Warning: you requested the nanomsg event logger, but bmv2 was compiled without -DBMELOG, and the event logger cannot be activated
Calling target program-options parser
[23:14:50.689] [bmv2] [D] [thread 31546] Set default default entry for table 'MyIngress.ipv4_lpm': MyIngress.drop - 
[23:14:50.690] [bmv2] [D] [thread 31546] Set default default entry for table 'tbl_read_alternativePort': MyIngress.read_alternativePort - 
[23:14:50.690] [bmv2] [D] [thread 31546] Set default default entry for table 'tbl_fast_reroute126': fast_reroute126 - 
[23:14:50.690] [bmv2] [D] [thread 31546] Set default default entry for table 'MyIngress.max_path_size': NoAction - 
[23:14:50.690] [bmv2] [D] [thread 31546] Set default default entry for table 'tbl_update_curr_path_size': MyIngress.update_curr_path_size - 
[23:14:50.690] [bmv2] [D] [thread 31546] Set default default entry for table 'tbl_read_depot_port': MyIngress.read_depot_port - 
[23:14:50.690] [bmv2] [D] [thread 31546] Set default default entry for table 'tbl_fast_reroute133': fast_reroute133 - 
[23:14:50.690] [bmv2] [D] [thread 31546] Set default default entry for table 'tbl_reset_curr_path_size': MyIngress.reset_curr_path_size - 
Adding interface s6-eth1 as port 1
[23:14:50.692] [bmv2] [D] [thread 31546] Adding interface s6-eth1 as port 1
Adding interface s6-eth2 as port 2
[23:14:50.721] [bmv2] [D] [thread 31546] Adding interface s6-eth2 as port 2
Adding interface s6-eth3 as port 3
[23:14:50.753] [bmv2] [D] [thread 31546] Adding interface s6-eth3 as port 3
Adding interface s6-eth4 as port 4
[23:14:50.781] [bmv2] [D] [thread 31546] Adding interface s6-eth4 as port 4
[23:14:50.805] [bmv2] [I] [thread 31546] Starting Thrift server on port 9095
[23:14:50.806] [bmv2] [I] [thread 31546] Thrift server was started
[23:14:50.807] [bmv2] [D] [thread 31552] [0.0] [cxt 0] Processing packet received on port 3
[23:14:50.807] [bmv2] [D] [thread 31552] [0.0] [cxt 0] Parser 'parser': start
[23:14:50.807] [bmv2] [D] [thread 31552] [0.0] [cxt 0] Parser 'parser' entering state 'start'
[23:14:50.807] [bmv2] [D] [thread 31552] [0.0] [cxt 0] Extracting header 'ethernet'
[23:14:50.807] [bmv2] [D] [thread 31552] [0.0] [cxt 0] Parser state 'start': key is 86dd
[23:14:50.807] [bmv2] [T] [thread 31552] [0.0] [cxt 0] Bytes parsed: 14
[23:14:50.807] [bmv2] [D] [thread 31552] [0.0] [cxt 0] Parser 'parser': end
[23:14:50.807] [bmv2] [D] [thread 31552] [0.0] [cxt 0] Pipeline 'ingress': start
[23:14:50.807] [bmv2] [T] [thread 31552] [0.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is false
[23:14:50.807] [bmv2] [D] [thread 31552] [0.0] [cxt 0] Pipeline 'ingress': end
[23:14:50.807] [bmv2] [D] [thread 31552] [0.0] [cxt 0] Egress port is 0
[23:14:50.807] [bmv2] [D] [thread 31553] [0.0] [cxt 0] Pipeline 'egress': start
[23:14:50.807] [bmv2] [D] [thread 31553] [0.0] [cxt 0] Pipeline 'egress': end
[23:14:50.807] [bmv2] [D] [thread 31553] [0.0] [cxt 0] Deparser 'deparser': start
[23:14:50.807] [bmv2] [T] [thread 31553] [0.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[23:14:50.807] [bmv2] [D] [thread 31553] [0.0] [cxt 0] Deparsing header 'ethernet'
[23:14:50.807] [bmv2] [D] [thread 31553] [0.0] [cxt 0] Deparser 'deparser': end
[23:14:50.807] [bmv2] [D] [thread 31557] [0.0] [cxt 0] Transmitting packet of size 86 out of port 0
[23:14:50.835] [bmv2] [D] [thread 31552] [1.0] [cxt 0] Processing packet received on port 3
[23:14:50.835] [bmv2] [D] [thread 31552] [1.0] [cxt 0] Parser 'parser': start
[23:14:50.835] [bmv2] [D] [thread 31552] [1.0] [cxt 0] Parser 'parser' entering state 'start'
[23:14:50.835] [bmv2] [D] [thread 31552] [1.0] [cxt 0] Extracting header 'ethernet'
[23:14:50.835] [bmv2] [D] [thread 31552] [1.0] [cxt 0] Parser state 'start': key is 86dd
[23:14:50.835] [bmv2] [T] [thread 31552] [1.0] [cxt 0] Bytes parsed: 14
[23:14:50.835] [bmv2] [D] [thread 31552] [1.0] [cxt 0] Parser 'parser': end
[23:14:50.835] [bmv2] [D] [thread 31552] [1.0] [cxt 0] Pipeline 'ingress': start
[23:14:50.835] [bmv2] [T] [thread 31552] [1.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is false
[23:14:50.835] [bmv2] [D] [thread 31552] [1.0] [cxt 0] Pipeline 'ingress': end
[23:14:50.835] [bmv2] [D] [thread 31552] [1.0] [cxt 0] Egress port is 0
[23:14:50.835] [bmv2] [D] [thread 31553] [1.0] [cxt 0] Pipeline 'egress': start
[23:14:50.835] [bmv2] [D] [thread 31553] [1.0] [cxt 0] Pipeline 'egress': end
[23:14:50.835] [bmv2] [D] [thread 31553] [1.0] [cxt 0] Deparser 'deparser': start
[23:14:50.835] [bmv2] [T] [thread 31553] [1.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[23:14:50.836] [bmv2] [D] [thread 31553] [1.0] [cxt 0] Deparsing header 'ethernet'
[23:14:50.836] [bmv2] [D] [thread 31553] [1.0] [cxt 0] Deparser 'deparser': end
[23:14:50.836] [bmv2] [D] [thread 31557] [1.0] [cxt 0] Transmitting packet of size 90 out of port 0
[23:14:50.893] [bmv2] [D] [thread 31552] [2.0] [cxt 0] Processing packet received on port 2
[23:14:50.893] [bmv2] [D] [thread 31552] [2.0] [cxt 0] Parser 'parser': start
[23:14:50.893] [bmv2] [D] [thread 31552] [2.0] [cxt 0] Parser 'parser' entering state 'start'
[23:14:50.893] [bmv2] [D] [thread 31552] [2.0] [cxt 0] Extracting header 'ethernet'
[23:14:50.893] [bmv2] [D] [thread 31552] [2.0] [cxt 0] Parser state 'start': key is 86dd
[23:14:50.893] [bmv2] [T] [thread 31552] [2.0] [cxt 0] Bytes parsed: 14
[23:14:50.893] [bmv2] [D] [thread 31552] [2.0] [cxt 0] Parser 'parser': end
[23:14:50.893] [bmv2] [D] [thread 31552] [2.0] [cxt 0] Pipeline 'ingress': start
[23:14:50.893] [bmv2] [T] [thread 31552] [2.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is false
[23:14:50.893] [bmv2] [D] [thread 31552] [2.0] [cxt 0] Pipeline 'ingress': end
[23:14:50.893] [bmv2] [D] [thread 31552] [2.0] [cxt 0] Egress port is 0
[23:14:50.894] [bmv2] [D] [thread 31553] [2.0] [cxt 0] Pipeline 'egress': start
[23:14:50.894] [bmv2] [D] [thread 31553] [2.0] [cxt 0] Pipeline 'egress': end
[23:14:50.894] [bmv2] [D] [thread 31553] [2.0] [cxt 0] Deparser 'deparser': start
[23:14:50.894] [bmv2] [T] [thread 31553] [2.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[23:14:50.894] [bmv2] [D] [thread 31553] [2.0] [cxt 0] Deparsing header 'ethernet'
[23:14:50.894] [bmv2] [D] [thread 31553] [2.0] [cxt 0] Deparser 'deparser': end
[23:14:50.894] [bmv2] [D] [thread 31557] [2.0] [cxt 0] Transmitting packet of size 90 out of port 0
[23:15:11.712] [bmv2] [T] [thread 31739] bm_get_config
[23:15:11.713] [bmv2] [T] [thread 31739] bm_mt_get_entries
[23:15:11.713] [bmv2] [T] [thread 31739] bm_mt_get_entries
[23:15:11.745] [bmv2] [T] [thread 31739] bm_reset_state
[23:15:11.748] [bmv2] [D] [thread 31739] Resetting simple_switch target-specific state
[23:15:11.748] [bmv2] [D] [thread 31739] resetting PRE state
[23:15:11.756] [bmv2] [T] [thread 31739] bm_register_write
[23:15:11.756] [bmv2] [T] [thread 31739] bm_table_add_entry
[23:15:11.756] [bmv2] [D] [thread 31739] Entry 0 added to table 'MyIngress.max_path_size'
[23:15:11.756] [bmv2] [D] [thread 31739] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:11.760] [bmv2] [T] [thread 31739] bm_register_write
[23:15:11.760] [bmv2] [T] [thread 31739] bm_table_add_entry
[23:15:11.761] [bmv2] [D] [thread 31739] Entry 0 added to table 'MyIngress.ipv4_lpm'
[23:15:11.761] [bmv2] [D] [thread 31739] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:14.452] [bmv2] [D] [thread 31552] [3.0] [cxt 0] Processing packet received on port 3
[23:15:14.452] [bmv2] [D] [thread 31552] [3.0] [cxt 0] Parser 'parser': start
[23:15:14.452] [bmv2] [D] [thread 31552] [3.0] [cxt 0] Parser 'parser' entering state 'start'
[23:15:14.452] [bmv2] [D] [thread 31552] [3.0] [cxt 0] Extracting header 'ethernet'
[23:15:14.452] [bmv2] [D] [thread 31552] [3.0] [cxt 0] Parser state 'start': key is 0800
[23:15:14.452] [bmv2] [T] [thread 31552] [3.0] [cxt 0] Bytes parsed: 14
[23:15:14.452] [bmv2] [D] [thread 31552] [3.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:15:14.452] [bmv2] [D] [thread 31552] [3.0] [cxt 0] Extracting header 'ipv4'
[23:15:14.452] [bmv2] [D] [thread 31552] [3.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:15:14.452] [bmv2] [T] [thread 31552] [3.0] [cxt 0] Bytes parsed: 34
[23:15:14.452] [bmv2] [D] [thread 31552] [3.0] [cxt 0] Parser 'parser': end
[23:15:14.452] [bmv2] [D] [thread 31552] [3.0] [cxt 0] Pipeline 'ingress': start
[23:15:14.452] [bmv2] [T] [thread 31552] [3.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:15:14.452] [bmv2] [T] [thread 31552] [3.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:15:14.452] [bmv2] [D] [thread 31552] [3.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:14.452] [bmv2] [D] [thread 31552] [3.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:15:14.452] [bmv2] [D] [thread 31552] [3.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:14.452] [bmv2] [D] [thread 31552] [3.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:15:14.452] [bmv2] [T] [thread 31552] [3.0] [cxt 0] Action MyIngress.read_port
[23:15:14.452] [bmv2] [T] [thread 31552] [3.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:15:14.452] [bmv2] [T] [thread 31552] [3.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:15:14.452] [bmv2] [T] [thread 31552] [3.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:15:14.452] [bmv2] [T] [thread 31552] [3.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:15:14.452] [bmv2] [T] [thread 31552] [3.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:15:14.452] [bmv2] [T] [thread 31552] [3.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:15:14.453] [bmv2] [T] [thread 31552] [3.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:15:14.453] [bmv2] [D] [thread 31552] [3.0] [cxt 0] Looking up key:

[23:15:14.453] [bmv2] [D] [thread 31552] [3.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:15:14.453] [bmv2] [D] [thread 31552] [3.0] [cxt 0] Action entry is fast_reroute126 - 
[23:15:14.453] [bmv2] [T] [thread 31552] [3.0] [cxt 0] Action fast_reroute126
[23:15:14.453] [bmv2] [T] [thread 31552] [3.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:15:14.453] [bmv2] [T] [thread 31552] [3.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:15:14.453] [bmv2] [D] [thread 31552] [3.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:14.453] [bmv2] [D] [thread 31552] [3.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:15:14.453] [bmv2] [D] [thread 31552] [3.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:14.453] [bmv2] [D] [thread 31552] [3.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:15:14.453] [bmv2] [T] [thread 31552] [3.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:15:14.453] [bmv2] [T] [thread 31552] [3.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:15:14.453] [bmv2] [T] [thread 31552] [3.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:15:14.453] [bmv2] [T] [thread 31552] [3.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:15:14.453] [bmv2] [T] [thread 31552] [3.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:15:14.453] [bmv2] [D] [thread 31552] [3.0] [cxt 0] Looking up key:

[23:15:14.453] [bmv2] [D] [thread 31552] [3.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:15:14.453] [bmv2] [D] [thread 31552] [3.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:15:14.453] [bmv2] [T] [thread 31552] [3.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:15:14.453] [bmv2] [T] [thread 31552] [3.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:14.453] [bmv2] [T] [thread 31552] [3.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:15:14.453] [bmv2] [T] [thread 31552] [3.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:15:14.453] [bmv2] [T] [thread 31552] [3.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:15:14.453] [bmv2] [T] [thread 31552] [3.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:15:14.453] [bmv2] [T] [thread 31552] [3.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:14.453] [bmv2] [T] [thread 31552] [3.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:15:14.453] [bmv2] [T] [thread 31552] [3.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:15:14.453] [bmv2] [D] [thread 31552] [3.0] [cxt 0] Pipeline 'ingress': end
[23:15:14.453] [bmv2] [D] [thread 31552] [3.0] [cxt 0] Egress port is 4
[23:15:14.453] [bmv2] [D] [thread 31553] [3.0] [cxt 0] Pipeline 'egress': start
[23:15:14.453] [bmv2] [D] [thread 31553] [3.0] [cxt 0] Pipeline 'egress': end
[23:15:14.453] [bmv2] [D] [thread 31553] [3.0] [cxt 0] Deparser 'deparser': start
[23:15:14.453] [bmv2] [D] [thread 31553] [3.0] [cxt 0] Updating checksum 'cksum'
[23:15:14.453] [bmv2] [D] [thread 31553] [3.0] [cxt 0] Deparsing header 'ethernet'
[23:15:14.453] [bmv2] [D] [thread 31553] [3.0] [cxt 0] Deparsing header 'ipv4'
[23:15:14.453] [bmv2] [D] [thread 31553] [3.0] [cxt 0] Deparser 'deparser': end
[23:15:14.453] [bmv2] [D] [thread 31557] [3.0] [cxt 0] Transmitting packet of size 98 out of port 4
[23:15:14.463] [bmv2] [D] [thread 31552] [4.0] [cxt 0] Processing packet received on port 3
[23:15:14.463] [bmv2] [D] [thread 31552] [4.0] [cxt 0] Parser 'parser': start
[23:15:14.463] [bmv2] [D] [thread 31552] [4.0] [cxt 0] Parser 'parser' entering state 'start'
[23:15:14.463] [bmv2] [D] [thread 31552] [4.0] [cxt 0] Extracting header 'ethernet'
[23:15:14.463] [bmv2] [D] [thread 31552] [4.0] [cxt 0] Parser state 'start': key is 0800
[23:15:14.463] [bmv2] [T] [thread 31552] [4.0] [cxt 0] Bytes parsed: 14
[23:15:14.463] [bmv2] [D] [thread 31552] [4.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:15:14.463] [bmv2] [D] [thread 31552] [4.0] [cxt 0] Extracting header 'ipv4'
[23:15:14.463] [bmv2] [D] [thread 31552] [4.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:15:14.463] [bmv2] [T] [thread 31552] [4.0] [cxt 0] Bytes parsed: 34
[23:15:14.463] [bmv2] [D] [thread 31552] [4.0] [cxt 0] Parser 'parser': end
[23:15:14.463] [bmv2] [D] [thread 31552] [4.0] [cxt 0] Pipeline 'ingress': start
[23:15:14.463] [bmv2] [T] [thread 31552] [4.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:15:14.463] [bmv2] [T] [thread 31552] [4.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:15:14.463] [bmv2] [D] [thread 31552] [4.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:14.463] [bmv2] [D] [thread 31552] [4.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:15:14.463] [bmv2] [D] [thread 31552] [4.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:14.463] [bmv2] [D] [thread 31552] [4.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:15:14.463] [bmv2] [T] [thread 31552] [4.0] [cxt 0] Action MyIngress.read_port
[23:15:14.463] [bmv2] [T] [thread 31552] [4.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:15:14.463] [bmv2] [T] [thread 31552] [4.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:15:14.463] [bmv2] [T] [thread 31552] [4.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:15:14.463] [bmv2] [T] [thread 31552] [4.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:15:14.463] [bmv2] [T] [thread 31552] [4.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:15:14.463] [bmv2] [T] [thread 31552] [4.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:15:14.463] [bmv2] [T] [thread 31552] [4.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:15:14.463] [bmv2] [D] [thread 31552] [4.0] [cxt 0] Looking up key:

[23:15:14.463] [bmv2] [D] [thread 31552] [4.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:15:14.463] [bmv2] [D] [thread 31552] [4.0] [cxt 0] Action entry is fast_reroute126 - 
[23:15:14.463] [bmv2] [T] [thread 31552] [4.0] [cxt 0] Action fast_reroute126
[23:15:14.463] [bmv2] [T] [thread 31552] [4.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:15:14.463] [bmv2] [T] [thread 31552] [4.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:15:14.463] [bmv2] [D] [thread 31552] [4.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:14.464] [bmv2] [D] [thread 31552] [4.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:15:14.464] [bmv2] [D] [thread 31552] [4.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:14.464] [bmv2] [D] [thread 31552] [4.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:15:14.464] [bmv2] [T] [thread 31552] [4.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:15:14.464] [bmv2] [T] [thread 31552] [4.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:15:14.464] [bmv2] [T] [thread 31552] [4.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:15:14.464] [bmv2] [T] [thread 31552] [4.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:15:14.464] [bmv2] [T] [thread 31552] [4.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:15:14.464] [bmv2] [D] [thread 31552] [4.0] [cxt 0] Looking up key:

[23:15:14.464] [bmv2] [D] [thread 31552] [4.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:15:14.464] [bmv2] [D] [thread 31552] [4.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:15:14.464] [bmv2] [T] [thread 31552] [4.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:15:14.464] [bmv2] [T] [thread 31552] [4.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:14.464] [bmv2] [T] [thread 31552] [4.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:15:14.464] [bmv2] [T] [thread 31552] [4.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:15:14.464] [bmv2] [T] [thread 31552] [4.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:15:14.464] [bmv2] [T] [thread 31552] [4.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:15:14.464] [bmv2] [T] [thread 31552] [4.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:14.464] [bmv2] [T] [thread 31552] [4.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:15:14.464] [bmv2] [T] [thread 31552] [4.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:15:14.464] [bmv2] [D] [thread 31552] [4.0] [cxt 0] Pipeline 'ingress': end
[23:15:14.464] [bmv2] [D] [thread 31552] [4.0] [cxt 0] Egress port is 4
[23:15:14.464] [bmv2] [D] [thread 31553] [4.0] [cxt 0] Pipeline 'egress': start
[23:15:14.464] [bmv2] [D] [thread 31553] [4.0] [cxt 0] Pipeline 'egress': end
[23:15:14.464] [bmv2] [D] [thread 31553] [4.0] [cxt 0] Deparser 'deparser': start
[23:15:14.464] [bmv2] [D] [thread 31553] [4.0] [cxt 0] Updating checksum 'cksum'
[23:15:14.464] [bmv2] [D] [thread 31553] [4.0] [cxt 0] Deparsing header 'ethernet'
[23:15:14.464] [bmv2] [D] [thread 31553] [4.0] [cxt 0] Deparsing header 'ipv4'
[23:15:14.464] [bmv2] [D] [thread 31553] [4.0] [cxt 0] Deparser 'deparser': end
[23:15:14.464] [bmv2] [D] [thread 31557] [4.0] [cxt 0] Transmitting packet of size 98 out of port 4
[23:15:14.474] [bmv2] [D] [thread 31552] [5.0] [cxt 0] Processing packet received on port 3
[23:15:14.474] [bmv2] [D] [thread 31552] [5.0] [cxt 0] Parser 'parser': start
[23:15:14.474] [bmv2] [D] [thread 31552] [5.0] [cxt 0] Parser 'parser' entering state 'start'
[23:15:14.474] [bmv2] [D] [thread 31552] [5.0] [cxt 0] Extracting header 'ethernet'
[23:15:14.474] [bmv2] [D] [thread 31552] [5.0] [cxt 0] Parser state 'start': key is 0800
[23:15:14.474] [bmv2] [T] [thread 31552] [5.0] [cxt 0] Bytes parsed: 14
[23:15:14.474] [bmv2] [D] [thread 31552] [5.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:15:14.474] [bmv2] [D] [thread 31552] [5.0] [cxt 0] Extracting header 'ipv4'
[23:15:14.474] [bmv2] [D] [thread 31552] [5.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:15:14.474] [bmv2] [T] [thread 31552] [5.0] [cxt 0] Bytes parsed: 34
[23:15:14.474] [bmv2] [D] [thread 31552] [5.0] [cxt 0] Parser 'parser': end
[23:15:14.474] [bmv2] [D] [thread 31552] [5.0] [cxt 0] Pipeline 'ingress': start
[23:15:14.474] [bmv2] [T] [thread 31552] [5.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:15:14.474] [bmv2] [T] [thread 31552] [5.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:15:14.474] [bmv2] [D] [thread 31552] [5.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:14.474] [bmv2] [D] [thread 31552] [5.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:15:14.474] [bmv2] [D] [thread 31552] [5.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:14.474] [bmv2] [D] [thread 31552] [5.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:15:14.474] [bmv2] [T] [thread 31552] [5.0] [cxt 0] Action MyIngress.read_port
[23:15:14.474] [bmv2] [T] [thread 31552] [5.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:15:14.474] [bmv2] [T] [thread 31552] [5.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:15:14.474] [bmv2] [T] [thread 31552] [5.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:15:14.474] [bmv2] [T] [thread 31552] [5.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:15:14.474] [bmv2] [T] [thread 31552] [5.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:15:14.474] [bmv2] [T] [thread 31552] [5.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:15:14.474] [bmv2] [T] [thread 31552] [5.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:15:14.474] [bmv2] [D] [thread 31552] [5.0] [cxt 0] Looking up key:

[23:15:14.474] [bmv2] [D] [thread 31552] [5.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:15:14.474] [bmv2] [D] [thread 31552] [5.0] [cxt 0] Action entry is fast_reroute126 - 
[23:15:14.474] [bmv2] [T] [thread 31552] [5.0] [cxt 0] Action fast_reroute126
[23:15:14.474] [bmv2] [T] [thread 31552] [5.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:15:14.474] [bmv2] [T] [thread 31552] [5.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:15:14.474] [bmv2] [D] [thread 31552] [5.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:14.474] [bmv2] [D] [thread 31552] [5.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:15:14.475] [bmv2] [D] [thread 31552] [5.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:14.475] [bmv2] [D] [thread 31552] [5.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:15:14.475] [bmv2] [T] [thread 31552] [5.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:15:14.475] [bmv2] [T] [thread 31552] [5.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:15:14.475] [bmv2] [T] [thread 31552] [5.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:15:14.475] [bmv2] [T] [thread 31552] [5.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:15:14.475] [bmv2] [T] [thread 31552] [5.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:15:14.475] [bmv2] [D] [thread 31552] [5.0] [cxt 0] Looking up key:

[23:15:14.475] [bmv2] [D] [thread 31552] [5.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:15:14.475] [bmv2] [D] [thread 31552] [5.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:15:14.475] [bmv2] [T] [thread 31552] [5.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:15:14.475] [bmv2] [T] [thread 31552] [5.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:14.475] [bmv2] [T] [thread 31552] [5.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:15:14.475] [bmv2] [T] [thread 31552] [5.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:15:14.475] [bmv2] [T] [thread 31552] [5.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:15:14.475] [bmv2] [T] [thread 31552] [5.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:15:14.475] [bmv2] [T] [thread 31552] [5.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:14.475] [bmv2] [T] [thread 31552] [5.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:15:14.475] [bmv2] [T] [thread 31552] [5.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:15:14.475] [bmv2] [D] [thread 31552] [5.0] [cxt 0] Pipeline 'ingress': end
[23:15:14.475] [bmv2] [D] [thread 31552] [5.0] [cxt 0] Egress port is 4
[23:15:14.475] [bmv2] [D] [thread 31553] [5.0] [cxt 0] Pipeline 'egress': start
[23:15:14.475] [bmv2] [D] [thread 31553] [5.0] [cxt 0] Pipeline 'egress': end
[23:15:14.475] [bmv2] [D] [thread 31553] [5.0] [cxt 0] Deparser 'deparser': start
[23:15:14.475] [bmv2] [D] [thread 31553] [5.0] [cxt 0] Updating checksum 'cksum'
[23:15:14.475] [bmv2] [D] [thread 31553] [5.0] [cxt 0] Deparsing header 'ethernet'
[23:15:14.475] [bmv2] [D] [thread 31553] [5.0] [cxt 0] Deparsing header 'ipv4'
[23:15:14.475] [bmv2] [D] [thread 31553] [5.0] [cxt 0] Deparser 'deparser': end
[23:15:14.475] [bmv2] [D] [thread 31557] [5.0] [cxt 0] Transmitting packet of size 98 out of port 4
[23:15:14.485] [bmv2] [D] [thread 31552] [6.0] [cxt 0] Processing packet received on port 3
[23:15:14.485] [bmv2] [D] [thread 31552] [6.0] [cxt 0] Parser 'parser': start
[23:15:14.485] [bmv2] [D] [thread 31552] [6.0] [cxt 0] Parser 'parser' entering state 'start'
[23:15:14.485] [bmv2] [D] [thread 31552] [6.0] [cxt 0] Extracting header 'ethernet'
[23:15:14.485] [bmv2] [D] [thread 31552] [6.0] [cxt 0] Parser state 'start': key is 0800
[23:15:14.485] [bmv2] [T] [thread 31552] [6.0] [cxt 0] Bytes parsed: 14
[23:15:14.485] [bmv2] [D] [thread 31552] [6.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:15:14.485] [bmv2] [D] [thread 31552] [6.0] [cxt 0] Extracting header 'ipv4'
[23:15:14.485] [bmv2] [D] [thread 31552] [6.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:15:14.485] [bmv2] [T] [thread 31552] [6.0] [cxt 0] Bytes parsed: 34
[23:15:14.485] [bmv2] [D] [thread 31552] [6.0] [cxt 0] Parser 'parser': end
[23:15:14.485] [bmv2] [D] [thread 31552] [6.0] [cxt 0] Pipeline 'ingress': start
[23:15:14.485] [bmv2] [T] [thread 31552] [6.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:15:14.485] [bmv2] [T] [thread 31552] [6.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:15:14.485] [bmv2] [D] [thread 31552] [6.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:14.485] [bmv2] [D] [thread 31552] [6.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:15:14.486] [bmv2] [D] [thread 31552] [6.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:14.486] [bmv2] [D] [thread 31552] [6.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:15:14.486] [bmv2] [T] [thread 31552] [6.0] [cxt 0] Action MyIngress.read_port
[23:15:14.486] [bmv2] [T] [thread 31552] [6.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:15:14.486] [bmv2] [T] [thread 31552] [6.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:15:14.486] [bmv2] [T] [thread 31552] [6.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:15:14.486] [bmv2] [T] [thread 31552] [6.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:15:14.486] [bmv2] [T] [thread 31552] [6.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:15:14.486] [bmv2] [T] [thread 31552] [6.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:15:14.486] [bmv2] [T] [thread 31552] [6.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:15:14.486] [bmv2] [D] [thread 31552] [6.0] [cxt 0] Looking up key:

[23:15:14.486] [bmv2] [D] [thread 31552] [6.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:15:14.486] [bmv2] [D] [thread 31552] [6.0] [cxt 0] Action entry is fast_reroute126 - 
[23:15:14.486] [bmv2] [T] [thread 31552] [6.0] [cxt 0] Action fast_reroute126
[23:15:14.486] [bmv2] [T] [thread 31552] [6.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:15:14.486] [bmv2] [T] [thread 31552] [6.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:15:14.486] [bmv2] [D] [thread 31552] [6.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:14.486] [bmv2] [D] [thread 31552] [6.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:15:14.486] [bmv2] [D] [thread 31552] [6.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:14.486] [bmv2] [D] [thread 31552] [6.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:15:14.486] [bmv2] [T] [thread 31552] [6.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:15:14.486] [bmv2] [T] [thread 31552] [6.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:15:14.486] [bmv2] [T] [thread 31552] [6.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:15:14.486] [bmv2] [T] [thread 31552] [6.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:15:14.486] [bmv2] [T] [thread 31552] [6.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:15:14.486] [bmv2] [D] [thread 31552] [6.0] [cxt 0] Looking up key:

[23:15:14.486] [bmv2] [D] [thread 31552] [6.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:15:14.486] [bmv2] [D] [thread 31552] [6.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:15:14.486] [bmv2] [T] [thread 31552] [6.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:15:14.486] [bmv2] [T] [thread 31552] [6.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:14.486] [bmv2] [T] [thread 31552] [6.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:15:14.486] [bmv2] [T] [thread 31552] [6.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:15:14.486] [bmv2] [T] [thread 31552] [6.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:15:14.486] [bmv2] [T] [thread 31552] [6.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:15:14.486] [bmv2] [T] [thread 31552] [6.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:14.486] [bmv2] [T] [thread 31552] [6.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:15:14.486] [bmv2] [T] [thread 31552] [6.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:15:14.486] [bmv2] [D] [thread 31552] [6.0] [cxt 0] Pipeline 'ingress': end
[23:15:14.486] [bmv2] [D] [thread 31552] [6.0] [cxt 0] Egress port is 4
[23:15:14.486] [bmv2] [D] [thread 31553] [6.0] [cxt 0] Pipeline 'egress': start
[23:15:14.486] [bmv2] [D] [thread 31553] [6.0] [cxt 0] Pipeline 'egress': end
[23:15:14.486] [bmv2] [D] [thread 31553] [6.0] [cxt 0] Deparser 'deparser': start
[23:15:14.486] [bmv2] [D] [thread 31553] [6.0] [cxt 0] Updating checksum 'cksum'
[23:15:14.486] [bmv2] [D] [thread 31553] [6.0] [cxt 0] Deparsing header 'ethernet'
[23:15:14.486] [bmv2] [D] [thread 31553] [6.0] [cxt 0] Deparsing header 'ipv4'
[23:15:14.486] [bmv2] [D] [thread 31553] [6.0] [cxt 0] Deparser 'deparser': end
[23:15:14.487] [bmv2] [D] [thread 31557] [6.0] [cxt 0] Transmitting packet of size 98 out of port 4
[23:15:14.496] [bmv2] [D] [thread 31552] [7.0] [cxt 0] Processing packet received on port 3
[23:15:14.496] [bmv2] [D] [thread 31552] [7.0] [cxt 0] Parser 'parser': start
[23:15:14.496] [bmv2] [D] [thread 31552] [7.0] [cxt 0] Parser 'parser' entering state 'start'
[23:15:14.496] [bmv2] [D] [thread 31552] [7.0] [cxt 0] Extracting header 'ethernet'
[23:15:14.496] [bmv2] [D] [thread 31552] [7.0] [cxt 0] Parser state 'start': key is 0800
[23:15:14.496] [bmv2] [T] [thread 31552] [7.0] [cxt 0] Bytes parsed: 14
[23:15:14.496] [bmv2] [D] [thread 31552] [7.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:15:14.496] [bmv2] [D] [thread 31552] [7.0] [cxt 0] Extracting header 'ipv4'
[23:15:14.496] [bmv2] [D] [thread 31552] [7.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:15:14.496] [bmv2] [T] [thread 31552] [7.0] [cxt 0] Bytes parsed: 34
[23:15:14.496] [bmv2] [D] [thread 31552] [7.0] [cxt 0] Parser 'parser': end
[23:15:14.496] [bmv2] [D] [thread 31552] [7.0] [cxt 0] Pipeline 'ingress': start
[23:15:14.496] [bmv2] [T] [thread 31552] [7.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:15:14.496] [bmv2] [T] [thread 31552] [7.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:15:14.496] [bmv2] [D] [thread 31552] [7.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:14.496] [bmv2] [D] [thread 31552] [7.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:15:14.496] [bmv2] [D] [thread 31552] [7.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:14.496] [bmv2] [D] [thread 31552] [7.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:15:14.496] [bmv2] [T] [thread 31552] [7.0] [cxt 0] Action MyIngress.read_port
[23:15:14.496] [bmv2] [T] [thread 31552] [7.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:15:14.496] [bmv2] [T] [thread 31552] [7.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:15:14.496] [bmv2] [T] [thread 31552] [7.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:15:14.496] [bmv2] [T] [thread 31552] [7.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:15:14.496] [bmv2] [T] [thread 31552] [7.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:15:14.496] [bmv2] [T] [thread 31552] [7.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:15:14.496] [bmv2] [T] [thread 31552] [7.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:15:14.496] [bmv2] [D] [thread 31552] [7.0] [cxt 0] Looking up key:

[23:15:14.496] [bmv2] [D] [thread 31552] [7.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:15:14.496] [bmv2] [D] [thread 31552] [7.0] [cxt 0] Action entry is fast_reroute126 - 
[23:15:14.496] [bmv2] [T] [thread 31552] [7.0] [cxt 0] Action fast_reroute126
[23:15:14.496] [bmv2] [T] [thread 31552] [7.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:15:14.496] [bmv2] [T] [thread 31552] [7.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:15:14.496] [bmv2] [D] [thread 31552] [7.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:14.496] [bmv2] [D] [thread 31552] [7.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:15:14.496] [bmv2] [D] [thread 31552] [7.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:14.496] [bmv2] [D] [thread 31552] [7.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:15:14.496] [bmv2] [T] [thread 31552] [7.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:15:14.497] [bmv2] [T] [thread 31552] [7.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:15:14.497] [bmv2] [T] [thread 31552] [7.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:15:14.497] [bmv2] [T] [thread 31552] [7.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:15:14.497] [bmv2] [T] [thread 31552] [7.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:15:14.497] [bmv2] [D] [thread 31552] [7.0] [cxt 0] Looking up key:

[23:15:14.497] [bmv2] [D] [thread 31552] [7.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:15:14.497] [bmv2] [D] [thread 31552] [7.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:15:14.497] [bmv2] [T] [thread 31552] [7.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:15:14.497] [bmv2] [T] [thread 31552] [7.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:14.497] [bmv2] [T] [thread 31552] [7.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:15:14.497] [bmv2] [T] [thread 31552] [7.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:15:14.497] [bmv2] [T] [thread 31552] [7.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:15:14.497] [bmv2] [T] [thread 31552] [7.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:15:14.497] [bmv2] [T] [thread 31552] [7.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:14.497] [bmv2] [T] [thread 31552] [7.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:15:14.497] [bmv2] [T] [thread 31552] [7.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:15:14.497] [bmv2] [D] [thread 31552] [7.0] [cxt 0] Pipeline 'ingress': end
[23:15:14.497] [bmv2] [D] [thread 31552] [7.0] [cxt 0] Egress port is 4
[23:15:14.497] [bmv2] [D] [thread 31553] [7.0] [cxt 0] Pipeline 'egress': start
[23:15:14.497] [bmv2] [D] [thread 31553] [7.0] [cxt 0] Pipeline 'egress': end
[23:15:14.497] [bmv2] [D] [thread 31553] [7.0] [cxt 0] Deparser 'deparser': start
[23:15:14.497] [bmv2] [D] [thread 31553] [7.0] [cxt 0] Updating checksum 'cksum'
[23:15:14.497] [bmv2] [D] [thread 31553] [7.0] [cxt 0] Deparsing header 'ethernet'
[23:15:14.497] [bmv2] [D] [thread 31553] [7.0] [cxt 0] Deparsing header 'ipv4'
[23:15:14.497] [bmv2] [D] [thread 31553] [7.0] [cxt 0] Deparser 'deparser': end
[23:15:14.497] [bmv2] [D] [thread 31557] [7.0] [cxt 0] Transmitting packet of size 98 out of port 4
[23:15:14.506] [bmv2] [D] [thread 31552] [8.0] [cxt 0] Processing packet received on port 3
[23:15:14.506] [bmv2] [D] [thread 31552] [8.0] [cxt 0] Parser 'parser': start
[23:15:14.506] [bmv2] [D] [thread 31552] [8.0] [cxt 0] Parser 'parser' entering state 'start'
[23:15:14.506] [bmv2] [D] [thread 31552] [8.0] [cxt 0] Extracting header 'ethernet'
[23:15:14.506] [bmv2] [D] [thread 31552] [8.0] [cxt 0] Parser state 'start': key is 0800
[23:15:14.506] [bmv2] [T] [thread 31552] [8.0] [cxt 0] Bytes parsed: 14
[23:15:14.506] [bmv2] [D] [thread 31552] [8.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:15:14.506] [bmv2] [D] [thread 31552] [8.0] [cxt 0] Extracting header 'ipv4'
[23:15:14.506] [bmv2] [D] [thread 31552] [8.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:15:14.506] [bmv2] [T] [thread 31552] [8.0] [cxt 0] Bytes parsed: 34
[23:15:14.506] [bmv2] [D] [thread 31552] [8.0] [cxt 0] Parser 'parser': end
[23:15:14.506] [bmv2] [D] [thread 31552] [8.0] [cxt 0] Pipeline 'ingress': start
[23:15:14.506] [bmv2] [T] [thread 31552] [8.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:15:14.506] [bmv2] [T] [thread 31552] [8.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:15:14.506] [bmv2] [D] [thread 31552] [8.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:14.506] [bmv2] [D] [thread 31552] [8.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:15:14.506] [bmv2] [D] [thread 31552] [8.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:14.506] [bmv2] [D] [thread 31552] [8.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:15:14.506] [bmv2] [T] [thread 31552] [8.0] [cxt 0] Action MyIngress.read_port
[23:15:14.506] [bmv2] [T] [thread 31552] [8.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:15:14.506] [bmv2] [T] [thread 31552] [8.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:15:14.506] [bmv2] [T] [thread 31552] [8.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:15:14.506] [bmv2] [T] [thread 31552] [8.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:15:14.506] [bmv2] [T] [thread 31552] [8.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:15:14.506] [bmv2] [T] [thread 31552] [8.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:15:14.506] [bmv2] [T] [thread 31552] [8.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:15:14.506] [bmv2] [D] [thread 31552] [8.0] [cxt 0] Looking up key:

[23:15:14.506] [bmv2] [D] [thread 31552] [8.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:15:14.506] [bmv2] [D] [thread 31552] [8.0] [cxt 0] Action entry is fast_reroute126 - 
[23:15:14.506] [bmv2] [T] [thread 31552] [8.0] [cxt 0] Action fast_reroute126
[23:15:14.506] [bmv2] [T] [thread 31552] [8.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:15:14.506] [bmv2] [T] [thread 31552] [8.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:15:14.506] [bmv2] [D] [thread 31552] [8.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:14.506] [bmv2] [D] [thread 31552] [8.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:15:14.506] [bmv2] [D] [thread 31552] [8.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:14.506] [bmv2] [D] [thread 31552] [8.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:15:14.506] [bmv2] [T] [thread 31552] [8.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:15:14.506] [bmv2] [T] [thread 31552] [8.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:15:14.506] [bmv2] [T] [thread 31552] [8.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:15:14.506] [bmv2] [T] [thread 31552] [8.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:15:14.506] [bmv2] [T] [thread 31552] [8.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:15:14.506] [bmv2] [D] [thread 31552] [8.0] [cxt 0] Looking up key:

[23:15:14.506] [bmv2] [D] [thread 31552] [8.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:15:14.506] [bmv2] [D] [thread 31552] [8.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:15:14.506] [bmv2] [T] [thread 31552] [8.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:15:14.506] [bmv2] [T] [thread 31552] [8.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:14.507] [bmv2] [T] [thread 31552] [8.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:15:14.507] [bmv2] [T] [thread 31552] [8.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:15:14.507] [bmv2] [T] [thread 31552] [8.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:15:14.507] [bmv2] [T] [thread 31552] [8.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:15:14.507] [bmv2] [T] [thread 31552] [8.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:14.507] [bmv2] [T] [thread 31552] [8.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:15:14.507] [bmv2] [T] [thread 31552] [8.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:15:14.507] [bmv2] [D] [thread 31552] [8.0] [cxt 0] Pipeline 'ingress': end
[23:15:14.507] [bmv2] [D] [thread 31552] [8.0] [cxt 0] Egress port is 4
[23:15:14.507] [bmv2] [D] [thread 31553] [8.0] [cxt 0] Pipeline 'egress': start
[23:15:14.507] [bmv2] [D] [thread 31553] [8.0] [cxt 0] Pipeline 'egress': end
[23:15:14.507] [bmv2] [D] [thread 31553] [8.0] [cxt 0] Deparser 'deparser': start
[23:15:14.507] [bmv2] [D] [thread 31553] [8.0] [cxt 0] Updating checksum 'cksum'
[23:15:14.507] [bmv2] [D] [thread 31553] [8.0] [cxt 0] Deparsing header 'ethernet'
[23:15:14.507] [bmv2] [D] [thread 31553] [8.0] [cxt 0] Deparsing header 'ipv4'
[23:15:14.507] [bmv2] [D] [thread 31553] [8.0] [cxt 0] Deparser 'deparser': end
[23:15:14.507] [bmv2] [D] [thread 31557] [8.0] [cxt 0] Transmitting packet of size 98 out of port 4
[23:15:36.801] [bmv2] [D] [thread 31552] [9.0] [cxt 0] Processing packet received on port 3
[23:15:36.801] [bmv2] [D] [thread 31552] [9.0] [cxt 0] Parser 'parser': start
[23:15:36.802] [bmv2] [D] [thread 31552] [9.0] [cxt 0] Parser 'parser' entering state 'start'
[23:15:36.802] [bmv2] [D] [thread 31552] [9.0] [cxt 0] Extracting header 'ethernet'
[23:15:36.802] [bmv2] [D] [thread 31552] [9.0] [cxt 0] Parser state 'start': key is 0800
[23:15:36.802] [bmv2] [T] [thread 31552] [9.0] [cxt 0] Bytes parsed: 14
[23:15:36.802] [bmv2] [D] [thread 31552] [9.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:15:36.802] [bmv2] [D] [thread 31552] [9.0] [cxt 0] Extracting header 'ipv4'
[23:15:36.802] [bmv2] [D] [thread 31552] [9.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:15:36.802] [bmv2] [T] [thread 31552] [9.0] [cxt 0] Bytes parsed: 34
[23:15:36.802] [bmv2] [D] [thread 31552] [9.0] [cxt 0] Parser 'parser': end
[23:15:36.802] [bmv2] [D] [thread 31552] [9.0] [cxt 0] Pipeline 'ingress': start
[23:15:36.802] [bmv2] [T] [thread 31552] [9.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:15:36.802] [bmv2] [T] [thread 31552] [9.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:15:36.802] [bmv2] [D] [thread 31552] [9.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:36.802] [bmv2] [D] [thread 31552] [9.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:15:36.802] [bmv2] [D] [thread 31552] [9.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:36.802] [bmv2] [D] [thread 31552] [9.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:15:36.802] [bmv2] [T] [thread 31552] [9.0] [cxt 0] Action MyIngress.read_port
[23:15:36.802] [bmv2] [T] [thread 31552] [9.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:15:36.802] [bmv2] [T] [thread 31552] [9.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:15:36.802] [bmv2] [T] [thread 31552] [9.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:15:36.802] [bmv2] [T] [thread 31552] [9.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:15:36.802] [bmv2] [T] [thread 31552] [9.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:15:36.802] [bmv2] [T] [thread 31552] [9.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:15:36.802] [bmv2] [T] [thread 31552] [9.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:15:36.802] [bmv2] [D] [thread 31552] [9.0] [cxt 0] Looking up key:

[23:15:36.802] [bmv2] [D] [thread 31552] [9.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:15:36.802] [bmv2] [D] [thread 31552] [9.0] [cxt 0] Action entry is fast_reroute126 - 
[23:15:36.802] [bmv2] [T] [thread 31552] [9.0] [cxt 0] Action fast_reroute126
[23:15:36.802] [bmv2] [T] [thread 31552] [9.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:15:36.802] [bmv2] [T] [thread 31552] [9.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:15:36.802] [bmv2] [D] [thread 31552] [9.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:36.802] [bmv2] [D] [thread 31552] [9.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:15:36.802] [bmv2] [D] [thread 31552] [9.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:36.802] [bmv2] [D] [thread 31552] [9.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:15:36.802] [bmv2] [T] [thread 31552] [9.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:15:36.802] [bmv2] [T] [thread 31552] [9.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:15:36.802] [bmv2] [T] [thread 31552] [9.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:15:36.802] [bmv2] [T] [thread 31552] [9.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:15:36.802] [bmv2] [T] [thread 31552] [9.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:15:36.802] [bmv2] [D] [thread 31552] [9.0] [cxt 0] Looking up key:

[23:15:36.802] [bmv2] [D] [thread 31552] [9.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:15:36.802] [bmv2] [D] [thread 31552] [9.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:15:36.802] [bmv2] [T] [thread 31552] [9.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:15:36.802] [bmv2] [T] [thread 31552] [9.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:36.802] [bmv2] [T] [thread 31552] [9.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:15:36.802] [bmv2] [T] [thread 31552] [9.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:15:36.802] [bmv2] [T] [thread 31552] [9.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:15:36.802] [bmv2] [T] [thread 31552] [9.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:15:36.802] [bmv2] [T] [thread 31552] [9.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:36.802] [bmv2] [T] [thread 31552] [9.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:15:36.802] [bmv2] [T] [thread 31552] [9.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:15:36.802] [bmv2] [T] [thread 31552] [9.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:15:36.802] [bmv2] [D] [thread 31552] [9.0] [cxt 0] Looking up key:

[23:15:36.802] [bmv2] [D] [thread 31552] [9.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:15:36.802] [bmv2] [D] [thread 31552] [9.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:15:36.802] [bmv2] [T] [thread 31552] [9.0] [cxt 0] Action MyIngress.read_depot_port
[23:15:36.802] [bmv2] [T] [thread 31552] [9.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:15:36.802] [bmv2] [T] [thread 31552] [9.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:15:36.802] [bmv2] [T] [thread 31552] [9.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:15:36.802] [bmv2] [D] [thread 31552] [9.0] [cxt 0] Looking up key:

[23:15:36.802] [bmv2] [D] [thread 31552] [9.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:15:36.802] [bmv2] [D] [thread 31552] [9.0] [cxt 0] Action entry is fast_reroute133 - 
[23:15:36.802] [bmv2] [T] [thread 31552] [9.0] [cxt 0] Action fast_reroute133
[23:15:36.802] [bmv2] [T] [thread 31552] [9.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:15:36.802] [bmv2] [T] [thread 31552] [9.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:15:36.802] [bmv2] [D] [thread 31552] [9.0] [cxt 0] Looking up key:

[23:15:36.802] [bmv2] [D] [thread 31552] [9.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:15:36.802] [bmv2] [D] [thread 31552] [9.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:15:36.802] [bmv2] [T] [thread 31552] [9.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:15:36.802] [bmv2] [T] [thread 31552] [9.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:15:36.802] [bmv2] [T] [thread 31552] [9.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:15:36.802] [bmv2] [D] [thread 31552] [9.0] [cxt 0] Pipeline 'ingress': end
[23:15:36.802] [bmv2] [D] [thread 31552] [9.0] [cxt 0] Egress port is 0
[23:15:36.802] [bmv2] [D] [thread 31553] [9.0] [cxt 0] Pipeline 'egress': start
[23:15:36.802] [bmv2] [D] [thread 31553] [9.0] [cxt 0] Pipeline 'egress': end
[23:15:36.802] [bmv2] [D] [thread 31553] [9.0] [cxt 0] Deparser 'deparser': start
[23:15:36.802] [bmv2] [D] [thread 31553] [9.0] [cxt 0] Updating checksum 'cksum'
[23:15:36.802] [bmv2] [D] [thread 31553] [9.0] [cxt 0] Deparsing header 'ethernet'
[23:15:36.802] [bmv2] [D] [thread 31553] [9.0] [cxt 0] Deparsing header 'ipv4'
[23:15:36.802] [bmv2] [D] [thread 31553] [9.0] [cxt 0] Deparser 'deparser': end
[23:15:36.802] [bmv2] [D] [thread 31557] [9.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:15:37.332] [bmv2] [D] [thread 31552] [10.0] [cxt 0] Processing packet received on port 3
[23:15:37.332] [bmv2] [D] [thread 31552] [10.0] [cxt 0] Parser 'parser': start
[23:15:37.332] [bmv2] [D] [thread 31552] [10.0] [cxt 0] Parser 'parser' entering state 'start'
[23:15:37.332] [bmv2] [D] [thread 31552] [10.0] [cxt 0] Extracting header 'ethernet'
[23:15:37.332] [bmv2] [D] [thread 31552] [10.0] [cxt 0] Parser state 'start': key is 0800
[23:15:37.332] [bmv2] [T] [thread 31552] [10.0] [cxt 0] Bytes parsed: 14
[23:15:37.332] [bmv2] [D] [thread 31552] [10.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:15:37.332] [bmv2] [D] [thread 31552] [10.0] [cxt 0] Extracting header 'ipv4'
[23:15:37.332] [bmv2] [D] [thread 31552] [10.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:15:37.332] [bmv2] [T] [thread 31552] [10.0] [cxt 0] Bytes parsed: 34
[23:15:37.332] [bmv2] [D] [thread 31552] [10.0] [cxt 0] Parser 'parser': end
[23:15:37.332] [bmv2] [D] [thread 31552] [10.0] [cxt 0] Pipeline 'ingress': start
[23:15:37.332] [bmv2] [T] [thread 31552] [10.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:15:37.332] [bmv2] [T] [thread 31552] [10.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:15:37.333] [bmv2] [D] [thread 31552] [10.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:37.333] [bmv2] [D] [thread 31552] [10.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:15:37.333] [bmv2] [D] [thread 31552] [10.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:37.333] [bmv2] [D] [thread 31552] [10.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:15:37.333] [bmv2] [T] [thread 31552] [10.0] [cxt 0] Action MyIngress.read_port
[23:15:37.333] [bmv2] [T] [thread 31552] [10.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:15:37.333] [bmv2] [T] [thread 31552] [10.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:15:37.333] [bmv2] [T] [thread 31552] [10.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:15:37.333] [bmv2] [T] [thread 31552] [10.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:15:37.333] [bmv2] [T] [thread 31552] [10.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:15:37.333] [bmv2] [T] [thread 31552] [10.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:15:37.333] [bmv2] [T] [thread 31552] [10.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:15:37.333] [bmv2] [D] [thread 31552] [10.0] [cxt 0] Looking up key:

[23:15:37.333] [bmv2] [D] [thread 31552] [10.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:15:37.333] [bmv2] [D] [thread 31552] [10.0] [cxt 0] Action entry is fast_reroute126 - 
[23:15:37.333] [bmv2] [T] [thread 31552] [10.0] [cxt 0] Action fast_reroute126
[23:15:37.333] [bmv2] [T] [thread 31552] [10.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:15:37.333] [bmv2] [T] [thread 31552] [10.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:15:37.333] [bmv2] [D] [thread 31552] [10.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:37.333] [bmv2] [D] [thread 31552] [10.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:15:37.333] [bmv2] [D] [thread 31552] [10.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:37.333] [bmv2] [D] [thread 31552] [10.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:15:37.333] [bmv2] [T] [thread 31552] [10.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:15:37.333] [bmv2] [T] [thread 31552] [10.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:15:37.333] [bmv2] [T] [thread 31552] [10.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:15:37.333] [bmv2] [T] [thread 31552] [10.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:15:37.333] [bmv2] [T] [thread 31552] [10.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:15:37.333] [bmv2] [D] [thread 31552] [10.0] [cxt 0] Looking up key:

[23:15:37.333] [bmv2] [D] [thread 31552] [10.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:15:37.333] [bmv2] [D] [thread 31552] [10.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:15:37.333] [bmv2] [T] [thread 31552] [10.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:15:37.333] [bmv2] [T] [thread 31552] [10.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:37.333] [bmv2] [T] [thread 31552] [10.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:15:37.334] [bmv2] [T] [thread 31552] [10.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:15:37.334] [bmv2] [T] [thread 31552] [10.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:15:37.334] [bmv2] [T] [thread 31552] [10.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:15:37.334] [bmv2] [T] [thread 31552] [10.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:37.334] [bmv2] [T] [thread 31552] [10.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:15:37.334] [bmv2] [T] [thread 31552] [10.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:15:37.334] [bmv2] [D] [thread 31552] [10.0] [cxt 0] Pipeline 'ingress': end
[23:15:37.334] [bmv2] [D] [thread 31552] [10.0] [cxt 0] Egress port is 4
[23:15:37.334] [bmv2] [D] [thread 31553] [10.0] [cxt 0] Pipeline 'egress': start
[23:15:37.334] [bmv2] [D] [thread 31553] [10.0] [cxt 0] Pipeline 'egress': end
[23:15:37.334] [bmv2] [D] [thread 31553] [10.0] [cxt 0] Deparser 'deparser': start
[23:15:37.334] [bmv2] [D] [thread 31553] [10.0] [cxt 0] Updating checksum 'cksum'
[23:15:37.334] [bmv2] [D] [thread 31553] [10.0] [cxt 0] Deparsing header 'ethernet'
[23:15:37.334] [bmv2] [D] [thread 31553] [10.0] [cxt 0] Deparsing header 'ipv4'
[23:15:37.334] [bmv2] [D] [thread 31553] [10.0] [cxt 0] Deparser 'deparser': end
[23:15:37.334] [bmv2] [D] [thread 31557] [10.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:15:37.869] [bmv2] [D] [thread 31552] [11.0] [cxt 0] Processing packet received on port 3
[23:15:37.869] [bmv2] [D] [thread 31552] [11.0] [cxt 0] Parser 'parser': start
[23:15:37.869] [bmv2] [D] [thread 31552] [11.0] [cxt 0] Parser 'parser' entering state 'start'
[23:15:37.869] [bmv2] [D] [thread 31552] [11.0] [cxt 0] Extracting header 'ethernet'
[23:15:37.869] [bmv2] [D] [thread 31552] [11.0] [cxt 0] Parser state 'start': key is 0800
[23:15:37.869] [bmv2] [T] [thread 31552] [11.0] [cxt 0] Bytes parsed: 14
[23:15:37.869] [bmv2] [D] [thread 31552] [11.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:15:37.869] [bmv2] [D] [thread 31552] [11.0] [cxt 0] Extracting header 'ipv4'
[23:15:37.869] [bmv2] [D] [thread 31552] [11.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:15:37.869] [bmv2] [T] [thread 31552] [11.0] [cxt 0] Bytes parsed: 34
[23:15:37.869] [bmv2] [D] [thread 31552] [11.0] [cxt 0] Parser 'parser': end
[23:15:37.869] [bmv2] [D] [thread 31552] [11.0] [cxt 0] Pipeline 'ingress': start
[23:15:37.869] [bmv2] [T] [thread 31552] [11.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:15:37.869] [bmv2] [T] [thread 31552] [11.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:15:37.869] [bmv2] [D] [thread 31552] [11.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:37.869] [bmv2] [D] [thread 31552] [11.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:15:37.869] [bmv2] [D] [thread 31552] [11.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:37.869] [bmv2] [D] [thread 31552] [11.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:15:37.869] [bmv2] [T] [thread 31552] [11.0] [cxt 0] Action MyIngress.read_port
[23:15:37.869] [bmv2] [T] [thread 31552] [11.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:15:37.869] [bmv2] [T] [thread 31552] [11.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:15:37.869] [bmv2] [T] [thread 31552] [11.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:15:37.869] [bmv2] [T] [thread 31552] [11.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:15:37.869] [bmv2] [T] [thread 31552] [11.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:15:37.869] [bmv2] [T] [thread 31552] [11.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:15:37.869] [bmv2] [T] [thread 31552] [11.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:15:37.869] [bmv2] [D] [thread 31552] [11.0] [cxt 0] Looking up key:

[23:15:37.869] [bmv2] [D] [thread 31552] [11.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:15:37.869] [bmv2] [D] [thread 31552] [11.0] [cxt 0] Action entry is fast_reroute126 - 
[23:15:37.869] [bmv2] [T] [thread 31552] [11.0] [cxt 0] Action fast_reroute126
[23:15:37.869] [bmv2] [T] [thread 31552] [11.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:15:37.869] [bmv2] [T] [thread 31552] [11.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:15:37.869] [bmv2] [D] [thread 31552] [11.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:37.869] [bmv2] [D] [thread 31552] [11.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:15:37.869] [bmv2] [D] [thread 31552] [11.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:37.869] [bmv2] [D] [thread 31552] [11.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:15:37.869] [bmv2] [T] [thread 31552] [11.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:15:37.869] [bmv2] [T] [thread 31552] [11.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:15:37.869] [bmv2] [T] [thread 31552] [11.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:15:37.869] [bmv2] [T] [thread 31552] [11.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:15:37.869] [bmv2] [T] [thread 31552] [11.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:15:37.869] [bmv2] [D] [thread 31552] [11.0] [cxt 0] Looking up key:

[23:15:37.870] [bmv2] [D] [thread 31552] [11.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:15:37.870] [bmv2] [D] [thread 31552] [11.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:15:37.870] [bmv2] [T] [thread 31552] [11.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:15:37.870] [bmv2] [T] [thread 31552] [11.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:37.870] [bmv2] [T] [thread 31552] [11.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:15:37.870] [bmv2] [T] [thread 31552] [11.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:15:37.870] [bmv2] [T] [thread 31552] [11.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:15:37.870] [bmv2] [T] [thread 31552] [11.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:15:37.870] [bmv2] [T] [thread 31552] [11.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:37.870] [bmv2] [T] [thread 31552] [11.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:15:37.870] [bmv2] [T] [thread 31552] [11.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:15:37.870] [bmv2] [D] [thread 31552] [11.0] [cxt 0] Pipeline 'ingress': end
[23:15:37.870] [bmv2] [D] [thread 31552] [11.0] [cxt 0] Egress port is 4
[23:15:37.870] [bmv2] [D] [thread 31553] [11.0] [cxt 0] Pipeline 'egress': start
[23:15:37.870] [bmv2] [D] [thread 31553] [11.0] [cxt 0] Pipeline 'egress': end
[23:15:37.870] [bmv2] [D] [thread 31553] [11.0] [cxt 0] Deparser 'deparser': start
[23:15:37.870] [bmv2] [D] [thread 31553] [11.0] [cxt 0] Updating checksum 'cksum'
[23:15:37.870] [bmv2] [D] [thread 31553] [11.0] [cxt 0] Deparsing header 'ethernet'
[23:15:37.870] [bmv2] [D] [thread 31553] [11.0] [cxt 0] Deparsing header 'ipv4'
[23:15:37.870] [bmv2] [D] [thread 31553] [11.0] [cxt 0] Deparser 'deparser': end
[23:15:37.870] [bmv2] [D] [thread 31557] [11.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:15:38.404] [bmv2] [D] [thread 31552] [12.0] [cxt 0] Processing packet received on port 3
[23:15:38.404] [bmv2] [D] [thread 31552] [12.0] [cxt 0] Parser 'parser': start
[23:15:38.404] [bmv2] [D] [thread 31552] [12.0] [cxt 0] Parser 'parser' entering state 'start'
[23:15:38.404] [bmv2] [D] [thread 31552] [12.0] [cxt 0] Extracting header 'ethernet'
[23:15:38.404] [bmv2] [D] [thread 31552] [12.0] [cxt 0] Parser state 'start': key is 0800
[23:15:38.404] [bmv2] [T] [thread 31552] [12.0] [cxt 0] Bytes parsed: 14
[23:15:38.404] [bmv2] [D] [thread 31552] [12.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:15:38.404] [bmv2] [D] [thread 31552] [12.0] [cxt 0] Extracting header 'ipv4'
[23:15:38.404] [bmv2] [D] [thread 31552] [12.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:15:38.404] [bmv2] [T] [thread 31552] [12.0] [cxt 0] Bytes parsed: 34
[23:15:38.404] [bmv2] [D] [thread 31552] [12.0] [cxt 0] Parser 'parser': end
[23:15:38.404] [bmv2] [D] [thread 31552] [12.0] [cxt 0] Pipeline 'ingress': start
[23:15:38.404] [bmv2] [T] [thread 31552] [12.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:15:38.404] [bmv2] [T] [thread 31552] [12.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:15:38.404] [bmv2] [D] [thread 31552] [12.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:38.404] [bmv2] [D] [thread 31552] [12.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:15:38.404] [bmv2] [D] [thread 31552] [12.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:38.404] [bmv2] [D] [thread 31552] [12.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:15:38.404] [bmv2] [T] [thread 31552] [12.0] [cxt 0] Action MyIngress.read_port
[23:15:38.404] [bmv2] [T] [thread 31552] [12.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:15:38.404] [bmv2] [T] [thread 31552] [12.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:15:38.405] [bmv2] [T] [thread 31552] [12.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:15:38.405] [bmv2] [T] [thread 31552] [12.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:15:38.405] [bmv2] [T] [thread 31552] [12.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:15:38.405] [bmv2] [T] [thread 31552] [12.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:15:38.405] [bmv2] [T] [thread 31552] [12.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:15:38.405] [bmv2] [D] [thread 31552] [12.0] [cxt 0] Looking up key:

[23:15:38.405] [bmv2] [D] [thread 31552] [12.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:15:38.405] [bmv2] [D] [thread 31552] [12.0] [cxt 0] Action entry is fast_reroute126 - 
[23:15:38.405] [bmv2] [T] [thread 31552] [12.0] [cxt 0] Action fast_reroute126
[23:15:38.405] [bmv2] [T] [thread 31552] [12.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:15:38.405] [bmv2] [T] [thread 31552] [12.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:15:38.405] [bmv2] [D] [thread 31552] [12.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:38.405] [bmv2] [D] [thread 31552] [12.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:15:38.405] [bmv2] [D] [thread 31552] [12.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:38.405] [bmv2] [D] [thread 31552] [12.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:15:38.405] [bmv2] [T] [thread 31552] [12.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:15:38.405] [bmv2] [T] [thread 31552] [12.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:15:38.405] [bmv2] [T] [thread 31552] [12.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:15:38.405] [bmv2] [T] [thread 31552] [12.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:15:38.405] [bmv2] [T] [thread 31552] [12.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:15:38.405] [bmv2] [D] [thread 31552] [12.0] [cxt 0] Looking up key:

[23:15:38.405] [bmv2] [D] [thread 31552] [12.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:15:38.405] [bmv2] [D] [thread 31552] [12.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:15:38.405] [bmv2] [T] [thread 31552] [12.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:15:38.405] [bmv2] [T] [thread 31552] [12.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:38.405] [bmv2] [T] [thread 31552] [12.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:15:38.405] [bmv2] [T] [thread 31552] [12.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:15:38.405] [bmv2] [T] [thread 31552] [12.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:15:38.405] [bmv2] [T] [thread 31552] [12.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:15:38.405] [bmv2] [T] [thread 31552] [12.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:38.405] [bmv2] [T] [thread 31552] [12.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:15:38.405] [bmv2] [T] [thread 31552] [12.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:15:38.405] [bmv2] [D] [thread 31552] [12.0] [cxt 0] Pipeline 'ingress': end
[23:15:38.405] [bmv2] [D] [thread 31552] [12.0] [cxt 0] Egress port is 4
[23:15:38.405] [bmv2] [D] [thread 31553] [12.0] [cxt 0] Pipeline 'egress': start
[23:15:38.405] [bmv2] [D] [thread 31553] [12.0] [cxt 0] Pipeline 'egress': end
[23:15:38.405] [bmv2] [D] [thread 31553] [12.0] [cxt 0] Deparser 'deparser': start
[23:15:38.405] [bmv2] [D] [thread 31553] [12.0] [cxt 0] Updating checksum 'cksum'
[23:15:38.405] [bmv2] [D] [thread 31553] [12.0] [cxt 0] Deparsing header 'ethernet'
[23:15:38.405] [bmv2] [D] [thread 31553] [12.0] [cxt 0] Deparsing header 'ipv4'
[23:15:38.405] [bmv2] [D] [thread 31553] [12.0] [cxt 0] Deparser 'deparser': end
[23:15:38.405] [bmv2] [D] [thread 31557] [12.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:15:38.940] [bmv2] [D] [thread 31552] [13.0] [cxt 0] Processing packet received on port 3
[23:15:38.940] [bmv2] [D] [thread 31552] [13.0] [cxt 0] Parser 'parser': start
[23:15:38.940] [bmv2] [D] [thread 31552] [13.0] [cxt 0] Parser 'parser' entering state 'start'
[23:15:38.940] [bmv2] [D] [thread 31552] [13.0] [cxt 0] Extracting header 'ethernet'
[23:15:38.940] [bmv2] [D] [thread 31552] [13.0] [cxt 0] Parser state 'start': key is 0800
[23:15:38.940] [bmv2] [T] [thread 31552] [13.0] [cxt 0] Bytes parsed: 14
[23:15:38.940] [bmv2] [D] [thread 31552] [13.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:15:38.940] [bmv2] [D] [thread 31552] [13.0] [cxt 0] Extracting header 'ipv4'
[23:15:38.940] [bmv2] [D] [thread 31552] [13.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:15:38.940] [bmv2] [T] [thread 31552] [13.0] [cxt 0] Bytes parsed: 34
[23:15:38.940] [bmv2] [D] [thread 31552] [13.0] [cxt 0] Parser 'parser': end
[23:15:38.940] [bmv2] [D] [thread 31552] [13.0] [cxt 0] Pipeline 'ingress': start
[23:15:38.940] [bmv2] [T] [thread 31552] [13.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:15:38.940] [bmv2] [T] [thread 31552] [13.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:15:38.940] [bmv2] [D] [thread 31552] [13.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:38.940] [bmv2] [D] [thread 31552] [13.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:15:38.940] [bmv2] [D] [thread 31552] [13.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:38.940] [bmv2] [D] [thread 31552] [13.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:15:38.940] [bmv2] [T] [thread 31552] [13.0] [cxt 0] Action MyIngress.read_port
[23:15:38.940] [bmv2] [T] [thread 31552] [13.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:15:38.941] [bmv2] [T] [thread 31552] [13.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:15:38.941] [bmv2] [T] [thread 31552] [13.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:15:38.941] [bmv2] [T] [thread 31552] [13.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:15:38.941] [bmv2] [T] [thread 31552] [13.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:15:38.941] [bmv2] [T] [thread 31552] [13.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:15:38.941] [bmv2] [T] [thread 31552] [13.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:15:38.941] [bmv2] [D] [thread 31552] [13.0] [cxt 0] Looking up key:

[23:15:38.941] [bmv2] [D] [thread 31552] [13.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:15:38.941] [bmv2] [D] [thread 31552] [13.0] [cxt 0] Action entry is fast_reroute126 - 
[23:15:38.941] [bmv2] [T] [thread 31552] [13.0] [cxt 0] Action fast_reroute126
[23:15:38.941] [bmv2] [T] [thread 31552] [13.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:15:38.941] [bmv2] [T] [thread 31552] [13.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:15:38.941] [bmv2] [D] [thread 31552] [13.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:38.941] [bmv2] [D] [thread 31552] [13.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:15:38.941] [bmv2] [D] [thread 31552] [13.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:38.941] [bmv2] [D] [thread 31552] [13.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:15:38.941] [bmv2] [T] [thread 31552] [13.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:15:38.941] [bmv2] [T] [thread 31552] [13.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:15:38.941] [bmv2] [T] [thread 31552] [13.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:15:38.941] [bmv2] [T] [thread 31552] [13.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:15:38.941] [bmv2] [T] [thread 31552] [13.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:15:38.941] [bmv2] [D] [thread 31552] [13.0] [cxt 0] Looking up key:

[23:15:38.941] [bmv2] [D] [thread 31552] [13.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:15:38.941] [bmv2] [D] [thread 31552] [13.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:15:38.941] [bmv2] [T] [thread 31552] [13.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:15:38.941] [bmv2] [T] [thread 31552] [13.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:38.941] [bmv2] [T] [thread 31552] [13.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:15:38.941] [bmv2] [T] [thread 31552] [13.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:15:38.941] [bmv2] [T] [thread 31552] [13.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:15:38.941] [bmv2] [T] [thread 31552] [13.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:15:38.941] [bmv2] [T] [thread 31552] [13.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:38.941] [bmv2] [T] [thread 31552] [13.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:15:38.942] [bmv2] [T] [thread 31552] [13.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:15:38.942] [bmv2] [D] [thread 31552] [13.0] [cxt 0] Pipeline 'ingress': end
[23:15:38.942] [bmv2] [D] [thread 31552] [13.0] [cxt 0] Egress port is 4
[23:15:38.942] [bmv2] [D] [thread 31553] [13.0] [cxt 0] Pipeline 'egress': start
[23:15:38.942] [bmv2] [D] [thread 31553] [13.0] [cxt 0] Pipeline 'egress': end
[23:15:38.942] [bmv2] [D] [thread 31553] [13.0] [cxt 0] Deparser 'deparser': start
[23:15:38.942] [bmv2] [D] [thread 31553] [13.0] [cxt 0] Updating checksum 'cksum'
[23:15:38.942] [bmv2] [D] [thread 31553] [13.0] [cxt 0] Deparsing header 'ethernet'
[23:15:38.942] [bmv2] [D] [thread 31553] [13.0] [cxt 0] Deparsing header 'ipv4'
[23:15:38.942] [bmv2] [D] [thread 31553] [13.0] [cxt 0] Deparser 'deparser': end
[23:15:38.942] [bmv2] [D] [thread 31557] [13.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:15:40.012] [bmv2] [D] [thread 31552] [14.0] [cxt 0] Processing packet received on port 3
[23:15:40.012] [bmv2] [D] [thread 31552] [14.0] [cxt 0] Parser 'parser': start
[23:15:40.012] [bmv2] [D] [thread 31552] [14.0] [cxt 0] Parser 'parser' entering state 'start'
[23:15:40.012] [bmv2] [D] [thread 31552] [14.0] [cxt 0] Extracting header 'ethernet'
[23:15:40.012] [bmv2] [D] [thread 31552] [14.0] [cxt 0] Parser state 'start': key is 0800
[23:15:40.012] [bmv2] [T] [thread 31552] [14.0] [cxt 0] Bytes parsed: 14
[23:15:40.012] [bmv2] [D] [thread 31552] [14.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:15:40.012] [bmv2] [D] [thread 31552] [14.0] [cxt 0] Extracting header 'ipv4'
[23:15:40.012] [bmv2] [D] [thread 31552] [14.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:15:40.012] [bmv2] [T] [thread 31552] [14.0] [cxt 0] Bytes parsed: 34
[23:15:40.012] [bmv2] [D] [thread 31552] [14.0] [cxt 0] Parser 'parser': end
[23:15:40.012] [bmv2] [D] [thread 31552] [14.0] [cxt 0] Pipeline 'ingress': start
[23:15:40.012] [bmv2] [T] [thread 31552] [14.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:15:40.012] [bmv2] [T] [thread 31552] [14.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:15:40.012] [bmv2] [D] [thread 31552] [14.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:40.012] [bmv2] [D] [thread 31552] [14.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:15:40.012] [bmv2] [D] [thread 31552] [14.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:40.012] [bmv2] [D] [thread 31552] [14.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:15:40.012] [bmv2] [T] [thread 31552] [14.0] [cxt 0] Action MyIngress.read_port
[23:15:40.012] [bmv2] [T] [thread 31552] [14.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:15:40.012] [bmv2] [T] [thread 31552] [14.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:15:40.012] [bmv2] [T] [thread 31552] [14.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:15:40.012] [bmv2] [T] [thread 31552] [14.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:15:40.012] [bmv2] [T] [thread 31552] [14.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:15:40.012] [bmv2] [T] [thread 31552] [14.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:15:40.012] [bmv2] [T] [thread 31552] [14.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:15:40.012] [bmv2] [D] [thread 31552] [14.0] [cxt 0] Looking up key:

[23:15:40.012] [bmv2] [D] [thread 31552] [14.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:15:40.012] [bmv2] [D] [thread 31552] [14.0] [cxt 0] Action entry is fast_reroute126 - 
[23:15:40.012] [bmv2] [T] [thread 31552] [14.0] [cxt 0] Action fast_reroute126
[23:15:40.012] [bmv2] [T] [thread 31552] [14.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:15:40.012] [bmv2] [T] [thread 31552] [14.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:15:40.012] [bmv2] [D] [thread 31552] [14.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:40.013] [bmv2] [D] [thread 31552] [14.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:15:40.013] [bmv2] [D] [thread 31552] [14.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:40.013] [bmv2] [D] [thread 31552] [14.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:15:40.013] [bmv2] [T] [thread 31552] [14.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:15:40.013] [bmv2] [T] [thread 31552] [14.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:15:40.013] [bmv2] [T] [thread 31552] [14.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:15:40.013] [bmv2] [T] [thread 31552] [14.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:15:40.013] [bmv2] [T] [thread 31552] [14.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:15:40.013] [bmv2] [D] [thread 31552] [14.0] [cxt 0] Looking up key:

[23:15:40.013] [bmv2] [D] [thread 31552] [14.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:15:40.013] [bmv2] [D] [thread 31552] [14.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:15:40.013] [bmv2] [T] [thread 31552] [14.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:15:40.013] [bmv2] [T] [thread 31552] [14.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:40.013] [bmv2] [T] [thread 31552] [14.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:15:40.013] [bmv2] [T] [thread 31552] [14.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:15:40.013] [bmv2] [T] [thread 31552] [14.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:15:40.013] [bmv2] [T] [thread 31552] [14.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:15:40.013] [bmv2] [T] [thread 31552] [14.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:40.013] [bmv2] [T] [thread 31552] [14.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:15:40.013] [bmv2] [T] [thread 31552] [14.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:15:40.013] [bmv2] [D] [thread 31552] [14.0] [cxt 0] Pipeline 'ingress': end
[23:15:40.013] [bmv2] [D] [thread 31552] [14.0] [cxt 0] Egress port is 4
[23:15:40.013] [bmv2] [D] [thread 31553] [14.0] [cxt 0] Pipeline 'egress': start
[23:15:40.013] [bmv2] [D] [thread 31553] [14.0] [cxt 0] Pipeline 'egress': end
[23:15:40.013] [bmv2] [D] [thread 31553] [14.0] [cxt 0] Deparser 'deparser': start
[23:15:40.013] [bmv2] [D] [thread 31553] [14.0] [cxt 0] Updating checksum 'cksum'
[23:15:40.013] [bmv2] [D] [thread 31553] [14.0] [cxt 0] Deparsing header 'ethernet'
[23:15:40.013] [bmv2] [D] [thread 31553] [14.0] [cxt 0] Deparsing header 'ipv4'
[23:15:40.013] [bmv2] [D] [thread 31553] [14.0] [cxt 0] Deparser 'deparser': end
[23:15:40.013] [bmv2] [D] [thread 31557] [14.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:15:41.082] [bmv2] [D] [thread 31552] [15.0] [cxt 0] Processing packet received on port 3
[23:15:41.082] [bmv2] [D] [thread 31552] [15.0] [cxt 0] Parser 'parser': start
[23:15:41.082] [bmv2] [D] [thread 31552] [15.0] [cxt 0] Parser 'parser' entering state 'start'
[23:15:41.082] [bmv2] [D] [thread 31552] [15.0] [cxt 0] Extracting header 'ethernet'
[23:15:41.082] [bmv2] [D] [thread 31552] [15.0] [cxt 0] Parser state 'start': key is 0800
[23:15:41.082] [bmv2] [T] [thread 31552] [15.0] [cxt 0] Bytes parsed: 14
[23:15:41.082] [bmv2] [D] [thread 31552] [15.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:15:41.082] [bmv2] [D] [thread 31552] [15.0] [cxt 0] Extracting header 'ipv4'
[23:15:41.082] [bmv2] [D] [thread 31552] [15.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:15:41.082] [bmv2] [T] [thread 31552] [15.0] [cxt 0] Bytes parsed: 34
[23:15:41.082] [bmv2] [D] [thread 31552] [15.0] [cxt 0] Parser 'parser': end
[23:15:41.082] [bmv2] [D] [thread 31552] [15.0] [cxt 0] Pipeline 'ingress': start
[23:15:41.082] [bmv2] [T] [thread 31552] [15.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:15:41.082] [bmv2] [T] [thread 31552] [15.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:15:41.082] [bmv2] [D] [thread 31552] [15.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:41.082] [bmv2] [D] [thread 31552] [15.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:15:41.082] [bmv2] [D] [thread 31552] [15.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:41.082] [bmv2] [D] [thread 31552] [15.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:15:41.082] [bmv2] [T] [thread 31552] [15.0] [cxt 0] Action MyIngress.read_port
[23:15:41.082] [bmv2] [T] [thread 31552] [15.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:15:41.082] [bmv2] [T] [thread 31552] [15.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:15:41.082] [bmv2] [T] [thread 31552] [15.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:15:41.082] [bmv2] [T] [thread 31552] [15.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:15:41.082] [bmv2] [T] [thread 31552] [15.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:15:41.082] [bmv2] [T] [thread 31552] [15.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:15:41.082] [bmv2] [T] [thread 31552] [15.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:15:41.082] [bmv2] [D] [thread 31552] [15.0] [cxt 0] Looking up key:

[23:15:41.082] [bmv2] [D] [thread 31552] [15.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:15:41.082] [bmv2] [D] [thread 31552] [15.0] [cxt 0] Action entry is fast_reroute126 - 
[23:15:41.082] [bmv2] [T] [thread 31552] [15.0] [cxt 0] Action fast_reroute126
[23:15:41.082] [bmv2] [T] [thread 31552] [15.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:15:41.082] [bmv2] [T] [thread 31552] [15.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:15:41.082] [bmv2] [D] [thread 31552] [15.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:41.082] [bmv2] [D] [thread 31552] [15.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:15:41.082] [bmv2] [D] [thread 31552] [15.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:41.082] [bmv2] [D] [thread 31552] [15.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:15:41.082] [bmv2] [T] [thread 31552] [15.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:15:41.082] [bmv2] [T] [thread 31552] [15.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:15:41.082] [bmv2] [T] [thread 31552] [15.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:15:41.082] [bmv2] [T] [thread 31552] [15.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:15:41.082] [bmv2] [T] [thread 31552] [15.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:15:41.082] [bmv2] [D] [thread 31552] [15.0] [cxt 0] Looking up key:

[23:15:41.082] [bmv2] [D] [thread 31552] [15.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:15:41.082] [bmv2] [D] [thread 31552] [15.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:15:41.082] [bmv2] [T] [thread 31552] [15.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:15:41.082] [bmv2] [T] [thread 31552] [15.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:41.082] [bmv2] [T] [thread 31552] [15.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:15:41.082] [bmv2] [T] [thread 31552] [15.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:15:41.082] [bmv2] [T] [thread 31552] [15.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:15:41.082] [bmv2] [T] [thread 31552] [15.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:15:41.082] [bmv2] [T] [thread 31552] [15.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:41.082] [bmv2] [T] [thread 31552] [15.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:15:41.082] [bmv2] [T] [thread 31552] [15.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:15:41.082] [bmv2] [D] [thread 31552] [15.0] [cxt 0] Pipeline 'ingress': end
[23:15:41.082] [bmv2] [D] [thread 31552] [15.0] [cxt 0] Egress port is 4
[23:15:41.082] [bmv2] [D] [thread 31553] [15.0] [cxt 0] Pipeline 'egress': start
[23:15:41.082] [bmv2] [D] [thread 31553] [15.0] [cxt 0] Pipeline 'egress': end
[23:15:41.082] [bmv2] [D] [thread 31553] [15.0] [cxt 0] Deparser 'deparser': start
[23:15:41.082] [bmv2] [D] [thread 31553] [15.0] [cxt 0] Updating checksum 'cksum'
[23:15:41.082] [bmv2] [D] [thread 31553] [15.0] [cxt 0] Deparsing header 'ethernet'
[23:15:41.082] [bmv2] [D] [thread 31553] [15.0] [cxt 0] Deparsing header 'ipv4'
[23:15:41.082] [bmv2] [D] [thread 31553] [15.0] [cxt 0] Deparser 'deparser': end
[23:15:41.082] [bmv2] [D] [thread 31557] [15.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:15:41.088] [bmv2] [D] [thread 31552] [16.0] [cxt 0] Processing packet received on port 3
[23:15:41.088] [bmv2] [D] [thread 31552] [16.0] [cxt 0] Parser 'parser': start
[23:15:41.088] [bmv2] [D] [thread 31552] [16.0] [cxt 0] Parser 'parser' entering state 'start'
[23:15:41.088] [bmv2] [D] [thread 31552] [16.0] [cxt 0] Extracting header 'ethernet'
[23:15:41.088] [bmv2] [D] [thread 31552] [16.0] [cxt 0] Parser state 'start': key is 0800
[23:15:41.088] [bmv2] [T] [thread 31552] [16.0] [cxt 0] Bytes parsed: 14
[23:15:41.088] [bmv2] [D] [thread 31552] [16.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:15:41.088] [bmv2] [D] [thread 31552] [16.0] [cxt 0] Extracting header 'ipv4'
[23:15:41.088] [bmv2] [D] [thread 31552] [16.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:15:41.088] [bmv2] [T] [thread 31552] [16.0] [cxt 0] Bytes parsed: 34
[23:15:41.088] [bmv2] [D] [thread 31552] [16.0] [cxt 0] Parser 'parser': end
[23:15:41.088] [bmv2] [D] [thread 31552] [16.0] [cxt 0] Pipeline 'ingress': start
[23:15:41.088] [bmv2] [T] [thread 31552] [16.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:15:41.088] [bmv2] [T] [thread 31552] [16.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:15:41.088] [bmv2] [D] [thread 31552] [16.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:41.088] [bmv2] [D] [thread 31552] [16.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:15:41.088] [bmv2] [D] [thread 31552] [16.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:41.088] [bmv2] [D] [thread 31552] [16.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:15:41.088] [bmv2] [T] [thread 31552] [16.0] [cxt 0] Action MyIngress.read_port
[23:15:41.088] [bmv2] [T] [thread 31552] [16.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:15:41.088] [bmv2] [T] [thread 31552] [16.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:15:41.088] [bmv2] [T] [thread 31552] [16.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:15:41.088] [bmv2] [T] [thread 31552] [16.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:15:41.088] [bmv2] [T] [thread 31552] [16.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:15:41.088] [bmv2] [T] [thread 31552] [16.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:15:41.088] [bmv2] [T] [thread 31552] [16.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:15:41.089] [bmv2] [D] [thread 31552] [16.0] [cxt 0] Looking up key:

[23:15:41.089] [bmv2] [D] [thread 31552] [16.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:15:41.089] [bmv2] [D] [thread 31552] [16.0] [cxt 0] Action entry is fast_reroute126 - 
[23:15:41.089] [bmv2] [T] [thread 31552] [16.0] [cxt 0] Action fast_reroute126
[23:15:41.089] [bmv2] [T] [thread 31552] [16.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:15:41.089] [bmv2] [T] [thread 31552] [16.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:15:41.089] [bmv2] [D] [thread 31552] [16.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:41.089] [bmv2] [D] [thread 31552] [16.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:15:41.089] [bmv2] [D] [thread 31552] [16.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:41.089] [bmv2] [D] [thread 31552] [16.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:15:41.089] [bmv2] [T] [thread 31552] [16.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:15:41.089] [bmv2] [T] [thread 31552] [16.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:15:41.089] [bmv2] [T] [thread 31552] [16.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:15:41.089] [bmv2] [T] [thread 31552] [16.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:15:41.089] [bmv2] [T] [thread 31552] [16.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:15:41.089] [bmv2] [D] [thread 31552] [16.0] [cxt 0] Looking up key:

[23:15:41.089] [bmv2] [D] [thread 31552] [16.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:15:41.089] [bmv2] [D] [thread 31552] [16.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:15:41.089] [bmv2] [T] [thread 31552] [16.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:15:41.089] [bmv2] [T] [thread 31552] [16.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:41.089] [bmv2] [T] [thread 31552] [16.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:15:41.089] [bmv2] [T] [thread 31552] [16.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:15:41.089] [bmv2] [T] [thread 31552] [16.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:15:41.089] [bmv2] [T] [thread 31552] [16.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:15:41.089] [bmv2] [T] [thread 31552] [16.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:41.089] [bmv2] [T] [thread 31552] [16.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:15:41.089] [bmv2] [T] [thread 31552] [16.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:15:41.089] [bmv2] [T] [thread 31552] [16.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:15:41.089] [bmv2] [D] [thread 31552] [16.0] [cxt 0] Looking up key:

[23:15:41.089] [bmv2] [D] [thread 31552] [16.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:15:41.089] [bmv2] [D] [thread 31552] [16.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:15:41.089] [bmv2] [T] [thread 31552] [16.0] [cxt 0] Action MyIngress.read_depot_port
[23:15:41.089] [bmv2] [T] [thread 31552] [16.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:15:41.089] [bmv2] [T] [thread 31552] [16.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:15:41.089] [bmv2] [T] [thread 31552] [16.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:15:41.089] [bmv2] [D] [thread 31552] [16.0] [cxt 0] Looking up key:

[23:15:41.089] [bmv2] [D] [thread 31552] [16.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:15:41.089] [bmv2] [D] [thread 31552] [16.0] [cxt 0] Action entry is fast_reroute133 - 
[23:15:41.089] [bmv2] [T] [thread 31552] [16.0] [cxt 0] Action fast_reroute133
[23:15:41.089] [bmv2] [T] [thread 31552] [16.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:15:41.089] [bmv2] [T] [thread 31552] [16.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:15:41.089] [bmv2] [D] [thread 31552] [16.0] [cxt 0] Looking up key:

[23:15:41.089] [bmv2] [D] [thread 31552] [16.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:15:41.089] [bmv2] [D] [thread 31552] [16.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:15:41.089] [bmv2] [T] [thread 31552] [16.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:15:41.089] [bmv2] [T] [thread 31552] [16.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:15:41.089] [bmv2] [T] [thread 31552] [16.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:15:41.089] [bmv2] [D] [thread 31552] [16.0] [cxt 0] Pipeline 'ingress': end
[23:15:41.089] [bmv2] [D] [thread 31552] [16.0] [cxt 0] Egress port is 0
[23:15:41.089] [bmv2] [D] [thread 31553] [16.0] [cxt 0] Pipeline 'egress': start
[23:15:41.089] [bmv2] [D] [thread 31553] [16.0] [cxt 0] Pipeline 'egress': end
[23:15:41.089] [bmv2] [D] [thread 31553] [16.0] [cxt 0] Deparser 'deparser': start
[23:15:41.089] [bmv2] [D] [thread 31553] [16.0] [cxt 0] Updating checksum 'cksum'
[23:15:41.089] [bmv2] [D] [thread 31553] [16.0] [cxt 0] Deparsing header 'ethernet'
[23:15:41.089] [bmv2] [D] [thread 31553] [16.0] [cxt 0] Deparsing header 'ipv4'
[23:15:41.089] [bmv2] [D] [thread 31553] [16.0] [cxt 0] Deparser 'deparser': end
[23:15:41.089] [bmv2] [D] [thread 31557] [16.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:15:42.688] [bmv2] [D] [thread 31552] [17.0] [cxt 0] Processing packet received on port 3
[23:15:42.688] [bmv2] [D] [thread 31552] [17.0] [cxt 0] Parser 'parser': start
[23:15:42.688] [bmv2] [D] [thread 31552] [17.0] [cxt 0] Parser 'parser' entering state 'start'
[23:15:42.688] [bmv2] [D] [thread 31552] [17.0] [cxt 0] Extracting header 'ethernet'
[23:15:42.688] [bmv2] [D] [thread 31552] [17.0] [cxt 0] Parser state 'start': key is 0800
[23:15:42.689] [bmv2] [T] [thread 31552] [17.0] [cxt 0] Bytes parsed: 14
[23:15:42.689] [bmv2] [D] [thread 31552] [17.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:15:42.689] [bmv2] [D] [thread 31552] [17.0] [cxt 0] Extracting header 'ipv4'
[23:15:42.689] [bmv2] [D] [thread 31552] [17.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:15:42.689] [bmv2] [T] [thread 31552] [17.0] [cxt 0] Bytes parsed: 34
[23:15:42.689] [bmv2] [D] [thread 31552] [17.0] [cxt 0] Parser 'parser': end
[23:15:42.689] [bmv2] [D] [thread 31552] [17.0] [cxt 0] Pipeline 'ingress': start
[23:15:42.689] [bmv2] [T] [thread 31552] [17.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:15:42.689] [bmv2] [T] [thread 31552] [17.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:15:42.689] [bmv2] [D] [thread 31552] [17.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:42.689] [bmv2] [D] [thread 31552] [17.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:15:42.689] [bmv2] [D] [thread 31552] [17.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:42.689] [bmv2] [D] [thread 31552] [17.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:15:42.689] [bmv2] [T] [thread 31552] [17.0] [cxt 0] Action MyIngress.read_port
[23:15:42.689] [bmv2] [T] [thread 31552] [17.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:15:42.689] [bmv2] [T] [thread 31552] [17.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:15:42.689] [bmv2] [T] [thread 31552] [17.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:15:42.689] [bmv2] [T] [thread 31552] [17.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:15:42.689] [bmv2] [T] [thread 31552] [17.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:15:42.689] [bmv2] [T] [thread 31552] [17.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:15:42.689] [bmv2] [T] [thread 31552] [17.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:15:42.689] [bmv2] [D] [thread 31552] [17.0] [cxt 0] Looking up key:

[23:15:42.689] [bmv2] [D] [thread 31552] [17.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:15:42.689] [bmv2] [D] [thread 31552] [17.0] [cxt 0] Action entry is fast_reroute126 - 
[23:15:42.689] [bmv2] [T] [thread 31552] [17.0] [cxt 0] Action fast_reroute126
[23:15:42.689] [bmv2] [T] [thread 31552] [17.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:15:42.689] [bmv2] [T] [thread 31552] [17.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:15:42.689] [bmv2] [D] [thread 31552] [17.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:42.689] [bmv2] [D] [thread 31552] [17.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:15:42.689] [bmv2] [D] [thread 31552] [17.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:42.689] [bmv2] [D] [thread 31552] [17.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:15:42.689] [bmv2] [T] [thread 31552] [17.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:15:42.689] [bmv2] [T] [thread 31552] [17.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:15:42.689] [bmv2] [T] [thread 31552] [17.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:15:42.689] [bmv2] [T] [thread 31552] [17.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:15:42.689] [bmv2] [T] [thread 31552] [17.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:15:42.689] [bmv2] [D] [thread 31552] [17.0] [cxt 0] Looking up key:

[23:15:42.689] [bmv2] [D] [thread 31552] [17.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:15:42.689] [bmv2] [D] [thread 31552] [17.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:15:42.689] [bmv2] [T] [thread 31552] [17.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:15:42.689] [bmv2] [T] [thread 31552] [17.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:42.689] [bmv2] [T] [thread 31552] [17.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:15:42.689] [bmv2] [T] [thread 31552] [17.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:15:42.690] [bmv2] [T] [thread 31552] [17.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:15:42.690] [bmv2] [T] [thread 31552] [17.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:15:42.690] [bmv2] [T] [thread 31552] [17.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:42.690] [bmv2] [T] [thread 31552] [17.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:15:42.690] [bmv2] [T] [thread 31552] [17.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:15:42.690] [bmv2] [D] [thread 31552] [17.0] [cxt 0] Pipeline 'ingress': end
[23:15:42.690] [bmv2] [D] [thread 31552] [17.0] [cxt 0] Egress port is 4
[23:15:42.690] [bmv2] [D] [thread 31553] [17.0] [cxt 0] Pipeline 'egress': start
[23:15:42.690] [bmv2] [D] [thread 31553] [17.0] [cxt 0] Pipeline 'egress': end
[23:15:42.690] [bmv2] [D] [thread 31553] [17.0] [cxt 0] Deparser 'deparser': start
[23:15:42.690] [bmv2] [D] [thread 31553] [17.0] [cxt 0] Updating checksum 'cksum'
[23:15:42.690] [bmv2] [D] [thread 31553] [17.0] [cxt 0] Deparsing header 'ethernet'
[23:15:42.690] [bmv2] [D] [thread 31553] [17.0] [cxt 0] Deparsing header 'ipv4'
[23:15:42.690] [bmv2] [D] [thread 31553] [17.0] [cxt 0] Deparser 'deparser': end
[23:15:42.690] [bmv2] [D] [thread 31557] [17.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:15:42.700] [bmv2] [D] [thread 31552] [18.0] [cxt 0] Processing packet received on port 3
[23:15:42.700] [bmv2] [D] [thread 31552] [18.0] [cxt 0] Parser 'parser': start
[23:15:42.700] [bmv2] [D] [thread 31552] [18.0] [cxt 0] Parser 'parser' entering state 'start'
[23:15:42.700] [bmv2] [D] [thread 31552] [18.0] [cxt 0] Extracting header 'ethernet'
[23:15:42.700] [bmv2] [D] [thread 31552] [18.0] [cxt 0] Parser state 'start': key is 0800
[23:15:42.700] [bmv2] [T] [thread 31552] [18.0] [cxt 0] Bytes parsed: 14
[23:15:42.700] [bmv2] [D] [thread 31552] [18.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:15:42.700] [bmv2] [D] [thread 31552] [18.0] [cxt 0] Extracting header 'ipv4'
[23:15:42.700] [bmv2] [D] [thread 31552] [18.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:15:42.700] [bmv2] [T] [thread 31552] [18.0] [cxt 0] Bytes parsed: 34
[23:15:42.700] [bmv2] [D] [thread 31552] [18.0] [cxt 0] Parser 'parser': end
[23:15:42.700] [bmv2] [D] [thread 31552] [18.0] [cxt 0] Pipeline 'ingress': start
[23:15:42.700] [bmv2] [T] [thread 31552] [18.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:15:42.700] [bmv2] [T] [thread 31552] [18.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:15:42.700] [bmv2] [D] [thread 31552] [18.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:42.700] [bmv2] [D] [thread 31552] [18.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:15:42.700] [bmv2] [D] [thread 31552] [18.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:42.700] [bmv2] [D] [thread 31552] [18.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:15:42.700] [bmv2] [T] [thread 31552] [18.0] [cxt 0] Action MyIngress.read_port
[23:15:42.700] [bmv2] [T] [thread 31552] [18.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:15:42.700] [bmv2] [T] [thread 31552] [18.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:15:42.700] [bmv2] [T] [thread 31552] [18.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:15:42.700] [bmv2] [T] [thread 31552] [18.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:15:42.700] [bmv2] [T] [thread 31552] [18.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:15:42.700] [bmv2] [T] [thread 31552] [18.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:15:42.700] [bmv2] [T] [thread 31552] [18.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:15:42.700] [bmv2] [D] [thread 31552] [18.0] [cxt 0] Looking up key:

[23:15:42.700] [bmv2] [D] [thread 31552] [18.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:15:42.700] [bmv2] [D] [thread 31552] [18.0] [cxt 0] Action entry is fast_reroute126 - 
[23:15:42.700] [bmv2] [T] [thread 31552] [18.0] [cxt 0] Action fast_reroute126
[23:15:42.700] [bmv2] [T] [thread 31552] [18.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:15:42.700] [bmv2] [T] [thread 31552] [18.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:15:42.700] [bmv2] [D] [thread 31552] [18.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:42.700] [bmv2] [D] [thread 31552] [18.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:15:42.700] [bmv2] [D] [thread 31552] [18.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:42.700] [bmv2] [D] [thread 31552] [18.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:15:42.700] [bmv2] [T] [thread 31552] [18.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:15:42.700] [bmv2] [T] [thread 31552] [18.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:15:42.700] [bmv2] [T] [thread 31552] [18.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:15:42.700] [bmv2] [T] [thread 31552] [18.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:15:42.700] [bmv2] [T] [thread 31552] [18.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:15:42.700] [bmv2] [D] [thread 31552] [18.0] [cxt 0] Looking up key:

[23:15:42.700] [bmv2] [D] [thread 31552] [18.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:15:42.700] [bmv2] [D] [thread 31552] [18.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:15:42.701] [bmv2] [T] [thread 31552] [18.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:15:42.701] [bmv2] [T] [thread 31552] [18.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:42.701] [bmv2] [T] [thread 31552] [18.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:15:42.701] [bmv2] [T] [thread 31552] [18.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:15:42.701] [bmv2] [T] [thread 31552] [18.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:15:42.701] [bmv2] [T] [thread 31552] [18.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:15:42.701] [bmv2] [T] [thread 31552] [18.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:42.701] [bmv2] [T] [thread 31552] [18.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:15:42.701] [bmv2] [T] [thread 31552] [18.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:15:42.701] [bmv2] [D] [thread 31552] [18.0] [cxt 0] Pipeline 'ingress': end
[23:15:42.701] [bmv2] [D] [thread 31552] [18.0] [cxt 0] Egress port is 4
[23:15:42.701] [bmv2] [D] [thread 31553] [18.0] [cxt 0] Pipeline 'egress': start
[23:15:42.701] [bmv2] [D] [thread 31553] [18.0] [cxt 0] Pipeline 'egress': end
[23:15:42.701] [bmv2] [D] [thread 31553] [18.0] [cxt 0] Deparser 'deparser': start
[23:15:42.701] [bmv2] [D] [thread 31553] [18.0] [cxt 0] Updating checksum 'cksum'
[23:15:42.701] [bmv2] [D] [thread 31553] [18.0] [cxt 0] Deparsing header 'ethernet'
[23:15:42.701] [bmv2] [D] [thread 31553] [18.0] [cxt 0] Deparsing header 'ipv4'
[23:15:42.701] [bmv2] [D] [thread 31553] [18.0] [cxt 0] Deparser 'deparser': end
[23:15:42.701] [bmv2] [D] [thread 31557] [18.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:15:43.752] [bmv2] [D] [thread 31552] [19.0] [cxt 0] Processing packet received on port 3
[23:15:43.752] [bmv2] [D] [thread 31552] [19.0] [cxt 0] Parser 'parser': start
[23:15:43.752] [bmv2] [D] [thread 31552] [19.0] [cxt 0] Parser 'parser' entering state 'start'
[23:15:43.752] [bmv2] [D] [thread 31552] [19.0] [cxt 0] Extracting header 'ethernet'
[23:15:43.752] [bmv2] [D] [thread 31552] [19.0] [cxt 0] Parser state 'start': key is 0800
[23:15:43.752] [bmv2] [T] [thread 31552] [19.0] [cxt 0] Bytes parsed: 14
[23:15:43.752] [bmv2] [D] [thread 31552] [19.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:15:43.752] [bmv2] [D] [thread 31552] [19.0] [cxt 0] Extracting header 'ipv4'
[23:15:43.752] [bmv2] [D] [thread 31552] [19.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:15:43.752] [bmv2] [T] [thread 31552] [19.0] [cxt 0] Bytes parsed: 34
[23:15:43.752] [bmv2] [D] [thread 31552] [19.0] [cxt 0] Parser 'parser': end
[23:15:43.752] [bmv2] [D] [thread 31552] [19.0] [cxt 0] Pipeline 'ingress': start
[23:15:43.752] [bmv2] [T] [thread 31552] [19.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:15:43.752] [bmv2] [T] [thread 31552] [19.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:15:43.752] [bmv2] [D] [thread 31552] [19.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:43.752] [bmv2] [D] [thread 31552] [19.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:15:43.752] [bmv2] [D] [thread 31552] [19.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:43.752] [bmv2] [D] [thread 31552] [19.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:15:43.752] [bmv2] [T] [thread 31552] [19.0] [cxt 0] Action MyIngress.read_port
[23:15:43.752] [bmv2] [T] [thread 31552] [19.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:15:43.752] [bmv2] [T] [thread 31552] [19.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:15:43.752] [bmv2] [T] [thread 31552] [19.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:15:43.752] [bmv2] [T] [thread 31552] [19.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:15:43.752] [bmv2] [T] [thread 31552] [19.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:15:43.752] [bmv2] [T] [thread 31552] [19.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:15:43.752] [bmv2] [T] [thread 31552] [19.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:15:43.752] [bmv2] [D] [thread 31552] [19.0] [cxt 0] Looking up key:

[23:15:43.752] [bmv2] [D] [thread 31552] [19.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:15:43.752] [bmv2] [D] [thread 31552] [19.0] [cxt 0] Action entry is fast_reroute126 - 
[23:15:43.752] [bmv2] [T] [thread 31552] [19.0] [cxt 0] Action fast_reroute126
[23:15:43.752] [bmv2] [T] [thread 31552] [19.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:15:43.752] [bmv2] [T] [thread 31552] [19.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:15:43.752] [bmv2] [D] [thread 31552] [19.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:43.753] [bmv2] [D] [thread 31552] [19.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:15:43.753] [bmv2] [D] [thread 31552] [19.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:43.753] [bmv2] [D] [thread 31552] [19.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:15:43.753] [bmv2] [T] [thread 31552] [19.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:15:43.753] [bmv2] [T] [thread 31552] [19.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:15:43.753] [bmv2] [T] [thread 31552] [19.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:15:43.753] [bmv2] [T] [thread 31552] [19.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:15:43.753] [bmv2] [T] [thread 31552] [19.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:15:43.753] [bmv2] [D] [thread 31552] [19.0] [cxt 0] Looking up key:

[23:15:43.753] [bmv2] [D] [thread 31552] [19.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:15:43.753] [bmv2] [D] [thread 31552] [19.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:15:43.753] [bmv2] [T] [thread 31552] [19.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:15:43.753] [bmv2] [T] [thread 31552] [19.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:43.753] [bmv2] [T] [thread 31552] [19.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:15:43.753] [bmv2] [T] [thread 31552] [19.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:15:43.753] [bmv2] [T] [thread 31552] [19.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:15:43.753] [bmv2] [T] [thread 31552] [19.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:15:43.753] [bmv2] [T] [thread 31552] [19.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:43.753] [bmv2] [T] [thread 31552] [19.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:15:43.753] [bmv2] [T] [thread 31552] [19.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:15:43.753] [bmv2] [D] [thread 31552] [19.0] [cxt 0] Pipeline 'ingress': end
[23:15:43.753] [bmv2] [D] [thread 31552] [19.0] [cxt 0] Egress port is 4
[23:15:43.753] [bmv2] [D] [thread 31553] [19.0] [cxt 0] Pipeline 'egress': start
[23:15:43.753] [bmv2] [D] [thread 31553] [19.0] [cxt 0] Pipeline 'egress': end
[23:15:43.753] [bmv2] [D] [thread 31553] [19.0] [cxt 0] Deparser 'deparser': start
[23:15:43.753] [bmv2] [D] [thread 31553] [19.0] [cxt 0] Updating checksum 'cksum'
[23:15:43.753] [bmv2] [D] [thread 31553] [19.0] [cxt 0] Deparsing header 'ethernet'
[23:15:43.753] [bmv2] [D] [thread 31553] [19.0] [cxt 0] Deparsing header 'ipv4'
[23:15:43.753] [bmv2] [D] [thread 31553] [19.0] [cxt 0] Deparser 'deparser': end
[23:15:43.753] [bmv2] [D] [thread 31557] [19.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:15:43.762] [bmv2] [D] [thread 31552] [20.0] [cxt 0] Processing packet received on port 3
[23:15:43.762] [bmv2] [D] [thread 31552] [20.0] [cxt 0] Parser 'parser': start
[23:15:43.762] [bmv2] [D] [thread 31552] [20.0] [cxt 0] Parser 'parser' entering state 'start'
[23:15:43.762] [bmv2] [D] [thread 31552] [20.0] [cxt 0] Extracting header 'ethernet'
[23:15:43.762] [bmv2] [D] [thread 31552] [20.0] [cxt 0] Parser state 'start': key is 0800
[23:15:43.762] [bmv2] [T] [thread 31552] [20.0] [cxt 0] Bytes parsed: 14
[23:15:43.762] [bmv2] [D] [thread 31552] [20.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:15:43.762] [bmv2] [D] [thread 31552] [20.0] [cxt 0] Extracting header 'ipv4'
[23:15:43.762] [bmv2] [D] [thread 31552] [20.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:15:43.762] [bmv2] [T] [thread 31552] [20.0] [cxt 0] Bytes parsed: 34
[23:15:43.762] [bmv2] [D] [thread 31552] [20.0] [cxt 0] Parser 'parser': end
[23:15:43.762] [bmv2] [D] [thread 31552] [20.0] [cxt 0] Pipeline 'ingress': start
[23:15:43.762] [bmv2] [T] [thread 31552] [20.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:15:43.762] [bmv2] [T] [thread 31552] [20.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:15:43.762] [bmv2] [D] [thread 31552] [20.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:43.762] [bmv2] [D] [thread 31552] [20.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:15:43.762] [bmv2] [D] [thread 31552] [20.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:43.762] [bmv2] [D] [thread 31552] [20.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:15:43.762] [bmv2] [T] [thread 31552] [20.0] [cxt 0] Action MyIngress.read_port
[23:15:43.762] [bmv2] [T] [thread 31552] [20.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:15:43.762] [bmv2] [T] [thread 31552] [20.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:15:43.762] [bmv2] [T] [thread 31552] [20.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:15:43.762] [bmv2] [T] [thread 31552] [20.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:15:43.762] [bmv2] [T] [thread 31552] [20.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:15:43.762] [bmv2] [T] [thread 31552] [20.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:15:43.762] [bmv2] [T] [thread 31552] [20.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:15:43.763] [bmv2] [D] [thread 31552] [20.0] [cxt 0] Looking up key:

[23:15:43.763] [bmv2] [D] [thread 31552] [20.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:15:43.763] [bmv2] [D] [thread 31552] [20.0] [cxt 0] Action entry is fast_reroute126 - 
[23:15:43.763] [bmv2] [T] [thread 31552] [20.0] [cxt 0] Action fast_reroute126
[23:15:43.763] [bmv2] [T] [thread 31552] [20.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:15:43.763] [bmv2] [T] [thread 31552] [20.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:15:43.763] [bmv2] [D] [thread 31552] [20.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:43.763] [bmv2] [D] [thread 31552] [20.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:15:43.763] [bmv2] [D] [thread 31552] [20.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:43.763] [bmv2] [D] [thread 31552] [20.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:15:43.763] [bmv2] [T] [thread 31552] [20.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:15:43.763] [bmv2] [T] [thread 31552] [20.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:15:43.763] [bmv2] [T] [thread 31552] [20.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:15:43.763] [bmv2] [T] [thread 31552] [20.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:15:43.763] [bmv2] [T] [thread 31552] [20.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:15:43.763] [bmv2] [D] [thread 31552] [20.0] [cxt 0] Looking up key:

[23:15:43.763] [bmv2] [D] [thread 31552] [20.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:15:43.763] [bmv2] [D] [thread 31552] [20.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:15:43.763] [bmv2] [T] [thread 31552] [20.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:15:43.763] [bmv2] [T] [thread 31552] [20.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:43.763] [bmv2] [T] [thread 31552] [20.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:15:43.763] [bmv2] [T] [thread 31552] [20.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:15:43.763] [bmv2] [T] [thread 31552] [20.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:15:43.763] [bmv2] [T] [thread 31552] [20.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:15:43.763] [bmv2] [T] [thread 31552] [20.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:43.763] [bmv2] [T] [thread 31552] [20.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:15:43.763] [bmv2] [T] [thread 31552] [20.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:15:43.763] [bmv2] [D] [thread 31552] [20.0] [cxt 0] Pipeline 'ingress': end
[23:15:43.763] [bmv2] [D] [thread 31552] [20.0] [cxt 0] Egress port is 4
[23:15:43.763] [bmv2] [D] [thread 31553] [20.0] [cxt 0] Pipeline 'egress': start
[23:15:43.763] [bmv2] [D] [thread 31553] [20.0] [cxt 0] Pipeline 'egress': end
[23:15:43.763] [bmv2] [D] [thread 31553] [20.0] [cxt 0] Deparser 'deparser': start
[23:15:43.763] [bmv2] [D] [thread 31553] [20.0] [cxt 0] Updating checksum 'cksum'
[23:15:43.763] [bmv2] [D] [thread 31553] [20.0] [cxt 0] Deparsing header 'ethernet'
[23:15:43.763] [bmv2] [D] [thread 31553] [20.0] [cxt 0] Deparsing header 'ipv4'
[23:15:43.763] [bmv2] [D] [thread 31553] [20.0] [cxt 0] Deparser 'deparser': end
[23:15:43.763] [bmv2] [D] [thread 31557] [20.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:15:45.356] [bmv2] [D] [thread 31552] [21.0] [cxt 0] Processing packet received on port 3
[23:15:45.356] [bmv2] [D] [thread 31552] [21.0] [cxt 0] Parser 'parser': start
[23:15:45.356] [bmv2] [D] [thread 31552] [21.0] [cxt 0] Parser 'parser' entering state 'start'
[23:15:45.356] [bmv2] [D] [thread 31552] [21.0] [cxt 0] Extracting header 'ethernet'
[23:15:45.356] [bmv2] [D] [thread 31552] [21.0] [cxt 0] Parser state 'start': key is 0800
[23:15:45.356] [bmv2] [T] [thread 31552] [21.0] [cxt 0] Bytes parsed: 14
[23:15:45.356] [bmv2] [D] [thread 31552] [21.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:15:45.356] [bmv2] [D] [thread 31552] [21.0] [cxt 0] Extracting header 'ipv4'
[23:15:45.356] [bmv2] [D] [thread 31552] [21.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:15:45.356] [bmv2] [T] [thread 31552] [21.0] [cxt 0] Bytes parsed: 34
[23:15:45.356] [bmv2] [D] [thread 31552] [21.0] [cxt 0] Parser 'parser': end
[23:15:45.356] [bmv2] [D] [thread 31552] [21.0] [cxt 0] Pipeline 'ingress': start
[23:15:45.356] [bmv2] [T] [thread 31552] [21.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:15:45.356] [bmv2] [T] [thread 31552] [21.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:15:45.356] [bmv2] [D] [thread 31552] [21.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:45.356] [bmv2] [D] [thread 31552] [21.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:15:45.356] [bmv2] [D] [thread 31552] [21.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:45.356] [bmv2] [D] [thread 31552] [21.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:15:45.356] [bmv2] [T] [thread 31552] [21.0] [cxt 0] Action MyIngress.read_port
[23:15:45.356] [bmv2] [T] [thread 31552] [21.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:15:45.356] [bmv2] [T] [thread 31552] [21.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:15:45.356] [bmv2] [T] [thread 31552] [21.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:15:45.356] [bmv2] [T] [thread 31552] [21.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:15:45.356] [bmv2] [T] [thread 31552] [21.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:15:45.356] [bmv2] [T] [thread 31552] [21.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:15:45.356] [bmv2] [T] [thread 31552] [21.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:15:45.356] [bmv2] [D] [thread 31552] [21.0] [cxt 0] Looking up key:

[23:15:45.356] [bmv2] [D] [thread 31552] [21.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:15:45.356] [bmv2] [D] [thread 31552] [21.0] [cxt 0] Action entry is fast_reroute126 - 
[23:15:45.356] [bmv2] [T] [thread 31552] [21.0] [cxt 0] Action fast_reroute126
[23:15:45.356] [bmv2] [T] [thread 31552] [21.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:15:45.356] [bmv2] [T] [thread 31552] [21.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:15:45.356] [bmv2] [D] [thread 31552] [21.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:45.356] [bmv2] [D] [thread 31552] [21.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:15:45.356] [bmv2] [D] [thread 31552] [21.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:45.356] [bmv2] [D] [thread 31552] [21.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:15:45.356] [bmv2] [T] [thread 31552] [21.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:15:45.356] [bmv2] [T] [thread 31552] [21.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:15:45.356] [bmv2] [T] [thread 31552] [21.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:15:45.356] [bmv2] [T] [thread 31552] [21.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:15:45.356] [bmv2] [T] [thread 31552] [21.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:15:45.356] [bmv2] [D] [thread 31552] [21.0] [cxt 0] Looking up key:

[23:15:45.356] [bmv2] [D] [thread 31552] [21.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:15:45.356] [bmv2] [D] [thread 31552] [21.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:15:45.356] [bmv2] [T] [thread 31552] [21.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:15:45.357] [bmv2] [T] [thread 31552] [21.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:45.357] [bmv2] [T] [thread 31552] [21.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:15:45.357] [bmv2] [T] [thread 31552] [21.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:15:45.357] [bmv2] [T] [thread 31552] [21.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:15:45.357] [bmv2] [T] [thread 31552] [21.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:15:45.357] [bmv2] [T] [thread 31552] [21.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:45.357] [bmv2] [T] [thread 31552] [21.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:15:45.357] [bmv2] [T] [thread 31552] [21.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:15:45.357] [bmv2] [D] [thread 31552] [21.0] [cxt 0] Pipeline 'ingress': end
[23:15:45.357] [bmv2] [D] [thread 31552] [21.0] [cxt 0] Egress port is 4
[23:15:45.357] [bmv2] [D] [thread 31553] [21.0] [cxt 0] Pipeline 'egress': start
[23:15:45.357] [bmv2] [D] [thread 31553] [21.0] [cxt 0] Pipeline 'egress': end
[23:15:45.357] [bmv2] [D] [thread 31553] [21.0] [cxt 0] Deparser 'deparser': start
[23:15:45.357] [bmv2] [D] [thread 31553] [21.0] [cxt 0] Updating checksum 'cksum'
[23:15:45.357] [bmv2] [D] [thread 31553] [21.0] [cxt 0] Deparsing header 'ethernet'
[23:15:45.357] [bmv2] [D] [thread 31553] [21.0] [cxt 0] Deparsing header 'ipv4'
[23:15:45.357] [bmv2] [D] [thread 31553] [21.0] [cxt 0] Deparser 'deparser': end
[23:15:45.357] [bmv2] [D] [thread 31557] [21.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:15:45.366] [bmv2] [D] [thread 31552] [22.0] [cxt 0] Processing packet received on port 3
[23:15:45.366] [bmv2] [D] [thread 31552] [22.0] [cxt 0] Parser 'parser': start
[23:15:45.366] [bmv2] [D] [thread 31552] [22.0] [cxt 0] Parser 'parser' entering state 'start'
[23:15:45.366] [bmv2] [D] [thread 31552] [22.0] [cxt 0] Extracting header 'ethernet'
[23:15:45.366] [bmv2] [D] [thread 31552] [22.0] [cxt 0] Parser state 'start': key is 0800
[23:15:45.366] [bmv2] [T] [thread 31552] [22.0] [cxt 0] Bytes parsed: 14
[23:15:45.366] [bmv2] [D] [thread 31552] [22.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:15:45.366] [bmv2] [D] [thread 31552] [22.0] [cxt 0] Extracting header 'ipv4'
[23:15:45.366] [bmv2] [D] [thread 31552] [22.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:15:45.366] [bmv2] [T] [thread 31552] [22.0] [cxt 0] Bytes parsed: 34
[23:15:45.366] [bmv2] [D] [thread 31552] [22.0] [cxt 0] Parser 'parser': end
[23:15:45.366] [bmv2] [D] [thread 31552] [22.0] [cxt 0] Pipeline 'ingress': start
[23:15:45.366] [bmv2] [T] [thread 31552] [22.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:15:45.366] [bmv2] [T] [thread 31552] [22.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:15:45.366] [bmv2] [D] [thread 31552] [22.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:45.366] [bmv2] [D] [thread 31552] [22.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:15:45.366] [bmv2] [D] [thread 31552] [22.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:45.366] [bmv2] [D] [thread 31552] [22.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:15:45.366] [bmv2] [T] [thread 31552] [22.0] [cxt 0] Action MyIngress.read_port
[23:15:45.366] [bmv2] [T] [thread 31552] [22.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:15:45.366] [bmv2] [T] [thread 31552] [22.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:15:45.366] [bmv2] [T] [thread 31552] [22.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:15:45.366] [bmv2] [T] [thread 31552] [22.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:15:45.366] [bmv2] [T] [thread 31552] [22.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:15:45.366] [bmv2] [T] [thread 31552] [22.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:15:45.366] [bmv2] [T] [thread 31552] [22.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:15:45.366] [bmv2] [D] [thread 31552] [22.0] [cxt 0] Looking up key:

[23:15:45.366] [bmv2] [D] [thread 31552] [22.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:15:45.366] [bmv2] [D] [thread 31552] [22.0] [cxt 0] Action entry is fast_reroute126 - 
[23:15:45.366] [bmv2] [T] [thread 31552] [22.0] [cxt 0] Action fast_reroute126
[23:15:45.366] [bmv2] [T] [thread 31552] [22.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:15:45.367] [bmv2] [T] [thread 31552] [22.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:15:45.367] [bmv2] [D] [thread 31552] [22.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:45.367] [bmv2] [D] [thread 31552] [22.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:15:45.367] [bmv2] [D] [thread 31552] [22.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:45.367] [bmv2] [D] [thread 31552] [22.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:15:45.367] [bmv2] [T] [thread 31552] [22.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:15:45.367] [bmv2] [T] [thread 31552] [22.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:15:45.367] [bmv2] [T] [thread 31552] [22.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:15:45.367] [bmv2] [T] [thread 31552] [22.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:15:45.367] [bmv2] [T] [thread 31552] [22.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:15:45.367] [bmv2] [D] [thread 31552] [22.0] [cxt 0] Looking up key:

[23:15:45.367] [bmv2] [D] [thread 31552] [22.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:15:45.367] [bmv2] [D] [thread 31552] [22.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:15:45.367] [bmv2] [T] [thread 31552] [22.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:15:45.367] [bmv2] [T] [thread 31552] [22.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:45.367] [bmv2] [T] [thread 31552] [22.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:15:45.367] [bmv2] [T] [thread 31552] [22.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:15:45.367] [bmv2] [T] [thread 31552] [22.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:15:45.367] [bmv2] [T] [thread 31552] [22.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:15:45.367] [bmv2] [T] [thread 31552] [22.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:45.367] [bmv2] [T] [thread 31552] [22.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:15:45.367] [bmv2] [T] [thread 31552] [22.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:15:45.367] [bmv2] [D] [thread 31552] [22.0] [cxt 0] Pipeline 'ingress': end
[23:15:45.367] [bmv2] [D] [thread 31552] [22.0] [cxt 0] Egress port is 4
[23:15:45.367] [bmv2] [D] [thread 31553] [22.0] [cxt 0] Pipeline 'egress': start
[23:15:45.367] [bmv2] [D] [thread 31553] [22.0] [cxt 0] Pipeline 'egress': end
[23:15:45.367] [bmv2] [D] [thread 31553] [22.0] [cxt 0] Deparser 'deparser': start
[23:15:45.367] [bmv2] [D] [thread 31553] [22.0] [cxt 0] Updating checksum 'cksum'
[23:15:45.367] [bmv2] [D] [thread 31553] [22.0] [cxt 0] Deparsing header 'ethernet'
[23:15:45.367] [bmv2] [D] [thread 31553] [22.0] [cxt 0] Deparsing header 'ipv4'
[23:15:45.367] [bmv2] [D] [thread 31553] [22.0] [cxt 0] Deparser 'deparser': end
[23:15:45.367] [bmv2] [D] [thread 31557] [22.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:15:45.888] [bmv2] [D] [thread 31552] [23.0] [cxt 0] Processing packet received on port 3
[23:15:45.888] [bmv2] [D] [thread 31552] [23.0] [cxt 0] Parser 'parser': start
[23:15:45.888] [bmv2] [D] [thread 31552] [23.0] [cxt 0] Parser 'parser' entering state 'start'
[23:15:45.888] [bmv2] [D] [thread 31552] [23.0] [cxt 0] Extracting header 'ethernet'
[23:15:45.889] [bmv2] [D] [thread 31552] [23.0] [cxt 0] Parser state 'start': key is 0800
[23:15:45.889] [bmv2] [T] [thread 31552] [23.0] [cxt 0] Bytes parsed: 14
[23:15:45.889] [bmv2] [D] [thread 31552] [23.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:15:45.889] [bmv2] [D] [thread 31552] [23.0] [cxt 0] Extracting header 'ipv4'
[23:15:45.889] [bmv2] [D] [thread 31552] [23.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:15:45.889] [bmv2] [T] [thread 31552] [23.0] [cxt 0] Bytes parsed: 34
[23:15:45.889] [bmv2] [D] [thread 31552] [23.0] [cxt 0] Parser 'parser': end
[23:15:45.889] [bmv2] [D] [thread 31552] [23.0] [cxt 0] Pipeline 'ingress': start
[23:15:45.889] [bmv2] [T] [thread 31552] [23.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:15:45.889] [bmv2] [T] [thread 31552] [23.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:15:45.889] [bmv2] [D] [thread 31552] [23.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:45.889] [bmv2] [D] [thread 31552] [23.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:15:45.889] [bmv2] [D] [thread 31552] [23.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:45.889] [bmv2] [D] [thread 31552] [23.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:15:45.889] [bmv2] [T] [thread 31552] [23.0] [cxt 0] Action MyIngress.read_port
[23:15:45.889] [bmv2] [T] [thread 31552] [23.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:15:45.889] [bmv2] [T] [thread 31552] [23.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:15:45.889] [bmv2] [T] [thread 31552] [23.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:15:45.889] [bmv2] [T] [thread 31552] [23.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:15:45.889] [bmv2] [T] [thread 31552] [23.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:15:45.889] [bmv2] [T] [thread 31552] [23.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:15:45.889] [bmv2] [T] [thread 31552] [23.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:15:45.889] [bmv2] [D] [thread 31552] [23.0] [cxt 0] Looking up key:

[23:15:45.889] [bmv2] [D] [thread 31552] [23.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:15:45.889] [bmv2] [D] [thread 31552] [23.0] [cxt 0] Action entry is fast_reroute126 - 
[23:15:45.889] [bmv2] [T] [thread 31552] [23.0] [cxt 0] Action fast_reroute126
[23:15:45.889] [bmv2] [T] [thread 31552] [23.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:15:45.889] [bmv2] [T] [thread 31552] [23.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:15:45.889] [bmv2] [D] [thread 31552] [23.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:45.889] [bmv2] [D] [thread 31552] [23.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:15:45.889] [bmv2] [D] [thread 31552] [23.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:45.889] [bmv2] [D] [thread 31552] [23.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:15:45.889] [bmv2] [T] [thread 31552] [23.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:15:45.889] [bmv2] [T] [thread 31552] [23.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:15:45.889] [bmv2] [T] [thread 31552] [23.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:15:45.889] [bmv2] [T] [thread 31552] [23.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:15:45.889] [bmv2] [T] [thread 31552] [23.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:15:45.889] [bmv2] [D] [thread 31552] [23.0] [cxt 0] Looking up key:

[23:15:45.889] [bmv2] [D] [thread 31552] [23.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:15:45.889] [bmv2] [D] [thread 31552] [23.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:15:45.889] [bmv2] [T] [thread 31552] [23.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:15:45.889] [bmv2] [T] [thread 31552] [23.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:45.889] [bmv2] [T] [thread 31552] [23.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:15:45.889] [bmv2] [T] [thread 31552] [23.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:15:45.889] [bmv2] [T] [thread 31552] [23.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:15:45.889] [bmv2] [T] [thread 31552] [23.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:15:45.889] [bmv2] [T] [thread 31552] [23.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:45.890] [bmv2] [T] [thread 31552] [23.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:15:45.890] [bmv2] [T] [thread 31552] [23.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:15:45.890] [bmv2] [T] [thread 31552] [23.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:15:45.890] [bmv2] [D] [thread 31552] [23.0] [cxt 0] Looking up key:

[23:15:45.890] [bmv2] [D] [thread 31552] [23.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:15:45.890] [bmv2] [D] [thread 31552] [23.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:15:45.890] [bmv2] [T] [thread 31552] [23.0] [cxt 0] Action MyIngress.read_depot_port
[23:15:45.890] [bmv2] [T] [thread 31552] [23.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:15:45.890] [bmv2] [T] [thread 31552] [23.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:15:45.890] [bmv2] [T] [thread 31552] [23.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:15:45.890] [bmv2] [D] [thread 31552] [23.0] [cxt 0] Looking up key:

[23:15:45.890] [bmv2] [D] [thread 31552] [23.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:15:45.890] [bmv2] [D] [thread 31552] [23.0] [cxt 0] Action entry is fast_reroute133 - 
[23:15:45.890] [bmv2] [T] [thread 31552] [23.0] [cxt 0] Action fast_reroute133
[23:15:45.890] [bmv2] [T] [thread 31552] [23.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:15:45.890] [bmv2] [T] [thread 31552] [23.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:15:45.890] [bmv2] [D] [thread 31552] [23.0] [cxt 0] Looking up key:

[23:15:45.890] [bmv2] [D] [thread 31552] [23.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:15:45.890] [bmv2] [D] [thread 31552] [23.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:15:45.890] [bmv2] [T] [thread 31552] [23.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:15:45.890] [bmv2] [T] [thread 31552] [23.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:15:45.890] [bmv2] [T] [thread 31552] [23.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:15:45.890] [bmv2] [D] [thread 31552] [23.0] [cxt 0] Pipeline 'ingress': end
[23:15:45.890] [bmv2] [D] [thread 31552] [23.0] [cxt 0] Egress port is 0
[23:15:45.890] [bmv2] [D] [thread 31553] [23.0] [cxt 0] Pipeline 'egress': start
[23:15:45.890] [bmv2] [D] [thread 31553] [23.0] [cxt 0] Pipeline 'egress': end
[23:15:45.890] [bmv2] [D] [thread 31553] [23.0] [cxt 0] Deparser 'deparser': start
[23:15:45.890] [bmv2] [D] [thread 31553] [23.0] [cxt 0] Updating checksum 'cksum'
[23:15:45.890] [bmv2] [D] [thread 31553] [23.0] [cxt 0] Deparsing header 'ethernet'
[23:15:45.890] [bmv2] [D] [thread 31553] [23.0] [cxt 0] Deparsing header 'ipv4'
[23:15:45.890] [bmv2] [D] [thread 31553] [23.0] [cxt 0] Deparser 'deparser': end
[23:15:45.890] [bmv2] [D] [thread 31557] [23.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:15:47.487] [bmv2] [D] [thread 31552] [24.0] [cxt 0] Processing packet received on port 3
[23:15:47.487] [bmv2] [D] [thread 31552] [24.0] [cxt 0] Parser 'parser': start
[23:15:47.487] [bmv2] [D] [thread 31552] [24.0] [cxt 0] Parser 'parser' entering state 'start'
[23:15:47.487] [bmv2] [D] [thread 31552] [24.0] [cxt 0] Extracting header 'ethernet'
[23:15:47.487] [bmv2] [D] [thread 31552] [24.0] [cxt 0] Parser state 'start': key is 0800
[23:15:47.487] [bmv2] [T] [thread 31552] [24.0] [cxt 0] Bytes parsed: 14
[23:15:47.487] [bmv2] [D] [thread 31552] [24.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:15:47.487] [bmv2] [D] [thread 31552] [24.0] [cxt 0] Extracting header 'ipv4'
[23:15:47.487] [bmv2] [D] [thread 31552] [24.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:15:47.487] [bmv2] [T] [thread 31552] [24.0] [cxt 0] Bytes parsed: 34
[23:15:47.487] [bmv2] [D] [thread 31552] [24.0] [cxt 0] Parser 'parser': end
[23:15:47.487] [bmv2] [D] [thread 31552] [24.0] [cxt 0] Pipeline 'ingress': start
[23:15:47.487] [bmv2] [T] [thread 31552] [24.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:15:47.487] [bmv2] [T] [thread 31552] [24.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:15:47.487] [bmv2] [D] [thread 31552] [24.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:47.487] [bmv2] [D] [thread 31552] [24.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:15:47.487] [bmv2] [D] [thread 31552] [24.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:47.487] [bmv2] [D] [thread 31552] [24.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:15:47.487] [bmv2] [T] [thread 31552] [24.0] [cxt 0] Action MyIngress.read_port
[23:15:47.487] [bmv2] [T] [thread 31552] [24.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:15:47.487] [bmv2] [T] [thread 31552] [24.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:15:47.487] [bmv2] [T] [thread 31552] [24.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:15:47.487] [bmv2] [T] [thread 31552] [24.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:15:47.487] [bmv2] [T] [thread 31552] [24.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:15:47.487] [bmv2] [T] [thread 31552] [24.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:15:47.487] [bmv2] [T] [thread 31552] [24.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:15:47.487] [bmv2] [D] [thread 31552] [24.0] [cxt 0] Looking up key:

[23:15:47.487] [bmv2] [D] [thread 31552] [24.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:15:47.487] [bmv2] [D] [thread 31552] [24.0] [cxt 0] Action entry is fast_reroute126 - 
[23:15:47.487] [bmv2] [T] [thread 31552] [24.0] [cxt 0] Action fast_reroute126
[23:15:47.487] [bmv2] [T] [thread 31552] [24.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:15:47.487] [bmv2] [T] [thread 31552] [24.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:15:47.487] [bmv2] [D] [thread 31552] [24.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:47.487] [bmv2] [D] [thread 31552] [24.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:15:47.487] [bmv2] [D] [thread 31552] [24.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:47.487] [bmv2] [D] [thread 31552] [24.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:15:47.487] [bmv2] [T] [thread 31552] [24.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:15:47.487] [bmv2] [T] [thread 31552] [24.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:15:47.487] [bmv2] [T] [thread 31552] [24.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:15:47.487] [bmv2] [T] [thread 31552] [24.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:15:47.487] [bmv2] [T] [thread 31552] [24.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:15:47.487] [bmv2] [D] [thread 31552] [24.0] [cxt 0] Looking up key:

[23:15:47.487] [bmv2] [D] [thread 31552] [24.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:15:47.487] [bmv2] [D] [thread 31552] [24.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:15:47.487] [bmv2] [T] [thread 31552] [24.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:15:47.487] [bmv2] [T] [thread 31552] [24.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:47.487] [bmv2] [T] [thread 31552] [24.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:15:47.487] [bmv2] [T] [thread 31552] [24.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:15:47.487] [bmv2] [T] [thread 31552] [24.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:15:47.487] [bmv2] [T] [thread 31552] [24.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:15:47.487] [bmv2] [T] [thread 31552] [24.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:47.487] [bmv2] [T] [thread 31552] [24.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:15:47.487] [bmv2] [T] [thread 31552] [24.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:15:47.487] [bmv2] [D] [thread 31552] [24.0] [cxt 0] Pipeline 'ingress': end
[23:15:47.487] [bmv2] [D] [thread 31552] [24.0] [cxt 0] Egress port is 4
[23:15:47.487] [bmv2] [D] [thread 31553] [24.0] [cxt 0] Pipeline 'egress': start
[23:15:47.488] [bmv2] [D] [thread 31553] [24.0] [cxt 0] Pipeline 'egress': end
[23:15:47.488] [bmv2] [D] [thread 31553] [24.0] [cxt 0] Deparser 'deparser': start
[23:15:47.488] [bmv2] [D] [thread 31553] [24.0] [cxt 0] Updating checksum 'cksum'
[23:15:47.488] [bmv2] [D] [thread 31553] [24.0] [cxt 0] Deparsing header 'ethernet'
[23:15:47.488] [bmv2] [D] [thread 31553] [24.0] [cxt 0] Deparsing header 'ipv4'
[23:15:47.488] [bmv2] [D] [thread 31553] [24.0] [cxt 0] Deparser 'deparser': end
[23:15:47.488] [bmv2] [D] [thread 31557] [24.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:15:47.492] [bmv2] [D] [thread 31552] [25.0] [cxt 0] Processing packet received on port 3
[23:15:47.492] [bmv2] [D] [thread 31552] [25.0] [cxt 0] Parser 'parser': start
[23:15:47.492] [bmv2] [D] [thread 31552] [25.0] [cxt 0] Parser 'parser' entering state 'start'
[23:15:47.492] [bmv2] [D] [thread 31552] [25.0] [cxt 0] Extracting header 'ethernet'
[23:15:47.492] [bmv2] [D] [thread 31552] [25.0] [cxt 0] Parser state 'start': key is 0800
[23:15:47.492] [bmv2] [T] [thread 31552] [25.0] [cxt 0] Bytes parsed: 14
[23:15:47.492] [bmv2] [D] [thread 31552] [25.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:15:47.492] [bmv2] [D] [thread 31552] [25.0] [cxt 0] Extracting header 'ipv4'
[23:15:47.492] [bmv2] [D] [thread 31552] [25.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:15:47.492] [bmv2] [T] [thread 31552] [25.0] [cxt 0] Bytes parsed: 34
[23:15:47.492] [bmv2] [D] [thread 31552] [25.0] [cxt 0] Parser 'parser': end
[23:15:47.492] [bmv2] [D] [thread 31552] [25.0] [cxt 0] Pipeline 'ingress': start
[23:15:47.493] [bmv2] [T] [thread 31552] [25.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:15:47.493] [bmv2] [T] [thread 31552] [25.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:15:47.493] [bmv2] [D] [thread 31552] [25.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:47.493] [bmv2] [D] [thread 31552] [25.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:15:47.493] [bmv2] [D] [thread 31552] [25.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:47.493] [bmv2] [D] [thread 31552] [25.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:15:47.493] [bmv2] [T] [thread 31552] [25.0] [cxt 0] Action MyIngress.read_port
[23:15:47.493] [bmv2] [T] [thread 31552] [25.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:15:47.493] [bmv2] [T] [thread 31552] [25.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:15:47.493] [bmv2] [T] [thread 31552] [25.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:15:47.493] [bmv2] [T] [thread 31552] [25.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:15:47.493] [bmv2] [T] [thread 31552] [25.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:15:47.493] [bmv2] [T] [thread 31552] [25.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:15:47.493] [bmv2] [T] [thread 31552] [25.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:15:47.493] [bmv2] [D] [thread 31552] [25.0] [cxt 0] Looking up key:

[23:15:47.493] [bmv2] [D] [thread 31552] [25.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:15:47.493] [bmv2] [D] [thread 31552] [25.0] [cxt 0] Action entry is fast_reroute126 - 
[23:15:47.493] [bmv2] [T] [thread 31552] [25.0] [cxt 0] Action fast_reroute126
[23:15:47.493] [bmv2] [T] [thread 31552] [25.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:15:47.493] [bmv2] [T] [thread 31552] [25.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:15:47.493] [bmv2] [D] [thread 31552] [25.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:47.493] [bmv2] [D] [thread 31552] [25.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:15:47.493] [bmv2] [D] [thread 31552] [25.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:47.493] [bmv2] [D] [thread 31552] [25.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:15:47.493] [bmv2] [T] [thread 31552] [25.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:15:47.493] [bmv2] [T] [thread 31552] [25.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:15:47.493] [bmv2] [T] [thread 31552] [25.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:15:47.493] [bmv2] [T] [thread 31552] [25.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:15:47.493] [bmv2] [T] [thread 31552] [25.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:15:47.493] [bmv2] [D] [thread 31552] [25.0] [cxt 0] Looking up key:

[23:15:47.493] [bmv2] [D] [thread 31552] [25.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:15:47.493] [bmv2] [D] [thread 31552] [25.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:15:47.493] [bmv2] [T] [thread 31552] [25.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:15:47.493] [bmv2] [T] [thread 31552] [25.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:47.493] [bmv2] [T] [thread 31552] [25.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:15:47.493] [bmv2] [T] [thread 31552] [25.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:15:47.493] [bmv2] [T] [thread 31552] [25.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:15:47.493] [bmv2] [T] [thread 31552] [25.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:15:47.493] [bmv2] [T] [thread 31552] [25.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:47.493] [bmv2] [T] [thread 31552] [25.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:15:47.493] [bmv2] [T] [thread 31552] [25.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:15:47.493] [bmv2] [D] [thread 31552] [25.0] [cxt 0] Pipeline 'ingress': end
[23:15:47.493] [bmv2] [D] [thread 31552] [25.0] [cxt 0] Egress port is 4
[23:15:47.493] [bmv2] [D] [thread 31553] [25.0] [cxt 0] Pipeline 'egress': start
[23:15:47.493] [bmv2] [D] [thread 31553] [25.0] [cxt 0] Pipeline 'egress': end
[23:15:47.493] [bmv2] [D] [thread 31553] [25.0] [cxt 0] Deparser 'deparser': start
[23:15:47.493] [bmv2] [D] [thread 31553] [25.0] [cxt 0] Updating checksum 'cksum'
[23:15:47.493] [bmv2] [D] [thread 31553] [25.0] [cxt 0] Deparsing header 'ethernet'
[23:15:47.493] [bmv2] [D] [thread 31553] [25.0] [cxt 0] Deparsing header 'ipv4'
[23:15:47.493] [bmv2] [D] [thread 31553] [25.0] [cxt 0] Deparser 'deparser': end
[23:15:47.493] [bmv2] [D] [thread 31557] [25.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:15:48.018] [bmv2] [D] [thread 31552] [26.0] [cxt 0] Processing packet received on port 3
[23:15:48.018] [bmv2] [D] [thread 31552] [26.0] [cxt 0] Parser 'parser': start
[23:15:48.018] [bmv2] [D] [thread 31552] [26.0] [cxt 0] Parser 'parser' entering state 'start'
[23:15:48.018] [bmv2] [D] [thread 31552] [26.0] [cxt 0] Extracting header 'ethernet'
[23:15:48.018] [bmv2] [D] [thread 31552] [26.0] [cxt 0] Parser state 'start': key is 0800
[23:15:48.018] [bmv2] [T] [thread 31552] [26.0] [cxt 0] Bytes parsed: 14
[23:15:48.018] [bmv2] [D] [thread 31552] [26.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:15:48.018] [bmv2] [D] [thread 31552] [26.0] [cxt 0] Extracting header 'ipv4'
[23:15:48.018] [bmv2] [D] [thread 31552] [26.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:15:48.018] [bmv2] [T] [thread 31552] [26.0] [cxt 0] Bytes parsed: 34
[23:15:48.018] [bmv2] [D] [thread 31552] [26.0] [cxt 0] Parser 'parser': end
[23:15:48.018] [bmv2] [D] [thread 31552] [26.0] [cxt 0] Pipeline 'ingress': start
[23:15:48.018] [bmv2] [T] [thread 31552] [26.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:15:48.018] [bmv2] [T] [thread 31552] [26.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:15:48.018] [bmv2] [D] [thread 31552] [26.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:48.018] [bmv2] [D] [thread 31552] [26.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:15:48.018] [bmv2] [D] [thread 31552] [26.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:48.018] [bmv2] [D] [thread 31552] [26.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:15:48.018] [bmv2] [T] [thread 31552] [26.0] [cxt 0] Action MyIngress.read_port
[23:15:48.018] [bmv2] [T] [thread 31552] [26.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:15:48.018] [bmv2] [T] [thread 31552] [26.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:15:48.018] [bmv2] [T] [thread 31552] [26.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:15:48.018] [bmv2] [T] [thread 31552] [26.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:15:48.018] [bmv2] [T] [thread 31552] [26.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:15:48.018] [bmv2] [T] [thread 31552] [26.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:15:48.018] [bmv2] [T] [thread 31552] [26.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:15:48.018] [bmv2] [D] [thread 31552] [26.0] [cxt 0] Looking up key:

[23:15:48.018] [bmv2] [D] [thread 31552] [26.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:15:48.018] [bmv2] [D] [thread 31552] [26.0] [cxt 0] Action entry is fast_reroute126 - 
[23:15:48.018] [bmv2] [T] [thread 31552] [26.0] [cxt 0] Action fast_reroute126
[23:15:48.018] [bmv2] [T] [thread 31552] [26.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:15:48.018] [bmv2] [T] [thread 31552] [26.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:15:48.018] [bmv2] [D] [thread 31552] [26.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:48.018] [bmv2] [D] [thread 31552] [26.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:15:48.018] [bmv2] [D] [thread 31552] [26.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:48.019] [bmv2] [D] [thread 31552] [26.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:15:48.019] [bmv2] [T] [thread 31552] [26.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:15:48.019] [bmv2] [T] [thread 31552] [26.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:15:48.019] [bmv2] [T] [thread 31552] [26.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:15:48.019] [bmv2] [T] [thread 31552] [26.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:15:48.019] [bmv2] [T] [thread 31552] [26.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:15:48.019] [bmv2] [D] [thread 31552] [26.0] [cxt 0] Looking up key:

[23:15:48.019] [bmv2] [D] [thread 31552] [26.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:15:48.019] [bmv2] [D] [thread 31552] [26.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:15:48.019] [bmv2] [T] [thread 31552] [26.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:15:48.019] [bmv2] [T] [thread 31552] [26.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:48.019] [bmv2] [T] [thread 31552] [26.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:15:48.019] [bmv2] [T] [thread 31552] [26.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:15:48.019] [bmv2] [T] [thread 31552] [26.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:15:48.019] [bmv2] [T] [thread 31552] [26.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:15:48.019] [bmv2] [T] [thread 31552] [26.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:48.019] [bmv2] [T] [thread 31552] [26.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:15:48.019] [bmv2] [T] [thread 31552] [26.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:15:48.019] [bmv2] [D] [thread 31552] [26.0] [cxt 0] Pipeline 'ingress': end
[23:15:48.019] [bmv2] [D] [thread 31552] [26.0] [cxt 0] Egress port is 4
[23:15:48.019] [bmv2] [D] [thread 31553] [26.0] [cxt 0] Pipeline 'egress': start
[23:15:48.019] [bmv2] [D] [thread 31553] [26.0] [cxt 0] Pipeline 'egress': end
[23:15:48.019] [bmv2] [D] [thread 31553] [26.0] [cxt 0] Deparser 'deparser': start
[23:15:48.019] [bmv2] [D] [thread 31553] [26.0] [cxt 0] Updating checksum 'cksum'
[23:15:48.019] [bmv2] [D] [thread 31553] [26.0] [cxt 0] Deparsing header 'ethernet'
[23:15:48.019] [bmv2] [D] [thread 31553] [26.0] [cxt 0] Deparsing header 'ipv4'
[23:15:48.019] [bmv2] [D] [thread 31553] [26.0] [cxt 0] Deparser 'deparser': end
[23:15:48.019] [bmv2] [D] [thread 31557] [26.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:15:49.628] [bmv2] [D] [thread 31552] [27.0] [cxt 0] Processing packet received on port 3
[23:15:49.628] [bmv2] [D] [thread 31552] [27.0] [cxt 0] Parser 'parser': start
[23:15:49.628] [bmv2] [D] [thread 31552] [27.0] [cxt 0] Parser 'parser' entering state 'start'
[23:15:49.628] [bmv2] [D] [thread 31552] [27.0] [cxt 0] Extracting header 'ethernet'
[23:15:49.628] [bmv2] [D] [thread 31552] [27.0] [cxt 0] Parser state 'start': key is 0800
[23:15:49.628] [bmv2] [T] [thread 31552] [27.0] [cxt 0] Bytes parsed: 14
[23:15:49.628] [bmv2] [D] [thread 31552] [27.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:15:49.628] [bmv2] [D] [thread 31552] [27.0] [cxt 0] Extracting header 'ipv4'
[23:15:49.628] [bmv2] [D] [thread 31552] [27.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:15:49.628] [bmv2] [T] [thread 31552] [27.0] [cxt 0] Bytes parsed: 34
[23:15:49.628] [bmv2] [D] [thread 31552] [27.0] [cxt 0] Parser 'parser': end
[23:15:49.628] [bmv2] [D] [thread 31552] [27.0] [cxt 0] Pipeline 'ingress': start
[23:15:49.629] [bmv2] [T] [thread 31552] [27.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:15:49.629] [bmv2] [T] [thread 31552] [27.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:15:49.629] [bmv2] [D] [thread 31552] [27.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:49.629] [bmv2] [D] [thread 31552] [27.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:15:49.629] [bmv2] [D] [thread 31552] [27.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:49.629] [bmv2] [D] [thread 31552] [27.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:15:49.629] [bmv2] [T] [thread 31552] [27.0] [cxt 0] Action MyIngress.read_port
[23:15:49.629] [bmv2] [T] [thread 31552] [27.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:15:49.629] [bmv2] [T] [thread 31552] [27.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:15:49.629] [bmv2] [T] [thread 31552] [27.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:15:49.629] [bmv2] [T] [thread 31552] [27.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:15:49.629] [bmv2] [T] [thread 31552] [27.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:15:49.629] [bmv2] [T] [thread 31552] [27.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:15:49.629] [bmv2] [T] [thread 31552] [27.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:15:49.629] [bmv2] [D] [thread 31552] [27.0] [cxt 0] Looking up key:

[23:15:49.629] [bmv2] [D] [thread 31552] [27.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:15:49.629] [bmv2] [D] [thread 31552] [27.0] [cxt 0] Action entry is fast_reroute126 - 
[23:15:49.629] [bmv2] [T] [thread 31552] [27.0] [cxt 0] Action fast_reroute126
[23:15:49.629] [bmv2] [T] [thread 31552] [27.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:15:49.629] [bmv2] [T] [thread 31552] [27.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:15:49.629] [bmv2] [D] [thread 31552] [27.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:49.629] [bmv2] [D] [thread 31552] [27.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:15:49.629] [bmv2] [D] [thread 31552] [27.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:49.629] [bmv2] [D] [thread 31552] [27.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:15:49.629] [bmv2] [T] [thread 31552] [27.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:15:49.629] [bmv2] [T] [thread 31552] [27.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:15:49.629] [bmv2] [T] [thread 31552] [27.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:15:49.629] [bmv2] [T] [thread 31552] [27.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:15:49.629] [bmv2] [T] [thread 31552] [27.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:15:49.629] [bmv2] [D] [thread 31552] [27.0] [cxt 0] Looking up key:

[23:15:49.629] [bmv2] [D] [thread 31552] [27.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:15:49.629] [bmv2] [D] [thread 31552] [27.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:15:49.629] [bmv2] [T] [thread 31552] [27.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:15:49.629] [bmv2] [T] [thread 31552] [27.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:49.629] [bmv2] [T] [thread 31552] [27.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:15:49.629] [bmv2] [T] [thread 31552] [27.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:15:49.629] [bmv2] [T] [thread 31552] [27.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:15:49.629] [bmv2] [T] [thread 31552] [27.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:15:49.629] [bmv2] [T] [thread 31552] [27.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:49.629] [bmv2] [T] [thread 31552] [27.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:15:49.629] [bmv2] [T] [thread 31552] [27.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:15:49.629] [bmv2] [D] [thread 31552] [27.0] [cxt 0] Pipeline 'ingress': end
[23:15:49.629] [bmv2] [D] [thread 31552] [27.0] [cxt 0] Egress port is 4
[23:15:49.630] [bmv2] [D] [thread 31553] [27.0] [cxt 0] Pipeline 'egress': start
[23:15:49.630] [bmv2] [D] [thread 31553] [27.0] [cxt 0] Pipeline 'egress': end
[23:15:49.630] [bmv2] [D] [thread 31553] [27.0] [cxt 0] Deparser 'deparser': start
[23:15:49.630] [bmv2] [D] [thread 31553] [27.0] [cxt 0] Updating checksum 'cksum'
[23:15:49.630] [bmv2] [D] [thread 31553] [27.0] [cxt 0] Deparsing header 'ethernet'
[23:15:49.630] [bmv2] [D] [thread 31553] [27.0] [cxt 0] Deparsing header 'ipv4'
[23:15:49.630] [bmv2] [D] [thread 31553] [27.0] [cxt 0] Deparser 'deparser': end
[23:15:49.630] [bmv2] [D] [thread 31557] [27.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:15:49.639] [bmv2] [D] [thread 31552] [28.0] [cxt 0] Processing packet received on port 3
[23:15:49.639] [bmv2] [D] [thread 31552] [28.0] [cxt 0] Parser 'parser': start
[23:15:49.639] [bmv2] [D] [thread 31552] [28.0] [cxt 0] Parser 'parser' entering state 'start'
[23:15:49.639] [bmv2] [D] [thread 31552] [28.0] [cxt 0] Extracting header 'ethernet'
[23:15:49.639] [bmv2] [D] [thread 31552] [28.0] [cxt 0] Parser state 'start': key is 0800
[23:15:49.639] [bmv2] [T] [thread 31552] [28.0] [cxt 0] Bytes parsed: 14
[23:15:49.639] [bmv2] [D] [thread 31552] [28.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:15:49.639] [bmv2] [D] [thread 31552] [28.0] [cxt 0] Extracting header 'ipv4'
[23:15:49.639] [bmv2] [D] [thread 31552] [28.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:15:49.639] [bmv2] [T] [thread 31552] [28.0] [cxt 0] Bytes parsed: 34
[23:15:49.639] [bmv2] [D] [thread 31552] [28.0] [cxt 0] Parser 'parser': end
[23:15:49.639] [bmv2] [D] [thread 31552] [28.0] [cxt 0] Pipeline 'ingress': start
[23:15:49.639] [bmv2] [T] [thread 31552] [28.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:15:49.639] [bmv2] [T] [thread 31552] [28.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:15:49.639] [bmv2] [D] [thread 31552] [28.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:49.639] [bmv2] [D] [thread 31552] [28.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:15:49.639] [bmv2] [D] [thread 31552] [28.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:49.639] [bmv2] [D] [thread 31552] [28.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:15:49.639] [bmv2] [T] [thread 31552] [28.0] [cxt 0] Action MyIngress.read_port
[23:15:49.639] [bmv2] [T] [thread 31552] [28.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:15:49.639] [bmv2] [T] [thread 31552] [28.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:15:49.639] [bmv2] [T] [thread 31552] [28.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:15:49.639] [bmv2] [T] [thread 31552] [28.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:15:49.639] [bmv2] [T] [thread 31552] [28.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:15:49.639] [bmv2] [T] [thread 31552] [28.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:15:49.639] [bmv2] [T] [thread 31552] [28.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:15:49.640] [bmv2] [D] [thread 31552] [28.0] [cxt 0] Looking up key:

[23:15:49.640] [bmv2] [D] [thread 31552] [28.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:15:49.640] [bmv2] [D] [thread 31552] [28.0] [cxt 0] Action entry is fast_reroute126 - 
[23:15:49.640] [bmv2] [T] [thread 31552] [28.0] [cxt 0] Action fast_reroute126
[23:15:49.640] [bmv2] [T] [thread 31552] [28.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:15:49.640] [bmv2] [T] [thread 31552] [28.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:15:49.640] [bmv2] [D] [thread 31552] [28.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:49.640] [bmv2] [D] [thread 31552] [28.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:15:49.640] [bmv2] [D] [thread 31552] [28.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:49.640] [bmv2] [D] [thread 31552] [28.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:15:49.640] [bmv2] [T] [thread 31552] [28.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:15:49.640] [bmv2] [T] [thread 31552] [28.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:15:49.640] [bmv2] [T] [thread 31552] [28.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:15:49.640] [bmv2] [T] [thread 31552] [28.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:15:49.640] [bmv2] [T] [thread 31552] [28.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:15:49.640] [bmv2] [D] [thread 31552] [28.0] [cxt 0] Looking up key:

[23:15:49.640] [bmv2] [D] [thread 31552] [28.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:15:49.640] [bmv2] [D] [thread 31552] [28.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:15:49.640] [bmv2] [T] [thread 31552] [28.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:15:49.640] [bmv2] [T] [thread 31552] [28.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:49.640] [bmv2] [T] [thread 31552] [28.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:15:49.640] [bmv2] [T] [thread 31552] [28.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:15:49.640] [bmv2] [T] [thread 31552] [28.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:15:49.640] [bmv2] [T] [thread 31552] [28.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:15:49.640] [bmv2] [T] [thread 31552] [28.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:49.640] [bmv2] [T] [thread 31552] [28.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:15:49.640] [bmv2] [T] [thread 31552] [28.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:15:49.640] [bmv2] [D] [thread 31552] [28.0] [cxt 0] Pipeline 'ingress': end
[23:15:49.640] [bmv2] [D] [thread 31552] [28.0] [cxt 0] Egress port is 4
[23:15:49.640] [bmv2] [D] [thread 31553] [28.0] [cxt 0] Pipeline 'egress': start
[23:15:49.640] [bmv2] [D] [thread 31553] [28.0] [cxt 0] Pipeline 'egress': end
[23:15:49.640] [bmv2] [D] [thread 31553] [28.0] [cxt 0] Deparser 'deparser': start
[23:15:49.640] [bmv2] [D] [thread 31553] [28.0] [cxt 0] Updating checksum 'cksum'
[23:15:49.640] [bmv2] [D] [thread 31553] [28.0] [cxt 0] Deparsing header 'ethernet'
[23:15:49.640] [bmv2] [D] [thread 31553] [28.0] [cxt 0] Deparsing header 'ipv4'
[23:15:49.640] [bmv2] [D] [thread 31553] [28.0] [cxt 0] Deparser 'deparser': end
[23:15:49.640] [bmv2] [D] [thread 31557] [28.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:15:50.184] [bmv2] [D] [thread 31552] [29.0] [cxt 0] Processing packet received on port 3
[23:15:50.184] [bmv2] [D] [thread 31552] [29.0] [cxt 0] Parser 'parser': start
[23:15:50.184] [bmv2] [D] [thread 31552] [29.0] [cxt 0] Parser 'parser' entering state 'start'
[23:15:50.184] [bmv2] [D] [thread 31552] [29.0] [cxt 0] Extracting header 'ethernet'
[23:15:50.184] [bmv2] [D] [thread 31552] [29.0] [cxt 0] Parser state 'start': key is 0800
[23:15:50.184] [bmv2] [T] [thread 31552] [29.0] [cxt 0] Bytes parsed: 14
[23:15:50.184] [bmv2] [D] [thread 31552] [29.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:15:50.184] [bmv2] [D] [thread 31552] [29.0] [cxt 0] Extracting header 'ipv4'
[23:15:50.184] [bmv2] [D] [thread 31552] [29.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:15:50.184] [bmv2] [T] [thread 31552] [29.0] [cxt 0] Bytes parsed: 34
[23:15:50.184] [bmv2] [D] [thread 31552] [29.0] [cxt 0] Parser 'parser': end
[23:15:50.184] [bmv2] [D] [thread 31552] [29.0] [cxt 0] Pipeline 'ingress': start
[23:15:50.184] [bmv2] [T] [thread 31552] [29.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:15:50.184] [bmv2] [T] [thread 31552] [29.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:15:50.184] [bmv2] [D] [thread 31552] [29.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:50.184] [bmv2] [D] [thread 31552] [29.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:15:50.184] [bmv2] [D] [thread 31552] [29.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:50.184] [bmv2] [D] [thread 31552] [29.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:15:50.184] [bmv2] [T] [thread 31552] [29.0] [cxt 0] Action MyIngress.read_port
[23:15:50.184] [bmv2] [T] [thread 31552] [29.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:15:50.184] [bmv2] [T] [thread 31552] [29.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:15:50.184] [bmv2] [T] [thread 31552] [29.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:15:50.184] [bmv2] [T] [thread 31552] [29.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:15:50.184] [bmv2] [T] [thread 31552] [29.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:15:50.185] [bmv2] [T] [thread 31552] [29.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:15:50.185] [bmv2] [T] [thread 31552] [29.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:15:50.185] [bmv2] [D] [thread 31552] [29.0] [cxt 0] Looking up key:

[23:15:50.185] [bmv2] [D] [thread 31552] [29.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:15:50.185] [bmv2] [D] [thread 31552] [29.0] [cxt 0] Action entry is fast_reroute126 - 
[23:15:50.185] [bmv2] [T] [thread 31552] [29.0] [cxt 0] Action fast_reroute126
[23:15:50.185] [bmv2] [T] [thread 31552] [29.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:15:50.185] [bmv2] [T] [thread 31552] [29.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:15:50.185] [bmv2] [D] [thread 31552] [29.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:50.185] [bmv2] [D] [thread 31552] [29.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:15:50.185] [bmv2] [D] [thread 31552] [29.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:50.185] [bmv2] [D] [thread 31552] [29.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:15:50.185] [bmv2] [T] [thread 31552] [29.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:15:50.185] [bmv2] [T] [thread 31552] [29.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:15:50.185] [bmv2] [T] [thread 31552] [29.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:15:50.185] [bmv2] [T] [thread 31552] [29.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:15:50.185] [bmv2] [T] [thread 31552] [29.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:15:50.185] [bmv2] [D] [thread 31552] [29.0] [cxt 0] Looking up key:

[23:15:50.185] [bmv2] [D] [thread 31552] [29.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:15:50.185] [bmv2] [D] [thread 31552] [29.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:15:50.185] [bmv2] [T] [thread 31552] [29.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:15:50.185] [bmv2] [T] [thread 31552] [29.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:50.185] [bmv2] [T] [thread 31552] [29.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:15:50.185] [bmv2] [T] [thread 31552] [29.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:15:50.185] [bmv2] [T] [thread 31552] [29.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:15:50.185] [bmv2] [T] [thread 31552] [29.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:15:50.185] [bmv2] [T] [thread 31552] [29.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:50.185] [bmv2] [T] [thread 31552] [29.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:15:50.186] [bmv2] [T] [thread 31552] [29.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:15:50.186] [bmv2] [D] [thread 31552] [29.0] [cxt 0] Pipeline 'ingress': end
[23:15:50.186] [bmv2] [D] [thread 31552] [29.0] [cxt 0] Egress port is 4
[23:15:50.186] [bmv2] [D] [thread 31553] [29.0] [cxt 0] Pipeline 'egress': start
[23:15:50.186] [bmv2] [D] [thread 31553] [29.0] [cxt 0] Pipeline 'egress': end
[23:15:50.186] [bmv2] [D] [thread 31553] [29.0] [cxt 0] Deparser 'deparser': start
[23:15:50.186] [bmv2] [D] [thread 31553] [29.0] [cxt 0] Updating checksum 'cksum'
[23:15:50.186] [bmv2] [D] [thread 31553] [29.0] [cxt 0] Deparsing header 'ethernet'
[23:15:50.186] [bmv2] [D] [thread 31553] [29.0] [cxt 0] Deparsing header 'ipv4'
[23:15:50.186] [bmv2] [D] [thread 31553] [29.0] [cxt 0] Deparser 'deparser': end
[23:15:50.186] [bmv2] [D] [thread 31557] [29.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:15:51.780] [bmv2] [D] [thread 31552] [30.0] [cxt 0] Processing packet received on port 3
[23:15:51.780] [bmv2] [D] [thread 31552] [30.0] [cxt 0] Parser 'parser': start
[23:15:51.780] [bmv2] [D] [thread 31552] [30.0] [cxt 0] Parser 'parser' entering state 'start'
[23:15:51.780] [bmv2] [D] [thread 31552] [30.0] [cxt 0] Extracting header 'ethernet'
[23:15:51.780] [bmv2] [D] [thread 31552] [30.0] [cxt 0] Parser state 'start': key is 0800
[23:15:51.780] [bmv2] [T] [thread 31552] [30.0] [cxt 0] Bytes parsed: 14
[23:15:51.780] [bmv2] [D] [thread 31552] [30.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:15:51.780] [bmv2] [D] [thread 31552] [30.0] [cxt 0] Extracting header 'ipv4'
[23:15:51.780] [bmv2] [D] [thread 31552] [30.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:15:51.781] [bmv2] [T] [thread 31552] [30.0] [cxt 0] Bytes parsed: 34
[23:15:51.781] [bmv2] [D] [thread 31552] [30.0] [cxt 0] Parser 'parser': end
[23:15:51.781] [bmv2] [D] [thread 31552] [30.0] [cxt 0] Pipeline 'ingress': start
[23:15:51.781] [bmv2] [T] [thread 31552] [30.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:15:51.781] [bmv2] [T] [thread 31552] [30.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:15:51.781] [bmv2] [D] [thread 31552] [30.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:51.781] [bmv2] [D] [thread 31552] [30.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:15:51.781] [bmv2] [D] [thread 31552] [30.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:51.781] [bmv2] [D] [thread 31552] [30.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:15:51.781] [bmv2] [T] [thread 31552] [30.0] [cxt 0] Action MyIngress.read_port
[23:15:51.781] [bmv2] [T] [thread 31552] [30.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:15:51.781] [bmv2] [T] [thread 31552] [30.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:15:51.781] [bmv2] [T] [thread 31552] [30.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:15:51.781] [bmv2] [T] [thread 31552] [30.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:15:51.781] [bmv2] [T] [thread 31552] [30.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:15:51.781] [bmv2] [T] [thread 31552] [30.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:15:51.781] [bmv2] [T] [thread 31552] [30.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:15:51.781] [bmv2] [D] [thread 31552] [30.0] [cxt 0] Looking up key:

[23:15:51.781] [bmv2] [D] [thread 31552] [30.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:15:51.781] [bmv2] [D] [thread 31552] [30.0] [cxt 0] Action entry is fast_reroute126 - 
[23:15:51.781] [bmv2] [T] [thread 31552] [30.0] [cxt 0] Action fast_reroute126
[23:15:51.781] [bmv2] [T] [thread 31552] [30.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:15:51.781] [bmv2] [T] [thread 31552] [30.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:15:51.781] [bmv2] [D] [thread 31552] [30.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:51.781] [bmv2] [D] [thread 31552] [30.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:15:51.781] [bmv2] [D] [thread 31552] [30.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:51.781] [bmv2] [D] [thread 31552] [30.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:15:51.781] [bmv2] [T] [thread 31552] [30.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:15:51.781] [bmv2] [T] [thread 31552] [30.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:15:51.781] [bmv2] [T] [thread 31552] [30.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:15:51.781] [bmv2] [T] [thread 31552] [30.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:15:51.781] [bmv2] [T] [thread 31552] [30.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:15:51.781] [bmv2] [D] [thread 31552] [30.0] [cxt 0] Looking up key:

[23:15:51.781] [bmv2] [D] [thread 31552] [30.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:15:51.781] [bmv2] [D] [thread 31552] [30.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:15:51.781] [bmv2] [T] [thread 31552] [30.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:15:51.781] [bmv2] [T] [thread 31552] [30.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:51.781] [bmv2] [T] [thread 31552] [30.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:15:51.781] [bmv2] [T] [thread 31552] [30.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:15:51.781] [bmv2] [T] [thread 31552] [30.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:15:51.781] [bmv2] [T] [thread 31552] [30.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:15:51.781] [bmv2] [T] [thread 31552] [30.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:51.781] [bmv2] [T] [thread 31552] [30.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:15:51.782] [bmv2] [T] [thread 31552] [30.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:15:51.782] [bmv2] [T] [thread 31552] [30.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:15:51.782] [bmv2] [D] [thread 31552] [30.0] [cxt 0] Looking up key:

[23:15:51.782] [bmv2] [D] [thread 31552] [30.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:15:51.782] [bmv2] [D] [thread 31552] [30.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:15:51.782] [bmv2] [T] [thread 31552] [30.0] [cxt 0] Action MyIngress.read_depot_port
[23:15:51.782] [bmv2] [T] [thread 31552] [30.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:15:51.782] [bmv2] [T] [thread 31552] [30.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:15:51.782] [bmv2] [T] [thread 31552] [30.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:15:51.782] [bmv2] [D] [thread 31552] [30.0] [cxt 0] Looking up key:

[23:15:51.782] [bmv2] [D] [thread 31552] [30.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:15:51.782] [bmv2] [D] [thread 31552] [30.0] [cxt 0] Action entry is fast_reroute133 - 
[23:15:51.782] [bmv2] [T] [thread 31552] [30.0] [cxt 0] Action fast_reroute133
[23:15:51.782] [bmv2] [T] [thread 31552] [30.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:15:51.782] [bmv2] [T] [thread 31552] [30.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:15:51.782] [bmv2] [D] [thread 31552] [30.0] [cxt 0] Looking up key:

[23:15:51.782] [bmv2] [D] [thread 31552] [30.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:15:51.782] [bmv2] [D] [thread 31552] [30.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:15:51.782] [bmv2] [T] [thread 31552] [30.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:15:51.782] [bmv2] [T] [thread 31552] [30.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:15:51.782] [bmv2] [T] [thread 31552] [30.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:15:51.782] [bmv2] [D] [thread 31552] [30.0] [cxt 0] Pipeline 'ingress': end
[23:15:51.782] [bmv2] [D] [thread 31552] [30.0] [cxt 0] Egress port is 0
[23:15:51.782] [bmv2] [D] [thread 31553] [30.0] [cxt 0] Pipeline 'egress': start
[23:15:51.782] [bmv2] [D] [thread 31553] [30.0] [cxt 0] Pipeline 'egress': end
[23:15:51.782] [bmv2] [D] [thread 31553] [30.0] [cxt 0] Deparser 'deparser': start
[23:15:51.782] [bmv2] [D] [thread 31553] [30.0] [cxt 0] Updating checksum 'cksum'
[23:15:51.782] [bmv2] [D] [thread 31553] [30.0] [cxt 0] Deparsing header 'ethernet'
[23:15:51.782] [bmv2] [D] [thread 31553] [30.0] [cxt 0] Deparsing header 'ipv4'
[23:15:51.782] [bmv2] [D] [thread 31553] [30.0] [cxt 0] Deparser 'deparser': end
[23:15:51.782] [bmv2] [D] [thread 31557] [30.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:15:52.312] [bmv2] [D] [thread 31552] [31.0] [cxt 0] Processing packet received on port 3
[23:15:52.312] [bmv2] [D] [thread 31552] [31.0] [cxt 0] Parser 'parser': start
[23:15:52.312] [bmv2] [D] [thread 31552] [31.0] [cxt 0] Parser 'parser' entering state 'start'
[23:15:52.312] [bmv2] [D] [thread 31552] [31.0] [cxt 0] Extracting header 'ethernet'
[23:15:52.312] [bmv2] [D] [thread 31552] [31.0] [cxt 0] Parser state 'start': key is 0800
[23:15:52.312] [bmv2] [T] [thread 31552] [31.0] [cxt 0] Bytes parsed: 14
[23:15:52.312] [bmv2] [D] [thread 31552] [31.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:15:52.312] [bmv2] [D] [thread 31552] [31.0] [cxt 0] Extracting header 'ipv4'
[23:15:52.312] [bmv2] [D] [thread 31552] [31.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:15:52.312] [bmv2] [T] [thread 31552] [31.0] [cxt 0] Bytes parsed: 34
[23:15:52.312] [bmv2] [D] [thread 31552] [31.0] [cxt 0] Parser 'parser': end
[23:15:52.312] [bmv2] [D] [thread 31552] [31.0] [cxt 0] Pipeline 'ingress': start
[23:15:52.312] [bmv2] [T] [thread 31552] [31.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:15:52.312] [bmv2] [T] [thread 31552] [31.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:15:52.312] [bmv2] [D] [thread 31552] [31.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:52.312] [bmv2] [D] [thread 31552] [31.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:15:52.312] [bmv2] [D] [thread 31552] [31.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:52.312] [bmv2] [D] [thread 31552] [31.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:15:52.312] [bmv2] [T] [thread 31552] [31.0] [cxt 0] Action MyIngress.read_port
[23:15:52.312] [bmv2] [T] [thread 31552] [31.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:15:52.312] [bmv2] [T] [thread 31552] [31.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:15:52.312] [bmv2] [T] [thread 31552] [31.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:15:52.312] [bmv2] [T] [thread 31552] [31.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:15:52.312] [bmv2] [T] [thread 31552] [31.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:15:52.312] [bmv2] [T] [thread 31552] [31.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:15:52.312] [bmv2] [T] [thread 31552] [31.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:15:52.312] [bmv2] [D] [thread 31552] [31.0] [cxt 0] Looking up key:

[23:15:52.312] [bmv2] [D] [thread 31552] [31.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:15:52.312] [bmv2] [D] [thread 31552] [31.0] [cxt 0] Action entry is fast_reroute126 - 
[23:15:52.312] [bmv2] [T] [thread 31552] [31.0] [cxt 0] Action fast_reroute126
[23:15:52.312] [bmv2] [T] [thread 31552] [31.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:15:52.313] [bmv2] [T] [thread 31552] [31.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:15:52.313] [bmv2] [D] [thread 31552] [31.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:52.313] [bmv2] [D] [thread 31552] [31.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:15:52.313] [bmv2] [D] [thread 31552] [31.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:52.313] [bmv2] [D] [thread 31552] [31.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:15:52.313] [bmv2] [T] [thread 31552] [31.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:15:52.313] [bmv2] [T] [thread 31552] [31.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:15:52.313] [bmv2] [T] [thread 31552] [31.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:15:52.313] [bmv2] [T] [thread 31552] [31.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:15:52.313] [bmv2] [T] [thread 31552] [31.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:15:52.313] [bmv2] [D] [thread 31552] [31.0] [cxt 0] Looking up key:

[23:15:52.313] [bmv2] [D] [thread 31552] [31.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:15:52.313] [bmv2] [D] [thread 31552] [31.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:15:52.313] [bmv2] [T] [thread 31552] [31.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:15:52.313] [bmv2] [T] [thread 31552] [31.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:52.313] [bmv2] [T] [thread 31552] [31.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:15:52.313] [bmv2] [T] [thread 31552] [31.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:15:52.313] [bmv2] [T] [thread 31552] [31.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:15:52.313] [bmv2] [T] [thread 31552] [31.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:15:52.313] [bmv2] [T] [thread 31552] [31.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:52.313] [bmv2] [T] [thread 31552] [31.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:15:52.313] [bmv2] [T] [thread 31552] [31.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:15:52.313] [bmv2] [D] [thread 31552] [31.0] [cxt 0] Pipeline 'ingress': end
[23:15:52.313] [bmv2] [D] [thread 31552] [31.0] [cxt 0] Egress port is 4
[23:15:52.313] [bmv2] [D] [thread 31553] [31.0] [cxt 0] Pipeline 'egress': start
[23:15:52.313] [bmv2] [D] [thread 31553] [31.0] [cxt 0] Pipeline 'egress': end
[23:15:52.313] [bmv2] [D] [thread 31553] [31.0] [cxt 0] Deparser 'deparser': start
[23:15:52.313] [bmv2] [D] [thread 31553] [31.0] [cxt 0] Updating checksum 'cksum'
[23:15:52.313] [bmv2] [D] [thread 31553] [31.0] [cxt 0] Deparsing header 'ethernet'
[23:15:52.313] [bmv2] [D] [thread 31553] [31.0] [cxt 0] Deparsing header 'ipv4'
[23:15:52.313] [bmv2] [D] [thread 31553] [31.0] [cxt 0] Deparser 'deparser': end
[23:15:52.313] [bmv2] [D] [thread 31557] [31.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:15:52.323] [bmv2] [D] [thread 31552] [32.0] [cxt 0] Processing packet received on port 3
[23:15:52.323] [bmv2] [D] [thread 31552] [32.0] [cxt 0] Parser 'parser': start
[23:15:52.323] [bmv2] [D] [thread 31552] [32.0] [cxt 0] Parser 'parser' entering state 'start'
[23:15:52.323] [bmv2] [D] [thread 31552] [32.0] [cxt 0] Extracting header 'ethernet'
[23:15:52.323] [bmv2] [D] [thread 31552] [32.0] [cxt 0] Parser state 'start': key is 0800
[23:15:52.323] [bmv2] [T] [thread 31552] [32.0] [cxt 0] Bytes parsed: 14
[23:15:52.323] [bmv2] [D] [thread 31552] [32.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:15:52.323] [bmv2] [D] [thread 31552] [32.0] [cxt 0] Extracting header 'ipv4'
[23:15:52.323] [bmv2] [D] [thread 31552] [32.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:15:52.323] [bmv2] [T] [thread 31552] [32.0] [cxt 0] Bytes parsed: 34
[23:15:52.323] [bmv2] [D] [thread 31552] [32.0] [cxt 0] Parser 'parser': end
[23:15:52.323] [bmv2] [D] [thread 31552] [32.0] [cxt 0] Pipeline 'ingress': start
[23:15:52.323] [bmv2] [T] [thread 31552] [32.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:15:52.323] [bmv2] [T] [thread 31552] [32.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:15:52.323] [bmv2] [D] [thread 31552] [32.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:52.323] [bmv2] [D] [thread 31552] [32.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:15:52.323] [bmv2] [D] [thread 31552] [32.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:52.323] [bmv2] [D] [thread 31552] [32.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:15:52.324] [bmv2] [T] [thread 31552] [32.0] [cxt 0] Action MyIngress.read_port
[23:15:52.324] [bmv2] [T] [thread 31552] [32.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:15:52.324] [bmv2] [T] [thread 31552] [32.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:15:52.324] [bmv2] [T] [thread 31552] [32.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:15:52.324] [bmv2] [T] [thread 31552] [32.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:15:52.324] [bmv2] [T] [thread 31552] [32.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:15:52.324] [bmv2] [T] [thread 31552] [32.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:15:52.324] [bmv2] [T] [thread 31552] [32.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:15:52.324] [bmv2] [D] [thread 31552] [32.0] [cxt 0] Looking up key:

[23:15:52.324] [bmv2] [D] [thread 31552] [32.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:15:52.324] [bmv2] [D] [thread 31552] [32.0] [cxt 0] Action entry is fast_reroute126 - 
[23:15:52.324] [bmv2] [T] [thread 31552] [32.0] [cxt 0] Action fast_reroute126
[23:15:52.324] [bmv2] [T] [thread 31552] [32.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:15:52.324] [bmv2] [T] [thread 31552] [32.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:15:52.324] [bmv2] [D] [thread 31552] [32.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:52.324] [bmv2] [D] [thread 31552] [32.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:15:52.324] [bmv2] [D] [thread 31552] [32.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:52.324] [bmv2] [D] [thread 31552] [32.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:15:52.324] [bmv2] [T] [thread 31552] [32.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:15:52.324] [bmv2] [T] [thread 31552] [32.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:15:52.324] [bmv2] [T] [thread 31552] [32.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:15:52.324] [bmv2] [T] [thread 31552] [32.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:15:52.324] [bmv2] [T] [thread 31552] [32.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:15:52.324] [bmv2] [D] [thread 31552] [32.0] [cxt 0] Looking up key:

[23:15:52.324] [bmv2] [D] [thread 31552] [32.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:15:52.324] [bmv2] [D] [thread 31552] [32.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:15:52.324] [bmv2] [T] [thread 31552] [32.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:15:52.324] [bmv2] [T] [thread 31552] [32.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:52.324] [bmv2] [T] [thread 31552] [32.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:15:52.324] [bmv2] [T] [thread 31552] [32.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:15:52.324] [bmv2] [T] [thread 31552] [32.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:15:52.324] [bmv2] [T] [thread 31552] [32.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:15:52.324] [bmv2] [T] [thread 31552] [32.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:52.324] [bmv2] [T] [thread 31552] [32.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:15:52.325] [bmv2] [T] [thread 31552] [32.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:15:52.325] [bmv2] [D] [thread 31552] [32.0] [cxt 0] Pipeline 'ingress': end
[23:15:52.325] [bmv2] [D] [thread 31552] [32.0] [cxt 0] Egress port is 4
[23:15:52.325] [bmv2] [D] [thread 31553] [32.0] [cxt 0] Pipeline 'egress': start
[23:15:52.325] [bmv2] [D] [thread 31553] [32.0] [cxt 0] Pipeline 'egress': end
[23:15:52.325] [bmv2] [D] [thread 31553] [32.0] [cxt 0] Deparser 'deparser': start
[23:15:52.325] [bmv2] [D] [thread 31553] [32.0] [cxt 0] Updating checksum 'cksum'
[23:15:52.325] [bmv2] [D] [thread 31553] [32.0] [cxt 0] Deparsing header 'ethernet'
[23:15:52.325] [bmv2] [D] [thread 31553] [32.0] [cxt 0] Deparsing header 'ipv4'
[23:15:52.325] [bmv2] [D] [thread 31553] [32.0] [cxt 0] Deparser 'deparser': end
[23:15:52.325] [bmv2] [D] [thread 31557] [32.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:15:52.856] [bmv2] [D] [thread 31552] [33.0] [cxt 0] Processing packet received on port 3
[23:15:52.856] [bmv2] [D] [thread 31552] [33.0] [cxt 0] Parser 'parser': start
[23:15:52.856] [bmv2] [D] [thread 31552] [33.0] [cxt 0] Parser 'parser' entering state 'start'
[23:15:52.856] [bmv2] [D] [thread 31552] [33.0] [cxt 0] Extracting header 'ethernet'
[23:15:52.856] [bmv2] [D] [thread 31552] [33.0] [cxt 0] Parser state 'start': key is 0800
[23:15:52.856] [bmv2] [T] [thread 31552] [33.0] [cxt 0] Bytes parsed: 14
[23:15:52.856] [bmv2] [D] [thread 31552] [33.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:15:52.856] [bmv2] [D] [thread 31552] [33.0] [cxt 0] Extracting header 'ipv4'
[23:15:52.856] [bmv2] [D] [thread 31552] [33.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:15:52.856] [bmv2] [T] [thread 31552] [33.0] [cxt 0] Bytes parsed: 34
[23:15:52.856] [bmv2] [D] [thread 31552] [33.0] [cxt 0] Parser 'parser': end
[23:15:52.856] [bmv2] [D] [thread 31552] [33.0] [cxt 0] Pipeline 'ingress': start
[23:15:52.856] [bmv2] [T] [thread 31552] [33.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:15:52.856] [bmv2] [T] [thread 31552] [33.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:15:52.856] [bmv2] [D] [thread 31552] [33.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:52.856] [bmv2] [D] [thread 31552] [33.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:15:52.857] [bmv2] [D] [thread 31552] [33.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:52.857] [bmv2] [D] [thread 31552] [33.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:15:52.857] [bmv2] [T] [thread 31552] [33.0] [cxt 0] Action MyIngress.read_port
[23:15:52.857] [bmv2] [T] [thread 31552] [33.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:15:52.857] [bmv2] [T] [thread 31552] [33.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:15:52.857] [bmv2] [T] [thread 31552] [33.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:15:52.857] [bmv2] [T] [thread 31552] [33.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:15:52.857] [bmv2] [T] [thread 31552] [33.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:15:52.857] [bmv2] [T] [thread 31552] [33.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:15:52.857] [bmv2] [T] [thread 31552] [33.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:15:52.857] [bmv2] [D] [thread 31552] [33.0] [cxt 0] Looking up key:

[23:15:52.857] [bmv2] [D] [thread 31552] [33.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:15:52.857] [bmv2] [D] [thread 31552] [33.0] [cxt 0] Action entry is fast_reroute126 - 
[23:15:52.857] [bmv2] [T] [thread 31552] [33.0] [cxt 0] Action fast_reroute126
[23:15:52.857] [bmv2] [T] [thread 31552] [33.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:15:52.857] [bmv2] [T] [thread 31552] [33.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:15:52.857] [bmv2] [D] [thread 31552] [33.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:52.857] [bmv2] [D] [thread 31552] [33.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:15:52.857] [bmv2] [D] [thread 31552] [33.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:52.857] [bmv2] [D] [thread 31552] [33.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:15:52.857] [bmv2] [T] [thread 31552] [33.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:15:52.857] [bmv2] [T] [thread 31552] [33.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:15:52.857] [bmv2] [T] [thread 31552] [33.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:15:52.857] [bmv2] [T] [thread 31552] [33.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:15:52.857] [bmv2] [T] [thread 31552] [33.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:15:52.857] [bmv2] [D] [thread 31552] [33.0] [cxt 0] Looking up key:

[23:15:52.857] [bmv2] [D] [thread 31552] [33.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:15:52.857] [bmv2] [D] [thread 31552] [33.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:15:52.857] [bmv2] [T] [thread 31552] [33.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:15:52.857] [bmv2] [T] [thread 31552] [33.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:52.857] [bmv2] [T] [thread 31552] [33.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:15:52.857] [bmv2] [T] [thread 31552] [33.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:15:52.857] [bmv2] [T] [thread 31552] [33.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:15:52.857] [bmv2] [T] [thread 31552] [33.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:15:52.857] [bmv2] [T] [thread 31552] [33.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:52.857] [bmv2] [T] [thread 31552] [33.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:15:52.857] [bmv2] [T] [thread 31552] [33.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:15:52.857] [bmv2] [D] [thread 31552] [33.0] [cxt 0] Pipeline 'ingress': end
[23:15:52.857] [bmv2] [D] [thread 31552] [33.0] [cxt 0] Egress port is 4
[23:15:52.857] [bmv2] [D] [thread 31553] [33.0] [cxt 0] Pipeline 'egress': start
[23:15:52.857] [bmv2] [D] [thread 31553] [33.0] [cxt 0] Pipeline 'egress': end
[23:15:52.857] [bmv2] [D] [thread 31553] [33.0] [cxt 0] Deparser 'deparser': start
[23:15:52.858] [bmv2] [D] [thread 31553] [33.0] [cxt 0] Updating checksum 'cksum'
[23:15:52.858] [bmv2] [D] [thread 31553] [33.0] [cxt 0] Deparsing header 'ethernet'
[23:15:52.858] [bmv2] [D] [thread 31553] [33.0] [cxt 0] Deparsing header 'ipv4'
[23:15:52.858] [bmv2] [D] [thread 31553] [33.0] [cxt 0] Deparser 'deparser': end
[23:15:52.858] [bmv2] [D] [thread 31557] [33.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:15:54.996] [bmv2] [D] [thread 31552] [34.0] [cxt 0] Processing packet received on port 3
[23:15:54.996] [bmv2] [D] [thread 31552] [34.0] [cxt 0] Parser 'parser': start
[23:15:54.996] [bmv2] [D] [thread 31552] [34.0] [cxt 0] Parser 'parser' entering state 'start'
[23:15:54.996] [bmv2] [D] [thread 31552] [34.0] [cxt 0] Extracting header 'ethernet'
[23:15:54.996] [bmv2] [D] [thread 31552] [34.0] [cxt 0] Parser state 'start': key is 0800
[23:15:54.996] [bmv2] [T] [thread 31552] [34.0] [cxt 0] Bytes parsed: 14
[23:15:54.996] [bmv2] [D] [thread 31552] [34.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:15:54.996] [bmv2] [D] [thread 31552] [34.0] [cxt 0] Extracting header 'ipv4'
[23:15:54.997] [bmv2] [D] [thread 31552] [34.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:15:54.997] [bmv2] [T] [thread 31552] [34.0] [cxt 0] Bytes parsed: 34
[23:15:54.997] [bmv2] [D] [thread 31552] [34.0] [cxt 0] Parser 'parser': end
[23:15:54.997] [bmv2] [D] [thread 31552] [34.0] [cxt 0] Pipeline 'ingress': start
[23:15:54.997] [bmv2] [T] [thread 31552] [34.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:15:54.997] [bmv2] [T] [thread 31552] [34.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:15:54.997] [bmv2] [D] [thread 31552] [34.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:54.997] [bmv2] [D] [thread 31552] [34.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:15:54.997] [bmv2] [D] [thread 31552] [34.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:54.997] [bmv2] [D] [thread 31552] [34.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:15:54.997] [bmv2] [T] [thread 31552] [34.0] [cxt 0] Action MyIngress.read_port
[23:15:54.997] [bmv2] [T] [thread 31552] [34.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:15:54.997] [bmv2] [T] [thread 31552] [34.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:15:54.997] [bmv2] [T] [thread 31552] [34.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:15:54.997] [bmv2] [T] [thread 31552] [34.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:15:54.997] [bmv2] [T] [thread 31552] [34.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:15:54.997] [bmv2] [T] [thread 31552] [34.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:15:54.997] [bmv2] [T] [thread 31552] [34.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:15:54.997] [bmv2] [D] [thread 31552] [34.0] [cxt 0] Looking up key:

[23:15:54.997] [bmv2] [D] [thread 31552] [34.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:15:54.997] [bmv2] [D] [thread 31552] [34.0] [cxt 0] Action entry is fast_reroute126 - 
[23:15:54.997] [bmv2] [T] [thread 31552] [34.0] [cxt 0] Action fast_reroute126
[23:15:54.997] [bmv2] [T] [thread 31552] [34.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:15:54.997] [bmv2] [T] [thread 31552] [34.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:15:54.997] [bmv2] [D] [thread 31552] [34.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:54.997] [bmv2] [D] [thread 31552] [34.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:15:54.997] [bmv2] [D] [thread 31552] [34.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:54.997] [bmv2] [D] [thread 31552] [34.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:15:54.997] [bmv2] [T] [thread 31552] [34.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:15:54.997] [bmv2] [T] [thread 31552] [34.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:15:54.997] [bmv2] [T] [thread 31552] [34.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:15:54.997] [bmv2] [T] [thread 31552] [34.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:15:54.997] [bmv2] [T] [thread 31552] [34.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:15:54.997] [bmv2] [D] [thread 31552] [34.0] [cxt 0] Looking up key:

[23:15:54.997] [bmv2] [D] [thread 31552] [34.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:15:54.997] [bmv2] [D] [thread 31552] [34.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:15:54.997] [bmv2] [T] [thread 31552] [34.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:15:54.997] [bmv2] [T] [thread 31552] [34.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:54.997] [bmv2] [T] [thread 31552] [34.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:15:54.997] [bmv2] [T] [thread 31552] [34.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:15:54.997] [bmv2] [T] [thread 31552] [34.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:15:54.997] [bmv2] [T] [thread 31552] [34.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:15:54.997] [bmv2] [T] [thread 31552] [34.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:54.997] [bmv2] [T] [thread 31552] [34.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:15:54.998] [bmv2] [T] [thread 31552] [34.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:15:54.998] [bmv2] [D] [thread 31552] [34.0] [cxt 0] Pipeline 'ingress': end
[23:15:54.998] [bmv2] [D] [thread 31552] [34.0] [cxt 0] Egress port is 4
[23:15:54.998] [bmv2] [D] [thread 31553] [34.0] [cxt 0] Pipeline 'egress': start
[23:15:54.998] [bmv2] [D] [thread 31553] [34.0] [cxt 0] Pipeline 'egress': end
[23:15:54.998] [bmv2] [D] [thread 31553] [34.0] [cxt 0] Deparser 'deparser': start
[23:15:54.998] [bmv2] [D] [thread 31553] [34.0] [cxt 0] Updating checksum 'cksum'
[23:15:54.998] [bmv2] [D] [thread 31553] [34.0] [cxt 0] Deparsing header 'ethernet'
[23:15:54.998] [bmv2] [D] [thread 31553] [34.0] [cxt 0] Deparsing header 'ipv4'
[23:15:54.998] [bmv2] [D] [thread 31553] [34.0] [cxt 0] Deparser 'deparser': end
[23:15:54.998] [bmv2] [D] [thread 31557] [34.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:15:55.007] [bmv2] [D] [thread 31552] [35.0] [cxt 0] Processing packet received on port 3
[23:15:55.007] [bmv2] [D] [thread 31552] [35.0] [cxt 0] Parser 'parser': start
[23:15:55.007] [bmv2] [D] [thread 31552] [35.0] [cxt 0] Parser 'parser' entering state 'start'
[23:15:55.007] [bmv2] [D] [thread 31552] [35.0] [cxt 0] Extracting header 'ethernet'
[23:15:55.007] [bmv2] [D] [thread 31552] [35.0] [cxt 0] Parser state 'start': key is 0800
[23:15:55.007] [bmv2] [T] [thread 31552] [35.0] [cxt 0] Bytes parsed: 14
[23:15:55.007] [bmv2] [D] [thread 31552] [35.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:15:55.007] [bmv2] [D] [thread 31552] [35.0] [cxt 0] Extracting header 'ipv4'
[23:15:55.007] [bmv2] [D] [thread 31552] [35.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:15:55.007] [bmv2] [T] [thread 31552] [35.0] [cxt 0] Bytes parsed: 34
[23:15:55.007] [bmv2] [D] [thread 31552] [35.0] [cxt 0] Parser 'parser': end
[23:15:55.007] [bmv2] [D] [thread 31552] [35.0] [cxt 0] Pipeline 'ingress': start
[23:15:55.007] [bmv2] [T] [thread 31552] [35.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:15:55.007] [bmv2] [T] [thread 31552] [35.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:15:55.007] [bmv2] [D] [thread 31552] [35.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:55.007] [bmv2] [D] [thread 31552] [35.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:15:55.007] [bmv2] [D] [thread 31552] [35.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:55.008] [bmv2] [D] [thread 31552] [35.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:15:55.008] [bmv2] [T] [thread 31552] [35.0] [cxt 0] Action MyIngress.read_port
[23:15:55.008] [bmv2] [T] [thread 31552] [35.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:15:55.008] [bmv2] [T] [thread 31552] [35.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:15:55.008] [bmv2] [T] [thread 31552] [35.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:15:55.008] [bmv2] [T] [thread 31552] [35.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:15:55.008] [bmv2] [T] [thread 31552] [35.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:15:55.008] [bmv2] [T] [thread 31552] [35.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:15:55.008] [bmv2] [T] [thread 31552] [35.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:15:55.008] [bmv2] [D] [thread 31552] [35.0] [cxt 0] Looking up key:

[23:15:55.008] [bmv2] [D] [thread 31552] [35.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:15:55.008] [bmv2] [D] [thread 31552] [35.0] [cxt 0] Action entry is fast_reroute126 - 
[23:15:55.008] [bmv2] [T] [thread 31552] [35.0] [cxt 0] Action fast_reroute126
[23:15:55.008] [bmv2] [T] [thread 31552] [35.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:15:55.008] [bmv2] [T] [thread 31552] [35.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:15:55.008] [bmv2] [D] [thread 31552] [35.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:55.008] [bmv2] [D] [thread 31552] [35.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:15:55.008] [bmv2] [D] [thread 31552] [35.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:55.008] [bmv2] [D] [thread 31552] [35.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:15:55.008] [bmv2] [T] [thread 31552] [35.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:15:55.008] [bmv2] [T] [thread 31552] [35.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:15:55.008] [bmv2] [T] [thread 31552] [35.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:15:55.008] [bmv2] [T] [thread 31552] [35.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:15:55.008] [bmv2] [T] [thread 31552] [35.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:15:55.008] [bmv2] [D] [thread 31552] [35.0] [cxt 0] Looking up key:

[23:15:55.008] [bmv2] [D] [thread 31552] [35.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:15:55.008] [bmv2] [D] [thread 31552] [35.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:15:55.008] [bmv2] [T] [thread 31552] [35.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:15:55.008] [bmv2] [T] [thread 31552] [35.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:55.008] [bmv2] [T] [thread 31552] [35.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:15:55.008] [bmv2] [T] [thread 31552] [35.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:15:55.008] [bmv2] [T] [thread 31552] [35.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:15:55.008] [bmv2] [T] [thread 31552] [35.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:15:55.008] [bmv2] [T] [thread 31552] [35.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:55.008] [bmv2] [T] [thread 31552] [35.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:15:55.008] [bmv2] [T] [thread 31552] [35.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:15:55.008] [bmv2] [D] [thread 31552] [35.0] [cxt 0] Pipeline 'ingress': end
[23:15:55.008] [bmv2] [D] [thread 31552] [35.0] [cxt 0] Egress port is 4
[23:15:55.008] [bmv2] [D] [thread 31553] [35.0] [cxt 0] Pipeline 'egress': start
[23:15:55.008] [bmv2] [D] [thread 31553] [35.0] [cxt 0] Pipeline 'egress': end
[23:15:55.008] [bmv2] [D] [thread 31553] [35.0] [cxt 0] Deparser 'deparser': start
[23:15:55.008] [bmv2] [D] [thread 31553] [35.0] [cxt 0] Updating checksum 'cksum'
[23:15:55.008] [bmv2] [D] [thread 31553] [35.0] [cxt 0] Deparsing header 'ethernet'
[23:15:55.008] [bmv2] [D] [thread 31553] [35.0] [cxt 0] Deparsing header 'ipv4'
[23:15:55.008] [bmv2] [D] [thread 31553] [35.0] [cxt 0] Deparser 'deparser': end
[23:15:55.008] [bmv2] [D] [thread 31557] [35.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:15:55.018] [bmv2] [D] [thread 31552] [36.0] [cxt 0] Processing packet received on port 3
[23:15:55.018] [bmv2] [D] [thread 31552] [36.0] [cxt 0] Parser 'parser': start
[23:15:55.018] [bmv2] [D] [thread 31552] [36.0] [cxt 0] Parser 'parser' entering state 'start'
[23:15:55.018] [bmv2] [D] [thread 31552] [36.0] [cxt 0] Extracting header 'ethernet'
[23:15:55.018] [bmv2] [D] [thread 31552] [36.0] [cxt 0] Parser state 'start': key is 0800
[23:15:55.018] [bmv2] [T] [thread 31552] [36.0] [cxt 0] Bytes parsed: 14
[23:15:55.018] [bmv2] [D] [thread 31552] [36.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:15:55.018] [bmv2] [D] [thread 31552] [36.0] [cxt 0] Extracting header 'ipv4'
[23:15:55.018] [bmv2] [D] [thread 31552] [36.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:15:55.018] [bmv2] [T] [thread 31552] [36.0] [cxt 0] Bytes parsed: 34
[23:15:55.018] [bmv2] [D] [thread 31552] [36.0] [cxt 0] Parser 'parser': end
[23:15:55.018] [bmv2] [D] [thread 31552] [36.0] [cxt 0] Pipeline 'ingress': start
[23:15:55.018] [bmv2] [T] [thread 31552] [36.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:15:55.018] [bmv2] [T] [thread 31552] [36.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:15:55.018] [bmv2] [D] [thread 31552] [36.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:55.018] [bmv2] [D] [thread 31552] [36.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:15:55.018] [bmv2] [D] [thread 31552] [36.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:55.018] [bmv2] [D] [thread 31552] [36.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:15:55.018] [bmv2] [T] [thread 31552] [36.0] [cxt 0] Action MyIngress.read_port
[23:15:55.018] [bmv2] [T] [thread 31552] [36.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:15:55.018] [bmv2] [T] [thread 31552] [36.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:15:55.018] [bmv2] [T] [thread 31552] [36.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:15:55.018] [bmv2] [T] [thread 31552] [36.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:15:55.018] [bmv2] [T] [thread 31552] [36.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:15:55.018] [bmv2] [T] [thread 31552] [36.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:15:55.018] [bmv2] [T] [thread 31552] [36.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:15:55.018] [bmv2] [D] [thread 31552] [36.0] [cxt 0] Looking up key:

[23:15:55.018] [bmv2] [D] [thread 31552] [36.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:15:55.018] [bmv2] [D] [thread 31552] [36.0] [cxt 0] Action entry is fast_reroute126 - 
[23:15:55.018] [bmv2] [T] [thread 31552] [36.0] [cxt 0] Action fast_reroute126
[23:15:55.018] [bmv2] [T] [thread 31552] [36.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:15:55.019] [bmv2] [T] [thread 31552] [36.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:15:55.019] [bmv2] [D] [thread 31552] [36.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:55.019] [bmv2] [D] [thread 31552] [36.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:15:55.019] [bmv2] [D] [thread 31552] [36.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:55.019] [bmv2] [D] [thread 31552] [36.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:15:55.019] [bmv2] [T] [thread 31552] [36.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:15:55.019] [bmv2] [T] [thread 31552] [36.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:15:55.019] [bmv2] [T] [thread 31552] [36.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:15:55.019] [bmv2] [T] [thread 31552] [36.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:15:55.019] [bmv2] [T] [thread 31552] [36.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:15:55.019] [bmv2] [D] [thread 31552] [36.0] [cxt 0] Looking up key:

[23:15:55.019] [bmv2] [D] [thread 31552] [36.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:15:55.019] [bmv2] [D] [thread 31552] [36.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:15:55.019] [bmv2] [T] [thread 31552] [36.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:15:55.019] [bmv2] [T] [thread 31552] [36.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:55.019] [bmv2] [T] [thread 31552] [36.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:15:55.019] [bmv2] [T] [thread 31552] [36.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:15:55.019] [bmv2] [T] [thread 31552] [36.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:15:55.019] [bmv2] [T] [thread 31552] [36.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:15:55.019] [bmv2] [T] [thread 31552] [36.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:55.019] [bmv2] [T] [thread 31552] [36.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:15:55.019] [bmv2] [T] [thread 31552] [36.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:15:55.019] [bmv2] [D] [thread 31552] [36.0] [cxt 0] Pipeline 'ingress': end
[23:15:55.019] [bmv2] [D] [thread 31552] [36.0] [cxt 0] Egress port is 4
[23:15:55.019] [bmv2] [D] [thread 31553] [36.0] [cxt 0] Pipeline 'egress': start
[23:15:55.019] [bmv2] [D] [thread 31553] [36.0] [cxt 0] Pipeline 'egress': end
[23:15:55.019] [bmv2] [D] [thread 31553] [36.0] [cxt 0] Deparser 'deparser': start
[23:15:55.019] [bmv2] [D] [thread 31553] [36.0] [cxt 0] Updating checksum 'cksum'
[23:15:55.019] [bmv2] [D] [thread 31553] [36.0] [cxt 0] Deparsing header 'ethernet'
[23:15:55.019] [bmv2] [D] [thread 31553] [36.0] [cxt 0] Deparsing header 'ipv4'
[23:15:55.019] [bmv2] [D] [thread 31553] [36.0] [cxt 0] Deparser 'deparser': end
[23:15:55.019] [bmv2] [D] [thread 31557] [36.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:15:55.528] [bmv2] [D] [thread 31552] [37.0] [cxt 0] Processing packet received on port 3
[23:15:55.528] [bmv2] [D] [thread 31552] [37.0] [cxt 0] Parser 'parser': start
[23:15:55.528] [bmv2] [D] [thread 31552] [37.0] [cxt 0] Parser 'parser' entering state 'start'
[23:15:55.528] [bmv2] [D] [thread 31552] [37.0] [cxt 0] Extracting header 'ethernet'
[23:15:55.528] [bmv2] [D] [thread 31552] [37.0] [cxt 0] Parser state 'start': key is 0800
[23:15:55.528] [bmv2] [T] [thread 31552] [37.0] [cxt 0] Bytes parsed: 14
[23:15:55.528] [bmv2] [D] [thread 31552] [37.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:15:55.528] [bmv2] [D] [thread 31552] [37.0] [cxt 0] Extracting header 'ipv4'
[23:15:55.528] [bmv2] [D] [thread 31552] [37.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:15:55.528] [bmv2] [T] [thread 31552] [37.0] [cxt 0] Bytes parsed: 34
[23:15:55.528] [bmv2] [D] [thread 31552] [37.0] [cxt 0] Parser 'parser': end
[23:15:55.528] [bmv2] [D] [thread 31552] [37.0] [cxt 0] Pipeline 'ingress': start
[23:15:55.528] [bmv2] [T] [thread 31552] [37.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:15:55.528] [bmv2] [T] [thread 31552] [37.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:15:55.528] [bmv2] [D] [thread 31552] [37.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:55.528] [bmv2] [D] [thread 31552] [37.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:15:55.528] [bmv2] [D] [thread 31552] [37.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:55.528] [bmv2] [D] [thread 31552] [37.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:15:55.528] [bmv2] [T] [thread 31552] [37.0] [cxt 0] Action MyIngress.read_port
[23:15:55.528] [bmv2] [T] [thread 31552] [37.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:15:55.528] [bmv2] [T] [thread 31552] [37.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:15:55.529] [bmv2] [T] [thread 31552] [37.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:15:55.529] [bmv2] [T] [thread 31552] [37.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:15:55.529] [bmv2] [T] [thread 31552] [37.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:15:55.529] [bmv2] [T] [thread 31552] [37.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:15:55.529] [bmv2] [T] [thread 31552] [37.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:15:55.529] [bmv2] [D] [thread 31552] [37.0] [cxt 0] Looking up key:

[23:15:55.529] [bmv2] [D] [thread 31552] [37.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:15:55.529] [bmv2] [D] [thread 31552] [37.0] [cxt 0] Action entry is fast_reroute126 - 
[23:15:55.529] [bmv2] [T] [thread 31552] [37.0] [cxt 0] Action fast_reroute126
[23:15:55.529] [bmv2] [T] [thread 31552] [37.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:15:55.529] [bmv2] [T] [thread 31552] [37.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:15:55.529] [bmv2] [D] [thread 31552] [37.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:55.529] [bmv2] [D] [thread 31552] [37.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:15:55.529] [bmv2] [D] [thread 31552] [37.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:55.529] [bmv2] [D] [thread 31552] [37.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:15:55.529] [bmv2] [T] [thread 31552] [37.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:15:55.529] [bmv2] [T] [thread 31552] [37.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:15:55.529] [bmv2] [T] [thread 31552] [37.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:15:55.529] [bmv2] [T] [thread 31552] [37.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:15:55.529] [bmv2] [T] [thread 31552] [37.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:15:55.529] [bmv2] [D] [thread 31552] [37.0] [cxt 0] Looking up key:

[23:15:55.529] [bmv2] [D] [thread 31552] [37.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:15:55.529] [bmv2] [D] [thread 31552] [37.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:15:55.529] [bmv2] [T] [thread 31552] [37.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:15:55.529] [bmv2] [T] [thread 31552] [37.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:55.529] [bmv2] [T] [thread 31552] [37.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:15:55.529] [bmv2] [T] [thread 31552] [37.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:15:55.529] [bmv2] [T] [thread 31552] [37.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:15:55.529] [bmv2] [T] [thread 31552] [37.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:15:55.529] [bmv2] [T] [thread 31552] [37.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:55.529] [bmv2] [T] [thread 31552] [37.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:15:55.529] [bmv2] [T] [thread 31552] [37.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:15:55.529] [bmv2] [T] [thread 31552] [37.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:15:55.529] [bmv2] [D] [thread 31552] [37.0] [cxt 0] Looking up key:

[23:15:55.529] [bmv2] [D] [thread 31552] [37.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:15:55.529] [bmv2] [D] [thread 31552] [37.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:15:55.529] [bmv2] [T] [thread 31552] [37.0] [cxt 0] Action MyIngress.read_depot_port
[23:15:55.529] [bmv2] [T] [thread 31552] [37.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:15:55.529] [bmv2] [T] [thread 31552] [37.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:15:55.529] [bmv2] [T] [thread 31552] [37.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:15:55.529] [bmv2] [D] [thread 31552] [37.0] [cxt 0] Looking up key:

[23:15:55.529] [bmv2] [D] [thread 31552] [37.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:15:55.529] [bmv2] [D] [thread 31552] [37.0] [cxt 0] Action entry is fast_reroute133 - 
[23:15:55.529] [bmv2] [T] [thread 31552] [37.0] [cxt 0] Action fast_reroute133
[23:15:55.529] [bmv2] [T] [thread 31552] [37.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:15:55.529] [bmv2] [T] [thread 31552] [37.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:15:55.529] [bmv2] [D] [thread 31552] [37.0] [cxt 0] Looking up key:

[23:15:55.529] [bmv2] [D] [thread 31552] [37.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:15:55.529] [bmv2] [D] [thread 31552] [37.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:15:55.529] [bmv2] [T] [thread 31552] [37.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:15:55.529] [bmv2] [T] [thread 31552] [37.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:15:55.529] [bmv2] [T] [thread 31552] [37.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:15:55.529] [bmv2] [D] [thread 31552] [37.0] [cxt 0] Pipeline 'ingress': end
[23:15:55.529] [bmv2] [D] [thread 31552] [37.0] [cxt 0] Egress port is 0
[23:15:55.529] [bmv2] [D] [thread 31553] [37.0] [cxt 0] Pipeline 'egress': start
[23:15:55.529] [bmv2] [D] [thread 31553] [37.0] [cxt 0] Pipeline 'egress': end
[23:15:55.529] [bmv2] [D] [thread 31553] [37.0] [cxt 0] Deparser 'deparser': start
[23:15:55.529] [bmv2] [D] [thread 31553] [37.0] [cxt 0] Updating checksum 'cksum'
[23:15:55.529] [bmv2] [D] [thread 31553] [37.0] [cxt 0] Deparsing header 'ethernet'
[23:15:55.529] [bmv2] [D] [thread 31553] [37.0] [cxt 0] Deparsing header 'ipv4'
[23:15:55.529] [bmv2] [D] [thread 31553] [37.0] [cxt 0] Deparser 'deparser': end
[23:15:55.529] [bmv2] [D] [thread 31557] [37.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:15:56.064] [bmv2] [D] [thread 31552] [38.0] [cxt 0] Processing packet received on port 3
[23:15:56.064] [bmv2] [D] [thread 31552] [38.0] [cxt 0] Parser 'parser': start
[23:15:56.064] [bmv2] [D] [thread 31552] [38.0] [cxt 0] Parser 'parser' entering state 'start'
[23:15:56.064] [bmv2] [D] [thread 31552] [38.0] [cxt 0] Extracting header 'ethernet'
[23:15:56.064] [bmv2] [D] [thread 31552] [38.0] [cxt 0] Parser state 'start': key is 0800
[23:15:56.064] [bmv2] [T] [thread 31552] [38.0] [cxt 0] Bytes parsed: 14
[23:15:56.064] [bmv2] [D] [thread 31552] [38.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:15:56.064] [bmv2] [D] [thread 31552] [38.0] [cxt 0] Extracting header 'ipv4'
[23:15:56.064] [bmv2] [D] [thread 31552] [38.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:15:56.064] [bmv2] [T] [thread 31552] [38.0] [cxt 0] Bytes parsed: 34
[23:15:56.064] [bmv2] [D] [thread 31552] [38.0] [cxt 0] Parser 'parser': end
[23:15:56.064] [bmv2] [D] [thread 31552] [38.0] [cxt 0] Pipeline 'ingress': start
[23:15:56.064] [bmv2] [T] [thread 31552] [38.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:15:56.064] [bmv2] [T] [thread 31552] [38.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:15:56.064] [bmv2] [D] [thread 31552] [38.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:56.064] [bmv2] [D] [thread 31552] [38.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:15:56.064] [bmv2] [D] [thread 31552] [38.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:56.064] [bmv2] [D] [thread 31552] [38.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:15:56.064] [bmv2] [T] [thread 31552] [38.0] [cxt 0] Action MyIngress.read_port
[23:15:56.064] [bmv2] [T] [thread 31552] [38.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:15:56.064] [bmv2] [T] [thread 31552] [38.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:15:56.065] [bmv2] [T] [thread 31552] [38.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:15:56.065] [bmv2] [T] [thread 31552] [38.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:15:56.065] [bmv2] [T] [thread 31552] [38.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:15:56.065] [bmv2] [T] [thread 31552] [38.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:15:56.065] [bmv2] [T] [thread 31552] [38.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:15:56.065] [bmv2] [D] [thread 31552] [38.0] [cxt 0] Looking up key:

[23:15:56.065] [bmv2] [D] [thread 31552] [38.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:15:56.065] [bmv2] [D] [thread 31552] [38.0] [cxt 0] Action entry is fast_reroute126 - 
[23:15:56.065] [bmv2] [T] [thread 31552] [38.0] [cxt 0] Action fast_reroute126
[23:15:56.065] [bmv2] [T] [thread 31552] [38.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:15:56.065] [bmv2] [T] [thread 31552] [38.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:15:56.065] [bmv2] [D] [thread 31552] [38.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:56.065] [bmv2] [D] [thread 31552] [38.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:15:56.065] [bmv2] [D] [thread 31552] [38.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:56.065] [bmv2] [D] [thread 31552] [38.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:15:56.065] [bmv2] [T] [thread 31552] [38.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:15:56.065] [bmv2] [T] [thread 31552] [38.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:15:56.065] [bmv2] [T] [thread 31552] [38.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:15:56.065] [bmv2] [T] [thread 31552] [38.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:15:56.065] [bmv2] [T] [thread 31552] [38.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:15:56.065] [bmv2] [D] [thread 31552] [38.0] [cxt 0] Looking up key:

[23:15:56.065] [bmv2] [D] [thread 31552] [38.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:15:56.065] [bmv2] [D] [thread 31552] [38.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:15:56.065] [bmv2] [T] [thread 31552] [38.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:15:56.065] [bmv2] [T] [thread 31552] [38.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:56.065] [bmv2] [T] [thread 31552] [38.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:15:56.065] [bmv2] [T] [thread 31552] [38.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:15:56.065] [bmv2] [T] [thread 31552] [38.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:15:56.065] [bmv2] [T] [thread 31552] [38.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:15:56.065] [bmv2] [T] [thread 31552] [38.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:56.065] [bmv2] [T] [thread 31552] [38.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:15:56.065] [bmv2] [T] [thread 31552] [38.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:15:56.065] [bmv2] [D] [thread 31552] [38.0] [cxt 0] Pipeline 'ingress': end
[23:15:56.065] [bmv2] [D] [thread 31552] [38.0] [cxt 0] Egress port is 4
[23:15:56.065] [bmv2] [D] [thread 31553] [38.0] [cxt 0] Pipeline 'egress': start
[23:15:56.065] [bmv2] [D] [thread 31553] [38.0] [cxt 0] Pipeline 'egress': end
[23:15:56.065] [bmv2] [D] [thread 31553] [38.0] [cxt 0] Deparser 'deparser': start
[23:15:56.065] [bmv2] [D] [thread 31553] [38.0] [cxt 0] Updating checksum 'cksum'
[23:15:56.065] [bmv2] [D] [thread 31553] [38.0] [cxt 0] Deparsing header 'ethernet'
[23:15:56.065] [bmv2] [D] [thread 31553] [38.0] [cxt 0] Deparsing header 'ipv4'
[23:15:56.065] [bmv2] [D] [thread 31553] [38.0] [cxt 0] Deparser 'deparser': end
[23:15:56.065] [bmv2] [D] [thread 31557] [38.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:15:58.727] [bmv2] [D] [thread 31552] [39.0] [cxt 0] Processing packet received on port 3
[23:15:58.727] [bmv2] [D] [thread 31552] [39.0] [cxt 0] Parser 'parser': start
[23:15:58.727] [bmv2] [D] [thread 31552] [39.0] [cxt 0] Parser 'parser' entering state 'start'
[23:15:58.727] [bmv2] [D] [thread 31552] [39.0] [cxt 0] Extracting header 'ethernet'
[23:15:58.727] [bmv2] [D] [thread 31552] [39.0] [cxt 0] Parser state 'start': key is 0800
[23:15:58.727] [bmv2] [T] [thread 31552] [39.0] [cxt 0] Bytes parsed: 14
[23:15:58.727] [bmv2] [D] [thread 31552] [39.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:15:58.727] [bmv2] [D] [thread 31552] [39.0] [cxt 0] Extracting header 'ipv4'
[23:15:58.727] [bmv2] [D] [thread 31552] [39.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:15:58.727] [bmv2] [T] [thread 31552] [39.0] [cxt 0] Bytes parsed: 34
[23:15:58.727] [bmv2] [D] [thread 31552] [39.0] [cxt 0] Parser 'parser': end
[23:15:58.727] [bmv2] [D] [thread 31552] [39.0] [cxt 0] Pipeline 'ingress': start
[23:15:58.727] [bmv2] [T] [thread 31552] [39.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:15:58.727] [bmv2] [T] [thread 31552] [39.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:15:58.727] [bmv2] [D] [thread 31552] [39.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:58.727] [bmv2] [D] [thread 31552] [39.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:15:58.727] [bmv2] [D] [thread 31552] [39.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:58.727] [bmv2] [D] [thread 31552] [39.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:15:58.727] [bmv2] [T] [thread 31552] [39.0] [cxt 0] Action MyIngress.read_port
[23:15:58.727] [bmv2] [T] [thread 31552] [39.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:15:58.727] [bmv2] [T] [thread 31552] [39.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:15:58.727] [bmv2] [T] [thread 31552] [39.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:15:58.727] [bmv2] [T] [thread 31552] [39.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:15:58.727] [bmv2] [T] [thread 31552] [39.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:15:58.727] [bmv2] [T] [thread 31552] [39.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:15:58.727] [bmv2] [T] [thread 31552] [39.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:15:58.727] [bmv2] [D] [thread 31552] [39.0] [cxt 0] Looking up key:

[23:15:58.727] [bmv2] [D] [thread 31552] [39.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:15:58.727] [bmv2] [D] [thread 31552] [39.0] [cxt 0] Action entry is fast_reroute126 - 
[23:15:58.727] [bmv2] [T] [thread 31552] [39.0] [cxt 0] Action fast_reroute126
[23:15:58.727] [bmv2] [T] [thread 31552] [39.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:15:58.727] [bmv2] [T] [thread 31552] [39.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:15:58.727] [bmv2] [D] [thread 31552] [39.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:58.727] [bmv2] [D] [thread 31552] [39.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:15:58.727] [bmv2] [D] [thread 31552] [39.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:58.727] [bmv2] [D] [thread 31552] [39.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:15:58.727] [bmv2] [T] [thread 31552] [39.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:15:58.727] [bmv2] [T] [thread 31552] [39.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:15:58.727] [bmv2] [T] [thread 31552] [39.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:15:58.727] [bmv2] [T] [thread 31552] [39.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:15:58.727] [bmv2] [T] [thread 31552] [39.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:15:58.727] [bmv2] [D] [thread 31552] [39.0] [cxt 0] Looking up key:

[23:15:58.727] [bmv2] [D] [thread 31552] [39.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:15:58.727] [bmv2] [D] [thread 31552] [39.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:15:58.727] [bmv2] [T] [thread 31552] [39.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:15:58.727] [bmv2] [T] [thread 31552] [39.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:58.727] [bmv2] [T] [thread 31552] [39.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:15:58.727] [bmv2] [T] [thread 31552] [39.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:15:58.727] [bmv2] [T] [thread 31552] [39.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:15:58.727] [bmv2] [T] [thread 31552] [39.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:15:58.727] [bmv2] [T] [thread 31552] [39.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:58.727] [bmv2] [T] [thread 31552] [39.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:15:58.727] [bmv2] [T] [thread 31552] [39.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:15:58.728] [bmv2] [D] [thread 31552] [39.0] [cxt 0] Pipeline 'ingress': end
[23:15:58.728] [bmv2] [D] [thread 31552] [39.0] [cxt 0] Egress port is 4
[23:15:58.728] [bmv2] [D] [thread 31553] [39.0] [cxt 0] Pipeline 'egress': start
[23:15:58.728] [bmv2] [D] [thread 31553] [39.0] [cxt 0] Pipeline 'egress': end
[23:15:58.728] [bmv2] [D] [thread 31553] [39.0] [cxt 0] Deparser 'deparser': start
[23:15:58.728] [bmv2] [D] [thread 31553] [39.0] [cxt 0] Updating checksum 'cksum'
[23:15:58.728] [bmv2] [D] [thread 31553] [39.0] [cxt 0] Deparsing header 'ethernet'
[23:15:58.728] [bmv2] [D] [thread 31553] [39.0] [cxt 0] Deparsing header 'ipv4'
[23:15:58.728] [bmv2] [D] [thread 31553] [39.0] [cxt 0] Deparser 'deparser': end
[23:15:58.728] [bmv2] [D] [thread 31557] [39.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:15:58.734] [bmv2] [D] [thread 31552] [40.0] [cxt 0] Processing packet received on port 3
[23:15:58.734] [bmv2] [D] [thread 31552] [40.0] [cxt 0] Parser 'parser': start
[23:15:58.734] [bmv2] [D] [thread 31552] [40.0] [cxt 0] Parser 'parser' entering state 'start'
[23:15:58.734] [bmv2] [D] [thread 31552] [40.0] [cxt 0] Extracting header 'ethernet'
[23:15:58.734] [bmv2] [D] [thread 31552] [40.0] [cxt 0] Parser state 'start': key is 0800
[23:15:58.734] [bmv2] [T] [thread 31552] [40.0] [cxt 0] Bytes parsed: 14
[23:15:58.734] [bmv2] [D] [thread 31552] [40.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:15:58.734] [bmv2] [D] [thread 31552] [40.0] [cxt 0] Extracting header 'ipv4'
[23:15:58.734] [bmv2] [D] [thread 31552] [40.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:15:58.734] [bmv2] [T] [thread 31552] [40.0] [cxt 0] Bytes parsed: 34
[23:15:58.734] [bmv2] [D] [thread 31552] [40.0] [cxt 0] Parser 'parser': end
[23:15:58.734] [bmv2] [D] [thread 31552] [40.0] [cxt 0] Pipeline 'ingress': start
[23:15:58.734] [bmv2] [T] [thread 31552] [40.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:15:58.735] [bmv2] [T] [thread 31552] [40.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:15:58.735] [bmv2] [D] [thread 31552] [40.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:58.735] [bmv2] [D] [thread 31552] [40.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:15:58.735] [bmv2] [D] [thread 31552] [40.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:58.735] [bmv2] [D] [thread 31552] [40.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:15:58.735] [bmv2] [T] [thread 31552] [40.0] [cxt 0] Action MyIngress.read_port
[23:15:58.735] [bmv2] [T] [thread 31552] [40.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:15:58.735] [bmv2] [T] [thread 31552] [40.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:15:58.735] [bmv2] [T] [thread 31552] [40.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:15:58.735] [bmv2] [T] [thread 31552] [40.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:15:58.735] [bmv2] [T] [thread 31552] [40.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:15:58.735] [bmv2] [T] [thread 31552] [40.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:15:58.735] [bmv2] [T] [thread 31552] [40.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:15:58.735] [bmv2] [D] [thread 31552] [40.0] [cxt 0] Looking up key:

[23:15:58.735] [bmv2] [D] [thread 31552] [40.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:15:58.735] [bmv2] [D] [thread 31552] [40.0] [cxt 0] Action entry is fast_reroute126 - 
[23:15:58.735] [bmv2] [T] [thread 31552] [40.0] [cxt 0] Action fast_reroute126
[23:15:58.735] [bmv2] [T] [thread 31552] [40.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:15:58.735] [bmv2] [T] [thread 31552] [40.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:15:58.735] [bmv2] [D] [thread 31552] [40.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:58.735] [bmv2] [D] [thread 31552] [40.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:15:58.735] [bmv2] [D] [thread 31552] [40.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:58.735] [bmv2] [D] [thread 31552] [40.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:15:58.735] [bmv2] [T] [thread 31552] [40.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:15:58.735] [bmv2] [T] [thread 31552] [40.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:15:58.735] [bmv2] [T] [thread 31552] [40.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:15:58.735] [bmv2] [T] [thread 31552] [40.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:15:58.735] [bmv2] [T] [thread 31552] [40.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:15:58.735] [bmv2] [D] [thread 31552] [40.0] [cxt 0] Looking up key:

[23:15:58.735] [bmv2] [D] [thread 31552] [40.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:15:58.735] [bmv2] [D] [thread 31552] [40.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:15:58.735] [bmv2] [T] [thread 31552] [40.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:15:58.735] [bmv2] [T] [thread 31552] [40.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:58.735] [bmv2] [T] [thread 31552] [40.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:15:58.735] [bmv2] [T] [thread 31552] [40.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:15:58.735] [bmv2] [T] [thread 31552] [40.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:15:58.735] [bmv2] [T] [thread 31552] [40.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:15:58.735] [bmv2] [T] [thread 31552] [40.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:58.735] [bmv2] [T] [thread 31552] [40.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:15:58.735] [bmv2] [T] [thread 31552] [40.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:15:58.735] [bmv2] [D] [thread 31552] [40.0] [cxt 0] Pipeline 'ingress': end
[23:15:58.735] [bmv2] [D] [thread 31552] [40.0] [cxt 0] Egress port is 4
[23:15:58.735] [bmv2] [D] [thread 31553] [40.0] [cxt 0] Pipeline 'egress': start
[23:15:58.735] [bmv2] [D] [thread 31553] [40.0] [cxt 0] Pipeline 'egress': end
[23:15:58.735] [bmv2] [D] [thread 31553] [40.0] [cxt 0] Deparser 'deparser': start
[23:15:58.735] [bmv2] [D] [thread 31553] [40.0] [cxt 0] Updating checksum 'cksum'
[23:15:58.735] [bmv2] [D] [thread 31553] [40.0] [cxt 0] Deparsing header 'ethernet'
[23:15:58.735] [bmv2] [D] [thread 31553] [40.0] [cxt 0] Deparsing header 'ipv4'
[23:15:58.735] [bmv2] [D] [thread 31553] [40.0] [cxt 0] Deparser 'deparser': end
[23:15:58.735] [bmv2] [D] [thread 31557] [40.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:15:58.741] [bmv2] [D] [thread 31552] [41.0] [cxt 0] Processing packet received on port 3
[23:15:58.741] [bmv2] [D] [thread 31552] [41.0] [cxt 0] Parser 'parser': start
[23:15:58.741] [bmv2] [D] [thread 31552] [41.0] [cxt 0] Parser 'parser' entering state 'start'
[23:15:58.741] [bmv2] [D] [thread 31552] [41.0] [cxt 0] Extracting header 'ethernet'
[23:15:58.741] [bmv2] [D] [thread 31552] [41.0] [cxt 0] Parser state 'start': key is 0800
[23:15:58.741] [bmv2] [T] [thread 31552] [41.0] [cxt 0] Bytes parsed: 14
[23:15:58.741] [bmv2] [D] [thread 31552] [41.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:15:58.741] [bmv2] [D] [thread 31552] [41.0] [cxt 0] Extracting header 'ipv4'
[23:15:58.741] [bmv2] [D] [thread 31552] [41.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:15:58.741] [bmv2] [T] [thread 31552] [41.0] [cxt 0] Bytes parsed: 34
[23:15:58.741] [bmv2] [D] [thread 31552] [41.0] [cxt 0] Parser 'parser': end
[23:15:58.741] [bmv2] [D] [thread 31552] [41.0] [cxt 0] Pipeline 'ingress': start
[23:15:58.741] [bmv2] [T] [thread 31552] [41.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:15:58.741] [bmv2] [T] [thread 31552] [41.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:15:58.741] [bmv2] [D] [thread 31552] [41.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:58.741] [bmv2] [D] [thread 31552] [41.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:15:58.741] [bmv2] [D] [thread 31552] [41.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:58.741] [bmv2] [D] [thread 31552] [41.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:15:58.741] [bmv2] [T] [thread 31552] [41.0] [cxt 0] Action MyIngress.read_port
[23:15:58.742] [bmv2] [T] [thread 31552] [41.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:15:58.742] [bmv2] [T] [thread 31552] [41.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:15:58.742] [bmv2] [T] [thread 31552] [41.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:15:58.742] [bmv2] [T] [thread 31552] [41.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:15:58.742] [bmv2] [T] [thread 31552] [41.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:15:58.742] [bmv2] [T] [thread 31552] [41.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:15:58.742] [bmv2] [T] [thread 31552] [41.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:15:58.742] [bmv2] [D] [thread 31552] [41.0] [cxt 0] Looking up key:

[23:15:58.742] [bmv2] [D] [thread 31552] [41.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:15:58.742] [bmv2] [D] [thread 31552] [41.0] [cxt 0] Action entry is fast_reroute126 - 
[23:15:58.742] [bmv2] [T] [thread 31552] [41.0] [cxt 0] Action fast_reroute126
[23:15:58.742] [bmv2] [T] [thread 31552] [41.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:15:58.742] [bmv2] [T] [thread 31552] [41.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:15:58.742] [bmv2] [D] [thread 31552] [41.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:58.742] [bmv2] [D] [thread 31552] [41.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:15:58.742] [bmv2] [D] [thread 31552] [41.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:58.742] [bmv2] [D] [thread 31552] [41.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:15:58.742] [bmv2] [T] [thread 31552] [41.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:15:58.742] [bmv2] [T] [thread 31552] [41.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:15:58.742] [bmv2] [T] [thread 31552] [41.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:15:58.742] [bmv2] [T] [thread 31552] [41.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:15:58.742] [bmv2] [T] [thread 31552] [41.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:15:58.742] [bmv2] [D] [thread 31552] [41.0] [cxt 0] Looking up key:

[23:15:58.742] [bmv2] [D] [thread 31552] [41.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:15:58.742] [bmv2] [D] [thread 31552] [41.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:15:58.742] [bmv2] [T] [thread 31552] [41.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:15:58.742] [bmv2] [T] [thread 31552] [41.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:58.742] [bmv2] [T] [thread 31552] [41.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:15:58.742] [bmv2] [T] [thread 31552] [41.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:15:58.742] [bmv2] [T] [thread 31552] [41.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:15:58.742] [bmv2] [T] [thread 31552] [41.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:15:58.742] [bmv2] [T] [thread 31552] [41.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:58.742] [bmv2] [T] [thread 31552] [41.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:15:58.742] [bmv2] [T] [thread 31552] [41.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:15:58.742] [bmv2] [D] [thread 31552] [41.0] [cxt 0] Pipeline 'ingress': end
[23:15:58.742] [bmv2] [D] [thread 31552] [41.0] [cxt 0] Egress port is 4
[23:15:58.742] [bmv2] [D] [thread 31553] [41.0] [cxt 0] Pipeline 'egress': start
[23:15:58.742] [bmv2] [D] [thread 31553] [41.0] [cxt 0] Pipeline 'egress': end
[23:15:58.742] [bmv2] [D] [thread 31553] [41.0] [cxt 0] Deparser 'deparser': start
[23:15:58.742] [bmv2] [D] [thread 31553] [41.0] [cxt 0] Updating checksum 'cksum'
[23:15:58.742] [bmv2] [D] [thread 31553] [41.0] [cxt 0] Deparsing header 'ethernet'
[23:15:58.742] [bmv2] [D] [thread 31553] [41.0] [cxt 0] Deparsing header 'ipv4'
[23:15:58.742] [bmv2] [D] [thread 31553] [41.0] [cxt 0] Deparser 'deparser': end
[23:15:58.742] [bmv2] [D] [thread 31557] [41.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:15:59.259] [bmv2] [D] [thread 31552] [42.0] [cxt 0] Processing packet received on port 3
[23:15:59.259] [bmv2] [D] [thread 31552] [42.0] [cxt 0] Parser 'parser': start
[23:15:59.259] [bmv2] [D] [thread 31552] [42.0] [cxt 0] Parser 'parser' entering state 'start'
[23:15:59.259] [bmv2] [D] [thread 31552] [42.0] [cxt 0] Extracting header 'ethernet'
[23:15:59.259] [bmv2] [D] [thread 31552] [42.0] [cxt 0] Parser state 'start': key is 0800
[23:15:59.259] [bmv2] [T] [thread 31552] [42.0] [cxt 0] Bytes parsed: 14
[23:15:59.259] [bmv2] [D] [thread 31552] [42.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:15:59.259] [bmv2] [D] [thread 31552] [42.0] [cxt 0] Extracting header 'ipv4'
[23:15:59.259] [bmv2] [D] [thread 31552] [42.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:15:59.259] [bmv2] [T] [thread 31552] [42.0] [cxt 0] Bytes parsed: 34
[23:15:59.259] [bmv2] [D] [thread 31552] [42.0] [cxt 0] Parser 'parser': end
[23:15:59.259] [bmv2] [D] [thread 31552] [42.0] [cxt 0] Pipeline 'ingress': start
[23:15:59.259] [bmv2] [T] [thread 31552] [42.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:15:59.259] [bmv2] [T] [thread 31552] [42.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:15:59.259] [bmv2] [D] [thread 31552] [42.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:59.259] [bmv2] [D] [thread 31552] [42.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:15:59.259] [bmv2] [D] [thread 31552] [42.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:59.259] [bmv2] [D] [thread 31552] [42.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:15:59.259] [bmv2] [T] [thread 31552] [42.0] [cxt 0] Action MyIngress.read_port
[23:15:59.259] [bmv2] [T] [thread 31552] [42.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:15:59.259] [bmv2] [T] [thread 31552] [42.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:15:59.259] [bmv2] [T] [thread 31552] [42.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:15:59.259] [bmv2] [T] [thread 31552] [42.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:15:59.259] [bmv2] [T] [thread 31552] [42.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:15:59.260] [bmv2] [T] [thread 31552] [42.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:15:59.260] [bmv2] [T] [thread 31552] [42.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:15:59.260] [bmv2] [D] [thread 31552] [42.0] [cxt 0] Looking up key:

[23:15:59.260] [bmv2] [D] [thread 31552] [42.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:15:59.260] [bmv2] [D] [thread 31552] [42.0] [cxt 0] Action entry is fast_reroute126 - 
[23:15:59.260] [bmv2] [T] [thread 31552] [42.0] [cxt 0] Action fast_reroute126
[23:15:59.260] [bmv2] [T] [thread 31552] [42.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:15:59.260] [bmv2] [T] [thread 31552] [42.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:15:59.260] [bmv2] [D] [thread 31552] [42.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:59.260] [bmv2] [D] [thread 31552] [42.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:15:59.260] [bmv2] [D] [thread 31552] [42.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:59.260] [bmv2] [D] [thread 31552] [42.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:15:59.260] [bmv2] [T] [thread 31552] [42.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:15:59.260] [bmv2] [T] [thread 31552] [42.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:15:59.260] [bmv2] [T] [thread 31552] [42.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:15:59.260] [bmv2] [T] [thread 31552] [42.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:15:59.260] [bmv2] [T] [thread 31552] [42.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:15:59.260] [bmv2] [D] [thread 31552] [42.0] [cxt 0] Looking up key:

[23:15:59.260] [bmv2] [D] [thread 31552] [42.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:15:59.260] [bmv2] [D] [thread 31552] [42.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:15:59.260] [bmv2] [T] [thread 31552] [42.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:15:59.260] [bmv2] [T] [thread 31552] [42.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:59.260] [bmv2] [T] [thread 31552] [42.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:15:59.260] [bmv2] [T] [thread 31552] [42.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:15:59.260] [bmv2] [T] [thread 31552] [42.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:15:59.260] [bmv2] [T] [thread 31552] [42.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:15:59.260] [bmv2] [T] [thread 31552] [42.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:59.260] [bmv2] [T] [thread 31552] [42.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:15:59.260] [bmv2] [T] [thread 31552] [42.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:15:59.260] [bmv2] [D] [thread 31552] [42.0] [cxt 0] Pipeline 'ingress': end
[23:15:59.260] [bmv2] [D] [thread 31552] [42.0] [cxt 0] Egress port is 4
[23:15:59.260] [bmv2] [D] [thread 31553] [42.0] [cxt 0] Pipeline 'egress': start
[23:15:59.260] [bmv2] [D] [thread 31553] [42.0] [cxt 0] Pipeline 'egress': end
[23:15:59.260] [bmv2] [D] [thread 31553] [42.0] [cxt 0] Deparser 'deparser': start
[23:15:59.260] [bmv2] [D] [thread 31553] [42.0] [cxt 0] Updating checksum 'cksum'
[23:15:59.260] [bmv2] [D] [thread 31553] [42.0] [cxt 0] Deparsing header 'ethernet'
[23:15:59.260] [bmv2] [D] [thread 31553] [42.0] [cxt 0] Deparsing header 'ipv4'
[23:15:59.260] [bmv2] [D] [thread 31553] [42.0] [cxt 0] Deparser 'deparser': end
[23:15:59.260] [bmv2] [D] [thread 31557] [42.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:15:59.269] [bmv2] [D] [thread 31552] [43.0] [cxt 0] Processing packet received on port 3
[23:15:59.270] [bmv2] [D] [thread 31552] [43.0] [cxt 0] Parser 'parser': start
[23:15:59.270] [bmv2] [D] [thread 31552] [43.0] [cxt 0] Parser 'parser' entering state 'start'
[23:15:59.270] [bmv2] [D] [thread 31552] [43.0] [cxt 0] Extracting header 'ethernet'
[23:15:59.270] [bmv2] [D] [thread 31552] [43.0] [cxt 0] Parser state 'start': key is 0800
[23:15:59.270] [bmv2] [T] [thread 31552] [43.0] [cxt 0] Bytes parsed: 14
[23:15:59.270] [bmv2] [D] [thread 31552] [43.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:15:59.270] [bmv2] [D] [thread 31552] [43.0] [cxt 0] Extracting header 'ipv4'
[23:15:59.270] [bmv2] [D] [thread 31552] [43.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:15:59.270] [bmv2] [T] [thread 31552] [43.0] [cxt 0] Bytes parsed: 34
[23:15:59.270] [bmv2] [D] [thread 31552] [43.0] [cxt 0] Parser 'parser': end
[23:15:59.270] [bmv2] [D] [thread 31552] [43.0] [cxt 0] Pipeline 'ingress': start
[23:15:59.270] [bmv2] [T] [thread 31552] [43.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:15:59.270] [bmv2] [T] [thread 31552] [43.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:15:59.270] [bmv2] [D] [thread 31552] [43.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:59.270] [bmv2] [D] [thread 31552] [43.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:15:59.270] [bmv2] [D] [thread 31552] [43.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:15:59.270] [bmv2] [D] [thread 31552] [43.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:15:59.270] [bmv2] [T] [thread 31552] [43.0] [cxt 0] Action MyIngress.read_port
[23:15:59.270] [bmv2] [T] [thread 31552] [43.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:15:59.270] [bmv2] [T] [thread 31552] [43.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:15:59.270] [bmv2] [T] [thread 31552] [43.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:15:59.270] [bmv2] [T] [thread 31552] [43.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:15:59.270] [bmv2] [T] [thread 31552] [43.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:15:59.270] [bmv2] [T] [thread 31552] [43.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:15:59.270] [bmv2] [T] [thread 31552] [43.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:15:59.270] [bmv2] [D] [thread 31552] [43.0] [cxt 0] Looking up key:

[23:15:59.270] [bmv2] [D] [thread 31552] [43.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:15:59.270] [bmv2] [D] [thread 31552] [43.0] [cxt 0] Action entry is fast_reroute126 - 
[23:15:59.270] [bmv2] [T] [thread 31552] [43.0] [cxt 0] Action fast_reroute126
[23:15:59.270] [bmv2] [T] [thread 31552] [43.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:15:59.270] [bmv2] [T] [thread 31552] [43.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:15:59.270] [bmv2] [D] [thread 31552] [43.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:15:59.270] [bmv2] [D] [thread 31552] [43.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:15:59.270] [bmv2] [D] [thread 31552] [43.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:15:59.270] [bmv2] [D] [thread 31552] [43.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:15:59.270] [bmv2] [T] [thread 31552] [43.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:15:59.270] [bmv2] [T] [thread 31552] [43.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:15:59.270] [bmv2] [T] [thread 31552] [43.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:15:59.270] [bmv2] [T] [thread 31552] [43.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:15:59.270] [bmv2] [T] [thread 31552] [43.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:15:59.271] [bmv2] [D] [thread 31552] [43.0] [cxt 0] Looking up key:

[23:15:59.271] [bmv2] [D] [thread 31552] [43.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:15:59.271] [bmv2] [D] [thread 31552] [43.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:15:59.271] [bmv2] [T] [thread 31552] [43.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:15:59.271] [bmv2] [T] [thread 31552] [43.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:59.271] [bmv2] [T] [thread 31552] [43.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:15:59.271] [bmv2] [T] [thread 31552] [43.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:15:59.271] [bmv2] [T] [thread 31552] [43.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:15:59.271] [bmv2] [T] [thread 31552] [43.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:15:59.271] [bmv2] [T] [thread 31552] [43.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:15:59.271] [bmv2] [T] [thread 31552] [43.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:15:59.271] [bmv2] [T] [thread 31552] [43.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:15:59.271] [bmv2] [D] [thread 31552] [43.0] [cxt 0] Pipeline 'ingress': end
[23:15:59.271] [bmv2] [D] [thread 31552] [43.0] [cxt 0] Egress port is 4
[23:15:59.271] [bmv2] [D] [thread 31553] [43.0] [cxt 0] Pipeline 'egress': start
[23:15:59.271] [bmv2] [D] [thread 31553] [43.0] [cxt 0] Pipeline 'egress': end
[23:15:59.271] [bmv2] [D] [thread 31553] [43.0] [cxt 0] Deparser 'deparser': start
[23:15:59.271] [bmv2] [D] [thread 31553] [43.0] [cxt 0] Updating checksum 'cksum'
[23:15:59.271] [bmv2] [D] [thread 31553] [43.0] [cxt 0] Deparsing header 'ethernet'
[23:15:59.271] [bmv2] [D] [thread 31553] [43.0] [cxt 0] Deparsing header 'ipv4'
[23:15:59.271] [bmv2] [D] [thread 31553] [43.0] [cxt 0] Deparser 'deparser': end
[23:15:59.271] [bmv2] [D] [thread 31557] [43.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:00.330] [bmv2] [D] [thread 31552] [44.0] [cxt 0] Processing packet received on port 3
[23:16:00.330] [bmv2] [D] [thread 31552] [44.0] [cxt 0] Parser 'parser': start
[23:16:00.330] [bmv2] [D] [thread 31552] [44.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:00.330] [bmv2] [D] [thread 31552] [44.0] [cxt 0] Extracting header 'ethernet'
[23:16:00.330] [bmv2] [D] [thread 31552] [44.0] [cxt 0] Parser state 'start': key is 0800
[23:16:00.330] [bmv2] [T] [thread 31552] [44.0] [cxt 0] Bytes parsed: 14
[23:16:00.330] [bmv2] [D] [thread 31552] [44.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:00.330] [bmv2] [D] [thread 31552] [44.0] [cxt 0] Extracting header 'ipv4'
[23:16:00.330] [bmv2] [D] [thread 31552] [44.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:00.330] [bmv2] [T] [thread 31552] [44.0] [cxt 0] Bytes parsed: 34
[23:16:00.330] [bmv2] [D] [thread 31552] [44.0] [cxt 0] Parser 'parser': end
[23:16:00.330] [bmv2] [D] [thread 31552] [44.0] [cxt 0] Pipeline 'ingress': start
[23:16:00.330] [bmv2] [T] [thread 31552] [44.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:00.330] [bmv2] [T] [thread 31552] [44.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:00.331] [bmv2] [D] [thread 31552] [44.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:00.331] [bmv2] [D] [thread 31552] [44.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:00.331] [bmv2] [D] [thread 31552] [44.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:00.331] [bmv2] [D] [thread 31552] [44.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:00.331] [bmv2] [T] [thread 31552] [44.0] [cxt 0] Action MyIngress.read_port
[23:16:00.331] [bmv2] [T] [thread 31552] [44.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:00.331] [bmv2] [T] [thread 31552] [44.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:00.331] [bmv2] [T] [thread 31552] [44.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:00.331] [bmv2] [T] [thread 31552] [44.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:00.331] [bmv2] [T] [thread 31552] [44.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:00.331] [bmv2] [T] [thread 31552] [44.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:00.331] [bmv2] [T] [thread 31552] [44.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:00.331] [bmv2] [D] [thread 31552] [44.0] [cxt 0] Looking up key:

[23:16:00.331] [bmv2] [D] [thread 31552] [44.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:00.331] [bmv2] [D] [thread 31552] [44.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:00.331] [bmv2] [T] [thread 31552] [44.0] [cxt 0] Action fast_reroute126
[23:16:00.331] [bmv2] [T] [thread 31552] [44.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:00.331] [bmv2] [T] [thread 31552] [44.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:00.331] [bmv2] [D] [thread 31552] [44.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:00.331] [bmv2] [D] [thread 31552] [44.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:00.331] [bmv2] [D] [thread 31552] [44.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:00.331] [bmv2] [D] [thread 31552] [44.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:00.331] [bmv2] [T] [thread 31552] [44.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:00.331] [bmv2] [T] [thread 31552] [44.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:00.331] [bmv2] [T] [thread 31552] [44.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:00.331] [bmv2] [T] [thread 31552] [44.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:00.331] [bmv2] [T] [thread 31552] [44.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:00.331] [bmv2] [D] [thread 31552] [44.0] [cxt 0] Looking up key:

[23:16:00.331] [bmv2] [D] [thread 31552] [44.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:00.331] [bmv2] [D] [thread 31552] [44.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:00.331] [bmv2] [T] [thread 31552] [44.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:00.331] [bmv2] [T] [thread 31552] [44.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:00.331] [bmv2] [T] [thread 31552] [44.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:16:00.331] [bmv2] [T] [thread 31552] [44.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:00.331] [bmv2] [T] [thread 31552] [44.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:00.331] [bmv2] [T] [thread 31552] [44.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:16:00.331] [bmv2] [T] [thread 31552] [44.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:00.331] [bmv2] [T] [thread 31552] [44.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:16:00.331] [bmv2] [T] [thread 31552] [44.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:16:00.331] [bmv2] [T] [thread 31552] [44.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:16:00.331] [bmv2] [D] [thread 31552] [44.0] [cxt 0] Looking up key:

[23:16:00.331] [bmv2] [D] [thread 31552] [44.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:16:00.331] [bmv2] [D] [thread 31552] [44.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:16:00.331] [bmv2] [T] [thread 31552] [44.0] [cxt 0] Action MyIngress.read_depot_port
[23:16:00.331] [bmv2] [T] [thread 31552] [44.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:16:00.331] [bmv2] [T] [thread 31552] [44.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:16:00.331] [bmv2] [T] [thread 31552] [44.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:16:00.331] [bmv2] [D] [thread 31552] [44.0] [cxt 0] Looking up key:

[23:16:00.331] [bmv2] [D] [thread 31552] [44.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:16:00.331] [bmv2] [D] [thread 31552] [44.0] [cxt 0] Action entry is fast_reroute133 - 
[23:16:00.331] [bmv2] [T] [thread 31552] [44.0] [cxt 0] Action fast_reroute133
[23:16:00.331] [bmv2] [T] [thread 31552] [44.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:16:00.331] [bmv2] [T] [thread 31552] [44.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:16:00.331] [bmv2] [D] [thread 31552] [44.0] [cxt 0] Looking up key:

[23:16:00.331] [bmv2] [D] [thread 31552] [44.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:16:00.331] [bmv2] [D] [thread 31552] [44.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:16:00.331] [bmv2] [T] [thread 31552] [44.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:16:00.331] [bmv2] [T] [thread 31552] [44.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:16:00.332] [bmv2] [T] [thread 31552] [44.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:16:00.332] [bmv2] [D] [thread 31552] [44.0] [cxt 0] Pipeline 'ingress': end
[23:16:00.332] [bmv2] [D] [thread 31552] [44.0] [cxt 0] Egress port is 0
[23:16:00.332] [bmv2] [D] [thread 31553] [44.0] [cxt 0] Pipeline 'egress': start
[23:16:00.332] [bmv2] [D] [thread 31553] [44.0] [cxt 0] Pipeline 'egress': end
[23:16:00.332] [bmv2] [D] [thread 31553] [44.0] [cxt 0] Deparser 'deparser': start
[23:16:00.332] [bmv2] [D] [thread 31553] [44.0] [cxt 0] Updating checksum 'cksum'
[23:16:00.332] [bmv2] [D] [thread 31553] [44.0] [cxt 0] Deparsing header 'ethernet'
[23:16:00.332] [bmv2] [D] [thread 31553] [44.0] [cxt 0] Deparsing header 'ipv4'
[23:16:00.332] [bmv2] [D] [thread 31553] [44.0] [cxt 0] Deparser 'deparser': end
[23:16:00.332] [bmv2] [D] [thread 31557] [44.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:16:02.464] [bmv2] [D] [thread 31552] [45.0] [cxt 0] Processing packet received on port 3
[23:16:02.464] [bmv2] [D] [thread 31552] [45.0] [cxt 0] Parser 'parser': start
[23:16:02.464] [bmv2] [D] [thread 31552] [45.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:02.464] [bmv2] [D] [thread 31552] [45.0] [cxt 0] Extracting header 'ethernet'
[23:16:02.465] [bmv2] [D] [thread 31552] [45.0] [cxt 0] Parser state 'start': key is 0800
[23:16:02.465] [bmv2] [T] [thread 31552] [45.0] [cxt 0] Bytes parsed: 14
[23:16:02.465] [bmv2] [D] [thread 31552] [45.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:02.465] [bmv2] [D] [thread 31552] [45.0] [cxt 0] Extracting header 'ipv4'
[23:16:02.465] [bmv2] [D] [thread 31552] [45.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:02.465] [bmv2] [T] [thread 31552] [45.0] [cxt 0] Bytes parsed: 34
[23:16:02.465] [bmv2] [D] [thread 31552] [45.0] [cxt 0] Parser 'parser': end
[23:16:02.465] [bmv2] [D] [thread 31552] [45.0] [cxt 0] Pipeline 'ingress': start
[23:16:02.465] [bmv2] [T] [thread 31552] [45.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:02.465] [bmv2] [T] [thread 31552] [45.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:02.465] [bmv2] [D] [thread 31552] [45.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:02.465] [bmv2] [D] [thread 31552] [45.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:02.465] [bmv2] [D] [thread 31552] [45.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:02.465] [bmv2] [D] [thread 31552] [45.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:02.465] [bmv2] [T] [thread 31552] [45.0] [cxt 0] Action MyIngress.read_port
[23:16:02.465] [bmv2] [T] [thread 31552] [45.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:02.465] [bmv2] [T] [thread 31552] [45.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:02.465] [bmv2] [T] [thread 31552] [45.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:02.465] [bmv2] [T] [thread 31552] [45.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:02.465] [bmv2] [T] [thread 31552] [45.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:02.465] [bmv2] [T] [thread 31552] [45.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:02.465] [bmv2] [T] [thread 31552] [45.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:02.465] [bmv2] [D] [thread 31552] [45.0] [cxt 0] Looking up key:

[23:16:02.465] [bmv2] [D] [thread 31552] [45.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:02.465] [bmv2] [D] [thread 31552] [45.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:02.465] [bmv2] [T] [thread 31552] [45.0] [cxt 0] Action fast_reroute126
[23:16:02.465] [bmv2] [T] [thread 31552] [45.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:02.465] [bmv2] [T] [thread 31552] [45.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:02.465] [bmv2] [D] [thread 31552] [45.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:02.465] [bmv2] [D] [thread 31552] [45.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:02.465] [bmv2] [D] [thread 31552] [45.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:02.465] [bmv2] [D] [thread 31552] [45.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:02.465] [bmv2] [T] [thread 31552] [45.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:02.465] [bmv2] [T] [thread 31552] [45.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:02.465] [bmv2] [T] [thread 31552] [45.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:02.465] [bmv2] [T] [thread 31552] [45.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:02.465] [bmv2] [T] [thread 31552] [45.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:02.465] [bmv2] [D] [thread 31552] [45.0] [cxt 0] Looking up key:

[23:16:02.465] [bmv2] [D] [thread 31552] [45.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:02.465] [bmv2] [D] [thread 31552] [45.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:02.465] [bmv2] [T] [thread 31552] [45.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:02.466] [bmv2] [T] [thread 31552] [45.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:02.466] [bmv2] [T] [thread 31552] [45.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:16:02.466] [bmv2] [T] [thread 31552] [45.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:02.466] [bmv2] [T] [thread 31552] [45.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:02.466] [bmv2] [T] [thread 31552] [45.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:16:02.466] [bmv2] [T] [thread 31552] [45.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:02.466] [bmv2] [T] [thread 31552] [45.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:16:02.466] [bmv2] [T] [thread 31552] [45.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:02.466] [bmv2] [D] [thread 31552] [45.0] [cxt 0] Pipeline 'ingress': end
[23:16:02.466] [bmv2] [D] [thread 31552] [45.0] [cxt 0] Egress port is 4
[23:16:02.466] [bmv2] [D] [thread 31553] [45.0] [cxt 0] Pipeline 'egress': start
[23:16:02.466] [bmv2] [D] [thread 31553] [45.0] [cxt 0] Pipeline 'egress': end
[23:16:02.466] [bmv2] [D] [thread 31553] [45.0] [cxt 0] Deparser 'deparser': start
[23:16:02.466] [bmv2] [D] [thread 31553] [45.0] [cxt 0] Updating checksum 'cksum'
[23:16:02.466] [bmv2] [D] [thread 31553] [45.0] [cxt 0] Deparsing header 'ethernet'
[23:16:02.466] [bmv2] [D] [thread 31553] [45.0] [cxt 0] Deparsing header 'ipv4'
[23:16:02.466] [bmv2] [D] [thread 31553] [45.0] [cxt 0] Deparser 'deparser': end
[23:16:02.466] [bmv2] [D] [thread 31557] [45.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:02.999] [bmv2] [D] [thread 31552] [46.0] [cxt 0] Processing packet received on port 3
[23:16:02.999] [bmv2] [D] [thread 31552] [46.0] [cxt 0] Parser 'parser': start
[23:16:02.999] [bmv2] [D] [thread 31552] [46.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:02.999] [bmv2] [D] [thread 31552] [46.0] [cxt 0] Extracting header 'ethernet'
[23:16:02.999] [bmv2] [D] [thread 31552] [46.0] [cxt 0] Parser state 'start': key is 0800
[23:16:02.999] [bmv2] [T] [thread 31552] [46.0] [cxt 0] Bytes parsed: 14
[23:16:02.999] [bmv2] [D] [thread 31552] [46.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:02.999] [bmv2] [D] [thread 31552] [46.0] [cxt 0] Extracting header 'ipv4'
[23:16:02.999] [bmv2] [D] [thread 31552] [46.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:02.999] [bmv2] [T] [thread 31552] [46.0] [cxt 0] Bytes parsed: 34
[23:16:02.999] [bmv2] [D] [thread 31552] [46.0] [cxt 0] Parser 'parser': end
[23:16:02.999] [bmv2] [D] [thread 31552] [46.0] [cxt 0] Pipeline 'ingress': start
[23:16:03.000] [bmv2] [T] [thread 31552] [46.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:03.000] [bmv2] [T] [thread 31552] [46.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:03.000] [bmv2] [D] [thread 31552] [46.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:03.000] [bmv2] [D] [thread 31552] [46.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:03.000] [bmv2] [D] [thread 31552] [46.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:03.000] [bmv2] [D] [thread 31552] [46.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:03.000] [bmv2] [T] [thread 31552] [46.0] [cxt 0] Action MyIngress.read_port
[23:16:03.000] [bmv2] [T] [thread 31552] [46.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:03.000] [bmv2] [T] [thread 31552] [46.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:03.000] [bmv2] [T] [thread 31552] [46.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:03.000] [bmv2] [T] [thread 31552] [46.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:03.000] [bmv2] [T] [thread 31552] [46.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:03.000] [bmv2] [T] [thread 31552] [46.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:03.000] [bmv2] [T] [thread 31552] [46.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:03.000] [bmv2] [D] [thread 31552] [46.0] [cxt 0] Looking up key:

[23:16:03.000] [bmv2] [D] [thread 31552] [46.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:03.000] [bmv2] [D] [thread 31552] [46.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:03.000] [bmv2] [T] [thread 31552] [46.0] [cxt 0] Action fast_reroute126
[23:16:03.000] [bmv2] [T] [thread 31552] [46.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:03.000] [bmv2] [T] [thread 31552] [46.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:03.000] [bmv2] [D] [thread 31552] [46.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:03.000] [bmv2] [D] [thread 31552] [46.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:03.000] [bmv2] [D] [thread 31552] [46.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:03.000] [bmv2] [D] [thread 31552] [46.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:03.000] [bmv2] [T] [thread 31552] [46.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:03.000] [bmv2] [T] [thread 31552] [46.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:03.000] [bmv2] [T] [thread 31552] [46.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:03.000] [bmv2] [T] [thread 31552] [46.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:03.000] [bmv2] [T] [thread 31552] [46.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:03.000] [bmv2] [D] [thread 31552] [46.0] [cxt 0] Looking up key:

[23:16:03.000] [bmv2] [D] [thread 31552] [46.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:03.001] [bmv2] [D] [thread 31552] [46.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:03.001] [bmv2] [T] [thread 31552] [46.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:03.001] [bmv2] [T] [thread 31552] [46.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:03.001] [bmv2] [T] [thread 31552] [46.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:16:03.001] [bmv2] [T] [thread 31552] [46.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:03.001] [bmv2] [T] [thread 31552] [46.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:03.001] [bmv2] [T] [thread 31552] [46.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:16:03.001] [bmv2] [T] [thread 31552] [46.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:03.001] [bmv2] [T] [thread 31552] [46.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:16:03.001] [bmv2] [T] [thread 31552] [46.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:03.001] [bmv2] [D] [thread 31552] [46.0] [cxt 0] Pipeline 'ingress': end
[23:16:03.001] [bmv2] [D] [thread 31552] [46.0] [cxt 0] Egress port is 4
[23:16:03.001] [bmv2] [D] [thread 31553] [46.0] [cxt 0] Pipeline 'egress': start
[23:16:03.001] [bmv2] [D] [thread 31553] [46.0] [cxt 0] Pipeline 'egress': end
[23:16:03.001] [bmv2] [D] [thread 31553] [46.0] [cxt 0] Deparser 'deparser': start
[23:16:03.001] [bmv2] [D] [thread 31553] [46.0] [cxt 0] Updating checksum 'cksum'
[23:16:03.001] [bmv2] [D] [thread 31553] [46.0] [cxt 0] Deparsing header 'ethernet'
[23:16:03.001] [bmv2] [D] [thread 31553] [46.0] [cxt 0] Deparsing header 'ipv4'
[23:16:03.001] [bmv2] [D] [thread 31553] [46.0] [cxt 0] Deparser 'deparser': end
[23:16:03.001] [bmv2] [D] [thread 31557] [46.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:03.011] [bmv2] [D] [thread 31552] [47.0] [cxt 0] Processing packet received on port 3
[23:16:03.011] [bmv2] [D] [thread 31552] [47.0] [cxt 0] Parser 'parser': start
[23:16:03.011] [bmv2] [D] [thread 31552] [47.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:03.011] [bmv2] [D] [thread 31552] [47.0] [cxt 0] Extracting header 'ethernet'
[23:16:03.011] [bmv2] [D] [thread 31552] [47.0] [cxt 0] Parser state 'start': key is 0800
[23:16:03.011] [bmv2] [T] [thread 31552] [47.0] [cxt 0] Bytes parsed: 14
[23:16:03.012] [bmv2] [D] [thread 31552] [47.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:03.012] [bmv2] [D] [thread 31552] [47.0] [cxt 0] Extracting header 'ipv4'
[23:16:03.012] [bmv2] [D] [thread 31552] [47.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:03.012] [bmv2] [T] [thread 31552] [47.0] [cxt 0] Bytes parsed: 34
[23:16:03.012] [bmv2] [D] [thread 31552] [47.0] [cxt 0] Parser 'parser': end
[23:16:03.012] [bmv2] [D] [thread 31552] [47.0] [cxt 0] Pipeline 'ingress': start
[23:16:03.012] [bmv2] [T] [thread 31552] [47.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:03.012] [bmv2] [T] [thread 31552] [47.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:03.012] [bmv2] [D] [thread 31552] [47.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:03.012] [bmv2] [D] [thread 31552] [47.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:03.012] [bmv2] [D] [thread 31552] [47.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:03.012] [bmv2] [D] [thread 31552] [47.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:03.012] [bmv2] [T] [thread 31552] [47.0] [cxt 0] Action MyIngress.read_port
[23:16:03.012] [bmv2] [T] [thread 31552] [47.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:03.012] [bmv2] [T] [thread 31552] [47.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:03.012] [bmv2] [T] [thread 31552] [47.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:03.012] [bmv2] [T] [thread 31552] [47.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:03.012] [bmv2] [T] [thread 31552] [47.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:03.012] [bmv2] [T] [thread 31552] [47.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:03.012] [bmv2] [T] [thread 31552] [47.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:03.012] [bmv2] [D] [thread 31552] [47.0] [cxt 0] Looking up key:

[23:16:03.012] [bmv2] [D] [thread 31552] [47.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:03.012] [bmv2] [D] [thread 31552] [47.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:03.012] [bmv2] [T] [thread 31552] [47.0] [cxt 0] Action fast_reroute126
[23:16:03.012] [bmv2] [T] [thread 31552] [47.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:03.012] [bmv2] [T] [thread 31552] [47.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:03.012] [bmv2] [D] [thread 31552] [47.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:03.012] [bmv2] [D] [thread 31552] [47.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:03.012] [bmv2] [D] [thread 31552] [47.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:03.012] [bmv2] [D] [thread 31552] [47.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:03.012] [bmv2] [T] [thread 31552] [47.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:03.012] [bmv2] [T] [thread 31552] [47.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:03.012] [bmv2] [T] [thread 31552] [47.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:03.012] [bmv2] [T] [thread 31552] [47.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:03.012] [bmv2] [T] [thread 31552] [47.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:03.012] [bmv2] [D] [thread 31552] [47.0] [cxt 0] Looking up key:

[23:16:03.012] [bmv2] [D] [thread 31552] [47.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:03.012] [bmv2] [D] [thread 31552] [47.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:03.012] [bmv2] [T] [thread 31552] [47.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:03.012] [bmv2] [T] [thread 31552] [47.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:03.012] [bmv2] [T] [thread 31552] [47.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:16:03.012] [bmv2] [T] [thread 31552] [47.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:03.012] [bmv2] [T] [thread 31552] [47.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:03.012] [bmv2] [T] [thread 31552] [47.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:16:03.012] [bmv2] [T] [thread 31552] [47.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:03.012] [bmv2] [T] [thread 31552] [47.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:16:03.012] [bmv2] [T] [thread 31552] [47.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:03.013] [bmv2] [D] [thread 31552] [47.0] [cxt 0] Pipeline 'ingress': end
[23:16:03.013] [bmv2] [D] [thread 31552] [47.0] [cxt 0] Egress port is 4
[23:16:03.013] [bmv2] [D] [thread 31553] [47.0] [cxt 0] Pipeline 'egress': start
[23:16:03.013] [bmv2] [D] [thread 31553] [47.0] [cxt 0] Pipeline 'egress': end
[23:16:03.013] [bmv2] [D] [thread 31553] [47.0] [cxt 0] Deparser 'deparser': start
[23:16:03.013] [bmv2] [D] [thread 31553] [47.0] [cxt 0] Updating checksum 'cksum'
[23:16:03.013] [bmv2] [D] [thread 31553] [47.0] [cxt 0] Deparsing header 'ethernet'
[23:16:03.013] [bmv2] [D] [thread 31553] [47.0] [cxt 0] Deparsing header 'ipv4'
[23:16:03.013] [bmv2] [D] [thread 31553] [47.0] [cxt 0] Deparser 'deparser': end
[23:16:03.013] [bmv2] [D] [thread 31557] [47.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:03.545] [bmv2] [D] [thread 31552] [48.0] [cxt 0] Processing packet received on port 3
[23:16:03.545] [bmv2] [D] [thread 31552] [48.0] [cxt 0] Parser 'parser': start
[23:16:03.545] [bmv2] [D] [thread 31552] [48.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:03.545] [bmv2] [D] [thread 31552] [48.0] [cxt 0] Extracting header 'ethernet'
[23:16:03.545] [bmv2] [D] [thread 31552] [48.0] [cxt 0] Parser state 'start': key is 0800
[23:16:03.545] [bmv2] [T] [thread 31552] [48.0] [cxt 0] Bytes parsed: 14
[23:16:03.545] [bmv2] [D] [thread 31552] [48.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:03.545] [bmv2] [D] [thread 31552] [48.0] [cxt 0] Extracting header 'ipv4'
[23:16:03.545] [bmv2] [D] [thread 31552] [48.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:03.545] [bmv2] [T] [thread 31552] [48.0] [cxt 0] Bytes parsed: 34
[23:16:03.545] [bmv2] [D] [thread 31552] [48.0] [cxt 0] Parser 'parser': end
[23:16:03.545] [bmv2] [D] [thread 31552] [48.0] [cxt 0] Pipeline 'ingress': start
[23:16:03.545] [bmv2] [T] [thread 31552] [48.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:03.545] [bmv2] [T] [thread 31552] [48.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:03.545] [bmv2] [D] [thread 31552] [48.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:03.545] [bmv2] [D] [thread 31552] [48.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:03.545] [bmv2] [D] [thread 31552] [48.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:03.545] [bmv2] [D] [thread 31552] [48.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:03.545] [bmv2] [T] [thread 31552] [48.0] [cxt 0] Action MyIngress.read_port
[23:16:03.545] [bmv2] [T] [thread 31552] [48.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:03.545] [bmv2] [T] [thread 31552] [48.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:03.545] [bmv2] [T] [thread 31552] [48.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:03.545] [bmv2] [T] [thread 31552] [48.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:03.545] [bmv2] [T] [thread 31552] [48.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:03.545] [bmv2] [T] [thread 31552] [48.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:03.546] [bmv2] [T] [thread 31552] [48.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:03.546] [bmv2] [D] [thread 31552] [48.0] [cxt 0] Looking up key:

[23:16:03.546] [bmv2] [D] [thread 31552] [48.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:03.546] [bmv2] [D] [thread 31552] [48.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:03.546] [bmv2] [T] [thread 31552] [48.0] [cxt 0] Action fast_reroute126
[23:16:03.546] [bmv2] [T] [thread 31552] [48.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:03.546] [bmv2] [T] [thread 31552] [48.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:03.546] [bmv2] [D] [thread 31552] [48.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:03.546] [bmv2] [D] [thread 31552] [48.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:03.546] [bmv2] [D] [thread 31552] [48.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:03.546] [bmv2] [D] [thread 31552] [48.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:03.546] [bmv2] [T] [thread 31552] [48.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:03.546] [bmv2] [T] [thread 31552] [48.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:03.546] [bmv2] [T] [thread 31552] [48.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:03.546] [bmv2] [T] [thread 31552] [48.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:03.546] [bmv2] [T] [thread 31552] [48.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:03.546] [bmv2] [D] [thread 31552] [48.0] [cxt 0] Looking up key:

[23:16:03.546] [bmv2] [D] [thread 31552] [48.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:03.546] [bmv2] [D] [thread 31552] [48.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:03.546] [bmv2] [T] [thread 31552] [48.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:03.546] [bmv2] [T] [thread 31552] [48.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:03.546] [bmv2] [T] [thread 31552] [48.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:16:03.546] [bmv2] [T] [thread 31552] [48.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:03.546] [bmv2] [T] [thread 31552] [48.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:03.546] [bmv2] [T] [thread 31552] [48.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:16:03.546] [bmv2] [T] [thread 31552] [48.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:03.546] [bmv2] [T] [thread 31552] [48.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:16:03.546] [bmv2] [T] [thread 31552] [48.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:03.546] [bmv2] [D] [thread 31552] [48.0] [cxt 0] Pipeline 'ingress': end
[23:16:03.546] [bmv2] [D] [thread 31552] [48.0] [cxt 0] Egress port is 4
[23:16:03.546] [bmv2] [D] [thread 31553] [48.0] [cxt 0] Pipeline 'egress': start
[23:16:03.546] [bmv2] [D] [thread 31553] [48.0] [cxt 0] Pipeline 'egress': end
[23:16:03.546] [bmv2] [D] [thread 31553] [48.0] [cxt 0] Deparser 'deparser': start
[23:16:03.546] [bmv2] [D] [thread 31553] [48.0] [cxt 0] Updating checksum 'cksum'
[23:16:03.546] [bmv2] [D] [thread 31553] [48.0] [cxt 0] Deparsing header 'ethernet'
[23:16:03.546] [bmv2] [D] [thread 31553] [48.0] [cxt 0] Deparsing header 'ipv4'
[23:16:03.546] [bmv2] [D] [thread 31553] [48.0] [cxt 0] Deparser 'deparser': end
[23:16:03.546] [bmv2] [D] [thread 31557] [48.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:03.555] [bmv2] [D] [thread 31552] [49.0] [cxt 0] Processing packet received on port 3
[23:16:03.555] [bmv2] [D] [thread 31552] [49.0] [cxt 0] Parser 'parser': start
[23:16:03.555] [bmv2] [D] [thread 31552] [49.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:03.556] [bmv2] [D] [thread 31552] [49.0] [cxt 0] Extracting header 'ethernet'
[23:16:03.556] [bmv2] [D] [thread 31552] [49.0] [cxt 0] Parser state 'start': key is 0800
[23:16:03.556] [bmv2] [T] [thread 31552] [49.0] [cxt 0] Bytes parsed: 14
[23:16:03.556] [bmv2] [D] [thread 31552] [49.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:03.556] [bmv2] [D] [thread 31552] [49.0] [cxt 0] Extracting header 'ipv4'
[23:16:03.556] [bmv2] [D] [thread 31552] [49.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:03.556] [bmv2] [T] [thread 31552] [49.0] [cxt 0] Bytes parsed: 34
[23:16:03.556] [bmv2] [D] [thread 31552] [49.0] [cxt 0] Parser 'parser': end
[23:16:03.556] [bmv2] [D] [thread 31552] [49.0] [cxt 0] Pipeline 'ingress': start
[23:16:03.556] [bmv2] [T] [thread 31552] [49.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:03.556] [bmv2] [T] [thread 31552] [49.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:03.556] [bmv2] [D] [thread 31552] [49.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:03.556] [bmv2] [D] [thread 31552] [49.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:03.556] [bmv2] [D] [thread 31552] [49.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:03.556] [bmv2] [D] [thread 31552] [49.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:03.556] [bmv2] [T] [thread 31552] [49.0] [cxt 0] Action MyIngress.read_port
[23:16:03.556] [bmv2] [T] [thread 31552] [49.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:03.556] [bmv2] [T] [thread 31552] [49.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:03.556] [bmv2] [T] [thread 31552] [49.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:03.556] [bmv2] [T] [thread 31552] [49.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:03.556] [bmv2] [T] [thread 31552] [49.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:03.556] [bmv2] [T] [thread 31552] [49.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:03.556] [bmv2] [T] [thread 31552] [49.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:03.556] [bmv2] [D] [thread 31552] [49.0] [cxt 0] Looking up key:

[23:16:03.556] [bmv2] [D] [thread 31552] [49.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:03.556] [bmv2] [D] [thread 31552] [49.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:03.556] [bmv2] [T] [thread 31552] [49.0] [cxt 0] Action fast_reroute126
[23:16:03.556] [bmv2] [T] [thread 31552] [49.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:03.556] [bmv2] [T] [thread 31552] [49.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:03.556] [bmv2] [D] [thread 31552] [49.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:03.556] [bmv2] [D] [thread 31552] [49.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:03.556] [bmv2] [D] [thread 31552] [49.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:03.556] [bmv2] [D] [thread 31552] [49.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:03.556] [bmv2] [T] [thread 31552] [49.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:03.556] [bmv2] [T] [thread 31552] [49.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:03.556] [bmv2] [T] [thread 31552] [49.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:03.556] [bmv2] [T] [thread 31552] [49.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:03.556] [bmv2] [T] [thread 31552] [49.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:03.556] [bmv2] [D] [thread 31552] [49.0] [cxt 0] Looking up key:

[23:16:03.556] [bmv2] [D] [thread 31552] [49.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:03.556] [bmv2] [D] [thread 31552] [49.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:03.556] [bmv2] [T] [thread 31552] [49.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:03.556] [bmv2] [T] [thread 31552] [49.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:03.556] [bmv2] [T] [thread 31552] [49.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:16:03.556] [bmv2] [T] [thread 31552] [49.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:03.556] [bmv2] [T] [thread 31552] [49.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:03.557] [bmv2] [T] [thread 31552] [49.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:16:03.557] [bmv2] [T] [thread 31552] [49.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:03.557] [bmv2] [T] [thread 31552] [49.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:16:03.557] [bmv2] [T] [thread 31552] [49.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:03.557] [bmv2] [D] [thread 31552] [49.0] [cxt 0] Pipeline 'ingress': end
[23:16:03.557] [bmv2] [D] [thread 31552] [49.0] [cxt 0] Egress port is 4
[23:16:03.557] [bmv2] [D] [thread 31553] [49.0] [cxt 0] Pipeline 'egress': start
[23:16:03.557] [bmv2] [D] [thread 31553] [49.0] [cxt 0] Pipeline 'egress': end
[23:16:03.557] [bmv2] [D] [thread 31553] [49.0] [cxt 0] Deparser 'deparser': start
[23:16:03.557] [bmv2] [D] [thread 31553] [49.0] [cxt 0] Updating checksum 'cksum'
[23:16:03.557] [bmv2] [D] [thread 31553] [49.0] [cxt 0] Deparsing header 'ethernet'
[23:16:03.557] [bmv2] [D] [thread 31553] [49.0] [cxt 0] Deparsing header 'ipv4'
[23:16:03.557] [bmv2] [D] [thread 31553] [49.0] [cxt 0] Deparser 'deparser': end
[23:16:03.557] [bmv2] [D] [thread 31557] [49.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:05.153] [bmv2] [D] [thread 31552] [50.0] [cxt 0] Processing packet received on port 3
[23:16:05.153] [bmv2] [D] [thread 31552] [50.0] [cxt 0] Parser 'parser': start
[23:16:05.153] [bmv2] [D] [thread 31552] [50.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:05.153] [bmv2] [D] [thread 31552] [50.0] [cxt 0] Extracting header 'ethernet'
[23:16:05.153] [bmv2] [D] [thread 31552] [50.0] [cxt 0] Parser state 'start': key is 0800
[23:16:05.153] [bmv2] [T] [thread 31552] [50.0] [cxt 0] Bytes parsed: 14
[23:16:05.153] [bmv2] [D] [thread 31552] [50.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:05.153] [bmv2] [D] [thread 31552] [50.0] [cxt 0] Extracting header 'ipv4'
[23:16:05.153] [bmv2] [D] [thread 31552] [50.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:05.153] [bmv2] [T] [thread 31552] [50.0] [cxt 0] Bytes parsed: 34
[23:16:05.153] [bmv2] [D] [thread 31552] [50.0] [cxt 0] Parser 'parser': end
[23:16:05.153] [bmv2] [D] [thread 31552] [50.0] [cxt 0] Pipeline 'ingress': start
[23:16:05.153] [bmv2] [T] [thread 31552] [50.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:05.153] [bmv2] [T] [thread 31552] [50.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:05.153] [bmv2] [D] [thread 31552] [50.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:05.153] [bmv2] [D] [thread 31552] [50.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:05.153] [bmv2] [D] [thread 31552] [50.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:05.154] [bmv2] [D] [thread 31552] [50.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:05.154] [bmv2] [T] [thread 31552] [50.0] [cxt 0] Action MyIngress.read_port
[23:16:05.154] [bmv2] [T] [thread 31552] [50.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:05.154] [bmv2] [T] [thread 31552] [50.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:05.154] [bmv2] [T] [thread 31552] [50.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:05.154] [bmv2] [T] [thread 31552] [50.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:05.154] [bmv2] [T] [thread 31552] [50.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:05.154] [bmv2] [T] [thread 31552] [50.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:05.154] [bmv2] [T] [thread 31552] [50.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:05.154] [bmv2] [D] [thread 31552] [50.0] [cxt 0] Looking up key:

[23:16:05.154] [bmv2] [D] [thread 31552] [50.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:05.154] [bmv2] [D] [thread 31552] [50.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:05.154] [bmv2] [T] [thread 31552] [50.0] [cxt 0] Action fast_reroute126
[23:16:05.154] [bmv2] [T] [thread 31552] [50.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:05.154] [bmv2] [T] [thread 31552] [50.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:05.154] [bmv2] [D] [thread 31552] [50.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:05.154] [bmv2] [D] [thread 31552] [50.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:05.154] [bmv2] [D] [thread 31552] [50.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:05.154] [bmv2] [D] [thread 31552] [50.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:05.154] [bmv2] [T] [thread 31552] [50.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:05.154] [bmv2] [T] [thread 31552] [50.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:05.154] [bmv2] [T] [thread 31552] [50.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:05.154] [bmv2] [T] [thread 31552] [50.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:05.154] [bmv2] [T] [thread 31552] [50.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:05.154] [bmv2] [D] [thread 31552] [50.0] [cxt 0] Looking up key:

[23:16:05.154] [bmv2] [D] [thread 31552] [50.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:05.154] [bmv2] [D] [thread 31552] [50.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:05.154] [bmv2] [T] [thread 31552] [50.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:05.154] [bmv2] [T] [thread 31552] [50.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:05.154] [bmv2] [T] [thread 31552] [50.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:16:05.154] [bmv2] [T] [thread 31552] [50.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:05.154] [bmv2] [T] [thread 31552] [50.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:05.154] [bmv2] [T] [thread 31552] [50.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:16:05.154] [bmv2] [T] [thread 31552] [50.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:05.154] [bmv2] [T] [thread 31552] [50.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:16:05.154] [bmv2] [T] [thread 31552] [50.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:05.154] [bmv2] [D] [thread 31552] [50.0] [cxt 0] Pipeline 'ingress': end
[23:16:05.154] [bmv2] [D] [thread 31552] [50.0] [cxt 0] Egress port is 4
[23:16:05.154] [bmv2] [D] [thread 31553] [50.0] [cxt 0] Pipeline 'egress': start
[23:16:05.154] [bmv2] [D] [thread 31553] [50.0] [cxt 0] Pipeline 'egress': end
[23:16:05.154] [bmv2] [D] [thread 31553] [50.0] [cxt 0] Deparser 'deparser': start
[23:16:05.154] [bmv2] [D] [thread 31553] [50.0] [cxt 0] Updating checksum 'cksum'
[23:16:05.155] [bmv2] [D] [thread 31553] [50.0] [cxt 0] Deparsing header 'ethernet'
[23:16:05.155] [bmv2] [D] [thread 31553] [50.0] [cxt 0] Deparsing header 'ipv4'
[23:16:05.155] [bmv2] [D] [thread 31553] [50.0] [cxt 0] Deparser 'deparser': end
[23:16:05.155] [bmv2] [D] [thread 31557] [50.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:05.688] [bmv2] [D] [thread 31552] [51.0] [cxt 0] Processing packet received on port 3
[23:16:05.688] [bmv2] [D] [thread 31552] [51.0] [cxt 0] Parser 'parser': start
[23:16:05.688] [bmv2] [D] [thread 31552] [51.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:05.689] [bmv2] [D] [thread 31552] [51.0] [cxt 0] Extracting header 'ethernet'
[23:16:05.689] [bmv2] [D] [thread 31552] [51.0] [cxt 0] Parser state 'start': key is 0800
[23:16:05.689] [bmv2] [T] [thread 31552] [51.0] [cxt 0] Bytes parsed: 14
[23:16:05.689] [bmv2] [D] [thread 31552] [51.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:05.689] [bmv2] [D] [thread 31552] [51.0] [cxt 0] Extracting header 'ipv4'
[23:16:05.689] [bmv2] [D] [thread 31552] [51.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:05.689] [bmv2] [T] [thread 31552] [51.0] [cxt 0] Bytes parsed: 34
[23:16:05.689] [bmv2] [D] [thread 31552] [51.0] [cxt 0] Parser 'parser': end
[23:16:05.689] [bmv2] [D] [thread 31552] [51.0] [cxt 0] Pipeline 'ingress': start
[23:16:05.689] [bmv2] [T] [thread 31552] [51.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:05.689] [bmv2] [T] [thread 31552] [51.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:05.689] [bmv2] [D] [thread 31552] [51.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:05.689] [bmv2] [D] [thread 31552] [51.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:05.689] [bmv2] [D] [thread 31552] [51.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:05.689] [bmv2] [D] [thread 31552] [51.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:05.689] [bmv2] [T] [thread 31552] [51.0] [cxt 0] Action MyIngress.read_port
[23:16:05.689] [bmv2] [T] [thread 31552] [51.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:05.689] [bmv2] [T] [thread 31552] [51.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:05.689] [bmv2] [T] [thread 31552] [51.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:05.689] [bmv2] [T] [thread 31552] [51.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:05.689] [bmv2] [T] [thread 31552] [51.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:05.689] [bmv2] [T] [thread 31552] [51.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:05.689] [bmv2] [T] [thread 31552] [51.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:05.689] [bmv2] [D] [thread 31552] [51.0] [cxt 0] Looking up key:

[23:16:05.689] [bmv2] [D] [thread 31552] [51.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:05.689] [bmv2] [D] [thread 31552] [51.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:05.689] [bmv2] [T] [thread 31552] [51.0] [cxt 0] Action fast_reroute126
[23:16:05.689] [bmv2] [T] [thread 31552] [51.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:05.689] [bmv2] [T] [thread 31552] [51.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:05.689] [bmv2] [D] [thread 31552] [51.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:05.689] [bmv2] [D] [thread 31552] [51.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:05.689] [bmv2] [D] [thread 31552] [51.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:05.689] [bmv2] [D] [thread 31552] [51.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:05.689] [bmv2] [T] [thread 31552] [51.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:05.689] [bmv2] [T] [thread 31552] [51.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:05.690] [bmv2] [T] [thread 31552] [51.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:05.690] [bmv2] [T] [thread 31552] [51.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:05.690] [bmv2] [T] [thread 31552] [51.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:05.690] [bmv2] [D] [thread 31552] [51.0] [cxt 0] Looking up key:

[23:16:05.690] [bmv2] [D] [thread 31552] [51.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:05.690] [bmv2] [D] [thread 31552] [51.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:05.690] [bmv2] [T] [thread 31552] [51.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:05.690] [bmv2] [T] [thread 31552] [51.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:05.690] [bmv2] [T] [thread 31552] [51.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:16:05.690] [bmv2] [T] [thread 31552] [51.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:05.690] [bmv2] [T] [thread 31552] [51.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:05.690] [bmv2] [T] [thread 31552] [51.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:16:05.690] [bmv2] [T] [thread 31552] [51.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:05.690] [bmv2] [T] [thread 31552] [51.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:16:05.690] [bmv2] [T] [thread 31552] [51.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:16:05.690] [bmv2] [T] [thread 31552] [51.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:16:05.690] [bmv2] [D] [thread 31552] [51.0] [cxt 0] Looking up key:

[23:16:05.690] [bmv2] [D] [thread 31552] [51.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:16:05.690] [bmv2] [D] [thread 31552] [51.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:16:05.690] [bmv2] [T] [thread 31552] [51.0] [cxt 0] Action MyIngress.read_depot_port
[23:16:05.690] [bmv2] [T] [thread 31552] [51.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:16:05.690] [bmv2] [T] [thread 31552] [51.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:16:05.690] [bmv2] [T] [thread 31552] [51.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:16:05.690] [bmv2] [D] [thread 31552] [51.0] [cxt 0] Looking up key:

[23:16:05.690] [bmv2] [D] [thread 31552] [51.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:16:05.690] [bmv2] [D] [thread 31552] [51.0] [cxt 0] Action entry is fast_reroute133 - 
[23:16:05.690] [bmv2] [T] [thread 31552] [51.0] [cxt 0] Action fast_reroute133
[23:16:05.690] [bmv2] [T] [thread 31552] [51.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:16:05.690] [bmv2] [T] [thread 31552] [51.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:16:05.690] [bmv2] [D] [thread 31552] [51.0] [cxt 0] Looking up key:

[23:16:05.690] [bmv2] [D] [thread 31552] [51.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:16:05.690] [bmv2] [D] [thread 31552] [51.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:16:05.690] [bmv2] [T] [thread 31552] [51.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:16:05.690] [bmv2] [T] [thread 31552] [51.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:16:05.690] [bmv2] [T] [thread 31552] [51.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:16:05.690] [bmv2] [D] [thread 31552] [51.0] [cxt 0] Pipeline 'ingress': end
[23:16:05.690] [bmv2] [D] [thread 31552] [51.0] [cxt 0] Egress port is 0
[23:16:05.690] [bmv2] [D] [thread 31553] [51.0] [cxt 0] Pipeline 'egress': start
[23:16:05.690] [bmv2] [D] [thread 31553] [51.0] [cxt 0] Pipeline 'egress': end
[23:16:05.690] [bmv2] [D] [thread 31553] [51.0] [cxt 0] Deparser 'deparser': start
[23:16:05.690] [bmv2] [D] [thread 31553] [51.0] [cxt 0] Updating checksum 'cksum'
[23:16:05.690] [bmv2] [D] [thread 31553] [51.0] [cxt 0] Deparsing header 'ethernet'
[23:16:05.690] [bmv2] [D] [thread 31553] [51.0] [cxt 0] Deparsing header 'ipv4'
[23:16:05.690] [bmv2] [D] [thread 31553] [51.0] [cxt 0] Deparser 'deparser': end
[23:16:05.691] [bmv2] [D] [thread 31557] [51.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:16:06.754] [bmv2] [D] [thread 31552] [52.0] [cxt 0] Processing packet received on port 3
[23:16:06.754] [bmv2] [D] [thread 31552] [52.0] [cxt 0] Parser 'parser': start
[23:16:06.754] [bmv2] [D] [thread 31552] [52.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:06.754] [bmv2] [D] [thread 31552] [52.0] [cxt 0] Extracting header 'ethernet'
[23:16:06.754] [bmv2] [D] [thread 31552] [52.0] [cxt 0] Parser state 'start': key is 0800
[23:16:06.754] [bmv2] [T] [thread 31552] [52.0] [cxt 0] Bytes parsed: 14
[23:16:06.754] [bmv2] [D] [thread 31552] [52.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:06.754] [bmv2] [D] [thread 31552] [52.0] [cxt 0] Extracting header 'ipv4'
[23:16:06.754] [bmv2] [D] [thread 31552] [52.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:06.754] [bmv2] [T] [thread 31552] [52.0] [cxt 0] Bytes parsed: 34
[23:16:06.754] [bmv2] [D] [thread 31552] [52.0] [cxt 0] Parser 'parser': end
[23:16:06.755] [bmv2] [D] [thread 31552] [52.0] [cxt 0] Pipeline 'ingress': start
[23:16:06.755] [bmv2] [T] [thread 31552] [52.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:06.755] [bmv2] [T] [thread 31552] [52.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:06.755] [bmv2] [D] [thread 31552] [52.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:06.755] [bmv2] [D] [thread 31552] [52.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:06.755] [bmv2] [D] [thread 31552] [52.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:06.755] [bmv2] [D] [thread 31552] [52.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:06.755] [bmv2] [T] [thread 31552] [52.0] [cxt 0] Action MyIngress.read_port
[23:16:06.755] [bmv2] [T] [thread 31552] [52.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:06.755] [bmv2] [T] [thread 31552] [52.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:06.755] [bmv2] [T] [thread 31552] [52.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:06.755] [bmv2] [T] [thread 31552] [52.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:06.755] [bmv2] [T] [thread 31552] [52.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:06.755] [bmv2] [T] [thread 31552] [52.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:06.755] [bmv2] [T] [thread 31552] [52.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:06.755] [bmv2] [D] [thread 31552] [52.0] [cxt 0] Looking up key:

[23:16:06.755] [bmv2] [D] [thread 31552] [52.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:06.755] [bmv2] [D] [thread 31552] [52.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:06.755] [bmv2] [T] [thread 31552] [52.0] [cxt 0] Action fast_reroute126
[23:16:06.755] [bmv2] [T] [thread 31552] [52.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:06.755] [bmv2] [T] [thread 31552] [52.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:06.755] [bmv2] [D] [thread 31552] [52.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:06.755] [bmv2] [D] [thread 31552] [52.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:06.755] [bmv2] [D] [thread 31552] [52.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:06.755] [bmv2] [D] [thread 31552] [52.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:06.755] [bmv2] [T] [thread 31552] [52.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:06.755] [bmv2] [T] [thread 31552] [52.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:06.755] [bmv2] [T] [thread 31552] [52.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:06.755] [bmv2] [T] [thread 31552] [52.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:06.755] [bmv2] [T] [thread 31552] [52.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:06.755] [bmv2] [D] [thread 31552] [52.0] [cxt 0] Looking up key:

[23:16:06.755] [bmv2] [D] [thread 31552] [52.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:06.756] [bmv2] [D] [thread 31552] [52.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:06.756] [bmv2] [T] [thread 31552] [52.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:06.756] [bmv2] [T] [thread 31552] [52.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:06.756] [bmv2] [T] [thread 31552] [52.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:16:06.756] [bmv2] [T] [thread 31552] [52.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:06.756] [bmv2] [T] [thread 31552] [52.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:06.756] [bmv2] [T] [thread 31552] [52.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:16:06.756] [bmv2] [T] [thread 31552] [52.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:06.756] [bmv2] [T] [thread 31552] [52.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:16:06.756] [bmv2] [T] [thread 31552] [52.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:06.756] [bmv2] [D] [thread 31552] [52.0] [cxt 0] Pipeline 'ingress': end
[23:16:06.756] [bmv2] [D] [thread 31552] [52.0] [cxt 0] Egress port is 4
[23:16:06.756] [bmv2] [D] [thread 31553] [52.0] [cxt 0] Pipeline 'egress': start
[23:16:06.756] [bmv2] [D] [thread 31553] [52.0] [cxt 0] Pipeline 'egress': end
[23:16:06.756] [bmv2] [D] [thread 31553] [52.0] [cxt 0] Deparser 'deparser': start
[23:16:06.756] [bmv2] [D] [thread 31553] [52.0] [cxt 0] Updating checksum 'cksum'
[23:16:06.756] [bmv2] [D] [thread 31553] [52.0] [cxt 0] Deparsing header 'ethernet'
[23:16:06.756] [bmv2] [D] [thread 31553] [52.0] [cxt 0] Deparsing header 'ipv4'
[23:16:06.756] [bmv2] [D] [thread 31553] [52.0] [cxt 0] Deparser 'deparser': end
[23:16:06.756] [bmv2] [D] [thread 31557] [52.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:07.815] [bmv2] [D] [thread 31552] [53.0] [cxt 0] Processing packet received on port 3
[23:16:07.815] [bmv2] [D] [thread 31552] [53.0] [cxt 0] Parser 'parser': start
[23:16:07.815] [bmv2] [D] [thread 31552] [53.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:07.815] [bmv2] [D] [thread 31552] [53.0] [cxt 0] Extracting header 'ethernet'
[23:16:07.815] [bmv2] [D] [thread 31552] [53.0] [cxt 0] Parser state 'start': key is 0800
[23:16:07.815] [bmv2] [T] [thread 31552] [53.0] [cxt 0] Bytes parsed: 14
[23:16:07.815] [bmv2] [D] [thread 31552] [53.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:07.815] [bmv2] [D] [thread 31552] [53.0] [cxt 0] Extracting header 'ipv4'
[23:16:07.815] [bmv2] [D] [thread 31552] [53.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:07.815] [bmv2] [T] [thread 31552] [53.0] [cxt 0] Bytes parsed: 34
[23:16:07.815] [bmv2] [D] [thread 31552] [53.0] [cxt 0] Parser 'parser': end
[23:16:07.815] [bmv2] [D] [thread 31552] [53.0] [cxt 0] Pipeline 'ingress': start
[23:16:07.815] [bmv2] [T] [thread 31552] [53.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:07.815] [bmv2] [T] [thread 31552] [53.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:07.816] [bmv2] [D] [thread 31552] [53.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:07.816] [bmv2] [D] [thread 31552] [53.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:07.816] [bmv2] [D] [thread 31552] [53.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:07.816] [bmv2] [D] [thread 31552] [53.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:07.816] [bmv2] [T] [thread 31552] [53.0] [cxt 0] Action MyIngress.read_port
[23:16:07.816] [bmv2] [T] [thread 31552] [53.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:07.816] [bmv2] [T] [thread 31552] [53.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:07.816] [bmv2] [T] [thread 31552] [53.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:07.816] [bmv2] [T] [thread 31552] [53.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:07.816] [bmv2] [T] [thread 31552] [53.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:07.816] [bmv2] [T] [thread 31552] [53.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:07.816] [bmv2] [T] [thread 31552] [53.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:07.816] [bmv2] [D] [thread 31552] [53.0] [cxt 0] Looking up key:

[23:16:07.816] [bmv2] [D] [thread 31552] [53.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:07.816] [bmv2] [D] [thread 31552] [53.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:07.816] [bmv2] [T] [thread 31552] [53.0] [cxt 0] Action fast_reroute126
[23:16:07.816] [bmv2] [T] [thread 31552] [53.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:07.816] [bmv2] [T] [thread 31552] [53.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:07.816] [bmv2] [D] [thread 31552] [53.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:07.816] [bmv2] [D] [thread 31552] [53.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:07.816] [bmv2] [D] [thread 31552] [53.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:07.816] [bmv2] [D] [thread 31552] [53.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:07.816] [bmv2] [T] [thread 31552] [53.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:07.816] [bmv2] [T] [thread 31552] [53.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:07.816] [bmv2] [T] [thread 31552] [53.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:07.816] [bmv2] [T] [thread 31552] [53.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:07.816] [bmv2] [T] [thread 31552] [53.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:07.816] [bmv2] [D] [thread 31552] [53.0] [cxt 0] Looking up key:

[23:16:07.816] [bmv2] [D] [thread 31552] [53.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:07.816] [bmv2] [D] [thread 31552] [53.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:07.816] [bmv2] [T] [thread 31552] [53.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:07.816] [bmv2] [T] [thread 31552] [53.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:07.816] [bmv2] [T] [thread 31552] [53.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:16:07.816] [bmv2] [T] [thread 31552] [53.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:07.816] [bmv2] [T] [thread 31552] [53.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:07.816] [bmv2] [T] [thread 31552] [53.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:16:07.816] [bmv2] [T] [thread 31552] [53.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:07.816] [bmv2] [T] [thread 31552] [53.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:16:07.816] [bmv2] [T] [thread 31552] [53.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:07.816] [bmv2] [D] [thread 31552] [53.0] [cxt 0] Pipeline 'ingress': end
[23:16:07.816] [bmv2] [D] [thread 31552] [53.0] [cxt 0] Egress port is 4
[23:16:07.816] [bmv2] [D] [thread 31553] [53.0] [cxt 0] Pipeline 'egress': start
[23:16:07.816] [bmv2] [D] [thread 31553] [53.0] [cxt 0] Pipeline 'egress': end
[23:16:07.816] [bmv2] [D] [thread 31553] [53.0] [cxt 0] Deparser 'deparser': start
[23:16:07.816] [bmv2] [D] [thread 31553] [53.0] [cxt 0] Updating checksum 'cksum'
[23:16:07.816] [bmv2] [D] [thread 31553] [53.0] [cxt 0] Deparsing header 'ethernet'
[23:16:07.817] [bmv2] [D] [thread 31553] [53.0] [cxt 0] Deparsing header 'ipv4'
[23:16:07.817] [bmv2] [D] [thread 31553] [53.0] [cxt 0] Deparser 'deparser': end
[23:16:07.817] [bmv2] [D] [thread 31557] [53.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:07.825] [bmv2] [D] [thread 31552] [54.0] [cxt 0] Processing packet received on port 3
[23:16:07.825] [bmv2] [D] [thread 31552] [54.0] [cxt 0] Parser 'parser': start
[23:16:07.825] [bmv2] [D] [thread 31552] [54.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:07.825] [bmv2] [D] [thread 31552] [54.0] [cxt 0] Extracting header 'ethernet'
[23:16:07.825] [bmv2] [D] [thread 31552] [54.0] [cxt 0] Parser state 'start': key is 0800
[23:16:07.825] [bmv2] [T] [thread 31552] [54.0] [cxt 0] Bytes parsed: 14
[23:16:07.825] [bmv2] [D] [thread 31552] [54.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:07.825] [bmv2] [D] [thread 31552] [54.0] [cxt 0] Extracting header 'ipv4'
[23:16:07.825] [bmv2] [D] [thread 31552] [54.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:07.825] [bmv2] [T] [thread 31552] [54.0] [cxt 0] Bytes parsed: 34
[23:16:07.825] [bmv2] [D] [thread 31552] [54.0] [cxt 0] Parser 'parser': end
[23:16:07.825] [bmv2] [D] [thread 31552] [54.0] [cxt 0] Pipeline 'ingress': start
[23:16:07.825] [bmv2] [T] [thread 31552] [54.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:07.825] [bmv2] [T] [thread 31552] [54.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:07.825] [bmv2] [D] [thread 31552] [54.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:07.825] [bmv2] [D] [thread 31552] [54.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:07.825] [bmv2] [D] [thread 31552] [54.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:07.825] [bmv2] [D] [thread 31552] [54.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:07.825] [bmv2] [T] [thread 31552] [54.0] [cxt 0] Action MyIngress.read_port
[23:16:07.825] [bmv2] [T] [thread 31552] [54.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:07.825] [bmv2] [T] [thread 31552] [54.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:07.825] [bmv2] [T] [thread 31552] [54.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:07.825] [bmv2] [T] [thread 31552] [54.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:07.825] [bmv2] [T] [thread 31552] [54.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:07.825] [bmv2] [T] [thread 31552] [54.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:07.825] [bmv2] [T] [thread 31552] [54.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:07.825] [bmv2] [D] [thread 31552] [54.0] [cxt 0] Looking up key:

[23:16:07.825] [bmv2] [D] [thread 31552] [54.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:07.825] [bmv2] [D] [thread 31552] [54.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:07.825] [bmv2] [T] [thread 31552] [54.0] [cxt 0] Action fast_reroute126
[23:16:07.825] [bmv2] [T] [thread 31552] [54.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:07.826] [bmv2] [T] [thread 31552] [54.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:07.826] [bmv2] [D] [thread 31552] [54.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:07.826] [bmv2] [D] [thread 31552] [54.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:07.826] [bmv2] [D] [thread 31552] [54.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:07.826] [bmv2] [D] [thread 31552] [54.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:07.826] [bmv2] [T] [thread 31552] [54.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:07.826] [bmv2] [T] [thread 31552] [54.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:07.826] [bmv2] [T] [thread 31552] [54.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:07.826] [bmv2] [T] [thread 31552] [54.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:07.826] [bmv2] [T] [thread 31552] [54.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:07.826] [bmv2] [D] [thread 31552] [54.0] [cxt 0] Looking up key:

[23:16:07.826] [bmv2] [D] [thread 31552] [54.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:07.826] [bmv2] [D] [thread 31552] [54.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:07.826] [bmv2] [T] [thread 31552] [54.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:07.826] [bmv2] [T] [thread 31552] [54.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:07.826] [bmv2] [T] [thread 31552] [54.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:16:07.826] [bmv2] [T] [thread 31552] [54.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:07.826] [bmv2] [T] [thread 31552] [54.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:07.826] [bmv2] [T] [thread 31552] [54.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:16:07.826] [bmv2] [T] [thread 31552] [54.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:07.826] [bmv2] [T] [thread 31552] [54.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:16:07.826] [bmv2] [T] [thread 31552] [54.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:07.826] [bmv2] [D] [thread 31552] [54.0] [cxt 0] Pipeline 'ingress': end
[23:16:07.826] [bmv2] [D] [thread 31552] [54.0] [cxt 0] Egress port is 4
[23:16:07.826] [bmv2] [D] [thread 31553] [54.0] [cxt 0] Pipeline 'egress': start
[23:16:07.826] [bmv2] [D] [thread 31553] [54.0] [cxt 0] Pipeline 'egress': end
[23:16:07.826] [bmv2] [D] [thread 31553] [54.0] [cxt 0] Deparser 'deparser': start
[23:16:07.826] [bmv2] [D] [thread 31553] [54.0] [cxt 0] Updating checksum 'cksum'
[23:16:07.826] [bmv2] [D] [thread 31553] [54.0] [cxt 0] Deparsing header 'ethernet'
[23:16:07.826] [bmv2] [D] [thread 31553] [54.0] [cxt 0] Deparsing header 'ipv4'
[23:16:07.826] [bmv2] [D] [thread 31553] [54.0] [cxt 0] Deparser 'deparser': end
[23:16:07.826] [bmv2] [D] [thread 31557] [54.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:08.351] [bmv2] [D] [thread 31552] [55.0] [cxt 0] Processing packet received on port 3
[23:16:08.351] [bmv2] [D] [thread 31552] [55.0] [cxt 0] Parser 'parser': start
[23:16:08.351] [bmv2] [D] [thread 31552] [55.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:08.351] [bmv2] [D] [thread 31552] [55.0] [cxt 0] Extracting header 'ethernet'
[23:16:08.351] [bmv2] [D] [thread 31552] [55.0] [cxt 0] Parser state 'start': key is 0800
[23:16:08.351] [bmv2] [T] [thread 31552] [55.0] [cxt 0] Bytes parsed: 14
[23:16:08.351] [bmv2] [D] [thread 31552] [55.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:08.351] [bmv2] [D] [thread 31552] [55.0] [cxt 0] Extracting header 'ipv4'
[23:16:08.351] [bmv2] [D] [thread 31552] [55.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:08.351] [bmv2] [T] [thread 31552] [55.0] [cxt 0] Bytes parsed: 34
[23:16:08.351] [bmv2] [D] [thread 31552] [55.0] [cxt 0] Parser 'parser': end
[23:16:08.351] [bmv2] [D] [thread 31552] [55.0] [cxt 0] Pipeline 'ingress': start
[23:16:08.351] [bmv2] [T] [thread 31552] [55.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:08.351] [bmv2] [T] [thread 31552] [55.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:08.351] [bmv2] [D] [thread 31552] [55.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:08.351] [bmv2] [D] [thread 31552] [55.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:08.351] [bmv2] [D] [thread 31552] [55.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:08.351] [bmv2] [D] [thread 31552] [55.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:08.352] [bmv2] [T] [thread 31552] [55.0] [cxt 0] Action MyIngress.read_port
[23:16:08.352] [bmv2] [T] [thread 31552] [55.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:08.352] [bmv2] [T] [thread 31552] [55.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:08.352] [bmv2] [T] [thread 31552] [55.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:08.352] [bmv2] [T] [thread 31552] [55.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:08.352] [bmv2] [T] [thread 31552] [55.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:08.352] [bmv2] [T] [thread 31552] [55.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:08.352] [bmv2] [T] [thread 31552] [55.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:08.352] [bmv2] [D] [thread 31552] [55.0] [cxt 0] Looking up key:

[23:16:08.352] [bmv2] [D] [thread 31552] [55.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:08.352] [bmv2] [D] [thread 31552] [55.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:08.352] [bmv2] [T] [thread 31552] [55.0] [cxt 0] Action fast_reroute126
[23:16:08.352] [bmv2] [T] [thread 31552] [55.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:08.352] [bmv2] [T] [thread 31552] [55.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:08.352] [bmv2] [D] [thread 31552] [55.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:08.352] [bmv2] [D] [thread 31552] [55.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:08.352] [bmv2] [D] [thread 31552] [55.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:08.352] [bmv2] [D] [thread 31552] [55.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:08.352] [bmv2] [T] [thread 31552] [55.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:08.352] [bmv2] [T] [thread 31552] [55.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:08.352] [bmv2] [T] [thread 31552] [55.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:08.352] [bmv2] [T] [thread 31552] [55.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:08.352] [bmv2] [T] [thread 31552] [55.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:08.352] [bmv2] [D] [thread 31552] [55.0] [cxt 0] Looking up key:

[23:16:08.352] [bmv2] [D] [thread 31552] [55.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:08.352] [bmv2] [D] [thread 31552] [55.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:08.352] [bmv2] [T] [thread 31552] [55.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:08.352] [bmv2] [T] [thread 31552] [55.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:08.352] [bmv2] [T] [thread 31552] [55.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:16:08.352] [bmv2] [T] [thread 31552] [55.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:08.352] [bmv2] [T] [thread 31552] [55.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:08.352] [bmv2] [T] [thread 31552] [55.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:16:08.352] [bmv2] [T] [thread 31552] [55.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:08.352] [bmv2] [T] [thread 31552] [55.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:16:08.352] [bmv2] [T] [thread 31552] [55.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:08.352] [bmv2] [D] [thread 31552] [55.0] [cxt 0] Pipeline 'ingress': end
[23:16:08.352] [bmv2] [D] [thread 31552] [55.0] [cxt 0] Egress port is 4
[23:16:08.352] [bmv2] [D] [thread 31553] [55.0] [cxt 0] Pipeline 'egress': start
[23:16:08.352] [bmv2] [D] [thread 31553] [55.0] [cxt 0] Pipeline 'egress': end
[23:16:08.352] [bmv2] [D] [thread 31553] [55.0] [cxt 0] Deparser 'deparser': start
[23:16:08.352] [bmv2] [D] [thread 31553] [55.0] [cxt 0] Updating checksum 'cksum'
[23:16:08.352] [bmv2] [D] [thread 31553] [55.0] [cxt 0] Deparsing header 'ethernet'
[23:16:08.352] [bmv2] [D] [thread 31553] [55.0] [cxt 0] Deparsing header 'ipv4'
[23:16:08.353] [bmv2] [D] [thread 31553] [55.0] [cxt 0] Deparser 'deparser': end
[23:16:08.353] [bmv2] [D] [thread 31557] [55.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:08.356] [bmv2] [D] [thread 31552] [56.0] [cxt 0] Processing packet received on port 3
[23:16:08.357] [bmv2] [D] [thread 31552] [56.0] [cxt 0] Parser 'parser': start
[23:16:08.357] [bmv2] [D] [thread 31552] [56.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:08.357] [bmv2] [D] [thread 31552] [56.0] [cxt 0] Extracting header 'ethernet'
[23:16:08.357] [bmv2] [D] [thread 31552] [56.0] [cxt 0] Parser state 'start': key is 0800
[23:16:08.357] [bmv2] [T] [thread 31552] [56.0] [cxt 0] Bytes parsed: 14
[23:16:08.357] [bmv2] [D] [thread 31552] [56.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:08.357] [bmv2] [D] [thread 31552] [56.0] [cxt 0] Extracting header 'ipv4'
[23:16:08.357] [bmv2] [D] [thread 31552] [56.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:08.357] [bmv2] [T] [thread 31552] [56.0] [cxt 0] Bytes parsed: 34
[23:16:08.357] [bmv2] [D] [thread 31552] [56.0] [cxt 0] Parser 'parser': end
[23:16:08.357] [bmv2] [D] [thread 31552] [56.0] [cxt 0] Pipeline 'ingress': start
[23:16:08.357] [bmv2] [T] [thread 31552] [56.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:08.357] [bmv2] [T] [thread 31552] [56.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:08.357] [bmv2] [D] [thread 31552] [56.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:08.357] [bmv2] [D] [thread 31552] [56.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:08.357] [bmv2] [D] [thread 31552] [56.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:08.357] [bmv2] [D] [thread 31552] [56.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:08.357] [bmv2] [T] [thread 31552] [56.0] [cxt 0] Action MyIngress.read_port
[23:16:08.357] [bmv2] [T] [thread 31552] [56.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:08.357] [bmv2] [T] [thread 31552] [56.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:08.357] [bmv2] [T] [thread 31552] [56.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:08.357] [bmv2] [T] [thread 31552] [56.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:08.357] [bmv2] [T] [thread 31552] [56.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:08.357] [bmv2] [T] [thread 31552] [56.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:08.357] [bmv2] [T] [thread 31552] [56.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:08.357] [bmv2] [D] [thread 31552] [56.0] [cxt 0] Looking up key:

[23:16:08.357] [bmv2] [D] [thread 31552] [56.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:08.357] [bmv2] [D] [thread 31552] [56.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:08.357] [bmv2] [T] [thread 31552] [56.0] [cxt 0] Action fast_reroute126
[23:16:08.357] [bmv2] [T] [thread 31552] [56.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:08.357] [bmv2] [T] [thread 31552] [56.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:08.357] [bmv2] [D] [thread 31552] [56.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:08.357] [bmv2] [D] [thread 31552] [56.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:08.357] [bmv2] [D] [thread 31552] [56.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:08.357] [bmv2] [D] [thread 31552] [56.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:08.357] [bmv2] [T] [thread 31552] [56.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:08.357] [bmv2] [T] [thread 31552] [56.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:08.357] [bmv2] [T] [thread 31552] [56.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:08.357] [bmv2] [T] [thread 31552] [56.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:08.357] [bmv2] [T] [thread 31552] [56.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:08.358] [bmv2] [D] [thread 31552] [56.0] [cxt 0] Looking up key:

[23:16:08.358] [bmv2] [D] [thread 31552] [56.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:08.358] [bmv2] [D] [thread 31552] [56.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:08.358] [bmv2] [T] [thread 31552] [56.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:08.358] [bmv2] [T] [thread 31552] [56.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:08.358] [bmv2] [T] [thread 31552] [56.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:16:08.358] [bmv2] [T] [thread 31552] [56.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:08.358] [bmv2] [T] [thread 31552] [56.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:08.358] [bmv2] [T] [thread 31552] [56.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:16:08.358] [bmv2] [T] [thread 31552] [56.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:08.358] [bmv2] [T] [thread 31552] [56.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:16:08.358] [bmv2] [T] [thread 31552] [56.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:08.358] [bmv2] [D] [thread 31552] [56.0] [cxt 0] Pipeline 'ingress': end
[23:16:08.358] [bmv2] [D] [thread 31552] [56.0] [cxt 0] Egress port is 4
[23:16:08.358] [bmv2] [D] [thread 31553] [56.0] [cxt 0] Pipeline 'egress': start
[23:16:08.358] [bmv2] [D] [thread 31553] [56.0] [cxt 0] Pipeline 'egress': end
[23:16:08.358] [bmv2] [D] [thread 31553] [56.0] [cxt 0] Deparser 'deparser': start
[23:16:08.358] [bmv2] [D] [thread 31553] [56.0] [cxt 0] Updating checksum 'cksum'
[23:16:08.358] [bmv2] [D] [thread 31553] [56.0] [cxt 0] Deparsing header 'ethernet'
[23:16:08.358] [bmv2] [D] [thread 31553] [56.0] [cxt 0] Deparsing header 'ipv4'
[23:16:08.358] [bmv2] [D] [thread 31553] [56.0] [cxt 0] Deparser 'deparser': end
[23:16:08.358] [bmv2] [D] [thread 31557] [56.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:10.473] [bmv2] [D] [thread 31552] [57.0] [cxt 0] Processing packet received on port 3
[23:16:10.473] [bmv2] [D] [thread 31552] [57.0] [cxt 0] Parser 'parser': start
[23:16:10.473] [bmv2] [D] [thread 31552] [57.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:10.473] [bmv2] [D] [thread 31552] [57.0] [cxt 0] Extracting header 'ethernet'
[23:16:10.473] [bmv2] [D] [thread 31552] [57.0] [cxt 0] Parser state 'start': key is 0800
[23:16:10.473] [bmv2] [T] [thread 31552] [57.0] [cxt 0] Bytes parsed: 14
[23:16:10.473] [bmv2] [D] [thread 31552] [57.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:10.473] [bmv2] [D] [thread 31552] [57.0] [cxt 0] Extracting header 'ipv4'
[23:16:10.473] [bmv2] [D] [thread 31552] [57.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:10.473] [bmv2] [T] [thread 31552] [57.0] [cxt 0] Bytes parsed: 34
[23:16:10.474] [bmv2] [D] [thread 31552] [57.0] [cxt 0] Parser 'parser': end
[23:16:10.474] [bmv2] [D] [thread 31552] [57.0] [cxt 0] Pipeline 'ingress': start
[23:16:10.474] [bmv2] [T] [thread 31552] [57.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:10.474] [bmv2] [T] [thread 31552] [57.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:10.474] [bmv2] [D] [thread 31552] [57.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:10.474] [bmv2] [D] [thread 31552] [57.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:10.474] [bmv2] [D] [thread 31552] [57.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:10.474] [bmv2] [D] [thread 31552] [57.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:10.474] [bmv2] [T] [thread 31552] [57.0] [cxt 0] Action MyIngress.read_port
[23:16:10.474] [bmv2] [T] [thread 31552] [57.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:10.474] [bmv2] [T] [thread 31552] [57.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:10.474] [bmv2] [T] [thread 31552] [57.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:10.474] [bmv2] [T] [thread 31552] [57.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:10.474] [bmv2] [T] [thread 31552] [57.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:10.474] [bmv2] [T] [thread 31552] [57.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:10.474] [bmv2] [T] [thread 31552] [57.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:10.474] [bmv2] [D] [thread 31552] [57.0] [cxt 0] Looking up key:

[23:16:10.474] [bmv2] [D] [thread 31552] [57.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:10.474] [bmv2] [D] [thread 31552] [57.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:10.474] [bmv2] [T] [thread 31552] [57.0] [cxt 0] Action fast_reroute126
[23:16:10.474] [bmv2] [T] [thread 31552] [57.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:10.474] [bmv2] [T] [thread 31552] [57.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:10.474] [bmv2] [D] [thread 31552] [57.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:10.474] [bmv2] [D] [thread 31552] [57.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:10.474] [bmv2] [D] [thread 31552] [57.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:10.474] [bmv2] [D] [thread 31552] [57.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:10.474] [bmv2] [T] [thread 31552] [57.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:10.474] [bmv2] [T] [thread 31552] [57.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:10.474] [bmv2] [T] [thread 31552] [57.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:10.474] [bmv2] [T] [thread 31552] [57.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:10.474] [bmv2] [T] [thread 31552] [57.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:10.474] [bmv2] [D] [thread 31552] [57.0] [cxt 0] Looking up key:

[23:16:10.474] [bmv2] [D] [thread 31552] [57.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:10.474] [bmv2] [D] [thread 31552] [57.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:10.474] [bmv2] [T] [thread 31552] [57.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:10.474] [bmv2] [T] [thread 31552] [57.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:10.474] [bmv2] [T] [thread 31552] [57.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:16:10.474] [bmv2] [T] [thread 31552] [57.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:10.474] [bmv2] [T] [thread 31552] [57.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:10.474] [bmv2] [T] [thread 31552] [57.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:16:10.474] [bmv2] [T] [thread 31552] [57.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:10.474] [bmv2] [T] [thread 31552] [57.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:16:10.474] [bmv2] [T] [thread 31552] [57.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:10.474] [bmv2] [D] [thread 31552] [57.0] [cxt 0] Pipeline 'ingress': end
[23:16:10.474] [bmv2] [D] [thread 31552] [57.0] [cxt 0] Egress port is 4
[23:16:10.474] [bmv2] [D] [thread 31553] [57.0] [cxt 0] Pipeline 'egress': start
[23:16:10.474] [bmv2] [D] [thread 31553] [57.0] [cxt 0] Pipeline 'egress': end
[23:16:10.474] [bmv2] [D] [thread 31553] [57.0] [cxt 0] Deparser 'deparser': start
[23:16:10.474] [bmv2] [D] [thread 31553] [57.0] [cxt 0] Updating checksum 'cksum'
[23:16:10.474] [bmv2] [D] [thread 31553] [57.0] [cxt 0] Deparsing header 'ethernet'
[23:16:10.474] [bmv2] [D] [thread 31553] [57.0] [cxt 0] Deparsing header 'ipv4'
[23:16:10.474] [bmv2] [D] [thread 31553] [57.0] [cxt 0] Deparser 'deparser': end
[23:16:10.474] [bmv2] [D] [thread 31557] [57.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:10.478] [bmv2] [D] [thread 31552] [58.0] [cxt 0] Processing packet received on port 3
[23:16:10.478] [bmv2] [D] [thread 31552] [58.0] [cxt 0] Parser 'parser': start
[23:16:10.478] [bmv2] [D] [thread 31552] [58.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:10.478] [bmv2] [D] [thread 31552] [58.0] [cxt 0] Extracting header 'ethernet'
[23:16:10.478] [bmv2] [D] [thread 31552] [58.0] [cxt 0] Parser state 'start': key is 0800
[23:16:10.478] [bmv2] [T] [thread 31552] [58.0] [cxt 0] Bytes parsed: 14
[23:16:10.478] [bmv2] [D] [thread 31552] [58.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:10.478] [bmv2] [D] [thread 31552] [58.0] [cxt 0] Extracting header 'ipv4'
[23:16:10.478] [bmv2] [D] [thread 31552] [58.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:10.478] [bmv2] [T] [thread 31552] [58.0] [cxt 0] Bytes parsed: 34
[23:16:10.478] [bmv2] [D] [thread 31552] [58.0] [cxt 0] Parser 'parser': end
[23:16:10.478] [bmv2] [D] [thread 31552] [58.0] [cxt 0] Pipeline 'ingress': start
[23:16:10.478] [bmv2] [T] [thread 31552] [58.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:10.478] [bmv2] [T] [thread 31552] [58.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:10.478] [bmv2] [D] [thread 31552] [58.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:10.478] [bmv2] [D] [thread 31552] [58.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:10.478] [bmv2] [D] [thread 31552] [58.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:10.478] [bmv2] [D] [thread 31552] [58.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:10.478] [bmv2] [T] [thread 31552] [58.0] [cxt 0] Action MyIngress.read_port
[23:16:10.479] [bmv2] [T] [thread 31552] [58.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:10.479] [bmv2] [T] [thread 31552] [58.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:10.479] [bmv2] [T] [thread 31552] [58.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:10.479] [bmv2] [T] [thread 31552] [58.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:10.479] [bmv2] [T] [thread 31552] [58.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:10.479] [bmv2] [T] [thread 31552] [58.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:10.479] [bmv2] [T] [thread 31552] [58.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:10.479] [bmv2] [D] [thread 31552] [58.0] [cxt 0] Looking up key:

[23:16:10.479] [bmv2] [D] [thread 31552] [58.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:10.479] [bmv2] [D] [thread 31552] [58.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:10.479] [bmv2] [T] [thread 31552] [58.0] [cxt 0] Action fast_reroute126
[23:16:10.479] [bmv2] [T] [thread 31552] [58.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:10.479] [bmv2] [T] [thread 31552] [58.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:10.479] [bmv2] [D] [thread 31552] [58.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:10.479] [bmv2] [D] [thread 31552] [58.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:10.479] [bmv2] [D] [thread 31552] [58.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:10.479] [bmv2] [D] [thread 31552] [58.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:10.479] [bmv2] [T] [thread 31552] [58.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:10.479] [bmv2] [T] [thread 31552] [58.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:10.479] [bmv2] [T] [thread 31552] [58.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:10.479] [bmv2] [T] [thread 31552] [58.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:10.479] [bmv2] [T] [thread 31552] [58.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:10.479] [bmv2] [D] [thread 31552] [58.0] [cxt 0] Looking up key:

[23:16:10.479] [bmv2] [D] [thread 31552] [58.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:10.479] [bmv2] [D] [thread 31552] [58.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:10.479] [bmv2] [T] [thread 31552] [58.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:10.479] [bmv2] [T] [thread 31552] [58.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:10.479] [bmv2] [T] [thread 31552] [58.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:16:10.479] [bmv2] [T] [thread 31552] [58.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:10.479] [bmv2] [T] [thread 31552] [58.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:10.479] [bmv2] [T] [thread 31552] [58.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:16:10.479] [bmv2] [T] [thread 31552] [58.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:10.479] [bmv2] [T] [thread 31552] [58.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:16:10.479] [bmv2] [T] [thread 31552] [58.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:16:10.479] [bmv2] [T] [thread 31552] [58.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:16:10.479] [bmv2] [D] [thread 31552] [58.0] [cxt 0] Looking up key:

[23:16:10.479] [bmv2] [D] [thread 31552] [58.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:16:10.479] [bmv2] [D] [thread 31552] [58.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:16:10.479] [bmv2] [T] [thread 31552] [58.0] [cxt 0] Action MyIngress.read_depot_port
[23:16:10.479] [bmv2] [T] [thread 31552] [58.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:16:10.479] [bmv2] [T] [thread 31552] [58.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:16:10.479] [bmv2] [T] [thread 31552] [58.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:16:10.479] [bmv2] [D] [thread 31552] [58.0] [cxt 0] Looking up key:

[23:16:10.479] [bmv2] [D] [thread 31552] [58.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:16:10.479] [bmv2] [D] [thread 31552] [58.0] [cxt 0] Action entry is fast_reroute133 - 
[23:16:10.479] [bmv2] [T] [thread 31552] [58.0] [cxt 0] Action fast_reroute133
[23:16:10.479] [bmv2] [T] [thread 31552] [58.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:16:10.479] [bmv2] [T] [thread 31552] [58.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:16:10.479] [bmv2] [D] [thread 31552] [58.0] [cxt 0] Looking up key:

[23:16:10.479] [bmv2] [D] [thread 31552] [58.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:16:10.479] [bmv2] [D] [thread 31552] [58.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:16:10.479] [bmv2] [T] [thread 31552] [58.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:16:10.479] [bmv2] [T] [thread 31552] [58.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:16:10.479] [bmv2] [T] [thread 31552] [58.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:16:10.479] [bmv2] [D] [thread 31552] [58.0] [cxt 0] Pipeline 'ingress': end
[23:16:10.479] [bmv2] [D] [thread 31552] [58.0] [cxt 0] Egress port is 0
[23:16:10.479] [bmv2] [D] [thread 31553] [58.0] [cxt 0] Pipeline 'egress': start
[23:16:10.479] [bmv2] [D] [thread 31553] [58.0] [cxt 0] Pipeline 'egress': end
[23:16:10.479] [bmv2] [D] [thread 31553] [58.0] [cxt 0] Deparser 'deparser': start
[23:16:10.479] [bmv2] [D] [thread 31553] [58.0] [cxt 0] Updating checksum 'cksum'
[23:16:10.479] [bmv2] [D] [thread 31553] [58.0] [cxt 0] Deparsing header 'ethernet'
[23:16:10.479] [bmv2] [D] [thread 31553] [58.0] [cxt 0] Deparsing header 'ipv4'
[23:16:10.479] [bmv2] [D] [thread 31553] [58.0] [cxt 0] Deparser 'deparser': end
[23:16:10.479] [bmv2] [D] [thread 31557] [58.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:16:11.016] [bmv2] [D] [thread 31552] [59.0] [cxt 0] Processing packet received on port 3
[23:16:11.016] [bmv2] [D] [thread 31552] [59.0] [cxt 0] Parser 'parser': start
[23:16:11.016] [bmv2] [D] [thread 31552] [59.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:11.016] [bmv2] [D] [thread 31552] [59.0] [cxt 0] Extracting header 'ethernet'
[23:16:11.016] [bmv2] [D] [thread 31552] [59.0] [cxt 0] Parser state 'start': key is 0800
[23:16:11.016] [bmv2] [T] [thread 31552] [59.0] [cxt 0] Bytes parsed: 14
[23:16:11.016] [bmv2] [D] [thread 31552] [59.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:11.016] [bmv2] [D] [thread 31552] [59.0] [cxt 0] Extracting header 'ipv4'
[23:16:11.016] [bmv2] [D] [thread 31552] [59.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:11.016] [bmv2] [T] [thread 31552] [59.0] [cxt 0] Bytes parsed: 34
[23:16:11.016] [bmv2] [D] [thread 31552] [59.0] [cxt 0] Parser 'parser': end
[23:16:11.016] [bmv2] [D] [thread 31552] [59.0] [cxt 0] Pipeline 'ingress': start
[23:16:11.016] [bmv2] [T] [thread 31552] [59.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:11.016] [bmv2] [T] [thread 31552] [59.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:11.017] [bmv2] [D] [thread 31552] [59.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:11.017] [bmv2] [D] [thread 31552] [59.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:11.017] [bmv2] [D] [thread 31552] [59.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:11.017] [bmv2] [D] [thread 31552] [59.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:11.017] [bmv2] [T] [thread 31552] [59.0] [cxt 0] Action MyIngress.read_port
[23:16:11.017] [bmv2] [T] [thread 31552] [59.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:11.017] [bmv2] [T] [thread 31552] [59.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:11.017] [bmv2] [T] [thread 31552] [59.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:11.017] [bmv2] [T] [thread 31552] [59.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:11.017] [bmv2] [T] [thread 31552] [59.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:11.017] [bmv2] [T] [thread 31552] [59.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:11.017] [bmv2] [T] [thread 31552] [59.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:11.017] [bmv2] [D] [thread 31552] [59.0] [cxt 0] Looking up key:

[23:16:11.017] [bmv2] [D] [thread 31552] [59.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:11.017] [bmv2] [D] [thread 31552] [59.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:11.017] [bmv2] [T] [thread 31552] [59.0] [cxt 0] Action fast_reroute126
[23:16:11.017] [bmv2] [T] [thread 31552] [59.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:11.017] [bmv2] [T] [thread 31552] [59.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:11.017] [bmv2] [D] [thread 31552] [59.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:11.017] [bmv2] [D] [thread 31552] [59.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:11.017] [bmv2] [D] [thread 31552] [59.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:11.017] [bmv2] [D] [thread 31552] [59.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:11.017] [bmv2] [T] [thread 31552] [59.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:11.017] [bmv2] [T] [thread 31552] [59.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:11.017] [bmv2] [T] [thread 31552] [59.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:11.017] [bmv2] [T] [thread 31552] [59.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:11.017] [bmv2] [T] [thread 31552] [59.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:11.017] [bmv2] [D] [thread 31552] [59.0] [cxt 0] Looking up key:

[23:16:11.017] [bmv2] [D] [thread 31552] [59.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:11.017] [bmv2] [D] [thread 31552] [59.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:11.017] [bmv2] [T] [thread 31552] [59.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:11.017] [bmv2] [T] [thread 31552] [59.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:11.017] [bmv2] [T] [thread 31552] [59.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:16:11.017] [bmv2] [T] [thread 31552] [59.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:11.017] [bmv2] [T] [thread 31552] [59.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:11.017] [bmv2] [T] [thread 31552] [59.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:16:11.017] [bmv2] [T] [thread 31552] [59.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:11.017] [bmv2] [T] [thread 31552] [59.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:16:11.017] [bmv2] [T] [thread 31552] [59.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:11.017] [bmv2] [D] [thread 31552] [59.0] [cxt 0] Pipeline 'ingress': end
[23:16:11.017] [bmv2] [D] [thread 31552] [59.0] [cxt 0] Egress port is 4
[23:16:11.018] [bmv2] [D] [thread 31553] [59.0] [cxt 0] Pipeline 'egress': start
[23:16:11.018] [bmv2] [D] [thread 31553] [59.0] [cxt 0] Pipeline 'egress': end
[23:16:11.018] [bmv2] [D] [thread 31553] [59.0] [cxt 0] Deparser 'deparser': start
[23:16:11.018] [bmv2] [D] [thread 31553] [59.0] [cxt 0] Updating checksum 'cksum'
[23:16:11.018] [bmv2] [D] [thread 31553] [59.0] [cxt 0] Deparsing header 'ethernet'
[23:16:11.018] [bmv2] [D] [thread 31553] [59.0] [cxt 0] Deparsing header 'ipv4'
[23:16:11.018] [bmv2] [D] [thread 31553] [59.0] [cxt 0] Deparser 'deparser': end
[23:16:11.018] [bmv2] [D] [thread 31557] [59.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:12.074] [bmv2] [D] [thread 31552] [60.0] [cxt 0] Processing packet received on port 3
[23:16:12.074] [bmv2] [D] [thread 31552] [60.0] [cxt 0] Parser 'parser': start
[23:16:12.074] [bmv2] [D] [thread 31552] [60.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:12.074] [bmv2] [D] [thread 31552] [60.0] [cxt 0] Extracting header 'ethernet'
[23:16:12.074] [bmv2] [D] [thread 31552] [60.0] [cxt 0] Parser state 'start': key is 0800
[23:16:12.074] [bmv2] [T] [thread 31552] [60.0] [cxt 0] Bytes parsed: 14
[23:16:12.074] [bmv2] [D] [thread 31552] [60.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:12.074] [bmv2] [D] [thread 31552] [60.0] [cxt 0] Extracting header 'ipv4'
[23:16:12.074] [bmv2] [D] [thread 31552] [60.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:12.074] [bmv2] [T] [thread 31552] [60.0] [cxt 0] Bytes parsed: 34
[23:16:12.074] [bmv2] [D] [thread 31552] [60.0] [cxt 0] Parser 'parser': end
[23:16:12.074] [bmv2] [D] [thread 31552] [60.0] [cxt 0] Pipeline 'ingress': start
[23:16:12.074] [bmv2] [T] [thread 31552] [60.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:12.074] [bmv2] [T] [thread 31552] [60.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:12.074] [bmv2] [D] [thread 31552] [60.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:12.074] [bmv2] [D] [thread 31552] [60.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:12.074] [bmv2] [D] [thread 31552] [60.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:12.074] [bmv2] [D] [thread 31552] [60.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:12.074] [bmv2] [T] [thread 31552] [60.0] [cxt 0] Action MyIngress.read_port
[23:16:12.074] [bmv2] [T] [thread 31552] [60.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:12.074] [bmv2] [T] [thread 31552] [60.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:12.074] [bmv2] [T] [thread 31552] [60.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:12.074] [bmv2] [T] [thread 31552] [60.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:12.074] [bmv2] [T] [thread 31552] [60.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:12.074] [bmv2] [T] [thread 31552] [60.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:12.074] [bmv2] [T] [thread 31552] [60.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:12.074] [bmv2] [D] [thread 31552] [60.0] [cxt 0] Looking up key:

[23:16:12.074] [bmv2] [D] [thread 31552] [60.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:12.074] [bmv2] [D] [thread 31552] [60.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:12.074] [bmv2] [T] [thread 31552] [60.0] [cxt 0] Action fast_reroute126
[23:16:12.074] [bmv2] [T] [thread 31552] [60.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:12.074] [bmv2] [T] [thread 31552] [60.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:12.074] [bmv2] [D] [thread 31552] [60.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:12.075] [bmv2] [D] [thread 31552] [60.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:12.075] [bmv2] [D] [thread 31552] [60.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:12.075] [bmv2] [D] [thread 31552] [60.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:12.075] [bmv2] [T] [thread 31552] [60.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:12.075] [bmv2] [T] [thread 31552] [60.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:12.075] [bmv2] [T] [thread 31552] [60.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:12.075] [bmv2] [T] [thread 31552] [60.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:12.075] [bmv2] [T] [thread 31552] [60.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:12.075] [bmv2] [D] [thread 31552] [60.0] [cxt 0] Looking up key:

[23:16:12.075] [bmv2] [D] [thread 31552] [60.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:12.075] [bmv2] [D] [thread 31552] [60.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:12.075] [bmv2] [T] [thread 31552] [60.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:12.075] [bmv2] [T] [thread 31552] [60.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:12.075] [bmv2] [T] [thread 31552] [60.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:16:12.075] [bmv2] [T] [thread 31552] [60.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:12.075] [bmv2] [T] [thread 31552] [60.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:12.075] [bmv2] [T] [thread 31552] [60.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:16:12.075] [bmv2] [T] [thread 31552] [60.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:12.075] [bmv2] [T] [thread 31552] [60.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:16:12.075] [bmv2] [T] [thread 31552] [60.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:12.075] [bmv2] [D] [thread 31552] [60.0] [cxt 0] Pipeline 'ingress': end
[23:16:12.075] [bmv2] [D] [thread 31552] [60.0] [cxt 0] Egress port is 4
[23:16:12.075] [bmv2] [D] [thread 31553] [60.0] [cxt 0] Pipeline 'egress': start
[23:16:12.075] [bmv2] [D] [thread 31553] [60.0] [cxt 0] Pipeline 'egress': end
[23:16:12.075] [bmv2] [D] [thread 31553] [60.0] [cxt 0] Deparser 'deparser': start
[23:16:12.075] [bmv2] [D] [thread 31553] [60.0] [cxt 0] Updating checksum 'cksum'
[23:16:12.075] [bmv2] [D] [thread 31553] [60.0] [cxt 0] Deparsing header 'ethernet'
[23:16:12.075] [bmv2] [D] [thread 31553] [60.0] [cxt 0] Deparsing header 'ipv4'
[23:16:12.075] [bmv2] [D] [thread 31553] [60.0] [cxt 0] Deparser 'deparser': end
[23:16:12.075] [bmv2] [D] [thread 31557] [60.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:13.146] [bmv2] [D] [thread 31552] [61.0] [cxt 0] Processing packet received on port 3
[23:16:13.146] [bmv2] [D] [thread 31552] [61.0] [cxt 0] Parser 'parser': start
[23:16:13.146] [bmv2] [D] [thread 31552] [61.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:13.146] [bmv2] [D] [thread 31552] [61.0] [cxt 0] Extracting header 'ethernet'
[23:16:13.146] [bmv2] [D] [thread 31552] [61.0] [cxt 0] Parser state 'start': key is 0800
[23:16:13.146] [bmv2] [T] [thread 31552] [61.0] [cxt 0] Bytes parsed: 14
[23:16:13.146] [bmv2] [D] [thread 31552] [61.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:13.146] [bmv2] [D] [thread 31552] [61.0] [cxt 0] Extracting header 'ipv4'
[23:16:13.146] [bmv2] [D] [thread 31552] [61.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:13.146] [bmv2] [T] [thread 31552] [61.0] [cxt 0] Bytes parsed: 34
[23:16:13.146] [bmv2] [D] [thread 31552] [61.0] [cxt 0] Parser 'parser': end
[23:16:13.146] [bmv2] [D] [thread 31552] [61.0] [cxt 0] Pipeline 'ingress': start
[23:16:13.146] [bmv2] [T] [thread 31552] [61.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:13.146] [bmv2] [T] [thread 31552] [61.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:13.146] [bmv2] [D] [thread 31552] [61.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:13.146] [bmv2] [D] [thread 31552] [61.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:13.146] [bmv2] [D] [thread 31552] [61.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:13.146] [bmv2] [D] [thread 31552] [61.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:13.146] [bmv2] [T] [thread 31552] [61.0] [cxt 0] Action MyIngress.read_port
[23:16:13.146] [bmv2] [T] [thread 31552] [61.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:13.146] [bmv2] [T] [thread 31552] [61.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:13.146] [bmv2] [T] [thread 31552] [61.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:13.146] [bmv2] [T] [thread 31552] [61.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:13.146] [bmv2] [T] [thread 31552] [61.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:13.146] [bmv2] [T] [thread 31552] [61.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:13.146] [bmv2] [T] [thread 31552] [61.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:13.146] [bmv2] [D] [thread 31552] [61.0] [cxt 0] Looking up key:

[23:16:13.146] [bmv2] [D] [thread 31552] [61.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:13.146] [bmv2] [D] [thread 31552] [61.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:13.146] [bmv2] [T] [thread 31552] [61.0] [cxt 0] Action fast_reroute126
[23:16:13.146] [bmv2] [T] [thread 31552] [61.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:13.146] [bmv2] [T] [thread 31552] [61.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:13.146] [bmv2] [D] [thread 31552] [61.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:13.146] [bmv2] [D] [thread 31552] [61.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:13.146] [bmv2] [D] [thread 31552] [61.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:13.146] [bmv2] [D] [thread 31552] [61.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:13.146] [bmv2] [T] [thread 31552] [61.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:13.146] [bmv2] [T] [thread 31552] [61.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:13.146] [bmv2] [T] [thread 31552] [61.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:13.146] [bmv2] [T] [thread 31552] [61.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:13.146] [bmv2] [T] [thread 31552] [61.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:13.146] [bmv2] [D] [thread 31552] [61.0] [cxt 0] Looking up key:

[23:16:13.146] [bmv2] [D] [thread 31552] [61.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:13.146] [bmv2] [D] [thread 31552] [61.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:13.146] [bmv2] [T] [thread 31552] [61.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:13.146] [bmv2] [T] [thread 31552] [61.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:13.146] [bmv2] [T] [thread 31552] [61.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:16:13.146] [bmv2] [T] [thread 31552] [61.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:13.146] [bmv2] [T] [thread 31552] [61.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:13.146] [bmv2] [T] [thread 31552] [61.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:16:13.146] [bmv2] [T] [thread 31552] [61.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:13.146] [bmv2] [T] [thread 31552] [61.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:16:13.146] [bmv2] [T] [thread 31552] [61.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:13.146] [bmv2] [D] [thread 31552] [61.0] [cxt 0] Pipeline 'ingress': end
[23:16:13.146] [bmv2] [D] [thread 31552] [61.0] [cxt 0] Egress port is 4
[23:16:13.146] [bmv2] [D] [thread 31553] [61.0] [cxt 0] Pipeline 'egress': start
[23:16:13.146] [bmv2] [D] [thread 31553] [61.0] [cxt 0] Pipeline 'egress': end
[23:16:13.146] [bmv2] [D] [thread 31553] [61.0] [cxt 0] Deparser 'deparser': start
[23:16:13.146] [bmv2] [D] [thread 31553] [61.0] [cxt 0] Updating checksum 'cksum'
[23:16:13.146] [bmv2] [D] [thread 31553] [61.0] [cxt 0] Deparsing header 'ethernet'
[23:16:13.146] [bmv2] [D] [thread 31553] [61.0] [cxt 0] Deparsing header 'ipv4'
[23:16:13.146] [bmv2] [D] [thread 31553] [61.0] [cxt 0] Deparser 'deparser': end
[23:16:13.147] [bmv2] [D] [thread 31557] [61.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:13.154] [bmv2] [D] [thread 31552] [62.0] [cxt 0] Processing packet received on port 3
[23:16:13.154] [bmv2] [D] [thread 31552] [62.0] [cxt 0] Parser 'parser': start
[23:16:13.154] [bmv2] [D] [thread 31552] [62.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:13.154] [bmv2] [D] [thread 31552] [62.0] [cxt 0] Extracting header 'ethernet'
[23:16:13.154] [bmv2] [D] [thread 31552] [62.0] [cxt 0] Parser state 'start': key is 0800
[23:16:13.154] [bmv2] [T] [thread 31552] [62.0] [cxt 0] Bytes parsed: 14
[23:16:13.154] [bmv2] [D] [thread 31552] [62.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:13.154] [bmv2] [D] [thread 31552] [62.0] [cxt 0] Extracting header 'ipv4'
[23:16:13.154] [bmv2] [D] [thread 31552] [62.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:13.154] [bmv2] [T] [thread 31552] [62.0] [cxt 0] Bytes parsed: 34
[23:16:13.154] [bmv2] [D] [thread 31552] [62.0] [cxt 0] Parser 'parser': end
[23:16:13.154] [bmv2] [D] [thread 31552] [62.0] [cxt 0] Pipeline 'ingress': start
[23:16:13.154] [bmv2] [T] [thread 31552] [62.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:13.154] [bmv2] [T] [thread 31552] [62.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:13.154] [bmv2] [D] [thread 31552] [62.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:13.154] [bmv2] [D] [thread 31552] [62.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:13.154] [bmv2] [D] [thread 31552] [62.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:13.154] [bmv2] [D] [thread 31552] [62.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:13.154] [bmv2] [T] [thread 31552] [62.0] [cxt 0] Action MyIngress.read_port
[23:16:13.154] [bmv2] [T] [thread 31552] [62.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:13.154] [bmv2] [T] [thread 31552] [62.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:13.154] [bmv2] [T] [thread 31552] [62.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:13.154] [bmv2] [T] [thread 31552] [62.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:13.154] [bmv2] [T] [thread 31552] [62.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:13.154] [bmv2] [T] [thread 31552] [62.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:13.154] [bmv2] [T] [thread 31552] [62.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:13.154] [bmv2] [D] [thread 31552] [62.0] [cxt 0] Looking up key:

[23:16:13.154] [bmv2] [D] [thread 31552] [62.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:13.154] [bmv2] [D] [thread 31552] [62.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:13.154] [bmv2] [T] [thread 31552] [62.0] [cxt 0] Action fast_reroute126
[23:16:13.154] [bmv2] [T] [thread 31552] [62.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:13.154] [bmv2] [T] [thread 31552] [62.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:13.154] [bmv2] [D] [thread 31552] [62.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:13.154] [bmv2] [D] [thread 31552] [62.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:13.154] [bmv2] [D] [thread 31552] [62.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:13.154] [bmv2] [D] [thread 31552] [62.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:13.154] [bmv2] [T] [thread 31552] [62.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:13.154] [bmv2] [T] [thread 31552] [62.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:13.154] [bmv2] [T] [thread 31552] [62.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:13.154] [bmv2] [T] [thread 31552] [62.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:13.154] [bmv2] [T] [thread 31552] [62.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:13.154] [bmv2] [D] [thread 31552] [62.0] [cxt 0] Looking up key:

[23:16:13.154] [bmv2] [D] [thread 31552] [62.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:13.154] [bmv2] [D] [thread 31552] [62.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:13.154] [bmv2] [T] [thread 31552] [62.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:13.154] [bmv2] [T] [thread 31552] [62.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:13.154] [bmv2] [T] [thread 31552] [62.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:16:13.154] [bmv2] [T] [thread 31552] [62.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:13.154] [bmv2] [T] [thread 31552] [62.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:13.154] [bmv2] [T] [thread 31552] [62.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:16:13.154] [bmv2] [T] [thread 31552] [62.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:13.154] [bmv2] [T] [thread 31552] [62.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:16:13.154] [bmv2] [T] [thread 31552] [62.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:13.154] [bmv2] [D] [thread 31552] [62.0] [cxt 0] Pipeline 'ingress': end
[23:16:13.154] [bmv2] [D] [thread 31552] [62.0] [cxt 0] Egress port is 4
[23:16:13.154] [bmv2] [D] [thread 31553] [62.0] [cxt 0] Pipeline 'egress': start
[23:16:13.154] [bmv2] [D] [thread 31553] [62.0] [cxt 0] Pipeline 'egress': end
[23:16:13.154] [bmv2] [D] [thread 31553] [62.0] [cxt 0] Deparser 'deparser': start
[23:16:13.154] [bmv2] [D] [thread 31553] [62.0] [cxt 0] Updating checksum 'cksum'
[23:16:13.154] [bmv2] [D] [thread 31553] [62.0] [cxt 0] Deparsing header 'ethernet'
[23:16:13.154] [bmv2] [D] [thread 31553] [62.0] [cxt 0] Deparsing header 'ipv4'
[23:16:13.154] [bmv2] [D] [thread 31553] [62.0] [cxt 0] Deparser 'deparser': end
[23:16:13.154] [bmv2] [D] [thread 31557] [62.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:14.213] [bmv2] [D] [thread 31552] [63.0] [cxt 0] Processing packet received on port 3
[23:16:14.213] [bmv2] [D] [thread 31552] [63.0] [cxt 0] Parser 'parser': start
[23:16:14.213] [bmv2] [D] [thread 31552] [63.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:14.213] [bmv2] [D] [thread 31552] [63.0] [cxt 0] Extracting header 'ethernet'
[23:16:14.213] [bmv2] [D] [thread 31552] [63.0] [cxt 0] Parser state 'start': key is 0800
[23:16:14.213] [bmv2] [T] [thread 31552] [63.0] [cxt 0] Bytes parsed: 14
[23:16:14.213] [bmv2] [D] [thread 31552] [63.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:14.213] [bmv2] [D] [thread 31552] [63.0] [cxt 0] Extracting header 'ipv4'
[23:16:14.213] [bmv2] [D] [thread 31552] [63.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:14.213] [bmv2] [T] [thread 31552] [63.0] [cxt 0] Bytes parsed: 34
[23:16:14.213] [bmv2] [D] [thread 31552] [63.0] [cxt 0] Parser 'parser': end
[23:16:14.213] [bmv2] [D] [thread 31552] [63.0] [cxt 0] Pipeline 'ingress': start
[23:16:14.213] [bmv2] [T] [thread 31552] [63.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:14.213] [bmv2] [T] [thread 31552] [63.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:14.213] [bmv2] [D] [thread 31552] [63.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:14.213] [bmv2] [D] [thread 31552] [63.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:14.213] [bmv2] [D] [thread 31552] [63.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:14.213] [bmv2] [D] [thread 31552] [63.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:14.213] [bmv2] [T] [thread 31552] [63.0] [cxt 0] Action MyIngress.read_port
[23:16:14.213] [bmv2] [T] [thread 31552] [63.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:14.213] [bmv2] [T] [thread 31552] [63.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:14.213] [bmv2] [T] [thread 31552] [63.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:14.213] [bmv2] [T] [thread 31552] [63.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:14.213] [bmv2] [T] [thread 31552] [63.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:14.213] [bmv2] [T] [thread 31552] [63.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:14.213] [bmv2] [T] [thread 31552] [63.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:14.213] [bmv2] [D] [thread 31552] [63.0] [cxt 0] Looking up key:

[23:16:14.213] [bmv2] [D] [thread 31552] [63.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:14.213] [bmv2] [D] [thread 31552] [63.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:14.213] [bmv2] [T] [thread 31552] [63.0] [cxt 0] Action fast_reroute126
[23:16:14.214] [bmv2] [T] [thread 31552] [63.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:14.214] [bmv2] [T] [thread 31552] [63.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:14.214] [bmv2] [D] [thread 31552] [63.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:14.214] [bmv2] [D] [thread 31552] [63.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:14.214] [bmv2] [D] [thread 31552] [63.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:14.214] [bmv2] [D] [thread 31552] [63.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:14.214] [bmv2] [T] [thread 31552] [63.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:14.214] [bmv2] [T] [thread 31552] [63.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:14.214] [bmv2] [T] [thread 31552] [63.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:14.214] [bmv2] [T] [thread 31552] [63.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:14.214] [bmv2] [T] [thread 31552] [63.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:14.214] [bmv2] [D] [thread 31552] [63.0] [cxt 0] Looking up key:

[23:16:14.214] [bmv2] [D] [thread 31552] [63.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:14.214] [bmv2] [D] [thread 31552] [63.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:14.214] [bmv2] [T] [thread 31552] [63.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:14.214] [bmv2] [T] [thread 31552] [63.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:14.214] [bmv2] [T] [thread 31552] [63.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:16:14.214] [bmv2] [T] [thread 31552] [63.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:14.214] [bmv2] [T] [thread 31552] [63.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:14.214] [bmv2] [T] [thread 31552] [63.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:16:14.214] [bmv2] [T] [thread 31552] [63.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:14.214] [bmv2] [T] [thread 31552] [63.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:16:14.214] [bmv2] [T] [thread 31552] [63.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:14.214] [bmv2] [D] [thread 31552] [63.0] [cxt 0] Pipeline 'ingress': end
[23:16:14.214] [bmv2] [D] [thread 31552] [63.0] [cxt 0] Egress port is 4
[23:16:14.214] [bmv2] [D] [thread 31553] [63.0] [cxt 0] Pipeline 'egress': start
[23:16:14.214] [bmv2] [D] [thread 31553] [63.0] [cxt 0] Pipeline 'egress': end
[23:16:14.214] [bmv2] [D] [thread 31553] [63.0] [cxt 0] Deparser 'deparser': start
[23:16:14.214] [bmv2] [D] [thread 31553] [63.0] [cxt 0] Updating checksum 'cksum'
[23:16:14.214] [bmv2] [D] [thread 31553] [63.0] [cxt 0] Deparsing header 'ethernet'
[23:16:14.214] [bmv2] [D] [thread 31553] [63.0] [cxt 0] Deparsing header 'ipv4'
[23:16:14.214] [bmv2] [D] [thread 31553] [63.0] [cxt 0] Deparser 'deparser': end
[23:16:14.214] [bmv2] [D] [thread 31557] [63.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:14.224] [bmv2] [D] [thread 31552] [64.0] [cxt 0] Processing packet received on port 3
[23:16:14.224] [bmv2] [D] [thread 31552] [64.0] [cxt 0] Parser 'parser': start
[23:16:14.224] [bmv2] [D] [thread 31552] [64.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:14.224] [bmv2] [D] [thread 31552] [64.0] [cxt 0] Extracting header 'ethernet'
[23:16:14.224] [bmv2] [D] [thread 31552] [64.0] [cxt 0] Parser state 'start': key is 0800
[23:16:14.224] [bmv2] [T] [thread 31552] [64.0] [cxt 0] Bytes parsed: 14
[23:16:14.224] [bmv2] [D] [thread 31552] [64.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:14.224] [bmv2] [D] [thread 31552] [64.0] [cxt 0] Extracting header 'ipv4'
[23:16:14.224] [bmv2] [D] [thread 31552] [64.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:14.224] [bmv2] [T] [thread 31552] [64.0] [cxt 0] Bytes parsed: 34
[23:16:14.224] [bmv2] [D] [thread 31552] [64.0] [cxt 0] Parser 'parser': end
[23:16:14.224] [bmv2] [D] [thread 31552] [64.0] [cxt 0] Pipeline 'ingress': start
[23:16:14.224] [bmv2] [T] [thread 31552] [64.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:14.224] [bmv2] [T] [thread 31552] [64.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:14.224] [bmv2] [D] [thread 31552] [64.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:14.224] [bmv2] [D] [thread 31552] [64.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:14.224] [bmv2] [D] [thread 31552] [64.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:14.224] [bmv2] [D] [thread 31552] [64.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:14.224] [bmv2] [T] [thread 31552] [64.0] [cxt 0] Action MyIngress.read_port
[23:16:14.224] [bmv2] [T] [thread 31552] [64.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:14.224] [bmv2] [T] [thread 31552] [64.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:14.224] [bmv2] [T] [thread 31552] [64.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:14.224] [bmv2] [T] [thread 31552] [64.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:14.224] [bmv2] [T] [thread 31552] [64.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:14.224] [bmv2] [T] [thread 31552] [64.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:14.224] [bmv2] [T] [thread 31552] [64.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:14.224] [bmv2] [D] [thread 31552] [64.0] [cxt 0] Looking up key:

[23:16:14.224] [bmv2] [D] [thread 31552] [64.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:14.224] [bmv2] [D] [thread 31552] [64.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:14.224] [bmv2] [T] [thread 31552] [64.0] [cxt 0] Action fast_reroute126
[23:16:14.224] [bmv2] [T] [thread 31552] [64.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:14.224] [bmv2] [T] [thread 31552] [64.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:14.224] [bmv2] [D] [thread 31552] [64.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:14.224] [bmv2] [D] [thread 31552] [64.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:14.224] [bmv2] [D] [thread 31552] [64.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:14.225] [bmv2] [D] [thread 31552] [64.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:14.225] [bmv2] [T] [thread 31552] [64.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:14.225] [bmv2] [T] [thread 31552] [64.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:14.225] [bmv2] [T] [thread 31552] [64.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:14.225] [bmv2] [T] [thread 31552] [64.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:14.225] [bmv2] [T] [thread 31552] [64.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:14.225] [bmv2] [D] [thread 31552] [64.0] [cxt 0] Looking up key:

[23:16:14.225] [bmv2] [D] [thread 31552] [64.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:14.225] [bmv2] [D] [thread 31552] [64.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:14.225] [bmv2] [T] [thread 31552] [64.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:14.225] [bmv2] [T] [thread 31552] [64.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:14.225] [bmv2] [T] [thread 31552] [64.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:16:14.225] [bmv2] [T] [thread 31552] [64.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:14.225] [bmv2] [T] [thread 31552] [64.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:14.225] [bmv2] [T] [thread 31552] [64.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:16:14.225] [bmv2] [T] [thread 31552] [64.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:14.225] [bmv2] [T] [thread 31552] [64.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:16:14.225] [bmv2] [T] [thread 31552] [64.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:14.225] [bmv2] [D] [thread 31552] [64.0] [cxt 0] Pipeline 'ingress': end
[23:16:14.225] [bmv2] [D] [thread 31552] [64.0] [cxt 0] Egress port is 4
[23:16:14.225] [bmv2] [D] [thread 31553] [64.0] [cxt 0] Pipeline 'egress': start
[23:16:14.225] [bmv2] [D] [thread 31553] [64.0] [cxt 0] Pipeline 'egress': end
[23:16:14.225] [bmv2] [D] [thread 31553] [64.0] [cxt 0] Deparser 'deparser': start
[23:16:14.225] [bmv2] [D] [thread 31553] [64.0] [cxt 0] Updating checksum 'cksum'
[23:16:14.225] [bmv2] [D] [thread 31553] [64.0] [cxt 0] Deparsing header 'ethernet'
[23:16:14.225] [bmv2] [D] [thread 31553] [64.0] [cxt 0] Deparsing header 'ipv4'
[23:16:14.225] [bmv2] [D] [thread 31553] [64.0] [cxt 0] Deparser 'deparser': end
[23:16:14.225] [bmv2] [D] [thread 31557] [64.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:16.356] [bmv2] [D] [thread 31552] [65.0] [cxt 0] Processing packet received on port 3
[23:16:16.356] [bmv2] [D] [thread 31552] [65.0] [cxt 0] Parser 'parser': start
[23:16:16.356] [bmv2] [D] [thread 31552] [65.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:16.356] [bmv2] [D] [thread 31552] [65.0] [cxt 0] Extracting header 'ethernet'
[23:16:16.356] [bmv2] [D] [thread 31552] [65.0] [cxt 0] Parser state 'start': key is 0800
[23:16:16.356] [bmv2] [T] [thread 31552] [65.0] [cxt 0] Bytes parsed: 14
[23:16:16.356] [bmv2] [D] [thread 31552] [65.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:16.356] [bmv2] [D] [thread 31552] [65.0] [cxt 0] Extracting header 'ipv4'
[23:16:16.356] [bmv2] [D] [thread 31552] [65.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:16.356] [bmv2] [T] [thread 31552] [65.0] [cxt 0] Bytes parsed: 34
[23:16:16.356] [bmv2] [D] [thread 31552] [65.0] [cxt 0] Parser 'parser': end
[23:16:16.356] [bmv2] [D] [thread 31552] [65.0] [cxt 0] Pipeline 'ingress': start
[23:16:16.356] [bmv2] [T] [thread 31552] [65.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:16.356] [bmv2] [T] [thread 31552] [65.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:16.356] [bmv2] [D] [thread 31552] [65.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:16.356] [bmv2] [D] [thread 31552] [65.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:16.356] [bmv2] [D] [thread 31552] [65.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:16.356] [bmv2] [D] [thread 31552] [65.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:16.357] [bmv2] [T] [thread 31552] [65.0] [cxt 0] Action MyIngress.read_port
[23:16:16.357] [bmv2] [T] [thread 31552] [65.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:16.357] [bmv2] [T] [thread 31552] [65.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:16.357] [bmv2] [T] [thread 31552] [65.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:16.357] [bmv2] [T] [thread 31552] [65.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:16.357] [bmv2] [T] [thread 31552] [65.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:16.357] [bmv2] [T] [thread 31552] [65.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:16.357] [bmv2] [T] [thread 31552] [65.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:16.357] [bmv2] [D] [thread 31552] [65.0] [cxt 0] Looking up key:

[23:16:16.357] [bmv2] [D] [thread 31552] [65.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:16.357] [bmv2] [D] [thread 31552] [65.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:16.357] [bmv2] [T] [thread 31552] [65.0] [cxt 0] Action fast_reroute126
[23:16:16.357] [bmv2] [T] [thread 31552] [65.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:16.357] [bmv2] [T] [thread 31552] [65.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:16.357] [bmv2] [D] [thread 31552] [65.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:16.357] [bmv2] [D] [thread 31552] [65.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:16.357] [bmv2] [D] [thread 31552] [65.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:16.357] [bmv2] [D] [thread 31552] [65.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:16.357] [bmv2] [T] [thread 31552] [65.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:16.357] [bmv2] [T] [thread 31552] [65.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:16.357] [bmv2] [T] [thread 31552] [65.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:16.357] [bmv2] [T] [thread 31552] [65.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:16.357] [bmv2] [T] [thread 31552] [65.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:16.357] [bmv2] [D] [thread 31552] [65.0] [cxt 0] Looking up key:

[23:16:16.357] [bmv2] [D] [thread 31552] [65.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:16.357] [bmv2] [D] [thread 31552] [65.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:16.357] [bmv2] [T] [thread 31552] [65.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:16.357] [bmv2] [T] [thread 31552] [65.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:16.357] [bmv2] [T] [thread 31552] [65.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:16:16.357] [bmv2] [T] [thread 31552] [65.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:16.357] [bmv2] [T] [thread 31552] [65.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:16.357] [bmv2] [T] [thread 31552] [65.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:16:16.357] [bmv2] [T] [thread 31552] [65.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:16.357] [bmv2] [T] [thread 31552] [65.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:16:16.357] [bmv2] [T] [thread 31552] [65.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:16:16.357] [bmv2] [T] [thread 31552] [65.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:16:16.357] [bmv2] [D] [thread 31552] [65.0] [cxt 0] Looking up key:

[23:16:16.357] [bmv2] [D] [thread 31552] [65.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:16:16.357] [bmv2] [D] [thread 31552] [65.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:16:16.357] [bmv2] [T] [thread 31552] [65.0] [cxt 0] Action MyIngress.read_depot_port
[23:16:16.357] [bmv2] [T] [thread 31552] [65.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:16:16.357] [bmv2] [T] [thread 31552] [65.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:16:16.357] [bmv2] [T] [thread 31552] [65.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:16:16.357] [bmv2] [D] [thread 31552] [65.0] [cxt 0] Looking up key:

[23:16:16.357] [bmv2] [D] [thread 31552] [65.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:16:16.357] [bmv2] [D] [thread 31552] [65.0] [cxt 0] Action entry is fast_reroute133 - 
[23:16:16.357] [bmv2] [T] [thread 31552] [65.0] [cxt 0] Action fast_reroute133
[23:16:16.357] [bmv2] [T] [thread 31552] [65.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:16:16.357] [bmv2] [T] [thread 31552] [65.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:16:16.357] [bmv2] [D] [thread 31552] [65.0] [cxt 0] Looking up key:

[23:16:16.357] [bmv2] [D] [thread 31552] [65.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:16:16.357] [bmv2] [D] [thread 31552] [65.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:16:16.357] [bmv2] [T] [thread 31552] [65.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:16:16.357] [bmv2] [T] [thread 31552] [65.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:16:16.357] [bmv2] [T] [thread 31552] [65.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:16:16.357] [bmv2] [D] [thread 31552] [65.0] [cxt 0] Pipeline 'ingress': end
[23:16:16.357] [bmv2] [D] [thread 31552] [65.0] [cxt 0] Egress port is 0
[23:16:16.357] [bmv2] [D] [thread 31553] [65.0] [cxt 0] Pipeline 'egress': start
[23:16:16.357] [bmv2] [D] [thread 31553] [65.0] [cxt 0] Pipeline 'egress': end
[23:16:16.357] [bmv2] [D] [thread 31553] [65.0] [cxt 0] Deparser 'deparser': start
[23:16:16.357] [bmv2] [D] [thread 31553] [65.0] [cxt 0] Updating checksum 'cksum'
[23:16:16.357] [bmv2] [D] [thread 31553] [65.0] [cxt 0] Deparsing header 'ethernet'
[23:16:16.357] [bmv2] [D] [thread 31553] [65.0] [cxt 0] Deparsing header 'ipv4'
[23:16:16.357] [bmv2] [D] [thread 31553] [65.0] [cxt 0] Deparser 'deparser': end
[23:16:16.358] [bmv2] [D] [thread 31557] [65.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:16:16.896] [bmv2] [D] [thread 31552] [66.0] [cxt 0] Processing packet received on port 3
[23:16:16.896] [bmv2] [D] [thread 31552] [66.0] [cxt 0] Parser 'parser': start
[23:16:16.896] [bmv2] [D] [thread 31552] [66.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:16.896] [bmv2] [D] [thread 31552] [66.0] [cxt 0] Extracting header 'ethernet'
[23:16:16.896] [bmv2] [D] [thread 31552] [66.0] [cxt 0] Parser state 'start': key is 0800
[23:16:16.896] [bmv2] [T] [thread 31552] [66.0] [cxt 0] Bytes parsed: 14
[23:16:16.896] [bmv2] [D] [thread 31552] [66.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:16.896] [bmv2] [D] [thread 31552] [66.0] [cxt 0] Extracting header 'ipv4'
[23:16:16.896] [bmv2] [D] [thread 31552] [66.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:16.896] [bmv2] [T] [thread 31552] [66.0] [cxt 0] Bytes parsed: 34
[23:16:16.896] [bmv2] [D] [thread 31552] [66.0] [cxt 0] Parser 'parser': end
[23:16:16.896] [bmv2] [D] [thread 31552] [66.0] [cxt 0] Pipeline 'ingress': start
[23:16:16.896] [bmv2] [T] [thread 31552] [66.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:16.896] [bmv2] [T] [thread 31552] [66.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:16.896] [bmv2] [D] [thread 31552] [66.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:16.896] [bmv2] [D] [thread 31552] [66.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:16.897] [bmv2] [D] [thread 31552] [66.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:16.897] [bmv2] [D] [thread 31552] [66.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:16.897] [bmv2] [T] [thread 31552] [66.0] [cxt 0] Action MyIngress.read_port
[23:16:16.897] [bmv2] [T] [thread 31552] [66.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:16.897] [bmv2] [T] [thread 31552] [66.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:16.897] [bmv2] [T] [thread 31552] [66.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:16.897] [bmv2] [T] [thread 31552] [66.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:16.897] [bmv2] [T] [thread 31552] [66.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:16.897] [bmv2] [T] [thread 31552] [66.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:16.897] [bmv2] [T] [thread 31552] [66.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:16.897] [bmv2] [D] [thread 31552] [66.0] [cxt 0] Looking up key:

[23:16:16.897] [bmv2] [D] [thread 31552] [66.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:16.897] [bmv2] [D] [thread 31552] [66.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:16.897] [bmv2] [T] [thread 31552] [66.0] [cxt 0] Action fast_reroute126
[23:16:16.897] [bmv2] [T] [thread 31552] [66.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:16.897] [bmv2] [T] [thread 31552] [66.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:16.897] [bmv2] [D] [thread 31552] [66.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:16.897] [bmv2] [D] [thread 31552] [66.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:16.897] [bmv2] [D] [thread 31552] [66.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:16.897] [bmv2] [D] [thread 31552] [66.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:16.897] [bmv2] [T] [thread 31552] [66.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:16.897] [bmv2] [T] [thread 31552] [66.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:16.897] [bmv2] [T] [thread 31552] [66.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:16.897] [bmv2] [T] [thread 31552] [66.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:16.897] [bmv2] [T] [thread 31552] [66.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:16.897] [bmv2] [D] [thread 31552] [66.0] [cxt 0] Looking up key:

[23:16:16.897] [bmv2] [D] [thread 31552] [66.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:16.897] [bmv2] [D] [thread 31552] [66.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:16.897] [bmv2] [T] [thread 31552] [66.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:16.897] [bmv2] [T] [thread 31552] [66.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:16.897] [bmv2] [T] [thread 31552] [66.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:16:16.897] [bmv2] [T] [thread 31552] [66.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:16.897] [bmv2] [T] [thread 31552] [66.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:16.897] [bmv2] [T] [thread 31552] [66.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:16:16.897] [bmv2] [T] [thread 31552] [66.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:16.897] [bmv2] [T] [thread 31552] [66.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:16:16.897] [bmv2] [T] [thread 31552] [66.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:16.897] [bmv2] [D] [thread 31552] [66.0] [cxt 0] Pipeline 'ingress': end
[23:16:16.897] [bmv2] [D] [thread 31552] [66.0] [cxt 0] Egress port is 4
[23:16:16.897] [bmv2] [D] [thread 31553] [66.0] [cxt 0] Pipeline 'egress': start
[23:16:16.898] [bmv2] [D] [thread 31553] [66.0] [cxt 0] Pipeline 'egress': end
[23:16:16.898] [bmv2] [D] [thread 31553] [66.0] [cxt 0] Deparser 'deparser': start
[23:16:16.898] [bmv2] [D] [thread 31553] [66.0] [cxt 0] Updating checksum 'cksum'
[23:16:16.898] [bmv2] [D] [thread 31553] [66.0] [cxt 0] Deparsing header 'ethernet'
[23:16:16.898] [bmv2] [D] [thread 31553] [66.0] [cxt 0] Deparsing header 'ipv4'
[23:16:16.898] [bmv2] [D] [thread 31553] [66.0] [cxt 0] Deparser 'deparser': end
[23:16:16.898] [bmv2] [D] [thread 31557] [66.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:16.907] [bmv2] [D] [thread 31552] [67.0] [cxt 0] Processing packet received on port 3
[23:16:16.907] [bmv2] [D] [thread 31552] [67.0] [cxt 0] Parser 'parser': start
[23:16:16.907] [bmv2] [D] [thread 31552] [67.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:16.907] [bmv2] [D] [thread 31552] [67.0] [cxt 0] Extracting header 'ethernet'
[23:16:16.907] [bmv2] [D] [thread 31552] [67.0] [cxt 0] Parser state 'start': key is 0800
[23:16:16.907] [bmv2] [T] [thread 31552] [67.0] [cxt 0] Bytes parsed: 14
[23:16:16.907] [bmv2] [D] [thread 31552] [67.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:16.907] [bmv2] [D] [thread 31552] [67.0] [cxt 0] Extracting header 'ipv4'
[23:16:16.907] [bmv2] [D] [thread 31552] [67.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:16.907] [bmv2] [T] [thread 31552] [67.0] [cxt 0] Bytes parsed: 34
[23:16:16.907] [bmv2] [D] [thread 31552] [67.0] [cxt 0] Parser 'parser': end
[23:16:16.907] [bmv2] [D] [thread 31552] [67.0] [cxt 0] Pipeline 'ingress': start
[23:16:16.907] [bmv2] [T] [thread 31552] [67.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:16.907] [bmv2] [T] [thread 31552] [67.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:16.907] [bmv2] [D] [thread 31552] [67.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:16.907] [bmv2] [D] [thread 31552] [67.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:16.907] [bmv2] [D] [thread 31552] [67.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:16.907] [bmv2] [D] [thread 31552] [67.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:16.907] [bmv2] [T] [thread 31552] [67.0] [cxt 0] Action MyIngress.read_port
[23:16:16.907] [bmv2] [T] [thread 31552] [67.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:16.907] [bmv2] [T] [thread 31552] [67.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:16.907] [bmv2] [T] [thread 31552] [67.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:16.907] [bmv2] [T] [thread 31552] [67.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:16.907] [bmv2] [T] [thread 31552] [67.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:16.907] [bmv2] [T] [thread 31552] [67.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:16.908] [bmv2] [T] [thread 31552] [67.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:16.908] [bmv2] [D] [thread 31552] [67.0] [cxt 0] Looking up key:

[23:16:16.908] [bmv2] [D] [thread 31552] [67.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:16.908] [bmv2] [D] [thread 31552] [67.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:16.908] [bmv2] [T] [thread 31552] [67.0] [cxt 0] Action fast_reroute126
[23:16:16.908] [bmv2] [T] [thread 31552] [67.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:16.908] [bmv2] [T] [thread 31552] [67.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:16.908] [bmv2] [D] [thread 31552] [67.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:16.908] [bmv2] [D] [thread 31552] [67.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:16.908] [bmv2] [D] [thread 31552] [67.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:16.908] [bmv2] [D] [thread 31552] [67.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:16.908] [bmv2] [T] [thread 31552] [67.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:16.908] [bmv2] [T] [thread 31552] [67.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:16.908] [bmv2] [T] [thread 31552] [67.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:16.908] [bmv2] [T] [thread 31552] [67.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:16.908] [bmv2] [T] [thread 31552] [67.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:16.908] [bmv2] [D] [thread 31552] [67.0] [cxt 0] Looking up key:

[23:16:16.908] [bmv2] [D] [thread 31552] [67.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:16.908] [bmv2] [D] [thread 31552] [67.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:16.908] [bmv2] [T] [thread 31552] [67.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:16.908] [bmv2] [T] [thread 31552] [67.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:16.908] [bmv2] [T] [thread 31552] [67.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:16:16.908] [bmv2] [T] [thread 31552] [67.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:16.908] [bmv2] [T] [thread 31552] [67.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:16.908] [bmv2] [T] [thread 31552] [67.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:16:16.908] [bmv2] [T] [thread 31552] [67.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:16.908] [bmv2] [T] [thread 31552] [67.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:16:16.908] [bmv2] [T] [thread 31552] [67.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:16.908] [bmv2] [D] [thread 31552] [67.0] [cxt 0] Pipeline 'ingress': end
[23:16:16.908] [bmv2] [D] [thread 31552] [67.0] [cxt 0] Egress port is 4
[23:16:16.908] [bmv2] [D] [thread 31553] [67.0] [cxt 0] Pipeline 'egress': start
[23:16:16.908] [bmv2] [D] [thread 31553] [67.0] [cxt 0] Pipeline 'egress': end
[23:16:16.908] [bmv2] [D] [thread 31553] [67.0] [cxt 0] Deparser 'deparser': start
[23:16:16.908] [bmv2] [D] [thread 31553] [67.0] [cxt 0] Updating checksum 'cksum'
[23:16:16.908] [bmv2] [D] [thread 31553] [67.0] [cxt 0] Deparsing header 'ethernet'
[23:16:16.908] [bmv2] [D] [thread 31553] [67.0] [cxt 0] Deparsing header 'ipv4'
[23:16:16.908] [bmv2] [D] [thread 31553] [67.0] [cxt 0] Deparser 'deparser': end
[23:16:16.908] [bmv2] [D] [thread 31557] [67.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:16.918] [bmv2] [D] [thread 31552] [68.0] [cxt 0] Processing packet received on port 3
[23:16:16.918] [bmv2] [D] [thread 31552] [68.0] [cxt 0] Parser 'parser': start
[23:16:16.918] [bmv2] [D] [thread 31552] [68.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:16.918] [bmv2] [D] [thread 31552] [68.0] [cxt 0] Extracting header 'ethernet'
[23:16:16.918] [bmv2] [D] [thread 31552] [68.0] [cxt 0] Parser state 'start': key is 0800
[23:16:16.918] [bmv2] [T] [thread 31552] [68.0] [cxt 0] Bytes parsed: 14
[23:16:16.918] [bmv2] [D] [thread 31552] [68.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:16.918] [bmv2] [D] [thread 31552] [68.0] [cxt 0] Extracting header 'ipv4'
[23:16:16.918] [bmv2] [D] [thread 31552] [68.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:16.918] [bmv2] [T] [thread 31552] [68.0] [cxt 0] Bytes parsed: 34
[23:16:16.918] [bmv2] [D] [thread 31552] [68.0] [cxt 0] Parser 'parser': end
[23:16:16.918] [bmv2] [D] [thread 31552] [68.0] [cxt 0] Pipeline 'ingress': start
[23:16:16.918] [bmv2] [T] [thread 31552] [68.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:16.918] [bmv2] [T] [thread 31552] [68.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:16.918] [bmv2] [D] [thread 31552] [68.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:16.918] [bmv2] [D] [thread 31552] [68.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:16.918] [bmv2] [D] [thread 31552] [68.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:16.918] [bmv2] [D] [thread 31552] [68.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:16.918] [bmv2] [T] [thread 31552] [68.0] [cxt 0] Action MyIngress.read_port
[23:16:16.918] [bmv2] [T] [thread 31552] [68.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:16.919] [bmv2] [T] [thread 31552] [68.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:16.919] [bmv2] [T] [thread 31552] [68.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:16.919] [bmv2] [T] [thread 31552] [68.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:16.919] [bmv2] [T] [thread 31552] [68.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:16.919] [bmv2] [T] [thread 31552] [68.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:16.919] [bmv2] [T] [thread 31552] [68.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:16.919] [bmv2] [D] [thread 31552] [68.0] [cxt 0] Looking up key:

[23:16:16.919] [bmv2] [D] [thread 31552] [68.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:16.919] [bmv2] [D] [thread 31552] [68.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:16.919] [bmv2] [T] [thread 31552] [68.0] [cxt 0] Action fast_reroute126
[23:16:16.919] [bmv2] [T] [thread 31552] [68.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:16.919] [bmv2] [T] [thread 31552] [68.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:16.919] [bmv2] [D] [thread 31552] [68.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:16.919] [bmv2] [D] [thread 31552] [68.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:16.919] [bmv2] [D] [thread 31552] [68.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:16.919] [bmv2] [D] [thread 31552] [68.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:16.919] [bmv2] [T] [thread 31552] [68.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:16.919] [bmv2] [T] [thread 31552] [68.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:16.919] [bmv2] [T] [thread 31552] [68.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:16.919] [bmv2] [T] [thread 31552] [68.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:16.919] [bmv2] [T] [thread 31552] [68.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:16.919] [bmv2] [D] [thread 31552] [68.0] [cxt 0] Looking up key:

[23:16:16.919] [bmv2] [D] [thread 31552] [68.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:16.919] [bmv2] [D] [thread 31552] [68.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:16.919] [bmv2] [T] [thread 31552] [68.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:16.919] [bmv2] [T] [thread 31552] [68.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:16.919] [bmv2] [T] [thread 31552] [68.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:16:16.919] [bmv2] [T] [thread 31552] [68.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:16.919] [bmv2] [T] [thread 31552] [68.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:16.919] [bmv2] [T] [thread 31552] [68.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:16:16.919] [bmv2] [T] [thread 31552] [68.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:16.919] [bmv2] [T] [thread 31552] [68.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:16:16.919] [bmv2] [T] [thread 31552] [68.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:16.919] [bmv2] [D] [thread 31552] [68.0] [cxt 0] Pipeline 'ingress': end
[23:16:16.919] [bmv2] [D] [thread 31552] [68.0] [cxt 0] Egress port is 4
[23:16:16.919] [bmv2] [D] [thread 31553] [68.0] [cxt 0] Pipeline 'egress': start
[23:16:16.919] [bmv2] [D] [thread 31553] [68.0] [cxt 0] Pipeline 'egress': end
[23:16:16.919] [bmv2] [D] [thread 31553] [68.0] [cxt 0] Deparser 'deparser': start
[23:16:16.919] [bmv2] [D] [thread 31553] [68.0] [cxt 0] Updating checksum 'cksum'
[23:16:16.919] [bmv2] [D] [thread 31553] [68.0] [cxt 0] Deparsing header 'ethernet'
[23:16:16.919] [bmv2] [D] [thread 31553] [68.0] [cxt 0] Deparsing header 'ipv4'
[23:16:16.920] [bmv2] [D] [thread 31553] [68.0] [cxt 0] Deparser 'deparser': end
[23:16:16.920] [bmv2] [D] [thread 31557] [68.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:18.532] [bmv2] [D] [thread 31552] [69.0] [cxt 0] Processing packet received on port 3
[23:16:18.532] [bmv2] [D] [thread 31552] [69.0] [cxt 0] Parser 'parser': start
[23:16:18.532] [bmv2] [D] [thread 31552] [69.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:18.532] [bmv2] [D] [thread 31552] [69.0] [cxt 0] Extracting header 'ethernet'
[23:16:18.532] [bmv2] [D] [thread 31552] [69.0] [cxt 0] Parser state 'start': key is 0800
[23:16:18.532] [bmv2] [T] [thread 31552] [69.0] [cxt 0] Bytes parsed: 14
[23:16:18.532] [bmv2] [D] [thread 31552] [69.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:18.532] [bmv2] [D] [thread 31552] [69.0] [cxt 0] Extracting header 'ipv4'
[23:16:18.532] [bmv2] [D] [thread 31552] [69.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:18.532] [bmv2] [T] [thread 31552] [69.0] [cxt 0] Bytes parsed: 34
[23:16:18.532] [bmv2] [D] [thread 31552] [69.0] [cxt 0] Parser 'parser': end
[23:16:18.532] [bmv2] [D] [thread 31552] [69.0] [cxt 0] Pipeline 'ingress': start
[23:16:18.532] [bmv2] [T] [thread 31552] [69.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:18.532] [bmv2] [T] [thread 31552] [69.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:18.532] [bmv2] [D] [thread 31552] [69.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:18.532] [bmv2] [D] [thread 31552] [69.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:18.532] [bmv2] [D] [thread 31552] [69.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:18.532] [bmv2] [D] [thread 31552] [69.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:18.532] [bmv2] [T] [thread 31552] [69.0] [cxt 0] Action MyIngress.read_port
[23:16:18.532] [bmv2] [T] [thread 31552] [69.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:18.532] [bmv2] [T] [thread 31552] [69.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:18.532] [bmv2] [T] [thread 31552] [69.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:18.532] [bmv2] [T] [thread 31552] [69.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:18.533] [bmv2] [T] [thread 31552] [69.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:18.533] [bmv2] [T] [thread 31552] [69.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:18.533] [bmv2] [T] [thread 31552] [69.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:18.533] [bmv2] [D] [thread 31552] [69.0] [cxt 0] Looking up key:

[23:16:18.533] [bmv2] [D] [thread 31552] [69.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:18.533] [bmv2] [D] [thread 31552] [69.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:18.533] [bmv2] [T] [thread 31552] [69.0] [cxt 0] Action fast_reroute126
[23:16:18.533] [bmv2] [T] [thread 31552] [69.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:18.533] [bmv2] [T] [thread 31552] [69.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:18.533] [bmv2] [D] [thread 31552] [69.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:18.533] [bmv2] [D] [thread 31552] [69.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:18.533] [bmv2] [D] [thread 31552] [69.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:18.533] [bmv2] [D] [thread 31552] [69.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:18.533] [bmv2] [T] [thread 31552] [69.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:18.533] [bmv2] [T] [thread 31552] [69.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:18.533] [bmv2] [T] [thread 31552] [69.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:18.533] [bmv2] [T] [thread 31552] [69.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:18.533] [bmv2] [T] [thread 31552] [69.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:18.533] [bmv2] [D] [thread 31552] [69.0] [cxt 0] Looking up key:

[23:16:18.533] [bmv2] [D] [thread 31552] [69.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:18.533] [bmv2] [D] [thread 31552] [69.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:18.533] [bmv2] [T] [thread 31552] [69.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:18.533] [bmv2] [T] [thread 31552] [69.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:18.533] [bmv2] [T] [thread 31552] [69.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:16:18.533] [bmv2] [T] [thread 31552] [69.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:18.533] [bmv2] [T] [thread 31552] [69.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:18.533] [bmv2] [T] [thread 31552] [69.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:16:18.533] [bmv2] [T] [thread 31552] [69.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:18.533] [bmv2] [T] [thread 31552] [69.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:16:18.533] [bmv2] [T] [thread 31552] [69.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:18.533] [bmv2] [D] [thread 31552] [69.0] [cxt 0] Pipeline 'ingress': end
[23:16:18.533] [bmv2] [D] [thread 31552] [69.0] [cxt 0] Egress port is 4
[23:16:18.533] [bmv2] [D] [thread 31553] [69.0] [cxt 0] Pipeline 'egress': start
[23:16:18.533] [bmv2] [D] [thread 31553] [69.0] [cxt 0] Pipeline 'egress': end
[23:16:18.533] [bmv2] [D] [thread 31553] [69.0] [cxt 0] Deparser 'deparser': start
[23:16:18.533] [bmv2] [D] [thread 31553] [69.0] [cxt 0] Updating checksum 'cksum'
[23:16:18.533] [bmv2] [D] [thread 31553] [69.0] [cxt 0] Deparsing header 'ethernet'
[23:16:18.533] [bmv2] [D] [thread 31553] [69.0] [cxt 0] Deparsing header 'ipv4'
[23:16:18.533] [bmv2] [D] [thread 31553] [69.0] [cxt 0] Deparser 'deparser': end
[23:16:18.534] [bmv2] [D] [thread 31557] [69.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:19.615] [bmv2] [D] [thread 31552] [70.0] [cxt 0] Processing packet received on port 3
[23:16:19.615] [bmv2] [D] [thread 31552] [70.0] [cxt 0] Parser 'parser': start
[23:16:19.615] [bmv2] [D] [thread 31552] [70.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:19.615] [bmv2] [D] [thread 31552] [70.0] [cxt 0] Extracting header 'ethernet'
[23:16:19.615] [bmv2] [D] [thread 31552] [70.0] [cxt 0] Parser state 'start': key is 0800
[23:16:19.615] [bmv2] [T] [thread 31552] [70.0] [cxt 0] Bytes parsed: 14
[23:16:19.615] [bmv2] [D] [thread 31552] [70.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:19.615] [bmv2] [D] [thread 31552] [70.0] [cxt 0] Extracting header 'ipv4'
[23:16:19.615] [bmv2] [D] [thread 31552] [70.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:19.615] [bmv2] [T] [thread 31552] [70.0] [cxt 0] Bytes parsed: 34
[23:16:19.615] [bmv2] [D] [thread 31552] [70.0] [cxt 0] Parser 'parser': end
[23:16:19.615] [bmv2] [D] [thread 31552] [70.0] [cxt 0] Pipeline 'ingress': start
[23:16:19.615] [bmv2] [T] [thread 31552] [70.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:19.615] [bmv2] [T] [thread 31552] [70.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:19.615] [bmv2] [D] [thread 31552] [70.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:19.615] [bmv2] [D] [thread 31552] [70.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:19.616] [bmv2] [D] [thread 31552] [70.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:19.616] [bmv2] [D] [thread 31552] [70.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:19.616] [bmv2] [T] [thread 31552] [70.0] [cxt 0] Action MyIngress.read_port
[23:16:19.616] [bmv2] [T] [thread 31552] [70.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:19.616] [bmv2] [T] [thread 31552] [70.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:19.616] [bmv2] [T] [thread 31552] [70.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:19.616] [bmv2] [T] [thread 31552] [70.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:19.616] [bmv2] [T] [thread 31552] [70.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:19.616] [bmv2] [T] [thread 31552] [70.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:19.616] [bmv2] [T] [thread 31552] [70.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:19.616] [bmv2] [D] [thread 31552] [70.0] [cxt 0] Looking up key:

[23:16:19.616] [bmv2] [D] [thread 31552] [70.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:19.616] [bmv2] [D] [thread 31552] [70.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:19.616] [bmv2] [T] [thread 31552] [70.0] [cxt 0] Action fast_reroute126
[23:16:19.616] [bmv2] [T] [thread 31552] [70.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:19.616] [bmv2] [T] [thread 31552] [70.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:19.616] [bmv2] [D] [thread 31552] [70.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:19.616] [bmv2] [D] [thread 31552] [70.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:19.616] [bmv2] [D] [thread 31552] [70.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:19.616] [bmv2] [D] [thread 31552] [70.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:19.616] [bmv2] [T] [thread 31552] [70.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:19.616] [bmv2] [T] [thread 31552] [70.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:19.616] [bmv2] [T] [thread 31552] [70.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:19.616] [bmv2] [T] [thread 31552] [70.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:19.616] [bmv2] [T] [thread 31552] [70.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:19.616] [bmv2] [D] [thread 31552] [70.0] [cxt 0] Looking up key:

[23:16:19.616] [bmv2] [D] [thread 31552] [70.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:19.616] [bmv2] [D] [thread 31552] [70.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:19.616] [bmv2] [T] [thread 31552] [70.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:19.616] [bmv2] [T] [thread 31552] [70.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:19.616] [bmv2] [T] [thread 31552] [70.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:16:19.616] [bmv2] [T] [thread 31552] [70.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:19.616] [bmv2] [T] [thread 31552] [70.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:19.616] [bmv2] [T] [thread 31552] [70.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:16:19.616] [bmv2] [T] [thread 31552] [70.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:19.616] [bmv2] [T] [thread 31552] [70.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:16:19.616] [bmv2] [T] [thread 31552] [70.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:19.616] [bmv2] [D] [thread 31552] [70.0] [cxt 0] Pipeline 'ingress': end
[23:16:19.616] [bmv2] [D] [thread 31552] [70.0] [cxt 0] Egress port is 4
[23:16:19.616] [bmv2] [D] [thread 31553] [70.0] [cxt 0] Pipeline 'egress': start
[23:16:19.616] [bmv2] [D] [thread 31553] [70.0] [cxt 0] Pipeline 'egress': end
[23:16:19.616] [bmv2] [D] [thread 31553] [70.0] [cxt 0] Deparser 'deparser': start
[23:16:19.616] [bmv2] [D] [thread 31553] [70.0] [cxt 0] Updating checksum 'cksum'
[23:16:19.616] [bmv2] [D] [thread 31553] [70.0] [cxt 0] Deparsing header 'ethernet'
[23:16:19.616] [bmv2] [D] [thread 31553] [70.0] [cxt 0] Deparsing header 'ipv4'
[23:16:19.616] [bmv2] [D] [thread 31553] [70.0] [cxt 0] Deparser 'deparser': end
[23:16:19.616] [bmv2] [D] [thread 31557] [70.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:19.625] [bmv2] [D] [thread 31552] [71.0] [cxt 0] Processing packet received on port 3
[23:16:19.625] [bmv2] [D] [thread 31552] [71.0] [cxt 0] Parser 'parser': start
[23:16:19.625] [bmv2] [D] [thread 31552] [71.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:19.626] [bmv2] [D] [thread 31552] [71.0] [cxt 0] Extracting header 'ethernet'
[23:16:19.626] [bmv2] [D] [thread 31552] [71.0] [cxt 0] Parser state 'start': key is 0800
[23:16:19.626] [bmv2] [T] [thread 31552] [71.0] [cxt 0] Bytes parsed: 14
[23:16:19.626] [bmv2] [D] [thread 31552] [71.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:19.626] [bmv2] [D] [thread 31552] [71.0] [cxt 0] Extracting header 'ipv4'
[23:16:19.626] [bmv2] [D] [thread 31552] [71.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:19.626] [bmv2] [T] [thread 31552] [71.0] [cxt 0] Bytes parsed: 34
[23:16:19.626] [bmv2] [D] [thread 31552] [71.0] [cxt 0] Parser 'parser': end
[23:16:19.626] [bmv2] [D] [thread 31552] [71.0] [cxt 0] Pipeline 'ingress': start
[23:16:19.626] [bmv2] [T] [thread 31552] [71.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:19.626] [bmv2] [T] [thread 31552] [71.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:19.626] [bmv2] [D] [thread 31552] [71.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:19.626] [bmv2] [D] [thread 31552] [71.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:19.626] [bmv2] [D] [thread 31552] [71.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:19.626] [bmv2] [D] [thread 31552] [71.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:19.626] [bmv2] [T] [thread 31552] [71.0] [cxt 0] Action MyIngress.read_port
[23:16:19.626] [bmv2] [T] [thread 31552] [71.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:19.626] [bmv2] [T] [thread 31552] [71.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:19.626] [bmv2] [T] [thread 31552] [71.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:19.626] [bmv2] [T] [thread 31552] [71.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:19.626] [bmv2] [T] [thread 31552] [71.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:19.626] [bmv2] [T] [thread 31552] [71.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:19.626] [bmv2] [T] [thread 31552] [71.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:19.626] [bmv2] [D] [thread 31552] [71.0] [cxt 0] Looking up key:

[23:16:19.626] [bmv2] [D] [thread 31552] [71.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:19.626] [bmv2] [D] [thread 31552] [71.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:19.626] [bmv2] [T] [thread 31552] [71.0] [cxt 0] Action fast_reroute126
[23:16:19.626] [bmv2] [T] [thread 31552] [71.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:19.626] [bmv2] [T] [thread 31552] [71.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:19.626] [bmv2] [D] [thread 31552] [71.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:19.626] [bmv2] [D] [thread 31552] [71.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:19.626] [bmv2] [D] [thread 31552] [71.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:19.626] [bmv2] [D] [thread 31552] [71.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:19.626] [bmv2] [T] [thread 31552] [71.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:19.626] [bmv2] [T] [thread 31552] [71.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:19.626] [bmv2] [T] [thread 31552] [71.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:19.626] [bmv2] [T] [thread 31552] [71.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:19.626] [bmv2] [T] [thread 31552] [71.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:19.626] [bmv2] [D] [thread 31552] [71.0] [cxt 0] Looking up key:

[23:16:19.626] [bmv2] [D] [thread 31552] [71.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:19.626] [bmv2] [D] [thread 31552] [71.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:19.626] [bmv2] [T] [thread 31552] [71.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:19.626] [bmv2] [T] [thread 31552] [71.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:19.626] [bmv2] [T] [thread 31552] [71.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:16:19.627] [bmv2] [T] [thread 31552] [71.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:19.627] [bmv2] [T] [thread 31552] [71.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:19.627] [bmv2] [T] [thread 31552] [71.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:16:19.627] [bmv2] [T] [thread 31552] [71.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:19.627] [bmv2] [T] [thread 31552] [71.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:16:19.627] [bmv2] [T] [thread 31552] [71.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:19.627] [bmv2] [D] [thread 31552] [71.0] [cxt 0] Pipeline 'ingress': end
[23:16:19.627] [bmv2] [D] [thread 31552] [71.0] [cxt 0] Egress port is 4
[23:16:19.627] [bmv2] [D] [thread 31553] [71.0] [cxt 0] Pipeline 'egress': start
[23:16:19.627] [bmv2] [D] [thread 31553] [71.0] [cxt 0] Pipeline 'egress': end
[23:16:19.627] [bmv2] [D] [thread 31553] [71.0] [cxt 0] Deparser 'deparser': start
[23:16:19.627] [bmv2] [D] [thread 31553] [71.0] [cxt 0] Updating checksum 'cksum'
[23:16:19.627] [bmv2] [D] [thread 31553] [71.0] [cxt 0] Deparsing header 'ethernet'
[23:16:19.627] [bmv2] [D] [thread 31553] [71.0] [cxt 0] Deparsing header 'ipv4'
[23:16:19.627] [bmv2] [D] [thread 31553] [71.0] [cxt 0] Deparser 'deparser': end
[23:16:19.627] [bmv2] [D] [thread 31557] [71.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:20.688] [bmv2] [D] [thread 31552] [72.0] [cxt 0] Processing packet received on port 3
[23:16:20.688] [bmv2] [D] [thread 31552] [72.0] [cxt 0] Parser 'parser': start
[23:16:20.688] [bmv2] [D] [thread 31552] [72.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:20.688] [bmv2] [D] [thread 31552] [72.0] [cxt 0] Extracting header 'ethernet'
[23:16:20.688] [bmv2] [D] [thread 31552] [72.0] [cxt 0] Parser state 'start': key is 0800
[23:16:20.688] [bmv2] [T] [thread 31552] [72.0] [cxt 0] Bytes parsed: 14
[23:16:20.688] [bmv2] [D] [thread 31552] [72.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:20.688] [bmv2] [D] [thread 31552] [72.0] [cxt 0] Extracting header 'ipv4'
[23:16:20.688] [bmv2] [D] [thread 31552] [72.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:20.688] [bmv2] [T] [thread 31552] [72.0] [cxt 0] Bytes parsed: 34
[23:16:20.688] [bmv2] [D] [thread 31552] [72.0] [cxt 0] Parser 'parser': end
[23:16:20.688] [bmv2] [D] [thread 31552] [72.0] [cxt 0] Pipeline 'ingress': start
[23:16:20.688] [bmv2] [T] [thread 31552] [72.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:20.688] [bmv2] [T] [thread 31552] [72.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:20.688] [bmv2] [D] [thread 31552] [72.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:20.688] [bmv2] [D] [thread 31552] [72.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:20.689] [bmv2] [D] [thread 31552] [72.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:20.689] [bmv2] [D] [thread 31552] [72.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:20.689] [bmv2] [T] [thread 31552] [72.0] [cxt 0] Action MyIngress.read_port
[23:16:20.689] [bmv2] [T] [thread 31552] [72.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:20.689] [bmv2] [T] [thread 31552] [72.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:20.689] [bmv2] [T] [thread 31552] [72.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:20.689] [bmv2] [T] [thread 31552] [72.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:20.689] [bmv2] [T] [thread 31552] [72.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:20.689] [bmv2] [T] [thread 31552] [72.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:20.689] [bmv2] [T] [thread 31552] [72.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:20.689] [bmv2] [D] [thread 31552] [72.0] [cxt 0] Looking up key:

[23:16:20.689] [bmv2] [D] [thread 31552] [72.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:20.689] [bmv2] [D] [thread 31552] [72.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:20.689] [bmv2] [T] [thread 31552] [72.0] [cxt 0] Action fast_reroute126
[23:16:20.689] [bmv2] [T] [thread 31552] [72.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:20.689] [bmv2] [T] [thread 31552] [72.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:20.689] [bmv2] [D] [thread 31552] [72.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:20.689] [bmv2] [D] [thread 31552] [72.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:20.689] [bmv2] [D] [thread 31552] [72.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:20.689] [bmv2] [D] [thread 31552] [72.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:20.689] [bmv2] [T] [thread 31552] [72.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:20.689] [bmv2] [T] [thread 31552] [72.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:20.689] [bmv2] [T] [thread 31552] [72.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:20.689] [bmv2] [T] [thread 31552] [72.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:20.689] [bmv2] [T] [thread 31552] [72.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:20.689] [bmv2] [D] [thread 31552] [72.0] [cxt 0] Looking up key:

[23:16:20.689] [bmv2] [D] [thread 31552] [72.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:20.689] [bmv2] [D] [thread 31552] [72.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:20.689] [bmv2] [T] [thread 31552] [72.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:20.689] [bmv2] [T] [thread 31552] [72.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:20.689] [bmv2] [T] [thread 31552] [72.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:16:20.689] [bmv2] [T] [thread 31552] [72.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:20.689] [bmv2] [T] [thread 31552] [72.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:20.689] [bmv2] [T] [thread 31552] [72.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:16:20.689] [bmv2] [T] [thread 31552] [72.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:20.689] [bmv2] [T] [thread 31552] [72.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:16:20.689] [bmv2] [T] [thread 31552] [72.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:16:20.689] [bmv2] [T] [thread 31552] [72.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:16:20.689] [bmv2] [D] [thread 31552] [72.0] [cxt 0] Looking up key:

[23:16:20.689] [bmv2] [D] [thread 31552] [72.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:16:20.689] [bmv2] [D] [thread 31552] [72.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:16:20.689] [bmv2] [T] [thread 31552] [72.0] [cxt 0] Action MyIngress.read_depot_port
[23:16:20.689] [bmv2] [T] [thread 31552] [72.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:16:20.689] [bmv2] [T] [thread 31552] [72.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:16:20.690] [bmv2] [T] [thread 31552] [72.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:16:20.690] [bmv2] [D] [thread 31552] [72.0] [cxt 0] Looking up key:

[23:16:20.690] [bmv2] [D] [thread 31552] [72.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:16:20.690] [bmv2] [D] [thread 31552] [72.0] [cxt 0] Action entry is fast_reroute133 - 
[23:16:20.690] [bmv2] [T] [thread 31552] [72.0] [cxt 0] Action fast_reroute133
[23:16:20.690] [bmv2] [T] [thread 31552] [72.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:16:20.690] [bmv2] [T] [thread 31552] [72.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:16:20.690] [bmv2] [D] [thread 31552] [72.0] [cxt 0] Looking up key:

[23:16:20.690] [bmv2] [D] [thread 31552] [72.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:16:20.690] [bmv2] [D] [thread 31552] [72.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:16:20.690] [bmv2] [T] [thread 31552] [72.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:16:20.690] [bmv2] [T] [thread 31552] [72.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:16:20.690] [bmv2] [T] [thread 31552] [72.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:16:20.690] [bmv2] [D] [thread 31552] [72.0] [cxt 0] Pipeline 'ingress': end
[23:16:20.690] [bmv2] [D] [thread 31552] [72.0] [cxt 0] Egress port is 0
[23:16:20.690] [bmv2] [D] [thread 31553] [72.0] [cxt 0] Pipeline 'egress': start
[23:16:20.690] [bmv2] [D] [thread 31553] [72.0] [cxt 0] Pipeline 'egress': end
[23:16:20.690] [bmv2] [D] [thread 31553] [72.0] [cxt 0] Deparser 'deparser': start
[23:16:20.690] [bmv2] [D] [thread 31553] [72.0] [cxt 0] Updating checksum 'cksum'
[23:16:20.690] [bmv2] [D] [thread 31553] [72.0] [cxt 0] Deparsing header 'ethernet'
[23:16:20.690] [bmv2] [D] [thread 31553] [72.0] [cxt 0] Deparsing header 'ipv4'
[23:16:20.690] [bmv2] [D] [thread 31553] [72.0] [cxt 0] Deparser 'deparser': end
[23:16:20.690] [bmv2] [D] [thread 31557] [72.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:16:21.224] [bmv2] [D] [thread 31552] [73.0] [cxt 0] Processing packet received on port 3
[23:16:21.224] [bmv2] [D] [thread 31552] [73.0] [cxt 0] Parser 'parser': start
[23:16:21.224] [bmv2] [D] [thread 31552] [73.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:21.224] [bmv2] [D] [thread 31552] [73.0] [cxt 0] Extracting header 'ethernet'
[23:16:21.224] [bmv2] [D] [thread 31552] [73.0] [cxt 0] Parser state 'start': key is 0800
[23:16:21.224] [bmv2] [T] [thread 31552] [73.0] [cxt 0] Bytes parsed: 14
[23:16:21.224] [bmv2] [D] [thread 31552] [73.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:21.224] [bmv2] [D] [thread 31552] [73.0] [cxt 0] Extracting header 'ipv4'
[23:16:21.224] [bmv2] [D] [thread 31552] [73.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:21.224] [bmv2] [T] [thread 31552] [73.0] [cxt 0] Bytes parsed: 34
[23:16:21.224] [bmv2] [D] [thread 31552] [73.0] [cxt 0] Parser 'parser': end
[23:16:21.224] [bmv2] [D] [thread 31552] [73.0] [cxt 0] Pipeline 'ingress': start
[23:16:21.224] [bmv2] [T] [thread 31552] [73.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:21.224] [bmv2] [T] [thread 31552] [73.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:21.224] [bmv2] [D] [thread 31552] [73.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:21.224] [bmv2] [D] [thread 31552] [73.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:21.224] [bmv2] [D] [thread 31552] [73.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:21.224] [bmv2] [D] [thread 31552] [73.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:21.224] [bmv2] [T] [thread 31552] [73.0] [cxt 0] Action MyIngress.read_port
[23:16:21.224] [bmv2] [T] [thread 31552] [73.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:21.224] [bmv2] [T] [thread 31552] [73.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:21.224] [bmv2] [T] [thread 31552] [73.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:21.224] [bmv2] [T] [thread 31552] [73.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:21.224] [bmv2] [T] [thread 31552] [73.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:21.224] [bmv2] [T] [thread 31552] [73.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:21.224] [bmv2] [T] [thread 31552] [73.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:21.224] [bmv2] [D] [thread 31552] [73.0] [cxt 0] Looking up key:

[23:16:21.224] [bmv2] [D] [thread 31552] [73.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:21.224] [bmv2] [D] [thread 31552] [73.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:21.224] [bmv2] [T] [thread 31552] [73.0] [cxt 0] Action fast_reroute126
[23:16:21.224] [bmv2] [T] [thread 31552] [73.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:21.224] [bmv2] [T] [thread 31552] [73.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:21.224] [bmv2] [D] [thread 31552] [73.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:21.224] [bmv2] [D] [thread 31552] [73.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:21.224] [bmv2] [D] [thread 31552] [73.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:21.224] [bmv2] [D] [thread 31552] [73.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:21.224] [bmv2] [T] [thread 31552] [73.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:21.224] [bmv2] [T] [thread 31552] [73.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:21.224] [bmv2] [T] [thread 31552] [73.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:21.224] [bmv2] [T] [thread 31552] [73.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:21.224] [bmv2] [T] [thread 31552] [73.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:21.224] [bmv2] [D] [thread 31552] [73.0] [cxt 0] Looking up key:

[23:16:21.224] [bmv2] [D] [thread 31552] [73.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:21.224] [bmv2] [D] [thread 31552] [73.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:21.224] [bmv2] [T] [thread 31552] [73.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:21.224] [bmv2] [T] [thread 31552] [73.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:21.224] [bmv2] [T] [thread 31552] [73.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:16:21.224] [bmv2] [T] [thread 31552] [73.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:21.224] [bmv2] [T] [thread 31552] [73.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:21.224] [bmv2] [T] [thread 31552] [73.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:16:21.224] [bmv2] [T] [thread 31552] [73.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:21.224] [bmv2] [T] [thread 31552] [73.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:16:21.224] [bmv2] [T] [thread 31552] [73.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:21.224] [bmv2] [D] [thread 31552] [73.0] [cxt 0] Pipeline 'ingress': end
[23:16:21.224] [bmv2] [D] [thread 31552] [73.0] [cxt 0] Egress port is 4
[23:16:21.224] [bmv2] [D] [thread 31553] [73.0] [cxt 0] Pipeline 'egress': start
[23:16:21.224] [bmv2] [D] [thread 31553] [73.0] [cxt 0] Pipeline 'egress': end
[23:16:21.224] [bmv2] [D] [thread 31553] [73.0] [cxt 0] Deparser 'deparser': start
[23:16:21.224] [bmv2] [D] [thread 31553] [73.0] [cxt 0] Updating checksum 'cksum'
[23:16:21.224] [bmv2] [D] [thread 31553] [73.0] [cxt 0] Deparsing header 'ethernet'
[23:16:21.224] [bmv2] [D] [thread 31553] [73.0] [cxt 0] Deparsing header 'ipv4'
[23:16:21.224] [bmv2] [D] [thread 31553] [73.0] [cxt 0] Deparser 'deparser': end
[23:16:21.224] [bmv2] [D] [thread 31557] [73.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:21.234] [bmv2] [D] [thread 31552] [74.0] [cxt 0] Processing packet received on port 3
[23:16:21.234] [bmv2] [D] [thread 31552] [74.0] [cxt 0] Parser 'parser': start
[23:16:21.234] [bmv2] [D] [thread 31552] [74.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:21.234] [bmv2] [D] [thread 31552] [74.0] [cxt 0] Extracting header 'ethernet'
[23:16:21.234] [bmv2] [D] [thread 31552] [74.0] [cxt 0] Parser state 'start': key is 0800
[23:16:21.234] [bmv2] [T] [thread 31552] [74.0] [cxt 0] Bytes parsed: 14
[23:16:21.234] [bmv2] [D] [thread 31552] [74.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:21.234] [bmv2] [D] [thread 31552] [74.0] [cxt 0] Extracting header 'ipv4'
[23:16:21.234] [bmv2] [D] [thread 31552] [74.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:21.234] [bmv2] [T] [thread 31552] [74.0] [cxt 0] Bytes parsed: 34
[23:16:21.234] [bmv2] [D] [thread 31552] [74.0] [cxt 0] Parser 'parser': end
[23:16:21.234] [bmv2] [D] [thread 31552] [74.0] [cxt 0] Pipeline 'ingress': start
[23:16:21.234] [bmv2] [T] [thread 31552] [74.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:21.234] [bmv2] [T] [thread 31552] [74.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:21.234] [bmv2] [D] [thread 31552] [74.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:21.234] [bmv2] [D] [thread 31552] [74.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:21.234] [bmv2] [D] [thread 31552] [74.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:21.235] [bmv2] [D] [thread 31552] [74.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:21.235] [bmv2] [T] [thread 31552] [74.0] [cxt 0] Action MyIngress.read_port
[23:16:21.235] [bmv2] [T] [thread 31552] [74.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:21.235] [bmv2] [T] [thread 31552] [74.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:21.235] [bmv2] [T] [thread 31552] [74.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:21.235] [bmv2] [T] [thread 31552] [74.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:21.235] [bmv2] [T] [thread 31552] [74.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:21.235] [bmv2] [T] [thread 31552] [74.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:21.235] [bmv2] [T] [thread 31552] [74.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:21.235] [bmv2] [D] [thread 31552] [74.0] [cxt 0] Looking up key:

[23:16:21.235] [bmv2] [D] [thread 31552] [74.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:21.235] [bmv2] [D] [thread 31552] [74.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:21.235] [bmv2] [T] [thread 31552] [74.0] [cxt 0] Action fast_reroute126
[23:16:21.235] [bmv2] [T] [thread 31552] [74.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:21.235] [bmv2] [T] [thread 31552] [74.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:21.235] [bmv2] [D] [thread 31552] [74.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:21.235] [bmv2] [D] [thread 31552] [74.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:21.235] [bmv2] [D] [thread 31552] [74.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:21.235] [bmv2] [D] [thread 31552] [74.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:21.235] [bmv2] [T] [thread 31552] [74.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:21.235] [bmv2] [T] [thread 31552] [74.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:21.235] [bmv2] [T] [thread 31552] [74.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:21.235] [bmv2] [T] [thread 31552] [74.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:21.235] [bmv2] [T] [thread 31552] [74.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:21.235] [bmv2] [D] [thread 31552] [74.0] [cxt 0] Looking up key:

[23:16:21.235] [bmv2] [D] [thread 31552] [74.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:21.235] [bmv2] [D] [thread 31552] [74.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:21.235] [bmv2] [T] [thread 31552] [74.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:21.235] [bmv2] [T] [thread 31552] [74.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:21.235] [bmv2] [T] [thread 31552] [74.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:16:21.235] [bmv2] [T] [thread 31552] [74.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:21.235] [bmv2] [T] [thread 31552] [74.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:21.235] [bmv2] [T] [thread 31552] [74.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:16:21.235] [bmv2] [T] [thread 31552] [74.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:21.235] [bmv2] [T] [thread 31552] [74.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:16:21.235] [bmv2] [T] [thread 31552] [74.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:21.235] [bmv2] [D] [thread 31552] [74.0] [cxt 0] Pipeline 'ingress': end
[23:16:21.235] [bmv2] [D] [thread 31552] [74.0] [cxt 0] Egress port is 4
[23:16:21.235] [bmv2] [D] [thread 31553] [74.0] [cxt 0] Pipeline 'egress': start
[23:16:21.236] [bmv2] [D] [thread 31553] [74.0] [cxt 0] Pipeline 'egress': end
[23:16:21.236] [bmv2] [D] [thread 31553] [74.0] [cxt 0] Deparser 'deparser': start
[23:16:21.236] [bmv2] [D] [thread 31553] [74.0] [cxt 0] Updating checksum 'cksum'
[23:16:21.236] [bmv2] [D] [thread 31553] [74.0] [cxt 0] Deparsing header 'ethernet'
[23:16:21.236] [bmv2] [D] [thread 31553] [74.0] [cxt 0] Deparsing header 'ipv4'
[23:16:21.236] [bmv2] [D] [thread 31553] [74.0] [cxt 0] Deparser 'deparser': end
[23:16:21.236] [bmv2] [D] [thread 31557] [74.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:23.891] [bmv2] [D] [thread 31552] [75.0] [cxt 0] Processing packet received on port 3
[23:16:23.891] [bmv2] [D] [thread 31552] [75.0] [cxt 0] Parser 'parser': start
[23:16:23.891] [bmv2] [D] [thread 31552] [75.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:23.891] [bmv2] [D] [thread 31552] [75.0] [cxt 0] Extracting header 'ethernet'
[23:16:23.891] [bmv2] [D] [thread 31552] [75.0] [cxt 0] Parser state 'start': key is 0800
[23:16:23.891] [bmv2] [T] [thread 31552] [75.0] [cxt 0] Bytes parsed: 14
[23:16:23.891] [bmv2] [D] [thread 31552] [75.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:23.891] [bmv2] [D] [thread 31552] [75.0] [cxt 0] Extracting header 'ipv4'
[23:16:23.891] [bmv2] [D] [thread 31552] [75.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:23.891] [bmv2] [T] [thread 31552] [75.0] [cxt 0] Bytes parsed: 34
[23:16:23.891] [bmv2] [D] [thread 31552] [75.0] [cxt 0] Parser 'parser': end
[23:16:23.891] [bmv2] [D] [thread 31552] [75.0] [cxt 0] Pipeline 'ingress': start
[23:16:23.891] [bmv2] [T] [thread 31552] [75.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:23.891] [bmv2] [T] [thread 31552] [75.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:23.891] [bmv2] [D] [thread 31552] [75.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:23.891] [bmv2] [D] [thread 31552] [75.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:23.891] [bmv2] [D] [thread 31552] [75.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:23.891] [bmv2] [D] [thread 31552] [75.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:23.891] [bmv2] [T] [thread 31552] [75.0] [cxt 0] Action MyIngress.read_port
[23:16:23.891] [bmv2] [T] [thread 31552] [75.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:23.891] [bmv2] [T] [thread 31552] [75.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:23.891] [bmv2] [T] [thread 31552] [75.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:23.891] [bmv2] [T] [thread 31552] [75.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:23.891] [bmv2] [T] [thread 31552] [75.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:23.891] [bmv2] [T] [thread 31552] [75.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:23.891] [bmv2] [T] [thread 31552] [75.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:23.891] [bmv2] [D] [thread 31552] [75.0] [cxt 0] Looking up key:

[23:16:23.891] [bmv2] [D] [thread 31552] [75.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:23.891] [bmv2] [D] [thread 31552] [75.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:23.891] [bmv2] [T] [thread 31552] [75.0] [cxt 0] Action fast_reroute126
[23:16:23.891] [bmv2] [T] [thread 31552] [75.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:23.891] [bmv2] [T] [thread 31552] [75.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:23.891] [bmv2] [D] [thread 31552] [75.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:23.891] [bmv2] [D] [thread 31552] [75.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:23.891] [bmv2] [D] [thread 31552] [75.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:23.891] [bmv2] [D] [thread 31552] [75.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:23.891] [bmv2] [T] [thread 31552] [75.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:23.891] [bmv2] [T] [thread 31552] [75.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:23.891] [bmv2] [T] [thread 31552] [75.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:23.891] [bmv2] [T] [thread 31552] [75.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:23.891] [bmv2] [T] [thread 31552] [75.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:23.891] [bmv2] [D] [thread 31552] [75.0] [cxt 0] Looking up key:

[23:16:23.891] [bmv2] [D] [thread 31552] [75.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:23.891] [bmv2] [D] [thread 31552] [75.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:23.891] [bmv2] [T] [thread 31552] [75.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:23.891] [bmv2] [T] [thread 31552] [75.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:23.891] [bmv2] [T] [thread 31552] [75.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:16:23.891] [bmv2] [T] [thread 31552] [75.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:23.891] [bmv2] [T] [thread 31552] [75.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:23.891] [bmv2] [T] [thread 31552] [75.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:16:23.891] [bmv2] [T] [thread 31552] [75.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:23.891] [bmv2] [T] [thread 31552] [75.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:16:23.891] [bmv2] [T] [thread 31552] [75.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:23.891] [bmv2] [D] [thread 31552] [75.0] [cxt 0] Pipeline 'ingress': end
[23:16:23.891] [bmv2] [D] [thread 31552] [75.0] [cxt 0] Egress port is 4
[23:16:23.891] [bmv2] [D] [thread 31553] [75.0] [cxt 0] Pipeline 'egress': start
[23:16:23.891] [bmv2] [D] [thread 31553] [75.0] [cxt 0] Pipeline 'egress': end
[23:16:23.891] [bmv2] [D] [thread 31553] [75.0] [cxt 0] Deparser 'deparser': start
[23:16:23.891] [bmv2] [D] [thread 31553] [75.0] [cxt 0] Updating checksum 'cksum'
[23:16:23.891] [bmv2] [D] [thread 31553] [75.0] [cxt 0] Deparsing header 'ethernet'
[23:16:23.891] [bmv2] [D] [thread 31553] [75.0] [cxt 0] Deparsing header 'ipv4'
[23:16:23.891] [bmv2] [D] [thread 31553] [75.0] [cxt 0] Deparser 'deparser': end
[23:16:23.891] [bmv2] [D] [thread 31557] [75.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:23.895] [bmv2] [D] [thread 31552] [76.0] [cxt 0] Processing packet received on port 3
[23:16:23.895] [bmv2] [D] [thread 31552] [76.0] [cxt 0] Parser 'parser': start
[23:16:23.895] [bmv2] [D] [thread 31552] [76.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:23.895] [bmv2] [D] [thread 31552] [76.0] [cxt 0] Extracting header 'ethernet'
[23:16:23.895] [bmv2] [D] [thread 31552] [76.0] [cxt 0] Parser state 'start': key is 0800
[23:16:23.895] [bmv2] [T] [thread 31552] [76.0] [cxt 0] Bytes parsed: 14
[23:16:23.895] [bmv2] [D] [thread 31552] [76.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:23.895] [bmv2] [D] [thread 31552] [76.0] [cxt 0] Extracting header 'ipv4'
[23:16:23.896] [bmv2] [D] [thread 31552] [76.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:23.896] [bmv2] [T] [thread 31552] [76.0] [cxt 0] Bytes parsed: 34
[23:16:23.896] [bmv2] [D] [thread 31552] [76.0] [cxt 0] Parser 'parser': end
[23:16:23.896] [bmv2] [D] [thread 31552] [76.0] [cxt 0] Pipeline 'ingress': start
[23:16:23.896] [bmv2] [T] [thread 31552] [76.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:23.896] [bmv2] [T] [thread 31552] [76.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:23.896] [bmv2] [D] [thread 31552] [76.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:23.896] [bmv2] [D] [thread 31552] [76.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:23.896] [bmv2] [D] [thread 31552] [76.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:23.896] [bmv2] [D] [thread 31552] [76.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:23.896] [bmv2] [T] [thread 31552] [76.0] [cxt 0] Action MyIngress.read_port
[23:16:23.896] [bmv2] [T] [thread 31552] [76.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:23.896] [bmv2] [T] [thread 31552] [76.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:23.896] [bmv2] [T] [thread 31552] [76.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:23.896] [bmv2] [T] [thread 31552] [76.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:23.896] [bmv2] [T] [thread 31552] [76.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:23.896] [bmv2] [T] [thread 31552] [76.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:23.896] [bmv2] [T] [thread 31552] [76.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:23.896] [bmv2] [D] [thread 31552] [76.0] [cxt 0] Looking up key:

[23:16:23.896] [bmv2] [D] [thread 31552] [76.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:23.896] [bmv2] [D] [thread 31552] [76.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:23.896] [bmv2] [T] [thread 31552] [76.0] [cxt 0] Action fast_reroute126
[23:16:23.896] [bmv2] [T] [thread 31552] [76.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:23.896] [bmv2] [T] [thread 31552] [76.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:23.896] [bmv2] [D] [thread 31552] [76.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:23.896] [bmv2] [D] [thread 31552] [76.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:23.896] [bmv2] [D] [thread 31552] [76.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:23.896] [bmv2] [D] [thread 31552] [76.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:23.896] [bmv2] [T] [thread 31552] [76.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:23.896] [bmv2] [T] [thread 31552] [76.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:23.896] [bmv2] [T] [thread 31552] [76.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:23.896] [bmv2] [T] [thread 31552] [76.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:23.896] [bmv2] [T] [thread 31552] [76.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:23.896] [bmv2] [D] [thread 31552] [76.0] [cxt 0] Looking up key:

[23:16:23.896] [bmv2] [D] [thread 31552] [76.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:23.896] [bmv2] [D] [thread 31552] [76.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:23.896] [bmv2] [T] [thread 31552] [76.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:23.896] [bmv2] [T] [thread 31552] [76.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:23.896] [bmv2] [T] [thread 31552] [76.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:16:23.896] [bmv2] [T] [thread 31552] [76.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:23.896] [bmv2] [T] [thread 31552] [76.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:23.896] [bmv2] [T] [thread 31552] [76.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:16:23.896] [bmv2] [T] [thread 31552] [76.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:23.896] [bmv2] [T] [thread 31552] [76.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:16:23.896] [bmv2] [T] [thread 31552] [76.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:23.896] [bmv2] [D] [thread 31552] [76.0] [cxt 0] Pipeline 'ingress': end
[23:16:23.896] [bmv2] [D] [thread 31552] [76.0] [cxt 0] Egress port is 4
[23:16:23.896] [bmv2] [D] [thread 31553] [76.0] [cxt 0] Pipeline 'egress': start
[23:16:23.896] [bmv2] [D] [thread 31553] [76.0] [cxt 0] Pipeline 'egress': end
[23:16:23.896] [bmv2] [D] [thread 31553] [76.0] [cxt 0] Deparser 'deparser': start
[23:16:23.896] [bmv2] [D] [thread 31553] [76.0] [cxt 0] Updating checksum 'cksum'
[23:16:23.896] [bmv2] [D] [thread 31553] [76.0] [cxt 0] Deparsing header 'ethernet'
[23:16:23.896] [bmv2] [D] [thread 31553] [76.0] [cxt 0] Deparsing header 'ipv4'
[23:16:23.896] [bmv2] [D] [thread 31553] [76.0] [cxt 0] Deparser 'deparser': end
[23:16:23.896] [bmv2] [D] [thread 31557] [76.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:23.899] [bmv2] [D] [thread 31552] [77.0] [cxt 0] Processing packet received on port 3
[23:16:23.899] [bmv2] [D] [thread 31552] [77.0] [cxt 0] Parser 'parser': start
[23:16:23.899] [bmv2] [D] [thread 31552] [77.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:23.899] [bmv2] [D] [thread 31552] [77.0] [cxt 0] Extracting header 'ethernet'
[23:16:23.899] [bmv2] [D] [thread 31552] [77.0] [cxt 0] Parser state 'start': key is 0800
[23:16:23.899] [bmv2] [T] [thread 31552] [77.0] [cxt 0] Bytes parsed: 14
[23:16:23.899] [bmv2] [D] [thread 31552] [77.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:23.899] [bmv2] [D] [thread 31552] [77.0] [cxt 0] Extracting header 'ipv4'
[23:16:23.899] [bmv2] [D] [thread 31552] [77.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:23.899] [bmv2] [T] [thread 31552] [77.0] [cxt 0] Bytes parsed: 34
[23:16:23.899] [bmv2] [D] [thread 31552] [77.0] [cxt 0] Parser 'parser': end
[23:16:23.899] [bmv2] [D] [thread 31552] [77.0] [cxt 0] Pipeline 'ingress': start
[23:16:23.899] [bmv2] [T] [thread 31552] [77.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:23.899] [bmv2] [T] [thread 31552] [77.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:23.899] [bmv2] [D] [thread 31552] [77.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:23.899] [bmv2] [D] [thread 31552] [77.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:23.900] [bmv2] [D] [thread 31552] [77.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:23.900] [bmv2] [D] [thread 31552] [77.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:23.900] [bmv2] [T] [thread 31552] [77.0] [cxt 0] Action MyIngress.read_port
[23:16:23.900] [bmv2] [T] [thread 31552] [77.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:23.900] [bmv2] [T] [thread 31552] [77.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:23.900] [bmv2] [T] [thread 31552] [77.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:23.900] [bmv2] [T] [thread 31552] [77.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:23.900] [bmv2] [T] [thread 31552] [77.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:23.900] [bmv2] [T] [thread 31552] [77.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:23.900] [bmv2] [T] [thread 31552] [77.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:23.900] [bmv2] [D] [thread 31552] [77.0] [cxt 0] Looking up key:

[23:16:23.900] [bmv2] [D] [thread 31552] [77.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:23.900] [bmv2] [D] [thread 31552] [77.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:23.900] [bmv2] [T] [thread 31552] [77.0] [cxt 0] Action fast_reroute126
[23:16:23.900] [bmv2] [T] [thread 31552] [77.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:23.900] [bmv2] [T] [thread 31552] [77.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:23.900] [bmv2] [D] [thread 31552] [77.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:23.900] [bmv2] [D] [thread 31552] [77.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:23.900] [bmv2] [D] [thread 31552] [77.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:23.900] [bmv2] [D] [thread 31552] [77.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:23.900] [bmv2] [T] [thread 31552] [77.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:23.900] [bmv2] [T] [thread 31552] [77.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:23.900] [bmv2] [T] [thread 31552] [77.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:23.900] [bmv2] [T] [thread 31552] [77.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:23.900] [bmv2] [T] [thread 31552] [77.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:23.900] [bmv2] [D] [thread 31552] [77.0] [cxt 0] Looking up key:

[23:16:23.900] [bmv2] [D] [thread 31552] [77.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:23.900] [bmv2] [D] [thread 31552] [77.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:23.900] [bmv2] [T] [thread 31552] [77.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:23.900] [bmv2] [T] [thread 31552] [77.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:23.900] [bmv2] [T] [thread 31552] [77.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:16:23.900] [bmv2] [T] [thread 31552] [77.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:23.900] [bmv2] [T] [thread 31552] [77.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:23.900] [bmv2] [T] [thread 31552] [77.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:16:23.900] [bmv2] [T] [thread 31552] [77.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:23.900] [bmv2] [T] [thread 31552] [77.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:16:23.900] [bmv2] [T] [thread 31552] [77.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:23.900] [bmv2] [D] [thread 31552] [77.0] [cxt 0] Pipeline 'ingress': end
[23:16:23.900] [bmv2] [D] [thread 31552] [77.0] [cxt 0] Egress port is 4
[23:16:23.900] [bmv2] [D] [thread 31553] [77.0] [cxt 0] Pipeline 'egress': start
[23:16:23.900] [bmv2] [D] [thread 31553] [77.0] [cxt 0] Pipeline 'egress': end
[23:16:23.900] [bmv2] [D] [thread 31553] [77.0] [cxt 0] Deparser 'deparser': start
[23:16:23.900] [bmv2] [D] [thread 31553] [77.0] [cxt 0] Updating checksum 'cksum'
[23:16:23.900] [bmv2] [D] [thread 31553] [77.0] [cxt 0] Deparsing header 'ethernet'
[23:16:23.900] [bmv2] [D] [thread 31553] [77.0] [cxt 0] Deparsing header 'ipv4'
[23:16:23.900] [bmv2] [D] [thread 31553] [77.0] [cxt 0] Deparser 'deparser': end
[23:16:23.900] [bmv2] [D] [thread 31557] [77.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:23.903] [bmv2] [D] [thread 31552] [78.0] [cxt 0] Processing packet received on port 3
[23:16:23.903] [bmv2] [D] [thread 31552] [78.0] [cxt 0] Parser 'parser': start
[23:16:23.903] [bmv2] [D] [thread 31552] [78.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:23.903] [bmv2] [D] [thread 31552] [78.0] [cxt 0] Extracting header 'ethernet'
[23:16:23.903] [bmv2] [D] [thread 31552] [78.0] [cxt 0] Parser state 'start': key is 0800
[23:16:23.903] [bmv2] [T] [thread 31552] [78.0] [cxt 0] Bytes parsed: 14
[23:16:23.903] [bmv2] [D] [thread 31552] [78.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:23.903] [bmv2] [D] [thread 31552] [78.0] [cxt 0] Extracting header 'ipv4'
[23:16:23.903] [bmv2] [D] [thread 31552] [78.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:23.903] [bmv2] [T] [thread 31552] [78.0] [cxt 0] Bytes parsed: 34
[23:16:23.903] [bmv2] [D] [thread 31552] [78.0] [cxt 0] Parser 'parser': end
[23:16:23.903] [bmv2] [D] [thread 31552] [78.0] [cxt 0] Pipeline 'ingress': start
[23:16:23.903] [bmv2] [T] [thread 31552] [78.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:23.903] [bmv2] [T] [thread 31552] [78.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:23.903] [bmv2] [D] [thread 31552] [78.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:23.903] [bmv2] [D] [thread 31552] [78.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:23.903] [bmv2] [D] [thread 31552] [78.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:23.903] [bmv2] [D] [thread 31552] [78.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:23.903] [bmv2] [T] [thread 31552] [78.0] [cxt 0] Action MyIngress.read_port
[23:16:23.903] [bmv2] [T] [thread 31552] [78.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:23.903] [bmv2] [T] [thread 31552] [78.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:23.903] [bmv2] [T] [thread 31552] [78.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:23.903] [bmv2] [T] [thread 31552] [78.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:23.903] [bmv2] [T] [thread 31552] [78.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:23.903] [bmv2] [T] [thread 31552] [78.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:23.903] [bmv2] [T] [thread 31552] [78.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:23.904] [bmv2] [D] [thread 31552] [78.0] [cxt 0] Looking up key:

[23:16:23.904] [bmv2] [D] [thread 31552] [78.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:23.904] [bmv2] [D] [thread 31552] [78.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:23.904] [bmv2] [T] [thread 31552] [78.0] [cxt 0] Action fast_reroute126
[23:16:23.904] [bmv2] [T] [thread 31552] [78.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:23.904] [bmv2] [T] [thread 31552] [78.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:23.904] [bmv2] [D] [thread 31552] [78.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:23.904] [bmv2] [D] [thread 31552] [78.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:23.904] [bmv2] [D] [thread 31552] [78.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:23.904] [bmv2] [D] [thread 31552] [78.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:23.904] [bmv2] [T] [thread 31552] [78.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:23.904] [bmv2] [T] [thread 31552] [78.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:23.904] [bmv2] [T] [thread 31552] [78.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:23.904] [bmv2] [T] [thread 31552] [78.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:23.904] [bmv2] [T] [thread 31552] [78.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:23.904] [bmv2] [D] [thread 31552] [78.0] [cxt 0] Looking up key:

[23:16:23.904] [bmv2] [D] [thread 31552] [78.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:23.904] [bmv2] [D] [thread 31552] [78.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:23.904] [bmv2] [T] [thread 31552] [78.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:23.904] [bmv2] [T] [thread 31552] [78.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:23.904] [bmv2] [T] [thread 31552] [78.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:16:23.904] [bmv2] [T] [thread 31552] [78.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:23.904] [bmv2] [T] [thread 31552] [78.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:23.904] [bmv2] [T] [thread 31552] [78.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:16:23.904] [bmv2] [T] [thread 31552] [78.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:23.904] [bmv2] [T] [thread 31552] [78.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:16:23.904] [bmv2] [T] [thread 31552] [78.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:23.904] [bmv2] [D] [thread 31552] [78.0] [cxt 0] Pipeline 'ingress': end
[23:16:23.904] [bmv2] [D] [thread 31552] [78.0] [cxt 0] Egress port is 4
[23:16:23.904] [bmv2] [D] [thread 31553] [78.0] [cxt 0] Pipeline 'egress': start
[23:16:23.904] [bmv2] [D] [thread 31553] [78.0] [cxt 0] Pipeline 'egress': end
[23:16:23.904] [bmv2] [D] [thread 31553] [78.0] [cxt 0] Deparser 'deparser': start
[23:16:23.904] [bmv2] [D] [thread 31553] [78.0] [cxt 0] Updating checksum 'cksum'
[23:16:23.904] [bmv2] [D] [thread 31553] [78.0] [cxt 0] Deparsing header 'ethernet'
[23:16:23.904] [bmv2] [D] [thread 31553] [78.0] [cxt 0] Deparsing header 'ipv4'
[23:16:23.904] [bmv2] [D] [thread 31553] [78.0] [cxt 0] Deparser 'deparser': end
[23:16:23.904] [bmv2] [D] [thread 31557] [78.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:24.954] [bmv2] [D] [thread 31552] [79.0] [cxt 0] Processing packet received on port 3
[23:16:24.954] [bmv2] [D] [thread 31552] [79.0] [cxt 0] Parser 'parser': start
[23:16:24.954] [bmv2] [D] [thread 31552] [79.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:24.954] [bmv2] [D] [thread 31552] [79.0] [cxt 0] Extracting header 'ethernet'
[23:16:24.954] [bmv2] [D] [thread 31552] [79.0] [cxt 0] Parser state 'start': key is 0800
[23:16:24.954] [bmv2] [T] [thread 31552] [79.0] [cxt 0] Bytes parsed: 14
[23:16:24.954] [bmv2] [D] [thread 31552] [79.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:24.954] [bmv2] [D] [thread 31552] [79.0] [cxt 0] Extracting header 'ipv4'
[23:16:24.954] [bmv2] [D] [thread 31552] [79.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:24.954] [bmv2] [T] [thread 31552] [79.0] [cxt 0] Bytes parsed: 34
[23:16:24.954] [bmv2] [D] [thread 31552] [79.0] [cxt 0] Parser 'parser': end
[23:16:24.954] [bmv2] [D] [thread 31552] [79.0] [cxt 0] Pipeline 'ingress': start
[23:16:24.954] [bmv2] [T] [thread 31552] [79.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:24.954] [bmv2] [T] [thread 31552] [79.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:24.954] [bmv2] [D] [thread 31552] [79.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:24.954] [bmv2] [D] [thread 31552] [79.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:24.954] [bmv2] [D] [thread 31552] [79.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:24.954] [bmv2] [D] [thread 31552] [79.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:24.955] [bmv2] [T] [thread 31552] [79.0] [cxt 0] Action MyIngress.read_port
[23:16:24.955] [bmv2] [T] [thread 31552] [79.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:24.955] [bmv2] [T] [thread 31552] [79.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:24.955] [bmv2] [T] [thread 31552] [79.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:24.955] [bmv2] [T] [thread 31552] [79.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:24.955] [bmv2] [T] [thread 31552] [79.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:24.955] [bmv2] [T] [thread 31552] [79.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:24.955] [bmv2] [T] [thread 31552] [79.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:24.955] [bmv2] [D] [thread 31552] [79.0] [cxt 0] Looking up key:

[23:16:24.955] [bmv2] [D] [thread 31552] [79.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:24.955] [bmv2] [D] [thread 31552] [79.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:24.955] [bmv2] [T] [thread 31552] [79.0] [cxt 0] Action fast_reroute126
[23:16:24.955] [bmv2] [T] [thread 31552] [79.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:24.955] [bmv2] [T] [thread 31552] [79.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:24.955] [bmv2] [D] [thread 31552] [79.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:24.955] [bmv2] [D] [thread 31552] [79.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:24.955] [bmv2] [D] [thread 31552] [79.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:24.955] [bmv2] [D] [thread 31552] [79.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:24.955] [bmv2] [T] [thread 31552] [79.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:24.955] [bmv2] [T] [thread 31552] [79.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:24.955] [bmv2] [T] [thread 31552] [79.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:24.955] [bmv2] [T] [thread 31552] [79.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:24.955] [bmv2] [T] [thread 31552] [79.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:24.955] [bmv2] [D] [thread 31552] [79.0] [cxt 0] Looking up key:

[23:16:24.955] [bmv2] [D] [thread 31552] [79.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:24.955] [bmv2] [D] [thread 31552] [79.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:24.955] [bmv2] [T] [thread 31552] [79.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:24.955] [bmv2] [T] [thread 31552] [79.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:24.955] [bmv2] [T] [thread 31552] [79.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:16:24.955] [bmv2] [T] [thread 31552] [79.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:24.955] [bmv2] [T] [thread 31552] [79.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:24.955] [bmv2] [T] [thread 31552] [79.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:16:24.955] [bmv2] [T] [thread 31552] [79.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:24.955] [bmv2] [T] [thread 31552] [79.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:16:24.955] [bmv2] [T] [thread 31552] [79.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:16:24.955] [bmv2] [T] [thread 31552] [79.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:16:24.955] [bmv2] [D] [thread 31552] [79.0] [cxt 0] Looking up key:

[23:16:24.955] [bmv2] [D] [thread 31552] [79.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:16:24.955] [bmv2] [D] [thread 31552] [79.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:16:24.955] [bmv2] [T] [thread 31552] [79.0] [cxt 0] Action MyIngress.read_depot_port
[23:16:24.955] [bmv2] [T] [thread 31552] [79.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:16:24.955] [bmv2] [T] [thread 31552] [79.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:16:24.955] [bmv2] [T] [thread 31552] [79.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:16:24.955] [bmv2] [D] [thread 31552] [79.0] [cxt 0] Looking up key:

[23:16:24.955] [bmv2] [D] [thread 31552] [79.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:16:24.955] [bmv2] [D] [thread 31552] [79.0] [cxt 0] Action entry is fast_reroute133 - 
[23:16:24.955] [bmv2] [T] [thread 31552] [79.0] [cxt 0] Action fast_reroute133
[23:16:24.955] [bmv2] [T] [thread 31552] [79.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:16:24.955] [bmv2] [T] [thread 31552] [79.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:16:24.955] [bmv2] [D] [thread 31552] [79.0] [cxt 0] Looking up key:

[23:16:24.955] [bmv2] [D] [thread 31552] [79.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:16:24.955] [bmv2] [D] [thread 31552] [79.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:16:24.955] [bmv2] [T] [thread 31552] [79.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:16:24.955] [bmv2] [T] [thread 31552] [79.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:16:24.955] [bmv2] [T] [thread 31552] [79.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:16:24.955] [bmv2] [D] [thread 31552] [79.0] [cxt 0] Pipeline 'ingress': end
[23:16:24.955] [bmv2] [D] [thread 31552] [79.0] [cxt 0] Egress port is 0
[23:16:24.955] [bmv2] [D] [thread 31553] [79.0] [cxt 0] Pipeline 'egress': start
[23:16:24.955] [bmv2] [D] [thread 31553] [79.0] [cxt 0] Pipeline 'egress': end
[23:16:24.955] [bmv2] [D] [thread 31553] [79.0] [cxt 0] Deparser 'deparser': start
[23:16:24.955] [bmv2] [D] [thread 31553] [79.0] [cxt 0] Updating checksum 'cksum'
[23:16:24.955] [bmv2] [D] [thread 31553] [79.0] [cxt 0] Deparsing header 'ethernet'
[23:16:24.955] [bmv2] [D] [thread 31553] [79.0] [cxt 0] Deparsing header 'ipv4'
[23:16:24.955] [bmv2] [D] [thread 31553] [79.0] [cxt 0] Deparser 'deparser': end
[23:16:24.955] [bmv2] [D] [thread 31557] [79.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:16:26.031] [bmv2] [D] [thread 31552] [80.0] [cxt 0] Processing packet received on port 3
[23:16:26.031] [bmv2] [D] [thread 31552] [80.0] [cxt 0] Parser 'parser': start
[23:16:26.031] [bmv2] [D] [thread 31552] [80.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:26.031] [bmv2] [D] [thread 31552] [80.0] [cxt 0] Extracting header 'ethernet'
[23:16:26.032] [bmv2] [D] [thread 31552] [80.0] [cxt 0] Parser state 'start': key is 0800
[23:16:26.032] [bmv2] [T] [thread 31552] [80.0] [cxt 0] Bytes parsed: 14
[23:16:26.032] [bmv2] [D] [thread 31552] [80.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:26.032] [bmv2] [D] [thread 31552] [80.0] [cxt 0] Extracting header 'ipv4'
[23:16:26.032] [bmv2] [D] [thread 31552] [80.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:26.032] [bmv2] [T] [thread 31552] [80.0] [cxt 0] Bytes parsed: 34
[23:16:26.032] [bmv2] [D] [thread 31552] [80.0] [cxt 0] Parser 'parser': end
[23:16:26.032] [bmv2] [D] [thread 31552] [80.0] [cxt 0] Pipeline 'ingress': start
[23:16:26.032] [bmv2] [T] [thread 31552] [80.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:26.032] [bmv2] [T] [thread 31552] [80.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:26.032] [bmv2] [D] [thread 31552] [80.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:26.032] [bmv2] [D] [thread 31552] [80.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:26.032] [bmv2] [D] [thread 31552] [80.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:26.032] [bmv2] [D] [thread 31552] [80.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:26.032] [bmv2] [T] [thread 31552] [80.0] [cxt 0] Action MyIngress.read_port
[23:16:26.032] [bmv2] [T] [thread 31552] [80.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:26.032] [bmv2] [T] [thread 31552] [80.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:26.032] [bmv2] [T] [thread 31552] [80.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:26.032] [bmv2] [T] [thread 31552] [80.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:26.032] [bmv2] [T] [thread 31552] [80.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:26.032] [bmv2] [T] [thread 31552] [80.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:26.032] [bmv2] [T] [thread 31552] [80.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:26.032] [bmv2] [D] [thread 31552] [80.0] [cxt 0] Looking up key:

[23:16:26.032] [bmv2] [D] [thread 31552] [80.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:26.032] [bmv2] [D] [thread 31552] [80.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:26.032] [bmv2] [T] [thread 31552] [80.0] [cxt 0] Action fast_reroute126
[23:16:26.032] [bmv2] [T] [thread 31552] [80.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:26.032] [bmv2] [T] [thread 31552] [80.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:26.032] [bmv2] [D] [thread 31552] [80.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:26.032] [bmv2] [D] [thread 31552] [80.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:26.032] [bmv2] [D] [thread 31552] [80.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:26.032] [bmv2] [D] [thread 31552] [80.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:26.032] [bmv2] [T] [thread 31552] [80.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:26.032] [bmv2] [T] [thread 31552] [80.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:26.032] [bmv2] [T] [thread 31552] [80.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:26.032] [bmv2] [T] [thread 31552] [80.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:26.032] [bmv2] [T] [thread 31552] [80.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:26.032] [bmv2] [D] [thread 31552] [80.0] [cxt 0] Looking up key:

[23:16:26.032] [bmv2] [D] [thread 31552] [80.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:26.032] [bmv2] [D] [thread 31552] [80.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:26.032] [bmv2] [T] [thread 31552] [80.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:26.032] [bmv2] [T] [thread 31552] [80.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:26.032] [bmv2] [T] [thread 31552] [80.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:16:26.032] [bmv2] [T] [thread 31552] [80.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:26.032] [bmv2] [T] [thread 31552] [80.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:26.032] [bmv2] [T] [thread 31552] [80.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:16:26.032] [bmv2] [T] [thread 31552] [80.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:26.033] [bmv2] [T] [thread 31552] [80.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:16:26.033] [bmv2] [T] [thread 31552] [80.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:26.033] [bmv2] [D] [thread 31552] [80.0] [cxt 0] Pipeline 'ingress': end
[23:16:26.033] [bmv2] [D] [thread 31552] [80.0] [cxt 0] Egress port is 4
[23:16:26.033] [bmv2] [D] [thread 31553] [80.0] [cxt 0] Pipeline 'egress': start
[23:16:26.033] [bmv2] [D] [thread 31553] [80.0] [cxt 0] Pipeline 'egress': end
[23:16:26.033] [bmv2] [D] [thread 31553] [80.0] [cxt 0] Deparser 'deparser': start
[23:16:26.033] [bmv2] [D] [thread 31553] [80.0] [cxt 0] Updating checksum 'cksum'
[23:16:26.033] [bmv2] [D] [thread 31553] [80.0] [cxt 0] Deparsing header 'ethernet'
[23:16:26.033] [bmv2] [D] [thread 31553] [80.0] [cxt 0] Deparsing header 'ipv4'
[23:16:26.033] [bmv2] [D] [thread 31553] [80.0] [cxt 0] Deparser 'deparser': end
[23:16:26.033] [bmv2] [D] [thread 31557] [80.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:27.097] [bmv2] [D] [thread 31552] [81.0] [cxt 0] Processing packet received on port 3
[23:16:27.097] [bmv2] [D] [thread 31552] [81.0] [cxt 0] Parser 'parser': start
[23:16:27.097] [bmv2] [D] [thread 31552] [81.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:27.097] [bmv2] [D] [thread 31552] [81.0] [cxt 0] Extracting header 'ethernet'
[23:16:27.097] [bmv2] [D] [thread 31552] [81.0] [cxt 0] Parser state 'start': key is 0800
[23:16:27.097] [bmv2] [T] [thread 31552] [81.0] [cxt 0] Bytes parsed: 14
[23:16:27.097] [bmv2] [D] [thread 31552] [81.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:27.097] [bmv2] [D] [thread 31552] [81.0] [cxt 0] Extracting header 'ipv4'
[23:16:27.097] [bmv2] [D] [thread 31552] [81.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:27.097] [bmv2] [T] [thread 31552] [81.0] [cxt 0] Bytes parsed: 34
[23:16:27.097] [bmv2] [D] [thread 31552] [81.0] [cxt 0] Parser 'parser': end
[23:16:27.097] [bmv2] [D] [thread 31552] [81.0] [cxt 0] Pipeline 'ingress': start
[23:16:27.097] [bmv2] [T] [thread 31552] [81.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:27.097] [bmv2] [T] [thread 31552] [81.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:27.097] [bmv2] [D] [thread 31552] [81.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:27.097] [bmv2] [D] [thread 31552] [81.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:27.097] [bmv2] [D] [thread 31552] [81.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:27.097] [bmv2] [D] [thread 31552] [81.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:27.097] [bmv2] [T] [thread 31552] [81.0] [cxt 0] Action MyIngress.read_port
[23:16:27.097] [bmv2] [T] [thread 31552] [81.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:27.097] [bmv2] [T] [thread 31552] [81.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:27.097] [bmv2] [T] [thread 31552] [81.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:27.097] [bmv2] [T] [thread 31552] [81.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:27.097] [bmv2] [T] [thread 31552] [81.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:27.097] [bmv2] [T] [thread 31552] [81.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:27.097] [bmv2] [T] [thread 31552] [81.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:27.097] [bmv2] [D] [thread 31552] [81.0] [cxt 0] Looking up key:

[23:16:27.097] [bmv2] [D] [thread 31552] [81.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:27.097] [bmv2] [D] [thread 31552] [81.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:27.097] [bmv2] [T] [thread 31552] [81.0] [cxt 0] Action fast_reroute126
[23:16:27.097] [bmv2] [T] [thread 31552] [81.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:27.097] [bmv2] [T] [thread 31552] [81.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:27.097] [bmv2] [D] [thread 31552] [81.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:27.097] [bmv2] [D] [thread 31552] [81.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:27.097] [bmv2] [D] [thread 31552] [81.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:27.097] [bmv2] [D] [thread 31552] [81.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:27.097] [bmv2] [T] [thread 31552] [81.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:27.097] [bmv2] [T] [thread 31552] [81.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:27.097] [bmv2] [T] [thread 31552] [81.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:27.097] [bmv2] [T] [thread 31552] [81.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:27.097] [bmv2] [T] [thread 31552] [81.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:27.097] [bmv2] [D] [thread 31552] [81.0] [cxt 0] Looking up key:

[23:16:27.097] [bmv2] [D] [thread 31552] [81.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:27.097] [bmv2] [D] [thread 31552] [81.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:27.097] [bmv2] [T] [thread 31552] [81.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:27.097] [bmv2] [T] [thread 31552] [81.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:27.097] [bmv2] [T] [thread 31552] [81.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:16:27.097] [bmv2] [T] [thread 31552] [81.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:27.097] [bmv2] [T] [thread 31552] [81.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:27.097] [bmv2] [T] [thread 31552] [81.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:16:27.097] [bmv2] [T] [thread 31552] [81.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:27.097] [bmv2] [T] [thread 31552] [81.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:16:27.097] [bmv2] [T] [thread 31552] [81.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:27.097] [bmv2] [D] [thread 31552] [81.0] [cxt 0] Pipeline 'ingress': end
[23:16:27.097] [bmv2] [D] [thread 31552] [81.0] [cxt 0] Egress port is 4
[23:16:27.097] [bmv2] [D] [thread 31553] [81.0] [cxt 0] Pipeline 'egress': start
[23:16:27.097] [bmv2] [D] [thread 31553] [81.0] [cxt 0] Pipeline 'egress': end
[23:16:27.097] [bmv2] [D] [thread 31553] [81.0] [cxt 0] Deparser 'deparser': start
[23:16:27.097] [bmv2] [D] [thread 31553] [81.0] [cxt 0] Updating checksum 'cksum'
[23:16:27.097] [bmv2] [D] [thread 31553] [81.0] [cxt 0] Deparsing header 'ethernet'
[23:16:27.097] [bmv2] [D] [thread 31553] [81.0] [cxt 0] Deparsing header 'ipv4'
[23:16:27.097] [bmv2] [D] [thread 31553] [81.0] [cxt 0] Deparser 'deparser': end
[23:16:27.097] [bmv2] [D] [thread 31557] [81.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:27.638] [bmv2] [D] [thread 31552] [82.0] [cxt 0] Processing packet received on port 3
[23:16:27.638] [bmv2] [D] [thread 31552] [82.0] [cxt 0] Parser 'parser': start
[23:16:27.638] [bmv2] [D] [thread 31552] [82.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:27.638] [bmv2] [D] [thread 31552] [82.0] [cxt 0] Extracting header 'ethernet'
[23:16:27.638] [bmv2] [D] [thread 31552] [82.0] [cxt 0] Parser state 'start': key is 0800
[23:16:27.638] [bmv2] [T] [thread 31552] [82.0] [cxt 0] Bytes parsed: 14
[23:16:27.638] [bmv2] [D] [thread 31552] [82.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:27.638] [bmv2] [D] [thread 31552] [82.0] [cxt 0] Extracting header 'ipv4'
[23:16:27.638] [bmv2] [D] [thread 31552] [82.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:27.638] [bmv2] [T] [thread 31552] [82.0] [cxt 0] Bytes parsed: 34
[23:16:27.638] [bmv2] [D] [thread 31552] [82.0] [cxt 0] Parser 'parser': end
[23:16:27.638] [bmv2] [D] [thread 31552] [82.0] [cxt 0] Pipeline 'ingress': start
[23:16:27.638] [bmv2] [T] [thread 31552] [82.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:27.638] [bmv2] [T] [thread 31552] [82.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:27.638] [bmv2] [D] [thread 31552] [82.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:27.638] [bmv2] [D] [thread 31552] [82.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:27.638] [bmv2] [D] [thread 31552] [82.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:27.638] [bmv2] [D] [thread 31552] [82.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:27.638] [bmv2] [T] [thread 31552] [82.0] [cxt 0] Action MyIngress.read_port
[23:16:27.638] [bmv2] [T] [thread 31552] [82.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:27.638] [bmv2] [T] [thread 31552] [82.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:27.638] [bmv2] [T] [thread 31552] [82.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:27.638] [bmv2] [T] [thread 31552] [82.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:27.638] [bmv2] [T] [thread 31552] [82.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:27.638] [bmv2] [T] [thread 31552] [82.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:27.638] [bmv2] [T] [thread 31552] [82.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:27.638] [bmv2] [D] [thread 31552] [82.0] [cxt 0] Looking up key:

[23:16:27.638] [bmv2] [D] [thread 31552] [82.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:27.638] [bmv2] [D] [thread 31552] [82.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:27.638] [bmv2] [T] [thread 31552] [82.0] [cxt 0] Action fast_reroute126
[23:16:27.638] [bmv2] [T] [thread 31552] [82.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:27.638] [bmv2] [T] [thread 31552] [82.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:27.638] [bmv2] [D] [thread 31552] [82.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:27.638] [bmv2] [D] [thread 31552] [82.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:27.638] [bmv2] [D] [thread 31552] [82.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:27.638] [bmv2] [D] [thread 31552] [82.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:27.638] [bmv2] [T] [thread 31552] [82.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:27.638] [bmv2] [T] [thread 31552] [82.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:27.638] [bmv2] [T] [thread 31552] [82.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:27.638] [bmv2] [T] [thread 31552] [82.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:27.638] [bmv2] [T] [thread 31552] [82.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:27.638] [bmv2] [D] [thread 31552] [82.0] [cxt 0] Looking up key:

[23:16:27.638] [bmv2] [D] [thread 31552] [82.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:27.638] [bmv2] [D] [thread 31552] [82.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:27.638] [bmv2] [T] [thread 31552] [82.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:27.638] [bmv2] [T] [thread 31552] [82.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:27.638] [bmv2] [T] [thread 31552] [82.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:16:27.638] [bmv2] [T] [thread 31552] [82.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:27.638] [bmv2] [T] [thread 31552] [82.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:27.638] [bmv2] [T] [thread 31552] [82.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:16:27.638] [bmv2] [T] [thread 31552] [82.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:27.638] [bmv2] [T] [thread 31552] [82.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:16:27.638] [bmv2] [T] [thread 31552] [82.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:27.638] [bmv2] [D] [thread 31552] [82.0] [cxt 0] Pipeline 'ingress': end
[23:16:27.638] [bmv2] [D] [thread 31552] [82.0] [cxt 0] Egress port is 4
[23:16:27.638] [bmv2] [D] [thread 31553] [82.0] [cxt 0] Pipeline 'egress': start
[23:16:27.638] [bmv2] [D] [thread 31553] [82.0] [cxt 0] Pipeline 'egress': end
[23:16:27.638] [bmv2] [D] [thread 31553] [82.0] [cxt 0] Deparser 'deparser': start
[23:16:27.638] [bmv2] [D] [thread 31553] [82.0] [cxt 0] Updating checksum 'cksum'
[23:16:27.638] [bmv2] [D] [thread 31553] [82.0] [cxt 0] Deparsing header 'ethernet'
[23:16:27.638] [bmv2] [D] [thread 31553] [82.0] [cxt 0] Deparsing header 'ipv4'
[23:16:27.638] [bmv2] [D] [thread 31553] [82.0] [cxt 0] Deparser 'deparser': end
[23:16:27.638] [bmv2] [D] [thread 31557] [82.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:28.704] [bmv2] [D] [thread 31552] [83.0] [cxt 0] Processing packet received on port 3
[23:16:28.704] [bmv2] [D] [thread 31552] [83.0] [cxt 0] Parser 'parser': start
[23:16:28.704] [bmv2] [D] [thread 31552] [83.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:28.704] [bmv2] [D] [thread 31552] [83.0] [cxt 0] Extracting header 'ethernet'
[23:16:28.704] [bmv2] [D] [thread 31552] [83.0] [cxt 0] Parser state 'start': key is 0800
[23:16:28.704] [bmv2] [T] [thread 31552] [83.0] [cxt 0] Bytes parsed: 14
[23:16:28.704] [bmv2] [D] [thread 31552] [83.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:28.704] [bmv2] [D] [thread 31552] [83.0] [cxt 0] Extracting header 'ipv4'
[23:16:28.704] [bmv2] [D] [thread 31552] [83.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:28.704] [bmv2] [T] [thread 31552] [83.0] [cxt 0] Bytes parsed: 34
[23:16:28.704] [bmv2] [D] [thread 31552] [83.0] [cxt 0] Parser 'parser': end
[23:16:28.704] [bmv2] [D] [thread 31552] [83.0] [cxt 0] Pipeline 'ingress': start
[23:16:28.704] [bmv2] [T] [thread 31552] [83.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:28.704] [bmv2] [T] [thread 31552] [83.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:28.705] [bmv2] [D] [thread 31552] [83.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:28.705] [bmv2] [D] [thread 31552] [83.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:28.705] [bmv2] [D] [thread 31552] [83.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:28.705] [bmv2] [D] [thread 31552] [83.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:28.705] [bmv2] [T] [thread 31552] [83.0] [cxt 0] Action MyIngress.read_port
[23:16:28.705] [bmv2] [T] [thread 31552] [83.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:28.705] [bmv2] [T] [thread 31552] [83.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:28.705] [bmv2] [T] [thread 31552] [83.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:28.705] [bmv2] [T] [thread 31552] [83.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:28.705] [bmv2] [T] [thread 31552] [83.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:28.705] [bmv2] [T] [thread 31552] [83.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:28.705] [bmv2] [T] [thread 31552] [83.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:28.705] [bmv2] [D] [thread 31552] [83.0] [cxt 0] Looking up key:

[23:16:28.705] [bmv2] [D] [thread 31552] [83.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:28.705] [bmv2] [D] [thread 31552] [83.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:28.705] [bmv2] [T] [thread 31552] [83.0] [cxt 0] Action fast_reroute126
[23:16:28.705] [bmv2] [T] [thread 31552] [83.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:28.705] [bmv2] [T] [thread 31552] [83.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:28.705] [bmv2] [D] [thread 31552] [83.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:28.705] [bmv2] [D] [thread 31552] [83.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:28.705] [bmv2] [D] [thread 31552] [83.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:28.705] [bmv2] [D] [thread 31552] [83.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:28.705] [bmv2] [T] [thread 31552] [83.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:28.705] [bmv2] [T] [thread 31552] [83.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:28.705] [bmv2] [T] [thread 31552] [83.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:28.705] [bmv2] [T] [thread 31552] [83.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:28.705] [bmv2] [T] [thread 31552] [83.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:28.705] [bmv2] [D] [thread 31552] [83.0] [cxt 0] Looking up key:

[23:16:28.705] [bmv2] [D] [thread 31552] [83.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:28.705] [bmv2] [D] [thread 31552] [83.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:28.705] [bmv2] [T] [thread 31552] [83.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:28.705] [bmv2] [T] [thread 31552] [83.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:28.705] [bmv2] [T] [thread 31552] [83.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:16:28.705] [bmv2] [T] [thread 31552] [83.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:28.705] [bmv2] [T] [thread 31552] [83.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:28.705] [bmv2] [T] [thread 31552] [83.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:16:28.705] [bmv2] [T] [thread 31552] [83.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:28.705] [bmv2] [T] [thread 31552] [83.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:16:28.705] [bmv2] [T] [thread 31552] [83.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:28.705] [bmv2] [D] [thread 31552] [83.0] [cxt 0] Pipeline 'ingress': end
[23:16:28.705] [bmv2] [D] [thread 31552] [83.0] [cxt 0] Egress port is 4
[23:16:28.705] [bmv2] [D] [thread 31553] [83.0] [cxt 0] Pipeline 'egress': start
[23:16:28.705] [bmv2] [D] [thread 31553] [83.0] [cxt 0] Pipeline 'egress': end
[23:16:28.706] [bmv2] [D] [thread 31553] [83.0] [cxt 0] Deparser 'deparser': start
[23:16:28.706] [bmv2] [D] [thread 31553] [83.0] [cxt 0] Updating checksum 'cksum'
[23:16:28.706] [bmv2] [D] [thread 31553] [83.0] [cxt 0] Deparsing header 'ethernet'
[23:16:28.706] [bmv2] [D] [thread 31553] [83.0] [cxt 0] Deparsing header 'ipv4'
[23:16:28.706] [bmv2] [D] [thread 31553] [83.0] [cxt 0] Deparser 'deparser': end
[23:16:28.706] [bmv2] [D] [thread 31557] [83.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:28.715] [bmv2] [D] [thread 31552] [84.0] [cxt 0] Processing packet received on port 3
[23:16:28.715] [bmv2] [D] [thread 31552] [84.0] [cxt 0] Parser 'parser': start
[23:16:28.715] [bmv2] [D] [thread 31552] [84.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:28.715] [bmv2] [D] [thread 31552] [84.0] [cxt 0] Extracting header 'ethernet'
[23:16:28.715] [bmv2] [D] [thread 31552] [84.0] [cxt 0] Parser state 'start': key is 0800
[23:16:28.715] [bmv2] [T] [thread 31552] [84.0] [cxt 0] Bytes parsed: 14
[23:16:28.715] [bmv2] [D] [thread 31552] [84.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:28.715] [bmv2] [D] [thread 31552] [84.0] [cxt 0] Extracting header 'ipv4'
[23:16:28.715] [bmv2] [D] [thread 31552] [84.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:28.715] [bmv2] [T] [thread 31552] [84.0] [cxt 0] Bytes parsed: 34
[23:16:28.715] [bmv2] [D] [thread 31552] [84.0] [cxt 0] Parser 'parser': end
[23:16:28.715] [bmv2] [D] [thread 31552] [84.0] [cxt 0] Pipeline 'ingress': start
[23:16:28.715] [bmv2] [T] [thread 31552] [84.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:28.715] [bmv2] [T] [thread 31552] [84.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:28.715] [bmv2] [D] [thread 31552] [84.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:28.715] [bmv2] [D] [thread 31552] [84.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:28.715] [bmv2] [D] [thread 31552] [84.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:28.715] [bmv2] [D] [thread 31552] [84.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:28.715] [bmv2] [T] [thread 31552] [84.0] [cxt 0] Action MyIngress.read_port
[23:16:28.715] [bmv2] [T] [thread 31552] [84.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:28.715] [bmv2] [T] [thread 31552] [84.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:28.715] [bmv2] [T] [thread 31552] [84.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:28.715] [bmv2] [T] [thread 31552] [84.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:28.715] [bmv2] [T] [thread 31552] [84.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:28.715] [bmv2] [T] [thread 31552] [84.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:28.715] [bmv2] [T] [thread 31552] [84.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:28.715] [bmv2] [D] [thread 31552] [84.0] [cxt 0] Looking up key:

[23:16:28.715] [bmv2] [D] [thread 31552] [84.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:28.715] [bmv2] [D] [thread 31552] [84.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:28.715] [bmv2] [T] [thread 31552] [84.0] [cxt 0] Action fast_reroute126
[23:16:28.715] [bmv2] [T] [thread 31552] [84.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:28.715] [bmv2] [T] [thread 31552] [84.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:28.715] [bmv2] [D] [thread 31552] [84.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:28.715] [bmv2] [D] [thread 31552] [84.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:28.715] [bmv2] [D] [thread 31552] [84.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:28.715] [bmv2] [D] [thread 31552] [84.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:28.716] [bmv2] [T] [thread 31552] [84.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:28.716] [bmv2] [T] [thread 31552] [84.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:28.716] [bmv2] [T] [thread 31552] [84.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:28.716] [bmv2] [T] [thread 31552] [84.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:28.716] [bmv2] [T] [thread 31552] [84.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:28.716] [bmv2] [D] [thread 31552] [84.0] [cxt 0] Looking up key:

[23:16:28.716] [bmv2] [D] [thread 31552] [84.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:28.716] [bmv2] [D] [thread 31552] [84.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:28.716] [bmv2] [T] [thread 31552] [84.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:28.716] [bmv2] [T] [thread 31552] [84.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:28.716] [bmv2] [T] [thread 31552] [84.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:16:28.716] [bmv2] [T] [thread 31552] [84.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:28.716] [bmv2] [T] [thread 31552] [84.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:28.716] [bmv2] [T] [thread 31552] [84.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:16:28.716] [bmv2] [T] [thread 31552] [84.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:28.716] [bmv2] [T] [thread 31552] [84.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:16:28.716] [bmv2] [T] [thread 31552] [84.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:28.716] [bmv2] [D] [thread 31552] [84.0] [cxt 0] Pipeline 'ingress': end
[23:16:28.716] [bmv2] [D] [thread 31552] [84.0] [cxt 0] Egress port is 4
[23:16:28.716] [bmv2] [D] [thread 31553] [84.0] [cxt 0] Pipeline 'egress': start
[23:16:28.716] [bmv2] [D] [thread 31553] [84.0] [cxt 0] Pipeline 'egress': end
[23:16:28.716] [bmv2] [D] [thread 31553] [84.0] [cxt 0] Deparser 'deparser': start
[23:16:28.716] [bmv2] [D] [thread 31553] [84.0] [cxt 0] Updating checksum 'cksum'
[23:16:28.716] [bmv2] [D] [thread 31553] [84.0] [cxt 0] Deparsing header 'ethernet'
[23:16:28.716] [bmv2] [D] [thread 31553] [84.0] [cxt 0] Deparsing header 'ipv4'
[23:16:28.716] [bmv2] [D] [thread 31553] [84.0] [cxt 0] Deparser 'deparser': end
[23:16:28.716] [bmv2] [D] [thread 31557] [84.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:28.730] [bmv2] [D] [thread 31552] [85.0] [cxt 0] Processing packet received on port 3
[23:16:28.730] [bmv2] [D] [thread 31552] [85.0] [cxt 0] Parser 'parser': start
[23:16:28.730] [bmv2] [D] [thread 31552] [85.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:28.730] [bmv2] [D] [thread 31552] [85.0] [cxt 0] Extracting header 'ethernet'
[23:16:28.730] [bmv2] [D] [thread 31552] [85.0] [cxt 0] Parser state 'start': key is 0800
[23:16:28.730] [bmv2] [T] [thread 31552] [85.0] [cxt 0] Bytes parsed: 14
[23:16:28.730] [bmv2] [D] [thread 31552] [85.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:28.730] [bmv2] [D] [thread 31552] [85.0] [cxt 0] Extracting header 'ipv4'
[23:16:28.730] [bmv2] [D] [thread 31552] [85.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:28.730] [bmv2] [T] [thread 31552] [85.0] [cxt 0] Bytes parsed: 34
[23:16:28.730] [bmv2] [D] [thread 31552] [85.0] [cxt 0] Parser 'parser': end
[23:16:28.730] [bmv2] [D] [thread 31552] [85.0] [cxt 0] Pipeline 'ingress': start
[23:16:28.730] [bmv2] [T] [thread 31552] [85.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:28.730] [bmv2] [T] [thread 31552] [85.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:28.731] [bmv2] [D] [thread 31552] [85.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:28.731] [bmv2] [D] [thread 31552] [85.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:28.731] [bmv2] [D] [thread 31552] [85.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:28.731] [bmv2] [D] [thread 31552] [85.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:28.731] [bmv2] [T] [thread 31552] [85.0] [cxt 0] Action MyIngress.read_port
[23:16:28.731] [bmv2] [T] [thread 31552] [85.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:28.731] [bmv2] [T] [thread 31552] [85.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:28.731] [bmv2] [T] [thread 31552] [85.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:28.731] [bmv2] [T] [thread 31552] [85.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:28.731] [bmv2] [T] [thread 31552] [85.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:28.731] [bmv2] [T] [thread 31552] [85.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:28.731] [bmv2] [T] [thread 31552] [85.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:28.731] [bmv2] [D] [thread 31552] [85.0] [cxt 0] Looking up key:

[23:16:28.731] [bmv2] [D] [thread 31552] [85.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:28.731] [bmv2] [D] [thread 31552] [85.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:28.731] [bmv2] [T] [thread 31552] [85.0] [cxt 0] Action fast_reroute126
[23:16:28.731] [bmv2] [T] [thread 31552] [85.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:28.731] [bmv2] [T] [thread 31552] [85.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:28.731] [bmv2] [D] [thread 31552] [85.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:28.731] [bmv2] [D] [thread 31552] [85.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:28.731] [bmv2] [D] [thread 31552] [85.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:28.731] [bmv2] [D] [thread 31552] [85.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:28.731] [bmv2] [T] [thread 31552] [85.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:28.731] [bmv2] [T] [thread 31552] [85.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:28.731] [bmv2] [T] [thread 31552] [85.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:28.731] [bmv2] [T] [thread 31552] [85.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:28.731] [bmv2] [T] [thread 31552] [85.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:28.731] [bmv2] [D] [thread 31552] [85.0] [cxt 0] Looking up key:

[23:16:28.731] [bmv2] [D] [thread 31552] [85.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:28.731] [bmv2] [D] [thread 31552] [85.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:28.731] [bmv2] [T] [thread 31552] [85.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:28.731] [bmv2] [T] [thread 31552] [85.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:28.731] [bmv2] [T] [thread 31552] [85.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:16:28.731] [bmv2] [T] [thread 31552] [85.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:28.731] [bmv2] [T] [thread 31552] [85.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:28.731] [bmv2] [T] [thread 31552] [85.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:16:28.731] [bmv2] [T] [thread 31552] [85.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:28.731] [bmv2] [T] [thread 31552] [85.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:16:28.731] [bmv2] [T] [thread 31552] [85.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:28.731] [bmv2] [D] [thread 31552] [85.0] [cxt 0] Pipeline 'ingress': end
[23:16:28.731] [bmv2] [D] [thread 31552] [85.0] [cxt 0] Egress port is 4
[23:16:28.731] [bmv2] [D] [thread 31553] [85.0] [cxt 0] Pipeline 'egress': start
[23:16:28.731] [bmv2] [D] [thread 31553] [85.0] [cxt 0] Pipeline 'egress': end
[23:16:28.731] [bmv2] [D] [thread 31553] [85.0] [cxt 0] Deparser 'deparser': start
[23:16:28.731] [bmv2] [D] [thread 31553] [85.0] [cxt 0] Updating checksum 'cksum'
[23:16:28.731] [bmv2] [D] [thread 31553] [85.0] [cxt 0] Deparsing header 'ethernet'
[23:16:28.732] [bmv2] [D] [thread 31553] [85.0] [cxt 0] Deparsing header 'ipv4'
[23:16:28.732] [bmv2] [D] [thread 31553] [85.0] [cxt 0] Deparser 'deparser': end
[23:16:28.732] [bmv2] [D] [thread 31557] [85.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:29.772] [bmv2] [D] [thread 31552] [86.0] [cxt 0] Processing packet received on port 3
[23:16:29.772] [bmv2] [D] [thread 31552] [86.0] [cxt 0] Parser 'parser': start
[23:16:29.772] [bmv2] [D] [thread 31552] [86.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:29.772] [bmv2] [D] [thread 31552] [86.0] [cxt 0] Extracting header 'ethernet'
[23:16:29.772] [bmv2] [D] [thread 31552] [86.0] [cxt 0] Parser state 'start': key is 0800
[23:16:29.772] [bmv2] [T] [thread 31552] [86.0] [cxt 0] Bytes parsed: 14
[23:16:29.772] [bmv2] [D] [thread 31552] [86.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:29.772] [bmv2] [D] [thread 31552] [86.0] [cxt 0] Extracting header 'ipv4'
[23:16:29.772] [bmv2] [D] [thread 31552] [86.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:29.772] [bmv2] [T] [thread 31552] [86.0] [cxt 0] Bytes parsed: 34
[23:16:29.772] [bmv2] [D] [thread 31552] [86.0] [cxt 0] Parser 'parser': end
[23:16:29.772] [bmv2] [D] [thread 31552] [86.0] [cxt 0] Pipeline 'ingress': start
[23:16:29.772] [bmv2] [T] [thread 31552] [86.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:29.772] [bmv2] [T] [thread 31552] [86.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:29.772] [bmv2] [D] [thread 31552] [86.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:29.772] [bmv2] [D] [thread 31552] [86.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:29.772] [bmv2] [D] [thread 31552] [86.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:29.772] [bmv2] [D] [thread 31552] [86.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:29.772] [bmv2] [T] [thread 31552] [86.0] [cxt 0] Action MyIngress.read_port
[23:16:29.772] [bmv2] [T] [thread 31552] [86.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:29.772] [bmv2] [T] [thread 31552] [86.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:29.772] [bmv2] [T] [thread 31552] [86.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:29.772] [bmv2] [T] [thread 31552] [86.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:29.772] [bmv2] [T] [thread 31552] [86.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:29.772] [bmv2] [T] [thread 31552] [86.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:29.772] [bmv2] [T] [thread 31552] [86.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:29.772] [bmv2] [D] [thread 31552] [86.0] [cxt 0] Looking up key:

[23:16:29.772] [bmv2] [D] [thread 31552] [86.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:29.772] [bmv2] [D] [thread 31552] [86.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:29.772] [bmv2] [T] [thread 31552] [86.0] [cxt 0] Action fast_reroute126
[23:16:29.772] [bmv2] [T] [thread 31552] [86.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:29.772] [bmv2] [T] [thread 31552] [86.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:29.772] [bmv2] [D] [thread 31552] [86.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:29.772] [bmv2] [D] [thread 31552] [86.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:29.773] [bmv2] [D] [thread 31552] [86.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:29.773] [bmv2] [D] [thread 31552] [86.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:29.773] [bmv2] [T] [thread 31552] [86.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:29.773] [bmv2] [T] [thread 31552] [86.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:29.773] [bmv2] [T] [thread 31552] [86.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:29.773] [bmv2] [T] [thread 31552] [86.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:29.773] [bmv2] [T] [thread 31552] [86.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:29.773] [bmv2] [D] [thread 31552] [86.0] [cxt 0] Looking up key:

[23:16:29.773] [bmv2] [D] [thread 31552] [86.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:29.773] [bmv2] [D] [thread 31552] [86.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:29.773] [bmv2] [T] [thread 31552] [86.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:29.773] [bmv2] [T] [thread 31552] [86.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:29.773] [bmv2] [T] [thread 31552] [86.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:16:29.773] [bmv2] [T] [thread 31552] [86.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:29.773] [bmv2] [T] [thread 31552] [86.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:29.773] [bmv2] [T] [thread 31552] [86.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:16:29.773] [bmv2] [T] [thread 31552] [86.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:29.773] [bmv2] [T] [thread 31552] [86.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:16:29.773] [bmv2] [T] [thread 31552] [86.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:16:29.773] [bmv2] [T] [thread 31552] [86.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:16:29.773] [bmv2] [D] [thread 31552] [86.0] [cxt 0] Looking up key:

[23:16:29.773] [bmv2] [D] [thread 31552] [86.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:16:29.773] [bmv2] [D] [thread 31552] [86.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:16:29.773] [bmv2] [T] [thread 31552] [86.0] [cxt 0] Action MyIngress.read_depot_port
[23:16:29.773] [bmv2] [T] [thread 31552] [86.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:16:29.773] [bmv2] [T] [thread 31552] [86.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:16:29.773] [bmv2] [T] [thread 31552] [86.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:16:29.773] [bmv2] [D] [thread 31552] [86.0] [cxt 0] Looking up key:

[23:16:29.773] [bmv2] [D] [thread 31552] [86.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:16:29.773] [bmv2] [D] [thread 31552] [86.0] [cxt 0] Action entry is fast_reroute133 - 
[23:16:29.773] [bmv2] [T] [thread 31552] [86.0] [cxt 0] Action fast_reroute133
[23:16:29.773] [bmv2] [T] [thread 31552] [86.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:16:29.773] [bmv2] [T] [thread 31552] [86.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:16:29.773] [bmv2] [D] [thread 31552] [86.0] [cxt 0] Looking up key:

[23:16:29.773] [bmv2] [D] [thread 31552] [86.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:16:29.773] [bmv2] [D] [thread 31552] [86.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:16:29.773] [bmv2] [T] [thread 31552] [86.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:16:29.773] [bmv2] [T] [thread 31552] [86.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:16:29.773] [bmv2] [T] [thread 31552] [86.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:16:29.773] [bmv2] [D] [thread 31552] [86.0] [cxt 0] Pipeline 'ingress': end
[23:16:29.773] [bmv2] [D] [thread 31552] [86.0] [cxt 0] Egress port is 0
[23:16:29.773] [bmv2] [D] [thread 31553] [86.0] [cxt 0] Pipeline 'egress': start
[23:16:29.773] [bmv2] [D] [thread 31553] [86.0] [cxt 0] Pipeline 'egress': end
[23:16:29.773] [bmv2] [D] [thread 31553] [86.0] [cxt 0] Deparser 'deparser': start
[23:16:29.773] [bmv2] [D] [thread 31553] [86.0] [cxt 0] Updating checksum 'cksum'
[23:16:29.773] [bmv2] [D] [thread 31553] [86.0] [cxt 0] Deparsing header 'ethernet'
[23:16:29.773] [bmv2] [D] [thread 31553] [86.0] [cxt 0] Deparsing header 'ipv4'
[23:16:29.773] [bmv2] [D] [thread 31553] [86.0] [cxt 0] Deparser 'deparser': end
[23:16:29.773] [bmv2] [D] [thread 31557] [86.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:16:31.909] [bmv2] [D] [thread 31552] [87.0] [cxt 0] Processing packet received on port 3
[23:16:31.910] [bmv2] [D] [thread 31552] [87.0] [cxt 0] Parser 'parser': start
[23:16:31.910] [bmv2] [D] [thread 31552] [87.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:31.910] [bmv2] [D] [thread 31552] [87.0] [cxt 0] Extracting header 'ethernet'
[23:16:31.910] [bmv2] [D] [thread 31552] [87.0] [cxt 0] Parser state 'start': key is 0800
[23:16:31.910] [bmv2] [T] [thread 31552] [87.0] [cxt 0] Bytes parsed: 14
[23:16:31.910] [bmv2] [D] [thread 31552] [87.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:31.910] [bmv2] [D] [thread 31552] [87.0] [cxt 0] Extracting header 'ipv4'
[23:16:31.910] [bmv2] [D] [thread 31552] [87.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:31.910] [bmv2] [T] [thread 31552] [87.0] [cxt 0] Bytes parsed: 34
[23:16:31.910] [bmv2] [D] [thread 31552] [87.0] [cxt 0] Parser 'parser': end
[23:16:31.910] [bmv2] [D] [thread 31552] [87.0] [cxt 0] Pipeline 'ingress': start
[23:16:31.910] [bmv2] [T] [thread 31552] [87.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:31.910] [bmv2] [T] [thread 31552] [87.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:31.910] [bmv2] [D] [thread 31552] [87.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:31.910] [bmv2] [D] [thread 31552] [87.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:31.910] [bmv2] [D] [thread 31552] [87.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:31.910] [bmv2] [D] [thread 31552] [87.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:31.910] [bmv2] [T] [thread 31552] [87.0] [cxt 0] Action MyIngress.read_port
[23:16:31.910] [bmv2] [T] [thread 31552] [87.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:31.910] [bmv2] [T] [thread 31552] [87.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:31.910] [bmv2] [T] [thread 31552] [87.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:31.910] [bmv2] [T] [thread 31552] [87.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:31.910] [bmv2] [T] [thread 31552] [87.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:31.910] [bmv2] [T] [thread 31552] [87.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:31.910] [bmv2] [T] [thread 31552] [87.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:31.910] [bmv2] [D] [thread 31552] [87.0] [cxt 0] Looking up key:

[23:16:31.910] [bmv2] [D] [thread 31552] [87.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:31.910] [bmv2] [D] [thread 31552] [87.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:31.910] [bmv2] [T] [thread 31552] [87.0] [cxt 0] Action fast_reroute126
[23:16:31.910] [bmv2] [T] [thread 31552] [87.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:31.910] [bmv2] [T] [thread 31552] [87.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:31.910] [bmv2] [D] [thread 31552] [87.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:31.910] [bmv2] [D] [thread 31552] [87.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:31.910] [bmv2] [D] [thread 31552] [87.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:31.910] [bmv2] [D] [thread 31552] [87.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:31.910] [bmv2] [T] [thread 31552] [87.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:31.910] [bmv2] [T] [thread 31552] [87.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:31.910] [bmv2] [T] [thread 31552] [87.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:31.910] [bmv2] [T] [thread 31552] [87.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:31.910] [bmv2] [T] [thread 31552] [87.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:31.910] [bmv2] [D] [thread 31552] [87.0] [cxt 0] Looking up key:

[23:16:31.910] [bmv2] [D] [thread 31552] [87.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:31.910] [bmv2] [D] [thread 31552] [87.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:31.910] [bmv2] [T] [thread 31552] [87.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:31.910] [bmv2] [T] [thread 31552] [87.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:31.910] [bmv2] [T] [thread 31552] [87.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:16:31.910] [bmv2] [T] [thread 31552] [87.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:31.910] [bmv2] [T] [thread 31552] [87.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:31.910] [bmv2] [T] [thread 31552] [87.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:16:31.910] [bmv2] [T] [thread 31552] [87.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:31.910] [bmv2] [T] [thread 31552] [87.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:16:31.910] [bmv2] [T] [thread 31552] [87.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:31.910] [bmv2] [D] [thread 31552] [87.0] [cxt 0] Pipeline 'ingress': end
[23:16:31.910] [bmv2] [D] [thread 31552] [87.0] [cxt 0] Egress port is 4
[23:16:31.910] [bmv2] [D] [thread 31553] [87.0] [cxt 0] Pipeline 'egress': start
[23:16:31.910] [bmv2] [D] [thread 31553] [87.0] [cxt 0] Pipeline 'egress': end
[23:16:31.910] [bmv2] [D] [thread 31553] [87.0] [cxt 0] Deparser 'deparser': start
[23:16:31.910] [bmv2] [D] [thread 31553] [87.0] [cxt 0] Updating checksum 'cksum'
[23:16:31.910] [bmv2] [D] [thread 31553] [87.0] [cxt 0] Deparsing header 'ethernet'
[23:16:31.910] [bmv2] [D] [thread 31553] [87.0] [cxt 0] Deparsing header 'ipv4'
[23:16:31.910] [bmv2] [D] [thread 31553] [87.0] [cxt 0] Deparser 'deparser': end
[23:16:31.910] [bmv2] [D] [thread 31557] [87.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:32.446] [bmv2] [D] [thread 31552] [88.0] [cxt 0] Processing packet received on port 3
[23:16:32.446] [bmv2] [D] [thread 31552] [88.0] [cxt 0] Parser 'parser': start
[23:16:32.446] [bmv2] [D] [thread 31552] [88.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:32.446] [bmv2] [D] [thread 31552] [88.0] [cxt 0] Extracting header 'ethernet'
[23:16:32.446] [bmv2] [D] [thread 31552] [88.0] [cxt 0] Parser state 'start': key is 0800
[23:16:32.446] [bmv2] [T] [thread 31552] [88.0] [cxt 0] Bytes parsed: 14
[23:16:32.446] [bmv2] [D] [thread 31552] [88.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:32.446] [bmv2] [D] [thread 31552] [88.0] [cxt 0] Extracting header 'ipv4'
[23:16:32.446] [bmv2] [D] [thread 31552] [88.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:32.446] [bmv2] [T] [thread 31552] [88.0] [cxt 0] Bytes parsed: 34
[23:16:32.446] [bmv2] [D] [thread 31552] [88.0] [cxt 0] Parser 'parser': end
[23:16:32.446] [bmv2] [D] [thread 31552] [88.0] [cxt 0] Pipeline 'ingress': start
[23:16:32.446] [bmv2] [T] [thread 31552] [88.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:32.446] [bmv2] [T] [thread 31552] [88.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:32.446] [bmv2] [D] [thread 31552] [88.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:32.446] [bmv2] [D] [thread 31552] [88.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:32.446] [bmv2] [D] [thread 31552] [88.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:32.446] [bmv2] [D] [thread 31552] [88.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:32.446] [bmv2] [T] [thread 31552] [88.0] [cxt 0] Action MyIngress.read_port
[23:16:32.446] [bmv2] [T] [thread 31552] [88.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:32.446] [bmv2] [T] [thread 31552] [88.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:32.446] [bmv2] [T] [thread 31552] [88.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:32.446] [bmv2] [T] [thread 31552] [88.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:32.446] [bmv2] [T] [thread 31552] [88.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:32.447] [bmv2] [T] [thread 31552] [88.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:32.447] [bmv2] [T] [thread 31552] [88.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:32.447] [bmv2] [D] [thread 31552] [88.0] [cxt 0] Looking up key:

[23:16:32.447] [bmv2] [D] [thread 31552] [88.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:32.447] [bmv2] [D] [thread 31552] [88.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:32.447] [bmv2] [T] [thread 31552] [88.0] [cxt 0] Action fast_reroute126
[23:16:32.447] [bmv2] [T] [thread 31552] [88.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:32.447] [bmv2] [T] [thread 31552] [88.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:32.447] [bmv2] [D] [thread 31552] [88.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:32.447] [bmv2] [D] [thread 31552] [88.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:32.447] [bmv2] [D] [thread 31552] [88.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:32.447] [bmv2] [D] [thread 31552] [88.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:32.447] [bmv2] [T] [thread 31552] [88.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:32.447] [bmv2] [T] [thread 31552] [88.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:32.447] [bmv2] [T] [thread 31552] [88.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:32.447] [bmv2] [T] [thread 31552] [88.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:32.447] [bmv2] [T] [thread 31552] [88.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:32.447] [bmv2] [D] [thread 31552] [88.0] [cxt 0] Looking up key:

[23:16:32.447] [bmv2] [D] [thread 31552] [88.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:32.447] [bmv2] [D] [thread 31552] [88.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:32.447] [bmv2] [T] [thread 31552] [88.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:32.447] [bmv2] [T] [thread 31552] [88.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:32.447] [bmv2] [T] [thread 31552] [88.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:16:32.447] [bmv2] [T] [thread 31552] [88.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:32.447] [bmv2] [T] [thread 31552] [88.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:32.447] [bmv2] [T] [thread 31552] [88.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:16:32.447] [bmv2] [T] [thread 31552] [88.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:32.447] [bmv2] [T] [thread 31552] [88.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:16:32.447] [bmv2] [T] [thread 31552] [88.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:32.447] [bmv2] [D] [thread 31552] [88.0] [cxt 0] Pipeline 'ingress': end
[23:16:32.447] [bmv2] [D] [thread 31552] [88.0] [cxt 0] Egress port is 4
[23:16:32.447] [bmv2] [D] [thread 31553] [88.0] [cxt 0] Pipeline 'egress': start
[23:16:32.447] [bmv2] [D] [thread 31553] [88.0] [cxt 0] Pipeline 'egress': end
[23:16:32.447] [bmv2] [D] [thread 31553] [88.0] [cxt 0] Deparser 'deparser': start
[23:16:32.447] [bmv2] [D] [thread 31553] [88.0] [cxt 0] Updating checksum 'cksum'
[23:16:32.447] [bmv2] [D] [thread 31553] [88.0] [cxt 0] Deparsing header 'ethernet'
[23:16:32.447] [bmv2] [D] [thread 31553] [88.0] [cxt 0] Deparsing header 'ipv4'
[23:16:32.447] [bmv2] [D] [thread 31553] [88.0] [cxt 0] Deparser 'deparser': end
[23:16:32.447] [bmv2] [D] [thread 31557] [88.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:32.450] [bmv2] [D] [thread 31552] [89.0] [cxt 0] Processing packet received on port 3
[23:16:32.450] [bmv2] [D] [thread 31552] [89.0] [cxt 0] Parser 'parser': start
[23:16:32.450] [bmv2] [D] [thread 31552] [89.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:32.450] [bmv2] [D] [thread 31552] [89.0] [cxt 0] Extracting header 'ethernet'
[23:16:32.450] [bmv2] [D] [thread 31552] [89.0] [cxt 0] Parser state 'start': key is 0800
[23:16:32.450] [bmv2] [T] [thread 31552] [89.0] [cxt 0] Bytes parsed: 14
[23:16:32.450] [bmv2] [D] [thread 31552] [89.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:32.450] [bmv2] [D] [thread 31552] [89.0] [cxt 0] Extracting header 'ipv4'
[23:16:32.450] [bmv2] [D] [thread 31552] [89.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:32.450] [bmv2] [T] [thread 31552] [89.0] [cxt 0] Bytes parsed: 34
[23:16:32.450] [bmv2] [D] [thread 31552] [89.0] [cxt 0] Parser 'parser': end
[23:16:32.450] [bmv2] [D] [thread 31552] [89.0] [cxt 0] Pipeline 'ingress': start
[23:16:32.450] [bmv2] [T] [thread 31552] [89.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:32.450] [bmv2] [T] [thread 31552] [89.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:32.450] [bmv2] [D] [thread 31552] [89.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:32.450] [bmv2] [D] [thread 31552] [89.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:32.450] [bmv2] [D] [thread 31552] [89.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:32.450] [bmv2] [D] [thread 31552] [89.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:32.450] [bmv2] [T] [thread 31552] [89.0] [cxt 0] Action MyIngress.read_port
[23:16:32.450] [bmv2] [T] [thread 31552] [89.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:32.450] [bmv2] [T] [thread 31552] [89.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:32.450] [bmv2] [T] [thread 31552] [89.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:32.450] [bmv2] [T] [thread 31552] [89.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:32.450] [bmv2] [T] [thread 31552] [89.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:32.450] [bmv2] [T] [thread 31552] [89.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:32.451] [bmv2] [T] [thread 31552] [89.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:32.451] [bmv2] [D] [thread 31552] [89.0] [cxt 0] Looking up key:

[23:16:32.451] [bmv2] [D] [thread 31552] [89.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:32.451] [bmv2] [D] [thread 31552] [89.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:32.451] [bmv2] [T] [thread 31552] [89.0] [cxt 0] Action fast_reroute126
[23:16:32.451] [bmv2] [T] [thread 31552] [89.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:32.451] [bmv2] [T] [thread 31552] [89.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:32.451] [bmv2] [D] [thread 31552] [89.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:32.451] [bmv2] [D] [thread 31552] [89.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:32.451] [bmv2] [D] [thread 31552] [89.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:32.451] [bmv2] [D] [thread 31552] [89.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:32.451] [bmv2] [T] [thread 31552] [89.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:32.451] [bmv2] [T] [thread 31552] [89.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:32.451] [bmv2] [T] [thread 31552] [89.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:32.451] [bmv2] [T] [thread 31552] [89.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:32.451] [bmv2] [T] [thread 31552] [89.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:32.451] [bmv2] [D] [thread 31552] [89.0] [cxt 0] Looking up key:

[23:16:32.451] [bmv2] [D] [thread 31552] [89.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:32.451] [bmv2] [D] [thread 31552] [89.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:32.451] [bmv2] [T] [thread 31552] [89.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:32.451] [bmv2] [T] [thread 31552] [89.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:32.451] [bmv2] [T] [thread 31552] [89.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:16:32.451] [bmv2] [T] [thread 31552] [89.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:32.451] [bmv2] [T] [thread 31552] [89.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:32.451] [bmv2] [T] [thread 31552] [89.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:16:32.451] [bmv2] [T] [thread 31552] [89.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:32.451] [bmv2] [T] [thread 31552] [89.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:16:32.451] [bmv2] [T] [thread 31552] [89.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:32.451] [bmv2] [D] [thread 31552] [89.0] [cxt 0] Pipeline 'ingress': end
[23:16:32.451] [bmv2] [D] [thread 31552] [89.0] [cxt 0] Egress port is 4
[23:16:32.451] [bmv2] [D] [thread 31553] [89.0] [cxt 0] Pipeline 'egress': start
[23:16:32.451] [bmv2] [D] [thread 31553] [89.0] [cxt 0] Pipeline 'egress': end
[23:16:32.451] [bmv2] [D] [thread 31553] [89.0] [cxt 0] Deparser 'deparser': start
[23:16:32.451] [bmv2] [D] [thread 31553] [89.0] [cxt 0] Updating checksum 'cksum'
[23:16:32.451] [bmv2] [D] [thread 31553] [89.0] [cxt 0] Deparsing header 'ethernet'
[23:16:32.451] [bmv2] [D] [thread 31553] [89.0] [cxt 0] Deparsing header 'ipv4'
[23:16:32.451] [bmv2] [D] [thread 31553] [89.0] [cxt 0] Deparser 'deparser': end
[23:16:32.451] [bmv2] [D] [thread 31557] [89.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:32.454] [bmv2] [D] [thread 31552] [90.0] [cxt 0] Processing packet received on port 3
[23:16:32.454] [bmv2] [D] [thread 31552] [90.0] [cxt 0] Parser 'parser': start
[23:16:32.454] [bmv2] [D] [thread 31552] [90.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:32.454] [bmv2] [D] [thread 31552] [90.0] [cxt 0] Extracting header 'ethernet'
[23:16:32.454] [bmv2] [D] [thread 31552] [90.0] [cxt 0] Parser state 'start': key is 0800
[23:16:32.454] [bmv2] [T] [thread 31552] [90.0] [cxt 0] Bytes parsed: 14
[23:16:32.454] [bmv2] [D] [thread 31552] [90.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:32.454] [bmv2] [D] [thread 31552] [90.0] [cxt 0] Extracting header 'ipv4'
[23:16:32.454] [bmv2] [D] [thread 31552] [90.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:32.454] [bmv2] [T] [thread 31552] [90.0] [cxt 0] Bytes parsed: 34
[23:16:32.454] [bmv2] [D] [thread 31552] [90.0] [cxt 0] Parser 'parser': end
[23:16:32.454] [bmv2] [D] [thread 31552] [90.0] [cxt 0] Pipeline 'ingress': start
[23:16:32.454] [bmv2] [T] [thread 31552] [90.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:32.454] [bmv2] [T] [thread 31552] [90.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:32.454] [bmv2] [D] [thread 31552] [90.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:32.454] [bmv2] [D] [thread 31552] [90.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:32.454] [bmv2] [D] [thread 31552] [90.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:32.454] [bmv2] [D] [thread 31552] [90.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:32.454] [bmv2] [T] [thread 31552] [90.0] [cxt 0] Action MyIngress.read_port
[23:16:32.454] [bmv2] [T] [thread 31552] [90.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:32.454] [bmv2] [T] [thread 31552] [90.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:32.454] [bmv2] [T] [thread 31552] [90.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:32.454] [bmv2] [T] [thread 31552] [90.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:32.454] [bmv2] [T] [thread 31552] [90.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:32.454] [bmv2] [T] [thread 31552] [90.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:32.454] [bmv2] [T] [thread 31552] [90.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:32.454] [bmv2] [D] [thread 31552] [90.0] [cxt 0] Looking up key:

[23:16:32.454] [bmv2] [D] [thread 31552] [90.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:32.454] [bmv2] [D] [thread 31552] [90.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:32.454] [bmv2] [T] [thread 31552] [90.0] [cxt 0] Action fast_reroute126
[23:16:32.454] [bmv2] [T] [thread 31552] [90.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:32.454] [bmv2] [T] [thread 31552] [90.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:32.454] [bmv2] [D] [thread 31552] [90.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:32.454] [bmv2] [D] [thread 31552] [90.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:32.454] [bmv2] [D] [thread 31552] [90.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:32.454] [bmv2] [D] [thread 31552] [90.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:32.454] [bmv2] [T] [thread 31552] [90.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:32.454] [bmv2] [T] [thread 31552] [90.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:32.454] [bmv2] [T] [thread 31552] [90.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:32.454] [bmv2] [T] [thread 31552] [90.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:32.454] [bmv2] [T] [thread 31552] [90.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:32.454] [bmv2] [D] [thread 31552] [90.0] [cxt 0] Looking up key:

[23:16:32.454] [bmv2] [D] [thread 31552] [90.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:32.454] [bmv2] [D] [thread 31552] [90.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:32.454] [bmv2] [T] [thread 31552] [90.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:32.454] [bmv2] [T] [thread 31552] [90.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:32.454] [bmv2] [T] [thread 31552] [90.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:16:32.454] [bmv2] [T] [thread 31552] [90.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:32.454] [bmv2] [T] [thread 31552] [90.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:32.454] [bmv2] [T] [thread 31552] [90.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:16:32.454] [bmv2] [T] [thread 31552] [90.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:32.454] [bmv2] [T] [thread 31552] [90.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:16:32.454] [bmv2] [T] [thread 31552] [90.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:32.454] [bmv2] [D] [thread 31552] [90.0] [cxt 0] Pipeline 'ingress': end
[23:16:32.454] [bmv2] [D] [thread 31552] [90.0] [cxt 0] Egress port is 4
[23:16:32.454] [bmv2] [D] [thread 31553] [90.0] [cxt 0] Pipeline 'egress': start
[23:16:32.454] [bmv2] [D] [thread 31553] [90.0] [cxt 0] Pipeline 'egress': end
[23:16:32.454] [bmv2] [D] [thread 31553] [90.0] [cxt 0] Deparser 'deparser': start
[23:16:32.454] [bmv2] [D] [thread 31553] [90.0] [cxt 0] Updating checksum 'cksum'
[23:16:32.454] [bmv2] [D] [thread 31553] [90.0] [cxt 0] Deparsing header 'ethernet'
[23:16:32.455] [bmv2] [D] [thread 31553] [90.0] [cxt 0] Deparsing header 'ipv4'
[23:16:32.455] [bmv2] [D] [thread 31553] [90.0] [cxt 0] Deparser 'deparser': end
[23:16:32.455] [bmv2] [D] [thread 31557] [90.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:33.509] [bmv2] [D] [thread 31552] [91.0] [cxt 0] Processing packet received on port 3
[23:16:33.509] [bmv2] [D] [thread 31552] [91.0] [cxt 0] Parser 'parser': start
[23:16:33.509] [bmv2] [D] [thread 31552] [91.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:33.509] [bmv2] [D] [thread 31552] [91.0] [cxt 0] Extracting header 'ethernet'
[23:16:33.509] [bmv2] [D] [thread 31552] [91.0] [cxt 0] Parser state 'start': key is 0800
[23:16:33.509] [bmv2] [T] [thread 31552] [91.0] [cxt 0] Bytes parsed: 14
[23:16:33.509] [bmv2] [D] [thread 31552] [91.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:33.509] [bmv2] [D] [thread 31552] [91.0] [cxt 0] Extracting header 'ipv4'
[23:16:33.509] [bmv2] [D] [thread 31552] [91.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:33.509] [bmv2] [T] [thread 31552] [91.0] [cxt 0] Bytes parsed: 34
[23:16:33.509] [bmv2] [D] [thread 31552] [91.0] [cxt 0] Parser 'parser': end
[23:16:33.509] [bmv2] [D] [thread 31552] [91.0] [cxt 0] Pipeline 'ingress': start
[23:16:33.509] [bmv2] [T] [thread 31552] [91.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:33.509] [bmv2] [T] [thread 31552] [91.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:33.509] [bmv2] [D] [thread 31552] [91.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:33.509] [bmv2] [D] [thread 31552] [91.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:33.509] [bmv2] [D] [thread 31552] [91.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:33.509] [bmv2] [D] [thread 31552] [91.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:33.509] [bmv2] [T] [thread 31552] [91.0] [cxt 0] Action MyIngress.read_port
[23:16:33.509] [bmv2] [T] [thread 31552] [91.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:33.509] [bmv2] [T] [thread 31552] [91.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:33.509] [bmv2] [T] [thread 31552] [91.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:33.509] [bmv2] [T] [thread 31552] [91.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:33.509] [bmv2] [T] [thread 31552] [91.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:33.509] [bmv2] [T] [thread 31552] [91.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:33.509] [bmv2] [T] [thread 31552] [91.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:33.509] [bmv2] [D] [thread 31552] [91.0] [cxt 0] Looking up key:

[23:16:33.509] [bmv2] [D] [thread 31552] [91.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:33.509] [bmv2] [D] [thread 31552] [91.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:33.509] [bmv2] [T] [thread 31552] [91.0] [cxt 0] Action fast_reroute126
[23:16:33.509] [bmv2] [T] [thread 31552] [91.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:33.509] [bmv2] [T] [thread 31552] [91.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:33.509] [bmv2] [D] [thread 31552] [91.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:33.509] [bmv2] [D] [thread 31552] [91.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:33.509] [bmv2] [D] [thread 31552] [91.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:33.509] [bmv2] [D] [thread 31552] [91.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:33.509] [bmv2] [T] [thread 31552] [91.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:33.509] [bmv2] [T] [thread 31552] [91.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:33.509] [bmv2] [T] [thread 31552] [91.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:33.509] [bmv2] [T] [thread 31552] [91.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:33.509] [bmv2] [T] [thread 31552] [91.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:33.509] [bmv2] [D] [thread 31552] [91.0] [cxt 0] Looking up key:

[23:16:33.509] [bmv2] [D] [thread 31552] [91.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:33.509] [bmv2] [D] [thread 31552] [91.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:33.509] [bmv2] [T] [thread 31552] [91.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:33.509] [bmv2] [T] [thread 31552] [91.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:33.509] [bmv2] [T] [thread 31552] [91.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:16:33.509] [bmv2] [T] [thread 31552] [91.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:33.509] [bmv2] [T] [thread 31552] [91.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:33.509] [bmv2] [T] [thread 31552] [91.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:16:33.510] [bmv2] [T] [thread 31552] [91.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:33.510] [bmv2] [T] [thread 31552] [91.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:16:33.510] [bmv2] [T] [thread 31552] [91.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:33.510] [bmv2] [D] [thread 31552] [91.0] [cxt 0] Pipeline 'ingress': end
[23:16:33.510] [bmv2] [D] [thread 31552] [91.0] [cxt 0] Egress port is 4
[23:16:33.510] [bmv2] [D] [thread 31553] [91.0] [cxt 0] Pipeline 'egress': start
[23:16:33.510] [bmv2] [D] [thread 31553] [91.0] [cxt 0] Pipeline 'egress': end
[23:16:33.510] [bmv2] [D] [thread 31553] [91.0] [cxt 0] Deparser 'deparser': start
[23:16:33.510] [bmv2] [D] [thread 31553] [91.0] [cxt 0] Updating checksum 'cksum'
[23:16:33.510] [bmv2] [D] [thread 31553] [91.0] [cxt 0] Deparsing header 'ethernet'
[23:16:33.510] [bmv2] [D] [thread 31553] [91.0] [cxt 0] Deparsing header 'ipv4'
[23:16:33.510] [bmv2] [D] [thread 31553] [91.0] [cxt 0] Deparser 'deparser': end
[23:16:33.510] [bmv2] [D] [thread 31557] [91.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:34.573] [bmv2] [D] [thread 31552] [92.0] [cxt 0] Processing packet received on port 3
[23:16:34.573] [bmv2] [D] [thread 31552] [92.0] [cxt 0] Parser 'parser': start
[23:16:34.573] [bmv2] [D] [thread 31552] [92.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:34.573] [bmv2] [D] [thread 31552] [92.0] [cxt 0] Extracting header 'ethernet'
[23:16:34.573] [bmv2] [D] [thread 31552] [92.0] [cxt 0] Parser state 'start': key is 0800
[23:16:34.573] [bmv2] [T] [thread 31552] [92.0] [cxt 0] Bytes parsed: 14
[23:16:34.573] [bmv2] [D] [thread 31552] [92.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:34.573] [bmv2] [D] [thread 31552] [92.0] [cxt 0] Extracting header 'ipv4'
[23:16:34.573] [bmv2] [D] [thread 31552] [92.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:34.573] [bmv2] [T] [thread 31552] [92.0] [cxt 0] Bytes parsed: 34
[23:16:34.573] [bmv2] [D] [thread 31552] [92.0] [cxt 0] Parser 'parser': end
[23:16:34.573] [bmv2] [D] [thread 31552] [92.0] [cxt 0] Pipeline 'ingress': start
[23:16:34.573] [bmv2] [T] [thread 31552] [92.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:34.573] [bmv2] [T] [thread 31552] [92.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:34.573] [bmv2] [D] [thread 31552] [92.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:34.573] [bmv2] [D] [thread 31552] [92.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:34.573] [bmv2] [D] [thread 31552] [92.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:34.573] [bmv2] [D] [thread 31552] [92.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:34.573] [bmv2] [T] [thread 31552] [92.0] [cxt 0] Action MyIngress.read_port
[23:16:34.573] [bmv2] [T] [thread 31552] [92.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:34.573] [bmv2] [T] [thread 31552] [92.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:34.573] [bmv2] [T] [thread 31552] [92.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:34.573] [bmv2] [T] [thread 31552] [92.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:34.573] [bmv2] [T] [thread 31552] [92.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:34.573] [bmv2] [T] [thread 31552] [92.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:34.573] [bmv2] [T] [thread 31552] [92.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:34.573] [bmv2] [D] [thread 31552] [92.0] [cxt 0] Looking up key:

[23:16:34.573] [bmv2] [D] [thread 31552] [92.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:34.573] [bmv2] [D] [thread 31552] [92.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:34.573] [bmv2] [T] [thread 31552] [92.0] [cxt 0] Action fast_reroute126
[23:16:34.573] [bmv2] [T] [thread 31552] [92.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:34.573] [bmv2] [T] [thread 31552] [92.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:34.573] [bmv2] [D] [thread 31552] [92.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:34.573] [bmv2] [D] [thread 31552] [92.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:34.573] [bmv2] [D] [thread 31552] [92.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:34.573] [bmv2] [D] [thread 31552] [92.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:34.573] [bmv2] [T] [thread 31552] [92.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:34.573] [bmv2] [T] [thread 31552] [92.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:34.573] [bmv2] [T] [thread 31552] [92.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:34.573] [bmv2] [T] [thread 31552] [92.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:34.573] [bmv2] [T] [thread 31552] [92.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:34.573] [bmv2] [D] [thread 31552] [92.0] [cxt 0] Looking up key:

[23:16:34.573] [bmv2] [D] [thread 31552] [92.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:34.574] [bmv2] [D] [thread 31552] [92.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:34.574] [bmv2] [T] [thread 31552] [92.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:34.574] [bmv2] [T] [thread 31552] [92.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:34.574] [bmv2] [T] [thread 31552] [92.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:16:34.574] [bmv2] [T] [thread 31552] [92.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:34.574] [bmv2] [T] [thread 31552] [92.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:34.574] [bmv2] [T] [thread 31552] [92.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:16:34.574] [bmv2] [T] [thread 31552] [92.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:34.574] [bmv2] [T] [thread 31552] [92.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:16:34.574] [bmv2] [T] [thread 31552] [92.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:34.574] [bmv2] [D] [thread 31552] [92.0] [cxt 0] Pipeline 'ingress': end
[23:16:34.574] [bmv2] [D] [thread 31552] [92.0] [cxt 0] Egress port is 4
[23:16:34.574] [bmv2] [D] [thread 31553] [92.0] [cxt 0] Pipeline 'egress': start
[23:16:34.574] [bmv2] [D] [thread 31553] [92.0] [cxt 0] Pipeline 'egress': end
[23:16:34.574] [bmv2] [D] [thread 31553] [92.0] [cxt 0] Deparser 'deparser': start
[23:16:34.574] [bmv2] [D] [thread 31553] [92.0] [cxt 0] Updating checksum 'cksum'
[23:16:34.574] [bmv2] [D] [thread 31553] [92.0] [cxt 0] Deparsing header 'ethernet'
[23:16:34.574] [bmv2] [D] [thread 31553] [92.0] [cxt 0] Deparsing header 'ipv4'
[23:16:34.574] [bmv2] [D] [thread 31553] [92.0] [cxt 0] Deparser 'deparser': end
[23:16:34.574] [bmv2] [D] [thread 31557] [92.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:35.105] [bmv2] [D] [thread 31552] [93.0] [cxt 0] Processing packet received on port 3
[23:16:35.105] [bmv2] [D] [thread 31552] [93.0] [cxt 0] Parser 'parser': start
[23:16:35.105] [bmv2] [D] [thread 31552] [93.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:35.105] [bmv2] [D] [thread 31552] [93.0] [cxt 0] Extracting header 'ethernet'
[23:16:35.105] [bmv2] [D] [thread 31552] [93.0] [cxt 0] Parser state 'start': key is 0800
[23:16:35.105] [bmv2] [T] [thread 31552] [93.0] [cxt 0] Bytes parsed: 14
[23:16:35.105] [bmv2] [D] [thread 31552] [93.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:35.105] [bmv2] [D] [thread 31552] [93.0] [cxt 0] Extracting header 'ipv4'
[23:16:35.105] [bmv2] [D] [thread 31552] [93.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:35.105] [bmv2] [T] [thread 31552] [93.0] [cxt 0] Bytes parsed: 34
[23:16:35.106] [bmv2] [D] [thread 31552] [93.0] [cxt 0] Parser 'parser': end
[23:16:35.106] [bmv2] [D] [thread 31552] [93.0] [cxt 0] Pipeline 'ingress': start
[23:16:35.106] [bmv2] [T] [thread 31552] [93.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:35.106] [bmv2] [T] [thread 31552] [93.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:35.106] [bmv2] [D] [thread 31552] [93.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:35.106] [bmv2] [D] [thread 31552] [93.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:35.106] [bmv2] [D] [thread 31552] [93.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:35.106] [bmv2] [D] [thread 31552] [93.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:35.106] [bmv2] [T] [thread 31552] [93.0] [cxt 0] Action MyIngress.read_port
[23:16:35.106] [bmv2] [T] [thread 31552] [93.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:35.106] [bmv2] [T] [thread 31552] [93.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:35.106] [bmv2] [T] [thread 31552] [93.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:35.106] [bmv2] [T] [thread 31552] [93.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:35.106] [bmv2] [T] [thread 31552] [93.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:35.106] [bmv2] [T] [thread 31552] [93.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:35.106] [bmv2] [T] [thread 31552] [93.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:35.106] [bmv2] [D] [thread 31552] [93.0] [cxt 0] Looking up key:

[23:16:35.106] [bmv2] [D] [thread 31552] [93.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:35.106] [bmv2] [D] [thread 31552] [93.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:35.106] [bmv2] [T] [thread 31552] [93.0] [cxt 0] Action fast_reroute126
[23:16:35.106] [bmv2] [T] [thread 31552] [93.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:35.106] [bmv2] [T] [thread 31552] [93.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:35.106] [bmv2] [D] [thread 31552] [93.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:35.106] [bmv2] [D] [thread 31552] [93.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:35.106] [bmv2] [D] [thread 31552] [93.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:35.106] [bmv2] [D] [thread 31552] [93.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:35.106] [bmv2] [T] [thread 31552] [93.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:35.106] [bmv2] [T] [thread 31552] [93.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:35.106] [bmv2] [T] [thread 31552] [93.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:35.106] [bmv2] [T] [thread 31552] [93.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:35.106] [bmv2] [T] [thread 31552] [93.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:35.106] [bmv2] [D] [thread 31552] [93.0] [cxt 0] Looking up key:

[23:16:35.106] [bmv2] [D] [thread 31552] [93.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:35.106] [bmv2] [D] [thread 31552] [93.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:35.106] [bmv2] [T] [thread 31552] [93.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:35.106] [bmv2] [T] [thread 31552] [93.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:35.106] [bmv2] [T] [thread 31552] [93.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:16:35.106] [bmv2] [T] [thread 31552] [93.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:35.106] [bmv2] [T] [thread 31552] [93.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:35.106] [bmv2] [T] [thread 31552] [93.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:16:35.106] [bmv2] [T] [thread 31552] [93.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:35.106] [bmv2] [T] [thread 31552] [93.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:16:35.106] [bmv2] [T] [thread 31552] [93.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:16:35.106] [bmv2] [T] [thread 31552] [93.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:16:35.106] [bmv2] [D] [thread 31552] [93.0] [cxt 0] Looking up key:

[23:16:35.106] [bmv2] [D] [thread 31552] [93.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:16:35.106] [bmv2] [D] [thread 31552] [93.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:16:35.106] [bmv2] [T] [thread 31552] [93.0] [cxt 0] Action MyIngress.read_depot_port
[23:16:35.106] [bmv2] [T] [thread 31552] [93.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:16:35.106] [bmv2] [T] [thread 31552] [93.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:16:35.106] [bmv2] [T] [thread 31552] [93.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:16:35.106] [bmv2] [D] [thread 31552] [93.0] [cxt 0] Looking up key:

[23:16:35.106] [bmv2] [D] [thread 31552] [93.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:16:35.106] [bmv2] [D] [thread 31552] [93.0] [cxt 0] Action entry is fast_reroute133 - 
[23:16:35.106] [bmv2] [T] [thread 31552] [93.0] [cxt 0] Action fast_reroute133
[23:16:35.106] [bmv2] [T] [thread 31552] [93.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:16:35.106] [bmv2] [T] [thread 31552] [93.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:16:35.106] [bmv2] [D] [thread 31552] [93.0] [cxt 0] Looking up key:

[23:16:35.106] [bmv2] [D] [thread 31552] [93.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:16:35.106] [bmv2] [D] [thread 31552] [93.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:16:35.106] [bmv2] [T] [thread 31552] [93.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:16:35.106] [bmv2] [T] [thread 31552] [93.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:16:35.106] [bmv2] [T] [thread 31552] [93.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:16:35.106] [bmv2] [D] [thread 31552] [93.0] [cxt 0] Pipeline 'ingress': end
[23:16:35.106] [bmv2] [D] [thread 31552] [93.0] [cxt 0] Egress port is 0
[23:16:35.106] [bmv2] [D] [thread 31553] [93.0] [cxt 0] Pipeline 'egress': start
[23:16:35.106] [bmv2] [D] [thread 31553] [93.0] [cxt 0] Pipeline 'egress': end
[23:16:35.106] [bmv2] [D] [thread 31553] [93.0] [cxt 0] Deparser 'deparser': start
[23:16:35.106] [bmv2] [D] [thread 31553] [93.0] [cxt 0] Updating checksum 'cksum'
[23:16:35.106] [bmv2] [D] [thread 31553] [93.0] [cxt 0] Deparsing header 'ethernet'
[23:16:35.106] [bmv2] [D] [thread 31553] [93.0] [cxt 0] Deparsing header 'ipv4'
[23:16:35.106] [bmv2] [D] [thread 31553] [93.0] [cxt 0] Deparser 'deparser': end
[23:16:35.106] [bmv2] [D] [thread 31557] [93.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:16:35.641] [bmv2] [D] [thread 31552] [94.0] [cxt 0] Processing packet received on port 3
[23:16:35.641] [bmv2] [D] [thread 31552] [94.0] [cxt 0] Parser 'parser': start
[23:16:35.641] [bmv2] [D] [thread 31552] [94.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:35.641] [bmv2] [D] [thread 31552] [94.0] [cxt 0] Extracting header 'ethernet'
[23:16:35.641] [bmv2] [D] [thread 31552] [94.0] [cxt 0] Parser state 'start': key is 0800
[23:16:35.641] [bmv2] [T] [thread 31552] [94.0] [cxt 0] Bytes parsed: 14
[23:16:35.641] [bmv2] [D] [thread 31552] [94.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:35.641] [bmv2] [D] [thread 31552] [94.0] [cxt 0] Extracting header 'ipv4'
[23:16:35.641] [bmv2] [D] [thread 31552] [94.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:35.641] [bmv2] [T] [thread 31552] [94.0] [cxt 0] Bytes parsed: 34
[23:16:35.641] [bmv2] [D] [thread 31552] [94.0] [cxt 0] Parser 'parser': end
[23:16:35.641] [bmv2] [D] [thread 31552] [94.0] [cxt 0] Pipeline 'ingress': start
[23:16:35.641] [bmv2] [T] [thread 31552] [94.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:35.641] [bmv2] [T] [thread 31552] [94.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:35.641] [bmv2] [D] [thread 31552] [94.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:35.641] [bmv2] [D] [thread 31552] [94.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:35.641] [bmv2] [D] [thread 31552] [94.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:35.641] [bmv2] [D] [thread 31552] [94.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:35.641] [bmv2] [T] [thread 31552] [94.0] [cxt 0] Action MyIngress.read_port
[23:16:35.641] [bmv2] [T] [thread 31552] [94.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:35.641] [bmv2] [T] [thread 31552] [94.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:35.641] [bmv2] [T] [thread 31552] [94.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:35.641] [bmv2] [T] [thread 31552] [94.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:35.641] [bmv2] [T] [thread 31552] [94.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:35.641] [bmv2] [T] [thread 31552] [94.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:35.641] [bmv2] [T] [thread 31552] [94.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:35.641] [bmv2] [D] [thread 31552] [94.0] [cxt 0] Looking up key:

[23:16:35.641] [bmv2] [D] [thread 31552] [94.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:35.641] [bmv2] [D] [thread 31552] [94.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:35.641] [bmv2] [T] [thread 31552] [94.0] [cxt 0] Action fast_reroute126
[23:16:35.641] [bmv2] [T] [thread 31552] [94.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:35.641] [bmv2] [T] [thread 31552] [94.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:35.641] [bmv2] [D] [thread 31552] [94.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:35.641] [bmv2] [D] [thread 31552] [94.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:35.641] [bmv2] [D] [thread 31552] [94.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:35.641] [bmv2] [D] [thread 31552] [94.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:35.641] [bmv2] [T] [thread 31552] [94.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:35.641] [bmv2] [T] [thread 31552] [94.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:35.641] [bmv2] [T] [thread 31552] [94.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:35.641] [bmv2] [T] [thread 31552] [94.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:35.641] [bmv2] [T] [thread 31552] [94.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:35.641] [bmv2] [D] [thread 31552] [94.0] [cxt 0] Looking up key:

[23:16:35.641] [bmv2] [D] [thread 31552] [94.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:35.641] [bmv2] [D] [thread 31552] [94.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:35.641] [bmv2] [T] [thread 31552] [94.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:35.641] [bmv2] [T] [thread 31552] [94.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:35.641] [bmv2] [T] [thread 31552] [94.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:16:35.641] [bmv2] [T] [thread 31552] [94.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:35.641] [bmv2] [T] [thread 31552] [94.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:35.641] [bmv2] [T] [thread 31552] [94.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:16:35.641] [bmv2] [T] [thread 31552] [94.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:35.641] [bmv2] [T] [thread 31552] [94.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:16:35.641] [bmv2] [T] [thread 31552] [94.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:35.641] [bmv2] [D] [thread 31552] [94.0] [cxt 0] Pipeline 'ingress': end
[23:16:35.641] [bmv2] [D] [thread 31552] [94.0] [cxt 0] Egress port is 4
[23:16:35.641] [bmv2] [D] [thread 31553] [94.0] [cxt 0] Pipeline 'egress': start
[23:16:35.641] [bmv2] [D] [thread 31553] [94.0] [cxt 0] Pipeline 'egress': end
[23:16:35.641] [bmv2] [D] [thread 31553] [94.0] [cxt 0] Deparser 'deparser': start
[23:16:35.641] [bmv2] [D] [thread 31553] [94.0] [cxt 0] Updating checksum 'cksum'
[23:16:35.641] [bmv2] [D] [thread 31553] [94.0] [cxt 0] Deparsing header 'ethernet'
[23:16:35.642] [bmv2] [D] [thread 31553] [94.0] [cxt 0] Deparsing header 'ipv4'
[23:16:35.642] [bmv2] [D] [thread 31553] [94.0] [cxt 0] Deparser 'deparser': end
[23:16:35.642] [bmv2] [D] [thread 31557] [94.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:36.718] [bmv2] [D] [thread 31552] [95.0] [cxt 0] Processing packet received on port 3
[23:16:36.718] [bmv2] [D] [thread 31552] [95.0] [cxt 0] Parser 'parser': start
[23:16:36.718] [bmv2] [D] [thread 31552] [95.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:36.718] [bmv2] [D] [thread 31552] [95.0] [cxt 0] Extracting header 'ethernet'
[23:16:36.718] [bmv2] [D] [thread 31552] [95.0] [cxt 0] Parser state 'start': key is 0800
[23:16:36.718] [bmv2] [T] [thread 31552] [95.0] [cxt 0] Bytes parsed: 14
[23:16:36.718] [bmv2] [D] [thread 31552] [95.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:36.718] [bmv2] [D] [thread 31552] [95.0] [cxt 0] Extracting header 'ipv4'
[23:16:36.718] [bmv2] [D] [thread 31552] [95.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:36.718] [bmv2] [T] [thread 31552] [95.0] [cxt 0] Bytes parsed: 34
[23:16:36.718] [bmv2] [D] [thread 31552] [95.0] [cxt 0] Parser 'parser': end
[23:16:36.718] [bmv2] [D] [thread 31552] [95.0] [cxt 0] Pipeline 'ingress': start
[23:16:36.718] [bmv2] [T] [thread 31552] [95.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:36.718] [bmv2] [T] [thread 31552] [95.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:36.718] [bmv2] [D] [thread 31552] [95.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:36.718] [bmv2] [D] [thread 31552] [95.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:36.718] [bmv2] [D] [thread 31552] [95.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:36.718] [bmv2] [D] [thread 31552] [95.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:36.718] [bmv2] [T] [thread 31552] [95.0] [cxt 0] Action MyIngress.read_port
[23:16:36.718] [bmv2] [T] [thread 31552] [95.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:36.718] [bmv2] [T] [thread 31552] [95.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:36.718] [bmv2] [T] [thread 31552] [95.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:36.718] [bmv2] [T] [thread 31552] [95.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:36.718] [bmv2] [T] [thread 31552] [95.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:36.718] [bmv2] [T] [thread 31552] [95.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:36.718] [bmv2] [T] [thread 31552] [95.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:36.718] [bmv2] [D] [thread 31552] [95.0] [cxt 0] Looking up key:

[23:16:36.718] [bmv2] [D] [thread 31552] [95.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:36.718] [bmv2] [D] [thread 31552] [95.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:36.718] [bmv2] [T] [thread 31552] [95.0] [cxt 0] Action fast_reroute126
[23:16:36.718] [bmv2] [T] [thread 31552] [95.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:36.718] [bmv2] [T] [thread 31552] [95.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:36.718] [bmv2] [D] [thread 31552] [95.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:36.718] [bmv2] [D] [thread 31552] [95.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:36.718] [bmv2] [D] [thread 31552] [95.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:36.718] [bmv2] [D] [thread 31552] [95.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:36.718] [bmv2] [T] [thread 31552] [95.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:36.718] [bmv2] [T] [thread 31552] [95.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:36.718] [bmv2] [T] [thread 31552] [95.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:36.718] [bmv2] [T] [thread 31552] [95.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:36.718] [bmv2] [T] [thread 31552] [95.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:36.718] [bmv2] [D] [thread 31552] [95.0] [cxt 0] Looking up key:

[23:16:36.718] [bmv2] [D] [thread 31552] [95.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:36.718] [bmv2] [D] [thread 31552] [95.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:36.718] [bmv2] [T] [thread 31552] [95.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:36.718] [bmv2] [T] [thread 31552] [95.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:36.718] [bmv2] [T] [thread 31552] [95.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:16:36.718] [bmv2] [T] [thread 31552] [95.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:36.718] [bmv2] [T] [thread 31552] [95.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:36.718] [bmv2] [T] [thread 31552] [95.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:16:36.718] [bmv2] [T] [thread 31552] [95.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:36.718] [bmv2] [T] [thread 31552] [95.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:16:36.718] [bmv2] [T] [thread 31552] [95.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:36.718] [bmv2] [D] [thread 31552] [95.0] [cxt 0] Pipeline 'ingress': end
[23:16:36.718] [bmv2] [D] [thread 31552] [95.0] [cxt 0] Egress port is 4
[23:16:36.718] [bmv2] [D] [thread 31553] [95.0] [cxt 0] Pipeline 'egress': start
[23:16:36.718] [bmv2] [D] [thread 31553] [95.0] [cxt 0] Pipeline 'egress': end
[23:16:36.718] [bmv2] [D] [thread 31553] [95.0] [cxt 0] Deparser 'deparser': start
[23:16:36.718] [bmv2] [D] [thread 31553] [95.0] [cxt 0] Updating checksum 'cksum'
[23:16:36.718] [bmv2] [D] [thread 31553] [95.0] [cxt 0] Deparsing header 'ethernet'
[23:16:36.718] [bmv2] [D] [thread 31553] [95.0] [cxt 0] Deparsing header 'ipv4'
[23:16:36.718] [bmv2] [D] [thread 31553] [95.0] [cxt 0] Deparser 'deparser': end
[23:16:36.718] [bmv2] [D] [thread 31557] [95.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:37.787] [bmv2] [D] [thread 31552] [96.0] [cxt 0] Processing packet received on port 3
[23:16:37.787] [bmv2] [D] [thread 31552] [96.0] [cxt 0] Parser 'parser': start
[23:16:37.787] [bmv2] [D] [thread 31552] [96.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:37.787] [bmv2] [D] [thread 31552] [96.0] [cxt 0] Extracting header 'ethernet'
[23:16:37.787] [bmv2] [D] [thread 31552] [96.0] [cxt 0] Parser state 'start': key is 0800
[23:16:37.787] [bmv2] [T] [thread 31552] [96.0] [cxt 0] Bytes parsed: 14
[23:16:37.787] [bmv2] [D] [thread 31552] [96.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:37.787] [bmv2] [D] [thread 31552] [96.0] [cxt 0] Extracting header 'ipv4'
[23:16:37.787] [bmv2] [D] [thread 31552] [96.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:37.787] [bmv2] [T] [thread 31552] [96.0] [cxt 0] Bytes parsed: 34
[23:16:37.787] [bmv2] [D] [thread 31552] [96.0] [cxt 0] Parser 'parser': end
[23:16:37.787] [bmv2] [D] [thread 31552] [96.0] [cxt 0] Pipeline 'ingress': start
[23:16:37.787] [bmv2] [T] [thread 31552] [96.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:37.787] [bmv2] [T] [thread 31552] [96.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:37.787] [bmv2] [D] [thread 31552] [96.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:37.787] [bmv2] [D] [thread 31552] [96.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:37.787] [bmv2] [D] [thread 31552] [96.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:37.787] [bmv2] [D] [thread 31552] [96.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:37.787] [bmv2] [T] [thread 31552] [96.0] [cxt 0] Action MyIngress.read_port
[23:16:37.787] [bmv2] [T] [thread 31552] [96.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:37.787] [bmv2] [T] [thread 31552] [96.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:37.787] [bmv2] [T] [thread 31552] [96.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:37.787] [bmv2] [T] [thread 31552] [96.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:37.787] [bmv2] [T] [thread 31552] [96.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:37.787] [bmv2] [T] [thread 31552] [96.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:37.787] [bmv2] [T] [thread 31552] [96.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:37.787] [bmv2] [D] [thread 31552] [96.0] [cxt 0] Looking up key:

[23:16:37.787] [bmv2] [D] [thread 31552] [96.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:37.787] [bmv2] [D] [thread 31552] [96.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:37.787] [bmv2] [T] [thread 31552] [96.0] [cxt 0] Action fast_reroute126
[23:16:37.787] [bmv2] [T] [thread 31552] [96.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:37.787] [bmv2] [T] [thread 31552] [96.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:37.787] [bmv2] [D] [thread 31552] [96.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:37.787] [bmv2] [D] [thread 31552] [96.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:37.787] [bmv2] [D] [thread 31552] [96.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:37.787] [bmv2] [D] [thread 31552] [96.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:37.787] [bmv2] [T] [thread 31552] [96.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:37.787] [bmv2] [T] [thread 31552] [96.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:37.787] [bmv2] [T] [thread 31552] [96.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:37.787] [bmv2] [T] [thread 31552] [96.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:37.787] [bmv2] [T] [thread 31552] [96.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:37.787] [bmv2] [D] [thread 31552] [96.0] [cxt 0] Looking up key:

[23:16:37.787] [bmv2] [D] [thread 31552] [96.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:37.787] [bmv2] [D] [thread 31552] [96.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:37.787] [bmv2] [T] [thread 31552] [96.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:37.787] [bmv2] [T] [thread 31552] [96.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:37.787] [bmv2] [T] [thread 31552] [96.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:16:37.787] [bmv2] [T] [thread 31552] [96.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:37.787] [bmv2] [T] [thread 31552] [96.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:37.787] [bmv2] [T] [thread 31552] [96.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:16:37.787] [bmv2] [T] [thread 31552] [96.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:37.787] [bmv2] [T] [thread 31552] [96.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:16:37.787] [bmv2] [T] [thread 31552] [96.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:37.787] [bmv2] [D] [thread 31552] [96.0] [cxt 0] Pipeline 'ingress': end
[23:16:37.787] [bmv2] [D] [thread 31552] [96.0] [cxt 0] Egress port is 4
[23:16:37.787] [bmv2] [D] [thread 31553] [96.0] [cxt 0] Pipeline 'egress': start
[23:16:37.787] [bmv2] [D] [thread 31553] [96.0] [cxt 0] Pipeline 'egress': end
[23:16:37.787] [bmv2] [D] [thread 31553] [96.0] [cxt 0] Deparser 'deparser': start
[23:16:37.787] [bmv2] [D] [thread 31553] [96.0] [cxt 0] Updating checksum 'cksum'
[23:16:37.787] [bmv2] [D] [thread 31553] [96.0] [cxt 0] Deparsing header 'ethernet'
[23:16:37.787] [bmv2] [D] [thread 31553] [96.0] [cxt 0] Deparsing header 'ipv4'
[23:16:37.787] [bmv2] [D] [thread 31553] [96.0] [cxt 0] Deparser 'deparser': end
[23:16:37.787] [bmv2] [D] [thread 31557] [96.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:37.793] [bmv2] [D] [thread 31552] [97.0] [cxt 0] Processing packet received on port 3
[23:16:37.793] [bmv2] [D] [thread 31552] [97.0] [cxt 0] Parser 'parser': start
[23:16:37.793] [bmv2] [D] [thread 31552] [97.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:37.793] [bmv2] [D] [thread 31552] [97.0] [cxt 0] Extracting header 'ethernet'
[23:16:37.793] [bmv2] [D] [thread 31552] [97.0] [cxt 0] Parser state 'start': key is 0800
[23:16:37.793] [bmv2] [T] [thread 31552] [97.0] [cxt 0] Bytes parsed: 14
[23:16:37.793] [bmv2] [D] [thread 31552] [97.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:37.793] [bmv2] [D] [thread 31552] [97.0] [cxt 0] Extracting header 'ipv4'
[23:16:37.793] [bmv2] [D] [thread 31552] [97.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:37.793] [bmv2] [T] [thread 31552] [97.0] [cxt 0] Bytes parsed: 34
[23:16:37.793] [bmv2] [D] [thread 31552] [97.0] [cxt 0] Parser 'parser': end
[23:16:37.793] [bmv2] [D] [thread 31552] [97.0] [cxt 0] Pipeline 'ingress': start
[23:16:37.793] [bmv2] [T] [thread 31552] [97.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:37.793] [bmv2] [T] [thread 31552] [97.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:37.793] [bmv2] [D] [thread 31552] [97.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:37.793] [bmv2] [D] [thread 31552] [97.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:37.793] [bmv2] [D] [thread 31552] [97.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:37.793] [bmv2] [D] [thread 31552] [97.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:37.793] [bmv2] [T] [thread 31552] [97.0] [cxt 0] Action MyIngress.read_port
[23:16:37.793] [bmv2] [T] [thread 31552] [97.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:37.793] [bmv2] [T] [thread 31552] [97.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:37.793] [bmv2] [T] [thread 31552] [97.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:37.793] [bmv2] [T] [thread 31552] [97.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:37.793] [bmv2] [T] [thread 31552] [97.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:37.793] [bmv2] [T] [thread 31552] [97.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:37.793] [bmv2] [T] [thread 31552] [97.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:37.793] [bmv2] [D] [thread 31552] [97.0] [cxt 0] Looking up key:

[23:16:37.793] [bmv2] [D] [thread 31552] [97.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:37.793] [bmv2] [D] [thread 31552] [97.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:37.793] [bmv2] [T] [thread 31552] [97.0] [cxt 0] Action fast_reroute126
[23:16:37.793] [bmv2] [T] [thread 31552] [97.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:37.793] [bmv2] [T] [thread 31552] [97.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:37.793] [bmv2] [D] [thread 31552] [97.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:37.793] [bmv2] [D] [thread 31552] [97.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:37.793] [bmv2] [D] [thread 31552] [97.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:37.793] [bmv2] [D] [thread 31552] [97.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:37.794] [bmv2] [T] [thread 31552] [97.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:37.794] [bmv2] [T] [thread 31552] [97.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:37.794] [bmv2] [T] [thread 31552] [97.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:37.794] [bmv2] [T] [thread 31552] [97.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:37.794] [bmv2] [T] [thread 31552] [97.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:37.794] [bmv2] [D] [thread 31552] [97.0] [cxt 0] Looking up key:

[23:16:37.794] [bmv2] [D] [thread 31552] [97.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:37.794] [bmv2] [D] [thread 31552] [97.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:37.794] [bmv2] [T] [thread 31552] [97.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:37.794] [bmv2] [T] [thread 31552] [97.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:37.794] [bmv2] [T] [thread 31552] [97.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:16:37.794] [bmv2] [T] [thread 31552] [97.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:37.794] [bmv2] [T] [thread 31552] [97.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:37.794] [bmv2] [T] [thread 31552] [97.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:16:37.794] [bmv2] [T] [thread 31552] [97.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:37.794] [bmv2] [T] [thread 31552] [97.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:16:37.794] [bmv2] [T] [thread 31552] [97.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:37.794] [bmv2] [D] [thread 31552] [97.0] [cxt 0] Pipeline 'ingress': end
[23:16:37.794] [bmv2] [D] [thread 31552] [97.0] [cxt 0] Egress port is 4
[23:16:37.794] [bmv2] [D] [thread 31553] [97.0] [cxt 0] Pipeline 'egress': start
[23:16:37.794] [bmv2] [D] [thread 31553] [97.0] [cxt 0] Pipeline 'egress': end
[23:16:37.794] [bmv2] [D] [thread 31553] [97.0] [cxt 0] Deparser 'deparser': start
[23:16:37.794] [bmv2] [D] [thread 31553] [97.0] [cxt 0] Updating checksum 'cksum'
[23:16:37.794] [bmv2] [D] [thread 31553] [97.0] [cxt 0] Deparsing header 'ethernet'
[23:16:37.794] [bmv2] [D] [thread 31553] [97.0] [cxt 0] Deparsing header 'ipv4'
[23:16:37.794] [bmv2] [D] [thread 31553] [97.0] [cxt 0] Deparser 'deparser': end
[23:16:37.794] [bmv2] [D] [thread 31557] [97.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:37.798] [bmv2] [D] [thread 31552] [98.0] [cxt 0] Processing packet received on port 3
[23:16:37.798] [bmv2] [D] [thread 31552] [98.0] [cxt 0] Parser 'parser': start
[23:16:37.798] [bmv2] [D] [thread 31552] [98.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:37.798] [bmv2] [D] [thread 31552] [98.0] [cxt 0] Extracting header 'ethernet'
[23:16:37.798] [bmv2] [D] [thread 31552] [98.0] [cxt 0] Parser state 'start': key is 0800
[23:16:37.798] [bmv2] [T] [thread 31552] [98.0] [cxt 0] Bytes parsed: 14
[23:16:37.798] [bmv2] [D] [thread 31552] [98.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:37.798] [bmv2] [D] [thread 31552] [98.0] [cxt 0] Extracting header 'ipv4'
[23:16:37.798] [bmv2] [D] [thread 31552] [98.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:37.798] [bmv2] [T] [thread 31552] [98.0] [cxt 0] Bytes parsed: 34
[23:16:37.798] [bmv2] [D] [thread 31552] [98.0] [cxt 0] Parser 'parser': end
[23:16:37.798] [bmv2] [D] [thread 31552] [98.0] [cxt 0] Pipeline 'ingress': start
[23:16:37.798] [bmv2] [T] [thread 31552] [98.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:37.798] [bmv2] [T] [thread 31552] [98.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:37.798] [bmv2] [D] [thread 31552] [98.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:37.798] [bmv2] [D] [thread 31552] [98.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:37.798] [bmv2] [D] [thread 31552] [98.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:37.798] [bmv2] [D] [thread 31552] [98.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:37.798] [bmv2] [T] [thread 31552] [98.0] [cxt 0] Action MyIngress.read_port
[23:16:37.798] [bmv2] [T] [thread 31552] [98.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:37.798] [bmv2] [T] [thread 31552] [98.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:37.798] [bmv2] [T] [thread 31552] [98.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:37.798] [bmv2] [T] [thread 31552] [98.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:37.798] [bmv2] [T] [thread 31552] [98.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:37.798] [bmv2] [T] [thread 31552] [98.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:37.798] [bmv2] [T] [thread 31552] [98.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:37.798] [bmv2] [D] [thread 31552] [98.0] [cxt 0] Looking up key:

[23:16:37.798] [bmv2] [D] [thread 31552] [98.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:37.798] [bmv2] [D] [thread 31552] [98.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:37.798] [bmv2] [T] [thread 31552] [98.0] [cxt 0] Action fast_reroute126
[23:16:37.798] [bmv2] [T] [thread 31552] [98.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:37.798] [bmv2] [T] [thread 31552] [98.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:37.798] [bmv2] [D] [thread 31552] [98.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:37.798] [bmv2] [D] [thread 31552] [98.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:37.798] [bmv2] [D] [thread 31552] [98.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:37.798] [bmv2] [D] [thread 31552] [98.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:37.798] [bmv2] [T] [thread 31552] [98.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:37.798] [bmv2] [T] [thread 31552] [98.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:37.798] [bmv2] [T] [thread 31552] [98.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:37.798] [bmv2] [T] [thread 31552] [98.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:37.798] [bmv2] [T] [thread 31552] [98.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:37.798] [bmv2] [D] [thread 31552] [98.0] [cxt 0] Looking up key:

[23:16:37.798] [bmv2] [D] [thread 31552] [98.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:37.798] [bmv2] [D] [thread 31552] [98.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:37.798] [bmv2] [T] [thread 31552] [98.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:37.798] [bmv2] [T] [thread 31552] [98.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:37.798] [bmv2] [T] [thread 31552] [98.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:16:37.798] [bmv2] [T] [thread 31552] [98.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:37.798] [bmv2] [T] [thread 31552] [98.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:37.798] [bmv2] [T] [thread 31552] [98.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:16:37.798] [bmv2] [T] [thread 31552] [98.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:37.799] [bmv2] [T] [thread 31552] [98.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:16:37.799] [bmv2] [T] [thread 31552] [98.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:37.799] [bmv2] [D] [thread 31552] [98.0] [cxt 0] Pipeline 'ingress': end
[23:16:37.799] [bmv2] [D] [thread 31552] [98.0] [cxt 0] Egress port is 4
[23:16:37.799] [bmv2] [D] [thread 31553] [98.0] [cxt 0] Pipeline 'egress': start
[23:16:37.799] [bmv2] [D] [thread 31553] [98.0] [cxt 0] Pipeline 'egress': end
[23:16:37.799] [bmv2] [D] [thread 31553] [98.0] [cxt 0] Deparser 'deparser': start
[23:16:37.799] [bmv2] [D] [thread 31553] [98.0] [cxt 0] Updating checksum 'cksum'
[23:16:37.799] [bmv2] [D] [thread 31553] [98.0] [cxt 0] Deparsing header 'ethernet'
[23:16:37.799] [bmv2] [D] [thread 31553] [98.0] [cxt 0] Deparsing header 'ipv4'
[23:16:37.799] [bmv2] [D] [thread 31553] [98.0] [cxt 0] Deparser 'deparser': end
[23:16:37.799] [bmv2] [D] [thread 31557] [98.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:39.385] [bmv2] [D] [thread 31552] [99.0] [cxt 0] Processing packet received on port 3
[23:16:39.385] [bmv2] [D] [thread 31552] [99.0] [cxt 0] Parser 'parser': start
[23:16:39.385] [bmv2] [D] [thread 31552] [99.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:39.385] [bmv2] [D] [thread 31552] [99.0] [cxt 0] Extracting header 'ethernet'
[23:16:39.386] [bmv2] [D] [thread 31552] [99.0] [cxt 0] Parser state 'start': key is 0800
[23:16:39.386] [bmv2] [T] [thread 31552] [99.0] [cxt 0] Bytes parsed: 14
[23:16:39.386] [bmv2] [D] [thread 31552] [99.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:39.386] [bmv2] [D] [thread 31552] [99.0] [cxt 0] Extracting header 'ipv4'
[23:16:39.386] [bmv2] [D] [thread 31552] [99.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:39.386] [bmv2] [T] [thread 31552] [99.0] [cxt 0] Bytes parsed: 34
[23:16:39.386] [bmv2] [D] [thread 31552] [99.0] [cxt 0] Parser 'parser': end
[23:16:39.386] [bmv2] [D] [thread 31552] [99.0] [cxt 0] Pipeline 'ingress': start
[23:16:39.386] [bmv2] [T] [thread 31552] [99.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:39.386] [bmv2] [T] [thread 31552] [99.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:39.386] [bmv2] [D] [thread 31552] [99.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:39.386] [bmv2] [D] [thread 31552] [99.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:39.386] [bmv2] [D] [thread 31552] [99.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:39.386] [bmv2] [D] [thread 31552] [99.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:39.386] [bmv2] [T] [thread 31552] [99.0] [cxt 0] Action MyIngress.read_port
[23:16:39.386] [bmv2] [T] [thread 31552] [99.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:39.386] [bmv2] [T] [thread 31552] [99.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:39.386] [bmv2] [T] [thread 31552] [99.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:39.386] [bmv2] [T] [thread 31552] [99.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:39.386] [bmv2] [T] [thread 31552] [99.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:39.386] [bmv2] [T] [thread 31552] [99.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:39.386] [bmv2] [T] [thread 31552] [99.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:39.386] [bmv2] [D] [thread 31552] [99.0] [cxt 0] Looking up key:

[23:16:39.386] [bmv2] [D] [thread 31552] [99.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:39.386] [bmv2] [D] [thread 31552] [99.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:39.386] [bmv2] [T] [thread 31552] [99.0] [cxt 0] Action fast_reroute126
[23:16:39.386] [bmv2] [T] [thread 31552] [99.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:39.386] [bmv2] [T] [thread 31552] [99.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:39.386] [bmv2] [D] [thread 31552] [99.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:39.386] [bmv2] [D] [thread 31552] [99.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:39.386] [bmv2] [D] [thread 31552] [99.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:39.386] [bmv2] [D] [thread 31552] [99.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:39.386] [bmv2] [T] [thread 31552] [99.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:39.386] [bmv2] [T] [thread 31552] [99.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:39.386] [bmv2] [T] [thread 31552] [99.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:39.386] [bmv2] [T] [thread 31552] [99.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:39.386] [bmv2] [T] [thread 31552] [99.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:39.386] [bmv2] [D] [thread 31552] [99.0] [cxt 0] Looking up key:

[23:16:39.386] [bmv2] [D] [thread 31552] [99.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:39.386] [bmv2] [D] [thread 31552] [99.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:39.386] [bmv2] [T] [thread 31552] [99.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:39.386] [bmv2] [T] [thread 31552] [99.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:39.386] [bmv2] [T] [thread 31552] [99.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:16:39.386] [bmv2] [T] [thread 31552] [99.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:39.386] [bmv2] [T] [thread 31552] [99.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:39.386] [bmv2] [T] [thread 31552] [99.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:16:39.386] [bmv2] [T] [thread 31552] [99.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:39.386] [bmv2] [T] [thread 31552] [99.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:16:39.386] [bmv2] [T] [thread 31552] [99.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:39.386] [bmv2] [D] [thread 31552] [99.0] [cxt 0] Pipeline 'ingress': end
[23:16:39.386] [bmv2] [D] [thread 31552] [99.0] [cxt 0] Egress port is 4
[23:16:39.386] [bmv2] [D] [thread 31553] [99.0] [cxt 0] Pipeline 'egress': start
[23:16:39.386] [bmv2] [D] [thread 31553] [99.0] [cxt 0] Pipeline 'egress': end
[23:16:39.386] [bmv2] [D] [thread 31553] [99.0] [cxt 0] Deparser 'deparser': start
[23:16:39.386] [bmv2] [D] [thread 31553] [99.0] [cxt 0] Updating checksum 'cksum'
[23:16:39.386] [bmv2] [D] [thread 31553] [99.0] [cxt 0] Deparsing header 'ethernet'
[23:16:39.386] [bmv2] [D] [thread 31553] [99.0] [cxt 0] Deparsing header 'ipv4'
[23:16:39.386] [bmv2] [D] [thread 31553] [99.0] [cxt 0] Deparser 'deparser': end
[23:16:39.386] [bmv2] [D] [thread 31557] [99.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:39.391] [bmv2] [D] [thread 31552] [100.0] [cxt 0] Processing packet received on port 3
[23:16:39.391] [bmv2] [D] [thread 31552] [100.0] [cxt 0] Parser 'parser': start
[23:16:39.391] [bmv2] [D] [thread 31552] [100.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:39.391] [bmv2] [D] [thread 31552] [100.0] [cxt 0] Extracting header 'ethernet'
[23:16:39.391] [bmv2] [D] [thread 31552] [100.0] [cxt 0] Parser state 'start': key is 0800
[23:16:39.391] [bmv2] [T] [thread 31552] [100.0] [cxt 0] Bytes parsed: 14
[23:16:39.392] [bmv2] [D] [thread 31552] [100.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:39.392] [bmv2] [D] [thread 31552] [100.0] [cxt 0] Extracting header 'ipv4'
[23:16:39.392] [bmv2] [D] [thread 31552] [100.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:39.392] [bmv2] [T] [thread 31552] [100.0] [cxt 0] Bytes parsed: 34
[23:16:39.392] [bmv2] [D] [thread 31552] [100.0] [cxt 0] Parser 'parser': end
[23:16:39.392] [bmv2] [D] [thread 31552] [100.0] [cxt 0] Pipeline 'ingress': start
[23:16:39.392] [bmv2] [T] [thread 31552] [100.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:39.392] [bmv2] [T] [thread 31552] [100.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:39.392] [bmv2] [D] [thread 31552] [100.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:39.392] [bmv2] [D] [thread 31552] [100.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:39.392] [bmv2] [D] [thread 31552] [100.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:39.392] [bmv2] [D] [thread 31552] [100.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:39.392] [bmv2] [T] [thread 31552] [100.0] [cxt 0] Action MyIngress.read_port
[23:16:39.392] [bmv2] [T] [thread 31552] [100.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:39.392] [bmv2] [T] [thread 31552] [100.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:39.392] [bmv2] [T] [thread 31552] [100.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:39.392] [bmv2] [T] [thread 31552] [100.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:39.392] [bmv2] [T] [thread 31552] [100.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:39.392] [bmv2] [T] [thread 31552] [100.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:39.392] [bmv2] [T] [thread 31552] [100.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:39.392] [bmv2] [D] [thread 31552] [100.0] [cxt 0] Looking up key:

[23:16:39.392] [bmv2] [D] [thread 31552] [100.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:39.392] [bmv2] [D] [thread 31552] [100.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:39.392] [bmv2] [T] [thread 31552] [100.0] [cxt 0] Action fast_reroute126
[23:16:39.392] [bmv2] [T] [thread 31552] [100.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:39.392] [bmv2] [T] [thread 31552] [100.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:39.392] [bmv2] [D] [thread 31552] [100.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:39.392] [bmv2] [D] [thread 31552] [100.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:39.392] [bmv2] [D] [thread 31552] [100.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:39.392] [bmv2] [D] [thread 31552] [100.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:39.392] [bmv2] [T] [thread 31552] [100.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:39.392] [bmv2] [T] [thread 31552] [100.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:39.392] [bmv2] [T] [thread 31552] [100.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:39.392] [bmv2] [T] [thread 31552] [100.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:39.392] [bmv2] [T] [thread 31552] [100.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:39.392] [bmv2] [D] [thread 31552] [100.0] [cxt 0] Looking up key:

[23:16:39.392] [bmv2] [D] [thread 31552] [100.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:39.392] [bmv2] [D] [thread 31552] [100.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:39.392] [bmv2] [T] [thread 31552] [100.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:39.392] [bmv2] [T] [thread 31552] [100.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:39.392] [bmv2] [T] [thread 31552] [100.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:16:39.392] [bmv2] [T] [thread 31552] [100.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:39.392] [bmv2] [T] [thread 31552] [100.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:39.393] [bmv2] [T] [thread 31552] [100.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:16:39.393] [bmv2] [T] [thread 31552] [100.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:39.393] [bmv2] [T] [thread 31552] [100.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:16:39.393] [bmv2] [T] [thread 31552] [100.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:16:39.393] [bmv2] [T] [thread 31552] [100.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:16:39.393] [bmv2] [D] [thread 31552] [100.0] [cxt 0] Looking up key:

[23:16:39.393] [bmv2] [D] [thread 31552] [100.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:16:39.393] [bmv2] [D] [thread 31552] [100.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:16:39.393] [bmv2] [T] [thread 31552] [100.0] [cxt 0] Action MyIngress.read_depot_port
[23:16:39.393] [bmv2] [T] [thread 31552] [100.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:16:39.393] [bmv2] [T] [thread 31552] [100.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:16:39.393] [bmv2] [T] [thread 31552] [100.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:16:39.393] [bmv2] [D] [thread 31552] [100.0] [cxt 0] Looking up key:

[23:16:39.393] [bmv2] [D] [thread 31552] [100.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:16:39.393] [bmv2] [D] [thread 31552] [100.0] [cxt 0] Action entry is fast_reroute133 - 
[23:16:39.393] [bmv2] [T] [thread 31552] [100.0] [cxt 0] Action fast_reroute133
[23:16:39.393] [bmv2] [T] [thread 31552] [100.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:16:39.393] [bmv2] [T] [thread 31552] [100.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:16:39.393] [bmv2] [D] [thread 31552] [100.0] [cxt 0] Looking up key:

[23:16:39.393] [bmv2] [D] [thread 31552] [100.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:16:39.393] [bmv2] [D] [thread 31552] [100.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:16:39.393] [bmv2] [T] [thread 31552] [100.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:16:39.393] [bmv2] [T] [thread 31552] [100.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:16:39.393] [bmv2] [T] [thread 31552] [100.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:16:39.393] [bmv2] [D] [thread 31552] [100.0] [cxt 0] Pipeline 'ingress': end
[23:16:39.393] [bmv2] [D] [thread 31552] [100.0] [cxt 0] Egress port is 0
[23:16:39.393] [bmv2] [D] [thread 31553] [100.0] [cxt 0] Pipeline 'egress': start
[23:16:39.393] [bmv2] [D] [thread 31553] [100.0] [cxt 0] Pipeline 'egress': end
[23:16:39.393] [bmv2] [D] [thread 31553] [100.0] [cxt 0] Deparser 'deparser': start
[23:16:39.393] [bmv2] [D] [thread 31553] [100.0] [cxt 0] Updating checksum 'cksum'
[23:16:39.393] [bmv2] [D] [thread 31553] [100.0] [cxt 0] Deparsing header 'ethernet'
[23:16:39.393] [bmv2] [D] [thread 31553] [100.0] [cxt 0] Deparsing header 'ipv4'
[23:16:39.393] [bmv2] [D] [thread 31553] [100.0] [cxt 0] Deparser 'deparser': end
[23:16:39.393] [bmv2] [D] [thread 31557] [100.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:16:41.529] [bmv2] [D] [thread 31552] [101.0] [cxt 0] Processing packet received on port 3
[23:16:41.529] [bmv2] [D] [thread 31552] [101.0] [cxt 0] Parser 'parser': start
[23:16:41.529] [bmv2] [D] [thread 31552] [101.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:41.529] [bmv2] [D] [thread 31552] [101.0] [cxt 0] Extracting header 'ethernet'
[23:16:41.529] [bmv2] [D] [thread 31552] [101.0] [cxt 0] Parser state 'start': key is 0800
[23:16:41.529] [bmv2] [T] [thread 31552] [101.0] [cxt 0] Bytes parsed: 14
[23:16:41.529] [bmv2] [D] [thread 31552] [101.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:41.529] [bmv2] [D] [thread 31552] [101.0] [cxt 0] Extracting header 'ipv4'
[23:16:41.529] [bmv2] [D] [thread 31552] [101.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:41.529] [bmv2] [T] [thread 31552] [101.0] [cxt 0] Bytes parsed: 34
[23:16:41.529] [bmv2] [D] [thread 31552] [101.0] [cxt 0] Parser 'parser': end
[23:16:41.529] [bmv2] [D] [thread 31552] [101.0] [cxt 0] Pipeline 'ingress': start
[23:16:41.529] [bmv2] [T] [thread 31552] [101.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:41.529] [bmv2] [T] [thread 31552] [101.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:41.529] [bmv2] [D] [thread 31552] [101.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:41.529] [bmv2] [D] [thread 31552] [101.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:41.529] [bmv2] [D] [thread 31552] [101.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:41.529] [bmv2] [D] [thread 31552] [101.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:41.529] [bmv2] [T] [thread 31552] [101.0] [cxt 0] Action MyIngress.read_port
[23:16:41.529] [bmv2] [T] [thread 31552] [101.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:41.529] [bmv2] [T] [thread 31552] [101.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:41.529] [bmv2] [T] [thread 31552] [101.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:41.529] [bmv2] [T] [thread 31552] [101.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:41.529] [bmv2] [T] [thread 31552] [101.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:41.529] [bmv2] [T] [thread 31552] [101.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:41.529] [bmv2] [T] [thread 31552] [101.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:41.529] [bmv2] [D] [thread 31552] [101.0] [cxt 0] Looking up key:

[23:16:41.529] [bmv2] [D] [thread 31552] [101.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:41.529] [bmv2] [D] [thread 31552] [101.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:41.529] [bmv2] [T] [thread 31552] [101.0] [cxt 0] Action fast_reroute126
[23:16:41.529] [bmv2] [T] [thread 31552] [101.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:41.529] [bmv2] [T] [thread 31552] [101.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:41.529] [bmv2] [D] [thread 31552] [101.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:41.529] [bmv2] [D] [thread 31552] [101.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:41.529] [bmv2] [D] [thread 31552] [101.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:41.529] [bmv2] [D] [thread 31552] [101.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:41.529] [bmv2] [T] [thread 31552] [101.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:41.529] [bmv2] [T] [thread 31552] [101.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:41.529] [bmv2] [T] [thread 31552] [101.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:41.529] [bmv2] [T] [thread 31552] [101.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:41.529] [bmv2] [T] [thread 31552] [101.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:41.529] [bmv2] [D] [thread 31552] [101.0] [cxt 0] Looking up key:

[23:16:41.529] [bmv2] [D] [thread 31552] [101.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:41.529] [bmv2] [D] [thread 31552] [101.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:41.529] [bmv2] [T] [thread 31552] [101.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:41.529] [bmv2] [T] [thread 31552] [101.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:41.529] [bmv2] [T] [thread 31552] [101.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:16:41.529] [bmv2] [T] [thread 31552] [101.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:41.529] [bmv2] [T] [thread 31552] [101.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:41.529] [bmv2] [T] [thread 31552] [101.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:16:41.529] [bmv2] [T] [thread 31552] [101.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:41.529] [bmv2] [T] [thread 31552] [101.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:16:41.529] [bmv2] [T] [thread 31552] [101.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:41.529] [bmv2] [D] [thread 31552] [101.0] [cxt 0] Pipeline 'ingress': end
[23:16:41.529] [bmv2] [D] [thread 31552] [101.0] [cxt 0] Egress port is 4
[23:16:41.529] [bmv2] [D] [thread 31553] [101.0] [cxt 0] Pipeline 'egress': start
[23:16:41.529] [bmv2] [D] [thread 31553] [101.0] [cxt 0] Pipeline 'egress': end
[23:16:41.529] [bmv2] [D] [thread 31553] [101.0] [cxt 0] Deparser 'deparser': start
[23:16:41.529] [bmv2] [D] [thread 31553] [101.0] [cxt 0] Updating checksum 'cksum'
[23:16:41.529] [bmv2] [D] [thread 31553] [101.0] [cxt 0] Deparsing header 'ethernet'
[23:16:41.529] [bmv2] [D] [thread 31553] [101.0] [cxt 0] Deparsing header 'ipv4'
[23:16:41.529] [bmv2] [D] [thread 31553] [101.0] [cxt 0] Deparser 'deparser': end
[23:16:41.529] [bmv2] [D] [thread 31557] [101.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:42.065] [bmv2] [D] [thread 31552] [102.0] [cxt 0] Processing packet received on port 3
[23:16:42.065] [bmv2] [D] [thread 31552] [102.0] [cxt 0] Parser 'parser': start
[23:16:42.065] [bmv2] [D] [thread 31552] [102.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:42.065] [bmv2] [D] [thread 31552] [102.0] [cxt 0] Extracting header 'ethernet'
[23:16:42.065] [bmv2] [D] [thread 31552] [102.0] [cxt 0] Parser state 'start': key is 0800
[23:16:42.065] [bmv2] [T] [thread 31552] [102.0] [cxt 0] Bytes parsed: 14
[23:16:42.065] [bmv2] [D] [thread 31552] [102.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:42.065] [bmv2] [D] [thread 31552] [102.0] [cxt 0] Extracting header 'ipv4'
[23:16:42.065] [bmv2] [D] [thread 31552] [102.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:42.065] [bmv2] [T] [thread 31552] [102.0] [cxt 0] Bytes parsed: 34
[23:16:42.065] [bmv2] [D] [thread 31552] [102.0] [cxt 0] Parser 'parser': end
[23:16:42.065] [bmv2] [D] [thread 31552] [102.0] [cxt 0] Pipeline 'ingress': start
[23:16:42.065] [bmv2] [T] [thread 31552] [102.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:42.065] [bmv2] [T] [thread 31552] [102.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:42.065] [bmv2] [D] [thread 31552] [102.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:42.065] [bmv2] [D] [thread 31552] [102.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:42.065] [bmv2] [D] [thread 31552] [102.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:42.065] [bmv2] [D] [thread 31552] [102.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:42.065] [bmv2] [T] [thread 31552] [102.0] [cxt 0] Action MyIngress.read_port
[23:16:42.065] [bmv2] [T] [thread 31552] [102.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:42.065] [bmv2] [T] [thread 31552] [102.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:42.065] [bmv2] [T] [thread 31552] [102.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:42.065] [bmv2] [T] [thread 31552] [102.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:42.065] [bmv2] [T] [thread 31552] [102.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:42.065] [bmv2] [T] [thread 31552] [102.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:42.065] [bmv2] [T] [thread 31552] [102.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:42.065] [bmv2] [D] [thread 31552] [102.0] [cxt 0] Looking up key:

[23:16:42.065] [bmv2] [D] [thread 31552] [102.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:42.065] [bmv2] [D] [thread 31552] [102.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:42.065] [bmv2] [T] [thread 31552] [102.0] [cxt 0] Action fast_reroute126
[23:16:42.065] [bmv2] [T] [thread 31552] [102.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:42.065] [bmv2] [T] [thread 31552] [102.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:42.065] [bmv2] [D] [thread 31552] [102.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:42.065] [bmv2] [D] [thread 31552] [102.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:42.065] [bmv2] [D] [thread 31552] [102.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:42.065] [bmv2] [D] [thread 31552] [102.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:42.065] [bmv2] [T] [thread 31552] [102.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:42.065] [bmv2] [T] [thread 31552] [102.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:42.066] [bmv2] [T] [thread 31552] [102.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:42.066] [bmv2] [T] [thread 31552] [102.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:42.066] [bmv2] [T] [thread 31552] [102.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:42.066] [bmv2] [D] [thread 31552] [102.0] [cxt 0] Looking up key:

[23:16:42.066] [bmv2] [D] [thread 31552] [102.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:42.066] [bmv2] [D] [thread 31552] [102.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:42.066] [bmv2] [T] [thread 31552] [102.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:42.066] [bmv2] [T] [thread 31552] [102.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:42.066] [bmv2] [T] [thread 31552] [102.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:16:42.066] [bmv2] [T] [thread 31552] [102.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:42.066] [bmv2] [T] [thread 31552] [102.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:42.066] [bmv2] [T] [thread 31552] [102.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:16:42.066] [bmv2] [T] [thread 31552] [102.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:42.066] [bmv2] [T] [thread 31552] [102.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:16:42.066] [bmv2] [T] [thread 31552] [102.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:42.066] [bmv2] [D] [thread 31552] [102.0] [cxt 0] Pipeline 'ingress': end
[23:16:42.066] [bmv2] [D] [thread 31552] [102.0] [cxt 0] Egress port is 4
[23:16:42.066] [bmv2] [D] [thread 31553] [102.0] [cxt 0] Pipeline 'egress': start
[23:16:42.066] [bmv2] [D] [thread 31553] [102.0] [cxt 0] Pipeline 'egress': end
[23:16:42.066] [bmv2] [D] [thread 31553] [102.0] [cxt 0] Deparser 'deparser': start
[23:16:42.066] [bmv2] [D] [thread 31553] [102.0] [cxt 0] Updating checksum 'cksum'
[23:16:42.066] [bmv2] [D] [thread 31553] [102.0] [cxt 0] Deparsing header 'ethernet'
[23:16:42.066] [bmv2] [D] [thread 31553] [102.0] [cxt 0] Deparsing header 'ipv4'
[23:16:42.066] [bmv2] [D] [thread 31553] [102.0] [cxt 0] Deparser 'deparser': end
[23:16:42.066] [bmv2] [D] [thread 31557] [102.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:42.072] [bmv2] [D] [thread 31552] [103.0] [cxt 0] Processing packet received on port 3
[23:16:42.072] [bmv2] [D] [thread 31552] [103.0] [cxt 0] Parser 'parser': start
[23:16:42.072] [bmv2] [D] [thread 31552] [103.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:42.072] [bmv2] [D] [thread 31552] [103.0] [cxt 0] Extracting header 'ethernet'
[23:16:42.072] [bmv2] [D] [thread 31552] [103.0] [cxt 0] Parser state 'start': key is 0800
[23:16:42.072] [bmv2] [T] [thread 31552] [103.0] [cxt 0] Bytes parsed: 14
[23:16:42.072] [bmv2] [D] [thread 31552] [103.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:42.072] [bmv2] [D] [thread 31552] [103.0] [cxt 0] Extracting header 'ipv4'
[23:16:42.072] [bmv2] [D] [thread 31552] [103.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:42.072] [bmv2] [T] [thread 31552] [103.0] [cxt 0] Bytes parsed: 34
[23:16:42.072] [bmv2] [D] [thread 31552] [103.0] [cxt 0] Parser 'parser': end
[23:16:42.072] [bmv2] [D] [thread 31552] [103.0] [cxt 0] Pipeline 'ingress': start
[23:16:42.072] [bmv2] [T] [thread 31552] [103.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:42.072] [bmv2] [T] [thread 31552] [103.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:42.072] [bmv2] [D] [thread 31552] [103.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:42.072] [bmv2] [D] [thread 31552] [103.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:42.072] [bmv2] [D] [thread 31552] [103.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:42.072] [bmv2] [D] [thread 31552] [103.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:42.072] [bmv2] [T] [thread 31552] [103.0] [cxt 0] Action MyIngress.read_port
[23:16:42.072] [bmv2] [T] [thread 31552] [103.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:42.072] [bmv2] [T] [thread 31552] [103.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:42.072] [bmv2] [T] [thread 31552] [103.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:42.072] [bmv2] [T] [thread 31552] [103.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:42.072] [bmv2] [T] [thread 31552] [103.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:42.072] [bmv2] [T] [thread 31552] [103.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:42.072] [bmv2] [T] [thread 31552] [103.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:42.072] [bmv2] [D] [thread 31552] [103.0] [cxt 0] Looking up key:

[23:16:42.072] [bmv2] [D] [thread 31552] [103.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:42.072] [bmv2] [D] [thread 31552] [103.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:42.072] [bmv2] [T] [thread 31552] [103.0] [cxt 0] Action fast_reroute126
[23:16:42.072] [bmv2] [T] [thread 31552] [103.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:42.072] [bmv2] [T] [thread 31552] [103.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:42.072] [bmv2] [D] [thread 31552] [103.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:42.072] [bmv2] [D] [thread 31552] [103.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:42.072] [bmv2] [D] [thread 31552] [103.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:42.072] [bmv2] [D] [thread 31552] [103.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:42.072] [bmv2] [T] [thread 31552] [103.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:42.072] [bmv2] [T] [thread 31552] [103.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:42.072] [bmv2] [T] [thread 31552] [103.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:42.072] [bmv2] [T] [thread 31552] [103.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:42.072] [bmv2] [T] [thread 31552] [103.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:42.072] [bmv2] [D] [thread 31552] [103.0] [cxt 0] Looking up key:

[23:16:42.072] [bmv2] [D] [thread 31552] [103.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:42.072] [bmv2] [D] [thread 31552] [103.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:42.072] [bmv2] [T] [thread 31552] [103.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:42.072] [bmv2] [T] [thread 31552] [103.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:42.072] [bmv2] [T] [thread 31552] [103.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:16:42.072] [bmv2] [T] [thread 31552] [103.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:42.072] [bmv2] [T] [thread 31552] [103.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:42.072] [bmv2] [T] [thread 31552] [103.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:16:42.072] [bmv2] [T] [thread 31552] [103.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:42.072] [bmv2] [T] [thread 31552] [103.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:16:42.072] [bmv2] [T] [thread 31552] [103.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:42.072] [bmv2] [D] [thread 31552] [103.0] [cxt 0] Pipeline 'ingress': end
[23:16:42.072] [bmv2] [D] [thread 31552] [103.0] [cxt 0] Egress port is 4
[23:16:42.072] [bmv2] [D] [thread 31553] [103.0] [cxt 0] Pipeline 'egress': start
[23:16:42.072] [bmv2] [D] [thread 31553] [103.0] [cxt 0] Pipeline 'egress': end
[23:16:42.072] [bmv2] [D] [thread 31553] [103.0] [cxt 0] Deparser 'deparser': start
[23:16:42.072] [bmv2] [D] [thread 31553] [103.0] [cxt 0] Updating checksum 'cksum'
[23:16:42.072] [bmv2] [D] [thread 31553] [103.0] [cxt 0] Deparsing header 'ethernet'
[23:16:42.072] [bmv2] [D] [thread 31553] [103.0] [cxt 0] Deparsing header 'ipv4'
[23:16:42.072] [bmv2] [D] [thread 31553] [103.0] [cxt 0] Deparser 'deparser': end
[23:16:42.072] [bmv2] [D] [thread 31557] [103.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:42.076] [bmv2] [D] [thread 31552] [104.0] [cxt 0] Processing packet received on port 3
[23:16:42.076] [bmv2] [D] [thread 31552] [104.0] [cxt 0] Parser 'parser': start
[23:16:42.076] [bmv2] [D] [thread 31552] [104.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:42.076] [bmv2] [D] [thread 31552] [104.0] [cxt 0] Extracting header 'ethernet'
[23:16:42.076] [bmv2] [D] [thread 31552] [104.0] [cxt 0] Parser state 'start': key is 0800
[23:16:42.076] [bmv2] [T] [thread 31552] [104.0] [cxt 0] Bytes parsed: 14
[23:16:42.076] [bmv2] [D] [thread 31552] [104.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:42.076] [bmv2] [D] [thread 31552] [104.0] [cxt 0] Extracting header 'ipv4'
[23:16:42.076] [bmv2] [D] [thread 31552] [104.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:42.076] [bmv2] [T] [thread 31552] [104.0] [cxt 0] Bytes parsed: 34
[23:16:42.076] [bmv2] [D] [thread 31552] [104.0] [cxt 0] Parser 'parser': end
[23:16:42.076] [bmv2] [D] [thread 31552] [104.0] [cxt 0] Pipeline 'ingress': start
[23:16:42.076] [bmv2] [T] [thread 31552] [104.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:42.076] [bmv2] [T] [thread 31552] [104.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:42.076] [bmv2] [D] [thread 31552] [104.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:42.076] [bmv2] [D] [thread 31552] [104.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:42.076] [bmv2] [D] [thread 31552] [104.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:42.076] [bmv2] [D] [thread 31552] [104.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:42.076] [bmv2] [T] [thread 31552] [104.0] [cxt 0] Action MyIngress.read_port
[23:16:42.076] [bmv2] [T] [thread 31552] [104.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:42.076] [bmv2] [T] [thread 31552] [104.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:42.076] [bmv2] [T] [thread 31552] [104.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:42.076] [bmv2] [T] [thread 31552] [104.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:42.076] [bmv2] [T] [thread 31552] [104.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:42.076] [bmv2] [T] [thread 31552] [104.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:42.076] [bmv2] [T] [thread 31552] [104.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:42.076] [bmv2] [D] [thread 31552] [104.0] [cxt 0] Looking up key:

[23:16:42.076] [bmv2] [D] [thread 31552] [104.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:42.076] [bmv2] [D] [thread 31552] [104.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:42.076] [bmv2] [T] [thread 31552] [104.0] [cxt 0] Action fast_reroute126
[23:16:42.076] [bmv2] [T] [thread 31552] [104.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:42.076] [bmv2] [T] [thread 31552] [104.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:42.076] [bmv2] [D] [thread 31552] [104.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:42.076] [bmv2] [D] [thread 31552] [104.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:42.076] [bmv2] [D] [thread 31552] [104.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:42.076] [bmv2] [D] [thread 31552] [104.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:42.076] [bmv2] [T] [thread 31552] [104.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:42.076] [bmv2] [T] [thread 31552] [104.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:42.076] [bmv2] [T] [thread 31552] [104.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:42.076] [bmv2] [T] [thread 31552] [104.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:42.076] [bmv2] [T] [thread 31552] [104.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:42.076] [bmv2] [D] [thread 31552] [104.0] [cxt 0] Looking up key:

[23:16:42.076] [bmv2] [D] [thread 31552] [104.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:42.076] [bmv2] [D] [thread 31552] [104.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:42.076] [bmv2] [T] [thread 31552] [104.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:42.076] [bmv2] [T] [thread 31552] [104.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:42.076] [bmv2] [T] [thread 31552] [104.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:16:42.076] [bmv2] [T] [thread 31552] [104.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:42.076] [bmv2] [T] [thread 31552] [104.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:42.076] [bmv2] [T] [thread 31552] [104.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:16:42.076] [bmv2] [T] [thread 31552] [104.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:42.076] [bmv2] [T] [thread 31552] [104.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:16:42.076] [bmv2] [T] [thread 31552] [104.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:42.076] [bmv2] [D] [thread 31552] [104.0] [cxt 0] Pipeline 'ingress': end
[23:16:42.076] [bmv2] [D] [thread 31552] [104.0] [cxt 0] Egress port is 4
[23:16:42.077] [bmv2] [D] [thread 31553] [104.0] [cxt 0] Pipeline 'egress': start
[23:16:42.077] [bmv2] [D] [thread 31553] [104.0] [cxt 0] Pipeline 'egress': end
[23:16:42.077] [bmv2] [D] [thread 31553] [104.0] [cxt 0] Deparser 'deparser': start
[23:16:42.077] [bmv2] [D] [thread 31553] [104.0] [cxt 0] Updating checksum 'cksum'
[23:16:42.077] [bmv2] [D] [thread 31553] [104.0] [cxt 0] Deparsing header 'ethernet'
[23:16:42.077] [bmv2] [D] [thread 31553] [104.0] [cxt 0] Deparsing header 'ipv4'
[23:16:42.077] [bmv2] [D] [thread 31553] [104.0] [cxt 0] Deparser 'deparser': end
[23:16:42.077] [bmv2] [D] [thread 31557] [104.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:43.664] [bmv2] [D] [thread 31552] [105.0] [cxt 0] Processing packet received on port 3
[23:16:43.664] [bmv2] [D] [thread 31552] [105.0] [cxt 0] Parser 'parser': start
[23:16:43.664] [bmv2] [D] [thread 31552] [105.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:43.664] [bmv2] [D] [thread 31552] [105.0] [cxt 0] Extracting header 'ethernet'
[23:16:43.664] [bmv2] [D] [thread 31552] [105.0] [cxt 0] Parser state 'start': key is 0800
[23:16:43.664] [bmv2] [T] [thread 31552] [105.0] [cxt 0] Bytes parsed: 14
[23:16:43.664] [bmv2] [D] [thread 31552] [105.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:43.664] [bmv2] [D] [thread 31552] [105.0] [cxt 0] Extracting header 'ipv4'
[23:16:43.664] [bmv2] [D] [thread 31552] [105.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:43.664] [bmv2] [T] [thread 31552] [105.0] [cxt 0] Bytes parsed: 34
[23:16:43.664] [bmv2] [D] [thread 31552] [105.0] [cxt 0] Parser 'parser': end
[23:16:43.664] [bmv2] [D] [thread 31552] [105.0] [cxt 0] Pipeline 'ingress': start
[23:16:43.664] [bmv2] [T] [thread 31552] [105.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:43.664] [bmv2] [T] [thread 31552] [105.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:43.664] [bmv2] [D] [thread 31552] [105.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:43.664] [bmv2] [D] [thread 31552] [105.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:43.664] [bmv2] [D] [thread 31552] [105.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:43.664] [bmv2] [D] [thread 31552] [105.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:43.664] [bmv2] [T] [thread 31552] [105.0] [cxt 0] Action MyIngress.read_port
[23:16:43.664] [bmv2] [T] [thread 31552] [105.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:43.664] [bmv2] [T] [thread 31552] [105.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:43.664] [bmv2] [T] [thread 31552] [105.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:43.664] [bmv2] [T] [thread 31552] [105.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:43.664] [bmv2] [T] [thread 31552] [105.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:43.664] [bmv2] [T] [thread 31552] [105.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:43.665] [bmv2] [T] [thread 31552] [105.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:43.665] [bmv2] [D] [thread 31552] [105.0] [cxt 0] Looking up key:

[23:16:43.665] [bmv2] [D] [thread 31552] [105.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:43.665] [bmv2] [D] [thread 31552] [105.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:43.665] [bmv2] [T] [thread 31552] [105.0] [cxt 0] Action fast_reroute126
[23:16:43.665] [bmv2] [T] [thread 31552] [105.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:43.665] [bmv2] [T] [thread 31552] [105.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:43.665] [bmv2] [D] [thread 31552] [105.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:43.665] [bmv2] [D] [thread 31552] [105.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:43.665] [bmv2] [D] [thread 31552] [105.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:43.665] [bmv2] [D] [thread 31552] [105.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:43.665] [bmv2] [T] [thread 31552] [105.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:43.665] [bmv2] [T] [thread 31552] [105.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:43.665] [bmv2] [T] [thread 31552] [105.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:43.665] [bmv2] [T] [thread 31552] [105.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:43.665] [bmv2] [T] [thread 31552] [105.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:43.665] [bmv2] [D] [thread 31552] [105.0] [cxt 0] Looking up key:

[23:16:43.665] [bmv2] [D] [thread 31552] [105.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:43.665] [bmv2] [D] [thread 31552] [105.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:43.665] [bmv2] [T] [thread 31552] [105.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:43.665] [bmv2] [T] [thread 31552] [105.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:43.665] [bmv2] [T] [thread 31552] [105.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:16:43.665] [bmv2] [T] [thread 31552] [105.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:43.665] [bmv2] [T] [thread 31552] [105.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:43.665] [bmv2] [T] [thread 31552] [105.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:16:43.665] [bmv2] [T] [thread 31552] [105.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:43.665] [bmv2] [T] [thread 31552] [105.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:16:43.665] [bmv2] [T] [thread 31552] [105.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:43.665] [bmv2] [D] [thread 31552] [105.0] [cxt 0] Pipeline 'ingress': end
[23:16:43.665] [bmv2] [D] [thread 31552] [105.0] [cxt 0] Egress port is 4
[23:16:43.665] [bmv2] [D] [thread 31553] [105.0] [cxt 0] Pipeline 'egress': start
[23:16:43.665] [bmv2] [D] [thread 31553] [105.0] [cxt 0] Pipeline 'egress': end
[23:16:43.665] [bmv2] [D] [thread 31553] [105.0] [cxt 0] Deparser 'deparser': start
[23:16:43.665] [bmv2] [D] [thread 31553] [105.0] [cxt 0] Updating checksum 'cksum'
[23:16:43.665] [bmv2] [D] [thread 31553] [105.0] [cxt 0] Deparsing header 'ethernet'
[23:16:43.665] [bmv2] [D] [thread 31553] [105.0] [cxt 0] Deparsing header 'ipv4'
[23:16:43.665] [bmv2] [D] [thread 31553] [105.0] [cxt 0] Deparser 'deparser': end
[23:16:43.665] [bmv2] [D] [thread 31557] [105.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:44.740] [bmv2] [D] [thread 31552] [106.0] [cxt 0] Processing packet received on port 3
[23:16:44.740] [bmv2] [D] [thread 31552] [106.0] [cxt 0] Parser 'parser': start
[23:16:44.740] [bmv2] [D] [thread 31552] [106.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:44.740] [bmv2] [D] [thread 31552] [106.0] [cxt 0] Extracting header 'ethernet'
[23:16:44.740] [bmv2] [D] [thread 31552] [106.0] [cxt 0] Parser state 'start': key is 0800
[23:16:44.740] [bmv2] [T] [thread 31552] [106.0] [cxt 0] Bytes parsed: 14
[23:16:44.740] [bmv2] [D] [thread 31552] [106.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:44.740] [bmv2] [D] [thread 31552] [106.0] [cxt 0] Extracting header 'ipv4'
[23:16:44.740] [bmv2] [D] [thread 31552] [106.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:44.740] [bmv2] [T] [thread 31552] [106.0] [cxt 0] Bytes parsed: 34
[23:16:44.740] [bmv2] [D] [thread 31552] [106.0] [cxt 0] Parser 'parser': end
[23:16:44.740] [bmv2] [D] [thread 31552] [106.0] [cxt 0] Pipeline 'ingress': start
[23:16:44.740] [bmv2] [T] [thread 31552] [106.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:44.740] [bmv2] [T] [thread 31552] [106.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:44.740] [bmv2] [D] [thread 31552] [106.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:44.740] [bmv2] [D] [thread 31552] [106.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:44.740] [bmv2] [D] [thread 31552] [106.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:44.740] [bmv2] [D] [thread 31552] [106.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:44.740] [bmv2] [T] [thread 31552] [106.0] [cxt 0] Action MyIngress.read_port
[23:16:44.740] [bmv2] [T] [thread 31552] [106.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:44.740] [bmv2] [T] [thread 31552] [106.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:44.741] [bmv2] [T] [thread 31552] [106.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:44.741] [bmv2] [T] [thread 31552] [106.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:44.741] [bmv2] [T] [thread 31552] [106.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:44.741] [bmv2] [T] [thread 31552] [106.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:44.741] [bmv2] [T] [thread 31552] [106.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:44.741] [bmv2] [D] [thread 31552] [106.0] [cxt 0] Looking up key:

[23:16:44.741] [bmv2] [D] [thread 31552] [106.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:44.741] [bmv2] [D] [thread 31552] [106.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:44.741] [bmv2] [T] [thread 31552] [106.0] [cxt 0] Action fast_reroute126
[23:16:44.741] [bmv2] [T] [thread 31552] [106.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:44.741] [bmv2] [T] [thread 31552] [106.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:44.741] [bmv2] [D] [thread 31552] [106.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:44.741] [bmv2] [D] [thread 31552] [106.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:44.741] [bmv2] [D] [thread 31552] [106.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:44.741] [bmv2] [D] [thread 31552] [106.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:44.741] [bmv2] [T] [thread 31552] [106.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:44.741] [bmv2] [T] [thread 31552] [106.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:44.741] [bmv2] [T] [thread 31552] [106.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:44.741] [bmv2] [T] [thread 31552] [106.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:44.741] [bmv2] [T] [thread 31552] [106.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:44.741] [bmv2] [D] [thread 31552] [106.0] [cxt 0] Looking up key:

[23:16:44.741] [bmv2] [D] [thread 31552] [106.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:44.741] [bmv2] [D] [thread 31552] [106.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:44.741] [bmv2] [T] [thread 31552] [106.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:44.741] [bmv2] [T] [thread 31552] [106.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:44.741] [bmv2] [T] [thread 31552] [106.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:16:44.741] [bmv2] [T] [thread 31552] [106.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:44.741] [bmv2] [T] [thread 31552] [106.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:44.741] [bmv2] [T] [thread 31552] [106.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:16:44.741] [bmv2] [T] [thread 31552] [106.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:44.741] [bmv2] [T] [thread 31552] [106.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:16:44.741] [bmv2] [T] [thread 31552] [106.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:44.741] [bmv2] [D] [thread 31552] [106.0] [cxt 0] Pipeline 'ingress': end
[23:16:44.741] [bmv2] [D] [thread 31552] [106.0] [cxt 0] Egress port is 4
[23:16:44.741] [bmv2] [D] [thread 31553] [106.0] [cxt 0] Pipeline 'egress': start
[23:16:44.741] [bmv2] [D] [thread 31553] [106.0] [cxt 0] Pipeline 'egress': end
[23:16:44.742] [bmv2] [D] [thread 31553] [106.0] [cxt 0] Deparser 'deparser': start
[23:16:44.742] [bmv2] [D] [thread 31553] [106.0] [cxt 0] Updating checksum 'cksum'
[23:16:44.742] [bmv2] [D] [thread 31553] [106.0] [cxt 0] Deparsing header 'ethernet'
[23:16:44.742] [bmv2] [D] [thread 31553] [106.0] [cxt 0] Deparsing header 'ipv4'
[23:16:44.742] [bmv2] [D] [thread 31553] [106.0] [cxt 0] Deparser 'deparser': end
[23:16:44.742] [bmv2] [D] [thread 31557] [106.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:44.751] [bmv2] [D] [thread 31552] [107.0] [cxt 0] Processing packet received on port 3
[23:16:44.751] [bmv2] [D] [thread 31552] [107.0] [cxt 0] Parser 'parser': start
[23:16:44.751] [bmv2] [D] [thread 31552] [107.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:44.751] [bmv2] [D] [thread 31552] [107.0] [cxt 0] Extracting header 'ethernet'
[23:16:44.751] [bmv2] [D] [thread 31552] [107.0] [cxt 0] Parser state 'start': key is 0800
[23:16:44.751] [bmv2] [T] [thread 31552] [107.0] [cxt 0] Bytes parsed: 14
[23:16:44.751] [bmv2] [D] [thread 31552] [107.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:44.751] [bmv2] [D] [thread 31552] [107.0] [cxt 0] Extracting header 'ipv4'
[23:16:44.751] [bmv2] [D] [thread 31552] [107.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:44.751] [bmv2] [T] [thread 31552] [107.0] [cxt 0] Bytes parsed: 34
[23:16:44.751] [bmv2] [D] [thread 31552] [107.0] [cxt 0] Parser 'parser': end
[23:16:44.751] [bmv2] [D] [thread 31552] [107.0] [cxt 0] Pipeline 'ingress': start
[23:16:44.751] [bmv2] [T] [thread 31552] [107.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:44.751] [bmv2] [T] [thread 31552] [107.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:44.751] [bmv2] [D] [thread 31552] [107.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:44.751] [bmv2] [D] [thread 31552] [107.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:44.751] [bmv2] [D] [thread 31552] [107.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:44.751] [bmv2] [D] [thread 31552] [107.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:44.751] [bmv2] [T] [thread 31552] [107.0] [cxt 0] Action MyIngress.read_port
[23:16:44.751] [bmv2] [T] [thread 31552] [107.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:44.751] [bmv2] [T] [thread 31552] [107.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:44.751] [bmv2] [T] [thread 31552] [107.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:44.751] [bmv2] [T] [thread 31552] [107.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:44.751] [bmv2] [T] [thread 31552] [107.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:44.751] [bmv2] [T] [thread 31552] [107.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:44.752] [bmv2] [T] [thread 31552] [107.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:44.752] [bmv2] [D] [thread 31552] [107.0] [cxt 0] Looking up key:

[23:16:44.752] [bmv2] [D] [thread 31552] [107.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:44.752] [bmv2] [D] [thread 31552] [107.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:44.752] [bmv2] [T] [thread 31552] [107.0] [cxt 0] Action fast_reroute126
[23:16:44.752] [bmv2] [T] [thread 31552] [107.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:44.752] [bmv2] [T] [thread 31552] [107.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:44.752] [bmv2] [D] [thread 31552] [107.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:44.752] [bmv2] [D] [thread 31552] [107.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:44.752] [bmv2] [D] [thread 31552] [107.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:44.752] [bmv2] [D] [thread 31552] [107.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:44.752] [bmv2] [T] [thread 31552] [107.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:44.752] [bmv2] [T] [thread 31552] [107.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:44.752] [bmv2] [T] [thread 31552] [107.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:44.752] [bmv2] [T] [thread 31552] [107.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:44.752] [bmv2] [T] [thread 31552] [107.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:44.752] [bmv2] [D] [thread 31552] [107.0] [cxt 0] Looking up key:

[23:16:44.752] [bmv2] [D] [thread 31552] [107.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:44.752] [bmv2] [D] [thread 31552] [107.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:44.752] [bmv2] [T] [thread 31552] [107.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:44.752] [bmv2] [T] [thread 31552] [107.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:44.752] [bmv2] [T] [thread 31552] [107.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:16:44.752] [bmv2] [T] [thread 31552] [107.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:44.752] [bmv2] [T] [thread 31552] [107.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:44.752] [bmv2] [T] [thread 31552] [107.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:16:44.752] [bmv2] [T] [thread 31552] [107.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:44.752] [bmv2] [T] [thread 31552] [107.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:16:44.752] [bmv2] [T] [thread 31552] [107.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:16:44.752] [bmv2] [T] [thread 31552] [107.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:16:44.752] [bmv2] [D] [thread 31552] [107.0] [cxt 0] Looking up key:

[23:16:44.752] [bmv2] [D] [thread 31552] [107.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:16:44.752] [bmv2] [D] [thread 31552] [107.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:16:44.752] [bmv2] [T] [thread 31552] [107.0] [cxt 0] Action MyIngress.read_depot_port
[23:16:44.752] [bmv2] [T] [thread 31552] [107.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:16:44.752] [bmv2] [T] [thread 31552] [107.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:16:44.752] [bmv2] [T] [thread 31552] [107.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:16:44.752] [bmv2] [D] [thread 31552] [107.0] [cxt 0] Looking up key:

[23:16:44.752] [bmv2] [D] [thread 31552] [107.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:16:44.752] [bmv2] [D] [thread 31552] [107.0] [cxt 0] Action entry is fast_reroute133 - 
[23:16:44.752] [bmv2] [T] [thread 31552] [107.0] [cxt 0] Action fast_reroute133
[23:16:44.752] [bmv2] [T] [thread 31552] [107.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:16:44.752] [bmv2] [T] [thread 31552] [107.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:16:44.753] [bmv2] [D] [thread 31552] [107.0] [cxt 0] Looking up key:

[23:16:44.753] [bmv2] [D] [thread 31552] [107.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:16:44.753] [bmv2] [D] [thread 31552] [107.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:16:44.753] [bmv2] [T] [thread 31552] [107.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:16:44.753] [bmv2] [T] [thread 31552] [107.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:16:44.753] [bmv2] [T] [thread 31552] [107.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:16:44.753] [bmv2] [D] [thread 31552] [107.0] [cxt 0] Pipeline 'ingress': end
[23:16:44.753] [bmv2] [D] [thread 31552] [107.0] [cxt 0] Egress port is 0
[23:16:44.753] [bmv2] [D] [thread 31553] [107.0] [cxt 0] Pipeline 'egress': start
[23:16:44.753] [bmv2] [D] [thread 31553] [107.0] [cxt 0] Pipeline 'egress': end
[23:16:44.753] [bmv2] [D] [thread 31553] [107.0] [cxt 0] Deparser 'deparser': start
[23:16:44.753] [bmv2] [D] [thread 31553] [107.0] [cxt 0] Updating checksum 'cksum'
[23:16:44.753] [bmv2] [D] [thread 31553] [107.0] [cxt 0] Deparsing header 'ethernet'
[23:16:44.753] [bmv2] [D] [thread 31553] [107.0] [cxt 0] Deparsing header 'ipv4'
[23:16:44.753] [bmv2] [D] [thread 31553] [107.0] [cxt 0] Deparser 'deparser': end
[23:16:44.753] [bmv2] [D] [thread 31557] [107.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:16:45.808] [bmv2] [D] [thread 31552] [108.0] [cxt 0] Processing packet received on port 3
[23:16:45.808] [bmv2] [D] [thread 31552] [108.0] [cxt 0] Parser 'parser': start
[23:16:45.808] [bmv2] [D] [thread 31552] [108.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:45.808] [bmv2] [D] [thread 31552] [108.0] [cxt 0] Extracting header 'ethernet'
[23:16:45.808] [bmv2] [D] [thread 31552] [108.0] [cxt 0] Parser state 'start': key is 0800
[23:16:45.808] [bmv2] [T] [thread 31552] [108.0] [cxt 0] Bytes parsed: 14
[23:16:45.808] [bmv2] [D] [thread 31552] [108.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:45.808] [bmv2] [D] [thread 31552] [108.0] [cxt 0] Extracting header 'ipv4'
[23:16:45.808] [bmv2] [D] [thread 31552] [108.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:45.808] [bmv2] [T] [thread 31552] [108.0] [cxt 0] Bytes parsed: 34
[23:16:45.808] [bmv2] [D] [thread 31552] [108.0] [cxt 0] Parser 'parser': end
[23:16:45.808] [bmv2] [D] [thread 31552] [108.0] [cxt 0] Pipeline 'ingress': start
[23:16:45.808] [bmv2] [T] [thread 31552] [108.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:45.808] [bmv2] [T] [thread 31552] [108.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:45.808] [bmv2] [D] [thread 31552] [108.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:45.808] [bmv2] [D] [thread 31552] [108.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:45.808] [bmv2] [D] [thread 31552] [108.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:45.808] [bmv2] [D] [thread 31552] [108.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:45.808] [bmv2] [T] [thread 31552] [108.0] [cxt 0] Action MyIngress.read_port
[23:16:45.808] [bmv2] [T] [thread 31552] [108.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:45.808] [bmv2] [T] [thread 31552] [108.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:45.808] [bmv2] [T] [thread 31552] [108.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:45.808] [bmv2] [T] [thread 31552] [108.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:45.808] [bmv2] [T] [thread 31552] [108.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:45.808] [bmv2] [T] [thread 31552] [108.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:45.808] [bmv2] [T] [thread 31552] [108.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:45.808] [bmv2] [D] [thread 31552] [108.0] [cxt 0] Looking up key:

[23:16:45.808] [bmv2] [D] [thread 31552] [108.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:45.808] [bmv2] [D] [thread 31552] [108.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:45.808] [bmv2] [T] [thread 31552] [108.0] [cxt 0] Action fast_reroute126
[23:16:45.808] [bmv2] [T] [thread 31552] [108.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:45.808] [bmv2] [T] [thread 31552] [108.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:45.808] [bmv2] [D] [thread 31552] [108.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:45.808] [bmv2] [D] [thread 31552] [108.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:45.808] [bmv2] [D] [thread 31552] [108.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:45.809] [bmv2] [D] [thread 31552] [108.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:45.809] [bmv2] [T] [thread 31552] [108.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:45.809] [bmv2] [T] [thread 31552] [108.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:45.809] [bmv2] [T] [thread 31552] [108.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:45.809] [bmv2] [T] [thread 31552] [108.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:45.809] [bmv2] [T] [thread 31552] [108.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:45.809] [bmv2] [D] [thread 31552] [108.0] [cxt 0] Looking up key:

[23:16:45.809] [bmv2] [D] [thread 31552] [108.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:45.809] [bmv2] [D] [thread 31552] [108.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:45.809] [bmv2] [T] [thread 31552] [108.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:45.809] [bmv2] [T] [thread 31552] [108.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:45.809] [bmv2] [T] [thread 31552] [108.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:16:45.809] [bmv2] [T] [thread 31552] [108.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:45.809] [bmv2] [T] [thread 31552] [108.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:45.809] [bmv2] [T] [thread 31552] [108.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:16:45.809] [bmv2] [T] [thread 31552] [108.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:45.809] [bmv2] [T] [thread 31552] [108.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:16:45.809] [bmv2] [T] [thread 31552] [108.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:45.809] [bmv2] [D] [thread 31552] [108.0] [cxt 0] Pipeline 'ingress': end
[23:16:45.809] [bmv2] [D] [thread 31552] [108.0] [cxt 0] Egress port is 4
[23:16:45.809] [bmv2] [D] [thread 31553] [108.0] [cxt 0] Pipeline 'egress': start
[23:16:45.809] [bmv2] [D] [thread 31553] [108.0] [cxt 0] Pipeline 'egress': end
[23:16:45.809] [bmv2] [D] [thread 31553] [108.0] [cxt 0] Deparser 'deparser': start
[23:16:45.809] [bmv2] [D] [thread 31553] [108.0] [cxt 0] Updating checksum 'cksum'
[23:16:45.809] [bmv2] [D] [thread 31553] [108.0] [cxt 0] Deparsing header 'ethernet'
[23:16:45.809] [bmv2] [D] [thread 31553] [108.0] [cxt 0] Deparsing header 'ipv4'
[23:16:45.809] [bmv2] [D] [thread 31553] [108.0] [cxt 0] Deparser 'deparser': end
[23:16:45.809] [bmv2] [D] [thread 31557] [108.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:45.822] [bmv2] [D] [thread 31552] [109.0] [cxt 0] Processing packet received on port 3
[23:16:45.822] [bmv2] [D] [thread 31552] [109.0] [cxt 0] Parser 'parser': start
[23:16:45.822] [bmv2] [D] [thread 31552] [109.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:45.823] [bmv2] [D] [thread 31552] [109.0] [cxt 0] Extracting header 'ethernet'
[23:16:45.823] [bmv2] [D] [thread 31552] [109.0] [cxt 0] Parser state 'start': key is 0800
[23:16:45.823] [bmv2] [T] [thread 31552] [109.0] [cxt 0] Bytes parsed: 14
[23:16:45.823] [bmv2] [D] [thread 31552] [109.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:45.823] [bmv2] [D] [thread 31552] [109.0] [cxt 0] Extracting header 'ipv4'
[23:16:45.823] [bmv2] [D] [thread 31552] [109.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:45.823] [bmv2] [T] [thread 31552] [109.0] [cxt 0] Bytes parsed: 34
[23:16:45.823] [bmv2] [D] [thread 31552] [109.0] [cxt 0] Parser 'parser': end
[23:16:45.823] [bmv2] [D] [thread 31552] [109.0] [cxt 0] Pipeline 'ingress': start
[23:16:45.823] [bmv2] [T] [thread 31552] [109.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:45.823] [bmv2] [T] [thread 31552] [109.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:45.823] [bmv2] [D] [thread 31552] [109.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:45.823] [bmv2] [D] [thread 31552] [109.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:45.823] [bmv2] [D] [thread 31552] [109.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:45.823] [bmv2] [D] [thread 31552] [109.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:45.823] [bmv2] [T] [thread 31552] [109.0] [cxt 0] Action MyIngress.read_port
[23:16:45.823] [bmv2] [T] [thread 31552] [109.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:45.823] [bmv2] [T] [thread 31552] [109.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:45.823] [bmv2] [T] [thread 31552] [109.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:45.823] [bmv2] [T] [thread 31552] [109.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:45.823] [bmv2] [T] [thread 31552] [109.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:45.823] [bmv2] [T] [thread 31552] [109.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:45.823] [bmv2] [T] [thread 31552] [109.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:45.823] [bmv2] [D] [thread 31552] [109.0] [cxt 0] Looking up key:

[23:16:45.823] [bmv2] [D] [thread 31552] [109.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:45.823] [bmv2] [D] [thread 31552] [109.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:45.823] [bmv2] [T] [thread 31552] [109.0] [cxt 0] Action fast_reroute126
[23:16:45.823] [bmv2] [T] [thread 31552] [109.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:45.823] [bmv2] [T] [thread 31552] [109.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:45.824] [bmv2] [D] [thread 31552] [109.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:45.824] [bmv2] [D] [thread 31552] [109.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:45.824] [bmv2] [D] [thread 31552] [109.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:45.824] [bmv2] [D] [thread 31552] [109.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:45.824] [bmv2] [T] [thread 31552] [109.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:45.824] [bmv2] [T] [thread 31552] [109.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:45.824] [bmv2] [T] [thread 31552] [109.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:45.824] [bmv2] [T] [thread 31552] [109.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:45.824] [bmv2] [T] [thread 31552] [109.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:45.824] [bmv2] [D] [thread 31552] [109.0] [cxt 0] Looking up key:

[23:16:45.824] [bmv2] [D] [thread 31552] [109.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:45.824] [bmv2] [D] [thread 31552] [109.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:45.824] [bmv2] [T] [thread 31552] [109.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:45.824] [bmv2] [T] [thread 31552] [109.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:45.824] [bmv2] [T] [thread 31552] [109.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:16:45.824] [bmv2] [T] [thread 31552] [109.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:45.824] [bmv2] [T] [thread 31552] [109.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:45.824] [bmv2] [T] [thread 31552] [109.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:16:45.824] [bmv2] [T] [thread 31552] [109.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:45.824] [bmv2] [T] [thread 31552] [109.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:16:45.824] [bmv2] [T] [thread 31552] [109.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:45.824] [bmv2] [D] [thread 31552] [109.0] [cxt 0] Pipeline 'ingress': end
[23:16:45.824] [bmv2] [D] [thread 31552] [109.0] [cxt 0] Egress port is 4
[23:16:45.824] [bmv2] [D] [thread 31553] [109.0] [cxt 0] Pipeline 'egress': start
[23:16:45.824] [bmv2] [D] [thread 31553] [109.0] [cxt 0] Pipeline 'egress': end
[23:16:45.824] [bmv2] [D] [thread 31553] [109.0] [cxt 0] Deparser 'deparser': start
[23:16:45.824] [bmv2] [D] [thread 31553] [109.0] [cxt 0] Updating checksum 'cksum'
[23:16:45.825] [bmv2] [D] [thread 31553] [109.0] [cxt 0] Deparsing header 'ethernet'
[23:16:45.825] [bmv2] [D] [thread 31553] [109.0] [cxt 0] Deparsing header 'ipv4'
[23:16:45.825] [bmv2] [D] [thread 31553] [109.0] [cxt 0] Deparser 'deparser': end
[23:16:45.825] [bmv2] [D] [thread 31557] [109.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:46.876] [bmv2] [D] [thread 31552] [110.0] [cxt 0] Processing packet received on port 3
[23:16:46.876] [bmv2] [D] [thread 31552] [110.0] [cxt 0] Parser 'parser': start
[23:16:46.877] [bmv2] [D] [thread 31552] [110.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:46.877] [bmv2] [D] [thread 31552] [110.0] [cxt 0] Extracting header 'ethernet'
[23:16:46.877] [bmv2] [D] [thread 31552] [110.0] [cxt 0] Parser state 'start': key is 0800
[23:16:46.877] [bmv2] [T] [thread 31552] [110.0] [cxt 0] Bytes parsed: 14
[23:16:46.877] [bmv2] [D] [thread 31552] [110.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:46.877] [bmv2] [D] [thread 31552] [110.0] [cxt 0] Extracting header 'ipv4'
[23:16:46.877] [bmv2] [D] [thread 31552] [110.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:46.877] [bmv2] [T] [thread 31552] [110.0] [cxt 0] Bytes parsed: 34
[23:16:46.877] [bmv2] [D] [thread 31552] [110.0] [cxt 0] Parser 'parser': end
[23:16:46.877] [bmv2] [D] [thread 31552] [110.0] [cxt 0] Pipeline 'ingress': start
[23:16:46.877] [bmv2] [T] [thread 31552] [110.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:46.877] [bmv2] [T] [thread 31552] [110.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:46.877] [bmv2] [D] [thread 31552] [110.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:46.877] [bmv2] [D] [thread 31552] [110.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:46.877] [bmv2] [D] [thread 31552] [110.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:46.877] [bmv2] [D] [thread 31552] [110.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:46.877] [bmv2] [T] [thread 31552] [110.0] [cxt 0] Action MyIngress.read_port
[23:16:46.877] [bmv2] [T] [thread 31552] [110.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:46.877] [bmv2] [T] [thread 31552] [110.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:46.877] [bmv2] [T] [thread 31552] [110.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:46.877] [bmv2] [T] [thread 31552] [110.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:46.877] [bmv2] [T] [thread 31552] [110.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:46.877] [bmv2] [T] [thread 31552] [110.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:46.877] [bmv2] [T] [thread 31552] [110.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:46.877] [bmv2] [D] [thread 31552] [110.0] [cxt 0] Looking up key:

[23:16:46.877] [bmv2] [D] [thread 31552] [110.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:46.877] [bmv2] [D] [thread 31552] [110.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:46.877] [bmv2] [T] [thread 31552] [110.0] [cxt 0] Action fast_reroute126
[23:16:46.877] [bmv2] [T] [thread 31552] [110.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:46.877] [bmv2] [T] [thread 31552] [110.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:46.877] [bmv2] [D] [thread 31552] [110.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:46.877] [bmv2] [D] [thread 31552] [110.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:46.877] [bmv2] [D] [thread 31552] [110.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:46.877] [bmv2] [D] [thread 31552] [110.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:46.877] [bmv2] [T] [thread 31552] [110.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:46.877] [bmv2] [T] [thread 31552] [110.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:46.877] [bmv2] [T] [thread 31552] [110.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:46.877] [bmv2] [T] [thread 31552] [110.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:46.877] [bmv2] [T] [thread 31552] [110.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:46.878] [bmv2] [D] [thread 31552] [110.0] [cxt 0] Looking up key:

[23:16:46.878] [bmv2] [D] [thread 31552] [110.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:46.878] [bmv2] [D] [thread 31552] [110.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:46.878] [bmv2] [T] [thread 31552] [110.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:46.878] [bmv2] [T] [thread 31552] [110.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:46.878] [bmv2] [T] [thread 31552] [110.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:16:46.878] [bmv2] [T] [thread 31552] [110.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:46.878] [bmv2] [T] [thread 31552] [110.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:46.878] [bmv2] [T] [thread 31552] [110.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:16:46.878] [bmv2] [T] [thread 31552] [110.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:46.878] [bmv2] [T] [thread 31552] [110.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:16:46.878] [bmv2] [T] [thread 31552] [110.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:46.878] [bmv2] [D] [thread 31552] [110.0] [cxt 0] Pipeline 'ingress': end
[23:16:46.878] [bmv2] [D] [thread 31552] [110.0] [cxt 0] Egress port is 4
[23:16:46.878] [bmv2] [D] [thread 31553] [110.0] [cxt 0] Pipeline 'egress': start
[23:16:46.878] [bmv2] [D] [thread 31553] [110.0] [cxt 0] Pipeline 'egress': end
[23:16:46.878] [bmv2] [D] [thread 31553] [110.0] [cxt 0] Deparser 'deparser': start
[23:16:46.878] [bmv2] [D] [thread 31553] [110.0] [cxt 0] Updating checksum 'cksum'
[23:16:46.878] [bmv2] [D] [thread 31553] [110.0] [cxt 0] Deparsing header 'ethernet'
[23:16:46.878] [bmv2] [D] [thread 31553] [110.0] [cxt 0] Deparsing header 'ipv4'
[23:16:46.878] [bmv2] [D] [thread 31553] [110.0] [cxt 0] Deparser 'deparser': end
[23:16:46.878] [bmv2] [D] [thread 31557] [110.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:48.481] [bmv2] [D] [thread 31552] [111.0] [cxt 0] Processing packet received on port 3
[23:16:48.481] [bmv2] [D] [thread 31552] [111.0] [cxt 0] Parser 'parser': start
[23:16:48.481] [bmv2] [D] [thread 31552] [111.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:48.481] [bmv2] [D] [thread 31552] [111.0] [cxt 0] Extracting header 'ethernet'
[23:16:48.481] [bmv2] [D] [thread 31552] [111.0] [cxt 0] Parser state 'start': key is 0800
[23:16:48.481] [bmv2] [T] [thread 31552] [111.0] [cxt 0] Bytes parsed: 14
[23:16:48.481] [bmv2] [D] [thread 31552] [111.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:48.481] [bmv2] [D] [thread 31552] [111.0] [cxt 0] Extracting header 'ipv4'
[23:16:48.481] [bmv2] [D] [thread 31552] [111.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:48.481] [bmv2] [T] [thread 31552] [111.0] [cxt 0] Bytes parsed: 34
[23:16:48.481] [bmv2] [D] [thread 31552] [111.0] [cxt 0] Parser 'parser': end
[23:16:48.481] [bmv2] [D] [thread 31552] [111.0] [cxt 0] Pipeline 'ingress': start
[23:16:48.481] [bmv2] [T] [thread 31552] [111.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:48.481] [bmv2] [T] [thread 31552] [111.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:48.481] [bmv2] [D] [thread 31552] [111.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:48.481] [bmv2] [D] [thread 31552] [111.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:48.481] [bmv2] [D] [thread 31552] [111.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:48.481] [bmv2] [D] [thread 31552] [111.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:48.481] [bmv2] [T] [thread 31552] [111.0] [cxt 0] Action MyIngress.read_port
[23:16:48.481] [bmv2] [T] [thread 31552] [111.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:48.481] [bmv2] [T] [thread 31552] [111.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:48.481] [bmv2] [T] [thread 31552] [111.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:48.481] [bmv2] [T] [thread 31552] [111.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:48.481] [bmv2] [T] [thread 31552] [111.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:48.481] [bmv2] [T] [thread 31552] [111.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:48.481] [bmv2] [T] [thread 31552] [111.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:48.481] [bmv2] [D] [thread 31552] [111.0] [cxt 0] Looking up key:

[23:16:48.481] [bmv2] [D] [thread 31552] [111.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:48.481] [bmv2] [D] [thread 31552] [111.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:48.481] [bmv2] [T] [thread 31552] [111.0] [cxt 0] Action fast_reroute126
[23:16:48.481] [bmv2] [T] [thread 31552] [111.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:48.481] [bmv2] [T] [thread 31552] [111.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:48.482] [bmv2] [D] [thread 31552] [111.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:48.482] [bmv2] [D] [thread 31552] [111.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:48.482] [bmv2] [D] [thread 31552] [111.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:48.482] [bmv2] [D] [thread 31552] [111.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:48.482] [bmv2] [T] [thread 31552] [111.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:48.482] [bmv2] [T] [thread 31552] [111.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:48.482] [bmv2] [T] [thread 31552] [111.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:48.482] [bmv2] [T] [thread 31552] [111.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:48.482] [bmv2] [T] [thread 31552] [111.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:48.482] [bmv2] [D] [thread 31552] [111.0] [cxt 0] Looking up key:

[23:16:48.482] [bmv2] [D] [thread 31552] [111.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:48.482] [bmv2] [D] [thread 31552] [111.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:48.482] [bmv2] [T] [thread 31552] [111.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:48.482] [bmv2] [T] [thread 31552] [111.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:48.482] [bmv2] [T] [thread 31552] [111.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:16:48.482] [bmv2] [T] [thread 31552] [111.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:48.482] [bmv2] [T] [thread 31552] [111.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:48.482] [bmv2] [T] [thread 31552] [111.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:16:48.482] [bmv2] [T] [thread 31552] [111.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:48.482] [bmv2] [T] [thread 31552] [111.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:16:48.482] [bmv2] [T] [thread 31552] [111.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:48.482] [bmv2] [D] [thread 31552] [111.0] [cxt 0] Pipeline 'ingress': end
[23:16:48.482] [bmv2] [D] [thread 31552] [111.0] [cxt 0] Egress port is 4
[23:16:48.482] [bmv2] [D] [thread 31553] [111.0] [cxt 0] Pipeline 'egress': start
[23:16:48.482] [bmv2] [D] [thread 31553] [111.0] [cxt 0] Pipeline 'egress': end
[23:16:48.482] [bmv2] [D] [thread 31553] [111.0] [cxt 0] Deparser 'deparser': start
[23:16:48.482] [bmv2] [D] [thread 31553] [111.0] [cxt 0] Updating checksum 'cksum'
[23:16:48.482] [bmv2] [D] [thread 31553] [111.0] [cxt 0] Deparsing header 'ethernet'
[23:16:48.482] [bmv2] [D] [thread 31553] [111.0] [cxt 0] Deparsing header 'ipv4'
[23:16:48.482] [bmv2] [D] [thread 31553] [111.0] [cxt 0] Deparser 'deparser': end
[23:16:48.482] [bmv2] [D] [thread 31557] [111.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:48.492] [bmv2] [D] [thread 31552] [112.0] [cxt 0] Processing packet received on port 3
[23:16:48.492] [bmv2] [D] [thread 31552] [112.0] [cxt 0] Parser 'parser': start
[23:16:48.492] [bmv2] [D] [thread 31552] [112.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:48.492] [bmv2] [D] [thread 31552] [112.0] [cxt 0] Extracting header 'ethernet'
[23:16:48.492] [bmv2] [D] [thread 31552] [112.0] [cxt 0] Parser state 'start': key is 0800
[23:16:48.492] [bmv2] [T] [thread 31552] [112.0] [cxt 0] Bytes parsed: 14
[23:16:48.492] [bmv2] [D] [thread 31552] [112.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:48.492] [bmv2] [D] [thread 31552] [112.0] [cxt 0] Extracting header 'ipv4'
[23:16:48.492] [bmv2] [D] [thread 31552] [112.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:48.492] [bmv2] [T] [thread 31552] [112.0] [cxt 0] Bytes parsed: 34
[23:16:48.492] [bmv2] [D] [thread 31552] [112.0] [cxt 0] Parser 'parser': end
[23:16:48.492] [bmv2] [D] [thread 31552] [112.0] [cxt 0] Pipeline 'ingress': start
[23:16:48.492] [bmv2] [T] [thread 31552] [112.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:48.492] [bmv2] [T] [thread 31552] [112.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:48.492] [bmv2] [D] [thread 31552] [112.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:48.492] [bmv2] [D] [thread 31552] [112.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:48.492] [bmv2] [D] [thread 31552] [112.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:48.493] [bmv2] [D] [thread 31552] [112.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:48.493] [bmv2] [T] [thread 31552] [112.0] [cxt 0] Action MyIngress.read_port
[23:16:48.493] [bmv2] [T] [thread 31552] [112.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:48.493] [bmv2] [T] [thread 31552] [112.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:48.493] [bmv2] [T] [thread 31552] [112.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:48.493] [bmv2] [T] [thread 31552] [112.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:48.493] [bmv2] [T] [thread 31552] [112.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:48.493] [bmv2] [T] [thread 31552] [112.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:48.493] [bmv2] [T] [thread 31552] [112.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:48.493] [bmv2] [D] [thread 31552] [112.0] [cxt 0] Looking up key:

[23:16:48.493] [bmv2] [D] [thread 31552] [112.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:48.493] [bmv2] [D] [thread 31552] [112.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:48.493] [bmv2] [T] [thread 31552] [112.0] [cxt 0] Action fast_reroute126
[23:16:48.493] [bmv2] [T] [thread 31552] [112.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:48.493] [bmv2] [T] [thread 31552] [112.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:48.493] [bmv2] [D] [thread 31552] [112.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:48.493] [bmv2] [D] [thread 31552] [112.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:48.493] [bmv2] [D] [thread 31552] [112.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:48.493] [bmv2] [D] [thread 31552] [112.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:48.493] [bmv2] [T] [thread 31552] [112.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:48.493] [bmv2] [T] [thread 31552] [112.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:48.493] [bmv2] [T] [thread 31552] [112.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:48.493] [bmv2] [T] [thread 31552] [112.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:48.493] [bmv2] [T] [thread 31552] [112.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:48.493] [bmv2] [D] [thread 31552] [112.0] [cxt 0] Looking up key:

[23:16:48.493] [bmv2] [D] [thread 31552] [112.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:48.493] [bmv2] [D] [thread 31552] [112.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:48.493] [bmv2] [T] [thread 31552] [112.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:48.493] [bmv2] [T] [thread 31552] [112.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:48.493] [bmv2] [T] [thread 31552] [112.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:16:48.493] [bmv2] [T] [thread 31552] [112.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:48.493] [bmv2] [T] [thread 31552] [112.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:48.493] [bmv2] [T] [thread 31552] [112.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:16:48.493] [bmv2] [T] [thread 31552] [112.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:48.493] [bmv2] [T] [thread 31552] [112.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:16:48.493] [bmv2] [T] [thread 31552] [112.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:48.493] [bmv2] [D] [thread 31552] [112.0] [cxt 0] Pipeline 'ingress': end
[23:16:48.493] [bmv2] [D] [thread 31552] [112.0] [cxt 0] Egress port is 4
[23:16:48.494] [bmv2] [D] [thread 31553] [112.0] [cxt 0] Pipeline 'egress': start
[23:16:48.494] [bmv2] [D] [thread 31553] [112.0] [cxt 0] Pipeline 'egress': end
[23:16:48.494] [bmv2] [D] [thread 31553] [112.0] [cxt 0] Deparser 'deparser': start
[23:16:48.494] [bmv2] [D] [thread 31553] [112.0] [cxt 0] Updating checksum 'cksum'
[23:16:48.494] [bmv2] [D] [thread 31553] [112.0] [cxt 0] Deparsing header 'ethernet'
[23:16:48.494] [bmv2] [D] [thread 31553] [112.0] [cxt 0] Deparsing header 'ipv4'
[23:16:48.494] [bmv2] [D] [thread 31553] [112.0] [cxt 0] Deparser 'deparser': end
[23:16:48.494] [bmv2] [D] [thread 31557] [112.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:48.505] [bmv2] [D] [thread 31552] [113.0] [cxt 0] Processing packet received on port 3
[23:16:48.505] [bmv2] [D] [thread 31552] [113.0] [cxt 0] Parser 'parser': start
[23:16:48.505] [bmv2] [D] [thread 31552] [113.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:48.505] [bmv2] [D] [thread 31552] [113.0] [cxt 0] Extracting header 'ethernet'
[23:16:48.505] [bmv2] [D] [thread 31552] [113.0] [cxt 0] Parser state 'start': key is 0800
[23:16:48.505] [bmv2] [T] [thread 31552] [113.0] [cxt 0] Bytes parsed: 14
[23:16:48.505] [bmv2] [D] [thread 31552] [113.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:48.505] [bmv2] [D] [thread 31552] [113.0] [cxt 0] Extracting header 'ipv4'
[23:16:48.505] [bmv2] [D] [thread 31552] [113.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:48.505] [bmv2] [T] [thread 31552] [113.0] [cxt 0] Bytes parsed: 34
[23:16:48.505] [bmv2] [D] [thread 31552] [113.0] [cxt 0] Parser 'parser': end
[23:16:48.505] [bmv2] [D] [thread 31552] [113.0] [cxt 0] Pipeline 'ingress': start
[23:16:48.505] [bmv2] [T] [thread 31552] [113.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:48.505] [bmv2] [T] [thread 31552] [113.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:48.505] [bmv2] [D] [thread 31552] [113.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:48.505] [bmv2] [D] [thread 31552] [113.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:48.505] [bmv2] [D] [thread 31552] [113.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:48.505] [bmv2] [D] [thread 31552] [113.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:48.505] [bmv2] [T] [thread 31552] [113.0] [cxt 0] Action MyIngress.read_port
[23:16:48.505] [bmv2] [T] [thread 31552] [113.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:48.505] [bmv2] [T] [thread 31552] [113.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:48.505] [bmv2] [T] [thread 31552] [113.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:48.505] [bmv2] [T] [thread 31552] [113.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:48.505] [bmv2] [T] [thread 31552] [113.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:48.505] [bmv2] [T] [thread 31552] [113.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:48.505] [bmv2] [T] [thread 31552] [113.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:48.505] [bmv2] [D] [thread 31552] [113.0] [cxt 0] Looking up key:

[23:16:48.505] [bmv2] [D] [thread 31552] [113.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:48.505] [bmv2] [D] [thread 31552] [113.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:48.505] [bmv2] [T] [thread 31552] [113.0] [cxt 0] Action fast_reroute126
[23:16:48.505] [bmv2] [T] [thread 31552] [113.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:48.505] [bmv2] [T] [thread 31552] [113.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:48.505] [bmv2] [D] [thread 31552] [113.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:48.506] [bmv2] [D] [thread 31552] [113.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:48.506] [bmv2] [D] [thread 31552] [113.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:48.506] [bmv2] [D] [thread 31552] [113.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:48.506] [bmv2] [T] [thread 31552] [113.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:48.506] [bmv2] [T] [thread 31552] [113.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:48.506] [bmv2] [T] [thread 31552] [113.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:48.506] [bmv2] [T] [thread 31552] [113.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:48.506] [bmv2] [T] [thread 31552] [113.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:48.506] [bmv2] [D] [thread 31552] [113.0] [cxt 0] Looking up key:

[23:16:48.506] [bmv2] [D] [thread 31552] [113.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:48.506] [bmv2] [D] [thread 31552] [113.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:48.506] [bmv2] [T] [thread 31552] [113.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:48.506] [bmv2] [T] [thread 31552] [113.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:48.506] [bmv2] [T] [thread 31552] [113.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:16:48.506] [bmv2] [T] [thread 31552] [113.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:48.506] [bmv2] [T] [thread 31552] [113.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:48.506] [bmv2] [T] [thread 31552] [113.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:16:48.506] [bmv2] [T] [thread 31552] [113.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:48.506] [bmv2] [T] [thread 31552] [113.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:16:48.506] [bmv2] [T] [thread 31552] [113.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:48.506] [bmv2] [D] [thread 31552] [113.0] [cxt 0] Pipeline 'ingress': end
[23:16:48.506] [bmv2] [D] [thread 31552] [113.0] [cxt 0] Egress port is 4
[23:16:48.506] [bmv2] [D] [thread 31553] [113.0] [cxt 0] Pipeline 'egress': start
[23:16:48.506] [bmv2] [D] [thread 31553] [113.0] [cxt 0] Pipeline 'egress': end
[23:16:48.506] [bmv2] [D] [thread 31553] [113.0] [cxt 0] Deparser 'deparser': start
[23:16:48.506] [bmv2] [D] [thread 31553] [113.0] [cxt 0] Updating checksum 'cksum'
[23:16:48.506] [bmv2] [D] [thread 31553] [113.0] [cxt 0] Deparsing header 'ethernet'
[23:16:48.506] [bmv2] [D] [thread 31553] [113.0] [cxt 0] Deparsing header 'ipv4'
[23:16:48.506] [bmv2] [D] [thread 31553] [113.0] [cxt 0] Deparser 'deparser': end
[23:16:48.506] [bmv2] [D] [thread 31557] [113.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:50.075] [bmv2] [D] [thread 31552] [114.0] [cxt 0] Processing packet received on port 3
[23:16:50.075] [bmv2] [D] [thread 31552] [114.0] [cxt 0] Parser 'parser': start
[23:16:50.075] [bmv2] [D] [thread 31552] [114.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:50.075] [bmv2] [D] [thread 31552] [114.0] [cxt 0] Extracting header 'ethernet'
[23:16:50.076] [bmv2] [D] [thread 31552] [114.0] [cxt 0] Parser state 'start': key is 0800
[23:16:50.076] [bmv2] [T] [thread 31552] [114.0] [cxt 0] Bytes parsed: 14
[23:16:50.076] [bmv2] [D] [thread 31552] [114.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:50.076] [bmv2] [D] [thread 31552] [114.0] [cxt 0] Extracting header 'ipv4'
[23:16:50.076] [bmv2] [D] [thread 31552] [114.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:50.076] [bmv2] [T] [thread 31552] [114.0] [cxt 0] Bytes parsed: 34
[23:16:50.076] [bmv2] [D] [thread 31552] [114.0] [cxt 0] Parser 'parser': end
[23:16:50.076] [bmv2] [D] [thread 31552] [114.0] [cxt 0] Pipeline 'ingress': start
[23:16:50.076] [bmv2] [T] [thread 31552] [114.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:50.076] [bmv2] [T] [thread 31552] [114.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:50.076] [bmv2] [D] [thread 31552] [114.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:50.076] [bmv2] [D] [thread 31552] [114.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:50.076] [bmv2] [D] [thread 31552] [114.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:50.076] [bmv2] [D] [thread 31552] [114.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:50.076] [bmv2] [T] [thread 31552] [114.0] [cxt 0] Action MyIngress.read_port
[23:16:50.076] [bmv2] [T] [thread 31552] [114.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:50.076] [bmv2] [T] [thread 31552] [114.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:50.076] [bmv2] [T] [thread 31552] [114.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:50.076] [bmv2] [T] [thread 31552] [114.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:50.076] [bmv2] [T] [thread 31552] [114.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:50.076] [bmv2] [T] [thread 31552] [114.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:50.076] [bmv2] [T] [thread 31552] [114.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:50.076] [bmv2] [D] [thread 31552] [114.0] [cxt 0] Looking up key:

[23:16:50.076] [bmv2] [D] [thread 31552] [114.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:50.076] [bmv2] [D] [thread 31552] [114.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:50.076] [bmv2] [T] [thread 31552] [114.0] [cxt 0] Action fast_reroute126
[23:16:50.076] [bmv2] [T] [thread 31552] [114.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:50.076] [bmv2] [T] [thread 31552] [114.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:50.076] [bmv2] [D] [thread 31552] [114.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:50.076] [bmv2] [D] [thread 31552] [114.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:50.076] [bmv2] [D] [thread 31552] [114.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:50.076] [bmv2] [D] [thread 31552] [114.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:50.076] [bmv2] [T] [thread 31552] [114.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:50.076] [bmv2] [T] [thread 31552] [114.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:50.076] [bmv2] [T] [thread 31552] [114.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:50.076] [bmv2] [T] [thread 31552] [114.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:50.076] [bmv2] [T] [thread 31552] [114.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:50.076] [bmv2] [D] [thread 31552] [114.0] [cxt 0] Looking up key:

[23:16:50.076] [bmv2] [D] [thread 31552] [114.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:50.076] [bmv2] [D] [thread 31552] [114.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:50.076] [bmv2] [T] [thread 31552] [114.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:50.076] [bmv2] [T] [thread 31552] [114.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:50.077] [bmv2] [T] [thread 31552] [114.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:16:50.077] [bmv2] [T] [thread 31552] [114.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:50.077] [bmv2] [T] [thread 31552] [114.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:50.077] [bmv2] [T] [thread 31552] [114.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:16:50.077] [bmv2] [T] [thread 31552] [114.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:50.077] [bmv2] [T] [thread 31552] [114.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:16:50.077] [bmv2] [T] [thread 31552] [114.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:16:50.077] [bmv2] [T] [thread 31552] [114.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:16:50.077] [bmv2] [D] [thread 31552] [114.0] [cxt 0] Looking up key:

[23:16:50.077] [bmv2] [D] [thread 31552] [114.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:16:50.077] [bmv2] [D] [thread 31552] [114.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:16:50.077] [bmv2] [T] [thread 31552] [114.0] [cxt 0] Action MyIngress.read_depot_port
[23:16:50.077] [bmv2] [T] [thread 31552] [114.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:16:50.077] [bmv2] [T] [thread 31552] [114.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:16:50.077] [bmv2] [T] [thread 31552] [114.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:16:50.077] [bmv2] [D] [thread 31552] [114.0] [cxt 0] Looking up key:

[23:16:50.077] [bmv2] [D] [thread 31552] [114.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:16:50.077] [bmv2] [D] [thread 31552] [114.0] [cxt 0] Action entry is fast_reroute133 - 
[23:16:50.077] [bmv2] [T] [thread 31552] [114.0] [cxt 0] Action fast_reroute133
[23:16:50.077] [bmv2] [T] [thread 31552] [114.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:16:50.077] [bmv2] [T] [thread 31552] [114.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:16:50.077] [bmv2] [D] [thread 31552] [114.0] [cxt 0] Looking up key:

[23:16:50.077] [bmv2] [D] [thread 31552] [114.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:16:50.077] [bmv2] [D] [thread 31552] [114.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:16:50.077] [bmv2] [T] [thread 31552] [114.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:16:50.077] [bmv2] [T] [thread 31552] [114.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:16:50.077] [bmv2] [T] [thread 31552] [114.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:16:50.077] [bmv2] [D] [thread 31552] [114.0] [cxt 0] Pipeline 'ingress': end
[23:16:50.077] [bmv2] [D] [thread 31552] [114.0] [cxt 0] Egress port is 0
[23:16:50.077] [bmv2] [D] [thread 31553] [114.0] [cxt 0] Pipeline 'egress': start
[23:16:50.077] [bmv2] [D] [thread 31553] [114.0] [cxt 0] Pipeline 'egress': end
[23:16:50.077] [bmv2] [D] [thread 31553] [114.0] [cxt 0] Deparser 'deparser': start
[23:16:50.077] [bmv2] [D] [thread 31553] [114.0] [cxt 0] Updating checksum 'cksum'
[23:16:50.077] [bmv2] [D] [thread 31553] [114.0] [cxt 0] Deparsing header 'ethernet'
[23:16:50.077] [bmv2] [D] [thread 31553] [114.0] [cxt 0] Deparsing header 'ipv4'
[23:16:50.077] [bmv2] [D] [thread 31553] [114.0] [cxt 0] Deparser 'deparser': end
[23:16:50.077] [bmv2] [D] [thread 31557] [114.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:16:50.616] [bmv2] [D] [thread 31552] [115.0] [cxt 0] Processing packet received on port 3
[23:16:50.616] [bmv2] [D] [thread 31552] [115.0] [cxt 0] Parser 'parser': start
[23:16:50.616] [bmv2] [D] [thread 31552] [115.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:50.616] [bmv2] [D] [thread 31552] [115.0] [cxt 0] Extracting header 'ethernet'
[23:16:50.616] [bmv2] [D] [thread 31552] [115.0] [cxt 0] Parser state 'start': key is 0800
[23:16:50.616] [bmv2] [T] [thread 31552] [115.0] [cxt 0] Bytes parsed: 14
[23:16:50.616] [bmv2] [D] [thread 31552] [115.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:50.616] [bmv2] [D] [thread 31552] [115.0] [cxt 0] Extracting header 'ipv4'
[23:16:50.616] [bmv2] [D] [thread 31552] [115.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:50.616] [bmv2] [T] [thread 31552] [115.0] [cxt 0] Bytes parsed: 34
[23:16:50.616] [bmv2] [D] [thread 31552] [115.0] [cxt 0] Parser 'parser': end
[23:16:50.616] [bmv2] [D] [thread 31552] [115.0] [cxt 0] Pipeline 'ingress': start
[23:16:50.616] [bmv2] [T] [thread 31552] [115.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:50.616] [bmv2] [T] [thread 31552] [115.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:50.616] [bmv2] [D] [thread 31552] [115.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:50.616] [bmv2] [D] [thread 31552] [115.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:50.617] [bmv2] [D] [thread 31552] [115.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:50.617] [bmv2] [D] [thread 31552] [115.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:50.617] [bmv2] [T] [thread 31552] [115.0] [cxt 0] Action MyIngress.read_port
[23:16:50.617] [bmv2] [T] [thread 31552] [115.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:50.617] [bmv2] [T] [thread 31552] [115.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:50.617] [bmv2] [T] [thread 31552] [115.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:50.617] [bmv2] [T] [thread 31552] [115.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:50.617] [bmv2] [T] [thread 31552] [115.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:50.617] [bmv2] [T] [thread 31552] [115.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:50.617] [bmv2] [T] [thread 31552] [115.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:50.617] [bmv2] [D] [thread 31552] [115.0] [cxt 0] Looking up key:

[23:16:50.617] [bmv2] [D] [thread 31552] [115.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:50.617] [bmv2] [D] [thread 31552] [115.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:50.617] [bmv2] [T] [thread 31552] [115.0] [cxt 0] Action fast_reroute126
[23:16:50.617] [bmv2] [T] [thread 31552] [115.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:50.617] [bmv2] [T] [thread 31552] [115.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:50.617] [bmv2] [D] [thread 31552] [115.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:50.617] [bmv2] [D] [thread 31552] [115.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:50.617] [bmv2] [D] [thread 31552] [115.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:50.617] [bmv2] [D] [thread 31552] [115.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:50.617] [bmv2] [T] [thread 31552] [115.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:50.617] [bmv2] [T] [thread 31552] [115.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:50.617] [bmv2] [T] [thread 31552] [115.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:50.617] [bmv2] [T] [thread 31552] [115.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:50.617] [bmv2] [T] [thread 31552] [115.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:50.617] [bmv2] [D] [thread 31552] [115.0] [cxt 0] Looking up key:

[23:16:50.617] [bmv2] [D] [thread 31552] [115.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:50.617] [bmv2] [D] [thread 31552] [115.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:50.617] [bmv2] [T] [thread 31552] [115.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:50.617] [bmv2] [T] [thread 31552] [115.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:50.617] [bmv2] [T] [thread 31552] [115.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:16:50.617] [bmv2] [T] [thread 31552] [115.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:50.617] [bmv2] [T] [thread 31552] [115.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:50.617] [bmv2] [T] [thread 31552] [115.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:16:50.617] [bmv2] [T] [thread 31552] [115.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:50.617] [bmv2] [T] [thread 31552] [115.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:16:50.617] [bmv2] [T] [thread 31552] [115.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:50.617] [bmv2] [D] [thread 31552] [115.0] [cxt 0] Pipeline 'ingress': end
[23:16:50.617] [bmv2] [D] [thread 31552] [115.0] [cxt 0] Egress port is 4
[23:16:50.618] [bmv2] [D] [thread 31553] [115.0] [cxt 0] Pipeline 'egress': start
[23:16:50.618] [bmv2] [D] [thread 31553] [115.0] [cxt 0] Pipeline 'egress': end
[23:16:50.618] [bmv2] [D] [thread 31553] [115.0] [cxt 0] Deparser 'deparser': start
[23:16:50.618] [bmv2] [D] [thread 31553] [115.0] [cxt 0] Updating checksum 'cksum'
[23:16:50.618] [bmv2] [D] [thread 31553] [115.0] [cxt 0] Deparsing header 'ethernet'
[23:16:50.618] [bmv2] [D] [thread 31553] [115.0] [cxt 0] Deparsing header 'ipv4'
[23:16:50.618] [bmv2] [D] [thread 31553] [115.0] [cxt 0] Deparser 'deparser': end
[23:16:50.618] [bmv2] [D] [thread 31557] [115.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:50.627] [bmv2] [D] [thread 31552] [116.0] [cxt 0] Processing packet received on port 3
[23:16:50.627] [bmv2] [D] [thread 31552] [116.0] [cxt 0] Parser 'parser': start
[23:16:50.627] [bmv2] [D] [thread 31552] [116.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:50.627] [bmv2] [D] [thread 31552] [116.0] [cxt 0] Extracting header 'ethernet'
[23:16:50.627] [bmv2] [D] [thread 31552] [116.0] [cxt 0] Parser state 'start': key is 0800
[23:16:50.627] [bmv2] [T] [thread 31552] [116.0] [cxt 0] Bytes parsed: 14
[23:16:50.627] [bmv2] [D] [thread 31552] [116.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:50.627] [bmv2] [D] [thread 31552] [116.0] [cxt 0] Extracting header 'ipv4'
[23:16:50.627] [bmv2] [D] [thread 31552] [116.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:50.627] [bmv2] [T] [thread 31552] [116.0] [cxt 0] Bytes parsed: 34
[23:16:50.627] [bmv2] [D] [thread 31552] [116.0] [cxt 0] Parser 'parser': end
[23:16:50.627] [bmv2] [D] [thread 31552] [116.0] [cxt 0] Pipeline 'ingress': start
[23:16:50.627] [bmv2] [T] [thread 31552] [116.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:50.627] [bmv2] [T] [thread 31552] [116.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:50.627] [bmv2] [D] [thread 31552] [116.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:50.627] [bmv2] [D] [thread 31552] [116.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:50.627] [bmv2] [D] [thread 31552] [116.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:50.627] [bmv2] [D] [thread 31552] [116.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:50.627] [bmv2] [T] [thread 31552] [116.0] [cxt 0] Action MyIngress.read_port
[23:16:50.627] [bmv2] [T] [thread 31552] [116.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:50.627] [bmv2] [T] [thread 31552] [116.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:50.628] [bmv2] [T] [thread 31552] [116.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:50.628] [bmv2] [T] [thread 31552] [116.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:50.628] [bmv2] [T] [thread 31552] [116.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:50.628] [bmv2] [T] [thread 31552] [116.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:50.628] [bmv2] [T] [thread 31552] [116.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:50.628] [bmv2] [D] [thread 31552] [116.0] [cxt 0] Looking up key:

[23:16:50.628] [bmv2] [D] [thread 31552] [116.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:50.628] [bmv2] [D] [thread 31552] [116.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:50.628] [bmv2] [T] [thread 31552] [116.0] [cxt 0] Action fast_reroute126
[23:16:50.628] [bmv2] [T] [thread 31552] [116.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:50.628] [bmv2] [T] [thread 31552] [116.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:50.628] [bmv2] [D] [thread 31552] [116.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:50.628] [bmv2] [D] [thread 31552] [116.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:50.628] [bmv2] [D] [thread 31552] [116.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:50.628] [bmv2] [D] [thread 31552] [116.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:50.628] [bmv2] [T] [thread 31552] [116.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:50.628] [bmv2] [T] [thread 31552] [116.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:50.628] [bmv2] [T] [thread 31552] [116.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:50.628] [bmv2] [T] [thread 31552] [116.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:50.628] [bmv2] [T] [thread 31552] [116.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:50.628] [bmv2] [D] [thread 31552] [116.0] [cxt 0] Looking up key:

[23:16:50.628] [bmv2] [D] [thread 31552] [116.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:50.628] [bmv2] [D] [thread 31552] [116.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:50.628] [bmv2] [T] [thread 31552] [116.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:50.628] [bmv2] [T] [thread 31552] [116.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:50.628] [bmv2] [T] [thread 31552] [116.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:16:50.628] [bmv2] [T] [thread 31552] [116.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:50.628] [bmv2] [T] [thread 31552] [116.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:50.628] [bmv2] [T] [thread 31552] [116.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:16:50.628] [bmv2] [T] [thread 31552] [116.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:50.628] [bmv2] [T] [thread 31552] [116.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:16:50.628] [bmv2] [T] [thread 31552] [116.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:50.628] [bmv2] [D] [thread 31552] [116.0] [cxt 0] Pipeline 'ingress': end
[23:16:50.628] [bmv2] [D] [thread 31552] [116.0] [cxt 0] Egress port is 4
[23:16:50.628] [bmv2] [D] [thread 31553] [116.0] [cxt 0] Pipeline 'egress': start
[23:16:50.628] [bmv2] [D] [thread 31553] [116.0] [cxt 0] Pipeline 'egress': end
[23:16:50.628] [bmv2] [D] [thread 31553] [116.0] [cxt 0] Deparser 'deparser': start
[23:16:50.628] [bmv2] [D] [thread 31553] [116.0] [cxt 0] Updating checksum 'cksum'
[23:16:50.628] [bmv2] [D] [thread 31553] [116.0] [cxt 0] Deparsing header 'ethernet'
[23:16:50.628] [bmv2] [D] [thread 31553] [116.0] [cxt 0] Deparsing header 'ipv4'
[23:16:50.628] [bmv2] [D] [thread 31553] [116.0] [cxt 0] Deparser 'deparser': end
[23:16:50.628] [bmv2] [D] [thread 31557] [116.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:52.765] [bmv2] [D] [thread 31552] [117.0] [cxt 0] Processing packet received on port 3
[23:16:52.765] [bmv2] [D] [thread 31552] [117.0] [cxt 0] Parser 'parser': start
[23:16:52.765] [bmv2] [D] [thread 31552] [117.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:52.765] [bmv2] [D] [thread 31552] [117.0] [cxt 0] Extracting header 'ethernet'
[23:16:52.765] [bmv2] [D] [thread 31552] [117.0] [cxt 0] Parser state 'start': key is 0800
[23:16:52.765] [bmv2] [T] [thread 31552] [117.0] [cxt 0] Bytes parsed: 14
[23:16:52.765] [bmv2] [D] [thread 31552] [117.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:52.765] [bmv2] [D] [thread 31552] [117.0] [cxt 0] Extracting header 'ipv4'
[23:16:52.765] [bmv2] [D] [thread 31552] [117.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:52.765] [bmv2] [T] [thread 31552] [117.0] [cxt 0] Bytes parsed: 34
[23:16:52.765] [bmv2] [D] [thread 31552] [117.0] [cxt 0] Parser 'parser': end
[23:16:52.765] [bmv2] [D] [thread 31552] [117.0] [cxt 0] Pipeline 'ingress': start
[23:16:52.765] [bmv2] [T] [thread 31552] [117.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:52.765] [bmv2] [T] [thread 31552] [117.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:52.765] [bmv2] [D] [thread 31552] [117.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:52.765] [bmv2] [D] [thread 31552] [117.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:52.765] [bmv2] [D] [thread 31552] [117.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:52.765] [bmv2] [D] [thread 31552] [117.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:52.765] [bmv2] [T] [thread 31552] [117.0] [cxt 0] Action MyIngress.read_port
[23:16:52.765] [bmv2] [T] [thread 31552] [117.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:52.765] [bmv2] [T] [thread 31552] [117.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:52.765] [bmv2] [T] [thread 31552] [117.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:52.765] [bmv2] [T] [thread 31552] [117.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:52.766] [bmv2] [T] [thread 31552] [117.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:52.766] [bmv2] [T] [thread 31552] [117.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:52.766] [bmv2] [T] [thread 31552] [117.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:52.766] [bmv2] [D] [thread 31552] [117.0] [cxt 0] Looking up key:

[23:16:52.766] [bmv2] [D] [thread 31552] [117.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:52.766] [bmv2] [D] [thread 31552] [117.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:52.766] [bmv2] [T] [thread 31552] [117.0] [cxt 0] Action fast_reroute126
[23:16:52.766] [bmv2] [T] [thread 31552] [117.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:52.766] [bmv2] [T] [thread 31552] [117.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:52.766] [bmv2] [D] [thread 31552] [117.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:52.766] [bmv2] [D] [thread 31552] [117.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:52.766] [bmv2] [D] [thread 31552] [117.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:52.766] [bmv2] [D] [thread 31552] [117.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:52.766] [bmv2] [T] [thread 31552] [117.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:52.766] [bmv2] [T] [thread 31552] [117.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:52.766] [bmv2] [T] [thread 31552] [117.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:52.766] [bmv2] [T] [thread 31552] [117.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:52.766] [bmv2] [T] [thread 31552] [117.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:52.766] [bmv2] [D] [thread 31552] [117.0] [cxt 0] Looking up key:

[23:16:52.766] [bmv2] [D] [thread 31552] [117.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:52.766] [bmv2] [D] [thread 31552] [117.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:52.766] [bmv2] [T] [thread 31552] [117.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:52.766] [bmv2] [T] [thread 31552] [117.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:52.766] [bmv2] [T] [thread 31552] [117.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:16:52.766] [bmv2] [T] [thread 31552] [117.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:52.766] [bmv2] [T] [thread 31552] [117.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:52.766] [bmv2] [T] [thread 31552] [117.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:16:52.766] [bmv2] [T] [thread 31552] [117.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:52.766] [bmv2] [T] [thread 31552] [117.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:16:52.766] [bmv2] [T] [thread 31552] [117.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:52.766] [bmv2] [D] [thread 31552] [117.0] [cxt 0] Pipeline 'ingress': end
[23:16:52.766] [bmv2] [D] [thread 31552] [117.0] [cxt 0] Egress port is 4
[23:16:52.766] [bmv2] [D] [thread 31553] [117.0] [cxt 0] Pipeline 'egress': start
[23:16:52.766] [bmv2] [D] [thread 31553] [117.0] [cxt 0] Pipeline 'egress': end
[23:16:52.766] [bmv2] [D] [thread 31553] [117.0] [cxt 0] Deparser 'deparser': start
[23:16:52.766] [bmv2] [D] [thread 31553] [117.0] [cxt 0] Updating checksum 'cksum'
[23:16:52.766] [bmv2] [D] [thread 31553] [117.0] [cxt 0] Deparsing header 'ethernet'
[23:16:52.766] [bmv2] [D] [thread 31553] [117.0] [cxt 0] Deparsing header 'ipv4'
[23:16:52.766] [bmv2] [D] [thread 31553] [117.0] [cxt 0] Deparser 'deparser': end
[23:16:52.766] [bmv2] [D] [thread 31557] [117.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:53.303] [bmv2] [D] [thread 31552] [118.0] [cxt 0] Processing packet received on port 3
[23:16:53.304] [bmv2] [D] [thread 31552] [118.0] [cxt 0] Parser 'parser': start
[23:16:53.304] [bmv2] [D] [thread 31552] [118.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:53.304] [bmv2] [D] [thread 31552] [118.0] [cxt 0] Extracting header 'ethernet'
[23:16:53.304] [bmv2] [D] [thread 31552] [118.0] [cxt 0] Parser state 'start': key is 0800
[23:16:53.304] [bmv2] [T] [thread 31552] [118.0] [cxt 0] Bytes parsed: 14
[23:16:53.304] [bmv2] [D] [thread 31552] [118.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:53.304] [bmv2] [D] [thread 31552] [118.0] [cxt 0] Extracting header 'ipv4'
[23:16:53.304] [bmv2] [D] [thread 31552] [118.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:53.304] [bmv2] [T] [thread 31552] [118.0] [cxt 0] Bytes parsed: 34
[23:16:53.304] [bmv2] [D] [thread 31552] [118.0] [cxt 0] Parser 'parser': end
[23:16:53.304] [bmv2] [D] [thread 31552] [118.0] [cxt 0] Pipeline 'ingress': start
[23:16:53.304] [bmv2] [T] [thread 31552] [118.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:53.304] [bmv2] [T] [thread 31552] [118.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:53.304] [bmv2] [D] [thread 31552] [118.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:53.304] [bmv2] [D] [thread 31552] [118.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:53.304] [bmv2] [D] [thread 31552] [118.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:53.304] [bmv2] [D] [thread 31552] [118.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:53.304] [bmv2] [T] [thread 31552] [118.0] [cxt 0] Action MyIngress.read_port
[23:16:53.304] [bmv2] [T] [thread 31552] [118.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:53.304] [bmv2] [T] [thread 31552] [118.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:53.304] [bmv2] [T] [thread 31552] [118.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:53.304] [bmv2] [T] [thread 31552] [118.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:53.304] [bmv2] [T] [thread 31552] [118.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:53.304] [bmv2] [T] [thread 31552] [118.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:53.304] [bmv2] [T] [thread 31552] [118.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:53.304] [bmv2] [D] [thread 31552] [118.0] [cxt 0] Looking up key:

[23:16:53.304] [bmv2] [D] [thread 31552] [118.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:53.304] [bmv2] [D] [thread 31552] [118.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:53.304] [bmv2] [T] [thread 31552] [118.0] [cxt 0] Action fast_reroute126
[23:16:53.304] [bmv2] [T] [thread 31552] [118.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:53.304] [bmv2] [T] [thread 31552] [118.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:53.304] [bmv2] [D] [thread 31552] [118.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:53.304] [bmv2] [D] [thread 31552] [118.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:53.304] [bmv2] [D] [thread 31552] [118.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:53.304] [bmv2] [D] [thread 31552] [118.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:53.304] [bmv2] [T] [thread 31552] [118.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:53.304] [bmv2] [T] [thread 31552] [118.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:53.304] [bmv2] [T] [thread 31552] [118.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:53.304] [bmv2] [T] [thread 31552] [118.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:53.304] [bmv2] [T] [thread 31552] [118.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:53.304] [bmv2] [D] [thread 31552] [118.0] [cxt 0] Looking up key:

[23:16:53.304] [bmv2] [D] [thread 31552] [118.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:53.304] [bmv2] [D] [thread 31552] [118.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:53.304] [bmv2] [T] [thread 31552] [118.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:53.304] [bmv2] [T] [thread 31552] [118.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:53.304] [bmv2] [T] [thread 31552] [118.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:16:53.304] [bmv2] [T] [thread 31552] [118.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:53.304] [bmv2] [T] [thread 31552] [118.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:53.304] [bmv2] [T] [thread 31552] [118.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:16:53.304] [bmv2] [T] [thread 31552] [118.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:53.304] [bmv2] [T] [thread 31552] [118.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:16:53.304] [bmv2] [T] [thread 31552] [118.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:53.304] [bmv2] [D] [thread 31552] [118.0] [cxt 0] Pipeline 'ingress': end
[23:16:53.304] [bmv2] [D] [thread 31552] [118.0] [cxt 0] Egress port is 4
[23:16:53.305] [bmv2] [D] [thread 31553] [118.0] [cxt 0] Pipeline 'egress': start
[23:16:53.305] [bmv2] [D] [thread 31553] [118.0] [cxt 0] Pipeline 'egress': end
[23:16:53.305] [bmv2] [D] [thread 31553] [118.0] [cxt 0] Deparser 'deparser': start
[23:16:53.305] [bmv2] [D] [thread 31553] [118.0] [cxt 0] Updating checksum 'cksum'
[23:16:53.305] [bmv2] [D] [thread 31553] [118.0] [cxt 0] Deparsing header 'ethernet'
[23:16:53.305] [bmv2] [D] [thread 31553] [118.0] [cxt 0] Deparsing header 'ipv4'
[23:16:53.305] [bmv2] [D] [thread 31553] [118.0] [cxt 0] Deparser 'deparser': end
[23:16:53.305] [bmv2] [D] [thread 31557] [118.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:53.312] [bmv2] [D] [thread 31552] [119.0] [cxt 0] Processing packet received on port 3
[23:16:53.313] [bmv2] [D] [thread 31552] [119.0] [cxt 0] Parser 'parser': start
[23:16:53.313] [bmv2] [D] [thread 31552] [119.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:53.313] [bmv2] [D] [thread 31552] [119.0] [cxt 0] Extracting header 'ethernet'
[23:16:53.313] [bmv2] [D] [thread 31552] [119.0] [cxt 0] Parser state 'start': key is 0800
[23:16:53.313] [bmv2] [T] [thread 31552] [119.0] [cxt 0] Bytes parsed: 14
[23:16:53.313] [bmv2] [D] [thread 31552] [119.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:53.313] [bmv2] [D] [thread 31552] [119.0] [cxt 0] Extracting header 'ipv4'
[23:16:53.313] [bmv2] [D] [thread 31552] [119.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:53.313] [bmv2] [T] [thread 31552] [119.0] [cxt 0] Bytes parsed: 34
[23:16:53.313] [bmv2] [D] [thread 31552] [119.0] [cxt 0] Parser 'parser': end
[23:16:53.313] [bmv2] [D] [thread 31552] [119.0] [cxt 0] Pipeline 'ingress': start
[23:16:53.313] [bmv2] [T] [thread 31552] [119.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:53.313] [bmv2] [T] [thread 31552] [119.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:53.313] [bmv2] [D] [thread 31552] [119.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:53.313] [bmv2] [D] [thread 31552] [119.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:53.313] [bmv2] [D] [thread 31552] [119.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:53.313] [bmv2] [D] [thread 31552] [119.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:53.313] [bmv2] [T] [thread 31552] [119.0] [cxt 0] Action MyIngress.read_port
[23:16:53.313] [bmv2] [T] [thread 31552] [119.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:53.313] [bmv2] [T] [thread 31552] [119.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:53.313] [bmv2] [T] [thread 31552] [119.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:53.313] [bmv2] [T] [thread 31552] [119.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:53.313] [bmv2] [T] [thread 31552] [119.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:53.313] [bmv2] [T] [thread 31552] [119.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:53.313] [bmv2] [T] [thread 31552] [119.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:53.313] [bmv2] [D] [thread 31552] [119.0] [cxt 0] Looking up key:

[23:16:53.313] [bmv2] [D] [thread 31552] [119.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:53.313] [bmv2] [D] [thread 31552] [119.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:53.313] [bmv2] [T] [thread 31552] [119.0] [cxt 0] Action fast_reroute126
[23:16:53.313] [bmv2] [T] [thread 31552] [119.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:53.313] [bmv2] [T] [thread 31552] [119.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:53.313] [bmv2] [D] [thread 31552] [119.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:53.313] [bmv2] [D] [thread 31552] [119.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:53.313] [bmv2] [D] [thread 31552] [119.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:53.313] [bmv2] [D] [thread 31552] [119.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:53.313] [bmv2] [T] [thread 31552] [119.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:53.313] [bmv2] [T] [thread 31552] [119.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:53.313] [bmv2] [T] [thread 31552] [119.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:53.313] [bmv2] [T] [thread 31552] [119.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:53.313] [bmv2] [T] [thread 31552] [119.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:53.313] [bmv2] [D] [thread 31552] [119.0] [cxt 0] Looking up key:

[23:16:53.313] [bmv2] [D] [thread 31552] [119.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:53.313] [bmv2] [D] [thread 31552] [119.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:53.313] [bmv2] [T] [thread 31552] [119.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:53.313] [bmv2] [T] [thread 31552] [119.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:53.313] [bmv2] [T] [thread 31552] [119.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:16:53.313] [bmv2] [T] [thread 31552] [119.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:53.313] [bmv2] [T] [thread 31552] [119.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:53.313] [bmv2] [T] [thread 31552] [119.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:16:53.313] [bmv2] [T] [thread 31552] [119.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:53.313] [bmv2] [T] [thread 31552] [119.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:16:53.313] [bmv2] [T] [thread 31552] [119.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:53.313] [bmv2] [D] [thread 31552] [119.0] [cxt 0] Pipeline 'ingress': end
[23:16:53.313] [bmv2] [D] [thread 31552] [119.0] [cxt 0] Egress port is 4
[23:16:53.313] [bmv2] [D] [thread 31553] [119.0] [cxt 0] Pipeline 'egress': start
[23:16:53.313] [bmv2] [D] [thread 31553] [119.0] [cxt 0] Pipeline 'egress': end
[23:16:53.313] [bmv2] [D] [thread 31553] [119.0] [cxt 0] Deparser 'deparser': start
[23:16:53.314] [bmv2] [D] [thread 31553] [119.0] [cxt 0] Updating checksum 'cksum'
[23:16:53.314] [bmv2] [D] [thread 31553] [119.0] [cxt 0] Deparsing header 'ethernet'
[23:16:53.314] [bmv2] [D] [thread 31553] [119.0] [cxt 0] Deparsing header 'ipv4'
[23:16:53.314] [bmv2] [D] [thread 31553] [119.0] [cxt 0] Deparser 'deparser': end
[23:16:53.314] [bmv2] [D] [thread 31557] [119.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:53.321] [bmv2] [D] [thread 31552] [120.0] [cxt 0] Processing packet received on port 3
[23:16:53.321] [bmv2] [D] [thread 31552] [120.0] [cxt 0] Parser 'parser': start
[23:16:53.321] [bmv2] [D] [thread 31552] [120.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:53.321] [bmv2] [D] [thread 31552] [120.0] [cxt 0] Extracting header 'ethernet'
[23:16:53.321] [bmv2] [D] [thread 31552] [120.0] [cxt 0] Parser state 'start': key is 0800
[23:16:53.321] [bmv2] [T] [thread 31552] [120.0] [cxt 0] Bytes parsed: 14
[23:16:53.322] [bmv2] [D] [thread 31552] [120.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:53.322] [bmv2] [D] [thread 31552] [120.0] [cxt 0] Extracting header 'ipv4'
[23:16:53.322] [bmv2] [D] [thread 31552] [120.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:53.322] [bmv2] [T] [thread 31552] [120.0] [cxt 0] Bytes parsed: 34
[23:16:53.322] [bmv2] [D] [thread 31552] [120.0] [cxt 0] Parser 'parser': end
[23:16:53.322] [bmv2] [D] [thread 31552] [120.0] [cxt 0] Pipeline 'ingress': start
[23:16:53.322] [bmv2] [T] [thread 31552] [120.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:53.322] [bmv2] [T] [thread 31552] [120.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:53.322] [bmv2] [D] [thread 31552] [120.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:53.322] [bmv2] [D] [thread 31552] [120.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:53.322] [bmv2] [D] [thread 31552] [120.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:53.322] [bmv2] [D] [thread 31552] [120.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:53.322] [bmv2] [T] [thread 31552] [120.0] [cxt 0] Action MyIngress.read_port
[23:16:53.322] [bmv2] [T] [thread 31552] [120.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:53.322] [bmv2] [T] [thread 31552] [120.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:53.322] [bmv2] [T] [thread 31552] [120.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:53.322] [bmv2] [T] [thread 31552] [120.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:53.322] [bmv2] [T] [thread 31552] [120.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:53.322] [bmv2] [T] [thread 31552] [120.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:53.322] [bmv2] [T] [thread 31552] [120.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:53.322] [bmv2] [D] [thread 31552] [120.0] [cxt 0] Looking up key:

[23:16:53.322] [bmv2] [D] [thread 31552] [120.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:53.322] [bmv2] [D] [thread 31552] [120.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:53.322] [bmv2] [T] [thread 31552] [120.0] [cxt 0] Action fast_reroute126
[23:16:53.322] [bmv2] [T] [thread 31552] [120.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:53.322] [bmv2] [T] [thread 31552] [120.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:53.322] [bmv2] [D] [thread 31552] [120.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:53.322] [bmv2] [D] [thread 31552] [120.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:53.322] [bmv2] [D] [thread 31552] [120.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:53.322] [bmv2] [D] [thread 31552] [120.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:53.322] [bmv2] [T] [thread 31552] [120.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:53.322] [bmv2] [T] [thread 31552] [120.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:53.322] [bmv2] [T] [thread 31552] [120.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:53.322] [bmv2] [T] [thread 31552] [120.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:53.322] [bmv2] [T] [thread 31552] [120.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:53.322] [bmv2] [D] [thread 31552] [120.0] [cxt 0] Looking up key:

[23:16:53.322] [bmv2] [D] [thread 31552] [120.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:53.322] [bmv2] [D] [thread 31552] [120.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:53.322] [bmv2] [T] [thread 31552] [120.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:53.322] [bmv2] [T] [thread 31552] [120.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:53.322] [bmv2] [T] [thread 31552] [120.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:16:53.322] [bmv2] [T] [thread 31552] [120.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:53.322] [bmv2] [T] [thread 31552] [120.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:53.322] [bmv2] [T] [thread 31552] [120.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:16:53.322] [bmv2] [T] [thread 31552] [120.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:53.322] [bmv2] [T] [thread 31552] [120.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:16:53.322] [bmv2] [T] [thread 31552] [120.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:53.322] [bmv2] [D] [thread 31552] [120.0] [cxt 0] Pipeline 'ingress': end
[23:16:53.322] [bmv2] [D] [thread 31552] [120.0] [cxt 0] Egress port is 4
[23:16:53.323] [bmv2] [D] [thread 31553] [120.0] [cxt 0] Pipeline 'egress': start
[23:16:53.323] [bmv2] [D] [thread 31553] [120.0] [cxt 0] Pipeline 'egress': end
[23:16:53.323] [bmv2] [D] [thread 31553] [120.0] [cxt 0] Deparser 'deparser': start
[23:16:53.323] [bmv2] [D] [thread 31553] [120.0] [cxt 0] Updating checksum 'cksum'
[23:16:53.323] [bmv2] [D] [thread 31553] [120.0] [cxt 0] Deparsing header 'ethernet'
[23:16:53.323] [bmv2] [D] [thread 31553] [120.0] [cxt 0] Deparsing header 'ipv4'
[23:16:53.323] [bmv2] [D] [thread 31553] [120.0] [cxt 0] Deparser 'deparser': end
[23:16:53.323] [bmv2] [D] [thread 31557] [120.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:53.330] [bmv2] [D] [thread 31552] [121.0] [cxt 0] Processing packet received on port 3
[23:16:53.330] [bmv2] [D] [thread 31552] [121.0] [cxt 0] Parser 'parser': start
[23:16:53.330] [bmv2] [D] [thread 31552] [121.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:53.330] [bmv2] [D] [thread 31552] [121.0] [cxt 0] Extracting header 'ethernet'
[23:16:53.330] [bmv2] [D] [thread 31552] [121.0] [cxt 0] Parser state 'start': key is 0800
[23:16:53.330] [bmv2] [T] [thread 31552] [121.0] [cxt 0] Bytes parsed: 14
[23:16:53.330] [bmv2] [D] [thread 31552] [121.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:53.330] [bmv2] [D] [thread 31552] [121.0] [cxt 0] Extracting header 'ipv4'
[23:16:53.330] [bmv2] [D] [thread 31552] [121.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:53.330] [bmv2] [T] [thread 31552] [121.0] [cxt 0] Bytes parsed: 34
[23:16:53.330] [bmv2] [D] [thread 31552] [121.0] [cxt 0] Parser 'parser': end
[23:16:53.330] [bmv2] [D] [thread 31552] [121.0] [cxt 0] Pipeline 'ingress': start
[23:16:53.330] [bmv2] [T] [thread 31552] [121.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:53.330] [bmv2] [T] [thread 31552] [121.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:53.330] [bmv2] [D] [thread 31552] [121.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:53.330] [bmv2] [D] [thread 31552] [121.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:53.330] [bmv2] [D] [thread 31552] [121.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:53.330] [bmv2] [D] [thread 31552] [121.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:53.330] [bmv2] [T] [thread 31552] [121.0] [cxt 0] Action MyIngress.read_port
[23:16:53.330] [bmv2] [T] [thread 31552] [121.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:53.330] [bmv2] [T] [thread 31552] [121.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:53.331] [bmv2] [T] [thread 31552] [121.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:53.331] [bmv2] [T] [thread 31552] [121.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:53.331] [bmv2] [T] [thread 31552] [121.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:53.331] [bmv2] [T] [thread 31552] [121.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:53.331] [bmv2] [T] [thread 31552] [121.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:53.331] [bmv2] [D] [thread 31552] [121.0] [cxt 0] Looking up key:

[23:16:53.331] [bmv2] [D] [thread 31552] [121.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:53.331] [bmv2] [D] [thread 31552] [121.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:53.331] [bmv2] [T] [thread 31552] [121.0] [cxt 0] Action fast_reroute126
[23:16:53.331] [bmv2] [T] [thread 31552] [121.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:53.331] [bmv2] [T] [thread 31552] [121.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:53.331] [bmv2] [D] [thread 31552] [121.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:53.331] [bmv2] [D] [thread 31552] [121.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:53.331] [bmv2] [D] [thread 31552] [121.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:53.331] [bmv2] [D] [thread 31552] [121.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:53.331] [bmv2] [T] [thread 31552] [121.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:53.331] [bmv2] [T] [thread 31552] [121.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:53.331] [bmv2] [T] [thread 31552] [121.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:53.331] [bmv2] [T] [thread 31552] [121.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:53.331] [bmv2] [T] [thread 31552] [121.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:53.331] [bmv2] [D] [thread 31552] [121.0] [cxt 0] Looking up key:

[23:16:53.331] [bmv2] [D] [thread 31552] [121.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:53.331] [bmv2] [D] [thread 31552] [121.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:53.331] [bmv2] [T] [thread 31552] [121.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:53.331] [bmv2] [T] [thread 31552] [121.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:53.331] [bmv2] [T] [thread 31552] [121.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:16:53.331] [bmv2] [T] [thread 31552] [121.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:53.331] [bmv2] [T] [thread 31552] [121.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:53.331] [bmv2] [T] [thread 31552] [121.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:16:53.331] [bmv2] [T] [thread 31552] [121.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:53.331] [bmv2] [T] [thread 31552] [121.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:16:53.331] [bmv2] [T] [thread 31552] [121.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:16:53.331] [bmv2] [T] [thread 31552] [121.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:16:53.331] [bmv2] [D] [thread 31552] [121.0] [cxt 0] Looking up key:

[23:16:53.331] [bmv2] [D] [thread 31552] [121.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:16:53.331] [bmv2] [D] [thread 31552] [121.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:16:53.331] [bmv2] [T] [thread 31552] [121.0] [cxt 0] Action MyIngress.read_depot_port
[23:16:53.331] [bmv2] [T] [thread 31552] [121.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:16:53.331] [bmv2] [T] [thread 31552] [121.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:16:53.331] [bmv2] [T] [thread 31552] [121.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:16:53.331] [bmv2] [D] [thread 31552] [121.0] [cxt 0] Looking up key:

[23:16:53.331] [bmv2] [D] [thread 31552] [121.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:16:53.331] [bmv2] [D] [thread 31552] [121.0] [cxt 0] Action entry is fast_reroute133 - 
[23:16:53.331] [bmv2] [T] [thread 31552] [121.0] [cxt 0] Action fast_reroute133
[23:16:53.332] [bmv2] [T] [thread 31552] [121.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:16:53.332] [bmv2] [T] [thread 31552] [121.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:16:53.332] [bmv2] [D] [thread 31552] [121.0] [cxt 0] Looking up key:

[23:16:53.332] [bmv2] [D] [thread 31552] [121.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:16:53.332] [bmv2] [D] [thread 31552] [121.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:16:53.332] [bmv2] [T] [thread 31552] [121.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:16:53.332] [bmv2] [T] [thread 31552] [121.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:16:53.332] [bmv2] [T] [thread 31552] [121.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:16:53.332] [bmv2] [D] [thread 31552] [121.0] [cxt 0] Pipeline 'ingress': end
[23:16:53.332] [bmv2] [D] [thread 31552] [121.0] [cxt 0] Egress port is 0
[23:16:53.332] [bmv2] [D] [thread 31553] [121.0] [cxt 0] Pipeline 'egress': start
[23:16:53.332] [bmv2] [D] [thread 31553] [121.0] [cxt 0] Pipeline 'egress': end
[23:16:53.332] [bmv2] [D] [thread 31553] [121.0] [cxt 0] Deparser 'deparser': start
[23:16:53.332] [bmv2] [D] [thread 31553] [121.0] [cxt 0] Updating checksum 'cksum'
[23:16:53.332] [bmv2] [D] [thread 31553] [121.0] [cxt 0] Deparsing header 'ethernet'
[23:16:53.332] [bmv2] [D] [thread 31553] [121.0] [cxt 0] Deparsing header 'ipv4'
[23:16:53.332] [bmv2] [D] [thread 31553] [121.0] [cxt 0] Deparser 'deparser': end
[23:16:53.332] [bmv2] [D] [thread 31557] [121.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:16:55.460] [bmv2] [D] [thread 31552] [122.0] [cxt 0] Processing packet received on port 3
[23:16:55.460] [bmv2] [D] [thread 31552] [122.0] [cxt 0] Parser 'parser': start
[23:16:55.460] [bmv2] [D] [thread 31552] [122.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:55.460] [bmv2] [D] [thread 31552] [122.0] [cxt 0] Extracting header 'ethernet'
[23:16:55.460] [bmv2] [D] [thread 31552] [122.0] [cxt 0] Parser state 'start': key is 0800
[23:16:55.460] [bmv2] [T] [thread 31552] [122.0] [cxt 0] Bytes parsed: 14
[23:16:55.460] [bmv2] [D] [thread 31552] [122.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:55.460] [bmv2] [D] [thread 31552] [122.0] [cxt 0] Extracting header 'ipv4'
[23:16:55.460] [bmv2] [D] [thread 31552] [122.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:55.460] [bmv2] [T] [thread 31552] [122.0] [cxt 0] Bytes parsed: 34
[23:16:55.460] [bmv2] [D] [thread 31552] [122.0] [cxt 0] Parser 'parser': end
[23:16:55.460] [bmv2] [D] [thread 31552] [122.0] [cxt 0] Pipeline 'ingress': start
[23:16:55.460] [bmv2] [T] [thread 31552] [122.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:55.460] [bmv2] [T] [thread 31552] [122.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:55.461] [bmv2] [D] [thread 31552] [122.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:55.461] [bmv2] [D] [thread 31552] [122.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:55.461] [bmv2] [D] [thread 31552] [122.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:55.461] [bmv2] [D] [thread 31552] [122.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:55.461] [bmv2] [T] [thread 31552] [122.0] [cxt 0] Action MyIngress.read_port
[23:16:55.461] [bmv2] [T] [thread 31552] [122.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:55.461] [bmv2] [T] [thread 31552] [122.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:55.461] [bmv2] [T] [thread 31552] [122.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:55.461] [bmv2] [T] [thread 31552] [122.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:55.461] [bmv2] [T] [thread 31552] [122.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:55.461] [bmv2] [T] [thread 31552] [122.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:55.461] [bmv2] [T] [thread 31552] [122.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:55.461] [bmv2] [D] [thread 31552] [122.0] [cxt 0] Looking up key:

[23:16:55.461] [bmv2] [D] [thread 31552] [122.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:55.461] [bmv2] [D] [thread 31552] [122.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:55.461] [bmv2] [T] [thread 31552] [122.0] [cxt 0] Action fast_reroute126
[23:16:55.461] [bmv2] [T] [thread 31552] [122.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:55.461] [bmv2] [T] [thread 31552] [122.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:55.461] [bmv2] [D] [thread 31552] [122.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:55.461] [bmv2] [D] [thread 31552] [122.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:55.461] [bmv2] [D] [thread 31552] [122.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:55.461] [bmv2] [D] [thread 31552] [122.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:55.461] [bmv2] [T] [thread 31552] [122.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:55.461] [bmv2] [T] [thread 31552] [122.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:55.461] [bmv2] [T] [thread 31552] [122.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:55.461] [bmv2] [T] [thread 31552] [122.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:55.461] [bmv2] [T] [thread 31552] [122.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:55.461] [bmv2] [D] [thread 31552] [122.0] [cxt 0] Looking up key:

[23:16:55.461] [bmv2] [D] [thread 31552] [122.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:55.461] [bmv2] [D] [thread 31552] [122.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:55.461] [bmv2] [T] [thread 31552] [122.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:55.461] [bmv2] [T] [thread 31552] [122.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:55.461] [bmv2] [T] [thread 31552] [122.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:16:55.461] [bmv2] [T] [thread 31552] [122.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:55.461] [bmv2] [T] [thread 31552] [122.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:55.461] [bmv2] [T] [thread 31552] [122.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:16:55.461] [bmv2] [T] [thread 31552] [122.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:55.461] [bmv2] [T] [thread 31552] [122.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:16:55.461] [bmv2] [T] [thread 31552] [122.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:55.461] [bmv2] [D] [thread 31552] [122.0] [cxt 0] Pipeline 'ingress': end
[23:16:55.461] [bmv2] [D] [thread 31552] [122.0] [cxt 0] Egress port is 4
[23:16:55.462] [bmv2] [D] [thread 31553] [122.0] [cxt 0] Pipeline 'egress': start
[23:16:55.462] [bmv2] [D] [thread 31553] [122.0] [cxt 0] Pipeline 'egress': end
[23:16:55.462] [bmv2] [D] [thread 31553] [122.0] [cxt 0] Deparser 'deparser': start
[23:16:55.462] [bmv2] [D] [thread 31553] [122.0] [cxt 0] Updating checksum 'cksum'
[23:16:55.462] [bmv2] [D] [thread 31553] [122.0] [cxt 0] Deparsing header 'ethernet'
[23:16:55.462] [bmv2] [D] [thread 31553] [122.0] [cxt 0] Deparsing header 'ipv4'
[23:16:55.462] [bmv2] [D] [thread 31553] [122.0] [cxt 0] Deparser 'deparser': end
[23:16:55.462] [bmv2] [D] [thread 31557] [122.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:56.556] [bmv2] [D] [thread 31552] [123.0] [cxt 0] Processing packet received on port 3
[23:16:56.556] [bmv2] [D] [thread 31552] [123.0] [cxt 0] Parser 'parser': start
[23:16:56.556] [bmv2] [D] [thread 31552] [123.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:56.556] [bmv2] [D] [thread 31552] [123.0] [cxt 0] Extracting header 'ethernet'
[23:16:56.556] [bmv2] [D] [thread 31552] [123.0] [cxt 0] Parser state 'start': key is 0800
[23:16:56.556] [bmv2] [T] [thread 31552] [123.0] [cxt 0] Bytes parsed: 14
[23:16:56.556] [bmv2] [D] [thread 31552] [123.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:56.556] [bmv2] [D] [thread 31552] [123.0] [cxt 0] Extracting header 'ipv4'
[23:16:56.556] [bmv2] [D] [thread 31552] [123.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:56.556] [bmv2] [T] [thread 31552] [123.0] [cxt 0] Bytes parsed: 34
[23:16:56.556] [bmv2] [D] [thread 31552] [123.0] [cxt 0] Parser 'parser': end
[23:16:56.556] [bmv2] [D] [thread 31552] [123.0] [cxt 0] Pipeline 'ingress': start
[23:16:56.556] [bmv2] [T] [thread 31552] [123.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:56.557] [bmv2] [T] [thread 31552] [123.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:56.557] [bmv2] [D] [thread 31552] [123.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:56.557] [bmv2] [D] [thread 31552] [123.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:56.557] [bmv2] [D] [thread 31552] [123.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:56.557] [bmv2] [D] [thread 31552] [123.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:56.557] [bmv2] [T] [thread 31552] [123.0] [cxt 0] Action MyIngress.read_port
[23:16:56.557] [bmv2] [T] [thread 31552] [123.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:56.557] [bmv2] [T] [thread 31552] [123.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:56.557] [bmv2] [T] [thread 31552] [123.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:56.557] [bmv2] [T] [thread 31552] [123.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:56.557] [bmv2] [T] [thread 31552] [123.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:56.557] [bmv2] [T] [thread 31552] [123.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:56.557] [bmv2] [T] [thread 31552] [123.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:56.557] [bmv2] [D] [thread 31552] [123.0] [cxt 0] Looking up key:

[23:16:56.557] [bmv2] [D] [thread 31552] [123.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:56.557] [bmv2] [D] [thread 31552] [123.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:56.557] [bmv2] [T] [thread 31552] [123.0] [cxt 0] Action fast_reroute126
[23:16:56.557] [bmv2] [T] [thread 31552] [123.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:56.557] [bmv2] [T] [thread 31552] [123.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:56.557] [bmv2] [D] [thread 31552] [123.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:56.557] [bmv2] [D] [thread 31552] [123.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:56.557] [bmv2] [D] [thread 31552] [123.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:56.557] [bmv2] [D] [thread 31552] [123.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:56.557] [bmv2] [T] [thread 31552] [123.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:56.557] [bmv2] [T] [thread 31552] [123.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:56.557] [bmv2] [T] [thread 31552] [123.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:56.557] [bmv2] [T] [thread 31552] [123.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:56.557] [bmv2] [T] [thread 31552] [123.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:56.557] [bmv2] [D] [thread 31552] [123.0] [cxt 0] Looking up key:

[23:16:56.557] [bmv2] [D] [thread 31552] [123.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:56.557] [bmv2] [D] [thread 31552] [123.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:56.557] [bmv2] [T] [thread 31552] [123.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:56.557] [bmv2] [T] [thread 31552] [123.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:56.557] [bmv2] [T] [thread 31552] [123.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:16:56.557] [bmv2] [T] [thread 31552] [123.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:56.557] [bmv2] [T] [thread 31552] [123.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:56.557] [bmv2] [T] [thread 31552] [123.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:16:56.557] [bmv2] [T] [thread 31552] [123.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:56.557] [bmv2] [T] [thread 31552] [123.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:16:56.557] [bmv2] [T] [thread 31552] [123.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:56.558] [bmv2] [D] [thread 31552] [123.0] [cxt 0] Pipeline 'ingress': end
[23:16:56.558] [bmv2] [D] [thread 31552] [123.0] [cxt 0] Egress port is 4
[23:16:56.558] [bmv2] [D] [thread 31553] [123.0] [cxt 0] Pipeline 'egress': start
[23:16:56.558] [bmv2] [D] [thread 31553] [123.0] [cxt 0] Pipeline 'egress': end
[23:16:56.558] [bmv2] [D] [thread 31553] [123.0] [cxt 0] Deparser 'deparser': start
[23:16:56.558] [bmv2] [D] [thread 31553] [123.0] [cxt 0] Updating checksum 'cksum'
[23:16:56.558] [bmv2] [D] [thread 31553] [123.0] [cxt 0] Deparsing header 'ethernet'
[23:16:56.558] [bmv2] [D] [thread 31553] [123.0] [cxt 0] Deparsing header 'ipv4'
[23:16:56.558] [bmv2] [D] [thread 31553] [123.0] [cxt 0] Deparser 'deparser': end
[23:16:56.558] [bmv2] [D] [thread 31557] [123.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:57.101] [bmv2] [D] [thread 31552] [124.0] [cxt 0] Processing packet received on port 3
[23:16:57.101] [bmv2] [D] [thread 31552] [124.0] [cxt 0] Parser 'parser': start
[23:16:57.101] [bmv2] [D] [thread 31552] [124.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:57.101] [bmv2] [D] [thread 31552] [124.0] [cxt 0] Extracting header 'ethernet'
[23:16:57.101] [bmv2] [D] [thread 31552] [124.0] [cxt 0] Parser state 'start': key is 0800
[23:16:57.101] [bmv2] [T] [thread 31552] [124.0] [cxt 0] Bytes parsed: 14
[23:16:57.101] [bmv2] [D] [thread 31552] [124.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:57.101] [bmv2] [D] [thread 31552] [124.0] [cxt 0] Extracting header 'ipv4'
[23:16:57.101] [bmv2] [D] [thread 31552] [124.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:57.101] [bmv2] [T] [thread 31552] [124.0] [cxt 0] Bytes parsed: 34
[23:16:57.101] [bmv2] [D] [thread 31552] [124.0] [cxt 0] Parser 'parser': end
[23:16:57.101] [bmv2] [D] [thread 31552] [124.0] [cxt 0] Pipeline 'ingress': start
[23:16:57.101] [bmv2] [T] [thread 31552] [124.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:57.101] [bmv2] [T] [thread 31552] [124.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:57.101] [bmv2] [D] [thread 31552] [124.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:57.101] [bmv2] [D] [thread 31552] [124.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:57.101] [bmv2] [D] [thread 31552] [124.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:57.101] [bmv2] [D] [thread 31552] [124.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:57.101] [bmv2] [T] [thread 31552] [124.0] [cxt 0] Action MyIngress.read_port
[23:16:57.101] [bmv2] [T] [thread 31552] [124.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:57.102] [bmv2] [T] [thread 31552] [124.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:57.102] [bmv2] [T] [thread 31552] [124.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:57.102] [bmv2] [T] [thread 31552] [124.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:57.102] [bmv2] [T] [thread 31552] [124.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:57.102] [bmv2] [T] [thread 31552] [124.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:57.102] [bmv2] [T] [thread 31552] [124.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:57.102] [bmv2] [D] [thread 31552] [124.0] [cxt 0] Looking up key:

[23:16:57.102] [bmv2] [D] [thread 31552] [124.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:57.102] [bmv2] [D] [thread 31552] [124.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:57.102] [bmv2] [T] [thread 31552] [124.0] [cxt 0] Action fast_reroute126
[23:16:57.102] [bmv2] [T] [thread 31552] [124.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:57.102] [bmv2] [T] [thread 31552] [124.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:57.102] [bmv2] [D] [thread 31552] [124.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:57.102] [bmv2] [D] [thread 31552] [124.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:57.102] [bmv2] [D] [thread 31552] [124.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:57.102] [bmv2] [D] [thread 31552] [124.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:57.102] [bmv2] [T] [thread 31552] [124.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:57.102] [bmv2] [T] [thread 31552] [124.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:57.102] [bmv2] [T] [thread 31552] [124.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:57.102] [bmv2] [T] [thread 31552] [124.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:57.102] [bmv2] [T] [thread 31552] [124.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:57.102] [bmv2] [D] [thread 31552] [124.0] [cxt 0] Looking up key:

[23:16:57.102] [bmv2] [D] [thread 31552] [124.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:57.102] [bmv2] [D] [thread 31552] [124.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:57.102] [bmv2] [T] [thread 31552] [124.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:57.102] [bmv2] [T] [thread 31552] [124.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:57.102] [bmv2] [T] [thread 31552] [124.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:16:57.102] [bmv2] [T] [thread 31552] [124.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:57.102] [bmv2] [T] [thread 31552] [124.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:57.102] [bmv2] [T] [thread 31552] [124.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:16:57.102] [bmv2] [T] [thread 31552] [124.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:57.102] [bmv2] [T] [thread 31552] [124.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:16:57.102] [bmv2] [T] [thread 31552] [124.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:57.102] [bmv2] [D] [thread 31552] [124.0] [cxt 0] Pipeline 'ingress': end
[23:16:57.102] [bmv2] [D] [thread 31552] [124.0] [cxt 0] Egress port is 4
[23:16:57.102] [bmv2] [D] [thread 31553] [124.0] [cxt 0] Pipeline 'egress': start
[23:16:57.102] [bmv2] [D] [thread 31553] [124.0] [cxt 0] Pipeline 'egress': end
[23:16:57.102] [bmv2] [D] [thread 31553] [124.0] [cxt 0] Deparser 'deparser': start
[23:16:57.102] [bmv2] [D] [thread 31553] [124.0] [cxt 0] Updating checksum 'cksum'
[23:16:57.102] [bmv2] [D] [thread 31553] [124.0] [cxt 0] Deparsing header 'ethernet'
[23:16:57.102] [bmv2] [D] [thread 31553] [124.0] [cxt 0] Deparsing header 'ipv4'
[23:16:57.102] [bmv2] [D] [thread 31553] [124.0] [cxt 0] Deparser 'deparser': end
[23:16:57.102] [bmv2] [D] [thread 31557] [124.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:57.626] [bmv2] [D] [thread 31552] [125.0] [cxt 0] Processing packet received on port 3
[23:16:57.626] [bmv2] [D] [thread 31552] [125.0] [cxt 0] Parser 'parser': start
[23:16:57.626] [bmv2] [D] [thread 31552] [125.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:57.626] [bmv2] [D] [thread 31552] [125.0] [cxt 0] Extracting header 'ethernet'
[23:16:57.626] [bmv2] [D] [thread 31552] [125.0] [cxt 0] Parser state 'start': key is 0800
[23:16:57.626] [bmv2] [T] [thread 31552] [125.0] [cxt 0] Bytes parsed: 14
[23:16:57.626] [bmv2] [D] [thread 31552] [125.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:57.626] [bmv2] [D] [thread 31552] [125.0] [cxt 0] Extracting header 'ipv4'
[23:16:57.626] [bmv2] [D] [thread 31552] [125.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:57.626] [bmv2] [T] [thread 31552] [125.0] [cxt 0] Bytes parsed: 34
[23:16:57.626] [bmv2] [D] [thread 31552] [125.0] [cxt 0] Parser 'parser': end
[23:16:57.626] [bmv2] [D] [thread 31552] [125.0] [cxt 0] Pipeline 'ingress': start
[23:16:57.626] [bmv2] [T] [thread 31552] [125.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:57.626] [bmv2] [T] [thread 31552] [125.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:57.626] [bmv2] [D] [thread 31552] [125.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:57.626] [bmv2] [D] [thread 31552] [125.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:57.626] [bmv2] [D] [thread 31552] [125.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:57.626] [bmv2] [D] [thread 31552] [125.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:57.626] [bmv2] [T] [thread 31552] [125.0] [cxt 0] Action MyIngress.read_port
[23:16:57.626] [bmv2] [T] [thread 31552] [125.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:57.626] [bmv2] [T] [thread 31552] [125.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:57.626] [bmv2] [T] [thread 31552] [125.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:57.626] [bmv2] [T] [thread 31552] [125.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:57.626] [bmv2] [T] [thread 31552] [125.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:57.626] [bmv2] [T] [thread 31552] [125.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:57.626] [bmv2] [T] [thread 31552] [125.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:57.626] [bmv2] [D] [thread 31552] [125.0] [cxt 0] Looking up key:

[23:16:57.626] [bmv2] [D] [thread 31552] [125.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:57.627] [bmv2] [D] [thread 31552] [125.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:57.627] [bmv2] [T] [thread 31552] [125.0] [cxt 0] Action fast_reroute126
[23:16:57.627] [bmv2] [T] [thread 31552] [125.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:57.627] [bmv2] [T] [thread 31552] [125.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:57.627] [bmv2] [D] [thread 31552] [125.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:57.627] [bmv2] [D] [thread 31552] [125.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:57.627] [bmv2] [D] [thread 31552] [125.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:57.627] [bmv2] [D] [thread 31552] [125.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:57.627] [bmv2] [T] [thread 31552] [125.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:57.627] [bmv2] [T] [thread 31552] [125.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:57.627] [bmv2] [T] [thread 31552] [125.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:57.627] [bmv2] [T] [thread 31552] [125.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:57.627] [bmv2] [T] [thread 31552] [125.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:57.627] [bmv2] [D] [thread 31552] [125.0] [cxt 0] Looking up key:

[23:16:57.627] [bmv2] [D] [thread 31552] [125.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:57.627] [bmv2] [D] [thread 31552] [125.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:57.627] [bmv2] [T] [thread 31552] [125.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:57.627] [bmv2] [T] [thread 31552] [125.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:57.627] [bmv2] [T] [thread 31552] [125.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:16:57.627] [bmv2] [T] [thread 31552] [125.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:57.627] [bmv2] [T] [thread 31552] [125.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:57.627] [bmv2] [T] [thread 31552] [125.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:16:57.627] [bmv2] [T] [thread 31552] [125.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:57.627] [bmv2] [T] [thread 31552] [125.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:16:57.627] [bmv2] [T] [thread 31552] [125.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:57.627] [bmv2] [D] [thread 31552] [125.0] [cxt 0] Pipeline 'ingress': end
[23:16:57.627] [bmv2] [D] [thread 31552] [125.0] [cxt 0] Egress port is 4
[23:16:57.627] [bmv2] [D] [thread 31553] [125.0] [cxt 0] Pipeline 'egress': start
[23:16:57.627] [bmv2] [D] [thread 31553] [125.0] [cxt 0] Pipeline 'egress': end
[23:16:57.627] [bmv2] [D] [thread 31553] [125.0] [cxt 0] Deparser 'deparser': start
[23:16:57.627] [bmv2] [D] [thread 31553] [125.0] [cxt 0] Updating checksum 'cksum'
[23:16:57.627] [bmv2] [D] [thread 31553] [125.0] [cxt 0] Deparsing header 'ethernet'
[23:16:57.627] [bmv2] [D] [thread 31553] [125.0] [cxt 0] Deparsing header 'ipv4'
[23:16:57.627] [bmv2] [D] [thread 31553] [125.0] [cxt 0] Deparser 'deparser': end
[23:16:57.627] [bmv2] [D] [thread 31557] [125.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:57.630] [bmv2] [D] [thread 31552] [126.0] [cxt 0] Processing packet received on port 3
[23:16:57.630] [bmv2] [D] [thread 31552] [126.0] [cxt 0] Parser 'parser': start
[23:16:57.630] [bmv2] [D] [thread 31552] [126.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:57.630] [bmv2] [D] [thread 31552] [126.0] [cxt 0] Extracting header 'ethernet'
[23:16:57.630] [bmv2] [D] [thread 31552] [126.0] [cxt 0] Parser state 'start': key is 0800
[23:16:57.630] [bmv2] [T] [thread 31552] [126.0] [cxt 0] Bytes parsed: 14
[23:16:57.630] [bmv2] [D] [thread 31552] [126.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:57.630] [bmv2] [D] [thread 31552] [126.0] [cxt 0] Extracting header 'ipv4'
[23:16:57.630] [bmv2] [D] [thread 31552] [126.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:57.630] [bmv2] [T] [thread 31552] [126.0] [cxt 0] Bytes parsed: 34
[23:16:57.630] [bmv2] [D] [thread 31552] [126.0] [cxt 0] Parser 'parser': end
[23:16:57.630] [bmv2] [D] [thread 31552] [126.0] [cxt 0] Pipeline 'ingress': start
[23:16:57.630] [bmv2] [T] [thread 31552] [126.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:57.630] [bmv2] [T] [thread 31552] [126.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:57.630] [bmv2] [D] [thread 31552] [126.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:57.630] [bmv2] [D] [thread 31552] [126.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:57.630] [bmv2] [D] [thread 31552] [126.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:57.630] [bmv2] [D] [thread 31552] [126.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:57.630] [bmv2] [T] [thread 31552] [126.0] [cxt 0] Action MyIngress.read_port
[23:16:57.630] [bmv2] [T] [thread 31552] [126.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:57.630] [bmv2] [T] [thread 31552] [126.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:57.630] [bmv2] [T] [thread 31552] [126.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:57.630] [bmv2] [T] [thread 31552] [126.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:57.630] [bmv2] [T] [thread 31552] [126.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:57.630] [bmv2] [T] [thread 31552] [126.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:57.630] [bmv2] [T] [thread 31552] [126.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:57.630] [bmv2] [D] [thread 31552] [126.0] [cxt 0] Looking up key:

[23:16:57.630] [bmv2] [D] [thread 31552] [126.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:57.630] [bmv2] [D] [thread 31552] [126.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:57.630] [bmv2] [T] [thread 31552] [126.0] [cxt 0] Action fast_reroute126
[23:16:57.630] [bmv2] [T] [thread 31552] [126.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:57.630] [bmv2] [T] [thread 31552] [126.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:57.630] [bmv2] [D] [thread 31552] [126.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:57.630] [bmv2] [D] [thread 31552] [126.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:57.630] [bmv2] [D] [thread 31552] [126.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:57.630] [bmv2] [D] [thread 31552] [126.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:57.630] [bmv2] [T] [thread 31552] [126.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:57.630] [bmv2] [T] [thread 31552] [126.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:57.630] [bmv2] [T] [thread 31552] [126.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:57.630] [bmv2] [T] [thread 31552] [126.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:57.630] [bmv2] [T] [thread 31552] [126.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:57.630] [bmv2] [D] [thread 31552] [126.0] [cxt 0] Looking up key:

[23:16:57.630] [bmv2] [D] [thread 31552] [126.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:57.630] [bmv2] [D] [thread 31552] [126.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:57.630] [bmv2] [T] [thread 31552] [126.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:57.630] [bmv2] [T] [thread 31552] [126.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:57.630] [bmv2] [T] [thread 31552] [126.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:16:57.630] [bmv2] [T] [thread 31552] [126.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:57.630] [bmv2] [T] [thread 31552] [126.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:57.630] [bmv2] [T] [thread 31552] [126.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:16:57.630] [bmv2] [T] [thread 31552] [126.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:57.630] [bmv2] [T] [thread 31552] [126.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:16:57.630] [bmv2] [T] [thread 31552] [126.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:57.630] [bmv2] [D] [thread 31552] [126.0] [cxt 0] Pipeline 'ingress': end
[23:16:57.630] [bmv2] [D] [thread 31552] [126.0] [cxt 0] Egress port is 4
[23:16:57.630] [bmv2] [D] [thread 31553] [126.0] [cxt 0] Pipeline 'egress': start
[23:16:57.630] [bmv2] [D] [thread 31553] [126.0] [cxt 0] Pipeline 'egress': end
[23:16:57.630] [bmv2] [D] [thread 31553] [126.0] [cxt 0] Deparser 'deparser': start
[23:16:57.630] [bmv2] [D] [thread 31553] [126.0] [cxt 0] Updating checksum 'cksum'
[23:16:57.630] [bmv2] [D] [thread 31553] [126.0] [cxt 0] Deparsing header 'ethernet'
[23:16:57.630] [bmv2] [D] [thread 31553] [126.0] [cxt 0] Deparsing header 'ipv4'
[23:16:57.630] [bmv2] [D] [thread 31553] [126.0] [cxt 0] Deparser 'deparser': end
[23:16:57.630] [bmv2] [D] [thread 31557] [126.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:59.248] [bmv2] [D] [thread 31552] [127.0] [cxt 0] Processing packet received on port 3
[23:16:59.248] [bmv2] [D] [thread 31552] [127.0] [cxt 0] Parser 'parser': start
[23:16:59.248] [bmv2] [D] [thread 31552] [127.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:59.248] [bmv2] [D] [thread 31552] [127.0] [cxt 0] Extracting header 'ethernet'
[23:16:59.248] [bmv2] [D] [thread 31552] [127.0] [cxt 0] Parser state 'start': key is 0800
[23:16:59.248] [bmv2] [T] [thread 31552] [127.0] [cxt 0] Bytes parsed: 14
[23:16:59.248] [bmv2] [D] [thread 31552] [127.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:59.248] [bmv2] [D] [thread 31552] [127.0] [cxt 0] Extracting header 'ipv4'
[23:16:59.248] [bmv2] [D] [thread 31552] [127.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:59.248] [bmv2] [T] [thread 31552] [127.0] [cxt 0] Bytes parsed: 34
[23:16:59.248] [bmv2] [D] [thread 31552] [127.0] [cxt 0] Parser 'parser': end
[23:16:59.248] [bmv2] [D] [thread 31552] [127.0] [cxt 0] Pipeline 'ingress': start
[23:16:59.248] [bmv2] [T] [thread 31552] [127.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:59.248] [bmv2] [T] [thread 31552] [127.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:59.248] [bmv2] [D] [thread 31552] [127.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:59.249] [bmv2] [D] [thread 31552] [127.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:59.249] [bmv2] [D] [thread 31552] [127.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:59.249] [bmv2] [D] [thread 31552] [127.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:59.249] [bmv2] [T] [thread 31552] [127.0] [cxt 0] Action MyIngress.read_port
[23:16:59.249] [bmv2] [T] [thread 31552] [127.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:59.249] [bmv2] [T] [thread 31552] [127.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:59.249] [bmv2] [T] [thread 31552] [127.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:59.249] [bmv2] [T] [thread 31552] [127.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:59.249] [bmv2] [T] [thread 31552] [127.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:59.249] [bmv2] [T] [thread 31552] [127.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:59.249] [bmv2] [T] [thread 31552] [127.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:59.249] [bmv2] [D] [thread 31552] [127.0] [cxt 0] Looking up key:

[23:16:59.249] [bmv2] [D] [thread 31552] [127.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:59.249] [bmv2] [D] [thread 31552] [127.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:59.249] [bmv2] [T] [thread 31552] [127.0] [cxt 0] Action fast_reroute126
[23:16:59.249] [bmv2] [T] [thread 31552] [127.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:59.249] [bmv2] [T] [thread 31552] [127.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:59.249] [bmv2] [D] [thread 31552] [127.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:59.249] [bmv2] [D] [thread 31552] [127.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:59.249] [bmv2] [D] [thread 31552] [127.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:59.249] [bmv2] [D] [thread 31552] [127.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:59.249] [bmv2] [T] [thread 31552] [127.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:59.249] [bmv2] [T] [thread 31552] [127.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:59.249] [bmv2] [T] [thread 31552] [127.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:59.249] [bmv2] [T] [thread 31552] [127.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:59.249] [bmv2] [T] [thread 31552] [127.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:59.249] [bmv2] [D] [thread 31552] [127.0] [cxt 0] Looking up key:

[23:16:59.249] [bmv2] [D] [thread 31552] [127.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:59.249] [bmv2] [D] [thread 31552] [127.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:59.249] [bmv2] [T] [thread 31552] [127.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:59.249] [bmv2] [T] [thread 31552] [127.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:59.249] [bmv2] [T] [thread 31552] [127.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:16:59.249] [bmv2] [T] [thread 31552] [127.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:59.249] [bmv2] [T] [thread 31552] [127.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:59.249] [bmv2] [T] [thread 31552] [127.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:16:59.249] [bmv2] [T] [thread 31552] [127.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:59.249] [bmv2] [T] [thread 31552] [127.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:16:59.249] [bmv2] [T] [thread 31552] [127.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:16:59.249] [bmv2] [D] [thread 31552] [127.0] [cxt 0] Pipeline 'ingress': end
[23:16:59.249] [bmv2] [D] [thread 31552] [127.0] [cxt 0] Egress port is 4
[23:16:59.249] [bmv2] [D] [thread 31553] [127.0] [cxt 0] Pipeline 'egress': start
[23:16:59.250] [bmv2] [D] [thread 31553] [127.0] [cxt 0] Pipeline 'egress': end
[23:16:59.250] [bmv2] [D] [thread 31553] [127.0] [cxt 0] Deparser 'deparser': start
[23:16:59.250] [bmv2] [D] [thread 31553] [127.0] [cxt 0] Updating checksum 'cksum'
[23:16:59.250] [bmv2] [D] [thread 31553] [127.0] [cxt 0] Deparsing header 'ethernet'
[23:16:59.250] [bmv2] [D] [thread 31553] [127.0] [cxt 0] Deparsing header 'ipv4'
[23:16:59.250] [bmv2] [D] [thread 31553] [127.0] [cxt 0] Deparser 'deparser': end
[23:16:59.250] [bmv2] [D] [thread 31557] [127.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:16:59.259] [bmv2] [D] [thread 31552] [128.0] [cxt 0] Processing packet received on port 3
[23:16:59.259] [bmv2] [D] [thread 31552] [128.0] [cxt 0] Parser 'parser': start
[23:16:59.259] [bmv2] [D] [thread 31552] [128.0] [cxt 0] Parser 'parser' entering state 'start'
[23:16:59.259] [bmv2] [D] [thread 31552] [128.0] [cxt 0] Extracting header 'ethernet'
[23:16:59.259] [bmv2] [D] [thread 31552] [128.0] [cxt 0] Parser state 'start': key is 0800
[23:16:59.260] [bmv2] [T] [thread 31552] [128.0] [cxt 0] Bytes parsed: 14
[23:16:59.260] [bmv2] [D] [thread 31552] [128.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:16:59.260] [bmv2] [D] [thread 31552] [128.0] [cxt 0] Extracting header 'ipv4'
[23:16:59.260] [bmv2] [D] [thread 31552] [128.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:16:59.260] [bmv2] [T] [thread 31552] [128.0] [cxt 0] Bytes parsed: 34
[23:16:59.260] [bmv2] [D] [thread 31552] [128.0] [cxt 0] Parser 'parser': end
[23:16:59.260] [bmv2] [D] [thread 31552] [128.0] [cxt 0] Pipeline 'ingress': start
[23:16:59.260] [bmv2] [T] [thread 31552] [128.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:16:59.260] [bmv2] [T] [thread 31552] [128.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:16:59.260] [bmv2] [D] [thread 31552] [128.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:59.260] [bmv2] [D] [thread 31552] [128.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:16:59.260] [bmv2] [D] [thread 31552] [128.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:16:59.260] [bmv2] [D] [thread 31552] [128.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:16:59.260] [bmv2] [T] [thread 31552] [128.0] [cxt 0] Action MyIngress.read_port
[23:16:59.260] [bmv2] [T] [thread 31552] [128.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:16:59.260] [bmv2] [T] [thread 31552] [128.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:16:59.260] [bmv2] [T] [thread 31552] [128.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:16:59.260] [bmv2] [T] [thread 31552] [128.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:16:59.260] [bmv2] [T] [thread 31552] [128.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:16:59.260] [bmv2] [T] [thread 31552] [128.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:16:59.260] [bmv2] [T] [thread 31552] [128.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:16:59.260] [bmv2] [D] [thread 31552] [128.0] [cxt 0] Looking up key:

[23:16:59.260] [bmv2] [D] [thread 31552] [128.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:16:59.260] [bmv2] [D] [thread 31552] [128.0] [cxt 0] Action entry is fast_reroute126 - 
[23:16:59.260] [bmv2] [T] [thread 31552] [128.0] [cxt 0] Action fast_reroute126
[23:16:59.260] [bmv2] [T] [thread 31552] [128.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:16:59.260] [bmv2] [T] [thread 31552] [128.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:16:59.260] [bmv2] [D] [thread 31552] [128.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:16:59.260] [bmv2] [D] [thread 31552] [128.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:16:59.260] [bmv2] [D] [thread 31552] [128.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:16:59.260] [bmv2] [D] [thread 31552] [128.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:16:59.260] [bmv2] [T] [thread 31552] [128.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:16:59.260] [bmv2] [T] [thread 31552] [128.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:16:59.260] [bmv2] [T] [thread 31552] [128.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:16:59.260] [bmv2] [T] [thread 31552] [128.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:16:59.260] [bmv2] [T] [thread 31552] [128.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:16:59.260] [bmv2] [D] [thread 31552] [128.0] [cxt 0] Looking up key:

[23:16:59.260] [bmv2] [D] [thread 31552] [128.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:16:59.260] [bmv2] [D] [thread 31552] [128.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:16:59.260] [bmv2] [T] [thread 31552] [128.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:16:59.260] [bmv2] [T] [thread 31552] [128.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:59.260] [bmv2] [T] [thread 31552] [128.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:16:59.260] [bmv2] [T] [thread 31552] [128.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:16:59.260] [bmv2] [T] [thread 31552] [128.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:16:59.260] [bmv2] [T] [thread 31552] [128.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:16:59.260] [bmv2] [T] [thread 31552] [128.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:16:59.260] [bmv2] [T] [thread 31552] [128.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:16:59.260] [bmv2] [T] [thread 31552] [128.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:16:59.260] [bmv2] [T] [thread 31552] [128.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:16:59.260] [bmv2] [D] [thread 31552] [128.0] [cxt 0] Looking up key:

[23:16:59.260] [bmv2] [D] [thread 31552] [128.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:16:59.260] [bmv2] [D] [thread 31552] [128.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:16:59.260] [bmv2] [T] [thread 31552] [128.0] [cxt 0] Action MyIngress.read_depot_port
[23:16:59.260] [bmv2] [T] [thread 31552] [128.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:16:59.260] [bmv2] [T] [thread 31552] [128.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:16:59.260] [bmv2] [T] [thread 31552] [128.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:16:59.260] [bmv2] [D] [thread 31552] [128.0] [cxt 0] Looking up key:

[23:16:59.260] [bmv2] [D] [thread 31552] [128.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:16:59.260] [bmv2] [D] [thread 31552] [128.0] [cxt 0] Action entry is fast_reroute133 - 
[23:16:59.260] [bmv2] [T] [thread 31552] [128.0] [cxt 0] Action fast_reroute133
[23:16:59.260] [bmv2] [T] [thread 31552] [128.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:16:59.260] [bmv2] [T] [thread 31552] [128.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:16:59.260] [bmv2] [D] [thread 31552] [128.0] [cxt 0] Looking up key:

[23:16:59.260] [bmv2] [D] [thread 31552] [128.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:16:59.261] [bmv2] [D] [thread 31552] [128.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:16:59.261] [bmv2] [T] [thread 31552] [128.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:16:59.261] [bmv2] [T] [thread 31552] [128.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:16:59.261] [bmv2] [T] [thread 31552] [128.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:16:59.261] [bmv2] [D] [thread 31552] [128.0] [cxt 0] Pipeline 'ingress': end
[23:16:59.261] [bmv2] [D] [thread 31552] [128.0] [cxt 0] Egress port is 0
[23:16:59.261] [bmv2] [D] [thread 31553] [128.0] [cxt 0] Pipeline 'egress': start
[23:16:59.261] [bmv2] [D] [thread 31553] [128.0] [cxt 0] Pipeline 'egress': end
[23:16:59.261] [bmv2] [D] [thread 31553] [128.0] [cxt 0] Deparser 'deparser': start
[23:16:59.261] [bmv2] [D] [thread 31553] [128.0] [cxt 0] Updating checksum 'cksum'
[23:16:59.261] [bmv2] [D] [thread 31553] [128.0] [cxt 0] Deparsing header 'ethernet'
[23:16:59.261] [bmv2] [D] [thread 31553] [128.0] [cxt 0] Deparsing header 'ipv4'
[23:16:59.261] [bmv2] [D] [thread 31553] [128.0] [cxt 0] Deparser 'deparser': end
[23:16:59.261] [bmv2] [D] [thread 31557] [128.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:17:00.859] [bmv2] [D] [thread 31552] [129.0] [cxt 0] Processing packet received on port 3
[23:17:00.859] [bmv2] [D] [thread 31552] [129.0] [cxt 0] Parser 'parser': start
[23:17:00.859] [bmv2] [D] [thread 31552] [129.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:00.859] [bmv2] [D] [thread 31552] [129.0] [cxt 0] Extracting header 'ethernet'
[23:17:00.859] [bmv2] [D] [thread 31552] [129.0] [cxt 0] Parser state 'start': key is 0800
[23:17:00.859] [bmv2] [T] [thread 31552] [129.0] [cxt 0] Bytes parsed: 14
[23:17:00.859] [bmv2] [D] [thread 31552] [129.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:00.859] [bmv2] [D] [thread 31552] [129.0] [cxt 0] Extracting header 'ipv4'
[23:17:00.859] [bmv2] [D] [thread 31552] [129.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:00.859] [bmv2] [T] [thread 31552] [129.0] [cxt 0] Bytes parsed: 34
[23:17:00.859] [bmv2] [D] [thread 31552] [129.0] [cxt 0] Parser 'parser': end
[23:17:00.859] [bmv2] [D] [thread 31552] [129.0] [cxt 0] Pipeline 'ingress': start
[23:17:00.859] [bmv2] [T] [thread 31552] [129.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:00.859] [bmv2] [T] [thread 31552] [129.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:00.860] [bmv2] [D] [thread 31552] [129.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:00.860] [bmv2] [D] [thread 31552] [129.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:00.860] [bmv2] [D] [thread 31552] [129.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:00.860] [bmv2] [D] [thread 31552] [129.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:00.860] [bmv2] [T] [thread 31552] [129.0] [cxt 0] Action MyIngress.read_port
[23:17:00.860] [bmv2] [T] [thread 31552] [129.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:00.860] [bmv2] [T] [thread 31552] [129.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:00.860] [bmv2] [T] [thread 31552] [129.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:00.860] [bmv2] [T] [thread 31552] [129.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:00.860] [bmv2] [T] [thread 31552] [129.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:00.860] [bmv2] [T] [thread 31552] [129.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:00.860] [bmv2] [T] [thread 31552] [129.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:00.860] [bmv2] [D] [thread 31552] [129.0] [cxt 0] Looking up key:

[23:17:00.860] [bmv2] [D] [thread 31552] [129.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:00.860] [bmv2] [D] [thread 31552] [129.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:00.860] [bmv2] [T] [thread 31552] [129.0] [cxt 0] Action fast_reroute126
[23:17:00.860] [bmv2] [T] [thread 31552] [129.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:00.860] [bmv2] [T] [thread 31552] [129.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:00.860] [bmv2] [D] [thread 31552] [129.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:00.860] [bmv2] [D] [thread 31552] [129.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:00.860] [bmv2] [D] [thread 31552] [129.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:00.860] [bmv2] [D] [thread 31552] [129.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:00.860] [bmv2] [T] [thread 31552] [129.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:00.860] [bmv2] [T] [thread 31552] [129.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:00.860] [bmv2] [T] [thread 31552] [129.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:00.860] [bmv2] [T] [thread 31552] [129.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:00.860] [bmv2] [T] [thread 31552] [129.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:00.860] [bmv2] [D] [thread 31552] [129.0] [cxt 0] Looking up key:

[23:17:00.860] [bmv2] [D] [thread 31552] [129.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:00.860] [bmv2] [D] [thread 31552] [129.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:00.860] [bmv2] [T] [thread 31552] [129.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:00.860] [bmv2] [T] [thread 31552] [129.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:00.860] [bmv2] [T] [thread 31552] [129.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:17:00.860] [bmv2] [T] [thread 31552] [129.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:00.860] [bmv2] [T] [thread 31552] [129.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:00.860] [bmv2] [T] [thread 31552] [129.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:17:00.860] [bmv2] [T] [thread 31552] [129.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:00.860] [bmv2] [T] [thread 31552] [129.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:17:00.860] [bmv2] [T] [thread 31552] [129.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:00.860] [bmv2] [D] [thread 31552] [129.0] [cxt 0] Pipeline 'ingress': end
[23:17:00.860] [bmv2] [D] [thread 31552] [129.0] [cxt 0] Egress port is 4
[23:17:00.860] [bmv2] [D] [thread 31553] [129.0] [cxt 0] Pipeline 'egress': start
[23:17:00.860] [bmv2] [D] [thread 31553] [129.0] [cxt 0] Pipeline 'egress': end
[23:17:00.860] [bmv2] [D] [thread 31553] [129.0] [cxt 0] Deparser 'deparser': start
[23:17:00.860] [bmv2] [D] [thread 31553] [129.0] [cxt 0] Updating checksum 'cksum'
[23:17:00.860] [bmv2] [D] [thread 31553] [129.0] [cxt 0] Deparsing header 'ethernet'
[23:17:00.860] [bmv2] [D] [thread 31553] [129.0] [cxt 0] Deparsing header 'ipv4'
[23:17:00.860] [bmv2] [D] [thread 31553] [129.0] [cxt 0] Deparser 'deparser': end
[23:17:00.860] [bmv2] [D] [thread 31557] [129.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:00.870] [bmv2] [D] [thread 31552] [130.0] [cxt 0] Processing packet received on port 3
[23:17:00.870] [bmv2] [D] [thread 31552] [130.0] [cxt 0] Parser 'parser': start
[23:17:00.870] [bmv2] [D] [thread 31552] [130.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:00.870] [bmv2] [D] [thread 31552] [130.0] [cxt 0] Extracting header 'ethernet'
[23:17:00.870] [bmv2] [D] [thread 31552] [130.0] [cxt 0] Parser state 'start': key is 0800
[23:17:00.870] [bmv2] [T] [thread 31552] [130.0] [cxt 0] Bytes parsed: 14
[23:17:00.870] [bmv2] [D] [thread 31552] [130.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:00.870] [bmv2] [D] [thread 31552] [130.0] [cxt 0] Extracting header 'ipv4'
[23:17:00.870] [bmv2] [D] [thread 31552] [130.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:00.870] [bmv2] [T] [thread 31552] [130.0] [cxt 0] Bytes parsed: 34
[23:17:00.870] [bmv2] [D] [thread 31552] [130.0] [cxt 0] Parser 'parser': end
[23:17:00.870] [bmv2] [D] [thread 31552] [130.0] [cxt 0] Pipeline 'ingress': start
[23:17:00.870] [bmv2] [T] [thread 31552] [130.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:00.870] [bmv2] [T] [thread 31552] [130.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:00.870] [bmv2] [D] [thread 31552] [130.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:00.870] [bmv2] [D] [thread 31552] [130.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:00.870] [bmv2] [D] [thread 31552] [130.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:00.870] [bmv2] [D] [thread 31552] [130.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:00.870] [bmv2] [T] [thread 31552] [130.0] [cxt 0] Action MyIngress.read_port
[23:17:00.870] [bmv2] [T] [thread 31552] [130.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:00.870] [bmv2] [T] [thread 31552] [130.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:00.870] [bmv2] [T] [thread 31552] [130.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:00.870] [bmv2] [T] [thread 31552] [130.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:00.870] [bmv2] [T] [thread 31552] [130.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:00.870] [bmv2] [T] [thread 31552] [130.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:00.870] [bmv2] [T] [thread 31552] [130.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:00.870] [bmv2] [D] [thread 31552] [130.0] [cxt 0] Looking up key:

[23:17:00.870] [bmv2] [D] [thread 31552] [130.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:00.870] [bmv2] [D] [thread 31552] [130.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:00.870] [bmv2] [T] [thread 31552] [130.0] [cxt 0] Action fast_reroute126
[23:17:00.870] [bmv2] [T] [thread 31552] [130.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:00.870] [bmv2] [T] [thread 31552] [130.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:00.870] [bmv2] [D] [thread 31552] [130.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:00.870] [bmv2] [D] [thread 31552] [130.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:00.870] [bmv2] [D] [thread 31552] [130.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:00.870] [bmv2] [D] [thread 31552] [130.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:00.870] [bmv2] [T] [thread 31552] [130.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:00.870] [bmv2] [T] [thread 31552] [130.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:00.871] [bmv2] [T] [thread 31552] [130.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:00.871] [bmv2] [T] [thread 31552] [130.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:00.871] [bmv2] [T] [thread 31552] [130.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:00.871] [bmv2] [D] [thread 31552] [130.0] [cxt 0] Looking up key:

[23:17:00.871] [bmv2] [D] [thread 31552] [130.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:00.871] [bmv2] [D] [thread 31552] [130.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:00.871] [bmv2] [T] [thread 31552] [130.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:00.871] [bmv2] [T] [thread 31552] [130.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:00.871] [bmv2] [T] [thread 31552] [130.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:17:00.871] [bmv2] [T] [thread 31552] [130.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:00.871] [bmv2] [T] [thread 31552] [130.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:00.871] [bmv2] [T] [thread 31552] [130.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:17:00.871] [bmv2] [T] [thread 31552] [130.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:00.871] [bmv2] [T] [thread 31552] [130.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:17:00.871] [bmv2] [T] [thread 31552] [130.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:00.871] [bmv2] [D] [thread 31552] [130.0] [cxt 0] Pipeline 'ingress': end
[23:17:00.871] [bmv2] [D] [thread 31552] [130.0] [cxt 0] Egress port is 4
[23:17:00.871] [bmv2] [D] [thread 31553] [130.0] [cxt 0] Pipeline 'egress': start
[23:17:00.871] [bmv2] [D] [thread 31553] [130.0] [cxt 0] Pipeline 'egress': end
[23:17:00.871] [bmv2] [D] [thread 31553] [130.0] [cxt 0] Deparser 'deparser': start
[23:17:00.871] [bmv2] [D] [thread 31553] [130.0] [cxt 0] Updating checksum 'cksum'
[23:17:00.871] [bmv2] [D] [thread 31553] [130.0] [cxt 0] Deparsing header 'ethernet'
[23:17:00.871] [bmv2] [D] [thread 31553] [130.0] [cxt 0] Deparsing header 'ipv4'
[23:17:00.871] [bmv2] [D] [thread 31553] [130.0] [cxt 0] Deparser 'deparser': end
[23:17:00.871] [bmv2] [D] [thread 31557] [130.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:01.392] [bmv2] [D] [thread 31552] [131.0] [cxt 0] Processing packet received on port 3
[23:17:01.392] [bmv2] [D] [thread 31552] [131.0] [cxt 0] Parser 'parser': start
[23:17:01.392] [bmv2] [D] [thread 31552] [131.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:01.392] [bmv2] [D] [thread 31552] [131.0] [cxt 0] Extracting header 'ethernet'
[23:17:01.392] [bmv2] [D] [thread 31552] [131.0] [cxt 0] Parser state 'start': key is 0800
[23:17:01.392] [bmv2] [T] [thread 31552] [131.0] [cxt 0] Bytes parsed: 14
[23:17:01.392] [bmv2] [D] [thread 31552] [131.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:01.392] [bmv2] [D] [thread 31552] [131.0] [cxt 0] Extracting header 'ipv4'
[23:17:01.393] [bmv2] [D] [thread 31552] [131.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:01.393] [bmv2] [T] [thread 31552] [131.0] [cxt 0] Bytes parsed: 34
[23:17:01.393] [bmv2] [D] [thread 31552] [131.0] [cxt 0] Parser 'parser': end
[23:17:01.393] [bmv2] [D] [thread 31552] [131.0] [cxt 0] Pipeline 'ingress': start
[23:17:01.393] [bmv2] [T] [thread 31552] [131.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:01.393] [bmv2] [T] [thread 31552] [131.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:01.393] [bmv2] [D] [thread 31552] [131.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:01.393] [bmv2] [D] [thread 31552] [131.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:01.393] [bmv2] [D] [thread 31552] [131.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:01.393] [bmv2] [D] [thread 31552] [131.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:01.393] [bmv2] [T] [thread 31552] [131.0] [cxt 0] Action MyIngress.read_port
[23:17:01.393] [bmv2] [T] [thread 31552] [131.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:01.393] [bmv2] [T] [thread 31552] [131.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:01.393] [bmv2] [T] [thread 31552] [131.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:01.393] [bmv2] [T] [thread 31552] [131.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:01.393] [bmv2] [T] [thread 31552] [131.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:01.393] [bmv2] [T] [thread 31552] [131.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:01.393] [bmv2] [T] [thread 31552] [131.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:01.393] [bmv2] [D] [thread 31552] [131.0] [cxt 0] Looking up key:

[23:17:01.393] [bmv2] [D] [thread 31552] [131.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:01.393] [bmv2] [D] [thread 31552] [131.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:01.393] [bmv2] [T] [thread 31552] [131.0] [cxt 0] Action fast_reroute126
[23:17:01.393] [bmv2] [T] [thread 31552] [131.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:01.393] [bmv2] [T] [thread 31552] [131.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:01.393] [bmv2] [D] [thread 31552] [131.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:01.393] [bmv2] [D] [thread 31552] [131.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:01.393] [bmv2] [D] [thread 31552] [131.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:01.393] [bmv2] [D] [thread 31552] [131.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:01.393] [bmv2] [T] [thread 31552] [131.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:01.393] [bmv2] [T] [thread 31552] [131.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:01.393] [bmv2] [T] [thread 31552] [131.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:01.393] [bmv2] [T] [thread 31552] [131.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:01.393] [bmv2] [T] [thread 31552] [131.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:01.393] [bmv2] [D] [thread 31552] [131.0] [cxt 0] Looking up key:

[23:17:01.393] [bmv2] [D] [thread 31552] [131.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:01.393] [bmv2] [D] [thread 31552] [131.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:01.393] [bmv2] [T] [thread 31552] [131.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:01.393] [bmv2] [T] [thread 31552] [131.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:01.393] [bmv2] [T] [thread 31552] [131.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:17:01.394] [bmv2] [T] [thread 31552] [131.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:01.394] [bmv2] [T] [thread 31552] [131.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:01.394] [bmv2] [T] [thread 31552] [131.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:17:01.394] [bmv2] [T] [thread 31552] [131.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:01.394] [bmv2] [T] [thread 31552] [131.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:17:01.394] [bmv2] [T] [thread 31552] [131.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:01.394] [bmv2] [D] [thread 31552] [131.0] [cxt 0] Pipeline 'ingress': end
[23:17:01.394] [bmv2] [D] [thread 31552] [131.0] [cxt 0] Egress port is 4
[23:17:01.394] [bmv2] [D] [thread 31553] [131.0] [cxt 0] Pipeline 'egress': start
[23:17:01.394] [bmv2] [D] [thread 31553] [131.0] [cxt 0] Pipeline 'egress': end
[23:17:01.394] [bmv2] [D] [thread 31553] [131.0] [cxt 0] Deparser 'deparser': start
[23:17:01.394] [bmv2] [D] [thread 31553] [131.0] [cxt 0] Updating checksum 'cksum'
[23:17:01.394] [bmv2] [D] [thread 31553] [131.0] [cxt 0] Deparsing header 'ethernet'
[23:17:01.394] [bmv2] [D] [thread 31553] [131.0] [cxt 0] Deparsing header 'ipv4'
[23:17:01.394] [bmv2] [D] [thread 31553] [131.0] [cxt 0] Deparser 'deparser': end
[23:17:01.394] [bmv2] [D] [thread 31557] [131.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:03.004] [bmv2] [D] [thread 31552] [132.0] [cxt 0] Processing packet received on port 3
[23:17:03.004] [bmv2] [D] [thread 31552] [132.0] [cxt 0] Parser 'parser': start
[23:17:03.004] [bmv2] [D] [thread 31552] [132.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:03.004] [bmv2] [D] [thread 31552] [132.0] [cxt 0] Extracting header 'ethernet'
[23:17:03.004] [bmv2] [D] [thread 31552] [132.0] [cxt 0] Parser state 'start': key is 0800
[23:17:03.004] [bmv2] [T] [thread 31552] [132.0] [cxt 0] Bytes parsed: 14
[23:17:03.004] [bmv2] [D] [thread 31552] [132.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:03.004] [bmv2] [D] [thread 31552] [132.0] [cxt 0] Extracting header 'ipv4'
[23:17:03.004] [bmv2] [D] [thread 31552] [132.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:03.004] [bmv2] [T] [thread 31552] [132.0] [cxt 0] Bytes parsed: 34
[23:17:03.004] [bmv2] [D] [thread 31552] [132.0] [cxt 0] Parser 'parser': end
[23:17:03.004] [bmv2] [D] [thread 31552] [132.0] [cxt 0] Pipeline 'ingress': start
[23:17:03.004] [bmv2] [T] [thread 31552] [132.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:03.004] [bmv2] [T] [thread 31552] [132.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:03.004] [bmv2] [D] [thread 31552] [132.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:03.004] [bmv2] [D] [thread 31552] [132.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:03.004] [bmv2] [D] [thread 31552] [132.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:03.004] [bmv2] [D] [thread 31552] [132.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:03.004] [bmv2] [T] [thread 31552] [132.0] [cxt 0] Action MyIngress.read_port
[23:17:03.004] [bmv2] [T] [thread 31552] [132.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:03.004] [bmv2] [T] [thread 31552] [132.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:03.005] [bmv2] [T] [thread 31552] [132.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:03.005] [bmv2] [T] [thread 31552] [132.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:03.005] [bmv2] [T] [thread 31552] [132.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:03.005] [bmv2] [T] [thread 31552] [132.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:03.005] [bmv2] [T] [thread 31552] [132.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:03.005] [bmv2] [D] [thread 31552] [132.0] [cxt 0] Looking up key:

[23:17:03.005] [bmv2] [D] [thread 31552] [132.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:03.005] [bmv2] [D] [thread 31552] [132.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:03.005] [bmv2] [T] [thread 31552] [132.0] [cxt 0] Action fast_reroute126
[23:17:03.005] [bmv2] [T] [thread 31552] [132.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:03.005] [bmv2] [T] [thread 31552] [132.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:03.005] [bmv2] [D] [thread 31552] [132.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:03.005] [bmv2] [D] [thread 31552] [132.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:03.005] [bmv2] [D] [thread 31552] [132.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:03.005] [bmv2] [D] [thread 31552] [132.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:03.005] [bmv2] [T] [thread 31552] [132.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:03.005] [bmv2] [T] [thread 31552] [132.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:03.005] [bmv2] [T] [thread 31552] [132.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:03.005] [bmv2] [T] [thread 31552] [132.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:03.005] [bmv2] [T] [thread 31552] [132.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:03.005] [bmv2] [D] [thread 31552] [132.0] [cxt 0] Looking up key:

[23:17:03.005] [bmv2] [D] [thread 31552] [132.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:03.005] [bmv2] [D] [thread 31552] [132.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:03.005] [bmv2] [T] [thread 31552] [132.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:03.005] [bmv2] [T] [thread 31552] [132.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:03.005] [bmv2] [T] [thread 31552] [132.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:17:03.005] [bmv2] [T] [thread 31552] [132.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:03.005] [bmv2] [T] [thread 31552] [132.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:03.005] [bmv2] [T] [thread 31552] [132.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:17:03.005] [bmv2] [T] [thread 31552] [132.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:03.005] [bmv2] [T] [thread 31552] [132.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:17:03.005] [bmv2] [T] [thread 31552] [132.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:03.005] [bmv2] [D] [thread 31552] [132.0] [cxt 0] Pipeline 'ingress': end
[23:17:03.005] [bmv2] [D] [thread 31552] [132.0] [cxt 0] Egress port is 4
[23:17:03.005] [bmv2] [D] [thread 31553] [132.0] [cxt 0] Pipeline 'egress': start
[23:17:03.005] [bmv2] [D] [thread 31553] [132.0] [cxt 0] Pipeline 'egress': end
[23:17:03.005] [bmv2] [D] [thread 31553] [132.0] [cxt 0] Deparser 'deparser': start
[23:17:03.005] [bmv2] [D] [thread 31553] [132.0] [cxt 0] Updating checksum 'cksum'
[23:17:03.005] [bmv2] [D] [thread 31553] [132.0] [cxt 0] Deparsing header 'ethernet'
[23:17:03.005] [bmv2] [D] [thread 31553] [132.0] [cxt 0] Deparsing header 'ipv4'
[23:17:03.005] [bmv2] [D] [thread 31553] [132.0] [cxt 0] Deparser 'deparser': end
[23:17:03.006] [bmv2] [D] [thread 31557] [132.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:03.015] [bmv2] [D] [thread 31552] [133.0] [cxt 0] Processing packet received on port 3
[23:17:03.015] [bmv2] [D] [thread 31552] [133.0] [cxt 0] Parser 'parser': start
[23:17:03.015] [bmv2] [D] [thread 31552] [133.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:03.015] [bmv2] [D] [thread 31552] [133.0] [cxt 0] Extracting header 'ethernet'
[23:17:03.015] [bmv2] [D] [thread 31552] [133.0] [cxt 0] Parser state 'start': key is 0800
[23:17:03.015] [bmv2] [T] [thread 31552] [133.0] [cxt 0] Bytes parsed: 14
[23:17:03.015] [bmv2] [D] [thread 31552] [133.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:03.015] [bmv2] [D] [thread 31552] [133.0] [cxt 0] Extracting header 'ipv4'
[23:17:03.015] [bmv2] [D] [thread 31552] [133.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:03.015] [bmv2] [T] [thread 31552] [133.0] [cxt 0] Bytes parsed: 34
[23:17:03.015] [bmv2] [D] [thread 31552] [133.0] [cxt 0] Parser 'parser': end
[23:17:03.015] [bmv2] [D] [thread 31552] [133.0] [cxt 0] Pipeline 'ingress': start
[23:17:03.015] [bmv2] [T] [thread 31552] [133.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:03.015] [bmv2] [T] [thread 31552] [133.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:03.015] [bmv2] [D] [thread 31552] [133.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:03.015] [bmv2] [D] [thread 31552] [133.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:03.015] [bmv2] [D] [thread 31552] [133.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:03.015] [bmv2] [D] [thread 31552] [133.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:03.015] [bmv2] [T] [thread 31552] [133.0] [cxt 0] Action MyIngress.read_port
[23:17:03.015] [bmv2] [T] [thread 31552] [133.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:03.015] [bmv2] [T] [thread 31552] [133.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:03.015] [bmv2] [T] [thread 31552] [133.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:03.015] [bmv2] [T] [thread 31552] [133.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:03.015] [bmv2] [T] [thread 31552] [133.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:03.015] [bmv2] [T] [thread 31552] [133.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:03.015] [bmv2] [T] [thread 31552] [133.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:03.015] [bmv2] [D] [thread 31552] [133.0] [cxt 0] Looking up key:

[23:17:03.015] [bmv2] [D] [thread 31552] [133.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:03.015] [bmv2] [D] [thread 31552] [133.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:03.015] [bmv2] [T] [thread 31552] [133.0] [cxt 0] Action fast_reroute126
[23:17:03.015] [bmv2] [T] [thread 31552] [133.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:03.015] [bmv2] [T] [thread 31552] [133.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:03.015] [bmv2] [D] [thread 31552] [133.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:03.015] [bmv2] [D] [thread 31552] [133.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:03.016] [bmv2] [D] [thread 31552] [133.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:03.016] [bmv2] [D] [thread 31552] [133.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:03.016] [bmv2] [T] [thread 31552] [133.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:03.016] [bmv2] [T] [thread 31552] [133.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:03.016] [bmv2] [T] [thread 31552] [133.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:03.016] [bmv2] [T] [thread 31552] [133.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:03.016] [bmv2] [T] [thread 31552] [133.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:03.016] [bmv2] [D] [thread 31552] [133.0] [cxt 0] Looking up key:

[23:17:03.016] [bmv2] [D] [thread 31552] [133.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:03.016] [bmv2] [D] [thread 31552] [133.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:03.016] [bmv2] [T] [thread 31552] [133.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:03.016] [bmv2] [T] [thread 31552] [133.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:03.016] [bmv2] [T] [thread 31552] [133.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:17:03.016] [bmv2] [T] [thread 31552] [133.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:03.016] [bmv2] [T] [thread 31552] [133.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:03.016] [bmv2] [T] [thread 31552] [133.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:17:03.016] [bmv2] [T] [thread 31552] [133.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:03.016] [bmv2] [T] [thread 31552] [133.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:17:03.016] [bmv2] [T] [thread 31552] [133.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:03.016] [bmv2] [D] [thread 31552] [133.0] [cxt 0] Pipeline 'ingress': end
[23:17:03.016] [bmv2] [D] [thread 31552] [133.0] [cxt 0] Egress port is 4
[23:17:03.016] [bmv2] [D] [thread 31553] [133.0] [cxt 0] Pipeline 'egress': start
[23:17:03.016] [bmv2] [D] [thread 31553] [133.0] [cxt 0] Pipeline 'egress': end
[23:17:03.016] [bmv2] [D] [thread 31553] [133.0] [cxt 0] Deparser 'deparser': start
[23:17:03.016] [bmv2] [D] [thread 31553] [133.0] [cxt 0] Updating checksum 'cksum'
[23:17:03.016] [bmv2] [D] [thread 31553] [133.0] [cxt 0] Deparsing header 'ethernet'
[23:17:03.016] [bmv2] [D] [thread 31553] [133.0] [cxt 0] Deparsing header 'ipv4'
[23:17:03.016] [bmv2] [D] [thread 31553] [133.0] [cxt 0] Deparser 'deparser': end
[23:17:03.016] [bmv2] [D] [thread 31557] [133.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:03.543] [bmv2] [D] [thread 31552] [134.0] [cxt 0] Processing packet received on port 3
[23:17:03.543] [bmv2] [D] [thread 31552] [134.0] [cxt 0] Parser 'parser': start
[23:17:03.543] [bmv2] [D] [thread 31552] [134.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:03.543] [bmv2] [D] [thread 31552] [134.0] [cxt 0] Extracting header 'ethernet'
[23:17:03.543] [bmv2] [D] [thread 31552] [134.0] [cxt 0] Parser state 'start': key is 0800
[23:17:03.543] [bmv2] [T] [thread 31552] [134.0] [cxt 0] Bytes parsed: 14
[23:17:03.543] [bmv2] [D] [thread 31552] [134.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:03.543] [bmv2] [D] [thread 31552] [134.0] [cxt 0] Extracting header 'ipv4'
[23:17:03.543] [bmv2] [D] [thread 31552] [134.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:03.543] [bmv2] [T] [thread 31552] [134.0] [cxt 0] Bytes parsed: 34
[23:17:03.543] [bmv2] [D] [thread 31552] [134.0] [cxt 0] Parser 'parser': end
[23:17:03.543] [bmv2] [D] [thread 31552] [134.0] [cxt 0] Pipeline 'ingress': start
[23:17:03.543] [bmv2] [T] [thread 31552] [134.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:03.543] [bmv2] [T] [thread 31552] [134.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:03.543] [bmv2] [D] [thread 31552] [134.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:03.543] [bmv2] [D] [thread 31552] [134.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:03.543] [bmv2] [D] [thread 31552] [134.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:03.543] [bmv2] [D] [thread 31552] [134.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:03.543] [bmv2] [T] [thread 31552] [134.0] [cxt 0] Action MyIngress.read_port
[23:17:03.543] [bmv2] [T] [thread 31552] [134.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:03.543] [bmv2] [T] [thread 31552] [134.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:03.543] [bmv2] [T] [thread 31552] [134.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:03.543] [bmv2] [T] [thread 31552] [134.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:03.543] [bmv2] [T] [thread 31552] [134.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:03.543] [bmv2] [T] [thread 31552] [134.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:03.543] [bmv2] [T] [thread 31552] [134.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:03.543] [bmv2] [D] [thread 31552] [134.0] [cxt 0] Looking up key:

[23:17:03.543] [bmv2] [D] [thread 31552] [134.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:03.543] [bmv2] [D] [thread 31552] [134.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:03.543] [bmv2] [T] [thread 31552] [134.0] [cxt 0] Action fast_reroute126
[23:17:03.543] [bmv2] [T] [thread 31552] [134.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:03.543] [bmv2] [T] [thread 31552] [134.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:03.543] [bmv2] [D] [thread 31552] [134.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:03.543] [bmv2] [D] [thread 31552] [134.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:03.544] [bmv2] [D] [thread 31552] [134.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:03.544] [bmv2] [D] [thread 31552] [134.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:03.544] [bmv2] [T] [thread 31552] [134.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:03.544] [bmv2] [T] [thread 31552] [134.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:03.544] [bmv2] [T] [thread 31552] [134.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:03.544] [bmv2] [T] [thread 31552] [134.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:03.544] [bmv2] [T] [thread 31552] [134.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:03.544] [bmv2] [D] [thread 31552] [134.0] [cxt 0] Looking up key:

[23:17:03.544] [bmv2] [D] [thread 31552] [134.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:03.544] [bmv2] [D] [thread 31552] [134.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:03.544] [bmv2] [T] [thread 31552] [134.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:03.544] [bmv2] [T] [thread 31552] [134.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:03.544] [bmv2] [T] [thread 31552] [134.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:17:03.544] [bmv2] [T] [thread 31552] [134.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:03.544] [bmv2] [T] [thread 31552] [134.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:03.544] [bmv2] [T] [thread 31552] [134.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:17:03.544] [bmv2] [T] [thread 31552] [134.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:03.544] [bmv2] [T] [thread 31552] [134.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:17:03.544] [bmv2] [T] [thread 31552] [134.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:03.544] [bmv2] [D] [thread 31552] [134.0] [cxt 0] Pipeline 'ingress': end
[23:17:03.544] [bmv2] [D] [thread 31552] [134.0] [cxt 0] Egress port is 4
[23:17:03.544] [bmv2] [D] [thread 31553] [134.0] [cxt 0] Pipeline 'egress': start
[23:17:03.544] [bmv2] [D] [thread 31553] [134.0] [cxt 0] Pipeline 'egress': end
[23:17:03.544] [bmv2] [D] [thread 31553] [134.0] [cxt 0] Deparser 'deparser': start
[23:17:03.544] [bmv2] [D] [thread 31553] [134.0] [cxt 0] Updating checksum 'cksum'
[23:17:03.544] [bmv2] [D] [thread 31553] [134.0] [cxt 0] Deparsing header 'ethernet'
[23:17:03.544] [bmv2] [D] [thread 31553] [134.0] [cxt 0] Deparsing header 'ipv4'
[23:17:03.544] [bmv2] [D] [thread 31553] [134.0] [cxt 0] Deparser 'deparser': end
[23:17:03.544] [bmv2] [D] [thread 31557] [134.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:04.084] [bmv2] [D] [thread 31552] [135.0] [cxt 0] Processing packet received on port 3
[23:17:04.084] [bmv2] [D] [thread 31552] [135.0] [cxt 0] Parser 'parser': start
[23:17:04.084] [bmv2] [D] [thread 31552] [135.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:04.084] [bmv2] [D] [thread 31552] [135.0] [cxt 0] Extracting header 'ethernet'
[23:17:04.084] [bmv2] [D] [thread 31552] [135.0] [cxt 0] Parser state 'start': key is 0800
[23:17:04.084] [bmv2] [T] [thread 31552] [135.0] [cxt 0] Bytes parsed: 14
[23:17:04.084] [bmv2] [D] [thread 31552] [135.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:04.084] [bmv2] [D] [thread 31552] [135.0] [cxt 0] Extracting header 'ipv4'
[23:17:04.084] [bmv2] [D] [thread 31552] [135.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:04.084] [bmv2] [T] [thread 31552] [135.0] [cxt 0] Bytes parsed: 34
[23:17:04.084] [bmv2] [D] [thread 31552] [135.0] [cxt 0] Parser 'parser': end
[23:17:04.084] [bmv2] [D] [thread 31552] [135.0] [cxt 0] Pipeline 'ingress': start
[23:17:04.084] [bmv2] [T] [thread 31552] [135.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:04.084] [bmv2] [T] [thread 31552] [135.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:04.084] [bmv2] [D] [thread 31552] [135.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:04.084] [bmv2] [D] [thread 31552] [135.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:04.084] [bmv2] [D] [thread 31552] [135.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:04.084] [bmv2] [D] [thread 31552] [135.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:04.085] [bmv2] [T] [thread 31552] [135.0] [cxt 0] Action MyIngress.read_port
[23:17:04.085] [bmv2] [T] [thread 31552] [135.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:04.085] [bmv2] [T] [thread 31552] [135.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:04.085] [bmv2] [T] [thread 31552] [135.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:04.085] [bmv2] [T] [thread 31552] [135.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:04.085] [bmv2] [T] [thread 31552] [135.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:04.085] [bmv2] [T] [thread 31552] [135.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:04.085] [bmv2] [T] [thread 31552] [135.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:04.085] [bmv2] [D] [thread 31552] [135.0] [cxt 0] Looking up key:

[23:17:04.085] [bmv2] [D] [thread 31552] [135.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:04.085] [bmv2] [D] [thread 31552] [135.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:04.085] [bmv2] [T] [thread 31552] [135.0] [cxt 0] Action fast_reroute126
[23:17:04.085] [bmv2] [T] [thread 31552] [135.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:04.085] [bmv2] [T] [thread 31552] [135.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:04.085] [bmv2] [D] [thread 31552] [135.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:04.085] [bmv2] [D] [thread 31552] [135.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:04.085] [bmv2] [D] [thread 31552] [135.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:04.085] [bmv2] [D] [thread 31552] [135.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:04.085] [bmv2] [T] [thread 31552] [135.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:04.085] [bmv2] [T] [thread 31552] [135.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:04.085] [bmv2] [T] [thread 31552] [135.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:04.085] [bmv2] [T] [thread 31552] [135.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:04.085] [bmv2] [T] [thread 31552] [135.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:04.085] [bmv2] [D] [thread 31552] [135.0] [cxt 0] Looking up key:

[23:17:04.085] [bmv2] [D] [thread 31552] [135.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:04.085] [bmv2] [D] [thread 31552] [135.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:04.085] [bmv2] [T] [thread 31552] [135.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:04.085] [bmv2] [T] [thread 31552] [135.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:04.085] [bmv2] [T] [thread 31552] [135.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:17:04.085] [bmv2] [T] [thread 31552] [135.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:04.085] [bmv2] [T] [thread 31552] [135.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:04.085] [bmv2] [T] [thread 31552] [135.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:17:04.085] [bmv2] [T] [thread 31552] [135.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:04.085] [bmv2] [T] [thread 31552] [135.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:17:04.085] [bmv2] [T] [thread 31552] [135.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:17:04.085] [bmv2] [T] [thread 31552] [135.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:17:04.085] [bmv2] [D] [thread 31552] [135.0] [cxt 0] Looking up key:

[23:17:04.085] [bmv2] [D] [thread 31552] [135.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:17:04.085] [bmv2] [D] [thread 31552] [135.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:17:04.085] [bmv2] [T] [thread 31552] [135.0] [cxt 0] Action MyIngress.read_depot_port
[23:17:04.085] [bmv2] [T] [thread 31552] [135.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:17:04.085] [bmv2] [T] [thread 31552] [135.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:17:04.085] [bmv2] [T] [thread 31552] [135.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:17:04.086] [bmv2] [D] [thread 31552] [135.0] [cxt 0] Looking up key:

[23:17:04.086] [bmv2] [D] [thread 31552] [135.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:17:04.086] [bmv2] [D] [thread 31552] [135.0] [cxt 0] Action entry is fast_reroute133 - 
[23:17:04.086] [bmv2] [T] [thread 31552] [135.0] [cxt 0] Action fast_reroute133
[23:17:04.086] [bmv2] [T] [thread 31552] [135.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:17:04.086] [bmv2] [T] [thread 31552] [135.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:17:04.086] [bmv2] [D] [thread 31552] [135.0] [cxt 0] Looking up key:

[23:17:04.086] [bmv2] [D] [thread 31552] [135.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:17:04.086] [bmv2] [D] [thread 31552] [135.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:17:04.086] [bmv2] [T] [thread 31552] [135.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:17:04.086] [bmv2] [T] [thread 31552] [135.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:17:04.086] [bmv2] [T] [thread 31552] [135.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:17:04.086] [bmv2] [D] [thread 31552] [135.0] [cxt 0] Pipeline 'ingress': end
[23:17:04.086] [bmv2] [D] [thread 31552] [135.0] [cxt 0] Egress port is 0
[23:17:04.086] [bmv2] [D] [thread 31553] [135.0] [cxt 0] Pipeline 'egress': start
[23:17:04.086] [bmv2] [D] [thread 31553] [135.0] [cxt 0] Pipeline 'egress': end
[23:17:04.086] [bmv2] [D] [thread 31553] [135.0] [cxt 0] Deparser 'deparser': start
[23:17:04.086] [bmv2] [D] [thread 31553] [135.0] [cxt 0] Updating checksum 'cksum'
[23:17:04.086] [bmv2] [D] [thread 31553] [135.0] [cxt 0] Deparsing header 'ethernet'
[23:17:04.086] [bmv2] [D] [thread 31553] [135.0] [cxt 0] Deparsing header 'ipv4'
[23:17:04.086] [bmv2] [D] [thread 31553] [135.0] [cxt 0] Deparser 'deparser': end
[23:17:04.086] [bmv2] [D] [thread 31557] [135.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:17:05.713] [bmv2] [D] [thread 31552] [136.0] [cxt 0] Processing packet received on port 3
[23:17:05.713] [bmv2] [D] [thread 31552] [136.0] [cxt 0] Parser 'parser': start
[23:17:05.713] [bmv2] [D] [thread 31552] [136.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:05.713] [bmv2] [D] [thread 31552] [136.0] [cxt 0] Extracting header 'ethernet'
[23:17:05.713] [bmv2] [D] [thread 31552] [136.0] [cxt 0] Parser state 'start': key is 0800
[23:17:05.713] [bmv2] [T] [thread 31552] [136.0] [cxt 0] Bytes parsed: 14
[23:17:05.713] [bmv2] [D] [thread 31552] [136.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:05.713] [bmv2] [D] [thread 31552] [136.0] [cxt 0] Extracting header 'ipv4'
[23:17:05.713] [bmv2] [D] [thread 31552] [136.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:05.713] [bmv2] [T] [thread 31552] [136.0] [cxt 0] Bytes parsed: 34
[23:17:05.713] [bmv2] [D] [thread 31552] [136.0] [cxt 0] Parser 'parser': end
[23:17:05.713] [bmv2] [D] [thread 31552] [136.0] [cxt 0] Pipeline 'ingress': start
[23:17:05.713] [bmv2] [T] [thread 31552] [136.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:05.713] [bmv2] [T] [thread 31552] [136.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:05.713] [bmv2] [D] [thread 31552] [136.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:05.713] [bmv2] [D] [thread 31552] [136.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:05.713] [bmv2] [D] [thread 31552] [136.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:05.713] [bmv2] [D] [thread 31552] [136.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:05.713] [bmv2] [T] [thread 31552] [136.0] [cxt 0] Action MyIngress.read_port
[23:17:05.713] [bmv2] [T] [thread 31552] [136.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:05.713] [bmv2] [T] [thread 31552] [136.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:05.713] [bmv2] [T] [thread 31552] [136.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:05.713] [bmv2] [T] [thread 31552] [136.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:05.713] [bmv2] [T] [thread 31552] [136.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:05.713] [bmv2] [T] [thread 31552] [136.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:05.713] [bmv2] [T] [thread 31552] [136.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:05.713] [bmv2] [D] [thread 31552] [136.0] [cxt 0] Looking up key:

[23:17:05.713] [bmv2] [D] [thread 31552] [136.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:05.713] [bmv2] [D] [thread 31552] [136.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:05.713] [bmv2] [T] [thread 31552] [136.0] [cxt 0] Action fast_reroute126
[23:17:05.713] [bmv2] [T] [thread 31552] [136.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:05.713] [bmv2] [T] [thread 31552] [136.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:05.713] [bmv2] [D] [thread 31552] [136.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:05.714] [bmv2] [D] [thread 31552] [136.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:05.714] [bmv2] [D] [thread 31552] [136.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:05.714] [bmv2] [D] [thread 31552] [136.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:05.714] [bmv2] [T] [thread 31552] [136.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:05.714] [bmv2] [T] [thread 31552] [136.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:05.714] [bmv2] [T] [thread 31552] [136.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:05.714] [bmv2] [T] [thread 31552] [136.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:05.714] [bmv2] [T] [thread 31552] [136.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:05.714] [bmv2] [D] [thread 31552] [136.0] [cxt 0] Looking up key:

[23:17:05.714] [bmv2] [D] [thread 31552] [136.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:05.714] [bmv2] [D] [thread 31552] [136.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:05.714] [bmv2] [T] [thread 31552] [136.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:05.714] [bmv2] [T] [thread 31552] [136.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:05.714] [bmv2] [T] [thread 31552] [136.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:17:05.714] [bmv2] [T] [thread 31552] [136.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:05.714] [bmv2] [T] [thread 31552] [136.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:05.714] [bmv2] [T] [thread 31552] [136.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:17:05.714] [bmv2] [T] [thread 31552] [136.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:05.714] [bmv2] [T] [thread 31552] [136.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:17:05.714] [bmv2] [T] [thread 31552] [136.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:05.714] [bmv2] [D] [thread 31552] [136.0] [cxt 0] Pipeline 'ingress': end
[23:17:05.714] [bmv2] [D] [thread 31552] [136.0] [cxt 0] Egress port is 4
[23:17:05.714] [bmv2] [D] [thread 31553] [136.0] [cxt 0] Pipeline 'egress': start
[23:17:05.714] [bmv2] [D] [thread 31553] [136.0] [cxt 0] Pipeline 'egress': end
[23:17:05.714] [bmv2] [D] [thread 31553] [136.0] [cxt 0] Deparser 'deparser': start
[23:17:05.714] [bmv2] [D] [thread 31553] [136.0] [cxt 0] Updating checksum 'cksum'
[23:17:05.714] [bmv2] [D] [thread 31553] [136.0] [cxt 0] Deparsing header 'ethernet'
[23:17:05.714] [bmv2] [D] [thread 31553] [136.0] [cxt 0] Deparsing header 'ipv4'
[23:17:05.714] [bmv2] [D] [thread 31553] [136.0] [cxt 0] Deparser 'deparser': end
[23:17:05.714] [bmv2] [D] [thread 31557] [136.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:06.787] [bmv2] [D] [thread 31552] [137.0] [cxt 0] Processing packet received on port 3
[23:17:06.787] [bmv2] [D] [thread 31552] [137.0] [cxt 0] Parser 'parser': start
[23:17:06.787] [bmv2] [D] [thread 31552] [137.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:06.788] [bmv2] [D] [thread 31552] [137.0] [cxt 0] Extracting header 'ethernet'
[23:17:06.788] [bmv2] [D] [thread 31552] [137.0] [cxt 0] Parser state 'start': key is 0800
[23:17:06.788] [bmv2] [T] [thread 31552] [137.0] [cxt 0] Bytes parsed: 14
[23:17:06.788] [bmv2] [D] [thread 31552] [137.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:06.788] [bmv2] [D] [thread 31552] [137.0] [cxt 0] Extracting header 'ipv4'
[23:17:06.788] [bmv2] [D] [thread 31552] [137.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:06.788] [bmv2] [T] [thread 31552] [137.0] [cxt 0] Bytes parsed: 34
[23:17:06.788] [bmv2] [D] [thread 31552] [137.0] [cxt 0] Parser 'parser': end
[23:17:06.788] [bmv2] [D] [thread 31552] [137.0] [cxt 0] Pipeline 'ingress': start
[23:17:06.788] [bmv2] [T] [thread 31552] [137.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:06.788] [bmv2] [T] [thread 31552] [137.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:06.788] [bmv2] [D] [thread 31552] [137.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:06.788] [bmv2] [D] [thread 31552] [137.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:06.788] [bmv2] [D] [thread 31552] [137.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:06.788] [bmv2] [D] [thread 31552] [137.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:06.788] [bmv2] [T] [thread 31552] [137.0] [cxt 0] Action MyIngress.read_port
[23:17:06.788] [bmv2] [T] [thread 31552] [137.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:06.788] [bmv2] [T] [thread 31552] [137.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:06.788] [bmv2] [T] [thread 31552] [137.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:06.788] [bmv2] [T] [thread 31552] [137.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:06.788] [bmv2] [T] [thread 31552] [137.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:06.788] [bmv2] [T] [thread 31552] [137.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:06.788] [bmv2] [T] [thread 31552] [137.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:06.788] [bmv2] [D] [thread 31552] [137.0] [cxt 0] Looking up key:

[23:17:06.788] [bmv2] [D] [thread 31552] [137.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:06.788] [bmv2] [D] [thread 31552] [137.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:06.788] [bmv2] [T] [thread 31552] [137.0] [cxt 0] Action fast_reroute126
[23:17:06.788] [bmv2] [T] [thread 31552] [137.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:06.788] [bmv2] [T] [thread 31552] [137.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:06.788] [bmv2] [D] [thread 31552] [137.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:06.788] [bmv2] [D] [thread 31552] [137.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:06.788] [bmv2] [D] [thread 31552] [137.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:06.788] [bmv2] [D] [thread 31552] [137.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:06.788] [bmv2] [T] [thread 31552] [137.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:06.788] [bmv2] [T] [thread 31552] [137.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:06.788] [bmv2] [T] [thread 31552] [137.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:06.788] [bmv2] [T] [thread 31552] [137.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:06.788] [bmv2] [T] [thread 31552] [137.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:06.788] [bmv2] [D] [thread 31552] [137.0] [cxt 0] Looking up key:

[23:17:06.788] [bmv2] [D] [thread 31552] [137.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:06.788] [bmv2] [D] [thread 31552] [137.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:06.789] [bmv2] [T] [thread 31552] [137.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:06.789] [bmv2] [T] [thread 31552] [137.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:06.789] [bmv2] [T] [thread 31552] [137.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:17:06.789] [bmv2] [T] [thread 31552] [137.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:06.789] [bmv2] [T] [thread 31552] [137.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:06.789] [bmv2] [T] [thread 31552] [137.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:17:06.789] [bmv2] [T] [thread 31552] [137.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:06.789] [bmv2] [T] [thread 31552] [137.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:17:06.789] [bmv2] [T] [thread 31552] [137.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:06.789] [bmv2] [D] [thread 31552] [137.0] [cxt 0] Pipeline 'ingress': end
[23:17:06.789] [bmv2] [D] [thread 31552] [137.0] [cxt 0] Egress port is 4
[23:17:06.789] [bmv2] [D] [thread 31553] [137.0] [cxt 0] Pipeline 'egress': start
[23:17:06.789] [bmv2] [D] [thread 31553] [137.0] [cxt 0] Pipeline 'egress': end
[23:17:06.789] [bmv2] [D] [thread 31553] [137.0] [cxt 0] Deparser 'deparser': start
[23:17:06.789] [bmv2] [D] [thread 31553] [137.0] [cxt 0] Updating checksum 'cksum'
[23:17:06.789] [bmv2] [D] [thread 31553] [137.0] [cxt 0] Deparsing header 'ethernet'
[23:17:06.789] [bmv2] [D] [thread 31553] [137.0] [cxt 0] Deparsing header 'ipv4'
[23:17:06.789] [bmv2] [D] [thread 31553] [137.0] [cxt 0] Deparser 'deparser': end
[23:17:06.789] [bmv2] [D] [thread 31557] [137.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:06.798] [bmv2] [D] [thread 31552] [138.0] [cxt 0] Processing packet received on port 3
[23:17:06.799] [bmv2] [D] [thread 31552] [138.0] [cxt 0] Parser 'parser': start
[23:17:06.799] [bmv2] [D] [thread 31552] [138.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:06.799] [bmv2] [D] [thread 31552] [138.0] [cxt 0] Extracting header 'ethernet'
[23:17:06.799] [bmv2] [D] [thread 31552] [138.0] [cxt 0] Parser state 'start': key is 0800
[23:17:06.799] [bmv2] [T] [thread 31552] [138.0] [cxt 0] Bytes parsed: 14
[23:17:06.799] [bmv2] [D] [thread 31552] [138.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:06.799] [bmv2] [D] [thread 31552] [138.0] [cxt 0] Extracting header 'ipv4'
[23:17:06.799] [bmv2] [D] [thread 31552] [138.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:06.799] [bmv2] [T] [thread 31552] [138.0] [cxt 0] Bytes parsed: 34
[23:17:06.799] [bmv2] [D] [thread 31552] [138.0] [cxt 0] Parser 'parser': end
[23:17:06.799] [bmv2] [D] [thread 31552] [138.0] [cxt 0] Pipeline 'ingress': start
[23:17:06.799] [bmv2] [T] [thread 31552] [138.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:06.799] [bmv2] [T] [thread 31552] [138.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:06.799] [bmv2] [D] [thread 31552] [138.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:06.799] [bmv2] [D] [thread 31552] [138.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:06.799] [bmv2] [D] [thread 31552] [138.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:06.799] [bmv2] [D] [thread 31552] [138.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:06.799] [bmv2] [T] [thread 31552] [138.0] [cxt 0] Action MyIngress.read_port
[23:17:06.799] [bmv2] [T] [thread 31552] [138.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:06.799] [bmv2] [T] [thread 31552] [138.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:06.799] [bmv2] [T] [thread 31552] [138.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:06.799] [bmv2] [T] [thread 31552] [138.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:06.799] [bmv2] [T] [thread 31552] [138.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:06.799] [bmv2] [T] [thread 31552] [138.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:06.799] [bmv2] [T] [thread 31552] [138.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:06.799] [bmv2] [D] [thread 31552] [138.0] [cxt 0] Looking up key:

[23:17:06.799] [bmv2] [D] [thread 31552] [138.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:06.799] [bmv2] [D] [thread 31552] [138.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:06.799] [bmv2] [T] [thread 31552] [138.0] [cxt 0] Action fast_reroute126
[23:17:06.799] [bmv2] [T] [thread 31552] [138.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:06.799] [bmv2] [T] [thread 31552] [138.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:06.799] [bmv2] [D] [thread 31552] [138.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:06.799] [bmv2] [D] [thread 31552] [138.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:06.799] [bmv2] [D] [thread 31552] [138.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:06.799] [bmv2] [D] [thread 31552] [138.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:06.799] [bmv2] [T] [thread 31552] [138.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:06.799] [bmv2] [T] [thread 31552] [138.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:06.799] [bmv2] [T] [thread 31552] [138.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:06.799] [bmv2] [T] [thread 31552] [138.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:06.800] [bmv2] [T] [thread 31552] [138.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:06.800] [bmv2] [D] [thread 31552] [138.0] [cxt 0] Looking up key:

[23:17:06.800] [bmv2] [D] [thread 31552] [138.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:06.800] [bmv2] [D] [thread 31552] [138.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:06.800] [bmv2] [T] [thread 31552] [138.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:06.800] [bmv2] [T] [thread 31552] [138.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:06.800] [bmv2] [T] [thread 31552] [138.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:17:06.800] [bmv2] [T] [thread 31552] [138.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:06.800] [bmv2] [T] [thread 31552] [138.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:06.800] [bmv2] [T] [thread 31552] [138.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:17:06.800] [bmv2] [T] [thread 31552] [138.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:06.800] [bmv2] [T] [thread 31552] [138.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:17:06.800] [bmv2] [T] [thread 31552] [138.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:06.800] [bmv2] [D] [thread 31552] [138.0] [cxt 0] Pipeline 'ingress': end
[23:17:06.800] [bmv2] [D] [thread 31552] [138.0] [cxt 0] Egress port is 4
[23:17:06.800] [bmv2] [D] [thread 31553] [138.0] [cxt 0] Pipeline 'egress': start
[23:17:06.800] [bmv2] [D] [thread 31553] [138.0] [cxt 0] Pipeline 'egress': end
[23:17:06.800] [bmv2] [D] [thread 31553] [138.0] [cxt 0] Deparser 'deparser': start
[23:17:06.800] [bmv2] [D] [thread 31553] [138.0] [cxt 0] Updating checksum 'cksum'
[23:17:06.800] [bmv2] [D] [thread 31553] [138.0] [cxt 0] Deparsing header 'ethernet'
[23:17:06.800] [bmv2] [D] [thread 31553] [138.0] [cxt 0] Deparsing header 'ipv4'
[23:17:06.800] [bmv2] [D] [thread 31553] [138.0] [cxt 0] Deparser 'deparser': end
[23:17:06.800] [bmv2] [D] [thread 31557] [138.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:06.807] [bmv2] [D] [thread 31552] [139.0] [cxt 0] Processing packet received on port 3
[23:17:06.807] [bmv2] [D] [thread 31552] [139.0] [cxt 0] Parser 'parser': start
[23:17:06.807] [bmv2] [D] [thread 31552] [139.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:06.807] [bmv2] [D] [thread 31552] [139.0] [cxt 0] Extracting header 'ethernet'
[23:17:06.807] [bmv2] [D] [thread 31552] [139.0] [cxt 0] Parser state 'start': key is 0800
[23:17:06.807] [bmv2] [T] [thread 31552] [139.0] [cxt 0] Bytes parsed: 14
[23:17:06.807] [bmv2] [D] [thread 31552] [139.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:06.807] [bmv2] [D] [thread 31552] [139.0] [cxt 0] Extracting header 'ipv4'
[23:17:06.807] [bmv2] [D] [thread 31552] [139.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:06.807] [bmv2] [T] [thread 31552] [139.0] [cxt 0] Bytes parsed: 34
[23:17:06.807] [bmv2] [D] [thread 31552] [139.0] [cxt 0] Parser 'parser': end
[23:17:06.807] [bmv2] [D] [thread 31552] [139.0] [cxt 0] Pipeline 'ingress': start
[23:17:06.807] [bmv2] [T] [thread 31552] [139.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:06.807] [bmv2] [T] [thread 31552] [139.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:06.807] [bmv2] [D] [thread 31552] [139.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:06.807] [bmv2] [D] [thread 31552] [139.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:06.807] [bmv2] [D] [thread 31552] [139.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:06.807] [bmv2] [D] [thread 31552] [139.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:06.807] [bmv2] [T] [thread 31552] [139.0] [cxt 0] Action MyIngress.read_port
[23:17:06.807] [bmv2] [T] [thread 31552] [139.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:06.807] [bmv2] [T] [thread 31552] [139.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:06.807] [bmv2] [T] [thread 31552] [139.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:06.807] [bmv2] [T] [thread 31552] [139.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:06.807] [bmv2] [T] [thread 31552] [139.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:06.807] [bmv2] [T] [thread 31552] [139.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:06.807] [bmv2] [T] [thread 31552] [139.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:06.807] [bmv2] [D] [thread 31552] [139.0] [cxt 0] Looking up key:

[23:17:06.807] [bmv2] [D] [thread 31552] [139.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:06.807] [bmv2] [D] [thread 31552] [139.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:06.807] [bmv2] [T] [thread 31552] [139.0] [cxt 0] Action fast_reroute126
[23:17:06.807] [bmv2] [T] [thread 31552] [139.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:06.807] [bmv2] [T] [thread 31552] [139.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:06.807] [bmv2] [D] [thread 31552] [139.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:06.807] [bmv2] [D] [thread 31552] [139.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:06.807] [bmv2] [D] [thread 31552] [139.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:06.807] [bmv2] [D] [thread 31552] [139.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:06.807] [bmv2] [T] [thread 31552] [139.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:06.807] [bmv2] [T] [thread 31552] [139.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:06.807] [bmv2] [T] [thread 31552] [139.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:06.807] [bmv2] [T] [thread 31552] [139.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:06.807] [bmv2] [T] [thread 31552] [139.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:06.807] [bmv2] [D] [thread 31552] [139.0] [cxt 0] Looking up key:

[23:17:06.807] [bmv2] [D] [thread 31552] [139.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:06.807] [bmv2] [D] [thread 31552] [139.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:06.807] [bmv2] [T] [thread 31552] [139.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:06.807] [bmv2] [T] [thread 31552] [139.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:06.807] [bmv2] [T] [thread 31552] [139.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:17:06.807] [bmv2] [T] [thread 31552] [139.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:06.807] [bmv2] [T] [thread 31552] [139.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:06.807] [bmv2] [T] [thread 31552] [139.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:17:06.807] [bmv2] [T] [thread 31552] [139.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:06.807] [bmv2] [T] [thread 31552] [139.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:17:06.807] [bmv2] [T] [thread 31552] [139.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:06.807] [bmv2] [D] [thread 31552] [139.0] [cxt 0] Pipeline 'ingress': end
[23:17:06.807] [bmv2] [D] [thread 31552] [139.0] [cxt 0] Egress port is 4
[23:17:06.807] [bmv2] [D] [thread 31553] [139.0] [cxt 0] Pipeline 'egress': start
[23:17:06.807] [bmv2] [D] [thread 31553] [139.0] [cxt 0] Pipeline 'egress': end
[23:17:06.807] [bmv2] [D] [thread 31553] [139.0] [cxt 0] Deparser 'deparser': start
[23:17:06.807] [bmv2] [D] [thread 31553] [139.0] [cxt 0] Updating checksum 'cksum'
[23:17:06.807] [bmv2] [D] [thread 31553] [139.0] [cxt 0] Deparsing header 'ethernet'
[23:17:06.807] [bmv2] [D] [thread 31553] [139.0] [cxt 0] Deparsing header 'ipv4'
[23:17:06.807] [bmv2] [D] [thread 31553] [139.0] [cxt 0] Deparser 'deparser': end
[23:17:06.807] [bmv2] [D] [thread 31557] [139.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:06.810] [bmv2] [D] [thread 31552] [140.0] [cxt 0] Processing packet received on port 3
[23:17:06.810] [bmv2] [D] [thread 31552] [140.0] [cxt 0] Parser 'parser': start
[23:17:06.810] [bmv2] [D] [thread 31552] [140.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:06.810] [bmv2] [D] [thread 31552] [140.0] [cxt 0] Extracting header 'ethernet'
[23:17:06.810] [bmv2] [D] [thread 31552] [140.0] [cxt 0] Parser state 'start': key is 0800
[23:17:06.810] [bmv2] [T] [thread 31552] [140.0] [cxt 0] Bytes parsed: 14
[23:17:06.810] [bmv2] [D] [thread 31552] [140.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:06.810] [bmv2] [D] [thread 31552] [140.0] [cxt 0] Extracting header 'ipv4'
[23:17:06.810] [bmv2] [D] [thread 31552] [140.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:06.810] [bmv2] [T] [thread 31552] [140.0] [cxt 0] Bytes parsed: 34
[23:17:06.810] [bmv2] [D] [thread 31552] [140.0] [cxt 0] Parser 'parser': end
[23:17:06.810] [bmv2] [D] [thread 31552] [140.0] [cxt 0] Pipeline 'ingress': start
[23:17:06.810] [bmv2] [T] [thread 31552] [140.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:06.810] [bmv2] [T] [thread 31552] [140.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:06.810] [bmv2] [D] [thread 31552] [140.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:06.810] [bmv2] [D] [thread 31552] [140.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:06.810] [bmv2] [D] [thread 31552] [140.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:06.810] [bmv2] [D] [thread 31552] [140.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:06.810] [bmv2] [T] [thread 31552] [140.0] [cxt 0] Action MyIngress.read_port
[23:17:06.810] [bmv2] [T] [thread 31552] [140.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:06.810] [bmv2] [T] [thread 31552] [140.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:06.810] [bmv2] [T] [thread 31552] [140.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:06.810] [bmv2] [T] [thread 31552] [140.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:06.810] [bmv2] [T] [thread 31552] [140.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:06.810] [bmv2] [T] [thread 31552] [140.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:06.810] [bmv2] [T] [thread 31552] [140.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:06.810] [bmv2] [D] [thread 31552] [140.0] [cxt 0] Looking up key:

[23:17:06.810] [bmv2] [D] [thread 31552] [140.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:06.810] [bmv2] [D] [thread 31552] [140.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:06.810] [bmv2] [T] [thread 31552] [140.0] [cxt 0] Action fast_reroute126
[23:17:06.810] [bmv2] [T] [thread 31552] [140.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:06.810] [bmv2] [T] [thread 31552] [140.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:06.810] [bmv2] [D] [thread 31552] [140.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:06.810] [bmv2] [D] [thread 31552] [140.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:06.810] [bmv2] [D] [thread 31552] [140.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:06.810] [bmv2] [D] [thread 31552] [140.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:06.810] [bmv2] [T] [thread 31552] [140.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:06.810] [bmv2] [T] [thread 31552] [140.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:06.810] [bmv2] [T] [thread 31552] [140.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:06.810] [bmv2] [T] [thread 31552] [140.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:06.810] [bmv2] [T] [thread 31552] [140.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:06.810] [bmv2] [D] [thread 31552] [140.0] [cxt 0] Looking up key:

[23:17:06.810] [bmv2] [D] [thread 31552] [140.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:06.810] [bmv2] [D] [thread 31552] [140.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:06.810] [bmv2] [T] [thread 31552] [140.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:06.810] [bmv2] [T] [thread 31552] [140.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:06.810] [bmv2] [T] [thread 31552] [140.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:17:06.810] [bmv2] [T] [thread 31552] [140.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:06.810] [bmv2] [T] [thread 31552] [140.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:06.810] [bmv2] [T] [thread 31552] [140.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:17:06.810] [bmv2] [T] [thread 31552] [140.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:06.810] [bmv2] [T] [thread 31552] [140.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:17:06.810] [bmv2] [T] [thread 31552] [140.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:06.810] [bmv2] [D] [thread 31552] [140.0] [cxt 0] Pipeline 'ingress': end
[23:17:06.810] [bmv2] [D] [thread 31552] [140.0] [cxt 0] Egress port is 4
[23:17:06.810] [bmv2] [D] [thread 31553] [140.0] [cxt 0] Pipeline 'egress': start
[23:17:06.810] [bmv2] [D] [thread 31553] [140.0] [cxt 0] Pipeline 'egress': end
[23:17:06.810] [bmv2] [D] [thread 31553] [140.0] [cxt 0] Deparser 'deparser': start
[23:17:06.810] [bmv2] [D] [thread 31553] [140.0] [cxt 0] Updating checksum 'cksum'
[23:17:06.811] [bmv2] [D] [thread 31553] [140.0] [cxt 0] Deparsing header 'ethernet'
[23:17:06.811] [bmv2] [D] [thread 31553] [140.0] [cxt 0] Deparsing header 'ipv4'
[23:17:06.811] [bmv2] [D] [thread 31553] [140.0] [cxt 0] Deparser 'deparser': end
[23:17:06.811] [bmv2] [D] [thread 31557] [140.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:08.952] [bmv2] [D] [thread 31552] [141.0] [cxt 0] Processing packet received on port 3
[23:17:08.952] [bmv2] [D] [thread 31552] [141.0] [cxt 0] Parser 'parser': start
[23:17:08.952] [bmv2] [D] [thread 31552] [141.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:08.952] [bmv2] [D] [thread 31552] [141.0] [cxt 0] Extracting header 'ethernet'
[23:17:08.952] [bmv2] [D] [thread 31552] [141.0] [cxt 0] Parser state 'start': key is 0800
[23:17:08.952] [bmv2] [T] [thread 31552] [141.0] [cxt 0] Bytes parsed: 14
[23:17:08.952] [bmv2] [D] [thread 31552] [141.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:08.952] [bmv2] [D] [thread 31552] [141.0] [cxt 0] Extracting header 'ipv4'
[23:17:08.952] [bmv2] [D] [thread 31552] [141.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:08.952] [bmv2] [T] [thread 31552] [141.0] [cxt 0] Bytes parsed: 34
[23:17:08.952] [bmv2] [D] [thread 31552] [141.0] [cxt 0] Parser 'parser': end
[23:17:08.952] [bmv2] [D] [thread 31552] [141.0] [cxt 0] Pipeline 'ingress': start
[23:17:08.952] [bmv2] [T] [thread 31552] [141.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:08.952] [bmv2] [T] [thread 31552] [141.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:08.952] [bmv2] [D] [thread 31552] [141.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:08.952] [bmv2] [D] [thread 31552] [141.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:08.952] [bmv2] [D] [thread 31552] [141.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:08.952] [bmv2] [D] [thread 31552] [141.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:08.952] [bmv2] [T] [thread 31552] [141.0] [cxt 0] Action MyIngress.read_port
[23:17:08.952] [bmv2] [T] [thread 31552] [141.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:08.952] [bmv2] [T] [thread 31552] [141.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:08.952] [bmv2] [T] [thread 31552] [141.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:08.952] [bmv2] [T] [thread 31552] [141.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:08.952] [bmv2] [T] [thread 31552] [141.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:08.952] [bmv2] [T] [thread 31552] [141.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:08.952] [bmv2] [T] [thread 31552] [141.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:08.952] [bmv2] [D] [thread 31552] [141.0] [cxt 0] Looking up key:

[23:17:08.952] [bmv2] [D] [thread 31552] [141.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:08.952] [bmv2] [D] [thread 31552] [141.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:08.952] [bmv2] [T] [thread 31552] [141.0] [cxt 0] Action fast_reroute126
[23:17:08.952] [bmv2] [T] [thread 31552] [141.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:08.952] [bmv2] [T] [thread 31552] [141.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:08.952] [bmv2] [D] [thread 31552] [141.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:08.952] [bmv2] [D] [thread 31552] [141.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:08.953] [bmv2] [D] [thread 31552] [141.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:08.953] [bmv2] [D] [thread 31552] [141.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:08.953] [bmv2] [T] [thread 31552] [141.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:08.953] [bmv2] [T] [thread 31552] [141.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:08.953] [bmv2] [T] [thread 31552] [141.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:08.953] [bmv2] [T] [thread 31552] [141.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:08.953] [bmv2] [T] [thread 31552] [141.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:08.953] [bmv2] [D] [thread 31552] [141.0] [cxt 0] Looking up key:

[23:17:08.953] [bmv2] [D] [thread 31552] [141.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:08.953] [bmv2] [D] [thread 31552] [141.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:08.953] [bmv2] [T] [thread 31552] [141.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:08.953] [bmv2] [T] [thread 31552] [141.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:08.953] [bmv2] [T] [thread 31552] [141.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:17:08.953] [bmv2] [T] [thread 31552] [141.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:08.953] [bmv2] [T] [thread 31552] [141.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:08.953] [bmv2] [T] [thread 31552] [141.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:17:08.953] [bmv2] [T] [thread 31552] [141.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:08.953] [bmv2] [T] [thread 31552] [141.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:17:08.953] [bmv2] [T] [thread 31552] [141.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:08.953] [bmv2] [D] [thread 31552] [141.0] [cxt 0] Pipeline 'ingress': end
[23:17:08.953] [bmv2] [D] [thread 31552] [141.0] [cxt 0] Egress port is 4
[23:17:08.953] [bmv2] [D] [thread 31553] [141.0] [cxt 0] Pipeline 'egress': start
[23:17:08.953] [bmv2] [D] [thread 31553] [141.0] [cxt 0] Pipeline 'egress': end
[23:17:08.953] [bmv2] [D] [thread 31553] [141.0] [cxt 0] Deparser 'deparser': start
[23:17:08.953] [bmv2] [D] [thread 31553] [141.0] [cxt 0] Updating checksum 'cksum'
[23:17:08.953] [bmv2] [D] [thread 31553] [141.0] [cxt 0] Deparsing header 'ethernet'
[23:17:08.953] [bmv2] [D] [thread 31553] [141.0] [cxt 0] Deparsing header 'ipv4'
[23:17:08.953] [bmv2] [D] [thread 31553] [141.0] [cxt 0] Deparser 'deparser': end
[23:17:08.953] [bmv2] [D] [thread 31557] [141.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:09.493] [bmv2] [D] [thread 31552] [142.0] [cxt 0] Processing packet received on port 3
[23:17:09.493] [bmv2] [D] [thread 31552] [142.0] [cxt 0] Parser 'parser': start
[23:17:09.493] [bmv2] [D] [thread 31552] [142.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:09.493] [bmv2] [D] [thread 31552] [142.0] [cxt 0] Extracting header 'ethernet'
[23:17:09.493] [bmv2] [D] [thread 31552] [142.0] [cxt 0] Parser state 'start': key is 0800
[23:17:09.493] [bmv2] [T] [thread 31552] [142.0] [cxt 0] Bytes parsed: 14
[23:17:09.493] [bmv2] [D] [thread 31552] [142.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:09.493] [bmv2] [D] [thread 31552] [142.0] [cxt 0] Extracting header 'ipv4'
[23:17:09.493] [bmv2] [D] [thread 31552] [142.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:09.493] [bmv2] [T] [thread 31552] [142.0] [cxt 0] Bytes parsed: 34
[23:17:09.493] [bmv2] [D] [thread 31552] [142.0] [cxt 0] Parser 'parser': end
[23:17:09.493] [bmv2] [D] [thread 31552] [142.0] [cxt 0] Pipeline 'ingress': start
[23:17:09.493] [bmv2] [T] [thread 31552] [142.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:09.493] [bmv2] [T] [thread 31552] [142.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:09.493] [bmv2] [D] [thread 31552] [142.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:09.493] [bmv2] [D] [thread 31552] [142.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:09.493] [bmv2] [D] [thread 31552] [142.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:09.493] [bmv2] [D] [thread 31552] [142.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:09.493] [bmv2] [T] [thread 31552] [142.0] [cxt 0] Action MyIngress.read_port
[23:17:09.493] [bmv2] [T] [thread 31552] [142.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:09.493] [bmv2] [T] [thread 31552] [142.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:09.493] [bmv2] [T] [thread 31552] [142.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:09.493] [bmv2] [T] [thread 31552] [142.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:09.493] [bmv2] [T] [thread 31552] [142.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:09.493] [bmv2] [T] [thread 31552] [142.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:09.493] [bmv2] [T] [thread 31552] [142.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:09.493] [bmv2] [D] [thread 31552] [142.0] [cxt 0] Looking up key:

[23:17:09.493] [bmv2] [D] [thread 31552] [142.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:09.493] [bmv2] [D] [thread 31552] [142.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:09.493] [bmv2] [T] [thread 31552] [142.0] [cxt 0] Action fast_reroute126
[23:17:09.493] [bmv2] [T] [thread 31552] [142.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:09.493] [bmv2] [T] [thread 31552] [142.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:09.494] [bmv2] [D] [thread 31552] [142.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:09.494] [bmv2] [D] [thread 31552] [142.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:09.494] [bmv2] [D] [thread 31552] [142.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:09.494] [bmv2] [D] [thread 31552] [142.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:09.494] [bmv2] [T] [thread 31552] [142.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:09.494] [bmv2] [T] [thread 31552] [142.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:09.494] [bmv2] [T] [thread 31552] [142.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:09.494] [bmv2] [T] [thread 31552] [142.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:09.494] [bmv2] [T] [thread 31552] [142.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:09.494] [bmv2] [D] [thread 31552] [142.0] [cxt 0] Looking up key:

[23:17:09.494] [bmv2] [D] [thread 31552] [142.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:09.494] [bmv2] [D] [thread 31552] [142.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:09.494] [bmv2] [T] [thread 31552] [142.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:09.494] [bmv2] [T] [thread 31552] [142.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:09.494] [bmv2] [T] [thread 31552] [142.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:17:09.494] [bmv2] [T] [thread 31552] [142.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:09.494] [bmv2] [T] [thread 31552] [142.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:09.494] [bmv2] [T] [thread 31552] [142.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:17:09.494] [bmv2] [T] [thread 31552] [142.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:09.494] [bmv2] [T] [thread 31552] [142.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:17:09.494] [bmv2] [T] [thread 31552] [142.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:17:09.494] [bmv2] [T] [thread 31552] [142.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:17:09.494] [bmv2] [D] [thread 31552] [142.0] [cxt 0] Looking up key:

[23:17:09.494] [bmv2] [D] [thread 31552] [142.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:17:09.494] [bmv2] [D] [thread 31552] [142.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:17:09.494] [bmv2] [T] [thread 31552] [142.0] [cxt 0] Action MyIngress.read_depot_port
[23:17:09.494] [bmv2] [T] [thread 31552] [142.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:17:09.494] [bmv2] [T] [thread 31552] [142.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:17:09.494] [bmv2] [T] [thread 31552] [142.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:17:09.494] [bmv2] [D] [thread 31552] [142.0] [cxt 0] Looking up key:

[23:17:09.494] [bmv2] [D] [thread 31552] [142.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:17:09.494] [bmv2] [D] [thread 31552] [142.0] [cxt 0] Action entry is fast_reroute133 - 
[23:17:09.494] [bmv2] [T] [thread 31552] [142.0] [cxt 0] Action fast_reroute133
[23:17:09.494] [bmv2] [T] [thread 31552] [142.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:17:09.494] [bmv2] [T] [thread 31552] [142.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:17:09.494] [bmv2] [D] [thread 31552] [142.0] [cxt 0] Looking up key:

[23:17:09.494] [bmv2] [D] [thread 31552] [142.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:17:09.494] [bmv2] [D] [thread 31552] [142.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:17:09.494] [bmv2] [T] [thread 31552] [142.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:17:09.494] [bmv2] [T] [thread 31552] [142.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:17:09.494] [bmv2] [T] [thread 31552] [142.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:17:09.494] [bmv2] [D] [thread 31552] [142.0] [cxt 0] Pipeline 'ingress': end
[23:17:09.494] [bmv2] [D] [thread 31552] [142.0] [cxt 0] Egress port is 0
[23:17:09.495] [bmv2] [D] [thread 31553] [142.0] [cxt 0] Pipeline 'egress': start
[23:17:09.495] [bmv2] [D] [thread 31553] [142.0] [cxt 0] Pipeline 'egress': end
[23:17:09.495] [bmv2] [D] [thread 31553] [142.0] [cxt 0] Deparser 'deparser': start
[23:17:09.495] [bmv2] [D] [thread 31553] [142.0] [cxt 0] Updating checksum 'cksum'
[23:17:09.495] [bmv2] [D] [thread 31553] [142.0] [cxt 0] Deparsing header 'ethernet'
[23:17:09.495] [bmv2] [D] [thread 31553] [142.0] [cxt 0] Deparsing header 'ipv4'
[23:17:09.495] [bmv2] [D] [thread 31553] [142.0] [cxt 0] Deparser 'deparser': end
[23:17:09.495] [bmv2] [D] [thread 31557] [142.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:17:10.028] [bmv2] [D] [thread 31552] [143.0] [cxt 0] Processing packet received on port 3
[23:17:10.028] [bmv2] [D] [thread 31552] [143.0] [cxt 0] Parser 'parser': start
[23:17:10.028] [bmv2] [D] [thread 31552] [143.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:10.028] [bmv2] [D] [thread 31552] [143.0] [cxt 0] Extracting header 'ethernet'
[23:17:10.028] [bmv2] [D] [thread 31552] [143.0] [cxt 0] Parser state 'start': key is 0800
[23:17:10.028] [bmv2] [T] [thread 31552] [143.0] [cxt 0] Bytes parsed: 14
[23:17:10.028] [bmv2] [D] [thread 31552] [143.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:10.028] [bmv2] [D] [thread 31552] [143.0] [cxt 0] Extracting header 'ipv4'
[23:17:10.028] [bmv2] [D] [thread 31552] [143.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:10.028] [bmv2] [T] [thread 31552] [143.0] [cxt 0] Bytes parsed: 34
[23:17:10.028] [bmv2] [D] [thread 31552] [143.0] [cxt 0] Parser 'parser': end
[23:17:10.028] [bmv2] [D] [thread 31552] [143.0] [cxt 0] Pipeline 'ingress': start
[23:17:10.028] [bmv2] [T] [thread 31552] [143.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:10.028] [bmv2] [T] [thread 31552] [143.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:10.028] [bmv2] [D] [thread 31552] [143.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:10.028] [bmv2] [D] [thread 31552] [143.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:10.028] [bmv2] [D] [thread 31552] [143.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:10.028] [bmv2] [D] [thread 31552] [143.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:10.028] [bmv2] [T] [thread 31552] [143.0] [cxt 0] Action MyIngress.read_port
[23:17:10.028] [bmv2] [T] [thread 31552] [143.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:10.028] [bmv2] [T] [thread 31552] [143.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:10.028] [bmv2] [T] [thread 31552] [143.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:10.028] [bmv2] [T] [thread 31552] [143.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:10.028] [bmv2] [T] [thread 31552] [143.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:10.028] [bmv2] [T] [thread 31552] [143.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:10.028] [bmv2] [T] [thread 31552] [143.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:10.028] [bmv2] [D] [thread 31552] [143.0] [cxt 0] Looking up key:

[23:17:10.028] [bmv2] [D] [thread 31552] [143.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:10.028] [bmv2] [D] [thread 31552] [143.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:10.028] [bmv2] [T] [thread 31552] [143.0] [cxt 0] Action fast_reroute126
[23:17:10.028] [bmv2] [T] [thread 31552] [143.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:10.028] [bmv2] [T] [thread 31552] [143.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:10.028] [bmv2] [D] [thread 31552] [143.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:10.028] [bmv2] [D] [thread 31552] [143.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:10.028] [bmv2] [D] [thread 31552] [143.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:10.028] [bmv2] [D] [thread 31552] [143.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:10.029] [bmv2] [T] [thread 31552] [143.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:10.029] [bmv2] [T] [thread 31552] [143.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:10.029] [bmv2] [T] [thread 31552] [143.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:10.029] [bmv2] [T] [thread 31552] [143.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:10.029] [bmv2] [T] [thread 31552] [143.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:10.029] [bmv2] [D] [thread 31552] [143.0] [cxt 0] Looking up key:

[23:17:10.029] [bmv2] [D] [thread 31552] [143.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:10.029] [bmv2] [D] [thread 31552] [143.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:10.029] [bmv2] [T] [thread 31552] [143.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:10.029] [bmv2] [T] [thread 31552] [143.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:10.029] [bmv2] [T] [thread 31552] [143.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:17:10.029] [bmv2] [T] [thread 31552] [143.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:10.029] [bmv2] [T] [thread 31552] [143.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:10.029] [bmv2] [T] [thread 31552] [143.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:17:10.029] [bmv2] [T] [thread 31552] [143.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:10.029] [bmv2] [T] [thread 31552] [143.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:17:10.029] [bmv2] [T] [thread 31552] [143.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:10.029] [bmv2] [D] [thread 31552] [143.0] [cxt 0] Pipeline 'ingress': end
[23:17:10.029] [bmv2] [D] [thread 31552] [143.0] [cxt 0] Egress port is 4
[23:17:10.029] [bmv2] [D] [thread 31553] [143.0] [cxt 0] Pipeline 'egress': start
[23:17:10.029] [bmv2] [D] [thread 31553] [143.0] [cxt 0] Pipeline 'egress': end
[23:17:10.029] [bmv2] [D] [thread 31553] [143.0] [cxt 0] Deparser 'deparser': start
[23:17:10.029] [bmv2] [D] [thread 31553] [143.0] [cxt 0] Updating checksum 'cksum'
[23:17:10.029] [bmv2] [D] [thread 31553] [143.0] [cxt 0] Deparsing header 'ethernet'
[23:17:10.029] [bmv2] [D] [thread 31553] [143.0] [cxt 0] Deparsing header 'ipv4'
[23:17:10.029] [bmv2] [D] [thread 31553] [143.0] [cxt 0] Deparser 'deparser': end
[23:17:10.029] [bmv2] [D] [thread 31557] [143.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:11.096] [bmv2] [D] [thread 31552] [144.0] [cxt 0] Processing packet received on port 3
[23:17:11.096] [bmv2] [D] [thread 31552] [144.0] [cxt 0] Parser 'parser': start
[23:17:11.096] [bmv2] [D] [thread 31552] [144.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:11.096] [bmv2] [D] [thread 31552] [144.0] [cxt 0] Extracting header 'ethernet'
[23:17:11.096] [bmv2] [D] [thread 31552] [144.0] [cxt 0] Parser state 'start': key is 0800
[23:17:11.096] [bmv2] [T] [thread 31552] [144.0] [cxt 0] Bytes parsed: 14
[23:17:11.096] [bmv2] [D] [thread 31552] [144.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:11.096] [bmv2] [D] [thread 31552] [144.0] [cxt 0] Extracting header 'ipv4'
[23:17:11.096] [bmv2] [D] [thread 31552] [144.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:11.096] [bmv2] [T] [thread 31552] [144.0] [cxt 0] Bytes parsed: 34
[23:17:11.096] [bmv2] [D] [thread 31552] [144.0] [cxt 0] Parser 'parser': end
[23:17:11.096] [bmv2] [D] [thread 31552] [144.0] [cxt 0] Pipeline 'ingress': start
[23:17:11.096] [bmv2] [T] [thread 31552] [144.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:11.096] [bmv2] [T] [thread 31552] [144.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:11.096] [bmv2] [D] [thread 31552] [144.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:11.096] [bmv2] [D] [thread 31552] [144.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:11.096] [bmv2] [D] [thread 31552] [144.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:11.096] [bmv2] [D] [thread 31552] [144.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:11.096] [bmv2] [T] [thread 31552] [144.0] [cxt 0] Action MyIngress.read_port
[23:17:11.097] [bmv2] [T] [thread 31552] [144.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:11.097] [bmv2] [T] [thread 31552] [144.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:11.097] [bmv2] [T] [thread 31552] [144.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:11.097] [bmv2] [T] [thread 31552] [144.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:11.097] [bmv2] [T] [thread 31552] [144.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:11.097] [bmv2] [T] [thread 31552] [144.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:11.097] [bmv2] [T] [thread 31552] [144.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:11.097] [bmv2] [D] [thread 31552] [144.0] [cxt 0] Looking up key:

[23:17:11.097] [bmv2] [D] [thread 31552] [144.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:11.097] [bmv2] [D] [thread 31552] [144.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:11.097] [bmv2] [T] [thread 31552] [144.0] [cxt 0] Action fast_reroute126
[23:17:11.097] [bmv2] [T] [thread 31552] [144.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:11.097] [bmv2] [T] [thread 31552] [144.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:11.097] [bmv2] [D] [thread 31552] [144.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:11.097] [bmv2] [D] [thread 31552] [144.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:11.097] [bmv2] [D] [thread 31552] [144.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:11.097] [bmv2] [D] [thread 31552] [144.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:11.097] [bmv2] [T] [thread 31552] [144.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:11.097] [bmv2] [T] [thread 31552] [144.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:11.097] [bmv2] [T] [thread 31552] [144.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:11.097] [bmv2] [T] [thread 31552] [144.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:11.097] [bmv2] [T] [thread 31552] [144.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:11.097] [bmv2] [D] [thread 31552] [144.0] [cxt 0] Looking up key:

[23:17:11.097] [bmv2] [D] [thread 31552] [144.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:11.097] [bmv2] [D] [thread 31552] [144.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:11.097] [bmv2] [T] [thread 31552] [144.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:11.097] [bmv2] [T] [thread 31552] [144.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:11.097] [bmv2] [T] [thread 31552] [144.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:17:11.097] [bmv2] [T] [thread 31552] [144.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:11.097] [bmv2] [T] [thread 31552] [144.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:11.097] [bmv2] [T] [thread 31552] [144.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:17:11.097] [bmv2] [T] [thread 31552] [144.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:11.097] [bmv2] [T] [thread 31552] [144.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:17:11.097] [bmv2] [T] [thread 31552] [144.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:11.097] [bmv2] [D] [thread 31552] [144.0] [cxt 0] Pipeline 'ingress': end
[23:17:11.097] [bmv2] [D] [thread 31552] [144.0] [cxt 0] Egress port is 4
[23:17:11.097] [bmv2] [D] [thread 31553] [144.0] [cxt 0] Pipeline 'egress': start
[23:17:11.097] [bmv2] [D] [thread 31553] [144.0] [cxt 0] Pipeline 'egress': end
[23:17:11.097] [bmv2] [D] [thread 31553] [144.0] [cxt 0] Deparser 'deparser': start
[23:17:11.097] [bmv2] [D] [thread 31553] [144.0] [cxt 0] Updating checksum 'cksum'
[23:17:11.097] [bmv2] [D] [thread 31553] [144.0] [cxt 0] Deparsing header 'ethernet'
[23:17:11.098] [bmv2] [D] [thread 31553] [144.0] [cxt 0] Deparsing header 'ipv4'
[23:17:11.098] [bmv2] [D] [thread 31553] [144.0] [cxt 0] Deparser 'deparser': end
[23:17:11.098] [bmv2] [D] [thread 31557] [144.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:11.636] [bmv2] [D] [thread 31552] [145.0] [cxt 0] Processing packet received on port 3
[23:17:11.636] [bmv2] [D] [thread 31552] [145.0] [cxt 0] Parser 'parser': start
[23:17:11.636] [bmv2] [D] [thread 31552] [145.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:11.636] [bmv2] [D] [thread 31552] [145.0] [cxt 0] Extracting header 'ethernet'
[23:17:11.636] [bmv2] [D] [thread 31552] [145.0] [cxt 0] Parser state 'start': key is 0800
[23:17:11.636] [bmv2] [T] [thread 31552] [145.0] [cxt 0] Bytes parsed: 14
[23:17:11.636] [bmv2] [D] [thread 31552] [145.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:11.636] [bmv2] [D] [thread 31552] [145.0] [cxt 0] Extracting header 'ipv4'
[23:17:11.636] [bmv2] [D] [thread 31552] [145.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:11.636] [bmv2] [T] [thread 31552] [145.0] [cxt 0] Bytes parsed: 34
[23:17:11.636] [bmv2] [D] [thread 31552] [145.0] [cxt 0] Parser 'parser': end
[23:17:11.636] [bmv2] [D] [thread 31552] [145.0] [cxt 0] Pipeline 'ingress': start
[23:17:11.637] [bmv2] [T] [thread 31552] [145.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:11.637] [bmv2] [T] [thread 31552] [145.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:11.637] [bmv2] [D] [thread 31552] [145.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:11.637] [bmv2] [D] [thread 31552] [145.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:11.637] [bmv2] [D] [thread 31552] [145.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:11.637] [bmv2] [D] [thread 31552] [145.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:11.637] [bmv2] [T] [thread 31552] [145.0] [cxt 0] Action MyIngress.read_port
[23:17:11.637] [bmv2] [T] [thread 31552] [145.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:11.637] [bmv2] [T] [thread 31552] [145.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:11.637] [bmv2] [T] [thread 31552] [145.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:11.637] [bmv2] [T] [thread 31552] [145.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:11.637] [bmv2] [T] [thread 31552] [145.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:11.637] [bmv2] [T] [thread 31552] [145.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:11.637] [bmv2] [T] [thread 31552] [145.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:11.637] [bmv2] [D] [thread 31552] [145.0] [cxt 0] Looking up key:

[23:17:11.637] [bmv2] [D] [thread 31552] [145.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:11.637] [bmv2] [D] [thread 31552] [145.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:11.637] [bmv2] [T] [thread 31552] [145.0] [cxt 0] Action fast_reroute126
[23:17:11.637] [bmv2] [T] [thread 31552] [145.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:11.637] [bmv2] [T] [thread 31552] [145.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:11.637] [bmv2] [D] [thread 31552] [145.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:11.637] [bmv2] [D] [thread 31552] [145.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:11.637] [bmv2] [D] [thread 31552] [145.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:11.637] [bmv2] [D] [thread 31552] [145.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:11.637] [bmv2] [T] [thread 31552] [145.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:11.637] [bmv2] [T] [thread 31552] [145.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:11.637] [bmv2] [T] [thread 31552] [145.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:11.637] [bmv2] [T] [thread 31552] [145.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:11.637] [bmv2] [T] [thread 31552] [145.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:11.637] [bmv2] [D] [thread 31552] [145.0] [cxt 0] Looking up key:

[23:17:11.637] [bmv2] [D] [thread 31552] [145.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:11.637] [bmv2] [D] [thread 31552] [145.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:11.637] [bmv2] [T] [thread 31552] [145.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:11.637] [bmv2] [T] [thread 31552] [145.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:11.637] [bmv2] [T] [thread 31552] [145.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:17:11.637] [bmv2] [T] [thread 31552] [145.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:11.637] [bmv2] [T] [thread 31552] [145.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:11.637] [bmv2] [T] [thread 31552] [145.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:17:11.637] [bmv2] [T] [thread 31552] [145.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:11.637] [bmv2] [T] [thread 31552] [145.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:17:11.637] [bmv2] [T] [thread 31552] [145.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:11.638] [bmv2] [D] [thread 31552] [145.0] [cxt 0] Pipeline 'ingress': end
[23:17:11.638] [bmv2] [D] [thread 31552] [145.0] [cxt 0] Egress port is 4
[23:17:11.638] [bmv2] [D] [thread 31553] [145.0] [cxt 0] Pipeline 'egress': start
[23:17:11.638] [bmv2] [D] [thread 31553] [145.0] [cxt 0] Pipeline 'egress': end
[23:17:11.638] [bmv2] [D] [thread 31553] [145.0] [cxt 0] Deparser 'deparser': start
[23:17:11.638] [bmv2] [D] [thread 31553] [145.0] [cxt 0] Updating checksum 'cksum'
[23:17:11.638] [bmv2] [D] [thread 31553] [145.0] [cxt 0] Deparsing header 'ethernet'
[23:17:11.638] [bmv2] [D] [thread 31553] [145.0] [cxt 0] Deparsing header 'ipv4'
[23:17:11.638] [bmv2] [D] [thread 31553] [145.0] [cxt 0] Deparser 'deparser': end
[23:17:11.638] [bmv2] [D] [thread 31557] [145.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:11.647] [bmv2] [D] [thread 31552] [146.0] [cxt 0] Processing packet received on port 3
[23:17:11.647] [bmv2] [D] [thread 31552] [146.0] [cxt 0] Parser 'parser': start
[23:17:11.647] [bmv2] [D] [thread 31552] [146.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:11.647] [bmv2] [D] [thread 31552] [146.0] [cxt 0] Extracting header 'ethernet'
[23:17:11.647] [bmv2] [D] [thread 31552] [146.0] [cxt 0] Parser state 'start': key is 0800
[23:17:11.647] [bmv2] [T] [thread 31552] [146.0] [cxt 0] Bytes parsed: 14
[23:17:11.647] [bmv2] [D] [thread 31552] [146.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:11.647] [bmv2] [D] [thread 31552] [146.0] [cxt 0] Extracting header 'ipv4'
[23:17:11.647] [bmv2] [D] [thread 31552] [146.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:11.647] [bmv2] [T] [thread 31552] [146.0] [cxt 0] Bytes parsed: 34
[23:17:11.647] [bmv2] [D] [thread 31552] [146.0] [cxt 0] Parser 'parser': end
[23:17:11.647] [bmv2] [D] [thread 31552] [146.0] [cxt 0] Pipeline 'ingress': start
[23:17:11.647] [bmv2] [T] [thread 31552] [146.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:11.647] [bmv2] [T] [thread 31552] [146.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:11.647] [bmv2] [D] [thread 31552] [146.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:11.647] [bmv2] [D] [thread 31552] [146.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:11.647] [bmv2] [D] [thread 31552] [146.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:11.647] [bmv2] [D] [thread 31552] [146.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:11.647] [bmv2] [T] [thread 31552] [146.0] [cxt 0] Action MyIngress.read_port
[23:17:11.647] [bmv2] [T] [thread 31552] [146.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:11.647] [bmv2] [T] [thread 31552] [146.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:11.647] [bmv2] [T] [thread 31552] [146.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:11.647] [bmv2] [T] [thread 31552] [146.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:11.647] [bmv2] [T] [thread 31552] [146.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:11.647] [bmv2] [T] [thread 31552] [146.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:11.647] [bmv2] [T] [thread 31552] [146.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:11.647] [bmv2] [D] [thread 31552] [146.0] [cxt 0] Looking up key:

[23:17:11.647] [bmv2] [D] [thread 31552] [146.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:11.647] [bmv2] [D] [thread 31552] [146.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:11.647] [bmv2] [T] [thread 31552] [146.0] [cxt 0] Action fast_reroute126
[23:17:11.647] [bmv2] [T] [thread 31552] [146.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:11.647] [bmv2] [T] [thread 31552] [146.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:11.647] [bmv2] [D] [thread 31552] [146.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:11.647] [bmv2] [D] [thread 31552] [146.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:11.647] [bmv2] [D] [thread 31552] [146.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:11.648] [bmv2] [D] [thread 31552] [146.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:11.648] [bmv2] [T] [thread 31552] [146.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:11.648] [bmv2] [T] [thread 31552] [146.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:11.648] [bmv2] [T] [thread 31552] [146.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:11.648] [bmv2] [T] [thread 31552] [146.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:11.648] [bmv2] [T] [thread 31552] [146.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:11.648] [bmv2] [D] [thread 31552] [146.0] [cxt 0] Looking up key:

[23:17:11.648] [bmv2] [D] [thread 31552] [146.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:11.648] [bmv2] [D] [thread 31552] [146.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:11.648] [bmv2] [T] [thread 31552] [146.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:11.648] [bmv2] [T] [thread 31552] [146.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:11.648] [bmv2] [T] [thread 31552] [146.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:17:11.648] [bmv2] [T] [thread 31552] [146.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:11.648] [bmv2] [T] [thread 31552] [146.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:11.648] [bmv2] [T] [thread 31552] [146.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:17:11.648] [bmv2] [T] [thread 31552] [146.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:11.648] [bmv2] [T] [thread 31552] [146.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:17:11.648] [bmv2] [T] [thread 31552] [146.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:11.648] [bmv2] [D] [thread 31552] [146.0] [cxt 0] Pipeline 'ingress': end
[23:17:11.648] [bmv2] [D] [thread 31552] [146.0] [cxt 0] Egress port is 4
[23:17:11.648] [bmv2] [D] [thread 31553] [146.0] [cxt 0] Pipeline 'egress': start
[23:17:11.648] [bmv2] [D] [thread 31553] [146.0] [cxt 0] Pipeline 'egress': end
[23:17:11.648] [bmv2] [D] [thread 31553] [146.0] [cxt 0] Deparser 'deparser': start
[23:17:11.648] [bmv2] [D] [thread 31553] [146.0] [cxt 0] Updating checksum 'cksum'
[23:17:11.648] [bmv2] [D] [thread 31553] [146.0] [cxt 0] Deparsing header 'ethernet'
[23:17:11.648] [bmv2] [D] [thread 31553] [146.0] [cxt 0] Deparsing header 'ipv4'
[23:17:11.648] [bmv2] [D] [thread 31553] [146.0] [cxt 0] Deparser 'deparser': end
[23:17:11.648] [bmv2] [D] [thread 31557] [146.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:13.780] [bmv2] [D] [thread 31552] [147.0] [cxt 0] Processing packet received on port 3
[23:17:13.780] [bmv2] [D] [thread 31552] [147.0] [cxt 0] Parser 'parser': start
[23:17:13.780] [bmv2] [D] [thread 31552] [147.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:13.780] [bmv2] [D] [thread 31552] [147.0] [cxt 0] Extracting header 'ethernet'
[23:17:13.780] [bmv2] [D] [thread 31552] [147.0] [cxt 0] Parser state 'start': key is 0800
[23:17:13.780] [bmv2] [T] [thread 31552] [147.0] [cxt 0] Bytes parsed: 14
[23:17:13.780] [bmv2] [D] [thread 31552] [147.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:13.780] [bmv2] [D] [thread 31552] [147.0] [cxt 0] Extracting header 'ipv4'
[23:17:13.780] [bmv2] [D] [thread 31552] [147.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:13.780] [bmv2] [T] [thread 31552] [147.0] [cxt 0] Bytes parsed: 34
[23:17:13.780] [bmv2] [D] [thread 31552] [147.0] [cxt 0] Parser 'parser': end
[23:17:13.780] [bmv2] [D] [thread 31552] [147.0] [cxt 0] Pipeline 'ingress': start
[23:17:13.780] [bmv2] [T] [thread 31552] [147.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:13.781] [bmv2] [T] [thread 31552] [147.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:13.781] [bmv2] [D] [thread 31552] [147.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:13.781] [bmv2] [D] [thread 31552] [147.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:13.781] [bmv2] [D] [thread 31552] [147.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:13.781] [bmv2] [D] [thread 31552] [147.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:13.781] [bmv2] [T] [thread 31552] [147.0] [cxt 0] Action MyIngress.read_port
[23:17:13.781] [bmv2] [T] [thread 31552] [147.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:13.781] [bmv2] [T] [thread 31552] [147.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:13.781] [bmv2] [T] [thread 31552] [147.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:13.781] [bmv2] [T] [thread 31552] [147.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:13.781] [bmv2] [T] [thread 31552] [147.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:13.781] [bmv2] [T] [thread 31552] [147.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:13.781] [bmv2] [T] [thread 31552] [147.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:13.781] [bmv2] [D] [thread 31552] [147.0] [cxt 0] Looking up key:

[23:17:13.781] [bmv2] [D] [thread 31552] [147.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:13.781] [bmv2] [D] [thread 31552] [147.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:13.781] [bmv2] [T] [thread 31552] [147.0] [cxt 0] Action fast_reroute126
[23:17:13.781] [bmv2] [T] [thread 31552] [147.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:13.781] [bmv2] [T] [thread 31552] [147.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:13.781] [bmv2] [D] [thread 31552] [147.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:13.781] [bmv2] [D] [thread 31552] [147.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:13.781] [bmv2] [D] [thread 31552] [147.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:13.781] [bmv2] [D] [thread 31552] [147.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:13.781] [bmv2] [T] [thread 31552] [147.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:13.781] [bmv2] [T] [thread 31552] [147.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:13.781] [bmv2] [T] [thread 31552] [147.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:13.781] [bmv2] [T] [thread 31552] [147.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:13.781] [bmv2] [T] [thread 31552] [147.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:13.781] [bmv2] [D] [thread 31552] [147.0] [cxt 0] Looking up key:

[23:17:13.781] [bmv2] [D] [thread 31552] [147.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:13.781] [bmv2] [D] [thread 31552] [147.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:13.781] [bmv2] [T] [thread 31552] [147.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:13.781] [bmv2] [T] [thread 31552] [147.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:13.781] [bmv2] [T] [thread 31552] [147.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:17:13.781] [bmv2] [T] [thread 31552] [147.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:13.781] [bmv2] [T] [thread 31552] [147.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:13.781] [bmv2] [T] [thread 31552] [147.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:17:13.782] [bmv2] [T] [thread 31552] [147.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:13.782] [bmv2] [T] [thread 31552] [147.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:17:13.782] [bmv2] [T] [thread 31552] [147.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:13.782] [bmv2] [D] [thread 31552] [147.0] [cxt 0] Pipeline 'ingress': end
[23:17:13.782] [bmv2] [D] [thread 31552] [147.0] [cxt 0] Egress port is 4
[23:17:13.782] [bmv2] [D] [thread 31553] [147.0] [cxt 0] Pipeline 'egress': start
[23:17:13.782] [bmv2] [D] [thread 31553] [147.0] [cxt 0] Pipeline 'egress': end
[23:17:13.782] [bmv2] [D] [thread 31553] [147.0] [cxt 0] Deparser 'deparser': start
[23:17:13.782] [bmv2] [D] [thread 31553] [147.0] [cxt 0] Updating checksum 'cksum'
[23:17:13.782] [bmv2] [D] [thread 31553] [147.0] [cxt 0] Deparsing header 'ethernet'
[23:17:13.782] [bmv2] [D] [thread 31553] [147.0] [cxt 0] Deparsing header 'ipv4'
[23:17:13.782] [bmv2] [D] [thread 31553] [147.0] [cxt 0] Deparser 'deparser': end
[23:17:13.782] [bmv2] [D] [thread 31557] [147.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:13.791] [bmv2] [D] [thread 31552] [148.0] [cxt 0] Processing packet received on port 3
[23:17:13.791] [bmv2] [D] [thread 31552] [148.0] [cxt 0] Parser 'parser': start
[23:17:13.791] [bmv2] [D] [thread 31552] [148.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:13.791] [bmv2] [D] [thread 31552] [148.0] [cxt 0] Extracting header 'ethernet'
[23:17:13.791] [bmv2] [D] [thread 31552] [148.0] [cxt 0] Parser state 'start': key is 0800
[23:17:13.791] [bmv2] [T] [thread 31552] [148.0] [cxt 0] Bytes parsed: 14
[23:17:13.791] [bmv2] [D] [thread 31552] [148.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:13.791] [bmv2] [D] [thread 31552] [148.0] [cxt 0] Extracting header 'ipv4'
[23:17:13.791] [bmv2] [D] [thread 31552] [148.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:13.791] [bmv2] [T] [thread 31552] [148.0] [cxt 0] Bytes parsed: 34
[23:17:13.791] [bmv2] [D] [thread 31552] [148.0] [cxt 0] Parser 'parser': end
[23:17:13.791] [bmv2] [D] [thread 31552] [148.0] [cxt 0] Pipeline 'ingress': start
[23:17:13.791] [bmv2] [T] [thread 31552] [148.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:13.792] [bmv2] [T] [thread 31552] [148.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:13.792] [bmv2] [D] [thread 31552] [148.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:13.792] [bmv2] [D] [thread 31552] [148.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:13.792] [bmv2] [D] [thread 31552] [148.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:13.792] [bmv2] [D] [thread 31552] [148.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:13.792] [bmv2] [T] [thread 31552] [148.0] [cxt 0] Action MyIngress.read_port
[23:17:13.792] [bmv2] [T] [thread 31552] [148.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:13.792] [bmv2] [T] [thread 31552] [148.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:13.792] [bmv2] [T] [thread 31552] [148.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:13.792] [bmv2] [T] [thread 31552] [148.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:13.792] [bmv2] [T] [thread 31552] [148.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:13.792] [bmv2] [T] [thread 31552] [148.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:13.792] [bmv2] [T] [thread 31552] [148.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:13.792] [bmv2] [D] [thread 31552] [148.0] [cxt 0] Looking up key:

[23:17:13.792] [bmv2] [D] [thread 31552] [148.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:13.792] [bmv2] [D] [thread 31552] [148.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:13.792] [bmv2] [T] [thread 31552] [148.0] [cxt 0] Action fast_reroute126
[23:17:13.792] [bmv2] [T] [thread 31552] [148.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:13.792] [bmv2] [T] [thread 31552] [148.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:13.792] [bmv2] [D] [thread 31552] [148.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:13.792] [bmv2] [D] [thread 31552] [148.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:13.792] [bmv2] [D] [thread 31552] [148.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:13.792] [bmv2] [D] [thread 31552] [148.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:13.792] [bmv2] [T] [thread 31552] [148.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:13.792] [bmv2] [T] [thread 31552] [148.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:13.792] [bmv2] [T] [thread 31552] [148.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:13.792] [bmv2] [T] [thread 31552] [148.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:13.792] [bmv2] [T] [thread 31552] [148.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:13.792] [bmv2] [D] [thread 31552] [148.0] [cxt 0] Looking up key:

[23:17:13.792] [bmv2] [D] [thread 31552] [148.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:13.792] [bmv2] [D] [thread 31552] [148.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:13.792] [bmv2] [T] [thread 31552] [148.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:13.792] [bmv2] [T] [thread 31552] [148.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:13.792] [bmv2] [T] [thread 31552] [148.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:17:13.792] [bmv2] [T] [thread 31552] [148.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:13.792] [bmv2] [T] [thread 31552] [148.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:13.792] [bmv2] [T] [thread 31552] [148.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:17:13.792] [bmv2] [T] [thread 31552] [148.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:13.792] [bmv2] [T] [thread 31552] [148.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:17:13.792] [bmv2] [T] [thread 31552] [148.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:13.792] [bmv2] [D] [thread 31552] [148.0] [cxt 0] Pipeline 'ingress': end
[23:17:13.793] [bmv2] [D] [thread 31552] [148.0] [cxt 0] Egress port is 4
[23:17:13.793] [bmv2] [D] [thread 31553] [148.0] [cxt 0] Pipeline 'egress': start
[23:17:13.793] [bmv2] [D] [thread 31553] [148.0] [cxt 0] Pipeline 'egress': end
[23:17:13.793] [bmv2] [D] [thread 31553] [148.0] [cxt 0] Deparser 'deparser': start
[23:17:13.793] [bmv2] [D] [thread 31553] [148.0] [cxt 0] Updating checksum 'cksum'
[23:17:13.793] [bmv2] [D] [thread 31553] [148.0] [cxt 0] Deparsing header 'ethernet'
[23:17:13.793] [bmv2] [D] [thread 31553] [148.0] [cxt 0] Deparsing header 'ipv4'
[23:17:13.793] [bmv2] [D] [thread 31553] [148.0] [cxt 0] Deparser 'deparser': end
[23:17:13.793] [bmv2] [D] [thread 31557] [148.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:14.316] [bmv2] [D] [thread 31552] [149.0] [cxt 0] Processing packet received on port 3
[23:17:14.316] [bmv2] [D] [thread 31552] [149.0] [cxt 0] Parser 'parser': start
[23:17:14.316] [bmv2] [D] [thread 31552] [149.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:14.316] [bmv2] [D] [thread 31552] [149.0] [cxt 0] Extracting header 'ethernet'
[23:17:14.316] [bmv2] [D] [thread 31552] [149.0] [cxt 0] Parser state 'start': key is 0800
[23:17:14.316] [bmv2] [T] [thread 31552] [149.0] [cxt 0] Bytes parsed: 14
[23:17:14.316] [bmv2] [D] [thread 31552] [149.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:14.316] [bmv2] [D] [thread 31552] [149.0] [cxt 0] Extracting header 'ipv4'
[23:17:14.316] [bmv2] [D] [thread 31552] [149.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:14.316] [bmv2] [T] [thread 31552] [149.0] [cxt 0] Bytes parsed: 34
[23:17:14.316] [bmv2] [D] [thread 31552] [149.0] [cxt 0] Parser 'parser': end
[23:17:14.316] [bmv2] [D] [thread 31552] [149.0] [cxt 0] Pipeline 'ingress': start
[23:17:14.316] [bmv2] [T] [thread 31552] [149.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:14.316] [bmv2] [T] [thread 31552] [149.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:14.316] [bmv2] [D] [thread 31552] [149.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:14.316] [bmv2] [D] [thread 31552] [149.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:14.317] [bmv2] [D] [thread 31552] [149.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:14.317] [bmv2] [D] [thread 31552] [149.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:14.317] [bmv2] [T] [thread 31552] [149.0] [cxt 0] Action MyIngress.read_port
[23:17:14.317] [bmv2] [T] [thread 31552] [149.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:14.317] [bmv2] [T] [thread 31552] [149.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:14.317] [bmv2] [T] [thread 31552] [149.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:14.317] [bmv2] [T] [thread 31552] [149.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:14.317] [bmv2] [T] [thread 31552] [149.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:14.317] [bmv2] [T] [thread 31552] [149.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:14.317] [bmv2] [T] [thread 31552] [149.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:14.317] [bmv2] [D] [thread 31552] [149.0] [cxt 0] Looking up key:

[23:17:14.317] [bmv2] [D] [thread 31552] [149.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:14.317] [bmv2] [D] [thread 31552] [149.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:14.317] [bmv2] [T] [thread 31552] [149.0] [cxt 0] Action fast_reroute126
[23:17:14.317] [bmv2] [T] [thread 31552] [149.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:14.317] [bmv2] [T] [thread 31552] [149.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:14.317] [bmv2] [D] [thread 31552] [149.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:14.317] [bmv2] [D] [thread 31552] [149.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:14.317] [bmv2] [D] [thread 31552] [149.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:14.317] [bmv2] [D] [thread 31552] [149.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:14.317] [bmv2] [T] [thread 31552] [149.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:14.317] [bmv2] [T] [thread 31552] [149.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:14.317] [bmv2] [T] [thread 31552] [149.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:14.317] [bmv2] [T] [thread 31552] [149.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:14.317] [bmv2] [T] [thread 31552] [149.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:14.317] [bmv2] [D] [thread 31552] [149.0] [cxt 0] Looking up key:

[23:17:14.317] [bmv2] [D] [thread 31552] [149.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:14.317] [bmv2] [D] [thread 31552] [149.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:14.317] [bmv2] [T] [thread 31552] [149.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:14.317] [bmv2] [T] [thread 31552] [149.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:14.317] [bmv2] [T] [thread 31552] [149.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:17:14.317] [bmv2] [T] [thread 31552] [149.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:14.317] [bmv2] [T] [thread 31552] [149.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:14.317] [bmv2] [T] [thread 31552] [149.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:17:14.317] [bmv2] [T] [thread 31552] [149.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:14.317] [bmv2] [T] [thread 31552] [149.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:17:14.317] [bmv2] [T] [thread 31552] [149.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:17:14.317] [bmv2] [T] [thread 31552] [149.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:17:14.317] [bmv2] [D] [thread 31552] [149.0] [cxt 0] Looking up key:

[23:17:14.317] [bmv2] [D] [thread 31552] [149.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:17:14.317] [bmv2] [D] [thread 31552] [149.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:17:14.317] [bmv2] [T] [thread 31552] [149.0] [cxt 0] Action MyIngress.read_depot_port
[23:17:14.317] [bmv2] [T] [thread 31552] [149.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:17:14.318] [bmv2] [T] [thread 31552] [149.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:17:14.318] [bmv2] [T] [thread 31552] [149.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:17:14.318] [bmv2] [D] [thread 31552] [149.0] [cxt 0] Looking up key:

[23:17:14.318] [bmv2] [D] [thread 31552] [149.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:17:14.318] [bmv2] [D] [thread 31552] [149.0] [cxt 0] Action entry is fast_reroute133 - 
[23:17:14.318] [bmv2] [T] [thread 31552] [149.0] [cxt 0] Action fast_reroute133
[23:17:14.318] [bmv2] [T] [thread 31552] [149.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:17:14.318] [bmv2] [T] [thread 31552] [149.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:17:14.318] [bmv2] [D] [thread 31552] [149.0] [cxt 0] Looking up key:

[23:17:14.318] [bmv2] [D] [thread 31552] [149.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:17:14.318] [bmv2] [D] [thread 31552] [149.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:17:14.318] [bmv2] [T] [thread 31552] [149.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:17:14.318] [bmv2] [T] [thread 31552] [149.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:17:14.318] [bmv2] [T] [thread 31552] [149.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:17:14.318] [bmv2] [D] [thread 31552] [149.0] [cxt 0] Pipeline 'ingress': end
[23:17:14.318] [bmv2] [D] [thread 31552] [149.0] [cxt 0] Egress port is 0
[23:17:14.318] [bmv2] [D] [thread 31553] [149.0] [cxt 0] Pipeline 'egress': start
[23:17:14.318] [bmv2] [D] [thread 31553] [149.0] [cxt 0] Pipeline 'egress': end
[23:17:14.318] [bmv2] [D] [thread 31553] [149.0] [cxt 0] Deparser 'deparser': start
[23:17:14.318] [bmv2] [D] [thread 31553] [149.0] [cxt 0] Updating checksum 'cksum'
[23:17:14.318] [bmv2] [D] [thread 31553] [149.0] [cxt 0] Deparsing header 'ethernet'
[23:17:14.318] [bmv2] [D] [thread 31553] [149.0] [cxt 0] Deparsing header 'ipv4'
[23:17:14.318] [bmv2] [D] [thread 31553] [149.0] [cxt 0] Deparser 'deparser': end
[23:17:14.318] [bmv2] [D] [thread 31557] [149.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:17:15.388] [bmv2] [D] [thread 31552] [150.0] [cxt 0] Processing packet received on port 3
[23:17:15.388] [bmv2] [D] [thread 31552] [150.0] [cxt 0] Parser 'parser': start
[23:17:15.388] [bmv2] [D] [thread 31552] [150.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:15.388] [bmv2] [D] [thread 31552] [150.0] [cxt 0] Extracting header 'ethernet'
[23:17:15.388] [bmv2] [D] [thread 31552] [150.0] [cxt 0] Parser state 'start': key is 0800
[23:17:15.388] [bmv2] [T] [thread 31552] [150.0] [cxt 0] Bytes parsed: 14
[23:17:15.388] [bmv2] [D] [thread 31552] [150.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:15.388] [bmv2] [D] [thread 31552] [150.0] [cxt 0] Extracting header 'ipv4'
[23:17:15.388] [bmv2] [D] [thread 31552] [150.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:15.388] [bmv2] [T] [thread 31552] [150.0] [cxt 0] Bytes parsed: 34
[23:17:15.388] [bmv2] [D] [thread 31552] [150.0] [cxt 0] Parser 'parser': end
[23:17:15.388] [bmv2] [D] [thread 31552] [150.0] [cxt 0] Pipeline 'ingress': start
[23:17:15.388] [bmv2] [T] [thread 31552] [150.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:15.388] [bmv2] [T] [thread 31552] [150.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:15.388] [bmv2] [D] [thread 31552] [150.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:15.388] [bmv2] [D] [thread 31552] [150.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:15.388] [bmv2] [D] [thread 31552] [150.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:15.388] [bmv2] [D] [thread 31552] [150.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:15.388] [bmv2] [T] [thread 31552] [150.0] [cxt 0] Action MyIngress.read_port
[23:17:15.388] [bmv2] [T] [thread 31552] [150.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:15.388] [bmv2] [T] [thread 31552] [150.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:15.388] [bmv2] [T] [thread 31552] [150.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:15.388] [bmv2] [T] [thread 31552] [150.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:15.389] [bmv2] [T] [thread 31552] [150.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:15.389] [bmv2] [T] [thread 31552] [150.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:15.389] [bmv2] [T] [thread 31552] [150.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:15.389] [bmv2] [D] [thread 31552] [150.0] [cxt 0] Looking up key:

[23:17:15.389] [bmv2] [D] [thread 31552] [150.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:15.389] [bmv2] [D] [thread 31552] [150.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:15.389] [bmv2] [T] [thread 31552] [150.0] [cxt 0] Action fast_reroute126
[23:17:15.389] [bmv2] [T] [thread 31552] [150.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:15.389] [bmv2] [T] [thread 31552] [150.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:15.389] [bmv2] [D] [thread 31552] [150.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:15.389] [bmv2] [D] [thread 31552] [150.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:15.389] [bmv2] [D] [thread 31552] [150.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:15.389] [bmv2] [D] [thread 31552] [150.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:15.389] [bmv2] [T] [thread 31552] [150.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:15.389] [bmv2] [T] [thread 31552] [150.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:15.389] [bmv2] [T] [thread 31552] [150.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:15.389] [bmv2] [T] [thread 31552] [150.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:15.389] [bmv2] [T] [thread 31552] [150.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:15.389] [bmv2] [D] [thread 31552] [150.0] [cxt 0] Looking up key:

[23:17:15.389] [bmv2] [D] [thread 31552] [150.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:15.389] [bmv2] [D] [thread 31552] [150.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:15.389] [bmv2] [T] [thread 31552] [150.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:15.389] [bmv2] [T] [thread 31552] [150.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:15.389] [bmv2] [T] [thread 31552] [150.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:17:15.389] [bmv2] [T] [thread 31552] [150.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:15.389] [bmv2] [T] [thread 31552] [150.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:15.389] [bmv2] [T] [thread 31552] [150.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:17:15.389] [bmv2] [T] [thread 31552] [150.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:15.389] [bmv2] [T] [thread 31552] [150.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:17:15.389] [bmv2] [T] [thread 31552] [150.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:15.389] [bmv2] [D] [thread 31552] [150.0] [cxt 0] Pipeline 'ingress': end
[23:17:15.389] [bmv2] [D] [thread 31552] [150.0] [cxt 0] Egress port is 4
[23:17:15.389] [bmv2] [D] [thread 31553] [150.0] [cxt 0] Pipeline 'egress': start
[23:17:15.389] [bmv2] [D] [thread 31553] [150.0] [cxt 0] Pipeline 'egress': end
[23:17:15.389] [bmv2] [D] [thread 31553] [150.0] [cxt 0] Deparser 'deparser': start
[23:17:15.389] [bmv2] [D] [thread 31553] [150.0] [cxt 0] Updating checksum 'cksum'
[23:17:15.389] [bmv2] [D] [thread 31553] [150.0] [cxt 0] Deparsing header 'ethernet'
[23:17:15.389] [bmv2] [D] [thread 31553] [150.0] [cxt 0] Deparsing header 'ipv4'
[23:17:15.389] [bmv2] [D] [thread 31553] [150.0] [cxt 0] Deparser 'deparser': end
[23:17:15.390] [bmv2] [D] [thread 31557] [150.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:15.398] [bmv2] [D] [thread 31552] [151.0] [cxt 0] Processing packet received on port 3
[23:17:15.398] [bmv2] [D] [thread 31552] [151.0] [cxt 0] Parser 'parser': start
[23:17:15.398] [bmv2] [D] [thread 31552] [151.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:15.399] [bmv2] [D] [thread 31552] [151.0] [cxt 0] Extracting header 'ethernet'
[23:17:15.399] [bmv2] [D] [thread 31552] [151.0] [cxt 0] Parser state 'start': key is 0800
[23:17:15.399] [bmv2] [T] [thread 31552] [151.0] [cxt 0] Bytes parsed: 14
[23:17:15.399] [bmv2] [D] [thread 31552] [151.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:15.399] [bmv2] [D] [thread 31552] [151.0] [cxt 0] Extracting header 'ipv4'
[23:17:15.399] [bmv2] [D] [thread 31552] [151.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:15.399] [bmv2] [T] [thread 31552] [151.0] [cxt 0] Bytes parsed: 34
[23:17:15.399] [bmv2] [D] [thread 31552] [151.0] [cxt 0] Parser 'parser': end
[23:17:15.399] [bmv2] [D] [thread 31552] [151.0] [cxt 0] Pipeline 'ingress': start
[23:17:15.399] [bmv2] [T] [thread 31552] [151.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:15.399] [bmv2] [T] [thread 31552] [151.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:15.399] [bmv2] [D] [thread 31552] [151.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:15.399] [bmv2] [D] [thread 31552] [151.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:15.399] [bmv2] [D] [thread 31552] [151.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:15.399] [bmv2] [D] [thread 31552] [151.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:15.399] [bmv2] [T] [thread 31552] [151.0] [cxt 0] Action MyIngress.read_port
[23:17:15.399] [bmv2] [T] [thread 31552] [151.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:15.399] [bmv2] [T] [thread 31552] [151.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:15.399] [bmv2] [T] [thread 31552] [151.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:15.399] [bmv2] [T] [thread 31552] [151.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:15.399] [bmv2] [T] [thread 31552] [151.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:15.399] [bmv2] [T] [thread 31552] [151.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:15.399] [bmv2] [T] [thread 31552] [151.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:15.399] [bmv2] [D] [thread 31552] [151.0] [cxt 0] Looking up key:

[23:17:15.399] [bmv2] [D] [thread 31552] [151.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:15.399] [bmv2] [D] [thread 31552] [151.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:15.399] [bmv2] [T] [thread 31552] [151.0] [cxt 0] Action fast_reroute126
[23:17:15.399] [bmv2] [T] [thread 31552] [151.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:15.399] [bmv2] [T] [thread 31552] [151.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:15.399] [bmv2] [D] [thread 31552] [151.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:15.399] [bmv2] [D] [thread 31552] [151.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:15.399] [bmv2] [D] [thread 31552] [151.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:15.399] [bmv2] [D] [thread 31552] [151.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:15.399] [bmv2] [T] [thread 31552] [151.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:15.399] [bmv2] [T] [thread 31552] [151.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:15.399] [bmv2] [T] [thread 31552] [151.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:15.399] [bmv2] [T] [thread 31552] [151.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:15.399] [bmv2] [T] [thread 31552] [151.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:15.399] [bmv2] [D] [thread 31552] [151.0] [cxt 0] Looking up key:

[23:17:15.399] [bmv2] [D] [thread 31552] [151.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:15.399] [bmv2] [D] [thread 31552] [151.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:15.399] [bmv2] [T] [thread 31552] [151.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:15.399] [bmv2] [T] [thread 31552] [151.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:15.399] [bmv2] [T] [thread 31552] [151.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:17:15.399] [bmv2] [T] [thread 31552] [151.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:15.399] [bmv2] [T] [thread 31552] [151.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:15.400] [bmv2] [T] [thread 31552] [151.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:17:15.400] [bmv2] [T] [thread 31552] [151.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:15.400] [bmv2] [T] [thread 31552] [151.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:17:15.400] [bmv2] [T] [thread 31552] [151.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:15.400] [bmv2] [D] [thread 31552] [151.0] [cxt 0] Pipeline 'ingress': end
[23:17:15.400] [bmv2] [D] [thread 31552] [151.0] [cxt 0] Egress port is 4
[23:17:15.400] [bmv2] [D] [thread 31553] [151.0] [cxt 0] Pipeline 'egress': start
[23:17:15.400] [bmv2] [D] [thread 31553] [151.0] [cxt 0] Pipeline 'egress': end
[23:17:15.400] [bmv2] [D] [thread 31553] [151.0] [cxt 0] Deparser 'deparser': start
[23:17:15.400] [bmv2] [D] [thread 31553] [151.0] [cxt 0] Updating checksum 'cksum'
[23:17:15.400] [bmv2] [D] [thread 31553] [151.0] [cxt 0] Deparsing header 'ethernet'
[23:17:15.400] [bmv2] [D] [thread 31553] [151.0] [cxt 0] Deparsing header 'ipv4'
[23:17:15.400] [bmv2] [D] [thread 31553] [151.0] [cxt 0] Deparser 'deparser': end
[23:17:15.400] [bmv2] [D] [thread 31557] [151.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:15.929] [bmv2] [D] [thread 31552] [152.0] [cxt 0] Processing packet received on port 3
[23:17:15.929] [bmv2] [D] [thread 31552] [152.0] [cxt 0] Parser 'parser': start
[23:17:15.929] [bmv2] [D] [thread 31552] [152.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:15.929] [bmv2] [D] [thread 31552] [152.0] [cxt 0] Extracting header 'ethernet'
[23:17:15.929] [bmv2] [D] [thread 31552] [152.0] [cxt 0] Parser state 'start': key is 0800
[23:17:15.929] [bmv2] [T] [thread 31552] [152.0] [cxt 0] Bytes parsed: 14
[23:17:15.929] [bmv2] [D] [thread 31552] [152.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:15.929] [bmv2] [D] [thread 31552] [152.0] [cxt 0] Extracting header 'ipv4'
[23:17:15.929] [bmv2] [D] [thread 31552] [152.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:15.929] [bmv2] [T] [thread 31552] [152.0] [cxt 0] Bytes parsed: 34
[23:17:15.929] [bmv2] [D] [thread 31552] [152.0] [cxt 0] Parser 'parser': end
[23:17:15.929] [bmv2] [D] [thread 31552] [152.0] [cxt 0] Pipeline 'ingress': start
[23:17:15.929] [bmv2] [T] [thread 31552] [152.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:15.929] [bmv2] [T] [thread 31552] [152.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:15.929] [bmv2] [D] [thread 31552] [152.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:15.929] [bmv2] [D] [thread 31552] [152.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:15.929] [bmv2] [D] [thread 31552] [152.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:15.929] [bmv2] [D] [thread 31552] [152.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:15.929] [bmv2] [T] [thread 31552] [152.0] [cxt 0] Action MyIngress.read_port
[23:17:15.929] [bmv2] [T] [thread 31552] [152.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:15.929] [bmv2] [T] [thread 31552] [152.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:15.929] [bmv2] [T] [thread 31552] [152.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:15.929] [bmv2] [T] [thread 31552] [152.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:15.929] [bmv2] [T] [thread 31552] [152.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:15.929] [bmv2] [T] [thread 31552] [152.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:15.929] [bmv2] [T] [thread 31552] [152.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:15.929] [bmv2] [D] [thread 31552] [152.0] [cxt 0] Looking up key:

[23:17:15.929] [bmv2] [D] [thread 31552] [152.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:15.929] [bmv2] [D] [thread 31552] [152.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:15.929] [bmv2] [T] [thread 31552] [152.0] [cxt 0] Action fast_reroute126
[23:17:15.929] [bmv2] [T] [thread 31552] [152.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:15.929] [bmv2] [T] [thread 31552] [152.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:15.929] [bmv2] [D] [thread 31552] [152.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:15.929] [bmv2] [D] [thread 31552] [152.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:15.929] [bmv2] [D] [thread 31552] [152.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:15.929] [bmv2] [D] [thread 31552] [152.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:15.929] [bmv2] [T] [thread 31552] [152.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:15.929] [bmv2] [T] [thread 31552] [152.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:15.929] [bmv2] [T] [thread 31552] [152.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:15.930] [bmv2] [T] [thread 31552] [152.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:15.930] [bmv2] [T] [thread 31552] [152.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:15.930] [bmv2] [D] [thread 31552] [152.0] [cxt 0] Looking up key:

[23:17:15.930] [bmv2] [D] [thread 31552] [152.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:15.930] [bmv2] [D] [thread 31552] [152.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:15.930] [bmv2] [T] [thread 31552] [152.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:15.930] [bmv2] [T] [thread 31552] [152.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:15.930] [bmv2] [T] [thread 31552] [152.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:17:15.930] [bmv2] [T] [thread 31552] [152.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:15.930] [bmv2] [T] [thread 31552] [152.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:15.930] [bmv2] [T] [thread 31552] [152.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:17:15.930] [bmv2] [T] [thread 31552] [152.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:15.930] [bmv2] [T] [thread 31552] [152.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:17:15.930] [bmv2] [T] [thread 31552] [152.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:15.930] [bmv2] [D] [thread 31552] [152.0] [cxt 0] Pipeline 'ingress': end
[23:17:15.930] [bmv2] [D] [thread 31552] [152.0] [cxt 0] Egress port is 4
[23:17:15.930] [bmv2] [D] [thread 31553] [152.0] [cxt 0] Pipeline 'egress': start
[23:17:15.930] [bmv2] [D] [thread 31553] [152.0] [cxt 0] Pipeline 'egress': end
[23:17:15.930] [bmv2] [D] [thread 31553] [152.0] [cxt 0] Deparser 'deparser': start
[23:17:15.930] [bmv2] [D] [thread 31553] [152.0] [cxt 0] Updating checksum 'cksum'
[23:17:15.930] [bmv2] [D] [thread 31553] [152.0] [cxt 0] Deparsing header 'ethernet'
[23:17:15.930] [bmv2] [D] [thread 31553] [152.0] [cxt 0] Deparsing header 'ipv4'
[23:17:15.930] [bmv2] [D] [thread 31553] [152.0] [cxt 0] Deparser 'deparser': end
[23:17:15.930] [bmv2] [D] [thread 31557] [152.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:18.072] [bmv2] [D] [thread 31552] [153.0] [cxt 0] Processing packet received on port 3
[23:17:18.072] [bmv2] [D] [thread 31552] [153.0] [cxt 0] Parser 'parser': start
[23:17:18.072] [bmv2] [D] [thread 31552] [153.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:18.072] [bmv2] [D] [thread 31552] [153.0] [cxt 0] Extracting header 'ethernet'
[23:17:18.072] [bmv2] [D] [thread 31552] [153.0] [cxt 0] Parser state 'start': key is 0800
[23:17:18.072] [bmv2] [T] [thread 31552] [153.0] [cxt 0] Bytes parsed: 14
[23:17:18.072] [bmv2] [D] [thread 31552] [153.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:18.072] [bmv2] [D] [thread 31552] [153.0] [cxt 0] Extracting header 'ipv4'
[23:17:18.072] [bmv2] [D] [thread 31552] [153.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:18.072] [bmv2] [T] [thread 31552] [153.0] [cxt 0] Bytes parsed: 34
[23:17:18.072] [bmv2] [D] [thread 31552] [153.0] [cxt 0] Parser 'parser': end
[23:17:18.073] [bmv2] [D] [thread 31552] [153.0] [cxt 0] Pipeline 'ingress': start
[23:17:18.073] [bmv2] [T] [thread 31552] [153.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:18.073] [bmv2] [T] [thread 31552] [153.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:18.073] [bmv2] [D] [thread 31552] [153.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:18.073] [bmv2] [D] [thread 31552] [153.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:18.073] [bmv2] [D] [thread 31552] [153.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:18.073] [bmv2] [D] [thread 31552] [153.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:18.073] [bmv2] [T] [thread 31552] [153.0] [cxt 0] Action MyIngress.read_port
[23:17:18.073] [bmv2] [T] [thread 31552] [153.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:18.073] [bmv2] [T] [thread 31552] [153.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:18.073] [bmv2] [T] [thread 31552] [153.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:18.073] [bmv2] [T] [thread 31552] [153.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:18.073] [bmv2] [T] [thread 31552] [153.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:18.073] [bmv2] [T] [thread 31552] [153.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:18.073] [bmv2] [T] [thread 31552] [153.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:18.073] [bmv2] [D] [thread 31552] [153.0] [cxt 0] Looking up key:

[23:17:18.073] [bmv2] [D] [thread 31552] [153.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:18.073] [bmv2] [D] [thread 31552] [153.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:18.073] [bmv2] [T] [thread 31552] [153.0] [cxt 0] Action fast_reroute126
[23:17:18.073] [bmv2] [T] [thread 31552] [153.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:18.073] [bmv2] [T] [thread 31552] [153.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:18.073] [bmv2] [D] [thread 31552] [153.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:18.073] [bmv2] [D] [thread 31552] [153.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:18.073] [bmv2] [D] [thread 31552] [153.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:18.073] [bmv2] [D] [thread 31552] [153.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:18.073] [bmv2] [T] [thread 31552] [153.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:18.073] [bmv2] [T] [thread 31552] [153.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:18.073] [bmv2] [T] [thread 31552] [153.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:18.073] [bmv2] [T] [thread 31552] [153.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:18.073] [bmv2] [T] [thread 31552] [153.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:18.073] [bmv2] [D] [thread 31552] [153.0] [cxt 0] Looking up key:

[23:17:18.073] [bmv2] [D] [thread 31552] [153.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:18.073] [bmv2] [D] [thread 31552] [153.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:18.073] [bmv2] [T] [thread 31552] [153.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:18.073] [bmv2] [T] [thread 31552] [153.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:18.073] [bmv2] [T] [thread 31552] [153.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:17:18.073] [bmv2] [T] [thread 31552] [153.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:18.073] [bmv2] [T] [thread 31552] [153.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:18.073] [bmv2] [T] [thread 31552] [153.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:17:18.073] [bmv2] [T] [thread 31552] [153.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:18.074] [bmv2] [T] [thread 31552] [153.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:17:18.074] [bmv2] [T] [thread 31552] [153.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:18.074] [bmv2] [D] [thread 31552] [153.0] [cxt 0] Pipeline 'ingress': end
[23:17:18.074] [bmv2] [D] [thread 31552] [153.0] [cxt 0] Egress port is 4
[23:17:18.074] [bmv2] [D] [thread 31553] [153.0] [cxt 0] Pipeline 'egress': start
[23:17:18.074] [bmv2] [D] [thread 31553] [153.0] [cxt 0] Pipeline 'egress': end
[23:17:18.074] [bmv2] [D] [thread 31553] [153.0] [cxt 0] Deparser 'deparser': start
[23:17:18.074] [bmv2] [D] [thread 31553] [153.0] [cxt 0] Updating checksum 'cksum'
[23:17:18.074] [bmv2] [D] [thread 31553] [153.0] [cxt 0] Deparsing header 'ethernet'
[23:17:18.074] [bmv2] [D] [thread 31553] [153.0] [cxt 0] Deparsing header 'ipv4'
[23:17:18.074] [bmv2] [D] [thread 31553] [153.0] [cxt 0] Deparser 'deparser': end
[23:17:18.074] [bmv2] [D] [thread 31557] [153.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:18.083] [bmv2] [D] [thread 31552] [154.0] [cxt 0] Processing packet received on port 3
[23:17:18.083] [bmv2] [D] [thread 31552] [154.0] [cxt 0] Parser 'parser': start
[23:17:18.083] [bmv2] [D] [thread 31552] [154.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:18.083] [bmv2] [D] [thread 31552] [154.0] [cxt 0] Extracting header 'ethernet'
[23:17:18.083] [bmv2] [D] [thread 31552] [154.0] [cxt 0] Parser state 'start': key is 0800
[23:17:18.083] [bmv2] [T] [thread 31552] [154.0] [cxt 0] Bytes parsed: 14
[23:17:18.083] [bmv2] [D] [thread 31552] [154.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:18.083] [bmv2] [D] [thread 31552] [154.0] [cxt 0] Extracting header 'ipv4'
[23:17:18.083] [bmv2] [D] [thread 31552] [154.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:18.083] [bmv2] [T] [thread 31552] [154.0] [cxt 0] Bytes parsed: 34
[23:17:18.083] [bmv2] [D] [thread 31552] [154.0] [cxt 0] Parser 'parser': end
[23:17:18.083] [bmv2] [D] [thread 31552] [154.0] [cxt 0] Pipeline 'ingress': start
[23:17:18.083] [bmv2] [T] [thread 31552] [154.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:18.083] [bmv2] [T] [thread 31552] [154.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:18.083] [bmv2] [D] [thread 31552] [154.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:18.083] [bmv2] [D] [thread 31552] [154.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:18.083] [bmv2] [D] [thread 31552] [154.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:18.084] [bmv2] [D] [thread 31552] [154.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:18.084] [bmv2] [T] [thread 31552] [154.0] [cxt 0] Action MyIngress.read_port
[23:17:18.084] [bmv2] [T] [thread 31552] [154.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:18.084] [bmv2] [T] [thread 31552] [154.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:18.084] [bmv2] [T] [thread 31552] [154.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:18.084] [bmv2] [T] [thread 31552] [154.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:18.084] [bmv2] [T] [thread 31552] [154.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:18.084] [bmv2] [T] [thread 31552] [154.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:18.084] [bmv2] [T] [thread 31552] [154.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:18.084] [bmv2] [D] [thread 31552] [154.0] [cxt 0] Looking up key:

[23:17:18.084] [bmv2] [D] [thread 31552] [154.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:18.084] [bmv2] [D] [thread 31552] [154.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:18.084] [bmv2] [T] [thread 31552] [154.0] [cxt 0] Action fast_reroute126
[23:17:18.084] [bmv2] [T] [thread 31552] [154.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:18.084] [bmv2] [T] [thread 31552] [154.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:18.084] [bmv2] [D] [thread 31552] [154.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:18.084] [bmv2] [D] [thread 31552] [154.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:18.084] [bmv2] [D] [thread 31552] [154.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:18.084] [bmv2] [D] [thread 31552] [154.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:18.084] [bmv2] [T] [thread 31552] [154.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:18.084] [bmv2] [T] [thread 31552] [154.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:18.084] [bmv2] [T] [thread 31552] [154.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:18.084] [bmv2] [T] [thread 31552] [154.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:18.084] [bmv2] [T] [thread 31552] [154.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:18.084] [bmv2] [D] [thread 31552] [154.0] [cxt 0] Looking up key:

[23:17:18.084] [bmv2] [D] [thread 31552] [154.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:18.084] [bmv2] [D] [thread 31552] [154.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:18.084] [bmv2] [T] [thread 31552] [154.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:18.084] [bmv2] [T] [thread 31552] [154.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:18.084] [bmv2] [T] [thread 31552] [154.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:17:18.084] [bmv2] [T] [thread 31552] [154.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:18.084] [bmv2] [T] [thread 31552] [154.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:18.084] [bmv2] [T] [thread 31552] [154.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:17:18.084] [bmv2] [T] [thread 31552] [154.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:18.084] [bmv2] [T] [thread 31552] [154.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:17:18.084] [bmv2] [T] [thread 31552] [154.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:18.084] [bmv2] [D] [thread 31552] [154.0] [cxt 0] Pipeline 'ingress': end
[23:17:18.084] [bmv2] [D] [thread 31552] [154.0] [cxt 0] Egress port is 4
[23:17:18.084] [bmv2] [D] [thread 31553] [154.0] [cxt 0] Pipeline 'egress': start
[23:17:18.084] [bmv2] [D] [thread 31553] [154.0] [cxt 0] Pipeline 'egress': end
[23:17:18.084] [bmv2] [D] [thread 31553] [154.0] [cxt 0] Deparser 'deparser': start
[23:17:18.085] [bmv2] [D] [thread 31553] [154.0] [cxt 0] Updating checksum 'cksum'
[23:17:18.085] [bmv2] [D] [thread 31553] [154.0] [cxt 0] Deparsing header 'ethernet'
[23:17:18.085] [bmv2] [D] [thread 31553] [154.0] [cxt 0] Deparsing header 'ipv4'
[23:17:18.085] [bmv2] [D] [thread 31553] [154.0] [cxt 0] Deparser 'deparser': end
[23:17:18.085] [bmv2] [D] [thread 31557] [154.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:18.616] [bmv2] [D] [thread 31552] [155.0] [cxt 0] Processing packet received on port 3
[23:17:18.616] [bmv2] [D] [thread 31552] [155.0] [cxt 0] Parser 'parser': start
[23:17:18.616] [bmv2] [D] [thread 31552] [155.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:18.616] [bmv2] [D] [thread 31552] [155.0] [cxt 0] Extracting header 'ethernet'
[23:17:18.616] [bmv2] [D] [thread 31552] [155.0] [cxt 0] Parser state 'start': key is 0800
[23:17:18.616] [bmv2] [T] [thread 31552] [155.0] [cxt 0] Bytes parsed: 14
[23:17:18.616] [bmv2] [D] [thread 31552] [155.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:18.616] [bmv2] [D] [thread 31552] [155.0] [cxt 0] Extracting header 'ipv4'
[23:17:18.616] [bmv2] [D] [thread 31552] [155.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:18.616] [bmv2] [T] [thread 31552] [155.0] [cxt 0] Bytes parsed: 34
[23:17:18.616] [bmv2] [D] [thread 31552] [155.0] [cxt 0] Parser 'parser': end
[23:17:18.616] [bmv2] [D] [thread 31552] [155.0] [cxt 0] Pipeline 'ingress': start
[23:17:18.616] [bmv2] [T] [thread 31552] [155.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:18.616] [bmv2] [T] [thread 31552] [155.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:18.616] [bmv2] [D] [thread 31552] [155.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:18.617] [bmv2] [D] [thread 31552] [155.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:18.617] [bmv2] [D] [thread 31552] [155.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:18.617] [bmv2] [D] [thread 31552] [155.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:18.617] [bmv2] [T] [thread 31552] [155.0] [cxt 0] Action MyIngress.read_port
[23:17:18.617] [bmv2] [T] [thread 31552] [155.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:18.617] [bmv2] [T] [thread 31552] [155.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:18.617] [bmv2] [T] [thread 31552] [155.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:18.617] [bmv2] [T] [thread 31552] [155.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:18.617] [bmv2] [T] [thread 31552] [155.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:18.617] [bmv2] [T] [thread 31552] [155.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:18.617] [bmv2] [T] [thread 31552] [155.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:18.617] [bmv2] [D] [thread 31552] [155.0] [cxt 0] Looking up key:

[23:17:18.617] [bmv2] [D] [thread 31552] [155.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:18.617] [bmv2] [D] [thread 31552] [155.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:18.617] [bmv2] [T] [thread 31552] [155.0] [cxt 0] Action fast_reroute126
[23:17:18.617] [bmv2] [T] [thread 31552] [155.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:18.617] [bmv2] [T] [thread 31552] [155.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:18.617] [bmv2] [D] [thread 31552] [155.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:18.617] [bmv2] [D] [thread 31552] [155.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:18.617] [bmv2] [D] [thread 31552] [155.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:18.617] [bmv2] [D] [thread 31552] [155.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:18.617] [bmv2] [T] [thread 31552] [155.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:18.617] [bmv2] [T] [thread 31552] [155.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:18.617] [bmv2] [T] [thread 31552] [155.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:18.617] [bmv2] [T] [thread 31552] [155.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:18.617] [bmv2] [T] [thread 31552] [155.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:18.617] [bmv2] [D] [thread 31552] [155.0] [cxt 0] Looking up key:

[23:17:18.617] [bmv2] [D] [thread 31552] [155.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:18.617] [bmv2] [D] [thread 31552] [155.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:18.617] [bmv2] [T] [thread 31552] [155.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:18.617] [bmv2] [T] [thread 31552] [155.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:18.617] [bmv2] [T] [thread 31552] [155.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:17:18.617] [bmv2] [T] [thread 31552] [155.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:18.617] [bmv2] [T] [thread 31552] [155.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:18.617] [bmv2] [T] [thread 31552] [155.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:17:18.617] [bmv2] [T] [thread 31552] [155.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:18.617] [bmv2] [T] [thread 31552] [155.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:17:18.617] [bmv2] [T] [thread 31552] [155.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:18.617] [bmv2] [D] [thread 31552] [155.0] [cxt 0] Pipeline 'ingress': end
[23:17:18.618] [bmv2] [D] [thread 31552] [155.0] [cxt 0] Egress port is 4
[23:17:18.618] [bmv2] [D] [thread 31553] [155.0] [cxt 0] Pipeline 'egress': start
[23:17:18.618] [bmv2] [D] [thread 31553] [155.0] [cxt 0] Pipeline 'egress': end
[23:17:18.618] [bmv2] [D] [thread 31553] [155.0] [cxt 0] Deparser 'deparser': start
[23:17:18.618] [bmv2] [D] [thread 31553] [155.0] [cxt 0] Updating checksum 'cksum'
[23:17:18.618] [bmv2] [D] [thread 31553] [155.0] [cxt 0] Deparsing header 'ethernet'
[23:17:18.618] [bmv2] [D] [thread 31553] [155.0] [cxt 0] Deparsing header 'ipv4'
[23:17:18.618] [bmv2] [D] [thread 31553] [155.0] [cxt 0] Deparser 'deparser': end
[23:17:18.618] [bmv2] [D] [thread 31557] [155.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:18.627] [bmv2] [D] [thread 31552] [156.0] [cxt 0] Processing packet received on port 3
[23:17:18.627] [bmv2] [D] [thread 31552] [156.0] [cxt 0] Parser 'parser': start
[23:17:18.627] [bmv2] [D] [thread 31552] [156.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:18.627] [bmv2] [D] [thread 31552] [156.0] [cxt 0] Extracting header 'ethernet'
[23:17:18.627] [bmv2] [D] [thread 31552] [156.0] [cxt 0] Parser state 'start': key is 0800
[23:17:18.627] [bmv2] [T] [thread 31552] [156.0] [cxt 0] Bytes parsed: 14
[23:17:18.627] [bmv2] [D] [thread 31552] [156.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:18.627] [bmv2] [D] [thread 31552] [156.0] [cxt 0] Extracting header 'ipv4'
[23:17:18.627] [bmv2] [D] [thread 31552] [156.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:18.627] [bmv2] [T] [thread 31552] [156.0] [cxt 0] Bytes parsed: 34
[23:17:18.627] [bmv2] [D] [thread 31552] [156.0] [cxt 0] Parser 'parser': end
[23:17:18.627] [bmv2] [D] [thread 31552] [156.0] [cxt 0] Pipeline 'ingress': start
[23:17:18.627] [bmv2] [T] [thread 31552] [156.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:18.627] [bmv2] [T] [thread 31552] [156.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:18.627] [bmv2] [D] [thread 31552] [156.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:18.627] [bmv2] [D] [thread 31552] [156.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:18.627] [bmv2] [D] [thread 31552] [156.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:18.627] [bmv2] [D] [thread 31552] [156.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:18.627] [bmv2] [T] [thread 31552] [156.0] [cxt 0] Action MyIngress.read_port
[23:17:18.627] [bmv2] [T] [thread 31552] [156.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:18.627] [bmv2] [T] [thread 31552] [156.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:18.627] [bmv2] [T] [thread 31552] [156.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:18.627] [bmv2] [T] [thread 31552] [156.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:18.627] [bmv2] [T] [thread 31552] [156.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:18.627] [bmv2] [T] [thread 31552] [156.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:18.627] [bmv2] [T] [thread 31552] [156.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:18.628] [bmv2] [D] [thread 31552] [156.0] [cxt 0] Looking up key:

[23:17:18.628] [bmv2] [D] [thread 31552] [156.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:18.628] [bmv2] [D] [thread 31552] [156.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:18.628] [bmv2] [T] [thread 31552] [156.0] [cxt 0] Action fast_reroute126
[23:17:18.628] [bmv2] [T] [thread 31552] [156.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:18.628] [bmv2] [T] [thread 31552] [156.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:18.628] [bmv2] [D] [thread 31552] [156.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:18.628] [bmv2] [D] [thread 31552] [156.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:18.628] [bmv2] [D] [thread 31552] [156.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:18.628] [bmv2] [D] [thread 31552] [156.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:18.628] [bmv2] [T] [thread 31552] [156.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:18.628] [bmv2] [T] [thread 31552] [156.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:18.628] [bmv2] [T] [thread 31552] [156.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:18.628] [bmv2] [T] [thread 31552] [156.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:18.628] [bmv2] [T] [thread 31552] [156.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:18.628] [bmv2] [D] [thread 31552] [156.0] [cxt 0] Looking up key:

[23:17:18.628] [bmv2] [D] [thread 31552] [156.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:18.628] [bmv2] [D] [thread 31552] [156.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:18.628] [bmv2] [T] [thread 31552] [156.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:18.628] [bmv2] [T] [thread 31552] [156.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:18.628] [bmv2] [T] [thread 31552] [156.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:17:18.628] [bmv2] [T] [thread 31552] [156.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:18.628] [bmv2] [T] [thread 31552] [156.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:18.628] [bmv2] [T] [thread 31552] [156.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:17:18.628] [bmv2] [T] [thread 31552] [156.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:18.628] [bmv2] [T] [thread 31552] [156.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:17:18.628] [bmv2] [T] [thread 31552] [156.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:17:18.628] [bmv2] [T] [thread 31552] [156.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:17:18.628] [bmv2] [D] [thread 31552] [156.0] [cxt 0] Looking up key:

[23:17:18.628] [bmv2] [D] [thread 31552] [156.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:17:18.628] [bmv2] [D] [thread 31552] [156.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:17:18.628] [bmv2] [T] [thread 31552] [156.0] [cxt 0] Action MyIngress.read_depot_port
[23:17:18.628] [bmv2] [T] [thread 31552] [156.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:17:18.628] [bmv2] [T] [thread 31552] [156.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:17:18.628] [bmv2] [T] [thread 31552] [156.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:17:18.628] [bmv2] [D] [thread 31552] [156.0] [cxt 0] Looking up key:

[23:17:18.628] [bmv2] [D] [thread 31552] [156.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:17:18.628] [bmv2] [D] [thread 31552] [156.0] [cxt 0] Action entry is fast_reroute133 - 
[23:17:18.628] [bmv2] [T] [thread 31552] [156.0] [cxt 0] Action fast_reroute133
[23:17:18.628] [bmv2] [T] [thread 31552] [156.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:17:18.628] [bmv2] [T] [thread 31552] [156.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:17:18.628] [bmv2] [D] [thread 31552] [156.0] [cxt 0] Looking up key:

[23:17:18.628] [bmv2] [D] [thread 31552] [156.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:17:18.628] [bmv2] [D] [thread 31552] [156.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:17:18.628] [bmv2] [T] [thread 31552] [156.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:17:18.628] [bmv2] [T] [thread 31552] [156.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:17:18.628] [bmv2] [T] [thread 31552] [156.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:17:18.628] [bmv2] [D] [thread 31552] [156.0] [cxt 0] Pipeline 'ingress': end
[23:17:18.628] [bmv2] [D] [thread 31552] [156.0] [cxt 0] Egress port is 0
[23:17:18.629] [bmv2] [D] [thread 31553] [156.0] [cxt 0] Pipeline 'egress': start
[23:17:18.629] [bmv2] [D] [thread 31553] [156.0] [cxt 0] Pipeline 'egress': end
[23:17:18.629] [bmv2] [D] [thread 31553] [156.0] [cxt 0] Deparser 'deparser': start
[23:17:18.629] [bmv2] [D] [thread 31553] [156.0] [cxt 0] Updating checksum 'cksum'
[23:17:18.629] [bmv2] [D] [thread 31553] [156.0] [cxt 0] Deparsing header 'ethernet'
[23:17:18.629] [bmv2] [D] [thread 31553] [156.0] [cxt 0] Deparsing header 'ipv4'
[23:17:18.629] [bmv2] [D] [thread 31553] [156.0] [cxt 0] Deparser 'deparser': end
[23:17:18.629] [bmv2] [D] [thread 31557] [156.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:17:19.692] [bmv2] [D] [thread 31552] [157.0] [cxt 0] Processing packet received on port 3
[23:17:19.692] [bmv2] [D] [thread 31552] [157.0] [cxt 0] Parser 'parser': start
[23:17:19.692] [bmv2] [D] [thread 31552] [157.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:19.692] [bmv2] [D] [thread 31552] [157.0] [cxt 0] Extracting header 'ethernet'
[23:17:19.692] [bmv2] [D] [thread 31552] [157.0] [cxt 0] Parser state 'start': key is 0800
[23:17:19.692] [bmv2] [T] [thread 31552] [157.0] [cxt 0] Bytes parsed: 14
[23:17:19.692] [bmv2] [D] [thread 31552] [157.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:19.692] [bmv2] [D] [thread 31552] [157.0] [cxt 0] Extracting header 'ipv4'
[23:17:19.692] [bmv2] [D] [thread 31552] [157.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:19.692] [bmv2] [T] [thread 31552] [157.0] [cxt 0] Bytes parsed: 34
[23:17:19.692] [bmv2] [D] [thread 31552] [157.0] [cxt 0] Parser 'parser': end
[23:17:19.692] [bmv2] [D] [thread 31552] [157.0] [cxt 0] Pipeline 'ingress': start
[23:17:19.692] [bmv2] [T] [thread 31552] [157.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:19.692] [bmv2] [T] [thread 31552] [157.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:19.692] [bmv2] [D] [thread 31552] [157.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:19.692] [bmv2] [D] [thread 31552] [157.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:19.692] [bmv2] [D] [thread 31552] [157.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:19.692] [bmv2] [D] [thread 31552] [157.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:19.692] [bmv2] [T] [thread 31552] [157.0] [cxt 0] Action MyIngress.read_port
[23:17:19.692] [bmv2] [T] [thread 31552] [157.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:19.692] [bmv2] [T] [thread 31552] [157.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:19.692] [bmv2] [T] [thread 31552] [157.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:19.692] [bmv2] [T] [thread 31552] [157.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:19.692] [bmv2] [T] [thread 31552] [157.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:19.692] [bmv2] [T] [thread 31552] [157.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:19.693] [bmv2] [T] [thread 31552] [157.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:19.693] [bmv2] [D] [thread 31552] [157.0] [cxt 0] Looking up key:

[23:17:19.693] [bmv2] [D] [thread 31552] [157.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:19.693] [bmv2] [D] [thread 31552] [157.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:19.693] [bmv2] [T] [thread 31552] [157.0] [cxt 0] Action fast_reroute126
[23:17:19.693] [bmv2] [T] [thread 31552] [157.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:19.693] [bmv2] [T] [thread 31552] [157.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:19.693] [bmv2] [D] [thread 31552] [157.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:19.693] [bmv2] [D] [thread 31552] [157.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:19.693] [bmv2] [D] [thread 31552] [157.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:19.693] [bmv2] [D] [thread 31552] [157.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:19.693] [bmv2] [T] [thread 31552] [157.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:19.693] [bmv2] [T] [thread 31552] [157.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:19.693] [bmv2] [T] [thread 31552] [157.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:19.693] [bmv2] [T] [thread 31552] [157.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:19.693] [bmv2] [T] [thread 31552] [157.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:19.693] [bmv2] [D] [thread 31552] [157.0] [cxt 0] Looking up key:

[23:17:19.693] [bmv2] [D] [thread 31552] [157.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:19.693] [bmv2] [D] [thread 31552] [157.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:19.693] [bmv2] [T] [thread 31552] [157.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:19.693] [bmv2] [T] [thread 31552] [157.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:19.693] [bmv2] [T] [thread 31552] [157.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:17:19.693] [bmv2] [T] [thread 31552] [157.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:19.693] [bmv2] [T] [thread 31552] [157.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:19.693] [bmv2] [T] [thread 31552] [157.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:17:19.693] [bmv2] [T] [thread 31552] [157.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:19.693] [bmv2] [T] [thread 31552] [157.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:17:19.693] [bmv2] [T] [thread 31552] [157.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:19.693] [bmv2] [D] [thread 31552] [157.0] [cxt 0] Pipeline 'ingress': end
[23:17:19.693] [bmv2] [D] [thread 31552] [157.0] [cxt 0] Egress port is 4
[23:17:19.693] [bmv2] [D] [thread 31553] [157.0] [cxt 0] Pipeline 'egress': start
[23:17:19.693] [bmv2] [D] [thread 31553] [157.0] [cxt 0] Pipeline 'egress': end
[23:17:19.693] [bmv2] [D] [thread 31553] [157.0] [cxt 0] Deparser 'deparser': start
[23:17:19.693] [bmv2] [D] [thread 31553] [157.0] [cxt 0] Updating checksum 'cksum'
[23:17:19.693] [bmv2] [D] [thread 31553] [157.0] [cxt 0] Deparsing header 'ethernet'
[23:17:19.693] [bmv2] [D] [thread 31553] [157.0] [cxt 0] Deparsing header 'ipv4'
[23:17:19.693] [bmv2] [D] [thread 31553] [157.0] [cxt 0] Deparser 'deparser': end
[23:17:19.693] [bmv2] [D] [thread 31557] [157.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:20.771] [bmv2] [D] [thread 31552] [158.0] [cxt 0] Processing packet received on port 3
[23:17:20.771] [bmv2] [D] [thread 31552] [158.0] [cxt 0] Parser 'parser': start
[23:17:20.772] [bmv2] [D] [thread 31552] [158.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:20.772] [bmv2] [D] [thread 31552] [158.0] [cxt 0] Extracting header 'ethernet'
[23:17:20.772] [bmv2] [D] [thread 31552] [158.0] [cxt 0] Parser state 'start': key is 0800
[23:17:20.772] [bmv2] [T] [thread 31552] [158.0] [cxt 0] Bytes parsed: 14
[23:17:20.772] [bmv2] [D] [thread 31552] [158.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:20.772] [bmv2] [D] [thread 31552] [158.0] [cxt 0] Extracting header 'ipv4'
[23:17:20.772] [bmv2] [D] [thread 31552] [158.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:20.772] [bmv2] [T] [thread 31552] [158.0] [cxt 0] Bytes parsed: 34
[23:17:20.772] [bmv2] [D] [thread 31552] [158.0] [cxt 0] Parser 'parser': end
[23:17:20.772] [bmv2] [D] [thread 31552] [158.0] [cxt 0] Pipeline 'ingress': start
[23:17:20.772] [bmv2] [T] [thread 31552] [158.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:20.772] [bmv2] [T] [thread 31552] [158.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:20.772] [bmv2] [D] [thread 31552] [158.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:20.772] [bmv2] [D] [thread 31552] [158.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:20.772] [bmv2] [D] [thread 31552] [158.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:20.772] [bmv2] [D] [thread 31552] [158.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:20.772] [bmv2] [T] [thread 31552] [158.0] [cxt 0] Action MyIngress.read_port
[23:17:20.772] [bmv2] [T] [thread 31552] [158.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:20.772] [bmv2] [T] [thread 31552] [158.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:20.772] [bmv2] [T] [thread 31552] [158.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:20.772] [bmv2] [T] [thread 31552] [158.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:20.772] [bmv2] [T] [thread 31552] [158.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:20.772] [bmv2] [T] [thread 31552] [158.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:20.772] [bmv2] [T] [thread 31552] [158.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:20.772] [bmv2] [D] [thread 31552] [158.0] [cxt 0] Looking up key:

[23:17:20.772] [bmv2] [D] [thread 31552] [158.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:20.772] [bmv2] [D] [thread 31552] [158.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:20.772] [bmv2] [T] [thread 31552] [158.0] [cxt 0] Action fast_reroute126
[23:17:20.772] [bmv2] [T] [thread 31552] [158.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:20.772] [bmv2] [T] [thread 31552] [158.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:20.772] [bmv2] [D] [thread 31552] [158.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:20.772] [bmv2] [D] [thread 31552] [158.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:20.772] [bmv2] [D] [thread 31552] [158.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:20.772] [bmv2] [D] [thread 31552] [158.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:20.772] [bmv2] [T] [thread 31552] [158.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:20.772] [bmv2] [T] [thread 31552] [158.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:20.772] [bmv2] [T] [thread 31552] [158.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:20.772] [bmv2] [T] [thread 31552] [158.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:20.772] [bmv2] [T] [thread 31552] [158.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:20.772] [bmv2] [D] [thread 31552] [158.0] [cxt 0] Looking up key:

[23:17:20.773] [bmv2] [D] [thread 31552] [158.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:20.773] [bmv2] [D] [thread 31552] [158.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:20.773] [bmv2] [T] [thread 31552] [158.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:20.773] [bmv2] [T] [thread 31552] [158.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:20.773] [bmv2] [T] [thread 31552] [158.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:17:20.773] [bmv2] [T] [thread 31552] [158.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:20.773] [bmv2] [T] [thread 31552] [158.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:20.773] [bmv2] [T] [thread 31552] [158.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:17:20.773] [bmv2] [T] [thread 31552] [158.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:20.773] [bmv2] [T] [thread 31552] [158.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:17:20.773] [bmv2] [T] [thread 31552] [158.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:20.773] [bmv2] [D] [thread 31552] [158.0] [cxt 0] Pipeline 'ingress': end
[23:17:20.773] [bmv2] [D] [thread 31552] [158.0] [cxt 0] Egress port is 4
[23:17:20.773] [bmv2] [D] [thread 31553] [158.0] [cxt 0] Pipeline 'egress': start
[23:17:20.773] [bmv2] [D] [thread 31553] [158.0] [cxt 0] Pipeline 'egress': end
[23:17:20.773] [bmv2] [D] [thread 31553] [158.0] [cxt 0] Deparser 'deparser': start
[23:17:20.773] [bmv2] [D] [thread 31553] [158.0] [cxt 0] Updating checksum 'cksum'
[23:17:20.773] [bmv2] [D] [thread 31553] [158.0] [cxt 0] Deparsing header 'ethernet'
[23:17:20.773] [bmv2] [D] [thread 31553] [158.0] [cxt 0] Deparsing header 'ipv4'
[23:17:20.773] [bmv2] [D] [thread 31553] [158.0] [cxt 0] Deparser 'deparser': end
[23:17:20.773] [bmv2] [D] [thread 31557] [158.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:22.382] [bmv2] [D] [thread 31552] [159.0] [cxt 0] Processing packet received on port 3
[23:17:22.382] [bmv2] [D] [thread 31552] [159.0] [cxt 0] Parser 'parser': start
[23:17:22.382] [bmv2] [D] [thread 31552] [159.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:22.382] [bmv2] [D] [thread 31552] [159.0] [cxt 0] Extracting header 'ethernet'
[23:17:22.382] [bmv2] [D] [thread 31552] [159.0] [cxt 0] Parser state 'start': key is 0800
[23:17:22.382] [bmv2] [T] [thread 31552] [159.0] [cxt 0] Bytes parsed: 14
[23:17:22.382] [bmv2] [D] [thread 31552] [159.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:22.382] [bmv2] [D] [thread 31552] [159.0] [cxt 0] Extracting header 'ipv4'
[23:17:22.382] [bmv2] [D] [thread 31552] [159.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:22.382] [bmv2] [T] [thread 31552] [159.0] [cxt 0] Bytes parsed: 34
[23:17:22.382] [bmv2] [D] [thread 31552] [159.0] [cxt 0] Parser 'parser': end
[23:17:22.382] [bmv2] [D] [thread 31552] [159.0] [cxt 0] Pipeline 'ingress': start
[23:17:22.382] [bmv2] [T] [thread 31552] [159.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:22.382] [bmv2] [T] [thread 31552] [159.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:22.382] [bmv2] [D] [thread 31552] [159.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:22.382] [bmv2] [D] [thread 31552] [159.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:22.382] [bmv2] [D] [thread 31552] [159.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:22.382] [bmv2] [D] [thread 31552] [159.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:22.382] [bmv2] [T] [thread 31552] [159.0] [cxt 0] Action MyIngress.read_port
[23:17:22.382] [bmv2] [T] [thread 31552] [159.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:22.382] [bmv2] [T] [thread 31552] [159.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:22.382] [bmv2] [T] [thread 31552] [159.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:22.382] [bmv2] [T] [thread 31552] [159.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:22.382] [bmv2] [T] [thread 31552] [159.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:22.382] [bmv2] [T] [thread 31552] [159.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:22.382] [bmv2] [T] [thread 31552] [159.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:22.382] [bmv2] [D] [thread 31552] [159.0] [cxt 0] Looking up key:

[23:17:22.382] [bmv2] [D] [thread 31552] [159.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:22.382] [bmv2] [D] [thread 31552] [159.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:22.383] [bmv2] [T] [thread 31552] [159.0] [cxt 0] Action fast_reroute126
[23:17:22.383] [bmv2] [T] [thread 31552] [159.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:22.383] [bmv2] [T] [thread 31552] [159.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:22.383] [bmv2] [D] [thread 31552] [159.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:22.383] [bmv2] [D] [thread 31552] [159.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:22.383] [bmv2] [D] [thread 31552] [159.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:22.383] [bmv2] [D] [thread 31552] [159.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:22.383] [bmv2] [T] [thread 31552] [159.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:22.383] [bmv2] [T] [thread 31552] [159.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:22.383] [bmv2] [T] [thread 31552] [159.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:22.383] [bmv2] [T] [thread 31552] [159.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:22.383] [bmv2] [T] [thread 31552] [159.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:22.383] [bmv2] [D] [thread 31552] [159.0] [cxt 0] Looking up key:

[23:17:22.383] [bmv2] [D] [thread 31552] [159.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:22.383] [bmv2] [D] [thread 31552] [159.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:22.383] [bmv2] [T] [thread 31552] [159.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:22.383] [bmv2] [T] [thread 31552] [159.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:22.383] [bmv2] [T] [thread 31552] [159.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:17:22.383] [bmv2] [T] [thread 31552] [159.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:22.383] [bmv2] [T] [thread 31552] [159.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:22.383] [bmv2] [T] [thread 31552] [159.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:17:22.383] [bmv2] [T] [thread 31552] [159.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:22.383] [bmv2] [T] [thread 31552] [159.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:17:22.383] [bmv2] [T] [thread 31552] [159.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:22.383] [bmv2] [D] [thread 31552] [159.0] [cxt 0] Pipeline 'ingress': end
[23:17:22.383] [bmv2] [D] [thread 31552] [159.0] [cxt 0] Egress port is 4
[23:17:22.383] [bmv2] [D] [thread 31553] [159.0] [cxt 0] Pipeline 'egress': start
[23:17:22.383] [bmv2] [D] [thread 31553] [159.0] [cxt 0] Pipeline 'egress': end
[23:17:22.383] [bmv2] [D] [thread 31553] [159.0] [cxt 0] Deparser 'deparser': start
[23:17:22.383] [bmv2] [D] [thread 31553] [159.0] [cxt 0] Updating checksum 'cksum'
[23:17:22.383] [bmv2] [D] [thread 31553] [159.0] [cxt 0] Deparsing header 'ethernet'
[23:17:22.383] [bmv2] [D] [thread 31553] [159.0] [cxt 0] Deparsing header 'ipv4'
[23:17:22.383] [bmv2] [D] [thread 31553] [159.0] [cxt 0] Deparser 'deparser': end
[23:17:22.383] [bmv2] [D] [thread 31557] [159.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:22.386] [bmv2] [D] [thread 31552] [160.0] [cxt 0] Processing packet received on port 3
[23:17:22.386] [bmv2] [D] [thread 31552] [160.0] [cxt 0] Parser 'parser': start
[23:17:22.386] [bmv2] [D] [thread 31552] [160.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:22.386] [bmv2] [D] [thread 31552] [160.0] [cxt 0] Extracting header 'ethernet'
[23:17:22.386] [bmv2] [D] [thread 31552] [160.0] [cxt 0] Parser state 'start': key is 0800
[23:17:22.386] [bmv2] [T] [thread 31552] [160.0] [cxt 0] Bytes parsed: 14
[23:17:22.386] [bmv2] [D] [thread 31552] [160.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:22.386] [bmv2] [D] [thread 31552] [160.0] [cxt 0] Extracting header 'ipv4'
[23:17:22.386] [bmv2] [D] [thread 31552] [160.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:22.386] [bmv2] [T] [thread 31552] [160.0] [cxt 0] Bytes parsed: 34
[23:17:22.386] [bmv2] [D] [thread 31552] [160.0] [cxt 0] Parser 'parser': end
[23:17:22.386] [bmv2] [D] [thread 31552] [160.0] [cxt 0] Pipeline 'ingress': start
[23:17:22.386] [bmv2] [T] [thread 31552] [160.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:22.386] [bmv2] [T] [thread 31552] [160.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:22.386] [bmv2] [D] [thread 31552] [160.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:22.386] [bmv2] [D] [thread 31552] [160.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:22.386] [bmv2] [D] [thread 31552] [160.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:22.386] [bmv2] [D] [thread 31552] [160.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:22.386] [bmv2] [T] [thread 31552] [160.0] [cxt 0] Action MyIngress.read_port
[23:17:22.386] [bmv2] [T] [thread 31552] [160.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:22.386] [bmv2] [T] [thread 31552] [160.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:22.386] [bmv2] [T] [thread 31552] [160.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:22.386] [bmv2] [T] [thread 31552] [160.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:22.386] [bmv2] [T] [thread 31552] [160.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:22.386] [bmv2] [T] [thread 31552] [160.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:22.386] [bmv2] [T] [thread 31552] [160.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:22.386] [bmv2] [D] [thread 31552] [160.0] [cxt 0] Looking up key:

[23:17:22.386] [bmv2] [D] [thread 31552] [160.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:22.386] [bmv2] [D] [thread 31552] [160.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:22.386] [bmv2] [T] [thread 31552] [160.0] [cxt 0] Action fast_reroute126
[23:17:22.386] [bmv2] [T] [thread 31552] [160.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:22.386] [bmv2] [T] [thread 31552] [160.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:22.386] [bmv2] [D] [thread 31552] [160.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:22.386] [bmv2] [D] [thread 31552] [160.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:22.386] [bmv2] [D] [thread 31552] [160.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:22.386] [bmv2] [D] [thread 31552] [160.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:22.386] [bmv2] [T] [thread 31552] [160.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:22.386] [bmv2] [T] [thread 31552] [160.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:22.386] [bmv2] [T] [thread 31552] [160.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:22.386] [bmv2] [T] [thread 31552] [160.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:22.386] [bmv2] [T] [thread 31552] [160.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:22.386] [bmv2] [D] [thread 31552] [160.0] [cxt 0] Looking up key:

[23:17:22.386] [bmv2] [D] [thread 31552] [160.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:22.386] [bmv2] [D] [thread 31552] [160.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:22.386] [bmv2] [T] [thread 31552] [160.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:22.386] [bmv2] [T] [thread 31552] [160.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:22.386] [bmv2] [T] [thread 31552] [160.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:17:22.386] [bmv2] [T] [thread 31552] [160.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:22.386] [bmv2] [T] [thread 31552] [160.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:22.386] [bmv2] [T] [thread 31552] [160.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:17:22.386] [bmv2] [T] [thread 31552] [160.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:22.386] [bmv2] [T] [thread 31552] [160.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:17:22.386] [bmv2] [T] [thread 31552] [160.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:22.386] [bmv2] [D] [thread 31552] [160.0] [cxt 0] Pipeline 'ingress': end
[23:17:22.386] [bmv2] [D] [thread 31552] [160.0] [cxt 0] Egress port is 4
[23:17:22.386] [bmv2] [D] [thread 31553] [160.0] [cxt 0] Pipeline 'egress': start
[23:17:22.386] [bmv2] [D] [thread 31553] [160.0] [cxt 0] Pipeline 'egress': end
[23:17:22.386] [bmv2] [D] [thread 31553] [160.0] [cxt 0] Deparser 'deparser': start
[23:17:22.386] [bmv2] [D] [thread 31553] [160.0] [cxt 0] Updating checksum 'cksum'
[23:17:22.386] [bmv2] [D] [thread 31553] [160.0] [cxt 0] Deparsing header 'ethernet'
[23:17:22.386] [bmv2] [D] [thread 31553] [160.0] [cxt 0] Deparsing header 'ipv4'
[23:17:22.386] [bmv2] [D] [thread 31553] [160.0] [cxt 0] Deparser 'deparser': end
[23:17:22.386] [bmv2] [D] [thread 31557] [160.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:22.389] [bmv2] [D] [thread 31552] [161.0] [cxt 0] Processing packet received on port 3
[23:17:22.389] [bmv2] [D] [thread 31552] [161.0] [cxt 0] Parser 'parser': start
[23:17:22.389] [bmv2] [D] [thread 31552] [161.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:22.389] [bmv2] [D] [thread 31552] [161.0] [cxt 0] Extracting header 'ethernet'
[23:17:22.389] [bmv2] [D] [thread 31552] [161.0] [cxt 0] Parser state 'start': key is 0800
[23:17:22.389] [bmv2] [T] [thread 31552] [161.0] [cxt 0] Bytes parsed: 14
[23:17:22.389] [bmv2] [D] [thread 31552] [161.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:22.389] [bmv2] [D] [thread 31552] [161.0] [cxt 0] Extracting header 'ipv4'
[23:17:22.389] [bmv2] [D] [thread 31552] [161.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:22.389] [bmv2] [T] [thread 31552] [161.0] [cxt 0] Bytes parsed: 34
[23:17:22.389] [bmv2] [D] [thread 31552] [161.0] [cxt 0] Parser 'parser': end
[23:17:22.389] [bmv2] [D] [thread 31552] [161.0] [cxt 0] Pipeline 'ingress': start
[23:17:22.389] [bmv2] [T] [thread 31552] [161.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:22.389] [bmv2] [T] [thread 31552] [161.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:22.390] [bmv2] [D] [thread 31552] [161.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:22.390] [bmv2] [D] [thread 31552] [161.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:22.390] [bmv2] [D] [thread 31552] [161.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:22.390] [bmv2] [D] [thread 31552] [161.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:22.390] [bmv2] [T] [thread 31552] [161.0] [cxt 0] Action MyIngress.read_port
[23:17:22.390] [bmv2] [T] [thread 31552] [161.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:22.390] [bmv2] [T] [thread 31552] [161.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:22.390] [bmv2] [T] [thread 31552] [161.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:22.390] [bmv2] [T] [thread 31552] [161.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:22.390] [bmv2] [T] [thread 31552] [161.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:22.390] [bmv2] [T] [thread 31552] [161.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:22.390] [bmv2] [T] [thread 31552] [161.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:22.390] [bmv2] [D] [thread 31552] [161.0] [cxt 0] Looking up key:

[23:17:22.390] [bmv2] [D] [thread 31552] [161.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:22.390] [bmv2] [D] [thread 31552] [161.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:22.390] [bmv2] [T] [thread 31552] [161.0] [cxt 0] Action fast_reroute126
[23:17:22.390] [bmv2] [T] [thread 31552] [161.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:22.390] [bmv2] [T] [thread 31552] [161.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:22.390] [bmv2] [D] [thread 31552] [161.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:22.390] [bmv2] [D] [thread 31552] [161.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:22.390] [bmv2] [D] [thread 31552] [161.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:22.390] [bmv2] [D] [thread 31552] [161.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:22.390] [bmv2] [T] [thread 31552] [161.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:22.390] [bmv2] [T] [thread 31552] [161.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:22.390] [bmv2] [T] [thread 31552] [161.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:22.390] [bmv2] [T] [thread 31552] [161.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:22.390] [bmv2] [T] [thread 31552] [161.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:22.390] [bmv2] [D] [thread 31552] [161.0] [cxt 0] Looking up key:

[23:17:22.390] [bmv2] [D] [thread 31552] [161.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:22.390] [bmv2] [D] [thread 31552] [161.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:22.390] [bmv2] [T] [thread 31552] [161.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:22.390] [bmv2] [T] [thread 31552] [161.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:22.390] [bmv2] [T] [thread 31552] [161.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:17:22.390] [bmv2] [T] [thread 31552] [161.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:22.390] [bmv2] [T] [thread 31552] [161.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:22.390] [bmv2] [T] [thread 31552] [161.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:17:22.390] [bmv2] [T] [thread 31552] [161.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:22.390] [bmv2] [T] [thread 31552] [161.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:17:22.390] [bmv2] [T] [thread 31552] [161.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:22.390] [bmv2] [D] [thread 31552] [161.0] [cxt 0] Pipeline 'ingress': end
[23:17:22.390] [bmv2] [D] [thread 31552] [161.0] [cxt 0] Egress port is 4
[23:17:22.390] [bmv2] [D] [thread 31553] [161.0] [cxt 0] Pipeline 'egress': start
[23:17:22.390] [bmv2] [D] [thread 31553] [161.0] [cxt 0] Pipeline 'egress': end
[23:17:22.390] [bmv2] [D] [thread 31553] [161.0] [cxt 0] Deparser 'deparser': start
[23:17:22.390] [bmv2] [D] [thread 31553] [161.0] [cxt 0] Updating checksum 'cksum'
[23:17:22.390] [bmv2] [D] [thread 31553] [161.0] [cxt 0] Deparsing header 'ethernet'
[23:17:22.390] [bmv2] [D] [thread 31553] [161.0] [cxt 0] Deparsing header 'ipv4'
[23:17:22.390] [bmv2] [D] [thread 31553] [161.0] [cxt 0] Deparser 'deparser': end
[23:17:22.390] [bmv2] [D] [thread 31557] [161.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:22.393] [bmv2] [D] [thread 31552] [162.0] [cxt 0] Processing packet received on port 3
[23:17:22.393] [bmv2] [D] [thread 31552] [162.0] [cxt 0] Parser 'parser': start
[23:17:22.393] [bmv2] [D] [thread 31552] [162.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:22.393] [bmv2] [D] [thread 31552] [162.0] [cxt 0] Extracting header 'ethernet'
[23:17:22.393] [bmv2] [D] [thread 31552] [162.0] [cxt 0] Parser state 'start': key is 0800
[23:17:22.393] [bmv2] [T] [thread 31552] [162.0] [cxt 0] Bytes parsed: 14
[23:17:22.393] [bmv2] [D] [thread 31552] [162.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:22.393] [bmv2] [D] [thread 31552] [162.0] [cxt 0] Extracting header 'ipv4'
[23:17:22.393] [bmv2] [D] [thread 31552] [162.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:22.393] [bmv2] [T] [thread 31552] [162.0] [cxt 0] Bytes parsed: 34
[23:17:22.393] [bmv2] [D] [thread 31552] [162.0] [cxt 0] Parser 'parser': end
[23:17:22.393] [bmv2] [D] [thread 31552] [162.0] [cxt 0] Pipeline 'ingress': start
[23:17:22.393] [bmv2] [T] [thread 31552] [162.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:22.393] [bmv2] [T] [thread 31552] [162.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:22.393] [bmv2] [D] [thread 31552] [162.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:22.393] [bmv2] [D] [thread 31552] [162.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:22.393] [bmv2] [D] [thread 31552] [162.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:22.393] [bmv2] [D] [thread 31552] [162.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:22.393] [bmv2] [T] [thread 31552] [162.0] [cxt 0] Action MyIngress.read_port
[23:17:22.393] [bmv2] [T] [thread 31552] [162.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:22.393] [bmv2] [T] [thread 31552] [162.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:22.393] [bmv2] [T] [thread 31552] [162.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:22.393] [bmv2] [T] [thread 31552] [162.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:22.393] [bmv2] [T] [thread 31552] [162.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:22.393] [bmv2] [T] [thread 31552] [162.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:22.393] [bmv2] [T] [thread 31552] [162.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:22.393] [bmv2] [D] [thread 31552] [162.0] [cxt 0] Looking up key:

[23:17:22.393] [bmv2] [D] [thread 31552] [162.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:22.393] [bmv2] [D] [thread 31552] [162.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:22.393] [bmv2] [T] [thread 31552] [162.0] [cxt 0] Action fast_reroute126
[23:17:22.393] [bmv2] [T] [thread 31552] [162.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:22.393] [bmv2] [T] [thread 31552] [162.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:22.393] [bmv2] [D] [thread 31552] [162.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:22.393] [bmv2] [D] [thread 31552] [162.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:22.393] [bmv2] [D] [thread 31552] [162.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:22.393] [bmv2] [D] [thread 31552] [162.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:22.393] [bmv2] [T] [thread 31552] [162.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:22.393] [bmv2] [T] [thread 31552] [162.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:22.393] [bmv2] [T] [thread 31552] [162.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:22.393] [bmv2] [T] [thread 31552] [162.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:22.393] [bmv2] [T] [thread 31552] [162.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:22.393] [bmv2] [D] [thread 31552] [162.0] [cxt 0] Looking up key:

[23:17:22.393] [bmv2] [D] [thread 31552] [162.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:22.393] [bmv2] [D] [thread 31552] [162.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:22.393] [bmv2] [T] [thread 31552] [162.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:22.393] [bmv2] [T] [thread 31552] [162.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:22.393] [bmv2] [T] [thread 31552] [162.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:17:22.393] [bmv2] [T] [thread 31552] [162.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:22.393] [bmv2] [T] [thread 31552] [162.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:22.393] [bmv2] [T] [thread 31552] [162.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:17:22.393] [bmv2] [T] [thread 31552] [162.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:22.393] [bmv2] [T] [thread 31552] [162.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:17:22.393] [bmv2] [T] [thread 31552] [162.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:22.393] [bmv2] [D] [thread 31552] [162.0] [cxt 0] Pipeline 'ingress': end
[23:17:22.393] [bmv2] [D] [thread 31552] [162.0] [cxt 0] Egress port is 4
[23:17:22.393] [bmv2] [D] [thread 31553] [162.0] [cxt 0] Pipeline 'egress': start
[23:17:22.393] [bmv2] [D] [thread 31553] [162.0] [cxt 0] Pipeline 'egress': end
[23:17:22.393] [bmv2] [D] [thread 31553] [162.0] [cxt 0] Deparser 'deparser': start
[23:17:22.393] [bmv2] [D] [thread 31553] [162.0] [cxt 0] Updating checksum 'cksum'
[23:17:22.393] [bmv2] [D] [thread 31553] [162.0] [cxt 0] Deparsing header 'ethernet'
[23:17:22.393] [bmv2] [D] [thread 31553] [162.0] [cxt 0] Deparsing header 'ipv4'
[23:17:22.393] [bmv2] [D] [thread 31553] [162.0] [cxt 0] Deparser 'deparser': end
[23:17:22.393] [bmv2] [D] [thread 31557] [162.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:24.528] [bmv2] [D] [thread 31552] [163.0] [cxt 0] Processing packet received on port 3
[23:17:24.528] [bmv2] [D] [thread 31552] [163.0] [cxt 0] Parser 'parser': start
[23:17:24.528] [bmv2] [D] [thread 31552] [163.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:24.528] [bmv2] [D] [thread 31552] [163.0] [cxt 0] Extracting header 'ethernet'
[23:17:24.528] [bmv2] [D] [thread 31552] [163.0] [cxt 0] Parser state 'start': key is 0800
[23:17:24.528] [bmv2] [T] [thread 31552] [163.0] [cxt 0] Bytes parsed: 14
[23:17:24.528] [bmv2] [D] [thread 31552] [163.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:24.528] [bmv2] [D] [thread 31552] [163.0] [cxt 0] Extracting header 'ipv4'
[23:17:24.528] [bmv2] [D] [thread 31552] [163.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:24.528] [bmv2] [T] [thread 31552] [163.0] [cxt 0] Bytes parsed: 34
[23:17:24.528] [bmv2] [D] [thread 31552] [163.0] [cxt 0] Parser 'parser': end
[23:17:24.528] [bmv2] [D] [thread 31552] [163.0] [cxt 0] Pipeline 'ingress': start
[23:17:24.528] [bmv2] [T] [thread 31552] [163.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:24.528] [bmv2] [T] [thread 31552] [163.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:24.528] [bmv2] [D] [thread 31552] [163.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:24.528] [bmv2] [D] [thread 31552] [163.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:24.528] [bmv2] [D] [thread 31552] [163.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:24.528] [bmv2] [D] [thread 31552] [163.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:24.528] [bmv2] [T] [thread 31552] [163.0] [cxt 0] Action MyIngress.read_port
[23:17:24.528] [bmv2] [T] [thread 31552] [163.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:24.529] [bmv2] [T] [thread 31552] [163.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:24.529] [bmv2] [T] [thread 31552] [163.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:24.529] [bmv2] [T] [thread 31552] [163.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:24.529] [bmv2] [T] [thread 31552] [163.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:24.529] [bmv2] [T] [thread 31552] [163.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:24.529] [bmv2] [T] [thread 31552] [163.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:24.529] [bmv2] [D] [thread 31552] [163.0] [cxt 0] Looking up key:

[23:17:24.529] [bmv2] [D] [thread 31552] [163.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:24.529] [bmv2] [D] [thread 31552] [163.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:24.529] [bmv2] [T] [thread 31552] [163.0] [cxt 0] Action fast_reroute126
[23:17:24.529] [bmv2] [T] [thread 31552] [163.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:24.529] [bmv2] [T] [thread 31552] [163.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:24.529] [bmv2] [D] [thread 31552] [163.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:24.529] [bmv2] [D] [thread 31552] [163.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:24.529] [bmv2] [D] [thread 31552] [163.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:24.529] [bmv2] [D] [thread 31552] [163.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:24.529] [bmv2] [T] [thread 31552] [163.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:24.529] [bmv2] [T] [thread 31552] [163.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:24.529] [bmv2] [T] [thread 31552] [163.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:24.529] [bmv2] [T] [thread 31552] [163.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:24.529] [bmv2] [T] [thread 31552] [163.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:24.529] [bmv2] [D] [thread 31552] [163.0] [cxt 0] Looking up key:

[23:17:24.529] [bmv2] [D] [thread 31552] [163.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:24.529] [bmv2] [D] [thread 31552] [163.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:24.529] [bmv2] [T] [thread 31552] [163.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:24.529] [bmv2] [T] [thread 31552] [163.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:24.529] [bmv2] [T] [thread 31552] [163.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:17:24.529] [bmv2] [T] [thread 31552] [163.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:24.529] [bmv2] [T] [thread 31552] [163.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:24.529] [bmv2] [T] [thread 31552] [163.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:17:24.529] [bmv2] [T] [thread 31552] [163.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:24.529] [bmv2] [T] [thread 31552] [163.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:17:24.529] [bmv2] [T] [thread 31552] [163.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:17:24.529] [bmv2] [T] [thread 31552] [163.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:17:24.529] [bmv2] [D] [thread 31552] [163.0] [cxt 0] Looking up key:

[23:17:24.529] [bmv2] [D] [thread 31552] [163.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:17:24.529] [bmv2] [D] [thread 31552] [163.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:17:24.529] [bmv2] [T] [thread 31552] [163.0] [cxt 0] Action MyIngress.read_depot_port
[23:17:24.529] [bmv2] [T] [thread 31552] [163.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:17:24.529] [bmv2] [T] [thread 31552] [163.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:17:24.529] [bmv2] [T] [thread 31552] [163.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:17:24.529] [bmv2] [D] [thread 31552] [163.0] [cxt 0] Looking up key:

[23:17:24.529] [bmv2] [D] [thread 31552] [163.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:17:24.529] [bmv2] [D] [thread 31552] [163.0] [cxt 0] Action entry is fast_reroute133 - 
[23:17:24.529] [bmv2] [T] [thread 31552] [163.0] [cxt 0] Action fast_reroute133
[23:17:24.530] [bmv2] [T] [thread 31552] [163.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:17:24.530] [bmv2] [T] [thread 31552] [163.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:17:24.530] [bmv2] [D] [thread 31552] [163.0] [cxt 0] Looking up key:

[23:17:24.530] [bmv2] [D] [thread 31552] [163.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:17:24.530] [bmv2] [D] [thread 31552] [163.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:17:24.530] [bmv2] [T] [thread 31552] [163.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:17:24.530] [bmv2] [T] [thread 31552] [163.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:17:24.530] [bmv2] [T] [thread 31552] [163.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:17:24.530] [bmv2] [D] [thread 31552] [163.0] [cxt 0] Pipeline 'ingress': end
[23:17:24.530] [bmv2] [D] [thread 31552] [163.0] [cxt 0] Egress port is 0
[23:17:24.530] [bmv2] [D] [thread 31553] [163.0] [cxt 0] Pipeline 'egress': start
[23:17:24.530] [bmv2] [D] [thread 31553] [163.0] [cxt 0] Pipeline 'egress': end
[23:17:24.530] [bmv2] [D] [thread 31553] [163.0] [cxt 0] Deparser 'deparser': start
[23:17:24.530] [bmv2] [D] [thread 31553] [163.0] [cxt 0] Updating checksum 'cksum'
[23:17:24.530] [bmv2] [D] [thread 31553] [163.0] [cxt 0] Deparsing header 'ethernet'
[23:17:24.530] [bmv2] [D] [thread 31553] [163.0] [cxt 0] Deparsing header 'ipv4'
[23:17:24.530] [bmv2] [D] [thread 31553] [163.0] [cxt 0] Deparser 'deparser': end
[23:17:24.530] [bmv2] [D] [thread 31557] [163.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:17:25.068] [bmv2] [D] [thread 31552] [164.0] [cxt 0] Processing packet received on port 3
[23:17:25.068] [bmv2] [D] [thread 31552] [164.0] [cxt 0] Parser 'parser': start
[23:17:25.068] [bmv2] [D] [thread 31552] [164.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:25.068] [bmv2] [D] [thread 31552] [164.0] [cxt 0] Extracting header 'ethernet'
[23:17:25.068] [bmv2] [D] [thread 31552] [164.0] [cxt 0] Parser state 'start': key is 0800
[23:17:25.068] [bmv2] [T] [thread 31552] [164.0] [cxt 0] Bytes parsed: 14
[23:17:25.068] [bmv2] [D] [thread 31552] [164.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:25.068] [bmv2] [D] [thread 31552] [164.0] [cxt 0] Extracting header 'ipv4'
[23:17:25.068] [bmv2] [D] [thread 31552] [164.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:25.068] [bmv2] [T] [thread 31552] [164.0] [cxt 0] Bytes parsed: 34
[23:17:25.068] [bmv2] [D] [thread 31552] [164.0] [cxt 0] Parser 'parser': end
[23:17:25.068] [bmv2] [D] [thread 31552] [164.0] [cxt 0] Pipeline 'ingress': start
[23:17:25.068] [bmv2] [T] [thread 31552] [164.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:25.068] [bmv2] [T] [thread 31552] [164.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:25.068] [bmv2] [D] [thread 31552] [164.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:25.068] [bmv2] [D] [thread 31552] [164.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:25.068] [bmv2] [D] [thread 31552] [164.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:25.068] [bmv2] [D] [thread 31552] [164.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:25.068] [bmv2] [T] [thread 31552] [164.0] [cxt 0] Action MyIngress.read_port
[23:17:25.068] [bmv2] [T] [thread 31552] [164.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:25.068] [bmv2] [T] [thread 31552] [164.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:25.068] [bmv2] [T] [thread 31552] [164.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:25.068] [bmv2] [T] [thread 31552] [164.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:25.068] [bmv2] [T] [thread 31552] [164.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:25.068] [bmv2] [T] [thread 31552] [164.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:25.068] [bmv2] [T] [thread 31552] [164.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:25.068] [bmv2] [D] [thread 31552] [164.0] [cxt 0] Looking up key:

[23:17:25.068] [bmv2] [D] [thread 31552] [164.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:25.068] [bmv2] [D] [thread 31552] [164.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:25.068] [bmv2] [T] [thread 31552] [164.0] [cxt 0] Action fast_reroute126
[23:17:25.068] [bmv2] [T] [thread 31552] [164.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:25.068] [bmv2] [T] [thread 31552] [164.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:25.068] [bmv2] [D] [thread 31552] [164.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:25.068] [bmv2] [D] [thread 31552] [164.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:25.068] [bmv2] [D] [thread 31552] [164.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:25.068] [bmv2] [D] [thread 31552] [164.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:25.068] [bmv2] [T] [thread 31552] [164.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:25.069] [bmv2] [T] [thread 31552] [164.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:25.069] [bmv2] [T] [thread 31552] [164.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:25.069] [bmv2] [T] [thread 31552] [164.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:25.069] [bmv2] [T] [thread 31552] [164.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:25.069] [bmv2] [D] [thread 31552] [164.0] [cxt 0] Looking up key:

[23:17:25.069] [bmv2] [D] [thread 31552] [164.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:25.069] [bmv2] [D] [thread 31552] [164.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:25.069] [bmv2] [T] [thread 31552] [164.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:25.069] [bmv2] [T] [thread 31552] [164.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:25.069] [bmv2] [T] [thread 31552] [164.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:17:25.069] [bmv2] [T] [thread 31552] [164.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:25.069] [bmv2] [T] [thread 31552] [164.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:25.069] [bmv2] [T] [thread 31552] [164.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:17:25.069] [bmv2] [T] [thread 31552] [164.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:25.069] [bmv2] [T] [thread 31552] [164.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:17:25.069] [bmv2] [T] [thread 31552] [164.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:25.069] [bmv2] [D] [thread 31552] [164.0] [cxt 0] Pipeline 'ingress': end
[23:17:25.069] [bmv2] [D] [thread 31552] [164.0] [cxt 0] Egress port is 4
[23:17:25.069] [bmv2] [D] [thread 31553] [164.0] [cxt 0] Pipeline 'egress': start
[23:17:25.069] [bmv2] [D] [thread 31553] [164.0] [cxt 0] Pipeline 'egress': end
[23:17:25.069] [bmv2] [D] [thread 31553] [164.0] [cxt 0] Deparser 'deparser': start
[23:17:25.069] [bmv2] [D] [thread 31553] [164.0] [cxt 0] Updating checksum 'cksum'
[23:17:25.069] [bmv2] [D] [thread 31553] [164.0] [cxt 0] Deparsing header 'ethernet'
[23:17:25.069] [bmv2] [D] [thread 31553] [164.0] [cxt 0] Deparsing header 'ipv4'
[23:17:25.069] [bmv2] [D] [thread 31553] [164.0] [cxt 0] Deparser 'deparser': end
[23:17:25.069] [bmv2] [D] [thread 31557] [164.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:25.608] [bmv2] [D] [thread 31552] [165.0] [cxt 0] Processing packet received on port 3
[23:17:25.608] [bmv2] [D] [thread 31552] [165.0] [cxt 0] Parser 'parser': start
[23:17:25.608] [bmv2] [D] [thread 31552] [165.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:25.608] [bmv2] [D] [thread 31552] [165.0] [cxt 0] Extracting header 'ethernet'
[23:17:25.608] [bmv2] [D] [thread 31552] [165.0] [cxt 0] Parser state 'start': key is 0800
[23:17:25.608] [bmv2] [T] [thread 31552] [165.0] [cxt 0] Bytes parsed: 14
[23:17:25.608] [bmv2] [D] [thread 31552] [165.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:25.608] [bmv2] [D] [thread 31552] [165.0] [cxt 0] Extracting header 'ipv4'
[23:17:25.608] [bmv2] [D] [thread 31552] [165.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:25.608] [bmv2] [T] [thread 31552] [165.0] [cxt 0] Bytes parsed: 34
[23:17:25.608] [bmv2] [D] [thread 31552] [165.0] [cxt 0] Parser 'parser': end
[23:17:25.608] [bmv2] [D] [thread 31552] [165.0] [cxt 0] Pipeline 'ingress': start
[23:17:25.608] [bmv2] [T] [thread 31552] [165.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:25.608] [bmv2] [T] [thread 31552] [165.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:25.608] [bmv2] [D] [thread 31552] [165.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:25.608] [bmv2] [D] [thread 31552] [165.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:25.608] [bmv2] [D] [thread 31552] [165.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:25.608] [bmv2] [D] [thread 31552] [165.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:25.608] [bmv2] [T] [thread 31552] [165.0] [cxt 0] Action MyIngress.read_port
[23:17:25.608] [bmv2] [T] [thread 31552] [165.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:25.608] [bmv2] [T] [thread 31552] [165.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:25.608] [bmv2] [T] [thread 31552] [165.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:25.608] [bmv2] [T] [thread 31552] [165.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:25.608] [bmv2] [T] [thread 31552] [165.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:25.608] [bmv2] [T] [thread 31552] [165.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:25.608] [bmv2] [T] [thread 31552] [165.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:25.608] [bmv2] [D] [thread 31552] [165.0] [cxt 0] Looking up key:

[23:17:25.608] [bmv2] [D] [thread 31552] [165.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:25.608] [bmv2] [D] [thread 31552] [165.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:25.608] [bmv2] [T] [thread 31552] [165.0] [cxt 0] Action fast_reroute126
[23:17:25.608] [bmv2] [T] [thread 31552] [165.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:25.608] [bmv2] [T] [thread 31552] [165.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:25.608] [bmv2] [D] [thread 31552] [165.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:25.608] [bmv2] [D] [thread 31552] [165.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:25.608] [bmv2] [D] [thread 31552] [165.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:25.608] [bmv2] [D] [thread 31552] [165.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:25.608] [bmv2] [T] [thread 31552] [165.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:25.609] [bmv2] [T] [thread 31552] [165.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:25.609] [bmv2] [T] [thread 31552] [165.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:25.609] [bmv2] [T] [thread 31552] [165.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:25.609] [bmv2] [T] [thread 31552] [165.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:25.609] [bmv2] [D] [thread 31552] [165.0] [cxt 0] Looking up key:

[23:17:25.609] [bmv2] [D] [thread 31552] [165.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:25.609] [bmv2] [D] [thread 31552] [165.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:25.609] [bmv2] [T] [thread 31552] [165.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:25.609] [bmv2] [T] [thread 31552] [165.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:25.609] [bmv2] [T] [thread 31552] [165.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:17:25.609] [bmv2] [T] [thread 31552] [165.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:25.609] [bmv2] [T] [thread 31552] [165.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:25.609] [bmv2] [T] [thread 31552] [165.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:17:25.609] [bmv2] [T] [thread 31552] [165.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:25.609] [bmv2] [T] [thread 31552] [165.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:17:25.609] [bmv2] [T] [thread 31552] [165.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:25.609] [bmv2] [D] [thread 31552] [165.0] [cxt 0] Pipeline 'ingress': end
[23:17:25.609] [bmv2] [D] [thread 31552] [165.0] [cxt 0] Egress port is 4
[23:17:25.609] [bmv2] [D] [thread 31553] [165.0] [cxt 0] Pipeline 'egress': start
[23:17:25.609] [bmv2] [D] [thread 31553] [165.0] [cxt 0] Pipeline 'egress': end
[23:17:25.609] [bmv2] [D] [thread 31553] [165.0] [cxt 0] Deparser 'deparser': start
[23:17:25.609] [bmv2] [D] [thread 31553] [165.0] [cxt 0] Updating checksum 'cksum'
[23:17:25.609] [bmv2] [D] [thread 31553] [165.0] [cxt 0] Deparsing header 'ethernet'
[23:17:25.609] [bmv2] [D] [thread 31553] [165.0] [cxt 0] Deparsing header 'ipv4'
[23:17:25.609] [bmv2] [D] [thread 31553] [165.0] [cxt 0] Deparser 'deparser': end
[23:17:25.609] [bmv2] [D] [thread 31557] [165.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:25.618] [bmv2] [D] [thread 31552] [166.0] [cxt 0] Processing packet received on port 3
[23:17:25.618] [bmv2] [D] [thread 31552] [166.0] [cxt 0] Parser 'parser': start
[23:17:25.618] [bmv2] [D] [thread 31552] [166.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:25.618] [bmv2] [D] [thread 31552] [166.0] [cxt 0] Extracting header 'ethernet'
[23:17:25.618] [bmv2] [D] [thread 31552] [166.0] [cxt 0] Parser state 'start': key is 0800
[23:17:25.618] [bmv2] [T] [thread 31552] [166.0] [cxt 0] Bytes parsed: 14
[23:17:25.618] [bmv2] [D] [thread 31552] [166.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:25.618] [bmv2] [D] [thread 31552] [166.0] [cxt 0] Extracting header 'ipv4'
[23:17:25.618] [bmv2] [D] [thread 31552] [166.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:25.618] [bmv2] [T] [thread 31552] [166.0] [cxt 0] Bytes parsed: 34
[23:17:25.618] [bmv2] [D] [thread 31552] [166.0] [cxt 0] Parser 'parser': end
[23:17:25.618] [bmv2] [D] [thread 31552] [166.0] [cxt 0] Pipeline 'ingress': start
[23:17:25.618] [bmv2] [T] [thread 31552] [166.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:25.618] [bmv2] [T] [thread 31552] [166.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:25.618] [bmv2] [D] [thread 31552] [166.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:25.618] [bmv2] [D] [thread 31552] [166.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:25.618] [bmv2] [D] [thread 31552] [166.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:25.618] [bmv2] [D] [thread 31552] [166.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:25.618] [bmv2] [T] [thread 31552] [166.0] [cxt 0] Action MyIngress.read_port
[23:17:25.618] [bmv2] [T] [thread 31552] [166.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:25.618] [bmv2] [T] [thread 31552] [166.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:25.618] [bmv2] [T] [thread 31552] [166.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:25.618] [bmv2] [T] [thread 31552] [166.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:25.618] [bmv2] [T] [thread 31552] [166.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:25.618] [bmv2] [T] [thread 31552] [166.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:25.618] [bmv2] [T] [thread 31552] [166.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:25.618] [bmv2] [D] [thread 31552] [166.0] [cxt 0] Looking up key:

[23:17:25.618] [bmv2] [D] [thread 31552] [166.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:25.618] [bmv2] [D] [thread 31552] [166.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:25.618] [bmv2] [T] [thread 31552] [166.0] [cxt 0] Action fast_reroute126
[23:17:25.618] [bmv2] [T] [thread 31552] [166.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:25.619] [bmv2] [T] [thread 31552] [166.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:25.619] [bmv2] [D] [thread 31552] [166.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:25.619] [bmv2] [D] [thread 31552] [166.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:25.619] [bmv2] [D] [thread 31552] [166.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:25.619] [bmv2] [D] [thread 31552] [166.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:25.619] [bmv2] [T] [thread 31552] [166.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:25.619] [bmv2] [T] [thread 31552] [166.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:25.619] [bmv2] [T] [thread 31552] [166.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:25.619] [bmv2] [T] [thread 31552] [166.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:25.619] [bmv2] [T] [thread 31552] [166.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:25.619] [bmv2] [D] [thread 31552] [166.0] [cxt 0] Looking up key:

[23:17:25.619] [bmv2] [D] [thread 31552] [166.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:25.619] [bmv2] [D] [thread 31552] [166.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:25.619] [bmv2] [T] [thread 31552] [166.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:25.619] [bmv2] [T] [thread 31552] [166.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:25.619] [bmv2] [T] [thread 31552] [166.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:17:25.619] [bmv2] [T] [thread 31552] [166.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:25.619] [bmv2] [T] [thread 31552] [166.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:25.619] [bmv2] [T] [thread 31552] [166.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:17:25.619] [bmv2] [T] [thread 31552] [166.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:25.619] [bmv2] [T] [thread 31552] [166.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:17:25.619] [bmv2] [T] [thread 31552] [166.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:25.619] [bmv2] [D] [thread 31552] [166.0] [cxt 0] Pipeline 'ingress': end
[23:17:25.619] [bmv2] [D] [thread 31552] [166.0] [cxt 0] Egress port is 4
[23:17:25.619] [bmv2] [D] [thread 31553] [166.0] [cxt 0] Pipeline 'egress': start
[23:17:25.619] [bmv2] [D] [thread 31553] [166.0] [cxt 0] Pipeline 'egress': end
[23:17:25.619] [bmv2] [D] [thread 31553] [166.0] [cxt 0] Deparser 'deparser': start
[23:17:25.619] [bmv2] [D] [thread 31553] [166.0] [cxt 0] Updating checksum 'cksum'
[23:17:25.619] [bmv2] [D] [thread 31553] [166.0] [cxt 0] Deparsing header 'ethernet'
[23:17:25.619] [bmv2] [D] [thread 31553] [166.0] [cxt 0] Deparsing header 'ipv4'
[23:17:25.619] [bmv2] [D] [thread 31553] [166.0] [cxt 0] Deparser 'deparser': end
[23:17:25.619] [bmv2] [D] [thread 31557] [166.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:27.223] [bmv2] [D] [thread 31552] [167.0] [cxt 0] Processing packet received on port 3
[23:17:27.223] [bmv2] [D] [thread 31552] [167.0] [cxt 0] Parser 'parser': start
[23:17:27.223] [bmv2] [D] [thread 31552] [167.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:27.223] [bmv2] [D] [thread 31552] [167.0] [cxt 0] Extracting header 'ethernet'
[23:17:27.224] [bmv2] [D] [thread 31552] [167.0] [cxt 0] Parser state 'start': key is 0800
[23:17:27.224] [bmv2] [T] [thread 31552] [167.0] [cxt 0] Bytes parsed: 14
[23:17:27.224] [bmv2] [D] [thread 31552] [167.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:27.224] [bmv2] [D] [thread 31552] [167.0] [cxt 0] Extracting header 'ipv4'
[23:17:27.224] [bmv2] [D] [thread 31552] [167.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:27.224] [bmv2] [T] [thread 31552] [167.0] [cxt 0] Bytes parsed: 34
[23:17:27.224] [bmv2] [D] [thread 31552] [167.0] [cxt 0] Parser 'parser': end
[23:17:27.224] [bmv2] [D] [thread 31552] [167.0] [cxt 0] Pipeline 'ingress': start
[23:17:27.224] [bmv2] [T] [thread 31552] [167.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:27.224] [bmv2] [T] [thread 31552] [167.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:27.224] [bmv2] [D] [thread 31552] [167.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:27.224] [bmv2] [D] [thread 31552] [167.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:27.224] [bmv2] [D] [thread 31552] [167.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:27.224] [bmv2] [D] [thread 31552] [167.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:27.224] [bmv2] [T] [thread 31552] [167.0] [cxt 0] Action MyIngress.read_port
[23:17:27.224] [bmv2] [T] [thread 31552] [167.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:27.224] [bmv2] [T] [thread 31552] [167.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:27.224] [bmv2] [T] [thread 31552] [167.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:27.224] [bmv2] [T] [thread 31552] [167.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:27.224] [bmv2] [T] [thread 31552] [167.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:27.224] [bmv2] [T] [thread 31552] [167.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:27.224] [bmv2] [T] [thread 31552] [167.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:27.224] [bmv2] [D] [thread 31552] [167.0] [cxt 0] Looking up key:

[23:17:27.224] [bmv2] [D] [thread 31552] [167.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:27.224] [bmv2] [D] [thread 31552] [167.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:27.224] [bmv2] [T] [thread 31552] [167.0] [cxt 0] Action fast_reroute126
[23:17:27.224] [bmv2] [T] [thread 31552] [167.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:27.224] [bmv2] [T] [thread 31552] [167.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:27.224] [bmv2] [D] [thread 31552] [167.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:27.224] [bmv2] [D] [thread 31552] [167.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:27.224] [bmv2] [D] [thread 31552] [167.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:27.224] [bmv2] [D] [thread 31552] [167.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:27.224] [bmv2] [T] [thread 31552] [167.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:27.224] [bmv2] [T] [thread 31552] [167.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:27.224] [bmv2] [T] [thread 31552] [167.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:27.224] [bmv2] [T] [thread 31552] [167.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:27.224] [bmv2] [T] [thread 31552] [167.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:27.224] [bmv2] [D] [thread 31552] [167.0] [cxt 0] Looking up key:

[23:17:27.224] [bmv2] [D] [thread 31552] [167.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:27.224] [bmv2] [D] [thread 31552] [167.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:27.224] [bmv2] [T] [thread 31552] [167.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:27.225] [bmv2] [T] [thread 31552] [167.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:27.225] [bmv2] [T] [thread 31552] [167.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:17:27.225] [bmv2] [T] [thread 31552] [167.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:27.225] [bmv2] [T] [thread 31552] [167.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:27.225] [bmv2] [T] [thread 31552] [167.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:17:27.225] [bmv2] [T] [thread 31552] [167.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:27.225] [bmv2] [T] [thread 31552] [167.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:17:27.225] [bmv2] [T] [thread 31552] [167.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:27.225] [bmv2] [D] [thread 31552] [167.0] [cxt 0] Pipeline 'ingress': end
[23:17:27.225] [bmv2] [D] [thread 31552] [167.0] [cxt 0] Egress port is 4
[23:17:27.225] [bmv2] [D] [thread 31553] [167.0] [cxt 0] Pipeline 'egress': start
[23:17:27.225] [bmv2] [D] [thread 31553] [167.0] [cxt 0] Pipeline 'egress': end
[23:17:27.225] [bmv2] [D] [thread 31553] [167.0] [cxt 0] Deparser 'deparser': start
[23:17:27.225] [bmv2] [D] [thread 31553] [167.0] [cxt 0] Updating checksum 'cksum'
[23:17:27.225] [bmv2] [D] [thread 31553] [167.0] [cxt 0] Deparsing header 'ethernet'
[23:17:27.225] [bmv2] [D] [thread 31553] [167.0] [cxt 0] Deparsing header 'ipv4'
[23:17:27.225] [bmv2] [D] [thread 31553] [167.0] [cxt 0] Deparser 'deparser': end
[23:17:27.225] [bmv2] [D] [thread 31557] [167.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:27.761] [bmv2] [D] [thread 31552] [168.0] [cxt 0] Processing packet received on port 3
[23:17:27.761] [bmv2] [D] [thread 31552] [168.0] [cxt 0] Parser 'parser': start
[23:17:27.761] [bmv2] [D] [thread 31552] [168.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:27.761] [bmv2] [D] [thread 31552] [168.0] [cxt 0] Extracting header 'ethernet'
[23:17:27.761] [bmv2] [D] [thread 31552] [168.0] [cxt 0] Parser state 'start': key is 0800
[23:17:27.761] [bmv2] [T] [thread 31552] [168.0] [cxt 0] Bytes parsed: 14
[23:17:27.761] [bmv2] [D] [thread 31552] [168.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:27.761] [bmv2] [D] [thread 31552] [168.0] [cxt 0] Extracting header 'ipv4'
[23:17:27.761] [bmv2] [D] [thread 31552] [168.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:27.761] [bmv2] [T] [thread 31552] [168.0] [cxt 0] Bytes parsed: 34
[23:17:27.761] [bmv2] [D] [thread 31552] [168.0] [cxt 0] Parser 'parser': end
[23:17:27.761] [bmv2] [D] [thread 31552] [168.0] [cxt 0] Pipeline 'ingress': start
[23:17:27.761] [bmv2] [T] [thread 31552] [168.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:27.761] [bmv2] [T] [thread 31552] [168.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:27.761] [bmv2] [D] [thread 31552] [168.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:27.761] [bmv2] [D] [thread 31552] [168.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:27.761] [bmv2] [D] [thread 31552] [168.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:27.761] [bmv2] [D] [thread 31552] [168.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:27.761] [bmv2] [T] [thread 31552] [168.0] [cxt 0] Action MyIngress.read_port
[23:17:27.761] [bmv2] [T] [thread 31552] [168.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:27.761] [bmv2] [T] [thread 31552] [168.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:27.761] [bmv2] [T] [thread 31552] [168.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:27.761] [bmv2] [T] [thread 31552] [168.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:27.761] [bmv2] [T] [thread 31552] [168.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:27.761] [bmv2] [T] [thread 31552] [168.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:27.761] [bmv2] [T] [thread 31552] [168.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:27.761] [bmv2] [D] [thread 31552] [168.0] [cxt 0] Looking up key:

[23:17:27.761] [bmv2] [D] [thread 31552] [168.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:27.761] [bmv2] [D] [thread 31552] [168.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:27.761] [bmv2] [T] [thread 31552] [168.0] [cxt 0] Action fast_reroute126
[23:17:27.761] [bmv2] [T] [thread 31552] [168.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:27.761] [bmv2] [T] [thread 31552] [168.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:27.761] [bmv2] [D] [thread 31552] [168.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:27.761] [bmv2] [D] [thread 31552] [168.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:27.761] [bmv2] [D] [thread 31552] [168.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:27.761] [bmv2] [D] [thread 31552] [168.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:27.761] [bmv2] [T] [thread 31552] [168.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:27.761] [bmv2] [T] [thread 31552] [168.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:27.761] [bmv2] [T] [thread 31552] [168.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:27.761] [bmv2] [T] [thread 31552] [168.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:27.761] [bmv2] [T] [thread 31552] [168.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:27.761] [bmv2] [D] [thread 31552] [168.0] [cxt 0] Looking up key:

[23:17:27.761] [bmv2] [D] [thread 31552] [168.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:27.761] [bmv2] [D] [thread 31552] [168.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:27.761] [bmv2] [T] [thread 31552] [168.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:27.761] [bmv2] [T] [thread 31552] [168.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:27.761] [bmv2] [T] [thread 31552] [168.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:17:27.761] [bmv2] [T] [thread 31552] [168.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:27.761] [bmv2] [T] [thread 31552] [168.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:27.761] [bmv2] [T] [thread 31552] [168.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:17:27.761] [bmv2] [T] [thread 31552] [168.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:27.761] [bmv2] [T] [thread 31552] [168.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:17:27.761] [bmv2] [T] [thread 31552] [168.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:27.761] [bmv2] [D] [thread 31552] [168.0] [cxt 0] Pipeline 'ingress': end
[23:17:27.761] [bmv2] [D] [thread 31552] [168.0] [cxt 0] Egress port is 4
[23:17:27.761] [bmv2] [D] [thread 31553] [168.0] [cxt 0] Pipeline 'egress': start
[23:17:27.761] [bmv2] [D] [thread 31553] [168.0] [cxt 0] Pipeline 'egress': end
[23:17:27.761] [bmv2] [D] [thread 31553] [168.0] [cxt 0] Deparser 'deparser': start
[23:17:27.761] [bmv2] [D] [thread 31553] [168.0] [cxt 0] Updating checksum 'cksum'
[23:17:27.761] [bmv2] [D] [thread 31553] [168.0] [cxt 0] Deparsing header 'ethernet'
[23:17:27.761] [bmv2] [D] [thread 31553] [168.0] [cxt 0] Deparsing header 'ipv4'
[23:17:27.761] [bmv2] [D] [thread 31553] [168.0] [cxt 0] Deparser 'deparser': end
[23:17:27.761] [bmv2] [D] [thread 31557] [168.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:27.764] [bmv2] [D] [thread 31552] [169.0] [cxt 0] Processing packet received on port 3
[23:17:27.764] [bmv2] [D] [thread 31552] [169.0] [cxt 0] Parser 'parser': start
[23:17:27.764] [bmv2] [D] [thread 31552] [169.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:27.764] [bmv2] [D] [thread 31552] [169.0] [cxt 0] Extracting header 'ethernet'
[23:17:27.764] [bmv2] [D] [thread 31552] [169.0] [cxt 0] Parser state 'start': key is 0800
[23:17:27.764] [bmv2] [T] [thread 31552] [169.0] [cxt 0] Bytes parsed: 14
[23:17:27.764] [bmv2] [D] [thread 31552] [169.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:27.764] [bmv2] [D] [thread 31552] [169.0] [cxt 0] Extracting header 'ipv4'
[23:17:27.764] [bmv2] [D] [thread 31552] [169.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:27.764] [bmv2] [T] [thread 31552] [169.0] [cxt 0] Bytes parsed: 34
[23:17:27.764] [bmv2] [D] [thread 31552] [169.0] [cxt 0] Parser 'parser': end
[23:17:27.764] [bmv2] [D] [thread 31552] [169.0] [cxt 0] Pipeline 'ingress': start
[23:17:27.764] [bmv2] [T] [thread 31552] [169.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:27.764] [bmv2] [T] [thread 31552] [169.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:27.765] [bmv2] [D] [thread 31552] [169.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:27.765] [bmv2] [D] [thread 31552] [169.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:27.765] [bmv2] [D] [thread 31552] [169.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:27.765] [bmv2] [D] [thread 31552] [169.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:27.765] [bmv2] [T] [thread 31552] [169.0] [cxt 0] Action MyIngress.read_port
[23:17:27.765] [bmv2] [T] [thread 31552] [169.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:27.765] [bmv2] [T] [thread 31552] [169.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:27.765] [bmv2] [T] [thread 31552] [169.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:27.765] [bmv2] [T] [thread 31552] [169.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:27.765] [bmv2] [T] [thread 31552] [169.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:27.765] [bmv2] [T] [thread 31552] [169.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:27.765] [bmv2] [T] [thread 31552] [169.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:27.765] [bmv2] [D] [thread 31552] [169.0] [cxt 0] Looking up key:

[23:17:27.765] [bmv2] [D] [thread 31552] [169.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:27.765] [bmv2] [D] [thread 31552] [169.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:27.765] [bmv2] [T] [thread 31552] [169.0] [cxt 0] Action fast_reroute126
[23:17:27.765] [bmv2] [T] [thread 31552] [169.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:27.765] [bmv2] [T] [thread 31552] [169.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:27.765] [bmv2] [D] [thread 31552] [169.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:27.765] [bmv2] [D] [thread 31552] [169.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:27.765] [bmv2] [D] [thread 31552] [169.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:27.765] [bmv2] [D] [thread 31552] [169.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:27.765] [bmv2] [T] [thread 31552] [169.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:27.765] [bmv2] [T] [thread 31552] [169.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:27.765] [bmv2] [T] [thread 31552] [169.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:27.765] [bmv2] [T] [thread 31552] [169.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:27.765] [bmv2] [T] [thread 31552] [169.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:27.765] [bmv2] [D] [thread 31552] [169.0] [cxt 0] Looking up key:

[23:17:27.765] [bmv2] [D] [thread 31552] [169.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:27.765] [bmv2] [D] [thread 31552] [169.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:27.765] [bmv2] [T] [thread 31552] [169.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:27.765] [bmv2] [T] [thread 31552] [169.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:27.765] [bmv2] [T] [thread 31552] [169.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:17:27.765] [bmv2] [T] [thread 31552] [169.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:27.765] [bmv2] [T] [thread 31552] [169.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:27.765] [bmv2] [T] [thread 31552] [169.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:17:27.765] [bmv2] [T] [thread 31552] [169.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:27.765] [bmv2] [T] [thread 31552] [169.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:17:27.765] [bmv2] [T] [thread 31552] [169.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:27.765] [bmv2] [D] [thread 31552] [169.0] [cxt 0] Pipeline 'ingress': end
[23:17:27.765] [bmv2] [D] [thread 31552] [169.0] [cxt 0] Egress port is 4
[23:17:27.765] [bmv2] [D] [thread 31553] [169.0] [cxt 0] Pipeline 'egress': start
[23:17:27.765] [bmv2] [D] [thread 31553] [169.0] [cxt 0] Pipeline 'egress': end
[23:17:27.765] [bmv2] [D] [thread 31553] [169.0] [cxt 0] Deparser 'deparser': start
[23:17:27.765] [bmv2] [D] [thread 31553] [169.0] [cxt 0] Updating checksum 'cksum'
[23:17:27.765] [bmv2] [D] [thread 31553] [169.0] [cxt 0] Deparsing header 'ethernet'
[23:17:27.765] [bmv2] [D] [thread 31553] [169.0] [cxt 0] Deparsing header 'ipv4'
[23:17:27.765] [bmv2] [D] [thread 31553] [169.0] [cxt 0] Deparser 'deparser': end
[23:17:27.765] [bmv2] [D] [thread 31557] [169.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:28.308] [bmv2] [D] [thread 31552] [170.0] [cxt 0] Processing packet received on port 3
[23:17:28.308] [bmv2] [D] [thread 31552] [170.0] [cxt 0] Parser 'parser': start
[23:17:28.308] [bmv2] [D] [thread 31552] [170.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:28.308] [bmv2] [D] [thread 31552] [170.0] [cxt 0] Extracting header 'ethernet'
[23:17:28.308] [bmv2] [D] [thread 31552] [170.0] [cxt 0] Parser state 'start': key is 0800
[23:17:28.308] [bmv2] [T] [thread 31552] [170.0] [cxt 0] Bytes parsed: 14
[23:17:28.308] [bmv2] [D] [thread 31552] [170.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:28.308] [bmv2] [D] [thread 31552] [170.0] [cxt 0] Extracting header 'ipv4'
[23:17:28.309] [bmv2] [D] [thread 31552] [170.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:28.309] [bmv2] [T] [thread 31552] [170.0] [cxt 0] Bytes parsed: 34
[23:17:28.309] [bmv2] [D] [thread 31552] [170.0] [cxt 0] Parser 'parser': end
[23:17:28.309] [bmv2] [D] [thread 31552] [170.0] [cxt 0] Pipeline 'ingress': start
[23:17:28.309] [bmv2] [T] [thread 31552] [170.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:28.309] [bmv2] [T] [thread 31552] [170.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:28.309] [bmv2] [D] [thread 31552] [170.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:28.309] [bmv2] [D] [thread 31552] [170.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:28.309] [bmv2] [D] [thread 31552] [170.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:28.309] [bmv2] [D] [thread 31552] [170.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:28.309] [bmv2] [T] [thread 31552] [170.0] [cxt 0] Action MyIngress.read_port
[23:17:28.309] [bmv2] [T] [thread 31552] [170.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:28.309] [bmv2] [T] [thread 31552] [170.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:28.309] [bmv2] [T] [thread 31552] [170.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:28.309] [bmv2] [T] [thread 31552] [170.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:28.309] [bmv2] [T] [thread 31552] [170.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:28.309] [bmv2] [T] [thread 31552] [170.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:28.309] [bmv2] [T] [thread 31552] [170.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:28.309] [bmv2] [D] [thread 31552] [170.0] [cxt 0] Looking up key:

[23:17:28.309] [bmv2] [D] [thread 31552] [170.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:28.309] [bmv2] [D] [thread 31552] [170.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:28.309] [bmv2] [T] [thread 31552] [170.0] [cxt 0] Action fast_reroute126
[23:17:28.309] [bmv2] [T] [thread 31552] [170.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:28.309] [bmv2] [T] [thread 31552] [170.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:28.309] [bmv2] [D] [thread 31552] [170.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:28.309] [bmv2] [D] [thread 31552] [170.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:28.310] [bmv2] [D] [thread 31552] [170.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:28.310] [bmv2] [D] [thread 31552] [170.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:28.310] [bmv2] [T] [thread 31552] [170.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:28.310] [bmv2] [T] [thread 31552] [170.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:28.310] [bmv2] [T] [thread 31552] [170.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:28.310] [bmv2] [T] [thread 31552] [170.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:28.310] [bmv2] [T] [thread 31552] [170.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:28.310] [bmv2] [D] [thread 31552] [170.0] [cxt 0] Looking up key:

[23:17:28.310] [bmv2] [D] [thread 31552] [170.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:28.310] [bmv2] [D] [thread 31552] [170.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:28.310] [bmv2] [T] [thread 31552] [170.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:28.310] [bmv2] [T] [thread 31552] [170.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:28.310] [bmv2] [T] [thread 31552] [170.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:17:28.310] [bmv2] [T] [thread 31552] [170.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:28.310] [bmv2] [T] [thread 31552] [170.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:28.310] [bmv2] [T] [thread 31552] [170.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:17:28.310] [bmv2] [T] [thread 31552] [170.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:28.310] [bmv2] [T] [thread 31552] [170.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:17:28.310] [bmv2] [T] [thread 31552] [170.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:17:28.310] [bmv2] [T] [thread 31552] [170.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:17:28.310] [bmv2] [D] [thread 31552] [170.0] [cxt 0] Looking up key:

[23:17:28.310] [bmv2] [D] [thread 31552] [170.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:17:28.310] [bmv2] [D] [thread 31552] [170.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:17:28.310] [bmv2] [T] [thread 31552] [170.0] [cxt 0] Action MyIngress.read_depot_port
[23:17:28.310] [bmv2] [T] [thread 31552] [170.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:17:28.310] [bmv2] [T] [thread 31552] [170.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:17:28.310] [bmv2] [T] [thread 31552] [170.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:17:28.310] [bmv2] [D] [thread 31552] [170.0] [cxt 0] Looking up key:

[23:17:28.310] [bmv2] [D] [thread 31552] [170.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:17:28.310] [bmv2] [D] [thread 31552] [170.0] [cxt 0] Action entry is fast_reroute133 - 
[23:17:28.310] [bmv2] [T] [thread 31552] [170.0] [cxt 0] Action fast_reroute133
[23:17:28.311] [bmv2] [T] [thread 31552] [170.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:17:28.311] [bmv2] [T] [thread 31552] [170.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:17:28.311] [bmv2] [D] [thread 31552] [170.0] [cxt 0] Looking up key:

[23:17:28.311] [bmv2] [D] [thread 31552] [170.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:17:28.311] [bmv2] [D] [thread 31552] [170.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:17:28.311] [bmv2] [T] [thread 31552] [170.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:17:28.311] [bmv2] [T] [thread 31552] [170.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:17:28.311] [bmv2] [T] [thread 31552] [170.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:17:28.311] [bmv2] [D] [thread 31552] [170.0] [cxt 0] Pipeline 'ingress': end
[23:17:28.311] [bmv2] [D] [thread 31552] [170.0] [cxt 0] Egress port is 0
[23:17:28.311] [bmv2] [D] [thread 31553] [170.0] [cxt 0] Pipeline 'egress': start
[23:17:28.311] [bmv2] [D] [thread 31553] [170.0] [cxt 0] Pipeline 'egress': end
[23:17:28.311] [bmv2] [D] [thread 31553] [170.0] [cxt 0] Deparser 'deparser': start
[23:17:28.311] [bmv2] [D] [thread 31553] [170.0] [cxt 0] Updating checksum 'cksum'
[23:17:28.311] [bmv2] [D] [thread 31553] [170.0] [cxt 0] Deparsing header 'ethernet'
[23:17:28.311] [bmv2] [D] [thread 31553] [170.0] [cxt 0] Deparsing header 'ipv4'
[23:17:28.311] [bmv2] [D] [thread 31553] [170.0] [cxt 0] Deparser 'deparser': end
[23:17:28.311] [bmv2] [D] [thread 31557] [170.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:17:30.472] [bmv2] [D] [thread 31552] [171.0] [cxt 0] Processing packet received on port 3
[23:17:30.472] [bmv2] [D] [thread 31552] [171.0] [cxt 0] Parser 'parser': start
[23:17:30.472] [bmv2] [D] [thread 31552] [171.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:30.472] [bmv2] [D] [thread 31552] [171.0] [cxt 0] Extracting header 'ethernet'
[23:17:30.472] [bmv2] [D] [thread 31552] [171.0] [cxt 0] Parser state 'start': key is 0800
[23:17:30.472] [bmv2] [T] [thread 31552] [171.0] [cxt 0] Bytes parsed: 14
[23:17:30.472] [bmv2] [D] [thread 31552] [171.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:30.472] [bmv2] [D] [thread 31552] [171.0] [cxt 0] Extracting header 'ipv4'
[23:17:30.472] [bmv2] [D] [thread 31552] [171.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:30.472] [bmv2] [T] [thread 31552] [171.0] [cxt 0] Bytes parsed: 34
[23:17:30.472] [bmv2] [D] [thread 31552] [171.0] [cxt 0] Parser 'parser': end
[23:17:30.472] [bmv2] [D] [thread 31552] [171.0] [cxt 0] Pipeline 'ingress': start
[23:17:30.472] [bmv2] [T] [thread 31552] [171.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:30.472] [bmv2] [T] [thread 31552] [171.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:30.472] [bmv2] [D] [thread 31552] [171.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:30.472] [bmv2] [D] [thread 31552] [171.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:30.472] [bmv2] [D] [thread 31552] [171.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:30.472] [bmv2] [D] [thread 31552] [171.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:30.472] [bmv2] [T] [thread 31552] [171.0] [cxt 0] Action MyIngress.read_port
[23:17:30.472] [bmv2] [T] [thread 31552] [171.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:30.472] [bmv2] [T] [thread 31552] [171.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:30.472] [bmv2] [T] [thread 31552] [171.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:30.472] [bmv2] [T] [thread 31552] [171.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:30.472] [bmv2] [T] [thread 31552] [171.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:30.472] [bmv2] [T] [thread 31552] [171.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:30.472] [bmv2] [T] [thread 31552] [171.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:30.472] [bmv2] [D] [thread 31552] [171.0] [cxt 0] Looking up key:

[23:17:30.472] [bmv2] [D] [thread 31552] [171.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:30.472] [bmv2] [D] [thread 31552] [171.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:30.473] [bmv2] [T] [thread 31552] [171.0] [cxt 0] Action fast_reroute126
[23:17:30.473] [bmv2] [T] [thread 31552] [171.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:30.473] [bmv2] [T] [thread 31552] [171.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:30.473] [bmv2] [D] [thread 31552] [171.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:30.473] [bmv2] [D] [thread 31552] [171.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:30.473] [bmv2] [D] [thread 31552] [171.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:30.473] [bmv2] [D] [thread 31552] [171.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:30.473] [bmv2] [T] [thread 31552] [171.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:30.473] [bmv2] [T] [thread 31552] [171.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:30.473] [bmv2] [T] [thread 31552] [171.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:30.473] [bmv2] [T] [thread 31552] [171.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:30.473] [bmv2] [T] [thread 31552] [171.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:30.473] [bmv2] [D] [thread 31552] [171.0] [cxt 0] Looking up key:

[23:17:30.473] [bmv2] [D] [thread 31552] [171.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:30.473] [bmv2] [D] [thread 31552] [171.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:30.473] [bmv2] [T] [thread 31552] [171.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:30.473] [bmv2] [T] [thread 31552] [171.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:30.473] [bmv2] [T] [thread 31552] [171.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:17:30.473] [bmv2] [T] [thread 31552] [171.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:30.473] [bmv2] [T] [thread 31552] [171.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:30.473] [bmv2] [T] [thread 31552] [171.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:17:30.473] [bmv2] [T] [thread 31552] [171.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:30.473] [bmv2] [T] [thread 31552] [171.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:17:30.473] [bmv2] [T] [thread 31552] [171.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:30.473] [bmv2] [D] [thread 31552] [171.0] [cxt 0] Pipeline 'ingress': end
[23:17:30.473] [bmv2] [D] [thread 31552] [171.0] [cxt 0] Egress port is 4
[23:17:30.473] [bmv2] [D] [thread 31553] [171.0] [cxt 0] Pipeline 'egress': start
[23:17:30.473] [bmv2] [D] [thread 31553] [171.0] [cxt 0] Pipeline 'egress': end
[23:17:30.473] [bmv2] [D] [thread 31553] [171.0] [cxt 0] Deparser 'deparser': start
[23:17:30.473] [bmv2] [D] [thread 31553] [171.0] [cxt 0] Updating checksum 'cksum'
[23:17:30.473] [bmv2] [D] [thread 31553] [171.0] [cxt 0] Deparsing header 'ethernet'
[23:17:30.473] [bmv2] [D] [thread 31553] [171.0] [cxt 0] Deparsing header 'ipv4'
[23:17:30.473] [bmv2] [D] [thread 31553] [171.0] [cxt 0] Deparser 'deparser': end
[23:17:30.473] [bmv2] [D] [thread 31557] [171.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:30.483] [bmv2] [D] [thread 31552] [172.0] [cxt 0] Processing packet received on port 3
[23:17:30.483] [bmv2] [D] [thread 31552] [172.0] [cxt 0] Parser 'parser': start
[23:17:30.483] [bmv2] [D] [thread 31552] [172.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:30.483] [bmv2] [D] [thread 31552] [172.0] [cxt 0] Extracting header 'ethernet'
[23:17:30.483] [bmv2] [D] [thread 31552] [172.0] [cxt 0] Parser state 'start': key is 0800
[23:17:30.483] [bmv2] [T] [thread 31552] [172.0] [cxt 0] Bytes parsed: 14
[23:17:30.483] [bmv2] [D] [thread 31552] [172.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:30.483] [bmv2] [D] [thread 31552] [172.0] [cxt 0] Extracting header 'ipv4'
[23:17:30.483] [bmv2] [D] [thread 31552] [172.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:30.483] [bmv2] [T] [thread 31552] [172.0] [cxt 0] Bytes parsed: 34
[23:17:30.483] [bmv2] [D] [thread 31552] [172.0] [cxt 0] Parser 'parser': end
[23:17:30.483] [bmv2] [D] [thread 31552] [172.0] [cxt 0] Pipeline 'ingress': start
[23:17:30.483] [bmv2] [T] [thread 31552] [172.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:30.483] [bmv2] [T] [thread 31552] [172.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:30.483] [bmv2] [D] [thread 31552] [172.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:30.483] [bmv2] [D] [thread 31552] [172.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:30.483] [bmv2] [D] [thread 31552] [172.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:30.483] [bmv2] [D] [thread 31552] [172.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:30.483] [bmv2] [T] [thread 31552] [172.0] [cxt 0] Action MyIngress.read_port
[23:17:30.483] [bmv2] [T] [thread 31552] [172.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:30.483] [bmv2] [T] [thread 31552] [172.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:30.483] [bmv2] [T] [thread 31552] [172.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:30.483] [bmv2] [T] [thread 31552] [172.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:30.483] [bmv2] [T] [thread 31552] [172.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:30.483] [bmv2] [T] [thread 31552] [172.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:30.483] [bmv2] [T] [thread 31552] [172.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:30.483] [bmv2] [D] [thread 31552] [172.0] [cxt 0] Looking up key:

[23:17:30.483] [bmv2] [D] [thread 31552] [172.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:30.483] [bmv2] [D] [thread 31552] [172.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:30.483] [bmv2] [T] [thread 31552] [172.0] [cxt 0] Action fast_reroute126
[23:17:30.483] [bmv2] [T] [thread 31552] [172.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:30.483] [bmv2] [T] [thread 31552] [172.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:30.483] [bmv2] [D] [thread 31552] [172.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:30.483] [bmv2] [D] [thread 31552] [172.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:30.483] [bmv2] [D] [thread 31552] [172.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:30.484] [bmv2] [D] [thread 31552] [172.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:30.484] [bmv2] [T] [thread 31552] [172.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:30.484] [bmv2] [T] [thread 31552] [172.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:30.484] [bmv2] [T] [thread 31552] [172.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:30.484] [bmv2] [T] [thread 31552] [172.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:30.484] [bmv2] [T] [thread 31552] [172.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:30.484] [bmv2] [D] [thread 31552] [172.0] [cxt 0] Looking up key:

[23:17:30.484] [bmv2] [D] [thread 31552] [172.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:30.484] [bmv2] [D] [thread 31552] [172.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:30.484] [bmv2] [T] [thread 31552] [172.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:30.484] [bmv2] [T] [thread 31552] [172.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:30.484] [bmv2] [T] [thread 31552] [172.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:17:30.484] [bmv2] [T] [thread 31552] [172.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:30.484] [bmv2] [T] [thread 31552] [172.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:30.484] [bmv2] [T] [thread 31552] [172.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:17:30.484] [bmv2] [T] [thread 31552] [172.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:30.484] [bmv2] [T] [thread 31552] [172.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:17:30.484] [bmv2] [T] [thread 31552] [172.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:30.484] [bmv2] [D] [thread 31552] [172.0] [cxt 0] Pipeline 'ingress': end
[23:17:30.484] [bmv2] [D] [thread 31552] [172.0] [cxt 0] Egress port is 4
[23:17:30.484] [bmv2] [D] [thread 31553] [172.0] [cxt 0] Pipeline 'egress': start
[23:17:30.484] [bmv2] [D] [thread 31553] [172.0] [cxt 0] Pipeline 'egress': end
[23:17:30.484] [bmv2] [D] [thread 31553] [172.0] [cxt 0] Deparser 'deparser': start
[23:17:30.484] [bmv2] [D] [thread 31553] [172.0] [cxt 0] Updating checksum 'cksum'
[23:17:30.484] [bmv2] [D] [thread 31553] [172.0] [cxt 0] Deparsing header 'ethernet'
[23:17:30.484] [bmv2] [D] [thread 31553] [172.0] [cxt 0] Deparsing header 'ipv4'
[23:17:30.484] [bmv2] [D] [thread 31553] [172.0] [cxt 0] Deparser 'deparser': end
[23:17:30.484] [bmv2] [D] [thread 31557] [172.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:31.553] [bmv2] [D] [thread 31552] [173.0] [cxt 0] Processing packet received on port 3
[23:17:31.553] [bmv2] [D] [thread 31552] [173.0] [cxt 0] Parser 'parser': start
[23:17:31.553] [bmv2] [D] [thread 31552] [173.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:31.553] [bmv2] [D] [thread 31552] [173.0] [cxt 0] Extracting header 'ethernet'
[23:17:31.553] [bmv2] [D] [thread 31552] [173.0] [cxt 0] Parser state 'start': key is 0800
[23:17:31.553] [bmv2] [T] [thread 31552] [173.0] [cxt 0] Bytes parsed: 14
[23:17:31.553] [bmv2] [D] [thread 31552] [173.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:31.553] [bmv2] [D] [thread 31552] [173.0] [cxt 0] Extracting header 'ipv4'
[23:17:31.553] [bmv2] [D] [thread 31552] [173.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:31.553] [bmv2] [T] [thread 31552] [173.0] [cxt 0] Bytes parsed: 34
[23:17:31.553] [bmv2] [D] [thread 31552] [173.0] [cxt 0] Parser 'parser': end
[23:17:31.553] [bmv2] [D] [thread 31552] [173.0] [cxt 0] Pipeline 'ingress': start
[23:17:31.553] [bmv2] [T] [thread 31552] [173.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:31.553] [bmv2] [T] [thread 31552] [173.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:31.553] [bmv2] [D] [thread 31552] [173.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:31.553] [bmv2] [D] [thread 31552] [173.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:31.553] [bmv2] [D] [thread 31552] [173.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:31.553] [bmv2] [D] [thread 31552] [173.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:31.553] [bmv2] [T] [thread 31552] [173.0] [cxt 0] Action MyIngress.read_port
[23:17:31.553] [bmv2] [T] [thread 31552] [173.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:31.553] [bmv2] [T] [thread 31552] [173.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:31.553] [bmv2] [T] [thread 31552] [173.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:31.553] [bmv2] [T] [thread 31552] [173.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:31.553] [bmv2] [T] [thread 31552] [173.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:31.553] [bmv2] [T] [thread 31552] [173.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:31.553] [bmv2] [T] [thread 31552] [173.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:31.553] [bmv2] [D] [thread 31552] [173.0] [cxt 0] Looking up key:

[23:17:31.553] [bmv2] [D] [thread 31552] [173.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:31.553] [bmv2] [D] [thread 31552] [173.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:31.553] [bmv2] [T] [thread 31552] [173.0] [cxt 0] Action fast_reroute126
[23:17:31.553] [bmv2] [T] [thread 31552] [173.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:31.553] [bmv2] [T] [thread 31552] [173.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:31.554] [bmv2] [D] [thread 31552] [173.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:31.554] [bmv2] [D] [thread 31552] [173.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:31.554] [bmv2] [D] [thread 31552] [173.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:31.554] [bmv2] [D] [thread 31552] [173.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:31.554] [bmv2] [T] [thread 31552] [173.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:31.554] [bmv2] [T] [thread 31552] [173.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:31.554] [bmv2] [T] [thread 31552] [173.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:31.554] [bmv2] [T] [thread 31552] [173.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:31.554] [bmv2] [T] [thread 31552] [173.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:31.554] [bmv2] [D] [thread 31552] [173.0] [cxt 0] Looking up key:

[23:17:31.554] [bmv2] [D] [thread 31552] [173.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:31.554] [bmv2] [D] [thread 31552] [173.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:31.554] [bmv2] [T] [thread 31552] [173.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:31.554] [bmv2] [T] [thread 31552] [173.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:31.554] [bmv2] [T] [thread 31552] [173.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:17:31.554] [bmv2] [T] [thread 31552] [173.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:31.554] [bmv2] [T] [thread 31552] [173.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:31.554] [bmv2] [T] [thread 31552] [173.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:17:31.554] [bmv2] [T] [thread 31552] [173.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:31.554] [bmv2] [T] [thread 31552] [173.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:17:31.554] [bmv2] [T] [thread 31552] [173.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:31.554] [bmv2] [D] [thread 31552] [173.0] [cxt 0] Pipeline 'ingress': end
[23:17:31.554] [bmv2] [D] [thread 31552] [173.0] [cxt 0] Egress port is 4
[23:17:31.554] [bmv2] [D] [thread 31553] [173.0] [cxt 0] Pipeline 'egress': start
[23:17:31.554] [bmv2] [D] [thread 31553] [173.0] [cxt 0] Pipeline 'egress': end
[23:17:31.554] [bmv2] [D] [thread 31553] [173.0] [cxt 0] Deparser 'deparser': start
[23:17:31.554] [bmv2] [D] [thread 31553] [173.0] [cxt 0] Updating checksum 'cksum'
[23:17:31.554] [bmv2] [D] [thread 31553] [173.0] [cxt 0] Deparsing header 'ethernet'
[23:17:31.554] [bmv2] [D] [thread 31553] [173.0] [cxt 0] Deparsing header 'ipv4'
[23:17:31.554] [bmv2] [D] [thread 31553] [173.0] [cxt 0] Deparser 'deparser': end
[23:17:31.554] [bmv2] [D] [thread 31557] [173.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:32.091] [bmv2] [D] [thread 31552] [174.0] [cxt 0] Processing packet received on port 3
[23:17:32.091] [bmv2] [D] [thread 31552] [174.0] [cxt 0] Parser 'parser': start
[23:17:32.091] [bmv2] [D] [thread 31552] [174.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:32.091] [bmv2] [D] [thread 31552] [174.0] [cxt 0] Extracting header 'ethernet'
[23:17:32.091] [bmv2] [D] [thread 31552] [174.0] [cxt 0] Parser state 'start': key is 0800
[23:17:32.091] [bmv2] [T] [thread 31552] [174.0] [cxt 0] Bytes parsed: 14
[23:17:32.091] [bmv2] [D] [thread 31552] [174.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:32.091] [bmv2] [D] [thread 31552] [174.0] [cxt 0] Extracting header 'ipv4'
[23:17:32.091] [bmv2] [D] [thread 31552] [174.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:32.091] [bmv2] [T] [thread 31552] [174.0] [cxt 0] Bytes parsed: 34
[23:17:32.091] [bmv2] [D] [thread 31552] [174.0] [cxt 0] Parser 'parser': end
[23:17:32.091] [bmv2] [D] [thread 31552] [174.0] [cxt 0] Pipeline 'ingress': start
[23:17:32.091] [bmv2] [T] [thread 31552] [174.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:32.091] [bmv2] [T] [thread 31552] [174.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:32.091] [bmv2] [D] [thread 31552] [174.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:32.091] [bmv2] [D] [thread 31552] [174.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:32.091] [bmv2] [D] [thread 31552] [174.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:32.091] [bmv2] [D] [thread 31552] [174.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:32.091] [bmv2] [T] [thread 31552] [174.0] [cxt 0] Action MyIngress.read_port
[23:17:32.091] [bmv2] [T] [thread 31552] [174.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:32.091] [bmv2] [T] [thread 31552] [174.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:32.091] [bmv2] [T] [thread 31552] [174.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:32.091] [bmv2] [T] [thread 31552] [174.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:32.091] [bmv2] [T] [thread 31552] [174.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:32.091] [bmv2] [T] [thread 31552] [174.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:32.091] [bmv2] [T] [thread 31552] [174.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:32.091] [bmv2] [D] [thread 31552] [174.0] [cxt 0] Looking up key:

[23:17:32.091] [bmv2] [D] [thread 31552] [174.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:32.091] [bmv2] [D] [thread 31552] [174.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:32.091] [bmv2] [T] [thread 31552] [174.0] [cxt 0] Action fast_reroute126
[23:17:32.091] [bmv2] [T] [thread 31552] [174.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:32.092] [bmv2] [T] [thread 31552] [174.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:32.092] [bmv2] [D] [thread 31552] [174.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:32.092] [bmv2] [D] [thread 31552] [174.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:32.092] [bmv2] [D] [thread 31552] [174.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:32.092] [bmv2] [D] [thread 31552] [174.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:32.092] [bmv2] [T] [thread 31552] [174.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:32.092] [bmv2] [T] [thread 31552] [174.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:32.092] [bmv2] [T] [thread 31552] [174.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:32.092] [bmv2] [T] [thread 31552] [174.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:32.092] [bmv2] [T] [thread 31552] [174.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:32.092] [bmv2] [D] [thread 31552] [174.0] [cxt 0] Looking up key:

[23:17:32.092] [bmv2] [D] [thread 31552] [174.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:32.092] [bmv2] [D] [thread 31552] [174.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:32.092] [bmv2] [T] [thread 31552] [174.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:32.092] [bmv2] [T] [thread 31552] [174.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:32.092] [bmv2] [T] [thread 31552] [174.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:17:32.092] [bmv2] [T] [thread 31552] [174.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:32.092] [bmv2] [T] [thread 31552] [174.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:32.092] [bmv2] [T] [thread 31552] [174.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:17:32.092] [bmv2] [T] [thread 31552] [174.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:32.092] [bmv2] [T] [thread 31552] [174.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:17:32.092] [bmv2] [T] [thread 31552] [174.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:32.092] [bmv2] [D] [thread 31552] [174.0] [cxt 0] Pipeline 'ingress': end
[23:17:32.092] [bmv2] [D] [thread 31552] [174.0] [cxt 0] Egress port is 4
[23:17:32.092] [bmv2] [D] [thread 31553] [174.0] [cxt 0] Pipeline 'egress': start
[23:17:32.092] [bmv2] [D] [thread 31553] [174.0] [cxt 0] Pipeline 'egress': end
[23:17:32.092] [bmv2] [D] [thread 31553] [174.0] [cxt 0] Deparser 'deparser': start
[23:17:32.092] [bmv2] [D] [thread 31553] [174.0] [cxt 0] Updating checksum 'cksum'
[23:17:32.092] [bmv2] [D] [thread 31553] [174.0] [cxt 0] Deparsing header 'ethernet'
[23:17:32.092] [bmv2] [D] [thread 31553] [174.0] [cxt 0] Deparsing header 'ipv4'
[23:17:32.092] [bmv2] [D] [thread 31553] [174.0] [cxt 0] Deparser 'deparser': end
[23:17:32.092] [bmv2] [D] [thread 31557] [174.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:32.102] [bmv2] [D] [thread 31552] [175.0] [cxt 0] Processing packet received on port 3
[23:17:32.102] [bmv2] [D] [thread 31552] [175.0] [cxt 0] Parser 'parser': start
[23:17:32.102] [bmv2] [D] [thread 31552] [175.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:32.102] [bmv2] [D] [thread 31552] [175.0] [cxt 0] Extracting header 'ethernet'
[23:17:32.102] [bmv2] [D] [thread 31552] [175.0] [cxt 0] Parser state 'start': key is 0800
[23:17:32.102] [bmv2] [T] [thread 31552] [175.0] [cxt 0] Bytes parsed: 14
[23:17:32.102] [bmv2] [D] [thread 31552] [175.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:32.102] [bmv2] [D] [thread 31552] [175.0] [cxt 0] Extracting header 'ipv4'
[23:17:32.102] [bmv2] [D] [thread 31552] [175.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:32.102] [bmv2] [T] [thread 31552] [175.0] [cxt 0] Bytes parsed: 34
[23:17:32.102] [bmv2] [D] [thread 31552] [175.0] [cxt 0] Parser 'parser': end
[23:17:32.102] [bmv2] [D] [thread 31552] [175.0] [cxt 0] Pipeline 'ingress': start
[23:17:32.102] [bmv2] [T] [thread 31552] [175.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:32.102] [bmv2] [T] [thread 31552] [175.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:32.102] [bmv2] [D] [thread 31552] [175.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:32.102] [bmv2] [D] [thread 31552] [175.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:32.102] [bmv2] [D] [thread 31552] [175.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:32.102] [bmv2] [D] [thread 31552] [175.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:32.102] [bmv2] [T] [thread 31552] [175.0] [cxt 0] Action MyIngress.read_port
[23:17:32.102] [bmv2] [T] [thread 31552] [175.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:32.102] [bmv2] [T] [thread 31552] [175.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:32.102] [bmv2] [T] [thread 31552] [175.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:32.102] [bmv2] [T] [thread 31552] [175.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:32.102] [bmv2] [T] [thread 31552] [175.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:32.102] [bmv2] [T] [thread 31552] [175.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:32.102] [bmv2] [T] [thread 31552] [175.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:32.102] [bmv2] [D] [thread 31552] [175.0] [cxt 0] Looking up key:

[23:17:32.102] [bmv2] [D] [thread 31552] [175.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:32.102] [bmv2] [D] [thread 31552] [175.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:32.102] [bmv2] [T] [thread 31552] [175.0] [cxt 0] Action fast_reroute126
[23:17:32.102] [bmv2] [T] [thread 31552] [175.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:32.102] [bmv2] [T] [thread 31552] [175.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:32.103] [bmv2] [D] [thread 31552] [175.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:32.103] [bmv2] [D] [thread 31552] [175.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:32.103] [bmv2] [D] [thread 31552] [175.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:32.103] [bmv2] [D] [thread 31552] [175.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:32.103] [bmv2] [T] [thread 31552] [175.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:32.103] [bmv2] [T] [thread 31552] [175.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:32.103] [bmv2] [T] [thread 31552] [175.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:32.103] [bmv2] [T] [thread 31552] [175.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:32.103] [bmv2] [T] [thread 31552] [175.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:32.103] [bmv2] [D] [thread 31552] [175.0] [cxt 0] Looking up key:

[23:17:32.103] [bmv2] [D] [thread 31552] [175.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:32.103] [bmv2] [D] [thread 31552] [175.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:32.103] [bmv2] [T] [thread 31552] [175.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:32.103] [bmv2] [T] [thread 31552] [175.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:32.103] [bmv2] [T] [thread 31552] [175.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:17:32.103] [bmv2] [T] [thread 31552] [175.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:32.103] [bmv2] [T] [thread 31552] [175.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:32.103] [bmv2] [T] [thread 31552] [175.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:17:32.103] [bmv2] [T] [thread 31552] [175.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:32.103] [bmv2] [T] [thread 31552] [175.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:17:32.103] [bmv2] [T] [thread 31552] [175.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:32.103] [bmv2] [D] [thread 31552] [175.0] [cxt 0] Pipeline 'ingress': end
[23:17:32.103] [bmv2] [D] [thread 31552] [175.0] [cxt 0] Egress port is 4
[23:17:32.103] [bmv2] [D] [thread 31553] [175.0] [cxt 0] Pipeline 'egress': start
[23:17:32.103] [bmv2] [D] [thread 31553] [175.0] [cxt 0] Pipeline 'egress': end
[23:17:32.103] [bmv2] [D] [thread 31553] [175.0] [cxt 0] Deparser 'deparser': start
[23:17:32.103] [bmv2] [D] [thread 31553] [175.0] [cxt 0] Updating checksum 'cksum'
[23:17:32.103] [bmv2] [D] [thread 31553] [175.0] [cxt 0] Deparsing header 'ethernet'
[23:17:32.103] [bmv2] [D] [thread 31553] [175.0] [cxt 0] Deparsing header 'ipv4'
[23:17:32.103] [bmv2] [D] [thread 31553] [175.0] [cxt 0] Deparser 'deparser': end
[23:17:32.103] [bmv2] [D] [thread 31557] [175.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:33.176] [bmv2] [D] [thread 31552] [176.0] [cxt 0] Processing packet received on port 3
[23:17:33.176] [bmv2] [D] [thread 31552] [176.0] [cxt 0] Parser 'parser': start
[23:17:33.176] [bmv2] [D] [thread 31552] [176.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:33.176] [bmv2] [D] [thread 31552] [176.0] [cxt 0] Extracting header 'ethernet'
[23:17:33.176] [bmv2] [D] [thread 31552] [176.0] [cxt 0] Parser state 'start': key is 0800
[23:17:33.176] [bmv2] [T] [thread 31552] [176.0] [cxt 0] Bytes parsed: 14
[23:17:33.176] [bmv2] [D] [thread 31552] [176.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:33.176] [bmv2] [D] [thread 31552] [176.0] [cxt 0] Extracting header 'ipv4'
[23:17:33.176] [bmv2] [D] [thread 31552] [176.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:33.177] [bmv2] [T] [thread 31552] [176.0] [cxt 0] Bytes parsed: 34
[23:17:33.177] [bmv2] [D] [thread 31552] [176.0] [cxt 0] Parser 'parser': end
[23:17:33.177] [bmv2] [D] [thread 31552] [176.0] [cxt 0] Pipeline 'ingress': start
[23:17:33.177] [bmv2] [T] [thread 31552] [176.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:33.177] [bmv2] [T] [thread 31552] [176.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:33.177] [bmv2] [D] [thread 31552] [176.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:33.177] [bmv2] [D] [thread 31552] [176.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:33.177] [bmv2] [D] [thread 31552] [176.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:33.177] [bmv2] [D] [thread 31552] [176.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:33.177] [bmv2] [T] [thread 31552] [176.0] [cxt 0] Action MyIngress.read_port
[23:17:33.177] [bmv2] [T] [thread 31552] [176.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:33.177] [bmv2] [T] [thread 31552] [176.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:33.177] [bmv2] [T] [thread 31552] [176.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:33.177] [bmv2] [T] [thread 31552] [176.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:33.177] [bmv2] [T] [thread 31552] [176.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:33.177] [bmv2] [T] [thread 31552] [176.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:33.177] [bmv2] [T] [thread 31552] [176.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:33.177] [bmv2] [D] [thread 31552] [176.0] [cxt 0] Looking up key:

[23:17:33.177] [bmv2] [D] [thread 31552] [176.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:33.177] [bmv2] [D] [thread 31552] [176.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:33.177] [bmv2] [T] [thread 31552] [176.0] [cxt 0] Action fast_reroute126
[23:17:33.177] [bmv2] [T] [thread 31552] [176.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:33.177] [bmv2] [T] [thread 31552] [176.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:33.177] [bmv2] [D] [thread 31552] [176.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:33.177] [bmv2] [D] [thread 31552] [176.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:33.177] [bmv2] [D] [thread 31552] [176.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:33.177] [bmv2] [D] [thread 31552] [176.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:33.177] [bmv2] [T] [thread 31552] [176.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:33.177] [bmv2] [T] [thread 31552] [176.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:33.177] [bmv2] [T] [thread 31552] [176.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:33.177] [bmv2] [T] [thread 31552] [176.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:33.177] [bmv2] [T] [thread 31552] [176.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:33.177] [bmv2] [D] [thread 31552] [176.0] [cxt 0] Looking up key:

[23:17:33.177] [bmv2] [D] [thread 31552] [176.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:33.177] [bmv2] [D] [thread 31552] [176.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:33.177] [bmv2] [T] [thread 31552] [176.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:33.177] [bmv2] [T] [thread 31552] [176.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:33.177] [bmv2] [T] [thread 31552] [176.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:17:33.178] [bmv2] [T] [thread 31552] [176.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:33.178] [bmv2] [T] [thread 31552] [176.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:33.178] [bmv2] [T] [thread 31552] [176.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:17:33.178] [bmv2] [T] [thread 31552] [176.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:33.178] [bmv2] [T] [thread 31552] [176.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:17:33.178] [bmv2] [T] [thread 31552] [176.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:33.178] [bmv2] [D] [thread 31552] [176.0] [cxt 0] Pipeline 'ingress': end
[23:17:33.178] [bmv2] [D] [thread 31552] [176.0] [cxt 0] Egress port is 4
[23:17:33.178] [bmv2] [D] [thread 31553] [176.0] [cxt 0] Pipeline 'egress': start
[23:17:33.178] [bmv2] [D] [thread 31553] [176.0] [cxt 0] Pipeline 'egress': end
[23:17:33.178] [bmv2] [D] [thread 31553] [176.0] [cxt 0] Deparser 'deparser': start
[23:17:33.178] [bmv2] [D] [thread 31553] [176.0] [cxt 0] Updating checksum 'cksum'
[23:17:33.178] [bmv2] [D] [thread 31553] [176.0] [cxt 0] Deparsing header 'ethernet'
[23:17:33.178] [bmv2] [D] [thread 31553] [176.0] [cxt 0] Deparsing header 'ipv4'
[23:17:33.178] [bmv2] [D] [thread 31553] [176.0] [cxt 0] Deparser 'deparser': end
[23:17:33.178] [bmv2] [D] [thread 31557] [176.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:33.731] [bmv2] [D] [thread 31552] [177.0] [cxt 0] Processing packet received on port 3
[23:17:33.731] [bmv2] [D] [thread 31552] [177.0] [cxt 0] Parser 'parser': start
[23:17:33.731] [bmv2] [D] [thread 31552] [177.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:33.731] [bmv2] [D] [thread 31552] [177.0] [cxt 0] Extracting header 'ethernet'
[23:17:33.731] [bmv2] [D] [thread 31552] [177.0] [cxt 0] Parser state 'start': key is 0800
[23:17:33.731] [bmv2] [T] [thread 31552] [177.0] [cxt 0] Bytes parsed: 14
[23:17:33.731] [bmv2] [D] [thread 31552] [177.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:33.731] [bmv2] [D] [thread 31552] [177.0] [cxt 0] Extracting header 'ipv4'
[23:17:33.731] [bmv2] [D] [thread 31552] [177.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:33.731] [bmv2] [T] [thread 31552] [177.0] [cxt 0] Bytes parsed: 34
[23:17:33.731] [bmv2] [D] [thread 31552] [177.0] [cxt 0] Parser 'parser': end
[23:17:33.731] [bmv2] [D] [thread 31552] [177.0] [cxt 0] Pipeline 'ingress': start
[23:17:33.731] [bmv2] [T] [thread 31552] [177.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:33.731] [bmv2] [T] [thread 31552] [177.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:33.731] [bmv2] [D] [thread 31552] [177.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:33.731] [bmv2] [D] [thread 31552] [177.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:33.731] [bmv2] [D] [thread 31552] [177.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:33.731] [bmv2] [D] [thread 31552] [177.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:33.731] [bmv2] [T] [thread 31552] [177.0] [cxt 0] Action MyIngress.read_port
[23:17:33.731] [bmv2] [T] [thread 31552] [177.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:33.731] [bmv2] [T] [thread 31552] [177.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:33.731] [bmv2] [T] [thread 31552] [177.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:33.731] [bmv2] [T] [thread 31552] [177.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:33.731] [bmv2] [T] [thread 31552] [177.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:33.731] [bmv2] [T] [thread 31552] [177.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:33.731] [bmv2] [T] [thread 31552] [177.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:33.731] [bmv2] [D] [thread 31552] [177.0] [cxt 0] Looking up key:

[23:17:33.731] [bmv2] [D] [thread 31552] [177.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:33.731] [bmv2] [D] [thread 31552] [177.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:33.731] [bmv2] [T] [thread 31552] [177.0] [cxt 0] Action fast_reroute126
[23:17:33.731] [bmv2] [T] [thread 31552] [177.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:33.731] [bmv2] [T] [thread 31552] [177.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:33.731] [bmv2] [D] [thread 31552] [177.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:33.731] [bmv2] [D] [thread 31552] [177.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:33.731] [bmv2] [D] [thread 31552] [177.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:33.731] [bmv2] [D] [thread 31552] [177.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:33.731] [bmv2] [T] [thread 31552] [177.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:33.731] [bmv2] [T] [thread 31552] [177.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:33.732] [bmv2] [T] [thread 31552] [177.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:33.732] [bmv2] [T] [thread 31552] [177.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:33.732] [bmv2] [T] [thread 31552] [177.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:33.732] [bmv2] [D] [thread 31552] [177.0] [cxt 0] Looking up key:

[23:17:33.732] [bmv2] [D] [thread 31552] [177.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:33.732] [bmv2] [D] [thread 31552] [177.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:33.732] [bmv2] [T] [thread 31552] [177.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:33.732] [bmv2] [T] [thread 31552] [177.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:33.732] [bmv2] [T] [thread 31552] [177.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:17:33.732] [bmv2] [T] [thread 31552] [177.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:33.732] [bmv2] [T] [thread 31552] [177.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:33.732] [bmv2] [T] [thread 31552] [177.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:17:33.732] [bmv2] [T] [thread 31552] [177.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:33.732] [bmv2] [T] [thread 31552] [177.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:17:33.732] [bmv2] [T] [thread 31552] [177.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:17:33.732] [bmv2] [T] [thread 31552] [177.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:17:33.732] [bmv2] [D] [thread 31552] [177.0] [cxt 0] Looking up key:

[23:17:33.732] [bmv2] [D] [thread 31552] [177.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:17:33.732] [bmv2] [D] [thread 31552] [177.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:17:33.732] [bmv2] [T] [thread 31552] [177.0] [cxt 0] Action MyIngress.read_depot_port
[23:17:33.732] [bmv2] [T] [thread 31552] [177.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:17:33.732] [bmv2] [T] [thread 31552] [177.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:17:33.732] [bmv2] [T] [thread 31552] [177.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:17:33.732] [bmv2] [D] [thread 31552] [177.0] [cxt 0] Looking up key:

[23:17:33.732] [bmv2] [D] [thread 31552] [177.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:17:33.732] [bmv2] [D] [thread 31552] [177.0] [cxt 0] Action entry is fast_reroute133 - 
[23:17:33.732] [bmv2] [T] [thread 31552] [177.0] [cxt 0] Action fast_reroute133
[23:17:33.732] [bmv2] [T] [thread 31552] [177.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:17:33.732] [bmv2] [T] [thread 31552] [177.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:17:33.732] [bmv2] [D] [thread 31552] [177.0] [cxt 0] Looking up key:

[23:17:33.732] [bmv2] [D] [thread 31552] [177.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:17:33.732] [bmv2] [D] [thread 31552] [177.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:17:33.732] [bmv2] [T] [thread 31552] [177.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:17:33.732] [bmv2] [T] [thread 31552] [177.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:17:33.732] [bmv2] [T] [thread 31552] [177.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:17:33.732] [bmv2] [D] [thread 31552] [177.0] [cxt 0] Pipeline 'ingress': end
[23:17:33.732] [bmv2] [D] [thread 31552] [177.0] [cxt 0] Egress port is 0
[23:17:33.732] [bmv2] [D] [thread 31553] [177.0] [cxt 0] Pipeline 'egress': start
[23:17:33.732] [bmv2] [D] [thread 31553] [177.0] [cxt 0] Pipeline 'egress': end
[23:17:33.732] [bmv2] [D] [thread 31553] [177.0] [cxt 0] Deparser 'deparser': start
[23:17:33.732] [bmv2] [D] [thread 31553] [177.0] [cxt 0] Updating checksum 'cksum'
[23:17:33.732] [bmv2] [D] [thread 31553] [177.0] [cxt 0] Deparsing header 'ethernet'
[23:17:33.732] [bmv2] [D] [thread 31553] [177.0] [cxt 0] Deparsing header 'ipv4'
[23:17:33.732] [bmv2] [D] [thread 31553] [177.0] [cxt 0] Deparser 'deparser': end
[23:17:33.732] [bmv2] [D] [thread 31557] [177.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:17:35.343] [bmv2] [D] [thread 31552] [178.0] [cxt 0] Processing packet received on port 3
[23:17:35.343] [bmv2] [D] [thread 31552] [178.0] [cxt 0] Parser 'parser': start
[23:17:35.343] [bmv2] [D] [thread 31552] [178.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:35.343] [bmv2] [D] [thread 31552] [178.0] [cxt 0] Extracting header 'ethernet'
[23:17:35.343] [bmv2] [D] [thread 31552] [178.0] [cxt 0] Parser state 'start': key is 0800
[23:17:35.343] [bmv2] [T] [thread 31552] [178.0] [cxt 0] Bytes parsed: 14
[23:17:35.343] [bmv2] [D] [thread 31552] [178.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:35.343] [bmv2] [D] [thread 31552] [178.0] [cxt 0] Extracting header 'ipv4'
[23:17:35.343] [bmv2] [D] [thread 31552] [178.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:35.343] [bmv2] [T] [thread 31552] [178.0] [cxt 0] Bytes parsed: 34
[23:17:35.343] [bmv2] [D] [thread 31552] [178.0] [cxt 0] Parser 'parser': end
[23:17:35.343] [bmv2] [D] [thread 31552] [178.0] [cxt 0] Pipeline 'ingress': start
[23:17:35.343] [bmv2] [T] [thread 31552] [178.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:35.343] [bmv2] [T] [thread 31552] [178.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:35.343] [bmv2] [D] [thread 31552] [178.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:35.343] [bmv2] [D] [thread 31552] [178.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:35.343] [bmv2] [D] [thread 31552] [178.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:35.343] [bmv2] [D] [thread 31552] [178.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:35.343] [bmv2] [T] [thread 31552] [178.0] [cxt 0] Action MyIngress.read_port
[23:17:35.343] [bmv2] [T] [thread 31552] [178.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:35.343] [bmv2] [T] [thread 31552] [178.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:35.343] [bmv2] [T] [thread 31552] [178.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:35.343] [bmv2] [T] [thread 31552] [178.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:35.343] [bmv2] [T] [thread 31552] [178.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:35.343] [bmv2] [T] [thread 31552] [178.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:35.343] [bmv2] [T] [thread 31552] [178.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:35.343] [bmv2] [D] [thread 31552] [178.0] [cxt 0] Looking up key:

[23:17:35.343] [bmv2] [D] [thread 31552] [178.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:35.343] [bmv2] [D] [thread 31552] [178.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:35.344] [bmv2] [T] [thread 31552] [178.0] [cxt 0] Action fast_reroute126
[23:17:35.344] [bmv2] [T] [thread 31552] [178.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:35.344] [bmv2] [T] [thread 31552] [178.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:35.344] [bmv2] [D] [thread 31552] [178.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:35.344] [bmv2] [D] [thread 31552] [178.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:35.344] [bmv2] [D] [thread 31552] [178.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:35.344] [bmv2] [D] [thread 31552] [178.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:35.344] [bmv2] [T] [thread 31552] [178.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:35.344] [bmv2] [T] [thread 31552] [178.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:35.344] [bmv2] [T] [thread 31552] [178.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:35.344] [bmv2] [T] [thread 31552] [178.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:35.344] [bmv2] [T] [thread 31552] [178.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:35.344] [bmv2] [D] [thread 31552] [178.0] [cxt 0] Looking up key:

[23:17:35.344] [bmv2] [D] [thread 31552] [178.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:35.344] [bmv2] [D] [thread 31552] [178.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:35.344] [bmv2] [T] [thread 31552] [178.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:35.344] [bmv2] [T] [thread 31552] [178.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:35.344] [bmv2] [T] [thread 31552] [178.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:17:35.344] [bmv2] [T] [thread 31552] [178.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:35.344] [bmv2] [T] [thread 31552] [178.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:35.344] [bmv2] [T] [thread 31552] [178.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:17:35.344] [bmv2] [T] [thread 31552] [178.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:35.344] [bmv2] [T] [thread 31552] [178.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:17:35.344] [bmv2] [T] [thread 31552] [178.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:35.344] [bmv2] [D] [thread 31552] [178.0] [cxt 0] Pipeline 'ingress': end
[23:17:35.344] [bmv2] [D] [thread 31552] [178.0] [cxt 0] Egress port is 4
[23:17:35.344] [bmv2] [D] [thread 31553] [178.0] [cxt 0] Pipeline 'egress': start
[23:17:35.344] [bmv2] [D] [thread 31553] [178.0] [cxt 0] Pipeline 'egress': end
[23:17:35.344] [bmv2] [D] [thread 31553] [178.0] [cxt 0] Deparser 'deparser': start
[23:17:35.344] [bmv2] [D] [thread 31553] [178.0] [cxt 0] Updating checksum 'cksum'
[23:17:35.344] [bmv2] [D] [thread 31553] [178.0] [cxt 0] Deparsing header 'ethernet'
[23:17:35.344] [bmv2] [D] [thread 31553] [178.0] [cxt 0] Deparsing header 'ipv4'
[23:17:35.344] [bmv2] [D] [thread 31553] [178.0] [cxt 0] Deparser 'deparser': end
[23:17:35.344] [bmv2] [D] [thread 31557] [178.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:35.884] [bmv2] [D] [thread 31552] [179.0] [cxt 0] Processing packet received on port 3
[23:17:35.884] [bmv2] [D] [thread 31552] [179.0] [cxt 0] Parser 'parser': start
[23:17:35.884] [bmv2] [D] [thread 31552] [179.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:35.884] [bmv2] [D] [thread 31552] [179.0] [cxt 0] Extracting header 'ethernet'
[23:17:35.884] [bmv2] [D] [thread 31552] [179.0] [cxt 0] Parser state 'start': key is 0800
[23:17:35.884] [bmv2] [T] [thread 31552] [179.0] [cxt 0] Bytes parsed: 14
[23:17:35.884] [bmv2] [D] [thread 31552] [179.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:35.884] [bmv2] [D] [thread 31552] [179.0] [cxt 0] Extracting header 'ipv4'
[23:17:35.884] [bmv2] [D] [thread 31552] [179.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:35.884] [bmv2] [T] [thread 31552] [179.0] [cxt 0] Bytes parsed: 34
[23:17:35.884] [bmv2] [D] [thread 31552] [179.0] [cxt 0] Parser 'parser': end
[23:17:35.884] [bmv2] [D] [thread 31552] [179.0] [cxt 0] Pipeline 'ingress': start
[23:17:35.884] [bmv2] [T] [thread 31552] [179.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:35.884] [bmv2] [T] [thread 31552] [179.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:35.884] [bmv2] [D] [thread 31552] [179.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:35.884] [bmv2] [D] [thread 31552] [179.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:35.884] [bmv2] [D] [thread 31552] [179.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:35.884] [bmv2] [D] [thread 31552] [179.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:35.884] [bmv2] [T] [thread 31552] [179.0] [cxt 0] Action MyIngress.read_port
[23:17:35.884] [bmv2] [T] [thread 31552] [179.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:35.884] [bmv2] [T] [thread 31552] [179.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:35.884] [bmv2] [T] [thread 31552] [179.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:35.884] [bmv2] [T] [thread 31552] [179.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:35.884] [bmv2] [T] [thread 31552] [179.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:35.884] [bmv2] [T] [thread 31552] [179.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:35.884] [bmv2] [T] [thread 31552] [179.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:35.884] [bmv2] [D] [thread 31552] [179.0] [cxt 0] Looking up key:

[23:17:35.884] [bmv2] [D] [thread 31552] [179.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:35.884] [bmv2] [D] [thread 31552] [179.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:35.884] [bmv2] [T] [thread 31552] [179.0] [cxt 0] Action fast_reroute126
[23:17:35.884] [bmv2] [T] [thread 31552] [179.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:35.884] [bmv2] [T] [thread 31552] [179.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:35.884] [bmv2] [D] [thread 31552] [179.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:35.884] [bmv2] [D] [thread 31552] [179.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:35.885] [bmv2] [D] [thread 31552] [179.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:35.885] [bmv2] [D] [thread 31552] [179.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:35.885] [bmv2] [T] [thread 31552] [179.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:35.885] [bmv2] [T] [thread 31552] [179.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:35.885] [bmv2] [T] [thread 31552] [179.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:35.885] [bmv2] [T] [thread 31552] [179.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:35.885] [bmv2] [T] [thread 31552] [179.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:35.885] [bmv2] [D] [thread 31552] [179.0] [cxt 0] Looking up key:

[23:17:35.885] [bmv2] [D] [thread 31552] [179.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:35.885] [bmv2] [D] [thread 31552] [179.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:35.885] [bmv2] [T] [thread 31552] [179.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:35.885] [bmv2] [T] [thread 31552] [179.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:35.885] [bmv2] [T] [thread 31552] [179.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:17:35.885] [bmv2] [T] [thread 31552] [179.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:35.885] [bmv2] [T] [thread 31552] [179.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:35.885] [bmv2] [T] [thread 31552] [179.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:17:35.885] [bmv2] [T] [thread 31552] [179.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:35.885] [bmv2] [T] [thread 31552] [179.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:17:35.885] [bmv2] [T] [thread 31552] [179.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:35.885] [bmv2] [D] [thread 31552] [179.0] [cxt 0] Pipeline 'ingress': end
[23:17:35.885] [bmv2] [D] [thread 31552] [179.0] [cxt 0] Egress port is 4
[23:17:35.885] [bmv2] [D] [thread 31553] [179.0] [cxt 0] Pipeline 'egress': start
[23:17:35.885] [bmv2] [D] [thread 31553] [179.0] [cxt 0] Pipeline 'egress': end
[23:17:35.885] [bmv2] [D] [thread 31553] [179.0] [cxt 0] Deparser 'deparser': start
[23:17:35.885] [bmv2] [D] [thread 31553] [179.0] [cxt 0] Updating checksum 'cksum'
[23:17:35.885] [bmv2] [D] [thread 31553] [179.0] [cxt 0] Deparsing header 'ethernet'
[23:17:35.885] [bmv2] [D] [thread 31553] [179.0] [cxt 0] Deparsing header 'ipv4'
[23:17:35.885] [bmv2] [D] [thread 31553] [179.0] [cxt 0] Deparser 'deparser': end
[23:17:35.885] [bmv2] [D] [thread 31557] [179.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:36.429] [bmv2] [D] [thread 31552] [180.0] [cxt 0] Processing packet received on port 3
[23:17:36.429] [bmv2] [D] [thread 31552] [180.0] [cxt 0] Parser 'parser': start
[23:17:36.429] [bmv2] [D] [thread 31552] [180.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:36.429] [bmv2] [D] [thread 31552] [180.0] [cxt 0] Extracting header 'ethernet'
[23:17:36.429] [bmv2] [D] [thread 31552] [180.0] [cxt 0] Parser state 'start': key is 0800
[23:17:36.429] [bmv2] [T] [thread 31552] [180.0] [cxt 0] Bytes parsed: 14
[23:17:36.429] [bmv2] [D] [thread 31552] [180.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:36.429] [bmv2] [D] [thread 31552] [180.0] [cxt 0] Extracting header 'ipv4'
[23:17:36.429] [bmv2] [D] [thread 31552] [180.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:36.429] [bmv2] [T] [thread 31552] [180.0] [cxt 0] Bytes parsed: 34
[23:17:36.429] [bmv2] [D] [thread 31552] [180.0] [cxt 0] Parser 'parser': end
[23:17:36.429] [bmv2] [D] [thread 31552] [180.0] [cxt 0] Pipeline 'ingress': start
[23:17:36.429] [bmv2] [T] [thread 31552] [180.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:36.429] [bmv2] [T] [thread 31552] [180.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:36.429] [bmv2] [D] [thread 31552] [180.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:36.429] [bmv2] [D] [thread 31552] [180.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:36.429] [bmv2] [D] [thread 31552] [180.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:36.429] [bmv2] [D] [thread 31552] [180.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:36.429] [bmv2] [T] [thread 31552] [180.0] [cxt 0] Action MyIngress.read_port
[23:17:36.429] [bmv2] [T] [thread 31552] [180.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:36.430] [bmv2] [T] [thread 31552] [180.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:36.430] [bmv2] [T] [thread 31552] [180.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:36.430] [bmv2] [T] [thread 31552] [180.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:36.430] [bmv2] [T] [thread 31552] [180.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:36.430] [bmv2] [T] [thread 31552] [180.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:36.430] [bmv2] [T] [thread 31552] [180.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:36.430] [bmv2] [D] [thread 31552] [180.0] [cxt 0] Looking up key:

[23:17:36.430] [bmv2] [D] [thread 31552] [180.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:36.430] [bmv2] [D] [thread 31552] [180.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:36.430] [bmv2] [T] [thread 31552] [180.0] [cxt 0] Action fast_reroute126
[23:17:36.430] [bmv2] [T] [thread 31552] [180.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:36.430] [bmv2] [T] [thread 31552] [180.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:36.430] [bmv2] [D] [thread 31552] [180.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:36.430] [bmv2] [D] [thread 31552] [180.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:36.430] [bmv2] [D] [thread 31552] [180.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:36.430] [bmv2] [D] [thread 31552] [180.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:36.430] [bmv2] [T] [thread 31552] [180.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:36.430] [bmv2] [T] [thread 31552] [180.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:36.430] [bmv2] [T] [thread 31552] [180.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:36.430] [bmv2] [T] [thread 31552] [180.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:36.430] [bmv2] [T] [thread 31552] [180.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:36.430] [bmv2] [D] [thread 31552] [180.0] [cxt 0] Looking up key:

[23:17:36.430] [bmv2] [D] [thread 31552] [180.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:36.430] [bmv2] [D] [thread 31552] [180.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:36.430] [bmv2] [T] [thread 31552] [180.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:36.430] [bmv2] [T] [thread 31552] [180.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:36.430] [bmv2] [T] [thread 31552] [180.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:17:36.430] [bmv2] [T] [thread 31552] [180.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:36.430] [bmv2] [T] [thread 31552] [180.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:36.430] [bmv2] [T] [thread 31552] [180.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:17:36.430] [bmv2] [T] [thread 31552] [180.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:36.430] [bmv2] [T] [thread 31552] [180.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:17:36.430] [bmv2] [T] [thread 31552] [180.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:36.430] [bmv2] [D] [thread 31552] [180.0] [cxt 0] Pipeline 'ingress': end
[23:17:36.430] [bmv2] [D] [thread 31552] [180.0] [cxt 0] Egress port is 4
[23:17:36.430] [bmv2] [D] [thread 31553] [180.0] [cxt 0] Pipeline 'egress': start
[23:17:36.430] [bmv2] [D] [thread 31553] [180.0] [cxt 0] Pipeline 'egress': end
[23:17:36.430] [bmv2] [D] [thread 31553] [180.0] [cxt 0] Deparser 'deparser': start
[23:17:36.430] [bmv2] [D] [thread 31553] [180.0] [cxt 0] Updating checksum 'cksum'
[23:17:36.430] [bmv2] [D] [thread 31553] [180.0] [cxt 0] Deparsing header 'ethernet'
[23:17:36.430] [bmv2] [D] [thread 31553] [180.0] [cxt 0] Deparsing header 'ipv4'
[23:17:36.430] [bmv2] [D] [thread 31553] [180.0] [cxt 0] Deparser 'deparser': end
[23:17:36.430] [bmv2] [D] [thread 31557] [180.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:36.433] [bmv2] [D] [thread 31552] [181.0] [cxt 0] Processing packet received on port 3
[23:17:36.433] [bmv2] [D] [thread 31552] [181.0] [cxt 0] Parser 'parser': start
[23:17:36.433] [bmv2] [D] [thread 31552] [181.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:36.433] [bmv2] [D] [thread 31552] [181.0] [cxt 0] Extracting header 'ethernet'
[23:17:36.433] [bmv2] [D] [thread 31552] [181.0] [cxt 0] Parser state 'start': key is 0800
[23:17:36.433] [bmv2] [T] [thread 31552] [181.0] [cxt 0] Bytes parsed: 14
[23:17:36.433] [bmv2] [D] [thread 31552] [181.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:36.433] [bmv2] [D] [thread 31552] [181.0] [cxt 0] Extracting header 'ipv4'
[23:17:36.433] [bmv2] [D] [thread 31552] [181.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:36.433] [bmv2] [T] [thread 31552] [181.0] [cxt 0] Bytes parsed: 34
[23:17:36.433] [bmv2] [D] [thread 31552] [181.0] [cxt 0] Parser 'parser': end
[23:17:36.433] [bmv2] [D] [thread 31552] [181.0] [cxt 0] Pipeline 'ingress': start
[23:17:36.433] [bmv2] [T] [thread 31552] [181.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:36.433] [bmv2] [T] [thread 31552] [181.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:36.433] [bmv2] [D] [thread 31552] [181.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:36.433] [bmv2] [D] [thread 31552] [181.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:36.433] [bmv2] [D] [thread 31552] [181.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:36.433] [bmv2] [D] [thread 31552] [181.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:36.433] [bmv2] [T] [thread 31552] [181.0] [cxt 0] Action MyIngress.read_port
[23:17:36.433] [bmv2] [T] [thread 31552] [181.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:36.433] [bmv2] [T] [thread 31552] [181.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:36.433] [bmv2] [T] [thread 31552] [181.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:36.433] [bmv2] [T] [thread 31552] [181.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:36.433] [bmv2] [T] [thread 31552] [181.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:36.433] [bmv2] [T] [thread 31552] [181.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:36.433] [bmv2] [T] [thread 31552] [181.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:36.433] [bmv2] [D] [thread 31552] [181.0] [cxt 0] Looking up key:

[23:17:36.433] [bmv2] [D] [thread 31552] [181.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:36.433] [bmv2] [D] [thread 31552] [181.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:36.433] [bmv2] [T] [thread 31552] [181.0] [cxt 0] Action fast_reroute126
[23:17:36.433] [bmv2] [T] [thread 31552] [181.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:36.433] [bmv2] [T] [thread 31552] [181.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:36.433] [bmv2] [D] [thread 31552] [181.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:36.433] [bmv2] [D] [thread 31552] [181.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:36.433] [bmv2] [D] [thread 31552] [181.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:36.433] [bmv2] [D] [thread 31552] [181.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:36.433] [bmv2] [T] [thread 31552] [181.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:36.433] [bmv2] [T] [thread 31552] [181.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:36.433] [bmv2] [T] [thread 31552] [181.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:36.433] [bmv2] [T] [thread 31552] [181.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:36.433] [bmv2] [T] [thread 31552] [181.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:36.433] [bmv2] [D] [thread 31552] [181.0] [cxt 0] Looking up key:

[23:17:36.433] [bmv2] [D] [thread 31552] [181.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:36.433] [bmv2] [D] [thread 31552] [181.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:36.433] [bmv2] [T] [thread 31552] [181.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:36.433] [bmv2] [T] [thread 31552] [181.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:36.434] [bmv2] [T] [thread 31552] [181.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:17:36.434] [bmv2] [T] [thread 31552] [181.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:36.434] [bmv2] [T] [thread 31552] [181.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:36.434] [bmv2] [T] [thread 31552] [181.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:17:36.434] [bmv2] [T] [thread 31552] [181.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:36.434] [bmv2] [T] [thread 31552] [181.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:17:36.434] [bmv2] [T] [thread 31552] [181.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:36.434] [bmv2] [D] [thread 31552] [181.0] [cxt 0] Pipeline 'ingress': end
[23:17:36.434] [bmv2] [D] [thread 31552] [181.0] [cxt 0] Egress port is 4
[23:17:36.434] [bmv2] [D] [thread 31553] [181.0] [cxt 0] Pipeline 'egress': start
[23:17:36.434] [bmv2] [D] [thread 31553] [181.0] [cxt 0] Pipeline 'egress': end
[23:17:36.434] [bmv2] [D] [thread 31553] [181.0] [cxt 0] Deparser 'deparser': start
[23:17:36.434] [bmv2] [D] [thread 31553] [181.0] [cxt 0] Updating checksum 'cksum'
[23:17:36.434] [bmv2] [D] [thread 31553] [181.0] [cxt 0] Deparsing header 'ethernet'
[23:17:36.434] [bmv2] [D] [thread 31553] [181.0] [cxt 0] Deparsing header 'ipv4'
[23:17:36.434] [bmv2] [D] [thread 31553] [181.0] [cxt 0] Deparser 'deparser': end
[23:17:36.434] [bmv2] [D] [thread 31557] [181.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:36.972] [bmv2] [D] [thread 31552] [182.0] [cxt 0] Processing packet received on port 3
[23:17:36.972] [bmv2] [D] [thread 31552] [182.0] [cxt 0] Parser 'parser': start
[23:17:36.972] [bmv2] [D] [thread 31552] [182.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:36.972] [bmv2] [D] [thread 31552] [182.0] [cxt 0] Extracting header 'ethernet'
[23:17:36.972] [bmv2] [D] [thread 31552] [182.0] [cxt 0] Parser state 'start': key is 0800
[23:17:36.972] [bmv2] [T] [thread 31552] [182.0] [cxt 0] Bytes parsed: 14
[23:17:36.972] [bmv2] [D] [thread 31552] [182.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:36.972] [bmv2] [D] [thread 31552] [182.0] [cxt 0] Extracting header 'ipv4'
[23:17:36.972] [bmv2] [D] [thread 31552] [182.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:36.972] [bmv2] [T] [thread 31552] [182.0] [cxt 0] Bytes parsed: 34
[23:17:36.972] [bmv2] [D] [thread 31552] [182.0] [cxt 0] Parser 'parser': end
[23:17:36.972] [bmv2] [D] [thread 31552] [182.0] [cxt 0] Pipeline 'ingress': start
[23:17:36.972] [bmv2] [T] [thread 31552] [182.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:36.973] [bmv2] [T] [thread 31552] [182.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:36.973] [bmv2] [D] [thread 31552] [182.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:36.973] [bmv2] [D] [thread 31552] [182.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:36.973] [bmv2] [D] [thread 31552] [182.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:36.973] [bmv2] [D] [thread 31552] [182.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:36.973] [bmv2] [T] [thread 31552] [182.0] [cxt 0] Action MyIngress.read_port
[23:17:36.973] [bmv2] [T] [thread 31552] [182.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:36.973] [bmv2] [T] [thread 31552] [182.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:36.973] [bmv2] [T] [thread 31552] [182.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:36.973] [bmv2] [T] [thread 31552] [182.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:36.973] [bmv2] [T] [thread 31552] [182.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:36.973] [bmv2] [T] [thread 31552] [182.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:36.973] [bmv2] [T] [thread 31552] [182.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:36.973] [bmv2] [D] [thread 31552] [182.0] [cxt 0] Looking up key:

[23:17:36.973] [bmv2] [D] [thread 31552] [182.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:36.973] [bmv2] [D] [thread 31552] [182.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:36.973] [bmv2] [T] [thread 31552] [182.0] [cxt 0] Action fast_reroute126
[23:17:36.973] [bmv2] [T] [thread 31552] [182.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:36.973] [bmv2] [T] [thread 31552] [182.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:36.973] [bmv2] [D] [thread 31552] [182.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:36.973] [bmv2] [D] [thread 31552] [182.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:36.973] [bmv2] [D] [thread 31552] [182.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:36.973] [bmv2] [D] [thread 31552] [182.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:36.973] [bmv2] [T] [thread 31552] [182.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:36.973] [bmv2] [T] [thread 31552] [182.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:36.973] [bmv2] [T] [thread 31552] [182.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:36.973] [bmv2] [T] [thread 31552] [182.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:36.973] [bmv2] [T] [thread 31552] [182.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:36.973] [bmv2] [D] [thread 31552] [182.0] [cxt 0] Looking up key:

[23:17:36.973] [bmv2] [D] [thread 31552] [182.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:36.973] [bmv2] [D] [thread 31552] [182.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:36.973] [bmv2] [T] [thread 31552] [182.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:36.973] [bmv2] [T] [thread 31552] [182.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:36.974] [bmv2] [T] [thread 31552] [182.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:17:36.974] [bmv2] [T] [thread 31552] [182.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:36.974] [bmv2] [T] [thread 31552] [182.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:36.974] [bmv2] [T] [thread 31552] [182.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:17:36.974] [bmv2] [T] [thread 31552] [182.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:36.974] [bmv2] [T] [thread 31552] [182.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:17:36.974] [bmv2] [T] [thread 31552] [182.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:36.974] [bmv2] [D] [thread 31552] [182.0] [cxt 0] Pipeline 'ingress': end
[23:17:36.974] [bmv2] [D] [thread 31552] [182.0] [cxt 0] Egress port is 4
[23:17:36.974] [bmv2] [D] [thread 31553] [182.0] [cxt 0] Pipeline 'egress': start
[23:17:36.974] [bmv2] [D] [thread 31553] [182.0] [cxt 0] Pipeline 'egress': end
[23:17:36.974] [bmv2] [D] [thread 31553] [182.0] [cxt 0] Deparser 'deparser': start
[23:17:36.974] [bmv2] [D] [thread 31553] [182.0] [cxt 0] Updating checksum 'cksum'
[23:17:36.974] [bmv2] [D] [thread 31553] [182.0] [cxt 0] Deparsing header 'ethernet'
[23:17:36.974] [bmv2] [D] [thread 31553] [182.0] [cxt 0] Deparsing header 'ipv4'
[23:17:36.974] [bmv2] [D] [thread 31553] [182.0] [cxt 0] Deparser 'deparser': end
[23:17:36.974] [bmv2] [D] [thread 31557] [182.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:38.592] [bmv2] [D] [thread 31552] [183.0] [cxt 0] Processing packet received on port 3
[23:17:38.593] [bmv2] [D] [thread 31552] [183.0] [cxt 0] Parser 'parser': start
[23:17:38.593] [bmv2] [D] [thread 31552] [183.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:38.593] [bmv2] [D] [thread 31552] [183.0] [cxt 0] Extracting header 'ethernet'
[23:17:38.593] [bmv2] [D] [thread 31552] [183.0] [cxt 0] Parser state 'start': key is 0800
[23:17:38.593] [bmv2] [T] [thread 31552] [183.0] [cxt 0] Bytes parsed: 14
[23:17:38.593] [bmv2] [D] [thread 31552] [183.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:38.593] [bmv2] [D] [thread 31552] [183.0] [cxt 0] Extracting header 'ipv4'
[23:17:38.593] [bmv2] [D] [thread 31552] [183.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:38.593] [bmv2] [T] [thread 31552] [183.0] [cxt 0] Bytes parsed: 34
[23:17:38.593] [bmv2] [D] [thread 31552] [183.0] [cxt 0] Parser 'parser': end
[23:17:38.593] [bmv2] [D] [thread 31552] [183.0] [cxt 0] Pipeline 'ingress': start
[23:17:38.593] [bmv2] [T] [thread 31552] [183.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:38.593] [bmv2] [T] [thread 31552] [183.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:38.593] [bmv2] [D] [thread 31552] [183.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:38.593] [bmv2] [D] [thread 31552] [183.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:38.593] [bmv2] [D] [thread 31552] [183.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:38.593] [bmv2] [D] [thread 31552] [183.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:38.593] [bmv2] [T] [thread 31552] [183.0] [cxt 0] Action MyIngress.read_port
[23:17:38.593] [bmv2] [T] [thread 31552] [183.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:38.593] [bmv2] [T] [thread 31552] [183.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:38.593] [bmv2] [T] [thread 31552] [183.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:38.593] [bmv2] [T] [thread 31552] [183.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:38.593] [bmv2] [T] [thread 31552] [183.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:38.593] [bmv2] [T] [thread 31552] [183.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:38.593] [bmv2] [T] [thread 31552] [183.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:38.593] [bmv2] [D] [thread 31552] [183.0] [cxt 0] Looking up key:

[23:17:38.593] [bmv2] [D] [thread 31552] [183.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:38.593] [bmv2] [D] [thread 31552] [183.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:38.593] [bmv2] [T] [thread 31552] [183.0] [cxt 0] Action fast_reroute126
[23:17:38.593] [bmv2] [T] [thread 31552] [183.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:38.593] [bmv2] [T] [thread 31552] [183.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:38.593] [bmv2] [D] [thread 31552] [183.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:38.593] [bmv2] [D] [thread 31552] [183.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:38.593] [bmv2] [D] [thread 31552] [183.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:38.593] [bmv2] [D] [thread 31552] [183.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:38.593] [bmv2] [T] [thread 31552] [183.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:38.594] [bmv2] [T] [thread 31552] [183.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:38.594] [bmv2] [T] [thread 31552] [183.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:38.594] [bmv2] [T] [thread 31552] [183.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:38.594] [bmv2] [T] [thread 31552] [183.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:38.594] [bmv2] [D] [thread 31552] [183.0] [cxt 0] Looking up key:

[23:17:38.594] [bmv2] [D] [thread 31552] [183.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:38.594] [bmv2] [D] [thread 31552] [183.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:38.594] [bmv2] [T] [thread 31552] [183.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:38.594] [bmv2] [T] [thread 31552] [183.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:38.594] [bmv2] [T] [thread 31552] [183.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:17:38.594] [bmv2] [T] [thread 31552] [183.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:38.594] [bmv2] [T] [thread 31552] [183.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:38.594] [bmv2] [T] [thread 31552] [183.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:17:38.594] [bmv2] [T] [thread 31552] [183.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:38.594] [bmv2] [T] [thread 31552] [183.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:17:38.594] [bmv2] [T] [thread 31552] [183.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:38.594] [bmv2] [D] [thread 31552] [183.0] [cxt 0] Pipeline 'ingress': end
[23:17:38.594] [bmv2] [D] [thread 31552] [183.0] [cxt 0] Egress port is 4
[23:17:38.594] [bmv2] [D] [thread 31553] [183.0] [cxt 0] Pipeline 'egress': start
[23:17:38.594] [bmv2] [D] [thread 31553] [183.0] [cxt 0] Pipeline 'egress': end
[23:17:38.594] [bmv2] [D] [thread 31553] [183.0] [cxt 0] Deparser 'deparser': start
[23:17:38.594] [bmv2] [D] [thread 31553] [183.0] [cxt 0] Updating checksum 'cksum'
[23:17:38.594] [bmv2] [D] [thread 31553] [183.0] [cxt 0] Deparsing header 'ethernet'
[23:17:38.594] [bmv2] [D] [thread 31553] [183.0] [cxt 0] Deparsing header 'ipv4'
[23:17:38.594] [bmv2] [D] [thread 31553] [183.0] [cxt 0] Deparser 'deparser': end
[23:17:38.594] [bmv2] [D] [thread 31557] [183.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:39.128] [bmv2] [D] [thread 31552] [184.0] [cxt 0] Processing packet received on port 3
[23:17:39.128] [bmv2] [D] [thread 31552] [184.0] [cxt 0] Parser 'parser': start
[23:17:39.128] [bmv2] [D] [thread 31552] [184.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:39.128] [bmv2] [D] [thread 31552] [184.0] [cxt 0] Extracting header 'ethernet'
[23:17:39.128] [bmv2] [D] [thread 31552] [184.0] [cxt 0] Parser state 'start': key is 0800
[23:17:39.129] [bmv2] [T] [thread 31552] [184.0] [cxt 0] Bytes parsed: 14
[23:17:39.129] [bmv2] [D] [thread 31552] [184.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:39.129] [bmv2] [D] [thread 31552] [184.0] [cxt 0] Extracting header 'ipv4'
[23:17:39.129] [bmv2] [D] [thread 31552] [184.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:39.129] [bmv2] [T] [thread 31552] [184.0] [cxt 0] Bytes parsed: 34
[23:17:39.129] [bmv2] [D] [thread 31552] [184.0] [cxt 0] Parser 'parser': end
[23:17:39.129] [bmv2] [D] [thread 31552] [184.0] [cxt 0] Pipeline 'ingress': start
[23:17:39.129] [bmv2] [T] [thread 31552] [184.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:39.129] [bmv2] [T] [thread 31552] [184.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:39.129] [bmv2] [D] [thread 31552] [184.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:39.129] [bmv2] [D] [thread 31552] [184.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:39.129] [bmv2] [D] [thread 31552] [184.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:39.129] [bmv2] [D] [thread 31552] [184.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:39.129] [bmv2] [T] [thread 31552] [184.0] [cxt 0] Action MyIngress.read_port
[23:17:39.129] [bmv2] [T] [thread 31552] [184.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:39.129] [bmv2] [T] [thread 31552] [184.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:39.129] [bmv2] [T] [thread 31552] [184.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:39.129] [bmv2] [T] [thread 31552] [184.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:39.129] [bmv2] [T] [thread 31552] [184.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:39.129] [bmv2] [T] [thread 31552] [184.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:39.129] [bmv2] [T] [thread 31552] [184.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:39.129] [bmv2] [D] [thread 31552] [184.0] [cxt 0] Looking up key:

[23:17:39.129] [bmv2] [D] [thread 31552] [184.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:39.129] [bmv2] [D] [thread 31552] [184.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:39.129] [bmv2] [T] [thread 31552] [184.0] [cxt 0] Action fast_reroute126
[23:17:39.129] [bmv2] [T] [thread 31552] [184.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:39.129] [bmv2] [T] [thread 31552] [184.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:39.129] [bmv2] [D] [thread 31552] [184.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:39.129] [bmv2] [D] [thread 31552] [184.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:39.129] [bmv2] [D] [thread 31552] [184.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:39.129] [bmv2] [D] [thread 31552] [184.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:39.129] [bmv2] [T] [thread 31552] [184.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:39.129] [bmv2] [T] [thread 31552] [184.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:39.129] [bmv2] [T] [thread 31552] [184.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:39.129] [bmv2] [T] [thread 31552] [184.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:39.129] [bmv2] [T] [thread 31552] [184.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:39.129] [bmv2] [D] [thread 31552] [184.0] [cxt 0] Looking up key:

[23:17:39.129] [bmv2] [D] [thread 31552] [184.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:39.129] [bmv2] [D] [thread 31552] [184.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:39.130] [bmv2] [T] [thread 31552] [184.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:39.130] [bmv2] [T] [thread 31552] [184.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:39.130] [bmv2] [T] [thread 31552] [184.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:17:39.130] [bmv2] [T] [thread 31552] [184.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:39.130] [bmv2] [T] [thread 31552] [184.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:39.130] [bmv2] [T] [thread 31552] [184.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:17:39.130] [bmv2] [T] [thread 31552] [184.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:39.130] [bmv2] [T] [thread 31552] [184.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:17:39.130] [bmv2] [T] [thread 31552] [184.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:17:39.130] [bmv2] [T] [thread 31552] [184.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:17:39.130] [bmv2] [D] [thread 31552] [184.0] [cxt 0] Looking up key:

[23:17:39.130] [bmv2] [D] [thread 31552] [184.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:17:39.130] [bmv2] [D] [thread 31552] [184.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:17:39.130] [bmv2] [T] [thread 31552] [184.0] [cxt 0] Action MyIngress.read_depot_port
[23:17:39.130] [bmv2] [T] [thread 31552] [184.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:17:39.130] [bmv2] [T] [thread 31552] [184.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:17:39.130] [bmv2] [T] [thread 31552] [184.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:17:39.130] [bmv2] [D] [thread 31552] [184.0] [cxt 0] Looking up key:

[23:17:39.130] [bmv2] [D] [thread 31552] [184.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:17:39.130] [bmv2] [D] [thread 31552] [184.0] [cxt 0] Action entry is fast_reroute133 - 
[23:17:39.130] [bmv2] [T] [thread 31552] [184.0] [cxt 0] Action fast_reroute133
[23:17:39.130] [bmv2] [T] [thread 31552] [184.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:17:39.130] [bmv2] [T] [thread 31552] [184.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:17:39.130] [bmv2] [D] [thread 31552] [184.0] [cxt 0] Looking up key:

[23:17:39.130] [bmv2] [D] [thread 31552] [184.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:17:39.130] [bmv2] [D] [thread 31552] [184.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:17:39.130] [bmv2] [T] [thread 31552] [184.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:17:39.130] [bmv2] [T] [thread 31552] [184.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:17:39.130] [bmv2] [T] [thread 31552] [184.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:17:39.130] [bmv2] [D] [thread 31552] [184.0] [cxt 0] Pipeline 'ingress': end
[23:17:39.130] [bmv2] [D] [thread 31552] [184.0] [cxt 0] Egress port is 0
[23:17:39.130] [bmv2] [D] [thread 31553] [184.0] [cxt 0] Pipeline 'egress': start
[23:17:39.130] [bmv2] [D] [thread 31553] [184.0] [cxt 0] Pipeline 'egress': end
[23:17:39.130] [bmv2] [D] [thread 31553] [184.0] [cxt 0] Deparser 'deparser': start
[23:17:39.130] [bmv2] [D] [thread 31553] [184.0] [cxt 0] Updating checksum 'cksum'
[23:17:39.130] [bmv2] [D] [thread 31553] [184.0] [cxt 0] Deparsing header 'ethernet'
[23:17:39.130] [bmv2] [D] [thread 31553] [184.0] [cxt 0] Deparsing header 'ipv4'
[23:17:39.130] [bmv2] [D] [thread 31553] [184.0] [cxt 0] Deparser 'deparser': end
[23:17:39.130] [bmv2] [D] [thread 31557] [184.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:17:40.732] [bmv2] [D] [thread 31552] [185.0] [cxt 0] Processing packet received on port 3
[23:17:40.732] [bmv2] [D] [thread 31552] [185.0] [cxt 0] Parser 'parser': start
[23:17:40.732] [bmv2] [D] [thread 31552] [185.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:40.732] [bmv2] [D] [thread 31552] [185.0] [cxt 0] Extracting header 'ethernet'
[23:17:40.732] [bmv2] [D] [thread 31552] [185.0] [cxt 0] Parser state 'start': key is 0800
[23:17:40.732] [bmv2] [T] [thread 31552] [185.0] [cxt 0] Bytes parsed: 14
[23:17:40.732] [bmv2] [D] [thread 31552] [185.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:40.732] [bmv2] [D] [thread 31552] [185.0] [cxt 0] Extracting header 'ipv4'
[23:17:40.732] [bmv2] [D] [thread 31552] [185.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:40.732] [bmv2] [T] [thread 31552] [185.0] [cxt 0] Bytes parsed: 34
[23:17:40.732] [bmv2] [D] [thread 31552] [185.0] [cxt 0] Parser 'parser': end
[23:17:40.732] [bmv2] [D] [thread 31552] [185.0] [cxt 0] Pipeline 'ingress': start
[23:17:40.732] [bmv2] [T] [thread 31552] [185.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:40.732] [bmv2] [T] [thread 31552] [185.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:40.732] [bmv2] [D] [thread 31552] [185.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:40.732] [bmv2] [D] [thread 31552] [185.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:40.732] [bmv2] [D] [thread 31552] [185.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:40.732] [bmv2] [D] [thread 31552] [185.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:40.732] [bmv2] [T] [thread 31552] [185.0] [cxt 0] Action MyIngress.read_port
[23:17:40.732] [bmv2] [T] [thread 31552] [185.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:40.732] [bmv2] [T] [thread 31552] [185.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:40.732] [bmv2] [T] [thread 31552] [185.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:40.732] [bmv2] [T] [thread 31552] [185.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:40.732] [bmv2] [T] [thread 31552] [185.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:40.732] [bmv2] [T] [thread 31552] [185.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:40.732] [bmv2] [T] [thread 31552] [185.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:40.732] [bmv2] [D] [thread 31552] [185.0] [cxt 0] Looking up key:

[23:17:40.732] [bmv2] [D] [thread 31552] [185.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:40.732] [bmv2] [D] [thread 31552] [185.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:40.732] [bmv2] [T] [thread 31552] [185.0] [cxt 0] Action fast_reroute126
[23:17:40.732] [bmv2] [T] [thread 31552] [185.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:40.733] [bmv2] [T] [thread 31552] [185.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:40.733] [bmv2] [D] [thread 31552] [185.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:40.733] [bmv2] [D] [thread 31552] [185.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:40.733] [bmv2] [D] [thread 31552] [185.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:40.733] [bmv2] [D] [thread 31552] [185.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:40.733] [bmv2] [T] [thread 31552] [185.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:40.733] [bmv2] [T] [thread 31552] [185.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:40.733] [bmv2] [T] [thread 31552] [185.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:40.733] [bmv2] [T] [thread 31552] [185.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:40.733] [bmv2] [T] [thread 31552] [185.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:40.733] [bmv2] [D] [thread 31552] [185.0] [cxt 0] Looking up key:

[23:17:40.733] [bmv2] [D] [thread 31552] [185.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:40.733] [bmv2] [D] [thread 31552] [185.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:40.733] [bmv2] [T] [thread 31552] [185.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:40.733] [bmv2] [T] [thread 31552] [185.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:40.733] [bmv2] [T] [thread 31552] [185.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:17:40.733] [bmv2] [T] [thread 31552] [185.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:40.733] [bmv2] [T] [thread 31552] [185.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:40.733] [bmv2] [T] [thread 31552] [185.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:17:40.733] [bmv2] [T] [thread 31552] [185.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:40.733] [bmv2] [T] [thread 31552] [185.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:17:40.733] [bmv2] [T] [thread 31552] [185.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:40.733] [bmv2] [D] [thread 31552] [185.0] [cxt 0] Pipeline 'ingress': end
[23:17:40.733] [bmv2] [D] [thread 31552] [185.0] [cxt 0] Egress port is 4
[23:17:40.733] [bmv2] [D] [thread 31553] [185.0] [cxt 0] Pipeline 'egress': start
[23:17:40.733] [bmv2] [D] [thread 31553] [185.0] [cxt 0] Pipeline 'egress': end
[23:17:40.733] [bmv2] [D] [thread 31553] [185.0] [cxt 0] Deparser 'deparser': start
[23:17:40.733] [bmv2] [D] [thread 31553] [185.0] [cxt 0] Updating checksum 'cksum'
[23:17:40.733] [bmv2] [D] [thread 31553] [185.0] [cxt 0] Deparsing header 'ethernet'
[23:17:40.733] [bmv2] [D] [thread 31553] [185.0] [cxt 0] Deparsing header 'ipv4'
[23:17:40.733] [bmv2] [D] [thread 31553] [185.0] [cxt 0] Deparser 'deparser': end
[23:17:40.733] [bmv2] [D] [thread 31557] [185.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:40.742] [bmv2] [D] [thread 31552] [186.0] [cxt 0] Processing packet received on port 3
[23:17:40.742] [bmv2] [D] [thread 31552] [186.0] [cxt 0] Parser 'parser': start
[23:17:40.742] [bmv2] [D] [thread 31552] [186.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:40.742] [bmv2] [D] [thread 31552] [186.0] [cxt 0] Extracting header 'ethernet'
[23:17:40.742] [bmv2] [D] [thread 31552] [186.0] [cxt 0] Parser state 'start': key is 0800
[23:17:40.742] [bmv2] [T] [thread 31552] [186.0] [cxt 0] Bytes parsed: 14
[23:17:40.742] [bmv2] [D] [thread 31552] [186.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:40.742] [bmv2] [D] [thread 31552] [186.0] [cxt 0] Extracting header 'ipv4'
[23:17:40.742] [bmv2] [D] [thread 31552] [186.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:40.742] [bmv2] [T] [thread 31552] [186.0] [cxt 0] Bytes parsed: 34
[23:17:40.742] [bmv2] [D] [thread 31552] [186.0] [cxt 0] Parser 'parser': end
[23:17:40.742] [bmv2] [D] [thread 31552] [186.0] [cxt 0] Pipeline 'ingress': start
[23:17:40.742] [bmv2] [T] [thread 31552] [186.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:40.742] [bmv2] [T] [thread 31552] [186.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:40.742] [bmv2] [D] [thread 31552] [186.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:40.742] [bmv2] [D] [thread 31552] [186.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:40.742] [bmv2] [D] [thread 31552] [186.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:40.742] [bmv2] [D] [thread 31552] [186.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:40.742] [bmv2] [T] [thread 31552] [186.0] [cxt 0] Action MyIngress.read_port
[23:17:40.742] [bmv2] [T] [thread 31552] [186.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:40.743] [bmv2] [T] [thread 31552] [186.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:40.743] [bmv2] [T] [thread 31552] [186.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:40.743] [bmv2] [T] [thread 31552] [186.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:40.743] [bmv2] [T] [thread 31552] [186.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:40.743] [bmv2] [T] [thread 31552] [186.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:40.743] [bmv2] [T] [thread 31552] [186.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:40.743] [bmv2] [D] [thread 31552] [186.0] [cxt 0] Looking up key:

[23:17:40.743] [bmv2] [D] [thread 31552] [186.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:40.743] [bmv2] [D] [thread 31552] [186.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:40.743] [bmv2] [T] [thread 31552] [186.0] [cxt 0] Action fast_reroute126
[23:17:40.743] [bmv2] [T] [thread 31552] [186.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:40.743] [bmv2] [T] [thread 31552] [186.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:40.743] [bmv2] [D] [thread 31552] [186.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:40.743] [bmv2] [D] [thread 31552] [186.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:40.743] [bmv2] [D] [thread 31552] [186.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:40.743] [bmv2] [D] [thread 31552] [186.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:40.743] [bmv2] [T] [thread 31552] [186.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:40.743] [bmv2] [T] [thread 31552] [186.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:40.743] [bmv2] [T] [thread 31552] [186.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:40.743] [bmv2] [T] [thread 31552] [186.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:40.743] [bmv2] [T] [thread 31552] [186.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:40.743] [bmv2] [D] [thread 31552] [186.0] [cxt 0] Looking up key:

[23:17:40.743] [bmv2] [D] [thread 31552] [186.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:40.743] [bmv2] [D] [thread 31552] [186.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:40.743] [bmv2] [T] [thread 31552] [186.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:40.743] [bmv2] [T] [thread 31552] [186.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:40.743] [bmv2] [T] [thread 31552] [186.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:17:40.743] [bmv2] [T] [thread 31552] [186.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:40.743] [bmv2] [T] [thread 31552] [186.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:40.743] [bmv2] [T] [thread 31552] [186.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:17:40.743] [bmv2] [T] [thread 31552] [186.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:40.743] [bmv2] [T] [thread 31552] [186.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:17:40.743] [bmv2] [T] [thread 31552] [186.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:40.743] [bmv2] [D] [thread 31552] [186.0] [cxt 0] Pipeline 'ingress': end
[23:17:40.743] [bmv2] [D] [thread 31552] [186.0] [cxt 0] Egress port is 4
[23:17:40.743] [bmv2] [D] [thread 31553] [186.0] [cxt 0] Pipeline 'egress': start
[23:17:40.743] [bmv2] [D] [thread 31553] [186.0] [cxt 0] Pipeline 'egress': end
[23:17:40.743] [bmv2] [D] [thread 31553] [186.0] [cxt 0] Deparser 'deparser': start
[23:17:40.743] [bmv2] [D] [thread 31553] [186.0] [cxt 0] Updating checksum 'cksum'
[23:17:40.744] [bmv2] [D] [thread 31553] [186.0] [cxt 0] Deparsing header 'ethernet'
[23:17:40.744] [bmv2] [D] [thread 31553] [186.0] [cxt 0] Deparsing header 'ipv4'
[23:17:40.744] [bmv2] [D] [thread 31553] [186.0] [cxt 0] Deparser 'deparser': end
[23:17:40.744] [bmv2] [D] [thread 31557] [186.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:40.753] [bmv2] [D] [thread 31552] [187.0] [cxt 0] Processing packet received on port 3
[23:17:40.753] [bmv2] [D] [thread 31552] [187.0] [cxt 0] Parser 'parser': start
[23:17:40.753] [bmv2] [D] [thread 31552] [187.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:40.753] [bmv2] [D] [thread 31552] [187.0] [cxt 0] Extracting header 'ethernet'
[23:17:40.753] [bmv2] [D] [thread 31552] [187.0] [cxt 0] Parser state 'start': key is 0800
[23:17:40.753] [bmv2] [T] [thread 31552] [187.0] [cxt 0] Bytes parsed: 14
[23:17:40.753] [bmv2] [D] [thread 31552] [187.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:40.753] [bmv2] [D] [thread 31552] [187.0] [cxt 0] Extracting header 'ipv4'
[23:17:40.753] [bmv2] [D] [thread 31552] [187.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:40.753] [bmv2] [T] [thread 31552] [187.0] [cxt 0] Bytes parsed: 34
[23:17:40.753] [bmv2] [D] [thread 31552] [187.0] [cxt 0] Parser 'parser': end
[23:17:40.753] [bmv2] [D] [thread 31552] [187.0] [cxt 0] Pipeline 'ingress': start
[23:17:40.753] [bmv2] [T] [thread 31552] [187.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:40.753] [bmv2] [T] [thread 31552] [187.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:40.754] [bmv2] [D] [thread 31552] [187.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:40.754] [bmv2] [D] [thread 31552] [187.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:40.754] [bmv2] [D] [thread 31552] [187.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:40.754] [bmv2] [D] [thread 31552] [187.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:40.754] [bmv2] [T] [thread 31552] [187.0] [cxt 0] Action MyIngress.read_port
[23:17:40.754] [bmv2] [T] [thread 31552] [187.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:40.754] [bmv2] [T] [thread 31552] [187.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:40.754] [bmv2] [T] [thread 31552] [187.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:40.754] [bmv2] [T] [thread 31552] [187.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:40.754] [bmv2] [T] [thread 31552] [187.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:40.754] [bmv2] [T] [thread 31552] [187.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:40.754] [bmv2] [T] [thread 31552] [187.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:40.754] [bmv2] [D] [thread 31552] [187.0] [cxt 0] Looking up key:

[23:17:40.754] [bmv2] [D] [thread 31552] [187.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:40.754] [bmv2] [D] [thread 31552] [187.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:40.754] [bmv2] [T] [thread 31552] [187.0] [cxt 0] Action fast_reroute126
[23:17:40.754] [bmv2] [T] [thread 31552] [187.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:40.754] [bmv2] [T] [thread 31552] [187.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:40.754] [bmv2] [D] [thread 31552] [187.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:40.754] [bmv2] [D] [thread 31552] [187.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:40.754] [bmv2] [D] [thread 31552] [187.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:40.754] [bmv2] [D] [thread 31552] [187.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:40.754] [bmv2] [T] [thread 31552] [187.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:40.754] [bmv2] [T] [thread 31552] [187.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:40.754] [bmv2] [T] [thread 31552] [187.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:40.754] [bmv2] [T] [thread 31552] [187.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:40.754] [bmv2] [T] [thread 31552] [187.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:40.754] [bmv2] [D] [thread 31552] [187.0] [cxt 0] Looking up key:

[23:17:40.754] [bmv2] [D] [thread 31552] [187.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:40.754] [bmv2] [D] [thread 31552] [187.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:40.754] [bmv2] [T] [thread 31552] [187.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:40.754] [bmv2] [T] [thread 31552] [187.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:40.754] [bmv2] [T] [thread 31552] [187.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:17:40.754] [bmv2] [T] [thread 31552] [187.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:40.754] [bmv2] [T] [thread 31552] [187.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:40.754] [bmv2] [T] [thread 31552] [187.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:17:40.754] [bmv2] [T] [thread 31552] [187.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:40.754] [bmv2] [T] [thread 31552] [187.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:17:40.754] [bmv2] [T] [thread 31552] [187.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:40.754] [bmv2] [D] [thread 31552] [187.0] [cxt 0] Pipeline 'ingress': end
[23:17:40.754] [bmv2] [D] [thread 31552] [187.0] [cxt 0] Egress port is 4
[23:17:40.755] [bmv2] [D] [thread 31553] [187.0] [cxt 0] Pipeline 'egress': start
[23:17:40.755] [bmv2] [D] [thread 31553] [187.0] [cxt 0] Pipeline 'egress': end
[23:17:40.755] [bmv2] [D] [thread 31553] [187.0] [cxt 0] Deparser 'deparser': start
[23:17:40.755] [bmv2] [D] [thread 31553] [187.0] [cxt 0] Updating checksum 'cksum'
[23:17:40.755] [bmv2] [D] [thread 31553] [187.0] [cxt 0] Deparsing header 'ethernet'
[23:17:40.755] [bmv2] [D] [thread 31553] [187.0] [cxt 0] Deparsing header 'ipv4'
[23:17:40.755] [bmv2] [D] [thread 31553] [187.0] [cxt 0] Deparser 'deparser': end
[23:17:40.755] [bmv2] [D] [thread 31557] [187.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:40.764] [bmv2] [D] [thread 31552] [188.0] [cxt 0] Processing packet received on port 3
[23:17:40.764] [bmv2] [D] [thread 31552] [188.0] [cxt 0] Parser 'parser': start
[23:17:40.764] [bmv2] [D] [thread 31552] [188.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:40.764] [bmv2] [D] [thread 31552] [188.0] [cxt 0] Extracting header 'ethernet'
[23:17:40.764] [bmv2] [D] [thread 31552] [188.0] [cxt 0] Parser state 'start': key is 0800
[23:17:40.764] [bmv2] [T] [thread 31552] [188.0] [cxt 0] Bytes parsed: 14
[23:17:40.764] [bmv2] [D] [thread 31552] [188.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:40.764] [bmv2] [D] [thread 31552] [188.0] [cxt 0] Extracting header 'ipv4'
[23:17:40.764] [bmv2] [D] [thread 31552] [188.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:40.764] [bmv2] [T] [thread 31552] [188.0] [cxt 0] Bytes parsed: 34
[23:17:40.764] [bmv2] [D] [thread 31552] [188.0] [cxt 0] Parser 'parser': end
[23:17:40.764] [bmv2] [D] [thread 31552] [188.0] [cxt 0] Pipeline 'ingress': start
[23:17:40.764] [bmv2] [T] [thread 31552] [188.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:40.764] [bmv2] [T] [thread 31552] [188.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:40.764] [bmv2] [D] [thread 31552] [188.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:40.764] [bmv2] [D] [thread 31552] [188.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:40.764] [bmv2] [D] [thread 31552] [188.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:40.764] [bmv2] [D] [thread 31552] [188.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:40.764] [bmv2] [T] [thread 31552] [188.0] [cxt 0] Action MyIngress.read_port
[23:17:40.764] [bmv2] [T] [thread 31552] [188.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:40.764] [bmv2] [T] [thread 31552] [188.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:40.764] [bmv2] [T] [thread 31552] [188.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:40.764] [bmv2] [T] [thread 31552] [188.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:40.765] [bmv2] [T] [thread 31552] [188.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:40.765] [bmv2] [T] [thread 31552] [188.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:40.765] [bmv2] [T] [thread 31552] [188.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:40.765] [bmv2] [D] [thread 31552] [188.0] [cxt 0] Looking up key:

[23:17:40.765] [bmv2] [D] [thread 31552] [188.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:40.765] [bmv2] [D] [thread 31552] [188.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:40.765] [bmv2] [T] [thread 31552] [188.0] [cxt 0] Action fast_reroute126
[23:17:40.765] [bmv2] [T] [thread 31552] [188.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:40.765] [bmv2] [T] [thread 31552] [188.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:40.765] [bmv2] [D] [thread 31552] [188.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:40.765] [bmv2] [D] [thread 31552] [188.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:40.765] [bmv2] [D] [thread 31552] [188.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:40.765] [bmv2] [D] [thread 31552] [188.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:40.765] [bmv2] [T] [thread 31552] [188.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:40.765] [bmv2] [T] [thread 31552] [188.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:40.765] [bmv2] [T] [thread 31552] [188.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:40.765] [bmv2] [T] [thread 31552] [188.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:40.765] [bmv2] [T] [thread 31552] [188.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:40.765] [bmv2] [D] [thread 31552] [188.0] [cxt 0] Looking up key:

[23:17:40.765] [bmv2] [D] [thread 31552] [188.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:40.765] [bmv2] [D] [thread 31552] [188.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:40.765] [bmv2] [T] [thread 31552] [188.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:40.765] [bmv2] [T] [thread 31552] [188.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:40.765] [bmv2] [T] [thread 31552] [188.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:17:40.765] [bmv2] [T] [thread 31552] [188.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:40.765] [bmv2] [T] [thread 31552] [188.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:40.765] [bmv2] [T] [thread 31552] [188.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:17:40.765] [bmv2] [T] [thread 31552] [188.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:40.766] [bmv2] [T] [thread 31552] [188.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:17:40.766] [bmv2] [T] [thread 31552] [188.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:40.766] [bmv2] [D] [thread 31552] [188.0] [cxt 0] Pipeline 'ingress': end
[23:17:40.766] [bmv2] [D] [thread 31552] [188.0] [cxt 0] Egress port is 4
[23:17:40.766] [bmv2] [D] [thread 31553] [188.0] [cxt 0] Pipeline 'egress': start
[23:17:40.766] [bmv2] [D] [thread 31553] [188.0] [cxt 0] Pipeline 'egress': end
[23:17:40.766] [bmv2] [D] [thread 31553] [188.0] [cxt 0] Deparser 'deparser': start
[23:17:40.766] [bmv2] [D] [thread 31553] [188.0] [cxt 0] Updating checksum 'cksum'
[23:17:40.766] [bmv2] [D] [thread 31553] [188.0] [cxt 0] Deparsing header 'ethernet'
[23:17:40.766] [bmv2] [D] [thread 31553] [188.0] [cxt 0] Deparsing header 'ipv4'
[23:17:40.766] [bmv2] [D] [thread 31553] [188.0] [cxt 0] Deparser 'deparser': end
[23:17:40.766] [bmv2] [D] [thread 31557] [188.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:43.396] [bmv2] [D] [thread 31552] [189.0] [cxt 0] Processing packet received on port 3
[23:17:43.396] [bmv2] [D] [thread 31552] [189.0] [cxt 0] Parser 'parser': start
[23:17:43.396] [bmv2] [D] [thread 31552] [189.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:43.396] [bmv2] [D] [thread 31552] [189.0] [cxt 0] Extracting header 'ethernet'
[23:17:43.396] [bmv2] [D] [thread 31552] [189.0] [cxt 0] Parser state 'start': key is 0800
[23:17:43.396] [bmv2] [T] [thread 31552] [189.0] [cxt 0] Bytes parsed: 14
[23:17:43.396] [bmv2] [D] [thread 31552] [189.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:43.396] [bmv2] [D] [thread 31552] [189.0] [cxt 0] Extracting header 'ipv4'
[23:17:43.396] [bmv2] [D] [thread 31552] [189.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:43.396] [bmv2] [T] [thread 31552] [189.0] [cxt 0] Bytes parsed: 34
[23:17:43.396] [bmv2] [D] [thread 31552] [189.0] [cxt 0] Parser 'parser': end
[23:17:43.396] [bmv2] [D] [thread 31552] [189.0] [cxt 0] Pipeline 'ingress': start
[23:17:43.396] [bmv2] [T] [thread 31552] [189.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:43.396] [bmv2] [T] [thread 31552] [189.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:43.396] [bmv2] [D] [thread 31552] [189.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:43.396] [bmv2] [D] [thread 31552] [189.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:43.396] [bmv2] [D] [thread 31552] [189.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:43.396] [bmv2] [D] [thread 31552] [189.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:43.396] [bmv2] [T] [thread 31552] [189.0] [cxt 0] Action MyIngress.read_port
[23:17:43.396] [bmv2] [T] [thread 31552] [189.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:43.396] [bmv2] [T] [thread 31552] [189.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:43.396] [bmv2] [T] [thread 31552] [189.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:43.396] [bmv2] [T] [thread 31552] [189.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:43.396] [bmv2] [T] [thread 31552] [189.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:43.396] [bmv2] [T] [thread 31552] [189.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:43.396] [bmv2] [T] [thread 31552] [189.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:43.396] [bmv2] [D] [thread 31552] [189.0] [cxt 0] Looking up key:

[23:17:43.396] [bmv2] [D] [thread 31552] [189.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:43.396] [bmv2] [D] [thread 31552] [189.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:43.396] [bmv2] [T] [thread 31552] [189.0] [cxt 0] Action fast_reroute126
[23:17:43.397] [bmv2] [T] [thread 31552] [189.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:43.397] [bmv2] [T] [thread 31552] [189.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:43.397] [bmv2] [D] [thread 31552] [189.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:43.397] [bmv2] [D] [thread 31552] [189.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:43.397] [bmv2] [D] [thread 31552] [189.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:43.397] [bmv2] [D] [thread 31552] [189.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:43.397] [bmv2] [T] [thread 31552] [189.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:43.397] [bmv2] [T] [thread 31552] [189.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:43.397] [bmv2] [T] [thread 31552] [189.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:43.397] [bmv2] [T] [thread 31552] [189.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:43.397] [bmv2] [T] [thread 31552] [189.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:43.397] [bmv2] [D] [thread 31552] [189.0] [cxt 0] Looking up key:

[23:17:43.397] [bmv2] [D] [thread 31552] [189.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:43.397] [bmv2] [D] [thread 31552] [189.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:43.397] [bmv2] [T] [thread 31552] [189.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:43.397] [bmv2] [T] [thread 31552] [189.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:43.397] [bmv2] [T] [thread 31552] [189.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:17:43.397] [bmv2] [T] [thread 31552] [189.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:43.397] [bmv2] [T] [thread 31552] [189.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:43.397] [bmv2] [T] [thread 31552] [189.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:17:43.397] [bmv2] [T] [thread 31552] [189.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:43.397] [bmv2] [T] [thread 31552] [189.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:17:43.397] [bmv2] [T] [thread 31552] [189.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:43.397] [bmv2] [D] [thread 31552] [189.0] [cxt 0] Pipeline 'ingress': end
[23:17:43.397] [bmv2] [D] [thread 31552] [189.0] [cxt 0] Egress port is 4
[23:17:43.397] [bmv2] [D] [thread 31553] [189.0] [cxt 0] Pipeline 'egress': start
[23:17:43.397] [bmv2] [D] [thread 31553] [189.0] [cxt 0] Pipeline 'egress': end
[23:17:43.397] [bmv2] [D] [thread 31553] [189.0] [cxt 0] Deparser 'deparser': start
[23:17:43.397] [bmv2] [D] [thread 31553] [189.0] [cxt 0] Updating checksum 'cksum'
[23:17:43.397] [bmv2] [D] [thread 31553] [189.0] [cxt 0] Deparsing header 'ethernet'
[23:17:43.397] [bmv2] [D] [thread 31553] [189.0] [cxt 0] Deparsing header 'ipv4'
[23:17:43.397] [bmv2] [D] [thread 31553] [189.0] [cxt 0] Deparser 'deparser': end
[23:17:43.397] [bmv2] [D] [thread 31557] [189.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:43.406] [bmv2] [D] [thread 31552] [190.0] [cxt 0] Processing packet received on port 3
[23:17:43.406] [bmv2] [D] [thread 31552] [190.0] [cxt 0] Parser 'parser': start
[23:17:43.406] [bmv2] [D] [thread 31552] [190.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:43.406] [bmv2] [D] [thread 31552] [190.0] [cxt 0] Extracting header 'ethernet'
[23:17:43.406] [bmv2] [D] [thread 31552] [190.0] [cxt 0] Parser state 'start': key is 0800
[23:17:43.406] [bmv2] [T] [thread 31552] [190.0] [cxt 0] Bytes parsed: 14
[23:17:43.406] [bmv2] [D] [thread 31552] [190.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:43.406] [bmv2] [D] [thread 31552] [190.0] [cxt 0] Extracting header 'ipv4'
[23:17:43.406] [bmv2] [D] [thread 31552] [190.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:43.406] [bmv2] [T] [thread 31552] [190.0] [cxt 0] Bytes parsed: 34
[23:17:43.406] [bmv2] [D] [thread 31552] [190.0] [cxt 0] Parser 'parser': end
[23:17:43.406] [bmv2] [D] [thread 31552] [190.0] [cxt 0] Pipeline 'ingress': start
[23:17:43.406] [bmv2] [T] [thread 31552] [190.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:43.407] [bmv2] [T] [thread 31552] [190.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:43.407] [bmv2] [D] [thread 31552] [190.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:43.407] [bmv2] [D] [thread 31552] [190.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:43.407] [bmv2] [D] [thread 31552] [190.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:43.407] [bmv2] [D] [thread 31552] [190.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:43.407] [bmv2] [T] [thread 31552] [190.0] [cxt 0] Action MyIngress.read_port
[23:17:43.407] [bmv2] [T] [thread 31552] [190.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:43.407] [bmv2] [T] [thread 31552] [190.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:43.407] [bmv2] [T] [thread 31552] [190.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:43.407] [bmv2] [T] [thread 31552] [190.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:43.407] [bmv2] [T] [thread 31552] [190.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:43.407] [bmv2] [T] [thread 31552] [190.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:43.407] [bmv2] [T] [thread 31552] [190.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:43.407] [bmv2] [D] [thread 31552] [190.0] [cxt 0] Looking up key:

[23:17:43.407] [bmv2] [D] [thread 31552] [190.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:43.407] [bmv2] [D] [thread 31552] [190.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:43.407] [bmv2] [T] [thread 31552] [190.0] [cxt 0] Action fast_reroute126
[23:17:43.407] [bmv2] [T] [thread 31552] [190.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:43.407] [bmv2] [T] [thread 31552] [190.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:43.407] [bmv2] [D] [thread 31552] [190.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:43.407] [bmv2] [D] [thread 31552] [190.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:43.407] [bmv2] [D] [thread 31552] [190.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:43.407] [bmv2] [D] [thread 31552] [190.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:43.407] [bmv2] [T] [thread 31552] [190.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:43.407] [bmv2] [T] [thread 31552] [190.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:43.407] [bmv2] [T] [thread 31552] [190.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:43.407] [bmv2] [T] [thread 31552] [190.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:43.407] [bmv2] [T] [thread 31552] [190.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:43.407] [bmv2] [D] [thread 31552] [190.0] [cxt 0] Looking up key:

[23:17:43.407] [bmv2] [D] [thread 31552] [190.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:43.407] [bmv2] [D] [thread 31552] [190.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:43.407] [bmv2] [T] [thread 31552] [190.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:43.407] [bmv2] [T] [thread 31552] [190.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:43.407] [bmv2] [T] [thread 31552] [190.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:17:43.407] [bmv2] [T] [thread 31552] [190.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:43.407] [bmv2] [T] [thread 31552] [190.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:43.407] [bmv2] [T] [thread 31552] [190.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:17:43.407] [bmv2] [T] [thread 31552] [190.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:43.407] [bmv2] [T] [thread 31552] [190.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:17:43.407] [bmv2] [T] [thread 31552] [190.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:43.407] [bmv2] [D] [thread 31552] [190.0] [cxt 0] Pipeline 'ingress': end
[23:17:43.407] [bmv2] [D] [thread 31552] [190.0] [cxt 0] Egress port is 4
[23:17:43.408] [bmv2] [D] [thread 31553] [190.0] [cxt 0] Pipeline 'egress': start
[23:17:43.408] [bmv2] [D] [thread 31553] [190.0] [cxt 0] Pipeline 'egress': end
[23:17:43.408] [bmv2] [D] [thread 31553] [190.0] [cxt 0] Deparser 'deparser': start
[23:17:43.408] [bmv2] [D] [thread 31553] [190.0] [cxt 0] Updating checksum 'cksum'
[23:17:43.408] [bmv2] [D] [thread 31553] [190.0] [cxt 0] Deparsing header 'ethernet'
[23:17:43.408] [bmv2] [D] [thread 31553] [190.0] [cxt 0] Deparsing header 'ipv4'
[23:17:43.408] [bmv2] [D] [thread 31553] [190.0] [cxt 0] Deparser 'deparser': end
[23:17:43.408] [bmv2] [D] [thread 31557] [190.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:43.417] [bmv2] [D] [thread 31552] [191.0] [cxt 0] Processing packet received on port 3
[23:17:43.417] [bmv2] [D] [thread 31552] [191.0] [cxt 0] Parser 'parser': start
[23:17:43.417] [bmv2] [D] [thread 31552] [191.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:43.417] [bmv2] [D] [thread 31552] [191.0] [cxt 0] Extracting header 'ethernet'
[23:17:43.417] [bmv2] [D] [thread 31552] [191.0] [cxt 0] Parser state 'start': key is 0800
[23:17:43.417] [bmv2] [T] [thread 31552] [191.0] [cxt 0] Bytes parsed: 14
[23:17:43.417] [bmv2] [D] [thread 31552] [191.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:43.417] [bmv2] [D] [thread 31552] [191.0] [cxt 0] Extracting header 'ipv4'
[23:17:43.417] [bmv2] [D] [thread 31552] [191.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:43.417] [bmv2] [T] [thread 31552] [191.0] [cxt 0] Bytes parsed: 34
[23:17:43.417] [bmv2] [D] [thread 31552] [191.0] [cxt 0] Parser 'parser': end
[23:17:43.417] [bmv2] [D] [thread 31552] [191.0] [cxt 0] Pipeline 'ingress': start
[23:17:43.417] [bmv2] [T] [thread 31552] [191.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:43.417] [bmv2] [T] [thread 31552] [191.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:43.417] [bmv2] [D] [thread 31552] [191.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:43.417] [bmv2] [D] [thread 31552] [191.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:43.417] [bmv2] [D] [thread 31552] [191.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:43.417] [bmv2] [D] [thread 31552] [191.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:43.417] [bmv2] [T] [thread 31552] [191.0] [cxt 0] Action MyIngress.read_port
[23:17:43.417] [bmv2] [T] [thread 31552] [191.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:43.417] [bmv2] [T] [thread 31552] [191.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:43.417] [bmv2] [T] [thread 31552] [191.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:43.417] [bmv2] [T] [thread 31552] [191.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:43.417] [bmv2] [T] [thread 31552] [191.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:43.417] [bmv2] [T] [thread 31552] [191.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:43.417] [bmv2] [T] [thread 31552] [191.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:43.417] [bmv2] [D] [thread 31552] [191.0] [cxt 0] Looking up key:

[23:17:43.417] [bmv2] [D] [thread 31552] [191.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:43.418] [bmv2] [D] [thread 31552] [191.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:43.418] [bmv2] [T] [thread 31552] [191.0] [cxt 0] Action fast_reroute126
[23:17:43.418] [bmv2] [T] [thread 31552] [191.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:43.418] [bmv2] [T] [thread 31552] [191.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:43.418] [bmv2] [D] [thread 31552] [191.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:43.418] [bmv2] [D] [thread 31552] [191.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:43.418] [bmv2] [D] [thread 31552] [191.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:43.418] [bmv2] [D] [thread 31552] [191.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:43.418] [bmv2] [T] [thread 31552] [191.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:43.418] [bmv2] [T] [thread 31552] [191.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:43.418] [bmv2] [T] [thread 31552] [191.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:43.418] [bmv2] [T] [thread 31552] [191.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:43.418] [bmv2] [T] [thread 31552] [191.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:43.418] [bmv2] [D] [thread 31552] [191.0] [cxt 0] Looking up key:

[23:17:43.418] [bmv2] [D] [thread 31552] [191.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:43.418] [bmv2] [D] [thread 31552] [191.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:43.418] [bmv2] [T] [thread 31552] [191.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:43.418] [bmv2] [T] [thread 31552] [191.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:43.418] [bmv2] [T] [thread 31552] [191.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:17:43.418] [bmv2] [T] [thread 31552] [191.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:43.418] [bmv2] [T] [thread 31552] [191.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:43.418] [bmv2] [T] [thread 31552] [191.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:17:43.418] [bmv2] [T] [thread 31552] [191.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:43.418] [bmv2] [T] [thread 31552] [191.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:17:43.418] [bmv2] [T] [thread 31552] [191.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:17:43.418] [bmv2] [T] [thread 31552] [191.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:17:43.418] [bmv2] [D] [thread 31552] [191.0] [cxt 0] Looking up key:

[23:17:43.418] [bmv2] [D] [thread 31552] [191.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:17:43.418] [bmv2] [D] [thread 31552] [191.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:17:43.418] [bmv2] [T] [thread 31552] [191.0] [cxt 0] Action MyIngress.read_depot_port
[23:17:43.418] [bmv2] [T] [thread 31552] [191.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:17:43.418] [bmv2] [T] [thread 31552] [191.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:17:43.418] [bmv2] [T] [thread 31552] [191.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:17:43.418] [bmv2] [D] [thread 31552] [191.0] [cxt 0] Looking up key:

[23:17:43.418] [bmv2] [D] [thread 31552] [191.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:17:43.418] [bmv2] [D] [thread 31552] [191.0] [cxt 0] Action entry is fast_reroute133 - 
[23:17:43.418] [bmv2] [T] [thread 31552] [191.0] [cxt 0] Action fast_reroute133
[23:17:43.418] [bmv2] [T] [thread 31552] [191.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:17:43.418] [bmv2] [T] [thread 31552] [191.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:17:43.418] [bmv2] [D] [thread 31552] [191.0] [cxt 0] Looking up key:

[23:17:43.418] [bmv2] [D] [thread 31552] [191.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:17:43.418] [bmv2] [D] [thread 31552] [191.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:17:43.418] [bmv2] [T] [thread 31552] [191.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:17:43.418] [bmv2] [T] [thread 31552] [191.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:17:43.418] [bmv2] [T] [thread 31552] [191.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:17:43.418] [bmv2] [D] [thread 31552] [191.0] [cxt 0] Pipeline 'ingress': end
[23:17:43.418] [bmv2] [D] [thread 31552] [191.0] [cxt 0] Egress port is 0
[23:17:43.419] [bmv2] [D] [thread 31553] [191.0] [cxt 0] Pipeline 'egress': start
[23:17:43.419] [bmv2] [D] [thread 31553] [191.0] [cxt 0] Pipeline 'egress': end
[23:17:43.419] [bmv2] [D] [thread 31553] [191.0] [cxt 0] Deparser 'deparser': start
[23:17:43.419] [bmv2] [D] [thread 31553] [191.0] [cxt 0] Updating checksum 'cksum'
[23:17:43.419] [bmv2] [D] [thread 31553] [191.0] [cxt 0] Deparsing header 'ethernet'
[23:17:43.419] [bmv2] [D] [thread 31553] [191.0] [cxt 0] Deparsing header 'ipv4'
[23:17:43.419] [bmv2] [D] [thread 31553] [191.0] [cxt 0] Deparser 'deparser': end
[23:17:43.419] [bmv2] [D] [thread 31557] [191.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:17:43.928] [bmv2] [D] [thread 31552] [192.0] [cxt 0] Processing packet received on port 3
[23:17:43.928] [bmv2] [D] [thread 31552] [192.0] [cxt 0] Parser 'parser': start
[23:17:43.928] [bmv2] [D] [thread 31552] [192.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:43.928] [bmv2] [D] [thread 31552] [192.0] [cxt 0] Extracting header 'ethernet'
[23:17:43.928] [bmv2] [D] [thread 31552] [192.0] [cxt 0] Parser state 'start': key is 0800
[23:17:43.928] [bmv2] [T] [thread 31552] [192.0] [cxt 0] Bytes parsed: 14
[23:17:43.928] [bmv2] [D] [thread 31552] [192.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:43.928] [bmv2] [D] [thread 31552] [192.0] [cxt 0] Extracting header 'ipv4'
[23:17:43.928] [bmv2] [D] [thread 31552] [192.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:43.928] [bmv2] [T] [thread 31552] [192.0] [cxt 0] Bytes parsed: 34
[23:17:43.928] [bmv2] [D] [thread 31552] [192.0] [cxt 0] Parser 'parser': end
[23:17:43.928] [bmv2] [D] [thread 31552] [192.0] [cxt 0] Pipeline 'ingress': start
[23:17:43.928] [bmv2] [T] [thread 31552] [192.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:43.928] [bmv2] [T] [thread 31552] [192.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:43.928] [bmv2] [D] [thread 31552] [192.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:43.928] [bmv2] [D] [thread 31552] [192.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:43.928] [bmv2] [D] [thread 31552] [192.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:43.928] [bmv2] [D] [thread 31552] [192.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:43.928] [bmv2] [T] [thread 31552] [192.0] [cxt 0] Action MyIngress.read_port
[23:17:43.928] [bmv2] [T] [thread 31552] [192.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:43.929] [bmv2] [T] [thread 31552] [192.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:43.929] [bmv2] [T] [thread 31552] [192.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:43.929] [bmv2] [T] [thread 31552] [192.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:43.929] [bmv2] [T] [thread 31552] [192.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:43.929] [bmv2] [T] [thread 31552] [192.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:43.929] [bmv2] [T] [thread 31552] [192.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:43.929] [bmv2] [D] [thread 31552] [192.0] [cxt 0] Looking up key:

[23:17:43.929] [bmv2] [D] [thread 31552] [192.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:43.929] [bmv2] [D] [thread 31552] [192.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:43.929] [bmv2] [T] [thread 31552] [192.0] [cxt 0] Action fast_reroute126
[23:17:43.929] [bmv2] [T] [thread 31552] [192.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:43.929] [bmv2] [T] [thread 31552] [192.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:43.929] [bmv2] [D] [thread 31552] [192.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:43.929] [bmv2] [D] [thread 31552] [192.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:43.929] [bmv2] [D] [thread 31552] [192.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:43.929] [bmv2] [D] [thread 31552] [192.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:43.929] [bmv2] [T] [thread 31552] [192.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:43.929] [bmv2] [T] [thread 31552] [192.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:43.929] [bmv2] [T] [thread 31552] [192.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:43.929] [bmv2] [T] [thread 31552] [192.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:43.929] [bmv2] [T] [thread 31552] [192.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:43.929] [bmv2] [D] [thread 31552] [192.0] [cxt 0] Looking up key:

[23:17:43.929] [bmv2] [D] [thread 31552] [192.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:43.929] [bmv2] [D] [thread 31552] [192.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:43.929] [bmv2] [T] [thread 31552] [192.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:43.929] [bmv2] [T] [thread 31552] [192.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:43.929] [bmv2] [T] [thread 31552] [192.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:17:43.929] [bmv2] [T] [thread 31552] [192.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:43.929] [bmv2] [T] [thread 31552] [192.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:43.929] [bmv2] [T] [thread 31552] [192.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:17:43.929] [bmv2] [T] [thread 31552] [192.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:43.929] [bmv2] [T] [thread 31552] [192.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:17:43.929] [bmv2] [T] [thread 31552] [192.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:43.929] [bmv2] [D] [thread 31552] [192.0] [cxt 0] Pipeline 'ingress': end
[23:17:43.929] [bmv2] [D] [thread 31552] [192.0] [cxt 0] Egress port is 4
[23:17:43.929] [bmv2] [D] [thread 31553] [192.0] [cxt 0] Pipeline 'egress': start
[23:17:43.929] [bmv2] [D] [thread 31553] [192.0] [cxt 0] Pipeline 'egress': end
[23:17:43.929] [bmv2] [D] [thread 31553] [192.0] [cxt 0] Deparser 'deparser': start
[23:17:43.929] [bmv2] [D] [thread 31553] [192.0] [cxt 0] Updating checksum 'cksum'
[23:17:43.930] [bmv2] [D] [thread 31553] [192.0] [cxt 0] Deparsing header 'ethernet'
[23:17:43.930] [bmv2] [D] [thread 31553] [192.0] [cxt 0] Deparsing header 'ipv4'
[23:17:43.930] [bmv2] [D] [thread 31553] [192.0] [cxt 0] Deparser 'deparser': end
[23:17:43.930] [bmv2] [D] [thread 31557] [192.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:44.464] [bmv2] [D] [thread 31552] [193.0] [cxt 0] Processing packet received on port 3
[23:17:44.464] [bmv2] [D] [thread 31552] [193.0] [cxt 0] Parser 'parser': start
[23:17:44.464] [bmv2] [D] [thread 31552] [193.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:44.464] [bmv2] [D] [thread 31552] [193.0] [cxt 0] Extracting header 'ethernet'
[23:17:44.464] [bmv2] [D] [thread 31552] [193.0] [cxt 0] Parser state 'start': key is 0800
[23:17:44.464] [bmv2] [T] [thread 31552] [193.0] [cxt 0] Bytes parsed: 14
[23:17:44.464] [bmv2] [D] [thread 31552] [193.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:44.464] [bmv2] [D] [thread 31552] [193.0] [cxt 0] Extracting header 'ipv4'
[23:17:44.464] [bmv2] [D] [thread 31552] [193.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:44.464] [bmv2] [T] [thread 31552] [193.0] [cxt 0] Bytes parsed: 34
[23:17:44.464] [bmv2] [D] [thread 31552] [193.0] [cxt 0] Parser 'parser': end
[23:17:44.464] [bmv2] [D] [thread 31552] [193.0] [cxt 0] Pipeline 'ingress': start
[23:17:44.464] [bmv2] [T] [thread 31552] [193.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:44.464] [bmv2] [T] [thread 31552] [193.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:44.464] [bmv2] [D] [thread 31552] [193.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:44.465] [bmv2] [D] [thread 31552] [193.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:44.465] [bmv2] [D] [thread 31552] [193.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:44.465] [bmv2] [D] [thread 31552] [193.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:44.465] [bmv2] [T] [thread 31552] [193.0] [cxt 0] Action MyIngress.read_port
[23:17:44.465] [bmv2] [T] [thread 31552] [193.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:44.465] [bmv2] [T] [thread 31552] [193.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:44.465] [bmv2] [T] [thread 31552] [193.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:44.465] [bmv2] [T] [thread 31552] [193.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:44.465] [bmv2] [T] [thread 31552] [193.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:44.465] [bmv2] [T] [thread 31552] [193.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:44.465] [bmv2] [T] [thread 31552] [193.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:44.465] [bmv2] [D] [thread 31552] [193.0] [cxt 0] Looking up key:

[23:17:44.465] [bmv2] [D] [thread 31552] [193.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:44.465] [bmv2] [D] [thread 31552] [193.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:44.465] [bmv2] [T] [thread 31552] [193.0] [cxt 0] Action fast_reroute126
[23:17:44.465] [bmv2] [T] [thread 31552] [193.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:44.465] [bmv2] [T] [thread 31552] [193.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:44.465] [bmv2] [D] [thread 31552] [193.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:44.465] [bmv2] [D] [thread 31552] [193.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:44.465] [bmv2] [D] [thread 31552] [193.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:44.465] [bmv2] [D] [thread 31552] [193.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:44.465] [bmv2] [T] [thread 31552] [193.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:44.465] [bmv2] [T] [thread 31552] [193.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:44.465] [bmv2] [T] [thread 31552] [193.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:44.465] [bmv2] [T] [thread 31552] [193.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:44.465] [bmv2] [T] [thread 31552] [193.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:44.465] [bmv2] [D] [thread 31552] [193.0] [cxt 0] Looking up key:

[23:17:44.465] [bmv2] [D] [thread 31552] [193.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:44.465] [bmv2] [D] [thread 31552] [193.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:44.465] [bmv2] [T] [thread 31552] [193.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:44.465] [bmv2] [T] [thread 31552] [193.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:44.465] [bmv2] [T] [thread 31552] [193.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:17:44.465] [bmv2] [T] [thread 31552] [193.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:44.465] [bmv2] [T] [thread 31552] [193.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:44.465] [bmv2] [T] [thread 31552] [193.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:17:44.465] [bmv2] [T] [thread 31552] [193.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:44.465] [bmv2] [T] [thread 31552] [193.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:17:44.466] [bmv2] [T] [thread 31552] [193.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:44.466] [bmv2] [D] [thread 31552] [193.0] [cxt 0] Pipeline 'ingress': end
[23:17:44.466] [bmv2] [D] [thread 31552] [193.0] [cxt 0] Egress port is 4
[23:17:44.466] [bmv2] [D] [thread 31553] [193.0] [cxt 0] Pipeline 'egress': start
[23:17:44.466] [bmv2] [D] [thread 31553] [193.0] [cxt 0] Pipeline 'egress': end
[23:17:44.466] [bmv2] [D] [thread 31553] [193.0] [cxt 0] Deparser 'deparser': start
[23:17:44.466] [bmv2] [D] [thread 31553] [193.0] [cxt 0] Updating checksum 'cksum'
[23:17:44.466] [bmv2] [D] [thread 31553] [193.0] [cxt 0] Deparsing header 'ethernet'
[23:17:44.466] [bmv2] [D] [thread 31553] [193.0] [cxt 0] Deparsing header 'ipv4'
[23:17:44.466] [bmv2] [D] [thread 31553] [193.0] [cxt 0] Deparser 'deparser': end
[23:17:44.466] [bmv2] [D] [thread 31557] [193.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:46.067] [bmv2] [D] [thread 31552] [194.0] [cxt 0] Processing packet received on port 3
[23:17:46.067] [bmv2] [D] [thread 31552] [194.0] [cxt 0] Parser 'parser': start
[23:17:46.067] [bmv2] [D] [thread 31552] [194.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:46.067] [bmv2] [D] [thread 31552] [194.0] [cxt 0] Extracting header 'ethernet'
[23:17:46.068] [bmv2] [D] [thread 31552] [194.0] [cxt 0] Parser state 'start': key is 0800
[23:17:46.068] [bmv2] [T] [thread 31552] [194.0] [cxt 0] Bytes parsed: 14
[23:17:46.068] [bmv2] [D] [thread 31552] [194.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:46.068] [bmv2] [D] [thread 31552] [194.0] [cxt 0] Extracting header 'ipv4'
[23:17:46.068] [bmv2] [D] [thread 31552] [194.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:46.068] [bmv2] [T] [thread 31552] [194.0] [cxt 0] Bytes parsed: 34
[23:17:46.068] [bmv2] [D] [thread 31552] [194.0] [cxt 0] Parser 'parser': end
[23:17:46.068] [bmv2] [D] [thread 31552] [194.0] [cxt 0] Pipeline 'ingress': start
[23:17:46.068] [bmv2] [T] [thread 31552] [194.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:46.068] [bmv2] [T] [thread 31552] [194.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:46.068] [bmv2] [D] [thread 31552] [194.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:46.068] [bmv2] [D] [thread 31552] [194.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:46.068] [bmv2] [D] [thread 31552] [194.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:46.068] [bmv2] [D] [thread 31552] [194.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:46.068] [bmv2] [T] [thread 31552] [194.0] [cxt 0] Action MyIngress.read_port
[23:17:46.068] [bmv2] [T] [thread 31552] [194.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:46.068] [bmv2] [T] [thread 31552] [194.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:46.068] [bmv2] [T] [thread 31552] [194.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:46.068] [bmv2] [T] [thread 31552] [194.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:46.068] [bmv2] [T] [thread 31552] [194.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:46.068] [bmv2] [T] [thread 31552] [194.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:46.068] [bmv2] [T] [thread 31552] [194.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:46.068] [bmv2] [D] [thread 31552] [194.0] [cxt 0] Looking up key:

[23:17:46.068] [bmv2] [D] [thread 31552] [194.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:46.068] [bmv2] [D] [thread 31552] [194.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:46.068] [bmv2] [T] [thread 31552] [194.0] [cxt 0] Action fast_reroute126
[23:17:46.068] [bmv2] [T] [thread 31552] [194.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:46.068] [bmv2] [T] [thread 31552] [194.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:46.068] [bmv2] [D] [thread 31552] [194.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:46.068] [bmv2] [D] [thread 31552] [194.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:46.068] [bmv2] [D] [thread 31552] [194.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:46.068] [bmv2] [D] [thread 31552] [194.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:46.068] [bmv2] [T] [thread 31552] [194.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:46.068] [bmv2] [T] [thread 31552] [194.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:46.068] [bmv2] [T] [thread 31552] [194.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:46.068] [bmv2] [T] [thread 31552] [194.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:46.068] [bmv2] [T] [thread 31552] [194.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:46.068] [bmv2] [D] [thread 31552] [194.0] [cxt 0] Looking up key:

[23:17:46.068] [bmv2] [D] [thread 31552] [194.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:46.068] [bmv2] [D] [thread 31552] [194.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:46.068] [bmv2] [T] [thread 31552] [194.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:46.068] [bmv2] [T] [thread 31552] [194.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:46.068] [bmv2] [T] [thread 31552] [194.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:17:46.069] [bmv2] [T] [thread 31552] [194.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:46.069] [bmv2] [T] [thread 31552] [194.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:46.069] [bmv2] [T] [thread 31552] [194.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:17:46.069] [bmv2] [T] [thread 31552] [194.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:46.069] [bmv2] [T] [thread 31552] [194.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:17:46.069] [bmv2] [T] [thread 31552] [194.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:46.069] [bmv2] [D] [thread 31552] [194.0] [cxt 0] Pipeline 'ingress': end
[23:17:46.069] [bmv2] [D] [thread 31552] [194.0] [cxt 0] Egress port is 4
[23:17:46.069] [bmv2] [D] [thread 31553] [194.0] [cxt 0] Pipeline 'egress': start
[23:17:46.069] [bmv2] [D] [thread 31553] [194.0] [cxt 0] Pipeline 'egress': end
[23:17:46.069] [bmv2] [D] [thread 31553] [194.0] [cxt 0] Deparser 'deparser': start
[23:17:46.069] [bmv2] [D] [thread 31553] [194.0] [cxt 0] Updating checksum 'cksum'
[23:17:46.069] [bmv2] [D] [thread 31553] [194.0] [cxt 0] Deparsing header 'ethernet'
[23:17:46.069] [bmv2] [D] [thread 31553] [194.0] [cxt 0] Deparsing header 'ipv4'
[23:17:46.069] [bmv2] [D] [thread 31553] [194.0] [cxt 0] Deparser 'deparser': end
[23:17:46.069] [bmv2] [D] [thread 31557] [194.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:47.135] [bmv2] [D] [thread 31552] [195.0] [cxt 0] Processing packet received on port 3
[23:17:47.136] [bmv2] [D] [thread 31552] [195.0] [cxt 0] Parser 'parser': start
[23:17:47.136] [bmv2] [D] [thread 31552] [195.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:47.136] [bmv2] [D] [thread 31552] [195.0] [cxt 0] Extracting header 'ethernet'
[23:17:47.136] [bmv2] [D] [thread 31552] [195.0] [cxt 0] Parser state 'start': key is 0800
[23:17:47.136] [bmv2] [T] [thread 31552] [195.0] [cxt 0] Bytes parsed: 14
[23:17:47.136] [bmv2] [D] [thread 31552] [195.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:47.136] [bmv2] [D] [thread 31552] [195.0] [cxt 0] Extracting header 'ipv4'
[23:17:47.136] [bmv2] [D] [thread 31552] [195.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:47.136] [bmv2] [T] [thread 31552] [195.0] [cxt 0] Bytes parsed: 34
[23:17:47.136] [bmv2] [D] [thread 31552] [195.0] [cxt 0] Parser 'parser': end
[23:17:47.136] [bmv2] [D] [thread 31552] [195.0] [cxt 0] Pipeline 'ingress': start
[23:17:47.136] [bmv2] [T] [thread 31552] [195.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:47.136] [bmv2] [T] [thread 31552] [195.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:47.136] [bmv2] [D] [thread 31552] [195.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:47.136] [bmv2] [D] [thread 31552] [195.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:47.136] [bmv2] [D] [thread 31552] [195.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:47.136] [bmv2] [D] [thread 31552] [195.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:47.136] [bmv2] [T] [thread 31552] [195.0] [cxt 0] Action MyIngress.read_port
[23:17:47.136] [bmv2] [T] [thread 31552] [195.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:47.136] [bmv2] [T] [thread 31552] [195.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:47.136] [bmv2] [T] [thread 31552] [195.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:47.136] [bmv2] [T] [thread 31552] [195.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:47.136] [bmv2] [T] [thread 31552] [195.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:47.136] [bmv2] [T] [thread 31552] [195.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:47.136] [bmv2] [T] [thread 31552] [195.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:47.136] [bmv2] [D] [thread 31552] [195.0] [cxt 0] Looking up key:

[23:17:47.136] [bmv2] [D] [thread 31552] [195.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:47.136] [bmv2] [D] [thread 31552] [195.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:47.136] [bmv2] [T] [thread 31552] [195.0] [cxt 0] Action fast_reroute126
[23:17:47.136] [bmv2] [T] [thread 31552] [195.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:47.136] [bmv2] [T] [thread 31552] [195.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:47.136] [bmv2] [D] [thread 31552] [195.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:47.136] [bmv2] [D] [thread 31552] [195.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:47.136] [bmv2] [D] [thread 31552] [195.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:47.136] [bmv2] [D] [thread 31552] [195.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:47.136] [bmv2] [T] [thread 31552] [195.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:47.136] [bmv2] [T] [thread 31552] [195.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:47.136] [bmv2] [T] [thread 31552] [195.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:47.136] [bmv2] [T] [thread 31552] [195.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:47.136] [bmv2] [T] [thread 31552] [195.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:47.136] [bmv2] [D] [thread 31552] [195.0] [cxt 0] Looking up key:

[23:17:47.136] [bmv2] [D] [thread 31552] [195.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:47.136] [bmv2] [D] [thread 31552] [195.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:47.137] [bmv2] [T] [thread 31552] [195.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:47.137] [bmv2] [T] [thread 31552] [195.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:47.137] [bmv2] [T] [thread 31552] [195.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:17:47.137] [bmv2] [T] [thread 31552] [195.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:47.137] [bmv2] [T] [thread 31552] [195.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:47.137] [bmv2] [T] [thread 31552] [195.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:17:47.137] [bmv2] [T] [thread 31552] [195.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:47.137] [bmv2] [T] [thread 31552] [195.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:17:47.137] [bmv2] [T] [thread 31552] [195.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:47.137] [bmv2] [D] [thread 31552] [195.0] [cxt 0] Pipeline 'ingress': end
[23:17:47.137] [bmv2] [D] [thread 31552] [195.0] [cxt 0] Egress port is 4
[23:17:47.137] [bmv2] [D] [thread 31553] [195.0] [cxt 0] Pipeline 'egress': start
[23:17:47.137] [bmv2] [D] [thread 31553] [195.0] [cxt 0] Pipeline 'egress': end
[23:17:47.137] [bmv2] [D] [thread 31553] [195.0] [cxt 0] Deparser 'deparser': start
[23:17:47.137] [bmv2] [D] [thread 31553] [195.0] [cxt 0] Updating checksum 'cksum'
[23:17:47.137] [bmv2] [D] [thread 31553] [195.0] [cxt 0] Deparsing header 'ethernet'
[23:17:47.137] [bmv2] [D] [thread 31553] [195.0] [cxt 0] Deparsing header 'ipv4'
[23:17:47.137] [bmv2] [D] [thread 31553] [195.0] [cxt 0] Deparser 'deparser': end
[23:17:47.137] [bmv2] [D] [thread 31557] [195.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:47.146] [bmv2] [D] [thread 31552] [196.0] [cxt 0] Processing packet received on port 3
[23:17:47.146] [bmv2] [D] [thread 31552] [196.0] [cxt 0] Parser 'parser': start
[23:17:47.146] [bmv2] [D] [thread 31552] [196.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:47.146] [bmv2] [D] [thread 31552] [196.0] [cxt 0] Extracting header 'ethernet'
[23:17:47.146] [bmv2] [D] [thread 31552] [196.0] [cxt 0] Parser state 'start': key is 0800
[23:17:47.146] [bmv2] [T] [thread 31552] [196.0] [cxt 0] Bytes parsed: 14
[23:17:47.146] [bmv2] [D] [thread 31552] [196.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:47.146] [bmv2] [D] [thread 31552] [196.0] [cxt 0] Extracting header 'ipv4'
[23:17:47.146] [bmv2] [D] [thread 31552] [196.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:47.146] [bmv2] [T] [thread 31552] [196.0] [cxt 0] Bytes parsed: 34
[23:17:47.146] [bmv2] [D] [thread 31552] [196.0] [cxt 0] Parser 'parser': end
[23:17:47.146] [bmv2] [D] [thread 31552] [196.0] [cxt 0] Pipeline 'ingress': start
[23:17:47.146] [bmv2] [T] [thread 31552] [196.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:47.146] [bmv2] [T] [thread 31552] [196.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:47.146] [bmv2] [D] [thread 31552] [196.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:47.146] [bmv2] [D] [thread 31552] [196.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:47.146] [bmv2] [D] [thread 31552] [196.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:47.146] [bmv2] [D] [thread 31552] [196.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:47.147] [bmv2] [T] [thread 31552] [196.0] [cxt 0] Action MyIngress.read_port
[23:17:47.147] [bmv2] [T] [thread 31552] [196.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:47.147] [bmv2] [T] [thread 31552] [196.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:47.147] [bmv2] [T] [thread 31552] [196.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:47.147] [bmv2] [T] [thread 31552] [196.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:47.147] [bmv2] [T] [thread 31552] [196.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:47.147] [bmv2] [T] [thread 31552] [196.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:47.147] [bmv2] [T] [thread 31552] [196.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:47.147] [bmv2] [D] [thread 31552] [196.0] [cxt 0] Looking up key:

[23:17:47.147] [bmv2] [D] [thread 31552] [196.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:47.147] [bmv2] [D] [thread 31552] [196.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:47.147] [bmv2] [T] [thread 31552] [196.0] [cxt 0] Action fast_reroute126
[23:17:47.147] [bmv2] [T] [thread 31552] [196.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:47.147] [bmv2] [T] [thread 31552] [196.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:47.147] [bmv2] [D] [thread 31552] [196.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:47.147] [bmv2] [D] [thread 31552] [196.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:47.147] [bmv2] [D] [thread 31552] [196.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:47.147] [bmv2] [D] [thread 31552] [196.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:47.147] [bmv2] [T] [thread 31552] [196.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:47.147] [bmv2] [T] [thread 31552] [196.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:47.147] [bmv2] [T] [thread 31552] [196.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:47.147] [bmv2] [T] [thread 31552] [196.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:47.147] [bmv2] [T] [thread 31552] [196.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:47.147] [bmv2] [D] [thread 31552] [196.0] [cxt 0] Looking up key:

[23:17:47.147] [bmv2] [D] [thread 31552] [196.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:47.147] [bmv2] [D] [thread 31552] [196.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:47.147] [bmv2] [T] [thread 31552] [196.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:47.147] [bmv2] [T] [thread 31552] [196.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:47.147] [bmv2] [T] [thread 31552] [196.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:17:47.147] [bmv2] [T] [thread 31552] [196.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:47.147] [bmv2] [T] [thread 31552] [196.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:47.147] [bmv2] [T] [thread 31552] [196.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:17:47.147] [bmv2] [T] [thread 31552] [196.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:47.147] [bmv2] [T] [thread 31552] [196.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:17:47.147] [bmv2] [T] [thread 31552] [196.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:47.147] [bmv2] [D] [thread 31552] [196.0] [cxt 0] Pipeline 'ingress': end
[23:17:47.147] [bmv2] [D] [thread 31552] [196.0] [cxt 0] Egress port is 4
[23:17:47.147] [bmv2] [D] [thread 31553] [196.0] [cxt 0] Pipeline 'egress': start
[23:17:47.147] [bmv2] [D] [thread 31553] [196.0] [cxt 0] Pipeline 'egress': end
[23:17:47.147] [bmv2] [D] [thread 31553] [196.0] [cxt 0] Deparser 'deparser': start
[23:17:47.147] [bmv2] [D] [thread 31553] [196.0] [cxt 0] Updating checksum 'cksum'
[23:17:47.148] [bmv2] [D] [thread 31553] [196.0] [cxt 0] Deparsing header 'ethernet'
[23:17:47.148] [bmv2] [D] [thread 31553] [196.0] [cxt 0] Deparsing header 'ipv4'
[23:17:47.148] [bmv2] [D] [thread 31553] [196.0] [cxt 0] Deparser 'deparser': end
[23:17:47.148] [bmv2] [D] [thread 31557] [196.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:47.672] [bmv2] [D] [thread 31552] [197.0] [cxt 0] Processing packet received on port 3
[23:17:47.672] [bmv2] [D] [thread 31552] [197.0] [cxt 0] Parser 'parser': start
[23:17:47.672] [bmv2] [D] [thread 31552] [197.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:47.672] [bmv2] [D] [thread 31552] [197.0] [cxt 0] Extracting header 'ethernet'
[23:17:47.672] [bmv2] [D] [thread 31552] [197.0] [cxt 0] Parser state 'start': key is 0800
[23:17:47.672] [bmv2] [T] [thread 31552] [197.0] [cxt 0] Bytes parsed: 14
[23:17:47.672] [bmv2] [D] [thread 31552] [197.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:47.672] [bmv2] [D] [thread 31552] [197.0] [cxt 0] Extracting header 'ipv4'
[23:17:47.672] [bmv2] [D] [thread 31552] [197.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:47.672] [bmv2] [T] [thread 31552] [197.0] [cxt 0] Bytes parsed: 34
[23:17:47.672] [bmv2] [D] [thread 31552] [197.0] [cxt 0] Parser 'parser': end
[23:17:47.672] [bmv2] [D] [thread 31552] [197.0] [cxt 0] Pipeline 'ingress': start
[23:17:47.673] [bmv2] [T] [thread 31552] [197.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:47.673] [bmv2] [T] [thread 31552] [197.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:47.673] [bmv2] [D] [thread 31552] [197.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:47.673] [bmv2] [D] [thread 31552] [197.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:47.673] [bmv2] [D] [thread 31552] [197.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:47.673] [bmv2] [D] [thread 31552] [197.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:47.673] [bmv2] [T] [thread 31552] [197.0] [cxt 0] Action MyIngress.read_port
[23:17:47.673] [bmv2] [T] [thread 31552] [197.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:47.673] [bmv2] [T] [thread 31552] [197.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:47.673] [bmv2] [T] [thread 31552] [197.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:47.673] [bmv2] [T] [thread 31552] [197.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:47.673] [bmv2] [T] [thread 31552] [197.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:47.673] [bmv2] [T] [thread 31552] [197.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:47.673] [bmv2] [T] [thread 31552] [197.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:47.673] [bmv2] [D] [thread 31552] [197.0] [cxt 0] Looking up key:

[23:17:47.673] [bmv2] [D] [thread 31552] [197.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:47.673] [bmv2] [D] [thread 31552] [197.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:47.673] [bmv2] [T] [thread 31552] [197.0] [cxt 0] Action fast_reroute126
[23:17:47.673] [bmv2] [T] [thread 31552] [197.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:47.673] [bmv2] [T] [thread 31552] [197.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:47.673] [bmv2] [D] [thread 31552] [197.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:47.673] [bmv2] [D] [thread 31552] [197.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:47.673] [bmv2] [D] [thread 31552] [197.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:47.673] [bmv2] [D] [thread 31552] [197.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:47.673] [bmv2] [T] [thread 31552] [197.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:47.673] [bmv2] [T] [thread 31552] [197.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:47.673] [bmv2] [T] [thread 31552] [197.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:47.673] [bmv2] [T] [thread 31552] [197.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:47.673] [bmv2] [T] [thread 31552] [197.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:47.673] [bmv2] [D] [thread 31552] [197.0] [cxt 0] Looking up key:

[23:17:47.673] [bmv2] [D] [thread 31552] [197.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:47.673] [bmv2] [D] [thread 31552] [197.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:47.673] [bmv2] [T] [thread 31552] [197.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:47.673] [bmv2] [T] [thread 31552] [197.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:47.673] [bmv2] [T] [thread 31552] [197.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:17:47.673] [bmv2] [T] [thread 31552] [197.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:47.673] [bmv2] [T] [thread 31552] [197.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:47.673] [bmv2] [T] [thread 31552] [197.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:17:47.673] [bmv2] [T] [thread 31552] [197.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:47.674] [bmv2] [T] [thread 31552] [197.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:17:47.674] [bmv2] [T] [thread 31552] [197.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:47.674] [bmv2] [D] [thread 31552] [197.0] [cxt 0] Pipeline 'ingress': end
[23:17:47.674] [bmv2] [D] [thread 31552] [197.0] [cxt 0] Egress port is 4
[23:17:47.674] [bmv2] [D] [thread 31553] [197.0] [cxt 0] Pipeline 'egress': start
[23:17:47.674] [bmv2] [D] [thread 31553] [197.0] [cxt 0] Pipeline 'egress': end
[23:17:47.674] [bmv2] [D] [thread 31553] [197.0] [cxt 0] Deparser 'deparser': start
[23:17:47.674] [bmv2] [D] [thread 31553] [197.0] [cxt 0] Updating checksum 'cksum'
[23:17:47.674] [bmv2] [D] [thread 31553] [197.0] [cxt 0] Deparsing header 'ethernet'
[23:17:47.674] [bmv2] [D] [thread 31553] [197.0] [cxt 0] Deparsing header 'ipv4'
[23:17:47.674] [bmv2] [D] [thread 31553] [197.0] [cxt 0] Deparser 'deparser': end
[23:17:47.674] [bmv2] [D] [thread 31557] [197.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:48.212] [bmv2] [D] [thread 31552] [198.0] [cxt 0] Processing packet received on port 3
[23:17:48.212] [bmv2] [D] [thread 31552] [198.0] [cxt 0] Parser 'parser': start
[23:17:48.212] [bmv2] [D] [thread 31552] [198.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:48.212] [bmv2] [D] [thread 31552] [198.0] [cxt 0] Extracting header 'ethernet'
[23:17:48.212] [bmv2] [D] [thread 31552] [198.0] [cxt 0] Parser state 'start': key is 0800
[23:17:48.212] [bmv2] [T] [thread 31552] [198.0] [cxt 0] Bytes parsed: 14
[23:17:48.212] [bmv2] [D] [thread 31552] [198.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:48.212] [bmv2] [D] [thread 31552] [198.0] [cxt 0] Extracting header 'ipv4'
[23:17:48.212] [bmv2] [D] [thread 31552] [198.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:48.212] [bmv2] [T] [thread 31552] [198.0] [cxt 0] Bytes parsed: 34
[23:17:48.212] [bmv2] [D] [thread 31552] [198.0] [cxt 0] Parser 'parser': end
[23:17:48.212] [bmv2] [D] [thread 31552] [198.0] [cxt 0] Pipeline 'ingress': start
[23:17:48.212] [bmv2] [T] [thread 31552] [198.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:48.212] [bmv2] [T] [thread 31552] [198.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:48.212] [bmv2] [D] [thread 31552] [198.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:48.212] [bmv2] [D] [thread 31552] [198.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:48.212] [bmv2] [D] [thread 31552] [198.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:48.212] [bmv2] [D] [thread 31552] [198.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:48.212] [bmv2] [T] [thread 31552] [198.0] [cxt 0] Action MyIngress.read_port
[23:17:48.212] [bmv2] [T] [thread 31552] [198.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:48.212] [bmv2] [T] [thread 31552] [198.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:48.212] [bmv2] [T] [thread 31552] [198.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:48.212] [bmv2] [T] [thread 31552] [198.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:48.212] [bmv2] [T] [thread 31552] [198.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:48.212] [bmv2] [T] [thread 31552] [198.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:48.212] [bmv2] [T] [thread 31552] [198.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:48.212] [bmv2] [D] [thread 31552] [198.0] [cxt 0] Looking up key:

[23:17:48.212] [bmv2] [D] [thread 31552] [198.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:48.212] [bmv2] [D] [thread 31552] [198.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:48.212] [bmv2] [T] [thread 31552] [198.0] [cxt 0] Action fast_reroute126
[23:17:48.212] [bmv2] [T] [thread 31552] [198.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:48.212] [bmv2] [T] [thread 31552] [198.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:48.212] [bmv2] [D] [thread 31552] [198.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:48.212] [bmv2] [D] [thread 31552] [198.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:48.212] [bmv2] [D] [thread 31552] [198.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:48.213] [bmv2] [D] [thread 31552] [198.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:48.213] [bmv2] [T] [thread 31552] [198.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:48.213] [bmv2] [T] [thread 31552] [198.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:48.213] [bmv2] [T] [thread 31552] [198.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:48.213] [bmv2] [T] [thread 31552] [198.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:48.213] [bmv2] [T] [thread 31552] [198.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:48.213] [bmv2] [D] [thread 31552] [198.0] [cxt 0] Looking up key:

[23:17:48.213] [bmv2] [D] [thread 31552] [198.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:48.213] [bmv2] [D] [thread 31552] [198.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:48.213] [bmv2] [T] [thread 31552] [198.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:48.213] [bmv2] [T] [thread 31552] [198.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:48.213] [bmv2] [T] [thread 31552] [198.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:17:48.213] [bmv2] [T] [thread 31552] [198.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:48.213] [bmv2] [T] [thread 31552] [198.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:48.213] [bmv2] [T] [thread 31552] [198.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:17:48.213] [bmv2] [T] [thread 31552] [198.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:48.213] [bmv2] [T] [thread 31552] [198.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:17:48.213] [bmv2] [T] [thread 31552] [198.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:17:48.213] [bmv2] [T] [thread 31552] [198.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:17:48.213] [bmv2] [D] [thread 31552] [198.0] [cxt 0] Looking up key:

[23:17:48.213] [bmv2] [D] [thread 31552] [198.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:17:48.213] [bmv2] [D] [thread 31552] [198.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:17:48.213] [bmv2] [T] [thread 31552] [198.0] [cxt 0] Action MyIngress.read_depot_port
[23:17:48.213] [bmv2] [T] [thread 31552] [198.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:17:48.213] [bmv2] [T] [thread 31552] [198.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:17:48.213] [bmv2] [T] [thread 31552] [198.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:17:48.213] [bmv2] [D] [thread 31552] [198.0] [cxt 0] Looking up key:

[23:17:48.213] [bmv2] [D] [thread 31552] [198.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:17:48.213] [bmv2] [D] [thread 31552] [198.0] [cxt 0] Action entry is fast_reroute133 - 
[23:17:48.213] [bmv2] [T] [thread 31552] [198.0] [cxt 0] Action fast_reroute133
[23:17:48.213] [bmv2] [T] [thread 31552] [198.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:17:48.213] [bmv2] [T] [thread 31552] [198.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:17:48.213] [bmv2] [D] [thread 31552] [198.0] [cxt 0] Looking up key:

[23:17:48.213] [bmv2] [D] [thread 31552] [198.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:17:48.213] [bmv2] [D] [thread 31552] [198.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:17:48.213] [bmv2] [T] [thread 31552] [198.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:17:48.213] [bmv2] [T] [thread 31552] [198.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:17:48.213] [bmv2] [T] [thread 31552] [198.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:17:48.213] [bmv2] [D] [thread 31552] [198.0] [cxt 0] Pipeline 'ingress': end
[23:17:48.213] [bmv2] [D] [thread 31552] [198.0] [cxt 0] Egress port is 0
[23:17:48.213] [bmv2] [D] [thread 31553] [198.0] [cxt 0] Pipeline 'egress': start
[23:17:48.213] [bmv2] [D] [thread 31553] [198.0] [cxt 0] Pipeline 'egress': end
[23:17:48.213] [bmv2] [D] [thread 31553] [198.0] [cxt 0] Deparser 'deparser': start
[23:17:48.214] [bmv2] [D] [thread 31553] [198.0] [cxt 0] Updating checksum 'cksum'
[23:17:48.214] [bmv2] [D] [thread 31553] [198.0] [cxt 0] Deparsing header 'ethernet'
[23:17:48.214] [bmv2] [D] [thread 31553] [198.0] [cxt 0] Deparsing header 'ipv4'
[23:17:48.214] [bmv2] [D] [thread 31553] [198.0] [cxt 0] Deparser 'deparser': end
[23:17:48.214] [bmv2] [D] [thread 31557] [198.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:17:49.812] [bmv2] [D] [thread 31552] [199.0] [cxt 0] Processing packet received on port 3
[23:17:49.812] [bmv2] [D] [thread 31552] [199.0] [cxt 0] Parser 'parser': start
[23:17:49.812] [bmv2] [D] [thread 31552] [199.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:49.812] [bmv2] [D] [thread 31552] [199.0] [cxt 0] Extracting header 'ethernet'
[23:17:49.812] [bmv2] [D] [thread 31552] [199.0] [cxt 0] Parser state 'start': key is 0800
[23:17:49.812] [bmv2] [T] [thread 31552] [199.0] [cxt 0] Bytes parsed: 14
[23:17:49.812] [bmv2] [D] [thread 31552] [199.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:49.812] [bmv2] [D] [thread 31552] [199.0] [cxt 0] Extracting header 'ipv4'
[23:17:49.812] [bmv2] [D] [thread 31552] [199.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:49.812] [bmv2] [T] [thread 31552] [199.0] [cxt 0] Bytes parsed: 34
[23:17:49.812] [bmv2] [D] [thread 31552] [199.0] [cxt 0] Parser 'parser': end
[23:17:49.812] [bmv2] [D] [thread 31552] [199.0] [cxt 0] Pipeline 'ingress': start
[23:17:49.812] [bmv2] [T] [thread 31552] [199.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:49.812] [bmv2] [T] [thread 31552] [199.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:49.812] [bmv2] [D] [thread 31552] [199.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:49.812] [bmv2] [D] [thread 31552] [199.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:49.812] [bmv2] [D] [thread 31552] [199.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:49.812] [bmv2] [D] [thread 31552] [199.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:49.812] [bmv2] [T] [thread 31552] [199.0] [cxt 0] Action MyIngress.read_port
[23:17:49.812] [bmv2] [T] [thread 31552] [199.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:49.812] [bmv2] [T] [thread 31552] [199.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:49.813] [bmv2] [T] [thread 31552] [199.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:49.813] [bmv2] [T] [thread 31552] [199.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:49.813] [bmv2] [T] [thread 31552] [199.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:49.813] [bmv2] [T] [thread 31552] [199.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:49.813] [bmv2] [T] [thread 31552] [199.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:49.813] [bmv2] [D] [thread 31552] [199.0] [cxt 0] Looking up key:

[23:17:49.813] [bmv2] [D] [thread 31552] [199.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:49.813] [bmv2] [D] [thread 31552] [199.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:49.813] [bmv2] [T] [thread 31552] [199.0] [cxt 0] Action fast_reroute126
[23:17:49.813] [bmv2] [T] [thread 31552] [199.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:49.813] [bmv2] [T] [thread 31552] [199.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:49.813] [bmv2] [D] [thread 31552] [199.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:49.813] [bmv2] [D] [thread 31552] [199.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:49.813] [bmv2] [D] [thread 31552] [199.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:49.813] [bmv2] [D] [thread 31552] [199.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:49.813] [bmv2] [T] [thread 31552] [199.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:49.813] [bmv2] [T] [thread 31552] [199.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:49.813] [bmv2] [T] [thread 31552] [199.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:49.813] [bmv2] [T] [thread 31552] [199.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:49.813] [bmv2] [T] [thread 31552] [199.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:49.813] [bmv2] [D] [thread 31552] [199.0] [cxt 0] Looking up key:

[23:17:49.813] [bmv2] [D] [thread 31552] [199.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:49.813] [bmv2] [D] [thread 31552] [199.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:49.813] [bmv2] [T] [thread 31552] [199.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:49.813] [bmv2] [T] [thread 31552] [199.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:49.813] [bmv2] [T] [thread 31552] [199.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:17:49.813] [bmv2] [T] [thread 31552] [199.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:49.813] [bmv2] [T] [thread 31552] [199.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:49.813] [bmv2] [T] [thread 31552] [199.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:17:49.813] [bmv2] [T] [thread 31552] [199.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:49.813] [bmv2] [T] [thread 31552] [199.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:17:49.813] [bmv2] [T] [thread 31552] [199.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:49.813] [bmv2] [D] [thread 31552] [199.0] [cxt 0] Pipeline 'ingress': end
[23:17:49.813] [bmv2] [D] [thread 31552] [199.0] [cxt 0] Egress port is 4
[23:17:49.813] [bmv2] [D] [thread 31553] [199.0] [cxt 0] Pipeline 'egress': start
[23:17:49.813] [bmv2] [D] [thread 31553] [199.0] [cxt 0] Pipeline 'egress': end
[23:17:49.813] [bmv2] [D] [thread 31553] [199.0] [cxt 0] Deparser 'deparser': start
[23:17:49.813] [bmv2] [D] [thread 31553] [199.0] [cxt 0] Updating checksum 'cksum'
[23:17:49.814] [bmv2] [D] [thread 31553] [199.0] [cxt 0] Deparsing header 'ethernet'
[23:17:49.814] [bmv2] [D] [thread 31553] [199.0] [cxt 0] Deparsing header 'ipv4'
[23:17:49.814] [bmv2] [D] [thread 31553] [199.0] [cxt 0] Deparser 'deparser': end
[23:17:49.814] [bmv2] [D] [thread 31557] [199.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:49.823] [bmv2] [D] [thread 31552] [200.0] [cxt 0] Processing packet received on port 3
[23:17:49.823] [bmv2] [D] [thread 31552] [200.0] [cxt 0] Parser 'parser': start
[23:17:49.823] [bmv2] [D] [thread 31552] [200.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:49.823] [bmv2] [D] [thread 31552] [200.0] [cxt 0] Extracting header 'ethernet'
[23:17:49.823] [bmv2] [D] [thread 31552] [200.0] [cxt 0] Parser state 'start': key is 0800
[23:17:49.823] [bmv2] [T] [thread 31552] [200.0] [cxt 0] Bytes parsed: 14
[23:17:49.823] [bmv2] [D] [thread 31552] [200.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:49.823] [bmv2] [D] [thread 31552] [200.0] [cxt 0] Extracting header 'ipv4'
[23:17:49.823] [bmv2] [D] [thread 31552] [200.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:49.823] [bmv2] [T] [thread 31552] [200.0] [cxt 0] Bytes parsed: 34
[23:17:49.823] [bmv2] [D] [thread 31552] [200.0] [cxt 0] Parser 'parser': end
[23:17:49.823] [bmv2] [D] [thread 31552] [200.0] [cxt 0] Pipeline 'ingress': start
[23:17:49.823] [bmv2] [T] [thread 31552] [200.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:49.823] [bmv2] [T] [thread 31552] [200.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:49.823] [bmv2] [D] [thread 31552] [200.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:49.823] [bmv2] [D] [thread 31552] [200.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:49.823] [bmv2] [D] [thread 31552] [200.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:49.823] [bmv2] [D] [thread 31552] [200.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:49.823] [bmv2] [T] [thread 31552] [200.0] [cxt 0] Action MyIngress.read_port
[23:17:49.823] [bmv2] [T] [thread 31552] [200.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:49.824] [bmv2] [T] [thread 31552] [200.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:49.824] [bmv2] [T] [thread 31552] [200.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:49.824] [bmv2] [T] [thread 31552] [200.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:49.824] [bmv2] [T] [thread 31552] [200.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:49.824] [bmv2] [T] [thread 31552] [200.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:49.824] [bmv2] [T] [thread 31552] [200.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:49.824] [bmv2] [D] [thread 31552] [200.0] [cxt 0] Looking up key:

[23:17:49.824] [bmv2] [D] [thread 31552] [200.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:49.824] [bmv2] [D] [thread 31552] [200.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:49.824] [bmv2] [T] [thread 31552] [200.0] [cxt 0] Action fast_reroute126
[23:17:49.824] [bmv2] [T] [thread 31552] [200.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:49.824] [bmv2] [T] [thread 31552] [200.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:49.824] [bmv2] [D] [thread 31552] [200.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:49.824] [bmv2] [D] [thread 31552] [200.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:49.824] [bmv2] [D] [thread 31552] [200.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:49.824] [bmv2] [D] [thread 31552] [200.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:49.824] [bmv2] [T] [thread 31552] [200.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:49.824] [bmv2] [T] [thread 31552] [200.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:49.824] [bmv2] [T] [thread 31552] [200.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:49.824] [bmv2] [T] [thread 31552] [200.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:49.824] [bmv2] [T] [thread 31552] [200.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:49.824] [bmv2] [D] [thread 31552] [200.0] [cxt 0] Looking up key:

[23:17:49.824] [bmv2] [D] [thread 31552] [200.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:49.824] [bmv2] [D] [thread 31552] [200.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:49.824] [bmv2] [T] [thread 31552] [200.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:49.824] [bmv2] [T] [thread 31552] [200.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:49.824] [bmv2] [T] [thread 31552] [200.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:17:49.824] [bmv2] [T] [thread 31552] [200.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:49.824] [bmv2] [T] [thread 31552] [200.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:49.824] [bmv2] [T] [thread 31552] [200.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:17:49.824] [bmv2] [T] [thread 31552] [200.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:49.824] [bmv2] [T] [thread 31552] [200.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:17:49.824] [bmv2] [T] [thread 31552] [200.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:49.824] [bmv2] [D] [thread 31552] [200.0] [cxt 0] Pipeline 'ingress': end
[23:17:49.824] [bmv2] [D] [thread 31552] [200.0] [cxt 0] Egress port is 4
[23:17:49.824] [bmv2] [D] [thread 31553] [200.0] [cxt 0] Pipeline 'egress': start
[23:17:49.824] [bmv2] [D] [thread 31553] [200.0] [cxt 0] Pipeline 'egress': end
[23:17:49.824] [bmv2] [D] [thread 31553] [200.0] [cxt 0] Deparser 'deparser': start
[23:17:49.824] [bmv2] [D] [thread 31553] [200.0] [cxt 0] Updating checksum 'cksum'
[23:17:49.824] [bmv2] [D] [thread 31553] [200.0] [cxt 0] Deparsing header 'ethernet'
[23:17:49.824] [bmv2] [D] [thread 31553] [200.0] [cxt 0] Deparsing header 'ipv4'
[23:17:49.825] [bmv2] [D] [thread 31553] [200.0] [cxt 0] Deparser 'deparser': end
[23:17:49.825] [bmv2] [D] [thread 31557] [200.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:50.876] [bmv2] [D] [thread 31552] [201.0] [cxt 0] Processing packet received on port 3
[23:17:50.876] [bmv2] [D] [thread 31552] [201.0] [cxt 0] Parser 'parser': start
[23:17:50.876] [bmv2] [D] [thread 31552] [201.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:50.876] [bmv2] [D] [thread 31552] [201.0] [cxt 0] Extracting header 'ethernet'
[23:17:50.876] [bmv2] [D] [thread 31552] [201.0] [cxt 0] Parser state 'start': key is 0800
[23:17:50.876] [bmv2] [T] [thread 31552] [201.0] [cxt 0] Bytes parsed: 14
[23:17:50.876] [bmv2] [D] [thread 31552] [201.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:50.876] [bmv2] [D] [thread 31552] [201.0] [cxt 0] Extracting header 'ipv4'
[23:17:50.876] [bmv2] [D] [thread 31552] [201.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:50.876] [bmv2] [T] [thread 31552] [201.0] [cxt 0] Bytes parsed: 34
[23:17:50.876] [bmv2] [D] [thread 31552] [201.0] [cxt 0] Parser 'parser': end
[23:17:50.876] [bmv2] [D] [thread 31552] [201.0] [cxt 0] Pipeline 'ingress': start
[23:17:50.876] [bmv2] [T] [thread 31552] [201.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:50.876] [bmv2] [T] [thread 31552] [201.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:50.876] [bmv2] [D] [thread 31552] [201.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:50.876] [bmv2] [D] [thread 31552] [201.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:50.876] [bmv2] [D] [thread 31552] [201.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:50.876] [bmv2] [D] [thread 31552] [201.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:50.876] [bmv2] [T] [thread 31552] [201.0] [cxt 0] Action MyIngress.read_port
[23:17:50.876] [bmv2] [T] [thread 31552] [201.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:50.876] [bmv2] [T] [thread 31552] [201.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:50.876] [bmv2] [T] [thread 31552] [201.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:50.876] [bmv2] [T] [thread 31552] [201.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:50.876] [bmv2] [T] [thread 31552] [201.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:50.876] [bmv2] [T] [thread 31552] [201.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:50.876] [bmv2] [T] [thread 31552] [201.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:50.876] [bmv2] [D] [thread 31552] [201.0] [cxt 0] Looking up key:

[23:17:50.876] [bmv2] [D] [thread 31552] [201.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:50.877] [bmv2] [D] [thread 31552] [201.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:50.877] [bmv2] [T] [thread 31552] [201.0] [cxt 0] Action fast_reroute126
[23:17:50.877] [bmv2] [T] [thread 31552] [201.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:50.877] [bmv2] [T] [thread 31552] [201.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:50.877] [bmv2] [D] [thread 31552] [201.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:50.877] [bmv2] [D] [thread 31552] [201.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:50.877] [bmv2] [D] [thread 31552] [201.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:50.877] [bmv2] [D] [thread 31552] [201.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:50.877] [bmv2] [T] [thread 31552] [201.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:50.877] [bmv2] [T] [thread 31552] [201.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:50.877] [bmv2] [T] [thread 31552] [201.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:50.877] [bmv2] [T] [thread 31552] [201.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:50.877] [bmv2] [T] [thread 31552] [201.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:50.877] [bmv2] [D] [thread 31552] [201.0] [cxt 0] Looking up key:

[23:17:50.877] [bmv2] [D] [thread 31552] [201.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:50.877] [bmv2] [D] [thread 31552] [201.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:50.877] [bmv2] [T] [thread 31552] [201.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:50.877] [bmv2] [T] [thread 31552] [201.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:50.877] [bmv2] [T] [thread 31552] [201.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:17:50.877] [bmv2] [T] [thread 31552] [201.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:50.877] [bmv2] [T] [thread 31552] [201.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:50.877] [bmv2] [T] [thread 31552] [201.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:17:50.877] [bmv2] [T] [thread 31552] [201.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:50.877] [bmv2] [T] [thread 31552] [201.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:17:50.877] [bmv2] [T] [thread 31552] [201.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:50.877] [bmv2] [D] [thread 31552] [201.0] [cxt 0] Pipeline 'ingress': end
[23:17:50.877] [bmv2] [D] [thread 31552] [201.0] [cxt 0] Egress port is 4
[23:17:50.877] [bmv2] [D] [thread 31553] [201.0] [cxt 0] Pipeline 'egress': start
[23:17:50.877] [bmv2] [D] [thread 31553] [201.0] [cxt 0] Pipeline 'egress': end
[23:17:50.877] [bmv2] [D] [thread 31553] [201.0] [cxt 0] Deparser 'deparser': start
[23:17:50.877] [bmv2] [D] [thread 31553] [201.0] [cxt 0] Updating checksum 'cksum'
[23:17:50.877] [bmv2] [D] [thread 31553] [201.0] [cxt 0] Deparsing header 'ethernet'
[23:17:50.877] [bmv2] [D] [thread 31553] [201.0] [cxt 0] Deparsing header 'ipv4'
[23:17:50.877] [bmv2] [D] [thread 31553] [201.0] [cxt 0] Deparser 'deparser': end
[23:17:50.877] [bmv2] [D] [thread 31557] [201.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:51.940] [bmv2] [D] [thread 31552] [202.0] [cxt 0] Processing packet received on port 3
[23:17:51.940] [bmv2] [D] [thread 31552] [202.0] [cxt 0] Parser 'parser': start
[23:17:51.940] [bmv2] [D] [thread 31552] [202.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:51.940] [bmv2] [D] [thread 31552] [202.0] [cxt 0] Extracting header 'ethernet'
[23:17:51.940] [bmv2] [D] [thread 31552] [202.0] [cxt 0] Parser state 'start': key is 0800
[23:17:51.940] [bmv2] [T] [thread 31552] [202.0] [cxt 0] Bytes parsed: 14
[23:17:51.940] [bmv2] [D] [thread 31552] [202.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:51.940] [bmv2] [D] [thread 31552] [202.0] [cxt 0] Extracting header 'ipv4'
[23:17:51.940] [bmv2] [D] [thread 31552] [202.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:51.940] [bmv2] [T] [thread 31552] [202.0] [cxt 0] Bytes parsed: 34
[23:17:51.940] [bmv2] [D] [thread 31552] [202.0] [cxt 0] Parser 'parser': end
[23:17:51.940] [bmv2] [D] [thread 31552] [202.0] [cxt 0] Pipeline 'ingress': start
[23:17:51.940] [bmv2] [T] [thread 31552] [202.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:51.940] [bmv2] [T] [thread 31552] [202.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:51.940] [bmv2] [D] [thread 31552] [202.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:51.940] [bmv2] [D] [thread 31552] [202.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:51.940] [bmv2] [D] [thread 31552] [202.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:51.940] [bmv2] [D] [thread 31552] [202.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:51.940] [bmv2] [T] [thread 31552] [202.0] [cxt 0] Action MyIngress.read_port
[23:17:51.940] [bmv2] [T] [thread 31552] [202.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:51.940] [bmv2] [T] [thread 31552] [202.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:51.940] [bmv2] [T] [thread 31552] [202.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:51.940] [bmv2] [T] [thread 31552] [202.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:51.941] [bmv2] [T] [thread 31552] [202.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:51.941] [bmv2] [T] [thread 31552] [202.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:51.941] [bmv2] [T] [thread 31552] [202.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:51.941] [bmv2] [D] [thread 31552] [202.0] [cxt 0] Looking up key:

[23:17:51.941] [bmv2] [D] [thread 31552] [202.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:51.941] [bmv2] [D] [thread 31552] [202.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:51.941] [bmv2] [T] [thread 31552] [202.0] [cxt 0] Action fast_reroute126
[23:17:51.941] [bmv2] [T] [thread 31552] [202.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:51.941] [bmv2] [T] [thread 31552] [202.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:51.941] [bmv2] [D] [thread 31552] [202.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:51.941] [bmv2] [D] [thread 31552] [202.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:51.941] [bmv2] [D] [thread 31552] [202.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:51.941] [bmv2] [D] [thread 31552] [202.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:51.941] [bmv2] [T] [thread 31552] [202.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:51.941] [bmv2] [T] [thread 31552] [202.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:51.941] [bmv2] [T] [thread 31552] [202.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:51.941] [bmv2] [T] [thread 31552] [202.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:51.941] [bmv2] [T] [thread 31552] [202.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:51.941] [bmv2] [D] [thread 31552] [202.0] [cxt 0] Looking up key:

[23:17:51.941] [bmv2] [D] [thread 31552] [202.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:51.941] [bmv2] [D] [thread 31552] [202.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:51.941] [bmv2] [T] [thread 31552] [202.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:51.941] [bmv2] [T] [thread 31552] [202.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:51.941] [bmv2] [T] [thread 31552] [202.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:17:51.941] [bmv2] [T] [thread 31552] [202.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:51.941] [bmv2] [T] [thread 31552] [202.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:51.941] [bmv2] [T] [thread 31552] [202.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:17:51.941] [bmv2] [T] [thread 31552] [202.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:51.941] [bmv2] [T] [thread 31552] [202.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:17:51.941] [bmv2] [T] [thread 31552] [202.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:51.941] [bmv2] [D] [thread 31552] [202.0] [cxt 0] Pipeline 'ingress': end
[23:17:51.941] [bmv2] [D] [thread 31552] [202.0] [cxt 0] Egress port is 4
[23:17:51.941] [bmv2] [D] [thread 31553] [202.0] [cxt 0] Pipeline 'egress': start
[23:17:51.941] [bmv2] [D] [thread 31553] [202.0] [cxt 0] Pipeline 'egress': end
[23:17:51.941] [bmv2] [D] [thread 31553] [202.0] [cxt 0] Deparser 'deparser': start
[23:17:51.941] [bmv2] [D] [thread 31553] [202.0] [cxt 0] Updating checksum 'cksum'
[23:17:51.941] [bmv2] [D] [thread 31553] [202.0] [cxt 0] Deparsing header 'ethernet'
[23:17:51.941] [bmv2] [D] [thread 31553] [202.0] [cxt 0] Deparsing header 'ipv4'
[23:17:51.942] [bmv2] [D] [thread 31553] [202.0] [cxt 0] Deparser 'deparser': end
[23:17:51.942] [bmv2] [D] [thread 31557] [202.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:51.951] [bmv2] [D] [thread 31552] [203.0] [cxt 0] Processing packet received on port 3
[23:17:51.951] [bmv2] [D] [thread 31552] [203.0] [cxt 0] Parser 'parser': start
[23:17:51.951] [bmv2] [D] [thread 31552] [203.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:51.951] [bmv2] [D] [thread 31552] [203.0] [cxt 0] Extracting header 'ethernet'
[23:17:51.951] [bmv2] [D] [thread 31552] [203.0] [cxt 0] Parser state 'start': key is 0800
[23:17:51.951] [bmv2] [T] [thread 31552] [203.0] [cxt 0] Bytes parsed: 14
[23:17:51.951] [bmv2] [D] [thread 31552] [203.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:51.951] [bmv2] [D] [thread 31552] [203.0] [cxt 0] Extracting header 'ipv4'
[23:17:51.951] [bmv2] [D] [thread 31552] [203.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:51.951] [bmv2] [T] [thread 31552] [203.0] [cxt 0] Bytes parsed: 34
[23:17:51.951] [bmv2] [D] [thread 31552] [203.0] [cxt 0] Parser 'parser': end
[23:17:51.951] [bmv2] [D] [thread 31552] [203.0] [cxt 0] Pipeline 'ingress': start
[23:17:51.951] [bmv2] [T] [thread 31552] [203.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:51.951] [bmv2] [T] [thread 31552] [203.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:51.951] [bmv2] [D] [thread 31552] [203.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:51.951] [bmv2] [D] [thread 31552] [203.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:51.951] [bmv2] [D] [thread 31552] [203.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:51.951] [bmv2] [D] [thread 31552] [203.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:51.951] [bmv2] [T] [thread 31552] [203.0] [cxt 0] Action MyIngress.read_port
[23:17:51.951] [bmv2] [T] [thread 31552] [203.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:51.951] [bmv2] [T] [thread 31552] [203.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:51.952] [bmv2] [T] [thread 31552] [203.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:51.952] [bmv2] [T] [thread 31552] [203.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:51.952] [bmv2] [T] [thread 31552] [203.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:51.952] [bmv2] [T] [thread 31552] [203.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:51.952] [bmv2] [T] [thread 31552] [203.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:51.952] [bmv2] [D] [thread 31552] [203.0] [cxt 0] Looking up key:

[23:17:51.952] [bmv2] [D] [thread 31552] [203.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:51.952] [bmv2] [D] [thread 31552] [203.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:51.952] [bmv2] [T] [thread 31552] [203.0] [cxt 0] Action fast_reroute126
[23:17:51.952] [bmv2] [T] [thread 31552] [203.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:51.952] [bmv2] [T] [thread 31552] [203.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:51.952] [bmv2] [D] [thread 31552] [203.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:51.952] [bmv2] [D] [thread 31552] [203.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:51.952] [bmv2] [D] [thread 31552] [203.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:51.952] [bmv2] [D] [thread 31552] [203.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:51.952] [bmv2] [T] [thread 31552] [203.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:51.952] [bmv2] [T] [thread 31552] [203.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:51.952] [bmv2] [T] [thread 31552] [203.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:51.952] [bmv2] [T] [thread 31552] [203.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:51.952] [bmv2] [T] [thread 31552] [203.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:51.952] [bmv2] [D] [thread 31552] [203.0] [cxt 0] Looking up key:

[23:17:51.952] [bmv2] [D] [thread 31552] [203.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:51.952] [bmv2] [D] [thread 31552] [203.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:51.952] [bmv2] [T] [thread 31552] [203.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:51.952] [bmv2] [T] [thread 31552] [203.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:51.952] [bmv2] [T] [thread 31552] [203.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:17:51.952] [bmv2] [T] [thread 31552] [203.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:51.952] [bmv2] [T] [thread 31552] [203.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:51.952] [bmv2] [T] [thread 31552] [203.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:17:51.952] [bmv2] [T] [thread 31552] [203.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:51.952] [bmv2] [T] [thread 31552] [203.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:17:51.952] [bmv2] [T] [thread 31552] [203.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:51.952] [bmv2] [D] [thread 31552] [203.0] [cxt 0] Pipeline 'ingress': end
[23:17:51.952] [bmv2] [D] [thread 31552] [203.0] [cxt 0] Egress port is 4
[23:17:51.952] [bmv2] [D] [thread 31553] [203.0] [cxt 0] Pipeline 'egress': start
[23:17:51.952] [bmv2] [D] [thread 31553] [203.0] [cxt 0] Pipeline 'egress': end
[23:17:51.952] [bmv2] [D] [thread 31553] [203.0] [cxt 0] Deparser 'deparser': start
[23:17:51.952] [bmv2] [D] [thread 31553] [203.0] [cxt 0] Updating checksum 'cksum'
[23:17:51.952] [bmv2] [D] [thread 31553] [203.0] [cxt 0] Deparsing header 'ethernet'
[23:17:51.952] [bmv2] [D] [thread 31553] [203.0] [cxt 0] Deparsing header 'ipv4'
[23:17:51.952] [bmv2] [D] [thread 31553] [203.0] [cxt 0] Deparser 'deparser': end
[23:17:51.953] [bmv2] [D] [thread 31557] [203.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:53.012] [bmv2] [D] [thread 31552] [204.0] [cxt 0] Processing packet received on port 3
[23:17:53.012] [bmv2] [D] [thread 31552] [204.0] [cxt 0] Parser 'parser': start
[23:17:53.012] [bmv2] [D] [thread 31552] [204.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:53.012] [bmv2] [D] [thread 31552] [204.0] [cxt 0] Extracting header 'ethernet'
[23:17:53.012] [bmv2] [D] [thread 31552] [204.0] [cxt 0] Parser state 'start': key is 0800
[23:17:53.012] [bmv2] [T] [thread 31552] [204.0] [cxt 0] Bytes parsed: 14
[23:17:53.012] [bmv2] [D] [thread 31552] [204.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:53.012] [bmv2] [D] [thread 31552] [204.0] [cxt 0] Extracting header 'ipv4'
[23:17:53.012] [bmv2] [D] [thread 31552] [204.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:53.012] [bmv2] [T] [thread 31552] [204.0] [cxt 0] Bytes parsed: 34
[23:17:53.012] [bmv2] [D] [thread 31552] [204.0] [cxt 0] Parser 'parser': end
[23:17:53.012] [bmv2] [D] [thread 31552] [204.0] [cxt 0] Pipeline 'ingress': start
[23:17:53.012] [bmv2] [T] [thread 31552] [204.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:53.012] [bmv2] [T] [thread 31552] [204.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:53.012] [bmv2] [D] [thread 31552] [204.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:53.012] [bmv2] [D] [thread 31552] [204.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:53.012] [bmv2] [D] [thread 31552] [204.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:53.012] [bmv2] [D] [thread 31552] [204.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:53.013] [bmv2] [T] [thread 31552] [204.0] [cxt 0] Action MyIngress.read_port
[23:17:53.013] [bmv2] [T] [thread 31552] [204.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:53.013] [bmv2] [T] [thread 31552] [204.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:53.013] [bmv2] [T] [thread 31552] [204.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:53.013] [bmv2] [T] [thread 31552] [204.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:53.013] [bmv2] [T] [thread 31552] [204.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:53.013] [bmv2] [T] [thread 31552] [204.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:53.013] [bmv2] [T] [thread 31552] [204.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:53.013] [bmv2] [D] [thread 31552] [204.0] [cxt 0] Looking up key:

[23:17:53.013] [bmv2] [D] [thread 31552] [204.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:53.013] [bmv2] [D] [thread 31552] [204.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:53.013] [bmv2] [T] [thread 31552] [204.0] [cxt 0] Action fast_reroute126
[23:17:53.013] [bmv2] [T] [thread 31552] [204.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:53.013] [bmv2] [T] [thread 31552] [204.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:53.013] [bmv2] [D] [thread 31552] [204.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:53.013] [bmv2] [D] [thread 31552] [204.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:53.013] [bmv2] [D] [thread 31552] [204.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:53.013] [bmv2] [D] [thread 31552] [204.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:53.013] [bmv2] [T] [thread 31552] [204.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:53.013] [bmv2] [T] [thread 31552] [204.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:53.013] [bmv2] [T] [thread 31552] [204.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:53.013] [bmv2] [T] [thread 31552] [204.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:53.013] [bmv2] [T] [thread 31552] [204.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:53.013] [bmv2] [D] [thread 31552] [204.0] [cxt 0] Looking up key:

[23:17:53.013] [bmv2] [D] [thread 31552] [204.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:53.013] [bmv2] [D] [thread 31552] [204.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:53.013] [bmv2] [T] [thread 31552] [204.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:53.013] [bmv2] [T] [thread 31552] [204.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:53.013] [bmv2] [T] [thread 31552] [204.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:17:53.013] [bmv2] [T] [thread 31552] [204.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:53.013] [bmv2] [T] [thread 31552] [204.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:53.013] [bmv2] [T] [thread 31552] [204.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:17:53.013] [bmv2] [T] [thread 31552] [204.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:53.013] [bmv2] [T] [thread 31552] [204.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:17:53.013] [bmv2] [T] [thread 31552] [204.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:53.013] [bmv2] [D] [thread 31552] [204.0] [cxt 0] Pipeline 'ingress': end
[23:17:53.013] [bmv2] [D] [thread 31552] [204.0] [cxt 0] Egress port is 4
[23:17:53.014] [bmv2] [D] [thread 31553] [204.0] [cxt 0] Pipeline 'egress': start
[23:17:53.014] [bmv2] [D] [thread 31553] [204.0] [cxt 0] Pipeline 'egress': end
[23:17:53.014] [bmv2] [D] [thread 31553] [204.0] [cxt 0] Deparser 'deparser': start
[23:17:53.014] [bmv2] [D] [thread 31553] [204.0] [cxt 0] Updating checksum 'cksum'
[23:17:53.014] [bmv2] [D] [thread 31553] [204.0] [cxt 0] Deparsing header 'ethernet'
[23:17:53.014] [bmv2] [D] [thread 31553] [204.0] [cxt 0] Deparsing header 'ipv4'
[23:17:53.014] [bmv2] [D] [thread 31553] [204.0] [cxt 0] Deparser 'deparser': end
[23:17:53.014] [bmv2] [D] [thread 31557] [204.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:53.544] [bmv2] [D] [thread 31552] [205.0] [cxt 0] Processing packet received on port 3
[23:17:53.544] [bmv2] [D] [thread 31552] [205.0] [cxt 0] Parser 'parser': start
[23:17:53.544] [bmv2] [D] [thread 31552] [205.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:53.544] [bmv2] [D] [thread 31552] [205.0] [cxt 0] Extracting header 'ethernet'
[23:17:53.544] [bmv2] [D] [thread 31552] [205.0] [cxt 0] Parser state 'start': key is 0800
[23:17:53.544] [bmv2] [T] [thread 31552] [205.0] [cxt 0] Bytes parsed: 14
[23:17:53.544] [bmv2] [D] [thread 31552] [205.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:53.544] [bmv2] [D] [thread 31552] [205.0] [cxt 0] Extracting header 'ipv4'
[23:17:53.544] [bmv2] [D] [thread 31552] [205.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:53.544] [bmv2] [T] [thread 31552] [205.0] [cxt 0] Bytes parsed: 34
[23:17:53.544] [bmv2] [D] [thread 31552] [205.0] [cxt 0] Parser 'parser': end
[23:17:53.544] [bmv2] [D] [thread 31552] [205.0] [cxt 0] Pipeline 'ingress': start
[23:17:53.544] [bmv2] [T] [thread 31552] [205.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:53.544] [bmv2] [T] [thread 31552] [205.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:53.544] [bmv2] [D] [thread 31552] [205.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:53.544] [bmv2] [D] [thread 31552] [205.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:53.545] [bmv2] [D] [thread 31552] [205.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:53.545] [bmv2] [D] [thread 31552] [205.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:53.545] [bmv2] [T] [thread 31552] [205.0] [cxt 0] Action MyIngress.read_port
[23:17:53.545] [bmv2] [T] [thread 31552] [205.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:53.545] [bmv2] [T] [thread 31552] [205.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:53.545] [bmv2] [T] [thread 31552] [205.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:53.545] [bmv2] [T] [thread 31552] [205.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:53.545] [bmv2] [T] [thread 31552] [205.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:53.545] [bmv2] [T] [thread 31552] [205.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:53.545] [bmv2] [T] [thread 31552] [205.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:53.545] [bmv2] [D] [thread 31552] [205.0] [cxt 0] Looking up key:

[23:17:53.545] [bmv2] [D] [thread 31552] [205.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:53.545] [bmv2] [D] [thread 31552] [205.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:53.545] [bmv2] [T] [thread 31552] [205.0] [cxt 0] Action fast_reroute126
[23:17:53.545] [bmv2] [T] [thread 31552] [205.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:53.545] [bmv2] [T] [thread 31552] [205.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:53.545] [bmv2] [D] [thread 31552] [205.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:53.545] [bmv2] [D] [thread 31552] [205.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:53.545] [bmv2] [D] [thread 31552] [205.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:53.545] [bmv2] [D] [thread 31552] [205.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:53.545] [bmv2] [T] [thread 31552] [205.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:53.545] [bmv2] [T] [thread 31552] [205.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:53.545] [bmv2] [T] [thread 31552] [205.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:53.545] [bmv2] [T] [thread 31552] [205.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:53.545] [bmv2] [T] [thread 31552] [205.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:53.545] [bmv2] [D] [thread 31552] [205.0] [cxt 0] Looking up key:

[23:17:53.545] [bmv2] [D] [thread 31552] [205.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:53.545] [bmv2] [D] [thread 31552] [205.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:53.545] [bmv2] [T] [thread 31552] [205.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:53.545] [bmv2] [T] [thread 31552] [205.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:53.545] [bmv2] [T] [thread 31552] [205.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:17:53.545] [bmv2] [T] [thread 31552] [205.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:53.545] [bmv2] [T] [thread 31552] [205.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:53.545] [bmv2] [T] [thread 31552] [205.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:17:53.545] [bmv2] [T] [thread 31552] [205.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:53.545] [bmv2] [T] [thread 31552] [205.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:17:53.545] [bmv2] [T] [thread 31552] [205.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:17:53.545] [bmv2] [T] [thread 31552] [205.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:17:53.545] [bmv2] [D] [thread 31552] [205.0] [cxt 0] Looking up key:

[23:17:53.545] [bmv2] [D] [thread 31552] [205.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:17:53.545] [bmv2] [D] [thread 31552] [205.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:17:53.545] [bmv2] [T] [thread 31552] [205.0] [cxt 0] Action MyIngress.read_depot_port
[23:17:53.546] [bmv2] [T] [thread 31552] [205.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:17:53.546] [bmv2] [T] [thread 31552] [205.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:17:53.546] [bmv2] [T] [thread 31552] [205.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:17:53.546] [bmv2] [D] [thread 31552] [205.0] [cxt 0] Looking up key:

[23:17:53.546] [bmv2] [D] [thread 31552] [205.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:17:53.546] [bmv2] [D] [thread 31552] [205.0] [cxt 0] Action entry is fast_reroute133 - 
[23:17:53.546] [bmv2] [T] [thread 31552] [205.0] [cxt 0] Action fast_reroute133
[23:17:53.546] [bmv2] [T] [thread 31552] [205.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:17:53.546] [bmv2] [T] [thread 31552] [205.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:17:53.546] [bmv2] [D] [thread 31552] [205.0] [cxt 0] Looking up key:

[23:17:53.546] [bmv2] [D] [thread 31552] [205.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:17:53.546] [bmv2] [D] [thread 31552] [205.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:17:53.546] [bmv2] [T] [thread 31552] [205.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:17:53.546] [bmv2] [T] [thread 31552] [205.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:17:53.546] [bmv2] [T] [thread 31552] [205.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:17:53.546] [bmv2] [D] [thread 31552] [205.0] [cxt 0] Pipeline 'ingress': end
[23:17:53.546] [bmv2] [D] [thread 31552] [205.0] [cxt 0] Egress port is 0
[23:17:53.546] [bmv2] [D] [thread 31553] [205.0] [cxt 0] Pipeline 'egress': start
[23:17:53.546] [bmv2] [D] [thread 31553] [205.0] [cxt 0] Pipeline 'egress': end
[23:17:53.546] [bmv2] [D] [thread 31553] [205.0] [cxt 0] Deparser 'deparser': start
[23:17:53.546] [bmv2] [D] [thread 31553] [205.0] [cxt 0] Updating checksum 'cksum'
[23:17:53.546] [bmv2] [D] [thread 31553] [205.0] [cxt 0] Deparsing header 'ethernet'
[23:17:53.546] [bmv2] [D] [thread 31553] [205.0] [cxt 0] Deparsing header 'ipv4'
[23:17:53.546] [bmv2] [D] [thread 31553] [205.0] [cxt 0] Deparser 'deparser': end
[23:17:53.546] [bmv2] [D] [thread 31557] [205.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:17:54.096] [bmv2] [D] [thread 31552] [206.0] [cxt 0] Processing packet received on port 3
[23:17:54.096] [bmv2] [D] [thread 31552] [206.0] [cxt 0] Parser 'parser': start
[23:17:54.096] [bmv2] [D] [thread 31552] [206.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:54.096] [bmv2] [D] [thread 31552] [206.0] [cxt 0] Extracting header 'ethernet'
[23:17:54.096] [bmv2] [D] [thread 31552] [206.0] [cxt 0] Parser state 'start': key is 0800
[23:17:54.096] [bmv2] [T] [thread 31552] [206.0] [cxt 0] Bytes parsed: 14
[23:17:54.096] [bmv2] [D] [thread 31552] [206.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:54.096] [bmv2] [D] [thread 31552] [206.0] [cxt 0] Extracting header 'ipv4'
[23:17:54.096] [bmv2] [D] [thread 31552] [206.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:54.096] [bmv2] [T] [thread 31552] [206.0] [cxt 0] Bytes parsed: 34
[23:17:54.096] [bmv2] [D] [thread 31552] [206.0] [cxt 0] Parser 'parser': end
[23:17:54.096] [bmv2] [D] [thread 31552] [206.0] [cxt 0] Pipeline 'ingress': start
[23:17:54.096] [bmv2] [T] [thread 31552] [206.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:54.096] [bmv2] [T] [thread 31552] [206.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:54.096] [bmv2] [D] [thread 31552] [206.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:54.096] [bmv2] [D] [thread 31552] [206.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:54.097] [bmv2] [D] [thread 31552] [206.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:54.097] [bmv2] [D] [thread 31552] [206.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:54.097] [bmv2] [T] [thread 31552] [206.0] [cxt 0] Action MyIngress.read_port
[23:17:54.097] [bmv2] [T] [thread 31552] [206.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:54.097] [bmv2] [T] [thread 31552] [206.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:54.097] [bmv2] [T] [thread 31552] [206.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:54.097] [bmv2] [T] [thread 31552] [206.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:54.097] [bmv2] [T] [thread 31552] [206.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:54.097] [bmv2] [T] [thread 31552] [206.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:54.097] [bmv2] [T] [thread 31552] [206.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:54.097] [bmv2] [D] [thread 31552] [206.0] [cxt 0] Looking up key:

[23:17:54.097] [bmv2] [D] [thread 31552] [206.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:54.097] [bmv2] [D] [thread 31552] [206.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:54.097] [bmv2] [T] [thread 31552] [206.0] [cxt 0] Action fast_reroute126
[23:17:54.097] [bmv2] [T] [thread 31552] [206.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:54.097] [bmv2] [T] [thread 31552] [206.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:54.097] [bmv2] [D] [thread 31552] [206.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:54.097] [bmv2] [D] [thread 31552] [206.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:54.097] [bmv2] [D] [thread 31552] [206.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:54.097] [bmv2] [D] [thread 31552] [206.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:54.097] [bmv2] [T] [thread 31552] [206.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:54.097] [bmv2] [T] [thread 31552] [206.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:54.097] [bmv2] [T] [thread 31552] [206.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:54.097] [bmv2] [T] [thread 31552] [206.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:54.097] [bmv2] [T] [thread 31552] [206.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:54.097] [bmv2] [D] [thread 31552] [206.0] [cxt 0] Looking up key:

[23:17:54.097] [bmv2] [D] [thread 31552] [206.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:54.097] [bmv2] [D] [thread 31552] [206.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:54.097] [bmv2] [T] [thread 31552] [206.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:54.097] [bmv2] [T] [thread 31552] [206.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:54.097] [bmv2] [T] [thread 31552] [206.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:17:54.097] [bmv2] [T] [thread 31552] [206.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:54.097] [bmv2] [T] [thread 31552] [206.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:54.097] [bmv2] [T] [thread 31552] [206.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:17:54.097] [bmv2] [T] [thread 31552] [206.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:54.097] [bmv2] [T] [thread 31552] [206.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:17:54.097] [bmv2] [T] [thread 31552] [206.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:54.097] [bmv2] [D] [thread 31552] [206.0] [cxt 0] Pipeline 'ingress': end
[23:17:54.097] [bmv2] [D] [thread 31552] [206.0] [cxt 0] Egress port is 4
[23:17:54.098] [bmv2] [D] [thread 31553] [206.0] [cxt 0] Pipeline 'egress': start
[23:17:54.098] [bmv2] [D] [thread 31553] [206.0] [cxt 0] Pipeline 'egress': end
[23:17:54.098] [bmv2] [D] [thread 31553] [206.0] [cxt 0] Deparser 'deparser': start
[23:17:54.098] [bmv2] [D] [thread 31553] [206.0] [cxt 0] Updating checksum 'cksum'
[23:17:54.098] [bmv2] [D] [thread 31553] [206.0] [cxt 0] Deparsing header 'ethernet'
[23:17:54.098] [bmv2] [D] [thread 31553] [206.0] [cxt 0] Deparsing header 'ipv4'
[23:17:54.098] [bmv2] [D] [thread 31553] [206.0] [cxt 0] Deparser 'deparser': end
[23:17:54.098] [bmv2] [D] [thread 31557] [206.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:55.164] [bmv2] [D] [thread 31552] [207.0] [cxt 0] Processing packet received on port 3
[23:17:55.164] [bmv2] [D] [thread 31552] [207.0] [cxt 0] Parser 'parser': start
[23:17:55.164] [bmv2] [D] [thread 31552] [207.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:55.164] [bmv2] [D] [thread 31552] [207.0] [cxt 0] Extracting header 'ethernet'
[23:17:55.164] [bmv2] [D] [thread 31552] [207.0] [cxt 0] Parser state 'start': key is 0800
[23:17:55.164] [bmv2] [T] [thread 31552] [207.0] [cxt 0] Bytes parsed: 14
[23:17:55.164] [bmv2] [D] [thread 31552] [207.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:55.164] [bmv2] [D] [thread 31552] [207.0] [cxt 0] Extracting header 'ipv4'
[23:17:55.164] [bmv2] [D] [thread 31552] [207.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:55.164] [bmv2] [T] [thread 31552] [207.0] [cxt 0] Bytes parsed: 34
[23:17:55.164] [bmv2] [D] [thread 31552] [207.0] [cxt 0] Parser 'parser': end
[23:17:55.164] [bmv2] [D] [thread 31552] [207.0] [cxt 0] Pipeline 'ingress': start
[23:17:55.164] [bmv2] [T] [thread 31552] [207.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:55.164] [bmv2] [T] [thread 31552] [207.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:55.164] [bmv2] [D] [thread 31552] [207.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:55.164] [bmv2] [D] [thread 31552] [207.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:55.164] [bmv2] [D] [thread 31552] [207.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:55.164] [bmv2] [D] [thread 31552] [207.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:55.164] [bmv2] [T] [thread 31552] [207.0] [cxt 0] Action MyIngress.read_port
[23:17:55.164] [bmv2] [T] [thread 31552] [207.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:55.164] [bmv2] [T] [thread 31552] [207.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:55.164] [bmv2] [T] [thread 31552] [207.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:55.164] [bmv2] [T] [thread 31552] [207.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:55.164] [bmv2] [T] [thread 31552] [207.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:55.164] [bmv2] [T] [thread 31552] [207.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:55.164] [bmv2] [T] [thread 31552] [207.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:55.164] [bmv2] [D] [thread 31552] [207.0] [cxt 0] Looking up key:

[23:17:55.164] [bmv2] [D] [thread 31552] [207.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:55.164] [bmv2] [D] [thread 31552] [207.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:55.165] [bmv2] [T] [thread 31552] [207.0] [cxt 0] Action fast_reroute126
[23:17:55.165] [bmv2] [T] [thread 31552] [207.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:55.165] [bmv2] [T] [thread 31552] [207.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:55.165] [bmv2] [D] [thread 31552] [207.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:55.165] [bmv2] [D] [thread 31552] [207.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:55.165] [bmv2] [D] [thread 31552] [207.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:55.165] [bmv2] [D] [thread 31552] [207.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:55.165] [bmv2] [T] [thread 31552] [207.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:55.165] [bmv2] [T] [thread 31552] [207.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:55.165] [bmv2] [T] [thread 31552] [207.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:55.165] [bmv2] [T] [thread 31552] [207.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:55.165] [bmv2] [T] [thread 31552] [207.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:55.165] [bmv2] [D] [thread 31552] [207.0] [cxt 0] Looking up key:

[23:17:55.165] [bmv2] [D] [thread 31552] [207.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:55.165] [bmv2] [D] [thread 31552] [207.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:55.165] [bmv2] [T] [thread 31552] [207.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:55.165] [bmv2] [T] [thread 31552] [207.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:55.165] [bmv2] [T] [thread 31552] [207.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:17:55.165] [bmv2] [T] [thread 31552] [207.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:55.165] [bmv2] [T] [thread 31552] [207.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:55.165] [bmv2] [T] [thread 31552] [207.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:17:55.165] [bmv2] [T] [thread 31552] [207.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:55.165] [bmv2] [T] [thread 31552] [207.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:17:55.165] [bmv2] [T] [thread 31552] [207.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:55.165] [bmv2] [D] [thread 31552] [207.0] [cxt 0] Pipeline 'ingress': end
[23:17:55.165] [bmv2] [D] [thread 31552] [207.0] [cxt 0] Egress port is 4
[23:17:55.165] [bmv2] [D] [thread 31553] [207.0] [cxt 0] Pipeline 'egress': start
[23:17:55.165] [bmv2] [D] [thread 31553] [207.0] [cxt 0] Pipeline 'egress': end
[23:17:55.165] [bmv2] [D] [thread 31553] [207.0] [cxt 0] Deparser 'deparser': start
[23:17:55.165] [bmv2] [D] [thread 31553] [207.0] [cxt 0] Updating checksum 'cksum'
[23:17:55.165] [bmv2] [D] [thread 31553] [207.0] [cxt 0] Deparsing header 'ethernet'
[23:17:55.165] [bmv2] [D] [thread 31553] [207.0] [cxt 0] Deparsing header 'ipv4'
[23:17:55.165] [bmv2] [D] [thread 31553] [207.0] [cxt 0] Deparser 'deparser': end
[23:17:55.165] [bmv2] [D] [thread 31557] [207.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:56.232] [bmv2] [D] [thread 31552] [208.0] [cxt 0] Processing packet received on port 3
[23:17:56.232] [bmv2] [D] [thread 31552] [208.0] [cxt 0] Parser 'parser': start
[23:17:56.232] [bmv2] [D] [thread 31552] [208.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:56.232] [bmv2] [D] [thread 31552] [208.0] [cxt 0] Extracting header 'ethernet'
[23:17:56.232] [bmv2] [D] [thread 31552] [208.0] [cxt 0] Parser state 'start': key is 0800
[23:17:56.232] [bmv2] [T] [thread 31552] [208.0] [cxt 0] Bytes parsed: 14
[23:17:56.233] [bmv2] [D] [thread 31552] [208.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:56.233] [bmv2] [D] [thread 31552] [208.0] [cxt 0] Extracting header 'ipv4'
[23:17:56.233] [bmv2] [D] [thread 31552] [208.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:56.233] [bmv2] [T] [thread 31552] [208.0] [cxt 0] Bytes parsed: 34
[23:17:56.233] [bmv2] [D] [thread 31552] [208.0] [cxt 0] Parser 'parser': end
[23:17:56.233] [bmv2] [D] [thread 31552] [208.0] [cxt 0] Pipeline 'ingress': start
[23:17:56.233] [bmv2] [T] [thread 31552] [208.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:56.233] [bmv2] [T] [thread 31552] [208.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:56.233] [bmv2] [D] [thread 31552] [208.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:56.233] [bmv2] [D] [thread 31552] [208.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:56.233] [bmv2] [D] [thread 31552] [208.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:56.233] [bmv2] [D] [thread 31552] [208.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:56.233] [bmv2] [T] [thread 31552] [208.0] [cxt 0] Action MyIngress.read_port
[23:17:56.233] [bmv2] [T] [thread 31552] [208.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:56.233] [bmv2] [T] [thread 31552] [208.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:56.233] [bmv2] [T] [thread 31552] [208.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:56.233] [bmv2] [T] [thread 31552] [208.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:56.233] [bmv2] [T] [thread 31552] [208.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:56.233] [bmv2] [T] [thread 31552] [208.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:56.233] [bmv2] [T] [thread 31552] [208.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:56.233] [bmv2] [D] [thread 31552] [208.0] [cxt 0] Looking up key:

[23:17:56.233] [bmv2] [D] [thread 31552] [208.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:56.233] [bmv2] [D] [thread 31552] [208.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:56.233] [bmv2] [T] [thread 31552] [208.0] [cxt 0] Action fast_reroute126
[23:17:56.233] [bmv2] [T] [thread 31552] [208.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:56.233] [bmv2] [T] [thread 31552] [208.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:56.233] [bmv2] [D] [thread 31552] [208.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:56.233] [bmv2] [D] [thread 31552] [208.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:56.233] [bmv2] [D] [thread 31552] [208.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:56.233] [bmv2] [D] [thread 31552] [208.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:56.233] [bmv2] [T] [thread 31552] [208.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:56.233] [bmv2] [T] [thread 31552] [208.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:56.233] [bmv2] [T] [thread 31552] [208.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:56.233] [bmv2] [T] [thread 31552] [208.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:56.233] [bmv2] [T] [thread 31552] [208.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:56.233] [bmv2] [D] [thread 31552] [208.0] [cxt 0] Looking up key:

[23:17:56.233] [bmv2] [D] [thread 31552] [208.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:56.233] [bmv2] [D] [thread 31552] [208.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:56.233] [bmv2] [T] [thread 31552] [208.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:56.234] [bmv2] [T] [thread 31552] [208.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:56.234] [bmv2] [T] [thread 31552] [208.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:17:56.234] [bmv2] [T] [thread 31552] [208.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:56.234] [bmv2] [T] [thread 31552] [208.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:56.234] [bmv2] [T] [thread 31552] [208.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:17:56.234] [bmv2] [T] [thread 31552] [208.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:56.234] [bmv2] [T] [thread 31552] [208.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:17:56.234] [bmv2] [T] [thread 31552] [208.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:56.234] [bmv2] [D] [thread 31552] [208.0] [cxt 0] Pipeline 'ingress': end
[23:17:56.234] [bmv2] [D] [thread 31552] [208.0] [cxt 0] Egress port is 4
[23:17:56.234] [bmv2] [D] [thread 31553] [208.0] [cxt 0] Pipeline 'egress': start
[23:17:56.234] [bmv2] [D] [thread 31553] [208.0] [cxt 0] Pipeline 'egress': end
[23:17:56.234] [bmv2] [D] [thread 31553] [208.0] [cxt 0] Deparser 'deparser': start
[23:17:56.234] [bmv2] [D] [thread 31553] [208.0] [cxt 0] Updating checksum 'cksum'
[23:17:56.234] [bmv2] [D] [thread 31553] [208.0] [cxt 0] Deparsing header 'ethernet'
[23:17:56.234] [bmv2] [D] [thread 31553] [208.0] [cxt 0] Deparsing header 'ipv4'
[23:17:56.234] [bmv2] [D] [thread 31553] [208.0] [cxt 0] Deparser 'deparser': end
[23:17:56.234] [bmv2] [D] [thread 31557] [208.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:56.765] [bmv2] [D] [thread 31552] [209.0] [cxt 0] Processing packet received on port 3
[23:17:56.765] [bmv2] [D] [thread 31552] [209.0] [cxt 0] Parser 'parser': start
[23:17:56.765] [bmv2] [D] [thread 31552] [209.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:56.765] [bmv2] [D] [thread 31552] [209.0] [cxt 0] Extracting header 'ethernet'
[23:17:56.765] [bmv2] [D] [thread 31552] [209.0] [cxt 0] Parser state 'start': key is 0800
[23:17:56.765] [bmv2] [T] [thread 31552] [209.0] [cxt 0] Bytes parsed: 14
[23:17:56.765] [bmv2] [D] [thread 31552] [209.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:56.765] [bmv2] [D] [thread 31552] [209.0] [cxt 0] Extracting header 'ipv4'
[23:17:56.765] [bmv2] [D] [thread 31552] [209.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:56.765] [bmv2] [T] [thread 31552] [209.0] [cxt 0] Bytes parsed: 34
[23:17:56.765] [bmv2] [D] [thread 31552] [209.0] [cxt 0] Parser 'parser': end
[23:17:56.765] [bmv2] [D] [thread 31552] [209.0] [cxt 0] Pipeline 'ingress': start
[23:17:56.765] [bmv2] [T] [thread 31552] [209.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:56.765] [bmv2] [T] [thread 31552] [209.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:56.765] [bmv2] [D] [thread 31552] [209.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:56.765] [bmv2] [D] [thread 31552] [209.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:56.765] [bmv2] [D] [thread 31552] [209.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:56.765] [bmv2] [D] [thread 31552] [209.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:56.765] [bmv2] [T] [thread 31552] [209.0] [cxt 0] Action MyIngress.read_port
[23:17:56.765] [bmv2] [T] [thread 31552] [209.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:56.765] [bmv2] [T] [thread 31552] [209.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:56.765] [bmv2] [T] [thread 31552] [209.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:56.765] [bmv2] [T] [thread 31552] [209.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:56.765] [bmv2] [T] [thread 31552] [209.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:56.765] [bmv2] [T] [thread 31552] [209.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:56.765] [bmv2] [T] [thread 31552] [209.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:56.765] [bmv2] [D] [thread 31552] [209.0] [cxt 0] Looking up key:

[23:17:56.765] [bmv2] [D] [thread 31552] [209.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:56.765] [bmv2] [D] [thread 31552] [209.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:56.765] [bmv2] [T] [thread 31552] [209.0] [cxt 0] Action fast_reroute126
[23:17:56.765] [bmv2] [T] [thread 31552] [209.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:56.765] [bmv2] [T] [thread 31552] [209.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:56.765] [bmv2] [D] [thread 31552] [209.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:56.765] [bmv2] [D] [thread 31552] [209.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:56.765] [bmv2] [D] [thread 31552] [209.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:56.765] [bmv2] [D] [thread 31552] [209.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:56.766] [bmv2] [T] [thread 31552] [209.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:56.766] [bmv2] [T] [thread 31552] [209.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:56.766] [bmv2] [T] [thread 31552] [209.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:56.766] [bmv2] [T] [thread 31552] [209.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:56.766] [bmv2] [T] [thread 31552] [209.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:56.766] [bmv2] [D] [thread 31552] [209.0] [cxt 0] Looking up key:

[23:17:56.766] [bmv2] [D] [thread 31552] [209.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:56.766] [bmv2] [D] [thread 31552] [209.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:56.766] [bmv2] [T] [thread 31552] [209.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:56.766] [bmv2] [T] [thread 31552] [209.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:56.766] [bmv2] [T] [thread 31552] [209.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:17:56.766] [bmv2] [T] [thread 31552] [209.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:56.766] [bmv2] [T] [thread 31552] [209.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:56.766] [bmv2] [T] [thread 31552] [209.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:17:56.766] [bmv2] [T] [thread 31552] [209.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:56.766] [bmv2] [T] [thread 31552] [209.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:17:56.766] [bmv2] [T] [thread 31552] [209.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:56.766] [bmv2] [D] [thread 31552] [209.0] [cxt 0] Pipeline 'ingress': end
[23:17:56.766] [bmv2] [D] [thread 31552] [209.0] [cxt 0] Egress port is 4
[23:17:56.766] [bmv2] [D] [thread 31553] [209.0] [cxt 0] Pipeline 'egress': start
[23:17:56.766] [bmv2] [D] [thread 31553] [209.0] [cxt 0] Pipeline 'egress': end
[23:17:56.766] [bmv2] [D] [thread 31553] [209.0] [cxt 0] Deparser 'deparser': start
[23:17:56.766] [bmv2] [D] [thread 31553] [209.0] [cxt 0] Updating checksum 'cksum'
[23:17:56.766] [bmv2] [D] [thread 31553] [209.0] [cxt 0] Deparsing header 'ethernet'
[23:17:56.766] [bmv2] [D] [thread 31553] [209.0] [cxt 0] Deparsing header 'ipv4'
[23:17:56.766] [bmv2] [D] [thread 31553] [209.0] [cxt 0] Deparser 'deparser': end
[23:17:56.766] [bmv2] [D] [thread 31557] [209.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:56.775] [bmv2] [D] [thread 31552] [210.0] [cxt 0] Processing packet received on port 3
[23:17:56.775] [bmv2] [D] [thread 31552] [210.0] [cxt 0] Parser 'parser': start
[23:17:56.775] [bmv2] [D] [thread 31552] [210.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:56.775] [bmv2] [D] [thread 31552] [210.0] [cxt 0] Extracting header 'ethernet'
[23:17:56.775] [bmv2] [D] [thread 31552] [210.0] [cxt 0] Parser state 'start': key is 0800
[23:17:56.775] [bmv2] [T] [thread 31552] [210.0] [cxt 0] Bytes parsed: 14
[23:17:56.775] [bmv2] [D] [thread 31552] [210.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:56.775] [bmv2] [D] [thread 31552] [210.0] [cxt 0] Extracting header 'ipv4'
[23:17:56.775] [bmv2] [D] [thread 31552] [210.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:56.776] [bmv2] [T] [thread 31552] [210.0] [cxt 0] Bytes parsed: 34
[23:17:56.776] [bmv2] [D] [thread 31552] [210.0] [cxt 0] Parser 'parser': end
[23:17:56.776] [bmv2] [D] [thread 31552] [210.0] [cxt 0] Pipeline 'ingress': start
[23:17:56.776] [bmv2] [T] [thread 31552] [210.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:56.776] [bmv2] [T] [thread 31552] [210.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:56.776] [bmv2] [D] [thread 31552] [210.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:56.776] [bmv2] [D] [thread 31552] [210.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:56.776] [bmv2] [D] [thread 31552] [210.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:56.776] [bmv2] [D] [thread 31552] [210.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:56.776] [bmv2] [T] [thread 31552] [210.0] [cxt 0] Action MyIngress.read_port
[23:17:56.776] [bmv2] [T] [thread 31552] [210.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:56.776] [bmv2] [T] [thread 31552] [210.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:56.776] [bmv2] [T] [thread 31552] [210.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:56.776] [bmv2] [T] [thread 31552] [210.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:56.776] [bmv2] [T] [thread 31552] [210.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:56.776] [bmv2] [T] [thread 31552] [210.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:56.776] [bmv2] [T] [thread 31552] [210.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:56.776] [bmv2] [D] [thread 31552] [210.0] [cxt 0] Looking up key:

[23:17:56.776] [bmv2] [D] [thread 31552] [210.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:56.776] [bmv2] [D] [thread 31552] [210.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:56.776] [bmv2] [T] [thread 31552] [210.0] [cxt 0] Action fast_reroute126
[23:17:56.776] [bmv2] [T] [thread 31552] [210.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:56.776] [bmv2] [T] [thread 31552] [210.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:56.776] [bmv2] [D] [thread 31552] [210.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:56.776] [bmv2] [D] [thread 31552] [210.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:56.776] [bmv2] [D] [thread 31552] [210.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:56.776] [bmv2] [D] [thread 31552] [210.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:56.776] [bmv2] [T] [thread 31552] [210.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:56.776] [bmv2] [T] [thread 31552] [210.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:56.776] [bmv2] [T] [thread 31552] [210.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:56.776] [bmv2] [T] [thread 31552] [210.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:56.776] [bmv2] [T] [thread 31552] [210.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:56.776] [bmv2] [D] [thread 31552] [210.0] [cxt 0] Looking up key:

[23:17:56.776] [bmv2] [D] [thread 31552] [210.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:56.776] [bmv2] [D] [thread 31552] [210.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:56.776] [bmv2] [T] [thread 31552] [210.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:56.776] [bmv2] [T] [thread 31552] [210.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:56.776] [bmv2] [T] [thread 31552] [210.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:17:56.776] [bmv2] [T] [thread 31552] [210.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:56.776] [bmv2] [T] [thread 31552] [210.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:56.777] [bmv2] [T] [thread 31552] [210.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:17:56.777] [bmv2] [T] [thread 31552] [210.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:56.777] [bmv2] [T] [thread 31552] [210.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:17:56.777] [bmv2] [T] [thread 31552] [210.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:56.777] [bmv2] [D] [thread 31552] [210.0] [cxt 0] Pipeline 'ingress': end
[23:17:56.777] [bmv2] [D] [thread 31552] [210.0] [cxt 0] Egress port is 4
[23:17:56.777] [bmv2] [D] [thread 31553] [210.0] [cxt 0] Pipeline 'egress': start
[23:17:56.777] [bmv2] [D] [thread 31553] [210.0] [cxt 0] Pipeline 'egress': end
[23:17:56.777] [bmv2] [D] [thread 31553] [210.0] [cxt 0] Deparser 'deparser': start
[23:17:56.777] [bmv2] [D] [thread 31553] [210.0] [cxt 0] Updating checksum 'cksum'
[23:17:56.777] [bmv2] [D] [thread 31553] [210.0] [cxt 0] Deparsing header 'ethernet'
[23:17:56.777] [bmv2] [D] [thread 31553] [210.0] [cxt 0] Deparsing header 'ipv4'
[23:17:56.777] [bmv2] [D] [thread 31553] [210.0] [cxt 0] Deparser 'deparser': end
[23:17:56.777] [bmv2] [D] [thread 31557] [210.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:57.292] [bmv2] [D] [thread 31552] [211.0] [cxt 0] Processing packet received on port 3
[23:17:57.292] [bmv2] [D] [thread 31552] [211.0] [cxt 0] Parser 'parser': start
[23:17:57.292] [bmv2] [D] [thread 31552] [211.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:57.292] [bmv2] [D] [thread 31552] [211.0] [cxt 0] Extracting header 'ethernet'
[23:17:57.292] [bmv2] [D] [thread 31552] [211.0] [cxt 0] Parser state 'start': key is 0800
[23:17:57.292] [bmv2] [T] [thread 31552] [211.0] [cxt 0] Bytes parsed: 14
[23:17:57.292] [bmv2] [D] [thread 31552] [211.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:57.292] [bmv2] [D] [thread 31552] [211.0] [cxt 0] Extracting header 'ipv4'
[23:17:57.292] [bmv2] [D] [thread 31552] [211.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:57.292] [bmv2] [T] [thread 31552] [211.0] [cxt 0] Bytes parsed: 34
[23:17:57.292] [bmv2] [D] [thread 31552] [211.0] [cxt 0] Parser 'parser': end
[23:17:57.292] [bmv2] [D] [thread 31552] [211.0] [cxt 0] Pipeline 'ingress': start
[23:17:57.292] [bmv2] [T] [thread 31552] [211.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:57.292] [bmv2] [T] [thread 31552] [211.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:57.292] [bmv2] [D] [thread 31552] [211.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:57.292] [bmv2] [D] [thread 31552] [211.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:57.292] [bmv2] [D] [thread 31552] [211.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:57.292] [bmv2] [D] [thread 31552] [211.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:57.292] [bmv2] [T] [thread 31552] [211.0] [cxt 0] Action MyIngress.read_port
[23:17:57.292] [bmv2] [T] [thread 31552] [211.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:57.292] [bmv2] [T] [thread 31552] [211.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:57.292] [bmv2] [T] [thread 31552] [211.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:57.292] [bmv2] [T] [thread 31552] [211.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:57.292] [bmv2] [T] [thread 31552] [211.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:57.293] [bmv2] [T] [thread 31552] [211.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:57.293] [bmv2] [T] [thread 31552] [211.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:57.293] [bmv2] [D] [thread 31552] [211.0] [cxt 0] Looking up key:

[23:17:57.293] [bmv2] [D] [thread 31552] [211.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:57.293] [bmv2] [D] [thread 31552] [211.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:57.293] [bmv2] [T] [thread 31552] [211.0] [cxt 0] Action fast_reroute126
[23:17:57.293] [bmv2] [T] [thread 31552] [211.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:57.293] [bmv2] [T] [thread 31552] [211.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:57.293] [bmv2] [D] [thread 31552] [211.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:57.293] [bmv2] [D] [thread 31552] [211.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:57.293] [bmv2] [D] [thread 31552] [211.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:57.293] [bmv2] [D] [thread 31552] [211.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:57.293] [bmv2] [T] [thread 31552] [211.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:57.293] [bmv2] [T] [thread 31552] [211.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:57.293] [bmv2] [T] [thread 31552] [211.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:57.293] [bmv2] [T] [thread 31552] [211.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:57.293] [bmv2] [T] [thread 31552] [211.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:57.293] [bmv2] [D] [thread 31552] [211.0] [cxt 0] Looking up key:

[23:17:57.293] [bmv2] [D] [thread 31552] [211.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:57.293] [bmv2] [D] [thread 31552] [211.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:57.293] [bmv2] [T] [thread 31552] [211.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:57.293] [bmv2] [T] [thread 31552] [211.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:57.293] [bmv2] [T] [thread 31552] [211.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:17:57.293] [bmv2] [T] [thread 31552] [211.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:57.293] [bmv2] [T] [thread 31552] [211.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:57.293] [bmv2] [T] [thread 31552] [211.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:17:57.293] [bmv2] [T] [thread 31552] [211.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:57.293] [bmv2] [T] [thread 31552] [211.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:17:57.293] [bmv2] [T] [thread 31552] [211.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:57.293] [bmv2] [D] [thread 31552] [211.0] [cxt 0] Pipeline 'ingress': end
[23:17:57.293] [bmv2] [D] [thread 31552] [211.0] [cxt 0] Egress port is 4
[23:17:57.293] [bmv2] [D] [thread 31553] [211.0] [cxt 0] Pipeline 'egress': start
[23:17:57.293] [bmv2] [D] [thread 31553] [211.0] [cxt 0] Pipeline 'egress': end
[23:17:57.293] [bmv2] [D] [thread 31553] [211.0] [cxt 0] Deparser 'deparser': start
[23:17:57.293] [bmv2] [D] [thread 31553] [211.0] [cxt 0] Updating checksum 'cksum'
[23:17:57.293] [bmv2] [D] [thread 31553] [211.0] [cxt 0] Deparsing header 'ethernet'
[23:17:57.293] [bmv2] [D] [thread 31553] [211.0] [cxt 0] Deparsing header 'ipv4'
[23:17:57.293] [bmv2] [D] [thread 31553] [211.0] [cxt 0] Deparser 'deparser': end
[23:17:57.294] [bmv2] [D] [thread 31557] [211.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:58.356] [bmv2] [D] [thread 31552] [212.0] [cxt 0] Processing packet received on port 3
[23:17:58.356] [bmv2] [D] [thread 31552] [212.0] [cxt 0] Parser 'parser': start
[23:17:58.356] [bmv2] [D] [thread 31552] [212.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:58.356] [bmv2] [D] [thread 31552] [212.0] [cxt 0] Extracting header 'ethernet'
[23:17:58.356] [bmv2] [D] [thread 31552] [212.0] [cxt 0] Parser state 'start': key is 0800
[23:17:58.356] [bmv2] [T] [thread 31552] [212.0] [cxt 0] Bytes parsed: 14
[23:17:58.356] [bmv2] [D] [thread 31552] [212.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:58.356] [bmv2] [D] [thread 31552] [212.0] [cxt 0] Extracting header 'ipv4'
[23:17:58.356] [bmv2] [D] [thread 31552] [212.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:58.356] [bmv2] [T] [thread 31552] [212.0] [cxt 0] Bytes parsed: 34
[23:17:58.356] [bmv2] [D] [thread 31552] [212.0] [cxt 0] Parser 'parser': end
[23:17:58.356] [bmv2] [D] [thread 31552] [212.0] [cxt 0] Pipeline 'ingress': start
[23:17:58.356] [bmv2] [T] [thread 31552] [212.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:58.356] [bmv2] [T] [thread 31552] [212.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:58.356] [bmv2] [D] [thread 31552] [212.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:58.356] [bmv2] [D] [thread 31552] [212.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:58.356] [bmv2] [D] [thread 31552] [212.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:58.356] [bmv2] [D] [thread 31552] [212.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:58.356] [bmv2] [T] [thread 31552] [212.0] [cxt 0] Action MyIngress.read_port
[23:17:58.356] [bmv2] [T] [thread 31552] [212.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:58.356] [bmv2] [T] [thread 31552] [212.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:58.356] [bmv2] [T] [thread 31552] [212.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:58.356] [bmv2] [T] [thread 31552] [212.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:58.357] [bmv2] [T] [thread 31552] [212.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:58.357] [bmv2] [T] [thread 31552] [212.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:58.357] [bmv2] [T] [thread 31552] [212.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:58.357] [bmv2] [D] [thread 31552] [212.0] [cxt 0] Looking up key:

[23:17:58.357] [bmv2] [D] [thread 31552] [212.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:58.357] [bmv2] [D] [thread 31552] [212.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:58.357] [bmv2] [T] [thread 31552] [212.0] [cxt 0] Action fast_reroute126
[23:17:58.357] [bmv2] [T] [thread 31552] [212.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:58.357] [bmv2] [T] [thread 31552] [212.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:58.357] [bmv2] [D] [thread 31552] [212.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:58.357] [bmv2] [D] [thread 31552] [212.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:58.357] [bmv2] [D] [thread 31552] [212.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:58.357] [bmv2] [D] [thread 31552] [212.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:58.357] [bmv2] [T] [thread 31552] [212.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:58.357] [bmv2] [T] [thread 31552] [212.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:58.357] [bmv2] [T] [thread 31552] [212.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:58.357] [bmv2] [T] [thread 31552] [212.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:58.357] [bmv2] [T] [thread 31552] [212.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:58.357] [bmv2] [D] [thread 31552] [212.0] [cxt 0] Looking up key:

[23:17:58.357] [bmv2] [D] [thread 31552] [212.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:58.357] [bmv2] [D] [thread 31552] [212.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:58.357] [bmv2] [T] [thread 31552] [212.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:58.357] [bmv2] [T] [thread 31552] [212.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:58.357] [bmv2] [T] [thread 31552] [212.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:17:58.357] [bmv2] [T] [thread 31552] [212.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:58.357] [bmv2] [T] [thread 31552] [212.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:58.357] [bmv2] [T] [thread 31552] [212.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:17:58.357] [bmv2] [T] [thread 31552] [212.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:58.357] [bmv2] [T] [thread 31552] [212.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:17:58.357] [bmv2] [T] [thread 31552] [212.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:17:58.357] [bmv2] [T] [thread 31552] [212.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:17:58.357] [bmv2] [D] [thread 31552] [212.0] [cxt 0] Looking up key:

[23:17:58.357] [bmv2] [D] [thread 31552] [212.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:17:58.357] [bmv2] [D] [thread 31552] [212.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:17:58.357] [bmv2] [T] [thread 31552] [212.0] [cxt 0] Action MyIngress.read_depot_port
[23:17:58.357] [bmv2] [T] [thread 31552] [212.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:17:58.357] [bmv2] [T] [thread 31552] [212.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:17:58.357] [bmv2] [T] [thread 31552] [212.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:17:58.357] [bmv2] [D] [thread 31552] [212.0] [cxt 0] Looking up key:

[23:17:58.357] [bmv2] [D] [thread 31552] [212.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:17:58.357] [bmv2] [D] [thread 31552] [212.0] [cxt 0] Action entry is fast_reroute133 - 
[23:17:58.358] [bmv2] [T] [thread 31552] [212.0] [cxt 0] Action fast_reroute133
[23:17:58.358] [bmv2] [T] [thread 31552] [212.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:17:58.358] [bmv2] [T] [thread 31552] [212.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:17:58.358] [bmv2] [D] [thread 31552] [212.0] [cxt 0] Looking up key:

[23:17:58.358] [bmv2] [D] [thread 31552] [212.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:17:58.358] [bmv2] [D] [thread 31552] [212.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:17:58.358] [bmv2] [T] [thread 31552] [212.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:17:58.358] [bmv2] [T] [thread 31552] [212.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:17:58.358] [bmv2] [T] [thread 31552] [212.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:17:58.358] [bmv2] [D] [thread 31552] [212.0] [cxt 0] Pipeline 'ingress': end
[23:17:58.358] [bmv2] [D] [thread 31552] [212.0] [cxt 0] Egress port is 0
[23:17:58.358] [bmv2] [D] [thread 31553] [212.0] [cxt 0] Pipeline 'egress': start
[23:17:58.358] [bmv2] [D] [thread 31553] [212.0] [cxt 0] Pipeline 'egress': end
[23:17:58.358] [bmv2] [D] [thread 31553] [212.0] [cxt 0] Deparser 'deparser': start
[23:17:58.358] [bmv2] [D] [thread 31553] [212.0] [cxt 0] Updating checksum 'cksum'
[23:17:58.358] [bmv2] [D] [thread 31553] [212.0] [cxt 0] Deparsing header 'ethernet'
[23:17:58.358] [bmv2] [D] [thread 31553] [212.0] [cxt 0] Deparsing header 'ipv4'
[23:17:58.358] [bmv2] [D] [thread 31553] [212.0] [cxt 0] Deparser 'deparser': end
[23:17:58.358] [bmv2] [D] [thread 31557] [212.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:17:59.420] [bmv2] [D] [thread 31552] [213.0] [cxt 0] Processing packet received on port 3
[23:17:59.420] [bmv2] [D] [thread 31552] [213.0] [cxt 0] Parser 'parser': start
[23:17:59.420] [bmv2] [D] [thread 31552] [213.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:59.420] [bmv2] [D] [thread 31552] [213.0] [cxt 0] Extracting header 'ethernet'
[23:17:59.420] [bmv2] [D] [thread 31552] [213.0] [cxt 0] Parser state 'start': key is 0800
[23:17:59.420] [bmv2] [T] [thread 31552] [213.0] [cxt 0] Bytes parsed: 14
[23:17:59.420] [bmv2] [D] [thread 31552] [213.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:59.420] [bmv2] [D] [thread 31552] [213.0] [cxt 0] Extracting header 'ipv4'
[23:17:59.421] [bmv2] [D] [thread 31552] [213.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:59.421] [bmv2] [T] [thread 31552] [213.0] [cxt 0] Bytes parsed: 34
[23:17:59.421] [bmv2] [D] [thread 31552] [213.0] [cxt 0] Parser 'parser': end
[23:17:59.421] [bmv2] [D] [thread 31552] [213.0] [cxt 0] Pipeline 'ingress': start
[23:17:59.421] [bmv2] [T] [thread 31552] [213.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:59.421] [bmv2] [T] [thread 31552] [213.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:59.421] [bmv2] [D] [thread 31552] [213.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:59.421] [bmv2] [D] [thread 31552] [213.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:59.421] [bmv2] [D] [thread 31552] [213.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:59.421] [bmv2] [D] [thread 31552] [213.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:59.421] [bmv2] [T] [thread 31552] [213.0] [cxt 0] Action MyIngress.read_port
[23:17:59.421] [bmv2] [T] [thread 31552] [213.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:59.421] [bmv2] [T] [thread 31552] [213.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:59.421] [bmv2] [T] [thread 31552] [213.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:59.421] [bmv2] [T] [thread 31552] [213.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:59.421] [bmv2] [T] [thread 31552] [213.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:59.421] [bmv2] [T] [thread 31552] [213.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:59.421] [bmv2] [T] [thread 31552] [213.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:59.421] [bmv2] [D] [thread 31552] [213.0] [cxt 0] Looking up key:

[23:17:59.421] [bmv2] [D] [thread 31552] [213.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:59.421] [bmv2] [D] [thread 31552] [213.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:59.421] [bmv2] [T] [thread 31552] [213.0] [cxt 0] Action fast_reroute126
[23:17:59.421] [bmv2] [T] [thread 31552] [213.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:59.421] [bmv2] [T] [thread 31552] [213.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:59.421] [bmv2] [D] [thread 31552] [213.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:59.421] [bmv2] [D] [thread 31552] [213.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:59.421] [bmv2] [D] [thread 31552] [213.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:59.421] [bmv2] [D] [thread 31552] [213.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:59.421] [bmv2] [T] [thread 31552] [213.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:59.421] [bmv2] [T] [thread 31552] [213.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:59.421] [bmv2] [T] [thread 31552] [213.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:59.421] [bmv2] [T] [thread 31552] [213.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:59.421] [bmv2] [T] [thread 31552] [213.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:59.421] [bmv2] [D] [thread 31552] [213.0] [cxt 0] Looking up key:

[23:17:59.421] [bmv2] [D] [thread 31552] [213.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:59.421] [bmv2] [D] [thread 31552] [213.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:59.421] [bmv2] [T] [thread 31552] [213.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:59.421] [bmv2] [T] [thread 31552] [213.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:59.422] [bmv2] [T] [thread 31552] [213.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:17:59.422] [bmv2] [T] [thread 31552] [213.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:59.422] [bmv2] [T] [thread 31552] [213.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:59.422] [bmv2] [T] [thread 31552] [213.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:17:59.422] [bmv2] [T] [thread 31552] [213.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:59.422] [bmv2] [T] [thread 31552] [213.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:17:59.422] [bmv2] [T] [thread 31552] [213.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:59.422] [bmv2] [D] [thread 31552] [213.0] [cxt 0] Pipeline 'ingress': end
[23:17:59.422] [bmv2] [D] [thread 31552] [213.0] [cxt 0] Egress port is 4
[23:17:59.422] [bmv2] [D] [thread 31553] [213.0] [cxt 0] Pipeline 'egress': start
[23:17:59.422] [bmv2] [D] [thread 31553] [213.0] [cxt 0] Pipeline 'egress': end
[23:17:59.422] [bmv2] [D] [thread 31553] [213.0] [cxt 0] Deparser 'deparser': start
[23:17:59.422] [bmv2] [D] [thread 31553] [213.0] [cxt 0] Updating checksum 'cksum'
[23:17:59.422] [bmv2] [D] [thread 31553] [213.0] [cxt 0] Deparsing header 'ethernet'
[23:17:59.422] [bmv2] [D] [thread 31553] [213.0] [cxt 0] Deparsing header 'ipv4'
[23:17:59.422] [bmv2] [D] [thread 31553] [213.0] [cxt 0] Deparser 'deparser': end
[23:17:59.422] [bmv2] [D] [thread 31557] [213.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:17:59.946] [bmv2] [D] [thread 31552] [214.0] [cxt 0] Processing packet received on port 3
[23:17:59.946] [bmv2] [D] [thread 31552] [214.0] [cxt 0] Parser 'parser': start
[23:17:59.946] [bmv2] [D] [thread 31552] [214.0] [cxt 0] Parser 'parser' entering state 'start'
[23:17:59.946] [bmv2] [D] [thread 31552] [214.0] [cxt 0] Extracting header 'ethernet'
[23:17:59.946] [bmv2] [D] [thread 31552] [214.0] [cxt 0] Parser state 'start': key is 0800
[23:17:59.946] [bmv2] [T] [thread 31552] [214.0] [cxt 0] Bytes parsed: 14
[23:17:59.946] [bmv2] [D] [thread 31552] [214.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:17:59.946] [bmv2] [D] [thread 31552] [214.0] [cxt 0] Extracting header 'ipv4'
[23:17:59.946] [bmv2] [D] [thread 31552] [214.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:17:59.946] [bmv2] [T] [thread 31552] [214.0] [cxt 0] Bytes parsed: 34
[23:17:59.946] [bmv2] [D] [thread 31552] [214.0] [cxt 0] Parser 'parser': end
[23:17:59.946] [bmv2] [D] [thread 31552] [214.0] [cxt 0] Pipeline 'ingress': start
[23:17:59.946] [bmv2] [T] [thread 31552] [214.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:17:59.946] [bmv2] [T] [thread 31552] [214.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:17:59.946] [bmv2] [D] [thread 31552] [214.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:59.946] [bmv2] [D] [thread 31552] [214.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:17:59.946] [bmv2] [D] [thread 31552] [214.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:17:59.947] [bmv2] [D] [thread 31552] [214.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:17:59.947] [bmv2] [T] [thread 31552] [214.0] [cxt 0] Action MyIngress.read_port
[23:17:59.947] [bmv2] [T] [thread 31552] [214.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:17:59.947] [bmv2] [T] [thread 31552] [214.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:17:59.947] [bmv2] [T] [thread 31552] [214.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:17:59.947] [bmv2] [T] [thread 31552] [214.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:17:59.947] [bmv2] [T] [thread 31552] [214.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:17:59.947] [bmv2] [T] [thread 31552] [214.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:17:59.947] [bmv2] [T] [thread 31552] [214.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:17:59.947] [bmv2] [D] [thread 31552] [214.0] [cxt 0] Looking up key:

[23:17:59.947] [bmv2] [D] [thread 31552] [214.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:17:59.947] [bmv2] [D] [thread 31552] [214.0] [cxt 0] Action entry is fast_reroute126 - 
[23:17:59.947] [bmv2] [T] [thread 31552] [214.0] [cxt 0] Action fast_reroute126
[23:17:59.947] [bmv2] [T] [thread 31552] [214.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:17:59.947] [bmv2] [T] [thread 31552] [214.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:17:59.947] [bmv2] [D] [thread 31552] [214.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:17:59.947] [bmv2] [D] [thread 31552] [214.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:17:59.947] [bmv2] [D] [thread 31552] [214.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:17:59.947] [bmv2] [D] [thread 31552] [214.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:17:59.947] [bmv2] [T] [thread 31552] [214.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:17:59.947] [bmv2] [T] [thread 31552] [214.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:17:59.947] [bmv2] [T] [thread 31552] [214.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:17:59.947] [bmv2] [T] [thread 31552] [214.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:17:59.947] [bmv2] [T] [thread 31552] [214.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:17:59.947] [bmv2] [D] [thread 31552] [214.0] [cxt 0] Looking up key:

[23:17:59.947] [bmv2] [D] [thread 31552] [214.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:17:59.947] [bmv2] [D] [thread 31552] [214.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:17:59.947] [bmv2] [T] [thread 31552] [214.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:17:59.947] [bmv2] [T] [thread 31552] [214.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:59.947] [bmv2] [T] [thread 31552] [214.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:17:59.947] [bmv2] [T] [thread 31552] [214.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:17:59.947] [bmv2] [T] [thread 31552] [214.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:17:59.947] [bmv2] [T] [thread 31552] [214.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:17:59.947] [bmv2] [T] [thread 31552] [214.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:17:59.947] [bmv2] [T] [thread 31552] [214.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:17:59.947] [bmv2] [T] [thread 31552] [214.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:17:59.947] [bmv2] [D] [thread 31552] [214.0] [cxt 0] Pipeline 'ingress': end
[23:17:59.947] [bmv2] [D] [thread 31552] [214.0] [cxt 0] Egress port is 4
[23:17:59.947] [bmv2] [D] [thread 31553] [214.0] [cxt 0] Pipeline 'egress': start
[23:17:59.947] [bmv2] [D] [thread 31553] [214.0] [cxt 0] Pipeline 'egress': end
[23:17:59.947] [bmv2] [D] [thread 31553] [214.0] [cxt 0] Deparser 'deparser': start
[23:17:59.947] [bmv2] [D] [thread 31553] [214.0] [cxt 0] Updating checksum 'cksum'
[23:17:59.947] [bmv2] [D] [thread 31553] [214.0] [cxt 0] Deparsing header 'ethernet'
[23:17:59.947] [bmv2] [D] [thread 31553] [214.0] [cxt 0] Deparsing header 'ipv4'
[23:17:59.947] [bmv2] [D] [thread 31553] [214.0] [cxt 0] Deparser 'deparser': end
[23:17:59.947] [bmv2] [D] [thread 31557] [214.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:01.552] [bmv2] [D] [thread 31552] [215.0] [cxt 0] Processing packet received on port 3
[23:18:01.552] [bmv2] [D] [thread 31552] [215.0] [cxt 0] Parser 'parser': start
[23:18:01.552] [bmv2] [D] [thread 31552] [215.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:01.552] [bmv2] [D] [thread 31552] [215.0] [cxt 0] Extracting header 'ethernet'
[23:18:01.552] [bmv2] [D] [thread 31552] [215.0] [cxt 0] Parser state 'start': key is 0800
[23:18:01.552] [bmv2] [T] [thread 31552] [215.0] [cxt 0] Bytes parsed: 14
[23:18:01.552] [bmv2] [D] [thread 31552] [215.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:01.552] [bmv2] [D] [thread 31552] [215.0] [cxt 0] Extracting header 'ipv4'
[23:18:01.552] [bmv2] [D] [thread 31552] [215.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:01.552] [bmv2] [T] [thread 31552] [215.0] [cxt 0] Bytes parsed: 34
[23:18:01.552] [bmv2] [D] [thread 31552] [215.0] [cxt 0] Parser 'parser': end
[23:18:01.552] [bmv2] [D] [thread 31552] [215.0] [cxt 0] Pipeline 'ingress': start
[23:18:01.552] [bmv2] [T] [thread 31552] [215.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:01.552] [bmv2] [T] [thread 31552] [215.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:01.552] [bmv2] [D] [thread 31552] [215.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:01.552] [bmv2] [D] [thread 31552] [215.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:01.552] [bmv2] [D] [thread 31552] [215.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:01.552] [bmv2] [D] [thread 31552] [215.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:01.552] [bmv2] [T] [thread 31552] [215.0] [cxt 0] Action MyIngress.read_port
[23:18:01.552] [bmv2] [T] [thread 31552] [215.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:01.552] [bmv2] [T] [thread 31552] [215.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:01.552] [bmv2] [T] [thread 31552] [215.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:01.552] [bmv2] [T] [thread 31552] [215.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:01.552] [bmv2] [T] [thread 31552] [215.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:01.552] [bmv2] [T] [thread 31552] [215.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:01.552] [bmv2] [T] [thread 31552] [215.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:01.552] [bmv2] [D] [thread 31552] [215.0] [cxt 0] Looking up key:

[23:18:01.552] [bmv2] [D] [thread 31552] [215.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:01.552] [bmv2] [D] [thread 31552] [215.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:01.552] [bmv2] [T] [thread 31552] [215.0] [cxt 0] Action fast_reroute126
[23:18:01.552] [bmv2] [T] [thread 31552] [215.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:01.552] [bmv2] [T] [thread 31552] [215.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:01.552] [bmv2] [D] [thread 31552] [215.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:01.552] [bmv2] [D] [thread 31552] [215.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:01.552] [bmv2] [D] [thread 31552] [215.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:01.553] [bmv2] [D] [thread 31552] [215.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:01.553] [bmv2] [T] [thread 31552] [215.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:01.553] [bmv2] [T] [thread 31552] [215.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:01.553] [bmv2] [T] [thread 31552] [215.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:01.553] [bmv2] [T] [thread 31552] [215.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:01.553] [bmv2] [T] [thread 31552] [215.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:01.553] [bmv2] [D] [thread 31552] [215.0] [cxt 0] Looking up key:

[23:18:01.553] [bmv2] [D] [thread 31552] [215.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:01.553] [bmv2] [D] [thread 31552] [215.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:01.553] [bmv2] [T] [thread 31552] [215.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:01.553] [bmv2] [T] [thread 31552] [215.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:01.553] [bmv2] [T] [thread 31552] [215.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:18:01.553] [bmv2] [T] [thread 31552] [215.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:01.553] [bmv2] [T] [thread 31552] [215.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:01.553] [bmv2] [T] [thread 31552] [215.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:18:01.553] [bmv2] [T] [thread 31552] [215.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:01.553] [bmv2] [T] [thread 31552] [215.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:18:01.553] [bmv2] [T] [thread 31552] [215.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:01.553] [bmv2] [D] [thread 31552] [215.0] [cxt 0] Pipeline 'ingress': end
[23:18:01.553] [bmv2] [D] [thread 31552] [215.0] [cxt 0] Egress port is 4
[23:18:01.553] [bmv2] [D] [thread 31553] [215.0] [cxt 0] Pipeline 'egress': start
[23:18:01.553] [bmv2] [D] [thread 31553] [215.0] [cxt 0] Pipeline 'egress': end
[23:18:01.553] [bmv2] [D] [thread 31553] [215.0] [cxt 0] Deparser 'deparser': start
[23:18:01.553] [bmv2] [D] [thread 31553] [215.0] [cxt 0] Updating checksum 'cksum'
[23:18:01.553] [bmv2] [D] [thread 31553] [215.0] [cxt 0] Deparsing header 'ethernet'
[23:18:01.553] [bmv2] [D] [thread 31553] [215.0] [cxt 0] Deparsing header 'ipv4'
[23:18:01.553] [bmv2] [D] [thread 31553] [215.0] [cxt 0] Deparser 'deparser': end
[23:18:01.553] [bmv2] [D] [thread 31557] [215.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:01.562] [bmv2] [D] [thread 31552] [216.0] [cxt 0] Processing packet received on port 3
[23:18:01.562] [bmv2] [D] [thread 31552] [216.0] [cxt 0] Parser 'parser': start
[23:18:01.562] [bmv2] [D] [thread 31552] [216.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:01.562] [bmv2] [D] [thread 31552] [216.0] [cxt 0] Extracting header 'ethernet'
[23:18:01.562] [bmv2] [D] [thread 31552] [216.0] [cxt 0] Parser state 'start': key is 0800
[23:18:01.562] [bmv2] [T] [thread 31552] [216.0] [cxt 0] Bytes parsed: 14
[23:18:01.562] [bmv2] [D] [thread 31552] [216.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:01.562] [bmv2] [D] [thread 31552] [216.0] [cxt 0] Extracting header 'ipv4'
[23:18:01.562] [bmv2] [D] [thread 31552] [216.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:01.562] [bmv2] [T] [thread 31552] [216.0] [cxt 0] Bytes parsed: 34
[23:18:01.562] [bmv2] [D] [thread 31552] [216.0] [cxt 0] Parser 'parser': end
[23:18:01.562] [bmv2] [D] [thread 31552] [216.0] [cxt 0] Pipeline 'ingress': start
[23:18:01.562] [bmv2] [T] [thread 31552] [216.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:01.562] [bmv2] [T] [thread 31552] [216.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:01.563] [bmv2] [D] [thread 31552] [216.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:01.563] [bmv2] [D] [thread 31552] [216.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:01.563] [bmv2] [D] [thread 31552] [216.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:01.563] [bmv2] [D] [thread 31552] [216.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:01.563] [bmv2] [T] [thread 31552] [216.0] [cxt 0] Action MyIngress.read_port
[23:18:01.563] [bmv2] [T] [thread 31552] [216.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:01.563] [bmv2] [T] [thread 31552] [216.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:01.563] [bmv2] [T] [thread 31552] [216.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:01.563] [bmv2] [T] [thread 31552] [216.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:01.563] [bmv2] [T] [thread 31552] [216.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:01.563] [bmv2] [T] [thread 31552] [216.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:01.563] [bmv2] [T] [thread 31552] [216.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:01.563] [bmv2] [D] [thread 31552] [216.0] [cxt 0] Looking up key:

[23:18:01.563] [bmv2] [D] [thread 31552] [216.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:01.563] [bmv2] [D] [thread 31552] [216.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:01.563] [bmv2] [T] [thread 31552] [216.0] [cxt 0] Action fast_reroute126
[23:18:01.563] [bmv2] [T] [thread 31552] [216.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:01.563] [bmv2] [T] [thread 31552] [216.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:01.563] [bmv2] [D] [thread 31552] [216.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:01.563] [bmv2] [D] [thread 31552] [216.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:01.563] [bmv2] [D] [thread 31552] [216.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:01.563] [bmv2] [D] [thread 31552] [216.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:01.563] [bmv2] [T] [thread 31552] [216.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:01.563] [bmv2] [T] [thread 31552] [216.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:01.563] [bmv2] [T] [thread 31552] [216.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:01.563] [bmv2] [T] [thread 31552] [216.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:01.563] [bmv2] [T] [thread 31552] [216.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:01.563] [bmv2] [D] [thread 31552] [216.0] [cxt 0] Looking up key:

[23:18:01.563] [bmv2] [D] [thread 31552] [216.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:01.563] [bmv2] [D] [thread 31552] [216.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:01.563] [bmv2] [T] [thread 31552] [216.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:01.563] [bmv2] [T] [thread 31552] [216.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:01.563] [bmv2] [T] [thread 31552] [216.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:18:01.563] [bmv2] [T] [thread 31552] [216.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:01.563] [bmv2] [T] [thread 31552] [216.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:01.563] [bmv2] [T] [thread 31552] [216.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:18:01.563] [bmv2] [T] [thread 31552] [216.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:01.563] [bmv2] [T] [thread 31552] [216.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:18:01.563] [bmv2] [T] [thread 31552] [216.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:01.563] [bmv2] [D] [thread 31552] [216.0] [cxt 0] Pipeline 'ingress': end
[23:18:01.563] [bmv2] [D] [thread 31552] [216.0] [cxt 0] Egress port is 4
[23:18:01.564] [bmv2] [D] [thread 31553] [216.0] [cxt 0] Pipeline 'egress': start
[23:18:01.564] [bmv2] [D] [thread 31553] [216.0] [cxt 0] Pipeline 'egress': end
[23:18:01.564] [bmv2] [D] [thread 31553] [216.0] [cxt 0] Deparser 'deparser': start
[23:18:01.564] [bmv2] [D] [thread 31553] [216.0] [cxt 0] Updating checksum 'cksum'
[23:18:01.564] [bmv2] [D] [thread 31553] [216.0] [cxt 0] Deparsing header 'ethernet'
[23:18:01.564] [bmv2] [D] [thread 31553] [216.0] [cxt 0] Deparsing header 'ipv4'
[23:18:01.564] [bmv2] [D] [thread 31553] [216.0] [cxt 0] Deparser 'deparser': end
[23:18:01.564] [bmv2] [D] [thread 31557] [216.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:01.573] [bmv2] [D] [thread 31552] [217.0] [cxt 0] Processing packet received on port 3
[23:18:01.573] [bmv2] [D] [thread 31552] [217.0] [cxt 0] Parser 'parser': start
[23:18:01.573] [bmv2] [D] [thread 31552] [217.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:01.573] [bmv2] [D] [thread 31552] [217.0] [cxt 0] Extracting header 'ethernet'
[23:18:01.573] [bmv2] [D] [thread 31552] [217.0] [cxt 0] Parser state 'start': key is 0800
[23:18:01.573] [bmv2] [T] [thread 31552] [217.0] [cxt 0] Bytes parsed: 14
[23:18:01.573] [bmv2] [D] [thread 31552] [217.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:01.573] [bmv2] [D] [thread 31552] [217.0] [cxt 0] Extracting header 'ipv4'
[23:18:01.573] [bmv2] [D] [thread 31552] [217.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:01.573] [bmv2] [T] [thread 31552] [217.0] [cxt 0] Bytes parsed: 34
[23:18:01.573] [bmv2] [D] [thread 31552] [217.0] [cxt 0] Parser 'parser': end
[23:18:01.573] [bmv2] [D] [thread 31552] [217.0] [cxt 0] Pipeline 'ingress': start
[23:18:01.573] [bmv2] [T] [thread 31552] [217.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:01.573] [bmv2] [T] [thread 31552] [217.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:01.573] [bmv2] [D] [thread 31552] [217.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:01.573] [bmv2] [D] [thread 31552] [217.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:01.573] [bmv2] [D] [thread 31552] [217.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:01.573] [bmv2] [D] [thread 31552] [217.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:01.573] [bmv2] [T] [thread 31552] [217.0] [cxt 0] Action MyIngress.read_port
[23:18:01.573] [bmv2] [T] [thread 31552] [217.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:01.573] [bmv2] [T] [thread 31552] [217.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:01.573] [bmv2] [T] [thread 31552] [217.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:01.573] [bmv2] [T] [thread 31552] [217.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:01.573] [bmv2] [T] [thread 31552] [217.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:01.573] [bmv2] [T] [thread 31552] [217.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:01.573] [bmv2] [T] [thread 31552] [217.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:01.573] [bmv2] [D] [thread 31552] [217.0] [cxt 0] Looking up key:

[23:18:01.573] [bmv2] [D] [thread 31552] [217.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:01.573] [bmv2] [D] [thread 31552] [217.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:01.573] [bmv2] [T] [thread 31552] [217.0] [cxt 0] Action fast_reroute126
[23:18:01.574] [bmv2] [T] [thread 31552] [217.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:01.574] [bmv2] [T] [thread 31552] [217.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:01.574] [bmv2] [D] [thread 31552] [217.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:01.574] [bmv2] [D] [thread 31552] [217.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:01.574] [bmv2] [D] [thread 31552] [217.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:01.574] [bmv2] [D] [thread 31552] [217.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:01.574] [bmv2] [T] [thread 31552] [217.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:01.574] [bmv2] [T] [thread 31552] [217.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:01.574] [bmv2] [T] [thread 31552] [217.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:01.574] [bmv2] [T] [thread 31552] [217.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:01.574] [bmv2] [T] [thread 31552] [217.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:01.574] [bmv2] [D] [thread 31552] [217.0] [cxt 0] Looking up key:

[23:18:01.574] [bmv2] [D] [thread 31552] [217.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:01.574] [bmv2] [D] [thread 31552] [217.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:01.574] [bmv2] [T] [thread 31552] [217.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:01.574] [bmv2] [T] [thread 31552] [217.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:01.574] [bmv2] [T] [thread 31552] [217.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:18:01.574] [bmv2] [T] [thread 31552] [217.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:01.574] [bmv2] [T] [thread 31552] [217.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:01.574] [bmv2] [T] [thread 31552] [217.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:18:01.574] [bmv2] [T] [thread 31552] [217.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:01.574] [bmv2] [T] [thread 31552] [217.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:18:01.574] [bmv2] [T] [thread 31552] [217.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:01.574] [bmv2] [D] [thread 31552] [217.0] [cxt 0] Pipeline 'ingress': end
[23:18:01.574] [bmv2] [D] [thread 31552] [217.0] [cxt 0] Egress port is 4
[23:18:01.574] [bmv2] [D] [thread 31553] [217.0] [cxt 0] Pipeline 'egress': start
[23:18:01.574] [bmv2] [D] [thread 31553] [217.0] [cxt 0] Pipeline 'egress': end
[23:18:01.574] [bmv2] [D] [thread 31553] [217.0] [cxt 0] Deparser 'deparser': start
[23:18:01.574] [bmv2] [D] [thread 31553] [217.0] [cxt 0] Updating checksum 'cksum'
[23:18:01.574] [bmv2] [D] [thread 31553] [217.0] [cxt 0] Deparsing header 'ethernet'
[23:18:01.574] [bmv2] [D] [thread 31553] [217.0] [cxt 0] Deparsing header 'ipv4'
[23:18:01.574] [bmv2] [D] [thread 31553] [217.0] [cxt 0] Deparser 'deparser': end
[23:18:01.574] [bmv2] [D] [thread 31557] [217.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:01.583] [bmv2] [D] [thread 31552] [218.0] [cxt 0] Processing packet received on port 3
[23:18:01.583] [bmv2] [D] [thread 31552] [218.0] [cxt 0] Parser 'parser': start
[23:18:01.583] [bmv2] [D] [thread 31552] [218.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:01.583] [bmv2] [D] [thread 31552] [218.0] [cxt 0] Extracting header 'ethernet'
[23:18:01.583] [bmv2] [D] [thread 31552] [218.0] [cxt 0] Parser state 'start': key is 0800
[23:18:01.583] [bmv2] [T] [thread 31552] [218.0] [cxt 0] Bytes parsed: 14
[23:18:01.583] [bmv2] [D] [thread 31552] [218.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:01.583] [bmv2] [D] [thread 31552] [218.0] [cxt 0] Extracting header 'ipv4'
[23:18:01.583] [bmv2] [D] [thread 31552] [218.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:01.583] [bmv2] [T] [thread 31552] [218.0] [cxt 0] Bytes parsed: 34
[23:18:01.583] [bmv2] [D] [thread 31552] [218.0] [cxt 0] Parser 'parser': end
[23:18:01.583] [bmv2] [D] [thread 31552] [218.0] [cxt 0] Pipeline 'ingress': start
[23:18:01.583] [bmv2] [T] [thread 31552] [218.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:01.584] [bmv2] [T] [thread 31552] [218.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:01.584] [bmv2] [D] [thread 31552] [218.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:01.584] [bmv2] [D] [thread 31552] [218.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:01.584] [bmv2] [D] [thread 31552] [218.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:01.584] [bmv2] [D] [thread 31552] [218.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:01.584] [bmv2] [T] [thread 31552] [218.0] [cxt 0] Action MyIngress.read_port
[23:18:01.584] [bmv2] [T] [thread 31552] [218.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:01.584] [bmv2] [T] [thread 31552] [218.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:01.584] [bmv2] [T] [thread 31552] [218.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:01.584] [bmv2] [T] [thread 31552] [218.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:01.584] [bmv2] [T] [thread 31552] [218.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:01.584] [bmv2] [T] [thread 31552] [218.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:01.584] [bmv2] [T] [thread 31552] [218.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:01.584] [bmv2] [D] [thread 31552] [218.0] [cxt 0] Looking up key:

[23:18:01.584] [bmv2] [D] [thread 31552] [218.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:01.584] [bmv2] [D] [thread 31552] [218.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:01.584] [bmv2] [T] [thread 31552] [218.0] [cxt 0] Action fast_reroute126
[23:18:01.584] [bmv2] [T] [thread 31552] [218.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:01.584] [bmv2] [T] [thread 31552] [218.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:01.584] [bmv2] [D] [thread 31552] [218.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:01.584] [bmv2] [D] [thread 31552] [218.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:01.584] [bmv2] [D] [thread 31552] [218.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:01.584] [bmv2] [D] [thread 31552] [218.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:01.584] [bmv2] [T] [thread 31552] [218.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:01.584] [bmv2] [T] [thread 31552] [218.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:01.584] [bmv2] [T] [thread 31552] [218.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:01.584] [bmv2] [T] [thread 31552] [218.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:01.584] [bmv2] [T] [thread 31552] [218.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:01.584] [bmv2] [D] [thread 31552] [218.0] [cxt 0] Looking up key:

[23:18:01.584] [bmv2] [D] [thread 31552] [218.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:01.584] [bmv2] [D] [thread 31552] [218.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:01.584] [bmv2] [T] [thread 31552] [218.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:01.584] [bmv2] [T] [thread 31552] [218.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:01.584] [bmv2] [T] [thread 31552] [218.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:18:01.584] [bmv2] [T] [thread 31552] [218.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:01.584] [bmv2] [T] [thread 31552] [218.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:01.584] [bmv2] [T] [thread 31552] [218.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:18:01.584] [bmv2] [T] [thread 31552] [218.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:01.584] [bmv2] [T] [thread 31552] [218.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:18:01.584] [bmv2] [T] [thread 31552] [218.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:01.584] [bmv2] [D] [thread 31552] [218.0] [cxt 0] Pipeline 'ingress': end
[23:18:01.584] [bmv2] [D] [thread 31552] [218.0] [cxt 0] Egress port is 4
[23:18:01.585] [bmv2] [D] [thread 31553] [218.0] [cxt 0] Pipeline 'egress': start
[23:18:01.585] [bmv2] [D] [thread 31553] [218.0] [cxt 0] Pipeline 'egress': end
[23:18:01.585] [bmv2] [D] [thread 31553] [218.0] [cxt 0] Deparser 'deparser': start
[23:18:01.585] [bmv2] [D] [thread 31553] [218.0] [cxt 0] Updating checksum 'cksum'
[23:18:01.585] [bmv2] [D] [thread 31553] [218.0] [cxt 0] Deparsing header 'ethernet'
[23:18:01.585] [bmv2] [D] [thread 31553] [218.0] [cxt 0] Deparsing header 'ipv4'
[23:18:01.585] [bmv2] [D] [thread 31553] [218.0] [cxt 0] Deparser 'deparser': end
[23:18:01.585] [bmv2] [D] [thread 31557] [218.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:04.228] [bmv2] [D] [thread 31552] [219.0] [cxt 0] Processing packet received on port 3
[23:18:04.228] [bmv2] [D] [thread 31552] [219.0] [cxt 0] Parser 'parser': start
[23:18:04.228] [bmv2] [D] [thread 31552] [219.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:04.228] [bmv2] [D] [thread 31552] [219.0] [cxt 0] Extracting header 'ethernet'
[23:18:04.228] [bmv2] [D] [thread 31552] [219.0] [cxt 0] Parser state 'start': key is 0800
[23:18:04.228] [bmv2] [T] [thread 31552] [219.0] [cxt 0] Bytes parsed: 14
[23:18:04.228] [bmv2] [D] [thread 31552] [219.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:04.228] [bmv2] [D] [thread 31552] [219.0] [cxt 0] Extracting header 'ipv4'
[23:18:04.228] [bmv2] [D] [thread 31552] [219.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:04.228] [bmv2] [T] [thread 31552] [219.0] [cxt 0] Bytes parsed: 34
[23:18:04.228] [bmv2] [D] [thread 31552] [219.0] [cxt 0] Parser 'parser': end
[23:18:04.228] [bmv2] [D] [thread 31552] [219.0] [cxt 0] Pipeline 'ingress': start
[23:18:04.228] [bmv2] [T] [thread 31552] [219.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:04.228] [bmv2] [T] [thread 31552] [219.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:04.228] [bmv2] [D] [thread 31552] [219.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:04.228] [bmv2] [D] [thread 31552] [219.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:04.228] [bmv2] [D] [thread 31552] [219.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:04.228] [bmv2] [D] [thread 31552] [219.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:04.228] [bmv2] [T] [thread 31552] [219.0] [cxt 0] Action MyIngress.read_port
[23:18:04.228] [bmv2] [T] [thread 31552] [219.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:04.228] [bmv2] [T] [thread 31552] [219.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:04.228] [bmv2] [T] [thread 31552] [219.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:04.228] [bmv2] [T] [thread 31552] [219.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:04.228] [bmv2] [T] [thread 31552] [219.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:04.228] [bmv2] [T] [thread 31552] [219.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:04.228] [bmv2] [T] [thread 31552] [219.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:04.228] [bmv2] [D] [thread 31552] [219.0] [cxt 0] Looking up key:

[23:18:04.228] [bmv2] [D] [thread 31552] [219.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:04.228] [bmv2] [D] [thread 31552] [219.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:04.228] [bmv2] [T] [thread 31552] [219.0] [cxt 0] Action fast_reroute126
[23:18:04.228] [bmv2] [T] [thread 31552] [219.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:04.228] [bmv2] [T] [thread 31552] [219.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:04.228] [bmv2] [D] [thread 31552] [219.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:04.228] [bmv2] [D] [thread 31552] [219.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:04.228] [bmv2] [D] [thread 31552] [219.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:04.228] [bmv2] [D] [thread 31552] [219.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:04.228] [bmv2] [T] [thread 31552] [219.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:04.228] [bmv2] [T] [thread 31552] [219.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:04.228] [bmv2] [T] [thread 31552] [219.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:04.228] [bmv2] [T] [thread 31552] [219.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:04.229] [bmv2] [T] [thread 31552] [219.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:04.229] [bmv2] [D] [thread 31552] [219.0] [cxt 0] Looking up key:

[23:18:04.229] [bmv2] [D] [thread 31552] [219.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:04.229] [bmv2] [D] [thread 31552] [219.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:04.229] [bmv2] [T] [thread 31552] [219.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:04.229] [bmv2] [T] [thread 31552] [219.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:04.229] [bmv2] [T] [thread 31552] [219.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:18:04.229] [bmv2] [T] [thread 31552] [219.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:04.229] [bmv2] [T] [thread 31552] [219.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:04.229] [bmv2] [T] [thread 31552] [219.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:18:04.229] [bmv2] [T] [thread 31552] [219.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:04.229] [bmv2] [T] [thread 31552] [219.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:18:04.229] [bmv2] [T] [thread 31552] [219.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:18:04.229] [bmv2] [T] [thread 31552] [219.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:18:04.229] [bmv2] [D] [thread 31552] [219.0] [cxt 0] Looking up key:

[23:18:04.229] [bmv2] [D] [thread 31552] [219.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:18:04.229] [bmv2] [D] [thread 31552] [219.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:18:04.229] [bmv2] [T] [thread 31552] [219.0] [cxt 0] Action MyIngress.read_depot_port
[23:18:04.229] [bmv2] [T] [thread 31552] [219.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:18:04.229] [bmv2] [T] [thread 31552] [219.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:18:04.229] [bmv2] [T] [thread 31552] [219.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:18:04.229] [bmv2] [D] [thread 31552] [219.0] [cxt 0] Looking up key:

[23:18:04.229] [bmv2] [D] [thread 31552] [219.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:18:04.229] [bmv2] [D] [thread 31552] [219.0] [cxt 0] Action entry is fast_reroute133 - 
[23:18:04.229] [bmv2] [T] [thread 31552] [219.0] [cxt 0] Action fast_reroute133
[23:18:04.229] [bmv2] [T] [thread 31552] [219.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:18:04.229] [bmv2] [T] [thread 31552] [219.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:18:04.229] [bmv2] [D] [thread 31552] [219.0] [cxt 0] Looking up key:

[23:18:04.229] [bmv2] [D] [thread 31552] [219.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:18:04.229] [bmv2] [D] [thread 31552] [219.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:18:04.229] [bmv2] [T] [thread 31552] [219.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:18:04.229] [bmv2] [T] [thread 31552] [219.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:18:04.229] [bmv2] [T] [thread 31552] [219.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:18:04.229] [bmv2] [D] [thread 31552] [219.0] [cxt 0] Pipeline 'ingress': end
[23:18:04.229] [bmv2] [D] [thread 31552] [219.0] [cxt 0] Egress port is 0
[23:18:04.229] [bmv2] [D] [thread 31553] [219.0] [cxt 0] Pipeline 'egress': start
[23:18:04.229] [bmv2] [D] [thread 31553] [219.0] [cxt 0] Pipeline 'egress': end
[23:18:04.229] [bmv2] [D] [thread 31553] [219.0] [cxt 0] Deparser 'deparser': start
[23:18:04.229] [bmv2] [D] [thread 31553] [219.0] [cxt 0] Updating checksum 'cksum'
[23:18:04.229] [bmv2] [D] [thread 31553] [219.0] [cxt 0] Deparsing header 'ethernet'
[23:18:04.229] [bmv2] [D] [thread 31553] [219.0] [cxt 0] Deparsing header 'ipv4'
[23:18:04.230] [bmv2] [D] [thread 31553] [219.0] [cxt 0] Deparser 'deparser': end
[23:18:04.230] [bmv2] [D] [thread 31557] [219.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:18:04.760] [bmv2] [D] [thread 31552] [220.0] [cxt 0] Processing packet received on port 3
[23:18:04.760] [bmv2] [D] [thread 31552] [220.0] [cxt 0] Parser 'parser': start
[23:18:04.760] [bmv2] [D] [thread 31552] [220.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:04.760] [bmv2] [D] [thread 31552] [220.0] [cxt 0] Extracting header 'ethernet'
[23:18:04.760] [bmv2] [D] [thread 31552] [220.0] [cxt 0] Parser state 'start': key is 0800
[23:18:04.760] [bmv2] [T] [thread 31552] [220.0] [cxt 0] Bytes parsed: 14
[23:18:04.760] [bmv2] [D] [thread 31552] [220.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:04.760] [bmv2] [D] [thread 31552] [220.0] [cxt 0] Extracting header 'ipv4'
[23:18:04.760] [bmv2] [D] [thread 31552] [220.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:04.760] [bmv2] [T] [thread 31552] [220.0] [cxt 0] Bytes parsed: 34
[23:18:04.760] [bmv2] [D] [thread 31552] [220.0] [cxt 0] Parser 'parser': end
[23:18:04.760] [bmv2] [D] [thread 31552] [220.0] [cxt 0] Pipeline 'ingress': start
[23:18:04.760] [bmv2] [T] [thread 31552] [220.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:04.760] [bmv2] [T] [thread 31552] [220.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:04.760] [bmv2] [D] [thread 31552] [220.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:04.760] [bmv2] [D] [thread 31552] [220.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:04.760] [bmv2] [D] [thread 31552] [220.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:04.760] [bmv2] [D] [thread 31552] [220.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:04.760] [bmv2] [T] [thread 31552] [220.0] [cxt 0] Action MyIngress.read_port
[23:18:04.760] [bmv2] [T] [thread 31552] [220.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:04.760] [bmv2] [T] [thread 31552] [220.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:04.760] [bmv2] [T] [thread 31552] [220.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:04.761] [bmv2] [T] [thread 31552] [220.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:04.761] [bmv2] [T] [thread 31552] [220.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:04.761] [bmv2] [T] [thread 31552] [220.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:04.761] [bmv2] [T] [thread 31552] [220.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:04.761] [bmv2] [D] [thread 31552] [220.0] [cxt 0] Looking up key:

[23:18:04.761] [bmv2] [D] [thread 31552] [220.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:04.761] [bmv2] [D] [thread 31552] [220.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:04.761] [bmv2] [T] [thread 31552] [220.0] [cxt 0] Action fast_reroute126
[23:18:04.761] [bmv2] [T] [thread 31552] [220.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:04.761] [bmv2] [T] [thread 31552] [220.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:04.761] [bmv2] [D] [thread 31552] [220.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:04.761] [bmv2] [D] [thread 31552] [220.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:04.761] [bmv2] [D] [thread 31552] [220.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:04.761] [bmv2] [D] [thread 31552] [220.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:04.761] [bmv2] [T] [thread 31552] [220.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:04.761] [bmv2] [T] [thread 31552] [220.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:04.761] [bmv2] [T] [thread 31552] [220.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:04.761] [bmv2] [T] [thread 31552] [220.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:04.761] [bmv2] [T] [thread 31552] [220.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:04.761] [bmv2] [D] [thread 31552] [220.0] [cxt 0] Looking up key:

[23:18:04.761] [bmv2] [D] [thread 31552] [220.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:04.761] [bmv2] [D] [thread 31552] [220.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:04.761] [bmv2] [T] [thread 31552] [220.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:04.761] [bmv2] [T] [thread 31552] [220.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:04.761] [bmv2] [T] [thread 31552] [220.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:18:04.761] [bmv2] [T] [thread 31552] [220.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:04.761] [bmv2] [T] [thread 31552] [220.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:04.761] [bmv2] [T] [thread 31552] [220.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:18:04.761] [bmv2] [T] [thread 31552] [220.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:04.761] [bmv2] [T] [thread 31552] [220.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:18:04.761] [bmv2] [T] [thread 31552] [220.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:04.761] [bmv2] [D] [thread 31552] [220.0] [cxt 0] Pipeline 'ingress': end
[23:18:04.761] [bmv2] [D] [thread 31552] [220.0] [cxt 0] Egress port is 4
[23:18:04.761] [bmv2] [D] [thread 31553] [220.0] [cxt 0] Pipeline 'egress': start
[23:18:04.761] [bmv2] [D] [thread 31553] [220.0] [cxt 0] Pipeline 'egress': end
[23:18:04.761] [bmv2] [D] [thread 31553] [220.0] [cxt 0] Deparser 'deparser': start
[23:18:04.761] [bmv2] [D] [thread 31553] [220.0] [cxt 0] Updating checksum 'cksum'
[23:18:04.761] [bmv2] [D] [thread 31553] [220.0] [cxt 0] Deparsing header 'ethernet'
[23:18:04.762] [bmv2] [D] [thread 31553] [220.0] [cxt 0] Deparsing header 'ipv4'
[23:18:04.762] [bmv2] [D] [thread 31553] [220.0] [cxt 0] Deparser 'deparser': end
[23:18:04.762] [bmv2] [D] [thread 31557] [220.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:05.296] [bmv2] [D] [thread 31552] [221.0] [cxt 0] Processing packet received on port 3
[23:18:05.296] [bmv2] [D] [thread 31552] [221.0] [cxt 0] Parser 'parser': start
[23:18:05.296] [bmv2] [D] [thread 31552] [221.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:05.296] [bmv2] [D] [thread 31552] [221.0] [cxt 0] Extracting header 'ethernet'
[23:18:05.296] [bmv2] [D] [thread 31552] [221.0] [cxt 0] Parser state 'start': key is 0800
[23:18:05.296] [bmv2] [T] [thread 31552] [221.0] [cxt 0] Bytes parsed: 14
[23:18:05.296] [bmv2] [D] [thread 31552] [221.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:05.296] [bmv2] [D] [thread 31552] [221.0] [cxt 0] Extracting header 'ipv4'
[23:18:05.296] [bmv2] [D] [thread 31552] [221.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:05.296] [bmv2] [T] [thread 31552] [221.0] [cxt 0] Bytes parsed: 34
[23:18:05.296] [bmv2] [D] [thread 31552] [221.0] [cxt 0] Parser 'parser': end
[23:18:05.296] [bmv2] [D] [thread 31552] [221.0] [cxt 0] Pipeline 'ingress': start
[23:18:05.296] [bmv2] [T] [thread 31552] [221.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:05.296] [bmv2] [T] [thread 31552] [221.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:05.296] [bmv2] [D] [thread 31552] [221.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:05.296] [bmv2] [D] [thread 31552] [221.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:05.296] [bmv2] [D] [thread 31552] [221.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:05.296] [bmv2] [D] [thread 31552] [221.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:05.297] [bmv2] [T] [thread 31552] [221.0] [cxt 0] Action MyIngress.read_port
[23:18:05.297] [bmv2] [T] [thread 31552] [221.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:05.297] [bmv2] [T] [thread 31552] [221.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:05.297] [bmv2] [T] [thread 31552] [221.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:05.297] [bmv2] [T] [thread 31552] [221.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:05.297] [bmv2] [T] [thread 31552] [221.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:05.297] [bmv2] [T] [thread 31552] [221.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:05.297] [bmv2] [T] [thread 31552] [221.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:05.297] [bmv2] [D] [thread 31552] [221.0] [cxt 0] Looking up key:

[23:18:05.297] [bmv2] [D] [thread 31552] [221.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:05.297] [bmv2] [D] [thread 31552] [221.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:05.297] [bmv2] [T] [thread 31552] [221.0] [cxt 0] Action fast_reroute126
[23:18:05.297] [bmv2] [T] [thread 31552] [221.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:05.297] [bmv2] [T] [thread 31552] [221.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:05.297] [bmv2] [D] [thread 31552] [221.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:05.297] [bmv2] [D] [thread 31552] [221.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:05.297] [bmv2] [D] [thread 31552] [221.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:05.297] [bmv2] [D] [thread 31552] [221.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:05.297] [bmv2] [T] [thread 31552] [221.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:05.297] [bmv2] [T] [thread 31552] [221.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:05.297] [bmv2] [T] [thread 31552] [221.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:05.297] [bmv2] [T] [thread 31552] [221.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:05.297] [bmv2] [T] [thread 31552] [221.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:05.297] [bmv2] [D] [thread 31552] [221.0] [cxt 0] Looking up key:

[23:18:05.297] [bmv2] [D] [thread 31552] [221.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:05.297] [bmv2] [D] [thread 31552] [221.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:05.297] [bmv2] [T] [thread 31552] [221.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:05.297] [bmv2] [T] [thread 31552] [221.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:05.297] [bmv2] [T] [thread 31552] [221.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:18:05.297] [bmv2] [T] [thread 31552] [221.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:05.297] [bmv2] [T] [thread 31552] [221.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:05.297] [bmv2] [T] [thread 31552] [221.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:18:05.297] [bmv2] [T] [thread 31552] [221.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:05.297] [bmv2] [T] [thread 31552] [221.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:18:05.297] [bmv2] [T] [thread 31552] [221.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:05.297] [bmv2] [D] [thread 31552] [221.0] [cxt 0] Pipeline 'ingress': end
[23:18:05.297] [bmv2] [D] [thread 31552] [221.0] [cxt 0] Egress port is 4
[23:18:05.297] [bmv2] [D] [thread 31553] [221.0] [cxt 0] Pipeline 'egress': start
[23:18:05.297] [bmv2] [D] [thread 31553] [221.0] [cxt 0] Pipeline 'egress': end
[23:18:05.297] [bmv2] [D] [thread 31553] [221.0] [cxt 0] Deparser 'deparser': start
[23:18:05.298] [bmv2] [D] [thread 31553] [221.0] [cxt 0] Updating checksum 'cksum'
[23:18:05.298] [bmv2] [D] [thread 31553] [221.0] [cxt 0] Deparsing header 'ethernet'
[23:18:05.298] [bmv2] [D] [thread 31553] [221.0] [cxt 0] Deparsing header 'ipv4'
[23:18:05.298] [bmv2] [D] [thread 31553] [221.0] [cxt 0] Deparser 'deparser': end
[23:18:05.298] [bmv2] [D] [thread 31557] [221.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:05.307] [bmv2] [D] [thread 31552] [222.0] [cxt 0] Processing packet received on port 3
[23:18:05.307] [bmv2] [D] [thread 31552] [222.0] [cxt 0] Parser 'parser': start
[23:18:05.307] [bmv2] [D] [thread 31552] [222.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:05.307] [bmv2] [D] [thread 31552] [222.0] [cxt 0] Extracting header 'ethernet'
[23:18:05.307] [bmv2] [D] [thread 31552] [222.0] [cxt 0] Parser state 'start': key is 0800
[23:18:05.307] [bmv2] [T] [thread 31552] [222.0] [cxt 0] Bytes parsed: 14
[23:18:05.307] [bmv2] [D] [thread 31552] [222.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:05.307] [bmv2] [D] [thread 31552] [222.0] [cxt 0] Extracting header 'ipv4'
[23:18:05.307] [bmv2] [D] [thread 31552] [222.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:05.307] [bmv2] [T] [thread 31552] [222.0] [cxt 0] Bytes parsed: 34
[23:18:05.307] [bmv2] [D] [thread 31552] [222.0] [cxt 0] Parser 'parser': end
[23:18:05.307] [bmv2] [D] [thread 31552] [222.0] [cxt 0] Pipeline 'ingress': start
[23:18:05.307] [bmv2] [T] [thread 31552] [222.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:05.307] [bmv2] [T] [thread 31552] [222.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:05.307] [bmv2] [D] [thread 31552] [222.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:05.307] [bmv2] [D] [thread 31552] [222.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:05.307] [bmv2] [D] [thread 31552] [222.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:05.307] [bmv2] [D] [thread 31552] [222.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:05.307] [bmv2] [T] [thread 31552] [222.0] [cxt 0] Action MyIngress.read_port
[23:18:05.307] [bmv2] [T] [thread 31552] [222.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:05.307] [bmv2] [T] [thread 31552] [222.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:05.307] [bmv2] [T] [thread 31552] [222.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:05.307] [bmv2] [T] [thread 31552] [222.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:05.307] [bmv2] [T] [thread 31552] [222.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:05.307] [bmv2] [T] [thread 31552] [222.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:05.307] [bmv2] [T] [thread 31552] [222.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:05.307] [bmv2] [D] [thread 31552] [222.0] [cxt 0] Looking up key:

[23:18:05.307] [bmv2] [D] [thread 31552] [222.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:05.307] [bmv2] [D] [thread 31552] [222.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:05.307] [bmv2] [T] [thread 31552] [222.0] [cxt 0] Action fast_reroute126
[23:18:05.307] [bmv2] [T] [thread 31552] [222.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:05.307] [bmv2] [T] [thread 31552] [222.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:05.307] [bmv2] [D] [thread 31552] [222.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:05.307] [bmv2] [D] [thread 31552] [222.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:05.307] [bmv2] [D] [thread 31552] [222.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:05.307] [bmv2] [D] [thread 31552] [222.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:05.307] [bmv2] [T] [thread 31552] [222.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:05.307] [bmv2] [T] [thread 31552] [222.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:05.307] [bmv2] [T] [thread 31552] [222.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:05.307] [bmv2] [T] [thread 31552] [222.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:05.308] [bmv2] [T] [thread 31552] [222.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:05.308] [bmv2] [D] [thread 31552] [222.0] [cxt 0] Looking up key:

[23:18:05.308] [bmv2] [D] [thread 31552] [222.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:05.308] [bmv2] [D] [thread 31552] [222.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:05.308] [bmv2] [T] [thread 31552] [222.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:05.308] [bmv2] [T] [thread 31552] [222.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:05.308] [bmv2] [T] [thread 31552] [222.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:18:05.308] [bmv2] [T] [thread 31552] [222.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:05.308] [bmv2] [T] [thread 31552] [222.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:05.308] [bmv2] [T] [thread 31552] [222.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:18:05.308] [bmv2] [T] [thread 31552] [222.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:05.308] [bmv2] [T] [thread 31552] [222.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:18:05.308] [bmv2] [T] [thread 31552] [222.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:05.308] [bmv2] [D] [thread 31552] [222.0] [cxt 0] Pipeline 'ingress': end
[23:18:05.308] [bmv2] [D] [thread 31552] [222.0] [cxt 0] Egress port is 4
[23:18:05.308] [bmv2] [D] [thread 31553] [222.0] [cxt 0] Pipeline 'egress': start
[23:18:05.308] [bmv2] [D] [thread 31553] [222.0] [cxt 0] Pipeline 'egress': end
[23:18:05.308] [bmv2] [D] [thread 31553] [222.0] [cxt 0] Deparser 'deparser': start
[23:18:05.308] [bmv2] [D] [thread 31553] [222.0] [cxt 0] Updating checksum 'cksum'
[23:18:05.308] [bmv2] [D] [thread 31553] [222.0] [cxt 0] Deparsing header 'ethernet'
[23:18:05.308] [bmv2] [D] [thread 31553] [222.0] [cxt 0] Deparsing header 'ipv4'
[23:18:05.308] [bmv2] [D] [thread 31553] [222.0] [cxt 0] Deparser 'deparser': end
[23:18:05.308] [bmv2] [D] [thread 31557] [222.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:05.318] [bmv2] [D] [thread 31552] [223.0] [cxt 0] Processing packet received on port 3
[23:18:05.318] [bmv2] [D] [thread 31552] [223.0] [cxt 0] Parser 'parser': start
[23:18:05.318] [bmv2] [D] [thread 31552] [223.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:05.318] [bmv2] [D] [thread 31552] [223.0] [cxt 0] Extracting header 'ethernet'
[23:18:05.318] [bmv2] [D] [thread 31552] [223.0] [cxt 0] Parser state 'start': key is 0800
[23:18:05.318] [bmv2] [T] [thread 31552] [223.0] [cxt 0] Bytes parsed: 14
[23:18:05.318] [bmv2] [D] [thread 31552] [223.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:05.318] [bmv2] [D] [thread 31552] [223.0] [cxt 0] Extracting header 'ipv4'
[23:18:05.318] [bmv2] [D] [thread 31552] [223.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:05.318] [bmv2] [T] [thread 31552] [223.0] [cxt 0] Bytes parsed: 34
[23:18:05.318] [bmv2] [D] [thread 31552] [223.0] [cxt 0] Parser 'parser': end
[23:18:05.318] [bmv2] [D] [thread 31552] [223.0] [cxt 0] Pipeline 'ingress': start
[23:18:05.318] [bmv2] [T] [thread 31552] [223.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:05.318] [bmv2] [T] [thread 31552] [223.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:05.318] [bmv2] [D] [thread 31552] [223.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:05.318] [bmv2] [D] [thread 31552] [223.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:05.318] [bmv2] [D] [thread 31552] [223.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:05.318] [bmv2] [D] [thread 31552] [223.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:05.318] [bmv2] [T] [thread 31552] [223.0] [cxt 0] Action MyIngress.read_port
[23:18:05.318] [bmv2] [T] [thread 31552] [223.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:05.318] [bmv2] [T] [thread 31552] [223.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:05.318] [bmv2] [T] [thread 31552] [223.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:05.318] [bmv2] [T] [thread 31552] [223.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:05.318] [bmv2] [T] [thread 31552] [223.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:05.318] [bmv2] [T] [thread 31552] [223.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:05.318] [bmv2] [T] [thread 31552] [223.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:05.318] [bmv2] [D] [thread 31552] [223.0] [cxt 0] Looking up key:

[23:18:05.318] [bmv2] [D] [thread 31552] [223.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:05.318] [bmv2] [D] [thread 31552] [223.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:05.318] [bmv2] [T] [thread 31552] [223.0] [cxt 0] Action fast_reroute126
[23:18:05.318] [bmv2] [T] [thread 31552] [223.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:05.318] [bmv2] [T] [thread 31552] [223.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:05.318] [bmv2] [D] [thread 31552] [223.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:05.318] [bmv2] [D] [thread 31552] [223.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:05.318] [bmv2] [D] [thread 31552] [223.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:05.318] [bmv2] [D] [thread 31552] [223.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:05.318] [bmv2] [T] [thread 31552] [223.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:05.318] [bmv2] [T] [thread 31552] [223.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:05.318] [bmv2] [T] [thread 31552] [223.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:05.318] [bmv2] [T] [thread 31552] [223.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:05.319] [bmv2] [T] [thread 31552] [223.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:05.319] [bmv2] [D] [thread 31552] [223.0] [cxt 0] Looking up key:

[23:18:05.319] [bmv2] [D] [thread 31552] [223.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:05.319] [bmv2] [D] [thread 31552] [223.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:05.319] [bmv2] [T] [thread 31552] [223.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:05.319] [bmv2] [T] [thread 31552] [223.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:05.319] [bmv2] [T] [thread 31552] [223.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:18:05.319] [bmv2] [T] [thread 31552] [223.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:05.319] [bmv2] [T] [thread 31552] [223.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:05.319] [bmv2] [T] [thread 31552] [223.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:18:05.319] [bmv2] [T] [thread 31552] [223.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:05.319] [bmv2] [T] [thread 31552] [223.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:18:05.319] [bmv2] [T] [thread 31552] [223.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:05.319] [bmv2] [D] [thread 31552] [223.0] [cxt 0] Pipeline 'ingress': end
[23:18:05.319] [bmv2] [D] [thread 31552] [223.0] [cxt 0] Egress port is 4
[23:18:05.319] [bmv2] [D] [thread 31553] [223.0] [cxt 0] Pipeline 'egress': start
[23:18:05.319] [bmv2] [D] [thread 31553] [223.0] [cxt 0] Pipeline 'egress': end
[23:18:05.319] [bmv2] [D] [thread 31553] [223.0] [cxt 0] Deparser 'deparser': start
[23:18:05.319] [bmv2] [D] [thread 31553] [223.0] [cxt 0] Updating checksum 'cksum'
[23:18:05.319] [bmv2] [D] [thread 31553] [223.0] [cxt 0] Deparsing header 'ethernet'
[23:18:05.319] [bmv2] [D] [thread 31553] [223.0] [cxt 0] Deparsing header 'ipv4'
[23:18:05.319] [bmv2] [D] [thread 31553] [223.0] [cxt 0] Deparser 'deparser': end
[23:18:05.319] [bmv2] [D] [thread 31557] [223.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:05.828] [bmv2] [D] [thread 31552] [224.0] [cxt 0] Processing packet received on port 3
[23:18:05.828] [bmv2] [D] [thread 31552] [224.0] [cxt 0] Parser 'parser': start
[23:18:05.828] [bmv2] [D] [thread 31552] [224.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:05.828] [bmv2] [D] [thread 31552] [224.0] [cxt 0] Extracting header 'ethernet'
[23:18:05.828] [bmv2] [D] [thread 31552] [224.0] [cxt 0] Parser state 'start': key is 0800
[23:18:05.828] [bmv2] [T] [thread 31552] [224.0] [cxt 0] Bytes parsed: 14
[23:18:05.828] [bmv2] [D] [thread 31552] [224.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:05.828] [bmv2] [D] [thread 31552] [224.0] [cxt 0] Extracting header 'ipv4'
[23:18:05.828] [bmv2] [D] [thread 31552] [224.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:05.828] [bmv2] [T] [thread 31552] [224.0] [cxt 0] Bytes parsed: 34
[23:18:05.828] [bmv2] [D] [thread 31552] [224.0] [cxt 0] Parser 'parser': end
[23:18:05.828] [bmv2] [D] [thread 31552] [224.0] [cxt 0] Pipeline 'ingress': start
[23:18:05.828] [bmv2] [T] [thread 31552] [224.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:05.828] [bmv2] [T] [thread 31552] [224.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:05.828] [bmv2] [D] [thread 31552] [224.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:05.828] [bmv2] [D] [thread 31552] [224.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:05.828] [bmv2] [D] [thread 31552] [224.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:05.828] [bmv2] [D] [thread 31552] [224.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:05.828] [bmv2] [T] [thread 31552] [224.0] [cxt 0] Action MyIngress.read_port
[23:18:05.828] [bmv2] [T] [thread 31552] [224.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:05.828] [bmv2] [T] [thread 31552] [224.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:05.828] [bmv2] [T] [thread 31552] [224.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:05.828] [bmv2] [T] [thread 31552] [224.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:05.828] [bmv2] [T] [thread 31552] [224.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:05.828] [bmv2] [T] [thread 31552] [224.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:05.828] [bmv2] [T] [thread 31552] [224.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:05.828] [bmv2] [D] [thread 31552] [224.0] [cxt 0] Looking up key:

[23:18:05.828] [bmv2] [D] [thread 31552] [224.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:05.828] [bmv2] [D] [thread 31552] [224.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:05.828] [bmv2] [T] [thread 31552] [224.0] [cxt 0] Action fast_reroute126
[23:18:05.828] [bmv2] [T] [thread 31552] [224.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:05.828] [bmv2] [T] [thread 31552] [224.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:05.828] [bmv2] [D] [thread 31552] [224.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:05.829] [bmv2] [D] [thread 31552] [224.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:05.829] [bmv2] [D] [thread 31552] [224.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:05.829] [bmv2] [D] [thread 31552] [224.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:05.829] [bmv2] [T] [thread 31552] [224.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:05.829] [bmv2] [T] [thread 31552] [224.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:05.829] [bmv2] [T] [thread 31552] [224.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:05.829] [bmv2] [T] [thread 31552] [224.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:05.829] [bmv2] [T] [thread 31552] [224.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:05.829] [bmv2] [D] [thread 31552] [224.0] [cxt 0] Looking up key:

[23:18:05.829] [bmv2] [D] [thread 31552] [224.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:05.829] [bmv2] [D] [thread 31552] [224.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:05.829] [bmv2] [T] [thread 31552] [224.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:05.829] [bmv2] [T] [thread 31552] [224.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:05.829] [bmv2] [T] [thread 31552] [224.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:18:05.829] [bmv2] [T] [thread 31552] [224.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:05.829] [bmv2] [T] [thread 31552] [224.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:05.829] [bmv2] [T] [thread 31552] [224.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:18:05.829] [bmv2] [T] [thread 31552] [224.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:05.829] [bmv2] [T] [thread 31552] [224.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:18:05.829] [bmv2] [T] [thread 31552] [224.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:05.829] [bmv2] [D] [thread 31552] [224.0] [cxt 0] Pipeline 'ingress': end
[23:18:05.829] [bmv2] [D] [thread 31552] [224.0] [cxt 0] Egress port is 4
[23:18:05.829] [bmv2] [D] [thread 31553] [224.0] [cxt 0] Pipeline 'egress': start
[23:18:05.829] [bmv2] [D] [thread 31553] [224.0] [cxt 0] Pipeline 'egress': end
[23:18:05.829] [bmv2] [D] [thread 31553] [224.0] [cxt 0] Deparser 'deparser': start
[23:18:05.829] [bmv2] [D] [thread 31553] [224.0] [cxt 0] Updating checksum 'cksum'
[23:18:05.829] [bmv2] [D] [thread 31553] [224.0] [cxt 0] Deparsing header 'ethernet'
[23:18:05.829] [bmv2] [D] [thread 31553] [224.0] [cxt 0] Deparsing header 'ipv4'
[23:18:05.829] [bmv2] [D] [thread 31553] [224.0] [cxt 0] Deparser 'deparser': end
[23:18:05.829] [bmv2] [D] [thread 31557] [224.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:07.959] [bmv2] [D] [thread 31552] [225.0] [cxt 0] Processing packet received on port 3
[23:18:07.959] [bmv2] [D] [thread 31552] [225.0] [cxt 0] Parser 'parser': start
[23:18:07.959] [bmv2] [D] [thread 31552] [225.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:07.959] [bmv2] [D] [thread 31552] [225.0] [cxt 0] Extracting header 'ethernet'
[23:18:07.959] [bmv2] [D] [thread 31552] [225.0] [cxt 0] Parser state 'start': key is 0800
[23:18:07.959] [bmv2] [T] [thread 31552] [225.0] [cxt 0] Bytes parsed: 14
[23:18:07.959] [bmv2] [D] [thread 31552] [225.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:07.959] [bmv2] [D] [thread 31552] [225.0] [cxt 0] Extracting header 'ipv4'
[23:18:07.959] [bmv2] [D] [thread 31552] [225.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:07.959] [bmv2] [T] [thread 31552] [225.0] [cxt 0] Bytes parsed: 34
[23:18:07.959] [bmv2] [D] [thread 31552] [225.0] [cxt 0] Parser 'parser': end
[23:18:07.959] [bmv2] [D] [thread 31552] [225.0] [cxt 0] Pipeline 'ingress': start
[23:18:07.959] [bmv2] [T] [thread 31552] [225.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:07.959] [bmv2] [T] [thread 31552] [225.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:07.959] [bmv2] [D] [thread 31552] [225.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:07.959] [bmv2] [D] [thread 31552] [225.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:07.959] [bmv2] [D] [thread 31552] [225.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:07.959] [bmv2] [D] [thread 31552] [225.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:07.959] [bmv2] [T] [thread 31552] [225.0] [cxt 0] Action MyIngress.read_port
[23:18:07.959] [bmv2] [T] [thread 31552] [225.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:07.959] [bmv2] [T] [thread 31552] [225.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:07.959] [bmv2] [T] [thread 31552] [225.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:07.959] [bmv2] [T] [thread 31552] [225.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:07.959] [bmv2] [T] [thread 31552] [225.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:07.959] [bmv2] [T] [thread 31552] [225.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:07.959] [bmv2] [T] [thread 31552] [225.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:07.959] [bmv2] [D] [thread 31552] [225.0] [cxt 0] Looking up key:

[23:18:07.959] [bmv2] [D] [thread 31552] [225.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:07.959] [bmv2] [D] [thread 31552] [225.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:07.959] [bmv2] [T] [thread 31552] [225.0] [cxt 0] Action fast_reroute126
[23:18:07.959] [bmv2] [T] [thread 31552] [225.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:07.959] [bmv2] [T] [thread 31552] [225.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:07.959] [bmv2] [D] [thread 31552] [225.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:07.959] [bmv2] [D] [thread 31552] [225.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:07.959] [bmv2] [D] [thread 31552] [225.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:07.959] [bmv2] [D] [thread 31552] [225.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:07.959] [bmv2] [T] [thread 31552] [225.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:07.959] [bmv2] [T] [thread 31552] [225.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:07.959] [bmv2] [T] [thread 31552] [225.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:07.959] [bmv2] [T] [thread 31552] [225.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:07.959] [bmv2] [T] [thread 31552] [225.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:07.959] [bmv2] [D] [thread 31552] [225.0] [cxt 0] Looking up key:

[23:18:07.959] [bmv2] [D] [thread 31552] [225.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:07.959] [bmv2] [D] [thread 31552] [225.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:07.959] [bmv2] [T] [thread 31552] [225.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:07.959] [bmv2] [T] [thread 31552] [225.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:07.959] [bmv2] [T] [thread 31552] [225.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:18:07.959] [bmv2] [T] [thread 31552] [225.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:07.959] [bmv2] [T] [thread 31552] [225.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:07.959] [bmv2] [T] [thread 31552] [225.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:18:07.959] [bmv2] [T] [thread 31552] [225.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:07.959] [bmv2] [T] [thread 31552] [225.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:18:07.960] [bmv2] [T] [thread 31552] [225.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:07.960] [bmv2] [D] [thread 31552] [225.0] [cxt 0] Pipeline 'ingress': end
[23:18:07.960] [bmv2] [D] [thread 31552] [225.0] [cxt 0] Egress port is 4
[23:18:07.960] [bmv2] [D] [thread 31553] [225.0] [cxt 0] Pipeline 'egress': start
[23:18:07.960] [bmv2] [D] [thread 31553] [225.0] [cxt 0] Pipeline 'egress': end
[23:18:07.960] [bmv2] [D] [thread 31553] [225.0] [cxt 0] Deparser 'deparser': start
[23:18:07.960] [bmv2] [D] [thread 31553] [225.0] [cxt 0] Updating checksum 'cksum'
[23:18:07.960] [bmv2] [D] [thread 31553] [225.0] [cxt 0] Deparsing header 'ethernet'
[23:18:07.960] [bmv2] [D] [thread 31553] [225.0] [cxt 0] Deparsing header 'ipv4'
[23:18:07.960] [bmv2] [D] [thread 31553] [225.0] [cxt 0] Deparser 'deparser': end
[23:18:07.960] [bmv2] [D] [thread 31557] [225.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:07.967] [bmv2] [D] [thread 31552] [226.0] [cxt 0] Processing packet received on port 3
[23:18:07.967] [bmv2] [D] [thread 31552] [226.0] [cxt 0] Parser 'parser': start
[23:18:07.967] [bmv2] [D] [thread 31552] [226.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:07.967] [bmv2] [D] [thread 31552] [226.0] [cxt 0] Extracting header 'ethernet'
[23:18:07.967] [bmv2] [D] [thread 31552] [226.0] [cxt 0] Parser state 'start': key is 0800
[23:18:07.967] [bmv2] [T] [thread 31552] [226.0] [cxt 0] Bytes parsed: 14
[23:18:07.967] [bmv2] [D] [thread 31552] [226.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:07.967] [bmv2] [D] [thread 31552] [226.0] [cxt 0] Extracting header 'ipv4'
[23:18:07.967] [bmv2] [D] [thread 31552] [226.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:07.967] [bmv2] [T] [thread 31552] [226.0] [cxt 0] Bytes parsed: 34
[23:18:07.967] [bmv2] [D] [thread 31552] [226.0] [cxt 0] Parser 'parser': end
[23:18:07.967] [bmv2] [D] [thread 31552] [226.0] [cxt 0] Pipeline 'ingress': start
[23:18:07.967] [bmv2] [T] [thread 31552] [226.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:07.967] [bmv2] [T] [thread 31552] [226.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:07.968] [bmv2] [D] [thread 31552] [226.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:07.968] [bmv2] [D] [thread 31552] [226.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:07.968] [bmv2] [D] [thread 31552] [226.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:07.968] [bmv2] [D] [thread 31552] [226.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:07.968] [bmv2] [T] [thread 31552] [226.0] [cxt 0] Action MyIngress.read_port
[23:18:07.968] [bmv2] [T] [thread 31552] [226.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:07.968] [bmv2] [T] [thread 31552] [226.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:07.968] [bmv2] [T] [thread 31552] [226.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:07.968] [bmv2] [T] [thread 31552] [226.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:07.968] [bmv2] [T] [thread 31552] [226.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:07.968] [bmv2] [T] [thread 31552] [226.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:07.968] [bmv2] [T] [thread 31552] [226.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:07.968] [bmv2] [D] [thread 31552] [226.0] [cxt 0] Looking up key:

[23:18:07.968] [bmv2] [D] [thread 31552] [226.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:07.968] [bmv2] [D] [thread 31552] [226.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:07.968] [bmv2] [T] [thread 31552] [226.0] [cxt 0] Action fast_reroute126
[23:18:07.968] [bmv2] [T] [thread 31552] [226.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:07.968] [bmv2] [T] [thread 31552] [226.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:07.968] [bmv2] [D] [thread 31552] [226.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:07.968] [bmv2] [D] [thread 31552] [226.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:07.968] [bmv2] [D] [thread 31552] [226.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:07.968] [bmv2] [D] [thread 31552] [226.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:07.968] [bmv2] [T] [thread 31552] [226.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:07.968] [bmv2] [T] [thread 31552] [226.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:07.968] [bmv2] [T] [thread 31552] [226.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:07.968] [bmv2] [T] [thread 31552] [226.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:07.968] [bmv2] [T] [thread 31552] [226.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:07.968] [bmv2] [D] [thread 31552] [226.0] [cxt 0] Looking up key:

[23:18:07.968] [bmv2] [D] [thread 31552] [226.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:07.968] [bmv2] [D] [thread 31552] [226.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:07.968] [bmv2] [T] [thread 31552] [226.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:07.968] [bmv2] [T] [thread 31552] [226.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:07.968] [bmv2] [T] [thread 31552] [226.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:18:07.968] [bmv2] [T] [thread 31552] [226.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:07.968] [bmv2] [T] [thread 31552] [226.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:07.968] [bmv2] [T] [thread 31552] [226.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:18:07.968] [bmv2] [T] [thread 31552] [226.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:07.968] [bmv2] [T] [thread 31552] [226.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:18:07.968] [bmv2] [T] [thread 31552] [226.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:18:07.968] [bmv2] [T] [thread 31552] [226.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:18:07.968] [bmv2] [D] [thread 31552] [226.0] [cxt 0] Looking up key:

[23:18:07.968] [bmv2] [D] [thread 31552] [226.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:18:07.968] [bmv2] [D] [thread 31552] [226.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:18:07.968] [bmv2] [T] [thread 31552] [226.0] [cxt 0] Action MyIngress.read_depot_port
[23:18:07.968] [bmv2] [T] [thread 31552] [226.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:18:07.968] [bmv2] [T] [thread 31552] [226.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:18:07.968] [bmv2] [T] [thread 31552] [226.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:18:07.968] [bmv2] [D] [thread 31552] [226.0] [cxt 0] Looking up key:

[23:18:07.968] [bmv2] [D] [thread 31552] [226.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:18:07.968] [bmv2] [D] [thread 31552] [226.0] [cxt 0] Action entry is fast_reroute133 - 
[23:18:07.968] [bmv2] [T] [thread 31552] [226.0] [cxt 0] Action fast_reroute133
[23:18:07.968] [bmv2] [T] [thread 31552] [226.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:18:07.968] [bmv2] [T] [thread 31552] [226.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:18:07.968] [bmv2] [D] [thread 31552] [226.0] [cxt 0] Looking up key:

[23:18:07.968] [bmv2] [D] [thread 31552] [226.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:18:07.968] [bmv2] [D] [thread 31552] [226.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:18:07.969] [bmv2] [T] [thread 31552] [226.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:18:07.969] [bmv2] [T] [thread 31552] [226.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:18:07.969] [bmv2] [T] [thread 31552] [226.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:18:07.969] [bmv2] [D] [thread 31552] [226.0] [cxt 0] Pipeline 'ingress': end
[23:18:07.969] [bmv2] [D] [thread 31552] [226.0] [cxt 0] Egress port is 0
[23:18:07.969] [bmv2] [D] [thread 31553] [226.0] [cxt 0] Pipeline 'egress': start
[23:18:07.969] [bmv2] [D] [thread 31553] [226.0] [cxt 0] Pipeline 'egress': end
[23:18:07.969] [bmv2] [D] [thread 31553] [226.0] [cxt 0] Deparser 'deparser': start
[23:18:07.969] [bmv2] [D] [thread 31553] [226.0] [cxt 0] Updating checksum 'cksum'
[23:18:07.969] [bmv2] [D] [thread 31553] [226.0] [cxt 0] Deparsing header 'ethernet'
[23:18:07.969] [bmv2] [D] [thread 31553] [226.0] [cxt 0] Deparsing header 'ipv4'
[23:18:07.969] [bmv2] [D] [thread 31553] [226.0] [cxt 0] Deparser 'deparser': end
[23:18:07.969] [bmv2] [D] [thread 31557] [226.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:18:09.028] [bmv2] [D] [thread 31552] [227.0] [cxt 0] Processing packet received on port 3
[23:18:09.028] [bmv2] [D] [thread 31552] [227.0] [cxt 0] Parser 'parser': start
[23:18:09.028] [bmv2] [D] [thread 31552] [227.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:09.028] [bmv2] [D] [thread 31552] [227.0] [cxt 0] Extracting header 'ethernet'
[23:18:09.028] [bmv2] [D] [thread 31552] [227.0] [cxt 0] Parser state 'start': key is 0800
[23:18:09.028] [bmv2] [T] [thread 31552] [227.0] [cxt 0] Bytes parsed: 14
[23:18:09.028] [bmv2] [D] [thread 31552] [227.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:09.028] [bmv2] [D] [thread 31552] [227.0] [cxt 0] Extracting header 'ipv4'
[23:18:09.028] [bmv2] [D] [thread 31552] [227.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:09.028] [bmv2] [T] [thread 31552] [227.0] [cxt 0] Bytes parsed: 34
[23:18:09.028] [bmv2] [D] [thread 31552] [227.0] [cxt 0] Parser 'parser': end
[23:18:09.028] [bmv2] [D] [thread 31552] [227.0] [cxt 0] Pipeline 'ingress': start
[23:18:09.028] [bmv2] [T] [thread 31552] [227.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:09.028] [bmv2] [T] [thread 31552] [227.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:09.028] [bmv2] [D] [thread 31552] [227.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:09.028] [bmv2] [D] [thread 31552] [227.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:09.028] [bmv2] [D] [thread 31552] [227.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:09.028] [bmv2] [D] [thread 31552] [227.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:09.028] [bmv2] [T] [thread 31552] [227.0] [cxt 0] Action MyIngress.read_port
[23:18:09.028] [bmv2] [T] [thread 31552] [227.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:09.028] [bmv2] [T] [thread 31552] [227.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:09.028] [bmv2] [T] [thread 31552] [227.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:09.028] [bmv2] [T] [thread 31552] [227.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:09.028] [bmv2] [T] [thread 31552] [227.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:09.028] [bmv2] [T] [thread 31552] [227.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:09.028] [bmv2] [T] [thread 31552] [227.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:09.028] [bmv2] [D] [thread 31552] [227.0] [cxt 0] Looking up key:

[23:18:09.028] [bmv2] [D] [thread 31552] [227.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:09.029] [bmv2] [D] [thread 31552] [227.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:09.029] [bmv2] [T] [thread 31552] [227.0] [cxt 0] Action fast_reroute126
[23:18:09.029] [bmv2] [T] [thread 31552] [227.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:09.029] [bmv2] [T] [thread 31552] [227.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:09.029] [bmv2] [D] [thread 31552] [227.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:09.029] [bmv2] [D] [thread 31552] [227.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:09.029] [bmv2] [D] [thread 31552] [227.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:09.029] [bmv2] [D] [thread 31552] [227.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:09.029] [bmv2] [T] [thread 31552] [227.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:09.029] [bmv2] [T] [thread 31552] [227.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:09.029] [bmv2] [T] [thread 31552] [227.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:09.029] [bmv2] [T] [thread 31552] [227.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:09.029] [bmv2] [T] [thread 31552] [227.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:09.029] [bmv2] [D] [thread 31552] [227.0] [cxt 0] Looking up key:

[23:18:09.029] [bmv2] [D] [thread 31552] [227.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:09.029] [bmv2] [D] [thread 31552] [227.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:09.029] [bmv2] [T] [thread 31552] [227.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:09.029] [bmv2] [T] [thread 31552] [227.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:09.029] [bmv2] [T] [thread 31552] [227.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:18:09.029] [bmv2] [T] [thread 31552] [227.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:09.029] [bmv2] [T] [thread 31552] [227.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:09.029] [bmv2] [T] [thread 31552] [227.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:18:09.029] [bmv2] [T] [thread 31552] [227.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:09.029] [bmv2] [T] [thread 31552] [227.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:18:09.029] [bmv2] [T] [thread 31552] [227.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:09.029] [bmv2] [D] [thread 31552] [227.0] [cxt 0] Pipeline 'ingress': end
[23:18:09.029] [bmv2] [D] [thread 31552] [227.0] [cxt 0] Egress port is 4
[23:18:09.029] [bmv2] [D] [thread 31553] [227.0] [cxt 0] Pipeline 'egress': start
[23:18:09.029] [bmv2] [D] [thread 31553] [227.0] [cxt 0] Pipeline 'egress': end
[23:18:09.029] [bmv2] [D] [thread 31553] [227.0] [cxt 0] Deparser 'deparser': start
[23:18:09.029] [bmv2] [D] [thread 31553] [227.0] [cxt 0] Updating checksum 'cksum'
[23:18:09.029] [bmv2] [D] [thread 31553] [227.0] [cxt 0] Deparsing header 'ethernet'
[23:18:09.029] [bmv2] [D] [thread 31553] [227.0] [cxt 0] Deparsing header 'ipv4'
[23:18:09.029] [bmv2] [D] [thread 31553] [227.0] [cxt 0] Deparser 'deparser': end
[23:18:09.029] [bmv2] [D] [thread 31557] [227.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:09.560] [bmv2] [D] [thread 31552] [228.0] [cxt 0] Processing packet received on port 3
[23:18:09.560] [bmv2] [D] [thread 31552] [228.0] [cxt 0] Parser 'parser': start
[23:18:09.560] [bmv2] [D] [thread 31552] [228.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:09.560] [bmv2] [D] [thread 31552] [228.0] [cxt 0] Extracting header 'ethernet'
[23:18:09.560] [bmv2] [D] [thread 31552] [228.0] [cxt 0] Parser state 'start': key is 0800
[23:18:09.560] [bmv2] [T] [thread 31552] [228.0] [cxt 0] Bytes parsed: 14
[23:18:09.560] [bmv2] [D] [thread 31552] [228.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:09.560] [bmv2] [D] [thread 31552] [228.0] [cxt 0] Extracting header 'ipv4'
[23:18:09.560] [bmv2] [D] [thread 31552] [228.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:09.560] [bmv2] [T] [thread 31552] [228.0] [cxt 0] Bytes parsed: 34
[23:18:09.560] [bmv2] [D] [thread 31552] [228.0] [cxt 0] Parser 'parser': end
[23:18:09.560] [bmv2] [D] [thread 31552] [228.0] [cxt 0] Pipeline 'ingress': start
[23:18:09.560] [bmv2] [T] [thread 31552] [228.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:09.560] [bmv2] [T] [thread 31552] [228.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:09.560] [bmv2] [D] [thread 31552] [228.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:09.560] [bmv2] [D] [thread 31552] [228.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:09.560] [bmv2] [D] [thread 31552] [228.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:09.560] [bmv2] [D] [thread 31552] [228.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:09.560] [bmv2] [T] [thread 31552] [228.0] [cxt 0] Action MyIngress.read_port
[23:18:09.560] [bmv2] [T] [thread 31552] [228.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:09.560] [bmv2] [T] [thread 31552] [228.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:09.560] [bmv2] [T] [thread 31552] [228.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:09.560] [bmv2] [T] [thread 31552] [228.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:09.560] [bmv2] [T] [thread 31552] [228.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:09.560] [bmv2] [T] [thread 31552] [228.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:09.560] [bmv2] [T] [thread 31552] [228.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:09.560] [bmv2] [D] [thread 31552] [228.0] [cxt 0] Looking up key:

[23:18:09.560] [bmv2] [D] [thread 31552] [228.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:09.560] [bmv2] [D] [thread 31552] [228.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:09.560] [bmv2] [T] [thread 31552] [228.0] [cxt 0] Action fast_reroute126
[23:18:09.560] [bmv2] [T] [thread 31552] [228.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:09.560] [bmv2] [T] [thread 31552] [228.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:09.560] [bmv2] [D] [thread 31552] [228.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:09.560] [bmv2] [D] [thread 31552] [228.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:09.560] [bmv2] [D] [thread 31552] [228.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:09.560] [bmv2] [D] [thread 31552] [228.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:09.560] [bmv2] [T] [thread 31552] [228.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:09.560] [bmv2] [T] [thread 31552] [228.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:09.561] [bmv2] [T] [thread 31552] [228.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:09.561] [bmv2] [T] [thread 31552] [228.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:09.561] [bmv2] [T] [thread 31552] [228.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:09.561] [bmv2] [D] [thread 31552] [228.0] [cxt 0] Looking up key:

[23:18:09.561] [bmv2] [D] [thread 31552] [228.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:09.561] [bmv2] [D] [thread 31552] [228.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:09.561] [bmv2] [T] [thread 31552] [228.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:09.561] [bmv2] [T] [thread 31552] [228.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:09.561] [bmv2] [T] [thread 31552] [228.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:18:09.561] [bmv2] [T] [thread 31552] [228.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:09.561] [bmv2] [T] [thread 31552] [228.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:09.561] [bmv2] [T] [thread 31552] [228.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:18:09.561] [bmv2] [T] [thread 31552] [228.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:09.561] [bmv2] [T] [thread 31552] [228.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:18:09.561] [bmv2] [T] [thread 31552] [228.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:09.561] [bmv2] [D] [thread 31552] [228.0] [cxt 0] Pipeline 'ingress': end
[23:18:09.561] [bmv2] [D] [thread 31552] [228.0] [cxt 0] Egress port is 4
[23:18:09.561] [bmv2] [D] [thread 31553] [228.0] [cxt 0] Pipeline 'egress': start
[23:18:09.561] [bmv2] [D] [thread 31553] [228.0] [cxt 0] Pipeline 'egress': end
[23:18:09.561] [bmv2] [D] [thread 31553] [228.0] [cxt 0] Deparser 'deparser': start
[23:18:09.561] [bmv2] [D] [thread 31553] [228.0] [cxt 0] Updating checksum 'cksum'
[23:18:09.561] [bmv2] [D] [thread 31553] [228.0] [cxt 0] Deparsing header 'ethernet'
[23:18:09.561] [bmv2] [D] [thread 31553] [228.0] [cxt 0] Deparsing header 'ipv4'
[23:18:09.561] [bmv2] [D] [thread 31553] [228.0] [cxt 0] Deparser 'deparser': end
[23:18:09.561] [bmv2] [D] [thread 31557] [228.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:10.095] [bmv2] [D] [thread 31552] [229.0] [cxt 0] Processing packet received on port 3
[23:18:10.096] [bmv2] [D] [thread 31552] [229.0] [cxt 0] Parser 'parser': start
[23:18:10.096] [bmv2] [D] [thread 31552] [229.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:10.096] [bmv2] [D] [thread 31552] [229.0] [cxt 0] Extracting header 'ethernet'
[23:18:10.096] [bmv2] [D] [thread 31552] [229.0] [cxt 0] Parser state 'start': key is 0800
[23:18:10.096] [bmv2] [T] [thread 31552] [229.0] [cxt 0] Bytes parsed: 14
[23:18:10.096] [bmv2] [D] [thread 31552] [229.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:10.096] [bmv2] [D] [thread 31552] [229.0] [cxt 0] Extracting header 'ipv4'
[23:18:10.096] [bmv2] [D] [thread 31552] [229.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:10.096] [bmv2] [T] [thread 31552] [229.0] [cxt 0] Bytes parsed: 34
[23:18:10.096] [bmv2] [D] [thread 31552] [229.0] [cxt 0] Parser 'parser': end
[23:18:10.096] [bmv2] [D] [thread 31552] [229.0] [cxt 0] Pipeline 'ingress': start
[23:18:10.096] [bmv2] [T] [thread 31552] [229.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:10.096] [bmv2] [T] [thread 31552] [229.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:10.096] [bmv2] [D] [thread 31552] [229.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:10.096] [bmv2] [D] [thread 31552] [229.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:10.096] [bmv2] [D] [thread 31552] [229.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:10.096] [bmv2] [D] [thread 31552] [229.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:10.096] [bmv2] [T] [thread 31552] [229.0] [cxt 0] Action MyIngress.read_port
[23:18:10.096] [bmv2] [T] [thread 31552] [229.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:10.096] [bmv2] [T] [thread 31552] [229.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:10.096] [bmv2] [T] [thread 31552] [229.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:10.096] [bmv2] [T] [thread 31552] [229.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:10.096] [bmv2] [T] [thread 31552] [229.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:10.096] [bmv2] [T] [thread 31552] [229.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:10.096] [bmv2] [T] [thread 31552] [229.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:10.096] [bmv2] [D] [thread 31552] [229.0] [cxt 0] Looking up key:

[23:18:10.096] [bmv2] [D] [thread 31552] [229.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:10.096] [bmv2] [D] [thread 31552] [229.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:10.096] [bmv2] [T] [thread 31552] [229.0] [cxt 0] Action fast_reroute126
[23:18:10.096] [bmv2] [T] [thread 31552] [229.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:10.096] [bmv2] [T] [thread 31552] [229.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:10.096] [bmv2] [D] [thread 31552] [229.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:10.096] [bmv2] [D] [thread 31552] [229.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:10.096] [bmv2] [D] [thread 31552] [229.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:10.096] [bmv2] [D] [thread 31552] [229.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:10.096] [bmv2] [T] [thread 31552] [229.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:10.096] [bmv2] [T] [thread 31552] [229.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:10.096] [bmv2] [T] [thread 31552] [229.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:10.096] [bmv2] [T] [thread 31552] [229.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:10.096] [bmv2] [T] [thread 31552] [229.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:10.096] [bmv2] [D] [thread 31552] [229.0] [cxt 0] Looking up key:

[23:18:10.096] [bmv2] [D] [thread 31552] [229.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:10.097] [bmv2] [D] [thread 31552] [229.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:10.097] [bmv2] [T] [thread 31552] [229.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:10.097] [bmv2] [T] [thread 31552] [229.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:10.097] [bmv2] [T] [thread 31552] [229.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:18:10.097] [bmv2] [T] [thread 31552] [229.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:10.097] [bmv2] [T] [thread 31552] [229.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:10.097] [bmv2] [T] [thread 31552] [229.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:18:10.097] [bmv2] [T] [thread 31552] [229.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:10.097] [bmv2] [T] [thread 31552] [229.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:18:10.097] [bmv2] [T] [thread 31552] [229.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:10.097] [bmv2] [D] [thread 31552] [229.0] [cxt 0] Pipeline 'ingress': end
[23:18:10.097] [bmv2] [D] [thread 31552] [229.0] [cxt 0] Egress port is 4
[23:18:10.097] [bmv2] [D] [thread 31553] [229.0] [cxt 0] Pipeline 'egress': start
[23:18:10.097] [bmv2] [D] [thread 31553] [229.0] [cxt 0] Pipeline 'egress': end
[23:18:10.097] [bmv2] [D] [thread 31553] [229.0] [cxt 0] Deparser 'deparser': start
[23:18:10.097] [bmv2] [D] [thread 31553] [229.0] [cxt 0] Updating checksum 'cksum'
[23:18:10.097] [bmv2] [D] [thread 31553] [229.0] [cxt 0] Deparsing header 'ethernet'
[23:18:10.097] [bmv2] [D] [thread 31553] [229.0] [cxt 0] Deparsing header 'ipv4'
[23:18:10.097] [bmv2] [D] [thread 31553] [229.0] [cxt 0] Deparser 'deparser': end
[23:18:10.097] [bmv2] [D] [thread 31557] [229.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:10.625] [bmv2] [D] [thread 31552] [230.0] [cxt 0] Processing packet received on port 3
[23:18:10.625] [bmv2] [D] [thread 31552] [230.0] [cxt 0] Parser 'parser': start
[23:18:10.625] [bmv2] [D] [thread 31552] [230.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:10.625] [bmv2] [D] [thread 31552] [230.0] [cxt 0] Extracting header 'ethernet'
[23:18:10.625] [bmv2] [D] [thread 31552] [230.0] [cxt 0] Parser state 'start': key is 0800
[23:18:10.625] [bmv2] [T] [thread 31552] [230.0] [cxt 0] Bytes parsed: 14
[23:18:10.625] [bmv2] [D] [thread 31552] [230.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:10.625] [bmv2] [D] [thread 31552] [230.0] [cxt 0] Extracting header 'ipv4'
[23:18:10.625] [bmv2] [D] [thread 31552] [230.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:10.625] [bmv2] [T] [thread 31552] [230.0] [cxt 0] Bytes parsed: 34
[23:18:10.625] [bmv2] [D] [thread 31552] [230.0] [cxt 0] Parser 'parser': end
[23:18:10.625] [bmv2] [D] [thread 31552] [230.0] [cxt 0] Pipeline 'ingress': start
[23:18:10.625] [bmv2] [T] [thread 31552] [230.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:10.625] [bmv2] [T] [thread 31552] [230.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:10.625] [bmv2] [D] [thread 31552] [230.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:10.625] [bmv2] [D] [thread 31552] [230.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:10.625] [bmv2] [D] [thread 31552] [230.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:10.625] [bmv2] [D] [thread 31552] [230.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:10.625] [bmv2] [T] [thread 31552] [230.0] [cxt 0] Action MyIngress.read_port
[23:18:10.625] [bmv2] [T] [thread 31552] [230.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:10.625] [bmv2] [T] [thread 31552] [230.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:10.625] [bmv2] [T] [thread 31552] [230.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:10.625] [bmv2] [T] [thread 31552] [230.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:10.625] [bmv2] [T] [thread 31552] [230.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:10.625] [bmv2] [T] [thread 31552] [230.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:10.625] [bmv2] [T] [thread 31552] [230.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:10.625] [bmv2] [D] [thread 31552] [230.0] [cxt 0] Looking up key:

[23:18:10.625] [bmv2] [D] [thread 31552] [230.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:10.625] [bmv2] [D] [thread 31552] [230.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:10.625] [bmv2] [T] [thread 31552] [230.0] [cxt 0] Action fast_reroute126
[23:18:10.625] [bmv2] [T] [thread 31552] [230.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:10.625] [bmv2] [T] [thread 31552] [230.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:10.625] [bmv2] [D] [thread 31552] [230.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:10.625] [bmv2] [D] [thread 31552] [230.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:10.625] [bmv2] [D] [thread 31552] [230.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:10.625] [bmv2] [D] [thread 31552] [230.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:10.625] [bmv2] [T] [thread 31552] [230.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:10.625] [bmv2] [T] [thread 31552] [230.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:10.625] [bmv2] [T] [thread 31552] [230.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:10.625] [bmv2] [T] [thread 31552] [230.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:10.625] [bmv2] [T] [thread 31552] [230.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:10.625] [bmv2] [D] [thread 31552] [230.0] [cxt 0] Looking up key:

[23:18:10.625] [bmv2] [D] [thread 31552] [230.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:10.625] [bmv2] [D] [thread 31552] [230.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:10.625] [bmv2] [T] [thread 31552] [230.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:10.625] [bmv2] [T] [thread 31552] [230.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:10.626] [bmv2] [T] [thread 31552] [230.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:18:10.626] [bmv2] [T] [thread 31552] [230.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:10.626] [bmv2] [T] [thread 31552] [230.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:10.626] [bmv2] [T] [thread 31552] [230.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:18:10.626] [bmv2] [T] [thread 31552] [230.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:10.626] [bmv2] [T] [thread 31552] [230.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:18:10.626] [bmv2] [T] [thread 31552] [230.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:10.626] [bmv2] [D] [thread 31552] [230.0] [cxt 0] Pipeline 'ingress': end
[23:18:10.626] [bmv2] [D] [thread 31552] [230.0] [cxt 0] Egress port is 4
[23:18:10.626] [bmv2] [D] [thread 31553] [230.0] [cxt 0] Pipeline 'egress': start
[23:18:10.626] [bmv2] [D] [thread 31553] [230.0] [cxt 0] Pipeline 'egress': end
[23:18:10.626] [bmv2] [D] [thread 31553] [230.0] [cxt 0] Deparser 'deparser': start
[23:18:10.626] [bmv2] [D] [thread 31553] [230.0] [cxt 0] Updating checksum 'cksum'
[23:18:10.626] [bmv2] [D] [thread 31553] [230.0] [cxt 0] Deparsing header 'ethernet'
[23:18:10.626] [bmv2] [D] [thread 31553] [230.0] [cxt 0] Deparsing header 'ipv4'
[23:18:10.626] [bmv2] [D] [thread 31553] [230.0] [cxt 0] Deparser 'deparser': end
[23:18:10.626] [bmv2] [D] [thread 31557] [230.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:12.232] [bmv2] [D] [thread 31552] [231.0] [cxt 0] Processing packet received on port 3
[23:18:12.232] [bmv2] [D] [thread 31552] [231.0] [cxt 0] Parser 'parser': start
[23:18:12.232] [bmv2] [D] [thread 31552] [231.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:12.232] [bmv2] [D] [thread 31552] [231.0] [cxt 0] Extracting header 'ethernet'
[23:18:12.232] [bmv2] [D] [thread 31552] [231.0] [cxt 0] Parser state 'start': key is 0800
[23:18:12.232] [bmv2] [T] [thread 31552] [231.0] [cxt 0] Bytes parsed: 14
[23:18:12.232] [bmv2] [D] [thread 31552] [231.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:12.232] [bmv2] [D] [thread 31552] [231.0] [cxt 0] Extracting header 'ipv4'
[23:18:12.232] [bmv2] [D] [thread 31552] [231.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:12.232] [bmv2] [T] [thread 31552] [231.0] [cxt 0] Bytes parsed: 34
[23:18:12.232] [bmv2] [D] [thread 31552] [231.0] [cxt 0] Parser 'parser': end
[23:18:12.232] [bmv2] [D] [thread 31552] [231.0] [cxt 0] Pipeline 'ingress': start
[23:18:12.232] [bmv2] [T] [thread 31552] [231.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:12.232] [bmv2] [T] [thread 31552] [231.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:12.232] [bmv2] [D] [thread 31552] [231.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:12.232] [bmv2] [D] [thread 31552] [231.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:12.232] [bmv2] [D] [thread 31552] [231.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:12.232] [bmv2] [D] [thread 31552] [231.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:12.232] [bmv2] [T] [thread 31552] [231.0] [cxt 0] Action MyIngress.read_port
[23:18:12.232] [bmv2] [T] [thread 31552] [231.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:12.232] [bmv2] [T] [thread 31552] [231.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:12.232] [bmv2] [T] [thread 31552] [231.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:12.232] [bmv2] [T] [thread 31552] [231.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:12.232] [bmv2] [T] [thread 31552] [231.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:12.232] [bmv2] [T] [thread 31552] [231.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:12.232] [bmv2] [T] [thread 31552] [231.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:12.232] [bmv2] [D] [thread 31552] [231.0] [cxt 0] Looking up key:

[23:18:12.232] [bmv2] [D] [thread 31552] [231.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:12.232] [bmv2] [D] [thread 31552] [231.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:12.232] [bmv2] [T] [thread 31552] [231.0] [cxt 0] Action fast_reroute126
[23:18:12.232] [bmv2] [T] [thread 31552] [231.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:12.232] [bmv2] [T] [thread 31552] [231.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:12.232] [bmv2] [D] [thread 31552] [231.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:12.232] [bmv2] [D] [thread 31552] [231.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:12.232] [bmv2] [D] [thread 31552] [231.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:12.232] [bmv2] [D] [thread 31552] [231.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:12.232] [bmv2] [T] [thread 31552] [231.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:12.232] [bmv2] [T] [thread 31552] [231.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:12.232] [bmv2] [T] [thread 31552] [231.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:12.232] [bmv2] [T] [thread 31552] [231.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:12.232] [bmv2] [T] [thread 31552] [231.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:12.233] [bmv2] [D] [thread 31552] [231.0] [cxt 0] Looking up key:

[23:18:12.233] [bmv2] [D] [thread 31552] [231.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:12.233] [bmv2] [D] [thread 31552] [231.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:12.233] [bmv2] [T] [thread 31552] [231.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:12.233] [bmv2] [T] [thread 31552] [231.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:12.233] [bmv2] [T] [thread 31552] [231.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:18:12.233] [bmv2] [T] [thread 31552] [231.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:12.233] [bmv2] [T] [thread 31552] [231.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:12.233] [bmv2] [T] [thread 31552] [231.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:18:12.233] [bmv2] [T] [thread 31552] [231.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:12.233] [bmv2] [T] [thread 31552] [231.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:18:12.233] [bmv2] [T] [thread 31552] [231.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:12.233] [bmv2] [D] [thread 31552] [231.0] [cxt 0] Pipeline 'ingress': end
[23:18:12.233] [bmv2] [D] [thread 31552] [231.0] [cxt 0] Egress port is 4
[23:18:12.233] [bmv2] [D] [thread 31553] [231.0] [cxt 0] Pipeline 'egress': start
[23:18:12.233] [bmv2] [D] [thread 31553] [231.0] [cxt 0] Pipeline 'egress': end
[23:18:12.233] [bmv2] [D] [thread 31553] [231.0] [cxt 0] Deparser 'deparser': start
[23:18:12.233] [bmv2] [D] [thread 31553] [231.0] [cxt 0] Updating checksum 'cksum'
[23:18:12.233] [bmv2] [D] [thread 31553] [231.0] [cxt 0] Deparsing header 'ethernet'
[23:18:12.233] [bmv2] [D] [thread 31553] [231.0] [cxt 0] Deparsing header 'ipv4'
[23:18:12.233] [bmv2] [D] [thread 31553] [231.0] [cxt 0] Deparser 'deparser': end
[23:18:12.233] [bmv2] [D] [thread 31557] [231.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:12.242] [bmv2] [D] [thread 31552] [232.0] [cxt 0] Processing packet received on port 3
[23:18:12.242] [bmv2] [D] [thread 31552] [232.0] [cxt 0] Parser 'parser': start
[23:18:12.242] [bmv2] [D] [thread 31552] [232.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:12.242] [bmv2] [D] [thread 31552] [232.0] [cxt 0] Extracting header 'ethernet'
[23:18:12.242] [bmv2] [D] [thread 31552] [232.0] [cxt 0] Parser state 'start': key is 0800
[23:18:12.242] [bmv2] [T] [thread 31552] [232.0] [cxt 0] Bytes parsed: 14
[23:18:12.242] [bmv2] [D] [thread 31552] [232.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:12.242] [bmv2] [D] [thread 31552] [232.0] [cxt 0] Extracting header 'ipv4'
[23:18:12.242] [bmv2] [D] [thread 31552] [232.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:12.242] [bmv2] [T] [thread 31552] [232.0] [cxt 0] Bytes parsed: 34
[23:18:12.242] [bmv2] [D] [thread 31552] [232.0] [cxt 0] Parser 'parser': end
[23:18:12.242] [bmv2] [D] [thread 31552] [232.0] [cxt 0] Pipeline 'ingress': start
[23:18:12.242] [bmv2] [T] [thread 31552] [232.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:12.242] [bmv2] [T] [thread 31552] [232.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:12.242] [bmv2] [D] [thread 31552] [232.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:12.242] [bmv2] [D] [thread 31552] [232.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:12.242] [bmv2] [D] [thread 31552] [232.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:12.242] [bmv2] [D] [thread 31552] [232.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:12.242] [bmv2] [T] [thread 31552] [232.0] [cxt 0] Action MyIngress.read_port
[23:18:12.242] [bmv2] [T] [thread 31552] [232.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:12.242] [bmv2] [T] [thread 31552] [232.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:12.243] [bmv2] [T] [thread 31552] [232.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:12.243] [bmv2] [T] [thread 31552] [232.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:12.243] [bmv2] [T] [thread 31552] [232.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:12.243] [bmv2] [T] [thread 31552] [232.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:12.243] [bmv2] [T] [thread 31552] [232.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:12.243] [bmv2] [D] [thread 31552] [232.0] [cxt 0] Looking up key:

[23:18:12.243] [bmv2] [D] [thread 31552] [232.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:12.243] [bmv2] [D] [thread 31552] [232.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:12.243] [bmv2] [T] [thread 31552] [232.0] [cxt 0] Action fast_reroute126
[23:18:12.243] [bmv2] [T] [thread 31552] [232.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:12.243] [bmv2] [T] [thread 31552] [232.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:12.243] [bmv2] [D] [thread 31552] [232.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:12.243] [bmv2] [D] [thread 31552] [232.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:12.243] [bmv2] [D] [thread 31552] [232.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:12.243] [bmv2] [D] [thread 31552] [232.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:12.243] [bmv2] [T] [thread 31552] [232.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:12.243] [bmv2] [T] [thread 31552] [232.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:12.243] [bmv2] [T] [thread 31552] [232.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:12.243] [bmv2] [T] [thread 31552] [232.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:12.243] [bmv2] [T] [thread 31552] [232.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:12.243] [bmv2] [D] [thread 31552] [232.0] [cxt 0] Looking up key:

[23:18:12.243] [bmv2] [D] [thread 31552] [232.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:12.243] [bmv2] [D] [thread 31552] [232.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:12.243] [bmv2] [T] [thread 31552] [232.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:12.243] [bmv2] [T] [thread 31552] [232.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:12.243] [bmv2] [T] [thread 31552] [232.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:18:12.243] [bmv2] [T] [thread 31552] [232.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:12.243] [bmv2] [T] [thread 31552] [232.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:12.243] [bmv2] [T] [thread 31552] [232.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:18:12.243] [bmv2] [T] [thread 31552] [232.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:12.243] [bmv2] [T] [thread 31552] [232.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:18:12.243] [bmv2] [T] [thread 31552] [232.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:12.243] [bmv2] [D] [thread 31552] [232.0] [cxt 0] Pipeline 'ingress': end
[23:18:12.243] [bmv2] [D] [thread 31552] [232.0] [cxt 0] Egress port is 4
[23:18:12.243] [bmv2] [D] [thread 31553] [232.0] [cxt 0] Pipeline 'egress': start
[23:18:12.243] [bmv2] [D] [thread 31553] [232.0] [cxt 0] Pipeline 'egress': end
[23:18:12.243] [bmv2] [D] [thread 31553] [232.0] [cxt 0] Deparser 'deparser': start
[23:18:12.243] [bmv2] [D] [thread 31553] [232.0] [cxt 0] Updating checksum 'cksum'
[23:18:12.243] [bmv2] [D] [thread 31553] [232.0] [cxt 0] Deparsing header 'ethernet'
[23:18:12.243] [bmv2] [D] [thread 31553] [232.0] [cxt 0] Deparsing header 'ipv4'
[23:18:12.243] [bmv2] [D] [thread 31553] [232.0] [cxt 0] Deparser 'deparser': end
[23:18:12.243] [bmv2] [D] [thread 31557] [232.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:12.765] [bmv2] [D] [thread 31552] [233.0] [cxt 0] Processing packet received on port 3
[23:18:12.765] [bmv2] [D] [thread 31552] [233.0] [cxt 0] Parser 'parser': start
[23:18:12.765] [bmv2] [D] [thread 31552] [233.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:12.765] [bmv2] [D] [thread 31552] [233.0] [cxt 0] Extracting header 'ethernet'
[23:18:12.765] [bmv2] [D] [thread 31552] [233.0] [cxt 0] Parser state 'start': key is 0800
[23:18:12.765] [bmv2] [T] [thread 31552] [233.0] [cxt 0] Bytes parsed: 14
[23:18:12.765] [bmv2] [D] [thread 31552] [233.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:12.765] [bmv2] [D] [thread 31552] [233.0] [cxt 0] Extracting header 'ipv4'
[23:18:12.765] [bmv2] [D] [thread 31552] [233.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:12.765] [bmv2] [T] [thread 31552] [233.0] [cxt 0] Bytes parsed: 34
[23:18:12.765] [bmv2] [D] [thread 31552] [233.0] [cxt 0] Parser 'parser': end
[23:18:12.765] [bmv2] [D] [thread 31552] [233.0] [cxt 0] Pipeline 'ingress': start
[23:18:12.765] [bmv2] [T] [thread 31552] [233.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:12.765] [bmv2] [T] [thread 31552] [233.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:12.765] [bmv2] [D] [thread 31552] [233.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:12.765] [bmv2] [D] [thread 31552] [233.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:12.765] [bmv2] [D] [thread 31552] [233.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:12.765] [bmv2] [D] [thread 31552] [233.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:12.765] [bmv2] [T] [thread 31552] [233.0] [cxt 0] Action MyIngress.read_port
[23:18:12.765] [bmv2] [T] [thread 31552] [233.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:12.765] [bmv2] [T] [thread 31552] [233.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:12.765] [bmv2] [T] [thread 31552] [233.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:12.765] [bmv2] [T] [thread 31552] [233.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:12.765] [bmv2] [T] [thread 31552] [233.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:12.765] [bmv2] [T] [thread 31552] [233.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:12.765] [bmv2] [T] [thread 31552] [233.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:12.765] [bmv2] [D] [thread 31552] [233.0] [cxt 0] Looking up key:

[23:18:12.765] [bmv2] [D] [thread 31552] [233.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:12.765] [bmv2] [D] [thread 31552] [233.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:12.765] [bmv2] [T] [thread 31552] [233.0] [cxt 0] Action fast_reroute126
[23:18:12.765] [bmv2] [T] [thread 31552] [233.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:12.765] [bmv2] [T] [thread 31552] [233.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:12.765] [bmv2] [D] [thread 31552] [233.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:12.765] [bmv2] [D] [thread 31552] [233.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:12.765] [bmv2] [D] [thread 31552] [233.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:12.766] [bmv2] [D] [thread 31552] [233.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:12.766] [bmv2] [T] [thread 31552] [233.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:12.766] [bmv2] [T] [thread 31552] [233.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:12.766] [bmv2] [T] [thread 31552] [233.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:12.766] [bmv2] [T] [thread 31552] [233.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:12.766] [bmv2] [T] [thread 31552] [233.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:12.766] [bmv2] [D] [thread 31552] [233.0] [cxt 0] Looking up key:

[23:18:12.766] [bmv2] [D] [thread 31552] [233.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:12.766] [bmv2] [D] [thread 31552] [233.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:12.766] [bmv2] [T] [thread 31552] [233.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:12.766] [bmv2] [T] [thread 31552] [233.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:12.766] [bmv2] [T] [thread 31552] [233.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:18:12.766] [bmv2] [T] [thread 31552] [233.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:12.766] [bmv2] [T] [thread 31552] [233.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:12.766] [bmv2] [T] [thread 31552] [233.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:18:12.766] [bmv2] [T] [thread 31552] [233.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:12.766] [bmv2] [T] [thread 31552] [233.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:18:12.766] [bmv2] [T] [thread 31552] [233.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:18:12.766] [bmv2] [T] [thread 31552] [233.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:18:12.766] [bmv2] [D] [thread 31552] [233.0] [cxt 0] Looking up key:

[23:18:12.766] [bmv2] [D] [thread 31552] [233.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:18:12.766] [bmv2] [D] [thread 31552] [233.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:18:12.766] [bmv2] [T] [thread 31552] [233.0] [cxt 0] Action MyIngress.read_depot_port
[23:18:12.766] [bmv2] [T] [thread 31552] [233.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:18:12.766] [bmv2] [T] [thread 31552] [233.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:18:12.766] [bmv2] [T] [thread 31552] [233.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:18:12.766] [bmv2] [D] [thread 31552] [233.0] [cxt 0] Looking up key:

[23:18:12.766] [bmv2] [D] [thread 31552] [233.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:18:12.766] [bmv2] [D] [thread 31552] [233.0] [cxt 0] Action entry is fast_reroute133 - 
[23:18:12.766] [bmv2] [T] [thread 31552] [233.0] [cxt 0] Action fast_reroute133
[23:18:12.766] [bmv2] [T] [thread 31552] [233.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:18:12.766] [bmv2] [T] [thread 31552] [233.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:18:12.766] [bmv2] [D] [thread 31552] [233.0] [cxt 0] Looking up key:

[23:18:12.766] [bmv2] [D] [thread 31552] [233.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:18:12.766] [bmv2] [D] [thread 31552] [233.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:18:12.766] [bmv2] [T] [thread 31552] [233.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:18:12.766] [bmv2] [T] [thread 31552] [233.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:18:12.766] [bmv2] [T] [thread 31552] [233.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:18:12.766] [bmv2] [D] [thread 31552] [233.0] [cxt 0] Pipeline 'ingress': end
[23:18:12.766] [bmv2] [D] [thread 31552] [233.0] [cxt 0] Egress port is 0
[23:18:12.766] [bmv2] [D] [thread 31553] [233.0] [cxt 0] Pipeline 'egress': start
[23:18:12.766] [bmv2] [D] [thread 31553] [233.0] [cxt 0] Pipeline 'egress': end
[23:18:12.766] [bmv2] [D] [thread 31553] [233.0] [cxt 0] Deparser 'deparser': start
[23:18:12.766] [bmv2] [D] [thread 31553] [233.0] [cxt 0] Updating checksum 'cksum'
[23:18:12.766] [bmv2] [D] [thread 31553] [233.0] [cxt 0] Deparsing header 'ethernet'
[23:18:12.766] [bmv2] [D] [thread 31553] [233.0] [cxt 0] Deparsing header 'ipv4'
[23:18:12.767] [bmv2] [D] [thread 31553] [233.0] [cxt 0] Deparser 'deparser': end
[23:18:12.767] [bmv2] [D] [thread 31557] [233.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:18:13.295] [bmv2] [D] [thread 31552] [234.0] [cxt 0] Processing packet received on port 3
[23:18:13.295] [bmv2] [D] [thread 31552] [234.0] [cxt 0] Parser 'parser': start
[23:18:13.295] [bmv2] [D] [thread 31552] [234.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:13.295] [bmv2] [D] [thread 31552] [234.0] [cxt 0] Extracting header 'ethernet'
[23:18:13.295] [bmv2] [D] [thread 31552] [234.0] [cxt 0] Parser state 'start': key is 0800
[23:18:13.295] [bmv2] [T] [thread 31552] [234.0] [cxt 0] Bytes parsed: 14
[23:18:13.295] [bmv2] [D] [thread 31552] [234.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:13.295] [bmv2] [D] [thread 31552] [234.0] [cxt 0] Extracting header 'ipv4'
[23:18:13.295] [bmv2] [D] [thread 31552] [234.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:13.295] [bmv2] [T] [thread 31552] [234.0] [cxt 0] Bytes parsed: 34
[23:18:13.295] [bmv2] [D] [thread 31552] [234.0] [cxt 0] Parser 'parser': end
[23:18:13.295] [bmv2] [D] [thread 31552] [234.0] [cxt 0] Pipeline 'ingress': start
[23:18:13.295] [bmv2] [T] [thread 31552] [234.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:13.295] [bmv2] [T] [thread 31552] [234.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:13.295] [bmv2] [D] [thread 31552] [234.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:13.295] [bmv2] [D] [thread 31552] [234.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:13.295] [bmv2] [D] [thread 31552] [234.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:13.295] [bmv2] [D] [thread 31552] [234.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:13.295] [bmv2] [T] [thread 31552] [234.0] [cxt 0] Action MyIngress.read_port
[23:18:13.295] [bmv2] [T] [thread 31552] [234.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:13.295] [bmv2] [T] [thread 31552] [234.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:13.295] [bmv2] [T] [thread 31552] [234.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:13.295] [bmv2] [T] [thread 31552] [234.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:13.295] [bmv2] [T] [thread 31552] [234.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:13.295] [bmv2] [T] [thread 31552] [234.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:13.295] [bmv2] [T] [thread 31552] [234.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:13.295] [bmv2] [D] [thread 31552] [234.0] [cxt 0] Looking up key:

[23:18:13.295] [bmv2] [D] [thread 31552] [234.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:13.295] [bmv2] [D] [thread 31552] [234.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:13.295] [bmv2] [T] [thread 31552] [234.0] [cxt 0] Action fast_reroute126
[23:18:13.295] [bmv2] [T] [thread 31552] [234.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:13.295] [bmv2] [T] [thread 31552] [234.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:13.295] [bmv2] [D] [thread 31552] [234.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:13.295] [bmv2] [D] [thread 31552] [234.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:13.295] [bmv2] [D] [thread 31552] [234.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:13.295] [bmv2] [D] [thread 31552] [234.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:13.295] [bmv2] [T] [thread 31552] [234.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:13.295] [bmv2] [T] [thread 31552] [234.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:13.295] [bmv2] [T] [thread 31552] [234.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:13.295] [bmv2] [T] [thread 31552] [234.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:13.295] [bmv2] [T] [thread 31552] [234.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:13.295] [bmv2] [D] [thread 31552] [234.0] [cxt 0] Looking up key:

[23:18:13.295] [bmv2] [D] [thread 31552] [234.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:13.295] [bmv2] [D] [thread 31552] [234.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:13.295] [bmv2] [T] [thread 31552] [234.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:13.295] [bmv2] [T] [thread 31552] [234.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:13.295] [bmv2] [T] [thread 31552] [234.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:18:13.295] [bmv2] [T] [thread 31552] [234.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:13.295] [bmv2] [T] [thread 31552] [234.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:13.295] [bmv2] [T] [thread 31552] [234.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:18:13.295] [bmv2] [T] [thread 31552] [234.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:13.295] [bmv2] [T] [thread 31552] [234.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:18:13.295] [bmv2] [T] [thread 31552] [234.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:13.295] [bmv2] [D] [thread 31552] [234.0] [cxt 0] Pipeline 'ingress': end
[23:18:13.295] [bmv2] [D] [thread 31552] [234.0] [cxt 0] Egress port is 4
[23:18:13.295] [bmv2] [D] [thread 31553] [234.0] [cxt 0] Pipeline 'egress': start
[23:18:13.295] [bmv2] [D] [thread 31553] [234.0] [cxt 0] Pipeline 'egress': end
[23:18:13.295] [bmv2] [D] [thread 31553] [234.0] [cxt 0] Deparser 'deparser': start
[23:18:13.295] [bmv2] [D] [thread 31553] [234.0] [cxt 0] Updating checksum 'cksum'
[23:18:13.295] [bmv2] [D] [thread 31553] [234.0] [cxt 0] Deparsing header 'ethernet'
[23:18:13.295] [bmv2] [D] [thread 31553] [234.0] [cxt 0] Deparsing header 'ipv4'
[23:18:13.295] [bmv2] [D] [thread 31553] [234.0] [cxt 0] Deparser 'deparser': end
[23:18:13.295] [bmv2] [D] [thread 31557] [234.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:14.908] [bmv2] [D] [thread 31552] [235.0] [cxt 0] Processing packet received on port 3
[23:18:14.908] [bmv2] [D] [thread 31552] [235.0] [cxt 0] Parser 'parser': start
[23:18:14.908] [bmv2] [D] [thread 31552] [235.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:14.908] [bmv2] [D] [thread 31552] [235.0] [cxt 0] Extracting header 'ethernet'
[23:18:14.908] [bmv2] [D] [thread 31552] [235.0] [cxt 0] Parser state 'start': key is 0800
[23:18:14.908] [bmv2] [T] [thread 31552] [235.0] [cxt 0] Bytes parsed: 14
[23:18:14.908] [bmv2] [D] [thread 31552] [235.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:14.908] [bmv2] [D] [thread 31552] [235.0] [cxt 0] Extracting header 'ipv4'
[23:18:14.908] [bmv2] [D] [thread 31552] [235.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:14.908] [bmv2] [T] [thread 31552] [235.0] [cxt 0] Bytes parsed: 34
[23:18:14.908] [bmv2] [D] [thread 31552] [235.0] [cxt 0] Parser 'parser': end
[23:18:14.908] [bmv2] [D] [thread 31552] [235.0] [cxt 0] Pipeline 'ingress': start
[23:18:14.908] [bmv2] [T] [thread 31552] [235.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:14.908] [bmv2] [T] [thread 31552] [235.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:14.908] [bmv2] [D] [thread 31552] [235.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:14.908] [bmv2] [D] [thread 31552] [235.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:14.908] [bmv2] [D] [thread 31552] [235.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:14.909] [bmv2] [D] [thread 31552] [235.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:14.909] [bmv2] [T] [thread 31552] [235.0] [cxt 0] Action MyIngress.read_port
[23:18:14.909] [bmv2] [T] [thread 31552] [235.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:14.909] [bmv2] [T] [thread 31552] [235.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:14.909] [bmv2] [T] [thread 31552] [235.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:14.909] [bmv2] [T] [thread 31552] [235.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:14.909] [bmv2] [T] [thread 31552] [235.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:14.909] [bmv2] [T] [thread 31552] [235.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:14.909] [bmv2] [T] [thread 31552] [235.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:14.909] [bmv2] [D] [thread 31552] [235.0] [cxt 0] Looking up key:

[23:18:14.909] [bmv2] [D] [thread 31552] [235.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:14.909] [bmv2] [D] [thread 31552] [235.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:14.909] [bmv2] [T] [thread 31552] [235.0] [cxt 0] Action fast_reroute126
[23:18:14.909] [bmv2] [T] [thread 31552] [235.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:14.909] [bmv2] [T] [thread 31552] [235.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:14.909] [bmv2] [D] [thread 31552] [235.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:14.909] [bmv2] [D] [thread 31552] [235.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:14.909] [bmv2] [D] [thread 31552] [235.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:14.909] [bmv2] [D] [thread 31552] [235.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:14.909] [bmv2] [T] [thread 31552] [235.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:14.909] [bmv2] [T] [thread 31552] [235.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:14.909] [bmv2] [T] [thread 31552] [235.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:14.909] [bmv2] [T] [thread 31552] [235.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:14.909] [bmv2] [T] [thread 31552] [235.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:14.909] [bmv2] [D] [thread 31552] [235.0] [cxt 0] Looking up key:

[23:18:14.909] [bmv2] [D] [thread 31552] [235.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:14.909] [bmv2] [D] [thread 31552] [235.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:14.909] [bmv2] [T] [thread 31552] [235.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:14.909] [bmv2] [T] [thread 31552] [235.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:14.909] [bmv2] [T] [thread 31552] [235.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:18:14.909] [bmv2] [T] [thread 31552] [235.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:14.909] [bmv2] [T] [thread 31552] [235.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:14.909] [bmv2] [T] [thread 31552] [235.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:18:14.909] [bmv2] [T] [thread 31552] [235.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:14.909] [bmv2] [T] [thread 31552] [235.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:18:14.909] [bmv2] [T] [thread 31552] [235.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:14.909] [bmv2] [D] [thread 31552] [235.0] [cxt 0] Pipeline 'ingress': end
[23:18:14.909] [bmv2] [D] [thread 31552] [235.0] [cxt 0] Egress port is 4
[23:18:14.909] [bmv2] [D] [thread 31553] [235.0] [cxt 0] Pipeline 'egress': start
[23:18:14.910] [bmv2] [D] [thread 31553] [235.0] [cxt 0] Pipeline 'egress': end
[23:18:14.910] [bmv2] [D] [thread 31553] [235.0] [cxt 0] Deparser 'deparser': start
[23:18:14.910] [bmv2] [D] [thread 31553] [235.0] [cxt 0] Updating checksum 'cksum'
[23:18:14.910] [bmv2] [D] [thread 31553] [235.0] [cxt 0] Deparsing header 'ethernet'
[23:18:14.910] [bmv2] [D] [thread 31553] [235.0] [cxt 0] Deparsing header 'ipv4'
[23:18:14.910] [bmv2] [D] [thread 31553] [235.0] [cxt 0] Deparser 'deparser': end
[23:18:14.910] [bmv2] [D] [thread 31557] [235.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:14.919] [bmv2] [D] [thread 31552] [236.0] [cxt 0] Processing packet received on port 3
[23:18:14.919] [bmv2] [D] [thread 31552] [236.0] [cxt 0] Parser 'parser': start
[23:18:14.919] [bmv2] [D] [thread 31552] [236.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:14.919] [bmv2] [D] [thread 31552] [236.0] [cxt 0] Extracting header 'ethernet'
[23:18:14.919] [bmv2] [D] [thread 31552] [236.0] [cxt 0] Parser state 'start': key is 0800
[23:18:14.919] [bmv2] [T] [thread 31552] [236.0] [cxt 0] Bytes parsed: 14
[23:18:14.919] [bmv2] [D] [thread 31552] [236.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:14.919] [bmv2] [D] [thread 31552] [236.0] [cxt 0] Extracting header 'ipv4'
[23:18:14.919] [bmv2] [D] [thread 31552] [236.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:14.919] [bmv2] [T] [thread 31552] [236.0] [cxt 0] Bytes parsed: 34
[23:18:14.919] [bmv2] [D] [thread 31552] [236.0] [cxt 0] Parser 'parser': end
[23:18:14.919] [bmv2] [D] [thread 31552] [236.0] [cxt 0] Pipeline 'ingress': start
[23:18:14.919] [bmv2] [T] [thread 31552] [236.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:14.919] [bmv2] [T] [thread 31552] [236.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:14.919] [bmv2] [D] [thread 31552] [236.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:14.919] [bmv2] [D] [thread 31552] [236.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:14.920] [bmv2] [D] [thread 31552] [236.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:14.920] [bmv2] [D] [thread 31552] [236.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:14.920] [bmv2] [T] [thread 31552] [236.0] [cxt 0] Action MyIngress.read_port
[23:18:14.920] [bmv2] [T] [thread 31552] [236.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:14.920] [bmv2] [T] [thread 31552] [236.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:14.920] [bmv2] [T] [thread 31552] [236.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:14.920] [bmv2] [T] [thread 31552] [236.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:14.920] [bmv2] [T] [thread 31552] [236.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:14.920] [bmv2] [T] [thread 31552] [236.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:14.920] [bmv2] [T] [thread 31552] [236.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:14.920] [bmv2] [D] [thread 31552] [236.0] [cxt 0] Looking up key:

[23:18:14.920] [bmv2] [D] [thread 31552] [236.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:14.920] [bmv2] [D] [thread 31552] [236.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:14.920] [bmv2] [T] [thread 31552] [236.0] [cxt 0] Action fast_reroute126
[23:18:14.920] [bmv2] [T] [thread 31552] [236.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:14.920] [bmv2] [T] [thread 31552] [236.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:14.920] [bmv2] [D] [thread 31552] [236.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:14.920] [bmv2] [D] [thread 31552] [236.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:14.920] [bmv2] [D] [thread 31552] [236.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:14.920] [bmv2] [D] [thread 31552] [236.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:14.920] [bmv2] [T] [thread 31552] [236.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:14.920] [bmv2] [T] [thread 31552] [236.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:14.920] [bmv2] [T] [thread 31552] [236.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:14.920] [bmv2] [T] [thread 31552] [236.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:14.920] [bmv2] [T] [thread 31552] [236.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:14.920] [bmv2] [D] [thread 31552] [236.0] [cxt 0] Looking up key:

[23:18:14.920] [bmv2] [D] [thread 31552] [236.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:14.920] [bmv2] [D] [thread 31552] [236.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:14.920] [bmv2] [T] [thread 31552] [236.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:14.920] [bmv2] [T] [thread 31552] [236.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:14.920] [bmv2] [T] [thread 31552] [236.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:18:14.920] [bmv2] [T] [thread 31552] [236.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:14.920] [bmv2] [T] [thread 31552] [236.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:14.920] [bmv2] [T] [thread 31552] [236.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:18:14.920] [bmv2] [T] [thread 31552] [236.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:14.920] [bmv2] [T] [thread 31552] [236.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:18:14.920] [bmv2] [T] [thread 31552] [236.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:14.920] [bmv2] [D] [thread 31552] [236.0] [cxt 0] Pipeline 'ingress': end
[23:18:14.920] [bmv2] [D] [thread 31552] [236.0] [cxt 0] Egress port is 4
[23:18:14.920] [bmv2] [D] [thread 31553] [236.0] [cxt 0] Pipeline 'egress': start
[23:18:14.921] [bmv2] [D] [thread 31553] [236.0] [cxt 0] Pipeline 'egress': end
[23:18:14.921] [bmv2] [D] [thread 31553] [236.0] [cxt 0] Deparser 'deparser': start
[23:18:14.921] [bmv2] [D] [thread 31553] [236.0] [cxt 0] Updating checksum 'cksum'
[23:18:14.921] [bmv2] [D] [thread 31553] [236.0] [cxt 0] Deparsing header 'ethernet'
[23:18:14.921] [bmv2] [D] [thread 31553] [236.0] [cxt 0] Deparsing header 'ipv4'
[23:18:14.921] [bmv2] [D] [thread 31553] [236.0] [cxt 0] Deparser 'deparser': end
[23:18:14.921] [bmv2] [D] [thread 31557] [236.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:16.508] [bmv2] [D] [thread 31552] [237.0] [cxt 0] Processing packet received on port 3
[23:18:16.508] [bmv2] [D] [thread 31552] [237.0] [cxt 0] Parser 'parser': start
[23:18:16.508] [bmv2] [D] [thread 31552] [237.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:16.508] [bmv2] [D] [thread 31552] [237.0] [cxt 0] Extracting header 'ethernet'
[23:18:16.508] [bmv2] [D] [thread 31552] [237.0] [cxt 0] Parser state 'start': key is 0800
[23:18:16.508] [bmv2] [T] [thread 31552] [237.0] [cxt 0] Bytes parsed: 14
[23:18:16.508] [bmv2] [D] [thread 31552] [237.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:16.508] [bmv2] [D] [thread 31552] [237.0] [cxt 0] Extracting header 'ipv4'
[23:18:16.508] [bmv2] [D] [thread 31552] [237.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:16.508] [bmv2] [T] [thread 31552] [237.0] [cxt 0] Bytes parsed: 34
[23:18:16.508] [bmv2] [D] [thread 31552] [237.0] [cxt 0] Parser 'parser': end
[23:18:16.508] [bmv2] [D] [thread 31552] [237.0] [cxt 0] Pipeline 'ingress': start
[23:18:16.508] [bmv2] [T] [thread 31552] [237.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:16.508] [bmv2] [T] [thread 31552] [237.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:16.508] [bmv2] [D] [thread 31552] [237.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:16.508] [bmv2] [D] [thread 31552] [237.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:16.508] [bmv2] [D] [thread 31552] [237.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:16.508] [bmv2] [D] [thread 31552] [237.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:16.508] [bmv2] [T] [thread 31552] [237.0] [cxt 0] Action MyIngress.read_port
[23:18:16.508] [bmv2] [T] [thread 31552] [237.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:16.508] [bmv2] [T] [thread 31552] [237.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:16.508] [bmv2] [T] [thread 31552] [237.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:16.508] [bmv2] [T] [thread 31552] [237.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:16.508] [bmv2] [T] [thread 31552] [237.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:16.508] [bmv2] [T] [thread 31552] [237.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:16.508] [bmv2] [T] [thread 31552] [237.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:16.508] [bmv2] [D] [thread 31552] [237.0] [cxt 0] Looking up key:

[23:18:16.508] [bmv2] [D] [thread 31552] [237.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:16.508] [bmv2] [D] [thread 31552] [237.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:16.508] [bmv2] [T] [thread 31552] [237.0] [cxt 0] Action fast_reroute126
[23:18:16.508] [bmv2] [T] [thread 31552] [237.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:16.508] [bmv2] [T] [thread 31552] [237.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:16.508] [bmv2] [D] [thread 31552] [237.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:16.508] [bmv2] [D] [thread 31552] [237.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:16.509] [bmv2] [D] [thread 31552] [237.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:16.509] [bmv2] [D] [thread 31552] [237.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:16.509] [bmv2] [T] [thread 31552] [237.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:16.509] [bmv2] [T] [thread 31552] [237.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:16.509] [bmv2] [T] [thread 31552] [237.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:16.509] [bmv2] [T] [thread 31552] [237.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:16.509] [bmv2] [T] [thread 31552] [237.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:16.509] [bmv2] [D] [thread 31552] [237.0] [cxt 0] Looking up key:

[23:18:16.509] [bmv2] [D] [thread 31552] [237.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:16.509] [bmv2] [D] [thread 31552] [237.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:16.509] [bmv2] [T] [thread 31552] [237.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:16.509] [bmv2] [T] [thread 31552] [237.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:16.509] [bmv2] [T] [thread 31552] [237.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:18:16.509] [bmv2] [T] [thread 31552] [237.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:16.509] [bmv2] [T] [thread 31552] [237.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:16.509] [bmv2] [T] [thread 31552] [237.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:18:16.509] [bmv2] [T] [thread 31552] [237.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:16.509] [bmv2] [T] [thread 31552] [237.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:18:16.509] [bmv2] [T] [thread 31552] [237.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:16.509] [bmv2] [D] [thread 31552] [237.0] [cxt 0] Pipeline 'ingress': end
[23:18:16.509] [bmv2] [D] [thread 31552] [237.0] [cxt 0] Egress port is 4
[23:18:16.509] [bmv2] [D] [thread 31553] [237.0] [cxt 0] Pipeline 'egress': start
[23:18:16.509] [bmv2] [D] [thread 31553] [237.0] [cxt 0] Pipeline 'egress': end
[23:18:16.509] [bmv2] [D] [thread 31553] [237.0] [cxt 0] Deparser 'deparser': start
[23:18:16.509] [bmv2] [D] [thread 31553] [237.0] [cxt 0] Updating checksum 'cksum'
[23:18:16.509] [bmv2] [D] [thread 31553] [237.0] [cxt 0] Deparsing header 'ethernet'
[23:18:16.509] [bmv2] [D] [thread 31553] [237.0] [cxt 0] Deparsing header 'ipv4'
[23:18:16.509] [bmv2] [D] [thread 31553] [237.0] [cxt 0] Deparser 'deparser': end
[23:18:16.509] [bmv2] [D] [thread 31557] [237.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:17.044] [bmv2] [D] [thread 31552] [238.0] [cxt 0] Processing packet received on port 3
[23:18:17.044] [bmv2] [D] [thread 31552] [238.0] [cxt 0] Parser 'parser': start
[23:18:17.044] [bmv2] [D] [thread 31552] [238.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:17.044] [bmv2] [D] [thread 31552] [238.0] [cxt 0] Extracting header 'ethernet'
[23:18:17.044] [bmv2] [D] [thread 31552] [238.0] [cxt 0] Parser state 'start': key is 0800
[23:18:17.044] [bmv2] [T] [thread 31552] [238.0] [cxt 0] Bytes parsed: 14
[23:18:17.044] [bmv2] [D] [thread 31552] [238.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:17.044] [bmv2] [D] [thread 31552] [238.0] [cxt 0] Extracting header 'ipv4'
[23:18:17.044] [bmv2] [D] [thread 31552] [238.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:17.044] [bmv2] [T] [thread 31552] [238.0] [cxt 0] Bytes parsed: 34
[23:18:17.044] [bmv2] [D] [thread 31552] [238.0] [cxt 0] Parser 'parser': end
[23:18:17.044] [bmv2] [D] [thread 31552] [238.0] [cxt 0] Pipeline 'ingress': start
[23:18:17.044] [bmv2] [T] [thread 31552] [238.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:17.044] [bmv2] [T] [thread 31552] [238.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:17.044] [bmv2] [D] [thread 31552] [238.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:17.044] [bmv2] [D] [thread 31552] [238.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:17.044] [bmv2] [D] [thread 31552] [238.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:17.045] [bmv2] [D] [thread 31552] [238.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:17.045] [bmv2] [T] [thread 31552] [238.0] [cxt 0] Action MyIngress.read_port
[23:18:17.045] [bmv2] [T] [thread 31552] [238.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:17.045] [bmv2] [T] [thread 31552] [238.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:17.045] [bmv2] [T] [thread 31552] [238.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:17.045] [bmv2] [T] [thread 31552] [238.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:17.045] [bmv2] [T] [thread 31552] [238.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:17.045] [bmv2] [T] [thread 31552] [238.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:17.045] [bmv2] [T] [thread 31552] [238.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:17.045] [bmv2] [D] [thread 31552] [238.0] [cxt 0] Looking up key:

[23:18:17.045] [bmv2] [D] [thread 31552] [238.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:17.045] [bmv2] [D] [thread 31552] [238.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:17.045] [bmv2] [T] [thread 31552] [238.0] [cxt 0] Action fast_reroute126
[23:18:17.045] [bmv2] [T] [thread 31552] [238.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:17.045] [bmv2] [T] [thread 31552] [238.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:17.045] [bmv2] [D] [thread 31552] [238.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:17.045] [bmv2] [D] [thread 31552] [238.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:17.045] [bmv2] [D] [thread 31552] [238.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:17.045] [bmv2] [D] [thread 31552] [238.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:17.045] [bmv2] [T] [thread 31552] [238.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:17.045] [bmv2] [T] [thread 31552] [238.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:17.045] [bmv2] [T] [thread 31552] [238.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:17.045] [bmv2] [T] [thread 31552] [238.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:17.045] [bmv2] [T] [thread 31552] [238.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:17.045] [bmv2] [D] [thread 31552] [238.0] [cxt 0] Looking up key:

[23:18:17.045] [bmv2] [D] [thread 31552] [238.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:17.045] [bmv2] [D] [thread 31552] [238.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:17.045] [bmv2] [T] [thread 31552] [238.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:17.045] [bmv2] [T] [thread 31552] [238.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:17.045] [bmv2] [T] [thread 31552] [238.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:18:17.045] [bmv2] [T] [thread 31552] [238.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:17.045] [bmv2] [T] [thread 31552] [238.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:17.045] [bmv2] [T] [thread 31552] [238.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:18:17.045] [bmv2] [T] [thread 31552] [238.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:17.045] [bmv2] [T] [thread 31552] [238.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:18:17.045] [bmv2] [T] [thread 31552] [238.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:17.045] [bmv2] [D] [thread 31552] [238.0] [cxt 0] Pipeline 'ingress': end
[23:18:17.045] [bmv2] [D] [thread 31552] [238.0] [cxt 0] Egress port is 4
[23:18:17.045] [bmv2] [D] [thread 31553] [238.0] [cxt 0] Pipeline 'egress': start
[23:18:17.046] [bmv2] [D] [thread 31553] [238.0] [cxt 0] Pipeline 'egress': end
[23:18:17.046] [bmv2] [D] [thread 31553] [238.0] [cxt 0] Deparser 'deparser': start
[23:18:17.046] [bmv2] [D] [thread 31553] [238.0] [cxt 0] Updating checksum 'cksum'
[23:18:17.046] [bmv2] [D] [thread 31553] [238.0] [cxt 0] Deparsing header 'ethernet'
[23:18:17.046] [bmv2] [D] [thread 31553] [238.0] [cxt 0] Deparsing header 'ipv4'
[23:18:17.046] [bmv2] [D] [thread 31553] [238.0] [cxt 0] Deparser 'deparser': end
[23:18:17.046] [bmv2] [D] [thread 31557] [238.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:17.055] [bmv2] [D] [thread 31552] [239.0] [cxt 0] Processing packet received on port 3
[23:18:17.055] [bmv2] [D] [thread 31552] [239.0] [cxt 0] Parser 'parser': start
[23:18:17.055] [bmv2] [D] [thread 31552] [239.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:17.055] [bmv2] [D] [thread 31552] [239.0] [cxt 0] Extracting header 'ethernet'
[23:18:17.055] [bmv2] [D] [thread 31552] [239.0] [cxt 0] Parser state 'start': key is 0800
[23:18:17.055] [bmv2] [T] [thread 31552] [239.0] [cxt 0] Bytes parsed: 14
[23:18:17.055] [bmv2] [D] [thread 31552] [239.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:17.055] [bmv2] [D] [thread 31552] [239.0] [cxt 0] Extracting header 'ipv4'
[23:18:17.055] [bmv2] [D] [thread 31552] [239.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:17.055] [bmv2] [T] [thread 31552] [239.0] [cxt 0] Bytes parsed: 34
[23:18:17.055] [bmv2] [D] [thread 31552] [239.0] [cxt 0] Parser 'parser': end
[23:18:17.055] [bmv2] [D] [thread 31552] [239.0] [cxt 0] Pipeline 'ingress': start
[23:18:17.055] [bmv2] [T] [thread 31552] [239.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:17.055] [bmv2] [T] [thread 31552] [239.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:17.055] [bmv2] [D] [thread 31552] [239.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:17.055] [bmv2] [D] [thread 31552] [239.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:17.055] [bmv2] [D] [thread 31552] [239.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:17.055] [bmv2] [D] [thread 31552] [239.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:17.055] [bmv2] [T] [thread 31552] [239.0] [cxt 0] Action MyIngress.read_port
[23:18:17.055] [bmv2] [T] [thread 31552] [239.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:17.055] [bmv2] [T] [thread 31552] [239.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:17.055] [bmv2] [T] [thread 31552] [239.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:17.055] [bmv2] [T] [thread 31552] [239.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:17.055] [bmv2] [T] [thread 31552] [239.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:17.055] [bmv2] [T] [thread 31552] [239.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:17.055] [bmv2] [T] [thread 31552] [239.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:17.055] [bmv2] [D] [thread 31552] [239.0] [cxt 0] Looking up key:

[23:18:17.055] [bmv2] [D] [thread 31552] [239.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:17.055] [bmv2] [D] [thread 31552] [239.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:17.055] [bmv2] [T] [thread 31552] [239.0] [cxt 0] Action fast_reroute126
[23:18:17.055] [bmv2] [T] [thread 31552] [239.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:17.055] [bmv2] [T] [thread 31552] [239.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:17.055] [bmv2] [D] [thread 31552] [239.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:17.055] [bmv2] [D] [thread 31552] [239.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:17.055] [bmv2] [D] [thread 31552] [239.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:17.055] [bmv2] [D] [thread 31552] [239.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:17.056] [bmv2] [T] [thread 31552] [239.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:17.056] [bmv2] [T] [thread 31552] [239.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:17.056] [bmv2] [T] [thread 31552] [239.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:17.056] [bmv2] [T] [thread 31552] [239.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:17.056] [bmv2] [T] [thread 31552] [239.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:17.056] [bmv2] [D] [thread 31552] [239.0] [cxt 0] Looking up key:

[23:18:17.056] [bmv2] [D] [thread 31552] [239.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:17.056] [bmv2] [D] [thread 31552] [239.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:17.056] [bmv2] [T] [thread 31552] [239.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:17.056] [bmv2] [T] [thread 31552] [239.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:17.056] [bmv2] [T] [thread 31552] [239.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:18:17.056] [bmv2] [T] [thread 31552] [239.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:17.056] [bmv2] [T] [thread 31552] [239.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:17.056] [bmv2] [T] [thread 31552] [239.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:18:17.056] [bmv2] [T] [thread 31552] [239.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:17.056] [bmv2] [T] [thread 31552] [239.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:18:17.056] [bmv2] [T] [thread 31552] [239.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:17.056] [bmv2] [D] [thread 31552] [239.0] [cxt 0] Pipeline 'ingress': end
[23:18:17.056] [bmv2] [D] [thread 31552] [239.0] [cxt 0] Egress port is 4
[23:18:17.056] [bmv2] [D] [thread 31553] [239.0] [cxt 0] Pipeline 'egress': start
[23:18:17.056] [bmv2] [D] [thread 31553] [239.0] [cxt 0] Pipeline 'egress': end
[23:18:17.056] [bmv2] [D] [thread 31553] [239.0] [cxt 0] Deparser 'deparser': start
[23:18:17.056] [bmv2] [D] [thread 31553] [239.0] [cxt 0] Updating checksum 'cksum'
[23:18:17.056] [bmv2] [D] [thread 31553] [239.0] [cxt 0] Deparsing header 'ethernet'
[23:18:17.056] [bmv2] [D] [thread 31553] [239.0] [cxt 0] Deparsing header 'ipv4'
[23:18:17.056] [bmv2] [D] [thread 31553] [239.0] [cxt 0] Deparser 'deparser': end
[23:18:17.056] [bmv2] [D] [thread 31557] [239.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:17.576] [bmv2] [D] [thread 31552] [240.0] [cxt 0] Processing packet received on port 3
[23:18:17.576] [bmv2] [D] [thread 31552] [240.0] [cxt 0] Parser 'parser': start
[23:18:17.576] [bmv2] [D] [thread 31552] [240.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:17.576] [bmv2] [D] [thread 31552] [240.0] [cxt 0] Extracting header 'ethernet'
[23:18:17.576] [bmv2] [D] [thread 31552] [240.0] [cxt 0] Parser state 'start': key is 0800
[23:18:17.576] [bmv2] [T] [thread 31552] [240.0] [cxt 0] Bytes parsed: 14
[23:18:17.576] [bmv2] [D] [thread 31552] [240.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:17.576] [bmv2] [D] [thread 31552] [240.0] [cxt 0] Extracting header 'ipv4'
[23:18:17.576] [bmv2] [D] [thread 31552] [240.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:17.576] [bmv2] [T] [thread 31552] [240.0] [cxt 0] Bytes parsed: 34
[23:18:17.576] [bmv2] [D] [thread 31552] [240.0] [cxt 0] Parser 'parser': end
[23:18:17.576] [bmv2] [D] [thread 31552] [240.0] [cxt 0] Pipeline 'ingress': start
[23:18:17.576] [bmv2] [T] [thread 31552] [240.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:17.576] [bmv2] [T] [thread 31552] [240.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:17.576] [bmv2] [D] [thread 31552] [240.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:17.576] [bmv2] [D] [thread 31552] [240.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:17.576] [bmv2] [D] [thread 31552] [240.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:17.576] [bmv2] [D] [thread 31552] [240.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:17.576] [bmv2] [T] [thread 31552] [240.0] [cxt 0] Action MyIngress.read_port
[23:18:17.576] [bmv2] [T] [thread 31552] [240.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:17.576] [bmv2] [T] [thread 31552] [240.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:17.576] [bmv2] [T] [thread 31552] [240.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:17.576] [bmv2] [T] [thread 31552] [240.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:17.576] [bmv2] [T] [thread 31552] [240.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:17.576] [bmv2] [T] [thread 31552] [240.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:17.576] [bmv2] [T] [thread 31552] [240.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:17.576] [bmv2] [D] [thread 31552] [240.0] [cxt 0] Looking up key:

[23:18:17.577] [bmv2] [D] [thread 31552] [240.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:17.577] [bmv2] [D] [thread 31552] [240.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:17.577] [bmv2] [T] [thread 31552] [240.0] [cxt 0] Action fast_reroute126
[23:18:17.577] [bmv2] [T] [thread 31552] [240.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:17.577] [bmv2] [T] [thread 31552] [240.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:17.577] [bmv2] [D] [thread 31552] [240.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:17.577] [bmv2] [D] [thread 31552] [240.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:17.577] [bmv2] [D] [thread 31552] [240.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:17.577] [bmv2] [D] [thread 31552] [240.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:17.577] [bmv2] [T] [thread 31552] [240.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:17.577] [bmv2] [T] [thread 31552] [240.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:17.577] [bmv2] [T] [thread 31552] [240.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:17.577] [bmv2] [T] [thread 31552] [240.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:17.577] [bmv2] [T] [thread 31552] [240.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:17.577] [bmv2] [D] [thread 31552] [240.0] [cxt 0] Looking up key:

[23:18:17.577] [bmv2] [D] [thread 31552] [240.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:17.577] [bmv2] [D] [thread 31552] [240.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:17.577] [bmv2] [T] [thread 31552] [240.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:17.577] [bmv2] [T] [thread 31552] [240.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:17.577] [bmv2] [T] [thread 31552] [240.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:18:17.577] [bmv2] [T] [thread 31552] [240.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:17.577] [bmv2] [T] [thread 31552] [240.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:17.577] [bmv2] [T] [thread 31552] [240.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:18:17.577] [bmv2] [T] [thread 31552] [240.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:17.577] [bmv2] [T] [thread 31552] [240.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:18:17.577] [bmv2] [T] [thread 31552] [240.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:18:17.577] [bmv2] [T] [thread 31552] [240.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:18:17.577] [bmv2] [D] [thread 31552] [240.0] [cxt 0] Looking up key:

[23:18:17.577] [bmv2] [D] [thread 31552] [240.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:18:17.577] [bmv2] [D] [thread 31552] [240.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:18:17.577] [bmv2] [T] [thread 31552] [240.0] [cxt 0] Action MyIngress.read_depot_port
[23:18:17.577] [bmv2] [T] [thread 31552] [240.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:18:17.577] [bmv2] [T] [thread 31552] [240.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:18:17.577] [bmv2] [T] [thread 31552] [240.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:18:17.577] [bmv2] [D] [thread 31552] [240.0] [cxt 0] Looking up key:

[23:18:17.577] [bmv2] [D] [thread 31552] [240.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:18:17.577] [bmv2] [D] [thread 31552] [240.0] [cxt 0] Action entry is fast_reroute133 - 
[23:18:17.577] [bmv2] [T] [thread 31552] [240.0] [cxt 0] Action fast_reroute133
[23:18:17.577] [bmv2] [T] [thread 31552] [240.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:18:17.577] [bmv2] [T] [thread 31552] [240.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:18:17.577] [bmv2] [D] [thread 31552] [240.0] [cxt 0] Looking up key:

[23:18:17.577] [bmv2] [D] [thread 31552] [240.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:18:17.577] [bmv2] [D] [thread 31552] [240.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:18:17.578] [bmv2] [T] [thread 31552] [240.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:18:17.578] [bmv2] [T] [thread 31552] [240.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:18:17.578] [bmv2] [T] [thread 31552] [240.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:18:17.578] [bmv2] [D] [thread 31552] [240.0] [cxt 0] Pipeline 'ingress': end
[23:18:17.578] [bmv2] [D] [thread 31552] [240.0] [cxt 0] Egress port is 0
[23:18:17.578] [bmv2] [D] [thread 31553] [240.0] [cxt 0] Pipeline 'egress': start
[23:18:17.578] [bmv2] [D] [thread 31553] [240.0] [cxt 0] Pipeline 'egress': end
[23:18:17.578] [bmv2] [D] [thread 31553] [240.0] [cxt 0] Deparser 'deparser': start
[23:18:17.578] [bmv2] [D] [thread 31553] [240.0] [cxt 0] Updating checksum 'cksum'
[23:18:17.578] [bmv2] [D] [thread 31553] [240.0] [cxt 0] Deparsing header 'ethernet'
[23:18:17.578] [bmv2] [D] [thread 31553] [240.0] [cxt 0] Deparsing header 'ipv4'
[23:18:17.578] [bmv2] [D] [thread 31553] [240.0] [cxt 0] Deparser 'deparser': end
[23:18:17.578] [bmv2] [D] [thread 31557] [240.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:18:18.644] [bmv2] [D] [thread 31552] [241.0] [cxt 0] Processing packet received on port 3
[23:18:18.644] [bmv2] [D] [thread 31552] [241.0] [cxt 0] Parser 'parser': start
[23:18:18.644] [bmv2] [D] [thread 31552] [241.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:18.644] [bmv2] [D] [thread 31552] [241.0] [cxt 0] Extracting header 'ethernet'
[23:18:18.644] [bmv2] [D] [thread 31552] [241.0] [cxt 0] Parser state 'start': key is 0800
[23:18:18.644] [bmv2] [T] [thread 31552] [241.0] [cxt 0] Bytes parsed: 14
[23:18:18.644] [bmv2] [D] [thread 31552] [241.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:18.644] [bmv2] [D] [thread 31552] [241.0] [cxt 0] Extracting header 'ipv4'
[23:18:18.644] [bmv2] [D] [thread 31552] [241.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:18.644] [bmv2] [T] [thread 31552] [241.0] [cxt 0] Bytes parsed: 34
[23:18:18.644] [bmv2] [D] [thread 31552] [241.0] [cxt 0] Parser 'parser': end
[23:18:18.644] [bmv2] [D] [thread 31552] [241.0] [cxt 0] Pipeline 'ingress': start
[23:18:18.644] [bmv2] [T] [thread 31552] [241.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:18.644] [bmv2] [T] [thread 31552] [241.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:18.644] [bmv2] [D] [thread 31552] [241.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:18.644] [bmv2] [D] [thread 31552] [241.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:18.645] [bmv2] [D] [thread 31552] [241.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:18.645] [bmv2] [D] [thread 31552] [241.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:18.645] [bmv2] [T] [thread 31552] [241.0] [cxt 0] Action MyIngress.read_port
[23:18:18.645] [bmv2] [T] [thread 31552] [241.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:18.645] [bmv2] [T] [thread 31552] [241.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:18.645] [bmv2] [T] [thread 31552] [241.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:18.645] [bmv2] [T] [thread 31552] [241.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:18.645] [bmv2] [T] [thread 31552] [241.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:18.645] [bmv2] [T] [thread 31552] [241.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:18.645] [bmv2] [T] [thread 31552] [241.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:18.645] [bmv2] [D] [thread 31552] [241.0] [cxt 0] Looking up key:

[23:18:18.645] [bmv2] [D] [thread 31552] [241.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:18.645] [bmv2] [D] [thread 31552] [241.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:18.645] [bmv2] [T] [thread 31552] [241.0] [cxt 0] Action fast_reroute126
[23:18:18.645] [bmv2] [T] [thread 31552] [241.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:18.645] [bmv2] [T] [thread 31552] [241.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:18.645] [bmv2] [D] [thread 31552] [241.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:18.645] [bmv2] [D] [thread 31552] [241.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:18.645] [bmv2] [D] [thread 31552] [241.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:18.645] [bmv2] [D] [thread 31552] [241.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:18.645] [bmv2] [T] [thread 31552] [241.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:18.645] [bmv2] [T] [thread 31552] [241.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:18.645] [bmv2] [T] [thread 31552] [241.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:18.645] [bmv2] [T] [thread 31552] [241.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:18.645] [bmv2] [T] [thread 31552] [241.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:18.645] [bmv2] [D] [thread 31552] [241.0] [cxt 0] Looking up key:

[23:18:18.645] [bmv2] [D] [thread 31552] [241.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:18.645] [bmv2] [D] [thread 31552] [241.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:18.645] [bmv2] [T] [thread 31552] [241.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:18.645] [bmv2] [T] [thread 31552] [241.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:18.645] [bmv2] [T] [thread 31552] [241.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:18:18.645] [bmv2] [T] [thread 31552] [241.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:18.645] [bmv2] [T] [thread 31552] [241.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:18.645] [bmv2] [T] [thread 31552] [241.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:18:18.645] [bmv2] [T] [thread 31552] [241.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:18.645] [bmv2] [T] [thread 31552] [241.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:18:18.645] [bmv2] [T] [thread 31552] [241.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:18.645] [bmv2] [D] [thread 31552] [241.0] [cxt 0] Pipeline 'ingress': end
[23:18:18.645] [bmv2] [D] [thread 31552] [241.0] [cxt 0] Egress port is 4
[23:18:18.645] [bmv2] [D] [thread 31553] [241.0] [cxt 0] Pipeline 'egress': start
[23:18:18.645] [bmv2] [D] [thread 31553] [241.0] [cxt 0] Pipeline 'egress': end
[23:18:18.646] [bmv2] [D] [thread 31553] [241.0] [cxt 0] Deparser 'deparser': start
[23:18:18.646] [bmv2] [D] [thread 31553] [241.0] [cxt 0] Updating checksum 'cksum'
[23:18:18.646] [bmv2] [D] [thread 31553] [241.0] [cxt 0] Deparsing header 'ethernet'
[23:18:18.646] [bmv2] [D] [thread 31553] [241.0] [cxt 0] Deparsing header 'ipv4'
[23:18:18.646] [bmv2] [D] [thread 31553] [241.0] [cxt 0] Deparser 'deparser': end
[23:18:18.646] [bmv2] [D] [thread 31557] [241.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:19.716] [bmv2] [D] [thread 31552] [242.0] [cxt 0] Processing packet received on port 3
[23:18:19.716] [bmv2] [D] [thread 31552] [242.0] [cxt 0] Parser 'parser': start
[23:18:19.716] [bmv2] [D] [thread 31552] [242.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:19.716] [bmv2] [D] [thread 31552] [242.0] [cxt 0] Extracting header 'ethernet'
[23:18:19.716] [bmv2] [D] [thread 31552] [242.0] [cxt 0] Parser state 'start': key is 0800
[23:18:19.716] [bmv2] [T] [thread 31552] [242.0] [cxt 0] Bytes parsed: 14
[23:18:19.716] [bmv2] [D] [thread 31552] [242.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:19.716] [bmv2] [D] [thread 31552] [242.0] [cxt 0] Extracting header 'ipv4'
[23:18:19.716] [bmv2] [D] [thread 31552] [242.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:19.716] [bmv2] [T] [thread 31552] [242.0] [cxt 0] Bytes parsed: 34
[23:18:19.716] [bmv2] [D] [thread 31552] [242.0] [cxt 0] Parser 'parser': end
[23:18:19.716] [bmv2] [D] [thread 31552] [242.0] [cxt 0] Pipeline 'ingress': start
[23:18:19.716] [bmv2] [T] [thread 31552] [242.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:19.716] [bmv2] [T] [thread 31552] [242.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:19.716] [bmv2] [D] [thread 31552] [242.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:19.716] [bmv2] [D] [thread 31552] [242.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:19.716] [bmv2] [D] [thread 31552] [242.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:19.717] [bmv2] [D] [thread 31552] [242.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:19.717] [bmv2] [T] [thread 31552] [242.0] [cxt 0] Action MyIngress.read_port
[23:18:19.717] [bmv2] [T] [thread 31552] [242.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:19.717] [bmv2] [T] [thread 31552] [242.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:19.717] [bmv2] [T] [thread 31552] [242.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:19.717] [bmv2] [T] [thread 31552] [242.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:19.717] [bmv2] [T] [thread 31552] [242.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:19.717] [bmv2] [T] [thread 31552] [242.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:19.717] [bmv2] [T] [thread 31552] [242.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:19.717] [bmv2] [D] [thread 31552] [242.0] [cxt 0] Looking up key:

[23:18:19.717] [bmv2] [D] [thread 31552] [242.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:19.717] [bmv2] [D] [thread 31552] [242.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:19.717] [bmv2] [T] [thread 31552] [242.0] [cxt 0] Action fast_reroute126
[23:18:19.717] [bmv2] [T] [thread 31552] [242.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:19.717] [bmv2] [T] [thread 31552] [242.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:19.717] [bmv2] [D] [thread 31552] [242.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:19.717] [bmv2] [D] [thread 31552] [242.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:19.717] [bmv2] [D] [thread 31552] [242.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:19.717] [bmv2] [D] [thread 31552] [242.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:19.717] [bmv2] [T] [thread 31552] [242.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:19.717] [bmv2] [T] [thread 31552] [242.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:19.717] [bmv2] [T] [thread 31552] [242.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:19.717] [bmv2] [T] [thread 31552] [242.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:19.717] [bmv2] [T] [thread 31552] [242.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:19.717] [bmv2] [D] [thread 31552] [242.0] [cxt 0] Looking up key:

[23:18:19.717] [bmv2] [D] [thread 31552] [242.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:19.717] [bmv2] [D] [thread 31552] [242.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:19.717] [bmv2] [T] [thread 31552] [242.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:19.717] [bmv2] [T] [thread 31552] [242.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:19.717] [bmv2] [T] [thread 31552] [242.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:18:19.718] [bmv2] [T] [thread 31552] [242.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:19.718] [bmv2] [T] [thread 31552] [242.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:19.718] [bmv2] [T] [thread 31552] [242.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:18:19.718] [bmv2] [T] [thread 31552] [242.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:19.718] [bmv2] [T] [thread 31552] [242.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:18:19.718] [bmv2] [T] [thread 31552] [242.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:19.718] [bmv2] [D] [thread 31552] [242.0] [cxt 0] Pipeline 'ingress': end
[23:18:19.718] [bmv2] [D] [thread 31552] [242.0] [cxt 0] Egress port is 4
[23:18:19.718] [bmv2] [D] [thread 31553] [242.0] [cxt 0] Pipeline 'egress': start
[23:18:19.718] [bmv2] [D] [thread 31553] [242.0] [cxt 0] Pipeline 'egress': end
[23:18:19.718] [bmv2] [D] [thread 31553] [242.0] [cxt 0] Deparser 'deparser': start
[23:18:19.718] [bmv2] [D] [thread 31553] [242.0] [cxt 0] Updating checksum 'cksum'
[23:18:19.718] [bmv2] [D] [thread 31553] [242.0] [cxt 0] Deparsing header 'ethernet'
[23:18:19.718] [bmv2] [D] [thread 31553] [242.0] [cxt 0] Deparsing header 'ipv4'
[23:18:19.718] [bmv2] [D] [thread 31553] [242.0] [cxt 0] Deparser 'deparser': end
[23:18:19.718] [bmv2] [D] [thread 31557] [242.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:20.248] [bmv2] [D] [thread 31552] [243.0] [cxt 0] Processing packet received on port 3
[23:18:20.248] [bmv2] [D] [thread 31552] [243.0] [cxt 0] Parser 'parser': start
[23:18:20.248] [bmv2] [D] [thread 31552] [243.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:20.248] [bmv2] [D] [thread 31552] [243.0] [cxt 0] Extracting header 'ethernet'
[23:18:20.248] [bmv2] [D] [thread 31552] [243.0] [cxt 0] Parser state 'start': key is 0800
[23:18:20.248] [bmv2] [T] [thread 31552] [243.0] [cxt 0] Bytes parsed: 14
[23:18:20.248] [bmv2] [D] [thread 31552] [243.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:20.248] [bmv2] [D] [thread 31552] [243.0] [cxt 0] Extracting header 'ipv4'
[23:18:20.248] [bmv2] [D] [thread 31552] [243.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:20.248] [bmv2] [T] [thread 31552] [243.0] [cxt 0] Bytes parsed: 34
[23:18:20.248] [bmv2] [D] [thread 31552] [243.0] [cxt 0] Parser 'parser': end
[23:18:20.248] [bmv2] [D] [thread 31552] [243.0] [cxt 0] Pipeline 'ingress': start
[23:18:20.248] [bmv2] [T] [thread 31552] [243.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:20.249] [bmv2] [T] [thread 31552] [243.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:20.249] [bmv2] [D] [thread 31552] [243.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:20.249] [bmv2] [D] [thread 31552] [243.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:20.249] [bmv2] [D] [thread 31552] [243.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:20.249] [bmv2] [D] [thread 31552] [243.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:20.249] [bmv2] [T] [thread 31552] [243.0] [cxt 0] Action MyIngress.read_port
[23:18:20.249] [bmv2] [T] [thread 31552] [243.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:20.249] [bmv2] [T] [thread 31552] [243.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:20.249] [bmv2] [T] [thread 31552] [243.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:20.249] [bmv2] [T] [thread 31552] [243.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:20.249] [bmv2] [T] [thread 31552] [243.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:20.249] [bmv2] [T] [thread 31552] [243.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:20.249] [bmv2] [T] [thread 31552] [243.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:20.249] [bmv2] [D] [thread 31552] [243.0] [cxt 0] Looking up key:

[23:18:20.249] [bmv2] [D] [thread 31552] [243.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:20.249] [bmv2] [D] [thread 31552] [243.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:20.249] [bmv2] [T] [thread 31552] [243.0] [cxt 0] Action fast_reroute126
[23:18:20.249] [bmv2] [T] [thread 31552] [243.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:20.249] [bmv2] [T] [thread 31552] [243.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:20.249] [bmv2] [D] [thread 31552] [243.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:20.249] [bmv2] [D] [thread 31552] [243.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:20.249] [bmv2] [D] [thread 31552] [243.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:20.249] [bmv2] [D] [thread 31552] [243.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:20.249] [bmv2] [T] [thread 31552] [243.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:20.249] [bmv2] [T] [thread 31552] [243.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:20.249] [bmv2] [T] [thread 31552] [243.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:20.249] [bmv2] [T] [thread 31552] [243.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:20.249] [bmv2] [T] [thread 31552] [243.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:20.249] [bmv2] [D] [thread 31552] [243.0] [cxt 0] Looking up key:

[23:18:20.249] [bmv2] [D] [thread 31552] [243.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:20.249] [bmv2] [D] [thread 31552] [243.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:20.249] [bmv2] [T] [thread 31552] [243.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:20.249] [bmv2] [T] [thread 31552] [243.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:20.249] [bmv2] [T] [thread 31552] [243.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:18:20.249] [bmv2] [T] [thread 31552] [243.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:20.249] [bmv2] [T] [thread 31552] [243.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:20.249] [bmv2] [T] [thread 31552] [243.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:18:20.249] [bmv2] [T] [thread 31552] [243.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:20.249] [bmv2] [T] [thread 31552] [243.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:18:20.250] [bmv2] [T] [thread 31552] [243.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:20.250] [bmv2] [D] [thread 31552] [243.0] [cxt 0] Pipeline 'ingress': end
[23:18:20.250] [bmv2] [D] [thread 31552] [243.0] [cxt 0] Egress port is 4
[23:18:20.250] [bmv2] [D] [thread 31553] [243.0] [cxt 0] Pipeline 'egress': start
[23:18:20.250] [bmv2] [D] [thread 31553] [243.0] [cxt 0] Pipeline 'egress': end
[23:18:20.250] [bmv2] [D] [thread 31553] [243.0] [cxt 0] Deparser 'deparser': start
[23:18:20.250] [bmv2] [D] [thread 31553] [243.0] [cxt 0] Updating checksum 'cksum'
[23:18:20.250] [bmv2] [D] [thread 31553] [243.0] [cxt 0] Deparsing header 'ethernet'
[23:18:20.250] [bmv2] [D] [thread 31553] [243.0] [cxt 0] Deparsing header 'ipv4'
[23:18:20.250] [bmv2] [D] [thread 31553] [243.0] [cxt 0] Deparser 'deparser': end
[23:18:20.250] [bmv2] [D] [thread 31557] [243.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:20.780] [bmv2] [D] [thread 31552] [244.0] [cxt 0] Processing packet received on port 3
[23:18:20.780] [bmv2] [D] [thread 31552] [244.0] [cxt 0] Parser 'parser': start
[23:18:20.780] [bmv2] [D] [thread 31552] [244.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:20.780] [bmv2] [D] [thread 31552] [244.0] [cxt 0] Extracting header 'ethernet'
[23:18:20.780] [bmv2] [D] [thread 31552] [244.0] [cxt 0] Parser state 'start': key is 0800
[23:18:20.780] [bmv2] [T] [thread 31552] [244.0] [cxt 0] Bytes parsed: 14
[23:18:20.780] [bmv2] [D] [thread 31552] [244.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:20.780] [bmv2] [D] [thread 31552] [244.0] [cxt 0] Extracting header 'ipv4'
[23:18:20.780] [bmv2] [D] [thread 31552] [244.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:20.780] [bmv2] [T] [thread 31552] [244.0] [cxt 0] Bytes parsed: 34
[23:18:20.780] [bmv2] [D] [thread 31552] [244.0] [cxt 0] Parser 'parser': end
[23:18:20.780] [bmv2] [D] [thread 31552] [244.0] [cxt 0] Pipeline 'ingress': start
[23:18:20.780] [bmv2] [T] [thread 31552] [244.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:20.780] [bmv2] [T] [thread 31552] [244.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:20.780] [bmv2] [D] [thread 31552] [244.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:20.780] [bmv2] [D] [thread 31552] [244.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:20.780] [bmv2] [D] [thread 31552] [244.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:20.780] [bmv2] [D] [thread 31552] [244.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:20.780] [bmv2] [T] [thread 31552] [244.0] [cxt 0] Action MyIngress.read_port
[23:18:20.780] [bmv2] [T] [thread 31552] [244.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:20.780] [bmv2] [T] [thread 31552] [244.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:20.780] [bmv2] [T] [thread 31552] [244.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:20.781] [bmv2] [T] [thread 31552] [244.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:20.781] [bmv2] [T] [thread 31552] [244.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:20.781] [bmv2] [T] [thread 31552] [244.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:20.781] [bmv2] [T] [thread 31552] [244.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:20.781] [bmv2] [D] [thread 31552] [244.0] [cxt 0] Looking up key:

[23:18:20.781] [bmv2] [D] [thread 31552] [244.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:20.781] [bmv2] [D] [thread 31552] [244.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:20.781] [bmv2] [T] [thread 31552] [244.0] [cxt 0] Action fast_reroute126
[23:18:20.781] [bmv2] [T] [thread 31552] [244.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:20.781] [bmv2] [T] [thread 31552] [244.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:20.781] [bmv2] [D] [thread 31552] [244.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:20.781] [bmv2] [D] [thread 31552] [244.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:20.781] [bmv2] [D] [thread 31552] [244.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:20.781] [bmv2] [D] [thread 31552] [244.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:20.781] [bmv2] [T] [thread 31552] [244.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:20.781] [bmv2] [T] [thread 31552] [244.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:20.781] [bmv2] [T] [thread 31552] [244.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:20.781] [bmv2] [T] [thread 31552] [244.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:20.781] [bmv2] [T] [thread 31552] [244.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:20.781] [bmv2] [D] [thread 31552] [244.0] [cxt 0] Looking up key:

[23:18:20.781] [bmv2] [D] [thread 31552] [244.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:20.781] [bmv2] [D] [thread 31552] [244.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:20.781] [bmv2] [T] [thread 31552] [244.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:20.781] [bmv2] [T] [thread 31552] [244.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:20.781] [bmv2] [T] [thread 31552] [244.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:18:20.781] [bmv2] [T] [thread 31552] [244.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:20.781] [bmv2] [T] [thread 31552] [244.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:20.781] [bmv2] [T] [thread 31552] [244.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:18:20.781] [bmv2] [T] [thread 31552] [244.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:20.781] [bmv2] [T] [thread 31552] [244.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:18:20.781] [bmv2] [T] [thread 31552] [244.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:20.781] [bmv2] [D] [thread 31552] [244.0] [cxt 0] Pipeline 'ingress': end
[23:18:20.781] [bmv2] [D] [thread 31552] [244.0] [cxt 0] Egress port is 4
[23:18:20.781] [bmv2] [D] [thread 31553] [244.0] [cxt 0] Pipeline 'egress': start
[23:18:20.781] [bmv2] [D] [thread 31553] [244.0] [cxt 0] Pipeline 'egress': end
[23:18:20.781] [bmv2] [D] [thread 31553] [244.0] [cxt 0] Deparser 'deparser': start
[23:18:20.781] [bmv2] [D] [thread 31553] [244.0] [cxt 0] Updating checksum 'cksum'
[23:18:20.781] [bmv2] [D] [thread 31553] [244.0] [cxt 0] Deparsing header 'ethernet'
[23:18:20.781] [bmv2] [D] [thread 31553] [244.0] [cxt 0] Deparsing header 'ipv4'
[23:18:20.781] [bmv2] [D] [thread 31553] [244.0] [cxt 0] Deparser 'deparser': end
[23:18:20.781] [bmv2] [D] [thread 31557] [244.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:21.316] [bmv2] [D] [thread 31552] [245.0] [cxt 0] Processing packet received on port 3
[23:18:21.316] [bmv2] [D] [thread 31552] [245.0] [cxt 0] Parser 'parser': start
[23:18:21.316] [bmv2] [D] [thread 31552] [245.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:21.316] [bmv2] [D] [thread 31552] [245.0] [cxt 0] Extracting header 'ethernet'
[23:18:21.316] [bmv2] [D] [thread 31552] [245.0] [cxt 0] Parser state 'start': key is 0800
[23:18:21.316] [bmv2] [T] [thread 31552] [245.0] [cxt 0] Bytes parsed: 14
[23:18:21.316] [bmv2] [D] [thread 31552] [245.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:21.316] [bmv2] [D] [thread 31552] [245.0] [cxt 0] Extracting header 'ipv4'
[23:18:21.316] [bmv2] [D] [thread 31552] [245.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:21.316] [bmv2] [T] [thread 31552] [245.0] [cxt 0] Bytes parsed: 34
[23:18:21.316] [bmv2] [D] [thread 31552] [245.0] [cxt 0] Parser 'parser': end
[23:18:21.316] [bmv2] [D] [thread 31552] [245.0] [cxt 0] Pipeline 'ingress': start
[23:18:21.316] [bmv2] [T] [thread 31552] [245.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:21.316] [bmv2] [T] [thread 31552] [245.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:21.316] [bmv2] [D] [thread 31552] [245.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:21.316] [bmv2] [D] [thread 31552] [245.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:21.316] [bmv2] [D] [thread 31552] [245.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:21.316] [bmv2] [D] [thread 31552] [245.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:21.316] [bmv2] [T] [thread 31552] [245.0] [cxt 0] Action MyIngress.read_port
[23:18:21.316] [bmv2] [T] [thread 31552] [245.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:21.316] [bmv2] [T] [thread 31552] [245.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:21.316] [bmv2] [T] [thread 31552] [245.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:21.316] [bmv2] [T] [thread 31552] [245.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:21.316] [bmv2] [T] [thread 31552] [245.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:21.316] [bmv2] [T] [thread 31552] [245.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:21.316] [bmv2] [T] [thread 31552] [245.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:21.316] [bmv2] [D] [thread 31552] [245.0] [cxt 0] Looking up key:

[23:18:21.316] [bmv2] [D] [thread 31552] [245.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:21.316] [bmv2] [D] [thread 31552] [245.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:21.316] [bmv2] [T] [thread 31552] [245.0] [cxt 0] Action fast_reroute126
[23:18:21.316] [bmv2] [T] [thread 31552] [245.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:21.316] [bmv2] [T] [thread 31552] [245.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:21.316] [bmv2] [D] [thread 31552] [245.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:21.316] [bmv2] [D] [thread 31552] [245.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:21.316] [bmv2] [D] [thread 31552] [245.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:21.316] [bmv2] [D] [thread 31552] [245.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:21.316] [bmv2] [T] [thread 31552] [245.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:21.316] [bmv2] [T] [thread 31552] [245.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:21.316] [bmv2] [T] [thread 31552] [245.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:21.316] [bmv2] [T] [thread 31552] [245.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:21.316] [bmv2] [T] [thread 31552] [245.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:21.316] [bmv2] [D] [thread 31552] [245.0] [cxt 0] Looking up key:

[23:18:21.317] [bmv2] [D] [thread 31552] [245.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:21.317] [bmv2] [D] [thread 31552] [245.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:21.317] [bmv2] [T] [thread 31552] [245.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:21.317] [bmv2] [T] [thread 31552] [245.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:21.317] [bmv2] [T] [thread 31552] [245.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:18:21.317] [bmv2] [T] [thread 31552] [245.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:21.317] [bmv2] [T] [thread 31552] [245.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:21.317] [bmv2] [T] [thread 31552] [245.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:18:21.317] [bmv2] [T] [thread 31552] [245.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:21.317] [bmv2] [T] [thread 31552] [245.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:18:21.317] [bmv2] [T] [thread 31552] [245.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:21.317] [bmv2] [D] [thread 31552] [245.0] [cxt 0] Pipeline 'ingress': end
[23:18:21.317] [bmv2] [D] [thread 31552] [245.0] [cxt 0] Egress port is 4
[23:18:21.317] [bmv2] [D] [thread 31553] [245.0] [cxt 0] Pipeline 'egress': start
[23:18:21.317] [bmv2] [D] [thread 31553] [245.0] [cxt 0] Pipeline 'egress': end
[23:18:21.317] [bmv2] [D] [thread 31553] [245.0] [cxt 0] Deparser 'deparser': start
[23:18:21.317] [bmv2] [D] [thread 31553] [245.0] [cxt 0] Updating checksum 'cksum'
[23:18:21.317] [bmv2] [D] [thread 31553] [245.0] [cxt 0] Deparsing header 'ethernet'
[23:18:21.317] [bmv2] [D] [thread 31553] [245.0] [cxt 0] Deparsing header 'ipv4'
[23:18:21.317] [bmv2] [D] [thread 31553] [245.0] [cxt 0] Deparser 'deparser': end
[23:18:21.317] [bmv2] [D] [thread 31557] [245.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:22.379] [bmv2] [D] [thread 31552] [246.0] [cxt 0] Processing packet received on port 3
[23:18:22.379] [bmv2] [D] [thread 31552] [246.0] [cxt 0] Parser 'parser': start
[23:18:22.379] [bmv2] [D] [thread 31552] [246.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:22.379] [bmv2] [D] [thread 31552] [246.0] [cxt 0] Extracting header 'ethernet'
[23:18:22.379] [bmv2] [D] [thread 31552] [246.0] [cxt 0] Parser state 'start': key is 0800
[23:18:22.379] [bmv2] [T] [thread 31552] [246.0] [cxt 0] Bytes parsed: 14
[23:18:22.379] [bmv2] [D] [thread 31552] [246.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:22.379] [bmv2] [D] [thread 31552] [246.0] [cxt 0] Extracting header 'ipv4'
[23:18:22.379] [bmv2] [D] [thread 31552] [246.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:22.379] [bmv2] [T] [thread 31552] [246.0] [cxt 0] Bytes parsed: 34
[23:18:22.379] [bmv2] [D] [thread 31552] [246.0] [cxt 0] Parser 'parser': end
[23:18:22.380] [bmv2] [D] [thread 31552] [246.0] [cxt 0] Pipeline 'ingress': start
[23:18:22.380] [bmv2] [T] [thread 31552] [246.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:22.380] [bmv2] [T] [thread 31552] [246.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:22.380] [bmv2] [D] [thread 31552] [246.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:22.380] [bmv2] [D] [thread 31552] [246.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:22.380] [bmv2] [D] [thread 31552] [246.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:22.380] [bmv2] [D] [thread 31552] [246.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:22.380] [bmv2] [T] [thread 31552] [246.0] [cxt 0] Action MyIngress.read_port
[23:18:22.380] [bmv2] [T] [thread 31552] [246.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:22.380] [bmv2] [T] [thread 31552] [246.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:22.380] [bmv2] [T] [thread 31552] [246.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:22.380] [bmv2] [T] [thread 31552] [246.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:22.380] [bmv2] [T] [thread 31552] [246.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:22.380] [bmv2] [T] [thread 31552] [246.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:22.380] [bmv2] [T] [thread 31552] [246.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:22.380] [bmv2] [D] [thread 31552] [246.0] [cxt 0] Looking up key:

[23:18:22.380] [bmv2] [D] [thread 31552] [246.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:22.380] [bmv2] [D] [thread 31552] [246.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:22.380] [bmv2] [T] [thread 31552] [246.0] [cxt 0] Action fast_reroute126
[23:18:22.380] [bmv2] [T] [thread 31552] [246.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:22.380] [bmv2] [T] [thread 31552] [246.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:22.380] [bmv2] [D] [thread 31552] [246.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:22.380] [bmv2] [D] [thread 31552] [246.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:22.380] [bmv2] [D] [thread 31552] [246.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:22.380] [bmv2] [D] [thread 31552] [246.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:22.380] [bmv2] [T] [thread 31552] [246.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:22.380] [bmv2] [T] [thread 31552] [246.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:22.380] [bmv2] [T] [thread 31552] [246.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:22.380] [bmv2] [T] [thread 31552] [246.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:22.380] [bmv2] [T] [thread 31552] [246.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:22.380] [bmv2] [D] [thread 31552] [246.0] [cxt 0] Looking up key:

[23:18:22.380] [bmv2] [D] [thread 31552] [246.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:22.380] [bmv2] [D] [thread 31552] [246.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:22.380] [bmv2] [T] [thread 31552] [246.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:22.380] [bmv2] [T] [thread 31552] [246.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:22.380] [bmv2] [T] [thread 31552] [246.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:18:22.380] [bmv2] [T] [thread 31552] [246.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:22.380] [bmv2] [T] [thread 31552] [246.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:22.381] [bmv2] [T] [thread 31552] [246.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:18:22.381] [bmv2] [T] [thread 31552] [246.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:22.381] [bmv2] [T] [thread 31552] [246.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:18:22.381] [bmv2] [T] [thread 31552] [246.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:22.381] [bmv2] [D] [thread 31552] [246.0] [cxt 0] Pipeline 'ingress': end
[23:18:22.381] [bmv2] [D] [thread 31552] [246.0] [cxt 0] Egress port is 4
[23:18:22.381] [bmv2] [D] [thread 31553] [246.0] [cxt 0] Pipeline 'egress': start
[23:18:22.381] [bmv2] [D] [thread 31553] [246.0] [cxt 0] Pipeline 'egress': end
[23:18:22.381] [bmv2] [D] [thread 31553] [246.0] [cxt 0] Deparser 'deparser': start
[23:18:22.381] [bmv2] [D] [thread 31553] [246.0] [cxt 0] Updating checksum 'cksum'
[23:18:22.381] [bmv2] [D] [thread 31553] [246.0] [cxt 0] Deparsing header 'ethernet'
[23:18:22.381] [bmv2] [D] [thread 31553] [246.0] [cxt 0] Deparsing header 'ipv4'
[23:18:22.381] [bmv2] [D] [thread 31553] [246.0] [cxt 0] Deparser 'deparser': end
[23:18:22.381] [bmv2] [D] [thread 31557] [246.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:22.908] [bmv2] [D] [thread 31552] [247.0] [cxt 0] Processing packet received on port 3
[23:18:22.908] [bmv2] [D] [thread 31552] [247.0] [cxt 0] Parser 'parser': start
[23:18:22.908] [bmv2] [D] [thread 31552] [247.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:22.908] [bmv2] [D] [thread 31552] [247.0] [cxt 0] Extracting header 'ethernet'
[23:18:22.908] [bmv2] [D] [thread 31552] [247.0] [cxt 0] Parser state 'start': key is 0800
[23:18:22.908] [bmv2] [T] [thread 31552] [247.0] [cxt 0] Bytes parsed: 14
[23:18:22.908] [bmv2] [D] [thread 31552] [247.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:22.908] [bmv2] [D] [thread 31552] [247.0] [cxt 0] Extracting header 'ipv4'
[23:18:22.908] [bmv2] [D] [thread 31552] [247.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:22.908] [bmv2] [T] [thread 31552] [247.0] [cxt 0] Bytes parsed: 34
[23:18:22.908] [bmv2] [D] [thread 31552] [247.0] [cxt 0] Parser 'parser': end
[23:18:22.908] [bmv2] [D] [thread 31552] [247.0] [cxt 0] Pipeline 'ingress': start
[23:18:22.908] [bmv2] [T] [thread 31552] [247.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:22.908] [bmv2] [T] [thread 31552] [247.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:22.909] [bmv2] [D] [thread 31552] [247.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:22.909] [bmv2] [D] [thread 31552] [247.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:22.909] [bmv2] [D] [thread 31552] [247.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:22.909] [bmv2] [D] [thread 31552] [247.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:22.909] [bmv2] [T] [thread 31552] [247.0] [cxt 0] Action MyIngress.read_port
[23:18:22.909] [bmv2] [T] [thread 31552] [247.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:22.909] [bmv2] [T] [thread 31552] [247.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:22.909] [bmv2] [T] [thread 31552] [247.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:22.909] [bmv2] [T] [thread 31552] [247.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:22.909] [bmv2] [T] [thread 31552] [247.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:22.909] [bmv2] [T] [thread 31552] [247.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:22.909] [bmv2] [T] [thread 31552] [247.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:22.909] [bmv2] [D] [thread 31552] [247.0] [cxt 0] Looking up key:

[23:18:22.909] [bmv2] [D] [thread 31552] [247.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:22.909] [bmv2] [D] [thread 31552] [247.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:22.909] [bmv2] [T] [thread 31552] [247.0] [cxt 0] Action fast_reroute126
[23:18:22.909] [bmv2] [T] [thread 31552] [247.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:22.909] [bmv2] [T] [thread 31552] [247.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:22.909] [bmv2] [D] [thread 31552] [247.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:22.909] [bmv2] [D] [thread 31552] [247.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:22.909] [bmv2] [D] [thread 31552] [247.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:22.909] [bmv2] [D] [thread 31552] [247.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:22.909] [bmv2] [T] [thread 31552] [247.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:22.909] [bmv2] [T] [thread 31552] [247.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:22.909] [bmv2] [T] [thread 31552] [247.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:22.909] [bmv2] [T] [thread 31552] [247.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:22.909] [bmv2] [T] [thread 31552] [247.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:22.909] [bmv2] [D] [thread 31552] [247.0] [cxt 0] Looking up key:

[23:18:22.909] [bmv2] [D] [thread 31552] [247.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:22.909] [bmv2] [D] [thread 31552] [247.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:22.909] [bmv2] [T] [thread 31552] [247.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:22.909] [bmv2] [T] [thread 31552] [247.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:22.909] [bmv2] [T] [thread 31552] [247.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:18:22.909] [bmv2] [T] [thread 31552] [247.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:22.909] [bmv2] [T] [thread 31552] [247.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:22.909] [bmv2] [T] [thread 31552] [247.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:18:22.909] [bmv2] [T] [thread 31552] [247.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:22.910] [bmv2] [T] [thread 31552] [247.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:18:22.910] [bmv2] [T] [thread 31552] [247.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:18:22.910] [bmv2] [T] [thread 31552] [247.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:18:22.910] [bmv2] [D] [thread 31552] [247.0] [cxt 0] Looking up key:

[23:18:22.910] [bmv2] [D] [thread 31552] [247.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:18:22.910] [bmv2] [D] [thread 31552] [247.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:18:22.910] [bmv2] [T] [thread 31552] [247.0] [cxt 0] Action MyIngress.read_depot_port
[23:18:22.910] [bmv2] [T] [thread 31552] [247.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:18:22.910] [bmv2] [T] [thread 31552] [247.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:18:22.910] [bmv2] [T] [thread 31552] [247.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:18:22.910] [bmv2] [D] [thread 31552] [247.0] [cxt 0] Looking up key:

[23:18:22.910] [bmv2] [D] [thread 31552] [247.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:18:22.910] [bmv2] [D] [thread 31552] [247.0] [cxt 0] Action entry is fast_reroute133 - 
[23:18:22.910] [bmv2] [T] [thread 31552] [247.0] [cxt 0] Action fast_reroute133
[23:18:22.910] [bmv2] [T] [thread 31552] [247.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:18:22.910] [bmv2] [T] [thread 31552] [247.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:18:22.910] [bmv2] [D] [thread 31552] [247.0] [cxt 0] Looking up key:

[23:18:22.910] [bmv2] [D] [thread 31552] [247.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:18:22.910] [bmv2] [D] [thread 31552] [247.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:18:22.910] [bmv2] [T] [thread 31552] [247.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:18:22.910] [bmv2] [T] [thread 31552] [247.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:18:22.910] [bmv2] [T] [thread 31552] [247.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:18:22.910] [bmv2] [D] [thread 31552] [247.0] [cxt 0] Pipeline 'ingress': end
[23:18:22.910] [bmv2] [D] [thread 31552] [247.0] [cxt 0] Egress port is 0
[23:18:22.910] [bmv2] [D] [thread 31553] [247.0] [cxt 0] Pipeline 'egress': start
[23:18:22.910] [bmv2] [D] [thread 31553] [247.0] [cxt 0] Pipeline 'egress': end
[23:18:22.910] [bmv2] [D] [thread 31553] [247.0] [cxt 0] Deparser 'deparser': start
[23:18:22.910] [bmv2] [D] [thread 31553] [247.0] [cxt 0] Updating checksum 'cksum'
[23:18:22.910] [bmv2] [D] [thread 31553] [247.0] [cxt 0] Deparsing header 'ethernet'
[23:18:22.910] [bmv2] [D] [thread 31553] [247.0] [cxt 0] Deparsing header 'ipv4'
[23:18:22.910] [bmv2] [D] [thread 31553] [247.0] [cxt 0] Deparser 'deparser': end
[23:18:22.910] [bmv2] [D] [thread 31557] [247.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:18:23.440] [bmv2] [D] [thread 31552] [248.0] [cxt 0] Processing packet received on port 3
[23:18:23.440] [bmv2] [D] [thread 31552] [248.0] [cxt 0] Parser 'parser': start
[23:18:23.440] [bmv2] [D] [thread 31552] [248.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:23.440] [bmv2] [D] [thread 31552] [248.0] [cxt 0] Extracting header 'ethernet'
[23:18:23.440] [bmv2] [D] [thread 31552] [248.0] [cxt 0] Parser state 'start': key is 0800
[23:18:23.440] [bmv2] [T] [thread 31552] [248.0] [cxt 0] Bytes parsed: 14
[23:18:23.440] [bmv2] [D] [thread 31552] [248.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:23.440] [bmv2] [D] [thread 31552] [248.0] [cxt 0] Extracting header 'ipv4'
[23:18:23.440] [bmv2] [D] [thread 31552] [248.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:23.440] [bmv2] [T] [thread 31552] [248.0] [cxt 0] Bytes parsed: 34
[23:18:23.440] [bmv2] [D] [thread 31552] [248.0] [cxt 0] Parser 'parser': end
[23:18:23.440] [bmv2] [D] [thread 31552] [248.0] [cxt 0] Pipeline 'ingress': start
[23:18:23.440] [bmv2] [T] [thread 31552] [248.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:23.440] [bmv2] [T] [thread 31552] [248.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:23.441] [bmv2] [D] [thread 31552] [248.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:23.441] [bmv2] [D] [thread 31552] [248.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:23.441] [bmv2] [D] [thread 31552] [248.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:23.441] [bmv2] [D] [thread 31552] [248.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:23.441] [bmv2] [T] [thread 31552] [248.0] [cxt 0] Action MyIngress.read_port
[23:18:23.441] [bmv2] [T] [thread 31552] [248.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:23.441] [bmv2] [T] [thread 31552] [248.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:23.441] [bmv2] [T] [thread 31552] [248.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:23.441] [bmv2] [T] [thread 31552] [248.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:23.441] [bmv2] [T] [thread 31552] [248.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:23.441] [bmv2] [T] [thread 31552] [248.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:23.441] [bmv2] [T] [thread 31552] [248.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:23.441] [bmv2] [D] [thread 31552] [248.0] [cxt 0] Looking up key:

[23:18:23.441] [bmv2] [D] [thread 31552] [248.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:23.441] [bmv2] [D] [thread 31552] [248.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:23.441] [bmv2] [T] [thread 31552] [248.0] [cxt 0] Action fast_reroute126
[23:18:23.441] [bmv2] [T] [thread 31552] [248.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:23.441] [bmv2] [T] [thread 31552] [248.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:23.441] [bmv2] [D] [thread 31552] [248.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:23.441] [bmv2] [D] [thread 31552] [248.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:23.441] [bmv2] [D] [thread 31552] [248.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:23.441] [bmv2] [D] [thread 31552] [248.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:23.441] [bmv2] [T] [thread 31552] [248.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:23.441] [bmv2] [T] [thread 31552] [248.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:23.441] [bmv2] [T] [thread 31552] [248.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:23.441] [bmv2] [T] [thread 31552] [248.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:23.441] [bmv2] [T] [thread 31552] [248.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:23.441] [bmv2] [D] [thread 31552] [248.0] [cxt 0] Looking up key:

[23:18:23.441] [bmv2] [D] [thread 31552] [248.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:23.441] [bmv2] [D] [thread 31552] [248.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:23.441] [bmv2] [T] [thread 31552] [248.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:23.441] [bmv2] [T] [thread 31552] [248.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:23.441] [bmv2] [T] [thread 31552] [248.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:18:23.441] [bmv2] [T] [thread 31552] [248.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:23.441] [bmv2] [T] [thread 31552] [248.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:23.441] [bmv2] [T] [thread 31552] [248.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:18:23.441] [bmv2] [T] [thread 31552] [248.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:23.441] [bmv2] [T] [thread 31552] [248.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:18:23.442] [bmv2] [T] [thread 31552] [248.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:23.442] [bmv2] [D] [thread 31552] [248.0] [cxt 0] Pipeline 'ingress': end
[23:18:23.442] [bmv2] [D] [thread 31552] [248.0] [cxt 0] Egress port is 4
[23:18:23.442] [bmv2] [D] [thread 31553] [248.0] [cxt 0] Pipeline 'egress': start
[23:18:23.442] [bmv2] [D] [thread 31553] [248.0] [cxt 0] Pipeline 'egress': end
[23:18:23.442] [bmv2] [D] [thread 31553] [248.0] [cxt 0] Deparser 'deparser': start
[23:18:23.442] [bmv2] [D] [thread 31553] [248.0] [cxt 0] Updating checksum 'cksum'
[23:18:23.442] [bmv2] [D] [thread 31553] [248.0] [cxt 0] Deparsing header 'ethernet'
[23:18:23.442] [bmv2] [D] [thread 31553] [248.0] [cxt 0] Deparsing header 'ipv4'
[23:18:23.442] [bmv2] [D] [thread 31553] [248.0] [cxt 0] Deparser 'deparser': end
[23:18:23.442] [bmv2] [D] [thread 31557] [248.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:23.968] [bmv2] [D] [thread 31552] [249.0] [cxt 0] Processing packet received on port 3
[23:18:23.968] [bmv2] [D] [thread 31552] [249.0] [cxt 0] Parser 'parser': start
[23:18:23.968] [bmv2] [D] [thread 31552] [249.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:23.968] [bmv2] [D] [thread 31552] [249.0] [cxt 0] Extracting header 'ethernet'
[23:18:23.968] [bmv2] [D] [thread 31552] [249.0] [cxt 0] Parser state 'start': key is 0800
[23:18:23.968] [bmv2] [T] [thread 31552] [249.0] [cxt 0] Bytes parsed: 14
[23:18:23.968] [bmv2] [D] [thread 31552] [249.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:23.968] [bmv2] [D] [thread 31552] [249.0] [cxt 0] Extracting header 'ipv4'
[23:18:23.968] [bmv2] [D] [thread 31552] [249.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:23.968] [bmv2] [T] [thread 31552] [249.0] [cxt 0] Bytes parsed: 34
[23:18:23.968] [bmv2] [D] [thread 31552] [249.0] [cxt 0] Parser 'parser': end
[23:18:23.968] [bmv2] [D] [thread 31552] [249.0] [cxt 0] Pipeline 'ingress': start
[23:18:23.968] [bmv2] [T] [thread 31552] [249.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:23.968] [bmv2] [T] [thread 31552] [249.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:23.968] [bmv2] [D] [thread 31552] [249.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:23.968] [bmv2] [D] [thread 31552] [249.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:23.969] [bmv2] [D] [thread 31552] [249.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:23.969] [bmv2] [D] [thread 31552] [249.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:23.969] [bmv2] [T] [thread 31552] [249.0] [cxt 0] Action MyIngress.read_port
[23:18:23.969] [bmv2] [T] [thread 31552] [249.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:23.969] [bmv2] [T] [thread 31552] [249.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:23.969] [bmv2] [T] [thread 31552] [249.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:23.969] [bmv2] [T] [thread 31552] [249.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:23.969] [bmv2] [T] [thread 31552] [249.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:23.969] [bmv2] [T] [thread 31552] [249.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:23.969] [bmv2] [T] [thread 31552] [249.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:23.969] [bmv2] [D] [thread 31552] [249.0] [cxt 0] Looking up key:

[23:18:23.969] [bmv2] [D] [thread 31552] [249.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:23.969] [bmv2] [D] [thread 31552] [249.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:23.969] [bmv2] [T] [thread 31552] [249.0] [cxt 0] Action fast_reroute126
[23:18:23.969] [bmv2] [T] [thread 31552] [249.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:23.969] [bmv2] [T] [thread 31552] [249.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:23.969] [bmv2] [D] [thread 31552] [249.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:23.969] [bmv2] [D] [thread 31552] [249.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:23.969] [bmv2] [D] [thread 31552] [249.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:23.969] [bmv2] [D] [thread 31552] [249.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:23.969] [bmv2] [T] [thread 31552] [249.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:23.969] [bmv2] [T] [thread 31552] [249.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:23.969] [bmv2] [T] [thread 31552] [249.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:23.969] [bmv2] [T] [thread 31552] [249.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:23.969] [bmv2] [T] [thread 31552] [249.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:23.969] [bmv2] [D] [thread 31552] [249.0] [cxt 0] Looking up key:

[23:18:23.969] [bmv2] [D] [thread 31552] [249.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:23.969] [bmv2] [D] [thread 31552] [249.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:23.969] [bmv2] [T] [thread 31552] [249.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:23.969] [bmv2] [T] [thread 31552] [249.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:23.969] [bmv2] [T] [thread 31552] [249.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:18:23.969] [bmv2] [T] [thread 31552] [249.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:23.969] [bmv2] [T] [thread 31552] [249.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:23.969] [bmv2] [T] [thread 31552] [249.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:18:23.969] [bmv2] [T] [thread 31552] [249.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:23.969] [bmv2] [T] [thread 31552] [249.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:18:23.969] [bmv2] [T] [thread 31552] [249.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:23.969] [bmv2] [D] [thread 31552] [249.0] [cxt 0] Pipeline 'ingress': end
[23:18:23.969] [bmv2] [D] [thread 31552] [249.0] [cxt 0] Egress port is 4
[23:18:23.970] [bmv2] [D] [thread 31553] [249.0] [cxt 0] Pipeline 'egress': start
[23:18:23.970] [bmv2] [D] [thread 31553] [249.0] [cxt 0] Pipeline 'egress': end
[23:18:23.970] [bmv2] [D] [thread 31553] [249.0] [cxt 0] Deparser 'deparser': start
[23:18:23.970] [bmv2] [D] [thread 31553] [249.0] [cxt 0] Updating checksum 'cksum'
[23:18:23.970] [bmv2] [D] [thread 31553] [249.0] [cxt 0] Deparsing header 'ethernet'
[23:18:23.970] [bmv2] [D] [thread 31553] [249.0] [cxt 0] Deparsing header 'ipv4'
[23:18:23.970] [bmv2] [D] [thread 31553] [249.0] [cxt 0] Deparser 'deparser': end
[23:18:23.970] [bmv2] [D] [thread 31557] [249.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:26.100] [bmv2] [D] [thread 31552] [250.0] [cxt 0] Processing packet received on port 3
[23:18:26.100] [bmv2] [D] [thread 31552] [250.0] [cxt 0] Parser 'parser': start
[23:18:26.100] [bmv2] [D] [thread 31552] [250.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:26.100] [bmv2] [D] [thread 31552] [250.0] [cxt 0] Extracting header 'ethernet'
[23:18:26.100] [bmv2] [D] [thread 31552] [250.0] [cxt 0] Parser state 'start': key is 0800
[23:18:26.100] [bmv2] [T] [thread 31552] [250.0] [cxt 0] Bytes parsed: 14
[23:18:26.100] [bmv2] [D] [thread 31552] [250.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:26.100] [bmv2] [D] [thread 31552] [250.0] [cxt 0] Extracting header 'ipv4'
[23:18:26.100] [bmv2] [D] [thread 31552] [250.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:26.100] [bmv2] [T] [thread 31552] [250.0] [cxt 0] Bytes parsed: 34
[23:18:26.100] [bmv2] [D] [thread 31552] [250.0] [cxt 0] Parser 'parser': end
[23:18:26.100] [bmv2] [D] [thread 31552] [250.0] [cxt 0] Pipeline 'ingress': start
[23:18:26.100] [bmv2] [T] [thread 31552] [250.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:26.100] [bmv2] [T] [thread 31552] [250.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:26.100] [bmv2] [D] [thread 31552] [250.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:26.100] [bmv2] [D] [thread 31552] [250.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:26.100] [bmv2] [D] [thread 31552] [250.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:26.101] [bmv2] [D] [thread 31552] [250.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:26.101] [bmv2] [T] [thread 31552] [250.0] [cxt 0] Action MyIngress.read_port
[23:18:26.101] [bmv2] [T] [thread 31552] [250.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:26.101] [bmv2] [T] [thread 31552] [250.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:26.101] [bmv2] [T] [thread 31552] [250.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:26.101] [bmv2] [T] [thread 31552] [250.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:26.101] [bmv2] [T] [thread 31552] [250.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:26.101] [bmv2] [T] [thread 31552] [250.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:26.101] [bmv2] [T] [thread 31552] [250.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:26.101] [bmv2] [D] [thread 31552] [250.0] [cxt 0] Looking up key:

[23:18:26.101] [bmv2] [D] [thread 31552] [250.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:26.101] [bmv2] [D] [thread 31552] [250.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:26.101] [bmv2] [T] [thread 31552] [250.0] [cxt 0] Action fast_reroute126
[23:18:26.101] [bmv2] [T] [thread 31552] [250.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:26.101] [bmv2] [T] [thread 31552] [250.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:26.101] [bmv2] [D] [thread 31552] [250.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:26.101] [bmv2] [D] [thread 31552] [250.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:26.101] [bmv2] [D] [thread 31552] [250.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:26.101] [bmv2] [D] [thread 31552] [250.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:26.101] [bmv2] [T] [thread 31552] [250.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:26.101] [bmv2] [T] [thread 31552] [250.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:26.101] [bmv2] [T] [thread 31552] [250.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:26.101] [bmv2] [T] [thread 31552] [250.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:26.101] [bmv2] [T] [thread 31552] [250.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:26.101] [bmv2] [D] [thread 31552] [250.0] [cxt 0] Looking up key:

[23:18:26.101] [bmv2] [D] [thread 31552] [250.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:26.101] [bmv2] [D] [thread 31552] [250.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:26.101] [bmv2] [T] [thread 31552] [250.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:26.101] [bmv2] [T] [thread 31552] [250.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:26.101] [bmv2] [T] [thread 31552] [250.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:18:26.101] [bmv2] [T] [thread 31552] [250.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:26.101] [bmv2] [T] [thread 31552] [250.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:26.101] [bmv2] [T] [thread 31552] [250.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:18:26.101] [bmv2] [T] [thread 31552] [250.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:26.101] [bmv2] [T] [thread 31552] [250.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:18:26.101] [bmv2] [T] [thread 31552] [250.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:26.101] [bmv2] [D] [thread 31552] [250.0] [cxt 0] Pipeline 'ingress': end
[23:18:26.101] [bmv2] [D] [thread 31552] [250.0] [cxt 0] Egress port is 4
[23:18:26.102] [bmv2] [D] [thread 31553] [250.0] [cxt 0] Pipeline 'egress': start
[23:18:26.102] [bmv2] [D] [thread 31553] [250.0] [cxt 0] Pipeline 'egress': end
[23:18:26.102] [bmv2] [D] [thread 31553] [250.0] [cxt 0] Deparser 'deparser': start
[23:18:26.102] [bmv2] [D] [thread 31553] [250.0] [cxt 0] Updating checksum 'cksum'
[23:18:26.102] [bmv2] [D] [thread 31553] [250.0] [cxt 0] Deparsing header 'ethernet'
[23:18:26.102] [bmv2] [D] [thread 31553] [250.0] [cxt 0] Deparsing header 'ipv4'
[23:18:26.102] [bmv2] [D] [thread 31553] [250.0] [cxt 0] Deparser 'deparser': end
[23:18:26.102] [bmv2] [D] [thread 31557] [250.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:26.111] [bmv2] [D] [thread 31552] [251.0] [cxt 0] Processing packet received on port 3
[23:18:26.111] [bmv2] [D] [thread 31552] [251.0] [cxt 0] Parser 'parser': start
[23:18:26.111] [bmv2] [D] [thread 31552] [251.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:26.111] [bmv2] [D] [thread 31552] [251.0] [cxt 0] Extracting header 'ethernet'
[23:18:26.111] [bmv2] [D] [thread 31552] [251.0] [cxt 0] Parser state 'start': key is 0800
[23:18:26.111] [bmv2] [T] [thread 31552] [251.0] [cxt 0] Bytes parsed: 14
[23:18:26.111] [bmv2] [D] [thread 31552] [251.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:26.111] [bmv2] [D] [thread 31552] [251.0] [cxt 0] Extracting header 'ipv4'
[23:18:26.111] [bmv2] [D] [thread 31552] [251.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:26.111] [bmv2] [T] [thread 31552] [251.0] [cxt 0] Bytes parsed: 34
[23:18:26.111] [bmv2] [D] [thread 31552] [251.0] [cxt 0] Parser 'parser': end
[23:18:26.111] [bmv2] [D] [thread 31552] [251.0] [cxt 0] Pipeline 'ingress': start
[23:18:26.111] [bmv2] [T] [thread 31552] [251.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:26.111] [bmv2] [T] [thread 31552] [251.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:26.111] [bmv2] [D] [thread 31552] [251.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:26.111] [bmv2] [D] [thread 31552] [251.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:26.111] [bmv2] [D] [thread 31552] [251.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:26.111] [bmv2] [D] [thread 31552] [251.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:26.111] [bmv2] [T] [thread 31552] [251.0] [cxt 0] Action MyIngress.read_port
[23:18:26.111] [bmv2] [T] [thread 31552] [251.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:26.111] [bmv2] [T] [thread 31552] [251.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:26.112] [bmv2] [T] [thread 31552] [251.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:26.112] [bmv2] [T] [thread 31552] [251.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:26.112] [bmv2] [T] [thread 31552] [251.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:26.112] [bmv2] [T] [thread 31552] [251.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:26.112] [bmv2] [T] [thread 31552] [251.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:26.112] [bmv2] [D] [thread 31552] [251.0] [cxt 0] Looking up key:

[23:18:26.112] [bmv2] [D] [thread 31552] [251.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:26.112] [bmv2] [D] [thread 31552] [251.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:26.112] [bmv2] [T] [thread 31552] [251.0] [cxt 0] Action fast_reroute126
[23:18:26.112] [bmv2] [T] [thread 31552] [251.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:26.112] [bmv2] [T] [thread 31552] [251.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:26.112] [bmv2] [D] [thread 31552] [251.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:26.112] [bmv2] [D] [thread 31552] [251.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:26.112] [bmv2] [D] [thread 31552] [251.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:26.112] [bmv2] [D] [thread 31552] [251.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:26.112] [bmv2] [T] [thread 31552] [251.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:26.112] [bmv2] [T] [thread 31552] [251.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:26.112] [bmv2] [T] [thread 31552] [251.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:26.112] [bmv2] [T] [thread 31552] [251.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:26.112] [bmv2] [T] [thread 31552] [251.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:26.112] [bmv2] [D] [thread 31552] [251.0] [cxt 0] Looking up key:

[23:18:26.112] [bmv2] [D] [thread 31552] [251.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:26.112] [bmv2] [D] [thread 31552] [251.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:26.112] [bmv2] [T] [thread 31552] [251.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:26.112] [bmv2] [T] [thread 31552] [251.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:26.112] [bmv2] [T] [thread 31552] [251.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:18:26.112] [bmv2] [T] [thread 31552] [251.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:26.112] [bmv2] [T] [thread 31552] [251.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:26.112] [bmv2] [T] [thread 31552] [251.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:18:26.112] [bmv2] [T] [thread 31552] [251.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:26.112] [bmv2] [T] [thread 31552] [251.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:18:26.112] [bmv2] [T] [thread 31552] [251.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:26.112] [bmv2] [D] [thread 31552] [251.0] [cxt 0] Pipeline 'ingress': end
[23:18:26.112] [bmv2] [D] [thread 31552] [251.0] [cxt 0] Egress port is 4
[23:18:26.112] [bmv2] [D] [thread 31553] [251.0] [cxt 0] Pipeline 'egress': start
[23:18:26.112] [bmv2] [D] [thread 31553] [251.0] [cxt 0] Pipeline 'egress': end
[23:18:26.112] [bmv2] [D] [thread 31553] [251.0] [cxt 0] Deparser 'deparser': start
[23:18:26.112] [bmv2] [D] [thread 31553] [251.0] [cxt 0] Updating checksum 'cksum'
[23:18:26.112] [bmv2] [D] [thread 31553] [251.0] [cxt 0] Deparsing header 'ethernet'
[23:18:26.112] [bmv2] [D] [thread 31553] [251.0] [cxt 0] Deparsing header 'ipv4'
[23:18:26.113] [bmv2] [D] [thread 31553] [251.0] [cxt 0] Deparser 'deparser': end
[23:18:26.113] [bmv2] [D] [thread 31557] [251.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:26.122] [bmv2] [D] [thread 31552] [252.0] [cxt 0] Processing packet received on port 3
[23:18:26.122] [bmv2] [D] [thread 31552] [252.0] [cxt 0] Parser 'parser': start
[23:18:26.122] [bmv2] [D] [thread 31552] [252.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:26.122] [bmv2] [D] [thread 31552] [252.0] [cxt 0] Extracting header 'ethernet'
[23:18:26.122] [bmv2] [D] [thread 31552] [252.0] [cxt 0] Parser state 'start': key is 0800
[23:18:26.122] [bmv2] [T] [thread 31552] [252.0] [cxt 0] Bytes parsed: 14
[23:18:26.122] [bmv2] [D] [thread 31552] [252.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:26.122] [bmv2] [D] [thread 31552] [252.0] [cxt 0] Extracting header 'ipv4'
[23:18:26.122] [bmv2] [D] [thread 31552] [252.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:26.122] [bmv2] [T] [thread 31552] [252.0] [cxt 0] Bytes parsed: 34
[23:18:26.122] [bmv2] [D] [thread 31552] [252.0] [cxt 0] Parser 'parser': end
[23:18:26.123] [bmv2] [D] [thread 31552] [252.0] [cxt 0] Pipeline 'ingress': start
[23:18:26.123] [bmv2] [T] [thread 31552] [252.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:26.123] [bmv2] [T] [thread 31552] [252.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:26.123] [bmv2] [D] [thread 31552] [252.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:26.123] [bmv2] [D] [thread 31552] [252.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:26.123] [bmv2] [D] [thread 31552] [252.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:26.123] [bmv2] [D] [thread 31552] [252.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:26.123] [bmv2] [T] [thread 31552] [252.0] [cxt 0] Action MyIngress.read_port
[23:18:26.123] [bmv2] [T] [thread 31552] [252.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:26.123] [bmv2] [T] [thread 31552] [252.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:26.123] [bmv2] [T] [thread 31552] [252.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:26.123] [bmv2] [T] [thread 31552] [252.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:26.123] [bmv2] [T] [thread 31552] [252.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:26.123] [bmv2] [T] [thread 31552] [252.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:26.123] [bmv2] [T] [thread 31552] [252.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:26.123] [bmv2] [D] [thread 31552] [252.0] [cxt 0] Looking up key:

[23:18:26.123] [bmv2] [D] [thread 31552] [252.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:26.123] [bmv2] [D] [thread 31552] [252.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:26.123] [bmv2] [T] [thread 31552] [252.0] [cxt 0] Action fast_reroute126
[23:18:26.123] [bmv2] [T] [thread 31552] [252.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:26.123] [bmv2] [T] [thread 31552] [252.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:26.123] [bmv2] [D] [thread 31552] [252.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:26.123] [bmv2] [D] [thread 31552] [252.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:26.123] [bmv2] [D] [thread 31552] [252.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:26.123] [bmv2] [D] [thread 31552] [252.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:26.123] [bmv2] [T] [thread 31552] [252.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:26.123] [bmv2] [T] [thread 31552] [252.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:26.123] [bmv2] [T] [thread 31552] [252.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:26.123] [bmv2] [T] [thread 31552] [252.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:26.123] [bmv2] [T] [thread 31552] [252.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:26.123] [bmv2] [D] [thread 31552] [252.0] [cxt 0] Looking up key:

[23:18:26.123] [bmv2] [D] [thread 31552] [252.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:26.123] [bmv2] [D] [thread 31552] [252.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:26.123] [bmv2] [T] [thread 31552] [252.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:26.123] [bmv2] [T] [thread 31552] [252.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:26.123] [bmv2] [T] [thread 31552] [252.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:18:26.123] [bmv2] [T] [thread 31552] [252.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:26.123] [bmv2] [T] [thread 31552] [252.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:26.123] [bmv2] [T] [thread 31552] [252.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:18:26.124] [bmv2] [T] [thread 31552] [252.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:26.124] [bmv2] [T] [thread 31552] [252.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:18:26.124] [bmv2] [T] [thread 31552] [252.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:26.124] [bmv2] [D] [thread 31552] [252.0] [cxt 0] Pipeline 'ingress': end
[23:18:26.124] [bmv2] [D] [thread 31552] [252.0] [cxt 0] Egress port is 4
[23:18:26.124] [bmv2] [D] [thread 31553] [252.0] [cxt 0] Pipeline 'egress': start
[23:18:26.124] [bmv2] [D] [thread 31553] [252.0] [cxt 0] Pipeline 'egress': end
[23:18:26.124] [bmv2] [D] [thread 31553] [252.0] [cxt 0] Deparser 'deparser': start
[23:18:26.124] [bmv2] [D] [thread 31553] [252.0] [cxt 0] Updating checksum 'cksum'
[23:18:26.124] [bmv2] [D] [thread 31553] [252.0] [cxt 0] Deparsing header 'ethernet'
[23:18:26.124] [bmv2] [D] [thread 31553] [252.0] [cxt 0] Deparsing header 'ipv4'
[23:18:26.124] [bmv2] [D] [thread 31553] [252.0] [cxt 0] Deparser 'deparser': end
[23:18:26.124] [bmv2] [D] [thread 31557] [252.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:26.134] [bmv2] [D] [thread 31552] [253.0] [cxt 0] Processing packet received on port 3
[23:18:26.134] [bmv2] [D] [thread 31552] [253.0] [cxt 0] Parser 'parser': start
[23:18:26.134] [bmv2] [D] [thread 31552] [253.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:26.134] [bmv2] [D] [thread 31552] [253.0] [cxt 0] Extracting header 'ethernet'
[23:18:26.134] [bmv2] [D] [thread 31552] [253.0] [cxt 0] Parser state 'start': key is 0800
[23:18:26.134] [bmv2] [T] [thread 31552] [253.0] [cxt 0] Bytes parsed: 14
[23:18:26.134] [bmv2] [D] [thread 31552] [253.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:26.134] [bmv2] [D] [thread 31552] [253.0] [cxt 0] Extracting header 'ipv4'
[23:18:26.134] [bmv2] [D] [thread 31552] [253.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:26.134] [bmv2] [T] [thread 31552] [253.0] [cxt 0] Bytes parsed: 34
[23:18:26.134] [bmv2] [D] [thread 31552] [253.0] [cxt 0] Parser 'parser': end
[23:18:26.134] [bmv2] [D] [thread 31552] [253.0] [cxt 0] Pipeline 'ingress': start
[23:18:26.134] [bmv2] [T] [thread 31552] [253.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:26.134] [bmv2] [T] [thread 31552] [253.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:26.134] [bmv2] [D] [thread 31552] [253.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:26.134] [bmv2] [D] [thread 31552] [253.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:26.134] [bmv2] [D] [thread 31552] [253.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:26.134] [bmv2] [D] [thread 31552] [253.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:26.134] [bmv2] [T] [thread 31552] [253.0] [cxt 0] Action MyIngress.read_port
[23:18:26.134] [bmv2] [T] [thread 31552] [253.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:26.134] [bmv2] [T] [thread 31552] [253.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:26.134] [bmv2] [T] [thread 31552] [253.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:26.134] [bmv2] [T] [thread 31552] [253.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:26.134] [bmv2] [T] [thread 31552] [253.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:26.134] [bmv2] [T] [thread 31552] [253.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:26.134] [bmv2] [T] [thread 31552] [253.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:26.134] [bmv2] [D] [thread 31552] [253.0] [cxt 0] Looking up key:

[23:18:26.134] [bmv2] [D] [thread 31552] [253.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:26.134] [bmv2] [D] [thread 31552] [253.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:26.134] [bmv2] [T] [thread 31552] [253.0] [cxt 0] Action fast_reroute126
[23:18:26.134] [bmv2] [T] [thread 31552] [253.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:26.134] [bmv2] [T] [thread 31552] [253.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:26.134] [bmv2] [D] [thread 31552] [253.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:26.134] [bmv2] [D] [thread 31552] [253.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:26.134] [bmv2] [D] [thread 31552] [253.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:26.134] [bmv2] [D] [thread 31552] [253.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:26.134] [bmv2] [T] [thread 31552] [253.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:26.134] [bmv2] [T] [thread 31552] [253.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:26.134] [bmv2] [T] [thread 31552] [253.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:26.134] [bmv2] [T] [thread 31552] [253.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:26.134] [bmv2] [T] [thread 31552] [253.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:26.135] [bmv2] [D] [thread 31552] [253.0] [cxt 0] Looking up key:

[23:18:26.135] [bmv2] [D] [thread 31552] [253.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:26.135] [bmv2] [D] [thread 31552] [253.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:26.135] [bmv2] [T] [thread 31552] [253.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:26.135] [bmv2] [T] [thread 31552] [253.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:26.135] [bmv2] [T] [thread 31552] [253.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:18:26.135] [bmv2] [T] [thread 31552] [253.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:26.135] [bmv2] [T] [thread 31552] [253.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:26.135] [bmv2] [T] [thread 31552] [253.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:18:26.135] [bmv2] [T] [thread 31552] [253.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:26.135] [bmv2] [T] [thread 31552] [253.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:18:26.135] [bmv2] [T] [thread 31552] [253.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:26.135] [bmv2] [D] [thread 31552] [253.0] [cxt 0] Pipeline 'ingress': end
[23:18:26.135] [bmv2] [D] [thread 31552] [253.0] [cxt 0] Egress port is 4
[23:18:26.135] [bmv2] [D] [thread 31553] [253.0] [cxt 0] Pipeline 'egress': start
[23:18:26.135] [bmv2] [D] [thread 31553] [253.0] [cxt 0] Pipeline 'egress': end
[23:18:26.135] [bmv2] [D] [thread 31553] [253.0] [cxt 0] Deparser 'deparser': start
[23:18:26.135] [bmv2] [D] [thread 31553] [253.0] [cxt 0] Updating checksum 'cksum'
[23:18:26.135] [bmv2] [D] [thread 31553] [253.0] [cxt 0] Deparsing header 'ethernet'
[23:18:26.135] [bmv2] [D] [thread 31553] [253.0] [cxt 0] Deparsing header 'ipv4'
[23:18:26.135] [bmv2] [D] [thread 31553] [253.0] [cxt 0] Deparser 'deparser': end
[23:18:26.135] [bmv2] [D] [thread 31557] [253.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:27.172] [bmv2] [D] [thread 31552] [254.0] [cxt 0] Processing packet received on port 3
[23:18:27.172] [bmv2] [D] [thread 31552] [254.0] [cxt 0] Parser 'parser': start
[23:18:27.172] [bmv2] [D] [thread 31552] [254.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:27.172] [bmv2] [D] [thread 31552] [254.0] [cxt 0] Extracting header 'ethernet'
[23:18:27.172] [bmv2] [D] [thread 31552] [254.0] [cxt 0] Parser state 'start': key is 0800
[23:18:27.172] [bmv2] [T] [thread 31552] [254.0] [cxt 0] Bytes parsed: 14
[23:18:27.172] [bmv2] [D] [thread 31552] [254.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:27.172] [bmv2] [D] [thread 31552] [254.0] [cxt 0] Extracting header 'ipv4'
[23:18:27.172] [bmv2] [D] [thread 31552] [254.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:27.172] [bmv2] [T] [thread 31552] [254.0] [cxt 0] Bytes parsed: 34
[23:18:27.172] [bmv2] [D] [thread 31552] [254.0] [cxt 0] Parser 'parser': end
[23:18:27.172] [bmv2] [D] [thread 31552] [254.0] [cxt 0] Pipeline 'ingress': start
[23:18:27.172] [bmv2] [T] [thread 31552] [254.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:27.172] [bmv2] [T] [thread 31552] [254.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:27.173] [bmv2] [D] [thread 31552] [254.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:27.173] [bmv2] [D] [thread 31552] [254.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:27.173] [bmv2] [D] [thread 31552] [254.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:27.173] [bmv2] [D] [thread 31552] [254.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:27.173] [bmv2] [T] [thread 31552] [254.0] [cxt 0] Action MyIngress.read_port
[23:18:27.173] [bmv2] [T] [thread 31552] [254.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:27.173] [bmv2] [T] [thread 31552] [254.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:27.173] [bmv2] [T] [thread 31552] [254.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:27.173] [bmv2] [T] [thread 31552] [254.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:27.173] [bmv2] [T] [thread 31552] [254.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:27.173] [bmv2] [T] [thread 31552] [254.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:27.173] [bmv2] [T] [thread 31552] [254.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:27.173] [bmv2] [D] [thread 31552] [254.0] [cxt 0] Looking up key:

[23:18:27.173] [bmv2] [D] [thread 31552] [254.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:27.173] [bmv2] [D] [thread 31552] [254.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:27.173] [bmv2] [T] [thread 31552] [254.0] [cxt 0] Action fast_reroute126
[23:18:27.173] [bmv2] [T] [thread 31552] [254.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:27.173] [bmv2] [T] [thread 31552] [254.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:27.173] [bmv2] [D] [thread 31552] [254.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:27.173] [bmv2] [D] [thread 31552] [254.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:27.173] [bmv2] [D] [thread 31552] [254.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:27.173] [bmv2] [D] [thread 31552] [254.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:27.173] [bmv2] [T] [thread 31552] [254.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:27.173] [bmv2] [T] [thread 31552] [254.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:27.173] [bmv2] [T] [thread 31552] [254.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:27.173] [bmv2] [T] [thread 31552] [254.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:27.173] [bmv2] [T] [thread 31552] [254.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:27.173] [bmv2] [D] [thread 31552] [254.0] [cxt 0] Looking up key:

[23:18:27.173] [bmv2] [D] [thread 31552] [254.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:27.173] [bmv2] [D] [thread 31552] [254.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:27.173] [bmv2] [T] [thread 31552] [254.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:27.173] [bmv2] [T] [thread 31552] [254.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:27.173] [bmv2] [T] [thread 31552] [254.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:18:27.173] [bmv2] [T] [thread 31552] [254.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:27.173] [bmv2] [T] [thread 31552] [254.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:27.173] [bmv2] [T] [thread 31552] [254.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:18:27.173] [bmv2] [T] [thread 31552] [254.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:27.173] [bmv2] [T] [thread 31552] [254.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:18:27.173] [bmv2] [T] [thread 31552] [254.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:18:27.174] [bmv2] [T] [thread 31552] [254.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:18:27.174] [bmv2] [D] [thread 31552] [254.0] [cxt 0] Looking up key:

[23:18:27.174] [bmv2] [D] [thread 31552] [254.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:18:27.174] [bmv2] [D] [thread 31552] [254.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:18:27.174] [bmv2] [T] [thread 31552] [254.0] [cxt 0] Action MyIngress.read_depot_port
[23:18:27.174] [bmv2] [T] [thread 31552] [254.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:18:27.174] [bmv2] [T] [thread 31552] [254.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:18:27.174] [bmv2] [T] [thread 31552] [254.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:18:27.174] [bmv2] [D] [thread 31552] [254.0] [cxt 0] Looking up key:

[23:18:27.174] [bmv2] [D] [thread 31552] [254.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:18:27.174] [bmv2] [D] [thread 31552] [254.0] [cxt 0] Action entry is fast_reroute133 - 
[23:18:27.174] [bmv2] [T] [thread 31552] [254.0] [cxt 0] Action fast_reroute133
[23:18:27.174] [bmv2] [T] [thread 31552] [254.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:18:27.174] [bmv2] [T] [thread 31552] [254.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:18:27.174] [bmv2] [D] [thread 31552] [254.0] [cxt 0] Looking up key:

[23:18:27.174] [bmv2] [D] [thread 31552] [254.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:18:27.174] [bmv2] [D] [thread 31552] [254.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:18:27.174] [bmv2] [T] [thread 31552] [254.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:18:27.174] [bmv2] [T] [thread 31552] [254.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:18:27.174] [bmv2] [T] [thread 31552] [254.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:18:27.174] [bmv2] [D] [thread 31552] [254.0] [cxt 0] Pipeline 'ingress': end
[23:18:27.174] [bmv2] [D] [thread 31552] [254.0] [cxt 0] Egress port is 0
[23:18:27.174] [bmv2] [D] [thread 31553] [254.0] [cxt 0] Pipeline 'egress': start
[23:18:27.174] [bmv2] [D] [thread 31553] [254.0] [cxt 0] Pipeline 'egress': end
[23:18:27.174] [bmv2] [D] [thread 31553] [254.0] [cxt 0] Deparser 'deparser': start
[23:18:27.174] [bmv2] [D] [thread 31553] [254.0] [cxt 0] Updating checksum 'cksum'
[23:18:27.174] [bmv2] [D] [thread 31553] [254.0] [cxt 0] Deparsing header 'ethernet'
[23:18:27.174] [bmv2] [D] [thread 31553] [254.0] [cxt 0] Deparsing header 'ipv4'
[23:18:27.174] [bmv2] [D] [thread 31553] [254.0] [cxt 0] Deparser 'deparser': end
[23:18:27.174] [bmv2] [D] [thread 31557] [254.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:18:29.307] [bmv2] [D] [thread 31552] [255.0] [cxt 0] Processing packet received on port 3
[23:18:29.307] [bmv2] [D] [thread 31552] [255.0] [cxt 0] Parser 'parser': start
[23:18:29.307] [bmv2] [D] [thread 31552] [255.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:29.307] [bmv2] [D] [thread 31552] [255.0] [cxt 0] Extracting header 'ethernet'
[23:18:29.307] [bmv2] [D] [thread 31552] [255.0] [cxt 0] Parser state 'start': key is 0800
[23:18:29.307] [bmv2] [T] [thread 31552] [255.0] [cxt 0] Bytes parsed: 14
[23:18:29.307] [bmv2] [D] [thread 31552] [255.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:29.307] [bmv2] [D] [thread 31552] [255.0] [cxt 0] Extracting header 'ipv4'
[23:18:29.307] [bmv2] [D] [thread 31552] [255.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:29.307] [bmv2] [T] [thread 31552] [255.0] [cxt 0] Bytes parsed: 34
[23:18:29.307] [bmv2] [D] [thread 31552] [255.0] [cxt 0] Parser 'parser': end
[23:18:29.307] [bmv2] [D] [thread 31552] [255.0] [cxt 0] Pipeline 'ingress': start
[23:18:29.307] [bmv2] [T] [thread 31552] [255.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:29.307] [bmv2] [T] [thread 31552] [255.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:29.307] [bmv2] [D] [thread 31552] [255.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:29.307] [bmv2] [D] [thread 31552] [255.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:29.307] [bmv2] [D] [thread 31552] [255.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:29.307] [bmv2] [D] [thread 31552] [255.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:29.307] [bmv2] [T] [thread 31552] [255.0] [cxt 0] Action MyIngress.read_port
[23:18:29.307] [bmv2] [T] [thread 31552] [255.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:29.307] [bmv2] [T] [thread 31552] [255.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:29.307] [bmv2] [T] [thread 31552] [255.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:29.307] [bmv2] [T] [thread 31552] [255.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:29.307] [bmv2] [T] [thread 31552] [255.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:29.307] [bmv2] [T] [thread 31552] [255.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:29.307] [bmv2] [T] [thread 31552] [255.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:29.307] [bmv2] [D] [thread 31552] [255.0] [cxt 0] Looking up key:

[23:18:29.307] [bmv2] [D] [thread 31552] [255.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:29.307] [bmv2] [D] [thread 31552] [255.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:29.307] [bmv2] [T] [thread 31552] [255.0] [cxt 0] Action fast_reroute126
[23:18:29.307] [bmv2] [T] [thread 31552] [255.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:29.307] [bmv2] [T] [thread 31552] [255.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:29.307] [bmv2] [D] [thread 31552] [255.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:29.307] [bmv2] [D] [thread 31552] [255.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:29.307] [bmv2] [D] [thread 31552] [255.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:29.307] [bmv2] [D] [thread 31552] [255.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:29.307] [bmv2] [T] [thread 31552] [255.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:29.307] [bmv2] [T] [thread 31552] [255.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:29.307] [bmv2] [T] [thread 31552] [255.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:29.307] [bmv2] [T] [thread 31552] [255.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:29.307] [bmv2] [T] [thread 31552] [255.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:29.307] [bmv2] [D] [thread 31552] [255.0] [cxt 0] Looking up key:

[23:18:29.307] [bmv2] [D] [thread 31552] [255.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:29.307] [bmv2] [D] [thread 31552] [255.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:29.307] [bmv2] [T] [thread 31552] [255.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:29.307] [bmv2] [T] [thread 31552] [255.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:29.307] [bmv2] [T] [thread 31552] [255.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:18:29.307] [bmv2] [T] [thread 31552] [255.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:29.307] [bmv2] [T] [thread 31552] [255.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:29.307] [bmv2] [T] [thread 31552] [255.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:18:29.307] [bmv2] [T] [thread 31552] [255.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:29.307] [bmv2] [T] [thread 31552] [255.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:18:29.307] [bmv2] [T] [thread 31552] [255.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:29.307] [bmv2] [D] [thread 31552] [255.0] [cxt 0] Pipeline 'ingress': end
[23:18:29.307] [bmv2] [D] [thread 31552] [255.0] [cxt 0] Egress port is 4
[23:18:29.308] [bmv2] [D] [thread 31553] [255.0] [cxt 0] Pipeline 'egress': start
[23:18:29.308] [bmv2] [D] [thread 31553] [255.0] [cxt 0] Pipeline 'egress': end
[23:18:29.308] [bmv2] [D] [thread 31553] [255.0] [cxt 0] Deparser 'deparser': start
[23:18:29.308] [bmv2] [D] [thread 31553] [255.0] [cxt 0] Updating checksum 'cksum'
[23:18:29.308] [bmv2] [D] [thread 31553] [255.0] [cxt 0] Deparsing header 'ethernet'
[23:18:29.308] [bmv2] [D] [thread 31553] [255.0] [cxt 0] Deparsing header 'ipv4'
[23:18:29.308] [bmv2] [D] [thread 31553] [255.0] [cxt 0] Deparser 'deparser': end
[23:18:29.308] [bmv2] [D] [thread 31557] [255.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:29.311] [bmv2] [D] [thread 31552] [256.0] [cxt 0] Processing packet received on port 3
[23:18:29.311] [bmv2] [D] [thread 31552] [256.0] [cxt 0] Parser 'parser': start
[23:18:29.311] [bmv2] [D] [thread 31552] [256.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:29.311] [bmv2] [D] [thread 31552] [256.0] [cxt 0] Extracting header 'ethernet'
[23:18:29.311] [bmv2] [D] [thread 31552] [256.0] [cxt 0] Parser state 'start': key is 0800
[23:18:29.311] [bmv2] [T] [thread 31552] [256.0] [cxt 0] Bytes parsed: 14
[23:18:29.311] [bmv2] [D] [thread 31552] [256.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:29.311] [bmv2] [D] [thread 31552] [256.0] [cxt 0] Extracting header 'ipv4'
[23:18:29.311] [bmv2] [D] [thread 31552] [256.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:29.311] [bmv2] [T] [thread 31552] [256.0] [cxt 0] Bytes parsed: 34
[23:18:29.311] [bmv2] [D] [thread 31552] [256.0] [cxt 0] Parser 'parser': end
[23:18:29.311] [bmv2] [D] [thread 31552] [256.0] [cxt 0] Pipeline 'ingress': start
[23:18:29.311] [bmv2] [T] [thread 31552] [256.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:29.311] [bmv2] [T] [thread 31552] [256.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:29.311] [bmv2] [D] [thread 31552] [256.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:29.311] [bmv2] [D] [thread 31552] [256.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:29.311] [bmv2] [D] [thread 31552] [256.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:29.311] [bmv2] [D] [thread 31552] [256.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:29.311] [bmv2] [T] [thread 31552] [256.0] [cxt 0] Action MyIngress.read_port
[23:18:29.311] [bmv2] [T] [thread 31552] [256.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:29.311] [bmv2] [T] [thread 31552] [256.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:29.311] [bmv2] [T] [thread 31552] [256.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:29.311] [bmv2] [T] [thread 31552] [256.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:29.311] [bmv2] [T] [thread 31552] [256.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:29.311] [bmv2] [T] [thread 31552] [256.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:29.311] [bmv2] [T] [thread 31552] [256.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:29.311] [bmv2] [D] [thread 31552] [256.0] [cxt 0] Looking up key:

[23:18:29.311] [bmv2] [D] [thread 31552] [256.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:29.311] [bmv2] [D] [thread 31552] [256.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:29.311] [bmv2] [T] [thread 31552] [256.0] [cxt 0] Action fast_reroute126
[23:18:29.311] [bmv2] [T] [thread 31552] [256.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:29.311] [bmv2] [T] [thread 31552] [256.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:29.311] [bmv2] [D] [thread 31552] [256.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:29.311] [bmv2] [D] [thread 31552] [256.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:29.311] [bmv2] [D] [thread 31552] [256.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:29.311] [bmv2] [D] [thread 31552] [256.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:29.311] [bmv2] [T] [thread 31552] [256.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:29.311] [bmv2] [T] [thread 31552] [256.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:29.311] [bmv2] [T] [thread 31552] [256.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:29.311] [bmv2] [T] [thread 31552] [256.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:29.311] [bmv2] [T] [thread 31552] [256.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:29.311] [bmv2] [D] [thread 31552] [256.0] [cxt 0] Looking up key:

[23:18:29.311] [bmv2] [D] [thread 31552] [256.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:29.311] [bmv2] [D] [thread 31552] [256.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:29.311] [bmv2] [T] [thread 31552] [256.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:29.311] [bmv2] [T] [thread 31552] [256.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:29.311] [bmv2] [T] [thread 31552] [256.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:18:29.311] [bmv2] [T] [thread 31552] [256.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:29.311] [bmv2] [T] [thread 31552] [256.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:29.311] [bmv2] [T] [thread 31552] [256.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:18:29.311] [bmv2] [T] [thread 31552] [256.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:29.311] [bmv2] [T] [thread 31552] [256.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:18:29.311] [bmv2] [T] [thread 31552] [256.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:29.311] [bmv2] [D] [thread 31552] [256.0] [cxt 0] Pipeline 'ingress': end
[23:18:29.311] [bmv2] [D] [thread 31552] [256.0] [cxt 0] Egress port is 4
[23:18:29.311] [bmv2] [D] [thread 31553] [256.0] [cxt 0] Pipeline 'egress': start
[23:18:29.311] [bmv2] [D] [thread 31553] [256.0] [cxt 0] Pipeline 'egress': end
[23:18:29.311] [bmv2] [D] [thread 31553] [256.0] [cxt 0] Deparser 'deparser': start
[23:18:29.311] [bmv2] [D] [thread 31553] [256.0] [cxt 0] Updating checksum 'cksum'
[23:18:29.311] [bmv2] [D] [thread 31553] [256.0] [cxt 0] Deparsing header 'ethernet'
[23:18:29.311] [bmv2] [D] [thread 31553] [256.0] [cxt 0] Deparsing header 'ipv4'
[23:18:29.311] [bmv2] [D] [thread 31553] [256.0] [cxt 0] Deparser 'deparser': end
[23:18:29.311] [bmv2] [D] [thread 31557] [256.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:30.372] [bmv2] [D] [thread 31552] [257.0] [cxt 0] Processing packet received on port 3
[23:18:30.372] [bmv2] [D] [thread 31552] [257.0] [cxt 0] Parser 'parser': start
[23:18:30.372] [bmv2] [D] [thread 31552] [257.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:30.372] [bmv2] [D] [thread 31552] [257.0] [cxt 0] Extracting header 'ethernet'
[23:18:30.372] [bmv2] [D] [thread 31552] [257.0] [cxt 0] Parser state 'start': key is 0800
[23:18:30.372] [bmv2] [T] [thread 31552] [257.0] [cxt 0] Bytes parsed: 14
[23:18:30.372] [bmv2] [D] [thread 31552] [257.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:30.372] [bmv2] [D] [thread 31552] [257.0] [cxt 0] Extracting header 'ipv4'
[23:18:30.372] [bmv2] [D] [thread 31552] [257.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:30.372] [bmv2] [T] [thread 31552] [257.0] [cxt 0] Bytes parsed: 34
[23:18:30.372] [bmv2] [D] [thread 31552] [257.0] [cxt 0] Parser 'parser': end
[23:18:30.372] [bmv2] [D] [thread 31552] [257.0] [cxt 0] Pipeline 'ingress': start
[23:18:30.372] [bmv2] [T] [thread 31552] [257.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:30.372] [bmv2] [T] [thread 31552] [257.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:30.372] [bmv2] [D] [thread 31552] [257.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:30.372] [bmv2] [D] [thread 31552] [257.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:30.373] [bmv2] [D] [thread 31552] [257.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:30.373] [bmv2] [D] [thread 31552] [257.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:30.373] [bmv2] [T] [thread 31552] [257.0] [cxt 0] Action MyIngress.read_port
[23:18:30.373] [bmv2] [T] [thread 31552] [257.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:30.373] [bmv2] [T] [thread 31552] [257.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:30.373] [bmv2] [T] [thread 31552] [257.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:30.373] [bmv2] [T] [thread 31552] [257.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:30.373] [bmv2] [T] [thread 31552] [257.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:30.373] [bmv2] [T] [thread 31552] [257.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:30.373] [bmv2] [T] [thread 31552] [257.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:30.373] [bmv2] [D] [thread 31552] [257.0] [cxt 0] Looking up key:

[23:18:30.373] [bmv2] [D] [thread 31552] [257.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:30.373] [bmv2] [D] [thread 31552] [257.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:30.373] [bmv2] [T] [thread 31552] [257.0] [cxt 0] Action fast_reroute126
[23:18:30.373] [bmv2] [T] [thread 31552] [257.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:30.373] [bmv2] [T] [thread 31552] [257.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:30.373] [bmv2] [D] [thread 31552] [257.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:30.373] [bmv2] [D] [thread 31552] [257.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:30.373] [bmv2] [D] [thread 31552] [257.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:30.373] [bmv2] [D] [thread 31552] [257.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:30.373] [bmv2] [T] [thread 31552] [257.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:30.373] [bmv2] [T] [thread 31552] [257.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:30.373] [bmv2] [T] [thread 31552] [257.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:30.373] [bmv2] [T] [thread 31552] [257.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:30.373] [bmv2] [T] [thread 31552] [257.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:30.373] [bmv2] [D] [thread 31552] [257.0] [cxt 0] Looking up key:

[23:18:30.373] [bmv2] [D] [thread 31552] [257.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:30.373] [bmv2] [D] [thread 31552] [257.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:30.373] [bmv2] [T] [thread 31552] [257.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:30.373] [bmv2] [T] [thread 31552] [257.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:30.373] [bmv2] [T] [thread 31552] [257.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:18:30.373] [bmv2] [T] [thread 31552] [257.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:30.373] [bmv2] [T] [thread 31552] [257.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:30.373] [bmv2] [T] [thread 31552] [257.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:18:30.373] [bmv2] [T] [thread 31552] [257.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:30.373] [bmv2] [T] [thread 31552] [257.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:18:30.373] [bmv2] [T] [thread 31552] [257.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:30.373] [bmv2] [D] [thread 31552] [257.0] [cxt 0] Pipeline 'ingress': end
[23:18:30.373] [bmv2] [D] [thread 31552] [257.0] [cxt 0] Egress port is 4
[23:18:30.374] [bmv2] [D] [thread 31553] [257.0] [cxt 0] Pipeline 'egress': start
[23:18:30.374] [bmv2] [D] [thread 31553] [257.0] [cxt 0] Pipeline 'egress': end
[23:18:30.374] [bmv2] [D] [thread 31553] [257.0] [cxt 0] Deparser 'deparser': start
[23:18:30.374] [bmv2] [D] [thread 31553] [257.0] [cxt 0] Updating checksum 'cksum'
[23:18:30.374] [bmv2] [D] [thread 31553] [257.0] [cxt 0] Deparsing header 'ethernet'
[23:18:30.374] [bmv2] [D] [thread 31553] [257.0] [cxt 0] Deparsing header 'ipv4'
[23:18:30.374] [bmv2] [D] [thread 31553] [257.0] [cxt 0] Deparser 'deparser': end
[23:18:30.374] [bmv2] [D] [thread 31557] [257.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:30.383] [bmv2] [D] [thread 31552] [258.0] [cxt 0] Processing packet received on port 3
[23:18:30.383] [bmv2] [D] [thread 31552] [258.0] [cxt 0] Parser 'parser': start
[23:18:30.383] [bmv2] [D] [thread 31552] [258.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:30.383] [bmv2] [D] [thread 31552] [258.0] [cxt 0] Extracting header 'ethernet'
[23:18:30.383] [bmv2] [D] [thread 31552] [258.0] [cxt 0] Parser state 'start': key is 0800
[23:18:30.383] [bmv2] [T] [thread 31552] [258.0] [cxt 0] Bytes parsed: 14
[23:18:30.383] [bmv2] [D] [thread 31552] [258.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:30.383] [bmv2] [D] [thread 31552] [258.0] [cxt 0] Extracting header 'ipv4'
[23:18:30.383] [bmv2] [D] [thread 31552] [258.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:30.383] [bmv2] [T] [thread 31552] [258.0] [cxt 0] Bytes parsed: 34
[23:18:30.383] [bmv2] [D] [thread 31552] [258.0] [cxt 0] Parser 'parser': end
[23:18:30.383] [bmv2] [D] [thread 31552] [258.0] [cxt 0] Pipeline 'ingress': start
[23:18:30.383] [bmv2] [T] [thread 31552] [258.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:30.383] [bmv2] [T] [thread 31552] [258.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:30.384] [bmv2] [D] [thread 31552] [258.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:30.384] [bmv2] [D] [thread 31552] [258.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:30.384] [bmv2] [D] [thread 31552] [258.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:30.384] [bmv2] [D] [thread 31552] [258.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:30.384] [bmv2] [T] [thread 31552] [258.0] [cxt 0] Action MyIngress.read_port
[23:18:30.384] [bmv2] [T] [thread 31552] [258.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:30.384] [bmv2] [T] [thread 31552] [258.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:30.384] [bmv2] [T] [thread 31552] [258.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:30.384] [bmv2] [T] [thread 31552] [258.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:30.384] [bmv2] [T] [thread 31552] [258.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:30.384] [bmv2] [T] [thread 31552] [258.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:30.384] [bmv2] [T] [thread 31552] [258.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:30.384] [bmv2] [D] [thread 31552] [258.0] [cxt 0] Looking up key:

[23:18:30.384] [bmv2] [D] [thread 31552] [258.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:30.384] [bmv2] [D] [thread 31552] [258.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:30.384] [bmv2] [T] [thread 31552] [258.0] [cxt 0] Action fast_reroute126
[23:18:30.384] [bmv2] [T] [thread 31552] [258.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:30.384] [bmv2] [T] [thread 31552] [258.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:30.384] [bmv2] [D] [thread 31552] [258.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:30.384] [bmv2] [D] [thread 31552] [258.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:30.384] [bmv2] [D] [thread 31552] [258.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:30.384] [bmv2] [D] [thread 31552] [258.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:30.384] [bmv2] [T] [thread 31552] [258.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:30.384] [bmv2] [T] [thread 31552] [258.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:30.384] [bmv2] [T] [thread 31552] [258.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:30.384] [bmv2] [T] [thread 31552] [258.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:30.384] [bmv2] [T] [thread 31552] [258.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:30.384] [bmv2] [D] [thread 31552] [258.0] [cxt 0] Looking up key:

[23:18:30.384] [bmv2] [D] [thread 31552] [258.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:30.384] [bmv2] [D] [thread 31552] [258.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:30.384] [bmv2] [T] [thread 31552] [258.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:30.384] [bmv2] [T] [thread 31552] [258.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:30.384] [bmv2] [T] [thread 31552] [258.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:18:30.384] [bmv2] [T] [thread 31552] [258.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:30.384] [bmv2] [T] [thread 31552] [258.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:30.384] [bmv2] [T] [thread 31552] [258.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:18:30.384] [bmv2] [T] [thread 31552] [258.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:30.384] [bmv2] [T] [thread 31552] [258.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:18:30.384] [bmv2] [T] [thread 31552] [258.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:30.384] [bmv2] [D] [thread 31552] [258.0] [cxt 0] Pipeline 'ingress': end
[23:18:30.384] [bmv2] [D] [thread 31552] [258.0] [cxt 0] Egress port is 4
[23:18:30.385] [bmv2] [D] [thread 31553] [258.0] [cxt 0] Pipeline 'egress': start
[23:18:30.385] [bmv2] [D] [thread 31553] [258.0] [cxt 0] Pipeline 'egress': end
[23:18:30.385] [bmv2] [D] [thread 31553] [258.0] [cxt 0] Deparser 'deparser': start
[23:18:30.385] [bmv2] [D] [thread 31553] [258.0] [cxt 0] Updating checksum 'cksum'
[23:18:30.385] [bmv2] [D] [thread 31553] [258.0] [cxt 0] Deparsing header 'ethernet'
[23:18:30.385] [bmv2] [D] [thread 31553] [258.0] [cxt 0] Deparsing header 'ipv4'
[23:18:30.385] [bmv2] [D] [thread 31553] [258.0] [cxt 0] Deparser 'deparser': end
[23:18:30.385] [bmv2] [D] [thread 31557] [258.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:30.394] [bmv2] [D] [thread 31552] [259.0] [cxt 0] Processing packet received on port 3
[23:18:30.394] [bmv2] [D] [thread 31552] [259.0] [cxt 0] Parser 'parser': start
[23:18:30.394] [bmv2] [D] [thread 31552] [259.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:30.394] [bmv2] [D] [thread 31552] [259.0] [cxt 0] Extracting header 'ethernet'
[23:18:30.394] [bmv2] [D] [thread 31552] [259.0] [cxt 0] Parser state 'start': key is 0800
[23:18:30.394] [bmv2] [T] [thread 31552] [259.0] [cxt 0] Bytes parsed: 14
[23:18:30.394] [bmv2] [D] [thread 31552] [259.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:30.394] [bmv2] [D] [thread 31552] [259.0] [cxt 0] Extracting header 'ipv4'
[23:18:30.394] [bmv2] [D] [thread 31552] [259.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:30.394] [bmv2] [T] [thread 31552] [259.0] [cxt 0] Bytes parsed: 34
[23:18:30.394] [bmv2] [D] [thread 31552] [259.0] [cxt 0] Parser 'parser': end
[23:18:30.394] [bmv2] [D] [thread 31552] [259.0] [cxt 0] Pipeline 'ingress': start
[23:18:30.394] [bmv2] [T] [thread 31552] [259.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:30.394] [bmv2] [T] [thread 31552] [259.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:30.394] [bmv2] [D] [thread 31552] [259.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:30.394] [bmv2] [D] [thread 31552] [259.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:30.394] [bmv2] [D] [thread 31552] [259.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:30.394] [bmv2] [D] [thread 31552] [259.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:30.394] [bmv2] [T] [thread 31552] [259.0] [cxt 0] Action MyIngress.read_port
[23:18:30.394] [bmv2] [T] [thread 31552] [259.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:30.394] [bmv2] [T] [thread 31552] [259.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:30.394] [bmv2] [T] [thread 31552] [259.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:30.394] [bmv2] [T] [thread 31552] [259.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:30.394] [bmv2] [T] [thread 31552] [259.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:30.395] [bmv2] [T] [thread 31552] [259.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:30.395] [bmv2] [T] [thread 31552] [259.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:30.395] [bmv2] [D] [thread 31552] [259.0] [cxt 0] Looking up key:

[23:18:30.395] [bmv2] [D] [thread 31552] [259.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:30.395] [bmv2] [D] [thread 31552] [259.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:30.395] [bmv2] [T] [thread 31552] [259.0] [cxt 0] Action fast_reroute126
[23:18:30.395] [bmv2] [T] [thread 31552] [259.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:30.395] [bmv2] [T] [thread 31552] [259.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:30.395] [bmv2] [D] [thread 31552] [259.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:30.395] [bmv2] [D] [thread 31552] [259.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:30.395] [bmv2] [D] [thread 31552] [259.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:30.395] [bmv2] [D] [thread 31552] [259.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:30.395] [bmv2] [T] [thread 31552] [259.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:30.395] [bmv2] [T] [thread 31552] [259.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:30.395] [bmv2] [T] [thread 31552] [259.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:30.395] [bmv2] [T] [thread 31552] [259.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:30.395] [bmv2] [T] [thread 31552] [259.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:30.395] [bmv2] [D] [thread 31552] [259.0] [cxt 0] Looking up key:

[23:18:30.395] [bmv2] [D] [thread 31552] [259.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:30.395] [bmv2] [D] [thread 31552] [259.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:30.395] [bmv2] [T] [thread 31552] [259.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:30.395] [bmv2] [T] [thread 31552] [259.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:30.395] [bmv2] [T] [thread 31552] [259.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:18:30.395] [bmv2] [T] [thread 31552] [259.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:30.395] [bmv2] [T] [thread 31552] [259.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:30.395] [bmv2] [T] [thread 31552] [259.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:18:30.395] [bmv2] [T] [thread 31552] [259.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:30.395] [bmv2] [T] [thread 31552] [259.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:18:30.395] [bmv2] [T] [thread 31552] [259.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:30.395] [bmv2] [D] [thread 31552] [259.0] [cxt 0] Pipeline 'ingress': end
[23:18:30.395] [bmv2] [D] [thread 31552] [259.0] [cxt 0] Egress port is 4
[23:18:30.395] [bmv2] [D] [thread 31553] [259.0] [cxt 0] Pipeline 'egress': start
[23:18:30.395] [bmv2] [D] [thread 31553] [259.0] [cxt 0] Pipeline 'egress': end
[23:18:30.395] [bmv2] [D] [thread 31553] [259.0] [cxt 0] Deparser 'deparser': start
[23:18:30.395] [bmv2] [D] [thread 31553] [259.0] [cxt 0] Updating checksum 'cksum'
[23:18:30.395] [bmv2] [D] [thread 31553] [259.0] [cxt 0] Deparsing header 'ethernet'
[23:18:30.395] [bmv2] [D] [thread 31553] [259.0] [cxt 0] Deparsing header 'ipv4'
[23:18:30.395] [bmv2] [D] [thread 31553] [259.0] [cxt 0] Deparser 'deparser': end
[23:18:30.395] [bmv2] [D] [thread 31557] [259.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:30.900] [bmv2] [D] [thread 31552] [260.0] [cxt 0] Processing packet received on port 3
[23:18:30.900] [bmv2] [D] [thread 31552] [260.0] [cxt 0] Parser 'parser': start
[23:18:30.900] [bmv2] [D] [thread 31552] [260.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:30.900] [bmv2] [D] [thread 31552] [260.0] [cxt 0] Extracting header 'ethernet'
[23:18:30.900] [bmv2] [D] [thread 31552] [260.0] [cxt 0] Parser state 'start': key is 0800
[23:18:30.900] [bmv2] [T] [thread 31552] [260.0] [cxt 0] Bytes parsed: 14
[23:18:30.900] [bmv2] [D] [thread 31552] [260.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:30.900] [bmv2] [D] [thread 31552] [260.0] [cxt 0] Extracting header 'ipv4'
[23:18:30.900] [bmv2] [D] [thread 31552] [260.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:30.900] [bmv2] [T] [thread 31552] [260.0] [cxt 0] Bytes parsed: 34
[23:18:30.900] [bmv2] [D] [thread 31552] [260.0] [cxt 0] Parser 'parser': end
[23:18:30.900] [bmv2] [D] [thread 31552] [260.0] [cxt 0] Pipeline 'ingress': start
[23:18:30.900] [bmv2] [T] [thread 31552] [260.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:30.901] [bmv2] [T] [thread 31552] [260.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:30.901] [bmv2] [D] [thread 31552] [260.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:30.901] [bmv2] [D] [thread 31552] [260.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:30.901] [bmv2] [D] [thread 31552] [260.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:30.901] [bmv2] [D] [thread 31552] [260.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:30.901] [bmv2] [T] [thread 31552] [260.0] [cxt 0] Action MyIngress.read_port
[23:18:30.901] [bmv2] [T] [thread 31552] [260.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:30.901] [bmv2] [T] [thread 31552] [260.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:30.901] [bmv2] [T] [thread 31552] [260.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:30.901] [bmv2] [T] [thread 31552] [260.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:30.901] [bmv2] [T] [thread 31552] [260.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:30.901] [bmv2] [T] [thread 31552] [260.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:30.901] [bmv2] [T] [thread 31552] [260.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:30.901] [bmv2] [D] [thread 31552] [260.0] [cxt 0] Looking up key:

[23:18:30.901] [bmv2] [D] [thread 31552] [260.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:30.901] [bmv2] [D] [thread 31552] [260.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:30.901] [bmv2] [T] [thread 31552] [260.0] [cxt 0] Action fast_reroute126
[23:18:30.901] [bmv2] [T] [thread 31552] [260.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:30.901] [bmv2] [T] [thread 31552] [260.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:30.901] [bmv2] [D] [thread 31552] [260.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:30.901] [bmv2] [D] [thread 31552] [260.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:30.901] [bmv2] [D] [thread 31552] [260.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:30.901] [bmv2] [D] [thread 31552] [260.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:30.901] [bmv2] [T] [thread 31552] [260.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:30.901] [bmv2] [T] [thread 31552] [260.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:30.901] [bmv2] [T] [thread 31552] [260.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:30.901] [bmv2] [T] [thread 31552] [260.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:30.901] [bmv2] [T] [thread 31552] [260.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:30.901] [bmv2] [D] [thread 31552] [260.0] [cxt 0] Looking up key:

[23:18:30.901] [bmv2] [D] [thread 31552] [260.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:30.901] [bmv2] [D] [thread 31552] [260.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:30.901] [bmv2] [T] [thread 31552] [260.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:30.901] [bmv2] [T] [thread 31552] [260.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:30.901] [bmv2] [T] [thread 31552] [260.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:18:30.901] [bmv2] [T] [thread 31552] [260.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:30.901] [bmv2] [T] [thread 31552] [260.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:30.901] [bmv2] [T] [thread 31552] [260.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:18:30.901] [bmv2] [T] [thread 31552] [260.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:30.902] [bmv2] [T] [thread 31552] [260.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:18:30.902] [bmv2] [T] [thread 31552] [260.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:30.902] [bmv2] [D] [thread 31552] [260.0] [cxt 0] Pipeline 'ingress': end
[23:18:30.902] [bmv2] [D] [thread 31552] [260.0] [cxt 0] Egress port is 4
[23:18:30.902] [bmv2] [D] [thread 31553] [260.0] [cxt 0] Pipeline 'egress': start
[23:18:30.902] [bmv2] [D] [thread 31553] [260.0] [cxt 0] Pipeline 'egress': end
[23:18:30.902] [bmv2] [D] [thread 31553] [260.0] [cxt 0] Deparser 'deparser': start
[23:18:30.902] [bmv2] [D] [thread 31553] [260.0] [cxt 0] Updating checksum 'cksum'
[23:18:30.902] [bmv2] [D] [thread 31553] [260.0] [cxt 0] Deparsing header 'ethernet'
[23:18:30.902] [bmv2] [D] [thread 31553] [260.0] [cxt 0] Deparsing header 'ipv4'
[23:18:30.902] [bmv2] [D] [thread 31553] [260.0] [cxt 0] Deparser 'deparser': end
[23:18:30.902] [bmv2] [D] [thread 31557] [260.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:33.040] [bmv2] [D] [thread 31552] [261.0] [cxt 0] Processing packet received on port 3
[23:18:33.040] [bmv2] [D] [thread 31552] [261.0] [cxt 0] Parser 'parser': start
[23:18:33.040] [bmv2] [D] [thread 31552] [261.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:33.040] [bmv2] [D] [thread 31552] [261.0] [cxt 0] Extracting header 'ethernet'
[23:18:33.040] [bmv2] [D] [thread 31552] [261.0] [cxt 0] Parser state 'start': key is 0800
[23:18:33.040] [bmv2] [T] [thread 31552] [261.0] [cxt 0] Bytes parsed: 14
[23:18:33.040] [bmv2] [D] [thread 31552] [261.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:33.040] [bmv2] [D] [thread 31552] [261.0] [cxt 0] Extracting header 'ipv4'
[23:18:33.040] [bmv2] [D] [thread 31552] [261.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:33.040] [bmv2] [T] [thread 31552] [261.0] [cxt 0] Bytes parsed: 34
[23:18:33.040] [bmv2] [D] [thread 31552] [261.0] [cxt 0] Parser 'parser': end
[23:18:33.040] [bmv2] [D] [thread 31552] [261.0] [cxt 0] Pipeline 'ingress': start
[23:18:33.040] [bmv2] [T] [thread 31552] [261.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:33.040] [bmv2] [T] [thread 31552] [261.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:33.040] [bmv2] [D] [thread 31552] [261.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:33.040] [bmv2] [D] [thread 31552] [261.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:33.040] [bmv2] [D] [thread 31552] [261.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:33.040] [bmv2] [D] [thread 31552] [261.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:33.040] [bmv2] [T] [thread 31552] [261.0] [cxt 0] Action MyIngress.read_port
[23:18:33.040] [bmv2] [T] [thread 31552] [261.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:33.040] [bmv2] [T] [thread 31552] [261.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:33.040] [bmv2] [T] [thread 31552] [261.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:33.040] [bmv2] [T] [thread 31552] [261.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:33.040] [bmv2] [T] [thread 31552] [261.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:33.040] [bmv2] [T] [thread 31552] [261.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:33.040] [bmv2] [T] [thread 31552] [261.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:33.040] [bmv2] [D] [thread 31552] [261.0] [cxt 0] Looking up key:

[23:18:33.041] [bmv2] [D] [thread 31552] [261.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:33.041] [bmv2] [D] [thread 31552] [261.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:33.041] [bmv2] [T] [thread 31552] [261.0] [cxt 0] Action fast_reroute126
[23:18:33.041] [bmv2] [T] [thread 31552] [261.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:33.041] [bmv2] [T] [thread 31552] [261.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:33.041] [bmv2] [D] [thread 31552] [261.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:33.041] [bmv2] [D] [thread 31552] [261.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:33.041] [bmv2] [D] [thread 31552] [261.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:33.041] [bmv2] [D] [thread 31552] [261.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:33.041] [bmv2] [T] [thread 31552] [261.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:33.041] [bmv2] [T] [thread 31552] [261.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:33.041] [bmv2] [T] [thread 31552] [261.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:33.041] [bmv2] [T] [thread 31552] [261.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:33.041] [bmv2] [T] [thread 31552] [261.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:33.041] [bmv2] [D] [thread 31552] [261.0] [cxt 0] Looking up key:

[23:18:33.041] [bmv2] [D] [thread 31552] [261.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:33.041] [bmv2] [D] [thread 31552] [261.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:33.041] [bmv2] [T] [thread 31552] [261.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:33.041] [bmv2] [T] [thread 31552] [261.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:33.041] [bmv2] [T] [thread 31552] [261.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:18:33.041] [bmv2] [T] [thread 31552] [261.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:33.041] [bmv2] [T] [thread 31552] [261.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:33.041] [bmv2] [T] [thread 31552] [261.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:18:33.041] [bmv2] [T] [thread 31552] [261.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:33.041] [bmv2] [T] [thread 31552] [261.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:18:33.041] [bmv2] [T] [thread 31552] [261.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:18:33.041] [bmv2] [T] [thread 31552] [261.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:18:33.041] [bmv2] [D] [thread 31552] [261.0] [cxt 0] Looking up key:

[23:18:33.041] [bmv2] [D] [thread 31552] [261.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:18:33.041] [bmv2] [D] [thread 31552] [261.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:18:33.041] [bmv2] [T] [thread 31552] [261.0] [cxt 0] Action MyIngress.read_depot_port
[23:18:33.041] [bmv2] [T] [thread 31552] [261.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:18:33.041] [bmv2] [T] [thread 31552] [261.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:18:33.041] [bmv2] [T] [thread 31552] [261.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:18:33.041] [bmv2] [D] [thread 31552] [261.0] [cxt 0] Looking up key:

[23:18:33.041] [bmv2] [D] [thread 31552] [261.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:18:33.041] [bmv2] [D] [thread 31552] [261.0] [cxt 0] Action entry is fast_reroute133 - 
[23:18:33.041] [bmv2] [T] [thread 31552] [261.0] [cxt 0] Action fast_reroute133
[23:18:33.041] [bmv2] [T] [thread 31552] [261.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:18:33.041] [bmv2] [T] [thread 31552] [261.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:18:33.041] [bmv2] [D] [thread 31552] [261.0] [cxt 0] Looking up key:

[23:18:33.042] [bmv2] [D] [thread 31552] [261.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:18:33.042] [bmv2] [D] [thread 31552] [261.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:18:33.042] [bmv2] [T] [thread 31552] [261.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:18:33.042] [bmv2] [T] [thread 31552] [261.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:18:33.042] [bmv2] [T] [thread 31552] [261.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:18:33.042] [bmv2] [D] [thread 31552] [261.0] [cxt 0] Pipeline 'ingress': end
[23:18:33.042] [bmv2] [D] [thread 31552] [261.0] [cxt 0] Egress port is 0
[23:18:33.042] [bmv2] [D] [thread 31553] [261.0] [cxt 0] Pipeline 'egress': start
[23:18:33.042] [bmv2] [D] [thread 31553] [261.0] [cxt 0] Pipeline 'egress': end
[23:18:33.042] [bmv2] [D] [thread 31553] [261.0] [cxt 0] Deparser 'deparser': start
[23:18:33.042] [bmv2] [D] [thread 31553] [261.0] [cxt 0] Updating checksum 'cksum'
[23:18:33.042] [bmv2] [D] [thread 31553] [261.0] [cxt 0] Deparsing header 'ethernet'
[23:18:33.042] [bmv2] [D] [thread 31553] [261.0] [cxt 0] Deparsing header 'ipv4'
[23:18:33.042] [bmv2] [D] [thread 31553] [261.0] [cxt 0] Deparser 'deparser': end
[23:18:33.042] [bmv2] [D] [thread 31557] [261.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:18:33.569] [bmv2] [D] [thread 31552] [262.0] [cxt 0] Processing packet received on port 3
[23:18:33.569] [bmv2] [D] [thread 31552] [262.0] [cxt 0] Parser 'parser': start
[23:18:33.569] [bmv2] [D] [thread 31552] [262.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:33.569] [bmv2] [D] [thread 31552] [262.0] [cxt 0] Extracting header 'ethernet'
[23:18:33.569] [bmv2] [D] [thread 31552] [262.0] [cxt 0] Parser state 'start': key is 0800
[23:18:33.569] [bmv2] [T] [thread 31552] [262.0] [cxt 0] Bytes parsed: 14
[23:18:33.569] [bmv2] [D] [thread 31552] [262.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:33.569] [bmv2] [D] [thread 31552] [262.0] [cxt 0] Extracting header 'ipv4'
[23:18:33.569] [bmv2] [D] [thread 31552] [262.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:33.569] [bmv2] [T] [thread 31552] [262.0] [cxt 0] Bytes parsed: 34
[23:18:33.569] [bmv2] [D] [thread 31552] [262.0] [cxt 0] Parser 'parser': end
[23:18:33.569] [bmv2] [D] [thread 31552] [262.0] [cxt 0] Pipeline 'ingress': start
[23:18:33.569] [bmv2] [T] [thread 31552] [262.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:33.569] [bmv2] [T] [thread 31552] [262.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:33.569] [bmv2] [D] [thread 31552] [262.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:33.569] [bmv2] [D] [thread 31552] [262.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:33.569] [bmv2] [D] [thread 31552] [262.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:33.569] [bmv2] [D] [thread 31552] [262.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:33.569] [bmv2] [T] [thread 31552] [262.0] [cxt 0] Action MyIngress.read_port
[23:18:33.570] [bmv2] [T] [thread 31552] [262.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:33.570] [bmv2] [T] [thread 31552] [262.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:33.570] [bmv2] [T] [thread 31552] [262.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:33.570] [bmv2] [T] [thread 31552] [262.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:33.570] [bmv2] [T] [thread 31552] [262.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:33.570] [bmv2] [T] [thread 31552] [262.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:33.570] [bmv2] [T] [thread 31552] [262.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:33.570] [bmv2] [D] [thread 31552] [262.0] [cxt 0] Looking up key:

[23:18:33.570] [bmv2] [D] [thread 31552] [262.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:33.570] [bmv2] [D] [thread 31552] [262.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:33.570] [bmv2] [T] [thread 31552] [262.0] [cxt 0] Action fast_reroute126
[23:18:33.570] [bmv2] [T] [thread 31552] [262.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:33.570] [bmv2] [T] [thread 31552] [262.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:33.570] [bmv2] [D] [thread 31552] [262.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:33.570] [bmv2] [D] [thread 31552] [262.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:33.570] [bmv2] [D] [thread 31552] [262.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:33.570] [bmv2] [D] [thread 31552] [262.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:33.570] [bmv2] [T] [thread 31552] [262.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:33.570] [bmv2] [T] [thread 31552] [262.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:33.570] [bmv2] [T] [thread 31552] [262.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:33.570] [bmv2] [T] [thread 31552] [262.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:33.570] [bmv2] [T] [thread 31552] [262.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:33.570] [bmv2] [D] [thread 31552] [262.0] [cxt 0] Looking up key:

[23:18:33.570] [bmv2] [D] [thread 31552] [262.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:33.570] [bmv2] [D] [thread 31552] [262.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:33.570] [bmv2] [T] [thread 31552] [262.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:33.570] [bmv2] [T] [thread 31552] [262.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:33.570] [bmv2] [T] [thread 31552] [262.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:18:33.570] [bmv2] [T] [thread 31552] [262.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:33.570] [bmv2] [T] [thread 31552] [262.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:33.570] [bmv2] [T] [thread 31552] [262.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:18:33.570] [bmv2] [T] [thread 31552] [262.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:33.570] [bmv2] [T] [thread 31552] [262.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:18:33.570] [bmv2] [T] [thread 31552] [262.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:33.570] [bmv2] [D] [thread 31552] [262.0] [cxt 0] Pipeline 'ingress': end
[23:18:33.570] [bmv2] [D] [thread 31552] [262.0] [cxt 0] Egress port is 4
[23:18:33.570] [bmv2] [D] [thread 31553] [262.0] [cxt 0] Pipeline 'egress': start
[23:18:33.570] [bmv2] [D] [thread 31553] [262.0] [cxt 0] Pipeline 'egress': end
[23:18:33.570] [bmv2] [D] [thread 31553] [262.0] [cxt 0] Deparser 'deparser': start
[23:18:33.571] [bmv2] [D] [thread 31553] [262.0] [cxt 0] Updating checksum 'cksum'
[23:18:33.571] [bmv2] [D] [thread 31553] [262.0] [cxt 0] Deparsing header 'ethernet'
[23:18:33.571] [bmv2] [D] [thread 31553] [262.0] [cxt 0] Deparsing header 'ipv4'
[23:18:33.571] [bmv2] [D] [thread 31553] [262.0] [cxt 0] Deparser 'deparser': end
[23:18:33.571] [bmv2] [D] [thread 31557] [262.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:33.581] [bmv2] [D] [thread 31552] [263.0] [cxt 0] Processing packet received on port 3
[23:18:33.581] [bmv2] [D] [thread 31552] [263.0] [cxt 0] Parser 'parser': start
[23:18:33.581] [bmv2] [D] [thread 31552] [263.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:33.581] [bmv2] [D] [thread 31552] [263.0] [cxt 0] Extracting header 'ethernet'
[23:18:33.581] [bmv2] [D] [thread 31552] [263.0] [cxt 0] Parser state 'start': key is 0800
[23:18:33.581] [bmv2] [T] [thread 31552] [263.0] [cxt 0] Bytes parsed: 14
[23:18:33.581] [bmv2] [D] [thread 31552] [263.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:33.581] [bmv2] [D] [thread 31552] [263.0] [cxt 0] Extracting header 'ipv4'
[23:18:33.581] [bmv2] [D] [thread 31552] [263.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:33.581] [bmv2] [T] [thread 31552] [263.0] [cxt 0] Bytes parsed: 34
[23:18:33.581] [bmv2] [D] [thread 31552] [263.0] [cxt 0] Parser 'parser': end
[23:18:33.581] [bmv2] [D] [thread 31552] [263.0] [cxt 0] Pipeline 'ingress': start
[23:18:33.581] [bmv2] [T] [thread 31552] [263.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:33.581] [bmv2] [T] [thread 31552] [263.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:33.581] [bmv2] [D] [thread 31552] [263.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:33.582] [bmv2] [D] [thread 31552] [263.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:33.582] [bmv2] [D] [thread 31552] [263.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:33.582] [bmv2] [D] [thread 31552] [263.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:33.582] [bmv2] [T] [thread 31552] [263.0] [cxt 0] Action MyIngress.read_port
[23:18:33.582] [bmv2] [T] [thread 31552] [263.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:33.582] [bmv2] [T] [thread 31552] [263.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:33.582] [bmv2] [T] [thread 31552] [263.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:33.582] [bmv2] [T] [thread 31552] [263.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:33.582] [bmv2] [T] [thread 31552] [263.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:33.582] [bmv2] [T] [thread 31552] [263.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:33.582] [bmv2] [T] [thread 31552] [263.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:33.582] [bmv2] [D] [thread 31552] [263.0] [cxt 0] Looking up key:

[23:18:33.582] [bmv2] [D] [thread 31552] [263.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:33.582] [bmv2] [D] [thread 31552] [263.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:33.582] [bmv2] [T] [thread 31552] [263.0] [cxt 0] Action fast_reroute126
[23:18:33.582] [bmv2] [T] [thread 31552] [263.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:33.582] [bmv2] [T] [thread 31552] [263.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:33.582] [bmv2] [D] [thread 31552] [263.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:33.582] [bmv2] [D] [thread 31552] [263.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:33.582] [bmv2] [D] [thread 31552] [263.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:33.582] [bmv2] [D] [thread 31552] [263.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:33.582] [bmv2] [T] [thread 31552] [263.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:33.582] [bmv2] [T] [thread 31552] [263.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:33.582] [bmv2] [T] [thread 31552] [263.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:33.582] [bmv2] [T] [thread 31552] [263.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:33.582] [bmv2] [T] [thread 31552] [263.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:33.582] [bmv2] [D] [thread 31552] [263.0] [cxt 0] Looking up key:

[23:18:33.582] [bmv2] [D] [thread 31552] [263.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:33.582] [bmv2] [D] [thread 31552] [263.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:33.582] [bmv2] [T] [thread 31552] [263.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:33.582] [bmv2] [T] [thread 31552] [263.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:33.582] [bmv2] [T] [thread 31552] [263.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:18:33.582] [bmv2] [T] [thread 31552] [263.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:33.582] [bmv2] [T] [thread 31552] [263.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:33.582] [bmv2] [T] [thread 31552] [263.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:18:33.582] [bmv2] [T] [thread 31552] [263.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:33.582] [bmv2] [T] [thread 31552] [263.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:18:33.582] [bmv2] [T] [thread 31552] [263.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:33.582] [bmv2] [D] [thread 31552] [263.0] [cxt 0] Pipeline 'ingress': end
[23:18:33.582] [bmv2] [D] [thread 31552] [263.0] [cxt 0] Egress port is 4
[23:18:33.583] [bmv2] [D] [thread 31553] [263.0] [cxt 0] Pipeline 'egress': start
[23:18:33.583] [bmv2] [D] [thread 31553] [263.0] [cxt 0] Pipeline 'egress': end
[23:18:33.583] [bmv2] [D] [thread 31553] [263.0] [cxt 0] Deparser 'deparser': start
[23:18:33.583] [bmv2] [D] [thread 31553] [263.0] [cxt 0] Updating checksum 'cksum'
[23:18:33.583] [bmv2] [D] [thread 31553] [263.0] [cxt 0] Deparsing header 'ethernet'
[23:18:33.583] [bmv2] [D] [thread 31553] [263.0] [cxt 0] Deparsing header 'ipv4'
[23:18:33.583] [bmv2] [D] [thread 31553] [263.0] [cxt 0] Deparser 'deparser': end
[23:18:33.583] [bmv2] [D] [thread 31557] [263.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:34.636] [bmv2] [D] [thread 31552] [264.0] [cxt 0] Processing packet received on port 3
[23:18:34.636] [bmv2] [D] [thread 31552] [264.0] [cxt 0] Parser 'parser': start
[23:18:34.636] [bmv2] [D] [thread 31552] [264.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:34.636] [bmv2] [D] [thread 31552] [264.0] [cxt 0] Extracting header 'ethernet'
[23:18:34.636] [bmv2] [D] [thread 31552] [264.0] [cxt 0] Parser state 'start': key is 0800
[23:18:34.636] [bmv2] [T] [thread 31552] [264.0] [cxt 0] Bytes parsed: 14
[23:18:34.636] [bmv2] [D] [thread 31552] [264.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:34.636] [bmv2] [D] [thread 31552] [264.0] [cxt 0] Extracting header 'ipv4'
[23:18:34.636] [bmv2] [D] [thread 31552] [264.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:34.636] [bmv2] [T] [thread 31552] [264.0] [cxt 0] Bytes parsed: 34
[23:18:34.636] [bmv2] [D] [thread 31552] [264.0] [cxt 0] Parser 'parser': end
[23:18:34.636] [bmv2] [D] [thread 31552] [264.0] [cxt 0] Pipeline 'ingress': start
[23:18:34.636] [bmv2] [T] [thread 31552] [264.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:34.636] [bmv2] [T] [thread 31552] [264.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:34.636] [bmv2] [D] [thread 31552] [264.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:34.636] [bmv2] [D] [thread 31552] [264.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:34.636] [bmv2] [D] [thread 31552] [264.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:34.636] [bmv2] [D] [thread 31552] [264.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:34.636] [bmv2] [T] [thread 31552] [264.0] [cxt 0] Action MyIngress.read_port
[23:18:34.636] [bmv2] [T] [thread 31552] [264.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:34.636] [bmv2] [T] [thread 31552] [264.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:34.636] [bmv2] [T] [thread 31552] [264.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:34.636] [bmv2] [T] [thread 31552] [264.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:34.636] [bmv2] [T] [thread 31552] [264.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:34.636] [bmv2] [T] [thread 31552] [264.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:34.636] [bmv2] [T] [thread 31552] [264.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:34.636] [bmv2] [D] [thread 31552] [264.0] [cxt 0] Looking up key:

[23:18:34.636] [bmv2] [D] [thread 31552] [264.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:34.636] [bmv2] [D] [thread 31552] [264.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:34.636] [bmv2] [T] [thread 31552] [264.0] [cxt 0] Action fast_reroute126
[23:18:34.636] [bmv2] [T] [thread 31552] [264.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:34.636] [bmv2] [T] [thread 31552] [264.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:34.636] [bmv2] [D] [thread 31552] [264.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:34.636] [bmv2] [D] [thread 31552] [264.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:34.636] [bmv2] [D] [thread 31552] [264.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:34.636] [bmv2] [D] [thread 31552] [264.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:34.636] [bmv2] [T] [thread 31552] [264.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:34.636] [bmv2] [T] [thread 31552] [264.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:34.636] [bmv2] [T] [thread 31552] [264.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:34.636] [bmv2] [T] [thread 31552] [264.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:34.636] [bmv2] [T] [thread 31552] [264.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:34.636] [bmv2] [D] [thread 31552] [264.0] [cxt 0] Looking up key:

[23:18:34.636] [bmv2] [D] [thread 31552] [264.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:34.636] [bmv2] [D] [thread 31552] [264.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:34.636] [bmv2] [T] [thread 31552] [264.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:34.636] [bmv2] [T] [thread 31552] [264.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:34.636] [bmv2] [T] [thread 31552] [264.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:18:34.636] [bmv2] [T] [thread 31552] [264.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:34.636] [bmv2] [T] [thread 31552] [264.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:34.636] [bmv2] [T] [thread 31552] [264.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:18:34.636] [bmv2] [T] [thread 31552] [264.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:34.636] [bmv2] [T] [thread 31552] [264.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:18:34.636] [bmv2] [T] [thread 31552] [264.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:34.636] [bmv2] [D] [thread 31552] [264.0] [cxt 0] Pipeline 'ingress': end
[23:18:34.637] [bmv2] [D] [thread 31552] [264.0] [cxt 0] Egress port is 4
[23:18:34.637] [bmv2] [D] [thread 31553] [264.0] [cxt 0] Pipeline 'egress': start
[23:18:34.637] [bmv2] [D] [thread 31553] [264.0] [cxt 0] Pipeline 'egress': end
[23:18:34.637] [bmv2] [D] [thread 31553] [264.0] [cxt 0] Deparser 'deparser': start
[23:18:34.637] [bmv2] [D] [thread 31553] [264.0] [cxt 0] Updating checksum 'cksum'
[23:18:34.637] [bmv2] [D] [thread 31553] [264.0] [cxt 0] Deparsing header 'ethernet'
[23:18:34.637] [bmv2] [D] [thread 31553] [264.0] [cxt 0] Deparsing header 'ipv4'
[23:18:34.637] [bmv2] [D] [thread 31553] [264.0] [cxt 0] Deparser 'deparser': end
[23:18:34.637] [bmv2] [D] [thread 31557] [264.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:35.178] [bmv2] [D] [thread 31552] [265.0] [cxt 0] Processing packet received on port 3
[23:18:35.178] [bmv2] [D] [thread 31552] [265.0] [cxt 0] Parser 'parser': start
[23:18:35.178] [bmv2] [D] [thread 31552] [265.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:35.178] [bmv2] [D] [thread 31552] [265.0] [cxt 0] Extracting header 'ethernet'
[23:18:35.178] [bmv2] [D] [thread 31552] [265.0] [cxt 0] Parser state 'start': key is 0800
[23:18:35.178] [bmv2] [T] [thread 31552] [265.0] [cxt 0] Bytes parsed: 14
[23:18:35.178] [bmv2] [D] [thread 31552] [265.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:35.178] [bmv2] [D] [thread 31552] [265.0] [cxt 0] Extracting header 'ipv4'
[23:18:35.178] [bmv2] [D] [thread 31552] [265.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:35.178] [bmv2] [T] [thread 31552] [265.0] [cxt 0] Bytes parsed: 34
[23:18:35.178] [bmv2] [D] [thread 31552] [265.0] [cxt 0] Parser 'parser': end
[23:18:35.178] [bmv2] [D] [thread 31552] [265.0] [cxt 0] Pipeline 'ingress': start
[23:18:35.178] [bmv2] [T] [thread 31552] [265.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:35.178] [bmv2] [T] [thread 31552] [265.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:35.178] [bmv2] [D] [thread 31552] [265.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:35.178] [bmv2] [D] [thread 31552] [265.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:35.179] [bmv2] [D] [thread 31552] [265.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:35.179] [bmv2] [D] [thread 31552] [265.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:35.179] [bmv2] [T] [thread 31552] [265.0] [cxt 0] Action MyIngress.read_port
[23:18:35.179] [bmv2] [T] [thread 31552] [265.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:35.179] [bmv2] [T] [thread 31552] [265.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:35.179] [bmv2] [T] [thread 31552] [265.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:35.179] [bmv2] [T] [thread 31552] [265.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:35.179] [bmv2] [T] [thread 31552] [265.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:35.179] [bmv2] [T] [thread 31552] [265.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:35.179] [bmv2] [T] [thread 31552] [265.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:35.179] [bmv2] [D] [thread 31552] [265.0] [cxt 0] Looking up key:

[23:18:35.179] [bmv2] [D] [thread 31552] [265.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:35.179] [bmv2] [D] [thread 31552] [265.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:35.179] [bmv2] [T] [thread 31552] [265.0] [cxt 0] Action fast_reroute126
[23:18:35.179] [bmv2] [T] [thread 31552] [265.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:35.179] [bmv2] [T] [thread 31552] [265.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:35.179] [bmv2] [D] [thread 31552] [265.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:35.179] [bmv2] [D] [thread 31552] [265.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:35.179] [bmv2] [D] [thread 31552] [265.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:35.179] [bmv2] [D] [thread 31552] [265.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:35.179] [bmv2] [T] [thread 31552] [265.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:35.179] [bmv2] [T] [thread 31552] [265.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:35.179] [bmv2] [T] [thread 31552] [265.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:35.179] [bmv2] [T] [thread 31552] [265.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:35.179] [bmv2] [T] [thread 31552] [265.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:35.179] [bmv2] [D] [thread 31552] [265.0] [cxt 0] Looking up key:

[23:18:35.179] [bmv2] [D] [thread 31552] [265.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:35.179] [bmv2] [D] [thread 31552] [265.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:35.179] [bmv2] [T] [thread 31552] [265.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:35.179] [bmv2] [T] [thread 31552] [265.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:35.179] [bmv2] [T] [thread 31552] [265.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:18:35.179] [bmv2] [T] [thread 31552] [265.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:35.179] [bmv2] [T] [thread 31552] [265.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:35.179] [bmv2] [T] [thread 31552] [265.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:18:35.180] [bmv2] [T] [thread 31552] [265.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:35.180] [bmv2] [T] [thread 31552] [265.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:18:35.180] [bmv2] [T] [thread 31552] [265.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:35.180] [bmv2] [D] [thread 31552] [265.0] [cxt 0] Pipeline 'ingress': end
[23:18:35.180] [bmv2] [D] [thread 31552] [265.0] [cxt 0] Egress port is 4
[23:18:35.180] [bmv2] [D] [thread 31553] [265.0] [cxt 0] Pipeline 'egress': start
[23:18:35.180] [bmv2] [D] [thread 31553] [265.0] [cxt 0] Pipeline 'egress': end
[23:18:35.180] [bmv2] [D] [thread 31553] [265.0] [cxt 0] Deparser 'deparser': start
[23:18:35.180] [bmv2] [D] [thread 31553] [265.0] [cxt 0] Updating checksum 'cksum'
[23:18:35.180] [bmv2] [D] [thread 31553] [265.0] [cxt 0] Deparsing header 'ethernet'
[23:18:35.180] [bmv2] [D] [thread 31553] [265.0] [cxt 0] Deparsing header 'ipv4'
[23:18:35.180] [bmv2] [D] [thread 31553] [265.0] [cxt 0] Deparser 'deparser': end
[23:18:35.180] [bmv2] [D] [thread 31557] [265.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:35.712] [bmv2] [D] [thread 31552] [266.0] [cxt 0] Processing packet received on port 3
[23:18:35.712] [bmv2] [D] [thread 31552] [266.0] [cxt 0] Parser 'parser': start
[23:18:35.712] [bmv2] [D] [thread 31552] [266.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:35.712] [bmv2] [D] [thread 31552] [266.0] [cxt 0] Extracting header 'ethernet'
[23:18:35.712] [bmv2] [D] [thread 31552] [266.0] [cxt 0] Parser state 'start': key is 0800
[23:18:35.712] [bmv2] [T] [thread 31552] [266.0] [cxt 0] Bytes parsed: 14
[23:18:35.712] [bmv2] [D] [thread 31552] [266.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:35.712] [bmv2] [D] [thread 31552] [266.0] [cxt 0] Extracting header 'ipv4'
[23:18:35.713] [bmv2] [D] [thread 31552] [266.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:35.713] [bmv2] [T] [thread 31552] [266.0] [cxt 0] Bytes parsed: 34
[23:18:35.713] [bmv2] [D] [thread 31552] [266.0] [cxt 0] Parser 'parser': end
[23:18:35.713] [bmv2] [D] [thread 31552] [266.0] [cxt 0] Pipeline 'ingress': start
[23:18:35.713] [bmv2] [T] [thread 31552] [266.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:35.713] [bmv2] [T] [thread 31552] [266.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:35.713] [bmv2] [D] [thread 31552] [266.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:35.713] [bmv2] [D] [thread 31552] [266.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:35.713] [bmv2] [D] [thread 31552] [266.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:35.713] [bmv2] [D] [thread 31552] [266.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:35.713] [bmv2] [T] [thread 31552] [266.0] [cxt 0] Action MyIngress.read_port
[23:18:35.713] [bmv2] [T] [thread 31552] [266.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:35.713] [bmv2] [T] [thread 31552] [266.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:35.713] [bmv2] [T] [thread 31552] [266.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:35.713] [bmv2] [T] [thread 31552] [266.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:35.713] [bmv2] [T] [thread 31552] [266.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:35.713] [bmv2] [T] [thread 31552] [266.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:35.713] [bmv2] [T] [thread 31552] [266.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:35.713] [bmv2] [D] [thread 31552] [266.0] [cxt 0] Looking up key:

[23:18:35.713] [bmv2] [D] [thread 31552] [266.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:35.713] [bmv2] [D] [thread 31552] [266.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:35.713] [bmv2] [T] [thread 31552] [266.0] [cxt 0] Action fast_reroute126
[23:18:35.713] [bmv2] [T] [thread 31552] [266.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:35.713] [bmv2] [T] [thread 31552] [266.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:35.713] [bmv2] [D] [thread 31552] [266.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:35.713] [bmv2] [D] [thread 31552] [266.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:35.713] [bmv2] [D] [thread 31552] [266.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:35.713] [bmv2] [D] [thread 31552] [266.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:35.713] [bmv2] [T] [thread 31552] [266.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:35.713] [bmv2] [T] [thread 31552] [266.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:35.713] [bmv2] [T] [thread 31552] [266.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:35.713] [bmv2] [T] [thread 31552] [266.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:35.713] [bmv2] [T] [thread 31552] [266.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:35.713] [bmv2] [D] [thread 31552] [266.0] [cxt 0] Looking up key:

[23:18:35.713] [bmv2] [D] [thread 31552] [266.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:35.713] [bmv2] [D] [thread 31552] [266.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:35.713] [bmv2] [T] [thread 31552] [266.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:35.713] [bmv2] [T] [thread 31552] [266.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:35.713] [bmv2] [T] [thread 31552] [266.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:18:35.713] [bmv2] [T] [thread 31552] [266.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:35.714] [bmv2] [T] [thread 31552] [266.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:35.714] [bmv2] [T] [thread 31552] [266.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:18:35.714] [bmv2] [T] [thread 31552] [266.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:35.714] [bmv2] [T] [thread 31552] [266.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:18:35.714] [bmv2] [T] [thread 31552] [266.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:35.714] [bmv2] [D] [thread 31552] [266.0] [cxt 0] Pipeline 'ingress': end
[23:18:35.714] [bmv2] [D] [thread 31552] [266.0] [cxt 0] Egress port is 4
[23:18:35.714] [bmv2] [D] [thread 31553] [266.0] [cxt 0] Pipeline 'egress': start
[23:18:35.714] [bmv2] [D] [thread 31553] [266.0] [cxt 0] Pipeline 'egress': end
[23:18:35.714] [bmv2] [D] [thread 31553] [266.0] [cxt 0] Deparser 'deparser': start
[23:18:35.714] [bmv2] [D] [thread 31553] [266.0] [cxt 0] Updating checksum 'cksum'
[23:18:35.714] [bmv2] [D] [thread 31553] [266.0] [cxt 0] Deparsing header 'ethernet'
[23:18:35.714] [bmv2] [D] [thread 31553] [266.0] [cxt 0] Deparsing header 'ipv4'
[23:18:35.714] [bmv2] [D] [thread 31553] [266.0] [cxt 0] Deparser 'deparser': end
[23:18:35.714] [bmv2] [D] [thread 31557] [266.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:36.778] [bmv2] [D] [thread 31552] [267.0] [cxt 0] Processing packet received on port 3
[23:18:36.778] [bmv2] [D] [thread 31552] [267.0] [cxt 0] Parser 'parser': start
[23:18:36.779] [bmv2] [D] [thread 31552] [267.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:36.779] [bmv2] [D] [thread 31552] [267.0] [cxt 0] Extracting header 'ethernet'
[23:18:36.779] [bmv2] [D] [thread 31552] [267.0] [cxt 0] Parser state 'start': key is 0800
[23:18:36.779] [bmv2] [T] [thread 31552] [267.0] [cxt 0] Bytes parsed: 14
[23:18:36.779] [bmv2] [D] [thread 31552] [267.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:36.779] [bmv2] [D] [thread 31552] [267.0] [cxt 0] Extracting header 'ipv4'
[23:18:36.779] [bmv2] [D] [thread 31552] [267.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:36.779] [bmv2] [T] [thread 31552] [267.0] [cxt 0] Bytes parsed: 34
[23:18:36.779] [bmv2] [D] [thread 31552] [267.0] [cxt 0] Parser 'parser': end
[23:18:36.779] [bmv2] [D] [thread 31552] [267.0] [cxt 0] Pipeline 'ingress': start
[23:18:36.779] [bmv2] [T] [thread 31552] [267.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:36.779] [bmv2] [T] [thread 31552] [267.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:36.779] [bmv2] [D] [thread 31552] [267.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:36.779] [bmv2] [D] [thread 31552] [267.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:36.779] [bmv2] [D] [thread 31552] [267.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:36.779] [bmv2] [D] [thread 31552] [267.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:36.779] [bmv2] [T] [thread 31552] [267.0] [cxt 0] Action MyIngress.read_port
[23:18:36.779] [bmv2] [T] [thread 31552] [267.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:36.779] [bmv2] [T] [thread 31552] [267.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:36.779] [bmv2] [T] [thread 31552] [267.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:36.779] [bmv2] [T] [thread 31552] [267.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:36.779] [bmv2] [T] [thread 31552] [267.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:36.779] [bmv2] [T] [thread 31552] [267.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:36.779] [bmv2] [T] [thread 31552] [267.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:36.779] [bmv2] [D] [thread 31552] [267.0] [cxt 0] Looking up key:

[23:18:36.779] [bmv2] [D] [thread 31552] [267.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:36.779] [bmv2] [D] [thread 31552] [267.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:36.779] [bmv2] [T] [thread 31552] [267.0] [cxt 0] Action fast_reroute126
[23:18:36.779] [bmv2] [T] [thread 31552] [267.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:36.779] [bmv2] [T] [thread 31552] [267.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:36.779] [bmv2] [D] [thread 31552] [267.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:36.779] [bmv2] [D] [thread 31552] [267.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:36.779] [bmv2] [D] [thread 31552] [267.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:36.779] [bmv2] [D] [thread 31552] [267.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:36.779] [bmv2] [T] [thread 31552] [267.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:36.779] [bmv2] [T] [thread 31552] [267.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:36.779] [bmv2] [T] [thread 31552] [267.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:36.779] [bmv2] [T] [thread 31552] [267.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:36.779] [bmv2] [T] [thread 31552] [267.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:36.779] [bmv2] [D] [thread 31552] [267.0] [cxt 0] Looking up key:

[23:18:36.779] [bmv2] [D] [thread 31552] [267.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:36.779] [bmv2] [D] [thread 31552] [267.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:36.779] [bmv2] [T] [thread 31552] [267.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:36.779] [bmv2] [T] [thread 31552] [267.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:36.779] [bmv2] [T] [thread 31552] [267.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:18:36.779] [bmv2] [T] [thread 31552] [267.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:36.779] [bmv2] [T] [thread 31552] [267.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:36.779] [bmv2] [T] [thread 31552] [267.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:18:36.779] [bmv2] [T] [thread 31552] [267.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:36.779] [bmv2] [T] [thread 31552] [267.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:18:36.779] [bmv2] [T] [thread 31552] [267.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:36.779] [bmv2] [D] [thread 31552] [267.0] [cxt 0] Pipeline 'ingress': end
[23:18:36.779] [bmv2] [D] [thread 31552] [267.0] [cxt 0] Egress port is 4
[23:18:36.779] [bmv2] [D] [thread 31553] [267.0] [cxt 0] Pipeline 'egress': start
[23:18:36.779] [bmv2] [D] [thread 31553] [267.0] [cxt 0] Pipeline 'egress': end
[23:18:36.779] [bmv2] [D] [thread 31553] [267.0] [cxt 0] Deparser 'deparser': start
[23:18:36.779] [bmv2] [D] [thread 31553] [267.0] [cxt 0] Updating checksum 'cksum'
[23:18:36.779] [bmv2] [D] [thread 31553] [267.0] [cxt 0] Deparsing header 'ethernet'
[23:18:36.779] [bmv2] [D] [thread 31553] [267.0] [cxt 0] Deparsing header 'ipv4'
[23:18:36.779] [bmv2] [D] [thread 31553] [267.0] [cxt 0] Deparser 'deparser': end
[23:18:36.779] [bmv2] [D] [thread 31557] [267.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:37.848] [bmv2] [D] [thread 31552] [268.0] [cxt 0] Processing packet received on port 3
[23:18:37.848] [bmv2] [D] [thread 31552] [268.0] [cxt 0] Parser 'parser': start
[23:18:37.848] [bmv2] [D] [thread 31552] [268.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:37.848] [bmv2] [D] [thread 31552] [268.0] [cxt 0] Extracting header 'ethernet'
[23:18:37.848] [bmv2] [D] [thread 31552] [268.0] [cxt 0] Parser state 'start': key is 0800
[23:18:37.848] [bmv2] [T] [thread 31552] [268.0] [cxt 0] Bytes parsed: 14
[23:18:37.848] [bmv2] [D] [thread 31552] [268.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:37.848] [bmv2] [D] [thread 31552] [268.0] [cxt 0] Extracting header 'ipv4'
[23:18:37.848] [bmv2] [D] [thread 31552] [268.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:37.848] [bmv2] [T] [thread 31552] [268.0] [cxt 0] Bytes parsed: 34
[23:18:37.848] [bmv2] [D] [thread 31552] [268.0] [cxt 0] Parser 'parser': end
[23:18:37.848] [bmv2] [D] [thread 31552] [268.0] [cxt 0] Pipeline 'ingress': start
[23:18:37.849] [bmv2] [T] [thread 31552] [268.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:37.849] [bmv2] [T] [thread 31552] [268.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:37.849] [bmv2] [D] [thread 31552] [268.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:37.849] [bmv2] [D] [thread 31552] [268.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:37.849] [bmv2] [D] [thread 31552] [268.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:37.849] [bmv2] [D] [thread 31552] [268.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:37.849] [bmv2] [T] [thread 31552] [268.0] [cxt 0] Action MyIngress.read_port
[23:18:37.849] [bmv2] [T] [thread 31552] [268.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:37.849] [bmv2] [T] [thread 31552] [268.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:37.849] [bmv2] [T] [thread 31552] [268.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:37.849] [bmv2] [T] [thread 31552] [268.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:37.849] [bmv2] [T] [thread 31552] [268.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:37.849] [bmv2] [T] [thread 31552] [268.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:37.849] [bmv2] [T] [thread 31552] [268.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:37.849] [bmv2] [D] [thread 31552] [268.0] [cxt 0] Looking up key:

[23:18:37.849] [bmv2] [D] [thread 31552] [268.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:37.849] [bmv2] [D] [thread 31552] [268.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:37.849] [bmv2] [T] [thread 31552] [268.0] [cxt 0] Action fast_reroute126
[23:18:37.849] [bmv2] [T] [thread 31552] [268.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:37.849] [bmv2] [T] [thread 31552] [268.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:37.849] [bmv2] [D] [thread 31552] [268.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:37.849] [bmv2] [D] [thread 31552] [268.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:37.849] [bmv2] [D] [thread 31552] [268.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:37.849] [bmv2] [D] [thread 31552] [268.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:37.849] [bmv2] [T] [thread 31552] [268.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:37.849] [bmv2] [T] [thread 31552] [268.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:37.849] [bmv2] [T] [thread 31552] [268.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:37.849] [bmv2] [T] [thread 31552] [268.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:37.849] [bmv2] [T] [thread 31552] [268.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:37.849] [bmv2] [D] [thread 31552] [268.0] [cxt 0] Looking up key:

[23:18:37.849] [bmv2] [D] [thread 31552] [268.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:37.849] [bmv2] [D] [thread 31552] [268.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:37.849] [bmv2] [T] [thread 31552] [268.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:37.849] [bmv2] [T] [thread 31552] [268.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:37.849] [bmv2] [T] [thread 31552] [268.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:18:37.849] [bmv2] [T] [thread 31552] [268.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:37.849] [bmv2] [T] [thread 31552] [268.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:37.850] [bmv2] [T] [thread 31552] [268.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:18:37.850] [bmv2] [T] [thread 31552] [268.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:37.850] [bmv2] [T] [thread 31552] [268.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:18:37.850] [bmv2] [T] [thread 31552] [268.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:18:37.850] [bmv2] [T] [thread 31552] [268.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:18:37.850] [bmv2] [D] [thread 31552] [268.0] [cxt 0] Looking up key:

[23:18:37.850] [bmv2] [D] [thread 31552] [268.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:18:37.850] [bmv2] [D] [thread 31552] [268.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:18:37.850] [bmv2] [T] [thread 31552] [268.0] [cxt 0] Action MyIngress.read_depot_port
[23:18:37.850] [bmv2] [T] [thread 31552] [268.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:18:37.850] [bmv2] [T] [thread 31552] [268.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:18:37.850] [bmv2] [T] [thread 31552] [268.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:18:37.850] [bmv2] [D] [thread 31552] [268.0] [cxt 0] Looking up key:

[23:18:37.850] [bmv2] [D] [thread 31552] [268.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:18:37.850] [bmv2] [D] [thread 31552] [268.0] [cxt 0] Action entry is fast_reroute133 - 
[23:18:37.850] [bmv2] [T] [thread 31552] [268.0] [cxt 0] Action fast_reroute133
[23:18:37.850] [bmv2] [T] [thread 31552] [268.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:18:37.850] [bmv2] [T] [thread 31552] [268.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:18:37.850] [bmv2] [D] [thread 31552] [268.0] [cxt 0] Looking up key:

[23:18:37.850] [bmv2] [D] [thread 31552] [268.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:18:37.850] [bmv2] [D] [thread 31552] [268.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:18:37.850] [bmv2] [T] [thread 31552] [268.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:18:37.850] [bmv2] [T] [thread 31552] [268.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:18:37.850] [bmv2] [T] [thread 31552] [268.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:18:37.850] [bmv2] [D] [thread 31552] [268.0] [cxt 0] Pipeline 'ingress': end
[23:18:37.850] [bmv2] [D] [thread 31552] [268.0] [cxt 0] Egress port is 0
[23:18:37.850] [bmv2] [D] [thread 31553] [268.0] [cxt 0] Pipeline 'egress': start
[23:18:37.850] [bmv2] [D] [thread 31553] [268.0] [cxt 0] Pipeline 'egress': end
[23:18:37.850] [bmv2] [D] [thread 31553] [268.0] [cxt 0] Deparser 'deparser': start
[23:18:37.850] [bmv2] [D] [thread 31553] [268.0] [cxt 0] Updating checksum 'cksum'
[23:18:37.850] [bmv2] [D] [thread 31553] [268.0] [cxt 0] Deparsing header 'ethernet'
[23:18:37.850] [bmv2] [D] [thread 31553] [268.0] [cxt 0] Deparsing header 'ipv4'
[23:18:37.850] [bmv2] [D] [thread 31553] [268.0] [cxt 0] Deparser 'deparser': end
[23:18:37.850] [bmv2] [D] [thread 31557] [268.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:18:38.380] [bmv2] [D] [thread 31552] [269.0] [cxt 0] Processing packet received on port 3
[23:18:38.380] [bmv2] [D] [thread 31552] [269.0] [cxt 0] Parser 'parser': start
[23:18:38.380] [bmv2] [D] [thread 31552] [269.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:38.380] [bmv2] [D] [thread 31552] [269.0] [cxt 0] Extracting header 'ethernet'
[23:18:38.380] [bmv2] [D] [thread 31552] [269.0] [cxt 0] Parser state 'start': key is 0800
[23:18:38.380] [bmv2] [T] [thread 31552] [269.0] [cxt 0] Bytes parsed: 14
[23:18:38.380] [bmv2] [D] [thread 31552] [269.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:38.380] [bmv2] [D] [thread 31552] [269.0] [cxt 0] Extracting header 'ipv4'
[23:18:38.380] [bmv2] [D] [thread 31552] [269.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:38.380] [bmv2] [T] [thread 31552] [269.0] [cxt 0] Bytes parsed: 34
[23:18:38.380] [bmv2] [D] [thread 31552] [269.0] [cxt 0] Parser 'parser': end
[23:18:38.380] [bmv2] [D] [thread 31552] [269.0] [cxt 0] Pipeline 'ingress': start
[23:18:38.380] [bmv2] [T] [thread 31552] [269.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:38.380] [bmv2] [T] [thread 31552] [269.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:38.380] [bmv2] [D] [thread 31552] [269.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:38.380] [bmv2] [D] [thread 31552] [269.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:38.380] [bmv2] [D] [thread 31552] [269.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:38.380] [bmv2] [D] [thread 31552] [269.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:38.380] [bmv2] [T] [thread 31552] [269.0] [cxt 0] Action MyIngress.read_port
[23:18:38.380] [bmv2] [T] [thread 31552] [269.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:38.380] [bmv2] [T] [thread 31552] [269.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:38.380] [bmv2] [T] [thread 31552] [269.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:38.380] [bmv2] [T] [thread 31552] [269.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:38.380] [bmv2] [T] [thread 31552] [269.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:38.380] [bmv2] [T] [thread 31552] [269.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:38.380] [bmv2] [T] [thread 31552] [269.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:38.380] [bmv2] [D] [thread 31552] [269.0] [cxt 0] Looking up key:

[23:18:38.380] [bmv2] [D] [thread 31552] [269.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:38.380] [bmv2] [D] [thread 31552] [269.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:38.380] [bmv2] [T] [thread 31552] [269.0] [cxt 0] Action fast_reroute126
[23:18:38.380] [bmv2] [T] [thread 31552] [269.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:38.380] [bmv2] [T] [thread 31552] [269.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:38.380] [bmv2] [D] [thread 31552] [269.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:38.380] [bmv2] [D] [thread 31552] [269.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:38.381] [bmv2] [D] [thread 31552] [269.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:38.381] [bmv2] [D] [thread 31552] [269.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:38.381] [bmv2] [T] [thread 31552] [269.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:38.381] [bmv2] [T] [thread 31552] [269.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:38.381] [bmv2] [T] [thread 31552] [269.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:38.381] [bmv2] [T] [thread 31552] [269.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:38.381] [bmv2] [T] [thread 31552] [269.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:38.381] [bmv2] [D] [thread 31552] [269.0] [cxt 0] Looking up key:

[23:18:38.381] [bmv2] [D] [thread 31552] [269.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:38.381] [bmv2] [D] [thread 31552] [269.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:38.381] [bmv2] [T] [thread 31552] [269.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:38.381] [bmv2] [T] [thread 31552] [269.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:38.381] [bmv2] [T] [thread 31552] [269.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:18:38.381] [bmv2] [T] [thread 31552] [269.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:38.381] [bmv2] [T] [thread 31552] [269.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:38.381] [bmv2] [T] [thread 31552] [269.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:18:38.381] [bmv2] [T] [thread 31552] [269.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:38.381] [bmv2] [T] [thread 31552] [269.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:18:38.381] [bmv2] [T] [thread 31552] [269.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:38.381] [bmv2] [D] [thread 31552] [269.0] [cxt 0] Pipeline 'ingress': end
[23:18:38.381] [bmv2] [D] [thread 31552] [269.0] [cxt 0] Egress port is 4
[23:18:38.381] [bmv2] [D] [thread 31553] [269.0] [cxt 0] Pipeline 'egress': start
[23:18:38.381] [bmv2] [D] [thread 31553] [269.0] [cxt 0] Pipeline 'egress': end
[23:18:38.381] [bmv2] [D] [thread 31553] [269.0] [cxt 0] Deparser 'deparser': start
[23:18:38.381] [bmv2] [D] [thread 31553] [269.0] [cxt 0] Updating checksum 'cksum'
[23:18:38.381] [bmv2] [D] [thread 31553] [269.0] [cxt 0] Deparsing header 'ethernet'
[23:18:38.381] [bmv2] [D] [thread 31553] [269.0] [cxt 0] Deparsing header 'ipv4'
[23:18:38.381] [bmv2] [D] [thread 31553] [269.0] [cxt 0] Deparser 'deparser': end
[23:18:38.381] [bmv2] [D] [thread 31557] [269.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:38.912] [bmv2] [D] [thread 31552] [270.0] [cxt 0] Processing packet received on port 3
[23:18:38.912] [bmv2] [D] [thread 31552] [270.0] [cxt 0] Parser 'parser': start
[23:18:38.912] [bmv2] [D] [thread 31552] [270.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:38.912] [bmv2] [D] [thread 31552] [270.0] [cxt 0] Extracting header 'ethernet'
[23:18:38.912] [bmv2] [D] [thread 31552] [270.0] [cxt 0] Parser state 'start': key is 0800
[23:18:38.912] [bmv2] [T] [thread 31552] [270.0] [cxt 0] Bytes parsed: 14
[23:18:38.912] [bmv2] [D] [thread 31552] [270.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:38.912] [bmv2] [D] [thread 31552] [270.0] [cxt 0] Extracting header 'ipv4'
[23:18:38.912] [bmv2] [D] [thread 31552] [270.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:38.912] [bmv2] [T] [thread 31552] [270.0] [cxt 0] Bytes parsed: 34
[23:18:38.912] [bmv2] [D] [thread 31552] [270.0] [cxt 0] Parser 'parser': end
[23:18:38.912] [bmv2] [D] [thread 31552] [270.0] [cxt 0] Pipeline 'ingress': start
[23:18:38.912] [bmv2] [T] [thread 31552] [270.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:38.912] [bmv2] [T] [thread 31552] [270.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:38.912] [bmv2] [D] [thread 31552] [270.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:38.912] [bmv2] [D] [thread 31552] [270.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:38.913] [bmv2] [D] [thread 31552] [270.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:38.913] [bmv2] [D] [thread 31552] [270.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:38.913] [bmv2] [T] [thread 31552] [270.0] [cxt 0] Action MyIngress.read_port
[23:18:38.913] [bmv2] [T] [thread 31552] [270.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:38.913] [bmv2] [T] [thread 31552] [270.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:38.913] [bmv2] [T] [thread 31552] [270.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:38.913] [bmv2] [T] [thread 31552] [270.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:38.913] [bmv2] [T] [thread 31552] [270.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:38.913] [bmv2] [T] [thread 31552] [270.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:38.913] [bmv2] [T] [thread 31552] [270.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:38.913] [bmv2] [D] [thread 31552] [270.0] [cxt 0] Looking up key:

[23:18:38.913] [bmv2] [D] [thread 31552] [270.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:38.913] [bmv2] [D] [thread 31552] [270.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:38.913] [bmv2] [T] [thread 31552] [270.0] [cxt 0] Action fast_reroute126
[23:18:38.913] [bmv2] [T] [thread 31552] [270.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:38.913] [bmv2] [T] [thread 31552] [270.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:38.913] [bmv2] [D] [thread 31552] [270.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:38.913] [bmv2] [D] [thread 31552] [270.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:38.913] [bmv2] [D] [thread 31552] [270.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:38.913] [bmv2] [D] [thread 31552] [270.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:38.913] [bmv2] [T] [thread 31552] [270.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:38.913] [bmv2] [T] [thread 31552] [270.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:38.913] [bmv2] [T] [thread 31552] [270.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:38.913] [bmv2] [T] [thread 31552] [270.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:38.913] [bmv2] [T] [thread 31552] [270.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:38.913] [bmv2] [D] [thread 31552] [270.0] [cxt 0] Looking up key:

[23:18:38.913] [bmv2] [D] [thread 31552] [270.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:38.913] [bmv2] [D] [thread 31552] [270.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:38.913] [bmv2] [T] [thread 31552] [270.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:38.913] [bmv2] [T] [thread 31552] [270.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:38.913] [bmv2] [T] [thread 31552] [270.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:18:38.913] [bmv2] [T] [thread 31552] [270.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:38.913] [bmv2] [T] [thread 31552] [270.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:38.913] [bmv2] [T] [thread 31552] [270.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:18:38.913] [bmv2] [T] [thread 31552] [270.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:38.913] [bmv2] [T] [thread 31552] [270.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:18:38.913] [bmv2] [T] [thread 31552] [270.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:38.913] [bmv2] [D] [thread 31552] [270.0] [cxt 0] Pipeline 'ingress': end
[23:18:38.913] [bmv2] [D] [thread 31552] [270.0] [cxt 0] Egress port is 4
[23:18:38.914] [bmv2] [D] [thread 31553] [270.0] [cxt 0] Pipeline 'egress': start
[23:18:38.914] [bmv2] [D] [thread 31553] [270.0] [cxt 0] Pipeline 'egress': end
[23:18:38.914] [bmv2] [D] [thread 31553] [270.0] [cxt 0] Deparser 'deparser': start
[23:18:38.914] [bmv2] [D] [thread 31553] [270.0] [cxt 0] Updating checksum 'cksum'
[23:18:38.914] [bmv2] [D] [thread 31553] [270.0] [cxt 0] Deparsing header 'ethernet'
[23:18:38.914] [bmv2] [D] [thread 31553] [270.0] [cxt 0] Deparsing header 'ipv4'
[23:18:38.914] [bmv2] [D] [thread 31553] [270.0] [cxt 0] Deparser 'deparser': end
[23:18:38.914] [bmv2] [D] [thread 31557] [270.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:39.444] [bmv2] [D] [thread 31552] [271.0] [cxt 0] Processing packet received on port 3
[23:18:39.444] [bmv2] [D] [thread 31552] [271.0] [cxt 0] Parser 'parser': start
[23:18:39.444] [bmv2] [D] [thread 31552] [271.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:39.444] [bmv2] [D] [thread 31552] [271.0] [cxt 0] Extracting header 'ethernet'
[23:18:39.444] [bmv2] [D] [thread 31552] [271.0] [cxt 0] Parser state 'start': key is 0800
[23:18:39.444] [bmv2] [T] [thread 31552] [271.0] [cxt 0] Bytes parsed: 14
[23:18:39.444] [bmv2] [D] [thread 31552] [271.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:39.444] [bmv2] [D] [thread 31552] [271.0] [cxt 0] Extracting header 'ipv4'
[23:18:39.445] [bmv2] [D] [thread 31552] [271.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:39.445] [bmv2] [T] [thread 31552] [271.0] [cxt 0] Bytes parsed: 34
[23:18:39.445] [bmv2] [D] [thread 31552] [271.0] [cxt 0] Parser 'parser': end
[23:18:39.445] [bmv2] [D] [thread 31552] [271.0] [cxt 0] Pipeline 'ingress': start
[23:18:39.445] [bmv2] [T] [thread 31552] [271.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:39.445] [bmv2] [T] [thread 31552] [271.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:39.445] [bmv2] [D] [thread 31552] [271.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:39.445] [bmv2] [D] [thread 31552] [271.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:39.445] [bmv2] [D] [thread 31552] [271.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:39.445] [bmv2] [D] [thread 31552] [271.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:39.445] [bmv2] [T] [thread 31552] [271.0] [cxt 0] Action MyIngress.read_port
[23:18:39.445] [bmv2] [T] [thread 31552] [271.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:39.445] [bmv2] [T] [thread 31552] [271.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:39.445] [bmv2] [T] [thread 31552] [271.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:39.445] [bmv2] [T] [thread 31552] [271.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:39.445] [bmv2] [T] [thread 31552] [271.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:39.445] [bmv2] [T] [thread 31552] [271.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:39.445] [bmv2] [T] [thread 31552] [271.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:39.445] [bmv2] [D] [thread 31552] [271.0] [cxt 0] Looking up key:

[23:18:39.445] [bmv2] [D] [thread 31552] [271.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:39.445] [bmv2] [D] [thread 31552] [271.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:39.445] [bmv2] [T] [thread 31552] [271.0] [cxt 0] Action fast_reroute126
[23:18:39.445] [bmv2] [T] [thread 31552] [271.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:39.445] [bmv2] [T] [thread 31552] [271.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:39.445] [bmv2] [D] [thread 31552] [271.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:39.445] [bmv2] [D] [thread 31552] [271.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:39.445] [bmv2] [D] [thread 31552] [271.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:39.445] [bmv2] [D] [thread 31552] [271.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:39.445] [bmv2] [T] [thread 31552] [271.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:39.445] [bmv2] [T] [thread 31552] [271.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:39.445] [bmv2] [T] [thread 31552] [271.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:39.445] [bmv2] [T] [thread 31552] [271.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:39.445] [bmv2] [T] [thread 31552] [271.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:39.445] [bmv2] [D] [thread 31552] [271.0] [cxt 0] Looking up key:

[23:18:39.445] [bmv2] [D] [thread 31552] [271.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:39.445] [bmv2] [D] [thread 31552] [271.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:39.445] [bmv2] [T] [thread 31552] [271.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:39.446] [bmv2] [T] [thread 31552] [271.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:39.446] [bmv2] [T] [thread 31552] [271.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:18:39.446] [bmv2] [T] [thread 31552] [271.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:39.446] [bmv2] [T] [thread 31552] [271.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:39.446] [bmv2] [T] [thread 31552] [271.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:18:39.446] [bmv2] [T] [thread 31552] [271.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:39.446] [bmv2] [T] [thread 31552] [271.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:18:39.446] [bmv2] [T] [thread 31552] [271.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:39.446] [bmv2] [D] [thread 31552] [271.0] [cxt 0] Pipeline 'ingress': end
[23:18:39.446] [bmv2] [D] [thread 31552] [271.0] [cxt 0] Egress port is 4
[23:18:39.446] [bmv2] [D] [thread 31553] [271.0] [cxt 0] Pipeline 'egress': start
[23:18:39.446] [bmv2] [D] [thread 31553] [271.0] [cxt 0] Pipeline 'egress': end
[23:18:39.446] [bmv2] [D] [thread 31553] [271.0] [cxt 0] Deparser 'deparser': start
[23:18:39.446] [bmv2] [D] [thread 31553] [271.0] [cxt 0] Updating checksum 'cksum'
[23:18:39.446] [bmv2] [D] [thread 31553] [271.0] [cxt 0] Deparsing header 'ethernet'
[23:18:39.446] [bmv2] [D] [thread 31553] [271.0] [cxt 0] Deparsing header 'ipv4'
[23:18:39.446] [bmv2] [D] [thread 31553] [271.0] [cxt 0] Deparser 'deparser': end
[23:18:39.446] [bmv2] [D] [thread 31557] [271.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:39.456] [bmv2] [D] [thread 31552] [272.0] [cxt 0] Processing packet received on port 3
[23:18:39.456] [bmv2] [D] [thread 31552] [272.0] [cxt 0] Parser 'parser': start
[23:18:39.456] [bmv2] [D] [thread 31552] [272.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:39.456] [bmv2] [D] [thread 31552] [272.0] [cxt 0] Extracting header 'ethernet'
[23:18:39.456] [bmv2] [D] [thread 31552] [272.0] [cxt 0] Parser state 'start': key is 0800
[23:18:39.456] [bmv2] [T] [thread 31552] [272.0] [cxt 0] Bytes parsed: 14
[23:18:39.456] [bmv2] [D] [thread 31552] [272.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:39.456] [bmv2] [D] [thread 31552] [272.0] [cxt 0] Extracting header 'ipv4'
[23:18:39.456] [bmv2] [D] [thread 31552] [272.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:39.456] [bmv2] [T] [thread 31552] [272.0] [cxt 0] Bytes parsed: 34
[23:18:39.456] [bmv2] [D] [thread 31552] [272.0] [cxt 0] Parser 'parser': end
[23:18:39.456] [bmv2] [D] [thread 31552] [272.0] [cxt 0] Pipeline 'ingress': start
[23:18:39.456] [bmv2] [T] [thread 31552] [272.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:39.456] [bmv2] [T] [thread 31552] [272.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:39.456] [bmv2] [D] [thread 31552] [272.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:39.456] [bmv2] [D] [thread 31552] [272.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:39.456] [bmv2] [D] [thread 31552] [272.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:39.456] [bmv2] [D] [thread 31552] [272.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:39.456] [bmv2] [T] [thread 31552] [272.0] [cxt 0] Action MyIngress.read_port
[23:18:39.456] [bmv2] [T] [thread 31552] [272.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:39.456] [bmv2] [T] [thread 31552] [272.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:39.456] [bmv2] [T] [thread 31552] [272.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:39.456] [bmv2] [T] [thread 31552] [272.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:39.456] [bmv2] [T] [thread 31552] [272.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:39.456] [bmv2] [T] [thread 31552] [272.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:39.456] [bmv2] [T] [thread 31552] [272.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:39.456] [bmv2] [D] [thread 31552] [272.0] [cxt 0] Looking up key:

[23:18:39.456] [bmv2] [D] [thread 31552] [272.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:39.456] [bmv2] [D] [thread 31552] [272.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:39.456] [bmv2] [T] [thread 31552] [272.0] [cxt 0] Action fast_reroute126
[23:18:39.456] [bmv2] [T] [thread 31552] [272.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:39.456] [bmv2] [T] [thread 31552] [272.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:39.456] [bmv2] [D] [thread 31552] [272.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:39.456] [bmv2] [D] [thread 31552] [272.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:39.456] [bmv2] [D] [thread 31552] [272.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:39.456] [bmv2] [D] [thread 31552] [272.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:39.456] [bmv2] [T] [thread 31552] [272.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:39.457] [bmv2] [T] [thread 31552] [272.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:39.457] [bmv2] [T] [thread 31552] [272.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:39.457] [bmv2] [T] [thread 31552] [272.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:39.457] [bmv2] [T] [thread 31552] [272.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:39.457] [bmv2] [D] [thread 31552] [272.0] [cxt 0] Looking up key:

[23:18:39.457] [bmv2] [D] [thread 31552] [272.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:39.457] [bmv2] [D] [thread 31552] [272.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:39.457] [bmv2] [T] [thread 31552] [272.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:39.457] [bmv2] [T] [thread 31552] [272.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:39.457] [bmv2] [T] [thread 31552] [272.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:18:39.457] [bmv2] [T] [thread 31552] [272.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:39.457] [bmv2] [T] [thread 31552] [272.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:39.457] [bmv2] [T] [thread 31552] [272.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:18:39.457] [bmv2] [T] [thread 31552] [272.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:39.457] [bmv2] [T] [thread 31552] [272.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:18:39.457] [bmv2] [T] [thread 31552] [272.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:39.457] [bmv2] [D] [thread 31552] [272.0] [cxt 0] Pipeline 'ingress': end
[23:18:39.457] [bmv2] [D] [thread 31552] [272.0] [cxt 0] Egress port is 4
[23:18:39.457] [bmv2] [D] [thread 31553] [272.0] [cxt 0] Pipeline 'egress': start
[23:18:39.457] [bmv2] [D] [thread 31553] [272.0] [cxt 0] Pipeline 'egress': end
[23:18:39.457] [bmv2] [D] [thread 31553] [272.0] [cxt 0] Deparser 'deparser': start
[23:18:39.457] [bmv2] [D] [thread 31553] [272.0] [cxt 0] Updating checksum 'cksum'
[23:18:39.457] [bmv2] [D] [thread 31553] [272.0] [cxt 0] Deparsing header 'ethernet'
[23:18:39.457] [bmv2] [D] [thread 31553] [272.0] [cxt 0] Deparsing header 'ipv4'
[23:18:39.457] [bmv2] [D] [thread 31553] [272.0] [cxt 0] Deparser 'deparser': end
[23:18:39.457] [bmv2] [D] [thread 31557] [272.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:41.586] [bmv2] [D] [thread 31552] [273.0] [cxt 0] Processing packet received on port 3
[23:18:41.586] [bmv2] [D] [thread 31552] [273.0] [cxt 0] Parser 'parser': start
[23:18:41.587] [bmv2] [D] [thread 31552] [273.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:41.587] [bmv2] [D] [thread 31552] [273.0] [cxt 0] Extracting header 'ethernet'
[23:18:41.587] [bmv2] [D] [thread 31552] [273.0] [cxt 0] Parser state 'start': key is 0800
[23:18:41.587] [bmv2] [T] [thread 31552] [273.0] [cxt 0] Bytes parsed: 14
[23:18:41.587] [bmv2] [D] [thread 31552] [273.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:41.587] [bmv2] [D] [thread 31552] [273.0] [cxt 0] Extracting header 'ipv4'
[23:18:41.587] [bmv2] [D] [thread 31552] [273.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:41.587] [bmv2] [T] [thread 31552] [273.0] [cxt 0] Bytes parsed: 34
[23:18:41.587] [bmv2] [D] [thread 31552] [273.0] [cxt 0] Parser 'parser': end
[23:18:41.587] [bmv2] [D] [thread 31552] [273.0] [cxt 0] Pipeline 'ingress': start
[23:18:41.587] [bmv2] [T] [thread 31552] [273.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:41.587] [bmv2] [T] [thread 31552] [273.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:41.587] [bmv2] [D] [thread 31552] [273.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:41.587] [bmv2] [D] [thread 31552] [273.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:41.587] [bmv2] [D] [thread 31552] [273.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:41.587] [bmv2] [D] [thread 31552] [273.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:41.587] [bmv2] [T] [thread 31552] [273.0] [cxt 0] Action MyIngress.read_port
[23:18:41.587] [bmv2] [T] [thread 31552] [273.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:41.587] [bmv2] [T] [thread 31552] [273.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:41.587] [bmv2] [T] [thread 31552] [273.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:41.587] [bmv2] [T] [thread 31552] [273.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:41.587] [bmv2] [T] [thread 31552] [273.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:41.587] [bmv2] [T] [thread 31552] [273.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:41.587] [bmv2] [T] [thread 31552] [273.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:41.587] [bmv2] [D] [thread 31552] [273.0] [cxt 0] Looking up key:

[23:18:41.587] [bmv2] [D] [thread 31552] [273.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:41.587] [bmv2] [D] [thread 31552] [273.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:41.587] [bmv2] [T] [thread 31552] [273.0] [cxt 0] Action fast_reroute126
[23:18:41.587] [bmv2] [T] [thread 31552] [273.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:41.587] [bmv2] [T] [thread 31552] [273.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:41.587] [bmv2] [D] [thread 31552] [273.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:41.587] [bmv2] [D] [thread 31552] [273.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:41.587] [bmv2] [D] [thread 31552] [273.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:41.587] [bmv2] [D] [thread 31552] [273.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:41.587] [bmv2] [T] [thread 31552] [273.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:41.587] [bmv2] [T] [thread 31552] [273.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:41.587] [bmv2] [T] [thread 31552] [273.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:41.587] [bmv2] [T] [thread 31552] [273.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:41.587] [bmv2] [T] [thread 31552] [273.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:41.588] [bmv2] [D] [thread 31552] [273.0] [cxt 0] Looking up key:

[23:18:41.588] [bmv2] [D] [thread 31552] [273.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:41.588] [bmv2] [D] [thread 31552] [273.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:41.588] [bmv2] [T] [thread 31552] [273.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:41.588] [bmv2] [T] [thread 31552] [273.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:41.588] [bmv2] [T] [thread 31552] [273.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:18:41.588] [bmv2] [T] [thread 31552] [273.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:41.588] [bmv2] [T] [thread 31552] [273.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:41.588] [bmv2] [T] [thread 31552] [273.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:18:41.588] [bmv2] [T] [thread 31552] [273.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:41.588] [bmv2] [T] [thread 31552] [273.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:18:41.588] [bmv2] [T] [thread 31552] [273.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:41.588] [bmv2] [D] [thread 31552] [273.0] [cxt 0] Pipeline 'ingress': end
[23:18:41.588] [bmv2] [D] [thread 31552] [273.0] [cxt 0] Egress port is 4
[23:18:41.588] [bmv2] [D] [thread 31553] [273.0] [cxt 0] Pipeline 'egress': start
[23:18:41.588] [bmv2] [D] [thread 31553] [273.0] [cxt 0] Pipeline 'egress': end
[23:18:41.588] [bmv2] [D] [thread 31553] [273.0] [cxt 0] Deparser 'deparser': start
[23:18:41.588] [bmv2] [D] [thread 31553] [273.0] [cxt 0] Updating checksum 'cksum'
[23:18:41.588] [bmv2] [D] [thread 31553] [273.0] [cxt 0] Deparsing header 'ethernet'
[23:18:41.588] [bmv2] [D] [thread 31553] [273.0] [cxt 0] Deparsing header 'ipv4'
[23:18:41.588] [bmv2] [D] [thread 31553] [273.0] [cxt 0] Deparser 'deparser': end
[23:18:41.588] [bmv2] [D] [thread 31557] [273.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:41.597] [bmv2] [D] [thread 31552] [274.0] [cxt 0] Processing packet received on port 3
[23:18:41.597] [bmv2] [D] [thread 31552] [274.0] [cxt 0] Parser 'parser': start
[23:18:41.597] [bmv2] [D] [thread 31552] [274.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:41.597] [bmv2] [D] [thread 31552] [274.0] [cxt 0] Extracting header 'ethernet'
[23:18:41.597] [bmv2] [D] [thread 31552] [274.0] [cxt 0] Parser state 'start': key is 0800
[23:18:41.597] [bmv2] [T] [thread 31552] [274.0] [cxt 0] Bytes parsed: 14
[23:18:41.597] [bmv2] [D] [thread 31552] [274.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:41.597] [bmv2] [D] [thread 31552] [274.0] [cxt 0] Extracting header 'ipv4'
[23:18:41.597] [bmv2] [D] [thread 31552] [274.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:41.597] [bmv2] [T] [thread 31552] [274.0] [cxt 0] Bytes parsed: 34
[23:18:41.597] [bmv2] [D] [thread 31552] [274.0] [cxt 0] Parser 'parser': end
[23:18:41.597] [bmv2] [D] [thread 31552] [274.0] [cxt 0] Pipeline 'ingress': start
[23:18:41.597] [bmv2] [T] [thread 31552] [274.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:41.597] [bmv2] [T] [thread 31552] [274.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:41.597] [bmv2] [D] [thread 31552] [274.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:41.597] [bmv2] [D] [thread 31552] [274.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:41.597] [bmv2] [D] [thread 31552] [274.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:41.597] [bmv2] [D] [thread 31552] [274.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:41.597] [bmv2] [T] [thread 31552] [274.0] [cxt 0] Action MyIngress.read_port
[23:18:41.598] [bmv2] [T] [thread 31552] [274.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:41.598] [bmv2] [T] [thread 31552] [274.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:41.598] [bmv2] [T] [thread 31552] [274.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:41.598] [bmv2] [T] [thread 31552] [274.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:41.598] [bmv2] [T] [thread 31552] [274.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:41.598] [bmv2] [T] [thread 31552] [274.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:41.598] [bmv2] [T] [thread 31552] [274.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:41.598] [bmv2] [D] [thread 31552] [274.0] [cxt 0] Looking up key:

[23:18:41.598] [bmv2] [D] [thread 31552] [274.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:41.598] [bmv2] [D] [thread 31552] [274.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:41.598] [bmv2] [T] [thread 31552] [274.0] [cxt 0] Action fast_reroute126
[23:18:41.598] [bmv2] [T] [thread 31552] [274.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:41.598] [bmv2] [T] [thread 31552] [274.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:41.598] [bmv2] [D] [thread 31552] [274.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:41.598] [bmv2] [D] [thread 31552] [274.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:41.598] [bmv2] [D] [thread 31552] [274.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:41.598] [bmv2] [D] [thread 31552] [274.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:41.598] [bmv2] [T] [thread 31552] [274.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:41.598] [bmv2] [T] [thread 31552] [274.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:41.598] [bmv2] [T] [thread 31552] [274.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:41.598] [bmv2] [T] [thread 31552] [274.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:41.598] [bmv2] [T] [thread 31552] [274.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:41.598] [bmv2] [D] [thread 31552] [274.0] [cxt 0] Looking up key:

[23:18:41.598] [bmv2] [D] [thread 31552] [274.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:41.598] [bmv2] [D] [thread 31552] [274.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:41.598] [bmv2] [T] [thread 31552] [274.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:41.598] [bmv2] [T] [thread 31552] [274.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:41.598] [bmv2] [T] [thread 31552] [274.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:18:41.598] [bmv2] [T] [thread 31552] [274.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:41.598] [bmv2] [T] [thread 31552] [274.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:41.598] [bmv2] [T] [thread 31552] [274.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:18:41.598] [bmv2] [T] [thread 31552] [274.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:41.598] [bmv2] [T] [thread 31552] [274.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:18:41.598] [bmv2] [T] [thread 31552] [274.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:41.598] [bmv2] [D] [thread 31552] [274.0] [cxt 0] Pipeline 'ingress': end
[23:18:41.598] [bmv2] [D] [thread 31552] [274.0] [cxt 0] Egress port is 4
[23:18:41.598] [bmv2] [D] [thread 31553] [274.0] [cxt 0] Pipeline 'egress': start
[23:18:41.599] [bmv2] [D] [thread 31553] [274.0] [cxt 0] Pipeline 'egress': end
[23:18:41.599] [bmv2] [D] [thread 31553] [274.0] [cxt 0] Deparser 'deparser': start
[23:18:41.599] [bmv2] [D] [thread 31553] [274.0] [cxt 0] Updating checksum 'cksum'
[23:18:41.599] [bmv2] [D] [thread 31553] [274.0] [cxt 0] Deparsing header 'ethernet'
[23:18:41.599] [bmv2] [D] [thread 31553] [274.0] [cxt 0] Deparsing header 'ipv4'
[23:18:41.599] [bmv2] [D] [thread 31553] [274.0] [cxt 0] Deparser 'deparser': end
[23:18:41.599] [bmv2] [D] [thread 31557] [274.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:41.608] [bmv2] [D] [thread 31552] [275.0] [cxt 0] Processing packet received on port 3
[23:18:41.608] [bmv2] [D] [thread 31552] [275.0] [cxt 0] Parser 'parser': start
[23:18:41.608] [bmv2] [D] [thread 31552] [275.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:41.608] [bmv2] [D] [thread 31552] [275.0] [cxt 0] Extracting header 'ethernet'
[23:18:41.608] [bmv2] [D] [thread 31552] [275.0] [cxt 0] Parser state 'start': key is 0800
[23:18:41.608] [bmv2] [T] [thread 31552] [275.0] [cxt 0] Bytes parsed: 14
[23:18:41.608] [bmv2] [D] [thread 31552] [275.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:41.608] [bmv2] [D] [thread 31552] [275.0] [cxt 0] Extracting header 'ipv4'
[23:18:41.608] [bmv2] [D] [thread 31552] [275.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:41.608] [bmv2] [T] [thread 31552] [275.0] [cxt 0] Bytes parsed: 34
[23:18:41.608] [bmv2] [D] [thread 31552] [275.0] [cxt 0] Parser 'parser': end
[23:18:41.608] [bmv2] [D] [thread 31552] [275.0] [cxt 0] Pipeline 'ingress': start
[23:18:41.608] [bmv2] [T] [thread 31552] [275.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:41.608] [bmv2] [T] [thread 31552] [275.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:41.608] [bmv2] [D] [thread 31552] [275.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:41.608] [bmv2] [D] [thread 31552] [275.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:41.608] [bmv2] [D] [thread 31552] [275.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:41.608] [bmv2] [D] [thread 31552] [275.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:41.608] [bmv2] [T] [thread 31552] [275.0] [cxt 0] Action MyIngress.read_port
[23:18:41.608] [bmv2] [T] [thread 31552] [275.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:41.609] [bmv2] [T] [thread 31552] [275.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:41.609] [bmv2] [T] [thread 31552] [275.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:41.609] [bmv2] [T] [thread 31552] [275.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:41.609] [bmv2] [T] [thread 31552] [275.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:41.609] [bmv2] [T] [thread 31552] [275.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:41.609] [bmv2] [T] [thread 31552] [275.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:41.609] [bmv2] [D] [thread 31552] [275.0] [cxt 0] Looking up key:

[23:18:41.609] [bmv2] [D] [thread 31552] [275.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:41.609] [bmv2] [D] [thread 31552] [275.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:41.609] [bmv2] [T] [thread 31552] [275.0] [cxt 0] Action fast_reroute126
[23:18:41.609] [bmv2] [T] [thread 31552] [275.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:41.609] [bmv2] [T] [thread 31552] [275.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:41.609] [bmv2] [D] [thread 31552] [275.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:41.609] [bmv2] [D] [thread 31552] [275.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:41.609] [bmv2] [D] [thread 31552] [275.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:41.609] [bmv2] [D] [thread 31552] [275.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:41.609] [bmv2] [T] [thread 31552] [275.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:41.609] [bmv2] [T] [thread 31552] [275.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:41.609] [bmv2] [T] [thread 31552] [275.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:41.609] [bmv2] [T] [thread 31552] [275.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:41.609] [bmv2] [T] [thread 31552] [275.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:41.609] [bmv2] [D] [thread 31552] [275.0] [cxt 0] Looking up key:

[23:18:41.609] [bmv2] [D] [thread 31552] [275.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:41.609] [bmv2] [D] [thread 31552] [275.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:41.609] [bmv2] [T] [thread 31552] [275.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:41.609] [bmv2] [T] [thread 31552] [275.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:41.609] [bmv2] [T] [thread 31552] [275.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:18:41.609] [bmv2] [T] [thread 31552] [275.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:41.609] [bmv2] [T] [thread 31552] [275.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:41.609] [bmv2] [T] [thread 31552] [275.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:18:41.609] [bmv2] [T] [thread 31552] [275.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:41.609] [bmv2] [T] [thread 31552] [275.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:18:41.609] [bmv2] [T] [thread 31552] [275.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:18:41.609] [bmv2] [T] [thread 31552] [275.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:18:41.609] [bmv2] [D] [thread 31552] [275.0] [cxt 0] Looking up key:

[23:18:41.609] [bmv2] [D] [thread 31552] [275.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:18:41.609] [bmv2] [D] [thread 31552] [275.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:18:41.609] [bmv2] [T] [thread 31552] [275.0] [cxt 0] Action MyIngress.read_depot_port
[23:18:41.609] [bmv2] [T] [thread 31552] [275.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:18:41.610] [bmv2] [T] [thread 31552] [275.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:18:41.610] [bmv2] [T] [thread 31552] [275.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:18:41.610] [bmv2] [D] [thread 31552] [275.0] [cxt 0] Looking up key:

[23:18:41.610] [bmv2] [D] [thread 31552] [275.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:18:41.610] [bmv2] [D] [thread 31552] [275.0] [cxt 0] Action entry is fast_reroute133 - 
[23:18:41.610] [bmv2] [T] [thread 31552] [275.0] [cxt 0] Action fast_reroute133
[23:18:41.610] [bmv2] [T] [thread 31552] [275.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:18:41.610] [bmv2] [T] [thread 31552] [275.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:18:41.610] [bmv2] [D] [thread 31552] [275.0] [cxt 0] Looking up key:

[23:18:41.610] [bmv2] [D] [thread 31552] [275.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:18:41.610] [bmv2] [D] [thread 31552] [275.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:18:41.610] [bmv2] [T] [thread 31552] [275.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:18:41.610] [bmv2] [T] [thread 31552] [275.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:18:41.610] [bmv2] [T] [thread 31552] [275.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:18:41.610] [bmv2] [D] [thread 31552] [275.0] [cxt 0] Pipeline 'ingress': end
[23:18:41.610] [bmv2] [D] [thread 31552] [275.0] [cxt 0] Egress port is 0
[23:18:41.610] [bmv2] [D] [thread 31553] [275.0] [cxt 0] Pipeline 'egress': start
[23:18:41.610] [bmv2] [D] [thread 31553] [275.0] [cxt 0] Pipeline 'egress': end
[23:18:41.610] [bmv2] [D] [thread 31553] [275.0] [cxt 0] Deparser 'deparser': start
[23:18:41.610] [bmv2] [D] [thread 31553] [275.0] [cxt 0] Updating checksum 'cksum'
[23:18:41.610] [bmv2] [D] [thread 31553] [275.0] [cxt 0] Deparsing header 'ethernet'
[23:18:41.610] [bmv2] [D] [thread 31553] [275.0] [cxt 0] Deparsing header 'ipv4'
[23:18:41.610] [bmv2] [D] [thread 31553] [275.0] [cxt 0] Deparser 'deparser': end
[23:18:41.610] [bmv2] [D] [thread 31557] [275.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:18:43.728] [bmv2] [D] [thread 31552] [276.0] [cxt 0] Processing packet received on port 3
[23:18:43.728] [bmv2] [D] [thread 31552] [276.0] [cxt 0] Parser 'parser': start
[23:18:43.728] [bmv2] [D] [thread 31552] [276.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:43.728] [bmv2] [D] [thread 31552] [276.0] [cxt 0] Extracting header 'ethernet'
[23:18:43.728] [bmv2] [D] [thread 31552] [276.0] [cxt 0] Parser state 'start': key is 0800
[23:18:43.728] [bmv2] [T] [thread 31552] [276.0] [cxt 0] Bytes parsed: 14
[23:18:43.728] [bmv2] [D] [thread 31552] [276.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:43.728] [bmv2] [D] [thread 31552] [276.0] [cxt 0] Extracting header 'ipv4'
[23:18:43.728] [bmv2] [D] [thread 31552] [276.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:43.728] [bmv2] [T] [thread 31552] [276.0] [cxt 0] Bytes parsed: 34
[23:18:43.728] [bmv2] [D] [thread 31552] [276.0] [cxt 0] Parser 'parser': end
[23:18:43.728] [bmv2] [D] [thread 31552] [276.0] [cxt 0] Pipeline 'ingress': start
[23:18:43.728] [bmv2] [T] [thread 31552] [276.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:43.728] [bmv2] [T] [thread 31552] [276.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:43.728] [bmv2] [D] [thread 31552] [276.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:43.728] [bmv2] [D] [thread 31552] [276.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:43.728] [bmv2] [D] [thread 31552] [276.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:43.728] [bmv2] [D] [thread 31552] [276.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:43.728] [bmv2] [T] [thread 31552] [276.0] [cxt 0] Action MyIngress.read_port
[23:18:43.728] [bmv2] [T] [thread 31552] [276.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:43.728] [bmv2] [T] [thread 31552] [276.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:43.728] [bmv2] [T] [thread 31552] [276.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:43.728] [bmv2] [T] [thread 31552] [276.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:43.728] [bmv2] [T] [thread 31552] [276.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:43.729] [bmv2] [T] [thread 31552] [276.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:43.729] [bmv2] [T] [thread 31552] [276.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:43.729] [bmv2] [D] [thread 31552] [276.0] [cxt 0] Looking up key:

[23:18:43.729] [bmv2] [D] [thread 31552] [276.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:43.729] [bmv2] [D] [thread 31552] [276.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:43.729] [bmv2] [T] [thread 31552] [276.0] [cxt 0] Action fast_reroute126
[23:18:43.729] [bmv2] [T] [thread 31552] [276.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:43.729] [bmv2] [T] [thread 31552] [276.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:43.729] [bmv2] [D] [thread 31552] [276.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:43.729] [bmv2] [D] [thread 31552] [276.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:43.729] [bmv2] [D] [thread 31552] [276.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:43.729] [bmv2] [D] [thread 31552] [276.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:43.729] [bmv2] [T] [thread 31552] [276.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:43.729] [bmv2] [T] [thread 31552] [276.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:43.729] [bmv2] [T] [thread 31552] [276.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:43.729] [bmv2] [T] [thread 31552] [276.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:43.729] [bmv2] [T] [thread 31552] [276.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:43.729] [bmv2] [D] [thread 31552] [276.0] [cxt 0] Looking up key:

[23:18:43.729] [bmv2] [D] [thread 31552] [276.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:43.729] [bmv2] [D] [thread 31552] [276.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:43.729] [bmv2] [T] [thread 31552] [276.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:43.729] [bmv2] [T] [thread 31552] [276.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:43.729] [bmv2] [T] [thread 31552] [276.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:18:43.729] [bmv2] [T] [thread 31552] [276.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:43.729] [bmv2] [T] [thread 31552] [276.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:43.729] [bmv2] [T] [thread 31552] [276.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:18:43.729] [bmv2] [T] [thread 31552] [276.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:43.729] [bmv2] [T] [thread 31552] [276.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:18:43.729] [bmv2] [T] [thread 31552] [276.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:43.729] [bmv2] [D] [thread 31552] [276.0] [cxt 0] Pipeline 'ingress': end
[23:18:43.729] [bmv2] [D] [thread 31552] [276.0] [cxt 0] Egress port is 4
[23:18:43.729] [bmv2] [D] [thread 31553] [276.0] [cxt 0] Pipeline 'egress': start
[23:18:43.729] [bmv2] [D] [thread 31553] [276.0] [cxt 0] Pipeline 'egress': end
[23:18:43.729] [bmv2] [D] [thread 31553] [276.0] [cxt 0] Deparser 'deparser': start
[23:18:43.729] [bmv2] [D] [thread 31553] [276.0] [cxt 0] Updating checksum 'cksum'
[23:18:43.729] [bmv2] [D] [thread 31553] [276.0] [cxt 0] Deparsing header 'ethernet'
[23:18:43.729] [bmv2] [D] [thread 31553] [276.0] [cxt 0] Deparsing header 'ipv4'
[23:18:43.729] [bmv2] [D] [thread 31553] [276.0] [cxt 0] Deparser 'deparser': end
[23:18:43.730] [bmv2] [D] [thread 31557] [276.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:44.259] [bmv2] [D] [thread 31552] [277.0] [cxt 0] Processing packet received on port 3
[23:18:44.259] [bmv2] [D] [thread 31552] [277.0] [cxt 0] Parser 'parser': start
[23:18:44.259] [bmv2] [D] [thread 31552] [277.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:44.259] [bmv2] [D] [thread 31552] [277.0] [cxt 0] Extracting header 'ethernet'
[23:18:44.260] [bmv2] [D] [thread 31552] [277.0] [cxt 0] Parser state 'start': key is 0800
[23:18:44.260] [bmv2] [T] [thread 31552] [277.0] [cxt 0] Bytes parsed: 14
[23:18:44.260] [bmv2] [D] [thread 31552] [277.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:44.260] [bmv2] [D] [thread 31552] [277.0] [cxt 0] Extracting header 'ipv4'
[23:18:44.260] [bmv2] [D] [thread 31552] [277.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:44.260] [bmv2] [T] [thread 31552] [277.0] [cxt 0] Bytes parsed: 34
[23:18:44.260] [bmv2] [D] [thread 31552] [277.0] [cxt 0] Parser 'parser': end
[23:18:44.260] [bmv2] [D] [thread 31552] [277.0] [cxt 0] Pipeline 'ingress': start
[23:18:44.260] [bmv2] [T] [thread 31552] [277.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:44.260] [bmv2] [T] [thread 31552] [277.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:44.260] [bmv2] [D] [thread 31552] [277.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:44.260] [bmv2] [D] [thread 31552] [277.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:44.260] [bmv2] [D] [thread 31552] [277.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:44.260] [bmv2] [D] [thread 31552] [277.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:44.260] [bmv2] [T] [thread 31552] [277.0] [cxt 0] Action MyIngress.read_port
[23:18:44.260] [bmv2] [T] [thread 31552] [277.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:44.260] [bmv2] [T] [thread 31552] [277.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:44.260] [bmv2] [T] [thread 31552] [277.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:44.260] [bmv2] [T] [thread 31552] [277.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:44.260] [bmv2] [T] [thread 31552] [277.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:44.260] [bmv2] [T] [thread 31552] [277.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:44.260] [bmv2] [T] [thread 31552] [277.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:44.260] [bmv2] [D] [thread 31552] [277.0] [cxt 0] Looking up key:

[23:18:44.260] [bmv2] [D] [thread 31552] [277.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:44.260] [bmv2] [D] [thread 31552] [277.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:44.260] [bmv2] [T] [thread 31552] [277.0] [cxt 0] Action fast_reroute126
[23:18:44.260] [bmv2] [T] [thread 31552] [277.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:44.260] [bmv2] [T] [thread 31552] [277.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:44.260] [bmv2] [D] [thread 31552] [277.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:44.260] [bmv2] [D] [thread 31552] [277.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:44.260] [bmv2] [D] [thread 31552] [277.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:44.260] [bmv2] [D] [thread 31552] [277.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:44.260] [bmv2] [T] [thread 31552] [277.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:44.260] [bmv2] [T] [thread 31552] [277.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:44.260] [bmv2] [T] [thread 31552] [277.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:44.260] [bmv2] [T] [thread 31552] [277.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:44.260] [bmv2] [T] [thread 31552] [277.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:44.260] [bmv2] [D] [thread 31552] [277.0] [cxt 0] Looking up key:

[23:18:44.260] [bmv2] [D] [thread 31552] [277.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:44.261] [bmv2] [D] [thread 31552] [277.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:44.261] [bmv2] [T] [thread 31552] [277.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:44.261] [bmv2] [T] [thread 31552] [277.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:44.261] [bmv2] [T] [thread 31552] [277.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:18:44.261] [bmv2] [T] [thread 31552] [277.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:44.261] [bmv2] [T] [thread 31552] [277.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:44.261] [bmv2] [T] [thread 31552] [277.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:18:44.261] [bmv2] [T] [thread 31552] [277.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:44.261] [bmv2] [T] [thread 31552] [277.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:18:44.261] [bmv2] [T] [thread 31552] [277.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:44.261] [bmv2] [D] [thread 31552] [277.0] [cxt 0] Pipeline 'ingress': end
[23:18:44.261] [bmv2] [D] [thread 31552] [277.0] [cxt 0] Egress port is 4
[23:18:44.261] [bmv2] [D] [thread 31553] [277.0] [cxt 0] Pipeline 'egress': start
[23:18:44.261] [bmv2] [D] [thread 31553] [277.0] [cxt 0] Pipeline 'egress': end
[23:18:44.261] [bmv2] [D] [thread 31553] [277.0] [cxt 0] Deparser 'deparser': start
[23:18:44.261] [bmv2] [D] [thread 31553] [277.0] [cxt 0] Updating checksum 'cksum'
[23:18:44.261] [bmv2] [D] [thread 31553] [277.0] [cxt 0] Deparsing header 'ethernet'
[23:18:44.261] [bmv2] [D] [thread 31553] [277.0] [cxt 0] Deparsing header 'ipv4'
[23:18:44.261] [bmv2] [D] [thread 31553] [277.0] [cxt 0] Deparser 'deparser': end
[23:18:44.261] [bmv2] [D] [thread 31557] [277.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:44.270] [bmv2] [D] [thread 31552] [278.0] [cxt 0] Processing packet received on port 3
[23:18:44.270] [bmv2] [D] [thread 31552] [278.0] [cxt 0] Parser 'parser': start
[23:18:44.270] [bmv2] [D] [thread 31552] [278.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:44.270] [bmv2] [D] [thread 31552] [278.0] [cxt 0] Extracting header 'ethernet'
[23:18:44.270] [bmv2] [D] [thread 31552] [278.0] [cxt 0] Parser state 'start': key is 0800
[23:18:44.270] [bmv2] [T] [thread 31552] [278.0] [cxt 0] Bytes parsed: 14
[23:18:44.270] [bmv2] [D] [thread 31552] [278.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:44.270] [bmv2] [D] [thread 31552] [278.0] [cxt 0] Extracting header 'ipv4'
[23:18:44.270] [bmv2] [D] [thread 31552] [278.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:44.270] [bmv2] [T] [thread 31552] [278.0] [cxt 0] Bytes parsed: 34
[23:18:44.270] [bmv2] [D] [thread 31552] [278.0] [cxt 0] Parser 'parser': end
[23:18:44.270] [bmv2] [D] [thread 31552] [278.0] [cxt 0] Pipeline 'ingress': start
[23:18:44.270] [bmv2] [T] [thread 31552] [278.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:44.270] [bmv2] [T] [thread 31552] [278.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:44.270] [bmv2] [D] [thread 31552] [278.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:44.270] [bmv2] [D] [thread 31552] [278.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:44.270] [bmv2] [D] [thread 31552] [278.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:44.270] [bmv2] [D] [thread 31552] [278.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:44.270] [bmv2] [T] [thread 31552] [278.0] [cxt 0] Action MyIngress.read_port
[23:18:44.270] [bmv2] [T] [thread 31552] [278.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:44.270] [bmv2] [T] [thread 31552] [278.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:44.270] [bmv2] [T] [thread 31552] [278.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:44.270] [bmv2] [T] [thread 31552] [278.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:44.270] [bmv2] [T] [thread 31552] [278.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:44.270] [bmv2] [T] [thread 31552] [278.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:44.270] [bmv2] [T] [thread 31552] [278.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:44.270] [bmv2] [D] [thread 31552] [278.0] [cxt 0] Looking up key:

[23:18:44.270] [bmv2] [D] [thread 31552] [278.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:44.270] [bmv2] [D] [thread 31552] [278.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:44.270] [bmv2] [T] [thread 31552] [278.0] [cxt 0] Action fast_reroute126
[23:18:44.270] [bmv2] [T] [thread 31552] [278.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:44.270] [bmv2] [T] [thread 31552] [278.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:44.270] [bmv2] [D] [thread 31552] [278.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:44.271] [bmv2] [D] [thread 31552] [278.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:44.271] [bmv2] [D] [thread 31552] [278.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:44.271] [bmv2] [D] [thread 31552] [278.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:44.271] [bmv2] [T] [thread 31552] [278.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:44.271] [bmv2] [T] [thread 31552] [278.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:44.271] [bmv2] [T] [thread 31552] [278.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:44.271] [bmv2] [T] [thread 31552] [278.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:44.271] [bmv2] [T] [thread 31552] [278.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:44.271] [bmv2] [D] [thread 31552] [278.0] [cxt 0] Looking up key:

[23:18:44.271] [bmv2] [D] [thread 31552] [278.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:44.271] [bmv2] [D] [thread 31552] [278.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:44.271] [bmv2] [T] [thread 31552] [278.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:44.271] [bmv2] [T] [thread 31552] [278.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:44.271] [bmv2] [T] [thread 31552] [278.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:18:44.271] [bmv2] [T] [thread 31552] [278.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:44.271] [bmv2] [T] [thread 31552] [278.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:44.271] [bmv2] [T] [thread 31552] [278.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:18:44.271] [bmv2] [T] [thread 31552] [278.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:44.271] [bmv2] [T] [thread 31552] [278.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:18:44.271] [bmv2] [T] [thread 31552] [278.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:44.271] [bmv2] [D] [thread 31552] [278.0] [cxt 0] Pipeline 'ingress': end
[23:18:44.271] [bmv2] [D] [thread 31552] [278.0] [cxt 0] Egress port is 4
[23:18:44.271] [bmv2] [D] [thread 31553] [278.0] [cxt 0] Pipeline 'egress': start
[23:18:44.271] [bmv2] [D] [thread 31553] [278.0] [cxt 0] Pipeline 'egress': end
[23:18:44.271] [bmv2] [D] [thread 31553] [278.0] [cxt 0] Deparser 'deparser': start
[23:18:44.271] [bmv2] [D] [thread 31553] [278.0] [cxt 0] Updating checksum 'cksum'
[23:18:44.271] [bmv2] [D] [thread 31553] [278.0] [cxt 0] Deparsing header 'ethernet'
[23:18:44.271] [bmv2] [D] [thread 31553] [278.0] [cxt 0] Deparsing header 'ipv4'
[23:18:44.271] [bmv2] [D] [thread 31553] [278.0] [cxt 0] Deparser 'deparser': end
[23:18:44.271] [bmv2] [D] [thread 31557] [278.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:44.793] [bmv2] [D] [thread 31552] [279.0] [cxt 0] Processing packet received on port 3
[23:18:44.793] [bmv2] [D] [thread 31552] [279.0] [cxt 0] Parser 'parser': start
[23:18:44.793] [bmv2] [D] [thread 31552] [279.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:44.793] [bmv2] [D] [thread 31552] [279.0] [cxt 0] Extracting header 'ethernet'
[23:18:44.793] [bmv2] [D] [thread 31552] [279.0] [cxt 0] Parser state 'start': key is 0800
[23:18:44.793] [bmv2] [T] [thread 31552] [279.0] [cxt 0] Bytes parsed: 14
[23:18:44.793] [bmv2] [D] [thread 31552] [279.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:44.793] [bmv2] [D] [thread 31552] [279.0] [cxt 0] Extracting header 'ipv4'
[23:18:44.793] [bmv2] [D] [thread 31552] [279.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:44.793] [bmv2] [T] [thread 31552] [279.0] [cxt 0] Bytes parsed: 34
[23:18:44.793] [bmv2] [D] [thread 31552] [279.0] [cxt 0] Parser 'parser': end
[23:18:44.793] [bmv2] [D] [thread 31552] [279.0] [cxt 0] Pipeline 'ingress': start
[23:18:44.793] [bmv2] [T] [thread 31552] [279.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:44.793] [bmv2] [T] [thread 31552] [279.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:44.793] [bmv2] [D] [thread 31552] [279.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:44.793] [bmv2] [D] [thread 31552] [279.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:44.793] [bmv2] [D] [thread 31552] [279.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:44.793] [bmv2] [D] [thread 31552] [279.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:44.793] [bmv2] [T] [thread 31552] [279.0] [cxt 0] Action MyIngress.read_port
[23:18:44.793] [bmv2] [T] [thread 31552] [279.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:44.794] [bmv2] [T] [thread 31552] [279.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:44.794] [bmv2] [T] [thread 31552] [279.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:44.794] [bmv2] [T] [thread 31552] [279.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:44.794] [bmv2] [T] [thread 31552] [279.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:44.794] [bmv2] [T] [thread 31552] [279.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:44.794] [bmv2] [T] [thread 31552] [279.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:44.794] [bmv2] [D] [thread 31552] [279.0] [cxt 0] Looking up key:

[23:18:44.794] [bmv2] [D] [thread 31552] [279.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:44.794] [bmv2] [D] [thread 31552] [279.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:44.794] [bmv2] [T] [thread 31552] [279.0] [cxt 0] Action fast_reroute126
[23:18:44.794] [bmv2] [T] [thread 31552] [279.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:44.794] [bmv2] [T] [thread 31552] [279.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:44.794] [bmv2] [D] [thread 31552] [279.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:44.794] [bmv2] [D] [thread 31552] [279.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:44.794] [bmv2] [D] [thread 31552] [279.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:44.794] [bmv2] [D] [thread 31552] [279.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:44.794] [bmv2] [T] [thread 31552] [279.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:44.794] [bmv2] [T] [thread 31552] [279.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:44.794] [bmv2] [T] [thread 31552] [279.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:44.794] [bmv2] [T] [thread 31552] [279.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:44.794] [bmv2] [T] [thread 31552] [279.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:44.794] [bmv2] [D] [thread 31552] [279.0] [cxt 0] Looking up key:

[23:18:44.794] [bmv2] [D] [thread 31552] [279.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:44.794] [bmv2] [D] [thread 31552] [279.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:44.794] [bmv2] [T] [thread 31552] [279.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:44.794] [bmv2] [T] [thread 31552] [279.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:44.794] [bmv2] [T] [thread 31552] [279.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:18:44.794] [bmv2] [T] [thread 31552] [279.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:44.794] [bmv2] [T] [thread 31552] [279.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:44.794] [bmv2] [T] [thread 31552] [279.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:18:44.794] [bmv2] [T] [thread 31552] [279.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:44.794] [bmv2] [T] [thread 31552] [279.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:18:44.794] [bmv2] [T] [thread 31552] [279.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:44.794] [bmv2] [D] [thread 31552] [279.0] [cxt 0] Pipeline 'ingress': end
[23:18:44.794] [bmv2] [D] [thread 31552] [279.0] [cxt 0] Egress port is 4
[23:18:44.794] [bmv2] [D] [thread 31553] [279.0] [cxt 0] Pipeline 'egress': start
[23:18:44.794] [bmv2] [D] [thread 31553] [279.0] [cxt 0] Pipeline 'egress': end
[23:18:44.794] [bmv2] [D] [thread 31553] [279.0] [cxt 0] Deparser 'deparser': start
[23:18:44.795] [bmv2] [D] [thread 31553] [279.0] [cxt 0] Updating checksum 'cksum'
[23:18:44.795] [bmv2] [D] [thread 31553] [279.0] [cxt 0] Deparsing header 'ethernet'
[23:18:44.795] [bmv2] [D] [thread 31553] [279.0] [cxt 0] Deparsing header 'ipv4'
[23:18:44.795] [bmv2] [D] [thread 31553] [279.0] [cxt 0] Deparser 'deparser': end
[23:18:44.795] [bmv2] [D] [thread 31557] [279.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:45.868] [bmv2] [D] [thread 31552] [280.0] [cxt 0] Processing packet received on port 3
[23:18:45.868] [bmv2] [D] [thread 31552] [280.0] [cxt 0] Parser 'parser': start
[23:18:45.868] [bmv2] [D] [thread 31552] [280.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:45.868] [bmv2] [D] [thread 31552] [280.0] [cxt 0] Extracting header 'ethernet'
[23:18:45.868] [bmv2] [D] [thread 31552] [280.0] [cxt 0] Parser state 'start': key is 0800
[23:18:45.869] [bmv2] [T] [thread 31552] [280.0] [cxt 0] Bytes parsed: 14
[23:18:45.869] [bmv2] [D] [thread 31552] [280.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:45.869] [bmv2] [D] [thread 31552] [280.0] [cxt 0] Extracting header 'ipv4'
[23:18:45.869] [bmv2] [D] [thread 31552] [280.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:45.869] [bmv2] [T] [thread 31552] [280.0] [cxt 0] Bytes parsed: 34
[23:18:45.869] [bmv2] [D] [thread 31552] [280.0] [cxt 0] Parser 'parser': end
[23:18:45.869] [bmv2] [D] [thread 31552] [280.0] [cxt 0] Pipeline 'ingress': start
[23:18:45.869] [bmv2] [T] [thread 31552] [280.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:45.869] [bmv2] [T] [thread 31552] [280.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:45.869] [bmv2] [D] [thread 31552] [280.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:45.869] [bmv2] [D] [thread 31552] [280.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:45.869] [bmv2] [D] [thread 31552] [280.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:45.869] [bmv2] [D] [thread 31552] [280.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:45.869] [bmv2] [T] [thread 31552] [280.0] [cxt 0] Action MyIngress.read_port
[23:18:45.869] [bmv2] [T] [thread 31552] [280.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:45.869] [bmv2] [T] [thread 31552] [280.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:45.869] [bmv2] [T] [thread 31552] [280.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:45.869] [bmv2] [T] [thread 31552] [280.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:45.869] [bmv2] [T] [thread 31552] [280.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:45.869] [bmv2] [T] [thread 31552] [280.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:45.869] [bmv2] [T] [thread 31552] [280.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:45.869] [bmv2] [D] [thread 31552] [280.0] [cxt 0] Looking up key:

[23:18:45.869] [bmv2] [D] [thread 31552] [280.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:45.869] [bmv2] [D] [thread 31552] [280.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:45.869] [bmv2] [T] [thread 31552] [280.0] [cxt 0] Action fast_reroute126
[23:18:45.869] [bmv2] [T] [thread 31552] [280.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:45.869] [bmv2] [T] [thread 31552] [280.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:45.869] [bmv2] [D] [thread 31552] [280.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:45.869] [bmv2] [D] [thread 31552] [280.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:45.869] [bmv2] [D] [thread 31552] [280.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:45.869] [bmv2] [D] [thread 31552] [280.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:45.869] [bmv2] [T] [thread 31552] [280.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:45.869] [bmv2] [T] [thread 31552] [280.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:45.869] [bmv2] [T] [thread 31552] [280.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:45.869] [bmv2] [T] [thread 31552] [280.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:45.869] [bmv2] [T] [thread 31552] [280.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:45.869] [bmv2] [D] [thread 31552] [280.0] [cxt 0] Looking up key:

[23:18:45.869] [bmv2] [D] [thread 31552] [280.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:45.869] [bmv2] [D] [thread 31552] [280.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:45.869] [bmv2] [T] [thread 31552] [280.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:45.870] [bmv2] [T] [thread 31552] [280.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:45.870] [bmv2] [T] [thread 31552] [280.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:18:45.870] [bmv2] [T] [thread 31552] [280.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:45.870] [bmv2] [T] [thread 31552] [280.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:45.870] [bmv2] [T] [thread 31552] [280.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:18:45.870] [bmv2] [T] [thread 31552] [280.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:45.870] [bmv2] [T] [thread 31552] [280.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:18:45.870] [bmv2] [T] [thread 31552] [280.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:45.870] [bmv2] [D] [thread 31552] [280.0] [cxt 0] Pipeline 'ingress': end
[23:18:45.870] [bmv2] [D] [thread 31552] [280.0] [cxt 0] Egress port is 4
[23:18:45.870] [bmv2] [D] [thread 31553] [280.0] [cxt 0] Pipeline 'egress': start
[23:18:45.870] [bmv2] [D] [thread 31553] [280.0] [cxt 0] Pipeline 'egress': end
[23:18:45.870] [bmv2] [D] [thread 31553] [280.0] [cxt 0] Deparser 'deparser': start
[23:18:45.870] [bmv2] [D] [thread 31553] [280.0] [cxt 0] Updating checksum 'cksum'
[23:18:45.870] [bmv2] [D] [thread 31553] [280.0] [cxt 0] Deparsing header 'ethernet'
[23:18:45.870] [bmv2] [D] [thread 31553] [280.0] [cxt 0] Deparsing header 'ipv4'
[23:18:45.870] [bmv2] [D] [thread 31553] [280.0] [cxt 0] Deparser 'deparser': end
[23:18:45.870] [bmv2] [D] [thread 31557] [280.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:46.943] [bmv2] [D] [thread 31552] [281.0] [cxt 0] Processing packet received on port 3
[23:18:46.943] [bmv2] [D] [thread 31552] [281.0] [cxt 0] Parser 'parser': start
[23:18:46.943] [bmv2] [D] [thread 31552] [281.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:46.943] [bmv2] [D] [thread 31552] [281.0] [cxt 0] Extracting header 'ethernet'
[23:18:46.943] [bmv2] [D] [thread 31552] [281.0] [cxt 0] Parser state 'start': key is 0800
[23:18:46.943] [bmv2] [T] [thread 31552] [281.0] [cxt 0] Bytes parsed: 14
[23:18:46.943] [bmv2] [D] [thread 31552] [281.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:46.943] [bmv2] [D] [thread 31552] [281.0] [cxt 0] Extracting header 'ipv4'
[23:18:46.943] [bmv2] [D] [thread 31552] [281.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:46.943] [bmv2] [T] [thread 31552] [281.0] [cxt 0] Bytes parsed: 34
[23:18:46.943] [bmv2] [D] [thread 31552] [281.0] [cxt 0] Parser 'parser': end
[23:18:46.943] [bmv2] [D] [thread 31552] [281.0] [cxt 0] Pipeline 'ingress': start
[23:18:46.943] [bmv2] [T] [thread 31552] [281.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:46.943] [bmv2] [T] [thread 31552] [281.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:46.943] [bmv2] [D] [thread 31552] [281.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:46.944] [bmv2] [D] [thread 31552] [281.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:46.944] [bmv2] [D] [thread 31552] [281.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:46.944] [bmv2] [D] [thread 31552] [281.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:46.944] [bmv2] [T] [thread 31552] [281.0] [cxt 0] Action MyIngress.read_port
[23:18:46.944] [bmv2] [T] [thread 31552] [281.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:46.944] [bmv2] [T] [thread 31552] [281.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:46.944] [bmv2] [T] [thread 31552] [281.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:46.944] [bmv2] [T] [thread 31552] [281.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:46.944] [bmv2] [T] [thread 31552] [281.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:46.944] [bmv2] [T] [thread 31552] [281.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:46.944] [bmv2] [T] [thread 31552] [281.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:46.944] [bmv2] [D] [thread 31552] [281.0] [cxt 0] Looking up key:

[23:18:46.944] [bmv2] [D] [thread 31552] [281.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:46.944] [bmv2] [D] [thread 31552] [281.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:46.944] [bmv2] [T] [thread 31552] [281.0] [cxt 0] Action fast_reroute126
[23:18:46.944] [bmv2] [T] [thread 31552] [281.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:46.944] [bmv2] [T] [thread 31552] [281.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:46.944] [bmv2] [D] [thread 31552] [281.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:46.944] [bmv2] [D] [thread 31552] [281.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:46.944] [bmv2] [D] [thread 31552] [281.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:46.944] [bmv2] [D] [thread 31552] [281.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:46.944] [bmv2] [T] [thread 31552] [281.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:46.944] [bmv2] [T] [thread 31552] [281.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:46.944] [bmv2] [T] [thread 31552] [281.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:46.944] [bmv2] [T] [thread 31552] [281.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:46.944] [bmv2] [T] [thread 31552] [281.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:46.944] [bmv2] [D] [thread 31552] [281.0] [cxt 0] Looking up key:

[23:18:46.944] [bmv2] [D] [thread 31552] [281.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:46.944] [bmv2] [D] [thread 31552] [281.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:46.944] [bmv2] [T] [thread 31552] [281.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:46.944] [bmv2] [T] [thread 31552] [281.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:46.944] [bmv2] [T] [thread 31552] [281.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:18:46.944] [bmv2] [T] [thread 31552] [281.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:46.944] [bmv2] [T] [thread 31552] [281.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:46.944] [bmv2] [T] [thread 31552] [281.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:18:46.944] [bmv2] [T] [thread 31552] [281.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:46.944] [bmv2] [T] [thread 31552] [281.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:18:46.944] [bmv2] [T] [thread 31552] [281.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:46.944] [bmv2] [D] [thread 31552] [281.0] [cxt 0] Pipeline 'ingress': end
[23:18:46.944] [bmv2] [D] [thread 31552] [281.0] [cxt 0] Egress port is 4
[23:18:46.944] [bmv2] [D] [thread 31553] [281.0] [cxt 0] Pipeline 'egress': start
[23:18:46.944] [bmv2] [D] [thread 31553] [281.0] [cxt 0] Pipeline 'egress': end
[23:18:46.945] [bmv2] [D] [thread 31553] [281.0] [cxt 0] Deparser 'deparser': start
[23:18:46.945] [bmv2] [D] [thread 31553] [281.0] [cxt 0] Updating checksum 'cksum'
[23:18:46.945] [bmv2] [D] [thread 31553] [281.0] [cxt 0] Deparsing header 'ethernet'
[23:18:46.945] [bmv2] [D] [thread 31553] [281.0] [cxt 0] Deparsing header 'ipv4'
[23:18:46.945] [bmv2] [D] [thread 31553] [281.0] [cxt 0] Deparser 'deparser': end
[23:18:46.945] [bmv2] [D] [thread 31557] [281.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:46.953] [bmv2] [D] [thread 31552] [282.0] [cxt 0] Processing packet received on port 3
[23:18:46.953] [bmv2] [D] [thread 31552] [282.0] [cxt 0] Parser 'parser': start
[23:18:46.953] [bmv2] [D] [thread 31552] [282.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:46.953] [bmv2] [D] [thread 31552] [282.0] [cxt 0] Extracting header 'ethernet'
[23:18:46.953] [bmv2] [D] [thread 31552] [282.0] [cxt 0] Parser state 'start': key is 0800
[23:18:46.953] [bmv2] [T] [thread 31552] [282.0] [cxt 0] Bytes parsed: 14
[23:18:46.953] [bmv2] [D] [thread 31552] [282.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:46.953] [bmv2] [D] [thread 31552] [282.0] [cxt 0] Extracting header 'ipv4'
[23:18:46.953] [bmv2] [D] [thread 31552] [282.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:46.953] [bmv2] [T] [thread 31552] [282.0] [cxt 0] Bytes parsed: 34
[23:18:46.953] [bmv2] [D] [thread 31552] [282.0] [cxt 0] Parser 'parser': end
[23:18:46.953] [bmv2] [D] [thread 31552] [282.0] [cxt 0] Pipeline 'ingress': start
[23:18:46.953] [bmv2] [T] [thread 31552] [282.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:46.953] [bmv2] [T] [thread 31552] [282.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:46.953] [bmv2] [D] [thread 31552] [282.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:46.953] [bmv2] [D] [thread 31552] [282.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:46.953] [bmv2] [D] [thread 31552] [282.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:46.953] [bmv2] [D] [thread 31552] [282.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:46.953] [bmv2] [T] [thread 31552] [282.0] [cxt 0] Action MyIngress.read_port
[23:18:46.953] [bmv2] [T] [thread 31552] [282.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:46.953] [bmv2] [T] [thread 31552] [282.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:46.953] [bmv2] [T] [thread 31552] [282.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:46.953] [bmv2] [T] [thread 31552] [282.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:46.953] [bmv2] [T] [thread 31552] [282.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:46.953] [bmv2] [T] [thread 31552] [282.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:46.953] [bmv2] [T] [thread 31552] [282.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:46.953] [bmv2] [D] [thread 31552] [282.0] [cxt 0] Looking up key:

[23:18:46.953] [bmv2] [D] [thread 31552] [282.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:46.953] [bmv2] [D] [thread 31552] [282.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:46.953] [bmv2] [T] [thread 31552] [282.0] [cxt 0] Action fast_reroute126
[23:18:46.953] [bmv2] [T] [thread 31552] [282.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:46.953] [bmv2] [T] [thread 31552] [282.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:46.953] [bmv2] [D] [thread 31552] [282.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:46.953] [bmv2] [D] [thread 31552] [282.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:46.953] [bmv2] [D] [thread 31552] [282.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:46.953] [bmv2] [D] [thread 31552] [282.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:46.953] [bmv2] [T] [thread 31552] [282.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:46.953] [bmv2] [T] [thread 31552] [282.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:46.953] [bmv2] [T] [thread 31552] [282.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:46.953] [bmv2] [T] [thread 31552] [282.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:46.953] [bmv2] [T] [thread 31552] [282.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:46.953] [bmv2] [D] [thread 31552] [282.0] [cxt 0] Looking up key:

[23:18:46.953] [bmv2] [D] [thread 31552] [282.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:46.953] [bmv2] [D] [thread 31552] [282.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:46.953] [bmv2] [T] [thread 31552] [282.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:46.953] [bmv2] [T] [thread 31552] [282.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:46.953] [bmv2] [T] [thread 31552] [282.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:18:46.953] [bmv2] [T] [thread 31552] [282.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:46.953] [bmv2] [T] [thread 31552] [282.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:46.953] [bmv2] [T] [thread 31552] [282.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:18:46.953] [bmv2] [T] [thread 31552] [282.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:46.953] [bmv2] [T] [thread 31552] [282.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:18:46.953] [bmv2] [T] [thread 31552] [282.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:18:46.953] [bmv2] [T] [thread 31552] [282.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:18:46.953] [bmv2] [D] [thread 31552] [282.0] [cxt 0] Looking up key:

[23:18:46.953] [bmv2] [D] [thread 31552] [282.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:18:46.953] [bmv2] [D] [thread 31552] [282.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:18:46.953] [bmv2] [T] [thread 31552] [282.0] [cxt 0] Action MyIngress.read_depot_port
[23:18:46.953] [bmv2] [T] [thread 31552] [282.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:18:46.953] [bmv2] [T] [thread 31552] [282.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:18:46.953] [bmv2] [T] [thread 31552] [282.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:18:46.953] [bmv2] [D] [thread 31552] [282.0] [cxt 0] Looking up key:

[23:18:46.953] [bmv2] [D] [thread 31552] [282.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:18:46.953] [bmv2] [D] [thread 31552] [282.0] [cxt 0] Action entry is fast_reroute133 - 
[23:18:46.953] [bmv2] [T] [thread 31552] [282.0] [cxt 0] Action fast_reroute133
[23:18:46.953] [bmv2] [T] [thread 31552] [282.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:18:46.953] [bmv2] [T] [thread 31552] [282.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:18:46.953] [bmv2] [D] [thread 31552] [282.0] [cxt 0] Looking up key:

[23:18:46.953] [bmv2] [D] [thread 31552] [282.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:18:46.953] [bmv2] [D] [thread 31552] [282.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:18:46.953] [bmv2] [T] [thread 31552] [282.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:18:46.953] [bmv2] [T] [thread 31552] [282.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:18:46.953] [bmv2] [T] [thread 31552] [282.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:18:46.953] [bmv2] [D] [thread 31552] [282.0] [cxt 0] Pipeline 'ingress': end
[23:18:46.953] [bmv2] [D] [thread 31552] [282.0] [cxt 0] Egress port is 0
[23:18:46.953] [bmv2] [D] [thread 31553] [282.0] [cxt 0] Pipeline 'egress': start
[23:18:46.953] [bmv2] [D] [thread 31553] [282.0] [cxt 0] Pipeline 'egress': end
[23:18:46.953] [bmv2] [D] [thread 31553] [282.0] [cxt 0] Deparser 'deparser': start
[23:18:46.953] [bmv2] [D] [thread 31553] [282.0] [cxt 0] Updating checksum 'cksum'
[23:18:46.953] [bmv2] [D] [thread 31553] [282.0] [cxt 0] Deparsing header 'ethernet'
[23:18:46.953] [bmv2] [D] [thread 31553] [282.0] [cxt 0] Deparsing header 'ipv4'
[23:18:46.953] [bmv2] [D] [thread 31553] [282.0] [cxt 0] Deparser 'deparser': end
[23:18:46.953] [bmv2] [D] [thread 31557] [282.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:18:48.020] [bmv2] [D] [thread 31552] [283.0] [cxt 0] Processing packet received on port 3
[23:18:48.020] [bmv2] [D] [thread 31552] [283.0] [cxt 0] Parser 'parser': start
[23:18:48.020] [bmv2] [D] [thread 31552] [283.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:48.020] [bmv2] [D] [thread 31552] [283.0] [cxt 0] Extracting header 'ethernet'
[23:18:48.020] [bmv2] [D] [thread 31552] [283.0] [cxt 0] Parser state 'start': key is 0800
[23:18:48.020] [bmv2] [T] [thread 31552] [283.0] [cxt 0] Bytes parsed: 14
[23:18:48.020] [bmv2] [D] [thread 31552] [283.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:48.020] [bmv2] [D] [thread 31552] [283.0] [cxt 0] Extracting header 'ipv4'
[23:18:48.020] [bmv2] [D] [thread 31552] [283.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:48.020] [bmv2] [T] [thread 31552] [283.0] [cxt 0] Bytes parsed: 34
[23:18:48.020] [bmv2] [D] [thread 31552] [283.0] [cxt 0] Parser 'parser': end
[23:18:48.020] [bmv2] [D] [thread 31552] [283.0] [cxt 0] Pipeline 'ingress': start
[23:18:48.020] [bmv2] [T] [thread 31552] [283.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:48.020] [bmv2] [T] [thread 31552] [283.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:48.020] [bmv2] [D] [thread 31552] [283.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:48.020] [bmv2] [D] [thread 31552] [283.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:48.020] [bmv2] [D] [thread 31552] [283.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:48.020] [bmv2] [D] [thread 31552] [283.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:48.020] [bmv2] [T] [thread 31552] [283.0] [cxt 0] Action MyIngress.read_port
[23:18:48.020] [bmv2] [T] [thread 31552] [283.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:48.020] [bmv2] [T] [thread 31552] [283.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:48.020] [bmv2] [T] [thread 31552] [283.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:48.020] [bmv2] [T] [thread 31552] [283.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:48.020] [bmv2] [T] [thread 31552] [283.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:48.020] [bmv2] [T] [thread 31552] [283.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:48.020] [bmv2] [T] [thread 31552] [283.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:48.020] [bmv2] [D] [thread 31552] [283.0] [cxt 0] Looking up key:

[23:18:48.020] [bmv2] [D] [thread 31552] [283.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:48.021] [bmv2] [D] [thread 31552] [283.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:48.021] [bmv2] [T] [thread 31552] [283.0] [cxt 0] Action fast_reroute126
[23:18:48.021] [bmv2] [T] [thread 31552] [283.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:48.021] [bmv2] [T] [thread 31552] [283.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:48.021] [bmv2] [D] [thread 31552] [283.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:48.021] [bmv2] [D] [thread 31552] [283.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:48.021] [bmv2] [D] [thread 31552] [283.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:48.021] [bmv2] [D] [thread 31552] [283.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:48.021] [bmv2] [T] [thread 31552] [283.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:48.021] [bmv2] [T] [thread 31552] [283.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:48.021] [bmv2] [T] [thread 31552] [283.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:48.021] [bmv2] [T] [thread 31552] [283.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:48.021] [bmv2] [T] [thread 31552] [283.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:48.021] [bmv2] [D] [thread 31552] [283.0] [cxt 0] Looking up key:

[23:18:48.021] [bmv2] [D] [thread 31552] [283.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:48.021] [bmv2] [D] [thread 31552] [283.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:48.021] [bmv2] [T] [thread 31552] [283.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:48.021] [bmv2] [T] [thread 31552] [283.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:48.021] [bmv2] [T] [thread 31552] [283.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:18:48.021] [bmv2] [T] [thread 31552] [283.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:48.021] [bmv2] [T] [thread 31552] [283.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:48.021] [bmv2] [T] [thread 31552] [283.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:18:48.021] [bmv2] [T] [thread 31552] [283.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:48.021] [bmv2] [T] [thread 31552] [283.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:18:48.021] [bmv2] [T] [thread 31552] [283.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:48.021] [bmv2] [D] [thread 31552] [283.0] [cxt 0] Pipeline 'ingress': end
[23:18:48.021] [bmv2] [D] [thread 31552] [283.0] [cxt 0] Egress port is 4
[23:18:48.021] [bmv2] [D] [thread 31553] [283.0] [cxt 0] Pipeline 'egress': start
[23:18:48.021] [bmv2] [D] [thread 31553] [283.0] [cxt 0] Pipeline 'egress': end
[23:18:48.021] [bmv2] [D] [thread 31553] [283.0] [cxt 0] Deparser 'deparser': start
[23:18:48.021] [bmv2] [D] [thread 31553] [283.0] [cxt 0] Updating checksum 'cksum'
[23:18:48.021] [bmv2] [D] [thread 31553] [283.0] [cxt 0] Deparsing header 'ethernet'
[23:18:48.021] [bmv2] [D] [thread 31553] [283.0] [cxt 0] Deparsing header 'ipv4'
[23:18:48.021] [bmv2] [D] [thread 31553] [283.0] [cxt 0] Deparser 'deparser': end
[23:18:48.021] [bmv2] [D] [thread 31557] [283.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:48.554] [bmv2] [D] [thread 31552] [284.0] [cxt 0] Processing packet received on port 3
[23:18:48.554] [bmv2] [D] [thread 31552] [284.0] [cxt 0] Parser 'parser': start
[23:18:48.554] [bmv2] [D] [thread 31552] [284.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:48.554] [bmv2] [D] [thread 31552] [284.0] [cxt 0] Extracting header 'ethernet'
[23:18:48.554] [bmv2] [D] [thread 31552] [284.0] [cxt 0] Parser state 'start': key is 0800
[23:18:48.554] [bmv2] [T] [thread 31552] [284.0] [cxt 0] Bytes parsed: 14
[23:18:48.554] [bmv2] [D] [thread 31552] [284.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:48.554] [bmv2] [D] [thread 31552] [284.0] [cxt 0] Extracting header 'ipv4'
[23:18:48.554] [bmv2] [D] [thread 31552] [284.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:48.554] [bmv2] [T] [thread 31552] [284.0] [cxt 0] Bytes parsed: 34
[23:18:48.554] [bmv2] [D] [thread 31552] [284.0] [cxt 0] Parser 'parser': end
[23:18:48.554] [bmv2] [D] [thread 31552] [284.0] [cxt 0] Pipeline 'ingress': start
[23:18:48.554] [bmv2] [T] [thread 31552] [284.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:48.554] [bmv2] [T] [thread 31552] [284.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:48.554] [bmv2] [D] [thread 31552] [284.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:48.554] [bmv2] [D] [thread 31552] [284.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:48.554] [bmv2] [D] [thread 31552] [284.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:48.554] [bmv2] [D] [thread 31552] [284.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:48.554] [bmv2] [T] [thread 31552] [284.0] [cxt 0] Action MyIngress.read_port
[23:18:48.554] [bmv2] [T] [thread 31552] [284.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:48.554] [bmv2] [T] [thread 31552] [284.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:48.554] [bmv2] [T] [thread 31552] [284.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:48.554] [bmv2] [T] [thread 31552] [284.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:48.554] [bmv2] [T] [thread 31552] [284.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:48.554] [bmv2] [T] [thread 31552] [284.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:48.554] [bmv2] [T] [thread 31552] [284.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:48.554] [bmv2] [D] [thread 31552] [284.0] [cxt 0] Looking up key:

[23:18:48.554] [bmv2] [D] [thread 31552] [284.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:48.554] [bmv2] [D] [thread 31552] [284.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:48.554] [bmv2] [T] [thread 31552] [284.0] [cxt 0] Action fast_reroute126
[23:18:48.554] [bmv2] [T] [thread 31552] [284.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:48.554] [bmv2] [T] [thread 31552] [284.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:48.554] [bmv2] [D] [thread 31552] [284.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:48.554] [bmv2] [D] [thread 31552] [284.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:48.554] [bmv2] [D] [thread 31552] [284.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:48.554] [bmv2] [D] [thread 31552] [284.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:48.554] [bmv2] [T] [thread 31552] [284.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:48.554] [bmv2] [T] [thread 31552] [284.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:48.554] [bmv2] [T] [thread 31552] [284.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:48.554] [bmv2] [T] [thread 31552] [284.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:48.554] [bmv2] [T] [thread 31552] [284.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:48.554] [bmv2] [D] [thread 31552] [284.0] [cxt 0] Looking up key:

[23:18:48.554] [bmv2] [D] [thread 31552] [284.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:48.554] [bmv2] [D] [thread 31552] [284.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:48.554] [bmv2] [T] [thread 31552] [284.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:48.554] [bmv2] [T] [thread 31552] [284.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:48.554] [bmv2] [T] [thread 31552] [284.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:18:48.554] [bmv2] [T] [thread 31552] [284.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:48.554] [bmv2] [T] [thread 31552] [284.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:48.554] [bmv2] [T] [thread 31552] [284.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:18:48.554] [bmv2] [T] [thread 31552] [284.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:48.554] [bmv2] [T] [thread 31552] [284.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:18:48.554] [bmv2] [T] [thread 31552] [284.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:48.554] [bmv2] [D] [thread 31552] [284.0] [cxt 0] Pipeline 'ingress': end
[23:18:48.554] [bmv2] [D] [thread 31552] [284.0] [cxt 0] Egress port is 4
[23:18:48.554] [bmv2] [D] [thread 31553] [284.0] [cxt 0] Pipeline 'egress': start
[23:18:48.554] [bmv2] [D] [thread 31553] [284.0] [cxt 0] Pipeline 'egress': end
[23:18:48.554] [bmv2] [D] [thread 31553] [284.0] [cxt 0] Deparser 'deparser': start
[23:18:48.554] [bmv2] [D] [thread 31553] [284.0] [cxt 0] Updating checksum 'cksum'
[23:18:48.554] [bmv2] [D] [thread 31553] [284.0] [cxt 0] Deparsing header 'ethernet'
[23:18:48.554] [bmv2] [D] [thread 31553] [284.0] [cxt 0] Deparsing header 'ipv4'
[23:18:48.555] [bmv2] [D] [thread 31553] [284.0] [cxt 0] Deparser 'deparser': end
[23:18:48.555] [bmv2] [D] [thread 31557] [284.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:49.092] [bmv2] [D] [thread 31552] [285.0] [cxt 0] Processing packet received on port 3
[23:18:49.092] [bmv2] [D] [thread 31552] [285.0] [cxt 0] Parser 'parser': start
[23:18:49.092] [bmv2] [D] [thread 31552] [285.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:49.092] [bmv2] [D] [thread 31552] [285.0] [cxt 0] Extracting header 'ethernet'
[23:18:49.092] [bmv2] [D] [thread 31552] [285.0] [cxt 0] Parser state 'start': key is 0800
[23:18:49.092] [bmv2] [T] [thread 31552] [285.0] [cxt 0] Bytes parsed: 14
[23:18:49.092] [bmv2] [D] [thread 31552] [285.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:49.092] [bmv2] [D] [thread 31552] [285.0] [cxt 0] Extracting header 'ipv4'
[23:18:49.092] [bmv2] [D] [thread 31552] [285.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:49.092] [bmv2] [T] [thread 31552] [285.0] [cxt 0] Bytes parsed: 34
[23:18:49.092] [bmv2] [D] [thread 31552] [285.0] [cxt 0] Parser 'parser': end
[23:18:49.092] [bmv2] [D] [thread 31552] [285.0] [cxt 0] Pipeline 'ingress': start
[23:18:49.092] [bmv2] [T] [thread 31552] [285.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:49.092] [bmv2] [T] [thread 31552] [285.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:49.092] [bmv2] [D] [thread 31552] [285.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:49.092] [bmv2] [D] [thread 31552] [285.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:49.092] [bmv2] [D] [thread 31552] [285.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:49.093] [bmv2] [D] [thread 31552] [285.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:49.093] [bmv2] [T] [thread 31552] [285.0] [cxt 0] Action MyIngress.read_port
[23:18:49.093] [bmv2] [T] [thread 31552] [285.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:49.093] [bmv2] [T] [thread 31552] [285.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:49.093] [bmv2] [T] [thread 31552] [285.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:49.093] [bmv2] [T] [thread 31552] [285.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:49.093] [bmv2] [T] [thread 31552] [285.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:49.093] [bmv2] [T] [thread 31552] [285.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:49.093] [bmv2] [T] [thread 31552] [285.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:49.093] [bmv2] [D] [thread 31552] [285.0] [cxt 0] Looking up key:

[23:18:49.093] [bmv2] [D] [thread 31552] [285.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:49.093] [bmv2] [D] [thread 31552] [285.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:49.093] [bmv2] [T] [thread 31552] [285.0] [cxt 0] Action fast_reroute126
[23:18:49.093] [bmv2] [T] [thread 31552] [285.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:49.093] [bmv2] [T] [thread 31552] [285.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:49.093] [bmv2] [D] [thread 31552] [285.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:49.093] [bmv2] [D] [thread 31552] [285.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:49.093] [bmv2] [D] [thread 31552] [285.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:49.093] [bmv2] [D] [thread 31552] [285.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:49.093] [bmv2] [T] [thread 31552] [285.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:49.093] [bmv2] [T] [thread 31552] [285.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:49.093] [bmv2] [T] [thread 31552] [285.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:49.093] [bmv2] [T] [thread 31552] [285.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:49.093] [bmv2] [T] [thread 31552] [285.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:49.093] [bmv2] [D] [thread 31552] [285.0] [cxt 0] Looking up key:

[23:18:49.093] [bmv2] [D] [thread 31552] [285.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:49.093] [bmv2] [D] [thread 31552] [285.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:49.093] [bmv2] [T] [thread 31552] [285.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:49.093] [bmv2] [T] [thread 31552] [285.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:49.093] [bmv2] [T] [thread 31552] [285.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:18:49.093] [bmv2] [T] [thread 31552] [285.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:49.093] [bmv2] [T] [thread 31552] [285.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:49.093] [bmv2] [T] [thread 31552] [285.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:18:49.093] [bmv2] [T] [thread 31552] [285.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:49.093] [bmv2] [T] [thread 31552] [285.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:18:49.093] [bmv2] [T] [thread 31552] [285.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:49.093] [bmv2] [D] [thread 31552] [285.0] [cxt 0] Pipeline 'ingress': end
[23:18:49.093] [bmv2] [D] [thread 31552] [285.0] [cxt 0] Egress port is 4
[23:18:49.093] [bmv2] [D] [thread 31553] [285.0] [cxt 0] Pipeline 'egress': start
[23:18:49.094] [bmv2] [D] [thread 31553] [285.0] [cxt 0] Pipeline 'egress': end
[23:18:49.094] [bmv2] [D] [thread 31553] [285.0] [cxt 0] Deparser 'deparser': start
[23:18:49.094] [bmv2] [D] [thread 31553] [285.0] [cxt 0] Updating checksum 'cksum'
[23:18:49.094] [bmv2] [D] [thread 31553] [285.0] [cxt 0] Deparsing header 'ethernet'
[23:18:49.094] [bmv2] [D] [thread 31553] [285.0] [cxt 0] Deparsing header 'ipv4'
[23:18:49.094] [bmv2] [D] [thread 31553] [285.0] [cxt 0] Deparser 'deparser': end
[23:18:49.094] [bmv2] [D] [thread 31557] [285.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:50.700] [bmv2] [D] [thread 31552] [286.0] [cxt 0] Processing packet received on port 3
[23:18:50.700] [bmv2] [D] [thread 31552] [286.0] [cxt 0] Parser 'parser': start
[23:18:50.700] [bmv2] [D] [thread 31552] [286.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:50.700] [bmv2] [D] [thread 31552] [286.0] [cxt 0] Extracting header 'ethernet'
[23:18:50.700] [bmv2] [D] [thread 31552] [286.0] [cxt 0] Parser state 'start': key is 0800
[23:18:50.700] [bmv2] [T] [thread 31552] [286.0] [cxt 0] Bytes parsed: 14
[23:18:50.700] [bmv2] [D] [thread 31552] [286.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:50.700] [bmv2] [D] [thread 31552] [286.0] [cxt 0] Extracting header 'ipv4'
[23:18:50.700] [bmv2] [D] [thread 31552] [286.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:50.700] [bmv2] [T] [thread 31552] [286.0] [cxt 0] Bytes parsed: 34
[23:18:50.700] [bmv2] [D] [thread 31552] [286.0] [cxt 0] Parser 'parser': end
[23:18:50.700] [bmv2] [D] [thread 31552] [286.0] [cxt 0] Pipeline 'ingress': start
[23:18:50.700] [bmv2] [T] [thread 31552] [286.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:50.700] [bmv2] [T] [thread 31552] [286.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:50.700] [bmv2] [D] [thread 31552] [286.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:50.700] [bmv2] [D] [thread 31552] [286.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:50.700] [bmv2] [D] [thread 31552] [286.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:50.700] [bmv2] [D] [thread 31552] [286.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:50.700] [bmv2] [T] [thread 31552] [286.0] [cxt 0] Action MyIngress.read_port
[23:18:50.700] [bmv2] [T] [thread 31552] [286.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:50.700] [bmv2] [T] [thread 31552] [286.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:50.700] [bmv2] [T] [thread 31552] [286.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:50.701] [bmv2] [T] [thread 31552] [286.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:50.701] [bmv2] [T] [thread 31552] [286.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:50.701] [bmv2] [T] [thread 31552] [286.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:50.701] [bmv2] [T] [thread 31552] [286.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:50.701] [bmv2] [D] [thread 31552] [286.0] [cxt 0] Looking up key:

[23:18:50.701] [bmv2] [D] [thread 31552] [286.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:50.701] [bmv2] [D] [thread 31552] [286.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:50.701] [bmv2] [T] [thread 31552] [286.0] [cxt 0] Action fast_reroute126
[23:18:50.701] [bmv2] [T] [thread 31552] [286.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:50.701] [bmv2] [T] [thread 31552] [286.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:50.701] [bmv2] [D] [thread 31552] [286.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:50.701] [bmv2] [D] [thread 31552] [286.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:50.701] [bmv2] [D] [thread 31552] [286.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:50.701] [bmv2] [D] [thread 31552] [286.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:50.701] [bmv2] [T] [thread 31552] [286.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:50.701] [bmv2] [T] [thread 31552] [286.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:50.701] [bmv2] [T] [thread 31552] [286.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:50.701] [bmv2] [T] [thread 31552] [286.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:50.701] [bmv2] [T] [thread 31552] [286.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:50.701] [bmv2] [D] [thread 31552] [286.0] [cxt 0] Looking up key:

[23:18:50.701] [bmv2] [D] [thread 31552] [286.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:50.701] [bmv2] [D] [thread 31552] [286.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:50.701] [bmv2] [T] [thread 31552] [286.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:50.701] [bmv2] [T] [thread 31552] [286.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:50.701] [bmv2] [T] [thread 31552] [286.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:18:50.701] [bmv2] [T] [thread 31552] [286.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:50.701] [bmv2] [T] [thread 31552] [286.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:50.702] [bmv2] [T] [thread 31552] [286.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:18:50.702] [bmv2] [T] [thread 31552] [286.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:50.702] [bmv2] [T] [thread 31552] [286.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:18:50.702] [bmv2] [T] [thread 31552] [286.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:50.702] [bmv2] [D] [thread 31552] [286.0] [cxt 0] Pipeline 'ingress': end
[23:18:50.702] [bmv2] [D] [thread 31552] [286.0] [cxt 0] Egress port is 4
[23:18:50.702] [bmv2] [D] [thread 31553] [286.0] [cxt 0] Pipeline 'egress': start
[23:18:50.702] [bmv2] [D] [thread 31553] [286.0] [cxt 0] Pipeline 'egress': end
[23:18:50.702] [bmv2] [D] [thread 31553] [286.0] [cxt 0] Deparser 'deparser': start
[23:18:50.702] [bmv2] [D] [thread 31553] [286.0] [cxt 0] Updating checksum 'cksum'
[23:18:50.702] [bmv2] [D] [thread 31553] [286.0] [cxt 0] Deparsing header 'ethernet'
[23:18:50.702] [bmv2] [D] [thread 31553] [286.0] [cxt 0] Deparsing header 'ipv4'
[23:18:50.702] [bmv2] [D] [thread 31553] [286.0] [cxt 0] Deparser 'deparser': end
[23:18:50.702] [bmv2] [D] [thread 31557] [286.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:51.236] [bmv2] [D] [thread 31552] [287.0] [cxt 0] Processing packet received on port 3
[23:18:51.236] [bmv2] [D] [thread 31552] [287.0] [cxt 0] Parser 'parser': start
[23:18:51.236] [bmv2] [D] [thread 31552] [287.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:51.236] [bmv2] [D] [thread 31552] [287.0] [cxt 0] Extracting header 'ethernet'
[23:18:51.236] [bmv2] [D] [thread 31552] [287.0] [cxt 0] Parser state 'start': key is 0800
[23:18:51.236] [bmv2] [T] [thread 31552] [287.0] [cxt 0] Bytes parsed: 14
[23:18:51.236] [bmv2] [D] [thread 31552] [287.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:51.236] [bmv2] [D] [thread 31552] [287.0] [cxt 0] Extracting header 'ipv4'
[23:18:51.236] [bmv2] [D] [thread 31552] [287.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:51.236] [bmv2] [T] [thread 31552] [287.0] [cxt 0] Bytes parsed: 34
[23:18:51.236] [bmv2] [D] [thread 31552] [287.0] [cxt 0] Parser 'parser': end
[23:18:51.236] [bmv2] [D] [thread 31552] [287.0] [cxt 0] Pipeline 'ingress': start
[23:18:51.236] [bmv2] [T] [thread 31552] [287.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:51.236] [bmv2] [T] [thread 31552] [287.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:51.236] [bmv2] [D] [thread 31552] [287.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:51.236] [bmv2] [D] [thread 31552] [287.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:51.236] [bmv2] [D] [thread 31552] [287.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:51.236] [bmv2] [D] [thread 31552] [287.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:51.236] [bmv2] [T] [thread 31552] [287.0] [cxt 0] Action MyIngress.read_port
[23:18:51.236] [bmv2] [T] [thread 31552] [287.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:51.236] [bmv2] [T] [thread 31552] [287.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:51.236] [bmv2] [T] [thread 31552] [287.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:51.236] [bmv2] [T] [thread 31552] [287.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:51.236] [bmv2] [T] [thread 31552] [287.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:51.236] [bmv2] [T] [thread 31552] [287.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:51.236] [bmv2] [T] [thread 31552] [287.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:51.236] [bmv2] [D] [thread 31552] [287.0] [cxt 0] Looking up key:

[23:18:51.236] [bmv2] [D] [thread 31552] [287.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:51.236] [bmv2] [D] [thread 31552] [287.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:51.236] [bmv2] [T] [thread 31552] [287.0] [cxt 0] Action fast_reroute126
[23:18:51.236] [bmv2] [T] [thread 31552] [287.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:51.236] [bmv2] [T] [thread 31552] [287.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:51.236] [bmv2] [D] [thread 31552] [287.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:51.236] [bmv2] [D] [thread 31552] [287.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:51.236] [bmv2] [D] [thread 31552] [287.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:51.236] [bmv2] [D] [thread 31552] [287.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:51.237] [bmv2] [T] [thread 31552] [287.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:51.237] [bmv2] [T] [thread 31552] [287.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:51.237] [bmv2] [T] [thread 31552] [287.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:51.237] [bmv2] [T] [thread 31552] [287.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:51.237] [bmv2] [T] [thread 31552] [287.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:51.237] [bmv2] [D] [thread 31552] [287.0] [cxt 0] Looking up key:

[23:18:51.237] [bmv2] [D] [thread 31552] [287.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:51.237] [bmv2] [D] [thread 31552] [287.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:51.237] [bmv2] [T] [thread 31552] [287.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:51.237] [bmv2] [T] [thread 31552] [287.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:51.237] [bmv2] [T] [thread 31552] [287.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:18:51.237] [bmv2] [T] [thread 31552] [287.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:51.237] [bmv2] [T] [thread 31552] [287.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:51.237] [bmv2] [T] [thread 31552] [287.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:18:51.237] [bmv2] [T] [thread 31552] [287.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:51.237] [bmv2] [T] [thread 31552] [287.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:18:51.237] [bmv2] [T] [thread 31552] [287.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:51.237] [bmv2] [D] [thread 31552] [287.0] [cxt 0] Pipeline 'ingress': end
[23:18:51.237] [bmv2] [D] [thread 31552] [287.0] [cxt 0] Egress port is 4
[23:18:51.237] [bmv2] [D] [thread 31553] [287.0] [cxt 0] Pipeline 'egress': start
[23:18:51.237] [bmv2] [D] [thread 31553] [287.0] [cxt 0] Pipeline 'egress': end
[23:18:51.237] [bmv2] [D] [thread 31553] [287.0] [cxt 0] Deparser 'deparser': start
[23:18:51.237] [bmv2] [D] [thread 31553] [287.0] [cxt 0] Updating checksum 'cksum'
[23:18:51.237] [bmv2] [D] [thread 31553] [287.0] [cxt 0] Deparsing header 'ethernet'
[23:18:51.237] [bmv2] [D] [thread 31553] [287.0] [cxt 0] Deparsing header 'ipv4'
[23:18:51.237] [bmv2] [D] [thread 31553] [287.0] [cxt 0] Deparser 'deparser': end
[23:18:51.237] [bmv2] [D] [thread 31557] [287.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:51.246] [bmv2] [D] [thread 31552] [288.0] [cxt 0] Processing packet received on port 3
[23:18:51.246] [bmv2] [D] [thread 31552] [288.0] [cxt 0] Parser 'parser': start
[23:18:51.246] [bmv2] [D] [thread 31552] [288.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:51.246] [bmv2] [D] [thread 31552] [288.0] [cxt 0] Extracting header 'ethernet'
[23:18:51.246] [bmv2] [D] [thread 31552] [288.0] [cxt 0] Parser state 'start': key is 0800
[23:18:51.246] [bmv2] [T] [thread 31552] [288.0] [cxt 0] Bytes parsed: 14
[23:18:51.246] [bmv2] [D] [thread 31552] [288.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:51.246] [bmv2] [D] [thread 31552] [288.0] [cxt 0] Extracting header 'ipv4'
[23:18:51.246] [bmv2] [D] [thread 31552] [288.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:51.246] [bmv2] [T] [thread 31552] [288.0] [cxt 0] Bytes parsed: 34
[23:18:51.246] [bmv2] [D] [thread 31552] [288.0] [cxt 0] Parser 'parser': end
[23:18:51.246] [bmv2] [D] [thread 31552] [288.0] [cxt 0] Pipeline 'ingress': start
[23:18:51.246] [bmv2] [T] [thread 31552] [288.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:51.246] [bmv2] [T] [thread 31552] [288.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:51.246] [bmv2] [D] [thread 31552] [288.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:51.247] [bmv2] [D] [thread 31552] [288.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:51.247] [bmv2] [D] [thread 31552] [288.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:51.247] [bmv2] [D] [thread 31552] [288.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:51.247] [bmv2] [T] [thread 31552] [288.0] [cxt 0] Action MyIngress.read_port
[23:18:51.247] [bmv2] [T] [thread 31552] [288.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:51.247] [bmv2] [T] [thread 31552] [288.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:51.247] [bmv2] [T] [thread 31552] [288.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:51.247] [bmv2] [T] [thread 31552] [288.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:51.247] [bmv2] [T] [thread 31552] [288.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:51.247] [bmv2] [T] [thread 31552] [288.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:51.247] [bmv2] [T] [thread 31552] [288.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:51.247] [bmv2] [D] [thread 31552] [288.0] [cxt 0] Looking up key:

[23:18:51.247] [bmv2] [D] [thread 31552] [288.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:51.247] [bmv2] [D] [thread 31552] [288.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:51.247] [bmv2] [T] [thread 31552] [288.0] [cxt 0] Action fast_reroute126
[23:18:51.247] [bmv2] [T] [thread 31552] [288.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:51.247] [bmv2] [T] [thread 31552] [288.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:51.247] [bmv2] [D] [thread 31552] [288.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:51.247] [bmv2] [D] [thread 31552] [288.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:51.247] [bmv2] [D] [thread 31552] [288.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:51.247] [bmv2] [D] [thread 31552] [288.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:51.247] [bmv2] [T] [thread 31552] [288.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:51.247] [bmv2] [T] [thread 31552] [288.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:51.247] [bmv2] [T] [thread 31552] [288.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:51.247] [bmv2] [T] [thread 31552] [288.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:51.247] [bmv2] [T] [thread 31552] [288.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:51.247] [bmv2] [D] [thread 31552] [288.0] [cxt 0] Looking up key:

[23:18:51.247] [bmv2] [D] [thread 31552] [288.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:51.247] [bmv2] [D] [thread 31552] [288.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:51.247] [bmv2] [T] [thread 31552] [288.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:51.247] [bmv2] [T] [thread 31552] [288.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:51.247] [bmv2] [T] [thread 31552] [288.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:18:51.247] [bmv2] [T] [thread 31552] [288.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:51.247] [bmv2] [T] [thread 31552] [288.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:51.247] [bmv2] [T] [thread 31552] [288.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:18:51.247] [bmv2] [T] [thread 31552] [288.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:51.247] [bmv2] [T] [thread 31552] [288.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:18:51.247] [bmv2] [T] [thread 31552] [288.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:51.247] [bmv2] [D] [thread 31552] [288.0] [cxt 0] Pipeline 'ingress': end
[23:18:51.247] [bmv2] [D] [thread 31552] [288.0] [cxt 0] Egress port is 4
[23:18:51.247] [bmv2] [D] [thread 31553] [288.0] [cxt 0] Pipeline 'egress': start
[23:18:51.247] [bmv2] [D] [thread 31553] [288.0] [cxt 0] Pipeline 'egress': end
[23:18:51.248] [bmv2] [D] [thread 31553] [288.0] [cxt 0] Deparser 'deparser': start
[23:18:51.248] [bmv2] [D] [thread 31553] [288.0] [cxt 0] Updating checksum 'cksum'
[23:18:51.248] [bmv2] [D] [thread 31553] [288.0] [cxt 0] Deparsing header 'ethernet'
[23:18:51.248] [bmv2] [D] [thread 31553] [288.0] [cxt 0] Deparsing header 'ipv4'
[23:18:51.248] [bmv2] [D] [thread 31553] [288.0] [cxt 0] Deparser 'deparser': end
[23:18:51.248] [bmv2] [D] [thread 31557] [288.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:51.256] [bmv2] [D] [thread 31552] [289.0] [cxt 0] Processing packet received on port 3
[23:18:51.256] [bmv2] [D] [thread 31552] [289.0] [cxt 0] Parser 'parser': start
[23:18:51.257] [bmv2] [D] [thread 31552] [289.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:51.257] [bmv2] [D] [thread 31552] [289.0] [cxt 0] Extracting header 'ethernet'
[23:18:51.257] [bmv2] [D] [thread 31552] [289.0] [cxt 0] Parser state 'start': key is 0800
[23:18:51.257] [bmv2] [T] [thread 31552] [289.0] [cxt 0] Bytes parsed: 14
[23:18:51.257] [bmv2] [D] [thread 31552] [289.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:51.257] [bmv2] [D] [thread 31552] [289.0] [cxt 0] Extracting header 'ipv4'
[23:18:51.257] [bmv2] [D] [thread 31552] [289.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:51.257] [bmv2] [T] [thread 31552] [289.0] [cxt 0] Bytes parsed: 34
[23:18:51.257] [bmv2] [D] [thread 31552] [289.0] [cxt 0] Parser 'parser': end
[23:18:51.257] [bmv2] [D] [thread 31552] [289.0] [cxt 0] Pipeline 'ingress': start
[23:18:51.257] [bmv2] [T] [thread 31552] [289.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:51.257] [bmv2] [T] [thread 31552] [289.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:51.257] [bmv2] [D] [thread 31552] [289.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:51.257] [bmv2] [D] [thread 31552] [289.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:51.257] [bmv2] [D] [thread 31552] [289.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:51.257] [bmv2] [D] [thread 31552] [289.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:51.257] [bmv2] [T] [thread 31552] [289.0] [cxt 0] Action MyIngress.read_port
[23:18:51.257] [bmv2] [T] [thread 31552] [289.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:51.257] [bmv2] [T] [thread 31552] [289.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:51.257] [bmv2] [T] [thread 31552] [289.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:51.257] [bmv2] [T] [thread 31552] [289.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:51.257] [bmv2] [T] [thread 31552] [289.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:51.257] [bmv2] [T] [thread 31552] [289.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:51.257] [bmv2] [T] [thread 31552] [289.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:51.257] [bmv2] [D] [thread 31552] [289.0] [cxt 0] Looking up key:

[23:18:51.257] [bmv2] [D] [thread 31552] [289.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:51.257] [bmv2] [D] [thread 31552] [289.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:51.257] [bmv2] [T] [thread 31552] [289.0] [cxt 0] Action fast_reroute126
[23:18:51.257] [bmv2] [T] [thread 31552] [289.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:51.257] [bmv2] [T] [thread 31552] [289.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:51.257] [bmv2] [D] [thread 31552] [289.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:51.257] [bmv2] [D] [thread 31552] [289.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:51.257] [bmv2] [D] [thread 31552] [289.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:51.257] [bmv2] [D] [thread 31552] [289.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:51.257] [bmv2] [T] [thread 31552] [289.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:51.257] [bmv2] [T] [thread 31552] [289.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:51.257] [bmv2] [T] [thread 31552] [289.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:51.257] [bmv2] [T] [thread 31552] [289.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:51.257] [bmv2] [T] [thread 31552] [289.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:51.257] [bmv2] [D] [thread 31552] [289.0] [cxt 0] Looking up key:

[23:18:51.257] [bmv2] [D] [thread 31552] [289.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:51.257] [bmv2] [D] [thread 31552] [289.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:51.258] [bmv2] [T] [thread 31552] [289.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:51.258] [bmv2] [T] [thread 31552] [289.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:51.258] [bmv2] [T] [thread 31552] [289.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:18:51.258] [bmv2] [T] [thread 31552] [289.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:51.258] [bmv2] [T] [thread 31552] [289.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:51.258] [bmv2] [T] [thread 31552] [289.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:18:51.258] [bmv2] [T] [thread 31552] [289.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:51.258] [bmv2] [T] [thread 31552] [289.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:18:51.258] [bmv2] [T] [thread 31552] [289.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:18:51.258] [bmv2] [T] [thread 31552] [289.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:18:51.258] [bmv2] [D] [thread 31552] [289.0] [cxt 0] Looking up key:

[23:18:51.258] [bmv2] [D] [thread 31552] [289.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:18:51.258] [bmv2] [D] [thread 31552] [289.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:18:51.258] [bmv2] [T] [thread 31552] [289.0] [cxt 0] Action MyIngress.read_depot_port
[23:18:51.258] [bmv2] [T] [thread 31552] [289.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:18:51.258] [bmv2] [T] [thread 31552] [289.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:18:51.258] [bmv2] [T] [thread 31552] [289.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:18:51.258] [bmv2] [D] [thread 31552] [289.0] [cxt 0] Looking up key:

[23:18:51.258] [bmv2] [D] [thread 31552] [289.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:18:51.258] [bmv2] [D] [thread 31552] [289.0] [cxt 0] Action entry is fast_reroute133 - 
[23:18:51.258] [bmv2] [T] [thread 31552] [289.0] [cxt 0] Action fast_reroute133
[23:18:51.258] [bmv2] [T] [thread 31552] [289.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:18:51.258] [bmv2] [T] [thread 31552] [289.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:18:51.258] [bmv2] [D] [thread 31552] [289.0] [cxt 0] Looking up key:

[23:18:51.258] [bmv2] [D] [thread 31552] [289.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:18:51.258] [bmv2] [D] [thread 31552] [289.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:18:51.258] [bmv2] [T] [thread 31552] [289.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:18:51.258] [bmv2] [T] [thread 31552] [289.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:18:51.258] [bmv2] [T] [thread 31552] [289.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:18:51.258] [bmv2] [D] [thread 31552] [289.0] [cxt 0] Pipeline 'ingress': end
[23:18:51.258] [bmv2] [D] [thread 31552] [289.0] [cxt 0] Egress port is 0
[23:18:51.258] [bmv2] [D] [thread 31553] [289.0] [cxt 0] Pipeline 'egress': start
[23:18:51.258] [bmv2] [D] [thread 31553] [289.0] [cxt 0] Pipeline 'egress': end
[23:18:51.258] [bmv2] [D] [thread 31553] [289.0] [cxt 0] Deparser 'deparser': start
[23:18:51.258] [bmv2] [D] [thread 31553] [289.0] [cxt 0] Updating checksum 'cksum'
[23:18:51.258] [bmv2] [D] [thread 31553] [289.0] [cxt 0] Deparsing header 'ethernet'
[23:18:51.258] [bmv2] [D] [thread 31553] [289.0] [cxt 0] Deparsing header 'ipv4'
[23:18:51.258] [bmv2] [D] [thread 31553] [289.0] [cxt 0] Deparser 'deparser': end
[23:18:51.258] [bmv2] [D] [thread 31557] [289.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:18:52.327] [bmv2] [D] [thread 31552] [290.0] [cxt 0] Processing packet received on port 3
[23:18:52.327] [bmv2] [D] [thread 31552] [290.0] [cxt 0] Parser 'parser': start
[23:18:52.327] [bmv2] [D] [thread 31552] [290.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:52.327] [bmv2] [D] [thread 31552] [290.0] [cxt 0] Extracting header 'ethernet'
[23:18:52.327] [bmv2] [D] [thread 31552] [290.0] [cxt 0] Parser state 'start': key is 0800
[23:18:52.327] [bmv2] [T] [thread 31552] [290.0] [cxt 0] Bytes parsed: 14
[23:18:52.327] [bmv2] [D] [thread 31552] [290.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:52.327] [bmv2] [D] [thread 31552] [290.0] [cxt 0] Extracting header 'ipv4'
[23:18:52.327] [bmv2] [D] [thread 31552] [290.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:52.327] [bmv2] [T] [thread 31552] [290.0] [cxt 0] Bytes parsed: 34
[23:18:52.327] [bmv2] [D] [thread 31552] [290.0] [cxt 0] Parser 'parser': end
[23:18:52.327] [bmv2] [D] [thread 31552] [290.0] [cxt 0] Pipeline 'ingress': start
[23:18:52.327] [bmv2] [T] [thread 31552] [290.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:52.327] [bmv2] [T] [thread 31552] [290.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:52.327] [bmv2] [D] [thread 31552] [290.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:52.327] [bmv2] [D] [thread 31552] [290.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:52.327] [bmv2] [D] [thread 31552] [290.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:52.327] [bmv2] [D] [thread 31552] [290.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:52.327] [bmv2] [T] [thread 31552] [290.0] [cxt 0] Action MyIngress.read_port
[23:18:52.327] [bmv2] [T] [thread 31552] [290.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:52.327] [bmv2] [T] [thread 31552] [290.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:52.328] [bmv2] [T] [thread 31552] [290.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:52.328] [bmv2] [T] [thread 31552] [290.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:52.328] [bmv2] [T] [thread 31552] [290.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:52.328] [bmv2] [T] [thread 31552] [290.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:52.328] [bmv2] [T] [thread 31552] [290.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:52.328] [bmv2] [D] [thread 31552] [290.0] [cxt 0] Looking up key:

[23:18:52.328] [bmv2] [D] [thread 31552] [290.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:52.328] [bmv2] [D] [thread 31552] [290.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:52.328] [bmv2] [T] [thread 31552] [290.0] [cxt 0] Action fast_reroute126
[23:18:52.328] [bmv2] [T] [thread 31552] [290.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:52.328] [bmv2] [T] [thread 31552] [290.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:52.328] [bmv2] [D] [thread 31552] [290.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:52.328] [bmv2] [D] [thread 31552] [290.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:52.328] [bmv2] [D] [thread 31552] [290.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:52.328] [bmv2] [D] [thread 31552] [290.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:52.328] [bmv2] [T] [thread 31552] [290.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:52.328] [bmv2] [T] [thread 31552] [290.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:52.328] [bmv2] [T] [thread 31552] [290.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:52.328] [bmv2] [T] [thread 31552] [290.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:52.328] [bmv2] [T] [thread 31552] [290.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:52.328] [bmv2] [D] [thread 31552] [290.0] [cxt 0] Looking up key:

[23:18:52.328] [bmv2] [D] [thread 31552] [290.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:52.328] [bmv2] [D] [thread 31552] [290.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:52.328] [bmv2] [T] [thread 31552] [290.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:52.328] [bmv2] [T] [thread 31552] [290.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:52.328] [bmv2] [T] [thread 31552] [290.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:18:52.328] [bmv2] [T] [thread 31552] [290.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:52.328] [bmv2] [T] [thread 31552] [290.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:52.328] [bmv2] [T] [thread 31552] [290.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:18:52.328] [bmv2] [T] [thread 31552] [290.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:52.328] [bmv2] [T] [thread 31552] [290.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:18:52.328] [bmv2] [T] [thread 31552] [290.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:52.328] [bmv2] [D] [thread 31552] [290.0] [cxt 0] Pipeline 'ingress': end
[23:18:52.328] [bmv2] [D] [thread 31552] [290.0] [cxt 0] Egress port is 4
[23:18:52.328] [bmv2] [D] [thread 31553] [290.0] [cxt 0] Pipeline 'egress': start
[23:18:52.328] [bmv2] [D] [thread 31553] [290.0] [cxt 0] Pipeline 'egress': end
[23:18:52.328] [bmv2] [D] [thread 31553] [290.0] [cxt 0] Deparser 'deparser': start
[23:18:52.328] [bmv2] [D] [thread 31553] [290.0] [cxt 0] Updating checksum 'cksum'
[23:18:52.329] [bmv2] [D] [thread 31553] [290.0] [cxt 0] Deparsing header 'ethernet'
[23:18:52.329] [bmv2] [D] [thread 31553] [290.0] [cxt 0] Deparsing header 'ipv4'
[23:18:52.329] [bmv2] [D] [thread 31553] [290.0] [cxt 0] Deparser 'deparser': end
[23:18:52.329] [bmv2] [D] [thread 31557] [290.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:54.480] [bmv2] [D] [thread 31552] [291.0] [cxt 0] Processing packet received on port 3
[23:18:54.480] [bmv2] [D] [thread 31552] [291.0] [cxt 0] Parser 'parser': start
[23:18:54.480] [bmv2] [D] [thread 31552] [291.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:54.480] [bmv2] [D] [thread 31552] [291.0] [cxt 0] Extracting header 'ethernet'
[23:18:54.480] [bmv2] [D] [thread 31552] [291.0] [cxt 0] Parser state 'start': key is 0800
[23:18:54.480] [bmv2] [T] [thread 31552] [291.0] [cxt 0] Bytes parsed: 14
[23:18:54.480] [bmv2] [D] [thread 31552] [291.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:54.480] [bmv2] [D] [thread 31552] [291.0] [cxt 0] Extracting header 'ipv4'
[23:18:54.480] [bmv2] [D] [thread 31552] [291.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:54.480] [bmv2] [T] [thread 31552] [291.0] [cxt 0] Bytes parsed: 34
[23:18:54.480] [bmv2] [D] [thread 31552] [291.0] [cxt 0] Parser 'parser': end
[23:18:54.480] [bmv2] [D] [thread 31552] [291.0] [cxt 0] Pipeline 'ingress': start
[23:18:54.480] [bmv2] [T] [thread 31552] [291.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:54.480] [bmv2] [T] [thread 31552] [291.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:54.480] [bmv2] [D] [thread 31552] [291.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:54.480] [bmv2] [D] [thread 31552] [291.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:54.480] [bmv2] [D] [thread 31552] [291.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:54.480] [bmv2] [D] [thread 31552] [291.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:54.480] [bmv2] [T] [thread 31552] [291.0] [cxt 0] Action MyIngress.read_port
[23:18:54.480] [bmv2] [T] [thread 31552] [291.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:54.480] [bmv2] [T] [thread 31552] [291.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:54.480] [bmv2] [T] [thread 31552] [291.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:54.480] [bmv2] [T] [thread 31552] [291.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:54.480] [bmv2] [T] [thread 31552] [291.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:54.480] [bmv2] [T] [thread 31552] [291.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:54.480] [bmv2] [T] [thread 31552] [291.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:54.480] [bmv2] [D] [thread 31552] [291.0] [cxt 0] Looking up key:

[23:18:54.480] [bmv2] [D] [thread 31552] [291.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:54.480] [bmv2] [D] [thread 31552] [291.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:54.481] [bmv2] [T] [thread 31552] [291.0] [cxt 0] Action fast_reroute126
[23:18:54.481] [bmv2] [T] [thread 31552] [291.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:54.481] [bmv2] [T] [thread 31552] [291.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:54.481] [bmv2] [D] [thread 31552] [291.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:54.481] [bmv2] [D] [thread 31552] [291.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:54.481] [bmv2] [D] [thread 31552] [291.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:54.481] [bmv2] [D] [thread 31552] [291.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:54.481] [bmv2] [T] [thread 31552] [291.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:54.481] [bmv2] [T] [thread 31552] [291.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:54.481] [bmv2] [T] [thread 31552] [291.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:54.481] [bmv2] [T] [thread 31552] [291.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:54.481] [bmv2] [T] [thread 31552] [291.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:54.481] [bmv2] [D] [thread 31552] [291.0] [cxt 0] Looking up key:

[23:18:54.481] [bmv2] [D] [thread 31552] [291.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:54.481] [bmv2] [D] [thread 31552] [291.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:54.481] [bmv2] [T] [thread 31552] [291.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:54.481] [bmv2] [T] [thread 31552] [291.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:54.481] [bmv2] [T] [thread 31552] [291.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:18:54.481] [bmv2] [T] [thread 31552] [291.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:54.481] [bmv2] [T] [thread 31552] [291.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:54.481] [bmv2] [T] [thread 31552] [291.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:18:54.481] [bmv2] [T] [thread 31552] [291.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:54.481] [bmv2] [T] [thread 31552] [291.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:18:54.481] [bmv2] [T] [thread 31552] [291.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:54.481] [bmv2] [D] [thread 31552] [291.0] [cxt 0] Pipeline 'ingress': end
[23:18:54.481] [bmv2] [D] [thread 31552] [291.0] [cxt 0] Egress port is 4
[23:18:54.481] [bmv2] [D] [thread 31553] [291.0] [cxt 0] Pipeline 'egress': start
[23:18:54.481] [bmv2] [D] [thread 31553] [291.0] [cxt 0] Pipeline 'egress': end
[23:18:54.481] [bmv2] [D] [thread 31553] [291.0] [cxt 0] Deparser 'deparser': start
[23:18:54.481] [bmv2] [D] [thread 31553] [291.0] [cxt 0] Updating checksum 'cksum'
[23:18:54.481] [bmv2] [D] [thread 31553] [291.0] [cxt 0] Deparsing header 'ethernet'
[23:18:54.481] [bmv2] [D] [thread 31553] [291.0] [cxt 0] Deparsing header 'ipv4'
[23:18:54.481] [bmv2] [D] [thread 31553] [291.0] [cxt 0] Deparser 'deparser': end
[23:18:54.481] [bmv2] [D] [thread 31557] [291.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:55.011] [bmv2] [D] [thread 31552] [292.0] [cxt 0] Processing packet received on port 3
[23:18:55.011] [bmv2] [D] [thread 31552] [292.0] [cxt 0] Parser 'parser': start
[23:18:55.011] [bmv2] [D] [thread 31552] [292.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:55.011] [bmv2] [D] [thread 31552] [292.0] [cxt 0] Extracting header 'ethernet'
[23:18:55.011] [bmv2] [D] [thread 31552] [292.0] [cxt 0] Parser state 'start': key is 0800
[23:18:55.011] [bmv2] [T] [thread 31552] [292.0] [cxt 0] Bytes parsed: 14
[23:18:55.011] [bmv2] [D] [thread 31552] [292.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:55.011] [bmv2] [D] [thread 31552] [292.0] [cxt 0] Extracting header 'ipv4'
[23:18:55.011] [bmv2] [D] [thread 31552] [292.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:55.011] [bmv2] [T] [thread 31552] [292.0] [cxt 0] Bytes parsed: 34
[23:18:55.011] [bmv2] [D] [thread 31552] [292.0] [cxt 0] Parser 'parser': end
[23:18:55.011] [bmv2] [D] [thread 31552] [292.0] [cxt 0] Pipeline 'ingress': start
[23:18:55.011] [bmv2] [T] [thread 31552] [292.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:55.011] [bmv2] [T] [thread 31552] [292.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:55.011] [bmv2] [D] [thread 31552] [292.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:55.011] [bmv2] [D] [thread 31552] [292.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:55.011] [bmv2] [D] [thread 31552] [292.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:55.011] [bmv2] [D] [thread 31552] [292.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:55.011] [bmv2] [T] [thread 31552] [292.0] [cxt 0] Action MyIngress.read_port
[23:18:55.011] [bmv2] [T] [thread 31552] [292.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:55.011] [bmv2] [T] [thread 31552] [292.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:55.011] [bmv2] [T] [thread 31552] [292.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:55.012] [bmv2] [T] [thread 31552] [292.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:55.012] [bmv2] [T] [thread 31552] [292.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:55.012] [bmv2] [T] [thread 31552] [292.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:55.012] [bmv2] [T] [thread 31552] [292.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:55.012] [bmv2] [D] [thread 31552] [292.0] [cxt 0] Looking up key:

[23:18:55.012] [bmv2] [D] [thread 31552] [292.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:55.012] [bmv2] [D] [thread 31552] [292.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:55.012] [bmv2] [T] [thread 31552] [292.0] [cxt 0] Action fast_reroute126
[23:18:55.012] [bmv2] [T] [thread 31552] [292.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:55.012] [bmv2] [T] [thread 31552] [292.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:55.012] [bmv2] [D] [thread 31552] [292.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:55.012] [bmv2] [D] [thread 31552] [292.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:55.012] [bmv2] [D] [thread 31552] [292.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:55.012] [bmv2] [D] [thread 31552] [292.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:55.012] [bmv2] [T] [thread 31552] [292.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:55.012] [bmv2] [T] [thread 31552] [292.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:55.012] [bmv2] [T] [thread 31552] [292.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:55.012] [bmv2] [T] [thread 31552] [292.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:55.012] [bmv2] [T] [thread 31552] [292.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:55.012] [bmv2] [D] [thread 31552] [292.0] [cxt 0] Looking up key:

[23:18:55.012] [bmv2] [D] [thread 31552] [292.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:55.012] [bmv2] [D] [thread 31552] [292.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:55.012] [bmv2] [T] [thread 31552] [292.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:55.012] [bmv2] [T] [thread 31552] [292.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:55.012] [bmv2] [T] [thread 31552] [292.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:18:55.012] [bmv2] [T] [thread 31552] [292.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:55.012] [bmv2] [T] [thread 31552] [292.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:55.012] [bmv2] [T] [thread 31552] [292.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:18:55.012] [bmv2] [T] [thread 31552] [292.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:55.012] [bmv2] [T] [thread 31552] [292.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:18:55.012] [bmv2] [T] [thread 31552] [292.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:55.012] [bmv2] [D] [thread 31552] [292.0] [cxt 0] Pipeline 'ingress': end
[23:18:55.012] [bmv2] [D] [thread 31552] [292.0] [cxt 0] Egress port is 4
[23:18:55.012] [bmv2] [D] [thread 31553] [292.0] [cxt 0] Pipeline 'egress': start
[23:18:55.012] [bmv2] [D] [thread 31553] [292.0] [cxt 0] Pipeline 'egress': end
[23:18:55.012] [bmv2] [D] [thread 31553] [292.0] [cxt 0] Deparser 'deparser': start
[23:18:55.012] [bmv2] [D] [thread 31553] [292.0] [cxt 0] Updating checksum 'cksum'
[23:18:55.012] [bmv2] [D] [thread 31553] [292.0] [cxt 0] Deparsing header 'ethernet'
[23:18:55.012] [bmv2] [D] [thread 31553] [292.0] [cxt 0] Deparsing header 'ipv4'
[23:18:55.012] [bmv2] [D] [thread 31553] [292.0] [cxt 0] Deparser 'deparser': end
[23:18:55.012] [bmv2] [D] [thread 31557] [292.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:55.015] [bmv2] [D] [thread 31552] [293.0] [cxt 0] Processing packet received on port 3
[23:18:55.015] [bmv2] [D] [thread 31552] [293.0] [cxt 0] Parser 'parser': start
[23:18:55.015] [bmv2] [D] [thread 31552] [293.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:55.015] [bmv2] [D] [thread 31552] [293.0] [cxt 0] Extracting header 'ethernet'
[23:18:55.015] [bmv2] [D] [thread 31552] [293.0] [cxt 0] Parser state 'start': key is 0800
[23:18:55.015] [bmv2] [T] [thread 31552] [293.0] [cxt 0] Bytes parsed: 14
[23:18:55.015] [bmv2] [D] [thread 31552] [293.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:55.015] [bmv2] [D] [thread 31552] [293.0] [cxt 0] Extracting header 'ipv4'
[23:18:55.015] [bmv2] [D] [thread 31552] [293.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:55.015] [bmv2] [T] [thread 31552] [293.0] [cxt 0] Bytes parsed: 34
[23:18:55.015] [bmv2] [D] [thread 31552] [293.0] [cxt 0] Parser 'parser': end
[23:18:55.015] [bmv2] [D] [thread 31552] [293.0] [cxt 0] Pipeline 'ingress': start
[23:18:55.015] [bmv2] [T] [thread 31552] [293.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:55.015] [bmv2] [T] [thread 31552] [293.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:55.015] [bmv2] [D] [thread 31552] [293.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:55.015] [bmv2] [D] [thread 31552] [293.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:55.015] [bmv2] [D] [thread 31552] [293.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:55.015] [bmv2] [D] [thread 31552] [293.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:55.015] [bmv2] [T] [thread 31552] [293.0] [cxt 0] Action MyIngress.read_port
[23:18:55.015] [bmv2] [T] [thread 31552] [293.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:55.015] [bmv2] [T] [thread 31552] [293.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:55.015] [bmv2] [T] [thread 31552] [293.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:55.015] [bmv2] [T] [thread 31552] [293.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:55.015] [bmv2] [T] [thread 31552] [293.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:55.015] [bmv2] [T] [thread 31552] [293.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:55.015] [bmv2] [T] [thread 31552] [293.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:55.015] [bmv2] [D] [thread 31552] [293.0] [cxt 0] Looking up key:

[23:18:55.015] [bmv2] [D] [thread 31552] [293.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:55.015] [bmv2] [D] [thread 31552] [293.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:55.015] [bmv2] [T] [thread 31552] [293.0] [cxt 0] Action fast_reroute126
[23:18:55.015] [bmv2] [T] [thread 31552] [293.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:55.015] [bmv2] [T] [thread 31552] [293.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:55.015] [bmv2] [D] [thread 31552] [293.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:55.015] [bmv2] [D] [thread 31552] [293.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:55.015] [bmv2] [D] [thread 31552] [293.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:55.016] [bmv2] [D] [thread 31552] [293.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:55.016] [bmv2] [T] [thread 31552] [293.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:55.016] [bmv2] [T] [thread 31552] [293.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:55.016] [bmv2] [T] [thread 31552] [293.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:55.016] [bmv2] [T] [thread 31552] [293.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:55.016] [bmv2] [T] [thread 31552] [293.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:55.016] [bmv2] [D] [thread 31552] [293.0] [cxt 0] Looking up key:

[23:18:55.016] [bmv2] [D] [thread 31552] [293.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:55.016] [bmv2] [D] [thread 31552] [293.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:55.016] [bmv2] [T] [thread 31552] [293.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:55.016] [bmv2] [T] [thread 31552] [293.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:55.016] [bmv2] [T] [thread 31552] [293.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:18:55.016] [bmv2] [T] [thread 31552] [293.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:55.016] [bmv2] [T] [thread 31552] [293.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:55.016] [bmv2] [T] [thread 31552] [293.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:18:55.016] [bmv2] [T] [thread 31552] [293.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:55.016] [bmv2] [T] [thread 31552] [293.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:18:55.016] [bmv2] [T] [thread 31552] [293.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:55.016] [bmv2] [D] [thread 31552] [293.0] [cxt 0] Pipeline 'ingress': end
[23:18:55.016] [bmv2] [D] [thread 31552] [293.0] [cxt 0] Egress port is 4
[23:18:55.016] [bmv2] [D] [thread 31553] [293.0] [cxt 0] Pipeline 'egress': start
[23:18:55.016] [bmv2] [D] [thread 31553] [293.0] [cxt 0] Pipeline 'egress': end
[23:18:55.016] [bmv2] [D] [thread 31553] [293.0] [cxt 0] Deparser 'deparser': start
[23:18:55.016] [bmv2] [D] [thread 31553] [293.0] [cxt 0] Updating checksum 'cksum'
[23:18:55.016] [bmv2] [D] [thread 31553] [293.0] [cxt 0] Deparsing header 'ethernet'
[23:18:55.016] [bmv2] [D] [thread 31553] [293.0] [cxt 0] Deparsing header 'ipv4'
[23:18:55.016] [bmv2] [D] [thread 31553] [293.0] [cxt 0] Deparser 'deparser': end
[23:18:55.016] [bmv2] [D] [thread 31557] [293.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:55.019] [bmv2] [D] [thread 31552] [294.0] [cxt 0] Processing packet received on port 3
[23:18:55.019] [bmv2] [D] [thread 31552] [294.0] [cxt 0] Parser 'parser': start
[23:18:55.019] [bmv2] [D] [thread 31552] [294.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:55.019] [bmv2] [D] [thread 31552] [294.0] [cxt 0] Extracting header 'ethernet'
[23:18:55.019] [bmv2] [D] [thread 31552] [294.0] [cxt 0] Parser state 'start': key is 0800
[23:18:55.019] [bmv2] [T] [thread 31552] [294.0] [cxt 0] Bytes parsed: 14
[23:18:55.019] [bmv2] [D] [thread 31552] [294.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:55.019] [bmv2] [D] [thread 31552] [294.0] [cxt 0] Extracting header 'ipv4'
[23:18:55.019] [bmv2] [D] [thread 31552] [294.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:55.019] [bmv2] [T] [thread 31552] [294.0] [cxt 0] Bytes parsed: 34
[23:18:55.019] [bmv2] [D] [thread 31552] [294.0] [cxt 0] Parser 'parser': end
[23:18:55.019] [bmv2] [D] [thread 31552] [294.0] [cxt 0] Pipeline 'ingress': start
[23:18:55.019] [bmv2] [T] [thread 31552] [294.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:55.019] [bmv2] [T] [thread 31552] [294.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:55.019] [bmv2] [D] [thread 31552] [294.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:55.019] [bmv2] [D] [thread 31552] [294.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:55.019] [bmv2] [D] [thread 31552] [294.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:55.019] [bmv2] [D] [thread 31552] [294.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:55.019] [bmv2] [T] [thread 31552] [294.0] [cxt 0] Action MyIngress.read_port
[23:18:55.019] [bmv2] [T] [thread 31552] [294.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:55.019] [bmv2] [T] [thread 31552] [294.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:55.019] [bmv2] [T] [thread 31552] [294.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:55.019] [bmv2] [T] [thread 31552] [294.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:55.019] [bmv2] [T] [thread 31552] [294.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:55.019] [bmv2] [T] [thread 31552] [294.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:55.019] [bmv2] [T] [thread 31552] [294.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:55.019] [bmv2] [D] [thread 31552] [294.0] [cxt 0] Looking up key:

[23:18:55.019] [bmv2] [D] [thread 31552] [294.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:55.019] [bmv2] [D] [thread 31552] [294.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:55.019] [bmv2] [T] [thread 31552] [294.0] [cxt 0] Action fast_reroute126
[23:18:55.019] [bmv2] [T] [thread 31552] [294.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:55.019] [bmv2] [T] [thread 31552] [294.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:55.019] [bmv2] [D] [thread 31552] [294.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:55.019] [bmv2] [D] [thread 31552] [294.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:55.019] [bmv2] [D] [thread 31552] [294.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:55.019] [bmv2] [D] [thread 31552] [294.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:55.019] [bmv2] [T] [thread 31552] [294.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:55.019] [bmv2] [T] [thread 31552] [294.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:55.019] [bmv2] [T] [thread 31552] [294.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:55.019] [bmv2] [T] [thread 31552] [294.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:55.019] [bmv2] [T] [thread 31552] [294.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:55.019] [bmv2] [D] [thread 31552] [294.0] [cxt 0] Looking up key:

[23:18:55.019] [bmv2] [D] [thread 31552] [294.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:55.019] [bmv2] [D] [thread 31552] [294.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:55.019] [bmv2] [T] [thread 31552] [294.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:55.019] [bmv2] [T] [thread 31552] [294.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:55.019] [bmv2] [T] [thread 31552] [294.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:18:55.019] [bmv2] [T] [thread 31552] [294.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:55.019] [bmv2] [T] [thread 31552] [294.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:55.019] [bmv2] [T] [thread 31552] [294.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:18:55.019] [bmv2] [T] [thread 31552] [294.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:55.019] [bmv2] [T] [thread 31552] [294.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:18:55.019] [bmv2] [T] [thread 31552] [294.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:55.019] [bmv2] [D] [thread 31552] [294.0] [cxt 0] Pipeline 'ingress': end
[23:18:55.019] [bmv2] [D] [thread 31552] [294.0] [cxt 0] Egress port is 4
[23:18:55.019] [bmv2] [D] [thread 31553] [294.0] [cxt 0] Pipeline 'egress': start
[23:18:55.019] [bmv2] [D] [thread 31553] [294.0] [cxt 0] Pipeline 'egress': end
[23:18:55.019] [bmv2] [D] [thread 31553] [294.0] [cxt 0] Deparser 'deparser': start
[23:18:55.019] [bmv2] [D] [thread 31553] [294.0] [cxt 0] Updating checksum 'cksum'
[23:18:55.019] [bmv2] [D] [thread 31553] [294.0] [cxt 0] Deparsing header 'ethernet'
[23:18:55.019] [bmv2] [D] [thread 31553] [294.0] [cxt 0] Deparsing header 'ipv4'
[23:18:55.019] [bmv2] [D] [thread 31553] [294.0] [cxt 0] Deparser 'deparser': end
[23:18:55.019] [bmv2] [D] [thread 31557] [294.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:56.084] [bmv2] [D] [thread 31552] [295.0] [cxt 0] Processing packet received on port 3
[23:18:56.084] [bmv2] [D] [thread 31552] [295.0] [cxt 0] Parser 'parser': start
[23:18:56.084] [bmv2] [D] [thread 31552] [295.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:56.084] [bmv2] [D] [thread 31552] [295.0] [cxt 0] Extracting header 'ethernet'
[23:18:56.084] [bmv2] [D] [thread 31552] [295.0] [cxt 0] Parser state 'start': key is 0800
[23:18:56.084] [bmv2] [T] [thread 31552] [295.0] [cxt 0] Bytes parsed: 14
[23:18:56.084] [bmv2] [D] [thread 31552] [295.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:56.084] [bmv2] [D] [thread 31552] [295.0] [cxt 0] Extracting header 'ipv4'
[23:18:56.084] [bmv2] [D] [thread 31552] [295.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:56.084] [bmv2] [T] [thread 31552] [295.0] [cxt 0] Bytes parsed: 34
[23:18:56.084] [bmv2] [D] [thread 31552] [295.0] [cxt 0] Parser 'parser': end
[23:18:56.084] [bmv2] [D] [thread 31552] [295.0] [cxt 0] Pipeline 'ingress': start
[23:18:56.084] [bmv2] [T] [thread 31552] [295.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:56.084] [bmv2] [T] [thread 31552] [295.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:56.085] [bmv2] [D] [thread 31552] [295.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:56.085] [bmv2] [D] [thread 31552] [295.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:56.085] [bmv2] [D] [thread 31552] [295.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:56.085] [bmv2] [D] [thread 31552] [295.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:56.085] [bmv2] [T] [thread 31552] [295.0] [cxt 0] Action MyIngress.read_port
[23:18:56.085] [bmv2] [T] [thread 31552] [295.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:56.085] [bmv2] [T] [thread 31552] [295.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:56.085] [bmv2] [T] [thread 31552] [295.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:56.085] [bmv2] [T] [thread 31552] [295.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:56.085] [bmv2] [T] [thread 31552] [295.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:56.085] [bmv2] [T] [thread 31552] [295.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:56.085] [bmv2] [T] [thread 31552] [295.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:56.085] [bmv2] [D] [thread 31552] [295.0] [cxt 0] Looking up key:

[23:18:56.085] [bmv2] [D] [thread 31552] [295.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:56.085] [bmv2] [D] [thread 31552] [295.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:56.085] [bmv2] [T] [thread 31552] [295.0] [cxt 0] Action fast_reroute126
[23:18:56.085] [bmv2] [T] [thread 31552] [295.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:56.085] [bmv2] [T] [thread 31552] [295.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:56.085] [bmv2] [D] [thread 31552] [295.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:56.085] [bmv2] [D] [thread 31552] [295.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:56.085] [bmv2] [D] [thread 31552] [295.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:56.085] [bmv2] [D] [thread 31552] [295.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:56.085] [bmv2] [T] [thread 31552] [295.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:56.085] [bmv2] [T] [thread 31552] [295.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:56.085] [bmv2] [T] [thread 31552] [295.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:56.085] [bmv2] [T] [thread 31552] [295.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:56.085] [bmv2] [T] [thread 31552] [295.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:56.085] [bmv2] [D] [thread 31552] [295.0] [cxt 0] Looking up key:

[23:18:56.085] [bmv2] [D] [thread 31552] [295.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:56.085] [bmv2] [D] [thread 31552] [295.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:56.085] [bmv2] [T] [thread 31552] [295.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:56.085] [bmv2] [T] [thread 31552] [295.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:56.085] [bmv2] [T] [thread 31552] [295.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:18:56.085] [bmv2] [T] [thread 31552] [295.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:56.085] [bmv2] [T] [thread 31552] [295.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:56.085] [bmv2] [T] [thread 31552] [295.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:18:56.085] [bmv2] [T] [thread 31552] [295.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:56.085] [bmv2] [T] [thread 31552] [295.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:18:56.085] [bmv2] [T] [thread 31552] [295.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:56.085] [bmv2] [D] [thread 31552] [295.0] [cxt 0] Pipeline 'ingress': end
[23:18:56.086] [bmv2] [D] [thread 31552] [295.0] [cxt 0] Egress port is 4
[23:18:56.086] [bmv2] [D] [thread 31553] [295.0] [cxt 0] Pipeline 'egress': start
[23:18:56.086] [bmv2] [D] [thread 31553] [295.0] [cxt 0] Pipeline 'egress': end
[23:18:56.086] [bmv2] [D] [thread 31553] [295.0] [cxt 0] Deparser 'deparser': start
[23:18:56.086] [bmv2] [D] [thread 31553] [295.0] [cxt 0] Updating checksum 'cksum'
[23:18:56.086] [bmv2] [D] [thread 31553] [295.0] [cxt 0] Deparsing header 'ethernet'
[23:18:56.086] [bmv2] [D] [thread 31553] [295.0] [cxt 0] Deparsing header 'ipv4'
[23:18:56.086] [bmv2] [D] [thread 31553] [295.0] [cxt 0] Deparser 'deparser': end
[23:18:56.086] [bmv2] [D] [thread 31557] [295.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:56.621] [bmv2] [D] [thread 31552] [296.0] [cxt 0] Processing packet received on port 3
[23:18:56.621] [bmv2] [D] [thread 31552] [296.0] [cxt 0] Parser 'parser': start
[23:18:56.621] [bmv2] [D] [thread 31552] [296.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:56.621] [bmv2] [D] [thread 31552] [296.0] [cxt 0] Extracting header 'ethernet'
[23:18:56.621] [bmv2] [D] [thread 31552] [296.0] [cxt 0] Parser state 'start': key is 0800
[23:18:56.621] [bmv2] [T] [thread 31552] [296.0] [cxt 0] Bytes parsed: 14
[23:18:56.621] [bmv2] [D] [thread 31552] [296.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:56.621] [bmv2] [D] [thread 31552] [296.0] [cxt 0] Extracting header 'ipv4'
[23:18:56.621] [bmv2] [D] [thread 31552] [296.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:56.621] [bmv2] [T] [thread 31552] [296.0] [cxt 0] Bytes parsed: 34
[23:18:56.621] [bmv2] [D] [thread 31552] [296.0] [cxt 0] Parser 'parser': end
[23:18:56.621] [bmv2] [D] [thread 31552] [296.0] [cxt 0] Pipeline 'ingress': start
[23:18:56.621] [bmv2] [T] [thread 31552] [296.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:56.621] [bmv2] [T] [thread 31552] [296.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:56.621] [bmv2] [D] [thread 31552] [296.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:56.621] [bmv2] [D] [thread 31552] [296.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:56.621] [bmv2] [D] [thread 31552] [296.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:56.621] [bmv2] [D] [thread 31552] [296.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:56.621] [bmv2] [T] [thread 31552] [296.0] [cxt 0] Action MyIngress.read_port
[23:18:56.621] [bmv2] [T] [thread 31552] [296.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:56.621] [bmv2] [T] [thread 31552] [296.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:56.621] [bmv2] [T] [thread 31552] [296.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:56.621] [bmv2] [T] [thread 31552] [296.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:56.621] [bmv2] [T] [thread 31552] [296.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:56.621] [bmv2] [T] [thread 31552] [296.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:56.621] [bmv2] [T] [thread 31552] [296.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:56.621] [bmv2] [D] [thread 31552] [296.0] [cxt 0] Looking up key:

[23:18:56.621] [bmv2] [D] [thread 31552] [296.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:56.621] [bmv2] [D] [thread 31552] [296.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:56.621] [bmv2] [T] [thread 31552] [296.0] [cxt 0] Action fast_reroute126
[23:18:56.621] [bmv2] [T] [thread 31552] [296.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:56.621] [bmv2] [T] [thread 31552] [296.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:56.621] [bmv2] [D] [thread 31552] [296.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:56.621] [bmv2] [D] [thread 31552] [296.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:56.621] [bmv2] [D] [thread 31552] [296.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:56.621] [bmv2] [D] [thread 31552] [296.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:56.621] [bmv2] [T] [thread 31552] [296.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:56.621] [bmv2] [T] [thread 31552] [296.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:56.621] [bmv2] [T] [thread 31552] [296.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:56.622] [bmv2] [T] [thread 31552] [296.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:56.622] [bmv2] [T] [thread 31552] [296.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:56.622] [bmv2] [D] [thread 31552] [296.0] [cxt 0] Looking up key:

[23:18:56.622] [bmv2] [D] [thread 31552] [296.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:56.622] [bmv2] [D] [thread 31552] [296.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:56.622] [bmv2] [T] [thread 31552] [296.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:56.622] [bmv2] [T] [thread 31552] [296.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:56.622] [bmv2] [T] [thread 31552] [296.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:18:56.622] [bmv2] [T] [thread 31552] [296.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:56.622] [bmv2] [T] [thread 31552] [296.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:56.622] [bmv2] [T] [thread 31552] [296.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:18:56.622] [bmv2] [T] [thread 31552] [296.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:56.622] [bmv2] [T] [thread 31552] [296.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:18:56.622] [bmv2] [T] [thread 31552] [296.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:18:56.622] [bmv2] [T] [thread 31552] [296.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:18:56.622] [bmv2] [D] [thread 31552] [296.0] [cxt 0] Looking up key:

[23:18:56.622] [bmv2] [D] [thread 31552] [296.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:18:56.622] [bmv2] [D] [thread 31552] [296.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:18:56.622] [bmv2] [T] [thread 31552] [296.0] [cxt 0] Action MyIngress.read_depot_port
[23:18:56.622] [bmv2] [T] [thread 31552] [296.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:18:56.622] [bmv2] [T] [thread 31552] [296.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:18:56.622] [bmv2] [T] [thread 31552] [296.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:18:56.622] [bmv2] [D] [thread 31552] [296.0] [cxt 0] Looking up key:

[23:18:56.622] [bmv2] [D] [thread 31552] [296.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:18:56.622] [bmv2] [D] [thread 31552] [296.0] [cxt 0] Action entry is fast_reroute133 - 
[23:18:56.622] [bmv2] [T] [thread 31552] [296.0] [cxt 0] Action fast_reroute133
[23:18:56.622] [bmv2] [T] [thread 31552] [296.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:18:56.622] [bmv2] [T] [thread 31552] [296.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:18:56.622] [bmv2] [D] [thread 31552] [296.0] [cxt 0] Looking up key:

[23:18:56.622] [bmv2] [D] [thread 31552] [296.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:18:56.622] [bmv2] [D] [thread 31552] [296.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:18:56.622] [bmv2] [T] [thread 31552] [296.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:18:56.622] [bmv2] [T] [thread 31552] [296.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:18:56.622] [bmv2] [T] [thread 31552] [296.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:18:56.622] [bmv2] [D] [thread 31552] [296.0] [cxt 0] Pipeline 'ingress': end
[23:18:56.622] [bmv2] [D] [thread 31552] [296.0] [cxt 0] Egress port is 0
[23:18:56.622] [bmv2] [D] [thread 31553] [296.0] [cxt 0] Pipeline 'egress': start
[23:18:56.622] [bmv2] [D] [thread 31553] [296.0] [cxt 0] Pipeline 'egress': end
[23:18:56.622] [bmv2] [D] [thread 31553] [296.0] [cxt 0] Deparser 'deparser': start
[23:18:56.623] [bmv2] [D] [thread 31553] [296.0] [cxt 0] Updating checksum 'cksum'
[23:18:56.623] [bmv2] [D] [thread 31553] [296.0] [cxt 0] Deparsing header 'ethernet'
[23:18:56.623] [bmv2] [D] [thread 31553] [296.0] [cxt 0] Deparsing header 'ipv4'
[23:18:56.623] [bmv2] [D] [thread 31553] [296.0] [cxt 0] Deparser 'deparser': end
[23:18:56.623] [bmv2] [D] [thread 31557] [296.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:18:58.232] [bmv2] [D] [thread 31552] [297.0] [cxt 0] Processing packet received on port 3
[23:18:58.232] [bmv2] [D] [thread 31552] [297.0] [cxt 0] Parser 'parser': start
[23:18:58.232] [bmv2] [D] [thread 31552] [297.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:58.232] [bmv2] [D] [thread 31552] [297.0] [cxt 0] Extracting header 'ethernet'
[23:18:58.232] [bmv2] [D] [thread 31552] [297.0] [cxt 0] Parser state 'start': key is 0800
[23:18:58.232] [bmv2] [T] [thread 31552] [297.0] [cxt 0] Bytes parsed: 14
[23:18:58.232] [bmv2] [D] [thread 31552] [297.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:58.232] [bmv2] [D] [thread 31552] [297.0] [cxt 0] Extracting header 'ipv4'
[23:18:58.232] [bmv2] [D] [thread 31552] [297.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:58.232] [bmv2] [T] [thread 31552] [297.0] [cxt 0] Bytes parsed: 34
[23:18:58.232] [bmv2] [D] [thread 31552] [297.0] [cxt 0] Parser 'parser': end
[23:18:58.232] [bmv2] [D] [thread 31552] [297.0] [cxt 0] Pipeline 'ingress': start
[23:18:58.232] [bmv2] [T] [thread 31552] [297.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:58.232] [bmv2] [T] [thread 31552] [297.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:58.232] [bmv2] [D] [thread 31552] [297.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:58.232] [bmv2] [D] [thread 31552] [297.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:58.232] [bmv2] [D] [thread 31552] [297.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:58.232] [bmv2] [D] [thread 31552] [297.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:58.232] [bmv2] [T] [thread 31552] [297.0] [cxt 0] Action MyIngress.read_port
[23:18:58.232] [bmv2] [T] [thread 31552] [297.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:58.232] [bmv2] [T] [thread 31552] [297.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:58.232] [bmv2] [T] [thread 31552] [297.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:58.232] [bmv2] [T] [thread 31552] [297.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:58.232] [bmv2] [T] [thread 31552] [297.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:58.232] [bmv2] [T] [thread 31552] [297.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:58.232] [bmv2] [T] [thread 31552] [297.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:58.232] [bmv2] [D] [thread 31552] [297.0] [cxt 0] Looking up key:

[23:18:58.232] [bmv2] [D] [thread 31552] [297.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:58.232] [bmv2] [D] [thread 31552] [297.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:58.232] [bmv2] [T] [thread 31552] [297.0] [cxt 0] Action fast_reroute126
[23:18:58.232] [bmv2] [T] [thread 31552] [297.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:58.233] [bmv2] [T] [thread 31552] [297.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:58.233] [bmv2] [D] [thread 31552] [297.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:58.233] [bmv2] [D] [thread 31552] [297.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:58.233] [bmv2] [D] [thread 31552] [297.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:58.233] [bmv2] [D] [thread 31552] [297.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:58.233] [bmv2] [T] [thread 31552] [297.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:58.233] [bmv2] [T] [thread 31552] [297.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:58.233] [bmv2] [T] [thread 31552] [297.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:58.233] [bmv2] [T] [thread 31552] [297.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:58.233] [bmv2] [T] [thread 31552] [297.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:58.233] [bmv2] [D] [thread 31552] [297.0] [cxt 0] Looking up key:

[23:18:58.233] [bmv2] [D] [thread 31552] [297.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:58.233] [bmv2] [D] [thread 31552] [297.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:58.233] [bmv2] [T] [thread 31552] [297.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:58.233] [bmv2] [T] [thread 31552] [297.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:58.233] [bmv2] [T] [thread 31552] [297.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:18:58.233] [bmv2] [T] [thread 31552] [297.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:58.233] [bmv2] [T] [thread 31552] [297.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:58.233] [bmv2] [T] [thread 31552] [297.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:18:58.233] [bmv2] [T] [thread 31552] [297.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:58.233] [bmv2] [T] [thread 31552] [297.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:18:58.233] [bmv2] [T] [thread 31552] [297.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:58.233] [bmv2] [D] [thread 31552] [297.0] [cxt 0] Pipeline 'ingress': end
[23:18:58.233] [bmv2] [D] [thread 31552] [297.0] [cxt 0] Egress port is 4
[23:18:58.233] [bmv2] [D] [thread 31553] [297.0] [cxt 0] Pipeline 'egress': start
[23:18:58.233] [bmv2] [D] [thread 31553] [297.0] [cxt 0] Pipeline 'egress': end
[23:18:58.233] [bmv2] [D] [thread 31553] [297.0] [cxt 0] Deparser 'deparser': start
[23:18:58.233] [bmv2] [D] [thread 31553] [297.0] [cxt 0] Updating checksum 'cksum'
[23:18:58.233] [bmv2] [D] [thread 31553] [297.0] [cxt 0] Deparsing header 'ethernet'
[23:18:58.233] [bmv2] [D] [thread 31553] [297.0] [cxt 0] Deparsing header 'ipv4'
[23:18:58.233] [bmv2] [D] [thread 31553] [297.0] [cxt 0] Deparser 'deparser': end
[23:18:58.233] [bmv2] [D] [thread 31557] [297.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:58.241] [bmv2] [D] [thread 31552] [298.0] [cxt 0] Processing packet received on port 3
[23:18:58.241] [bmv2] [D] [thread 31552] [298.0] [cxt 0] Parser 'parser': start
[23:18:58.241] [bmv2] [D] [thread 31552] [298.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:58.241] [bmv2] [D] [thread 31552] [298.0] [cxt 0] Extracting header 'ethernet'
[23:18:58.241] [bmv2] [D] [thread 31552] [298.0] [cxt 0] Parser state 'start': key is 0800
[23:18:58.241] [bmv2] [T] [thread 31552] [298.0] [cxt 0] Bytes parsed: 14
[23:18:58.241] [bmv2] [D] [thread 31552] [298.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:58.241] [bmv2] [D] [thread 31552] [298.0] [cxt 0] Extracting header 'ipv4'
[23:18:58.241] [bmv2] [D] [thread 31552] [298.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:58.241] [bmv2] [T] [thread 31552] [298.0] [cxt 0] Bytes parsed: 34
[23:18:58.241] [bmv2] [D] [thread 31552] [298.0] [cxt 0] Parser 'parser': end
[23:18:58.241] [bmv2] [D] [thread 31552] [298.0] [cxt 0] Pipeline 'ingress': start
[23:18:58.241] [bmv2] [T] [thread 31552] [298.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:58.241] [bmv2] [T] [thread 31552] [298.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:58.241] [bmv2] [D] [thread 31552] [298.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:58.241] [bmv2] [D] [thread 31552] [298.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:58.241] [bmv2] [D] [thread 31552] [298.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:58.241] [bmv2] [D] [thread 31552] [298.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:58.241] [bmv2] [T] [thread 31552] [298.0] [cxt 0] Action MyIngress.read_port
[23:18:58.241] [bmv2] [T] [thread 31552] [298.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:58.241] [bmv2] [T] [thread 31552] [298.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:58.241] [bmv2] [T] [thread 31552] [298.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:58.241] [bmv2] [T] [thread 31552] [298.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:58.241] [bmv2] [T] [thread 31552] [298.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:58.241] [bmv2] [T] [thread 31552] [298.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:58.241] [bmv2] [T] [thread 31552] [298.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:58.241] [bmv2] [D] [thread 31552] [298.0] [cxt 0] Looking up key:

[23:18:58.241] [bmv2] [D] [thread 31552] [298.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:58.241] [bmv2] [D] [thread 31552] [298.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:58.241] [bmv2] [T] [thread 31552] [298.0] [cxt 0] Action fast_reroute126
[23:18:58.241] [bmv2] [T] [thread 31552] [298.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:58.241] [bmv2] [T] [thread 31552] [298.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:58.241] [bmv2] [D] [thread 31552] [298.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:58.241] [bmv2] [D] [thread 31552] [298.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:58.241] [bmv2] [D] [thread 31552] [298.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:58.241] [bmv2] [D] [thread 31552] [298.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:58.241] [bmv2] [T] [thread 31552] [298.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:58.241] [bmv2] [T] [thread 31552] [298.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:58.241] [bmv2] [T] [thread 31552] [298.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:58.241] [bmv2] [T] [thread 31552] [298.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:58.241] [bmv2] [T] [thread 31552] [298.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:58.241] [bmv2] [D] [thread 31552] [298.0] [cxt 0] Looking up key:

[23:18:58.241] [bmv2] [D] [thread 31552] [298.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:58.241] [bmv2] [D] [thread 31552] [298.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:58.241] [bmv2] [T] [thread 31552] [298.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:58.241] [bmv2] [T] [thread 31552] [298.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:58.241] [bmv2] [T] [thread 31552] [298.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:18:58.241] [bmv2] [T] [thread 31552] [298.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:58.241] [bmv2] [T] [thread 31552] [298.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:58.241] [bmv2] [T] [thread 31552] [298.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:18:58.241] [bmv2] [T] [thread 31552] [298.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:58.241] [bmv2] [T] [thread 31552] [298.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:18:58.241] [bmv2] [T] [thread 31552] [298.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:58.241] [bmv2] [D] [thread 31552] [298.0] [cxt 0] Pipeline 'ingress': end
[23:18:58.241] [bmv2] [D] [thread 31552] [298.0] [cxt 0] Egress port is 4
[23:18:58.241] [bmv2] [D] [thread 31553] [298.0] [cxt 0] Pipeline 'egress': start
[23:18:58.241] [bmv2] [D] [thread 31553] [298.0] [cxt 0] Pipeline 'egress': end
[23:18:58.241] [bmv2] [D] [thread 31553] [298.0] [cxt 0] Deparser 'deparser': start
[23:18:58.241] [bmv2] [D] [thread 31553] [298.0] [cxt 0] Updating checksum 'cksum'
[23:18:58.241] [bmv2] [D] [thread 31553] [298.0] [cxt 0] Deparsing header 'ethernet'
[23:18:58.241] [bmv2] [D] [thread 31553] [298.0] [cxt 0] Deparsing header 'ipv4'
[23:18:58.241] [bmv2] [D] [thread 31553] [298.0] [cxt 0] Deparser 'deparser': end
[23:18:58.241] [bmv2] [D] [thread 31557] [298.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:59.832] [bmv2] [D] [thread 31552] [299.0] [cxt 0] Processing packet received on port 3
[23:18:59.832] [bmv2] [D] [thread 31552] [299.0] [cxt 0] Parser 'parser': start
[23:18:59.832] [bmv2] [D] [thread 31552] [299.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:59.832] [bmv2] [D] [thread 31552] [299.0] [cxt 0] Extracting header 'ethernet'
[23:18:59.832] [bmv2] [D] [thread 31552] [299.0] [cxt 0] Parser state 'start': key is 0800
[23:18:59.832] [bmv2] [T] [thread 31552] [299.0] [cxt 0] Bytes parsed: 14
[23:18:59.832] [bmv2] [D] [thread 31552] [299.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:59.832] [bmv2] [D] [thread 31552] [299.0] [cxt 0] Extracting header 'ipv4'
[23:18:59.832] [bmv2] [D] [thread 31552] [299.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:59.832] [bmv2] [T] [thread 31552] [299.0] [cxt 0] Bytes parsed: 34
[23:18:59.832] [bmv2] [D] [thread 31552] [299.0] [cxt 0] Parser 'parser': end
[23:18:59.832] [bmv2] [D] [thread 31552] [299.0] [cxt 0] Pipeline 'ingress': start
[23:18:59.832] [bmv2] [T] [thread 31552] [299.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:59.832] [bmv2] [T] [thread 31552] [299.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:59.832] [bmv2] [D] [thread 31552] [299.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:59.832] [bmv2] [D] [thread 31552] [299.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:59.832] [bmv2] [D] [thread 31552] [299.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:59.832] [bmv2] [D] [thread 31552] [299.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:59.832] [bmv2] [T] [thread 31552] [299.0] [cxt 0] Action MyIngress.read_port
[23:18:59.832] [bmv2] [T] [thread 31552] [299.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:59.832] [bmv2] [T] [thread 31552] [299.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:59.832] [bmv2] [T] [thread 31552] [299.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:59.832] [bmv2] [T] [thread 31552] [299.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:59.832] [bmv2] [T] [thread 31552] [299.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:59.832] [bmv2] [T] [thread 31552] [299.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:59.832] [bmv2] [T] [thread 31552] [299.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:59.832] [bmv2] [D] [thread 31552] [299.0] [cxt 0] Looking up key:

[23:18:59.833] [bmv2] [D] [thread 31552] [299.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:59.833] [bmv2] [D] [thread 31552] [299.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:59.833] [bmv2] [T] [thread 31552] [299.0] [cxt 0] Action fast_reroute126
[23:18:59.833] [bmv2] [T] [thread 31552] [299.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:59.833] [bmv2] [T] [thread 31552] [299.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:59.833] [bmv2] [D] [thread 31552] [299.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:59.833] [bmv2] [D] [thread 31552] [299.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:59.833] [bmv2] [D] [thread 31552] [299.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:59.833] [bmv2] [D] [thread 31552] [299.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:59.833] [bmv2] [T] [thread 31552] [299.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:59.833] [bmv2] [T] [thread 31552] [299.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:59.833] [bmv2] [T] [thread 31552] [299.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:59.833] [bmv2] [T] [thread 31552] [299.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:59.833] [bmv2] [T] [thread 31552] [299.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:59.833] [bmv2] [D] [thread 31552] [299.0] [cxt 0] Looking up key:

[23:18:59.833] [bmv2] [D] [thread 31552] [299.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:59.833] [bmv2] [D] [thread 31552] [299.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:59.833] [bmv2] [T] [thread 31552] [299.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:59.833] [bmv2] [T] [thread 31552] [299.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:59.833] [bmv2] [T] [thread 31552] [299.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:18:59.833] [bmv2] [T] [thread 31552] [299.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:59.833] [bmv2] [T] [thread 31552] [299.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:59.833] [bmv2] [T] [thread 31552] [299.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:18:59.833] [bmv2] [T] [thread 31552] [299.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:59.833] [bmv2] [T] [thread 31552] [299.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:18:59.833] [bmv2] [T] [thread 31552] [299.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:59.833] [bmv2] [D] [thread 31552] [299.0] [cxt 0] Pipeline 'ingress': end
[23:18:59.833] [bmv2] [D] [thread 31552] [299.0] [cxt 0] Egress port is 4
[23:18:59.833] [bmv2] [D] [thread 31553] [299.0] [cxt 0] Pipeline 'egress': start
[23:18:59.833] [bmv2] [D] [thread 31553] [299.0] [cxt 0] Pipeline 'egress': end
[23:18:59.833] [bmv2] [D] [thread 31553] [299.0] [cxt 0] Deparser 'deparser': start
[23:18:59.833] [bmv2] [D] [thread 31553] [299.0] [cxt 0] Updating checksum 'cksum'
[23:18:59.833] [bmv2] [D] [thread 31553] [299.0] [cxt 0] Deparsing header 'ethernet'
[23:18:59.833] [bmv2] [D] [thread 31553] [299.0] [cxt 0] Deparsing header 'ipv4'
[23:18:59.833] [bmv2] [D] [thread 31553] [299.0] [cxt 0] Deparser 'deparser': end
[23:18:59.833] [bmv2] [D] [thread 31557] [299.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:59.843] [bmv2] [D] [thread 31552] [300.0] [cxt 0] Processing packet received on port 3
[23:18:59.843] [bmv2] [D] [thread 31552] [300.0] [cxt 0] Parser 'parser': start
[23:18:59.843] [bmv2] [D] [thread 31552] [300.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:59.843] [bmv2] [D] [thread 31552] [300.0] [cxt 0] Extracting header 'ethernet'
[23:18:59.843] [bmv2] [D] [thread 31552] [300.0] [cxt 0] Parser state 'start': key is 0800
[23:18:59.843] [bmv2] [T] [thread 31552] [300.0] [cxt 0] Bytes parsed: 14
[23:18:59.843] [bmv2] [D] [thread 31552] [300.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:59.843] [bmv2] [D] [thread 31552] [300.0] [cxt 0] Extracting header 'ipv4'
[23:18:59.843] [bmv2] [D] [thread 31552] [300.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:59.843] [bmv2] [T] [thread 31552] [300.0] [cxt 0] Bytes parsed: 34
[23:18:59.843] [bmv2] [D] [thread 31552] [300.0] [cxt 0] Parser 'parser': end
[23:18:59.843] [bmv2] [D] [thread 31552] [300.0] [cxt 0] Pipeline 'ingress': start
[23:18:59.843] [bmv2] [T] [thread 31552] [300.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:59.843] [bmv2] [T] [thread 31552] [300.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:59.843] [bmv2] [D] [thread 31552] [300.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:59.843] [bmv2] [D] [thread 31552] [300.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:59.843] [bmv2] [D] [thread 31552] [300.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:59.843] [bmv2] [D] [thread 31552] [300.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:59.843] [bmv2] [T] [thread 31552] [300.0] [cxt 0] Action MyIngress.read_port
[23:18:59.843] [bmv2] [T] [thread 31552] [300.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:59.843] [bmv2] [T] [thread 31552] [300.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:59.843] [bmv2] [T] [thread 31552] [300.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:59.843] [bmv2] [T] [thread 31552] [300.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:59.843] [bmv2] [T] [thread 31552] [300.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:59.843] [bmv2] [T] [thread 31552] [300.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:59.843] [bmv2] [T] [thread 31552] [300.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:59.843] [bmv2] [D] [thread 31552] [300.0] [cxt 0] Looking up key:

[23:18:59.843] [bmv2] [D] [thread 31552] [300.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:59.843] [bmv2] [D] [thread 31552] [300.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:59.843] [bmv2] [T] [thread 31552] [300.0] [cxt 0] Action fast_reroute126
[23:18:59.843] [bmv2] [T] [thread 31552] [300.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:59.843] [bmv2] [T] [thread 31552] [300.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:59.843] [bmv2] [D] [thread 31552] [300.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:59.844] [bmv2] [D] [thread 31552] [300.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:59.844] [bmv2] [D] [thread 31552] [300.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:59.844] [bmv2] [D] [thread 31552] [300.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:59.844] [bmv2] [T] [thread 31552] [300.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:59.844] [bmv2] [T] [thread 31552] [300.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:59.844] [bmv2] [T] [thread 31552] [300.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:59.844] [bmv2] [T] [thread 31552] [300.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:59.844] [bmv2] [T] [thread 31552] [300.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:59.844] [bmv2] [D] [thread 31552] [300.0] [cxt 0] Looking up key:

[23:18:59.844] [bmv2] [D] [thread 31552] [300.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:59.844] [bmv2] [D] [thread 31552] [300.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:59.844] [bmv2] [T] [thread 31552] [300.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:59.844] [bmv2] [T] [thread 31552] [300.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:59.844] [bmv2] [T] [thread 31552] [300.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:18:59.844] [bmv2] [T] [thread 31552] [300.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:59.844] [bmv2] [T] [thread 31552] [300.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:59.844] [bmv2] [T] [thread 31552] [300.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:18:59.844] [bmv2] [T] [thread 31552] [300.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:59.844] [bmv2] [T] [thread 31552] [300.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:18:59.844] [bmv2] [T] [thread 31552] [300.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:59.844] [bmv2] [D] [thread 31552] [300.0] [cxt 0] Pipeline 'ingress': end
[23:18:59.844] [bmv2] [D] [thread 31552] [300.0] [cxt 0] Egress port is 4
[23:18:59.844] [bmv2] [D] [thread 31553] [300.0] [cxt 0] Pipeline 'egress': start
[23:18:59.844] [bmv2] [D] [thread 31553] [300.0] [cxt 0] Pipeline 'egress': end
[23:18:59.844] [bmv2] [D] [thread 31553] [300.0] [cxt 0] Deparser 'deparser': start
[23:18:59.844] [bmv2] [D] [thread 31553] [300.0] [cxt 0] Updating checksum 'cksum'
[23:18:59.844] [bmv2] [D] [thread 31553] [300.0] [cxt 0] Deparsing header 'ethernet'
[23:18:59.844] [bmv2] [D] [thread 31553] [300.0] [cxt 0] Deparsing header 'ipv4'
[23:18:59.844] [bmv2] [D] [thread 31553] [300.0] [cxt 0] Deparser 'deparser': end
[23:18:59.844] [bmv2] [D] [thread 31557] [300.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:18:59.854] [bmv2] [D] [thread 31552] [301.0] [cxt 0] Processing packet received on port 3
[23:18:59.854] [bmv2] [D] [thread 31552] [301.0] [cxt 0] Parser 'parser': start
[23:18:59.854] [bmv2] [D] [thread 31552] [301.0] [cxt 0] Parser 'parser' entering state 'start'
[23:18:59.854] [bmv2] [D] [thread 31552] [301.0] [cxt 0] Extracting header 'ethernet'
[23:18:59.854] [bmv2] [D] [thread 31552] [301.0] [cxt 0] Parser state 'start': key is 0800
[23:18:59.854] [bmv2] [T] [thread 31552] [301.0] [cxt 0] Bytes parsed: 14
[23:18:59.854] [bmv2] [D] [thread 31552] [301.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:18:59.854] [bmv2] [D] [thread 31552] [301.0] [cxt 0] Extracting header 'ipv4'
[23:18:59.854] [bmv2] [D] [thread 31552] [301.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:18:59.854] [bmv2] [T] [thread 31552] [301.0] [cxt 0] Bytes parsed: 34
[23:18:59.854] [bmv2] [D] [thread 31552] [301.0] [cxt 0] Parser 'parser': end
[23:18:59.854] [bmv2] [D] [thread 31552] [301.0] [cxt 0] Pipeline 'ingress': start
[23:18:59.854] [bmv2] [T] [thread 31552] [301.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:18:59.854] [bmv2] [T] [thread 31552] [301.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:18:59.854] [bmv2] [D] [thread 31552] [301.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:59.854] [bmv2] [D] [thread 31552] [301.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:18:59.854] [bmv2] [D] [thread 31552] [301.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:18:59.854] [bmv2] [D] [thread 31552] [301.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:18:59.854] [bmv2] [T] [thread 31552] [301.0] [cxt 0] Action MyIngress.read_port
[23:18:59.854] [bmv2] [T] [thread 31552] [301.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:18:59.855] [bmv2] [T] [thread 31552] [301.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:18:59.855] [bmv2] [T] [thread 31552] [301.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:18:59.855] [bmv2] [T] [thread 31552] [301.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:18:59.855] [bmv2] [T] [thread 31552] [301.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:18:59.855] [bmv2] [T] [thread 31552] [301.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:18:59.855] [bmv2] [T] [thread 31552] [301.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:18:59.855] [bmv2] [D] [thread 31552] [301.0] [cxt 0] Looking up key:

[23:18:59.855] [bmv2] [D] [thread 31552] [301.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:18:59.855] [bmv2] [D] [thread 31552] [301.0] [cxt 0] Action entry is fast_reroute126 - 
[23:18:59.855] [bmv2] [T] [thread 31552] [301.0] [cxt 0] Action fast_reroute126
[23:18:59.855] [bmv2] [T] [thread 31552] [301.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:18:59.855] [bmv2] [T] [thread 31552] [301.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:18:59.855] [bmv2] [D] [thread 31552] [301.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:18:59.855] [bmv2] [D] [thread 31552] [301.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:18:59.855] [bmv2] [D] [thread 31552] [301.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:18:59.855] [bmv2] [D] [thread 31552] [301.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:18:59.855] [bmv2] [T] [thread 31552] [301.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:18:59.855] [bmv2] [T] [thread 31552] [301.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:18:59.855] [bmv2] [T] [thread 31552] [301.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:18:59.855] [bmv2] [T] [thread 31552] [301.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:18:59.855] [bmv2] [T] [thread 31552] [301.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:18:59.855] [bmv2] [D] [thread 31552] [301.0] [cxt 0] Looking up key:

[23:18:59.855] [bmv2] [D] [thread 31552] [301.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:18:59.855] [bmv2] [D] [thread 31552] [301.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:18:59.855] [bmv2] [T] [thread 31552] [301.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:18:59.855] [bmv2] [T] [thread 31552] [301.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:59.855] [bmv2] [T] [thread 31552] [301.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:18:59.855] [bmv2] [T] [thread 31552] [301.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:18:59.855] [bmv2] [T] [thread 31552] [301.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:18:59.855] [bmv2] [T] [thread 31552] [301.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:18:59.855] [bmv2] [T] [thread 31552] [301.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:18:59.855] [bmv2] [T] [thread 31552] [301.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:18:59.855] [bmv2] [T] [thread 31552] [301.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:18:59.855] [bmv2] [D] [thread 31552] [301.0] [cxt 0] Pipeline 'ingress': end
[23:18:59.855] [bmv2] [D] [thread 31552] [301.0] [cxt 0] Egress port is 4
[23:18:59.856] [bmv2] [D] [thread 31553] [301.0] [cxt 0] Pipeline 'egress': start
[23:18:59.856] [bmv2] [D] [thread 31553] [301.0] [cxt 0] Pipeline 'egress': end
[23:18:59.856] [bmv2] [D] [thread 31553] [301.0] [cxt 0] Deparser 'deparser': start
[23:18:59.856] [bmv2] [D] [thread 31553] [301.0] [cxt 0] Updating checksum 'cksum'
[23:18:59.856] [bmv2] [D] [thread 31553] [301.0] [cxt 0] Deparsing header 'ethernet'
[23:18:59.856] [bmv2] [D] [thread 31553] [301.0] [cxt 0] Deparsing header 'ipv4'
[23:18:59.856] [bmv2] [D] [thread 31553] [301.0] [cxt 0] Deparser 'deparser': end
[23:18:59.856] [bmv2] [D] [thread 31557] [301.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:19:00.367] [bmv2] [D] [thread 31552] [302.0] [cxt 0] Processing packet received on port 3
[23:19:00.367] [bmv2] [D] [thread 31552] [302.0] [cxt 0] Parser 'parser': start
[23:19:00.367] [bmv2] [D] [thread 31552] [302.0] [cxt 0] Parser 'parser' entering state 'start'
[23:19:00.367] [bmv2] [D] [thread 31552] [302.0] [cxt 0] Extracting header 'ethernet'
[23:19:00.367] [bmv2] [D] [thread 31552] [302.0] [cxt 0] Parser state 'start': key is 0800
[23:19:00.367] [bmv2] [T] [thread 31552] [302.0] [cxt 0] Bytes parsed: 14
[23:19:00.367] [bmv2] [D] [thread 31552] [302.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:19:00.367] [bmv2] [D] [thread 31552] [302.0] [cxt 0] Extracting header 'ipv4'
[23:19:00.367] [bmv2] [D] [thread 31552] [302.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:19:00.367] [bmv2] [T] [thread 31552] [302.0] [cxt 0] Bytes parsed: 34
[23:19:00.367] [bmv2] [D] [thread 31552] [302.0] [cxt 0] Parser 'parser': end
[23:19:00.367] [bmv2] [D] [thread 31552] [302.0] [cxt 0] Pipeline 'ingress': start
[23:19:00.367] [bmv2] [T] [thread 31552] [302.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:19:00.367] [bmv2] [T] [thread 31552] [302.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:19:00.367] [bmv2] [D] [thread 31552] [302.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:19:00.367] [bmv2] [D] [thread 31552] [302.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:19:00.367] [bmv2] [D] [thread 31552] [302.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:19:00.367] [bmv2] [D] [thread 31552] [302.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:19:00.367] [bmv2] [T] [thread 31552] [302.0] [cxt 0] Action MyIngress.read_port
[23:19:00.367] [bmv2] [T] [thread 31552] [302.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:19:00.367] [bmv2] [T] [thread 31552] [302.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:19:00.367] [bmv2] [T] [thread 31552] [302.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:19:00.367] [bmv2] [T] [thread 31552] [302.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:19:00.367] [bmv2] [T] [thread 31552] [302.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:19:00.367] [bmv2] [T] [thread 31552] [302.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:19:00.367] [bmv2] [T] [thread 31552] [302.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:19:00.367] [bmv2] [D] [thread 31552] [302.0] [cxt 0] Looking up key:

[23:19:00.367] [bmv2] [D] [thread 31552] [302.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:19:00.367] [bmv2] [D] [thread 31552] [302.0] [cxt 0] Action entry is fast_reroute126 - 
[23:19:00.367] [bmv2] [T] [thread 31552] [302.0] [cxt 0] Action fast_reroute126
[23:19:00.367] [bmv2] [T] [thread 31552] [302.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:19:00.367] [bmv2] [T] [thread 31552] [302.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:19:00.367] [bmv2] [D] [thread 31552] [302.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:19:00.367] [bmv2] [D] [thread 31552] [302.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:19:00.367] [bmv2] [D] [thread 31552] [302.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:19:00.368] [bmv2] [D] [thread 31552] [302.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:19:00.368] [bmv2] [T] [thread 31552] [302.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:19:00.368] [bmv2] [T] [thread 31552] [302.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:19:00.368] [bmv2] [T] [thread 31552] [302.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:19:00.368] [bmv2] [T] [thread 31552] [302.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:19:00.368] [bmv2] [T] [thread 31552] [302.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:19:00.368] [bmv2] [D] [thread 31552] [302.0] [cxt 0] Looking up key:

[23:19:00.368] [bmv2] [D] [thread 31552] [302.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:19:00.368] [bmv2] [D] [thread 31552] [302.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:19:00.368] [bmv2] [T] [thread 31552] [302.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:19:00.368] [bmv2] [T] [thread 31552] [302.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:19:00.368] [bmv2] [T] [thread 31552] [302.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:19:00.368] [bmv2] [T] [thread 31552] [302.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:19:00.368] [bmv2] [T] [thread 31552] [302.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:19:00.368] [bmv2] [T] [thread 31552] [302.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:19:00.368] [bmv2] [T] [thread 31552] [302.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:19:00.368] [bmv2] [T] [thread 31552] [302.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:19:00.368] [bmv2] [T] [thread 31552] [302.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:19:00.368] [bmv2] [D] [thread 31552] [302.0] [cxt 0] Pipeline 'ingress': end
[23:19:00.368] [bmv2] [D] [thread 31552] [302.0] [cxt 0] Egress port is 4
[23:19:00.368] [bmv2] [D] [thread 31553] [302.0] [cxt 0] Pipeline 'egress': start
[23:19:00.368] [bmv2] [D] [thread 31553] [302.0] [cxt 0] Pipeline 'egress': end
[23:19:00.368] [bmv2] [D] [thread 31553] [302.0] [cxt 0] Deparser 'deparser': start
[23:19:00.368] [bmv2] [D] [thread 31553] [302.0] [cxt 0] Updating checksum 'cksum'
[23:19:00.368] [bmv2] [D] [thread 31553] [302.0] [cxt 0] Deparsing header 'ethernet'
[23:19:00.368] [bmv2] [D] [thread 31553] [302.0] [cxt 0] Deparsing header 'ipv4'
[23:19:00.368] [bmv2] [D] [thread 31553] [302.0] [cxt 0] Deparser 'deparser': end
[23:19:00.368] [bmv2] [D] [thread 31557] [302.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:19:02.520] [bmv2] [D] [thread 31552] [303.0] [cxt 0] Processing packet received on port 3
[23:19:02.520] [bmv2] [D] [thread 31552] [303.0] [cxt 0] Parser 'parser': start
[23:19:02.520] [bmv2] [D] [thread 31552] [303.0] [cxt 0] Parser 'parser' entering state 'start'
[23:19:02.520] [bmv2] [D] [thread 31552] [303.0] [cxt 0] Extracting header 'ethernet'
[23:19:02.520] [bmv2] [D] [thread 31552] [303.0] [cxt 0] Parser state 'start': key is 0800
[23:19:02.520] [bmv2] [T] [thread 31552] [303.0] [cxt 0] Bytes parsed: 14
[23:19:02.520] [bmv2] [D] [thread 31552] [303.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:19:02.521] [bmv2] [D] [thread 31552] [303.0] [cxt 0] Extracting header 'ipv4'
[23:19:02.521] [bmv2] [D] [thread 31552] [303.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:19:02.521] [bmv2] [T] [thread 31552] [303.0] [cxt 0] Bytes parsed: 34
[23:19:02.521] [bmv2] [D] [thread 31552] [303.0] [cxt 0] Parser 'parser': end
[23:19:02.521] [bmv2] [D] [thread 31552] [303.0] [cxt 0] Pipeline 'ingress': start
[23:19:02.521] [bmv2] [T] [thread 31552] [303.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:19:02.521] [bmv2] [T] [thread 31552] [303.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:19:02.521] [bmv2] [D] [thread 31552] [303.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:19:02.521] [bmv2] [D] [thread 31552] [303.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:19:02.521] [bmv2] [D] [thread 31552] [303.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:19:02.521] [bmv2] [D] [thread 31552] [303.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:19:02.521] [bmv2] [T] [thread 31552] [303.0] [cxt 0] Action MyIngress.read_port
[23:19:02.521] [bmv2] [T] [thread 31552] [303.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:19:02.521] [bmv2] [T] [thread 31552] [303.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:19:02.521] [bmv2] [T] [thread 31552] [303.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:19:02.521] [bmv2] [T] [thread 31552] [303.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:19:02.521] [bmv2] [T] [thread 31552] [303.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:19:02.521] [bmv2] [T] [thread 31552] [303.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:19:02.521] [bmv2] [T] [thread 31552] [303.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:19:02.521] [bmv2] [D] [thread 31552] [303.0] [cxt 0] Looking up key:

[23:19:02.521] [bmv2] [D] [thread 31552] [303.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:19:02.521] [bmv2] [D] [thread 31552] [303.0] [cxt 0] Action entry is fast_reroute126 - 
[23:19:02.521] [bmv2] [T] [thread 31552] [303.0] [cxt 0] Action fast_reroute126
[23:19:02.521] [bmv2] [T] [thread 31552] [303.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:19:02.521] [bmv2] [T] [thread 31552] [303.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:19:02.521] [bmv2] [D] [thread 31552] [303.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:19:02.521] [bmv2] [D] [thread 31552] [303.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:19:02.521] [bmv2] [D] [thread 31552] [303.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:19:02.521] [bmv2] [D] [thread 31552] [303.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:19:02.521] [bmv2] [T] [thread 31552] [303.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:19:02.521] [bmv2] [T] [thread 31552] [303.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:19:02.521] [bmv2] [T] [thread 31552] [303.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:19:02.521] [bmv2] [T] [thread 31552] [303.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:19:02.522] [bmv2] [T] [thread 31552] [303.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:19:02.522] [bmv2] [D] [thread 31552] [303.0] [cxt 0] Looking up key:

[23:19:02.522] [bmv2] [D] [thread 31552] [303.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:19:02.522] [bmv2] [D] [thread 31552] [303.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:19:02.522] [bmv2] [T] [thread 31552] [303.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:19:02.522] [bmv2] [T] [thread 31552] [303.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:19:02.522] [bmv2] [T] [thread 31552] [303.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:19:02.522] [bmv2] [T] [thread 31552] [303.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:19:02.522] [bmv2] [T] [thread 31552] [303.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:19:02.522] [bmv2] [T] [thread 31552] [303.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:19:02.522] [bmv2] [T] [thread 31552] [303.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:19:02.522] [bmv2] [T] [thread 31552] [303.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:19:02.522] [bmv2] [T] [thread 31552] [303.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:19:02.522] [bmv2] [T] [thread 31552] [303.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:19:02.522] [bmv2] [D] [thread 31552] [303.0] [cxt 0] Looking up key:

[23:19:02.522] [bmv2] [D] [thread 31552] [303.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:19:02.522] [bmv2] [D] [thread 31552] [303.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:19:02.522] [bmv2] [T] [thread 31552] [303.0] [cxt 0] Action MyIngress.read_depot_port
[23:19:02.522] [bmv2] [T] [thread 31552] [303.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:19:02.522] [bmv2] [T] [thread 31552] [303.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:19:02.522] [bmv2] [T] [thread 31552] [303.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:19:02.522] [bmv2] [D] [thread 31552] [303.0] [cxt 0] Looking up key:

[23:19:02.522] [bmv2] [D] [thread 31552] [303.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:19:02.522] [bmv2] [D] [thread 31552] [303.0] [cxt 0] Action entry is fast_reroute133 - 
[23:19:02.522] [bmv2] [T] [thread 31552] [303.0] [cxt 0] Action fast_reroute133
[23:19:02.522] [bmv2] [T] [thread 31552] [303.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:19:02.522] [bmv2] [T] [thread 31552] [303.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:19:02.522] [bmv2] [D] [thread 31552] [303.0] [cxt 0] Looking up key:

[23:19:02.522] [bmv2] [D] [thread 31552] [303.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:19:02.522] [bmv2] [D] [thread 31552] [303.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:19:02.522] [bmv2] [T] [thread 31552] [303.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:19:02.522] [bmv2] [T] [thread 31552] [303.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:19:02.522] [bmv2] [T] [thread 31552] [303.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:19:02.522] [bmv2] [D] [thread 31552] [303.0] [cxt 0] Pipeline 'ingress': end
[23:19:02.522] [bmv2] [D] [thread 31552] [303.0] [cxt 0] Egress port is 0
[23:19:02.522] [bmv2] [D] [thread 31553] [303.0] [cxt 0] Pipeline 'egress': start
[23:19:02.522] [bmv2] [D] [thread 31553] [303.0] [cxt 0] Pipeline 'egress': end
[23:19:02.522] [bmv2] [D] [thread 31553] [303.0] [cxt 0] Deparser 'deparser': start
[23:19:02.522] [bmv2] [D] [thread 31553] [303.0] [cxt 0] Updating checksum 'cksum'
[23:19:02.522] [bmv2] [D] [thread 31553] [303.0] [cxt 0] Deparsing header 'ethernet'
[23:19:02.522] [bmv2] [D] [thread 31553] [303.0] [cxt 0] Deparsing header 'ipv4'
[23:19:02.522] [bmv2] [D] [thread 31553] [303.0] [cxt 0] Deparser 'deparser': end
[23:19:02.522] [bmv2] [D] [thread 31557] [303.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:19:03.056] [bmv2] [D] [thread 31552] [304.0] [cxt 0] Processing packet received on port 3
[23:19:03.056] [bmv2] [D] [thread 31552] [304.0] [cxt 0] Parser 'parser': start
[23:19:03.056] [bmv2] [D] [thread 31552] [304.0] [cxt 0] Parser 'parser' entering state 'start'
[23:19:03.056] [bmv2] [D] [thread 31552] [304.0] [cxt 0] Extracting header 'ethernet'
[23:19:03.056] [bmv2] [D] [thread 31552] [304.0] [cxt 0] Parser state 'start': key is 0800
[23:19:03.056] [bmv2] [T] [thread 31552] [304.0] [cxt 0] Bytes parsed: 14
[23:19:03.056] [bmv2] [D] [thread 31552] [304.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:19:03.056] [bmv2] [D] [thread 31552] [304.0] [cxt 0] Extracting header 'ipv4'
[23:19:03.056] [bmv2] [D] [thread 31552] [304.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:19:03.056] [bmv2] [T] [thread 31552] [304.0] [cxt 0] Bytes parsed: 34
[23:19:03.056] [bmv2] [D] [thread 31552] [304.0] [cxt 0] Parser 'parser': end
[23:19:03.056] [bmv2] [D] [thread 31552] [304.0] [cxt 0] Pipeline 'ingress': start
[23:19:03.056] [bmv2] [T] [thread 31552] [304.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:19:03.056] [bmv2] [T] [thread 31552] [304.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:19:03.056] [bmv2] [D] [thread 31552] [304.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:19:03.057] [bmv2] [D] [thread 31552] [304.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:19:03.057] [bmv2] [D] [thread 31552] [304.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:19:03.057] [bmv2] [D] [thread 31552] [304.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:19:03.057] [bmv2] [T] [thread 31552] [304.0] [cxt 0] Action MyIngress.read_port
[23:19:03.057] [bmv2] [T] [thread 31552] [304.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:19:03.057] [bmv2] [T] [thread 31552] [304.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:19:03.057] [bmv2] [T] [thread 31552] [304.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:19:03.057] [bmv2] [T] [thread 31552] [304.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:19:03.057] [bmv2] [T] [thread 31552] [304.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:19:03.057] [bmv2] [T] [thread 31552] [304.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:19:03.057] [bmv2] [T] [thread 31552] [304.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:19:03.057] [bmv2] [D] [thread 31552] [304.0] [cxt 0] Looking up key:

[23:19:03.057] [bmv2] [D] [thread 31552] [304.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:19:03.057] [bmv2] [D] [thread 31552] [304.0] [cxt 0] Action entry is fast_reroute126 - 
[23:19:03.057] [bmv2] [T] [thread 31552] [304.0] [cxt 0] Action fast_reroute126
[23:19:03.057] [bmv2] [T] [thread 31552] [304.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:19:03.057] [bmv2] [T] [thread 31552] [304.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:19:03.057] [bmv2] [D] [thread 31552] [304.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:19:03.057] [bmv2] [D] [thread 31552] [304.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:19:03.057] [bmv2] [D] [thread 31552] [304.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:19:03.057] [bmv2] [D] [thread 31552] [304.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:19:03.057] [bmv2] [T] [thread 31552] [304.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:19:03.057] [bmv2] [T] [thread 31552] [304.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:19:03.057] [bmv2] [T] [thread 31552] [304.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:19:03.057] [bmv2] [T] [thread 31552] [304.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:19:03.057] [bmv2] [T] [thread 31552] [304.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:19:03.057] [bmv2] [D] [thread 31552] [304.0] [cxt 0] Looking up key:

[23:19:03.057] [bmv2] [D] [thread 31552] [304.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:19:03.057] [bmv2] [D] [thread 31552] [304.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:19:03.057] [bmv2] [T] [thread 31552] [304.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:19:03.057] [bmv2] [T] [thread 31552] [304.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:19:03.057] [bmv2] [T] [thread 31552] [304.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:19:03.057] [bmv2] [T] [thread 31552] [304.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:19:03.057] [bmv2] [T] [thread 31552] [304.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:19:03.057] [bmv2] [T] [thread 31552] [304.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:19:03.057] [bmv2] [T] [thread 31552] [304.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:19:03.057] [bmv2] [T] [thread 31552] [304.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:19:03.057] [bmv2] [T] [thread 31552] [304.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:19:03.057] [bmv2] [D] [thread 31552] [304.0] [cxt 0] Pipeline 'ingress': end
[23:19:03.057] [bmv2] [D] [thread 31552] [304.0] [cxt 0] Egress port is 4
[23:19:03.058] [bmv2] [D] [thread 31553] [304.0] [cxt 0] Pipeline 'egress': start
[23:19:03.058] [bmv2] [D] [thread 31553] [304.0] [cxt 0] Pipeline 'egress': end
[23:19:03.058] [bmv2] [D] [thread 31553] [304.0] [cxt 0] Deparser 'deparser': start
[23:19:03.058] [bmv2] [D] [thread 31553] [304.0] [cxt 0] Updating checksum 'cksum'
[23:19:03.058] [bmv2] [D] [thread 31553] [304.0] [cxt 0] Deparsing header 'ethernet'
[23:19:03.058] [bmv2] [D] [thread 31553] [304.0] [cxt 0] Deparsing header 'ipv4'
[23:19:03.058] [bmv2] [D] [thread 31553] [304.0] [cxt 0] Deparser 'deparser': end
[23:19:03.058] [bmv2] [D] [thread 31557] [304.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:19:03.067] [bmv2] [D] [thread 31552] [305.0] [cxt 0] Processing packet received on port 3
[23:19:03.067] [bmv2] [D] [thread 31552] [305.0] [cxt 0] Parser 'parser': start
[23:19:03.067] [bmv2] [D] [thread 31552] [305.0] [cxt 0] Parser 'parser' entering state 'start'
[23:19:03.067] [bmv2] [D] [thread 31552] [305.0] [cxt 0] Extracting header 'ethernet'
[23:19:03.067] [bmv2] [D] [thread 31552] [305.0] [cxt 0] Parser state 'start': key is 0800
[23:19:03.067] [bmv2] [T] [thread 31552] [305.0] [cxt 0] Bytes parsed: 14
[23:19:03.067] [bmv2] [D] [thread 31552] [305.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:19:03.067] [bmv2] [D] [thread 31552] [305.0] [cxt 0] Extracting header 'ipv4'
[23:19:03.067] [bmv2] [D] [thread 31552] [305.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:19:03.067] [bmv2] [T] [thread 31552] [305.0] [cxt 0] Bytes parsed: 34
[23:19:03.067] [bmv2] [D] [thread 31552] [305.0] [cxt 0] Parser 'parser': end
[23:19:03.067] [bmv2] [D] [thread 31552] [305.0] [cxt 0] Pipeline 'ingress': start
[23:19:03.067] [bmv2] [T] [thread 31552] [305.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:19:03.067] [bmv2] [T] [thread 31552] [305.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:19:03.067] [bmv2] [D] [thread 31552] [305.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:19:03.068] [bmv2] [D] [thread 31552] [305.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:19:03.068] [bmv2] [D] [thread 31552] [305.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:19:03.068] [bmv2] [D] [thread 31552] [305.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:19:03.068] [bmv2] [T] [thread 31552] [305.0] [cxt 0] Action MyIngress.read_port
[23:19:03.068] [bmv2] [T] [thread 31552] [305.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:19:03.068] [bmv2] [T] [thread 31552] [305.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:19:03.068] [bmv2] [T] [thread 31552] [305.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:19:03.068] [bmv2] [T] [thread 31552] [305.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:19:03.068] [bmv2] [T] [thread 31552] [305.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:19:03.068] [bmv2] [T] [thread 31552] [305.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:19:03.068] [bmv2] [T] [thread 31552] [305.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:19:03.068] [bmv2] [D] [thread 31552] [305.0] [cxt 0] Looking up key:

[23:19:03.068] [bmv2] [D] [thread 31552] [305.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:19:03.068] [bmv2] [D] [thread 31552] [305.0] [cxt 0] Action entry is fast_reroute126 - 
[23:19:03.068] [bmv2] [T] [thread 31552] [305.0] [cxt 0] Action fast_reroute126
[23:19:03.068] [bmv2] [T] [thread 31552] [305.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:19:03.068] [bmv2] [T] [thread 31552] [305.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:19:03.068] [bmv2] [D] [thread 31552] [305.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:19:03.068] [bmv2] [D] [thread 31552] [305.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:19:03.068] [bmv2] [D] [thread 31552] [305.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:19:03.068] [bmv2] [D] [thread 31552] [305.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:19:03.068] [bmv2] [T] [thread 31552] [305.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:19:03.068] [bmv2] [T] [thread 31552] [305.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:19:03.068] [bmv2] [T] [thread 31552] [305.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:19:03.068] [bmv2] [T] [thread 31552] [305.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:19:03.068] [bmv2] [T] [thread 31552] [305.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:19:03.068] [bmv2] [D] [thread 31552] [305.0] [cxt 0] Looking up key:

[23:19:03.068] [bmv2] [D] [thread 31552] [305.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:19:03.068] [bmv2] [D] [thread 31552] [305.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:19:03.068] [bmv2] [T] [thread 31552] [305.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:19:03.068] [bmv2] [T] [thread 31552] [305.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:19:03.068] [bmv2] [T] [thread 31552] [305.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:19:03.068] [bmv2] [T] [thread 31552] [305.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:19:03.068] [bmv2] [T] [thread 31552] [305.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:19:03.068] [bmv2] [T] [thread 31552] [305.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:19:03.068] [bmv2] [T] [thread 31552] [305.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:19:03.068] [bmv2] [T] [thread 31552] [305.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:19:03.068] [bmv2] [T] [thread 31552] [305.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:19:03.068] [bmv2] [D] [thread 31552] [305.0] [cxt 0] Pipeline 'ingress': end
[23:19:03.068] [bmv2] [D] [thread 31552] [305.0] [cxt 0] Egress port is 4
[23:19:03.069] [bmv2] [D] [thread 31553] [305.0] [cxt 0] Pipeline 'egress': start
[23:19:03.069] [bmv2] [D] [thread 31553] [305.0] [cxt 0] Pipeline 'egress': end
[23:19:03.069] [bmv2] [D] [thread 31553] [305.0] [cxt 0] Deparser 'deparser': start
[23:19:03.069] [bmv2] [D] [thread 31553] [305.0] [cxt 0] Updating checksum 'cksum'
[23:19:03.069] [bmv2] [D] [thread 31553] [305.0] [cxt 0] Deparsing header 'ethernet'
[23:19:03.069] [bmv2] [D] [thread 31553] [305.0] [cxt 0] Deparsing header 'ipv4'
[23:19:03.069] [bmv2] [D] [thread 31553] [305.0] [cxt 0] Deparser 'deparser': end
[23:19:03.069] [bmv2] [D] [thread 31557] [305.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:19:03.596] [bmv2] [D] [thread 31552] [306.0] [cxt 0] Processing packet received on port 3
[23:19:03.596] [bmv2] [D] [thread 31552] [306.0] [cxt 0] Parser 'parser': start
[23:19:03.596] [bmv2] [D] [thread 31552] [306.0] [cxt 0] Parser 'parser' entering state 'start'
[23:19:03.596] [bmv2] [D] [thread 31552] [306.0] [cxt 0] Extracting header 'ethernet'
[23:19:03.596] [bmv2] [D] [thread 31552] [306.0] [cxt 0] Parser state 'start': key is 0800
[23:19:03.596] [bmv2] [T] [thread 31552] [306.0] [cxt 0] Bytes parsed: 14
[23:19:03.596] [bmv2] [D] [thread 31552] [306.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:19:03.596] [bmv2] [D] [thread 31552] [306.0] [cxt 0] Extracting header 'ipv4'
[23:19:03.596] [bmv2] [D] [thread 31552] [306.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:19:03.596] [bmv2] [T] [thread 31552] [306.0] [cxt 0] Bytes parsed: 34
[23:19:03.596] [bmv2] [D] [thread 31552] [306.0] [cxt 0] Parser 'parser': end
[23:19:03.596] [bmv2] [D] [thread 31552] [306.0] [cxt 0] Pipeline 'ingress': start
[23:19:03.596] [bmv2] [T] [thread 31552] [306.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:19:03.596] [bmv2] [T] [thread 31552] [306.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:19:03.596] [bmv2] [D] [thread 31552] [306.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:19:03.596] [bmv2] [D] [thread 31552] [306.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:19:03.596] [bmv2] [D] [thread 31552] [306.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:19:03.596] [bmv2] [D] [thread 31552] [306.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:19:03.596] [bmv2] [T] [thread 31552] [306.0] [cxt 0] Action MyIngress.read_port
[23:19:03.596] [bmv2] [T] [thread 31552] [306.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:19:03.596] [bmv2] [T] [thread 31552] [306.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:19:03.597] [bmv2] [T] [thread 31552] [306.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:19:03.597] [bmv2] [T] [thread 31552] [306.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:19:03.597] [bmv2] [T] [thread 31552] [306.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:19:03.597] [bmv2] [T] [thread 31552] [306.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:19:03.597] [bmv2] [T] [thread 31552] [306.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:19:03.597] [bmv2] [D] [thread 31552] [306.0] [cxt 0] Looking up key:

[23:19:03.597] [bmv2] [D] [thread 31552] [306.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:19:03.597] [bmv2] [D] [thread 31552] [306.0] [cxt 0] Action entry is fast_reroute126 - 
[23:19:03.597] [bmv2] [T] [thread 31552] [306.0] [cxt 0] Action fast_reroute126
[23:19:03.597] [bmv2] [T] [thread 31552] [306.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:19:03.597] [bmv2] [T] [thread 31552] [306.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:19:03.597] [bmv2] [D] [thread 31552] [306.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:19:03.597] [bmv2] [D] [thread 31552] [306.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:19:03.597] [bmv2] [D] [thread 31552] [306.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:19:03.597] [bmv2] [D] [thread 31552] [306.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:19:03.597] [bmv2] [T] [thread 31552] [306.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:19:03.597] [bmv2] [T] [thread 31552] [306.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:19:03.597] [bmv2] [T] [thread 31552] [306.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:19:03.597] [bmv2] [T] [thread 31552] [306.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:19:03.597] [bmv2] [T] [thread 31552] [306.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:19:03.597] [bmv2] [D] [thread 31552] [306.0] [cxt 0] Looking up key:

[23:19:03.597] [bmv2] [D] [thread 31552] [306.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:19:03.597] [bmv2] [D] [thread 31552] [306.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:19:03.597] [bmv2] [T] [thread 31552] [306.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:19:03.597] [bmv2] [T] [thread 31552] [306.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:19:03.597] [bmv2] [T] [thread 31552] [306.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:19:03.597] [bmv2] [T] [thread 31552] [306.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:19:03.597] [bmv2] [T] [thread 31552] [306.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:19:03.597] [bmv2] [T] [thread 31552] [306.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:19:03.597] [bmv2] [T] [thread 31552] [306.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:19:03.597] [bmv2] [T] [thread 31552] [306.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:19:03.597] [bmv2] [T] [thread 31552] [306.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:19:03.597] [bmv2] [D] [thread 31552] [306.0] [cxt 0] Pipeline 'ingress': end
[23:19:03.597] [bmv2] [D] [thread 31552] [306.0] [cxt 0] Egress port is 4
[23:19:03.597] [bmv2] [D] [thread 31553] [306.0] [cxt 0] Pipeline 'egress': start
[23:19:03.597] [bmv2] [D] [thread 31553] [306.0] [cxt 0] Pipeline 'egress': end
[23:19:03.597] [bmv2] [D] [thread 31553] [306.0] [cxt 0] Deparser 'deparser': start
[23:19:03.598] [bmv2] [D] [thread 31553] [306.0] [cxt 0] Updating checksum 'cksum'
[23:19:03.598] [bmv2] [D] [thread 31553] [306.0] [cxt 0] Deparsing header 'ethernet'
[23:19:03.598] [bmv2] [D] [thread 31553] [306.0] [cxt 0] Deparsing header 'ipv4'
[23:19:03.598] [bmv2] [D] [thread 31553] [306.0] [cxt 0] Deparser 'deparser': end
[23:19:03.598] [bmv2] [D] [thread 31557] [306.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:19:04.664] [bmv2] [D] [thread 31552] [307.0] [cxt 0] Processing packet received on port 3
[23:19:04.664] [bmv2] [D] [thread 31552] [307.0] [cxt 0] Parser 'parser': start
[23:19:04.664] [bmv2] [D] [thread 31552] [307.0] [cxt 0] Parser 'parser' entering state 'start'
[23:19:04.664] [bmv2] [D] [thread 31552] [307.0] [cxt 0] Extracting header 'ethernet'
[23:19:04.664] [bmv2] [D] [thread 31552] [307.0] [cxt 0] Parser state 'start': key is 0800
[23:19:04.664] [bmv2] [T] [thread 31552] [307.0] [cxt 0] Bytes parsed: 14
[23:19:04.664] [bmv2] [D] [thread 31552] [307.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:19:04.664] [bmv2] [D] [thread 31552] [307.0] [cxt 0] Extracting header 'ipv4'
[23:19:04.664] [bmv2] [D] [thread 31552] [307.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:19:04.664] [bmv2] [T] [thread 31552] [307.0] [cxt 0] Bytes parsed: 34
[23:19:04.665] [bmv2] [D] [thread 31552] [307.0] [cxt 0] Parser 'parser': end
[23:19:04.665] [bmv2] [D] [thread 31552] [307.0] [cxt 0] Pipeline 'ingress': start
[23:19:04.665] [bmv2] [T] [thread 31552] [307.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:19:04.665] [bmv2] [T] [thread 31552] [307.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:19:04.665] [bmv2] [D] [thread 31552] [307.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:19:04.665] [bmv2] [D] [thread 31552] [307.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:19:04.665] [bmv2] [D] [thread 31552] [307.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:19:04.665] [bmv2] [D] [thread 31552] [307.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:19:04.665] [bmv2] [T] [thread 31552] [307.0] [cxt 0] Action MyIngress.read_port
[23:19:04.665] [bmv2] [T] [thread 31552] [307.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:19:04.665] [bmv2] [T] [thread 31552] [307.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:19:04.665] [bmv2] [T] [thread 31552] [307.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:19:04.665] [bmv2] [T] [thread 31552] [307.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:19:04.665] [bmv2] [T] [thread 31552] [307.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:19:04.665] [bmv2] [T] [thread 31552] [307.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:19:04.665] [bmv2] [T] [thread 31552] [307.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:19:04.665] [bmv2] [D] [thread 31552] [307.0] [cxt 0] Looking up key:

[23:19:04.665] [bmv2] [D] [thread 31552] [307.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:19:04.665] [bmv2] [D] [thread 31552] [307.0] [cxt 0] Action entry is fast_reroute126 - 
[23:19:04.665] [bmv2] [T] [thread 31552] [307.0] [cxt 0] Action fast_reroute126
[23:19:04.665] [bmv2] [T] [thread 31552] [307.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:19:04.665] [bmv2] [T] [thread 31552] [307.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:19:04.665] [bmv2] [D] [thread 31552] [307.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:19:04.665] [bmv2] [D] [thread 31552] [307.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:19:04.665] [bmv2] [D] [thread 31552] [307.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:19:04.665] [bmv2] [D] [thread 31552] [307.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:19:04.665] [bmv2] [T] [thread 31552] [307.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:19:04.665] [bmv2] [T] [thread 31552] [307.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:19:04.665] [bmv2] [T] [thread 31552] [307.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:19:04.665] [bmv2] [T] [thread 31552] [307.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:19:04.665] [bmv2] [T] [thread 31552] [307.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:19:04.665] [bmv2] [D] [thread 31552] [307.0] [cxt 0] Looking up key:

[23:19:04.665] [bmv2] [D] [thread 31552] [307.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:19:04.665] [bmv2] [D] [thread 31552] [307.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:19:04.665] [bmv2] [T] [thread 31552] [307.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:19:04.665] [bmv2] [T] [thread 31552] [307.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:19:04.665] [bmv2] [T] [thread 31552] [307.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:19:04.665] [bmv2] [T] [thread 31552] [307.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:19:04.665] [bmv2] [T] [thread 31552] [307.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:19:04.666] [bmv2] [T] [thread 31552] [307.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:19:04.666] [bmv2] [T] [thread 31552] [307.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:19:04.666] [bmv2] [T] [thread 31552] [307.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:19:04.666] [bmv2] [T] [thread 31552] [307.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:19:04.666] [bmv2] [D] [thread 31552] [307.0] [cxt 0] Pipeline 'ingress': end
[23:19:04.666] [bmv2] [D] [thread 31552] [307.0] [cxt 0] Egress port is 4
[23:19:04.666] [bmv2] [D] [thread 31553] [307.0] [cxt 0] Pipeline 'egress': start
[23:19:04.666] [bmv2] [D] [thread 31553] [307.0] [cxt 0] Pipeline 'egress': end
[23:19:04.666] [bmv2] [D] [thread 31553] [307.0] [cxt 0] Deparser 'deparser': start
[23:19:04.666] [bmv2] [D] [thread 31553] [307.0] [cxt 0] Updating checksum 'cksum'
[23:19:04.666] [bmv2] [D] [thread 31553] [307.0] [cxt 0] Deparsing header 'ethernet'
[23:19:04.666] [bmv2] [D] [thread 31553] [307.0] [cxt 0] Deparsing header 'ipv4'
[23:19:04.666] [bmv2] [D] [thread 31553] [307.0] [cxt 0] Deparser 'deparser': end
[23:19:04.666] [bmv2] [D] [thread 31557] [307.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:19:05.201] [bmv2] [D] [thread 31552] [308.0] [cxt 0] Processing packet received on port 3
[23:19:05.201] [bmv2] [D] [thread 31552] [308.0] [cxt 0] Parser 'parser': start
[23:19:05.201] [bmv2] [D] [thread 31552] [308.0] [cxt 0] Parser 'parser' entering state 'start'
[23:19:05.201] [bmv2] [D] [thread 31552] [308.0] [cxt 0] Extracting header 'ethernet'
[23:19:05.201] [bmv2] [D] [thread 31552] [308.0] [cxt 0] Parser state 'start': key is 0800
[23:19:05.201] [bmv2] [T] [thread 31552] [308.0] [cxt 0] Bytes parsed: 14
[23:19:05.201] [bmv2] [D] [thread 31552] [308.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:19:05.201] [bmv2] [D] [thread 31552] [308.0] [cxt 0] Extracting header 'ipv4'
[23:19:05.201] [bmv2] [D] [thread 31552] [308.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:19:05.201] [bmv2] [T] [thread 31552] [308.0] [cxt 0] Bytes parsed: 34
[23:19:05.201] [bmv2] [D] [thread 31552] [308.0] [cxt 0] Parser 'parser': end
[23:19:05.201] [bmv2] [D] [thread 31552] [308.0] [cxt 0] Pipeline 'ingress': start
[23:19:05.201] [bmv2] [T] [thread 31552] [308.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:19:05.201] [bmv2] [T] [thread 31552] [308.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:19:05.201] [bmv2] [D] [thread 31552] [308.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:19:05.201] [bmv2] [D] [thread 31552] [308.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:19:05.201] [bmv2] [D] [thread 31552] [308.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:19:05.201] [bmv2] [D] [thread 31552] [308.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:19:05.201] [bmv2] [T] [thread 31552] [308.0] [cxt 0] Action MyIngress.read_port
[23:19:05.201] [bmv2] [T] [thread 31552] [308.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:19:05.201] [bmv2] [T] [thread 31552] [308.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:19:05.201] [bmv2] [T] [thread 31552] [308.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:19:05.202] [bmv2] [T] [thread 31552] [308.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:19:05.202] [bmv2] [T] [thread 31552] [308.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:19:05.202] [bmv2] [T] [thread 31552] [308.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:19:05.202] [bmv2] [T] [thread 31552] [308.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:19:05.202] [bmv2] [D] [thread 31552] [308.0] [cxt 0] Looking up key:

[23:19:05.202] [bmv2] [D] [thread 31552] [308.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:19:05.202] [bmv2] [D] [thread 31552] [308.0] [cxt 0] Action entry is fast_reroute126 - 
[23:19:05.202] [bmv2] [T] [thread 31552] [308.0] [cxt 0] Action fast_reroute126
[23:19:05.202] [bmv2] [T] [thread 31552] [308.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:19:05.202] [bmv2] [T] [thread 31552] [308.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:19:05.202] [bmv2] [D] [thread 31552] [308.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:19:05.202] [bmv2] [D] [thread 31552] [308.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:19:05.202] [bmv2] [D] [thread 31552] [308.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:19:05.202] [bmv2] [D] [thread 31552] [308.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:19:05.202] [bmv2] [T] [thread 31552] [308.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:19:05.202] [bmv2] [T] [thread 31552] [308.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:19:05.202] [bmv2] [T] [thread 31552] [308.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:19:05.202] [bmv2] [T] [thread 31552] [308.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:19:05.202] [bmv2] [T] [thread 31552] [308.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:19:05.202] [bmv2] [D] [thread 31552] [308.0] [cxt 0] Looking up key:

[23:19:05.202] [bmv2] [D] [thread 31552] [308.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:19:05.202] [bmv2] [D] [thread 31552] [308.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:19:05.202] [bmv2] [T] [thread 31552] [308.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:19:05.202] [bmv2] [T] [thread 31552] [308.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:19:05.202] [bmv2] [T] [thread 31552] [308.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:19:05.202] [bmv2] [T] [thread 31552] [308.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:19:05.202] [bmv2] [T] [thread 31552] [308.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:19:05.202] [bmv2] [T] [thread 31552] [308.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 5
[23:19:05.202] [bmv2] [T] [thread 31552] [308.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:19:05.202] [bmv2] [T] [thread 31552] [308.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:19:05.202] [bmv2] [T] [thread 31552] [308.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:19:05.202] [bmv2] [D] [thread 31552] [308.0] [cxt 0] Pipeline 'ingress': end
[23:19:05.202] [bmv2] [D] [thread 31552] [308.0] [cxt 0] Egress port is 4
[23:19:05.202] [bmv2] [D] [thread 31553] [308.0] [cxt 0] Pipeline 'egress': start
[23:19:05.202] [bmv2] [D] [thread 31553] [308.0] [cxt 0] Pipeline 'egress': end
[23:19:05.202] [bmv2] [D] [thread 31553] [308.0] [cxt 0] Deparser 'deparser': start
[23:19:05.202] [bmv2] [D] [thread 31553] [308.0] [cxt 0] Updating checksum 'cksum'
[23:19:05.202] [bmv2] [D] [thread 31553] [308.0] [cxt 0] Deparsing header 'ethernet'
[23:19:05.202] [bmv2] [D] [thread 31553] [308.0] [cxt 0] Deparsing header 'ipv4'
[23:19:05.202] [bmv2] [D] [thread 31553] [308.0] [cxt 0] Deparser 'deparser': end
[23:19:05.203] [bmv2] [D] [thread 31557] [308.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:19:06.284] [bmv2] [D] [thread 31552] [309.0] [cxt 0] Processing packet received on port 3
[23:19:06.284] [bmv2] [D] [thread 31552] [309.0] [cxt 0] Parser 'parser': start
[23:19:06.284] [bmv2] [D] [thread 31552] [309.0] [cxt 0] Parser 'parser' entering state 'start'
[23:19:06.284] [bmv2] [D] [thread 31552] [309.0] [cxt 0] Extracting header 'ethernet'
[23:19:06.284] [bmv2] [D] [thread 31552] [309.0] [cxt 0] Parser state 'start': key is 0800
[23:19:06.284] [bmv2] [T] [thread 31552] [309.0] [cxt 0] Bytes parsed: 14
[23:19:06.284] [bmv2] [D] [thread 31552] [309.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:19:06.284] [bmv2] [D] [thread 31552] [309.0] [cxt 0] Extracting header 'ipv4'
[23:19:06.285] [bmv2] [D] [thread 31552] [309.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:19:06.285] [bmv2] [T] [thread 31552] [309.0] [cxt 0] Bytes parsed: 34
[23:19:06.285] [bmv2] [D] [thread 31552] [309.0] [cxt 0] Parser 'parser': end
[23:19:06.285] [bmv2] [D] [thread 31552] [309.0] [cxt 0] Pipeline 'ingress': start
[23:19:06.285] [bmv2] [T] [thread 31552] [309.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:19:06.285] [bmv2] [T] [thread 31552] [309.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:19:06.285] [bmv2] [D] [thread 31552] [309.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:19:06.285] [bmv2] [D] [thread 31552] [309.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:19:06.285] [bmv2] [D] [thread 31552] [309.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:19:06.285] [bmv2] [D] [thread 31552] [309.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:19:06.285] [bmv2] [T] [thread 31552] [309.0] [cxt 0] Action MyIngress.read_port
[23:19:06.285] [bmv2] [T] [thread 31552] [309.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:19:06.285] [bmv2] [T] [thread 31552] [309.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:19:06.285] [bmv2] [T] [thread 31552] [309.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:19:06.285] [bmv2] [T] [thread 31552] [309.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:19:06.285] [bmv2] [T] [thread 31552] [309.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:19:06.285] [bmv2] [T] [thread 31552] [309.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:19:06.285] [bmv2] [T] [thread 31552] [309.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:19:06.285] [bmv2] [D] [thread 31552] [309.0] [cxt 0] Looking up key:

[23:19:06.285] [bmv2] [D] [thread 31552] [309.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:19:06.285] [bmv2] [D] [thread 31552] [309.0] [cxt 0] Action entry is fast_reroute126 - 
[23:19:06.285] [bmv2] [T] [thread 31552] [309.0] [cxt 0] Action fast_reroute126
[23:19:06.285] [bmv2] [T] [thread 31552] [309.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:19:06.285] [bmv2] [T] [thread 31552] [309.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:19:06.285] [bmv2] [D] [thread 31552] [309.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:19:06.285] [bmv2] [D] [thread 31552] [309.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:19:06.285] [bmv2] [D] [thread 31552] [309.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:19:06.285] [bmv2] [D] [thread 31552] [309.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:19:06.285] [bmv2] [T] [thread 31552] [309.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:19:06.285] [bmv2] [T] [thread 31552] [309.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:19:06.285] [bmv2] [T] [thread 31552] [309.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:19:06.285] [bmv2] [T] [thread 31552] [309.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:19:06.285] [bmv2] [T] [thread 31552] [309.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:19:06.285] [bmv2] [D] [thread 31552] [309.0] [cxt 0] Looking up key:

[23:19:06.285] [bmv2] [D] [thread 31552] [309.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:19:06.285] [bmv2] [D] [thread 31552] [309.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:19:06.285] [bmv2] [T] [thread 31552] [309.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:19:06.285] [bmv2] [T] [thread 31552] [309.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:19:06.286] [bmv2] [T] [thread 31552] [309.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 5
[23:19:06.286] [bmv2] [T] [thread 31552] [309.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:19:06.286] [bmv2] [T] [thread 31552] [309.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:19:06.286] [bmv2] [T] [thread 31552] [309.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 6
[23:19:06.286] [bmv2] [T] [thread 31552] [309.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:19:06.286] [bmv2] [T] [thread 31552] [309.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:19:06.286] [bmv2] [T] [thread 31552] [309.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:19:06.286] [bmv2] [D] [thread 31552] [309.0] [cxt 0] Pipeline 'ingress': end
[23:19:06.286] [bmv2] [D] [thread 31552] [309.0] [cxt 0] Egress port is 4
[23:19:06.286] [bmv2] [D] [thread 31553] [309.0] [cxt 0] Pipeline 'egress': start
[23:19:06.286] [bmv2] [D] [thread 31553] [309.0] [cxt 0] Pipeline 'egress': end
[23:19:06.286] [bmv2] [D] [thread 31553] [309.0] [cxt 0] Deparser 'deparser': start
[23:19:06.286] [bmv2] [D] [thread 31553] [309.0] [cxt 0] Updating checksum 'cksum'
[23:19:06.286] [bmv2] [D] [thread 31553] [309.0] [cxt 0] Deparsing header 'ethernet'
[23:19:06.286] [bmv2] [D] [thread 31553] [309.0] [cxt 0] Deparsing header 'ipv4'
[23:19:06.286] [bmv2] [D] [thread 31553] [309.0] [cxt 0] Deparser 'deparser': end
[23:19:06.286] [bmv2] [D] [thread 31557] [309.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:19:06.819] [bmv2] [D] [thread 31552] [310.0] [cxt 0] Processing packet received on port 3
[23:19:06.819] [bmv2] [D] [thread 31552] [310.0] [cxt 0] Parser 'parser': start
[23:19:06.819] [bmv2] [D] [thread 31552] [310.0] [cxt 0] Parser 'parser' entering state 'start'
[23:19:06.819] [bmv2] [D] [thread 31552] [310.0] [cxt 0] Extracting header 'ethernet'
[23:19:06.819] [bmv2] [D] [thread 31552] [310.0] [cxt 0] Parser state 'start': key is 0800
[23:19:06.819] [bmv2] [T] [thread 31552] [310.0] [cxt 0] Bytes parsed: 14
[23:19:06.819] [bmv2] [D] [thread 31552] [310.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:19:06.819] [bmv2] [D] [thread 31552] [310.0] [cxt 0] Extracting header 'ipv4'
[23:19:06.819] [bmv2] [D] [thread 31552] [310.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:19:06.819] [bmv2] [T] [thread 31552] [310.0] [cxt 0] Bytes parsed: 34
[23:19:06.819] [bmv2] [D] [thread 31552] [310.0] [cxt 0] Parser 'parser': end
[23:19:06.819] [bmv2] [D] [thread 31552] [310.0] [cxt 0] Pipeline 'ingress': start
[23:19:06.819] [bmv2] [T] [thread 31552] [310.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:19:06.819] [bmv2] [T] [thread 31552] [310.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:19:06.820] [bmv2] [D] [thread 31552] [310.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:19:06.820] [bmv2] [D] [thread 31552] [310.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:19:06.820] [bmv2] [D] [thread 31552] [310.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:19:06.820] [bmv2] [D] [thread 31552] [310.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:19:06.820] [bmv2] [T] [thread 31552] [310.0] [cxt 0] Action MyIngress.read_port
[23:19:06.820] [bmv2] [T] [thread 31552] [310.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:19:06.820] [bmv2] [T] [thread 31552] [310.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:19:06.820] [bmv2] [T] [thread 31552] [310.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:19:06.820] [bmv2] [T] [thread 31552] [310.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:19:06.820] [bmv2] [T] [thread 31552] [310.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:19:06.820] [bmv2] [T] [thread 31552] [310.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:19:06.820] [bmv2] [T] [thread 31552] [310.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:19:06.820] [bmv2] [D] [thread 31552] [310.0] [cxt 0] Looking up key:

[23:19:06.820] [bmv2] [D] [thread 31552] [310.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:19:06.820] [bmv2] [D] [thread 31552] [310.0] [cxt 0] Action entry is fast_reroute126 - 
[23:19:06.820] [bmv2] [T] [thread 31552] [310.0] [cxt 0] Action fast_reroute126
[23:19:06.820] [bmv2] [T] [thread 31552] [310.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:19:06.820] [bmv2] [T] [thread 31552] [310.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:19:06.820] [bmv2] [D] [thread 31552] [310.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:19:06.820] [bmv2] [D] [thread 31552] [310.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:19:06.820] [bmv2] [D] [thread 31552] [310.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:19:06.820] [bmv2] [D] [thread 31552] [310.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:19:06.820] [bmv2] [T] [thread 31552] [310.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:19:06.820] [bmv2] [T] [thread 31552] [310.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:19:06.820] [bmv2] [T] [thread 31552] [310.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:19:06.820] [bmv2] [T] [thread 31552] [310.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:19:06.820] [bmv2] [T] [thread 31552] [310.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:19:06.820] [bmv2] [D] [thread 31552] [310.0] [cxt 0] Looking up key:

[23:19:06.820] [bmv2] [D] [thread 31552] [310.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:19:06.820] [bmv2] [D] [thread 31552] [310.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:19:06.820] [bmv2] [T] [thread 31552] [310.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:19:06.820] [bmv2] [T] [thread 31552] [310.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:19:06.820] [bmv2] [T] [thread 31552] [310.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 6
[23:19:06.820] [bmv2] [T] [thread 31552] [310.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:19:06.820] [bmv2] [T] [thread 31552] [310.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:19:06.820] [bmv2] [T] [thread 31552] [310.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 7
[23:19:06.820] [bmv2] [T] [thread 31552] [310.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:19:06.820] [bmv2] [T] [thread 31552] [310.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 7
[23:19:06.820] [bmv2] [T] [thread 31552] [310.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is true
[23:19:06.820] [bmv2] [T] [thread 31552] [310.0] [cxt 0] Applying table 'tbl_read_depot_port'
[23:19:06.821] [bmv2] [D] [thread 31552] [310.0] [cxt 0] Looking up key:

[23:19:06.821] [bmv2] [D] [thread 31552] [310.0] [cxt 0] Table 'tbl_read_depot_port': miss
[23:19:06.821] [bmv2] [D] [thread 31552] [310.0] [cxt 0] Action entry is MyIngress.read_depot_port - 
[23:19:06.821] [bmv2] [T] [thread 31552] [310.0] [cxt 0] Action MyIngress.read_depot_port
[23:19:06.821] [bmv2] [T] [thread 31552] [310.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(86) Primitive depotPort.read(meta.depotPort, 0)
[23:19:06.821] [bmv2] [T] [thread 31552] [310.0] [cxt 0] Read register 'MyIngress.depotPort' at index 0 read value 0
[23:19:06.821] [bmv2] [T] [thread 31552] [310.0] [cxt 0] Applying table 'tbl_fast_reroute133'
[23:19:06.821] [bmv2] [D] [thread 31552] [310.0] [cxt 0] Looking up key:

[23:19:06.821] [bmv2] [D] [thread 31552] [310.0] [cxt 0] Table 'tbl_fast_reroute133': miss
[23:19:06.821] [bmv2] [D] [thread 31552] [310.0] [cxt 0] Action entry is fast_reroute133 - 
[23:19:06.821] [bmv2] [T] [thread 31552] [310.0] [cxt 0] Action fast_reroute133
[23:19:06.821] [bmv2] [T] [thread 31552] [310.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(133) Primitive standard_metadata.egress_spec = (bit<9>) meta.depotPort
[23:19:06.821] [bmv2] [T] [thread 31552] [310.0] [cxt 0] Applying table 'tbl_reset_curr_path_size'
[23:19:06.821] [bmv2] [D] [thread 31552] [310.0] [cxt 0] Looking up key:

[23:19:06.821] [bmv2] [D] [thread 31552] [310.0] [cxt 0] Table 'tbl_reset_curr_path_size': miss
[23:19:06.821] [bmv2] [D] [thread 31552] [310.0] [cxt 0] Action entry is MyIngress.reset_curr_path_size - 
[23:19:06.821] [bmv2] [T] [thread 31552] [310.0] [cxt 0] Action MyIngress.reset_curr_path_size
[23:19:06.821] [bmv2] [T] [thread 31552] [310.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(81) Primitive currPathSize.write(meta.indexPath, 0)
[23:19:06.821] [bmv2] [T] [thread 31552] [310.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 0
[23:19:06.821] [bmv2] [D] [thread 31552] [310.0] [cxt 0] Pipeline 'ingress': end
[23:19:06.821] [bmv2] [D] [thread 31552] [310.0] [cxt 0] Egress port is 0
[23:19:06.821] [bmv2] [D] [thread 31553] [310.0] [cxt 0] Pipeline 'egress': start
[23:19:06.821] [bmv2] [D] [thread 31553] [310.0] [cxt 0] Pipeline 'egress': end
[23:19:06.821] [bmv2] [D] [thread 31553] [310.0] [cxt 0] Deparser 'deparser': start
[23:19:06.821] [bmv2] [D] [thread 31553] [310.0] [cxt 0] Updating checksum 'cksum'
[23:19:06.821] [bmv2] [D] [thread 31553] [310.0] [cxt 0] Deparsing header 'ethernet'
[23:19:06.821] [bmv2] [D] [thread 31553] [310.0] [cxt 0] Deparsing header 'ipv4'
[23:19:06.821] [bmv2] [D] [thread 31553] [310.0] [cxt 0] Deparser 'deparser': end
[23:19:06.821] [bmv2] [D] [thread 31557] [310.0] [cxt 0] Transmitting packet of size 54 out of port 0
[23:19:07.354] [bmv2] [D] [thread 31552] [311.0] [cxt 0] Processing packet received on port 3
[23:19:07.354] [bmv2] [D] [thread 31552] [311.0] [cxt 0] Parser 'parser': start
[23:19:07.354] [bmv2] [D] [thread 31552] [311.0] [cxt 0] Parser 'parser' entering state 'start'
[23:19:07.354] [bmv2] [D] [thread 31552] [311.0] [cxt 0] Extracting header 'ethernet'
[23:19:07.354] [bmv2] [D] [thread 31552] [311.0] [cxt 0] Parser state 'start': key is 0800
[23:19:07.354] [bmv2] [T] [thread 31552] [311.0] [cxt 0] Bytes parsed: 14
[23:19:07.354] [bmv2] [D] [thread 31552] [311.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:19:07.354] [bmv2] [D] [thread 31552] [311.0] [cxt 0] Extracting header 'ipv4'
[23:19:07.354] [bmv2] [D] [thread 31552] [311.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:19:07.354] [bmv2] [T] [thread 31552] [311.0] [cxt 0] Bytes parsed: 34
[23:19:07.354] [bmv2] [D] [thread 31552] [311.0] [cxt 0] Parser 'parser': end
[23:19:07.354] [bmv2] [D] [thread 31552] [311.0] [cxt 0] Pipeline 'ingress': start
[23:19:07.355] [bmv2] [T] [thread 31552] [311.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:19:07.355] [bmv2] [T] [thread 31552] [311.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:19:07.355] [bmv2] [D] [thread 31552] [311.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:19:07.355] [bmv2] [D] [thread 31552] [311.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:19:07.355] [bmv2] [D] [thread 31552] [311.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:19:07.355] [bmv2] [D] [thread 31552] [311.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:19:07.355] [bmv2] [T] [thread 31552] [311.0] [cxt 0] Action MyIngress.read_port
[23:19:07.355] [bmv2] [T] [thread 31552] [311.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:19:07.355] [bmv2] [T] [thread 31552] [311.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:19:07.355] [bmv2] [T] [thread 31552] [311.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:19:07.355] [bmv2] [T] [thread 31552] [311.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:19:07.355] [bmv2] [T] [thread 31552] [311.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:19:07.355] [bmv2] [T] [thread 31552] [311.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:19:07.355] [bmv2] [T] [thread 31552] [311.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:19:07.355] [bmv2] [D] [thread 31552] [311.0] [cxt 0] Looking up key:

[23:19:07.355] [bmv2] [D] [thread 31552] [311.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:19:07.355] [bmv2] [D] [thread 31552] [311.0] [cxt 0] Action entry is fast_reroute126 - 
[23:19:07.355] [bmv2] [T] [thread 31552] [311.0] [cxt 0] Action fast_reroute126
[23:19:07.355] [bmv2] [T] [thread 31552] [311.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:19:07.355] [bmv2] [T] [thread 31552] [311.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:19:07.355] [bmv2] [D] [thread 31552] [311.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:19:07.355] [bmv2] [D] [thread 31552] [311.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:19:07.355] [bmv2] [D] [thread 31552] [311.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:19:07.355] [bmv2] [D] [thread 31552] [311.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:19:07.355] [bmv2] [T] [thread 31552] [311.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:19:07.355] [bmv2] [T] [thread 31552] [311.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:19:07.355] [bmv2] [T] [thread 31552] [311.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:19:07.355] [bmv2] [T] [thread 31552] [311.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:19:07.355] [bmv2] [T] [thread 31552] [311.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:19:07.355] [bmv2] [D] [thread 31552] [311.0] [cxt 0] Looking up key:

[23:19:07.355] [bmv2] [D] [thread 31552] [311.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:19:07.355] [bmv2] [D] [thread 31552] [311.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:19:07.355] [bmv2] [T] [thread 31552] [311.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:19:07.355] [bmv2] [T] [thread 31552] [311.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:19:07.355] [bmv2] [T] [thread 31552] [311.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 0
[23:19:07.355] [bmv2] [T] [thread 31552] [311.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:19:07.355] [bmv2] [T] [thread 31552] [311.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:19:07.355] [bmv2] [T] [thread 31552] [311.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 1
[23:19:07.355] [bmv2] [T] [thread 31552] [311.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:19:07.356] [bmv2] [T] [thread 31552] [311.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:19:07.356] [bmv2] [T] [thread 31552] [311.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:19:07.356] [bmv2] [D] [thread 31552] [311.0] [cxt 0] Pipeline 'ingress': end
[23:19:07.356] [bmv2] [D] [thread 31552] [311.0] [cxt 0] Egress port is 4
[23:19:07.356] [bmv2] [D] [thread 31553] [311.0] [cxt 0] Pipeline 'egress': start
[23:19:07.356] [bmv2] [D] [thread 31553] [311.0] [cxt 0] Pipeline 'egress': end
[23:19:07.356] [bmv2] [D] [thread 31553] [311.0] [cxt 0] Deparser 'deparser': start
[23:19:07.356] [bmv2] [D] [thread 31553] [311.0] [cxt 0] Updating checksum 'cksum'
[23:19:07.356] [bmv2] [D] [thread 31553] [311.0] [cxt 0] Deparsing header 'ethernet'
[23:19:07.356] [bmv2] [D] [thread 31553] [311.0] [cxt 0] Deparsing header 'ipv4'
[23:19:07.356] [bmv2] [D] [thread 31553] [311.0] [cxt 0] Deparser 'deparser': end
[23:19:07.356] [bmv2] [D] [thread 31557] [311.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:19:08.956] [bmv2] [D] [thread 31552] [312.0] [cxt 0] Processing packet received on port 3
[23:19:08.957] [bmv2] [D] [thread 31552] [312.0] [cxt 0] Parser 'parser': start
[23:19:08.957] [bmv2] [D] [thread 31552] [312.0] [cxt 0] Parser 'parser' entering state 'start'
[23:19:08.957] [bmv2] [D] [thread 31552] [312.0] [cxt 0] Extracting header 'ethernet'
[23:19:08.957] [bmv2] [D] [thread 31552] [312.0] [cxt 0] Parser state 'start': key is 0800
[23:19:08.957] [bmv2] [T] [thread 31552] [312.0] [cxt 0] Bytes parsed: 14
[23:19:08.957] [bmv2] [D] [thread 31552] [312.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:19:08.957] [bmv2] [D] [thread 31552] [312.0] [cxt 0] Extracting header 'ipv4'
[23:19:08.957] [bmv2] [D] [thread 31552] [312.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:19:08.957] [bmv2] [T] [thread 31552] [312.0] [cxt 0] Bytes parsed: 34
[23:19:08.957] [bmv2] [D] [thread 31552] [312.0] [cxt 0] Parser 'parser': end
[23:19:08.957] [bmv2] [D] [thread 31552] [312.0] [cxt 0] Pipeline 'ingress': start
[23:19:08.957] [bmv2] [T] [thread 31552] [312.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:19:08.957] [bmv2] [T] [thread 31552] [312.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:19:08.957] [bmv2] [D] [thread 31552] [312.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:19:08.957] [bmv2] [D] [thread 31552] [312.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:19:08.957] [bmv2] [D] [thread 31552] [312.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:19:08.957] [bmv2] [D] [thread 31552] [312.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:19:08.957] [bmv2] [T] [thread 31552] [312.0] [cxt 0] Action MyIngress.read_port
[23:19:08.957] [bmv2] [T] [thread 31552] [312.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:19:08.957] [bmv2] [T] [thread 31552] [312.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:19:08.957] [bmv2] [T] [thread 31552] [312.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:19:08.957] [bmv2] [T] [thread 31552] [312.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:19:08.957] [bmv2] [T] [thread 31552] [312.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:19:08.957] [bmv2] [T] [thread 31552] [312.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:19:08.957] [bmv2] [T] [thread 31552] [312.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:19:08.957] [bmv2] [D] [thread 31552] [312.0] [cxt 0] Looking up key:

[23:19:08.957] [bmv2] [D] [thread 31552] [312.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:19:08.957] [bmv2] [D] [thread 31552] [312.0] [cxt 0] Action entry is fast_reroute126 - 
[23:19:08.957] [bmv2] [T] [thread 31552] [312.0] [cxt 0] Action fast_reroute126
[23:19:08.957] [bmv2] [T] [thread 31552] [312.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:19:08.957] [bmv2] [T] [thread 31552] [312.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:19:08.957] [bmv2] [D] [thread 31552] [312.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:19:08.957] [bmv2] [D] [thread 31552] [312.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:19:08.957] [bmv2] [D] [thread 31552] [312.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:19:08.957] [bmv2] [D] [thread 31552] [312.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:19:08.958] [bmv2] [T] [thread 31552] [312.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:19:08.958] [bmv2] [T] [thread 31552] [312.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:19:08.958] [bmv2] [T] [thread 31552] [312.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:19:08.958] [bmv2] [T] [thread 31552] [312.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:19:08.958] [bmv2] [T] [thread 31552] [312.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:19:08.958] [bmv2] [D] [thread 31552] [312.0] [cxt 0] Looking up key:

[23:19:08.958] [bmv2] [D] [thread 31552] [312.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:19:08.958] [bmv2] [D] [thread 31552] [312.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:19:08.958] [bmv2] [T] [thread 31552] [312.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:19:08.958] [bmv2] [T] [thread 31552] [312.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:19:08.958] [bmv2] [T] [thread 31552] [312.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 1
[23:19:08.958] [bmv2] [T] [thread 31552] [312.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:19:08.958] [bmv2] [T] [thread 31552] [312.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:19:08.958] [bmv2] [T] [thread 31552] [312.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 2
[23:19:08.958] [bmv2] [T] [thread 31552] [312.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:19:08.958] [bmv2] [T] [thread 31552] [312.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:19:08.958] [bmv2] [T] [thread 31552] [312.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:19:08.958] [bmv2] [D] [thread 31552] [312.0] [cxt 0] Pipeline 'ingress': end
[23:19:08.958] [bmv2] [D] [thread 31552] [312.0] [cxt 0] Egress port is 4
[23:19:08.958] [bmv2] [D] [thread 31553] [312.0] [cxt 0] Pipeline 'egress': start
[23:19:08.958] [bmv2] [D] [thread 31553] [312.0] [cxt 0] Pipeline 'egress': end
[23:19:08.958] [bmv2] [D] [thread 31553] [312.0] [cxt 0] Deparser 'deparser': start
[23:19:08.958] [bmv2] [D] [thread 31553] [312.0] [cxt 0] Updating checksum 'cksum'
[23:19:08.958] [bmv2] [D] [thread 31553] [312.0] [cxt 0] Deparsing header 'ethernet'
[23:19:08.958] [bmv2] [D] [thread 31553] [312.0] [cxt 0] Deparsing header 'ipv4'
[23:19:08.958] [bmv2] [D] [thread 31553] [312.0] [cxt 0] Deparser 'deparser': end
[23:19:08.958] [bmv2] [D] [thread 31557] [312.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:19:08.968] [bmv2] [D] [thread 31552] [313.0] [cxt 0] Processing packet received on port 3
[23:19:08.968] [bmv2] [D] [thread 31552] [313.0] [cxt 0] Parser 'parser': start
[23:19:08.968] [bmv2] [D] [thread 31552] [313.0] [cxt 0] Parser 'parser' entering state 'start'
[23:19:08.968] [bmv2] [D] [thread 31552] [313.0] [cxt 0] Extracting header 'ethernet'
[23:19:08.968] [bmv2] [D] [thread 31552] [313.0] [cxt 0] Parser state 'start': key is 0800
[23:19:08.968] [bmv2] [T] [thread 31552] [313.0] [cxt 0] Bytes parsed: 14
[23:19:08.968] [bmv2] [D] [thread 31552] [313.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:19:08.968] [bmv2] [D] [thread 31552] [313.0] [cxt 0] Extracting header 'ipv4'
[23:19:08.968] [bmv2] [D] [thread 31552] [313.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:19:08.968] [bmv2] [T] [thread 31552] [313.0] [cxt 0] Bytes parsed: 34
[23:19:08.968] [bmv2] [D] [thread 31552] [313.0] [cxt 0] Parser 'parser': end
[23:19:08.968] [bmv2] [D] [thread 31552] [313.0] [cxt 0] Pipeline 'ingress': start
[23:19:08.968] [bmv2] [T] [thread 31552] [313.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:19:08.968] [bmv2] [T] [thread 31552] [313.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:19:08.968] [bmv2] [D] [thread 31552] [313.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:19:08.968] [bmv2] [D] [thread 31552] [313.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:19:08.968] [bmv2] [D] [thread 31552] [313.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:19:08.968] [bmv2] [D] [thread 31552] [313.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:19:08.968] [bmv2] [T] [thread 31552] [313.0] [cxt 0] Action MyIngress.read_port
[23:19:08.968] [bmv2] [T] [thread 31552] [313.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:19:08.968] [bmv2] [T] [thread 31552] [313.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:19:08.968] [bmv2] [T] [thread 31552] [313.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:19:08.968] [bmv2] [T] [thread 31552] [313.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:19:08.968] [bmv2] [T] [thread 31552] [313.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:19:08.968] [bmv2] [T] [thread 31552] [313.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:19:08.968] [bmv2] [T] [thread 31552] [313.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:19:08.968] [bmv2] [D] [thread 31552] [313.0] [cxt 0] Looking up key:

[23:19:08.968] [bmv2] [D] [thread 31552] [313.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:19:08.968] [bmv2] [D] [thread 31552] [313.0] [cxt 0] Action entry is fast_reroute126 - 
[23:19:08.968] [bmv2] [T] [thread 31552] [313.0] [cxt 0] Action fast_reroute126
[23:19:08.968] [bmv2] [T] [thread 31552] [313.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:19:08.969] [bmv2] [T] [thread 31552] [313.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:19:08.969] [bmv2] [D] [thread 31552] [313.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:19:08.969] [bmv2] [D] [thread 31552] [313.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:19:08.969] [bmv2] [D] [thread 31552] [313.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:19:08.969] [bmv2] [D] [thread 31552] [313.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:19:08.969] [bmv2] [T] [thread 31552] [313.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:19:08.969] [bmv2] [T] [thread 31552] [313.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:19:08.969] [bmv2] [T] [thread 31552] [313.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:19:08.969] [bmv2] [T] [thread 31552] [313.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:19:08.969] [bmv2] [T] [thread 31552] [313.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:19:08.969] [bmv2] [D] [thread 31552] [313.0] [cxt 0] Looking up key:

[23:19:08.969] [bmv2] [D] [thread 31552] [313.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:19:08.969] [bmv2] [D] [thread 31552] [313.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:19:08.969] [bmv2] [T] [thread 31552] [313.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:19:08.969] [bmv2] [T] [thread 31552] [313.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:19:08.969] [bmv2] [T] [thread 31552] [313.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 2
[23:19:08.969] [bmv2] [T] [thread 31552] [313.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:19:08.969] [bmv2] [T] [thread 31552] [313.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:19:08.969] [bmv2] [T] [thread 31552] [313.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 3
[23:19:08.969] [bmv2] [T] [thread 31552] [313.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:19:08.969] [bmv2] [T] [thread 31552] [313.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:19:08.969] [bmv2] [T] [thread 31552] [313.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:19:08.969] [bmv2] [D] [thread 31552] [313.0] [cxt 0] Pipeline 'ingress': end
[23:19:08.969] [bmv2] [D] [thread 31552] [313.0] [cxt 0] Egress port is 4
[23:19:08.969] [bmv2] [D] [thread 31553] [313.0] [cxt 0] Pipeline 'egress': start
[23:19:08.969] [bmv2] [D] [thread 31553] [313.0] [cxt 0] Pipeline 'egress': end
[23:19:08.969] [bmv2] [D] [thread 31553] [313.0] [cxt 0] Deparser 'deparser': start
[23:19:08.969] [bmv2] [D] [thread 31553] [313.0] [cxt 0] Updating checksum 'cksum'
[23:19:08.969] [bmv2] [D] [thread 31553] [313.0] [cxt 0] Deparsing header 'ethernet'
[23:19:08.969] [bmv2] [D] [thread 31553] [313.0] [cxt 0] Deparsing header 'ipv4'
[23:19:08.969] [bmv2] [D] [thread 31553] [313.0] [cxt 0] Deparser 'deparser': end
[23:19:08.969] [bmv2] [D] [thread 31557] [313.0] [cxt 0] Transmitting packet of size 54 out of port 4
[23:19:09.488] [bmv2] [D] [thread 31552] [314.0] [cxt 0] Processing packet received on port 3
[23:19:09.488] [bmv2] [D] [thread 31552] [314.0] [cxt 0] Parser 'parser': start
[23:19:09.488] [bmv2] [D] [thread 31552] [314.0] [cxt 0] Parser 'parser' entering state 'start'
[23:19:09.488] [bmv2] [D] [thread 31552] [314.0] [cxt 0] Extracting header 'ethernet'
[23:19:09.488] [bmv2] [D] [thread 31552] [314.0] [cxt 0] Parser state 'start': key is 0800
[23:19:09.488] [bmv2] [T] [thread 31552] [314.0] [cxt 0] Bytes parsed: 14
[23:19:09.488] [bmv2] [D] [thread 31552] [314.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[23:19:09.488] [bmv2] [D] [thread 31552] [314.0] [cxt 0] Extracting header 'ipv4'
[23:19:09.489] [bmv2] [D] [thread 31552] [314.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[23:19:09.489] [bmv2] [T] [thread 31552] [314.0] [cxt 0] Bytes parsed: 34
[23:19:09.489] [bmv2] [D] [thread 31552] [314.0] [cxt 0] Parser 'parser': end
[23:19:09.489] [bmv2] [D] [thread 31552] [314.0] [cxt 0] Pipeline 'ingress': start
[23:19:09.489] [bmv2] [T] [thread 31552] [314.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(117) Condition "hdr.ipv4.isValid()" (node_2) is true
[23:19:09.489] [bmv2] [T] [thread 31552] [314.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[23:19:09.489] [bmv2] [D] [thread 31552] [314.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:19:09.489] [bmv2] [D] [thread 31552] [314.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 0
[23:19:09.489] [bmv2] [D] [thread 31552] [314.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_port - 0,

[23:19:09.489] [bmv2] [D] [thread 31552] [314.0] [cxt 0] Action entry is MyIngress.read_port - 0,
[23:19:09.489] [bmv2] [T] [thread 31552] [314.0] [cxt 0] Action MyIngress.read_port
[23:19:09.489] [bmv2] [T] [thread 31552] [314.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(56) Primitive meta.indexPath = indexPath
[23:19:09.489] [bmv2] [T] [thread 31552] [314.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(58) Primitive primaryNH.read(meta.nextHop, meta.indexPath)
[23:19:09.489] [bmv2] [T] [thread 31552] [314.0] [cxt 0] Read register 'MyIngress.primaryNH' at index 0 read value 4
[23:19:09.489] [bmv2] [T] [thread 31552] [314.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(61) Primitive linkState.read(meta.linkState, meta.nextHop)
[23:19:09.489] [bmv2] [T] [thread 31552] [314.0] [cxt 0] Read register 'MyIngress.linkState' at index 4 read value 0
[23:19:09.489] [bmv2] [T] [thread 31552] [314.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(120) Condition "meta.linkState > 0" (node_4) is false
[23:19:09.489] [bmv2] [T] [thread 31552] [314.0] [cxt 0] Applying table 'tbl_fast_reroute126'
[23:19:09.489] [bmv2] [D] [thread 31552] [314.0] [cxt 0] Looking up key:

[23:19:09.489] [bmv2] [D] [thread 31552] [314.0] [cxt 0] Table 'tbl_fast_reroute126': miss
[23:19:09.489] [bmv2] [D] [thread 31552] [314.0] [cxt 0] Action entry is fast_reroute126 - 
[23:19:09.489] [bmv2] [T] [thread 31552] [314.0] [cxt 0] Action fast_reroute126
[23:19:09.489] [bmv2] [T] [thread 31552] [314.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(126) Primitive standard_metadata.egress_spec = (bit<9>) meta.nextHop
[23:19:09.489] [bmv2] [T] [thread 31552] [314.0] [cxt 0] Applying table 'MyIngress.max_path_size'
[23:19:09.489] [bmv2] [D] [thread 31552] [314.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000102

[23:19:09.489] [bmv2] [D] [thread 31552] [314.0] [cxt 0] Table 'MyIngress.max_path_size': hit with handle 0
[23:19:09.489] [bmv2] [D] [thread 31552] [314.0] [cxt 0] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000102/24
Action entry: MyIngress.read_max_curr_path_size - 0,

[23:19:09.489] [bmv2] [D] [thread 31552] [314.0] [cxt 0] Action entry is MyIngress.read_max_curr_path_size - 0,
[23:19:09.489] [bmv2] [T] [thread 31552] [314.0] [cxt 0] Action MyIngress.read_max_curr_path_size
[23:19:09.489] [bmv2] [T] [thread 31552] [314.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(70) Primitive meta.indexPath = indexPath
[23:19:09.489] [bmv2] [T] [thread 31552] [314.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(71) Primitive maxPathSize.read(meta.maxPathSize, meta.indexPath)
[23:19:09.489] [bmv2] [T] [thread 31552] [314.0] [cxt 0] Read register 'MyIngress.maxPathSize' at index 0 read value 7
[23:19:09.489] [bmv2] [T] [thread 31552] [314.0] [cxt 0] Applying table 'tbl_update_curr_path_size'
[23:19:09.489] [bmv2] [D] [thread 31552] [314.0] [cxt 0] Looking up key:

[23:19:09.490] [bmv2] [D] [thread 31552] [314.0] [cxt 0] Table 'tbl_update_curr_path_size': miss
[23:19:09.490] [bmv2] [D] [thread 31552] [314.0] [cxt 0] Action entry is MyIngress.update_curr_path_size - 
[23:19:09.490] [bmv2] [T] [thread 31552] [314.0] [cxt 0] Action MyIngress.update_curr_path_size
[23:19:09.490] [bmv2] [T] [thread 31552] [314.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(75) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:19:09.490] [bmv2] [T] [thread 31552] [314.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 3
[23:19:09.490] [bmv2] [T] [thread 31552] [314.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive meta.currPathSize + 1
[23:19:09.490] [bmv2] [T] [thread 31552] [314.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(76) Primitive currPathSize.write(meta.indexPath, meta.currPathSize + 1)
[23:19:09.490] [bmv2] [T] [thread 31552] [314.0] [cxt 0] Wrote register 'MyIngress.currPathSize' at index 0 with value 4
[23:19:09.490] [bmv2] [T] [thread 31552] [314.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(77) Primitive currPathSize.read(meta.currPathSize, meta.indexPath)
[23:19:09.490] [bmv2] [T] [thread 31552] [314.0] [cxt 0] Read register 'MyIngress.currPathSize' at index 0 read value 4
[23:19:09.490] [bmv2] [T] [thread 31552] [314.0] [cxt 0] /home/p4/git/master_degree_p4_unipampa/FRR_SR/p4src/fast_reroute.p4(131) Condition "meta.currPathSize == meta.maxPathSize" (node_9) is false
[23:19:09.490] [bmv2] [D] [thread 31552] [314.0] [cxt 0] Pipeline 'ingress': end
[23:19:09.490] [bmv2] [D] [thread 31552] [314.0] [cxt 0] Egress port is 4
[23:19:09.490] [bmv2] [D] [thread 31553] [314.0] [cxt 0] Pipeline 'egress': start
[23:19:09.490] [bmv2] [D] [thread 31553] [314.0] [cxt 0] Pipeline 'egress': end
[23:19:09.490] [bmv2] [D] [thread 31553] [314.0] [cxt 0] Deparser 'deparser': start
[23:19:09.490] [bmv2] [D] [thread 31553] [314.0] [cxt 0] Updating checksum 'cksum'
[23:19:09.490] [bmv2] [D] [thread 31553] [314.0] [cxt 0] Deparsing header 'ethernet'
[23:19:09.490] [bmv2] [D] [thread 31553] [314.0] [cxt 0] Deparsing header 'ipv4'
[23:19:09.490] [bmv2] [D] [thread 31553] [314.0] [cxt 0] Deparser 'deparser': end
[23:19:09.490] [bmv2] [D] [thread 31557] [314.0] [cxt 0] Transmitting packet of size 54 out of port 4
open: No such file or directory
open: No such file or directory
