Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Nov 24 17:09:33 2019
| Host         : Drew running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mc_top_wrapper_control_sets_placed.rpt
| Design       : mc_top_wrapper
| Device       : xc7s50
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   291 |
| Unused register locations in slices containing registers |   729 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            9 |
|      2 |           15 |
|      3 |           11 |
|      4 |           49 |
|      5 |            2 |
|      6 |           29 |
|      7 |            4 |
|      8 |           14 |
|      9 |            2 |
|     10 |           10 |
|     12 |            4 |
|     13 |            1 |
|     14 |            1 |
|    16+ |          140 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             811 |          260 |
| No           | No                    | Yes                    |             278 |           80 |
| No           | Yes                   | No                     |             512 |          189 |
| Yes          | No                    | No                     |            2722 |         1021 |
| Yes          | No                    | Yes                    |             220 |           90 |
| Yes          | Yes                   | No                     |            1448 |          367 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                               Clock Signal                                                              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                            | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i[31]_i_1_n_0                                                                                                          |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_1                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         |                                                                                                                                                                                                                                                          | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/reset                                                                                                                            |                1 |              2 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_3                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_2                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[1]_0                                                                                                     | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0                                                                                                                                |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                                                 | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/clear                                                                                                                                              |                1 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                                                    | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count[3]_i_1__0_n_0                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                            | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                   |                1 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                              | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                   |                3 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[1]                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                          | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                  |                1 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                    | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                       |                2 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[1]                                                                                                                                                       | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                     |                2 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[1]                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                             | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |                1 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |                1 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                    | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                       |                3 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/address[8]                                                                                                                             | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/i_areset_n_0                                                                                                          |                4 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                        | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                |                1 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                        | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |                2 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                             | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |                1 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |                1 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |                1 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |                1 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |                1 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         |                                                                                                                                                                                                                                                          | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AWREADY.axi_aresetn_d3_reg_0                                                                                                                     |                3 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/axi_bridge_u/read_axi_full_u/E[0]                                                                                                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                 |                1 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                         | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                 |                1 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                        | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |                1 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         |                                                                                                                                                                                                                                                          | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AWREADY.axi_aresetn_d3_reg_0                                                                                                                    |                4 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                             | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                  |                4 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                       |                2 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                       |                2 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[1]                                                                                                                                                      | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                    |                1 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/axi_bridge_u/write_axi_full_u/axi_wr_done_reg_0[0]                                                                                                                                                                             | mc_top_i/jtag_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                 |                1 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                 |                1 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_axi_rready[2][0]                                                                                                                                | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |                1 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/axi_bridge_u/write_axi_full_u/state[3]_i_1_n_0                                                                                                                                                                                 | mc_top_i/jtag_master/inst/axi_bridge_u/write_axi_full_u/SR[0]                                                                                                                                                                           |                2 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                           | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                  |                1 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/s_axi_bready[1][0]                                                                                                                                | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |                1 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         |                                                                                                                                                                                                                                                          | mc_top_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                            |                2 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                          | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                 |                1 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         |                                                                                                                                                                                                                                                          | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AWREADY.axi_aresetn_d3_reg_0                                                                                                                      |                4 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                       |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                       |                2 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         |                                                                                                                                                                                                                                                          | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg[6]_i_1_n_0                                                                                                                                               |                1 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                            | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                 |                2 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/s_axi_bready[2][0]                                                                                                                                | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |                1 |              4 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/rd_cmd_counter_1                                                                                                                                                                                             | mc_top_i/jtag_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                 |                1 |              5 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/wr_cmd_counter_2                                                                                                                                                                                             | mc_top_i/jtag_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                 |                1 |              5 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              6 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                                         | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                  |                2 |              6 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                 |                1 |              6 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/p_38_out                                                                                                                                                             | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                 |                1 |              6 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/p_7_out                                                                                                                                                              | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int[5]_i_1_n_0                                                                                                    |                1 |              6 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              6 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                                        | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                 |                2 |              6 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/p_38_out                                                                                                                                                              | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                  |                1 |              6 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_temp[5]_i_1_n_0                                                                                                                    | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                 |                2 |              6 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_temp[5]_i_1_n_0                                                                                                                     | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                  |                2 |              6 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/p_7_out                                                                                                                                                               | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int[5]_i_1_n_0                                                                                                     |                1 |              6 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[5]_i_1_n_0                                                                                                                           | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |                1 |              6 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i[5]_i_1_n_0                                                                                                                           | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |                1 |              6 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[8]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              6 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i[8]_i_1__1_n_0                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              6 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/m_payload_i[7]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              6 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                 | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |                2 |              6 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                 | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |                2 |              6 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |                2 |              6 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              6 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                                          | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                   |                3 |              6 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/p_38_out                                                                                                                                                               | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                   |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/p_7_out                                                                                                                                                                | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int[5]_i_1_n_0                                                                                                      |                1 |              6 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              6 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/rst_clk_wiz_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                              | mc_top_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                      |                1 |              6 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_temp[5]_i_1_n_0                                                                                                                      | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                   |                2 |              6 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              7 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                   | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |                2 |              7 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                 | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                  |                4 |              8 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                  | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                   |                4 |              8 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                              | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |                3 |              8 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                   | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |                4 |              8 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                 |                3 |              8 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/we_lru                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/p_8_out                                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/address[7]_i_1_n_0                                                                                                                     | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/i_areset_n_0                                                                                                          |                7 |              8 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/p_8_out                                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/axi_bridge_u/write_axi_full_u/last_count_1                                                                                                                                                                                     | mc_top_i/jtag_master/inst/axi_bridge_u/write_axi_full_u/SR[0]                                                                                                                                                                           |                5 |              9 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/axi_bridge_u/write_axi_full_u/burst_count_0                                                                                                                                                                                    | mc_top_i/jtag_master/inst/axi_bridge_u/write_axi_full_u/SR[0]                                                                                                                                                                           |                3 |              9 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                      | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                    |                5 |             10 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/address[4]                                                                                                                             | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/i_areset_n_0                                                                                                          |                5 |             10 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                     | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                   |                5 |             10 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                       | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                     |                4 |             10 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         |                                                                                                                                                                                                                                                          | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/i_areset_n_0                                                                                                          |                7 |             10 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                4 |             10 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             10 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/p_20_out_1                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             12 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/p_20_out_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             12 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                                          | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                 |                5 |             13 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en                                                                                                                        | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                 |                5 |             14 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                4 |             16 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                6 |             16 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                                            | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                   |                6 |             17 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                                           | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                  |                8 |             17 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en                                                                                                                          | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                   |                6 |             18 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en                                                                                                                         | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                  |                6 |             18 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/cached_tag                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             19 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         |                                                                                                                                                                                                                                                          | mc_top_i/jtag_master/inst/axi_bridge_u/write_axi_full_u/SR[0]                                                                                                                                                                           |                8 |             20 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/p_8_out                                                                                                               |                                                                                                                                                                                                                                         |                3 |             20 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             26 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               10 |             27 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awlen_pipe[7]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld63_out                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             28 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                      | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |               11 |             30 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/axi_bridge_u/read_axi_full_u/p_20_out                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             30 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                      | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |                9 |             30 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/tag[17]_i_1__0_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                5 |             31 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[4]_6[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               16 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[4]_10[0]                                                                                                                                                   |                                                                                                                                                                                                                                         |               19 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[4]_4[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               15 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]_3[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[2]_1[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                          | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int[5]_i_1_n_0                                                                                                     |                5 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld63_out                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                        | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                  |                7 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awlen_pipe[7]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                       | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                 |                5 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                         | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int[5]_i_1_n_0                                                                                                    |                5 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                         |                                                                                                                                                                                                                                         |               14 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout[31]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en                                                                                                                                                                 | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                         |                9 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awlen_pipe[7]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                         |               11 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                          |                                                                                                                                                                                                                                         |               19 |             32 |
|  mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/data_reg[31]_i_2_n_0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               20 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld63_out                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                           | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int[5]_i_1_n_0                                                                                                      |                6 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                         | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                   |                7 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[4]_7[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               14 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               12 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[31]_i_1_n_0                                                                                                                                                    | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                         |                5 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_rden                                                                                                                                                                | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                         |                6 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                  |                                                                                                                                                                                                                                         |               18 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/E[0]                                                                                                                                   | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/i_areset_n_0                                                                                                          |               17 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/i_areset_n_1[0]                                                                                                                        |                                                                                                                                                                                                                                         |               15 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/o_data[31]_i_1_n_0                                                                                                                     | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/i_areset_n_0                                                                                                          |               14 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |               19 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]_2[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               14 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[0]_4[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               14 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[4]_0[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               15 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[4]_1[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               16 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[1]_0[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               15 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[3]_1[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[3]_3[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[4]_11[0]                                                                                                                                                   |                                                                                                                                                                                                                                         |               21 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[4]_12[0]                                                                                                                                                   |                                                                                                                                                                                                                                         |               18 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[4]_3[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               18 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[4]_5[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               15 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[4]_9[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               15 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[3]_4[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               15 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[1]_1[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[2]_0[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               15 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[2]_2[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               15 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[2]_3[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               20 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[2]_4[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               18 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[3]_5[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               17 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[4]_8[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[3]_0[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               15 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[3]_2[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               15 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[4]_13[0]                                                                                                                                                   |                                                                                                                                                                                                                                         |               18 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/wb_unit/o_rdest_reg[4]_2[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               16 |             32 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         |                                                                                                                                                                                                                                                          | mc_top_i/data_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                  |               16 |             33 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         |                                                                                                                                                                                                                                                          | mc_top_i/instr_mem_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                 |               18 |             33 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         |                                                                                                                                                                                                                                                          | mc_top_i/spare_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                   |               19 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             34 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/p_20_out                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             36 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             39 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             39 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             39 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             39 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             39 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             39 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/cmd_decode_wr_channel/axi_wr                                                                                                                                                                                 | mc_top_i/jtag_master/inst/axi_bridge_u/write_axi_full_u/SR[0]                                                                                                                                                                           |               10 |             44 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0[0]                                                                                      | mc_top_i/jtag_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                 |                7 |             44 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_2                                                                                                        |                                                                                                                                                                                                                                         |               11 |             44 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             44 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_1                                                                                                        |                                                                                                                                                                                                                                         |               11 |             44 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_1                                                                                                        |                                                                                                                                                                                                                                         |               11 |             44 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_0                                                                                                               |                                                                                                                                                                                                                                         |               11 |             44 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/cmd_decode_rd_channel/axi_rd                                                                                                                                                                                 | mc_top_i/jtag_master/inst/axi_bridge_u/write_axi_full_u/SR[0]                                                                                                                                                                           |               11 |             44 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_2                                                                                                        |                                                                                                                                                                                                                                         |               11 |             44 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/cmd_valid_wr_ch                                                                                                   | mc_top_i/jtag_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                 |                7 |             44 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_4                                                                                                               |                                                                                                                                                                                                                                         |               11 |             44 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_2                                                                                                               |                                                                                                                                                                                                                                         |               11 |             44 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_1                                                                                                        |                                                                                                                                                                                                                                         |               11 |             44 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_1                                                                                                        |                                                                                                                                                                                                                                         |               11 |             44 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_3                                                                                                               |                                                                                                                                                                                                                                         |               11 |             44 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_1                                                                                                               |                                                                                                                                                                                                                                         |               11 |             44 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_4                                                                                                        |                                                                                                                                                                                                                                         |               11 |             44 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_3                                                                                                        |                                                                                                                                                                                                                                         |               11 |             44 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]_2                                                                                                        |                                                                                                                                                                                                                                         |               11 |             44 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_3                                                                                                        |                                                                                                                                                                                                                                         |               11 |             44 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         |                                                                                                                                                                                                                                                          | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                         |               14 |             45 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                 |                8 |             48 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                                                              | mc_top_i/jtag_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                 |                8 |             48 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[1]_0                                                                                                     | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/i_areset_n_0                                                                                                          |               20 |             49 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         |                                                                                                                                                                                                                                                          | mc_top_i/jtag_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                 |               14 |             54 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               27 |             63 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/fetch_unit/instr_cache/cache_controller/i_areset_n_2[0]                                                                                                                        |                                                                                                                                                                                                                                         |               25 |             63 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                                                    | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                         |               13 |             64 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                                                 | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                         |               13 |             64 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             64 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout[63]_i_1__0_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |               13 |             64 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         |                                                                                                                                                                                                                                                          | mc_top_i/jtag_master/inst/jtag_axi_engine_u/xsdb_rst                                                                                                                                                                                    |               12 |             68 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/jtag_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0                                                                                     |                                                                                                                                                                                                                                         |               40 |             70 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/index[7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |               38 |             70 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         |                                                                                                                                                                                                                                                          | mc_top_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                      |               41 |             88 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         |                                                                                                                                                                                                                                                          | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/exe_unit/sys_unit/i_areset_n_0                                                                                                                                |               35 |            139 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         | mc_top_i/core_top_wrapper_0/inst/core_top_intf_wrapper_inst/core_top_inst/mem_access_unit/dcache/cache_controller/FSM_sequential_curr_state_reg[1]_0                                                                                                     |                                                                                                                                                                                                                                         |              119 |            431 |
|  mc_top_i/clk_wiz/inst/clk_out1                                                                                                         |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              214 |            722 |
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


