
PLC_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e778  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  0800e950  0800e950  0000f950  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e9e0  0800e9e0  0001019c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e9e0  0800e9e0  0000f9e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e9e8  0800e9e8  0001019c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e9e8  0800e9e8  0000f9e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e9ec  0800e9ec  0000f9ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000019c  20000000  0800e9f0  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001e58  2000019c  0800eb8c  0001019c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001ff4  0800eb8c  00010ff4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001019c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002292b  00000000  00000000  000101cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000056a3  00000000  00000000  00032af7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a18  00000000  00000000  000381a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013b0  00000000  00000000  00039bb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00008562  00000000  00000000  0003af68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000259da  00000000  00000000  000434ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010b5f4  00000000  00000000  00068ea4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00174498  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006a8c  00000000  00000000  001744dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  0017af68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000019c 	.word	0x2000019c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800e938 	.word	0x0800e938

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	200001a0 	.word	0x200001a0
 8000214:	0800e938 	.word	0x0800e938

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b988 	b.w	8000540 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	468e      	mov	lr, r1
 8000250:	4604      	mov	r4, r0
 8000252:	4688      	mov	r8, r1
 8000254:	2b00      	cmp	r3, #0
 8000256:	d14a      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000258:	428a      	cmp	r2, r1
 800025a:	4617      	mov	r7, r2
 800025c:	d962      	bls.n	8000324 <__udivmoddi4+0xdc>
 800025e:	fab2 f682 	clz	r6, r2
 8000262:	b14e      	cbz	r6, 8000278 <__udivmoddi4+0x30>
 8000264:	f1c6 0320 	rsb	r3, r6, #32
 8000268:	fa01 f806 	lsl.w	r8, r1, r6
 800026c:	fa20 f303 	lsr.w	r3, r0, r3
 8000270:	40b7      	lsls	r7, r6
 8000272:	ea43 0808 	orr.w	r8, r3, r8
 8000276:	40b4      	lsls	r4, r6
 8000278:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800027c:	fa1f fc87 	uxth.w	ip, r7
 8000280:	fbb8 f1fe 	udiv	r1, r8, lr
 8000284:	0c23      	lsrs	r3, r4, #16
 8000286:	fb0e 8811 	mls	r8, lr, r1, r8
 800028a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800028e:	fb01 f20c 	mul.w	r2, r1, ip
 8000292:	429a      	cmp	r2, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x62>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f101 30ff 	add.w	r0, r1, #4294967295
 800029c:	f080 80ea 	bcs.w	8000474 <__udivmoddi4+0x22c>
 80002a0:	429a      	cmp	r2, r3
 80002a2:	f240 80e7 	bls.w	8000474 <__udivmoddi4+0x22c>
 80002a6:	3902      	subs	r1, #2
 80002a8:	443b      	add	r3, r7
 80002aa:	1a9a      	subs	r2, r3, r2
 80002ac:	b2a3      	uxth	r3, r4
 80002ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80002b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ba:	fb00 fc0c 	mul.w	ip, r0, ip
 80002be:	459c      	cmp	ip, r3
 80002c0:	d909      	bls.n	80002d6 <__udivmoddi4+0x8e>
 80002c2:	18fb      	adds	r3, r7, r3
 80002c4:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c8:	f080 80d6 	bcs.w	8000478 <__udivmoddi4+0x230>
 80002cc:	459c      	cmp	ip, r3
 80002ce:	f240 80d3 	bls.w	8000478 <__udivmoddi4+0x230>
 80002d2:	443b      	add	r3, r7
 80002d4:	3802      	subs	r0, #2
 80002d6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002da:	eba3 030c 	sub.w	r3, r3, ip
 80002de:	2100      	movs	r1, #0
 80002e0:	b11d      	cbz	r5, 80002ea <__udivmoddi4+0xa2>
 80002e2:	40f3      	lsrs	r3, r6
 80002e4:	2200      	movs	r2, #0
 80002e6:	e9c5 3200 	strd	r3, r2, [r5]
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d905      	bls.n	80002fe <__udivmoddi4+0xb6>
 80002f2:	b10d      	cbz	r5, 80002f8 <__udivmoddi4+0xb0>
 80002f4:	e9c5 0100 	strd	r0, r1, [r5]
 80002f8:	2100      	movs	r1, #0
 80002fa:	4608      	mov	r0, r1
 80002fc:	e7f5      	b.n	80002ea <__udivmoddi4+0xa2>
 80002fe:	fab3 f183 	clz	r1, r3
 8000302:	2900      	cmp	r1, #0
 8000304:	d146      	bne.n	8000394 <__udivmoddi4+0x14c>
 8000306:	4573      	cmp	r3, lr
 8000308:	d302      	bcc.n	8000310 <__udivmoddi4+0xc8>
 800030a:	4282      	cmp	r2, r0
 800030c:	f200 8105 	bhi.w	800051a <__udivmoddi4+0x2d2>
 8000310:	1a84      	subs	r4, r0, r2
 8000312:	eb6e 0203 	sbc.w	r2, lr, r3
 8000316:	2001      	movs	r0, #1
 8000318:	4690      	mov	r8, r2
 800031a:	2d00      	cmp	r5, #0
 800031c:	d0e5      	beq.n	80002ea <__udivmoddi4+0xa2>
 800031e:	e9c5 4800 	strd	r4, r8, [r5]
 8000322:	e7e2      	b.n	80002ea <__udivmoddi4+0xa2>
 8000324:	2a00      	cmp	r2, #0
 8000326:	f000 8090 	beq.w	800044a <__udivmoddi4+0x202>
 800032a:	fab2 f682 	clz	r6, r2
 800032e:	2e00      	cmp	r6, #0
 8000330:	f040 80a4 	bne.w	800047c <__udivmoddi4+0x234>
 8000334:	1a8a      	subs	r2, r1, r2
 8000336:	0c03      	lsrs	r3, r0, #16
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	b280      	uxth	r0, r0
 800033e:	b2bc      	uxth	r4, r7
 8000340:	2101      	movs	r1, #1
 8000342:	fbb2 fcfe 	udiv	ip, r2, lr
 8000346:	fb0e 221c 	mls	r2, lr, ip, r2
 800034a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800034e:	fb04 f20c 	mul.w	r2, r4, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d907      	bls.n	8000366 <__udivmoddi4+0x11e>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f10c 38ff 	add.w	r8, ip, #4294967295
 800035c:	d202      	bcs.n	8000364 <__udivmoddi4+0x11c>
 800035e:	429a      	cmp	r2, r3
 8000360:	f200 80e0 	bhi.w	8000524 <__udivmoddi4+0x2dc>
 8000364:	46c4      	mov	ip, r8
 8000366:	1a9b      	subs	r3, r3, r2
 8000368:	fbb3 f2fe 	udiv	r2, r3, lr
 800036c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000370:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000374:	fb02 f404 	mul.w	r4, r2, r4
 8000378:	429c      	cmp	r4, r3
 800037a:	d907      	bls.n	800038c <__udivmoddi4+0x144>
 800037c:	18fb      	adds	r3, r7, r3
 800037e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x142>
 8000384:	429c      	cmp	r4, r3
 8000386:	f200 80ca 	bhi.w	800051e <__udivmoddi4+0x2d6>
 800038a:	4602      	mov	r2, r0
 800038c:	1b1b      	subs	r3, r3, r4
 800038e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0x98>
 8000394:	f1c1 0620 	rsb	r6, r1, #32
 8000398:	408b      	lsls	r3, r1
 800039a:	fa22 f706 	lsr.w	r7, r2, r6
 800039e:	431f      	orrs	r7, r3
 80003a0:	fa0e f401 	lsl.w	r4, lr, r1
 80003a4:	fa20 f306 	lsr.w	r3, r0, r6
 80003a8:	fa2e fe06 	lsr.w	lr, lr, r6
 80003ac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b0:	4323      	orrs	r3, r4
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	fa1f fc87 	uxth.w	ip, r7
 80003ba:	fbbe f0f9 	udiv	r0, lr, r9
 80003be:	0c1c      	lsrs	r4, r3, #16
 80003c0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003c4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003cc:	45a6      	cmp	lr, r4
 80003ce:	fa02 f201 	lsl.w	r2, r2, r1
 80003d2:	d909      	bls.n	80003e8 <__udivmoddi4+0x1a0>
 80003d4:	193c      	adds	r4, r7, r4
 80003d6:	f100 3aff 	add.w	sl, r0, #4294967295
 80003da:	f080 809c 	bcs.w	8000516 <__udivmoddi4+0x2ce>
 80003de:	45a6      	cmp	lr, r4
 80003e0:	f240 8099 	bls.w	8000516 <__udivmoddi4+0x2ce>
 80003e4:	3802      	subs	r0, #2
 80003e6:	443c      	add	r4, r7
 80003e8:	eba4 040e 	sub.w	r4, r4, lr
 80003ec:	fa1f fe83 	uxth.w	lr, r3
 80003f0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003f4:	fb09 4413 	mls	r4, r9, r3, r4
 80003f8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003fc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000400:	45a4      	cmp	ip, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x1ce>
 8000404:	193c      	adds	r4, r7, r4
 8000406:	f103 3eff 	add.w	lr, r3, #4294967295
 800040a:	f080 8082 	bcs.w	8000512 <__udivmoddi4+0x2ca>
 800040e:	45a4      	cmp	ip, r4
 8000410:	d97f      	bls.n	8000512 <__udivmoddi4+0x2ca>
 8000412:	3b02      	subs	r3, #2
 8000414:	443c      	add	r4, r7
 8000416:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800041a:	eba4 040c 	sub.w	r4, r4, ip
 800041e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000422:	4564      	cmp	r4, ip
 8000424:	4673      	mov	r3, lr
 8000426:	46e1      	mov	r9, ip
 8000428:	d362      	bcc.n	80004f0 <__udivmoddi4+0x2a8>
 800042a:	d05f      	beq.n	80004ec <__udivmoddi4+0x2a4>
 800042c:	b15d      	cbz	r5, 8000446 <__udivmoddi4+0x1fe>
 800042e:	ebb8 0203 	subs.w	r2, r8, r3
 8000432:	eb64 0409 	sbc.w	r4, r4, r9
 8000436:	fa04 f606 	lsl.w	r6, r4, r6
 800043a:	fa22 f301 	lsr.w	r3, r2, r1
 800043e:	431e      	orrs	r6, r3
 8000440:	40cc      	lsrs	r4, r1
 8000442:	e9c5 6400 	strd	r6, r4, [r5]
 8000446:	2100      	movs	r1, #0
 8000448:	e74f      	b.n	80002ea <__udivmoddi4+0xa2>
 800044a:	fbb1 fcf2 	udiv	ip, r1, r2
 800044e:	0c01      	lsrs	r1, r0, #16
 8000450:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000454:	b280      	uxth	r0, r0
 8000456:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800045a:	463b      	mov	r3, r7
 800045c:	4638      	mov	r0, r7
 800045e:	463c      	mov	r4, r7
 8000460:	46b8      	mov	r8, r7
 8000462:	46be      	mov	lr, r7
 8000464:	2620      	movs	r6, #32
 8000466:	fbb1 f1f7 	udiv	r1, r1, r7
 800046a:	eba2 0208 	sub.w	r2, r2, r8
 800046e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000472:	e766      	b.n	8000342 <__udivmoddi4+0xfa>
 8000474:	4601      	mov	r1, r0
 8000476:	e718      	b.n	80002aa <__udivmoddi4+0x62>
 8000478:	4610      	mov	r0, r2
 800047a:	e72c      	b.n	80002d6 <__udivmoddi4+0x8e>
 800047c:	f1c6 0220 	rsb	r2, r6, #32
 8000480:	fa2e f302 	lsr.w	r3, lr, r2
 8000484:	40b7      	lsls	r7, r6
 8000486:	40b1      	lsls	r1, r6
 8000488:	fa20 f202 	lsr.w	r2, r0, r2
 800048c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000490:	430a      	orrs	r2, r1
 8000492:	fbb3 f8fe 	udiv	r8, r3, lr
 8000496:	b2bc      	uxth	r4, r7
 8000498:	fb0e 3318 	mls	r3, lr, r8, r3
 800049c:	0c11      	lsrs	r1, r2, #16
 800049e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a2:	fb08 f904 	mul.w	r9, r8, r4
 80004a6:	40b0      	lsls	r0, r6
 80004a8:	4589      	cmp	r9, r1
 80004aa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004ae:	b280      	uxth	r0, r0
 80004b0:	d93e      	bls.n	8000530 <__udivmoddi4+0x2e8>
 80004b2:	1879      	adds	r1, r7, r1
 80004b4:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b8:	d201      	bcs.n	80004be <__udivmoddi4+0x276>
 80004ba:	4589      	cmp	r9, r1
 80004bc:	d81f      	bhi.n	80004fe <__udivmoddi4+0x2b6>
 80004be:	eba1 0109 	sub.w	r1, r1, r9
 80004c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c6:	fb09 f804 	mul.w	r8, r9, r4
 80004ca:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ce:	b292      	uxth	r2, r2
 80004d0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004d4:	4542      	cmp	r2, r8
 80004d6:	d229      	bcs.n	800052c <__udivmoddi4+0x2e4>
 80004d8:	18ba      	adds	r2, r7, r2
 80004da:	f109 31ff 	add.w	r1, r9, #4294967295
 80004de:	d2c4      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e0:	4542      	cmp	r2, r8
 80004e2:	d2c2      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e4:	f1a9 0102 	sub.w	r1, r9, #2
 80004e8:	443a      	add	r2, r7
 80004ea:	e7be      	b.n	800046a <__udivmoddi4+0x222>
 80004ec:	45f0      	cmp	r8, lr
 80004ee:	d29d      	bcs.n	800042c <__udivmoddi4+0x1e4>
 80004f0:	ebbe 0302 	subs.w	r3, lr, r2
 80004f4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f8:	3801      	subs	r0, #1
 80004fa:	46e1      	mov	r9, ip
 80004fc:	e796      	b.n	800042c <__udivmoddi4+0x1e4>
 80004fe:	eba7 0909 	sub.w	r9, r7, r9
 8000502:	4449      	add	r1, r9
 8000504:	f1a8 0c02 	sub.w	ip, r8, #2
 8000508:	fbb1 f9fe 	udiv	r9, r1, lr
 800050c:	fb09 f804 	mul.w	r8, r9, r4
 8000510:	e7db      	b.n	80004ca <__udivmoddi4+0x282>
 8000512:	4673      	mov	r3, lr
 8000514:	e77f      	b.n	8000416 <__udivmoddi4+0x1ce>
 8000516:	4650      	mov	r0, sl
 8000518:	e766      	b.n	80003e8 <__udivmoddi4+0x1a0>
 800051a:	4608      	mov	r0, r1
 800051c:	e6fd      	b.n	800031a <__udivmoddi4+0xd2>
 800051e:	443b      	add	r3, r7
 8000520:	3a02      	subs	r2, #2
 8000522:	e733      	b.n	800038c <__udivmoddi4+0x144>
 8000524:	f1ac 0c02 	sub.w	ip, ip, #2
 8000528:	443b      	add	r3, r7
 800052a:	e71c      	b.n	8000366 <__udivmoddi4+0x11e>
 800052c:	4649      	mov	r1, r9
 800052e:	e79c      	b.n	800046a <__udivmoddi4+0x222>
 8000530:	eba1 0109 	sub.w	r1, r1, r9
 8000534:	46c4      	mov	ip, r8
 8000536:	fbb1 f9fe 	udiv	r9, r1, lr
 800053a:	fb09 f804 	mul.w	r8, r9, r4
 800053e:	e7c4      	b.n	80004ca <__udivmoddi4+0x282>

08000540 <__aeabi_idiv0>:
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop

08000544 <io_coil_add_channel>:
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 * @param dir: Direction of the channel (IO_COIL_INPUT or IO_COIL_OUTPUT)
 */
void io_coil_add_channel(GPIO_TypeDef* port, uint16_t pin) {
 8000544:	b480      	push	{r7}
 8000546:	b083      	sub	sp, #12
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
 800054c:	460b      	mov	r3, r1
 800054e:	807b      	strh	r3, [r7, #2]
	if (io_coil_channel_count >= MAX_IO_COILS) return; // Cannot add another channel if all channels taken
 8000550:	4b12      	ldr	r3, [pc, #72]	@ (800059c <io_coil_add_channel+0x58>)
 8000552:	881b      	ldrh	r3, [r3, #0]
 8000554:	2b03      	cmp	r3, #3
 8000556:	d81b      	bhi.n	8000590 <io_coil_add_channel+0x4c>

	io_coil_channels[io_coil_channel_count].port = port;
 8000558:	4b10      	ldr	r3, [pc, #64]	@ (800059c <io_coil_add_channel+0x58>)
 800055a:	881b      	ldrh	r3, [r3, #0]
 800055c:	4619      	mov	r1, r3
 800055e:	4a10      	ldr	r2, [pc, #64]	@ (80005a0 <io_coil_add_channel+0x5c>)
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_coil_channels[io_coil_channel_count].pin = pin;
 8000566:	4b0d      	ldr	r3, [pc, #52]	@ (800059c <io_coil_add_channel+0x58>)
 8000568:	881b      	ldrh	r3, [r3, #0]
 800056a:	4a0d      	ldr	r2, [pc, #52]	@ (80005a0 <io_coil_add_channel+0x5c>)
 800056c:	00db      	lsls	r3, r3, #3
 800056e:	4413      	add	r3, r2
 8000570:	887a      	ldrh	r2, [r7, #2]
 8000572:	809a      	strh	r2, [r3, #4]
	io_coil_channels[io_coil_channel_count].storedState = GPIO_PIN_RESET; // default to OFF = RESET
 8000574:	4b09      	ldr	r3, [pc, #36]	@ (800059c <io_coil_add_channel+0x58>)
 8000576:	881b      	ldrh	r3, [r3, #0]
 8000578:	4a09      	ldr	r2, [pc, #36]	@ (80005a0 <io_coil_add_channel+0x5c>)
 800057a:	00db      	lsls	r3, r3, #3
 800057c:	4413      	add	r3, r2
 800057e:	2200      	movs	r2, #0
 8000580:	719a      	strb	r2, [r3, #6]
	io_coil_channel_count++;
 8000582:	4b06      	ldr	r3, [pc, #24]	@ (800059c <io_coil_add_channel+0x58>)
 8000584:	881b      	ldrh	r3, [r3, #0]
 8000586:	3301      	adds	r3, #1
 8000588:	b29a      	uxth	r2, r3
 800058a:	4b04      	ldr	r3, [pc, #16]	@ (800059c <io_coil_add_channel+0x58>)
 800058c:	801a      	strh	r2, [r3, #0]
 800058e:	e000      	b.n	8000592 <io_coil_add_channel+0x4e>
	if (io_coil_channel_count >= MAX_IO_COILS) return; // Cannot add another channel if all channels taken
 8000590:	bf00      	nop
}
 8000592:	370c      	adds	r7, #12
 8000594:	46bd      	mov	sp, r7
 8000596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059a:	4770      	bx	lr
 800059c:	200001d8 	.word	0x200001d8
 80005a0:	200001b8 	.word	0x200001b8

080005a4 <io_coil_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or 0 if the channel index is invalid.
 */
GPIO_PinState io_coil_read(uint16_t index) {
 80005a4:	b480      	push	{r7}
 80005a6:	b083      	sub	sp, #12
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	4603      	mov	r3, r0
 80005ac:	80fb      	strh	r3, [r7, #6]
	if (index >= 0 && index < io_coil_channel_count) {
 80005ae:	4b09      	ldr	r3, [pc, #36]	@ (80005d4 <io_coil_read+0x30>)
 80005b0:	881b      	ldrh	r3, [r3, #0]
 80005b2:	88fa      	ldrh	r2, [r7, #6]
 80005b4:	429a      	cmp	r2, r3
 80005b6:	d205      	bcs.n	80005c4 <io_coil_read+0x20>
		return io_coil_channels[index].storedState;
 80005b8:	88fb      	ldrh	r3, [r7, #6]
 80005ba:	4a07      	ldr	r2, [pc, #28]	@ (80005d8 <io_coil_read+0x34>)
 80005bc:	00db      	lsls	r3, r3, #3
 80005be:	4413      	add	r3, r2
 80005c0:	799b      	ldrb	r3, [r3, #6]
 80005c2:	e000      	b.n	80005c6 <io_coil_read+0x22>
	}
	return GPIO_PIN_RESET;
 80005c4:	2300      	movs	r3, #0
}
 80005c6:	4618      	mov	r0, r3
 80005c8:	370c      	adds	r7, #12
 80005ca:	46bd      	mov	sp, r7
 80005cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d0:	4770      	bx	lr
 80005d2:	bf00      	nop
 80005d4:	200001d8 	.word	0x200001d8
 80005d8:	200001b8 	.word	0x200001b8

080005dc <io_coil_write>:
 * This function writes the provided value to a coil output.
 *
 * @param index: The index of the channel to write to (assigned in order of registration with io_coil_add_channel).
 * @param value: The GPIO_PinState to write to the output channel (GPIO_PIN_RESET, or GPIO_PIN_SET).
 */
void io_coil_write(uint16_t index, GPIO_PinState value) {
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	4603      	mov	r3, r0
 80005e4:	460a      	mov	r2, r1
 80005e6:	80fb      	strh	r3, [r7, #6]
 80005e8:	4613      	mov	r3, r2
 80005ea:	717b      	strb	r3, [r7, #5]
	if (index >= 0 && index < io_coil_channel_count) {
 80005ec:	4b0d      	ldr	r3, [pc, #52]	@ (8000624 <io_coil_write+0x48>)
 80005ee:	881b      	ldrh	r3, [r3, #0]
 80005f0:	88fa      	ldrh	r2, [r7, #6]
 80005f2:	429a      	cmp	r2, r3
 80005f4:	d212      	bcs.n	800061c <io_coil_write+0x40>
		HAL_GPIO_WritePin(io_coil_channels[index].port, io_coil_channels[index].pin, value);
 80005f6:	88fb      	ldrh	r3, [r7, #6]
 80005f8:	4a0b      	ldr	r2, [pc, #44]	@ (8000628 <io_coil_write+0x4c>)
 80005fa:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80005fe:	88fb      	ldrh	r3, [r7, #6]
 8000600:	4a09      	ldr	r2, [pc, #36]	@ (8000628 <io_coil_write+0x4c>)
 8000602:	00db      	lsls	r3, r3, #3
 8000604:	4413      	add	r3, r2
 8000606:	889b      	ldrh	r3, [r3, #4]
 8000608:	797a      	ldrb	r2, [r7, #5]
 800060a:	4619      	mov	r1, r3
 800060c:	f004 ffc4 	bl	8005598 <HAL_GPIO_WritePin>
		io_coil_channels[index].storedState = value;
 8000610:	88fb      	ldrh	r3, [r7, #6]
 8000612:	4a05      	ldr	r2, [pc, #20]	@ (8000628 <io_coil_write+0x4c>)
 8000614:	00db      	lsls	r3, r3, #3
 8000616:	4413      	add	r3, r2
 8000618:	797a      	ldrb	r2, [r7, #5]
 800061a:	719a      	strb	r2, [r3, #6]
	}
}
 800061c:	bf00      	nop
 800061e:	3708      	adds	r7, #8
 8000620:	46bd      	mov	sp, r7
 8000622:	bd80      	pop	{r7, pc}
 8000624:	200001d8 	.word	0x200001d8
 8000628:	200001b8 	.word	0x200001b8

0800062c <io_digital_write>:
 * This function writes the provided value to a digital output.
 *
 * @param index: The index of the channel to write to (assigned in order of registration with io_digital_add_channel).
 * @param value: The GPIO_PinState to write to the output channel (GPIO_PIN_RESET, or GPIO_PIN_SET).
 */
void io_digital_write(int index, GPIO_PinState value) {
 800062c:	b580      	push	{r7, lr}
 800062e:	b082      	sub	sp, #8
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
 8000634:	460b      	mov	r3, r1
 8000636:	70fb      	strb	r3, [r7, #3]
	if (index >= 0 && index < io_digital_channel_count && io_digital_channels[index].direction == IO_DIGITAL_OUTPUT) {
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	2b00      	cmp	r3, #0
 800063c:	db18      	blt.n	8000670 <io_digital_write+0x44>
 800063e:	4b0e      	ldr	r3, [pc, #56]	@ (8000678 <io_digital_write+0x4c>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	687a      	ldr	r2, [r7, #4]
 8000644:	429a      	cmp	r2, r3
 8000646:	da13      	bge.n	8000670 <io_digital_write+0x44>
 8000648:	4a0c      	ldr	r2, [pc, #48]	@ (800067c <io_digital_write+0x50>)
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	00db      	lsls	r3, r3, #3
 800064e:	4413      	add	r3, r2
 8000650:	799b      	ldrb	r3, [r3, #6]
 8000652:	2b01      	cmp	r3, #1
 8000654:	d10c      	bne.n	8000670 <io_digital_write+0x44>
		HAL_GPIO_WritePin(io_digital_channels[index].port, io_digital_channels[index].pin, value);
 8000656:	4a09      	ldr	r2, [pc, #36]	@ (800067c <io_digital_write+0x50>)
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800065e:	4a07      	ldr	r2, [pc, #28]	@ (800067c <io_digital_write+0x50>)
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	00db      	lsls	r3, r3, #3
 8000664:	4413      	add	r3, r2
 8000666:	889b      	ldrh	r3, [r3, #4]
 8000668:	78fa      	ldrb	r2, [r7, #3]
 800066a:	4619      	mov	r1, r3
 800066c:	f004 ff94 	bl	8005598 <HAL_GPIO_WritePin>
	}
}
 8000670:	bf00      	nop
 8000672:	3708      	adds	r7, #8
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}
 8000678:	2000025c 	.word	0x2000025c
 800067c:	200001dc 	.word	0x200001dc

08000680 <io_discrete_in_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 */
void io_discrete_in_add_channel(GPIO_TypeDef* port, uint16_t pin) {
 8000680:	b480      	push	{r7}
 8000682:	b083      	sub	sp, #12
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
 8000688:	460b      	mov	r3, r1
 800068a:	807b      	strh	r3, [r7, #2]
	if (io_discrete_in_channel_count >= MAX_IO_DISCRETE_IN) return; // Cannot add another channel if all channels taken
 800068c:	4b0f      	ldr	r3, [pc, #60]	@ (80006cc <io_discrete_in_add_channel+0x4c>)
 800068e:	881b      	ldrh	r3, [r3, #0]
 8000690:	2b03      	cmp	r3, #3
 8000692:	d814      	bhi.n	80006be <io_discrete_in_add_channel+0x3e>

	io_discrete_in_channels[io_discrete_in_channel_count].port = port;
 8000694:	4b0d      	ldr	r3, [pc, #52]	@ (80006cc <io_discrete_in_add_channel+0x4c>)
 8000696:	881b      	ldrh	r3, [r3, #0]
 8000698:	4619      	mov	r1, r3
 800069a:	4a0d      	ldr	r2, [pc, #52]	@ (80006d0 <io_discrete_in_add_channel+0x50>)
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_discrete_in_channels[io_discrete_in_channel_count].pin = pin;
 80006a2:	4b0a      	ldr	r3, [pc, #40]	@ (80006cc <io_discrete_in_add_channel+0x4c>)
 80006a4:	881b      	ldrh	r3, [r3, #0]
 80006a6:	4a0a      	ldr	r2, [pc, #40]	@ (80006d0 <io_discrete_in_add_channel+0x50>)
 80006a8:	00db      	lsls	r3, r3, #3
 80006aa:	4413      	add	r3, r2
 80006ac:	887a      	ldrh	r2, [r7, #2]
 80006ae:	809a      	strh	r2, [r3, #4]
	io_discrete_in_channel_count++;
 80006b0:	4b06      	ldr	r3, [pc, #24]	@ (80006cc <io_discrete_in_add_channel+0x4c>)
 80006b2:	881b      	ldrh	r3, [r3, #0]
 80006b4:	3301      	adds	r3, #1
 80006b6:	b29a      	uxth	r2, r3
 80006b8:	4b04      	ldr	r3, [pc, #16]	@ (80006cc <io_discrete_in_add_channel+0x4c>)
 80006ba:	801a      	strh	r2, [r3, #0]
 80006bc:	e000      	b.n	80006c0 <io_discrete_in_add_channel+0x40>
	if (io_discrete_in_channel_count >= MAX_IO_DISCRETE_IN) return; // Cannot add another channel if all channels taken
 80006be:	bf00      	nop
}
 80006c0:	370c      	adds	r7, #12
 80006c2:	46bd      	mov	sp, r7
 80006c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c8:	4770      	bx	lr
 80006ca:	bf00      	nop
 80006cc:	20000280 	.word	0x20000280
 80006d0:	20000260 	.word	0x20000260

080006d4 <io_discrete_in_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or 0 if the channel index is invalid.
 */
GPIO_PinState io_discrete_in_read(uint16_t index) {
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
 80006da:	4603      	mov	r3, r0
 80006dc:	80fb      	strh	r3, [r7, #6]
	if (index >= 0 && index < io_discrete_in_channel_count) {
 80006de:	4b0c      	ldr	r3, [pc, #48]	@ (8000710 <io_discrete_in_read+0x3c>)
 80006e0:	881b      	ldrh	r3, [r3, #0]
 80006e2:	88fa      	ldrh	r2, [r7, #6]
 80006e4:	429a      	cmp	r2, r3
 80006e6:	d20e      	bcs.n	8000706 <io_discrete_in_read+0x32>
		return HAL_GPIO_ReadPin(io_discrete_in_channels[index].port, io_discrete_in_channels[index].pin);
 80006e8:	88fb      	ldrh	r3, [r7, #6]
 80006ea:	4a0a      	ldr	r2, [pc, #40]	@ (8000714 <io_discrete_in_read+0x40>)
 80006ec:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80006f0:	88fb      	ldrh	r3, [r7, #6]
 80006f2:	4908      	ldr	r1, [pc, #32]	@ (8000714 <io_discrete_in_read+0x40>)
 80006f4:	00db      	lsls	r3, r3, #3
 80006f6:	440b      	add	r3, r1
 80006f8:	889b      	ldrh	r3, [r3, #4]
 80006fa:	4619      	mov	r1, r3
 80006fc:	4610      	mov	r0, r2
 80006fe:	f004 ff33 	bl	8005568 <HAL_GPIO_ReadPin>
 8000702:	4603      	mov	r3, r0
 8000704:	e000      	b.n	8000708 <io_discrete_in_read+0x34>
	}
	return GPIO_PIN_RESET;
 8000706:	2300      	movs	r3, #0
}
 8000708:	4618      	mov	r0, r3
 800070a:	3708      	adds	r7, #8
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}
 8000710:	20000280 	.word	0x20000280
 8000714:	20000260 	.word	0x20000260

08000718 <io_holding_reg_add_channel>:
 * be used to read from or write to. The channel number is incremented with each channel added.
 *
 * @param handle: Pointer to generic DAC handle.
 * @param channel: DAC channel number (e.g., DAC_CHANNEL_1)
 */
void io_holding_reg_add_channel(void* handle, uint32_t channel) {
 8000718:	b480      	push	{r7}
 800071a:	b083      	sub	sp, #12
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
 8000720:	6039      	str	r1, [r7, #0]
	if (io_holding_reg_channel_count >= MAX_IO_HOLDING_REG) return; // Cannot add another channel if all channels taken
 8000722:	4b1a      	ldr	r3, [pc, #104]	@ (800078c <io_holding_reg_add_channel+0x74>)
 8000724:	881b      	ldrh	r3, [r3, #0]
 8000726:	2b01      	cmp	r3, #1
 8000728:	d829      	bhi.n	800077e <io_holding_reg_add_channel+0x66>

	io_holding_reg_channels[io_holding_reg_channel_count].handle = handle;
 800072a:	4b18      	ldr	r3, [pc, #96]	@ (800078c <io_holding_reg_add_channel+0x74>)
 800072c:	881b      	ldrh	r3, [r3, #0]
 800072e:	4619      	mov	r1, r3
 8000730:	4a17      	ldr	r2, [pc, #92]	@ (8000790 <io_holding_reg_add_channel+0x78>)
 8000732:	460b      	mov	r3, r1
 8000734:	005b      	lsls	r3, r3, #1
 8000736:	440b      	add	r3, r1
 8000738:	009b      	lsls	r3, r3, #2
 800073a:	4413      	add	r3, r2
 800073c:	687a      	ldr	r2, [r7, #4]
 800073e:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].channel = channel;
 8000740:	4b12      	ldr	r3, [pc, #72]	@ (800078c <io_holding_reg_add_channel+0x74>)
 8000742:	881b      	ldrh	r3, [r3, #0]
 8000744:	4619      	mov	r1, r3
 8000746:	4a12      	ldr	r2, [pc, #72]	@ (8000790 <io_holding_reg_add_channel+0x78>)
 8000748:	460b      	mov	r3, r1
 800074a:	005b      	lsls	r3, r3, #1
 800074c:	440b      	add	r3, r1
 800074e:	009b      	lsls	r3, r3, #2
 8000750:	4413      	add	r3, r2
 8000752:	3304      	adds	r3, #4
 8000754:	683a      	ldr	r2, [r7, #0]
 8000756:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].storedValue = 0;
 8000758:	4b0c      	ldr	r3, [pc, #48]	@ (800078c <io_holding_reg_add_channel+0x74>)
 800075a:	881b      	ldrh	r3, [r3, #0]
 800075c:	4619      	mov	r1, r3
 800075e:	4a0c      	ldr	r2, [pc, #48]	@ (8000790 <io_holding_reg_add_channel+0x78>)
 8000760:	460b      	mov	r3, r1
 8000762:	005b      	lsls	r3, r3, #1
 8000764:	440b      	add	r3, r1
 8000766:	009b      	lsls	r3, r3, #2
 8000768:	4413      	add	r3, r2
 800076a:	3308      	adds	r3, #8
 800076c:	2200      	movs	r2, #0
 800076e:	801a      	strh	r2, [r3, #0]
	io_holding_reg_channel_count++;
 8000770:	4b06      	ldr	r3, [pc, #24]	@ (800078c <io_holding_reg_add_channel+0x74>)
 8000772:	881b      	ldrh	r3, [r3, #0]
 8000774:	3301      	adds	r3, #1
 8000776:	b29a      	uxth	r2, r3
 8000778:	4b04      	ldr	r3, [pc, #16]	@ (800078c <io_holding_reg_add_channel+0x74>)
 800077a:	801a      	strh	r2, [r3, #0]
 800077c:	e000      	b.n	8000780 <io_holding_reg_add_channel+0x68>
	if (io_holding_reg_channel_count >= MAX_IO_HOLDING_REG) return; // Cannot add another channel if all channels taken
 800077e:	bf00      	nop
}
 8000780:	370c      	adds	r7, #12
 8000782:	46bd      	mov	sp, r7
 8000784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000788:	4770      	bx	lr
 800078a:	bf00      	nop
 800078c:	2000029c 	.word	0x2000029c
 8000790:	20000284 	.word	0x20000284

08000794 <io_holding_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The last written value for the holding register, or 0 if the channel is invalid.
 */
uint16_t io_holding_reg_read(uint16_t index) {
 8000794:	b480      	push	{r7}
 8000796:	b083      	sub	sp, #12
 8000798:	af00      	add	r7, sp, #0
 800079a:	4603      	mov	r3, r0
 800079c:	80fb      	strh	r3, [r7, #6]
	if (index >= 0 && index < io_holding_reg_channel_count) {
 800079e:	4b0b      	ldr	r3, [pc, #44]	@ (80007cc <io_holding_reg_read+0x38>)
 80007a0:	881b      	ldrh	r3, [r3, #0]
 80007a2:	88fa      	ldrh	r2, [r7, #6]
 80007a4:	429a      	cmp	r2, r3
 80007a6:	d209      	bcs.n	80007bc <io_holding_reg_read+0x28>
		return io_holding_reg_channels[index].storedValue;
 80007a8:	88fa      	ldrh	r2, [r7, #6]
 80007aa:	4909      	ldr	r1, [pc, #36]	@ (80007d0 <io_holding_reg_read+0x3c>)
 80007ac:	4613      	mov	r3, r2
 80007ae:	005b      	lsls	r3, r3, #1
 80007b0:	4413      	add	r3, r2
 80007b2:	009b      	lsls	r3, r3, #2
 80007b4:	440b      	add	r3, r1
 80007b6:	3308      	adds	r3, #8
 80007b8:	881b      	ldrh	r3, [r3, #0]
 80007ba:	e000      	b.n	80007be <io_holding_reg_read+0x2a>
	}
	return 0;
 80007bc:	2300      	movs	r3, #0
}
 80007be:	4618      	mov	r0, r3
 80007c0:	370c      	adds	r7, #12
 80007c2:	46bd      	mov	sp, r7
 80007c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c8:	4770      	bx	lr
 80007ca:	bf00      	nop
 80007cc:	2000029c 	.word	0x2000029c
 80007d0:	20000284 	.word	0x20000284

080007d4 <io_holding_reg_write>:
 * This function writes the provided value to a holding register. It sets the DAC output voltage based on the provided value (e.g., 0-4095).
 *
 * @param index: The index of the channel to write to (assigned in order of registration with io_holding_reg_add_channel).
 * @param value: The value to write to the holding register.
 */
void io_holding_reg_write(uint16_t index, uint16_t value) {
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b084      	sub	sp, #16
 80007d8:	af00      	add	r7, sp, #0
 80007da:	4603      	mov	r3, r0
 80007dc:	460a      	mov	r2, r1
 80007de:	80fb      	strh	r3, [r7, #6]
 80007e0:	4613      	mov	r3, r2
 80007e2:	80bb      	strh	r3, [r7, #4]
	if (index >= 0 && index < io_holding_reg_channel_count) {
 80007e4:	4b1f      	ldr	r3, [pc, #124]	@ (8000864 <io_holding_reg_write+0x90>)
 80007e6:	881b      	ldrh	r3, [r3, #0]
 80007e8:	88fa      	ldrh	r2, [r7, #6]
 80007ea:	429a      	cmp	r2, r3
 80007ec:	d236      	bcs.n	800085c <io_holding_reg_write+0x88>
#ifdef HAL_DAC_MODULE_ENABLED
		DAC_HandleTypeDef* hdac = (DAC_HandleTypeDef*)io_holding_reg_channels[index].handle; // cast generic handle to DAC_HandleTypeDef
 80007ee:	88fa      	ldrh	r2, [r7, #6]
 80007f0:	491d      	ldr	r1, [pc, #116]	@ (8000868 <io_holding_reg_write+0x94>)
 80007f2:	4613      	mov	r3, r2
 80007f4:	005b      	lsls	r3, r3, #1
 80007f6:	4413      	add	r3, r2
 80007f8:	009b      	lsls	r3, r3, #2
 80007fa:	440b      	add	r3, r1
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	60fb      	str	r3, [r7, #12]

		// Scale modbus 16 bit value to 12 bit DAC range
		uint32_t scaledValue = (value * 4095U) / 65535U;
 8000800:	88ba      	ldrh	r2, [r7, #4]
 8000802:	4613      	mov	r3, r2
 8000804:	031b      	lsls	r3, r3, #12
 8000806:	1a9b      	subs	r3, r3, r2
 8000808:	4a18      	ldr	r2, [pc, #96]	@ (800086c <io_holding_reg_write+0x98>)
 800080a:	fba2 2303 	umull	r2, r3, r2, r3
 800080e:	0bdb      	lsrs	r3, r3, #15
 8000810:	60bb      	str	r3, [r7, #8]

		// Start DAC conversion (DAC peripheral, DAC channel, data alignment, value)
		HAL_DAC_SetValue(hdac, io_holding_reg_channels[index].channel, DAC_ALIGN_12B_R, scaledValue);
 8000812:	88fa      	ldrh	r2, [r7, #6]
 8000814:	4914      	ldr	r1, [pc, #80]	@ (8000868 <io_holding_reg_write+0x94>)
 8000816:	4613      	mov	r3, r2
 8000818:	005b      	lsls	r3, r3, #1
 800081a:	4413      	add	r3, r2
 800081c:	009b      	lsls	r3, r3, #2
 800081e:	440b      	add	r3, r1
 8000820:	3304      	adds	r3, #4
 8000822:	6819      	ldr	r1, [r3, #0]
 8000824:	68bb      	ldr	r3, [r7, #8]
 8000826:	2200      	movs	r2, #0
 8000828:	68f8      	ldr	r0, [r7, #12]
 800082a:	f003 fff5 	bl	8004818 <HAL_DAC_SetValue>

		// Enable the DAC channel and apply the value to the pin
		// TODO: Move to init so its only ran once. doesnt need to be run each time
		HAL_DAC_Start(hdac, io_holding_reg_channels[index].channel);
 800082e:	88fa      	ldrh	r2, [r7, #6]
 8000830:	490d      	ldr	r1, [pc, #52]	@ (8000868 <io_holding_reg_write+0x94>)
 8000832:	4613      	mov	r3, r2
 8000834:	005b      	lsls	r3, r3, #1
 8000836:	4413      	add	r3, r2
 8000838:	009b      	lsls	r3, r3, #2
 800083a:	440b      	add	r3, r1
 800083c:	3304      	adds	r3, #4
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	4619      	mov	r1, r3
 8000842:	68f8      	ldr	r0, [r7, #12]
 8000844:	f003 ff7c 	bl	8004740 <HAL_DAC_Start>

		// Store the set value
		io_holding_reg_channels[index].storedValue = value;
 8000848:	88fa      	ldrh	r2, [r7, #6]
 800084a:	4907      	ldr	r1, [pc, #28]	@ (8000868 <io_holding_reg_write+0x94>)
 800084c:	4613      	mov	r3, r2
 800084e:	005b      	lsls	r3, r3, #1
 8000850:	4413      	add	r3, r2
 8000852:	009b      	lsls	r3, r3, #2
 8000854:	440b      	add	r3, r1
 8000856:	3308      	adds	r3, #8
 8000858:	88ba      	ldrh	r2, [r7, #4]
 800085a:	801a      	strh	r2, [r3, #0]
#endif
	}
}
 800085c:	bf00      	nop
 800085e:	3710      	adds	r7, #16
 8000860:	46bd      	mov	sp, r7
 8000862:	bd80      	pop	{r7, pc}
 8000864:	2000029c 	.word	0x2000029c
 8000868:	20000284 	.word	0x20000284
 800086c:	80008001 	.word	0x80008001

08000870 <io_input_reg_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param handle: Pointer to generic ADC handle.
 * @param channel: ADC channel number (e.g., ADC_CHANNEL_4)
 */
void io_input_reg_add_channel(void* handle, uint32_t channel) {
 8000870:	b480      	push	{r7}
 8000872:	b083      	sub	sp, #12
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
 8000878:	6039      	str	r1, [r7, #0]
	if (io_input_reg_channel_count >= MAX_IO_INPUT_REG) return; // Cannot add another channel if all channels taken
 800087a:	4b0f      	ldr	r3, [pc, #60]	@ (80008b8 <io_input_reg_add_channel+0x48>)
 800087c:	881b      	ldrh	r3, [r3, #0]
 800087e:	2b03      	cmp	r3, #3
 8000880:	d814      	bhi.n	80008ac <io_input_reg_add_channel+0x3c>

	io_input_reg_channels[io_input_reg_channel_count].handle = handle;
 8000882:	4b0d      	ldr	r3, [pc, #52]	@ (80008b8 <io_input_reg_add_channel+0x48>)
 8000884:	881b      	ldrh	r3, [r3, #0]
 8000886:	4619      	mov	r1, r3
 8000888:	4a0c      	ldr	r2, [pc, #48]	@ (80008bc <io_input_reg_add_channel+0x4c>)
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_input_reg_channels[io_input_reg_channel_count].channel = channel;
 8000890:	4b09      	ldr	r3, [pc, #36]	@ (80008b8 <io_input_reg_add_channel+0x48>)
 8000892:	881b      	ldrh	r3, [r3, #0]
 8000894:	4a09      	ldr	r2, [pc, #36]	@ (80008bc <io_input_reg_add_channel+0x4c>)
 8000896:	00db      	lsls	r3, r3, #3
 8000898:	4413      	add	r3, r2
 800089a:	683a      	ldr	r2, [r7, #0]
 800089c:	605a      	str	r2, [r3, #4]
	io_input_reg_channel_count++;
 800089e:	4b06      	ldr	r3, [pc, #24]	@ (80008b8 <io_input_reg_add_channel+0x48>)
 80008a0:	881b      	ldrh	r3, [r3, #0]
 80008a2:	3301      	adds	r3, #1
 80008a4:	b29a      	uxth	r2, r3
 80008a6:	4b04      	ldr	r3, [pc, #16]	@ (80008b8 <io_input_reg_add_channel+0x48>)
 80008a8:	801a      	strh	r2, [r3, #0]
 80008aa:	e000      	b.n	80008ae <io_input_reg_add_channel+0x3e>
	if (io_input_reg_channel_count >= MAX_IO_INPUT_REG) return; // Cannot add another channel if all channels taken
 80008ac:	bf00      	nop
}
 80008ae:	370c      	adds	r7, #12
 80008b0:	46bd      	mov	sp, r7
 80008b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b6:	4770      	bx	lr
 80008b8:	200002c0 	.word	0x200002c0
 80008bc:	200002a0 	.word	0x200002a0

080008c0 <io_input_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The ADC conversion result, or 0 if the channel is invalid.
 */
uint16_t io_input_reg_read(uint16_t index) {
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b084      	sub	sp, #16
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	4603      	mov	r3, r0
 80008c8:	80fb      	strh	r3, [r7, #6]
	if (index >= 0 && index < io_input_reg_channel_count) {
 80008ca:	4b14      	ldr	r3, [pc, #80]	@ (800091c <io_input_reg_read+0x5c>)
 80008cc:	881b      	ldrh	r3, [r3, #0]
 80008ce:	88fa      	ldrh	r2, [r7, #6]
 80008d0:	429a      	cmp	r2, r3
 80008d2:	d21e      	bcs.n	8000912 <io_input_reg_read+0x52>
#ifdef HAL_ADC_MODULE_ENABLED
		ADC_HandleTypeDef* hadc = (ADC_HandleTypeDef*)io_input_reg_channels[index].handle; // cast generic handle to ADC_HandleTypeDef
 80008d4:	88fb      	ldrh	r3, [r7, #6]
 80008d6:	4a12      	ldr	r2, [pc, #72]	@ (8000920 <io_input_reg_read+0x60>)
 80008d8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80008dc:	60fb      	str	r3, [r7, #12]
		// Start ADC conversion
		HAL_ADC_Start(hadc);
 80008de:	68f8      	ldr	r0, [r7, #12]
 80008e0:	f002 fe00 	bl	80034e4 <HAL_ADC_Start>
		// Wait until the ADC conversion is done (or a timeout of 100 ms occurs)
		if (HAL_ADC_PollForConversion(hadc, 100) == HAL_OK) {
 80008e4:	2164      	movs	r1, #100	@ 0x64
 80008e6:	68f8      	ldr	r0, [r7, #12]
 80008e8:	f002 fee0 	bl	80036ac <HAL_ADC_PollForConversion>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d10f      	bne.n	8000912 <io_input_reg_read+0x52>
			// Return the ADC value
			return (HAL_ADC_GetValue(hadc) * 65535) / 4095; // scale 12 bit value to 16 bit value as expected by modbus specifications
 80008f2:	68f8      	ldr	r0, [r7, #12]
 80008f4:	f002 ffe0 	bl	80038b8 <HAL_ADC_GetValue>
 80008f8:	4602      	mov	r2, r0
 80008fa:	4613      	mov	r3, r2
 80008fc:	041b      	lsls	r3, r3, #16
 80008fe:	1a9a      	subs	r2, r3, r2
 8000900:	4b08      	ldr	r3, [pc, #32]	@ (8000924 <io_input_reg_read+0x64>)
 8000902:	fba3 1302 	umull	r1, r3, r3, r2
 8000906:	1ad2      	subs	r2, r2, r3
 8000908:	0852      	lsrs	r2, r2, #1
 800090a:	4413      	add	r3, r2
 800090c:	0adb      	lsrs	r3, r3, #11
 800090e:	b29b      	uxth	r3, r3
 8000910:	e000      	b.n	8000914 <io_input_reg_read+0x54>
		}
#endif
	}
	return 0;
 8000912:	2300      	movs	r3, #0
}
 8000914:	4618      	mov	r0, r3
 8000916:	3710      	adds	r7, #16
 8000918:	46bd      	mov	sp, r7
 800091a:	bd80      	pop	{r7, pc}
 800091c:	200002c0 	.word	0x200002c0
 8000920:	200002a0 	.word	0x200002a0
 8000924:	00100101 	.word	0x00100101

08000928 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b084      	sub	sp, #16
 800092c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800092e:	f002 f95e 	bl	8002bee <HAL_Init>
  // Add Channels
  // COILS: Digital R/W: for this controller, all digital outputs
  // DISCRETE INPUTS: Digital R: for this controller, all digital inputs
  // HOLDING REGISTERS: Analogue R/W: for this controller, all analogue outputs
  // INPUT REGISTERS: Analogue R: for this controller, all analogue inputs
  io_coil_add_channel(GPIOC, GPIO_PIN_6);
 8000932:	2140      	movs	r1, #64	@ 0x40
 8000934:	481f      	ldr	r0, [pc, #124]	@ (80009b4 <main+0x8c>)
 8000936:	f7ff fe05 	bl	8000544 <io_coil_add_channel>
  io_discrete_in_add_channel(GPIOC, GPIO_PIN_13);
 800093a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800093e:	481d      	ldr	r0, [pc, #116]	@ (80009b4 <main+0x8c>)
 8000940:	f7ff fe9e 	bl	8000680 <io_discrete_in_add_channel>
  io_holding_reg_add_channel(&hdac1, DAC_CHANNEL_1);
 8000944:	2100      	movs	r1, #0
 8000946:	481c      	ldr	r0, [pc, #112]	@ (80009b8 <main+0x90>)
 8000948:	f7ff fee6 	bl	8000718 <io_holding_reg_add_channel>
  io_input_reg_add_channel(&hadc1, ADC_CHANNEL_1);
 800094c:	491b      	ldr	r1, [pc, #108]	@ (80009bc <main+0x94>)
 800094e:	481c      	ldr	r0, [pc, #112]	@ (80009c0 <main+0x98>)
 8000950:	f7ff ff8e 	bl	8000870 <io_input_reg_add_channel>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000954:	f000 f838 	bl	80009c8 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000958:	f000 f9fe 	bl	8000d58 <MX_GPIO_Init>
  MX_DMA_Init();
 800095c:	f000 f9ca 	bl	8000cf4 <MX_DMA_Init>
  MX_USB_Device_Init();
 8000960:	f00d facc 	bl	800defc <MX_USB_Device_Init>
  MX_USART2_UART_Init();
 8000964:	f000 f978 	bl	8000c58 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8000968:	f000 f938 	bl	8000bdc <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 800096c:	f00b fde8 	bl	800c540 <MX_FATFS_Init>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d001      	beq.n	800097a <main+0x52>
    Error_Handler();
 8000976:	f000 fa69 	bl	8000e4c <Error_Handler>
  }
  MX_DAC1_Init();
 800097a:	f000 f8e9 	bl	8000b50 <MX_DAC1_Init>
  MX_ADC1_Init();
 800097e:	f000 f86f 	bl	8000a60 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
	RS485_Setup(GPIOA, RS485_DIR_Pin); // changed from PA4 to PA8 to not interfere with DAC1
 8000982:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000986:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800098a:	f001 fb3f 	bl	800200c <RS485_Setup>
	io_digital_write(0, GPIO_PIN_RESET);
 800098e:	2100      	movs	r1, #0
 8000990:	2000      	movs	r0, #0
 8000992:	f7ff fe4b 	bl	800062c <io_digital_write>
	HAL_Delay(5000);
 8000996:	f241 3088 	movw	r0, #5000	@ 0x1388
 800099a:	f002 f999 	bl	8002cd0 <HAL_Delay>

	f_close(&fil); // close the file
	f_mount(NULL, "", 0); // un-mount the drive
	*/

	uint8_t modbus_frame[] = {0x01, 0x03, 0x00, 0x10, 0x00, 0x02, 0xC4, 0x0B};
 800099e:	4a09      	ldr	r2, [pc, #36]	@ (80009c4 <main+0x9c>)
 80009a0:	1d3b      	adds	r3, r7, #4
 80009a2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80009a6:	e883 0003 	stmia.w	r3, {r0, r1}
	uint16_t frame_len = sizeof(modbus_frame) / sizeof(modbus_frame[0]);
 80009aa:	2308      	movs	r3, #8
 80009ac:	81fb      	strh	r3, [r7, #14]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	while(1) {
 80009ae:	bf00      	nop
 80009b0:	e7fd      	b.n	80009ae <main+0x86>
 80009b2:	bf00      	nop
 80009b4:	48000800 	.word	0x48000800
 80009b8:	20000330 	.word	0x20000330
 80009bc:	04300002 	.word	0x04300002
 80009c0:	200002c4 	.word	0x200002c4
 80009c4:	0800e950 	.word	0x0800e950

080009c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b094      	sub	sp, #80	@ 0x50
 80009cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009ce:	f107 0318 	add.w	r3, r7, #24
 80009d2:	2238      	movs	r2, #56	@ 0x38
 80009d4:	2100      	movs	r1, #0
 80009d6:	4618      	mov	r0, r3
 80009d8:	f00d ff74 	bl	800e8c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009dc:	1d3b      	adds	r3, r7, #4
 80009de:	2200      	movs	r2, #0
 80009e0:	601a      	str	r2, [r3, #0]
 80009e2:	605a      	str	r2, [r3, #4]
 80009e4:	609a      	str	r2, [r3, #8]
 80009e6:	60da      	str	r2, [r3, #12]
 80009e8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009ea:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80009ee:	f006 faed 	bl	8006fcc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009f2:	2301      	movs	r3, #1
 80009f4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80009f6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80009fa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009fc:	2302      	movs	r3, #2
 80009fe:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a00:	2303      	movs	r3, #3
 8000a02:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000a04:	2301      	movs	r3, #1
 8000a06:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 36;
 8000a08:	2324      	movs	r3, #36	@ 0x24
 8000a0a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a0c:	2302      	movs	r3, #2
 8000a0e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV6;
 8000a10:	2306      	movs	r3, #6
 8000a12:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000a14:	2302      	movs	r3, #2
 8000a16:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a18:	f107 0318 	add.w	r3, r7, #24
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f006 fb89 	bl	8007134 <HAL_RCC_OscConfig>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d001      	beq.n	8000a2c <SystemClock_Config+0x64>
  {
    Error_Handler();
 8000a28:	f000 fa10 	bl	8000e4c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a2c:	230f      	movs	r3, #15
 8000a2e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a30:	2303      	movs	r3, #3
 8000a32:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000a34:	2380      	movs	r3, #128	@ 0x80
 8000a36:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a38:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a3c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000a42:	1d3b      	adds	r3, r7, #4
 8000a44:	2102      	movs	r1, #2
 8000a46:	4618      	mov	r0, r3
 8000a48:	f006 fe86 	bl	8007758 <HAL_RCC_ClockConfig>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d001      	beq.n	8000a56 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000a52:	f000 f9fb 	bl	8000e4c <Error_Handler>
  }
}
 8000a56:	bf00      	nop
 8000a58:	3750      	adds	r7, #80	@ 0x50
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
	...

08000a60 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b08c      	sub	sp, #48	@ 0x30
 8000a64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000a66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	601a      	str	r2, [r3, #0]
 8000a6e:	605a      	str	r2, [r3, #4]
 8000a70:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000a72:	1d3b      	adds	r3, r7, #4
 8000a74:	2220      	movs	r2, #32
 8000a76:	2100      	movs	r1, #0
 8000a78:	4618      	mov	r0, r3
 8000a7a:	f00d ff23 	bl	800e8c4 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000a7e:	4b32      	ldr	r3, [pc, #200]	@ (8000b48 <MX_ADC1_Init+0xe8>)
 8000a80:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000a84:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000a86:	4b30      	ldr	r3, [pc, #192]	@ (8000b48 <MX_ADC1_Init+0xe8>)
 8000a88:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000a8c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000a8e:	4b2e      	ldr	r3, [pc, #184]	@ (8000b48 <MX_ADC1_Init+0xe8>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a94:	4b2c      	ldr	r3, [pc, #176]	@ (8000b48 <MX_ADC1_Init+0xe8>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000a9a:	4b2b      	ldr	r3, [pc, #172]	@ (8000b48 <MX_ADC1_Init+0xe8>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000aa0:	4b29      	ldr	r3, [pc, #164]	@ (8000b48 <MX_ADC1_Init+0xe8>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000aa6:	4b28      	ldr	r3, [pc, #160]	@ (8000b48 <MX_ADC1_Init+0xe8>)
 8000aa8:	2204      	movs	r2, #4
 8000aaa:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000aac:	4b26      	ldr	r3, [pc, #152]	@ (8000b48 <MX_ADC1_Init+0xe8>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000ab2:	4b25      	ldr	r3, [pc, #148]	@ (8000b48 <MX_ADC1_Init+0xe8>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000ab8:	4b23      	ldr	r3, [pc, #140]	@ (8000b48 <MX_ADC1_Init+0xe8>)
 8000aba:	2201      	movs	r2, #1
 8000abc:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000abe:	4b22      	ldr	r3, [pc, #136]	@ (8000b48 <MX_ADC1_Init+0xe8>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ac6:	4b20      	ldr	r3, [pc, #128]	@ (8000b48 <MX_ADC1_Init+0xe8>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000acc:	4b1e      	ldr	r3, [pc, #120]	@ (8000b48 <MX_ADC1_Init+0xe8>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000ad2:	4b1d      	ldr	r3, [pc, #116]	@ (8000b48 <MX_ADC1_Init+0xe8>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000ada:	4b1b      	ldr	r3, [pc, #108]	@ (8000b48 <MX_ADC1_Init+0xe8>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000ae0:	4b19      	ldr	r3, [pc, #100]	@ (8000b48 <MX_ADC1_Init+0xe8>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ae8:	4817      	ldr	r0, [pc, #92]	@ (8000b48 <MX_ADC1_Init+0xe8>)
 8000aea:	f002 fb3f 	bl	800316c <HAL_ADC_Init>
 8000aee:	4603      	mov	r3, r0
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d001      	beq.n	8000af8 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000af4:	f000 f9aa 	bl	8000e4c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000af8:	2300      	movs	r3, #0
 8000afa:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000afc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b00:	4619      	mov	r1, r3
 8000b02:	4811      	ldr	r0, [pc, #68]	@ (8000b48 <MX_ADC1_Init+0xe8>)
 8000b04:	f003 fbe2 	bl	80042cc <HAL_ADCEx_MultiModeConfigChannel>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d001      	beq.n	8000b12 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000b0e:	f000 f99d 	bl	8000e4c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000b12:	4b0e      	ldr	r3, [pc, #56]	@ (8000b4c <MX_ADC1_Init+0xec>)
 8000b14:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b16:	2306      	movs	r3, #6
 8000b18:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000b1e:	237f      	movs	r3, #127	@ 0x7f
 8000b20:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000b22:	2304      	movs	r3, #4
 8000b24:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000b26:	2300      	movs	r3, #0
 8000b28:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b2a:	1d3b      	adds	r3, r7, #4
 8000b2c:	4619      	mov	r1, r3
 8000b2e:	4806      	ldr	r0, [pc, #24]	@ (8000b48 <MX_ADC1_Init+0xe8>)
 8000b30:	f002 fed0 	bl	80038d4 <HAL_ADC_ConfigChannel>
 8000b34:	4603      	mov	r3, r0
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d001      	beq.n	8000b3e <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000b3a:	f000 f987 	bl	8000e4c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000b3e:	bf00      	nop
 8000b40:	3730      	adds	r7, #48	@ 0x30
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	200002c4 	.word	0x200002c4
 8000b4c:	04300002 	.word	0x04300002

08000b50 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b08c      	sub	sp, #48	@ 0x30
 8000b54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000b56:	463b      	mov	r3, r7
 8000b58:	2230      	movs	r2, #48	@ 0x30
 8000b5a:	2100      	movs	r1, #0
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	f00d feb1 	bl	800e8c4 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000b62:	4b1c      	ldr	r3, [pc, #112]	@ (8000bd4 <MX_DAC1_Init+0x84>)
 8000b64:	4a1c      	ldr	r2, [pc, #112]	@ (8000bd8 <MX_DAC1_Init+0x88>)
 8000b66:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000b68:	481a      	ldr	r0, [pc, #104]	@ (8000bd4 <MX_DAC1_Init+0x84>)
 8000b6a:	f003 fdc6 	bl	80046fa <HAL_DAC_Init>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000b74:	f000 f96a 	bl	8000e4c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000b78:	2302      	movs	r3, #2
 8000b7a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8000b80:	2300      	movs	r3, #0
 8000b82:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000b84:	2300      	movs	r3, #0
 8000b86:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000b90:	2300      	movs	r3, #0
 8000b92:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8000b94:	2301      	movs	r3, #1
 8000b96:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000b9c:	463b      	mov	r3, r7
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	4619      	mov	r1, r3
 8000ba2:	480c      	ldr	r0, [pc, #48]	@ (8000bd4 <MX_DAC1_Init+0x84>)
 8000ba4:	f003 fe66 	bl	8004874 <HAL_DAC_ConfigChannel>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d001      	beq.n	8000bb2 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8000bae:	f000 f94d 	bl	8000e4c <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_BOTH;
 8000bb2:	2304      	movs	r3, #4
 8000bb4:	61bb      	str	r3, [r7, #24]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000bb6:	463b      	mov	r3, r7
 8000bb8:	2210      	movs	r2, #16
 8000bba:	4619      	mov	r1, r3
 8000bbc:	4805      	ldr	r0, [pc, #20]	@ (8000bd4 <MX_DAC1_Init+0x84>)
 8000bbe:	f003 fe59 	bl	8004874 <HAL_DAC_ConfigChannel>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d001      	beq.n	8000bcc <MX_DAC1_Init+0x7c>
  {
    Error_Handler();
 8000bc8:	f000 f940 	bl	8000e4c <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000bcc:	bf00      	nop
 8000bce:	3730      	adds	r7, #48	@ 0x30
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	20000330 	.word	0x20000330
 8000bd8:	50000800 	.word	0x50000800

08000bdc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000be0:	4b1b      	ldr	r3, [pc, #108]	@ (8000c50 <MX_SPI1_Init+0x74>)
 8000be2:	4a1c      	ldr	r2, [pc, #112]	@ (8000c54 <MX_SPI1_Init+0x78>)
 8000be4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000be6:	4b1a      	ldr	r3, [pc, #104]	@ (8000c50 <MX_SPI1_Init+0x74>)
 8000be8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000bec:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000bee:	4b18      	ldr	r3, [pc, #96]	@ (8000c50 <MX_SPI1_Init+0x74>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000bf4:	4b16      	ldr	r3, [pc, #88]	@ (8000c50 <MX_SPI1_Init+0x74>)
 8000bf6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000bfa:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000bfc:	4b14      	ldr	r3, [pc, #80]	@ (8000c50 <MX_SPI1_Init+0x74>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c02:	4b13      	ldr	r3, [pc, #76]	@ (8000c50 <MX_SPI1_Init+0x74>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000c08:	4b11      	ldr	r3, [pc, #68]	@ (8000c50 <MX_SPI1_Init+0x74>)
 8000c0a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c0e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000c10:	4b0f      	ldr	r3, [pc, #60]	@ (8000c50 <MX_SPI1_Init+0x74>)
 8000c12:	2238      	movs	r2, #56	@ 0x38
 8000c14:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c16:	4b0e      	ldr	r3, [pc, #56]	@ (8000c50 <MX_SPI1_Init+0x74>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c1c:	4b0c      	ldr	r3, [pc, #48]	@ (8000c50 <MX_SPI1_Init+0x74>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c22:	4b0b      	ldr	r3, [pc, #44]	@ (8000c50 <MX_SPI1_Init+0x74>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000c28:	4b09      	ldr	r3, [pc, #36]	@ (8000c50 <MX_SPI1_Init+0x74>)
 8000c2a:	2207      	movs	r2, #7
 8000c2c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000c2e:	4b08      	ldr	r3, [pc, #32]	@ (8000c50 <MX_SPI1_Init+0x74>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000c34:	4b06      	ldr	r3, [pc, #24]	@ (8000c50 <MX_SPI1_Init+0x74>)
 8000c36:	2208      	movs	r2, #8
 8000c38:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000c3a:	4805      	ldr	r0, [pc, #20]	@ (8000c50 <MX_SPI1_Init+0x74>)
 8000c3c:	f007 f9f6 	bl	800802c <HAL_SPI_Init>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d001      	beq.n	8000c4a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000c46:	f000 f901 	bl	8000e4c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000c4a:	bf00      	nop
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	20000344 	.word	0x20000344
 8000c54:	40013000 	.word	0x40013000

08000c58 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c5c:	4b23      	ldr	r3, [pc, #140]	@ (8000cec <MX_USART2_UART_Init+0x94>)
 8000c5e:	4a24      	ldr	r2, [pc, #144]	@ (8000cf0 <MX_USART2_UART_Init+0x98>)
 8000c60:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000c62:	4b22      	ldr	r3, [pc, #136]	@ (8000cec <MX_USART2_UART_Init+0x94>)
 8000c64:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000c68:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c6a:	4b20      	ldr	r3, [pc, #128]	@ (8000cec <MX_USART2_UART_Init+0x94>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_2;
 8000c70:	4b1e      	ldr	r3, [pc, #120]	@ (8000cec <MX_USART2_UART_Init+0x94>)
 8000c72:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c76:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c78:	4b1c      	ldr	r3, [pc, #112]	@ (8000cec <MX_USART2_UART_Init+0x94>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c7e:	4b1b      	ldr	r3, [pc, #108]	@ (8000cec <MX_USART2_UART_Init+0x94>)
 8000c80:	220c      	movs	r2, #12
 8000c82:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c84:	4b19      	ldr	r3, [pc, #100]	@ (8000cec <MX_USART2_UART_Init+0x94>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c8a:	4b18      	ldr	r3, [pc, #96]	@ (8000cec <MX_USART2_UART_Init+0x94>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c90:	4b16      	ldr	r3, [pc, #88]	@ (8000cec <MX_USART2_UART_Init+0x94>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000c96:	4b15      	ldr	r3, [pc, #84]	@ (8000cec <MX_USART2_UART_Init+0x94>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c9c:	4b13      	ldr	r3, [pc, #76]	@ (8000cec <MX_USART2_UART_Init+0x94>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ca2:	4812      	ldr	r0, [pc, #72]	@ (8000cec <MX_USART2_UART_Init+0x94>)
 8000ca4:	f007 ff66 	bl	8008b74 <HAL_UART_Init>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d001      	beq.n	8000cb2 <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 8000cae:	f000 f8cd 	bl	8000e4c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	480d      	ldr	r0, [pc, #52]	@ (8000cec <MX_USART2_UART_Init+0x94>)
 8000cb6:	f009 fc8c 	bl	800a5d2 <HAL_UARTEx_SetTxFifoThreshold>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d001      	beq.n	8000cc4 <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 8000cc0:	f000 f8c4 	bl	8000e4c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000cc4:	2100      	movs	r1, #0
 8000cc6:	4809      	ldr	r0, [pc, #36]	@ (8000cec <MX_USART2_UART_Init+0x94>)
 8000cc8:	f009 fcc1 	bl	800a64e <HAL_UARTEx_SetRxFifoThreshold>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d001      	beq.n	8000cd6 <MX_USART2_UART_Init+0x7e>
  {
    Error_Handler();
 8000cd2:	f000 f8bb 	bl	8000e4c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000cd6:	4805      	ldr	r0, [pc, #20]	@ (8000cec <MX_USART2_UART_Init+0x94>)
 8000cd8:	f009 fc42 	bl	800a560 <HAL_UARTEx_DisableFifoMode>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d001      	beq.n	8000ce6 <MX_USART2_UART_Init+0x8e>
  {
    Error_Handler();
 8000ce2:	f000 f8b3 	bl	8000e4c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ce6:	bf00      	nop
 8000ce8:	bd80      	pop	{r7, pc}
 8000cea:	bf00      	nop
 8000cec:	200003a8 	.word	0x200003a8
 8000cf0:	40004400 	.word	0x40004400

08000cf4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b082      	sub	sp, #8
 8000cf8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000cfa:	4b16      	ldr	r3, [pc, #88]	@ (8000d54 <MX_DMA_Init+0x60>)
 8000cfc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000cfe:	4a15      	ldr	r2, [pc, #84]	@ (8000d54 <MX_DMA_Init+0x60>)
 8000d00:	f043 0304 	orr.w	r3, r3, #4
 8000d04:	6493      	str	r3, [r2, #72]	@ 0x48
 8000d06:	4b13      	ldr	r3, [pc, #76]	@ (8000d54 <MX_DMA_Init+0x60>)
 8000d08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d0a:	f003 0304 	and.w	r3, r3, #4
 8000d0e:	607b      	str	r3, [r7, #4]
 8000d10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d12:	4b10      	ldr	r3, [pc, #64]	@ (8000d54 <MX_DMA_Init+0x60>)
 8000d14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d16:	4a0f      	ldr	r2, [pc, #60]	@ (8000d54 <MX_DMA_Init+0x60>)
 8000d18:	f043 0301 	orr.w	r3, r3, #1
 8000d1c:	6493      	str	r3, [r2, #72]	@ 0x48
 8000d1e:	4b0d      	ldr	r3, [pc, #52]	@ (8000d54 <MX_DMA_Init+0x60>)
 8000d20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d22:	f003 0301 	and.w	r3, r3, #1
 8000d26:	603b      	str	r3, [r7, #0]
 8000d28:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	2101      	movs	r1, #1
 8000d2e:	200b      	movs	r0, #11
 8000d30:	f003 fcaf 	bl	8004692 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000d34:	200b      	movs	r0, #11
 8000d36:	f003 fcc6 	bl	80046c6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 1, 0);
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	2101      	movs	r1, #1
 8000d3e:	200c      	movs	r0, #12
 8000d40:	f003 fca7 	bl	8004692 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000d44:	200c      	movs	r0, #12
 8000d46:	f003 fcbe 	bl	80046c6 <HAL_NVIC_EnableIRQ>

}
 8000d4a:	bf00      	nop
 8000d4c:	3708      	adds	r7, #8
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	40021000 	.word	0x40021000

08000d58 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b08a      	sub	sp, #40	@ 0x28
 8000d5c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d5e:	f107 0314 	add.w	r3, r7, #20
 8000d62:	2200      	movs	r2, #0
 8000d64:	601a      	str	r2, [r3, #0]
 8000d66:	605a      	str	r2, [r3, #4]
 8000d68:	609a      	str	r2, [r3, #8]
 8000d6a:	60da      	str	r2, [r3, #12]
 8000d6c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d6e:	4b35      	ldr	r3, [pc, #212]	@ (8000e44 <MX_GPIO_Init+0xec>)
 8000d70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d72:	4a34      	ldr	r2, [pc, #208]	@ (8000e44 <MX_GPIO_Init+0xec>)
 8000d74:	f043 0304 	orr.w	r3, r3, #4
 8000d78:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d7a:	4b32      	ldr	r3, [pc, #200]	@ (8000e44 <MX_GPIO_Init+0xec>)
 8000d7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d7e:	f003 0304 	and.w	r3, r3, #4
 8000d82:	613b      	str	r3, [r7, #16]
 8000d84:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d86:	4b2f      	ldr	r3, [pc, #188]	@ (8000e44 <MX_GPIO_Init+0xec>)
 8000d88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d8a:	4a2e      	ldr	r2, [pc, #184]	@ (8000e44 <MX_GPIO_Init+0xec>)
 8000d8c:	f043 0320 	orr.w	r3, r3, #32
 8000d90:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d92:	4b2c      	ldr	r3, [pc, #176]	@ (8000e44 <MX_GPIO_Init+0xec>)
 8000d94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d96:	f003 0320 	and.w	r3, r3, #32
 8000d9a:	60fb      	str	r3, [r7, #12]
 8000d9c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d9e:	4b29      	ldr	r3, [pc, #164]	@ (8000e44 <MX_GPIO_Init+0xec>)
 8000da0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000da2:	4a28      	ldr	r2, [pc, #160]	@ (8000e44 <MX_GPIO_Init+0xec>)
 8000da4:	f043 0301 	orr.w	r3, r3, #1
 8000da8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000daa:	4b26      	ldr	r3, [pc, #152]	@ (8000e44 <MX_GPIO_Init+0xec>)
 8000dac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dae:	f003 0301 	and.w	r3, r3, #1
 8000db2:	60bb      	str	r3, [r7, #8]
 8000db4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000db6:	4b23      	ldr	r3, [pc, #140]	@ (8000e44 <MX_GPIO_Init+0xec>)
 8000db8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dba:	4a22      	ldr	r2, [pc, #136]	@ (8000e44 <MX_GPIO_Init+0xec>)
 8000dbc:	f043 0302 	orr.w	r3, r3, #2
 8000dc0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dc2:	4b20      	ldr	r3, [pc, #128]	@ (8000e44 <MX_GPIO_Init+0xec>)
 8000dc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dc6:	f003 0302 	and.w	r3, r3, #2
 8000dca:	607b      	str	r3, [r7, #4]
 8000dcc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_6, GPIO_PIN_RESET);
 8000dce:	2200      	movs	r2, #0
 8000dd0:	2150      	movs	r1, #80	@ 0x50
 8000dd2:	481d      	ldr	r0, [pc, #116]	@ (8000e48 <MX_GPIO_Init+0xf0>)
 8000dd4:	f004 fbe0 	bl	8005598 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS485_DIR_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 8000dd8:	2200      	movs	r2, #0
 8000dda:	f44f 5104 	mov.w	r1, #8448	@ 0x2100
 8000dde:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000de2:	f004 fbd9 	bl	8005598 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000de6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000dea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dec:	2300      	movs	r3, #0
 8000dee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000df0:	2302      	movs	r3, #2
 8000df2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000df4:	f107 0314 	add.w	r3, r7, #20
 8000df8:	4619      	mov	r1, r3
 8000dfa:	4813      	ldr	r0, [pc, #76]	@ (8000e48 <MX_GPIO_Init+0xf0>)
 8000dfc:	f004 fa32 	bl	8005264 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8000e00:	2350      	movs	r3, #80	@ 0x50
 8000e02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e04:	2301      	movs	r3, #1
 8000e06:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e10:	f107 0314 	add.w	r3, r7, #20
 8000e14:	4619      	mov	r1, r3
 8000e16:	480c      	ldr	r0, [pc, #48]	@ (8000e48 <MX_GPIO_Init+0xf0>)
 8000e18:	f004 fa24 	bl	8005264 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS485_DIR_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = RS485_DIR_Pin|SD_CS_Pin;
 8000e1c:	f44f 5304 	mov.w	r3, #8448	@ 0x2100
 8000e20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e22:	2301      	movs	r3, #1
 8000e24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e26:	2300      	movs	r3, #0
 8000e28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e2e:	f107 0314 	add.w	r3, r7, #20
 8000e32:	4619      	mov	r1, r3
 8000e34:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e38:	f004 fa14 	bl	8005264 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000e3c:	bf00      	nop
 8000e3e:	3728      	adds	r7, #40	@ 0x28
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bd80      	pop	{r7, pc}
 8000e44:	40021000 	.word	0x40021000
 8000e48:	48000800 	.word	0x48000800

08000e4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 8000e50:	bf00      	nop
 8000e52:	46bd      	mov	sp, r7
 8000e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e58:	4770      	bx	lr
	...

08000e5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b082      	sub	sp, #8
 8000e60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e62:	4b0f      	ldr	r3, [pc, #60]	@ (8000ea0 <HAL_MspInit+0x44>)
 8000e64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e66:	4a0e      	ldr	r2, [pc, #56]	@ (8000ea0 <HAL_MspInit+0x44>)
 8000e68:	f043 0301 	orr.w	r3, r3, #1
 8000e6c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000e6e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ea0 <HAL_MspInit+0x44>)
 8000e70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e72:	f003 0301 	and.w	r3, r3, #1
 8000e76:	607b      	str	r3, [r7, #4]
 8000e78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e7a:	4b09      	ldr	r3, [pc, #36]	@ (8000ea0 <HAL_MspInit+0x44>)
 8000e7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e7e:	4a08      	ldr	r2, [pc, #32]	@ (8000ea0 <HAL_MspInit+0x44>)
 8000e80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e84:	6593      	str	r3, [r2, #88]	@ 0x58
 8000e86:	4b06      	ldr	r3, [pc, #24]	@ (8000ea0 <HAL_MspInit+0x44>)
 8000e88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e8e:	603b      	str	r3, [r7, #0]
 8000e90:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000e92:	f006 f93f 	bl	8007114 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e96:	bf00      	nop
 8000e98:	3708      	adds	r7, #8
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	40021000 	.word	0x40021000

08000ea4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b0a0      	sub	sp, #128	@ 0x80
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eac:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	601a      	str	r2, [r3, #0]
 8000eb4:	605a      	str	r2, [r3, #4]
 8000eb6:	609a      	str	r2, [r3, #8]
 8000eb8:	60da      	str	r2, [r3, #12]
 8000eba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ebc:	f107 0318 	add.w	r3, r7, #24
 8000ec0:	2254      	movs	r2, #84	@ 0x54
 8000ec2:	2100      	movs	r1, #0
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	f00d fcfd 	bl	800e8c4 <memset>
  if(hadc->Instance==ADC1)
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000ed2:	d14d      	bne.n	8000f70 <HAL_ADC_MspInit+0xcc>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000ed4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000ed8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000eda:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000ede:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ee0:	f107 0318 	add.w	r3, r7, #24
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f006 fe53 	bl	8007b90 <HAL_RCCEx_PeriphCLKConfig>
 8000eea:	4603      	mov	r3, r0
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d001      	beq.n	8000ef4 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000ef0:	f7ff ffac 	bl	8000e4c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000ef4:	4b20      	ldr	r3, [pc, #128]	@ (8000f78 <HAL_ADC_MspInit+0xd4>)
 8000ef6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ef8:	4a1f      	ldr	r2, [pc, #124]	@ (8000f78 <HAL_ADC_MspInit+0xd4>)
 8000efa:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000efe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f00:	4b1d      	ldr	r3, [pc, #116]	@ (8000f78 <HAL_ADC_MspInit+0xd4>)
 8000f02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f04:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000f08:	617b      	str	r3, [r7, #20]
 8000f0a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f0c:	4b1a      	ldr	r3, [pc, #104]	@ (8000f78 <HAL_ADC_MspInit+0xd4>)
 8000f0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f10:	4a19      	ldr	r2, [pc, #100]	@ (8000f78 <HAL_ADC_MspInit+0xd4>)
 8000f12:	f043 0301 	orr.w	r3, r3, #1
 8000f16:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f18:	4b17      	ldr	r3, [pc, #92]	@ (8000f78 <HAL_ADC_MspInit+0xd4>)
 8000f1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f1c:	f003 0301 	and.w	r3, r3, #1
 8000f20:	613b      	str	r3, [r7, #16]
 8000f22:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f24:	4b14      	ldr	r3, [pc, #80]	@ (8000f78 <HAL_ADC_MspInit+0xd4>)
 8000f26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f28:	4a13      	ldr	r2, [pc, #76]	@ (8000f78 <HAL_ADC_MspInit+0xd4>)
 8000f2a:	f043 0302 	orr.w	r3, r3, #2
 8000f2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f30:	4b11      	ldr	r3, [pc, #68]	@ (8000f78 <HAL_ADC_MspInit+0xd4>)
 8000f32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f34:	f003 0302 	and.w	r3, r3, #2
 8000f38:	60fb      	str	r3, [r7, #12]
 8000f3a:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000f3c:	2303      	movs	r3, #3
 8000f3e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f40:	2303      	movs	r3, #3
 8000f42:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f44:	2300      	movs	r3, #0
 8000f46:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f48:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f52:	f004 f987 	bl	8005264 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000f56:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000f5a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f5c:	2303      	movs	r3, #3
 8000f5e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f60:	2300      	movs	r3, #0
 8000f62:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f64:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000f68:	4619      	mov	r1, r3
 8000f6a:	4804      	ldr	r0, [pc, #16]	@ (8000f7c <HAL_ADC_MspInit+0xd8>)
 8000f6c:	f004 f97a 	bl	8005264 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000f70:	bf00      	nop
 8000f72:	3780      	adds	r7, #128	@ 0x80
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	40021000 	.word	0x40021000
 8000f7c:	48000400 	.word	0x48000400

08000f80 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b08a      	sub	sp, #40	@ 0x28
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f88:	f107 0314 	add.w	r3, r7, #20
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	601a      	str	r2, [r3, #0]
 8000f90:	605a      	str	r2, [r3, #4]
 8000f92:	609a      	str	r2, [r3, #8]
 8000f94:	60da      	str	r2, [r3, #12]
 8000f96:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	4a15      	ldr	r2, [pc, #84]	@ (8000ff4 <HAL_DAC_MspInit+0x74>)
 8000f9e:	4293      	cmp	r3, r2
 8000fa0:	d124      	bne.n	8000fec <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8000fa2:	4b15      	ldr	r3, [pc, #84]	@ (8000ff8 <HAL_DAC_MspInit+0x78>)
 8000fa4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fa6:	4a14      	ldr	r2, [pc, #80]	@ (8000ff8 <HAL_DAC_MspInit+0x78>)
 8000fa8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000fac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fae:	4b12      	ldr	r3, [pc, #72]	@ (8000ff8 <HAL_DAC_MspInit+0x78>)
 8000fb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fb2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000fb6:	613b      	str	r3, [r7, #16]
 8000fb8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fba:	4b0f      	ldr	r3, [pc, #60]	@ (8000ff8 <HAL_DAC_MspInit+0x78>)
 8000fbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fbe:	4a0e      	ldr	r2, [pc, #56]	@ (8000ff8 <HAL_DAC_MspInit+0x78>)
 8000fc0:	f043 0301 	orr.w	r3, r3, #1
 8000fc4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fc6:	4b0c      	ldr	r3, [pc, #48]	@ (8000ff8 <HAL_DAC_MspInit+0x78>)
 8000fc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fca:	f003 0301 	and.w	r3, r3, #1
 8000fce:	60fb      	str	r3, [r7, #12]
 8000fd0:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000fd2:	2330      	movs	r3, #48	@ 0x30
 8000fd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fd6:	2303      	movs	r3, #3
 8000fd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fde:	f107 0314 	add.w	r3, r7, #20
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fe8:	f004 f93c 	bl	8005264 <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8000fec:	bf00      	nop
 8000fee:	3728      	adds	r7, #40	@ 0x28
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	50000800 	.word	0x50000800
 8000ff8:	40021000 	.word	0x40021000

08000ffc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b08a      	sub	sp, #40	@ 0x28
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001004:	f107 0314 	add.w	r3, r7, #20
 8001008:	2200      	movs	r2, #0
 800100a:	601a      	str	r2, [r3, #0]
 800100c:	605a      	str	r2, [r3, #4]
 800100e:	609a      	str	r2, [r3, #8]
 8001010:	60da      	str	r2, [r3, #12]
 8001012:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	4a25      	ldr	r2, [pc, #148]	@ (80010b0 <HAL_SPI_MspInit+0xb4>)
 800101a:	4293      	cmp	r3, r2
 800101c:	d144      	bne.n	80010a8 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800101e:	4b25      	ldr	r3, [pc, #148]	@ (80010b4 <HAL_SPI_MspInit+0xb8>)
 8001020:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001022:	4a24      	ldr	r2, [pc, #144]	@ (80010b4 <HAL_SPI_MspInit+0xb8>)
 8001024:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001028:	6613      	str	r3, [r2, #96]	@ 0x60
 800102a:	4b22      	ldr	r3, [pc, #136]	@ (80010b4 <HAL_SPI_MspInit+0xb8>)
 800102c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800102e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001032:	613b      	str	r3, [r7, #16]
 8001034:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001036:	4b1f      	ldr	r3, [pc, #124]	@ (80010b4 <HAL_SPI_MspInit+0xb8>)
 8001038:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800103a:	4a1e      	ldr	r2, [pc, #120]	@ (80010b4 <HAL_SPI_MspInit+0xb8>)
 800103c:	f043 0301 	orr.w	r3, r3, #1
 8001040:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001042:	4b1c      	ldr	r3, [pc, #112]	@ (80010b4 <HAL_SPI_MspInit+0xb8>)
 8001044:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001046:	f003 0301 	and.w	r3, r3, #1
 800104a:	60fb      	str	r3, [r7, #12]
 800104c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800104e:	4b19      	ldr	r3, [pc, #100]	@ (80010b4 <HAL_SPI_MspInit+0xb8>)
 8001050:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001052:	4a18      	ldr	r2, [pc, #96]	@ (80010b4 <HAL_SPI_MspInit+0xb8>)
 8001054:	f043 0302 	orr.w	r3, r3, #2
 8001058:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800105a:	4b16      	ldr	r3, [pc, #88]	@ (80010b4 <HAL_SPI_MspInit+0xb8>)
 800105c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800105e:	f003 0302 	and.w	r3, r3, #2
 8001062:	60bb      	str	r3, [r7, #8]
 8001064:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001066:	23c0      	movs	r3, #192	@ 0xc0
 8001068:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800106a:	2302      	movs	r3, #2
 800106c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106e:	2300      	movs	r3, #0
 8001070:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001072:	2300      	movs	r3, #0
 8001074:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001076:	2305      	movs	r3, #5
 8001078:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800107a:	f107 0314 	add.w	r3, r7, #20
 800107e:	4619      	mov	r1, r3
 8001080:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001084:	f004 f8ee 	bl	8005264 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001088:	2308      	movs	r3, #8
 800108a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800108c:	2302      	movs	r3, #2
 800108e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001090:	2300      	movs	r3, #0
 8001092:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001094:	2300      	movs	r3, #0
 8001096:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001098:	2305      	movs	r3, #5
 800109a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800109c:	f107 0314 	add.w	r3, r7, #20
 80010a0:	4619      	mov	r1, r3
 80010a2:	4805      	ldr	r0, [pc, #20]	@ (80010b8 <HAL_SPI_MspInit+0xbc>)
 80010a4:	f004 f8de 	bl	8005264 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80010a8:	bf00      	nop
 80010aa:	3728      	adds	r7, #40	@ 0x28
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	40013000 	.word	0x40013000
 80010b4:	40021000 	.word	0x40021000
 80010b8:	48000400 	.word	0x48000400

080010bc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b09e      	sub	sp, #120	@ 0x78
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010c4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80010c8:	2200      	movs	r2, #0
 80010ca:	601a      	str	r2, [r3, #0]
 80010cc:	605a      	str	r2, [r3, #4]
 80010ce:	609a      	str	r2, [r3, #8]
 80010d0:	60da      	str	r2, [r3, #12]
 80010d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010d4:	f107 0310 	add.w	r3, r7, #16
 80010d8:	2254      	movs	r2, #84	@ 0x54
 80010da:	2100      	movs	r1, #0
 80010dc:	4618      	mov	r0, r3
 80010de:	f00d fbf1 	bl	800e8c4 <memset>
  if(huart->Instance==USART2)
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	4a4e      	ldr	r2, [pc, #312]	@ (8001220 <HAL_UART_MspInit+0x164>)
 80010e8:	4293      	cmp	r3, r2
 80010ea:	f040 8094 	bne.w	8001216 <HAL_UART_MspInit+0x15a>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80010ee:	2302      	movs	r3, #2
 80010f0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80010f2:	2300      	movs	r3, #0
 80010f4:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010f6:	f107 0310 	add.w	r3, r7, #16
 80010fa:	4618      	mov	r0, r3
 80010fc:	f006 fd48 	bl	8007b90 <HAL_RCCEx_PeriphCLKConfig>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d001      	beq.n	800110a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001106:	f7ff fea1 	bl	8000e4c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800110a:	4b46      	ldr	r3, [pc, #280]	@ (8001224 <HAL_UART_MspInit+0x168>)
 800110c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800110e:	4a45      	ldr	r2, [pc, #276]	@ (8001224 <HAL_UART_MspInit+0x168>)
 8001110:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001114:	6593      	str	r3, [r2, #88]	@ 0x58
 8001116:	4b43      	ldr	r3, [pc, #268]	@ (8001224 <HAL_UART_MspInit+0x168>)
 8001118:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800111a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800111e:	60fb      	str	r3, [r7, #12]
 8001120:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001122:	4b40      	ldr	r3, [pc, #256]	@ (8001224 <HAL_UART_MspInit+0x168>)
 8001124:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001126:	4a3f      	ldr	r2, [pc, #252]	@ (8001224 <HAL_UART_MspInit+0x168>)
 8001128:	f043 0301 	orr.w	r3, r3, #1
 800112c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800112e:	4b3d      	ldr	r3, [pc, #244]	@ (8001224 <HAL_UART_MspInit+0x168>)
 8001130:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001132:	f003 0301 	and.w	r3, r3, #1
 8001136:	60bb      	str	r3, [r7, #8]
 8001138:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800113a:	230c      	movs	r3, #12
 800113c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800113e:	2302      	movs	r3, #2
 8001140:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001142:	2300      	movs	r3, #0
 8001144:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001146:	2300      	movs	r3, #0
 8001148:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800114a:	2307      	movs	r3, #7
 800114c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800114e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001152:	4619      	mov	r1, r3
 8001154:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001158:	f004 f884 	bl	8005264 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel1;
 800115c:	4b32      	ldr	r3, [pc, #200]	@ (8001228 <HAL_UART_MspInit+0x16c>)
 800115e:	4a33      	ldr	r2, [pc, #204]	@ (800122c <HAL_UART_MspInit+0x170>)
 8001160:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8001162:	4b31      	ldr	r3, [pc, #196]	@ (8001228 <HAL_UART_MspInit+0x16c>)
 8001164:	221a      	movs	r2, #26
 8001166:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001168:	4b2f      	ldr	r3, [pc, #188]	@ (8001228 <HAL_UART_MspInit+0x16c>)
 800116a:	2200      	movs	r2, #0
 800116c:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800116e:	4b2e      	ldr	r3, [pc, #184]	@ (8001228 <HAL_UART_MspInit+0x16c>)
 8001170:	2200      	movs	r2, #0
 8001172:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001174:	4b2c      	ldr	r3, [pc, #176]	@ (8001228 <HAL_UART_MspInit+0x16c>)
 8001176:	2280      	movs	r2, #128	@ 0x80
 8001178:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800117a:	4b2b      	ldr	r3, [pc, #172]	@ (8001228 <HAL_UART_MspInit+0x16c>)
 800117c:	2200      	movs	r2, #0
 800117e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001180:	4b29      	ldr	r3, [pc, #164]	@ (8001228 <HAL_UART_MspInit+0x16c>)
 8001182:	2200      	movs	r2, #0
 8001184:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8001186:	4b28      	ldr	r3, [pc, #160]	@ (8001228 <HAL_UART_MspInit+0x16c>)
 8001188:	2200      	movs	r2, #0
 800118a:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800118c:	4b26      	ldr	r3, [pc, #152]	@ (8001228 <HAL_UART_MspInit+0x16c>)
 800118e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001192:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001194:	4824      	ldr	r0, [pc, #144]	@ (8001228 <HAL_UART_MspInit+0x16c>)
 8001196:	f003 fd27 	bl	8004be8 <HAL_DMA_Init>
 800119a:	4603      	mov	r3, r0
 800119c:	2b00      	cmp	r3, #0
 800119e:	d001      	beq.n	80011a4 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 80011a0:	f7ff fe54 	bl	8000e4c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	4a20      	ldr	r2, [pc, #128]	@ (8001228 <HAL_UART_MspInit+0x16c>)
 80011a8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80011ac:	4a1e      	ldr	r2, [pc, #120]	@ (8001228 <HAL_UART_MspInit+0x16c>)
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel2;
 80011b2:	4b1f      	ldr	r3, [pc, #124]	@ (8001230 <HAL_UART_MspInit+0x174>)
 80011b4:	4a1f      	ldr	r2, [pc, #124]	@ (8001234 <HAL_UART_MspInit+0x178>)
 80011b6:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80011b8:	4b1d      	ldr	r3, [pc, #116]	@ (8001230 <HAL_UART_MspInit+0x174>)
 80011ba:	221b      	movs	r2, #27
 80011bc:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80011be:	4b1c      	ldr	r3, [pc, #112]	@ (8001230 <HAL_UART_MspInit+0x174>)
 80011c0:	2210      	movs	r2, #16
 80011c2:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80011c4:	4b1a      	ldr	r3, [pc, #104]	@ (8001230 <HAL_UART_MspInit+0x174>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80011ca:	4b19      	ldr	r3, [pc, #100]	@ (8001230 <HAL_UART_MspInit+0x174>)
 80011cc:	2280      	movs	r2, #128	@ 0x80
 80011ce:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80011d0:	4b17      	ldr	r3, [pc, #92]	@ (8001230 <HAL_UART_MspInit+0x174>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80011d6:	4b16      	ldr	r3, [pc, #88]	@ (8001230 <HAL_UART_MspInit+0x174>)
 80011d8:	2200      	movs	r2, #0
 80011da:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80011dc:	4b14      	ldr	r3, [pc, #80]	@ (8001230 <HAL_UART_MspInit+0x174>)
 80011de:	2200      	movs	r2, #0
 80011e0:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80011e2:	4b13      	ldr	r3, [pc, #76]	@ (8001230 <HAL_UART_MspInit+0x174>)
 80011e4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80011e8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80011ea:	4811      	ldr	r0, [pc, #68]	@ (8001230 <HAL_UART_MspInit+0x174>)
 80011ec:	f003 fcfc 	bl	8004be8 <HAL_DMA_Init>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d001      	beq.n	80011fa <HAL_UART_MspInit+0x13e>
    {
      Error_Handler();
 80011f6:	f7ff fe29 	bl	8000e4c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	4a0c      	ldr	r2, [pc, #48]	@ (8001230 <HAL_UART_MspInit+0x174>)
 80011fe:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001200:	4a0b      	ldr	r2, [pc, #44]	@ (8001230 <HAL_UART_MspInit+0x174>)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8001206:	2200      	movs	r2, #0
 8001208:	2102      	movs	r1, #2
 800120a:	2026      	movs	r0, #38	@ 0x26
 800120c:	f003 fa41 	bl	8004692 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001210:	2026      	movs	r0, #38	@ 0x26
 8001212:	f003 fa58 	bl	80046c6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001216:	bf00      	nop
 8001218:	3778      	adds	r7, #120	@ 0x78
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	40004400 	.word	0x40004400
 8001224:	40021000 	.word	0x40021000
 8001228:	2000043c 	.word	0x2000043c
 800122c:	40020008 	.word	0x40020008
 8001230:	2000049c 	.word	0x2000049c
 8001234:	4002001c 	.word	0x4002001c

08001238 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001238:	b480      	push	{r7}
 800123a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800123c:	bf00      	nop
 800123e:	e7fd      	b.n	800123c <NMI_Handler+0x4>

08001240 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001244:	bf00      	nop
 8001246:	e7fd      	b.n	8001244 <HardFault_Handler+0x4>

08001248 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800124c:	bf00      	nop
 800124e:	e7fd      	b.n	800124c <MemManage_Handler+0x4>

08001250 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001254:	bf00      	nop
 8001256:	e7fd      	b.n	8001254 <BusFault_Handler+0x4>

08001258 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001258:	b480      	push	{r7}
 800125a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800125c:	bf00      	nop
 800125e:	e7fd      	b.n	800125c <UsageFault_Handler+0x4>

08001260 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001260:	b480      	push	{r7}
 8001262:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001264:	bf00      	nop
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr

0800126e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800126e:	b480      	push	{r7}
 8001270:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001272:	bf00      	nop
 8001274:	46bd      	mov	sp, r7
 8001276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127a:	4770      	bx	lr

0800127c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001280:	bf00      	nop
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr

0800128a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800128a:	b580      	push	{r7, lr}
 800128c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800128e:	f001 fd01 	bl	8002c94 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001292:	bf00      	nop
 8001294:	bd80      	pop	{r7, pc}
	...

08001298 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800129c:	4802      	ldr	r0, [pc, #8]	@ (80012a8 <DMA1_Channel1_IRQHandler+0x10>)
 800129e:	f003 fe86 	bl	8004fae <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80012a2:	bf00      	nop
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	2000043c 	.word	0x2000043c

080012ac <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80012b0:	4802      	ldr	r0, [pc, #8]	@ (80012bc <DMA1_Channel2_IRQHandler+0x10>)
 80012b2:	f003 fe7c 	bl	8004fae <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80012b6:	bf00      	nop
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	2000049c 	.word	0x2000049c

080012c0 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80012c4:	4802      	ldr	r0, [pc, #8]	@ (80012d0 <USB_LP_IRQHandler+0x10>)
 80012c6:	f004 fa6f 	bl	80057a8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 80012ca:	bf00      	nop
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	20001af8 	.word	0x20001af8

080012d4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80012d8:	480c      	ldr	r0, [pc, #48]	@ (800130c <USART2_IRQHandler+0x38>)
 80012da:	f007 fe29 	bl	8008f30 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  // Check if TC interrupt is triggered
  if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TC)) {
 80012de:	4b0b      	ldr	r3, [pc, #44]	@ (800130c <USART2_IRQHandler+0x38>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	69db      	ldr	r3, [r3, #28]
 80012e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80012e8:	2b40      	cmp	r3, #64	@ 0x40
 80012ea:	d10d      	bne.n	8001308 <USART2_IRQHandler+0x34>
	  // Clear the TC interrupt flag
	  __HAL_UART_CLEAR_FLAG(&huart2, UART_FLAG_TC);
 80012ec:	4b07      	ldr	r3, [pc, #28]	@ (800130c <USART2_IRQHandler+0x38>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	2240      	movs	r2, #64	@ 0x40
 80012f2:	621a      	str	r2, [r3, #32]

	  // Disable TC interrupt (optional, if no longer needed)
	  __HAL_UART_DISABLE_IT(&huart2, UART_IT_TC);
 80012f4:	4b05      	ldr	r3, [pc, #20]	@ (800130c <USART2_IRQHandler+0x38>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	681a      	ldr	r2, [r3, #0]
 80012fa:	4b04      	ldr	r3, [pc, #16]	@ (800130c <USART2_IRQHandler+0x38>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001302:	601a      	str	r2, [r3, #0]

	  // Call the post-transmission function from RS485.c
	  RS485_TCCallback();
 8001304:	f000 ff5c 	bl	80021c0 <RS485_TCCallback>
  }

  /* USER CODE END USART2_IRQn 1 */
}
 8001308:	bf00      	nop
 800130a:	bd80      	pop	{r7, pc}
 800130c:	200003a8 	.word	0x200003a8

08001310 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001310:	b480      	push	{r7}
 8001312:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001314:	4b06      	ldr	r3, [pc, #24]	@ (8001330 <SystemInit+0x20>)
 8001316:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800131a:	4a05      	ldr	r2, [pc, #20]	@ (8001330 <SystemInit+0x20>)
 800131c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001320:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001324:	bf00      	nop
 8001326:	46bd      	mov	sp, r7
 8001328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132c:	4770      	bx	lr
 800132e:	bf00      	nop
 8001330:	e000ed00 	.word	0xe000ed00

08001334 <modbus_handle_frame>:
static void send_response(uint8_t* frame, uint16_t len);
static void send_exception(uint8_t address, uint8_t function, uint8_t exception);


// Handle a full received modbus frame
void modbus_handle_frame(uint8_t* frame, uint16_t len) {
 8001334:	b580      	push	{r7, lr}
 8001336:	b0e0      	sub	sp, #384	@ 0x180
 8001338:	af00      	add	r7, sp, #0
 800133a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800133e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001342:	6018      	str	r0, [r3, #0]
 8001344:	460a      	mov	r2, r1
 8001346:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800134a:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800134e:	801a      	strh	r2, [r3, #0]
	//debug
	//static char debug_msg[256];
	//snprintf(debug_msg, sizeof(debug_msg), "DEBUG: Frame len = %u, First four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg, strlen(debug_msg));

	if (len < 6) return;
 8001350:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001354:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8001358:	881b      	ldrh	r3, [r3, #0]
 800135a:	2b05      	cmp	r3, #5
 800135c:	f240 8594 	bls.w	8001e88 <modbus_handle_frame+0xb54>

	uint8_t address = frame[0];
 8001360:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001364:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	781b      	ldrb	r3, [r3, #0]
 800136c:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f

	uint8_t function = frame[1];
 8001370:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001374:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	785b      	ldrb	r3, [r3, #1]
 800137c:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e

	// Check if the frame is for us
	if (address != MODBUS_SLAVE_ADDRESS) return;
 8001380:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001384:	2b01      	cmp	r3, #1
 8001386:	f040 8581 	bne.w	8001e8c <modbus_handle_frame+0xb58>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 800138a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800138e:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8001392:	881b      	ldrh	r3, [r3, #0]
 8001394:	3b01      	subs	r3, #1
 8001396:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 800139a:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800139e:	6812      	ldr	r2, [r2, #0]
 80013a0:	4413      	add	r3, r2
 80013a2:	781b      	ldrb	r3, [r3, #0]
 80013a4:	b21b      	sxth	r3, r3
 80013a6:	021b      	lsls	r3, r3, #8
 80013a8:	b21a      	sxth	r2, r3
 80013aa:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80013ae:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80013b2:	881b      	ldrh	r3, [r3, #0]
 80013b4:	3b02      	subs	r3, #2
 80013b6:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 80013ba:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 80013be:	6809      	ldr	r1, [r1, #0]
 80013c0:	440b      	add	r3, r1
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	b21b      	sxth	r3, r3
 80013c6:	4313      	orrs	r3, r2
 80013c8:	b21b      	sxth	r3, r3
 80013ca:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 80013ce:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80013d2:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80013d6:	881b      	ldrh	r3, [r3, #0]
 80013d8:	3b02      	subs	r3, #2
 80013da:	b29a      	uxth	r2, r3
 80013dc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80013e0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80013e4:	4611      	mov	r1, r2
 80013e6:	6818      	ldr	r0, [r3, #0]
 80013e8:	f000 fd5c 	bl	8001ea4 <modbus_crc16>
 80013ec:	4603      	mov	r3, r0
 80013ee:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a
	//static char debug_crc[256];
	//snprintf(debug_crc, sizeof(debug_crc), "DEBUG: Received CRC = 0x%02X, Calculated CRC = 0x%02X\r\n", received_crc, calculated_crc);
	//CDC_Transmit_FS((uint8_t*)debug_crc, strlen(debug_crc));

	if (received_crc != calculated_crc) {
 80013f2:	f8b7 214c 	ldrh.w	r2, [r7, #332]	@ 0x14c
 80013f6:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 80013fa:	429a      	cmp	r2, r3
 80013fc:	f040 8548 	bne.w	8001e90 <modbus_handle_frame+0xb5c>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 8001400:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 8001404:	3b01      	subs	r3, #1
 8001406:	2b0f      	cmp	r3, #15
 8001408:	f200 8535 	bhi.w	8001e76 <modbus_handle_frame+0xb42>
 800140c:	a201      	add	r2, pc, #4	@ (adr r2, 8001414 <modbus_handle_frame+0xe0>)
 800140e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001412:	bf00      	nop
 8001414:	08001455 	.word	0x08001455
 8001418:	080015fb 	.word	0x080015fb
 800141c:	0800179d 	.word	0x0800179d
 8001420:	08001913 	.word	0x08001913
 8001424:	08001a7b 	.word	0x08001a7b
 8001428:	08001b35 	.word	0x08001b35
 800142c:	08001e77 	.word	0x08001e77
 8001430:	08001e77 	.word	0x08001e77
 8001434:	08001e77 	.word	0x08001e77
 8001438:	08001e77 	.word	0x08001e77
 800143c:	08001e77 	.word	0x08001e77
 8001440:	08001e77 	.word	0x08001e77
 8001444:	08001e77 	.word	0x08001e77
 8001448:	08001e77 	.word	0x08001e77
 800144c:	08001bcd 	.word	0x08001bcd
 8001450:	08001d35 	.word	0x08001d35
		case MODBUS_FUNC_READ_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8001454:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001458:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	3302      	adds	r3, #2
 8001460:	781b      	ldrb	r3, [r3, #0]
 8001462:	b21b      	sxth	r3, r3
 8001464:	021b      	lsls	r3, r3, #8
 8001466:	b21a      	sxth	r2, r3
 8001468:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800146c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	3303      	adds	r3, #3
 8001474:	781b      	ldrb	r3, [r3, #0]
 8001476:	b21b      	sxth	r3, r3
 8001478:	4313      	orrs	r3, r2
 800147a:	b21b      	sxth	r3, r3
 800147c:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8001480:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001484:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	3304      	adds	r3, #4
 800148c:	781b      	ldrb	r3, [r3, #0]
 800148e:	b21b      	sxth	r3, r3
 8001490:	021b      	lsls	r3, r3, #8
 8001492:	b21a      	sxth	r2, r3
 8001494:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001498:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	3305      	adds	r3, #5
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	b21b      	sxth	r3, r3
 80014a4:	4313      	orrs	r3, r2
 80014a6:	b21b      	sxth	r3, r3
 80014a8:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110

			// Check if coilCount value is legal for modbus specs
			if (coilCount == 0 || coilCount > MAX_IO_COILS) {
 80014ac:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d003      	beq.n	80014bc <modbus_handle_frame+0x188>
 80014b4:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80014b8:	2b04      	cmp	r3, #4
 80014ba:	d909      	bls.n	80014d0 <modbus_handle_frame+0x19c>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80014bc:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80014c0:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80014c4:	2203      	movs	r2, #3
 80014c6:	4618      	mov	r0, r3
 80014c8:	f000 fd54 	bl	8001f74 <send_exception>
				return;
 80014cc:	f000 bce1 	b.w	8001e92 <modbus_handle_frame+0xb5e>
			}

			uint16_t endAddress = startAddress + coilCount - 1; // get the ending coil
 80014d0:	f8b7 217e 	ldrh.w	r2, [r7, #382]	@ 0x17e
 80014d4:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80014d8:	4413      	add	r3, r2
 80014da:	b29b      	uxth	r3, r3
 80014dc:	3b01      	subs	r3, #1
 80014de:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

			// Check if endAddress is outside the stored coils
			if (endAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 80014e2:	4bce      	ldr	r3, [pc, #824]	@ (800181c <modbus_handle_frame+0x4e8>)
 80014e4:	881b      	ldrh	r3, [r3, #0]
 80014e6:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 80014ea:	429a      	cmp	r2, r3
 80014ec:	d309      	bcc.n	8001502 <modbus_handle_frame+0x1ce>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80014ee:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80014f2:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80014f6:	2202      	movs	r2, #2
 80014f8:	4618      	mov	r0, r3
 80014fa:	f000 fd3b 	bl	8001f74 <send_exception>
				return;
 80014fe:	f000 bcc8 	b.w	8001e92 <modbus_handle_frame+0xb5e>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = MODBUS_SLAVE_ADDRESS; // the address of us
 8001502:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001506:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800150a:	2201      	movs	r2, #1
 800150c:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 800150e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001512:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001516:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 800151a:	705a      	strb	r2, [r3, #1]
			responseData[2] = (coilCount + 7) / 8; // round up
 800151c:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8001520:	3307      	adds	r3, #7
 8001522:	2b00      	cmp	r3, #0
 8001524:	da00      	bge.n	8001528 <modbus_handle_frame+0x1f4>
 8001526:	3307      	adds	r3, #7
 8001528:	10db      	asrs	r3, r3, #3
 800152a:	b2da      	uxtb	r2, r3
 800152c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001530:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001534:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8001536:	2303      	movs	r3, #3
 8001538:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c

			// Coil states are to be packed into bytes, one bit per coil, starting with LSB first
			// E.g., if coil states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note coil 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 800153c:	2300      	movs	r3, #0
 800153e:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t bitIndex = 0;
 8001542:	2300      	movs	r3, #0
 8001544:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

			// Iterate over each coil and add the its value
			for (int i = 0; i < coilCount; i++) {
 8001548:	2300      	movs	r3, #0
 800154a:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 800154e:	e044      	b.n	80015da <modbus_handle_frame+0x2a6>
				GPIO_PinState coilValue = io_coil_read(startAddress);
 8001550:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8001554:	4618      	mov	r0, r3
 8001556:	f7ff f825 	bl	80005a4 <io_coil_read>
 800155a:	4603      	mov	r3, r0
 800155c:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d

				if (coilValue == GPIO_PIN_SET) {
 8001560:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 8001564:	2b01      	cmp	r3, #1
 8001566:	d10b      	bne.n	8001580 <modbus_handle_frame+0x24c>
					// If coil is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8001568:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 800156c:	2201      	movs	r2, #1
 800156e:	fa02 f303 	lsl.w	r3, r2, r3
 8001572:	b25a      	sxtb	r2, r3
 8001574:	f997 317b 	ldrsb.w	r3, [r7, #379]	@ 0x17b
 8001578:	4313      	orrs	r3, r2
 800157a:	b25b      	sxtb	r3, r3
 800157c:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
				}

				bitIndex++; // Move to next bit
 8001580:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8001584:	3301      	adds	r3, #1
 8001586:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

				if (bitIndex == 8 || i == coilCount - 1) {
 800158a:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 800158e:	2b08      	cmp	r3, #8
 8001590:	d006      	beq.n	80015a0 <modbus_handle_frame+0x26c>
 8001592:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8001596:	3b01      	subs	r3, #1
 8001598:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 800159c:	429a      	cmp	r2, r3
 800159e:	d112      	bne.n	80015c6 <modbus_handle_frame+0x292>
					// Once filled 8 bits (1 byte), or at last coil, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 80015a0:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 80015a4:	1c5a      	adds	r2, r3, #1
 80015a6:	f8a7 217c 	strh.w	r2, [r7, #380]	@ 0x17c
 80015aa:	4619      	mov	r1, r3
 80015ac:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80015b0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80015b4:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 80015b8:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 80015ba:	2300      	movs	r3, #0
 80015bc:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
					bitIndex = 0;
 80015c0:	2300      	movs	r3, #0
 80015c2:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
				}

				startAddress++;
 80015c6:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 80015ca:	3301      	adds	r3, #1
 80015cc:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			for (int i = 0; i < coilCount; i++) {
 80015d0:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 80015d4:	3301      	adds	r3, #1
 80015d6:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 80015da:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80015de:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80015e2:	429a      	cmp	r2, r3
 80015e4:	dbb4      	blt.n	8001550 <modbus_handle_frame+0x21c>
			}

			send_response(responseData, responseLen);
 80015e6:	f8b7 217c 	ldrh.w	r2, [r7, #380]	@ 0x17c
 80015ea:	f107 030c 	add.w	r3, r7, #12
 80015ee:	4611      	mov	r1, r2
 80015f0:	4618      	mov	r0, r3
 80015f2:	f000 fc95 	bl	8001f20 <send_response>
 80015f6:	f000 bc4c 	b.w	8001e92 <modbus_handle_frame+0xb5e>
			break;
		}

		case MODBUS_FUNC_READ_DISCRETE_INPUTS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80015fa:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80015fe:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	3302      	adds	r3, #2
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	b21b      	sxth	r3, r3
 800160a:	021b      	lsls	r3, r3, #8
 800160c:	b21a      	sxth	r2, r3
 800160e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001612:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	3303      	adds	r3, #3
 800161a:	781b      	ldrb	r3, [r3, #0]
 800161c:	b21b      	sxth	r3, r3
 800161e:	4313      	orrs	r3, r2
 8001620:	b21b      	sxth	r3, r3
 8001622:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			uint16_t discreteCount = (frame[4] << 8) | frame[5];
 8001626:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800162a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	3304      	adds	r3, #4
 8001632:	781b      	ldrb	r3, [r3, #0]
 8001634:	b21b      	sxth	r3, r3
 8001636:	021b      	lsls	r3, r3, #8
 8001638:	b21a      	sxth	r2, r3
 800163a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800163e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	3305      	adds	r3, #5
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	b21b      	sxth	r3, r3
 800164a:	4313      	orrs	r3, r2
 800164c:	b21b      	sxth	r3, r3
 800164e:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

			// Check if discreteCount value is legal for modbus specs
			if (discreteCount == 0 || discreteCount > MAX_IO_DISCRETE_IN) {
 8001652:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8001656:	2b00      	cmp	r3, #0
 8001658:	d003      	beq.n	8001662 <modbus_handle_frame+0x32e>
 800165a:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800165e:	2b04      	cmp	r3, #4
 8001660:	d909      	bls.n	8001676 <modbus_handle_frame+0x342>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8001662:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8001666:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800166a:	2203      	movs	r2, #3
 800166c:	4618      	mov	r0, r3
 800166e:	f000 fc81 	bl	8001f74 <send_exception>
				return;
 8001672:	f000 bc0e 	b.w	8001e92 <modbus_handle_frame+0xb5e>
			}

			uint16_t endAddress = startAddress + discreteCount - 1; // get the ending discrete input
 8001676:	f8b7 2172 	ldrh.w	r2, [r7, #370]	@ 0x172
 800167a:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800167e:	4413      	add	r3, r2
 8001680:	b29b      	uxth	r3, r3
 8001682:	3b01      	subs	r3, #1
 8001684:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114

			// Check if endAddress is outside the stored discrete inputs
			if (endAddress >= io_discrete_in_channel_count) { // io_coil_channel count external from io_coils
 8001688:	4b65      	ldr	r3, [pc, #404]	@ (8001820 <modbus_handle_frame+0x4ec>)
 800168a:	881b      	ldrh	r3, [r3, #0]
 800168c:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 8001690:	429a      	cmp	r2, r3
 8001692:	d308      	bcc.n	80016a6 <modbus_handle_frame+0x372>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8001694:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8001698:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800169c:	2202      	movs	r2, #2
 800169e:	4618      	mov	r0, r3
 80016a0:	f000 fc68 	bl	8001f74 <send_exception>
				return;
 80016a4:	e3f5      	b.n	8001e92 <modbus_handle_frame+0xb5e>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = MODBUS_SLAVE_ADDRESS; // the address of us
 80016a6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80016aa:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80016ae:	2201      	movs	r2, #1
 80016b0:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80016b2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80016b6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80016ba:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 80016be:	705a      	strb	r2, [r3, #1]
			responseData[2] = (discreteCount + 7) / 8; // round up
 80016c0:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80016c4:	3307      	adds	r3, #7
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	da00      	bge.n	80016cc <modbus_handle_frame+0x398>
 80016ca:	3307      	adds	r3, #7
 80016cc:	10db      	asrs	r3, r3, #3
 80016ce:	b2da      	uxtb	r2, r3
 80016d0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80016d4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80016d8:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 80016da:	2303      	movs	r3, #3
 80016dc:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170

			// Discrete input states are to be packed into bytes, one bit per input, starting with LSB first
			// E.g., if discrete input states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note input 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 80016e0:	2300      	movs	r3, #0
 80016e2:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint8_t bitIndex = 0;
 80016e6:	2300      	movs	r3, #0
 80016e8:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

			// Iterate over each input and add the its value
			for (int i = 0; i < discreteCount; i++) {
 80016ec:	2300      	movs	r3, #0
 80016ee:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 80016f2:	e044      	b.n	800177e <modbus_handle_frame+0x44a>
				GPIO_PinState discreteValue = io_discrete_in_read(startAddress);
 80016f4:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 80016f8:	4618      	mov	r0, r3
 80016fa:	f7fe ffeb 	bl	80006d4 <io_discrete_in_read>
 80016fe:	4603      	mov	r3, r0
 8001700:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113

				if (discreteValue == GPIO_PIN_SET) {
 8001704:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8001708:	2b01      	cmp	r3, #1
 800170a:	d10b      	bne.n	8001724 <modbus_handle_frame+0x3f0>
					// If input is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 800170c:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8001710:	2201      	movs	r2, #1
 8001712:	fa02 f303 	lsl.w	r3, r2, r3
 8001716:	b25a      	sxtb	r2, r3
 8001718:	f997 316f 	ldrsb.w	r3, [r7, #367]	@ 0x16f
 800171c:	4313      	orrs	r3, r2
 800171e:	b25b      	sxtb	r3, r3
 8001720:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
				}

				bitIndex++; // Move to next bit
 8001724:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8001728:	3301      	adds	r3, #1
 800172a:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

				if (bitIndex == 8 || i == discreteCount - 1) {
 800172e:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8001732:	2b08      	cmp	r3, #8
 8001734:	d006      	beq.n	8001744 <modbus_handle_frame+0x410>
 8001736:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800173a:	3b01      	subs	r3, #1
 800173c:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8001740:	429a      	cmp	r2, r3
 8001742:	d112      	bne.n	800176a <modbus_handle_frame+0x436>
					// Once filled 8 bits (1 byte), or at last input, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 8001744:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 8001748:	1c5a      	adds	r2, r3, #1
 800174a:	f8a7 2170 	strh.w	r2, [r7, #368]	@ 0x170
 800174e:	4619      	mov	r1, r3
 8001750:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001754:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001758:	f897 216f 	ldrb.w	r2, [r7, #367]	@ 0x16f
 800175c:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 800175e:	2300      	movs	r3, #0
 8001760:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
					bitIndex = 0;
 8001764:	2300      	movs	r3, #0
 8001766:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e
				}

				startAddress++;
 800176a:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 800176e:	3301      	adds	r3, #1
 8001770:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			for (int i = 0; i < discreteCount; i++) {
 8001774:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001778:	3301      	adds	r3, #1
 800177a:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 800177e:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8001782:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8001786:	429a      	cmp	r2, r3
 8001788:	dbb4      	blt.n	80016f4 <modbus_handle_frame+0x3c0>
			}

			send_response(responseData, responseLen);
 800178a:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 800178e:	f107 030c 	add.w	r3, r7, #12
 8001792:	4611      	mov	r1, r2
 8001794:	4618      	mov	r0, r3
 8001796:	f000 fbc3 	bl	8001f20 <send_response>
 800179a:	e37a      	b.n	8001e92 <modbus_handle_frame+0xb5e>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 800179c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80017a0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	3302      	adds	r3, #2
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	b21b      	sxth	r3, r3
 80017ac:	021b      	lsls	r3, r3, #8
 80017ae:	b21a      	sxth	r2, r3
 80017b0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80017b4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	3303      	adds	r3, #3
 80017bc:	781b      	ldrb	r3, [r3, #0]
 80017be:	b21b      	sxth	r3, r3
 80017c0:	4313      	orrs	r3, r2
 80017c2:	b21b      	sxth	r3, r3
 80017c4:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 80017c8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80017cc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	3304      	adds	r3, #4
 80017d4:	781b      	ldrb	r3, [r3, #0]
 80017d6:	b21b      	sxth	r3, r3
 80017d8:	021b      	lsls	r3, r3, #8
 80017da:	b21a      	sxth	r2, r3
 80017dc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80017e0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	3305      	adds	r3, #5
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	b21b      	sxth	r3, r3
 80017ec:	4313      	orrs	r3, r2
 80017ee:	b21b      	sxth	r3, r3
 80017f0:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_holding_reg_channel_count) {
 80017f4:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d005      	beq.n	8001808 <modbus_handle_frame+0x4d4>
 80017fc:	4b09      	ldr	r3, [pc, #36]	@ (8001824 <modbus_handle_frame+0x4f0>)
 80017fe:	881b      	ldrh	r3, [r3, #0]
 8001800:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 8001804:	429a      	cmp	r2, r3
 8001806:	d90f      	bls.n	8001828 <modbus_handle_frame+0x4f4>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8001808:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800180c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001810:	2203      	movs	r2, #3
 8001812:	4618      	mov	r0, r3
 8001814:	f000 fbae 	bl	8001f74 <send_exception>
				return;
 8001818:	e33b      	b.n	8001e92 <modbus_handle_frame+0xb5e>
 800181a:	bf00      	nop
 800181c:	200001d8 	.word	0x200001d8
 8001820:	20000280 	.word	0x20000280
 8001824:	2000029c 	.word	0x2000029c
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8001828:	f8b7 2166 	ldrh.w	r2, [r7, #358]	@ 0x166
 800182c:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8001830:	4413      	add	r3, r2
 8001832:	b29b      	uxth	r3, r3
 8001834:	3b01      	subs	r3, #1
 8001836:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_holding_reg_channel_count) {
 800183a:	4bbb      	ldr	r3, [pc, #748]	@ (8001b28 <modbus_handle_frame+0x7f4>)
 800183c:	881b      	ldrh	r3, [r3, #0]
 800183e:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 8001842:	429a      	cmp	r2, r3
 8001844:	d308      	bcc.n	8001858 <modbus_handle_frame+0x524>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8001846:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800184a:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800184e:	2202      	movs	r2, #2
 8001850:	4618      	mov	r0, r3
 8001852:	f000 fb8f 	bl	8001f74 <send_exception>
				return;
 8001856:	e31c      	b.n	8001e92 <modbus_handle_frame+0xb5e>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = MODBUS_SLAVE_ADDRESS; // the address of us
 8001858:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800185c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001860:	2201      	movs	r2, #1
 8001862:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8001864:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001868:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800186c:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8001870:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 8001872:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8001876:	b2db      	uxtb	r3, r3
 8001878:	005b      	lsls	r3, r3, #1
 800187a:	b2da      	uxtb	r2, r3
 800187c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001880:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001884:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8001886:	2303      	movs	r3, #3
 8001888:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 800188c:	2300      	movs	r3, #0
 800188e:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8001892:	e02f      	b.n	80018f4 <modbus_handle_frame+0x5c0>
				uint16_t regValue = io_holding_reg_read(startAddress);
 8001894:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8001898:	4618      	mov	r0, r3
 800189a:	f7fe ff7b 	bl	8000794 <io_holding_reg_read>
 800189e:	4603      	mov	r3, r0
 80018a0:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 80018a4:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 80018a8:	0a1b      	lsrs	r3, r3, #8
 80018aa:	b299      	uxth	r1, r3
 80018ac:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 80018b0:	1c5a      	adds	r2, r3, #1
 80018b2:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 80018b6:	461a      	mov	r2, r3
 80018b8:	b2c9      	uxtb	r1, r1
 80018ba:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80018be:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80018c2:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 80018c4:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 80018c8:	1c5a      	adds	r2, r3, #1
 80018ca:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 80018ce:	461a      	mov	r2, r3
 80018d0:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 80018d4:	b2d9      	uxtb	r1, r3
 80018d6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80018da:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80018de:	5499      	strb	r1, [r3, r2]

				startAddress++;
 80018e0:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 80018e4:	3301      	adds	r3, #1
 80018e6:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			for (int i = 0; i < regCount; i++) {
 80018ea:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80018ee:	3301      	adds	r3, #1
 80018f0:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 80018f4:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80018f8:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 80018fc:	429a      	cmp	r2, r3
 80018fe:	dbc9      	blt.n	8001894 <modbus_handle_frame+0x560>
			}

			send_response(responseData, responseLen);
 8001900:	f8b7 2164 	ldrh.w	r2, [r7, #356]	@ 0x164
 8001904:	f107 030c 	add.w	r3, r7, #12
 8001908:	4611      	mov	r1, r2
 800190a:	4618      	mov	r0, r3
 800190c:	f000 fb08 	bl	8001f20 <send_response>
 8001910:	e2bf      	b.n	8001e92 <modbus_handle_frame+0xb5e>
			break;
		}

		case MODBUS_FUNC_READ_INPUT_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8001912:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001916:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	3302      	adds	r3, #2
 800191e:	781b      	ldrb	r3, [r3, #0]
 8001920:	b21b      	sxth	r3, r3
 8001922:	021b      	lsls	r3, r3, #8
 8001924:	b21a      	sxth	r2, r3
 8001926:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800192a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	3303      	adds	r3, #3
 8001932:	781b      	ldrb	r3, [r3, #0]
 8001934:	b21b      	sxth	r3, r3
 8001936:	4313      	orrs	r3, r2
 8001938:	b21b      	sxth	r3, r3
 800193a:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint16_t regCount = (frame[4] << 8) | frame[5];
 800193e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001942:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	3304      	adds	r3, #4
 800194a:	781b      	ldrb	r3, [r3, #0]
 800194c:	b21b      	sxth	r3, r3
 800194e:	021b      	lsls	r3, r3, #8
 8001950:	b21a      	sxth	r2, r3
 8001952:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001956:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	3305      	adds	r3, #5
 800195e:	781b      	ldrb	r3, [r3, #0]
 8001960:	b21b      	sxth	r3, r3
 8001962:	4313      	orrs	r3, r2
 8001964:	b21b      	sxth	r3, r3
 8001966:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_input_reg_channel_count) {
 800196a:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 800196e:	2b00      	cmp	r3, #0
 8001970:	d005      	beq.n	800197e <modbus_handle_frame+0x64a>
 8001972:	4b6e      	ldr	r3, [pc, #440]	@ (8001b2c <modbus_handle_frame+0x7f8>)
 8001974:	881b      	ldrh	r3, [r3, #0]
 8001976:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 800197a:	429a      	cmp	r2, r3
 800197c:	d908      	bls.n	8001990 <modbus_handle_frame+0x65c>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800197e:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8001982:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001986:	2203      	movs	r2, #3
 8001988:	4618      	mov	r0, r3
 800198a:	f000 faf3 	bl	8001f74 <send_exception>
				return;
 800198e:	e280      	b.n	8001e92 <modbus_handle_frame+0xb5e>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8001990:	f8b7 215e 	ldrh.w	r2, [r7, #350]	@ 0x15e
 8001994:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8001998:	4413      	add	r3, r2
 800199a:	b29b      	uxth	r3, r3
 800199c:	3b01      	subs	r3, #1
 800199e:	f8a7 3120 	strh.w	r3, [r7, #288]	@ 0x120

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_input_reg_channel_count) {
 80019a2:	4b62      	ldr	r3, [pc, #392]	@ (8001b2c <modbus_handle_frame+0x7f8>)
 80019a4:	881b      	ldrh	r3, [r3, #0]
 80019a6:	f8b7 2120 	ldrh.w	r2, [r7, #288]	@ 0x120
 80019aa:	429a      	cmp	r2, r3
 80019ac:	d308      	bcc.n	80019c0 <modbus_handle_frame+0x68c>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80019ae:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80019b2:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80019b6:	2202      	movs	r2, #2
 80019b8:	4618      	mov	r0, r3
 80019ba:	f000 fadb 	bl	8001f74 <send_exception>
				return;
 80019be:	e268      	b.n	8001e92 <modbus_handle_frame+0xb5e>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = MODBUS_SLAVE_ADDRESS;
 80019c0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80019c4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80019c8:	2201      	movs	r2, #1
 80019ca:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80019cc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80019d0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80019d4:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 80019d8:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2;
 80019da:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 80019de:	b2db      	uxtb	r3, r3
 80019e0:	005b      	lsls	r3, r3, #1
 80019e2:	b2da      	uxtb	r2, r3
 80019e4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80019e8:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80019ec:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 80019ee:	2303      	movs	r3, #3
 80019f0:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 80019f4:	2300      	movs	r3, #0
 80019f6:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 80019fa:	e02f      	b.n	8001a5c <modbus_handle_frame+0x728>
				uint16_t regValue = io_input_reg_read(startAddress);
 80019fc:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8001a00:	4618      	mov	r0, r3
 8001a02:	f7fe ff5d 	bl	80008c0 <io_input_reg_read>
 8001a06:	4603      	mov	r3, r0
 8001a08:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 8001a0c:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8001a10:	0a1b      	lsrs	r3, r3, #8
 8001a12:	b299      	uxth	r1, r3
 8001a14:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8001a18:	1c5a      	adds	r2, r3, #1
 8001a1a:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8001a1e:	461a      	mov	r2, r3
 8001a20:	b2c9      	uxtb	r1, r1
 8001a22:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001a26:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001a2a:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 8001a2c:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8001a30:	1c5a      	adds	r2, r3, #1
 8001a32:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8001a36:	461a      	mov	r2, r3
 8001a38:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8001a3c:	b2d9      	uxtb	r1, r3
 8001a3e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001a42:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001a46:	5499      	strb	r1, [r3, r2]

				startAddress++;
 8001a48:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8001a4c:	3301      	adds	r3, #1
 8001a4e:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			for (int i = 0; i < regCount; i++) {
 8001a52:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8001a56:	3301      	adds	r3, #1
 8001a58:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8001a5c:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8001a60:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 8001a64:	429a      	cmp	r2, r3
 8001a66:	dbc9      	blt.n	80019fc <modbus_handle_frame+0x6c8>
			}

			send_response(responseData, responseLen);
 8001a68:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 8001a6c:	f107 030c 	add.w	r3, r7, #12
 8001a70:	4611      	mov	r1, r2
 8001a72:	4618      	mov	r0, r3
 8001a74:	f000 fa54 	bl	8001f20 <send_response>
 8001a78:	e20b      	b.n	8001e92 <modbus_handle_frame+0xb5e>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_COIL: {
			uint16_t coilAddress = (frame[2] << 8) | frame[3];
 8001a7a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001a7e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	3302      	adds	r3, #2
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	b21b      	sxth	r3, r3
 8001a8a:	021b      	lsls	r3, r3, #8
 8001a8c:	b21a      	sxth	r2, r3
 8001a8e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001a92:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	3303      	adds	r3, #3
 8001a9a:	781b      	ldrb	r3, [r3, #0]
 8001a9c:	b21b      	sxth	r3, r3
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	b21b      	sxth	r3, r3
 8001aa2:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8001aa6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001aaa:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	3304      	adds	r3, #4
 8001ab2:	781b      	ldrb	r3, [r3, #0]
 8001ab4:	b21b      	sxth	r3, r3
 8001ab6:	021b      	lsls	r3, r3, #8
 8001ab8:	b21a      	sxth	r2, r3
 8001aba:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001abe:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	3305      	adds	r3, #5
 8001ac6:	781b      	ldrb	r3, [r3, #0]
 8001ac8:	b21b      	sxth	r3, r3
 8001aca:	4313      	orrs	r3, r2
 8001acc:	b21b      	sxth	r3, r3
 8001ace:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126

			if (coilAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 8001ad2:	4b17      	ldr	r3, [pc, #92]	@ (8001b30 <modbus_handle_frame+0x7fc>)
 8001ad4:	881b      	ldrh	r3, [r3, #0]
 8001ad6:	f8b7 2128 	ldrh.w	r2, [r7, #296]	@ 0x128
 8001ada:	429a      	cmp	r2, r3
 8001adc:	d308      	bcc.n	8001af0 <modbus_handle_frame+0x7bc>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8001ade:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8001ae2:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001ae6:	2202      	movs	r2, #2
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f000 fa43 	bl	8001f74 <send_exception>
				return;
 8001aee:	e1d0      	b.n	8001e92 <modbus_handle_frame+0xb5e>
			}

			GPIO_PinState writeState = (writeValue == 0xFF00) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 0xFF00 = GPIO_PIN_SET, 0x0000 = GPIO_PIN_RESET
 8001af0:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8001af4:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 8001af8:	bf0c      	ite	eq
 8001afa:	2301      	moveq	r3, #1
 8001afc:	2300      	movne	r3, #0
 8001afe:	b2db      	uxtb	r3, r3
 8001b00:	f887 3125 	strb.w	r3, [r7, #293]	@ 0x125

			// Write the GPIO state to the corresponding coil channel in io_coils
			io_coil_write(coilAddress, writeState);
 8001b04:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 8001b08:	f8b7 3128 	ldrh.w	r3, [r7, #296]	@ 0x128
 8001b0c:	4611      	mov	r1, r2
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f7fe fd64 	bl	80005dc <io_coil_write>

			send_response(frame, 6); // Echo back 6 byes (as per spec) of the original request (to say it was successful)
 8001b14:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001b18:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001b1c:	2106      	movs	r1, #6
 8001b1e:	6818      	ldr	r0, [r3, #0]
 8001b20:	f000 f9fe 	bl	8001f20 <send_response>
			break;
 8001b24:	e1b5      	b.n	8001e92 <modbus_handle_frame+0xb5e>
 8001b26:	bf00      	nop
 8001b28:	2000029c 	.word	0x2000029c
 8001b2c:	200002c0 	.word	0x200002c0
 8001b30:	200001d8 	.word	0x200001d8
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 8001b34:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001b38:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	3302      	adds	r3, #2
 8001b40:	781b      	ldrb	r3, [r3, #0]
 8001b42:	b21b      	sxth	r3, r3
 8001b44:	021b      	lsls	r3, r3, #8
 8001b46:	b21a      	sxth	r2, r3
 8001b48:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001b4c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	3303      	adds	r3, #3
 8001b54:	781b      	ldrb	r3, [r3, #0]
 8001b56:	b21b      	sxth	r3, r3
 8001b58:	4313      	orrs	r3, r2
 8001b5a:	b21b      	sxth	r3, r3
 8001b5c:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8001b60:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001b64:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	3304      	adds	r3, #4
 8001b6c:	781b      	ldrb	r3, [r3, #0]
 8001b6e:	b21b      	sxth	r3, r3
 8001b70:	021b      	lsls	r3, r3, #8
 8001b72:	b21a      	sxth	r2, r3
 8001b74:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001b78:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	3305      	adds	r3, #5
 8001b80:	781b      	ldrb	r3, [r3, #0]
 8001b82:	b21b      	sxth	r3, r3
 8001b84:	4313      	orrs	r3, r2
 8001b86:	b21b      	sxth	r3, r3
 8001b88:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a

			if (regAddress >= io_holding_reg_channel_count) {
 8001b8c:	4bc3      	ldr	r3, [pc, #780]	@ (8001e9c <modbus_handle_frame+0xb68>)
 8001b8e:	881b      	ldrh	r3, [r3, #0]
 8001b90:	f8b7 212c 	ldrh.w	r2, [r7, #300]	@ 0x12c
 8001b94:	429a      	cmp	r2, r3
 8001b96:	d308      	bcc.n	8001baa <modbus_handle_frame+0x876>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8001b98:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8001b9c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001ba0:	2202      	movs	r2, #2
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f000 f9e6 	bl	8001f74 <send_exception>
				return;
 8001ba8:	e173      	b.n	8001e92 <modbus_handle_frame+0xb5e>
			}

			io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8001baa:	f8b7 212a 	ldrh.w	r2, [r7, #298]	@ 0x12a
 8001bae:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 8001bb2:	4611      	mov	r1, r2
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f7fe fe0d 	bl	80007d4 <io_holding_reg_write>
			send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8001bba:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001bbe:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001bc2:	2106      	movs	r1, #6
 8001bc4:	6818      	ldr	r0, [r3, #0]
 8001bc6:	f000 f9ab 	bl	8001f20 <send_response>
			break;
 8001bca:	e162      	b.n	8001e92 <modbus_handle_frame+0xb5e>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8001bcc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001bd0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	3302      	adds	r3, #2
 8001bd8:	781b      	ldrb	r3, [r3, #0]
 8001bda:	b21b      	sxth	r3, r3
 8001bdc:	021b      	lsls	r3, r3, #8
 8001bde:	b21a      	sxth	r2, r3
 8001be0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001be4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	3303      	adds	r3, #3
 8001bec:	781b      	ldrb	r3, [r3, #0]
 8001bee:	b21b      	sxth	r3, r3
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	b21b      	sxth	r3, r3
 8001bf4:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8001bf8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001bfc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	3304      	adds	r3, #4
 8001c04:	781b      	ldrb	r3, [r3, #0]
 8001c06:	b21b      	sxth	r3, r3
 8001c08:	021b      	lsls	r3, r3, #8
 8001c0a:	b21a      	sxth	r2, r3
 8001c0c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001c10:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	3305      	adds	r3, #5
 8001c18:	781b      	ldrb	r3, [r3, #0]
 8001c1a:	b21b      	sxth	r3, r3
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	b21b      	sxth	r3, r3
 8001c20:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
			uint8_t byteCount = frame[6];
 8001c24:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001c28:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	799b      	ldrb	r3, [r3, #6]
 8001c30:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b
			uint16_t expectedBytes = (coilCount + 7) / 8;
 8001c34:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8001c38:	3307      	adds	r3, #7
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	da00      	bge.n	8001c40 <modbus_handle_frame+0x90c>
 8001c3e:	3307      	adds	r3, #7
 8001c40:	10db      	asrs	r3, r3, #3
 8001c42:	f8a7 3138 	strh.w	r3, [r7, #312]	@ 0x138

			if (startAddress + coilCount > io_coil_channel_count) { // io_coil_channel count external from io_coils
 8001c46:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8001c4a:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8001c4e:	4413      	add	r3, r2
 8001c50:	4a93      	ldr	r2, [pc, #588]	@ (8001ea0 <modbus_handle_frame+0xb6c>)
 8001c52:	8812      	ldrh	r2, [r2, #0]
 8001c54:	4293      	cmp	r3, r2
 8001c56:	dd08      	ble.n	8001c6a <modbus_handle_frame+0x936>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8001c58:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8001c5c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001c60:	2202      	movs	r2, #2
 8001c62:	4618      	mov	r0, r3
 8001c64:	f000 f986 	bl	8001f74 <send_exception>
				return;
 8001c68:	e113      	b.n	8001e92 <modbus_handle_frame+0xb5e>
			}

			if (expectedBytes != byteCount) { // not enough values provided to write to all the coils
 8001c6a:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 8001c6e:	b29b      	uxth	r3, r3
 8001c70:	f8b7 2138 	ldrh.w	r2, [r7, #312]	@ 0x138
 8001c74:	429a      	cmp	r2, r3
 8001c76:	d008      	beq.n	8001c8a <modbus_handle_frame+0x956>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8001c78:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8001c7c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001c80:	2203      	movs	r2, #3
 8001c82:	4618      	mov	r0, r3
 8001c84:	f000 f976 	bl	8001f74 <send_exception>
				return;
 8001c88:	e103      	b.n	8001e92 <modbus_handle_frame+0xb5e>
			}

			// Index where coil values start in the frame
			uint16_t frameIndex = 7;
 8001c8a:	2307      	movs	r3, #7
 8001c8c:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136

			// Iterate over each coil and set the coil value
			for (uint16_t i = 0; i < coilCount; i++) {
 8001c90:	2300      	movs	r3, #0
 8001c92:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8001c96:	e03e      	b.n	8001d16 <modbus_handle_frame+0x9e2>
				uint16_t coilAddress = startAddress + i; // start at the startAddress and continue
 8001c98:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8001c9c:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8001ca0:	4413      	add	r3, r2
 8001ca2:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134

				uint16_t byte_index = i / 8;
 8001ca6:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8001caa:	08db      	lsrs	r3, r3, #3
 8001cac:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
				uint16_t bit_index = i % 8;
 8001cb0:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8001cb4:	f003 0307 	and.w	r3, r3, #7
 8001cb8:	f8a7 3130 	strh.w	r3, [r7, #304]	@ 0x130

				uint8_t writeValue = (frame[frameIndex + byte_index] >> bit_index) & 0x01;
 8001cbc:	f8b7 2136 	ldrh.w	r2, [r7, #310]	@ 0x136
 8001cc0:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 8001cc4:	4413      	add	r3, r2
 8001cc6:	461a      	mov	r2, r3
 8001cc8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001ccc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4413      	add	r3, r2
 8001cd4:	781b      	ldrb	r3, [r3, #0]
 8001cd6:	461a      	mov	r2, r3
 8001cd8:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 8001cdc:	fa42 f303 	asr.w	r3, r2, r3
 8001ce0:	b2db      	uxtb	r3, r3
 8001ce2:	f003 0301 	and.w	r3, r3, #1
 8001ce6:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

				GPIO_PinState writeState = (writeValue) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 1 = GPIO_PIN_SET, 0 = GPIO_PIN_RESET
 8001cea:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	bf14      	ite	ne
 8001cf2:	2301      	movne	r3, #1
 8001cf4:	2300      	moveq	r3, #0
 8001cf6:	b2db      	uxtb	r3, r3
 8001cf8:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

				// Write the GPIO state to the corresponding coil channel in io_coils
				io_coil_write(coilAddress, writeState);
 8001cfc:	f897 212e 	ldrb.w	r2, [r7, #302]	@ 0x12e
 8001d00:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 8001d04:	4611      	mov	r1, r2
 8001d06:	4618      	mov	r0, r3
 8001d08:	f7fe fc68 	bl	80005dc <io_coil_write>
			for (uint16_t i = 0; i < coilCount; i++) {
 8001d0c:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8001d10:	3301      	adds	r3, #1
 8001d12:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8001d16:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 8001d1a:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8001d1e:	429a      	cmp	r2, r3
 8001d20:	d3ba      	bcc.n	8001c98 <modbus_handle_frame+0x964>
			}

			send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8001d22:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001d26:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001d2a:	2106      	movs	r1, #6
 8001d2c:	6818      	ldr	r0, [r3, #0]
 8001d2e:	f000 f8f7 	bl	8001f20 <send_response>
			break;
 8001d32:	e0ae      	b.n	8001e92 <modbus_handle_frame+0xb5e>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8001d34:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001d38:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	3302      	adds	r3, #2
 8001d40:	781b      	ldrb	r3, [r3, #0]
 8001d42:	b21b      	sxth	r3, r3
 8001d44:	021b      	lsls	r3, r3, #8
 8001d46:	b21a      	sxth	r2, r3
 8001d48:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001d4c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	3303      	adds	r3, #3
 8001d54:	781b      	ldrb	r3, [r3, #0]
 8001d56:	b21b      	sxth	r3, r3
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	b21b      	sxth	r3, r3
 8001d5c:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8001d60:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001d64:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	3304      	adds	r3, #4
 8001d6c:	781b      	ldrb	r3, [r3, #0]
 8001d6e:	b21b      	sxth	r3, r3
 8001d70:	021b      	lsls	r3, r3, #8
 8001d72:	b21a      	sxth	r2, r3
 8001d74:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001d78:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	3305      	adds	r3, #5
 8001d80:	781b      	ldrb	r3, [r3, #0]
 8001d82:	b21b      	sxth	r3, r3
 8001d84:	4313      	orrs	r3, r2
 8001d86:	b21b      	sxth	r3, r3
 8001d88:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
			uint8_t byteCount = frame[6];
 8001d8c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001d90:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	799b      	ldrb	r3, [r3, #6]
 8001d98:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145

			if (startAddress + regCount > io_holding_reg_channel_count) {
 8001d9c:	f8b7 2148 	ldrh.w	r2, [r7, #328]	@ 0x148
 8001da0:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8001da4:	4413      	add	r3, r2
 8001da6:	4a3d      	ldr	r2, [pc, #244]	@ (8001e9c <modbus_handle_frame+0xb68>)
 8001da8:	8812      	ldrh	r2, [r2, #0]
 8001daa:	4293      	cmp	r3, r2
 8001dac:	dd08      	ble.n	8001dc0 <modbus_handle_frame+0xa8c>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8001dae:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8001db2:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001db6:	2202      	movs	r2, #2
 8001db8:	4618      	mov	r0, r3
 8001dba:	f000 f8db 	bl	8001f74 <send_exception>
				return;
 8001dbe:	e068      	b.n	8001e92 <modbus_handle_frame+0xb5e>
			}

			if (byteCount != regCount * 2) { // not enough values provided to write to all the registers
 8001dc0:	f897 2145 	ldrb.w	r2, [r7, #325]	@ 0x145
 8001dc4:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8001dc8:	005b      	lsls	r3, r3, #1
 8001dca:	429a      	cmp	r2, r3
 8001dcc:	d008      	beq.n	8001de0 <modbus_handle_frame+0xaac>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8001dce:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8001dd2:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001dd6:	2203      	movs	r2, #3
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f000 f8cb 	bl	8001f74 <send_exception>
				return;
 8001dde:	e058      	b.n	8001e92 <modbus_handle_frame+0xb5e>
			}

			// Index where register values start in the frame
			uint16_t frameIndex = 7;
 8001de0:	2307      	movs	r3, #7
 8001de2:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8001de6:	2300      	movs	r3, #0
 8001de8:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8001dec:	e034      	b.n	8001e58 <modbus_handle_frame+0xb24>
				uint16_t regAddress = startAddress + i; // start at the startAddress and continue
 8001dee:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8001df2:	b29a      	uxth	r2, r3
 8001df4:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 8001df8:	4413      	add	r3, r2
 8001dfa:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
				uint16_t writeValue = (frame[frameIndex] << 8) | frame[frameIndex + 1]; // MSB received first, so put MSB last, LSB first now.
 8001dfe:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8001e02:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8001e06:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001e0a:	6812      	ldr	r2, [r2, #0]
 8001e0c:	4413      	add	r3, r2
 8001e0e:	781b      	ldrb	r3, [r3, #0]
 8001e10:	b21b      	sxth	r3, r3
 8001e12:	021b      	lsls	r3, r3, #8
 8001e14:	b21a      	sxth	r2, r3
 8001e16:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8001e1a:	3301      	adds	r3, #1
 8001e1c:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8001e20:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8001e24:	6809      	ldr	r1, [r1, #0]
 8001e26:	440b      	add	r3, r1
 8001e28:	781b      	ldrb	r3, [r3, #0]
 8001e2a:	b21b      	sxth	r3, r3
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	b21b      	sxth	r3, r3
 8001e30:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140

				io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8001e34:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 8001e38:	f8b7 3142 	ldrh.w	r3, [r7, #322]	@ 0x142
 8001e3c:	4611      	mov	r1, r2
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f7fe fcc8 	bl	80007d4 <io_holding_reg_write>

				frameIndex += 2; // Move to the next register value in frame (2 bytes per register so +=2)
 8001e44:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8001e48:	3302      	adds	r3, #2
 8001e4a:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
			for (int i = 0; i < regCount; i++) {
 8001e4e:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8001e52:	3301      	adds	r3, #1
 8001e54:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8001e58:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8001e5c:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 8001e60:	429a      	cmp	r2, r3
 8001e62:	dbc4      	blt.n	8001dee <modbus_handle_frame+0xaba>
			}

			send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8001e64:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001e68:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001e6c:	2106      	movs	r1, #6
 8001e6e:	6818      	ldr	r0, [r3, #0]
 8001e70:	f000 f856 	bl	8001f20 <send_response>
			break;
 8001e74:	e00d      	b.n	8001e92 <modbus_handle_frame+0xb5e>
		}

		default:
			send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 8001e76:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8001e7a:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001e7e:	2201      	movs	r2, #1
 8001e80:	4618      	mov	r0, r3
 8001e82:	f000 f877 	bl	8001f74 <send_exception>
			break;
 8001e86:	e004      	b.n	8001e92 <modbus_handle_frame+0xb5e>
	if (len < 6) return;
 8001e88:	bf00      	nop
 8001e8a:	e002      	b.n	8001e92 <modbus_handle_frame+0xb5e>
	if (address != MODBUS_SLAVE_ADDRESS) return;
 8001e8c:	bf00      	nop
 8001e8e:	e000      	b.n	8001e92 <modbus_handle_frame+0xb5e>
		return;
 8001e90:	bf00      	nop
	}
}
 8001e92:	f507 77c0 	add.w	r7, r7, #384	@ 0x180
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	2000029c 	.word	0x2000029c
 8001ea0:	200001d8 	.word	0x200001d8

08001ea4 <modbus_crc16>:
}*/


// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
static uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 8001ea4:	b480      	push	{r7}
 8001ea6:	b085      	sub	sp, #20
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
 8001eac:	460b      	mov	r3, r1
 8001eae:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 8001eb0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001eb4:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	81bb      	strh	r3, [r7, #12]
 8001eba:	e026      	b.n	8001f0a <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 8001ebc:	89bb      	ldrh	r3, [r7, #12]
 8001ebe:	687a      	ldr	r2, [r7, #4]
 8001ec0:	4413      	add	r3, r2
 8001ec2:	781b      	ldrb	r3, [r3, #0]
 8001ec4:	461a      	mov	r2, r3
 8001ec6:	89fb      	ldrh	r3, [r7, #14]
 8001ec8:	4053      	eors	r3, r2
 8001eca:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8001ecc:	2300      	movs	r3, #0
 8001ece:	72fb      	strb	r3, [r7, #11]
 8001ed0:	e015      	b.n	8001efe <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 8001ed2:	89fb      	ldrh	r3, [r7, #14]
 8001ed4:	f003 0301 	and.w	r3, r3, #1
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d00a      	beq.n	8001ef2 <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 8001edc:	89fb      	ldrh	r3, [r7, #14]
 8001ede:	085b      	lsrs	r3, r3, #1
 8001ee0:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 8001ee2:	89fb      	ldrh	r3, [r7, #14]
 8001ee4:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8001ee8:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8001eec:	43db      	mvns	r3, r3
 8001eee:	81fb      	strh	r3, [r7, #14]
 8001ef0:	e002      	b.n	8001ef8 <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 8001ef2:	89fb      	ldrh	r3, [r7, #14]
 8001ef4:	085b      	lsrs	r3, r3, #1
 8001ef6:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8001ef8:	7afb      	ldrb	r3, [r7, #11]
 8001efa:	3301      	adds	r3, #1
 8001efc:	72fb      	strb	r3, [r7, #11]
 8001efe:	7afb      	ldrb	r3, [r7, #11]
 8001f00:	2b07      	cmp	r3, #7
 8001f02:	d9e6      	bls.n	8001ed2 <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 8001f04:	89bb      	ldrh	r3, [r7, #12]
 8001f06:	3301      	adds	r3, #1
 8001f08:	81bb      	strh	r3, [r7, #12]
 8001f0a:	89ba      	ldrh	r2, [r7, #12]
 8001f0c:	887b      	ldrh	r3, [r7, #2]
 8001f0e:	429a      	cmp	r2, r3
 8001f10:	d3d4      	bcc.n	8001ebc <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 8001f12:	89fb      	ldrh	r3, [r7, #14]
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	3714      	adds	r7, #20
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1e:	4770      	bx	lr

08001f20 <send_response>:

// Send the response over RS485
static void send_response(uint8_t* frame, uint16_t len) {
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b084      	sub	sp, #16
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
 8001f28:	460b      	mov	r3, r1
 8001f2a:	807b      	strh	r3, [r7, #2]
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 8001f2c:	887b      	ldrh	r3, [r7, #2]
 8001f2e:	4619      	mov	r1, r3
 8001f30:	6878      	ldr	r0, [r7, #4]
 8001f32:	f7ff ffb7 	bl	8001ea4 <modbus_crc16>
 8001f36:	4603      	mov	r3, r0
 8001f38:	81fb      	strh	r3, [r7, #14]
	frame[len++] = crc & 0xFF;         // LSB first
 8001f3a:	887b      	ldrh	r3, [r7, #2]
 8001f3c:	1c5a      	adds	r2, r3, #1
 8001f3e:	807a      	strh	r2, [r7, #2]
 8001f40:	461a      	mov	r2, r3
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	4413      	add	r3, r2
 8001f46:	89fa      	ldrh	r2, [r7, #14]
 8001f48:	b2d2      	uxtb	r2, r2
 8001f4a:	701a      	strb	r2, [r3, #0]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 8001f4c:	89fb      	ldrh	r3, [r7, #14]
 8001f4e:	0a1b      	lsrs	r3, r3, #8
 8001f50:	b29a      	uxth	r2, r3
 8001f52:	887b      	ldrh	r3, [r7, #2]
 8001f54:	1c59      	adds	r1, r3, #1
 8001f56:	8079      	strh	r1, [r7, #2]
 8001f58:	4619      	mov	r1, r3
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	440b      	add	r3, r1
 8001f5e:	b2d2      	uxtb	r2, r2
 8001f60:	701a      	strb	r2, [r3, #0]
	//static char debug_msg_response[256];
	//snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));

	// Transmit over RS485
	RS485_Transmit(frame, len);
 8001f62:	887b      	ldrh	r3, [r7, #2]
 8001f64:	4619      	mov	r1, r3
 8001f66:	6878      	ldr	r0, [r7, #4]
 8001f68:	f000 f876 	bl	8002058 <RS485_Transmit>
}
 8001f6c:	bf00      	nop
 8001f6e:	3710      	adds	r7, #16
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}

08001f74 <send_exception>:

// Send the exception over RS485
static void send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b084      	sub	sp, #16
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	71fb      	strb	r3, [r7, #7]
 8001f7e:	460b      	mov	r3, r1
 8001f80:	71bb      	strb	r3, [r7, #6]
 8001f82:	4613      	mov	r3, r2
 8001f84:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[5];
	exceptionFrame[0] = address;
 8001f86:	79fb      	ldrb	r3, [r7, #7]
 8001f88:	723b      	strb	r3, [r7, #8]
	exceptionFrame[1] = function | 0x80; // Must OR function with 0x80 to indicate an exception
 8001f8a:	79bb      	ldrb	r3, [r7, #6]
 8001f8c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001f90:	b2db      	uxtb	r3, r3
 8001f92:	727b      	strb	r3, [r7, #9]
	exceptionFrame[2] = exception;
 8001f94:	797b      	ldrb	r3, [r7, #5]
 8001f96:	72bb      	strb	r3, [r7, #10]

	// Add CRC
	uint16_t crc = modbus_crc16(exceptionFrame, 3);
 8001f98:	f107 0308 	add.w	r3, r7, #8
 8001f9c:	2103      	movs	r1, #3
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f7ff ff80 	bl	8001ea4 <modbus_crc16>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	81fb      	strh	r3, [r7, #14]
	exceptionFrame[3] = crc & 0xFF;         // LSB first
 8001fa8:	89fb      	ldrh	r3, [r7, #14]
 8001faa:	b2db      	uxtb	r3, r3
 8001fac:	72fb      	strb	r3, [r7, #11]
	exceptionFrame[4] = (crc >> 8) & 0xFF;  // MSB second
 8001fae:	89fb      	ldrh	r3, [r7, #14]
 8001fb0:	0a1b      	lsrs	r3, r3, #8
 8001fb2:	b29b      	uxth	r3, r3
 8001fb4:	b2db      	uxtb	r3, r3
 8001fb6:	733b      	strb	r3, [r7, #12]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 5);
 8001fb8:	f107 0308 	add.w	r3, r7, #8
 8001fbc:	2105      	movs	r1, #5
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f000 f84a 	bl	8002058 <RS485_Transmit>
}
 8001fc4:	bf00      	nop
 8001fc6:	3710      	adds	r7, #16
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bd80      	pop	{r7, pc}

08001fcc <RS485_SetTransmitMode>:
static volatile uint16_t RS485_ReceivedLength = 0;

static volatile bool RS485_TxInProgress = false;


void RS485_SetTransmitMode(void) {
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 8001fd0:	4b04      	ldr	r3, [pc, #16]	@ (8001fe4 <RS485_SetTransmitMode+0x18>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a04      	ldr	r2, [pc, #16]	@ (8001fe8 <RS485_SetTransmitMode+0x1c>)
 8001fd6:	8811      	ldrh	r1, [r2, #0]
 8001fd8:	2201      	movs	r2, #1
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f003 fadc 	bl	8005598 <HAL_GPIO_WritePin>
}
 8001fe0:	bf00      	nop
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	200004fc 	.word	0x200004fc
 8001fe8:	20000500 	.word	0x20000500

08001fec <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 8001fec:	b580      	push	{r7, lr}
 8001fee:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 8001ff0:	4b04      	ldr	r3, [pc, #16]	@ (8002004 <RS485_SetReceiveMode+0x18>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4a04      	ldr	r2, [pc, #16]	@ (8002008 <RS485_SetReceiveMode+0x1c>)
 8001ff6:	8811      	ldrh	r1, [r2, #0]
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f003 facc 	bl	8005598 <HAL_GPIO_WritePin>
}
 8002000:	bf00      	nop
 8002002:	bd80      	pop	{r7, pc}
 8002004:	200004fc 	.word	0x200004fc
 8002008:	20000500 	.word	0x20000500

0800200c <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 800200c:	b580      	push	{r7, lr}
 800200e:	b082      	sub	sp, #8
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
 8002014:	460b      	mov	r3, r1
 8002016:	807b      	strh	r3, [r7, #2]
	RS485_TxInProgress = false;
 8002018:	4b0a      	ldr	r3, [pc, #40]	@ (8002044 <RS485_Setup+0x38>)
 800201a:	2200      	movs	r2, #0
 800201c:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 800201e:	4a0a      	ldr	r2, [pc, #40]	@ (8002048 <RS485_Setup+0x3c>)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 8002024:	4a09      	ldr	r2, [pc, #36]	@ (800204c <RS485_Setup+0x40>)
 8002026:	887b      	ldrh	r3, [r7, #2]
 8002028:	8013      	strh	r3, [r2, #0]

	RS485_SetReceiveMode();
 800202a:	f7ff ffdf 	bl	8001fec <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 800202e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002032:	4907      	ldr	r1, [pc, #28]	@ (8002050 <RS485_Setup+0x44>)
 8002034:	4807      	ldr	r0, [pc, #28]	@ (8002054 <RS485_Setup+0x48>)
 8002036:	f008 fb48 	bl	800a6ca <HAL_UARTEx_ReceiveToIdle_DMA>
}
 800203a:	bf00      	nop
 800203c:	3708      	adds	r7, #8
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}
 8002042:	bf00      	nop
 8002044:	20000606 	.word	0x20000606
 8002048:	200004fc 	.word	0x200004fc
 800204c:	20000500 	.word	0x20000500
 8002050:	20000504 	.word	0x20000504
 8002054:	200003a8 	.word	0x200003a8

08002058 <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 8002058:	b580      	push	{r7, lr}
 800205a:	b084      	sub	sp, #16
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
 8002060:	460b      	mov	r3, r1
 8002062:	807b      	strh	r3, [r7, #2]
    if (RS485_TxInProgress) {
 8002064:	4b22      	ldr	r3, [pc, #136]	@ (80020f0 <RS485_Transmit+0x98>)
 8002066:	781b      	ldrb	r3, [r3, #0]
 8002068:	b2db      	uxtb	r3, r3
 800206a:	2b00      	cmp	r3, #0
 800206c:	d13b      	bne.n	80020e6 <RS485_Transmit+0x8e>
    	// TODO: Implement queue of transmits
    	return;
    }

    if (huart2.gState != HAL_UART_STATE_READY || huart2.ErrorCode != HAL_UART_ERROR_NONE) {
 800206e:	4b21      	ldr	r3, [pc, #132]	@ (80020f4 <RS485_Transmit+0x9c>)
 8002070:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002074:	2b20      	cmp	r3, #32
 8002076:	d104      	bne.n	8002082 <RS485_Transmit+0x2a>
 8002078:	4b1e      	ldr	r3, [pc, #120]	@ (80020f4 <RS485_Transmit+0x9c>)
 800207a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800207e:	2b00      	cmp	r3, #0
 8002080:	d005      	beq.n	800208e <RS485_Transmit+0x36>
    	// Reset UART
		HAL_UART_Abort(&huart2);
 8002082:	481c      	ldr	r0, [pc, #112]	@ (80020f4 <RS485_Transmit+0x9c>)
 8002084:	f006 fe46 	bl	8008d14 <HAL_UART_Abort>
		HAL_UART_Init(&huart2);
 8002088:	481a      	ldr	r0, [pc, #104]	@ (80020f4 <RS485_Transmit+0x9c>)
 800208a:	f006 fd73 	bl	8008b74 <HAL_UART_Init>
	}

    RS485_TxInProgress = true;
 800208e:	4b18      	ldr	r3, [pc, #96]	@ (80020f0 <RS485_Transmit+0x98>)
 8002090:	2201      	movs	r2, #1
 8002092:	701a      	strb	r2, [r3, #0]
	RS485_SetTransmitMode();
 8002094:	f7ff ff9a 	bl	8001fcc <RS485_SetTransmitMode>

	// Enable TC interrupt
	__HAL_UART_ENABLE_IT(&huart2, UART_IT_TC);
 8002098:	4b16      	ldr	r3, [pc, #88]	@ (80020f4 <RS485_Transmit+0x9c>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	4b15      	ldr	r3, [pc, #84]	@ (80020f4 <RS485_Transmit+0x9c>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80020a6:	601a      	str	r2, [r3, #0]

	// Transmit and store the status of it
	HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart2, data, len);
 80020a8:	887b      	ldrh	r3, [r7, #2]
 80020aa:	461a      	mov	r2, r3
 80020ac:	6879      	ldr	r1, [r7, #4]
 80020ae:	4811      	ldr	r0, [pc, #68]	@ (80020f4 <RS485_Transmit+0x9c>)
 80020b0:	f006 fdb0 	bl	8008c14 <HAL_UART_Transmit_DMA>
 80020b4:	4603      	mov	r3, r0
 80020b6:	73fb      	strb	r3, [r7, #15]
	if (transmitStatus != HAL_OK) {
 80020b8:	7bfb      	ldrb	r3, [r7, #15]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d014      	beq.n	80020e8 <RS485_Transmit+0x90>
		// UART TX DMA Error - switch back to receiving
		RS485_SetReceiveMode();
 80020be:	f7ff ff95 	bl	8001fec <RS485_SetReceiveMode>
		RS485_TxInProgress = false;
 80020c2:	4b0b      	ldr	r3, [pc, #44]	@ (80020f0 <RS485_Transmit+0x98>)
 80020c4:	2200      	movs	r2, #0
 80020c6:	701a      	strb	r2, [r3, #0]
		__HAL_UART_DISABLE_IT(&huart2, UART_IT_TC);
 80020c8:	4b0a      	ldr	r3, [pc, #40]	@ (80020f4 <RS485_Transmit+0x9c>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	4b09      	ldr	r3, [pc, #36]	@ (80020f4 <RS485_Transmit+0x9c>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80020d6:	601a      	str	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80020d8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80020dc:	4906      	ldr	r1, [pc, #24]	@ (80020f8 <RS485_Transmit+0xa0>)
 80020de:	4805      	ldr	r0, [pc, #20]	@ (80020f4 <RS485_Transmit+0x9c>)
 80020e0:	f008 faf3 	bl	800a6ca <HAL_UARTEx_ReceiveToIdle_DMA>
 80020e4:	e000      	b.n	80020e8 <RS485_Transmit+0x90>
    	return;
 80020e6:	bf00      	nop
	}
}
 80020e8:	3710      	adds	r7, #16
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	20000606 	.word	0x20000606
 80020f4:	200003a8 	.word	0x200003a8
 80020f8:	20000504 	.word	0x20000504

080020fc <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 80020fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002100:	b085      	sub	sp, #20
 8002102:	af00      	add	r7, sp, #0
 8002104:	6078      	str	r0, [r7, #4]
 8002106:	460b      	mov	r3, r1
 8002108:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART2) {
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4a23      	ldr	r2, [pc, #140]	@ (800219c <HAL_UARTEx_RxEventCallback+0xa0>)
 8002110:	4293      	cmp	r3, r2
 8002112:	d13d      	bne.n	8002190 <HAL_UARTEx_RxEventCallback+0x94>
 8002114:	466b      	mov	r3, sp
 8002116:	461e      	mov	r6, r3
		RS485_ReceivedLength = size;
 8002118:	4a21      	ldr	r2, [pc, #132]	@ (80021a0 <HAL_UARTEx_RxEventCallback+0xa4>)
 800211a:	887b      	ldrh	r3, [r7, #2]
 800211c:	8013      	strh	r3, [r2, #0]
			RS485_DMA_BUFFER[RS485_ReceivedLength] = '\0';
			usb_serial_println((char*)RS485_DMA_BUFFER);
		}*/

		// Copy the received data into a new buffer for safe processing
		uint8_t frame[size];
 800211e:	8879      	ldrh	r1, [r7, #2]
 8002120:	460b      	mov	r3, r1
 8002122:	3b01      	subs	r3, #1
 8002124:	60fb      	str	r3, [r7, #12]
 8002126:	b28b      	uxth	r3, r1
 8002128:	2200      	movs	r2, #0
 800212a:	4698      	mov	r8, r3
 800212c:	4691      	mov	r9, r2
 800212e:	f04f 0200 	mov.w	r2, #0
 8002132:	f04f 0300 	mov.w	r3, #0
 8002136:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800213a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800213e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002142:	b28b      	uxth	r3, r1
 8002144:	2200      	movs	r2, #0
 8002146:	461c      	mov	r4, r3
 8002148:	4615      	mov	r5, r2
 800214a:	f04f 0200 	mov.w	r2, #0
 800214e:	f04f 0300 	mov.w	r3, #0
 8002152:	00eb      	lsls	r3, r5, #3
 8002154:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002158:	00e2      	lsls	r2, r4, #3
 800215a:	460b      	mov	r3, r1
 800215c:	3307      	adds	r3, #7
 800215e:	08db      	lsrs	r3, r3, #3
 8002160:	00db      	lsls	r3, r3, #3
 8002162:	ebad 0d03 	sub.w	sp, sp, r3
 8002166:	466b      	mov	r3, sp
 8002168:	3300      	adds	r3, #0
 800216a:	60bb      	str	r3, [r7, #8]
		memcpy(frame, RS485_DMA_BUFFER, size);
 800216c:	887b      	ldrh	r3, [r7, #2]
 800216e:	461a      	mov	r2, r3
 8002170:	490c      	ldr	r1, [pc, #48]	@ (80021a4 <HAL_UARTEx_RxEventCallback+0xa8>)
 8002172:	68b8      	ldr	r0, [r7, #8]
 8002174:	f00c fbd2 	bl	800e91c <memcpy>

		// Handle the frame with modbus
		modbus_handle_frame(frame, size);
 8002178:	887b      	ldrh	r3, [r7, #2]
 800217a:	4619      	mov	r1, r3
 800217c:	68b8      	ldr	r0, [r7, #8]
 800217e:	f7ff f8d9 	bl	8001334 <modbus_handle_frame>

		// Ready for next reception
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8002182:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002186:	4907      	ldr	r1, [pc, #28]	@ (80021a4 <HAL_UARTEx_RxEventCallback+0xa8>)
 8002188:	4807      	ldr	r0, [pc, #28]	@ (80021a8 <HAL_UARTEx_RxEventCallback+0xac>)
 800218a:	f008 fa9e 	bl	800a6ca <HAL_UARTEx_ReceiveToIdle_DMA>
 800218e:	46b5      	mov	sp, r6
	}
}
 8002190:	bf00      	nop
 8002192:	3714      	adds	r7, #20
 8002194:	46bd      	mov	sp, r7
 8002196:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800219a:	bf00      	nop
 800219c:	40004400 	.word	0x40004400
 80021a0:	20000604 	.word	0x20000604
 80021a4:	20000504 	.word	0x20000504
 80021a8:	200003a8 	.word	0x200003a8

080021ac <HAL_UART_TxCpltCallback>:


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 80021ac:	b480      	push	{r7}
 80021ae:	b083      	sub	sp, #12
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
    		// Restart DMA receive
    		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
    	}*/
    	// DMA Completion (data transferred to UART TDR) does nothing here
    //}
}
 80021b4:	bf00      	nop
 80021b6:	370c      	adds	r7, #12
 80021b8:	46bd      	mov	sp, r7
 80021ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021be:	4770      	bx	lr

080021c0 <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	af00      	add	r7, sp, #0
	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 80021c4:	f7ff ff12 	bl	8001fec <RS485_SetReceiveMode>
	RS485_TxInProgress = false;
 80021c8:	4b05      	ldr	r3, [pc, #20]	@ (80021e0 <RS485_TCCallback+0x20>)
 80021ca:	2200      	movs	r2, #0
 80021cc:	701a      	strb	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80021ce:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80021d2:	4904      	ldr	r1, [pc, #16]	@ (80021e4 <RS485_TCCallback+0x24>)
 80021d4:	4804      	ldr	r0, [pc, #16]	@ (80021e8 <RS485_TCCallback+0x28>)
 80021d6:	f008 fa78 	bl	800a6ca <HAL_UARTEx_ReceiveToIdle_DMA>
        RS485_TCCallback();
    }

    // REMEMBER TO INCLUDE RS485.h: #include "rs485/rs485.h"
    */
}
 80021da:	bf00      	nop
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	20000606 	.word	0x20000606
 80021e4:	20000504 	.word	0x20000504
 80021e8:	200003a8 	.word	0x200003a8

080021ec <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b082      	sub	sp, #8
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 80021f4:	f000 fd60 	bl	8002cb8 <HAL_GetTick>
 80021f8:	4603      	mov	r3, r0
 80021fa:	4a04      	ldr	r2, [pc, #16]	@ (800220c <SPI_Timer_On+0x20>)
 80021fc:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 80021fe:	4a04      	ldr	r2, [pc, #16]	@ (8002210 <SPI_Timer_On+0x24>)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6013      	str	r3, [r2, #0]
}
 8002204:	bf00      	nop
 8002206:	3708      	adds	r7, #8
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}
 800220c:	20000608 	.word	0x20000608
 8002210:	2000060c 	.word	0x2000060c

08002214 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8002214:	b580      	push	{r7, lr}
 8002216:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8002218:	f000 fd4e 	bl	8002cb8 <HAL_GetTick>
 800221c:	4602      	mov	r2, r0
 800221e:	4b06      	ldr	r3, [pc, #24]	@ (8002238 <SPI_Timer_Status+0x24>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	1ad2      	subs	r2, r2, r3
 8002224:	4b05      	ldr	r3, [pc, #20]	@ (800223c <SPI_Timer_Status+0x28>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	429a      	cmp	r2, r3
 800222a:	bf34      	ite	cc
 800222c:	2301      	movcc	r3, #1
 800222e:	2300      	movcs	r3, #0
 8002230:	b2db      	uxtb	r3, r3
}
 8002232:	4618      	mov	r0, r3
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	20000608 	.word	0x20000608
 800223c:	2000060c 	.word	0x2000060c

08002240 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b086      	sub	sp, #24
 8002244:	af02      	add	r7, sp, #8
 8002246:	4603      	mov	r3, r0
 8002248:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800224a:	f107 020f 	add.w	r2, r7, #15
 800224e:	1df9      	adds	r1, r7, #7
 8002250:	2332      	movs	r3, #50	@ 0x32
 8002252:	9300      	str	r3, [sp, #0]
 8002254:	2301      	movs	r3, #1
 8002256:	4804      	ldr	r0, [pc, #16]	@ (8002268 <xchg_spi+0x28>)
 8002258:	f006 f909 	bl	800846e <HAL_SPI_TransmitReceive>
    return rxDat;
 800225c:	7bfb      	ldrb	r3, [r7, #15]
}
 800225e:	4618      	mov	r0, r3
 8002260:	3710      	adds	r7, #16
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	20000344 	.word	0x20000344

0800226c <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 800226c:	b590      	push	{r4, r7, lr}
 800226e:	b085      	sub	sp, #20
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
 8002274:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8002276:	2300      	movs	r3, #0
 8002278:	60fb      	str	r3, [r7, #12]
 800227a:	e00a      	b.n	8002292 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 800227c:	687a      	ldr	r2, [r7, #4]
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	18d4      	adds	r4, r2, r3
 8002282:	20ff      	movs	r0, #255	@ 0xff
 8002284:	f7ff ffdc 	bl	8002240 <xchg_spi>
 8002288:	4603      	mov	r3, r0
 800228a:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	3301      	adds	r3, #1
 8002290:	60fb      	str	r3, [r7, #12]
 8002292:	68fa      	ldr	r2, [r7, #12]
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	429a      	cmp	r2, r3
 8002298:	d3f0      	bcc.n	800227c <rcvr_spi_multi+0x10>
	}
}
 800229a:	bf00      	nop
 800229c:	bf00      	nop
 800229e:	3714      	adds	r7, #20
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd90      	pop	{r4, r7, pc}

080022a4 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b082      	sub	sp, #8
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
 80022ac:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	b29a      	uxth	r2, r3
 80022b2:	f04f 33ff 	mov.w	r3, #4294967295
 80022b6:	6879      	ldr	r1, [r7, #4]
 80022b8:	4803      	ldr	r0, [pc, #12]	@ (80022c8 <xmit_spi_multi+0x24>)
 80022ba:	f005 ff62 	bl	8008182 <HAL_SPI_Transmit>
}
 80022be:	bf00      	nop
 80022c0:	3708      	adds	r7, #8
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	20000344 	.word	0x20000344

080022cc <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b086      	sub	sp, #24
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 80022d4:	f000 fcf0 	bl	8002cb8 <HAL_GetTick>
 80022d8:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 80022de:	20ff      	movs	r0, #255	@ 0xff
 80022e0:	f7ff ffae 	bl	8002240 <xchg_spi>
 80022e4:	4603      	mov	r3, r0
 80022e6:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 80022e8:	7bfb      	ldrb	r3, [r7, #15]
 80022ea:	2bff      	cmp	r3, #255	@ 0xff
 80022ec:	d007      	beq.n	80022fe <wait_ready+0x32>
 80022ee:	f000 fce3 	bl	8002cb8 <HAL_GetTick>
 80022f2:	4602      	mov	r2, r0
 80022f4:	697b      	ldr	r3, [r7, #20]
 80022f6:	1ad3      	subs	r3, r2, r3
 80022f8:	693a      	ldr	r2, [r7, #16]
 80022fa:	429a      	cmp	r2, r3
 80022fc:	d8ef      	bhi.n	80022de <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 80022fe:	7bfb      	ldrb	r3, [r7, #15]
 8002300:	2bff      	cmp	r3, #255	@ 0xff
 8002302:	bf0c      	ite	eq
 8002304:	2301      	moveq	r3, #1
 8002306:	2300      	movne	r3, #0
 8002308:	b2db      	uxtb	r3, r3
}
 800230a:	4618      	mov	r0, r3
 800230c:	3718      	adds	r7, #24
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}

08002312 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8002312:	b580      	push	{r7, lr}
 8002314:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8002316:	2201      	movs	r2, #1
 8002318:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800231c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002320:	f003 f93a 	bl	8005598 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8002324:	20ff      	movs	r0, #255	@ 0xff
 8002326:	f7ff ff8b 	bl	8002240 <xchg_spi>

}
 800232a:	bf00      	nop
 800232c:	bd80      	pop	{r7, pc}

0800232e <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 800232e:	b580      	push	{r7, lr}
 8002330:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8002332:	2200      	movs	r2, #0
 8002334:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002338:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800233c:	f003 f92c 	bl	8005598 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8002340:	20ff      	movs	r0, #255	@ 0xff
 8002342:	f7ff ff7d 	bl	8002240 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8002346:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800234a:	f7ff ffbf 	bl	80022cc <wait_ready>
 800234e:	4603      	mov	r3, r0
 8002350:	2b00      	cmp	r3, #0
 8002352:	d001      	beq.n	8002358 <spiselect+0x2a>
 8002354:	2301      	movs	r3, #1
 8002356:	e002      	b.n	800235e <spiselect+0x30>

	despiselect();
 8002358:	f7ff ffdb 	bl	8002312 <despiselect>
	return 0;	/* Timeout */
 800235c:	2300      	movs	r3, #0
}
 800235e:	4618      	mov	r0, r3
 8002360:	bd80      	pop	{r7, pc}

08002362 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8002362:	b580      	push	{r7, lr}
 8002364:	b084      	sub	sp, #16
 8002366:	af00      	add	r7, sp, #0
 8002368:	6078      	str	r0, [r7, #4]
 800236a:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 800236c:	20c8      	movs	r0, #200	@ 0xc8
 800236e:	f7ff ff3d 	bl	80021ec <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8002372:	20ff      	movs	r0, #255	@ 0xff
 8002374:	f7ff ff64 	bl	8002240 <xchg_spi>
 8002378:	4603      	mov	r3, r0
 800237a:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 800237c:	7bfb      	ldrb	r3, [r7, #15]
 800237e:	2bff      	cmp	r3, #255	@ 0xff
 8002380:	d104      	bne.n	800238c <rcvr_datablock+0x2a>
 8002382:	f7ff ff47 	bl	8002214 <SPI_Timer_Status>
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d1f2      	bne.n	8002372 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 800238c:	7bfb      	ldrb	r3, [r7, #15]
 800238e:	2bfe      	cmp	r3, #254	@ 0xfe
 8002390:	d001      	beq.n	8002396 <rcvr_datablock+0x34>
 8002392:	2300      	movs	r3, #0
 8002394:	e00a      	b.n	80023ac <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8002396:	6839      	ldr	r1, [r7, #0]
 8002398:	6878      	ldr	r0, [r7, #4]
 800239a:	f7ff ff67 	bl	800226c <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 800239e:	20ff      	movs	r0, #255	@ 0xff
 80023a0:	f7ff ff4e 	bl	8002240 <xchg_spi>
 80023a4:	20ff      	movs	r0, #255	@ 0xff
 80023a6:	f7ff ff4b 	bl	8002240 <xchg_spi>

	return 1;						/* Function succeeded */
 80023aa:	2301      	movs	r3, #1
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	3710      	adds	r7, #16
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}

080023b4 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b084      	sub	sp, #16
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
 80023bc:	460b      	mov	r3, r1
 80023be:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 80023c0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80023c4:	f7ff ff82 	bl	80022cc <wait_ready>
 80023c8:	4603      	mov	r3, r0
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d101      	bne.n	80023d2 <xmit_datablock+0x1e>
 80023ce:	2300      	movs	r3, #0
 80023d0:	e01e      	b.n	8002410 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 80023d2:	78fb      	ldrb	r3, [r7, #3]
 80023d4:	4618      	mov	r0, r3
 80023d6:	f7ff ff33 	bl	8002240 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 80023da:	78fb      	ldrb	r3, [r7, #3]
 80023dc:	2bfd      	cmp	r3, #253	@ 0xfd
 80023de:	d016      	beq.n	800240e <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 80023e0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80023e4:	6878      	ldr	r0, [r7, #4]
 80023e6:	f7ff ff5d 	bl	80022a4 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 80023ea:	20ff      	movs	r0, #255	@ 0xff
 80023ec:	f7ff ff28 	bl	8002240 <xchg_spi>
 80023f0:	20ff      	movs	r0, #255	@ 0xff
 80023f2:	f7ff ff25 	bl	8002240 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 80023f6:	20ff      	movs	r0, #255	@ 0xff
 80023f8:	f7ff ff22 	bl	8002240 <xchg_spi>
 80023fc:	4603      	mov	r3, r0
 80023fe:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8002400:	7bfb      	ldrb	r3, [r7, #15]
 8002402:	f003 031f 	and.w	r3, r3, #31
 8002406:	2b05      	cmp	r3, #5
 8002408:	d001      	beq.n	800240e <xmit_datablock+0x5a>
 800240a:	2300      	movs	r3, #0
 800240c:	e000      	b.n	8002410 <xmit_datablock+0x5c>
	}
	return 1;
 800240e:	2301      	movs	r3, #1
}
 8002410:	4618      	mov	r0, r3
 8002412:	3710      	adds	r7, #16
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}

08002418 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b084      	sub	sp, #16
 800241c:	af00      	add	r7, sp, #0
 800241e:	4603      	mov	r3, r0
 8002420:	6039      	str	r1, [r7, #0]
 8002422:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8002424:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002428:	2b00      	cmp	r3, #0
 800242a:	da0e      	bge.n	800244a <send_cmd+0x32>
		cmd &= 0x7F;
 800242c:	79fb      	ldrb	r3, [r7, #7]
 800242e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002432:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8002434:	2100      	movs	r1, #0
 8002436:	2037      	movs	r0, #55	@ 0x37
 8002438:	f7ff ffee 	bl	8002418 <send_cmd>
 800243c:	4603      	mov	r3, r0
 800243e:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8002440:	7bbb      	ldrb	r3, [r7, #14]
 8002442:	2b01      	cmp	r3, #1
 8002444:	d901      	bls.n	800244a <send_cmd+0x32>
 8002446:	7bbb      	ldrb	r3, [r7, #14]
 8002448:	e051      	b.n	80024ee <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 800244a:	79fb      	ldrb	r3, [r7, #7]
 800244c:	2b0c      	cmp	r3, #12
 800244e:	d008      	beq.n	8002462 <send_cmd+0x4a>
		despiselect();
 8002450:	f7ff ff5f 	bl	8002312 <despiselect>
		if (!spiselect()) return 0xFF;
 8002454:	f7ff ff6b 	bl	800232e <spiselect>
 8002458:	4603      	mov	r3, r0
 800245a:	2b00      	cmp	r3, #0
 800245c:	d101      	bne.n	8002462 <send_cmd+0x4a>
 800245e:	23ff      	movs	r3, #255	@ 0xff
 8002460:	e045      	b.n	80024ee <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8002462:	79fb      	ldrb	r3, [r7, #7]
 8002464:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002468:	b2db      	uxtb	r3, r3
 800246a:	4618      	mov	r0, r3
 800246c:	f7ff fee8 	bl	8002240 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	0e1b      	lsrs	r3, r3, #24
 8002474:	b2db      	uxtb	r3, r3
 8002476:	4618      	mov	r0, r3
 8002478:	f7ff fee2 	bl	8002240 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	0c1b      	lsrs	r3, r3, #16
 8002480:	b2db      	uxtb	r3, r3
 8002482:	4618      	mov	r0, r3
 8002484:	f7ff fedc 	bl	8002240 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	0a1b      	lsrs	r3, r3, #8
 800248c:	b2db      	uxtb	r3, r3
 800248e:	4618      	mov	r0, r3
 8002490:	f7ff fed6 	bl	8002240 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	b2db      	uxtb	r3, r3
 8002498:	4618      	mov	r0, r3
 800249a:	f7ff fed1 	bl	8002240 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 800249e:	2301      	movs	r3, #1
 80024a0:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 80024a2:	79fb      	ldrb	r3, [r7, #7]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d101      	bne.n	80024ac <send_cmd+0x94>
 80024a8:	2395      	movs	r3, #149	@ 0x95
 80024aa:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 80024ac:	79fb      	ldrb	r3, [r7, #7]
 80024ae:	2b08      	cmp	r3, #8
 80024b0:	d101      	bne.n	80024b6 <send_cmd+0x9e>
 80024b2:	2387      	movs	r3, #135	@ 0x87
 80024b4:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 80024b6:	7bfb      	ldrb	r3, [r7, #15]
 80024b8:	4618      	mov	r0, r3
 80024ba:	f7ff fec1 	bl	8002240 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 80024be:	79fb      	ldrb	r3, [r7, #7]
 80024c0:	2b0c      	cmp	r3, #12
 80024c2:	d102      	bne.n	80024ca <send_cmd+0xb2>
 80024c4:	20ff      	movs	r0, #255	@ 0xff
 80024c6:	f7ff febb 	bl	8002240 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 80024ca:	230a      	movs	r3, #10
 80024cc:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 80024ce:	20ff      	movs	r0, #255	@ 0xff
 80024d0:	f7ff feb6 	bl	8002240 <xchg_spi>
 80024d4:	4603      	mov	r3, r0
 80024d6:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 80024d8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	da05      	bge.n	80024ec <send_cmd+0xd4>
 80024e0:	7bfb      	ldrb	r3, [r7, #15]
 80024e2:	3b01      	subs	r3, #1
 80024e4:	73fb      	strb	r3, [r7, #15]
 80024e6:	7bfb      	ldrb	r3, [r7, #15]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d1f0      	bne.n	80024ce <send_cmd+0xb6>

	return res;							/* Return received response */
 80024ec:	7bbb      	ldrb	r3, [r7, #14]
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3710      	adds	r7, #16
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
	...

080024f8 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 80024f8:	b590      	push	{r4, r7, lr}
 80024fa:	b085      	sub	sp, #20
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	4603      	mov	r3, r0
 8002500:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8002502:	79fb      	ldrb	r3, [r7, #7]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d001      	beq.n	800250c <USER_SPI_initialize+0x14>
 8002508:	2301      	movs	r3, #1
 800250a:	e0d4      	b.n	80026b6 <USER_SPI_initialize+0x1be>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 800250c:	4b6c      	ldr	r3, [pc, #432]	@ (80026c0 <USER_SPI_initialize+0x1c8>)
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	b2db      	uxtb	r3, r3
 8002512:	f003 0302 	and.w	r3, r3, #2
 8002516:	2b00      	cmp	r3, #0
 8002518:	d003      	beq.n	8002522 <USER_SPI_initialize+0x2a>
 800251a:	4b69      	ldr	r3, [pc, #420]	@ (80026c0 <USER_SPI_initialize+0x1c8>)
 800251c:	781b      	ldrb	r3, [r3, #0]
 800251e:	b2db      	uxtb	r3, r3
 8002520:	e0c9      	b.n	80026b6 <USER_SPI_initialize+0x1be>

	FCLK_SLOW();
 8002522:	4b68      	ldr	r3, [pc, #416]	@ (80026c4 <USER_SPI_initialize+0x1cc>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	4b66      	ldr	r3, [pc, #408]	@ (80026c4 <USER_SPI_initialize+0x1cc>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f042 0238 	orr.w	r2, r2, #56	@ 0x38
 8002530:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8002532:	230a      	movs	r3, #10
 8002534:	73fb      	strb	r3, [r7, #15]
 8002536:	e005      	b.n	8002544 <USER_SPI_initialize+0x4c>
 8002538:	20ff      	movs	r0, #255	@ 0xff
 800253a:	f7ff fe81 	bl	8002240 <xchg_spi>
 800253e:	7bfb      	ldrb	r3, [r7, #15]
 8002540:	3b01      	subs	r3, #1
 8002542:	73fb      	strb	r3, [r7, #15]
 8002544:	7bfb      	ldrb	r3, [r7, #15]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d1f6      	bne.n	8002538 <USER_SPI_initialize+0x40>

	ty = 0;
 800254a:	2300      	movs	r3, #0
 800254c:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 800254e:	2100      	movs	r1, #0
 8002550:	2000      	movs	r0, #0
 8002552:	f7ff ff61 	bl	8002418 <send_cmd>
 8002556:	4603      	mov	r3, r0
 8002558:	2b01      	cmp	r3, #1
 800255a:	f040 808b 	bne.w	8002674 <USER_SPI_initialize+0x17c>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 800255e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002562:	f7ff fe43 	bl	80021ec <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8002566:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 800256a:	2008      	movs	r0, #8
 800256c:	f7ff ff54 	bl	8002418 <send_cmd>
 8002570:	4603      	mov	r3, r0
 8002572:	2b01      	cmp	r3, #1
 8002574:	d151      	bne.n	800261a <USER_SPI_initialize+0x122>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8002576:	2300      	movs	r3, #0
 8002578:	73fb      	strb	r3, [r7, #15]
 800257a:	e00d      	b.n	8002598 <USER_SPI_initialize+0xa0>
 800257c:	7bfc      	ldrb	r4, [r7, #15]
 800257e:	20ff      	movs	r0, #255	@ 0xff
 8002580:	f7ff fe5e 	bl	8002240 <xchg_spi>
 8002584:	4603      	mov	r3, r0
 8002586:	461a      	mov	r2, r3
 8002588:	f104 0310 	add.w	r3, r4, #16
 800258c:	443b      	add	r3, r7
 800258e:	f803 2c08 	strb.w	r2, [r3, #-8]
 8002592:	7bfb      	ldrb	r3, [r7, #15]
 8002594:	3301      	adds	r3, #1
 8002596:	73fb      	strb	r3, [r7, #15]
 8002598:	7bfb      	ldrb	r3, [r7, #15]
 800259a:	2b03      	cmp	r3, #3
 800259c:	d9ee      	bls.n	800257c <USER_SPI_initialize+0x84>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 800259e:	7abb      	ldrb	r3, [r7, #10]
 80025a0:	2b01      	cmp	r3, #1
 80025a2:	d167      	bne.n	8002674 <USER_SPI_initialize+0x17c>
 80025a4:	7afb      	ldrb	r3, [r7, #11]
 80025a6:	2baa      	cmp	r3, #170	@ 0xaa
 80025a8:	d164      	bne.n	8002674 <USER_SPI_initialize+0x17c>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 80025aa:	bf00      	nop
 80025ac:	f7ff fe32 	bl	8002214 <SPI_Timer_Status>
 80025b0:	4603      	mov	r3, r0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d007      	beq.n	80025c6 <USER_SPI_initialize+0xce>
 80025b6:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80025ba:	20a9      	movs	r0, #169	@ 0xa9
 80025bc:	f7ff ff2c 	bl	8002418 <send_cmd>
 80025c0:	4603      	mov	r3, r0
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d1f2      	bne.n	80025ac <USER_SPI_initialize+0xb4>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 80025c6:	f7ff fe25 	bl	8002214 <SPI_Timer_Status>
 80025ca:	4603      	mov	r3, r0
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d051      	beq.n	8002674 <USER_SPI_initialize+0x17c>
 80025d0:	2100      	movs	r1, #0
 80025d2:	203a      	movs	r0, #58	@ 0x3a
 80025d4:	f7ff ff20 	bl	8002418 <send_cmd>
 80025d8:	4603      	mov	r3, r0
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d14a      	bne.n	8002674 <USER_SPI_initialize+0x17c>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 80025de:	2300      	movs	r3, #0
 80025e0:	73fb      	strb	r3, [r7, #15]
 80025e2:	e00d      	b.n	8002600 <USER_SPI_initialize+0x108>
 80025e4:	7bfc      	ldrb	r4, [r7, #15]
 80025e6:	20ff      	movs	r0, #255	@ 0xff
 80025e8:	f7ff fe2a 	bl	8002240 <xchg_spi>
 80025ec:	4603      	mov	r3, r0
 80025ee:	461a      	mov	r2, r3
 80025f0:	f104 0310 	add.w	r3, r4, #16
 80025f4:	443b      	add	r3, r7
 80025f6:	f803 2c08 	strb.w	r2, [r3, #-8]
 80025fa:	7bfb      	ldrb	r3, [r7, #15]
 80025fc:	3301      	adds	r3, #1
 80025fe:	73fb      	strb	r3, [r7, #15]
 8002600:	7bfb      	ldrb	r3, [r7, #15]
 8002602:	2b03      	cmp	r3, #3
 8002604:	d9ee      	bls.n	80025e4 <USER_SPI_initialize+0xec>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8002606:	7a3b      	ldrb	r3, [r7, #8]
 8002608:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800260c:	2b00      	cmp	r3, #0
 800260e:	d001      	beq.n	8002614 <USER_SPI_initialize+0x11c>
 8002610:	230c      	movs	r3, #12
 8002612:	e000      	b.n	8002616 <USER_SPI_initialize+0x11e>
 8002614:	2304      	movs	r3, #4
 8002616:	737b      	strb	r3, [r7, #13]
 8002618:	e02c      	b.n	8002674 <USER_SPI_initialize+0x17c>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 800261a:	2100      	movs	r1, #0
 800261c:	20a9      	movs	r0, #169	@ 0xa9
 800261e:	f7ff fefb 	bl	8002418 <send_cmd>
 8002622:	4603      	mov	r3, r0
 8002624:	2b01      	cmp	r3, #1
 8002626:	d804      	bhi.n	8002632 <USER_SPI_initialize+0x13a>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8002628:	2302      	movs	r3, #2
 800262a:	737b      	strb	r3, [r7, #13]
 800262c:	23a9      	movs	r3, #169	@ 0xa9
 800262e:	73bb      	strb	r3, [r7, #14]
 8002630:	e003      	b.n	800263a <USER_SPI_initialize+0x142>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8002632:	2301      	movs	r3, #1
 8002634:	737b      	strb	r3, [r7, #13]
 8002636:	2301      	movs	r3, #1
 8002638:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 800263a:	bf00      	nop
 800263c:	f7ff fdea 	bl	8002214 <SPI_Timer_Status>
 8002640:	4603      	mov	r3, r0
 8002642:	2b00      	cmp	r3, #0
 8002644:	d007      	beq.n	8002656 <USER_SPI_initialize+0x15e>
 8002646:	7bbb      	ldrb	r3, [r7, #14]
 8002648:	2100      	movs	r1, #0
 800264a:	4618      	mov	r0, r3
 800264c:	f7ff fee4 	bl	8002418 <send_cmd>
 8002650:	4603      	mov	r3, r0
 8002652:	2b00      	cmp	r3, #0
 8002654:	d1f2      	bne.n	800263c <USER_SPI_initialize+0x144>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8002656:	f7ff fddd 	bl	8002214 <SPI_Timer_Status>
 800265a:	4603      	mov	r3, r0
 800265c:	2b00      	cmp	r3, #0
 800265e:	d007      	beq.n	8002670 <USER_SPI_initialize+0x178>
 8002660:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002664:	2010      	movs	r0, #16
 8002666:	f7ff fed7 	bl	8002418 <send_cmd>
 800266a:	4603      	mov	r3, r0
 800266c:	2b00      	cmp	r3, #0
 800266e:	d001      	beq.n	8002674 <USER_SPI_initialize+0x17c>
				ty = 0;
 8002670:	2300      	movs	r3, #0
 8002672:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8002674:	4a14      	ldr	r2, [pc, #80]	@ (80026c8 <USER_SPI_initialize+0x1d0>)
 8002676:	7b7b      	ldrb	r3, [r7, #13]
 8002678:	7013      	strb	r3, [r2, #0]
	despiselect();
 800267a:	f7ff fe4a 	bl	8002312 <despiselect>

	if (ty) {			/* OK */
 800267e:	7b7b      	ldrb	r3, [r7, #13]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d012      	beq.n	80026aa <USER_SPI_initialize+0x1b2>
		FCLK_FAST();			/* Set fast clock */
 8002684:	4b0f      	ldr	r3, [pc, #60]	@ (80026c4 <USER_SPI_initialize+0x1cc>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 800268e:	4b0d      	ldr	r3, [pc, #52]	@ (80026c4 <USER_SPI_initialize+0x1cc>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f042 0210 	orr.w	r2, r2, #16
 8002696:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8002698:	4b09      	ldr	r3, [pc, #36]	@ (80026c0 <USER_SPI_initialize+0x1c8>)
 800269a:	781b      	ldrb	r3, [r3, #0]
 800269c:	b2db      	uxtb	r3, r3
 800269e:	f023 0301 	bic.w	r3, r3, #1
 80026a2:	b2da      	uxtb	r2, r3
 80026a4:	4b06      	ldr	r3, [pc, #24]	@ (80026c0 <USER_SPI_initialize+0x1c8>)
 80026a6:	701a      	strb	r2, [r3, #0]
 80026a8:	e002      	b.n	80026b0 <USER_SPI_initialize+0x1b8>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 80026aa:	4b05      	ldr	r3, [pc, #20]	@ (80026c0 <USER_SPI_initialize+0x1c8>)
 80026ac:	2201      	movs	r2, #1
 80026ae:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 80026b0:	4b03      	ldr	r3, [pc, #12]	@ (80026c0 <USER_SPI_initialize+0x1c8>)
 80026b2:	781b      	ldrb	r3, [r3, #0]
 80026b4:	b2db      	uxtb	r3, r3
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	3714      	adds	r7, #20
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd90      	pop	{r4, r7, pc}
 80026be:	bf00      	nop
 80026c0:	20000004 	.word	0x20000004
 80026c4:	20000344 	.word	0x20000344
 80026c8:	20000607 	.word	0x20000607

080026cc <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b083      	sub	sp, #12
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	4603      	mov	r3, r0
 80026d4:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 80026d6:	79fb      	ldrb	r3, [r7, #7]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d001      	beq.n	80026e0 <USER_SPI_status+0x14>
 80026dc:	2301      	movs	r3, #1
 80026de:	e002      	b.n	80026e6 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 80026e0:	4b04      	ldr	r3, [pc, #16]	@ (80026f4 <USER_SPI_status+0x28>)
 80026e2:	781b      	ldrb	r3, [r3, #0]
 80026e4:	b2db      	uxtb	r3, r3
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	370c      	adds	r7, #12
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr
 80026f2:	bf00      	nop
 80026f4:	20000004 	.word	0x20000004

080026f8 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b084      	sub	sp, #16
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	60b9      	str	r1, [r7, #8]
 8002700:	607a      	str	r2, [r7, #4]
 8002702:	603b      	str	r3, [r7, #0]
 8002704:	4603      	mov	r3, r0
 8002706:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8002708:	7bfb      	ldrb	r3, [r7, #15]
 800270a:	2b00      	cmp	r3, #0
 800270c:	d102      	bne.n	8002714 <USER_SPI_read+0x1c>
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d101      	bne.n	8002718 <USER_SPI_read+0x20>
 8002714:	2304      	movs	r3, #4
 8002716:	e04d      	b.n	80027b4 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8002718:	4b28      	ldr	r3, [pc, #160]	@ (80027bc <USER_SPI_read+0xc4>)
 800271a:	781b      	ldrb	r3, [r3, #0]
 800271c:	b2db      	uxtb	r3, r3
 800271e:	f003 0301 	and.w	r3, r3, #1
 8002722:	2b00      	cmp	r3, #0
 8002724:	d001      	beq.n	800272a <USER_SPI_read+0x32>
 8002726:	2303      	movs	r3, #3
 8002728:	e044      	b.n	80027b4 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 800272a:	4b25      	ldr	r3, [pc, #148]	@ (80027c0 <USER_SPI_read+0xc8>)
 800272c:	781b      	ldrb	r3, [r3, #0]
 800272e:	f003 0308 	and.w	r3, r3, #8
 8002732:	2b00      	cmp	r3, #0
 8002734:	d102      	bne.n	800273c <USER_SPI_read+0x44>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	025b      	lsls	r3, r3, #9
 800273a:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	2b01      	cmp	r3, #1
 8002740:	d111      	bne.n	8002766 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8002742:	6879      	ldr	r1, [r7, #4]
 8002744:	2011      	movs	r0, #17
 8002746:	f7ff fe67 	bl	8002418 <send_cmd>
 800274a:	4603      	mov	r3, r0
 800274c:	2b00      	cmp	r3, #0
 800274e:	d129      	bne.n	80027a4 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8002750:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002754:	68b8      	ldr	r0, [r7, #8]
 8002756:	f7ff fe04 	bl	8002362 <rcvr_datablock>
 800275a:	4603      	mov	r3, r0
 800275c:	2b00      	cmp	r3, #0
 800275e:	d021      	beq.n	80027a4 <USER_SPI_read+0xac>
			count = 0;
 8002760:	2300      	movs	r3, #0
 8002762:	603b      	str	r3, [r7, #0]
 8002764:	e01e      	b.n	80027a4 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8002766:	6879      	ldr	r1, [r7, #4]
 8002768:	2012      	movs	r0, #18
 800276a:	f7ff fe55 	bl	8002418 <send_cmd>
 800276e:	4603      	mov	r3, r0
 8002770:	2b00      	cmp	r3, #0
 8002772:	d117      	bne.n	80027a4 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8002774:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002778:	68b8      	ldr	r0, [r7, #8]
 800277a:	f7ff fdf2 	bl	8002362 <rcvr_datablock>
 800277e:	4603      	mov	r3, r0
 8002780:	2b00      	cmp	r3, #0
 8002782:	d00a      	beq.n	800279a <USER_SPI_read+0xa2>
				buff += 512;
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800278a:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	3b01      	subs	r3, #1
 8002790:	603b      	str	r3, [r7, #0]
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d1ed      	bne.n	8002774 <USER_SPI_read+0x7c>
 8002798:	e000      	b.n	800279c <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 800279a:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 800279c:	2100      	movs	r1, #0
 800279e:	200c      	movs	r0, #12
 80027a0:	f7ff fe3a 	bl	8002418 <send_cmd>
		}
	}
	despiselect();
 80027a4:	f7ff fdb5 	bl	8002312 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	bf14      	ite	ne
 80027ae:	2301      	movne	r3, #1
 80027b0:	2300      	moveq	r3, #0
 80027b2:	b2db      	uxtb	r3, r3
}
 80027b4:	4618      	mov	r0, r3
 80027b6:	3710      	adds	r7, #16
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bd80      	pop	{r7, pc}
 80027bc:	20000004 	.word	0x20000004
 80027c0:	20000607 	.word	0x20000607

080027c4 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b084      	sub	sp, #16
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	60b9      	str	r1, [r7, #8]
 80027cc:	607a      	str	r2, [r7, #4]
 80027ce:	603b      	str	r3, [r7, #0]
 80027d0:	4603      	mov	r3, r0
 80027d2:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80027d4:	7bfb      	ldrb	r3, [r7, #15]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d102      	bne.n	80027e0 <USER_SPI_write+0x1c>
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d101      	bne.n	80027e4 <USER_SPI_write+0x20>
 80027e0:	2304      	movs	r3, #4
 80027e2:	e063      	b.n	80028ac <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 80027e4:	4b33      	ldr	r3, [pc, #204]	@ (80028b4 <USER_SPI_write+0xf0>)
 80027e6:	781b      	ldrb	r3, [r3, #0]
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	f003 0301 	and.w	r3, r3, #1
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d001      	beq.n	80027f6 <USER_SPI_write+0x32>
 80027f2:	2303      	movs	r3, #3
 80027f4:	e05a      	b.n	80028ac <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 80027f6:	4b2f      	ldr	r3, [pc, #188]	@ (80028b4 <USER_SPI_write+0xf0>)
 80027f8:	781b      	ldrb	r3, [r3, #0]
 80027fa:	b2db      	uxtb	r3, r3
 80027fc:	f003 0304 	and.w	r3, r3, #4
 8002800:	2b00      	cmp	r3, #0
 8002802:	d001      	beq.n	8002808 <USER_SPI_write+0x44>
 8002804:	2302      	movs	r3, #2
 8002806:	e051      	b.n	80028ac <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8002808:	4b2b      	ldr	r3, [pc, #172]	@ (80028b8 <USER_SPI_write+0xf4>)
 800280a:	781b      	ldrb	r3, [r3, #0]
 800280c:	f003 0308 	and.w	r3, r3, #8
 8002810:	2b00      	cmp	r3, #0
 8002812:	d102      	bne.n	800281a <USER_SPI_write+0x56>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	025b      	lsls	r3, r3, #9
 8002818:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	2b01      	cmp	r3, #1
 800281e:	d110      	bne.n	8002842 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8002820:	6879      	ldr	r1, [r7, #4]
 8002822:	2018      	movs	r0, #24
 8002824:	f7ff fdf8 	bl	8002418 <send_cmd>
 8002828:	4603      	mov	r3, r0
 800282a:	2b00      	cmp	r3, #0
 800282c:	d136      	bne.n	800289c <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 800282e:	21fe      	movs	r1, #254	@ 0xfe
 8002830:	68b8      	ldr	r0, [r7, #8]
 8002832:	f7ff fdbf 	bl	80023b4 <xmit_datablock>
 8002836:	4603      	mov	r3, r0
 8002838:	2b00      	cmp	r3, #0
 800283a:	d02f      	beq.n	800289c <USER_SPI_write+0xd8>
			count = 0;
 800283c:	2300      	movs	r3, #0
 800283e:	603b      	str	r3, [r7, #0]
 8002840:	e02c      	b.n	800289c <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8002842:	4b1d      	ldr	r3, [pc, #116]	@ (80028b8 <USER_SPI_write+0xf4>)
 8002844:	781b      	ldrb	r3, [r3, #0]
 8002846:	f003 0306 	and.w	r3, r3, #6
 800284a:	2b00      	cmp	r3, #0
 800284c:	d003      	beq.n	8002856 <USER_SPI_write+0x92>
 800284e:	6839      	ldr	r1, [r7, #0]
 8002850:	2097      	movs	r0, #151	@ 0x97
 8002852:	f7ff fde1 	bl	8002418 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8002856:	6879      	ldr	r1, [r7, #4]
 8002858:	2019      	movs	r0, #25
 800285a:	f7ff fddd 	bl	8002418 <send_cmd>
 800285e:	4603      	mov	r3, r0
 8002860:	2b00      	cmp	r3, #0
 8002862:	d11b      	bne.n	800289c <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8002864:	21fc      	movs	r1, #252	@ 0xfc
 8002866:	68b8      	ldr	r0, [r7, #8]
 8002868:	f7ff fda4 	bl	80023b4 <xmit_datablock>
 800286c:	4603      	mov	r3, r0
 800286e:	2b00      	cmp	r3, #0
 8002870:	d00a      	beq.n	8002888 <USER_SPI_write+0xc4>
				buff += 512;
 8002872:	68bb      	ldr	r3, [r7, #8]
 8002874:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002878:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	3b01      	subs	r3, #1
 800287e:	603b      	str	r3, [r7, #0]
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d1ee      	bne.n	8002864 <USER_SPI_write+0xa0>
 8002886:	e000      	b.n	800288a <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8002888:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 800288a:	21fd      	movs	r1, #253	@ 0xfd
 800288c:	2000      	movs	r0, #0
 800288e:	f7ff fd91 	bl	80023b4 <xmit_datablock>
 8002892:	4603      	mov	r3, r0
 8002894:	2b00      	cmp	r3, #0
 8002896:	d101      	bne.n	800289c <USER_SPI_write+0xd8>
 8002898:	2301      	movs	r3, #1
 800289a:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 800289c:	f7ff fd39 	bl	8002312 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	bf14      	ite	ne
 80028a6:	2301      	movne	r3, #1
 80028a8:	2300      	moveq	r3, #0
 80028aa:	b2db      	uxtb	r3, r3
}
 80028ac:	4618      	mov	r0, r3
 80028ae:	3710      	adds	r7, #16
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd80      	pop	{r7, pc}
 80028b4:	20000004 	.word	0x20000004
 80028b8:	20000607 	.word	0x20000607

080028bc <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b08c      	sub	sp, #48	@ 0x30
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	4603      	mov	r3, r0
 80028c4:	603a      	str	r2, [r7, #0]
 80028c6:	71fb      	strb	r3, [r7, #7]
 80028c8:	460b      	mov	r3, r1
 80028ca:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 80028cc:	79fb      	ldrb	r3, [r7, #7]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d001      	beq.n	80028d6 <USER_SPI_ioctl+0x1a>
 80028d2:	2304      	movs	r3, #4
 80028d4:	e15a      	b.n	8002b8c <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80028d6:	4baf      	ldr	r3, [pc, #700]	@ (8002b94 <USER_SPI_ioctl+0x2d8>)
 80028d8:	781b      	ldrb	r3, [r3, #0]
 80028da:	b2db      	uxtb	r3, r3
 80028dc:	f003 0301 	and.w	r3, r3, #1
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d001      	beq.n	80028e8 <USER_SPI_ioctl+0x2c>
 80028e4:	2303      	movs	r3, #3
 80028e6:	e151      	b.n	8002b8c <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 80028e8:	2301      	movs	r3, #1
 80028ea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 80028ee:	79bb      	ldrb	r3, [r7, #6]
 80028f0:	2b04      	cmp	r3, #4
 80028f2:	f200 8136 	bhi.w	8002b62 <USER_SPI_ioctl+0x2a6>
 80028f6:	a201      	add	r2, pc, #4	@ (adr r2, 80028fc <USER_SPI_ioctl+0x40>)
 80028f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028fc:	08002911 	.word	0x08002911
 8002900:	08002925 	.word	0x08002925
 8002904:	08002b63 	.word	0x08002b63
 8002908:	080029d1 	.word	0x080029d1
 800290c:	08002ac7 	.word	0x08002ac7
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8002910:	f7ff fd0d 	bl	800232e <spiselect>
 8002914:	4603      	mov	r3, r0
 8002916:	2b00      	cmp	r3, #0
 8002918:	f000 8127 	beq.w	8002b6a <USER_SPI_ioctl+0x2ae>
 800291c:	2300      	movs	r3, #0
 800291e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8002922:	e122      	b.n	8002b6a <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8002924:	2100      	movs	r1, #0
 8002926:	2009      	movs	r0, #9
 8002928:	f7ff fd76 	bl	8002418 <send_cmd>
 800292c:	4603      	mov	r3, r0
 800292e:	2b00      	cmp	r3, #0
 8002930:	f040 811d 	bne.w	8002b6e <USER_SPI_ioctl+0x2b2>
 8002934:	f107 030c 	add.w	r3, r7, #12
 8002938:	2110      	movs	r1, #16
 800293a:	4618      	mov	r0, r3
 800293c:	f7ff fd11 	bl	8002362 <rcvr_datablock>
 8002940:	4603      	mov	r3, r0
 8002942:	2b00      	cmp	r3, #0
 8002944:	f000 8113 	beq.w	8002b6e <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8002948:	7b3b      	ldrb	r3, [r7, #12]
 800294a:	099b      	lsrs	r3, r3, #6
 800294c:	b2db      	uxtb	r3, r3
 800294e:	2b01      	cmp	r3, #1
 8002950:	d111      	bne.n	8002976 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8002952:	7d7b      	ldrb	r3, [r7, #21]
 8002954:	461a      	mov	r2, r3
 8002956:	7d3b      	ldrb	r3, [r7, #20]
 8002958:	021b      	lsls	r3, r3, #8
 800295a:	4413      	add	r3, r2
 800295c:	461a      	mov	r2, r3
 800295e:	7cfb      	ldrb	r3, [r7, #19]
 8002960:	041b      	lsls	r3, r3, #16
 8002962:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 8002966:	4413      	add	r3, r2
 8002968:	3301      	adds	r3, #1
 800296a:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 800296c:	69fb      	ldr	r3, [r7, #28]
 800296e:	029a      	lsls	r2, r3, #10
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	601a      	str	r2, [r3, #0]
 8002974:	e028      	b.n	80029c8 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8002976:	7c7b      	ldrb	r3, [r7, #17]
 8002978:	f003 030f 	and.w	r3, r3, #15
 800297c:	b2da      	uxtb	r2, r3
 800297e:	7dbb      	ldrb	r3, [r7, #22]
 8002980:	09db      	lsrs	r3, r3, #7
 8002982:	b2db      	uxtb	r3, r3
 8002984:	4413      	add	r3, r2
 8002986:	b2da      	uxtb	r2, r3
 8002988:	7d7b      	ldrb	r3, [r7, #21]
 800298a:	005b      	lsls	r3, r3, #1
 800298c:	b2db      	uxtb	r3, r3
 800298e:	f003 0306 	and.w	r3, r3, #6
 8002992:	b2db      	uxtb	r3, r3
 8002994:	4413      	add	r3, r2
 8002996:	b2db      	uxtb	r3, r3
 8002998:	3302      	adds	r3, #2
 800299a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800299e:	7d3b      	ldrb	r3, [r7, #20]
 80029a0:	099b      	lsrs	r3, r3, #6
 80029a2:	b2db      	uxtb	r3, r3
 80029a4:	461a      	mov	r2, r3
 80029a6:	7cfb      	ldrb	r3, [r7, #19]
 80029a8:	009b      	lsls	r3, r3, #2
 80029aa:	441a      	add	r2, r3
 80029ac:	7cbb      	ldrb	r3, [r7, #18]
 80029ae:	029b      	lsls	r3, r3, #10
 80029b0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80029b4:	4413      	add	r3, r2
 80029b6:	3301      	adds	r3, #1
 80029b8:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 80029ba:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80029be:	3b09      	subs	r3, #9
 80029c0:	69fa      	ldr	r2, [r7, #28]
 80029c2:	409a      	lsls	r2, r3
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 80029c8:	2300      	movs	r3, #0
 80029ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 80029ce:	e0ce      	b.n	8002b6e <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 80029d0:	4b71      	ldr	r3, [pc, #452]	@ (8002b98 <USER_SPI_ioctl+0x2dc>)
 80029d2:	781b      	ldrb	r3, [r3, #0]
 80029d4:	f003 0304 	and.w	r3, r3, #4
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d031      	beq.n	8002a40 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 80029dc:	2100      	movs	r1, #0
 80029de:	208d      	movs	r0, #141	@ 0x8d
 80029e0:	f7ff fd1a 	bl	8002418 <send_cmd>
 80029e4:	4603      	mov	r3, r0
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	f040 80c3 	bne.w	8002b72 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 80029ec:	20ff      	movs	r0, #255	@ 0xff
 80029ee:	f7ff fc27 	bl	8002240 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 80029f2:	f107 030c 	add.w	r3, r7, #12
 80029f6:	2110      	movs	r1, #16
 80029f8:	4618      	mov	r0, r3
 80029fa:	f7ff fcb2 	bl	8002362 <rcvr_datablock>
 80029fe:	4603      	mov	r3, r0
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	f000 80b6 	beq.w	8002b72 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8002a06:	2330      	movs	r3, #48	@ 0x30
 8002a08:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8002a0c:	e007      	b.n	8002a1e <USER_SPI_ioctl+0x162>
 8002a0e:	20ff      	movs	r0, #255	@ 0xff
 8002a10:	f7ff fc16 	bl	8002240 <xchg_spi>
 8002a14:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002a18:	3b01      	subs	r3, #1
 8002a1a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8002a1e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d1f3      	bne.n	8002a0e <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8002a26:	7dbb      	ldrb	r3, [r7, #22]
 8002a28:	091b      	lsrs	r3, r3, #4
 8002a2a:	b2db      	uxtb	r3, r3
 8002a2c:	461a      	mov	r2, r3
 8002a2e:	2310      	movs	r3, #16
 8002a30:	fa03 f202 	lsl.w	r2, r3, r2
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8002a3e:	e098      	b.n	8002b72 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8002a40:	2100      	movs	r1, #0
 8002a42:	2009      	movs	r0, #9
 8002a44:	f7ff fce8 	bl	8002418 <send_cmd>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	f040 8091 	bne.w	8002b72 <USER_SPI_ioctl+0x2b6>
 8002a50:	f107 030c 	add.w	r3, r7, #12
 8002a54:	2110      	movs	r1, #16
 8002a56:	4618      	mov	r0, r3
 8002a58:	f7ff fc83 	bl	8002362 <rcvr_datablock>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	f000 8087 	beq.w	8002b72 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8002a64:	4b4c      	ldr	r3, [pc, #304]	@ (8002b98 <USER_SPI_ioctl+0x2dc>)
 8002a66:	781b      	ldrb	r3, [r3, #0]
 8002a68:	f003 0302 	and.w	r3, r3, #2
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d012      	beq.n	8002a96 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8002a70:	7dbb      	ldrb	r3, [r7, #22]
 8002a72:	005b      	lsls	r3, r3, #1
 8002a74:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8002a78:	7dfa      	ldrb	r2, [r7, #23]
 8002a7a:	09d2      	lsrs	r2, r2, #7
 8002a7c:	b2d2      	uxtb	r2, r2
 8002a7e:	4413      	add	r3, r2
 8002a80:	1c5a      	adds	r2, r3, #1
 8002a82:	7e7b      	ldrb	r3, [r7, #25]
 8002a84:	099b      	lsrs	r3, r3, #6
 8002a86:	b2db      	uxtb	r3, r3
 8002a88:	3b01      	subs	r3, #1
 8002a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a8e:	461a      	mov	r2, r3
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	601a      	str	r2, [r3, #0]
 8002a94:	e013      	b.n	8002abe <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8002a96:	7dbb      	ldrb	r3, [r7, #22]
 8002a98:	109b      	asrs	r3, r3, #2
 8002a9a:	b29b      	uxth	r3, r3
 8002a9c:	f003 031f 	and.w	r3, r3, #31
 8002aa0:	3301      	adds	r3, #1
 8002aa2:	7dfa      	ldrb	r2, [r7, #23]
 8002aa4:	00d2      	lsls	r2, r2, #3
 8002aa6:	f002 0218 	and.w	r2, r2, #24
 8002aaa:	7df9      	ldrb	r1, [r7, #23]
 8002aac:	0949      	lsrs	r1, r1, #5
 8002aae:	b2c9      	uxtb	r1, r1
 8002ab0:	440a      	add	r2, r1
 8002ab2:	3201      	adds	r2, #1
 8002ab4:	fb02 f303 	mul.w	r3, r2, r3
 8002ab8:	461a      	mov	r2, r3
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8002ac4:	e055      	b.n	8002b72 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8002ac6:	4b34      	ldr	r3, [pc, #208]	@ (8002b98 <USER_SPI_ioctl+0x2dc>)
 8002ac8:	781b      	ldrb	r3, [r3, #0]
 8002aca:	f003 0306 	and.w	r3, r3, #6
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d051      	beq.n	8002b76 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8002ad2:	f107 020c 	add.w	r2, r7, #12
 8002ad6:	79fb      	ldrb	r3, [r7, #7]
 8002ad8:	210b      	movs	r1, #11
 8002ada:	4618      	mov	r0, r3
 8002adc:	f7ff feee 	bl	80028bc <USER_SPI_ioctl>
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d149      	bne.n	8002b7a <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8002ae6:	7b3b      	ldrb	r3, [r7, #12]
 8002ae8:	099b      	lsrs	r3, r3, #6
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d104      	bne.n	8002afa <USER_SPI_ioctl+0x23e>
 8002af0:	7dbb      	ldrb	r3, [r7, #22]
 8002af2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d041      	beq.n	8002b7e <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	623b      	str	r3, [r7, #32]
 8002afe:	6a3b      	ldr	r3, [r7, #32]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002b04:	6a3b      	ldr	r3, [r7, #32]
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 8002b0a:	4b23      	ldr	r3, [pc, #140]	@ (8002b98 <USER_SPI_ioctl+0x2dc>)
 8002b0c:	781b      	ldrb	r3, [r3, #0]
 8002b0e:	f003 0308 	and.w	r3, r3, #8
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d105      	bne.n	8002b22 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8002b16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b18:	025b      	lsls	r3, r3, #9
 8002b1a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002b1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b1e:	025b      	lsls	r3, r3, #9
 8002b20:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8002b22:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002b24:	2020      	movs	r0, #32
 8002b26:	f7ff fc77 	bl	8002418 <send_cmd>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d128      	bne.n	8002b82 <USER_SPI_ioctl+0x2c6>
 8002b30:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002b32:	2021      	movs	r0, #33	@ 0x21
 8002b34:	f7ff fc70 	bl	8002418 <send_cmd>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d121      	bne.n	8002b82 <USER_SPI_ioctl+0x2c6>
 8002b3e:	2100      	movs	r1, #0
 8002b40:	2026      	movs	r0, #38	@ 0x26
 8002b42:	f7ff fc69 	bl	8002418 <send_cmd>
 8002b46:	4603      	mov	r3, r0
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d11a      	bne.n	8002b82 <USER_SPI_ioctl+0x2c6>
 8002b4c:	f247 5030 	movw	r0, #30000	@ 0x7530
 8002b50:	f7ff fbbc 	bl	80022cc <wait_ready>
 8002b54:	4603      	mov	r3, r0
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d013      	beq.n	8002b82 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8002b60:	e00f      	b.n	8002b82 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8002b62:	2304      	movs	r3, #4
 8002b64:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002b68:	e00c      	b.n	8002b84 <USER_SPI_ioctl+0x2c8>
		break;
 8002b6a:	bf00      	nop
 8002b6c:	e00a      	b.n	8002b84 <USER_SPI_ioctl+0x2c8>
		break;
 8002b6e:	bf00      	nop
 8002b70:	e008      	b.n	8002b84 <USER_SPI_ioctl+0x2c8>
		break;
 8002b72:	bf00      	nop
 8002b74:	e006      	b.n	8002b84 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8002b76:	bf00      	nop
 8002b78:	e004      	b.n	8002b84 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8002b7a:	bf00      	nop
 8002b7c:	e002      	b.n	8002b84 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8002b7e:	bf00      	nop
 8002b80:	e000      	b.n	8002b84 <USER_SPI_ioctl+0x2c8>
		break;
 8002b82:	bf00      	nop
	}

	despiselect();
 8002b84:	f7ff fbc5 	bl	8002312 <despiselect>

	return res;
 8002b88:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	3730      	adds	r7, #48	@ 0x30
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}
 8002b94:	20000004 	.word	0x20000004
 8002b98:	20000607 	.word	0x20000607

08002b9c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002b9c:	480d      	ldr	r0, [pc, #52]	@ (8002bd4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002b9e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002ba0:	f7fe fbb6 	bl	8001310 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002ba4:	480c      	ldr	r0, [pc, #48]	@ (8002bd8 <LoopForever+0x6>)
  ldr r1, =_edata
 8002ba6:	490d      	ldr	r1, [pc, #52]	@ (8002bdc <LoopForever+0xa>)
  ldr r2, =_sidata
 8002ba8:	4a0d      	ldr	r2, [pc, #52]	@ (8002be0 <LoopForever+0xe>)
  movs r3, #0
 8002baa:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002bac:	e002      	b.n	8002bb4 <LoopCopyDataInit>

08002bae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002bae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002bb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002bb2:	3304      	adds	r3, #4

08002bb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002bb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002bb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002bb8:	d3f9      	bcc.n	8002bae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002bba:	4a0a      	ldr	r2, [pc, #40]	@ (8002be4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002bbc:	4c0a      	ldr	r4, [pc, #40]	@ (8002be8 <LoopForever+0x16>)
  movs r3, #0
 8002bbe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002bc0:	e001      	b.n	8002bc6 <LoopFillZerobss>

08002bc2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002bc2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002bc4:	3204      	adds	r2, #4

08002bc6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002bc6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002bc8:	d3fb      	bcc.n	8002bc2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002bca:	f00b fe83 	bl	800e8d4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002bce:	f7fd feab 	bl	8000928 <main>

08002bd2 <LoopForever>:

LoopForever:
    b LoopForever
 8002bd2:	e7fe      	b.n	8002bd2 <LoopForever>
  ldr   r0, =_estack
 8002bd4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002bd8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002bdc:	2000019c 	.word	0x2000019c
  ldr r2, =_sidata
 8002be0:	0800e9f0 	.word	0x0800e9f0
  ldr r2, =_sbss
 8002be4:	2000019c 	.word	0x2000019c
  ldr r4, =_ebss
 8002be8:	20001ff4 	.word	0x20001ff4

08002bec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002bec:	e7fe      	b.n	8002bec <ADC1_2_IRQHandler>

08002bee <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002bee:	b580      	push	{r7, lr}
 8002bf0:	b082      	sub	sp, #8
 8002bf2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002bf8:	2003      	movs	r0, #3
 8002bfa:	f001 fd3f 	bl	800467c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002bfe:	200f      	movs	r0, #15
 8002c00:	f000 f80e 	bl	8002c20 <HAL_InitTick>
 8002c04:	4603      	mov	r3, r0
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d002      	beq.n	8002c10 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	71fb      	strb	r3, [r7, #7]
 8002c0e:	e001      	b.n	8002c14 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002c10:	f7fe f924 	bl	8000e5c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002c14:	79fb      	ldrb	r3, [r7, #7]

}
 8002c16:	4618      	mov	r0, r3
 8002c18:	3708      	adds	r7, #8
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}
	...

08002c20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b084      	sub	sp, #16
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002c2c:	4b16      	ldr	r3, [pc, #88]	@ (8002c88 <HAL_InitTick+0x68>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d022      	beq.n	8002c7a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002c34:	4b15      	ldr	r3, [pc, #84]	@ (8002c8c <HAL_InitTick+0x6c>)
 8002c36:	681a      	ldr	r2, [r3, #0]
 8002c38:	4b13      	ldr	r3, [pc, #76]	@ (8002c88 <HAL_InitTick+0x68>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002c40:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c44:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c48:	4618      	mov	r0, r3
 8002c4a:	f001 fd4a 	bl	80046e2 <HAL_SYSTICK_Config>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d10f      	bne.n	8002c74 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2b0f      	cmp	r3, #15
 8002c58:	d809      	bhi.n	8002c6e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	6879      	ldr	r1, [r7, #4]
 8002c5e:	f04f 30ff 	mov.w	r0, #4294967295
 8002c62:	f001 fd16 	bl	8004692 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002c66:	4a0a      	ldr	r2, [pc, #40]	@ (8002c90 <HAL_InitTick+0x70>)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6013      	str	r3, [r2, #0]
 8002c6c:	e007      	b.n	8002c7e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	73fb      	strb	r3, [r7, #15]
 8002c72:	e004      	b.n	8002c7e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002c74:	2301      	movs	r3, #1
 8002c76:	73fb      	strb	r3, [r7, #15]
 8002c78:	e001      	b.n	8002c7e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002c7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	3710      	adds	r7, #16
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}
 8002c88:	2000000c 	.word	0x2000000c
 8002c8c:	20000000 	.word	0x20000000
 8002c90:	20000008 	.word	0x20000008

08002c94 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c94:	b480      	push	{r7}
 8002c96:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c98:	4b05      	ldr	r3, [pc, #20]	@ (8002cb0 <HAL_IncTick+0x1c>)
 8002c9a:	681a      	ldr	r2, [r3, #0]
 8002c9c:	4b05      	ldr	r3, [pc, #20]	@ (8002cb4 <HAL_IncTick+0x20>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4413      	add	r3, r2
 8002ca2:	4a03      	ldr	r2, [pc, #12]	@ (8002cb0 <HAL_IncTick+0x1c>)
 8002ca4:	6013      	str	r3, [r2, #0]
}
 8002ca6:	bf00      	nop
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cae:	4770      	bx	lr
 8002cb0:	20000610 	.word	0x20000610
 8002cb4:	2000000c 	.word	0x2000000c

08002cb8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	af00      	add	r7, sp, #0
  return uwTick;
 8002cbc:	4b03      	ldr	r3, [pc, #12]	@ (8002ccc <HAL_GetTick+0x14>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
}
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc8:	4770      	bx	lr
 8002cca:	bf00      	nop
 8002ccc:	20000610 	.word	0x20000610

08002cd0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b084      	sub	sp, #16
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002cd8:	f7ff ffee 	bl	8002cb8 <HAL_GetTick>
 8002cdc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ce8:	d004      	beq.n	8002cf4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002cea:	4b09      	ldr	r3, [pc, #36]	@ (8002d10 <HAL_Delay+0x40>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	68fa      	ldr	r2, [r7, #12]
 8002cf0:	4413      	add	r3, r2
 8002cf2:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002cf4:	bf00      	nop
 8002cf6:	f7ff ffdf 	bl	8002cb8 <HAL_GetTick>
 8002cfa:	4602      	mov	r2, r0
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	1ad3      	subs	r3, r2, r3
 8002d00:	68fa      	ldr	r2, [r7, #12]
 8002d02:	429a      	cmp	r2, r3
 8002d04:	d8f7      	bhi.n	8002cf6 <HAL_Delay+0x26>
  {
  }
}
 8002d06:	bf00      	nop
 8002d08:	bf00      	nop
 8002d0a:	3710      	adds	r7, #16
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bd80      	pop	{r7, pc}
 8002d10:	2000000c 	.word	0x2000000c

08002d14 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002d14:	b480      	push	{r7}
 8002d16:	b083      	sub	sp, #12
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
 8002d1c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	689b      	ldr	r3, [r3, #8]
 8002d22:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	431a      	orrs	r2, r3
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	609a      	str	r2, [r3, #8]
}
 8002d2e:	bf00      	nop
 8002d30:	370c      	adds	r7, #12
 8002d32:	46bd      	mov	sp, r7
 8002d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d38:	4770      	bx	lr

08002d3a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002d3a:	b480      	push	{r7}
 8002d3c:	b083      	sub	sp, #12
 8002d3e:	af00      	add	r7, sp, #0
 8002d40:	6078      	str	r0, [r7, #4]
 8002d42:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	689b      	ldr	r3, [r3, #8]
 8002d48:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	431a      	orrs	r2, r3
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	609a      	str	r2, [r3, #8]
}
 8002d54:	bf00      	nop
 8002d56:	370c      	adds	r7, #12
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5e:	4770      	bx	lr

08002d60 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b083      	sub	sp, #12
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	689b      	ldr	r3, [r3, #8]
 8002d6c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002d70:	4618      	mov	r0, r3
 8002d72:	370c      	adds	r7, #12
 8002d74:	46bd      	mov	sp, r7
 8002d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7a:	4770      	bx	lr

08002d7c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b087      	sub	sp, #28
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	60f8      	str	r0, [r7, #12]
 8002d84:	60b9      	str	r1, [r7, #8]
 8002d86:	607a      	str	r2, [r7, #4]
 8002d88:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	3360      	adds	r3, #96	@ 0x60
 8002d8e:	461a      	mov	r2, r3
 8002d90:	68bb      	ldr	r3, [r7, #8]
 8002d92:	009b      	lsls	r3, r3, #2
 8002d94:	4413      	add	r3, r2
 8002d96:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	681a      	ldr	r2, [r3, #0]
 8002d9c:	4b08      	ldr	r3, [pc, #32]	@ (8002dc0 <LL_ADC_SetOffset+0x44>)
 8002d9e:	4013      	ands	r3, r2
 8002da0:	687a      	ldr	r2, [r7, #4]
 8002da2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002da6:	683a      	ldr	r2, [r7, #0]
 8002da8:	430a      	orrs	r2, r1
 8002daa:	4313      	orrs	r3, r2
 8002dac:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002db0:	697b      	ldr	r3, [r7, #20]
 8002db2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002db4:	bf00      	nop
 8002db6:	371c      	adds	r7, #28
 8002db8:	46bd      	mov	sp, r7
 8002dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbe:	4770      	bx	lr
 8002dc0:	03fff000 	.word	0x03fff000

08002dc4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b085      	sub	sp, #20
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
 8002dcc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	3360      	adds	r3, #96	@ 0x60
 8002dd2:	461a      	mov	r2, r3
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	009b      	lsls	r3, r3, #2
 8002dd8:	4413      	add	r3, r2
 8002dda:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002de4:	4618      	mov	r0, r3
 8002de6:	3714      	adds	r7, #20
 8002de8:	46bd      	mov	sp, r7
 8002dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dee:	4770      	bx	lr

08002df0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b087      	sub	sp, #28
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	60f8      	str	r0, [r7, #12]
 8002df8:	60b9      	str	r1, [r7, #8]
 8002dfa:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	3360      	adds	r3, #96	@ 0x60
 8002e00:	461a      	mov	r2, r3
 8002e02:	68bb      	ldr	r3, [r7, #8]
 8002e04:	009b      	lsls	r3, r3, #2
 8002e06:	4413      	add	r3, r2
 8002e08:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	431a      	orrs	r2, r3
 8002e16:	697b      	ldr	r3, [r7, #20]
 8002e18:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002e1a:	bf00      	nop
 8002e1c:	371c      	adds	r7, #28
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e24:	4770      	bx	lr

08002e26 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002e26:	b480      	push	{r7}
 8002e28:	b087      	sub	sp, #28
 8002e2a:	af00      	add	r7, sp, #0
 8002e2c:	60f8      	str	r0, [r7, #12]
 8002e2e:	60b9      	str	r1, [r7, #8]
 8002e30:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	3360      	adds	r3, #96	@ 0x60
 8002e36:	461a      	mov	r2, r3
 8002e38:	68bb      	ldr	r3, [r7, #8]
 8002e3a:	009b      	lsls	r3, r3, #2
 8002e3c:	4413      	add	r3, r2
 8002e3e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	431a      	orrs	r2, r3
 8002e4c:	697b      	ldr	r3, [r7, #20]
 8002e4e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002e50:	bf00      	nop
 8002e52:	371c      	adds	r7, #28
 8002e54:	46bd      	mov	sp, r7
 8002e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5a:	4770      	bx	lr

08002e5c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	b087      	sub	sp, #28
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	60f8      	str	r0, [r7, #12]
 8002e64:	60b9      	str	r1, [r7, #8]
 8002e66:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	3360      	adds	r3, #96	@ 0x60
 8002e6c:	461a      	mov	r2, r3
 8002e6e:	68bb      	ldr	r3, [r7, #8]
 8002e70:	009b      	lsls	r3, r3, #2
 8002e72:	4413      	add	r3, r2
 8002e74:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002e76:	697b      	ldr	r3, [r7, #20]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	431a      	orrs	r2, r3
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002e86:	bf00      	nop
 8002e88:	371c      	adds	r7, #28
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e90:	4770      	bx	lr

08002e92 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002e92:	b480      	push	{r7}
 8002e94:	b083      	sub	sp, #12
 8002e96:	af00      	add	r7, sp, #0
 8002e98:	6078      	str	r0, [r7, #4]
 8002e9a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	695b      	ldr	r3, [r3, #20]
 8002ea0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	431a      	orrs	r2, r3
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	615a      	str	r2, [r3, #20]
}
 8002eac:	bf00      	nop
 8002eae:	370c      	adds	r7, #12
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb6:	4770      	bx	lr

08002eb8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b083      	sub	sp, #12
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	68db      	ldr	r3, [r3, #12]
 8002ec4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d101      	bne.n	8002ed0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002ecc:	2301      	movs	r3, #1
 8002ece:	e000      	b.n	8002ed2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002ed0:	2300      	movs	r3, #0
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	370c      	adds	r7, #12
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002edc:	4770      	bx	lr

08002ede <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002ede:	b480      	push	{r7}
 8002ee0:	b087      	sub	sp, #28
 8002ee2:	af00      	add	r7, sp, #0
 8002ee4:	60f8      	str	r0, [r7, #12]
 8002ee6:	60b9      	str	r1, [r7, #8]
 8002ee8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	3330      	adds	r3, #48	@ 0x30
 8002eee:	461a      	mov	r2, r3
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	0a1b      	lsrs	r3, r3, #8
 8002ef4:	009b      	lsls	r3, r3, #2
 8002ef6:	f003 030c 	and.w	r3, r3, #12
 8002efa:	4413      	add	r3, r2
 8002efc:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002efe:	697b      	ldr	r3, [r7, #20]
 8002f00:	681a      	ldr	r2, [r3, #0]
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	f003 031f 	and.w	r3, r3, #31
 8002f08:	211f      	movs	r1, #31
 8002f0a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f0e:	43db      	mvns	r3, r3
 8002f10:	401a      	ands	r2, r3
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	0e9b      	lsrs	r3, r3, #26
 8002f16:	f003 011f 	and.w	r1, r3, #31
 8002f1a:	68bb      	ldr	r3, [r7, #8]
 8002f1c:	f003 031f 	and.w	r3, r3, #31
 8002f20:	fa01 f303 	lsl.w	r3, r1, r3
 8002f24:	431a      	orrs	r2, r3
 8002f26:	697b      	ldr	r3, [r7, #20]
 8002f28:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002f2a:	bf00      	nop
 8002f2c:	371c      	adds	r7, #28
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f34:	4770      	bx	lr

08002f36 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002f36:	b480      	push	{r7}
 8002f38:	b087      	sub	sp, #28
 8002f3a:	af00      	add	r7, sp, #0
 8002f3c:	60f8      	str	r0, [r7, #12]
 8002f3e:	60b9      	str	r1, [r7, #8]
 8002f40:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	3314      	adds	r3, #20
 8002f46:	461a      	mov	r2, r3
 8002f48:	68bb      	ldr	r3, [r7, #8]
 8002f4a:	0e5b      	lsrs	r3, r3, #25
 8002f4c:	009b      	lsls	r3, r3, #2
 8002f4e:	f003 0304 	and.w	r3, r3, #4
 8002f52:	4413      	add	r3, r2
 8002f54:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	681a      	ldr	r2, [r3, #0]
 8002f5a:	68bb      	ldr	r3, [r7, #8]
 8002f5c:	0d1b      	lsrs	r3, r3, #20
 8002f5e:	f003 031f 	and.w	r3, r3, #31
 8002f62:	2107      	movs	r1, #7
 8002f64:	fa01 f303 	lsl.w	r3, r1, r3
 8002f68:	43db      	mvns	r3, r3
 8002f6a:	401a      	ands	r2, r3
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	0d1b      	lsrs	r3, r3, #20
 8002f70:	f003 031f 	and.w	r3, r3, #31
 8002f74:	6879      	ldr	r1, [r7, #4]
 8002f76:	fa01 f303 	lsl.w	r3, r1, r3
 8002f7a:	431a      	orrs	r2, r3
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002f80:	bf00      	nop
 8002f82:	371c      	adds	r7, #28
 8002f84:	46bd      	mov	sp, r7
 8002f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8a:	4770      	bx	lr

08002f8c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b085      	sub	sp, #20
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	60f8      	str	r0, [r7, #12]
 8002f94:	60b9      	str	r1, [r7, #8]
 8002f96:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002f9e:	68bb      	ldr	r3, [r7, #8]
 8002fa0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fa4:	43db      	mvns	r3, r3
 8002fa6:	401a      	ands	r2, r3
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	f003 0318 	and.w	r3, r3, #24
 8002fae:	4908      	ldr	r1, [pc, #32]	@ (8002fd0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002fb0:	40d9      	lsrs	r1, r3
 8002fb2:	68bb      	ldr	r3, [r7, #8]
 8002fb4:	400b      	ands	r3, r1
 8002fb6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fba:	431a      	orrs	r2, r3
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002fc2:	bf00      	nop
 8002fc4:	3714      	adds	r7, #20
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fcc:	4770      	bx	lr
 8002fce:	bf00      	nop
 8002fd0:	0007ffff 	.word	0x0007ffff

08002fd4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b083      	sub	sp, #12
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	689b      	ldr	r3, [r3, #8]
 8002fe0:	f003 031f 	and.w	r3, r3, #31
}
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	370c      	adds	r7, #12
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fee:	4770      	bx	lr

08002ff0 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	b083      	sub	sp, #12
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8003000:	4618      	mov	r0, r3
 8003002:	370c      	adds	r7, #12
 8003004:	46bd      	mov	sp, r7
 8003006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300a:	4770      	bx	lr

0800300c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800300c:	b480      	push	{r7}
 800300e:	b083      	sub	sp, #12
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	689b      	ldr	r3, [r3, #8]
 8003018:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800301c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003020:	687a      	ldr	r2, [r7, #4]
 8003022:	6093      	str	r3, [r2, #8]
}
 8003024:	bf00      	nop
 8003026:	370c      	adds	r7, #12
 8003028:	46bd      	mov	sp, r7
 800302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302e:	4770      	bx	lr

08003030 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003030:	b480      	push	{r7}
 8003032:	b083      	sub	sp, #12
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	689b      	ldr	r3, [r3, #8]
 800303c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003040:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003044:	d101      	bne.n	800304a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003046:	2301      	movs	r3, #1
 8003048:	e000      	b.n	800304c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800304a:	2300      	movs	r3, #0
}
 800304c:	4618      	mov	r0, r3
 800304e:	370c      	adds	r7, #12
 8003050:	46bd      	mov	sp, r7
 8003052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003056:	4770      	bx	lr

08003058 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003058:	b480      	push	{r7}
 800305a:	b083      	sub	sp, #12
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	689b      	ldr	r3, [r3, #8]
 8003064:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003068:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800306c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003074:	bf00      	nop
 8003076:	370c      	adds	r7, #12
 8003078:	46bd      	mov	sp, r7
 800307a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307e:	4770      	bx	lr

08003080 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003080:	b480      	push	{r7}
 8003082:	b083      	sub	sp, #12
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003090:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003094:	d101      	bne.n	800309a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003096:	2301      	movs	r3, #1
 8003098:	e000      	b.n	800309c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800309a:	2300      	movs	r3, #0
}
 800309c:	4618      	mov	r0, r3
 800309e:	370c      	adds	r7, #12
 80030a0:	46bd      	mov	sp, r7
 80030a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a6:	4770      	bx	lr

080030a8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80030a8:	b480      	push	{r7}
 80030aa:	b083      	sub	sp, #12
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	689b      	ldr	r3, [r3, #8]
 80030b4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80030b8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80030bc:	f043 0201 	orr.w	r2, r3, #1
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80030c4:	bf00      	nop
 80030c6:	370c      	adds	r7, #12
 80030c8:	46bd      	mov	sp, r7
 80030ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ce:	4770      	bx	lr

080030d0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80030d0:	b480      	push	{r7}
 80030d2:	b083      	sub	sp, #12
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	689b      	ldr	r3, [r3, #8]
 80030dc:	f003 0301 	and.w	r3, r3, #1
 80030e0:	2b01      	cmp	r3, #1
 80030e2:	d101      	bne.n	80030e8 <LL_ADC_IsEnabled+0x18>
 80030e4:	2301      	movs	r3, #1
 80030e6:	e000      	b.n	80030ea <LL_ADC_IsEnabled+0x1a>
 80030e8:	2300      	movs	r3, #0
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	370c      	adds	r7, #12
 80030ee:	46bd      	mov	sp, r7
 80030f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f4:	4770      	bx	lr

080030f6 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80030f6:	b480      	push	{r7}
 80030f8:	b083      	sub	sp, #12
 80030fa:	af00      	add	r7, sp, #0
 80030fc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003106:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800310a:	f043 0204 	orr.w	r2, r3, #4
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003112:	bf00      	nop
 8003114:	370c      	adds	r7, #12
 8003116:	46bd      	mov	sp, r7
 8003118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311c:	4770      	bx	lr

0800311e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800311e:	b480      	push	{r7}
 8003120:	b083      	sub	sp, #12
 8003122:	af00      	add	r7, sp, #0
 8003124:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	689b      	ldr	r3, [r3, #8]
 800312a:	f003 0304 	and.w	r3, r3, #4
 800312e:	2b04      	cmp	r3, #4
 8003130:	d101      	bne.n	8003136 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003132:	2301      	movs	r3, #1
 8003134:	e000      	b.n	8003138 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003136:	2300      	movs	r3, #0
}
 8003138:	4618      	mov	r0, r3
 800313a:	370c      	adds	r7, #12
 800313c:	46bd      	mov	sp, r7
 800313e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003142:	4770      	bx	lr

08003144 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003144:	b480      	push	{r7}
 8003146:	b083      	sub	sp, #12
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	689b      	ldr	r3, [r3, #8]
 8003150:	f003 0308 	and.w	r3, r3, #8
 8003154:	2b08      	cmp	r3, #8
 8003156:	d101      	bne.n	800315c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003158:	2301      	movs	r3, #1
 800315a:	e000      	b.n	800315e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800315c:	2300      	movs	r3, #0
}
 800315e:	4618      	mov	r0, r3
 8003160:	370c      	adds	r7, #12
 8003162:	46bd      	mov	sp, r7
 8003164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003168:	4770      	bx	lr
	...

0800316c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800316c:	b590      	push	{r4, r7, lr}
 800316e:	b089      	sub	sp, #36	@ 0x24
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003174:	2300      	movs	r3, #0
 8003176:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8003178:	2300      	movs	r3, #0
 800317a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d101      	bne.n	8003186 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003182:	2301      	movs	r3, #1
 8003184:	e1a9      	b.n	80034da <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	695b      	ldr	r3, [r3, #20]
 800318a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003190:	2b00      	cmp	r3, #0
 8003192:	d109      	bne.n	80031a8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003194:	6878      	ldr	r0, [r7, #4]
 8003196:	f7fd fe85 	bl	8000ea4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2200      	movs	r2, #0
 800319e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2200      	movs	r2, #0
 80031a4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4618      	mov	r0, r3
 80031ae:	f7ff ff3f 	bl	8003030 <LL_ADC_IsDeepPowerDownEnabled>
 80031b2:	4603      	mov	r3, r0
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d004      	beq.n	80031c2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4618      	mov	r0, r3
 80031be:	f7ff ff25 	bl	800300c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4618      	mov	r0, r3
 80031c8:	f7ff ff5a 	bl	8003080 <LL_ADC_IsInternalRegulatorEnabled>
 80031cc:	4603      	mov	r3, r0
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d115      	bne.n	80031fe <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4618      	mov	r0, r3
 80031d8:	f7ff ff3e 	bl	8003058 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80031dc:	4b9c      	ldr	r3, [pc, #624]	@ (8003450 <HAL_ADC_Init+0x2e4>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	099b      	lsrs	r3, r3, #6
 80031e2:	4a9c      	ldr	r2, [pc, #624]	@ (8003454 <HAL_ADC_Init+0x2e8>)
 80031e4:	fba2 2303 	umull	r2, r3, r2, r3
 80031e8:	099b      	lsrs	r3, r3, #6
 80031ea:	3301      	adds	r3, #1
 80031ec:	005b      	lsls	r3, r3, #1
 80031ee:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80031f0:	e002      	b.n	80031f8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	3b01      	subs	r3, #1
 80031f6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d1f9      	bne.n	80031f2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4618      	mov	r0, r3
 8003204:	f7ff ff3c 	bl	8003080 <LL_ADC_IsInternalRegulatorEnabled>
 8003208:	4603      	mov	r3, r0
 800320a:	2b00      	cmp	r3, #0
 800320c:	d10d      	bne.n	800322a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003212:	f043 0210 	orr.w	r2, r3, #16
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800321e:	f043 0201 	orr.w	r2, r3, #1
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003226:	2301      	movs	r3, #1
 8003228:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4618      	mov	r0, r3
 8003230:	f7ff ff75 	bl	800311e <LL_ADC_REG_IsConversionOngoing>
 8003234:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800323a:	f003 0310 	and.w	r3, r3, #16
 800323e:	2b00      	cmp	r3, #0
 8003240:	f040 8142 	bne.w	80034c8 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003244:	697b      	ldr	r3, [r7, #20]
 8003246:	2b00      	cmp	r3, #0
 8003248:	f040 813e 	bne.w	80034c8 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003250:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003254:	f043 0202 	orr.w	r2, r3, #2
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4618      	mov	r0, r3
 8003262:	f7ff ff35 	bl	80030d0 <LL_ADC_IsEnabled>
 8003266:	4603      	mov	r3, r0
 8003268:	2b00      	cmp	r3, #0
 800326a:	d141      	bne.n	80032f0 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003274:	d004      	beq.n	8003280 <HAL_ADC_Init+0x114>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a77      	ldr	r2, [pc, #476]	@ (8003458 <HAL_ADC_Init+0x2ec>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d10f      	bne.n	80032a0 <HAL_ADC_Init+0x134>
 8003280:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003284:	f7ff ff24 	bl	80030d0 <LL_ADC_IsEnabled>
 8003288:	4604      	mov	r4, r0
 800328a:	4873      	ldr	r0, [pc, #460]	@ (8003458 <HAL_ADC_Init+0x2ec>)
 800328c:	f7ff ff20 	bl	80030d0 <LL_ADC_IsEnabled>
 8003290:	4603      	mov	r3, r0
 8003292:	4323      	orrs	r3, r4
 8003294:	2b00      	cmp	r3, #0
 8003296:	bf0c      	ite	eq
 8003298:	2301      	moveq	r3, #1
 800329a:	2300      	movne	r3, #0
 800329c:	b2db      	uxtb	r3, r3
 800329e:	e012      	b.n	80032c6 <HAL_ADC_Init+0x15a>
 80032a0:	486e      	ldr	r0, [pc, #440]	@ (800345c <HAL_ADC_Init+0x2f0>)
 80032a2:	f7ff ff15 	bl	80030d0 <LL_ADC_IsEnabled>
 80032a6:	4604      	mov	r4, r0
 80032a8:	486d      	ldr	r0, [pc, #436]	@ (8003460 <HAL_ADC_Init+0x2f4>)
 80032aa:	f7ff ff11 	bl	80030d0 <LL_ADC_IsEnabled>
 80032ae:	4603      	mov	r3, r0
 80032b0:	431c      	orrs	r4, r3
 80032b2:	486c      	ldr	r0, [pc, #432]	@ (8003464 <HAL_ADC_Init+0x2f8>)
 80032b4:	f7ff ff0c 	bl	80030d0 <LL_ADC_IsEnabled>
 80032b8:	4603      	mov	r3, r0
 80032ba:	4323      	orrs	r3, r4
 80032bc:	2b00      	cmp	r3, #0
 80032be:	bf0c      	ite	eq
 80032c0:	2301      	moveq	r3, #1
 80032c2:	2300      	movne	r3, #0
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d012      	beq.n	80032f0 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80032d2:	d004      	beq.n	80032de <HAL_ADC_Init+0x172>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a5f      	ldr	r2, [pc, #380]	@ (8003458 <HAL_ADC_Init+0x2ec>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d101      	bne.n	80032e2 <HAL_ADC_Init+0x176>
 80032de:	4a62      	ldr	r2, [pc, #392]	@ (8003468 <HAL_ADC_Init+0x2fc>)
 80032e0:	e000      	b.n	80032e4 <HAL_ADC_Init+0x178>
 80032e2:	4a62      	ldr	r2, [pc, #392]	@ (800346c <HAL_ADC_Init+0x300>)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	4619      	mov	r1, r3
 80032ea:	4610      	mov	r0, r2
 80032ec:	f7ff fd12 	bl	8002d14 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	7f5b      	ldrb	r3, [r3, #29]
 80032f4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80032fa:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003300:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8003306:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800330e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003310:	4313      	orrs	r3, r2
 8003312:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800331a:	2b01      	cmp	r3, #1
 800331c:	d106      	bne.n	800332c <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003322:	3b01      	subs	r3, #1
 8003324:	045b      	lsls	r3, r3, #17
 8003326:	69ba      	ldr	r2, [r7, #24]
 8003328:	4313      	orrs	r3, r2
 800332a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003330:	2b00      	cmp	r3, #0
 8003332:	d009      	beq.n	8003348 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003338:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003340:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003342:	69ba      	ldr	r2, [r7, #24]
 8003344:	4313      	orrs	r3, r2
 8003346:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	68da      	ldr	r2, [r3, #12]
 800334e:	4b48      	ldr	r3, [pc, #288]	@ (8003470 <HAL_ADC_Init+0x304>)
 8003350:	4013      	ands	r3, r2
 8003352:	687a      	ldr	r2, [r7, #4]
 8003354:	6812      	ldr	r2, [r2, #0]
 8003356:	69b9      	ldr	r1, [r7, #24]
 8003358:	430b      	orrs	r3, r1
 800335a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	691b      	ldr	r3, [r3, #16]
 8003362:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	430a      	orrs	r2, r1
 8003370:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4618      	mov	r0, r3
 8003378:	f7ff fee4 	bl	8003144 <LL_ADC_INJ_IsConversionOngoing>
 800337c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d17f      	bne.n	8003484 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003384:	693b      	ldr	r3, [r7, #16]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d17c      	bne.n	8003484 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800338e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003396:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003398:	4313      	orrs	r3, r2
 800339a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	68db      	ldr	r3, [r3, #12]
 80033a2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80033a6:	f023 0302 	bic.w	r3, r3, #2
 80033aa:	687a      	ldr	r2, [r7, #4]
 80033ac:	6812      	ldr	r2, [r2, #0]
 80033ae:	69b9      	ldr	r1, [r7, #24]
 80033b0:	430b      	orrs	r3, r1
 80033b2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	691b      	ldr	r3, [r3, #16]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d017      	beq.n	80033ec <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	691a      	ldr	r2, [r3, #16]
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80033ca:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80033d4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80033d8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80033dc:	687a      	ldr	r2, [r7, #4]
 80033de:	6911      	ldr	r1, [r2, #16]
 80033e0:	687a      	ldr	r2, [r7, #4]
 80033e2:	6812      	ldr	r2, [r2, #0]
 80033e4:	430b      	orrs	r3, r1
 80033e6:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80033ea:	e013      	b.n	8003414 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	691a      	ldr	r2, [r3, #16]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80033fa:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003404:	687a      	ldr	r2, [r7, #4]
 8003406:	6812      	ldr	r2, [r2, #0]
 8003408:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800340c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003410:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800341a:	2b01      	cmp	r3, #1
 800341c:	d12a      	bne.n	8003474 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	691b      	ldr	r3, [r3, #16]
 8003424:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003428:	f023 0304 	bic.w	r3, r3, #4
 800342c:	687a      	ldr	r2, [r7, #4]
 800342e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8003430:	687a      	ldr	r2, [r7, #4]
 8003432:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003434:	4311      	orrs	r1, r2
 8003436:	687a      	ldr	r2, [r7, #4]
 8003438:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800343a:	4311      	orrs	r1, r2
 800343c:	687a      	ldr	r2, [r7, #4]
 800343e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003440:	430a      	orrs	r2, r1
 8003442:	431a      	orrs	r2, r3
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f042 0201 	orr.w	r2, r2, #1
 800344c:	611a      	str	r2, [r3, #16]
 800344e:	e019      	b.n	8003484 <HAL_ADC_Init+0x318>
 8003450:	20000000 	.word	0x20000000
 8003454:	053e2d63 	.word	0x053e2d63
 8003458:	50000100 	.word	0x50000100
 800345c:	50000400 	.word	0x50000400
 8003460:	50000500 	.word	0x50000500
 8003464:	50000600 	.word	0x50000600
 8003468:	50000300 	.word	0x50000300
 800346c:	50000700 	.word	0x50000700
 8003470:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	691a      	ldr	r2, [r3, #16]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f022 0201 	bic.w	r2, r2, #1
 8003482:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	695b      	ldr	r3, [r3, #20]
 8003488:	2b01      	cmp	r3, #1
 800348a:	d10c      	bne.n	80034a6 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003492:	f023 010f 	bic.w	r1, r3, #15
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6a1b      	ldr	r3, [r3, #32]
 800349a:	1e5a      	subs	r2, r3, #1
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	430a      	orrs	r2, r1
 80034a2:	631a      	str	r2, [r3, #48]	@ 0x30
 80034a4:	e007      	b.n	80034b6 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f022 020f 	bic.w	r2, r2, #15
 80034b4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034ba:	f023 0303 	bic.w	r3, r3, #3
 80034be:	f043 0201 	orr.w	r2, r3, #1
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80034c6:	e007      	b.n	80034d8 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034cc:	f043 0210 	orr.w	r2, r3, #16
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80034d4:	2301      	movs	r3, #1
 80034d6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80034d8:	7ffb      	ldrb	r3, [r7, #31]
}
 80034da:	4618      	mov	r0, r3
 80034dc:	3724      	adds	r7, #36	@ 0x24
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd90      	pop	{r4, r7, pc}
 80034e2:	bf00      	nop

080034e4 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b086      	sub	sp, #24
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80034f4:	d004      	beq.n	8003500 <HAL_ADC_Start+0x1c>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4a67      	ldr	r2, [pc, #412]	@ (8003698 <HAL_ADC_Start+0x1b4>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d101      	bne.n	8003504 <HAL_ADC_Start+0x20>
 8003500:	4b66      	ldr	r3, [pc, #408]	@ (800369c <HAL_ADC_Start+0x1b8>)
 8003502:	e000      	b.n	8003506 <HAL_ADC_Start+0x22>
 8003504:	4b66      	ldr	r3, [pc, #408]	@ (80036a0 <HAL_ADC_Start+0x1bc>)
 8003506:	4618      	mov	r0, r3
 8003508:	f7ff fd64 	bl	8002fd4 <LL_ADC_GetMultimode>
 800350c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4618      	mov	r0, r3
 8003514:	f7ff fe03 	bl	800311e <LL_ADC_REG_IsConversionOngoing>
 8003518:	4603      	mov	r3, r0
 800351a:	2b00      	cmp	r3, #0
 800351c:	f040 80b4 	bne.w	8003688 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003526:	2b01      	cmp	r3, #1
 8003528:	d101      	bne.n	800352e <HAL_ADC_Start+0x4a>
 800352a:	2302      	movs	r3, #2
 800352c:	e0af      	b.n	800368e <HAL_ADC_Start+0x1aa>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2201      	movs	r2, #1
 8003532:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003536:	6878      	ldr	r0, [r7, #4]
 8003538:	f000 fe0c 	bl	8004154 <ADC_Enable>
 800353c:	4603      	mov	r3, r0
 800353e:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003540:	7dfb      	ldrb	r3, [r7, #23]
 8003542:	2b00      	cmp	r3, #0
 8003544:	f040 809b 	bne.w	800367e <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800354c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003550:	f023 0301 	bic.w	r3, r3, #1
 8003554:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a4d      	ldr	r2, [pc, #308]	@ (8003698 <HAL_ADC_Start+0x1b4>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d009      	beq.n	800357a <HAL_ADC_Start+0x96>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a4e      	ldr	r2, [pc, #312]	@ (80036a4 <HAL_ADC_Start+0x1c0>)
 800356c:	4293      	cmp	r3, r2
 800356e:	d002      	beq.n	8003576 <HAL_ADC_Start+0x92>
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	e003      	b.n	800357e <HAL_ADC_Start+0x9a>
 8003576:	4b4c      	ldr	r3, [pc, #304]	@ (80036a8 <HAL_ADC_Start+0x1c4>)
 8003578:	e001      	b.n	800357e <HAL_ADC_Start+0x9a>
 800357a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800357e:	687a      	ldr	r2, [r7, #4]
 8003580:	6812      	ldr	r2, [r2, #0]
 8003582:	4293      	cmp	r3, r2
 8003584:	d002      	beq.n	800358c <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003586:	693b      	ldr	r3, [r7, #16]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d105      	bne.n	8003598 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003590:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800359c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80035a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80035a4:	d106      	bne.n	80035b4 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035aa:	f023 0206 	bic.w	r2, r3, #6
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	661a      	str	r2, [r3, #96]	@ 0x60
 80035b2:	e002      	b.n	80035ba <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2200      	movs	r2, #0
 80035b8:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	221c      	movs	r2, #28
 80035c0:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2200      	movs	r2, #0
 80035c6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	4a32      	ldr	r2, [pc, #200]	@ (8003698 <HAL_ADC_Start+0x1b4>)
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d009      	beq.n	80035e8 <HAL_ADC_Start+0x104>
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a32      	ldr	r2, [pc, #200]	@ (80036a4 <HAL_ADC_Start+0x1c0>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d002      	beq.n	80035e4 <HAL_ADC_Start+0x100>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	e003      	b.n	80035ec <HAL_ADC_Start+0x108>
 80035e4:	4b30      	ldr	r3, [pc, #192]	@ (80036a8 <HAL_ADC_Start+0x1c4>)
 80035e6:	e001      	b.n	80035ec <HAL_ADC_Start+0x108>
 80035e8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80035ec:	687a      	ldr	r2, [r7, #4]
 80035ee:	6812      	ldr	r2, [r2, #0]
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d008      	beq.n	8003606 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80035f4:	693b      	ldr	r3, [r7, #16]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d005      	beq.n	8003606 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80035fa:	693b      	ldr	r3, [r7, #16]
 80035fc:	2b05      	cmp	r3, #5
 80035fe:	d002      	beq.n	8003606 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	2b09      	cmp	r3, #9
 8003604:	d114      	bne.n	8003630 <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	68db      	ldr	r3, [r3, #12]
 800360c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003610:	2b00      	cmp	r3, #0
 8003612:	d007      	beq.n	8003624 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003618:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800361c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4618      	mov	r0, r3
 800362a:	f7ff fd64 	bl	80030f6 <LL_ADC_REG_StartConversion>
 800362e:	e02d      	b.n	800368c <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003634:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4a15      	ldr	r2, [pc, #84]	@ (8003698 <HAL_ADC_Start+0x1b4>)
 8003642:	4293      	cmp	r3, r2
 8003644:	d009      	beq.n	800365a <HAL_ADC_Start+0x176>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4a16      	ldr	r2, [pc, #88]	@ (80036a4 <HAL_ADC_Start+0x1c0>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d002      	beq.n	8003656 <HAL_ADC_Start+0x172>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	e003      	b.n	800365e <HAL_ADC_Start+0x17a>
 8003656:	4b14      	ldr	r3, [pc, #80]	@ (80036a8 <HAL_ADC_Start+0x1c4>)
 8003658:	e001      	b.n	800365e <HAL_ADC_Start+0x17a>
 800365a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800365e:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	68db      	ldr	r3, [r3, #12]
 8003664:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003668:	2b00      	cmp	r3, #0
 800366a:	d00f      	beq.n	800368c <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003670:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003674:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800367c:	e006      	b.n	800368c <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2200      	movs	r2, #0
 8003682:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8003686:	e001      	b.n	800368c <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003688:	2302      	movs	r3, #2
 800368a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800368c:	7dfb      	ldrb	r3, [r7, #23]
}
 800368e:	4618      	mov	r0, r3
 8003690:	3718      	adds	r7, #24
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}
 8003696:	bf00      	nop
 8003698:	50000100 	.word	0x50000100
 800369c:	50000300 	.word	0x50000300
 80036a0:	50000700 	.word	0x50000700
 80036a4:	50000500 	.word	0x50000500
 80036a8:	50000400 	.word	0x50000400

080036ac <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b088      	sub	sp, #32
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
 80036b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80036be:	d004      	beq.n	80036ca <HAL_ADC_PollForConversion+0x1e>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a77      	ldr	r2, [pc, #476]	@ (80038a4 <HAL_ADC_PollForConversion+0x1f8>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d101      	bne.n	80036ce <HAL_ADC_PollForConversion+0x22>
 80036ca:	4b77      	ldr	r3, [pc, #476]	@ (80038a8 <HAL_ADC_PollForConversion+0x1fc>)
 80036cc:	e000      	b.n	80036d0 <HAL_ADC_PollForConversion+0x24>
 80036ce:	4b77      	ldr	r3, [pc, #476]	@ (80038ac <HAL_ADC_PollForConversion+0x200>)
 80036d0:	4618      	mov	r0, r3
 80036d2:	f7ff fc7f 	bl	8002fd4 <LL_ADC_GetMultimode>
 80036d6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	699b      	ldr	r3, [r3, #24]
 80036dc:	2b08      	cmp	r3, #8
 80036de:	d102      	bne.n	80036e6 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80036e0:	2308      	movs	r3, #8
 80036e2:	61fb      	str	r3, [r7, #28]
 80036e4:	e037      	b.n	8003756 <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80036e6:	697b      	ldr	r3, [r7, #20]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d005      	beq.n	80036f8 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80036ec:	697b      	ldr	r3, [r7, #20]
 80036ee:	2b05      	cmp	r3, #5
 80036f0:	d002      	beq.n	80036f8 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80036f2:	697b      	ldr	r3, [r7, #20]
 80036f4:	2b09      	cmp	r3, #9
 80036f6:	d111      	bne.n	800371c <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	68db      	ldr	r3, [r3, #12]
 80036fe:	f003 0301 	and.w	r3, r3, #1
 8003702:	2b00      	cmp	r3, #0
 8003704:	d007      	beq.n	8003716 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800370a:	f043 0220 	orr.w	r2, r3, #32
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8003712:	2301      	movs	r3, #1
 8003714:	e0c1      	b.n	800389a <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003716:	2304      	movs	r3, #4
 8003718:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800371a:	e01c      	b.n	8003756 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003724:	d004      	beq.n	8003730 <HAL_ADC_PollForConversion+0x84>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4a5e      	ldr	r2, [pc, #376]	@ (80038a4 <HAL_ADC_PollForConversion+0x1f8>)
 800372c:	4293      	cmp	r3, r2
 800372e:	d101      	bne.n	8003734 <HAL_ADC_PollForConversion+0x88>
 8003730:	4b5d      	ldr	r3, [pc, #372]	@ (80038a8 <HAL_ADC_PollForConversion+0x1fc>)
 8003732:	e000      	b.n	8003736 <HAL_ADC_PollForConversion+0x8a>
 8003734:	4b5d      	ldr	r3, [pc, #372]	@ (80038ac <HAL_ADC_PollForConversion+0x200>)
 8003736:	4618      	mov	r0, r3
 8003738:	f7ff fc5a 	bl	8002ff0 <LL_ADC_GetMultiDMATransfer>
 800373c:	4603      	mov	r3, r0
 800373e:	2b00      	cmp	r3, #0
 8003740:	d007      	beq.n	8003752 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003746:	f043 0220 	orr.w	r2, r3, #32
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	e0a3      	b.n	800389a <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003752:	2304      	movs	r3, #4
 8003754:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003756:	f7ff faaf 	bl	8002cb8 <HAL_GetTick>
 800375a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800375c:	e021      	b.n	80037a2 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003764:	d01d      	beq.n	80037a2 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003766:	f7ff faa7 	bl	8002cb8 <HAL_GetTick>
 800376a:	4602      	mov	r2, r0
 800376c:	693b      	ldr	r3, [r7, #16]
 800376e:	1ad3      	subs	r3, r2, r3
 8003770:	683a      	ldr	r2, [r7, #0]
 8003772:	429a      	cmp	r2, r3
 8003774:	d302      	bcc.n	800377c <HAL_ADC_PollForConversion+0xd0>
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d112      	bne.n	80037a2 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	681a      	ldr	r2, [r3, #0]
 8003782:	69fb      	ldr	r3, [r7, #28]
 8003784:	4013      	ands	r3, r2
 8003786:	2b00      	cmp	r3, #0
 8003788:	d10b      	bne.n	80037a2 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800378e:	f043 0204 	orr.w	r2, r3, #4
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2200      	movs	r2, #0
 800379a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 800379e:	2303      	movs	r3, #3
 80037a0:	e07b      	b.n	800389a <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	69fb      	ldr	r3, [r7, #28]
 80037aa:	4013      	ands	r3, r2
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d0d6      	beq.n	800375e <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037b4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4618      	mov	r0, r3
 80037c2:	f7ff fb79 	bl	8002eb8 <LL_ADC_REG_IsTriggerSourceSWStart>
 80037c6:	4603      	mov	r3, r0
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d01c      	beq.n	8003806 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	7f5b      	ldrb	r3, [r3, #29]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d118      	bne.n	8003806 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f003 0308 	and.w	r3, r3, #8
 80037de:	2b08      	cmp	r3, #8
 80037e0:	d111      	bne.n	8003806 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037e6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037f2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d105      	bne.n	8003806 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037fe:	f043 0201 	orr.w	r2, r3, #1
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4a26      	ldr	r2, [pc, #152]	@ (80038a4 <HAL_ADC_PollForConversion+0x1f8>)
 800380c:	4293      	cmp	r3, r2
 800380e:	d009      	beq.n	8003824 <HAL_ADC_PollForConversion+0x178>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a26      	ldr	r2, [pc, #152]	@ (80038b0 <HAL_ADC_PollForConversion+0x204>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d002      	beq.n	8003820 <HAL_ADC_PollForConversion+0x174>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	e003      	b.n	8003828 <HAL_ADC_PollForConversion+0x17c>
 8003820:	4b24      	ldr	r3, [pc, #144]	@ (80038b4 <HAL_ADC_PollForConversion+0x208>)
 8003822:	e001      	b.n	8003828 <HAL_ADC_PollForConversion+0x17c>
 8003824:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003828:	687a      	ldr	r2, [r7, #4]
 800382a:	6812      	ldr	r2, [r2, #0]
 800382c:	4293      	cmp	r3, r2
 800382e:	d008      	beq.n	8003842 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003830:	697b      	ldr	r3, [r7, #20]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d005      	beq.n	8003842 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003836:	697b      	ldr	r3, [r7, #20]
 8003838:	2b05      	cmp	r3, #5
 800383a:	d002      	beq.n	8003842 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800383c:	697b      	ldr	r3, [r7, #20]
 800383e:	2b09      	cmp	r3, #9
 8003840:	d104      	bne.n	800384c <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	68db      	ldr	r3, [r3, #12]
 8003848:	61bb      	str	r3, [r7, #24]
 800384a:	e014      	b.n	8003876 <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4a14      	ldr	r2, [pc, #80]	@ (80038a4 <HAL_ADC_PollForConversion+0x1f8>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d009      	beq.n	800386a <HAL_ADC_PollForConversion+0x1be>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a15      	ldr	r2, [pc, #84]	@ (80038b0 <HAL_ADC_PollForConversion+0x204>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d002      	beq.n	8003866 <HAL_ADC_PollForConversion+0x1ba>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	e003      	b.n	800386e <HAL_ADC_PollForConversion+0x1c2>
 8003866:	4b13      	ldr	r3, [pc, #76]	@ (80038b4 <HAL_ADC_PollForConversion+0x208>)
 8003868:	e001      	b.n	800386e <HAL_ADC_PollForConversion+0x1c2>
 800386a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800386e:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	68db      	ldr	r3, [r3, #12]
 8003874:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8003876:	69fb      	ldr	r3, [r7, #28]
 8003878:	2b08      	cmp	r3, #8
 800387a:	d104      	bne.n	8003886 <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	2208      	movs	r2, #8
 8003882:	601a      	str	r2, [r3, #0]
 8003884:	e008      	b.n	8003898 <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8003886:	69bb      	ldr	r3, [r7, #24]
 8003888:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800388c:	2b00      	cmp	r3, #0
 800388e:	d103      	bne.n	8003898 <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	220c      	movs	r2, #12
 8003896:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8003898:	2300      	movs	r3, #0
}
 800389a:	4618      	mov	r0, r3
 800389c:	3720      	adds	r7, #32
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}
 80038a2:	bf00      	nop
 80038a4:	50000100 	.word	0x50000100
 80038a8:	50000300 	.word	0x50000300
 80038ac:	50000700 	.word	0x50000700
 80038b0:	50000500 	.word	0x50000500
 80038b4:	50000400 	.word	0x50000400

080038b8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80038b8:	b480      	push	{r7}
 80038ba:	b083      	sub	sp, #12
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80038c6:	4618      	mov	r0, r3
 80038c8:	370c      	adds	r7, #12
 80038ca:	46bd      	mov	sp, r7
 80038cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d0:	4770      	bx	lr
	...

080038d4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b0b6      	sub	sp, #216	@ 0xd8
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
 80038dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80038de:	2300      	movs	r3, #0
 80038e0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80038e4:	2300      	movs	r3, #0
 80038e6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80038ee:	2b01      	cmp	r3, #1
 80038f0:	d102      	bne.n	80038f8 <HAL_ADC_ConfigChannel+0x24>
 80038f2:	2302      	movs	r3, #2
 80038f4:	f000 bc13 	b.w	800411e <HAL_ADC_ConfigChannel+0x84a>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2201      	movs	r2, #1
 80038fc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4618      	mov	r0, r3
 8003906:	f7ff fc0a 	bl	800311e <LL_ADC_REG_IsConversionOngoing>
 800390a:	4603      	mov	r3, r0
 800390c:	2b00      	cmp	r3, #0
 800390e:	f040 83f3 	bne.w	80040f8 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6818      	ldr	r0, [r3, #0]
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	6859      	ldr	r1, [r3, #4]
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	461a      	mov	r2, r3
 8003920:	f7ff fadd 	bl	8002ede <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4618      	mov	r0, r3
 800392a:	f7ff fbf8 	bl	800311e <LL_ADC_REG_IsConversionOngoing>
 800392e:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4618      	mov	r0, r3
 8003938:	f7ff fc04 	bl	8003144 <LL_ADC_INJ_IsConversionOngoing>
 800393c:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003940:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003944:	2b00      	cmp	r3, #0
 8003946:	f040 81d9 	bne.w	8003cfc <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800394a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800394e:	2b00      	cmp	r3, #0
 8003950:	f040 81d4 	bne.w	8003cfc <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	689b      	ldr	r3, [r3, #8]
 8003958:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800395c:	d10f      	bne.n	800397e <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6818      	ldr	r0, [r3, #0]
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	2200      	movs	r2, #0
 8003968:	4619      	mov	r1, r3
 800396a:	f7ff fae4 	bl	8002f36 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003976:	4618      	mov	r0, r3
 8003978:	f7ff fa8b 	bl	8002e92 <LL_ADC_SetSamplingTimeCommonConfig>
 800397c:	e00e      	b.n	800399c <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6818      	ldr	r0, [r3, #0]
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	6819      	ldr	r1, [r3, #0]
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	689b      	ldr	r3, [r3, #8]
 800398a:	461a      	mov	r2, r3
 800398c:	f7ff fad3 	bl	8002f36 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	2100      	movs	r1, #0
 8003996:	4618      	mov	r0, r3
 8003998:	f7ff fa7b 	bl	8002e92 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	695a      	ldr	r2, [r3, #20]
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	68db      	ldr	r3, [r3, #12]
 80039a6:	08db      	lsrs	r3, r3, #3
 80039a8:	f003 0303 	and.w	r3, r3, #3
 80039ac:	005b      	lsls	r3, r3, #1
 80039ae:	fa02 f303 	lsl.w	r3, r2, r3
 80039b2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	691b      	ldr	r3, [r3, #16]
 80039ba:	2b04      	cmp	r3, #4
 80039bc:	d022      	beq.n	8003a04 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6818      	ldr	r0, [r3, #0]
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	6919      	ldr	r1, [r3, #16]
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80039ce:	f7ff f9d5 	bl	8002d7c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6818      	ldr	r0, [r3, #0]
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	6919      	ldr	r1, [r3, #16]
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	699b      	ldr	r3, [r3, #24]
 80039de:	461a      	mov	r2, r3
 80039e0:	f7ff fa21 	bl	8002e26 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6818      	ldr	r0, [r3, #0]
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80039f0:	2b01      	cmp	r3, #1
 80039f2:	d102      	bne.n	80039fa <HAL_ADC_ConfigChannel+0x126>
 80039f4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80039f8:	e000      	b.n	80039fc <HAL_ADC_ConfigChannel+0x128>
 80039fa:	2300      	movs	r3, #0
 80039fc:	461a      	mov	r2, r3
 80039fe:	f7ff fa2d 	bl	8002e5c <LL_ADC_SetOffsetSaturation>
 8003a02:	e17b      	b.n	8003cfc <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	2100      	movs	r1, #0
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f7ff f9da 	bl	8002dc4 <LL_ADC_GetOffsetChannel>
 8003a10:	4603      	mov	r3, r0
 8003a12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d10a      	bne.n	8003a30 <HAL_ADC_ConfigChannel+0x15c>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	2100      	movs	r1, #0
 8003a20:	4618      	mov	r0, r3
 8003a22:	f7ff f9cf 	bl	8002dc4 <LL_ADC_GetOffsetChannel>
 8003a26:	4603      	mov	r3, r0
 8003a28:	0e9b      	lsrs	r3, r3, #26
 8003a2a:	f003 021f 	and.w	r2, r3, #31
 8003a2e:	e01e      	b.n	8003a6e <HAL_ADC_ConfigChannel+0x19a>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	2100      	movs	r1, #0
 8003a36:	4618      	mov	r0, r3
 8003a38:	f7ff f9c4 	bl	8002dc4 <LL_ADC_GetOffsetChannel>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a42:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003a46:	fa93 f3a3 	rbit	r3, r3
 8003a4a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003a4e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003a52:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003a56:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d101      	bne.n	8003a62 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8003a5e:	2320      	movs	r3, #32
 8003a60:	e004      	b.n	8003a6c <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8003a62:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003a66:	fab3 f383 	clz	r3, r3
 8003a6a:	b2db      	uxtb	r3, r3
 8003a6c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d105      	bne.n	8003a86 <HAL_ADC_ConfigChannel+0x1b2>
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	0e9b      	lsrs	r3, r3, #26
 8003a80:	f003 031f 	and.w	r3, r3, #31
 8003a84:	e018      	b.n	8003ab8 <HAL_ADC_ConfigChannel+0x1e4>
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a8e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003a92:	fa93 f3a3 	rbit	r3, r3
 8003a96:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8003a9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003a9e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8003aa2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d101      	bne.n	8003aae <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8003aaa:	2320      	movs	r3, #32
 8003aac:	e004      	b.n	8003ab8 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8003aae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003ab2:	fab3 f383 	clz	r3, r3
 8003ab6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003ab8:	429a      	cmp	r2, r3
 8003aba:	d106      	bne.n	8003aca <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	2100      	movs	r1, #0
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f7ff f993 	bl	8002df0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	2101      	movs	r1, #1
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	f7ff f977 	bl	8002dc4 <LL_ADC_GetOffsetChannel>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d10a      	bne.n	8003af6 <HAL_ADC_ConfigChannel+0x222>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	2101      	movs	r1, #1
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	f7ff f96c 	bl	8002dc4 <LL_ADC_GetOffsetChannel>
 8003aec:	4603      	mov	r3, r0
 8003aee:	0e9b      	lsrs	r3, r3, #26
 8003af0:	f003 021f 	and.w	r2, r3, #31
 8003af4:	e01e      	b.n	8003b34 <HAL_ADC_ConfigChannel+0x260>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	2101      	movs	r1, #1
 8003afc:	4618      	mov	r0, r3
 8003afe:	f7ff f961 	bl	8002dc4 <LL_ADC_GetOffsetChannel>
 8003b02:	4603      	mov	r3, r0
 8003b04:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b08:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003b0c:	fa93 f3a3 	rbit	r3, r3
 8003b10:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8003b14:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003b18:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8003b1c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d101      	bne.n	8003b28 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8003b24:	2320      	movs	r3, #32
 8003b26:	e004      	b.n	8003b32 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8003b28:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003b2c:	fab3 f383 	clz	r3, r3
 8003b30:	b2db      	uxtb	r3, r3
 8003b32:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d105      	bne.n	8003b4c <HAL_ADC_ConfigChannel+0x278>
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	0e9b      	lsrs	r3, r3, #26
 8003b46:	f003 031f 	and.w	r3, r3, #31
 8003b4a:	e018      	b.n	8003b7e <HAL_ADC_ConfigChannel+0x2aa>
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b54:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003b58:	fa93 f3a3 	rbit	r3, r3
 8003b5c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8003b60:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b64:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8003b68:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d101      	bne.n	8003b74 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8003b70:	2320      	movs	r3, #32
 8003b72:	e004      	b.n	8003b7e <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8003b74:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003b78:	fab3 f383 	clz	r3, r3
 8003b7c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003b7e:	429a      	cmp	r2, r3
 8003b80:	d106      	bne.n	8003b90 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	2200      	movs	r2, #0
 8003b88:	2101      	movs	r1, #1
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	f7ff f930 	bl	8002df0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	2102      	movs	r1, #2
 8003b96:	4618      	mov	r0, r3
 8003b98:	f7ff f914 	bl	8002dc4 <LL_ADC_GetOffsetChannel>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d10a      	bne.n	8003bbc <HAL_ADC_ConfigChannel+0x2e8>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	2102      	movs	r1, #2
 8003bac:	4618      	mov	r0, r3
 8003bae:	f7ff f909 	bl	8002dc4 <LL_ADC_GetOffsetChannel>
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	0e9b      	lsrs	r3, r3, #26
 8003bb6:	f003 021f 	and.w	r2, r3, #31
 8003bba:	e01e      	b.n	8003bfa <HAL_ADC_ConfigChannel+0x326>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	2102      	movs	r1, #2
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	f7ff f8fe 	bl	8002dc4 <LL_ADC_GetOffsetChannel>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003bd2:	fa93 f3a3 	rbit	r3, r3
 8003bd6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8003bda:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003bde:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8003be2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d101      	bne.n	8003bee <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8003bea:	2320      	movs	r3, #32
 8003bec:	e004      	b.n	8003bf8 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8003bee:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003bf2:	fab3 f383 	clz	r3, r3
 8003bf6:	b2db      	uxtb	r3, r3
 8003bf8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d105      	bne.n	8003c12 <HAL_ADC_ConfigChannel+0x33e>
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	0e9b      	lsrs	r3, r3, #26
 8003c0c:	f003 031f 	and.w	r3, r3, #31
 8003c10:	e016      	b.n	8003c40 <HAL_ADC_ConfigChannel+0x36c>
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c1a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003c1e:	fa93 f3a3 	rbit	r3, r3
 8003c22:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8003c24:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003c26:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8003c2a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d101      	bne.n	8003c36 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8003c32:	2320      	movs	r3, #32
 8003c34:	e004      	b.n	8003c40 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8003c36:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003c3a:	fab3 f383 	clz	r3, r3
 8003c3e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003c40:	429a      	cmp	r2, r3
 8003c42:	d106      	bne.n	8003c52 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	2102      	movs	r1, #2
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	f7ff f8cf 	bl	8002df0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	2103      	movs	r1, #3
 8003c58:	4618      	mov	r0, r3
 8003c5a:	f7ff f8b3 	bl	8002dc4 <LL_ADC_GetOffsetChannel>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d10a      	bne.n	8003c7e <HAL_ADC_ConfigChannel+0x3aa>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	2103      	movs	r1, #3
 8003c6e:	4618      	mov	r0, r3
 8003c70:	f7ff f8a8 	bl	8002dc4 <LL_ADC_GetOffsetChannel>
 8003c74:	4603      	mov	r3, r0
 8003c76:	0e9b      	lsrs	r3, r3, #26
 8003c78:	f003 021f 	and.w	r2, r3, #31
 8003c7c:	e017      	b.n	8003cae <HAL_ADC_ConfigChannel+0x3da>
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	2103      	movs	r1, #3
 8003c84:	4618      	mov	r0, r3
 8003c86:	f7ff f89d 	bl	8002dc4 <LL_ADC_GetOffsetChannel>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c8e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003c90:	fa93 f3a3 	rbit	r3, r3
 8003c94:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003c96:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003c98:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8003c9a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d101      	bne.n	8003ca4 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8003ca0:	2320      	movs	r3, #32
 8003ca2:	e003      	b.n	8003cac <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8003ca4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003ca6:	fab3 f383 	clz	r3, r3
 8003caa:	b2db      	uxtb	r3, r3
 8003cac:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d105      	bne.n	8003cc6 <HAL_ADC_ConfigChannel+0x3f2>
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	0e9b      	lsrs	r3, r3, #26
 8003cc0:	f003 031f 	and.w	r3, r3, #31
 8003cc4:	e011      	b.n	8003cea <HAL_ADC_ConfigChannel+0x416>
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ccc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003cce:	fa93 f3a3 	rbit	r3, r3
 8003cd2:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003cd4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003cd6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003cd8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d101      	bne.n	8003ce2 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8003cde:	2320      	movs	r3, #32
 8003ce0:	e003      	b.n	8003cea <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8003ce2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003ce4:	fab3 f383 	clz	r3, r3
 8003ce8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003cea:	429a      	cmp	r2, r3
 8003cec:	d106      	bne.n	8003cfc <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	2103      	movs	r1, #3
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	f7ff f87a 	bl	8002df0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4618      	mov	r0, r3
 8003d02:	f7ff f9e5 	bl	80030d0 <LL_ADC_IsEnabled>
 8003d06:	4603      	mov	r3, r0
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	f040 813d 	bne.w	8003f88 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6818      	ldr	r0, [r3, #0]
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	6819      	ldr	r1, [r3, #0]
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	68db      	ldr	r3, [r3, #12]
 8003d1a:	461a      	mov	r2, r3
 8003d1c:	f7ff f936 	bl	8002f8c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	68db      	ldr	r3, [r3, #12]
 8003d24:	4aa2      	ldr	r2, [pc, #648]	@ (8003fb0 <HAL_ADC_ConfigChannel+0x6dc>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	f040 812e 	bne.w	8003f88 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d10b      	bne.n	8003d54 <HAL_ADC_ConfigChannel+0x480>
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	0e9b      	lsrs	r3, r3, #26
 8003d42:	3301      	adds	r3, #1
 8003d44:	f003 031f 	and.w	r3, r3, #31
 8003d48:	2b09      	cmp	r3, #9
 8003d4a:	bf94      	ite	ls
 8003d4c:	2301      	movls	r3, #1
 8003d4e:	2300      	movhi	r3, #0
 8003d50:	b2db      	uxtb	r3, r3
 8003d52:	e019      	b.n	8003d88 <HAL_ADC_ConfigChannel+0x4b4>
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d5a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003d5c:	fa93 f3a3 	rbit	r3, r3
 8003d60:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8003d62:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003d64:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8003d66:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d101      	bne.n	8003d70 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8003d6c:	2320      	movs	r3, #32
 8003d6e:	e003      	b.n	8003d78 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8003d70:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003d72:	fab3 f383 	clz	r3, r3
 8003d76:	b2db      	uxtb	r3, r3
 8003d78:	3301      	adds	r3, #1
 8003d7a:	f003 031f 	and.w	r3, r3, #31
 8003d7e:	2b09      	cmp	r3, #9
 8003d80:	bf94      	ite	ls
 8003d82:	2301      	movls	r3, #1
 8003d84:	2300      	movhi	r3, #0
 8003d86:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d079      	beq.n	8003e80 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d107      	bne.n	8003da8 <HAL_ADC_ConfigChannel+0x4d4>
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	0e9b      	lsrs	r3, r3, #26
 8003d9e:	3301      	adds	r3, #1
 8003da0:	069b      	lsls	r3, r3, #26
 8003da2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003da6:	e015      	b.n	8003dd4 <HAL_ADC_ConfigChannel+0x500>
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003db0:	fa93 f3a3 	rbit	r3, r3
 8003db4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003db6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003db8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003dba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d101      	bne.n	8003dc4 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8003dc0:	2320      	movs	r3, #32
 8003dc2:	e003      	b.n	8003dcc <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8003dc4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003dc6:	fab3 f383 	clz	r3, r3
 8003dca:	b2db      	uxtb	r3, r3
 8003dcc:	3301      	adds	r3, #1
 8003dce:	069b      	lsls	r3, r3, #26
 8003dd0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d109      	bne.n	8003df4 <HAL_ADC_ConfigChannel+0x520>
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	0e9b      	lsrs	r3, r3, #26
 8003de6:	3301      	adds	r3, #1
 8003de8:	f003 031f 	and.w	r3, r3, #31
 8003dec:	2101      	movs	r1, #1
 8003dee:	fa01 f303 	lsl.w	r3, r1, r3
 8003df2:	e017      	b.n	8003e24 <HAL_ADC_ConfigChannel+0x550>
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dfa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003dfc:	fa93 f3a3 	rbit	r3, r3
 8003e00:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003e02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e04:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003e06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d101      	bne.n	8003e10 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8003e0c:	2320      	movs	r3, #32
 8003e0e:	e003      	b.n	8003e18 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8003e10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003e12:	fab3 f383 	clz	r3, r3
 8003e16:	b2db      	uxtb	r3, r3
 8003e18:	3301      	adds	r3, #1
 8003e1a:	f003 031f 	and.w	r3, r3, #31
 8003e1e:	2101      	movs	r1, #1
 8003e20:	fa01 f303 	lsl.w	r3, r1, r3
 8003e24:	ea42 0103 	orr.w	r1, r2, r3
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d10a      	bne.n	8003e4a <HAL_ADC_ConfigChannel+0x576>
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	0e9b      	lsrs	r3, r3, #26
 8003e3a:	3301      	adds	r3, #1
 8003e3c:	f003 021f 	and.w	r2, r3, #31
 8003e40:	4613      	mov	r3, r2
 8003e42:	005b      	lsls	r3, r3, #1
 8003e44:	4413      	add	r3, r2
 8003e46:	051b      	lsls	r3, r3, #20
 8003e48:	e018      	b.n	8003e7c <HAL_ADC_ConfigChannel+0x5a8>
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e52:	fa93 f3a3 	rbit	r3, r3
 8003e56:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003e58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003e5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d101      	bne.n	8003e66 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8003e62:	2320      	movs	r3, #32
 8003e64:	e003      	b.n	8003e6e <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8003e66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e68:	fab3 f383 	clz	r3, r3
 8003e6c:	b2db      	uxtb	r3, r3
 8003e6e:	3301      	adds	r3, #1
 8003e70:	f003 021f 	and.w	r2, r3, #31
 8003e74:	4613      	mov	r3, r2
 8003e76:	005b      	lsls	r3, r3, #1
 8003e78:	4413      	add	r3, r2
 8003e7a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003e7c:	430b      	orrs	r3, r1
 8003e7e:	e07e      	b.n	8003f7e <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d107      	bne.n	8003e9c <HAL_ADC_ConfigChannel+0x5c8>
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	0e9b      	lsrs	r3, r3, #26
 8003e92:	3301      	adds	r3, #1
 8003e94:	069b      	lsls	r3, r3, #26
 8003e96:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003e9a:	e015      	b.n	8003ec8 <HAL_ADC_ConfigChannel+0x5f4>
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ea2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ea4:	fa93 f3a3 	rbit	r3, r3
 8003ea8:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003eaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003eac:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003eae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d101      	bne.n	8003eb8 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8003eb4:	2320      	movs	r3, #32
 8003eb6:	e003      	b.n	8003ec0 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8003eb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003eba:	fab3 f383 	clz	r3, r3
 8003ebe:	b2db      	uxtb	r3, r3
 8003ec0:	3301      	adds	r3, #1
 8003ec2:	069b      	lsls	r3, r3, #26
 8003ec4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d109      	bne.n	8003ee8 <HAL_ADC_ConfigChannel+0x614>
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	0e9b      	lsrs	r3, r3, #26
 8003eda:	3301      	adds	r3, #1
 8003edc:	f003 031f 	and.w	r3, r3, #31
 8003ee0:	2101      	movs	r1, #1
 8003ee2:	fa01 f303 	lsl.w	r3, r1, r3
 8003ee6:	e017      	b.n	8003f18 <HAL_ADC_ConfigChannel+0x644>
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eee:	6a3b      	ldr	r3, [r7, #32]
 8003ef0:	fa93 f3a3 	rbit	r3, r3
 8003ef4:	61fb      	str	r3, [r7, #28]
  return result;
 8003ef6:	69fb      	ldr	r3, [r7, #28]
 8003ef8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d101      	bne.n	8003f04 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8003f00:	2320      	movs	r3, #32
 8003f02:	e003      	b.n	8003f0c <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8003f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f06:	fab3 f383 	clz	r3, r3
 8003f0a:	b2db      	uxtb	r3, r3
 8003f0c:	3301      	adds	r3, #1
 8003f0e:	f003 031f 	and.w	r3, r3, #31
 8003f12:	2101      	movs	r1, #1
 8003f14:	fa01 f303 	lsl.w	r3, r1, r3
 8003f18:	ea42 0103 	orr.w	r1, r2, r3
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d10d      	bne.n	8003f44 <HAL_ADC_ConfigChannel+0x670>
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	0e9b      	lsrs	r3, r3, #26
 8003f2e:	3301      	adds	r3, #1
 8003f30:	f003 021f 	and.w	r2, r3, #31
 8003f34:	4613      	mov	r3, r2
 8003f36:	005b      	lsls	r3, r3, #1
 8003f38:	4413      	add	r3, r2
 8003f3a:	3b1e      	subs	r3, #30
 8003f3c:	051b      	lsls	r3, r3, #20
 8003f3e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003f42:	e01b      	b.n	8003f7c <HAL_ADC_ConfigChannel+0x6a8>
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f4a:	697b      	ldr	r3, [r7, #20]
 8003f4c:	fa93 f3a3 	rbit	r3, r3
 8003f50:	613b      	str	r3, [r7, #16]
  return result;
 8003f52:	693b      	ldr	r3, [r7, #16]
 8003f54:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003f56:	69bb      	ldr	r3, [r7, #24]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d101      	bne.n	8003f60 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8003f5c:	2320      	movs	r3, #32
 8003f5e:	e003      	b.n	8003f68 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8003f60:	69bb      	ldr	r3, [r7, #24]
 8003f62:	fab3 f383 	clz	r3, r3
 8003f66:	b2db      	uxtb	r3, r3
 8003f68:	3301      	adds	r3, #1
 8003f6a:	f003 021f 	and.w	r2, r3, #31
 8003f6e:	4613      	mov	r3, r2
 8003f70:	005b      	lsls	r3, r3, #1
 8003f72:	4413      	add	r3, r2
 8003f74:	3b1e      	subs	r3, #30
 8003f76:	051b      	lsls	r3, r3, #20
 8003f78:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003f7c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003f7e:	683a      	ldr	r2, [r7, #0]
 8003f80:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003f82:	4619      	mov	r1, r3
 8003f84:	f7fe ffd7 	bl	8002f36 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	681a      	ldr	r2, [r3, #0]
 8003f8c:	4b09      	ldr	r3, [pc, #36]	@ (8003fb4 <HAL_ADC_ConfigChannel+0x6e0>)
 8003f8e:	4013      	ands	r3, r2
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	f000 80be 	beq.w	8004112 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003f9e:	d004      	beq.n	8003faa <HAL_ADC_ConfigChannel+0x6d6>
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a04      	ldr	r2, [pc, #16]	@ (8003fb8 <HAL_ADC_ConfigChannel+0x6e4>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d10a      	bne.n	8003fc0 <HAL_ADC_ConfigChannel+0x6ec>
 8003faa:	4b04      	ldr	r3, [pc, #16]	@ (8003fbc <HAL_ADC_ConfigChannel+0x6e8>)
 8003fac:	e009      	b.n	8003fc2 <HAL_ADC_ConfigChannel+0x6ee>
 8003fae:	bf00      	nop
 8003fb0:	407f0000 	.word	0x407f0000
 8003fb4:	80080000 	.word	0x80080000
 8003fb8:	50000100 	.word	0x50000100
 8003fbc:	50000300 	.word	0x50000300
 8003fc0:	4b59      	ldr	r3, [pc, #356]	@ (8004128 <HAL_ADC_ConfigChannel+0x854>)
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	f7fe fecc 	bl	8002d60 <LL_ADC_GetCommonPathInternalCh>
 8003fc8:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a56      	ldr	r2, [pc, #344]	@ (800412c <HAL_ADC_ConfigChannel+0x858>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d004      	beq.n	8003fe0 <HAL_ADC_ConfigChannel+0x70c>
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a55      	ldr	r2, [pc, #340]	@ (8004130 <HAL_ADC_ConfigChannel+0x85c>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d13a      	bne.n	8004056 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003fe0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003fe4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d134      	bne.n	8004056 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003ff4:	d005      	beq.n	8004002 <HAL_ADC_ConfigChannel+0x72e>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4a4e      	ldr	r2, [pc, #312]	@ (8004134 <HAL_ADC_ConfigChannel+0x860>)
 8003ffc:	4293      	cmp	r3, r2
 8003ffe:	f040 8085 	bne.w	800410c <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800400a:	d004      	beq.n	8004016 <HAL_ADC_ConfigChannel+0x742>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a49      	ldr	r2, [pc, #292]	@ (8004138 <HAL_ADC_ConfigChannel+0x864>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d101      	bne.n	800401a <HAL_ADC_ConfigChannel+0x746>
 8004016:	4a49      	ldr	r2, [pc, #292]	@ (800413c <HAL_ADC_ConfigChannel+0x868>)
 8004018:	e000      	b.n	800401c <HAL_ADC_ConfigChannel+0x748>
 800401a:	4a43      	ldr	r2, [pc, #268]	@ (8004128 <HAL_ADC_ConfigChannel+0x854>)
 800401c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004020:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004024:	4619      	mov	r1, r3
 8004026:	4610      	mov	r0, r2
 8004028:	f7fe fe87 	bl	8002d3a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800402c:	4b44      	ldr	r3, [pc, #272]	@ (8004140 <HAL_ADC_ConfigChannel+0x86c>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	099b      	lsrs	r3, r3, #6
 8004032:	4a44      	ldr	r2, [pc, #272]	@ (8004144 <HAL_ADC_ConfigChannel+0x870>)
 8004034:	fba2 2303 	umull	r2, r3, r2, r3
 8004038:	099b      	lsrs	r3, r3, #6
 800403a:	1c5a      	adds	r2, r3, #1
 800403c:	4613      	mov	r3, r2
 800403e:	005b      	lsls	r3, r3, #1
 8004040:	4413      	add	r3, r2
 8004042:	009b      	lsls	r3, r3, #2
 8004044:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004046:	e002      	b.n	800404e <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	3b01      	subs	r3, #1
 800404c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d1f9      	bne.n	8004048 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004054:	e05a      	b.n	800410c <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a3b      	ldr	r2, [pc, #236]	@ (8004148 <HAL_ADC_ConfigChannel+0x874>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d125      	bne.n	80040ac <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004060:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004064:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004068:	2b00      	cmp	r3, #0
 800406a:	d11f      	bne.n	80040ac <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4a31      	ldr	r2, [pc, #196]	@ (8004138 <HAL_ADC_ConfigChannel+0x864>)
 8004072:	4293      	cmp	r3, r2
 8004074:	d104      	bne.n	8004080 <HAL_ADC_ConfigChannel+0x7ac>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4a34      	ldr	r2, [pc, #208]	@ (800414c <HAL_ADC_ConfigChannel+0x878>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d047      	beq.n	8004110 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004088:	d004      	beq.n	8004094 <HAL_ADC_ConfigChannel+0x7c0>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4a2a      	ldr	r2, [pc, #168]	@ (8004138 <HAL_ADC_ConfigChannel+0x864>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d101      	bne.n	8004098 <HAL_ADC_ConfigChannel+0x7c4>
 8004094:	4a29      	ldr	r2, [pc, #164]	@ (800413c <HAL_ADC_ConfigChannel+0x868>)
 8004096:	e000      	b.n	800409a <HAL_ADC_ConfigChannel+0x7c6>
 8004098:	4a23      	ldr	r2, [pc, #140]	@ (8004128 <HAL_ADC_ConfigChannel+0x854>)
 800409a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800409e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80040a2:	4619      	mov	r1, r3
 80040a4:	4610      	mov	r0, r2
 80040a6:	f7fe fe48 	bl	8002d3a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80040aa:	e031      	b.n	8004110 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a27      	ldr	r2, [pc, #156]	@ (8004150 <HAL_ADC_ConfigChannel+0x87c>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d12d      	bne.n	8004112 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80040b6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80040ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d127      	bne.n	8004112 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	4a1c      	ldr	r2, [pc, #112]	@ (8004138 <HAL_ADC_ConfigChannel+0x864>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d022      	beq.n	8004112 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80040d4:	d004      	beq.n	80040e0 <HAL_ADC_ConfigChannel+0x80c>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4a17      	ldr	r2, [pc, #92]	@ (8004138 <HAL_ADC_ConfigChannel+0x864>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	d101      	bne.n	80040e4 <HAL_ADC_ConfigChannel+0x810>
 80040e0:	4a16      	ldr	r2, [pc, #88]	@ (800413c <HAL_ADC_ConfigChannel+0x868>)
 80040e2:	e000      	b.n	80040e6 <HAL_ADC_ConfigChannel+0x812>
 80040e4:	4a10      	ldr	r2, [pc, #64]	@ (8004128 <HAL_ADC_ConfigChannel+0x854>)
 80040e6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80040ea:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80040ee:	4619      	mov	r1, r3
 80040f0:	4610      	mov	r0, r2
 80040f2:	f7fe fe22 	bl	8002d3a <LL_ADC_SetCommonPathInternalCh>
 80040f6:	e00c      	b.n	8004112 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040fc:	f043 0220 	orr.w	r2, r3, #32
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800410a:	e002      	b.n	8004112 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800410c:	bf00      	nop
 800410e:	e000      	b.n	8004112 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004110:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2200      	movs	r2, #0
 8004116:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800411a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800411e:	4618      	mov	r0, r3
 8004120:	37d8      	adds	r7, #216	@ 0xd8
 8004122:	46bd      	mov	sp, r7
 8004124:	bd80      	pop	{r7, pc}
 8004126:	bf00      	nop
 8004128:	50000700 	.word	0x50000700
 800412c:	c3210000 	.word	0xc3210000
 8004130:	90c00010 	.word	0x90c00010
 8004134:	50000600 	.word	0x50000600
 8004138:	50000100 	.word	0x50000100
 800413c:	50000300 	.word	0x50000300
 8004140:	20000000 	.word	0x20000000
 8004144:	053e2d63 	.word	0x053e2d63
 8004148:	c7520000 	.word	0xc7520000
 800414c:	50000500 	.word	0x50000500
 8004150:	cb840000 	.word	0xcb840000

08004154 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b084      	sub	sp, #16
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800415c:	2300      	movs	r3, #0
 800415e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4618      	mov	r0, r3
 8004166:	f7fe ffb3 	bl	80030d0 <LL_ADC_IsEnabled>
 800416a:	4603      	mov	r3, r0
 800416c:	2b00      	cmp	r3, #0
 800416e:	d176      	bne.n	800425e <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	689a      	ldr	r2, [r3, #8]
 8004176:	4b3c      	ldr	r3, [pc, #240]	@ (8004268 <ADC_Enable+0x114>)
 8004178:	4013      	ands	r3, r2
 800417a:	2b00      	cmp	r3, #0
 800417c:	d00d      	beq.n	800419a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004182:	f043 0210 	orr.w	r2, r3, #16
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800418e:	f043 0201 	orr.w	r2, r3, #1
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8004196:	2301      	movs	r3, #1
 8004198:	e062      	b.n	8004260 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	4618      	mov	r0, r3
 80041a0:	f7fe ff82 	bl	80030a8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80041ac:	d004      	beq.n	80041b8 <ADC_Enable+0x64>
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4a2e      	ldr	r2, [pc, #184]	@ (800426c <ADC_Enable+0x118>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d101      	bne.n	80041bc <ADC_Enable+0x68>
 80041b8:	4b2d      	ldr	r3, [pc, #180]	@ (8004270 <ADC_Enable+0x11c>)
 80041ba:	e000      	b.n	80041be <ADC_Enable+0x6a>
 80041bc:	4b2d      	ldr	r3, [pc, #180]	@ (8004274 <ADC_Enable+0x120>)
 80041be:	4618      	mov	r0, r3
 80041c0:	f7fe fdce 	bl	8002d60 <LL_ADC_GetCommonPathInternalCh>
 80041c4:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80041c6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d013      	beq.n	80041f6 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80041ce:	4b2a      	ldr	r3, [pc, #168]	@ (8004278 <ADC_Enable+0x124>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	099b      	lsrs	r3, r3, #6
 80041d4:	4a29      	ldr	r2, [pc, #164]	@ (800427c <ADC_Enable+0x128>)
 80041d6:	fba2 2303 	umull	r2, r3, r2, r3
 80041da:	099b      	lsrs	r3, r3, #6
 80041dc:	1c5a      	adds	r2, r3, #1
 80041de:	4613      	mov	r3, r2
 80041e0:	005b      	lsls	r3, r3, #1
 80041e2:	4413      	add	r3, r2
 80041e4:	009b      	lsls	r3, r3, #2
 80041e6:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80041e8:	e002      	b.n	80041f0 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	3b01      	subs	r3, #1
 80041ee:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80041f0:	68bb      	ldr	r3, [r7, #8]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d1f9      	bne.n	80041ea <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80041f6:	f7fe fd5f 	bl	8002cb8 <HAL_GetTick>
 80041fa:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80041fc:	e028      	b.n	8004250 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4618      	mov	r0, r3
 8004204:	f7fe ff64 	bl	80030d0 <LL_ADC_IsEnabled>
 8004208:	4603      	mov	r3, r0
 800420a:	2b00      	cmp	r3, #0
 800420c:	d104      	bne.n	8004218 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4618      	mov	r0, r3
 8004214:	f7fe ff48 	bl	80030a8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004218:	f7fe fd4e 	bl	8002cb8 <HAL_GetTick>
 800421c:	4602      	mov	r2, r0
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	1ad3      	subs	r3, r2, r3
 8004222:	2b02      	cmp	r3, #2
 8004224:	d914      	bls.n	8004250 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f003 0301 	and.w	r3, r3, #1
 8004230:	2b01      	cmp	r3, #1
 8004232:	d00d      	beq.n	8004250 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004238:	f043 0210 	orr.w	r2, r3, #16
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004244:	f043 0201 	orr.w	r2, r3, #1
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800424c:	2301      	movs	r3, #1
 800424e:	e007      	b.n	8004260 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f003 0301 	and.w	r3, r3, #1
 800425a:	2b01      	cmp	r3, #1
 800425c:	d1cf      	bne.n	80041fe <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800425e:	2300      	movs	r3, #0
}
 8004260:	4618      	mov	r0, r3
 8004262:	3710      	adds	r7, #16
 8004264:	46bd      	mov	sp, r7
 8004266:	bd80      	pop	{r7, pc}
 8004268:	8000003f 	.word	0x8000003f
 800426c:	50000100 	.word	0x50000100
 8004270:	50000300 	.word	0x50000300
 8004274:	50000700 	.word	0x50000700
 8004278:	20000000 	.word	0x20000000
 800427c:	053e2d63 	.word	0x053e2d63

08004280 <LL_ADC_IsEnabled>:
{
 8004280:	b480      	push	{r7}
 8004282:	b083      	sub	sp, #12
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	689b      	ldr	r3, [r3, #8]
 800428c:	f003 0301 	and.w	r3, r3, #1
 8004290:	2b01      	cmp	r3, #1
 8004292:	d101      	bne.n	8004298 <LL_ADC_IsEnabled+0x18>
 8004294:	2301      	movs	r3, #1
 8004296:	e000      	b.n	800429a <LL_ADC_IsEnabled+0x1a>
 8004298:	2300      	movs	r3, #0
}
 800429a:	4618      	mov	r0, r3
 800429c:	370c      	adds	r7, #12
 800429e:	46bd      	mov	sp, r7
 80042a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a4:	4770      	bx	lr

080042a6 <LL_ADC_REG_IsConversionOngoing>:
{
 80042a6:	b480      	push	{r7}
 80042a8:	b083      	sub	sp, #12
 80042aa:	af00      	add	r7, sp, #0
 80042ac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	689b      	ldr	r3, [r3, #8]
 80042b2:	f003 0304 	and.w	r3, r3, #4
 80042b6:	2b04      	cmp	r3, #4
 80042b8:	d101      	bne.n	80042be <LL_ADC_REG_IsConversionOngoing+0x18>
 80042ba:	2301      	movs	r3, #1
 80042bc:	e000      	b.n	80042c0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80042be:	2300      	movs	r3, #0
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	370c      	adds	r7, #12
 80042c4:	46bd      	mov	sp, r7
 80042c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ca:	4770      	bx	lr

080042cc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80042cc:	b590      	push	{r4, r7, lr}
 80042ce:	b0a1      	sub	sp, #132	@ 0x84
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
 80042d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80042d6:	2300      	movs	r3, #0
 80042d8:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80042e2:	2b01      	cmp	r3, #1
 80042e4:	d101      	bne.n	80042ea <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80042e6:	2302      	movs	r3, #2
 80042e8:	e0e7      	b.n	80044ba <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2201      	movs	r2, #1
 80042ee:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80042f2:	2300      	movs	r3, #0
 80042f4:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80042f6:	2300      	movs	r3, #0
 80042f8:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004302:	d102      	bne.n	800430a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004304:	4b6f      	ldr	r3, [pc, #444]	@ (80044c4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004306:	60bb      	str	r3, [r7, #8]
 8004308:	e009      	b.n	800431e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4a6e      	ldr	r2, [pc, #440]	@ (80044c8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d102      	bne.n	800431a <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8004314:	4b6d      	ldr	r3, [pc, #436]	@ (80044cc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004316:	60bb      	str	r3, [r7, #8]
 8004318:	e001      	b.n	800431e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800431a:	2300      	movs	r3, #0
 800431c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d10b      	bne.n	800433c <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004328:	f043 0220 	orr.w	r2, r3, #32
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2200      	movs	r2, #0
 8004334:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8004338:	2301      	movs	r3, #1
 800433a:	e0be      	b.n	80044ba <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	4618      	mov	r0, r3
 8004340:	f7ff ffb1 	bl	80042a6 <LL_ADC_REG_IsConversionOngoing>
 8004344:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4618      	mov	r0, r3
 800434c:	f7ff ffab 	bl	80042a6 <LL_ADC_REG_IsConversionOngoing>
 8004350:	4603      	mov	r3, r0
 8004352:	2b00      	cmp	r3, #0
 8004354:	f040 80a0 	bne.w	8004498 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8004358:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800435a:	2b00      	cmp	r3, #0
 800435c:	f040 809c 	bne.w	8004498 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004368:	d004      	beq.n	8004374 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4a55      	ldr	r2, [pc, #340]	@ (80044c4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d101      	bne.n	8004378 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8004374:	4b56      	ldr	r3, [pc, #344]	@ (80044d0 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8004376:	e000      	b.n	800437a <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8004378:	4b56      	ldr	r3, [pc, #344]	@ (80044d4 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 800437a:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d04b      	beq.n	800441c <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004384:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004386:	689b      	ldr	r3, [r3, #8]
 8004388:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	6859      	ldr	r1, [r3, #4]
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004396:	035b      	lsls	r3, r3, #13
 8004398:	430b      	orrs	r3, r1
 800439a:	431a      	orrs	r2, r3
 800439c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800439e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80043a8:	d004      	beq.n	80043b4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	4a45      	ldr	r2, [pc, #276]	@ (80044c4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d10f      	bne.n	80043d4 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80043b4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80043b8:	f7ff ff62 	bl	8004280 <LL_ADC_IsEnabled>
 80043bc:	4604      	mov	r4, r0
 80043be:	4841      	ldr	r0, [pc, #260]	@ (80044c4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80043c0:	f7ff ff5e 	bl	8004280 <LL_ADC_IsEnabled>
 80043c4:	4603      	mov	r3, r0
 80043c6:	4323      	orrs	r3, r4
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	bf0c      	ite	eq
 80043cc:	2301      	moveq	r3, #1
 80043ce:	2300      	movne	r3, #0
 80043d0:	b2db      	uxtb	r3, r3
 80043d2:	e012      	b.n	80043fa <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 80043d4:	483c      	ldr	r0, [pc, #240]	@ (80044c8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80043d6:	f7ff ff53 	bl	8004280 <LL_ADC_IsEnabled>
 80043da:	4604      	mov	r4, r0
 80043dc:	483b      	ldr	r0, [pc, #236]	@ (80044cc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80043de:	f7ff ff4f 	bl	8004280 <LL_ADC_IsEnabled>
 80043e2:	4603      	mov	r3, r0
 80043e4:	431c      	orrs	r4, r3
 80043e6:	483c      	ldr	r0, [pc, #240]	@ (80044d8 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80043e8:	f7ff ff4a 	bl	8004280 <LL_ADC_IsEnabled>
 80043ec:	4603      	mov	r3, r0
 80043ee:	4323      	orrs	r3, r4
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	bf0c      	ite	eq
 80043f4:	2301      	moveq	r3, #1
 80043f6:	2300      	movne	r3, #0
 80043f8:	b2db      	uxtb	r3, r3
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d056      	beq.n	80044ac <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80043fe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004400:	689b      	ldr	r3, [r3, #8]
 8004402:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004406:	f023 030f 	bic.w	r3, r3, #15
 800440a:	683a      	ldr	r2, [r7, #0]
 800440c:	6811      	ldr	r1, [r2, #0]
 800440e:	683a      	ldr	r2, [r7, #0]
 8004410:	6892      	ldr	r2, [r2, #8]
 8004412:	430a      	orrs	r2, r1
 8004414:	431a      	orrs	r2, r3
 8004416:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004418:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800441a:	e047      	b.n	80044ac <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800441c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800441e:	689b      	ldr	r3, [r3, #8]
 8004420:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004424:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004426:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004430:	d004      	beq.n	800443c <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4a23      	ldr	r2, [pc, #140]	@ (80044c4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004438:	4293      	cmp	r3, r2
 800443a:	d10f      	bne.n	800445c <HAL_ADCEx_MultiModeConfigChannel+0x190>
 800443c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004440:	f7ff ff1e 	bl	8004280 <LL_ADC_IsEnabled>
 8004444:	4604      	mov	r4, r0
 8004446:	481f      	ldr	r0, [pc, #124]	@ (80044c4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004448:	f7ff ff1a 	bl	8004280 <LL_ADC_IsEnabled>
 800444c:	4603      	mov	r3, r0
 800444e:	4323      	orrs	r3, r4
 8004450:	2b00      	cmp	r3, #0
 8004452:	bf0c      	ite	eq
 8004454:	2301      	moveq	r3, #1
 8004456:	2300      	movne	r3, #0
 8004458:	b2db      	uxtb	r3, r3
 800445a:	e012      	b.n	8004482 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 800445c:	481a      	ldr	r0, [pc, #104]	@ (80044c8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800445e:	f7ff ff0f 	bl	8004280 <LL_ADC_IsEnabled>
 8004462:	4604      	mov	r4, r0
 8004464:	4819      	ldr	r0, [pc, #100]	@ (80044cc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004466:	f7ff ff0b 	bl	8004280 <LL_ADC_IsEnabled>
 800446a:	4603      	mov	r3, r0
 800446c:	431c      	orrs	r4, r3
 800446e:	481a      	ldr	r0, [pc, #104]	@ (80044d8 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8004470:	f7ff ff06 	bl	8004280 <LL_ADC_IsEnabled>
 8004474:	4603      	mov	r3, r0
 8004476:	4323      	orrs	r3, r4
 8004478:	2b00      	cmp	r3, #0
 800447a:	bf0c      	ite	eq
 800447c:	2301      	moveq	r3, #1
 800447e:	2300      	movne	r3, #0
 8004480:	b2db      	uxtb	r3, r3
 8004482:	2b00      	cmp	r3, #0
 8004484:	d012      	beq.n	80044ac <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004486:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004488:	689b      	ldr	r3, [r3, #8]
 800448a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800448e:	f023 030f 	bic.w	r3, r3, #15
 8004492:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004494:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004496:	e009      	b.n	80044ac <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800449c:	f043 0220 	orr.w	r2, r3, #32
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80044a4:	2301      	movs	r3, #1
 80044a6:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80044aa:	e000      	b.n	80044ae <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80044ac:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2200      	movs	r2, #0
 80044b2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80044b6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80044ba:	4618      	mov	r0, r3
 80044bc:	3784      	adds	r7, #132	@ 0x84
 80044be:	46bd      	mov	sp, r7
 80044c0:	bd90      	pop	{r4, r7, pc}
 80044c2:	bf00      	nop
 80044c4:	50000100 	.word	0x50000100
 80044c8:	50000400 	.word	0x50000400
 80044cc:	50000500 	.word	0x50000500
 80044d0:	50000300 	.word	0x50000300
 80044d4:	50000700 	.word	0x50000700
 80044d8:	50000600 	.word	0x50000600

080044dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80044dc:	b480      	push	{r7}
 80044de:	b085      	sub	sp, #20
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	f003 0307 	and.w	r3, r3, #7
 80044ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80044ec:	4b0c      	ldr	r3, [pc, #48]	@ (8004520 <__NVIC_SetPriorityGrouping+0x44>)
 80044ee:	68db      	ldr	r3, [r3, #12]
 80044f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80044f2:	68ba      	ldr	r2, [r7, #8]
 80044f4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80044f8:	4013      	ands	r3, r2
 80044fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004500:	68bb      	ldr	r3, [r7, #8]
 8004502:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004504:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004508:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800450c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800450e:	4a04      	ldr	r2, [pc, #16]	@ (8004520 <__NVIC_SetPriorityGrouping+0x44>)
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	60d3      	str	r3, [r2, #12]
}
 8004514:	bf00      	nop
 8004516:	3714      	adds	r7, #20
 8004518:	46bd      	mov	sp, r7
 800451a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451e:	4770      	bx	lr
 8004520:	e000ed00 	.word	0xe000ed00

08004524 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004524:	b480      	push	{r7}
 8004526:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004528:	4b04      	ldr	r3, [pc, #16]	@ (800453c <__NVIC_GetPriorityGrouping+0x18>)
 800452a:	68db      	ldr	r3, [r3, #12]
 800452c:	0a1b      	lsrs	r3, r3, #8
 800452e:	f003 0307 	and.w	r3, r3, #7
}
 8004532:	4618      	mov	r0, r3
 8004534:	46bd      	mov	sp, r7
 8004536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453a:	4770      	bx	lr
 800453c:	e000ed00 	.word	0xe000ed00

08004540 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004540:	b480      	push	{r7}
 8004542:	b083      	sub	sp, #12
 8004544:	af00      	add	r7, sp, #0
 8004546:	4603      	mov	r3, r0
 8004548:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800454a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800454e:	2b00      	cmp	r3, #0
 8004550:	db0b      	blt.n	800456a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004552:	79fb      	ldrb	r3, [r7, #7]
 8004554:	f003 021f 	and.w	r2, r3, #31
 8004558:	4907      	ldr	r1, [pc, #28]	@ (8004578 <__NVIC_EnableIRQ+0x38>)
 800455a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800455e:	095b      	lsrs	r3, r3, #5
 8004560:	2001      	movs	r0, #1
 8004562:	fa00 f202 	lsl.w	r2, r0, r2
 8004566:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800456a:	bf00      	nop
 800456c:	370c      	adds	r7, #12
 800456e:	46bd      	mov	sp, r7
 8004570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004574:	4770      	bx	lr
 8004576:	bf00      	nop
 8004578:	e000e100 	.word	0xe000e100

0800457c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800457c:	b480      	push	{r7}
 800457e:	b083      	sub	sp, #12
 8004580:	af00      	add	r7, sp, #0
 8004582:	4603      	mov	r3, r0
 8004584:	6039      	str	r1, [r7, #0]
 8004586:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004588:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800458c:	2b00      	cmp	r3, #0
 800458e:	db0a      	blt.n	80045a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	b2da      	uxtb	r2, r3
 8004594:	490c      	ldr	r1, [pc, #48]	@ (80045c8 <__NVIC_SetPriority+0x4c>)
 8004596:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800459a:	0112      	lsls	r2, r2, #4
 800459c:	b2d2      	uxtb	r2, r2
 800459e:	440b      	add	r3, r1
 80045a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80045a4:	e00a      	b.n	80045bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	b2da      	uxtb	r2, r3
 80045aa:	4908      	ldr	r1, [pc, #32]	@ (80045cc <__NVIC_SetPriority+0x50>)
 80045ac:	79fb      	ldrb	r3, [r7, #7]
 80045ae:	f003 030f 	and.w	r3, r3, #15
 80045b2:	3b04      	subs	r3, #4
 80045b4:	0112      	lsls	r2, r2, #4
 80045b6:	b2d2      	uxtb	r2, r2
 80045b8:	440b      	add	r3, r1
 80045ba:	761a      	strb	r2, [r3, #24]
}
 80045bc:	bf00      	nop
 80045be:	370c      	adds	r7, #12
 80045c0:	46bd      	mov	sp, r7
 80045c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c6:	4770      	bx	lr
 80045c8:	e000e100 	.word	0xe000e100
 80045cc:	e000ed00 	.word	0xe000ed00

080045d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80045d0:	b480      	push	{r7}
 80045d2:	b089      	sub	sp, #36	@ 0x24
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	60f8      	str	r0, [r7, #12]
 80045d8:	60b9      	str	r1, [r7, #8]
 80045da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	f003 0307 	and.w	r3, r3, #7
 80045e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80045e4:	69fb      	ldr	r3, [r7, #28]
 80045e6:	f1c3 0307 	rsb	r3, r3, #7
 80045ea:	2b04      	cmp	r3, #4
 80045ec:	bf28      	it	cs
 80045ee:	2304      	movcs	r3, #4
 80045f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80045f2:	69fb      	ldr	r3, [r7, #28]
 80045f4:	3304      	adds	r3, #4
 80045f6:	2b06      	cmp	r3, #6
 80045f8:	d902      	bls.n	8004600 <NVIC_EncodePriority+0x30>
 80045fa:	69fb      	ldr	r3, [r7, #28]
 80045fc:	3b03      	subs	r3, #3
 80045fe:	e000      	b.n	8004602 <NVIC_EncodePriority+0x32>
 8004600:	2300      	movs	r3, #0
 8004602:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004604:	f04f 32ff 	mov.w	r2, #4294967295
 8004608:	69bb      	ldr	r3, [r7, #24]
 800460a:	fa02 f303 	lsl.w	r3, r2, r3
 800460e:	43da      	mvns	r2, r3
 8004610:	68bb      	ldr	r3, [r7, #8]
 8004612:	401a      	ands	r2, r3
 8004614:	697b      	ldr	r3, [r7, #20]
 8004616:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004618:	f04f 31ff 	mov.w	r1, #4294967295
 800461c:	697b      	ldr	r3, [r7, #20]
 800461e:	fa01 f303 	lsl.w	r3, r1, r3
 8004622:	43d9      	mvns	r1, r3
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004628:	4313      	orrs	r3, r2
         );
}
 800462a:	4618      	mov	r0, r3
 800462c:	3724      	adds	r7, #36	@ 0x24
 800462e:	46bd      	mov	sp, r7
 8004630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004634:	4770      	bx	lr
	...

08004638 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b082      	sub	sp, #8
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	3b01      	subs	r3, #1
 8004644:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004648:	d301      	bcc.n	800464e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800464a:	2301      	movs	r3, #1
 800464c:	e00f      	b.n	800466e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800464e:	4a0a      	ldr	r2, [pc, #40]	@ (8004678 <SysTick_Config+0x40>)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	3b01      	subs	r3, #1
 8004654:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004656:	210f      	movs	r1, #15
 8004658:	f04f 30ff 	mov.w	r0, #4294967295
 800465c:	f7ff ff8e 	bl	800457c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004660:	4b05      	ldr	r3, [pc, #20]	@ (8004678 <SysTick_Config+0x40>)
 8004662:	2200      	movs	r2, #0
 8004664:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004666:	4b04      	ldr	r3, [pc, #16]	@ (8004678 <SysTick_Config+0x40>)
 8004668:	2207      	movs	r2, #7
 800466a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800466c:	2300      	movs	r3, #0
}
 800466e:	4618      	mov	r0, r3
 8004670:	3708      	adds	r7, #8
 8004672:	46bd      	mov	sp, r7
 8004674:	bd80      	pop	{r7, pc}
 8004676:	bf00      	nop
 8004678:	e000e010 	.word	0xe000e010

0800467c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b082      	sub	sp, #8
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004684:	6878      	ldr	r0, [r7, #4]
 8004686:	f7ff ff29 	bl	80044dc <__NVIC_SetPriorityGrouping>
}
 800468a:	bf00      	nop
 800468c:	3708      	adds	r7, #8
 800468e:	46bd      	mov	sp, r7
 8004690:	bd80      	pop	{r7, pc}

08004692 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004692:	b580      	push	{r7, lr}
 8004694:	b086      	sub	sp, #24
 8004696:	af00      	add	r7, sp, #0
 8004698:	4603      	mov	r3, r0
 800469a:	60b9      	str	r1, [r7, #8]
 800469c:	607a      	str	r2, [r7, #4]
 800469e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80046a0:	f7ff ff40 	bl	8004524 <__NVIC_GetPriorityGrouping>
 80046a4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80046a6:	687a      	ldr	r2, [r7, #4]
 80046a8:	68b9      	ldr	r1, [r7, #8]
 80046aa:	6978      	ldr	r0, [r7, #20]
 80046ac:	f7ff ff90 	bl	80045d0 <NVIC_EncodePriority>
 80046b0:	4602      	mov	r2, r0
 80046b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046b6:	4611      	mov	r1, r2
 80046b8:	4618      	mov	r0, r3
 80046ba:	f7ff ff5f 	bl	800457c <__NVIC_SetPriority>
}
 80046be:	bf00      	nop
 80046c0:	3718      	adds	r7, #24
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bd80      	pop	{r7, pc}

080046c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80046c6:	b580      	push	{r7, lr}
 80046c8:	b082      	sub	sp, #8
 80046ca:	af00      	add	r7, sp, #0
 80046cc:	4603      	mov	r3, r0
 80046ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80046d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046d4:	4618      	mov	r0, r3
 80046d6:	f7ff ff33 	bl	8004540 <__NVIC_EnableIRQ>
}
 80046da:	bf00      	nop
 80046dc:	3708      	adds	r7, #8
 80046de:	46bd      	mov	sp, r7
 80046e0:	bd80      	pop	{r7, pc}

080046e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80046e2:	b580      	push	{r7, lr}
 80046e4:	b082      	sub	sp, #8
 80046e6:	af00      	add	r7, sp, #0
 80046e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80046ea:	6878      	ldr	r0, [r7, #4]
 80046ec:	f7ff ffa4 	bl	8004638 <SysTick_Config>
 80046f0:	4603      	mov	r3, r0
}
 80046f2:	4618      	mov	r0, r3
 80046f4:	3708      	adds	r7, #8
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bd80      	pop	{r7, pc}

080046fa <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80046fa:	b580      	push	{r7, lr}
 80046fc:	b082      	sub	sp, #8
 80046fe:	af00      	add	r7, sp, #0
 8004700:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d101      	bne.n	800470c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8004708:	2301      	movs	r3, #1
 800470a:	e014      	b.n	8004736 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	791b      	ldrb	r3, [r3, #4]
 8004710:	b2db      	uxtb	r3, r3
 8004712:	2b00      	cmp	r3, #0
 8004714:	d105      	bne.n	8004722 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2200      	movs	r2, #0
 800471a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800471c:	6878      	ldr	r0, [r7, #4]
 800471e:	f7fc fc2f 	bl	8000f80 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2202      	movs	r2, #2
 8004726:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2200      	movs	r2, #0
 800472c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2201      	movs	r2, #1
 8004732:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004734:	2300      	movs	r3, #0
}
 8004736:	4618      	mov	r0, r3
 8004738:	3708      	adds	r7, #8
 800473a:	46bd      	mov	sp, r7
 800473c:	bd80      	pop	{r7, pc}
	...

08004740 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8004740:	b480      	push	{r7}
 8004742:	b085      	sub	sp, #20
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
 8004748:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d101      	bne.n	8004754 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8004750:	2301      	movs	r3, #1
 8004752:	e056      	b.n	8004802 <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	795b      	ldrb	r3, [r3, #5]
 8004758:	2b01      	cmp	r3, #1
 800475a:	d101      	bne.n	8004760 <HAL_DAC_Start+0x20>
 800475c:	2302      	movs	r3, #2
 800475e:	e050      	b.n	8004802 <HAL_DAC_Start+0xc2>
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2201      	movs	r2, #1
 8004764:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2202      	movs	r2, #2
 800476a:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	6819      	ldr	r1, [r3, #0]
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	f003 0310 	and.w	r3, r3, #16
 8004778:	2201      	movs	r2, #1
 800477a:	409a      	lsls	r2, r3
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	430a      	orrs	r2, r1
 8004782:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004784:	4b22      	ldr	r3, [pc, #136]	@ (8004810 <HAL_DAC_Start+0xd0>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	099b      	lsrs	r3, r3, #6
 800478a:	4a22      	ldr	r2, [pc, #136]	@ (8004814 <HAL_DAC_Start+0xd4>)
 800478c:	fba2 2303 	umull	r2, r3, r2, r3
 8004790:	099b      	lsrs	r3, r3, #6
 8004792:	3301      	adds	r3, #1
 8004794:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8004796:	e002      	b.n	800479e <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	3b01      	subs	r3, #1
 800479c:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d1f9      	bne.n	8004798 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d10f      	bne.n	80047ca <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80047b4:	2b02      	cmp	r3, #2
 80047b6:	d11d      	bne.n	80047f4 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	685a      	ldr	r2, [r3, #4]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f042 0201 	orr.w	r2, r2, #1
 80047c6:	605a      	str	r2, [r3, #4]
 80047c8:	e014      	b.n	80047f4 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	f003 0310 	and.w	r3, r3, #16
 80047da:	2102      	movs	r1, #2
 80047dc:	fa01 f303 	lsl.w	r3, r1, r3
 80047e0:	429a      	cmp	r2, r3
 80047e2:	d107      	bne.n	80047f4 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	685a      	ldr	r2, [r3, #4]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f042 0202 	orr.w	r2, r2, #2
 80047f2:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2201      	movs	r2, #1
 80047f8:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2200      	movs	r2, #0
 80047fe:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004800:	2300      	movs	r3, #0
}
 8004802:	4618      	mov	r0, r3
 8004804:	3714      	adds	r7, #20
 8004806:	46bd      	mov	sp, r7
 8004808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480c:	4770      	bx	lr
 800480e:	bf00      	nop
 8004810:	20000000 	.word	0x20000000
 8004814:	053e2d63 	.word	0x053e2d63

08004818 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8004818:	b480      	push	{r7}
 800481a:	b087      	sub	sp, #28
 800481c:	af00      	add	r7, sp, #0
 800481e:	60f8      	str	r0, [r7, #12]
 8004820:	60b9      	str	r1, [r7, #8]
 8004822:	607a      	str	r2, [r7, #4]
 8004824:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8004826:	2300      	movs	r3, #0
 8004828:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d101      	bne.n	8004834 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8004830:	2301      	movs	r3, #1
 8004832:	e018      	b.n	8004866 <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d105      	bne.n	8004852 <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8004846:	697a      	ldr	r2, [r7, #20]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	4413      	add	r3, r2
 800484c:	3308      	adds	r3, #8
 800484e:	617b      	str	r3, [r7, #20]
 8004850:	e004      	b.n	800485c <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8004852:	697a      	ldr	r2, [r7, #20]
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	4413      	add	r3, r2
 8004858:	3314      	adds	r3, #20
 800485a:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800485c:	697b      	ldr	r3, [r7, #20]
 800485e:	461a      	mov	r2, r3
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8004864:	2300      	movs	r3, #0
}
 8004866:	4618      	mov	r0, r3
 8004868:	371c      	adds	r7, #28
 800486a:	46bd      	mov	sp, r7
 800486c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004870:	4770      	bx	lr
	...

08004874 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b08a      	sub	sp, #40	@ 0x28
 8004878:	af00      	add	r7, sp, #0
 800487a:	60f8      	str	r0, [r7, #12]
 800487c:	60b9      	str	r1, [r7, #8]
 800487e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004880:	2300      	movs	r3, #0
 8004882:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d002      	beq.n	8004890 <HAL_DAC_ConfigChannel+0x1c>
 800488a:	68bb      	ldr	r3, [r7, #8]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d101      	bne.n	8004894 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8004890:	2301      	movs	r3, #1
 8004892:	e1a1      	b.n	8004bd8 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8004894:	68bb      	ldr	r3, [r7, #8]
 8004896:	689b      	ldr	r3, [r3, #8]
 8004898:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	795b      	ldrb	r3, [r3, #5]
 800489e:	2b01      	cmp	r3, #1
 80048a0:	d101      	bne.n	80048a6 <HAL_DAC_ConfigChannel+0x32>
 80048a2:	2302      	movs	r3, #2
 80048a4:	e198      	b.n	8004bd8 <HAL_DAC_ConfigChannel+0x364>
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	2201      	movs	r2, #1
 80048aa:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	2202      	movs	r2, #2
 80048b0:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80048b2:	68bb      	ldr	r3, [r7, #8]
 80048b4:	689b      	ldr	r3, [r3, #8]
 80048b6:	2b04      	cmp	r3, #4
 80048b8:	d17a      	bne.n	80049b0 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80048ba:	f7fe f9fd 	bl	8002cb8 <HAL_GetTick>
 80048be:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d13d      	bne.n	8004942 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80048c6:	e018      	b.n	80048fa <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80048c8:	f7fe f9f6 	bl	8002cb8 <HAL_GetTick>
 80048cc:	4602      	mov	r2, r0
 80048ce:	69bb      	ldr	r3, [r7, #24]
 80048d0:	1ad3      	subs	r3, r2, r3
 80048d2:	2b01      	cmp	r3, #1
 80048d4:	d911      	bls.n	80048fa <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d00a      	beq.n	80048fa <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	691b      	ldr	r3, [r3, #16]
 80048e8:	f043 0208 	orr.w	r2, r3, #8
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	2203      	movs	r2, #3
 80048f4:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80048f6:	2303      	movs	r3, #3
 80048f8:	e16e      	b.n	8004bd8 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004900:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004904:	2b00      	cmp	r3, #0
 8004906:	d1df      	bne.n	80048c8 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	68ba      	ldr	r2, [r7, #8]
 800490e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004910:	641a      	str	r2, [r3, #64]	@ 0x40
 8004912:	e020      	b.n	8004956 <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004914:	f7fe f9d0 	bl	8002cb8 <HAL_GetTick>
 8004918:	4602      	mov	r2, r0
 800491a:	69bb      	ldr	r3, [r7, #24]
 800491c:	1ad3      	subs	r3, r2, r3
 800491e:	2b01      	cmp	r3, #1
 8004920:	d90f      	bls.n	8004942 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004928:	2b00      	cmp	r3, #0
 800492a:	da0a      	bge.n	8004942 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	691b      	ldr	r3, [r3, #16]
 8004930:	f043 0208 	orr.w	r2, r3, #8
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	2203      	movs	r2, #3
 800493c:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800493e:	2303      	movs	r3, #3
 8004940:	e14a      	b.n	8004bd8 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004948:	2b00      	cmp	r3, #0
 800494a:	dbe3      	blt.n	8004914 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	68ba      	ldr	r2, [r7, #8]
 8004952:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004954:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	f003 0310 	and.w	r3, r3, #16
 8004962:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8004966:	fa01 f303 	lsl.w	r3, r1, r3
 800496a:	43db      	mvns	r3, r3
 800496c:	ea02 0103 	and.w	r1, r2, r3
 8004970:	68bb      	ldr	r3, [r7, #8]
 8004972:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	f003 0310 	and.w	r3, r3, #16
 800497a:	409a      	lsls	r2, r3
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	430a      	orrs	r2, r1
 8004982:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	f003 0310 	and.w	r3, r3, #16
 8004990:	21ff      	movs	r1, #255	@ 0xff
 8004992:	fa01 f303 	lsl.w	r3, r1, r3
 8004996:	43db      	mvns	r3, r3
 8004998:	ea02 0103 	and.w	r1, r2, r3
 800499c:	68bb      	ldr	r3, [r7, #8]
 800499e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	f003 0310 	and.w	r3, r3, #16
 80049a6:	409a      	lsls	r2, r3
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	430a      	orrs	r2, r1
 80049ae:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80049b0:	68bb      	ldr	r3, [r7, #8]
 80049b2:	69db      	ldr	r3, [r3, #28]
 80049b4:	2b01      	cmp	r3, #1
 80049b6:	d11d      	bne.n	80049f4 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049be:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	f003 0310 	and.w	r3, r3, #16
 80049c6:	221f      	movs	r2, #31
 80049c8:	fa02 f303 	lsl.w	r3, r2, r3
 80049cc:	43db      	mvns	r3, r3
 80049ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049d0:	4013      	ands	r3, r2
 80049d2:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80049d4:	68bb      	ldr	r3, [r7, #8]
 80049d6:	6a1b      	ldr	r3, [r3, #32]
 80049d8:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	f003 0310 	and.w	r3, r3, #16
 80049e0:	697a      	ldr	r2, [r7, #20]
 80049e2:	fa02 f303 	lsl.w	r3, r2, r3
 80049e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049e8:	4313      	orrs	r3, r2
 80049ea:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049f2:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049fa:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	f003 0310 	and.w	r3, r3, #16
 8004a02:	2207      	movs	r2, #7
 8004a04:	fa02 f303 	lsl.w	r3, r2, r3
 8004a08:	43db      	mvns	r3, r3
 8004a0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a0c:	4013      	ands	r3, r2
 8004a0e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8004a10:	68bb      	ldr	r3, [r7, #8]
 8004a12:	699b      	ldr	r3, [r3, #24]
 8004a14:	2b01      	cmp	r3, #1
 8004a16:	d102      	bne.n	8004a1e <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 8004a18:	2300      	movs	r3, #0
 8004a1a:	623b      	str	r3, [r7, #32]
 8004a1c:	e00f      	b.n	8004a3e <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8004a1e:	68bb      	ldr	r3, [r7, #8]
 8004a20:	699b      	ldr	r3, [r3, #24]
 8004a22:	2b02      	cmp	r3, #2
 8004a24:	d102      	bne.n	8004a2c <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8004a26:	2301      	movs	r3, #1
 8004a28:	623b      	str	r3, [r7, #32]
 8004a2a:	e008      	b.n	8004a3e <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	695b      	ldr	r3, [r3, #20]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d102      	bne.n	8004a3a <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8004a34:	2301      	movs	r3, #1
 8004a36:	623b      	str	r3, [r7, #32]
 8004a38:	e001      	b.n	8004a3e <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8004a3e:	68bb      	ldr	r3, [r7, #8]
 8004a40:	689a      	ldr	r2, [r3, #8]
 8004a42:	68bb      	ldr	r3, [r7, #8]
 8004a44:	695b      	ldr	r3, [r3, #20]
 8004a46:	4313      	orrs	r3, r2
 8004a48:	6a3a      	ldr	r2, [r7, #32]
 8004a4a:	4313      	orrs	r3, r2
 8004a4c:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	f003 0310 	and.w	r3, r3, #16
 8004a54:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004a58:	fa02 f303 	lsl.w	r3, r2, r3
 8004a5c:	43db      	mvns	r3, r3
 8004a5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a60:	4013      	ands	r3, r2
 8004a62:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	791b      	ldrb	r3, [r3, #4]
 8004a68:	2b01      	cmp	r3, #1
 8004a6a:	d102      	bne.n	8004a72 <HAL_DAC_ConfigChannel+0x1fe>
 8004a6c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004a70:	e000      	b.n	8004a74 <HAL_DAC_ConfigChannel+0x200>
 8004a72:	2300      	movs	r3, #0
 8004a74:	697a      	ldr	r2, [r7, #20]
 8004a76:	4313      	orrs	r3, r2
 8004a78:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	f003 0310 	and.w	r3, r3, #16
 8004a80:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004a84:	fa02 f303 	lsl.w	r3, r2, r3
 8004a88:	43db      	mvns	r3, r3
 8004a8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a8c:	4013      	ands	r3, r2
 8004a8e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	795b      	ldrb	r3, [r3, #5]
 8004a94:	2b01      	cmp	r3, #1
 8004a96:	d102      	bne.n	8004a9e <HAL_DAC_ConfigChannel+0x22a>
 8004a98:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004a9c:	e000      	b.n	8004aa0 <HAL_DAC_ConfigChannel+0x22c>
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	697a      	ldr	r2, [r7, #20]
 8004aa2:	4313      	orrs	r3, r2
 8004aa4:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8004aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aa8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8004aac:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8004aae:	68bb      	ldr	r3, [r7, #8]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	2b02      	cmp	r3, #2
 8004ab4:	d114      	bne.n	8004ae0 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8004ab6:	f002 ffed 	bl	8007a94 <HAL_RCC_GetHCLKFreq>
 8004aba:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8004abc:	693b      	ldr	r3, [r7, #16]
 8004abe:	4a48      	ldr	r2, [pc, #288]	@ (8004be0 <HAL_DAC_ConfigChannel+0x36c>)
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d904      	bls.n	8004ace <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8004ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ac6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004aca:	627b      	str	r3, [r7, #36]	@ 0x24
 8004acc:	e00f      	b.n	8004aee <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8004ace:	693b      	ldr	r3, [r7, #16]
 8004ad0:	4a44      	ldr	r2, [pc, #272]	@ (8004be4 <HAL_DAC_ConfigChannel+0x370>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d90a      	bls.n	8004aec <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8004ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ad8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004adc:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ade:	e006      	b.n	8004aee <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8004ae0:	68bb      	ldr	r3, [r7, #8]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	627b      	str	r3, [r7, #36]	@ 0x24
 8004aea:	e000      	b.n	8004aee <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8004aec:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	f003 0310 	and.w	r3, r3, #16
 8004af4:	697a      	ldr	r2, [r7, #20]
 8004af6:	fa02 f303 	lsl.w	r3, r2, r3
 8004afa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004afc:	4313      	orrs	r3, r2
 8004afe:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b06:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	6819      	ldr	r1, [r3, #0]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	f003 0310 	and.w	r3, r3, #16
 8004b14:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004b18:	fa02 f303 	lsl.w	r3, r2, r3
 8004b1c:	43da      	mvns	r2, r3
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	400a      	ands	r2, r1
 8004b24:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	f003 0310 	and.w	r3, r3, #16
 8004b34:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8004b38:	fa02 f303 	lsl.w	r3, r2, r3
 8004b3c:	43db      	mvns	r3, r3
 8004b3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b40:	4013      	ands	r3, r2
 8004b42:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	68db      	ldr	r3, [r3, #12]
 8004b48:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	f003 0310 	and.w	r3, r3, #16
 8004b50:	697a      	ldr	r2, [r7, #20]
 8004b52:	fa02 f303 	lsl.w	r3, r2, r3
 8004b56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b62:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	6819      	ldr	r1, [r3, #0]
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	f003 0310 	and.w	r3, r3, #16
 8004b70:	22c0      	movs	r2, #192	@ 0xc0
 8004b72:	fa02 f303 	lsl.w	r3, r2, r3
 8004b76:	43da      	mvns	r2, r3
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	400a      	ands	r2, r1
 8004b7e:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	68db      	ldr	r3, [r3, #12]
 8004b84:	089b      	lsrs	r3, r3, #2
 8004b86:	f003 030f 	and.w	r3, r3, #15
 8004b8a:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8004b8c:	68bb      	ldr	r3, [r7, #8]
 8004b8e:	691b      	ldr	r3, [r3, #16]
 8004b90:	089b      	lsrs	r3, r3, #2
 8004b92:	021b      	lsls	r3, r3, #8
 8004b94:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004b98:	697a      	ldr	r2, [r7, #20]
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	f003 0310 	and.w	r3, r3, #16
 8004baa:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8004bae:	fa01 f303 	lsl.w	r3, r1, r3
 8004bb2:	43db      	mvns	r3, r3
 8004bb4:	ea02 0103 	and.w	r1, r2, r3
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	f003 0310 	and.w	r3, r3, #16
 8004bbe:	697a      	ldr	r2, [r7, #20]
 8004bc0:	409a      	lsls	r2, r3
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	430a      	orrs	r2, r1
 8004bc8:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	2201      	movs	r2, #1
 8004bce:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8004bd6:	7ffb      	ldrb	r3, [r7, #31]
}
 8004bd8:	4618      	mov	r0, r3
 8004bda:	3728      	adds	r7, #40	@ 0x28
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bd80      	pop	{r7, pc}
 8004be0:	09896800 	.word	0x09896800
 8004be4:	04c4b400 	.word	0x04c4b400

08004be8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b084      	sub	sp, #16
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d101      	bne.n	8004bfa <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004bf6:	2301      	movs	r3, #1
 8004bf8:	e08d      	b.n	8004d16 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	461a      	mov	r2, r3
 8004c00:	4b47      	ldr	r3, [pc, #284]	@ (8004d20 <HAL_DMA_Init+0x138>)
 8004c02:	429a      	cmp	r2, r3
 8004c04:	d80f      	bhi.n	8004c26 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	461a      	mov	r2, r3
 8004c0c:	4b45      	ldr	r3, [pc, #276]	@ (8004d24 <HAL_DMA_Init+0x13c>)
 8004c0e:	4413      	add	r3, r2
 8004c10:	4a45      	ldr	r2, [pc, #276]	@ (8004d28 <HAL_DMA_Init+0x140>)
 8004c12:	fba2 2303 	umull	r2, r3, r2, r3
 8004c16:	091b      	lsrs	r3, r3, #4
 8004c18:	009a      	lsls	r2, r3, #2
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	4a42      	ldr	r2, [pc, #264]	@ (8004d2c <HAL_DMA_Init+0x144>)
 8004c22:	641a      	str	r2, [r3, #64]	@ 0x40
 8004c24:	e00e      	b.n	8004c44 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	461a      	mov	r2, r3
 8004c2c:	4b40      	ldr	r3, [pc, #256]	@ (8004d30 <HAL_DMA_Init+0x148>)
 8004c2e:	4413      	add	r3, r2
 8004c30:	4a3d      	ldr	r2, [pc, #244]	@ (8004d28 <HAL_DMA_Init+0x140>)
 8004c32:	fba2 2303 	umull	r2, r3, r2, r3
 8004c36:	091b      	lsrs	r3, r3, #4
 8004c38:	009a      	lsls	r2, r3, #2
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	4a3c      	ldr	r2, [pc, #240]	@ (8004d34 <HAL_DMA_Init+0x14c>)
 8004c42:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2202      	movs	r2, #2
 8004c48:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004c5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c5e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004c68:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	691b      	ldr	r3, [r3, #16]
 8004c6e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004c74:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	699b      	ldr	r3, [r3, #24]
 8004c7a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004c80:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6a1b      	ldr	r3, [r3, #32]
 8004c86:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004c88:	68fa      	ldr	r2, [r7, #12]
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	68fa      	ldr	r2, [r7, #12]
 8004c94:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004c96:	6878      	ldr	r0, [r7, #4]
 8004c98:	f000 fa82 	bl	80051a0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	689b      	ldr	r3, [r3, #8]
 8004ca0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004ca4:	d102      	bne.n	8004cac <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	685a      	ldr	r2, [r3, #4]
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004cb4:	b2d2      	uxtb	r2, r2
 8004cb6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004cbc:	687a      	ldr	r2, [r7, #4]
 8004cbe:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004cc0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d010      	beq.n	8004cec <HAL_DMA_Init+0x104>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	685b      	ldr	r3, [r3, #4]
 8004cce:	2b04      	cmp	r3, #4
 8004cd0:	d80c      	bhi.n	8004cec <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004cd2:	6878      	ldr	r0, [r7, #4]
 8004cd4:	f000 faa2 	bl	800521c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cdc:	2200      	movs	r2, #0
 8004cde:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ce4:	687a      	ldr	r2, [r7, #4]
 8004ce6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004ce8:	605a      	str	r2, [r3, #4]
 8004cea:	e008      	b.n	8004cfe <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2200      	movs	r2, #0
 8004cf0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2200      	movs	r2, #0
 8004d02:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2201      	movs	r2, #1
 8004d08:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2200      	movs	r2, #0
 8004d10:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004d14:	2300      	movs	r3, #0
}
 8004d16:	4618      	mov	r0, r3
 8004d18:	3710      	adds	r7, #16
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bd80      	pop	{r7, pc}
 8004d1e:	bf00      	nop
 8004d20:	40020407 	.word	0x40020407
 8004d24:	bffdfff8 	.word	0xbffdfff8
 8004d28:	cccccccd 	.word	0xcccccccd
 8004d2c:	40020000 	.word	0x40020000
 8004d30:	bffdfbf8 	.word	0xbffdfbf8
 8004d34:	40020400 	.word	0x40020400

08004d38 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b086      	sub	sp, #24
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	60f8      	str	r0, [r7, #12]
 8004d40:	60b9      	str	r1, [r7, #8]
 8004d42:	607a      	str	r2, [r7, #4]
 8004d44:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d46:	2300      	movs	r3, #0
 8004d48:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004d50:	2b01      	cmp	r3, #1
 8004d52:	d101      	bne.n	8004d58 <HAL_DMA_Start_IT+0x20>
 8004d54:	2302      	movs	r3, #2
 8004d56:	e066      	b.n	8004e26 <HAL_DMA_Start_IT+0xee>
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004d66:	b2db      	uxtb	r3, r3
 8004d68:	2b01      	cmp	r3, #1
 8004d6a:	d155      	bne.n	8004e18 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	2202      	movs	r2, #2
 8004d70:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	2200      	movs	r2, #0
 8004d78:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	681a      	ldr	r2, [r3, #0]
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f022 0201 	bic.w	r2, r2, #1
 8004d88:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	687a      	ldr	r2, [r7, #4]
 8004d8e:	68b9      	ldr	r1, [r7, #8]
 8004d90:	68f8      	ldr	r0, [r7, #12]
 8004d92:	f000 f9c7 	bl	8005124 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d008      	beq.n	8004db0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	681a      	ldr	r2, [r3, #0]
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f042 020e 	orr.w	r2, r2, #14
 8004dac:	601a      	str	r2, [r3, #0]
 8004dae:	e00f      	b.n	8004dd0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f022 0204 	bic.w	r2, r2, #4
 8004dbe:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	681a      	ldr	r2, [r3, #0]
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f042 020a 	orr.w	r2, r2, #10
 8004dce:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d007      	beq.n	8004dee <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004de2:	681a      	ldr	r2, [r3, #0]
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004de8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004dec:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d007      	beq.n	8004e06 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e00:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004e04:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	681a      	ldr	r2, [r3, #0]
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f042 0201 	orr.w	r2, r2, #1
 8004e14:	601a      	str	r2, [r3, #0]
 8004e16:	e005      	b.n	8004e24 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004e20:	2302      	movs	r3, #2
 8004e22:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004e24:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e26:	4618      	mov	r0, r3
 8004e28:	3718      	adds	r7, #24
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bd80      	pop	{r7, pc}

08004e2e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004e2e:	b480      	push	{r7}
 8004e30:	b085      	sub	sp, #20
 8004e32:	af00      	add	r7, sp, #0
 8004e34:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e36:	2300      	movs	r3, #0
 8004e38:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004e40:	b2db      	uxtb	r3, r3
 8004e42:	2b02      	cmp	r3, #2
 8004e44:	d005      	beq.n	8004e52 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2204      	movs	r2, #4
 8004e4a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004e4c:	2301      	movs	r3, #1
 8004e4e:	73fb      	strb	r3, [r7, #15]
 8004e50:	e037      	b.n	8004ec2 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	681a      	ldr	r2, [r3, #0]
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f022 020e 	bic.w	r2, r2, #14
 8004e60:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e66:	681a      	ldr	r2, [r3, #0]
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e6c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004e70:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	681a      	ldr	r2, [r3, #0]
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f022 0201 	bic.w	r2, r2, #1
 8004e80:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e86:	f003 021f 	and.w	r2, r3, #31
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e8e:	2101      	movs	r1, #1
 8004e90:	fa01 f202 	lsl.w	r2, r1, r2
 8004e94:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e9a:	687a      	ldr	r2, [r7, #4]
 8004e9c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004e9e:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d00c      	beq.n	8004ec2 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004eac:	681a      	ldr	r2, [r3, #0]
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004eb2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004eb6:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ebc:	687a      	ldr	r2, [r7, #4]
 8004ebe:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004ec0:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2201      	movs	r2, #1
 8004ec6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8004ed2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	3714      	adds	r7, #20
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ede:	4770      	bx	lr

08004ee0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b084      	sub	sp, #16
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ee8:	2300      	movs	r3, #0
 8004eea:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004ef2:	b2db      	uxtb	r3, r3
 8004ef4:	2b02      	cmp	r3, #2
 8004ef6:	d00d      	beq.n	8004f14 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2204      	movs	r2, #4
 8004efc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2201      	movs	r2, #1
 8004f02:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2200      	movs	r2, #0
 8004f0a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8004f0e:	2301      	movs	r3, #1
 8004f10:	73fb      	strb	r3, [r7, #15]
 8004f12:	e047      	b.n	8004fa4 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	681a      	ldr	r2, [r3, #0]
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f022 020e 	bic.w	r2, r2, #14
 8004f22:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	681a      	ldr	r2, [r3, #0]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f022 0201 	bic.w	r2, r2, #1
 8004f32:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f38:	681a      	ldr	r2, [r3, #0]
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f3e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004f42:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f48:	f003 021f 	and.w	r2, r3, #31
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f50:	2101      	movs	r1, #1
 8004f52:	fa01 f202 	lsl.w	r2, r1, r2
 8004f56:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f5c:	687a      	ldr	r2, [r7, #4]
 8004f5e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004f60:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d00c      	beq.n	8004f84 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f6e:	681a      	ldr	r2, [r3, #0]
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f74:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004f78:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f7e:	687a      	ldr	r2, [r7, #4]
 8004f80:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004f82:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2201      	movs	r2, #1
 8004f88:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2200      	movs	r2, #0
 8004f90:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d003      	beq.n	8004fa4 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fa0:	6878      	ldr	r0, [r7, #4]
 8004fa2:	4798      	blx	r3
    }
  }
  return status;
 8004fa4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	3710      	adds	r7, #16
 8004faa:	46bd      	mov	sp, r7
 8004fac:	bd80      	pop	{r7, pc}

08004fae <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004fae:	b580      	push	{r7, lr}
 8004fb0:	b084      	sub	sp, #16
 8004fb2:	af00      	add	r7, sp, #0
 8004fb4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fca:	f003 031f 	and.w	r3, r3, #31
 8004fce:	2204      	movs	r2, #4
 8004fd0:	409a      	lsls	r2, r3
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	4013      	ands	r3, r2
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d026      	beq.n	8005028 <HAL_DMA_IRQHandler+0x7a>
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	f003 0304 	and.w	r3, r3, #4
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d021      	beq.n	8005028 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f003 0320 	and.w	r3, r3, #32
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d107      	bne.n	8005002 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	681a      	ldr	r2, [r3, #0]
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f022 0204 	bic.w	r2, r2, #4
 8005000:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005006:	f003 021f 	and.w	r2, r3, #31
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800500e:	2104      	movs	r1, #4
 8005010:	fa01 f202 	lsl.w	r2, r1, r2
 8005014:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800501a:	2b00      	cmp	r3, #0
 800501c:	d071      	beq.n	8005102 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005022:	6878      	ldr	r0, [r7, #4]
 8005024:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8005026:	e06c      	b.n	8005102 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800502c:	f003 031f 	and.w	r3, r3, #31
 8005030:	2202      	movs	r2, #2
 8005032:	409a      	lsls	r2, r3
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	4013      	ands	r3, r2
 8005038:	2b00      	cmp	r3, #0
 800503a:	d02e      	beq.n	800509a <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	f003 0302 	and.w	r3, r3, #2
 8005042:	2b00      	cmp	r3, #0
 8005044:	d029      	beq.n	800509a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f003 0320 	and.w	r3, r3, #32
 8005050:	2b00      	cmp	r3, #0
 8005052:	d10b      	bne.n	800506c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	681a      	ldr	r2, [r3, #0]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f022 020a 	bic.w	r2, r2, #10
 8005062:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2201      	movs	r2, #1
 8005068:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005070:	f003 021f 	and.w	r2, r3, #31
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005078:	2102      	movs	r1, #2
 800507a:	fa01 f202 	lsl.w	r2, r1, r2
 800507e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2200      	movs	r2, #0
 8005084:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800508c:	2b00      	cmp	r3, #0
 800508e:	d038      	beq.n	8005102 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005094:	6878      	ldr	r0, [r7, #4]
 8005096:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005098:	e033      	b.n	8005102 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800509e:	f003 031f 	and.w	r3, r3, #31
 80050a2:	2208      	movs	r2, #8
 80050a4:	409a      	lsls	r2, r3
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	4013      	ands	r3, r2
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d02a      	beq.n	8005104 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80050ae:	68bb      	ldr	r3, [r7, #8]
 80050b0:	f003 0308 	and.w	r3, r3, #8
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d025      	beq.n	8005104 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	681a      	ldr	r2, [r3, #0]
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f022 020e 	bic.w	r2, r2, #14
 80050c6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050cc:	f003 021f 	and.w	r2, r3, #31
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050d4:	2101      	movs	r1, #1
 80050d6:	fa01 f202 	lsl.w	r2, r1, r2
 80050da:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2201      	movs	r2, #1
 80050e0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2201      	movs	r2, #1
 80050e6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2200      	movs	r2, #0
 80050ee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d004      	beq.n	8005104 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050fe:	6878      	ldr	r0, [r7, #4]
 8005100:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005102:	bf00      	nop
 8005104:	bf00      	nop
}
 8005106:	3710      	adds	r7, #16
 8005108:	46bd      	mov	sp, r7
 800510a:	bd80      	pop	{r7, pc}

0800510c <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800510c:	b480      	push	{r7}
 800510e:	b083      	sub	sp, #12
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8005118:	4618      	mov	r0, r3
 800511a:	370c      	adds	r7, #12
 800511c:	46bd      	mov	sp, r7
 800511e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005122:	4770      	bx	lr

08005124 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005124:	b480      	push	{r7}
 8005126:	b085      	sub	sp, #20
 8005128:	af00      	add	r7, sp, #0
 800512a:	60f8      	str	r0, [r7, #12]
 800512c:	60b9      	str	r1, [r7, #8]
 800512e:	607a      	str	r2, [r7, #4]
 8005130:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005136:	68fa      	ldr	r2, [r7, #12]
 8005138:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800513a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005140:	2b00      	cmp	r3, #0
 8005142:	d004      	beq.n	800514e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005148:	68fa      	ldr	r2, [r7, #12]
 800514a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800514c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005152:	f003 021f 	and.w	r2, r3, #31
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800515a:	2101      	movs	r1, #1
 800515c:	fa01 f202 	lsl.w	r2, r1, r2
 8005160:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	683a      	ldr	r2, [r7, #0]
 8005168:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	689b      	ldr	r3, [r3, #8]
 800516e:	2b10      	cmp	r3, #16
 8005170:	d108      	bne.n	8005184 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	687a      	ldr	r2, [r7, #4]
 8005178:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	68ba      	ldr	r2, [r7, #8]
 8005180:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005182:	e007      	b.n	8005194 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	68ba      	ldr	r2, [r7, #8]
 800518a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	687a      	ldr	r2, [r7, #4]
 8005192:	60da      	str	r2, [r3, #12]
}
 8005194:	bf00      	nop
 8005196:	3714      	adds	r7, #20
 8005198:	46bd      	mov	sp, r7
 800519a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519e:	4770      	bx	lr

080051a0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80051a0:	b480      	push	{r7}
 80051a2:	b087      	sub	sp, #28
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	461a      	mov	r2, r3
 80051ae:	4b16      	ldr	r3, [pc, #88]	@ (8005208 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80051b0:	429a      	cmp	r2, r3
 80051b2:	d802      	bhi.n	80051ba <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80051b4:	4b15      	ldr	r3, [pc, #84]	@ (800520c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80051b6:	617b      	str	r3, [r7, #20]
 80051b8:	e001      	b.n	80051be <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80051ba:	4b15      	ldr	r3, [pc, #84]	@ (8005210 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80051bc:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	b2db      	uxtb	r3, r3
 80051c8:	3b08      	subs	r3, #8
 80051ca:	4a12      	ldr	r2, [pc, #72]	@ (8005214 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80051cc:	fba2 2303 	umull	r2, r3, r2, r3
 80051d0:	091b      	lsrs	r3, r3, #4
 80051d2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051d8:	089b      	lsrs	r3, r3, #2
 80051da:	009a      	lsls	r2, r3, #2
 80051dc:	693b      	ldr	r3, [r7, #16]
 80051de:	4413      	add	r3, r2
 80051e0:	461a      	mov	r2, r3
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	4a0b      	ldr	r2, [pc, #44]	@ (8005218 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80051ea:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	f003 031f 	and.w	r3, r3, #31
 80051f2:	2201      	movs	r2, #1
 80051f4:	409a      	lsls	r2, r3
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80051fa:	bf00      	nop
 80051fc:	371c      	adds	r7, #28
 80051fe:	46bd      	mov	sp, r7
 8005200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005204:	4770      	bx	lr
 8005206:	bf00      	nop
 8005208:	40020407 	.word	0x40020407
 800520c:	40020800 	.word	0x40020800
 8005210:	40020820 	.word	0x40020820
 8005214:	cccccccd 	.word	0xcccccccd
 8005218:	40020880 	.word	0x40020880

0800521c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800521c:	b480      	push	{r7}
 800521e:	b085      	sub	sp, #20
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	685b      	ldr	r3, [r3, #4]
 8005228:	b2db      	uxtb	r3, r3
 800522a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800522c:	68fa      	ldr	r2, [r7, #12]
 800522e:	4b0b      	ldr	r3, [pc, #44]	@ (800525c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005230:	4413      	add	r3, r2
 8005232:	009b      	lsls	r3, r3, #2
 8005234:	461a      	mov	r2, r3
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	4a08      	ldr	r2, [pc, #32]	@ (8005260 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800523e:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	3b01      	subs	r3, #1
 8005244:	f003 031f 	and.w	r3, r3, #31
 8005248:	2201      	movs	r2, #1
 800524a:	409a      	lsls	r2, r3
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8005250:	bf00      	nop
 8005252:	3714      	adds	r7, #20
 8005254:	46bd      	mov	sp, r7
 8005256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525a:	4770      	bx	lr
 800525c:	1000823f 	.word	0x1000823f
 8005260:	40020940 	.word	0x40020940

08005264 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005264:	b480      	push	{r7}
 8005266:	b087      	sub	sp, #28
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
 800526c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800526e:	2300      	movs	r3, #0
 8005270:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005272:	e15a      	b.n	800552a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	681a      	ldr	r2, [r3, #0]
 8005278:	2101      	movs	r1, #1
 800527a:	697b      	ldr	r3, [r7, #20]
 800527c:	fa01 f303 	lsl.w	r3, r1, r3
 8005280:	4013      	ands	r3, r2
 8005282:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2b00      	cmp	r3, #0
 8005288:	f000 814c 	beq.w	8005524 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	685b      	ldr	r3, [r3, #4]
 8005290:	f003 0303 	and.w	r3, r3, #3
 8005294:	2b01      	cmp	r3, #1
 8005296:	d005      	beq.n	80052a4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	685b      	ldr	r3, [r3, #4]
 800529c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80052a0:	2b02      	cmp	r3, #2
 80052a2:	d130      	bne.n	8005306 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	689b      	ldr	r3, [r3, #8]
 80052a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80052aa:	697b      	ldr	r3, [r7, #20]
 80052ac:	005b      	lsls	r3, r3, #1
 80052ae:	2203      	movs	r2, #3
 80052b0:	fa02 f303 	lsl.w	r3, r2, r3
 80052b4:	43db      	mvns	r3, r3
 80052b6:	693a      	ldr	r2, [r7, #16]
 80052b8:	4013      	ands	r3, r2
 80052ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	68da      	ldr	r2, [r3, #12]
 80052c0:	697b      	ldr	r3, [r7, #20]
 80052c2:	005b      	lsls	r3, r3, #1
 80052c4:	fa02 f303 	lsl.w	r3, r2, r3
 80052c8:	693a      	ldr	r2, [r7, #16]
 80052ca:	4313      	orrs	r3, r2
 80052cc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	693a      	ldr	r2, [r7, #16]
 80052d2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	685b      	ldr	r3, [r3, #4]
 80052d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80052da:	2201      	movs	r2, #1
 80052dc:	697b      	ldr	r3, [r7, #20]
 80052de:	fa02 f303 	lsl.w	r3, r2, r3
 80052e2:	43db      	mvns	r3, r3
 80052e4:	693a      	ldr	r2, [r7, #16]
 80052e6:	4013      	ands	r3, r2
 80052e8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	685b      	ldr	r3, [r3, #4]
 80052ee:	091b      	lsrs	r3, r3, #4
 80052f0:	f003 0201 	and.w	r2, r3, #1
 80052f4:	697b      	ldr	r3, [r7, #20]
 80052f6:	fa02 f303 	lsl.w	r3, r2, r3
 80052fa:	693a      	ldr	r2, [r7, #16]
 80052fc:	4313      	orrs	r3, r2
 80052fe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	693a      	ldr	r2, [r7, #16]
 8005304:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005306:	683b      	ldr	r3, [r7, #0]
 8005308:	685b      	ldr	r3, [r3, #4]
 800530a:	f003 0303 	and.w	r3, r3, #3
 800530e:	2b03      	cmp	r3, #3
 8005310:	d017      	beq.n	8005342 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	68db      	ldr	r3, [r3, #12]
 8005316:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005318:	697b      	ldr	r3, [r7, #20]
 800531a:	005b      	lsls	r3, r3, #1
 800531c:	2203      	movs	r2, #3
 800531e:	fa02 f303 	lsl.w	r3, r2, r3
 8005322:	43db      	mvns	r3, r3
 8005324:	693a      	ldr	r2, [r7, #16]
 8005326:	4013      	ands	r3, r2
 8005328:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	689a      	ldr	r2, [r3, #8]
 800532e:	697b      	ldr	r3, [r7, #20]
 8005330:	005b      	lsls	r3, r3, #1
 8005332:	fa02 f303 	lsl.w	r3, r2, r3
 8005336:	693a      	ldr	r2, [r7, #16]
 8005338:	4313      	orrs	r3, r2
 800533a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	693a      	ldr	r2, [r7, #16]
 8005340:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	685b      	ldr	r3, [r3, #4]
 8005346:	f003 0303 	and.w	r3, r3, #3
 800534a:	2b02      	cmp	r3, #2
 800534c:	d123      	bne.n	8005396 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800534e:	697b      	ldr	r3, [r7, #20]
 8005350:	08da      	lsrs	r2, r3, #3
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	3208      	adds	r2, #8
 8005356:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800535a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800535c:	697b      	ldr	r3, [r7, #20]
 800535e:	f003 0307 	and.w	r3, r3, #7
 8005362:	009b      	lsls	r3, r3, #2
 8005364:	220f      	movs	r2, #15
 8005366:	fa02 f303 	lsl.w	r3, r2, r3
 800536a:	43db      	mvns	r3, r3
 800536c:	693a      	ldr	r2, [r7, #16]
 800536e:	4013      	ands	r3, r2
 8005370:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	691a      	ldr	r2, [r3, #16]
 8005376:	697b      	ldr	r3, [r7, #20]
 8005378:	f003 0307 	and.w	r3, r3, #7
 800537c:	009b      	lsls	r3, r3, #2
 800537e:	fa02 f303 	lsl.w	r3, r2, r3
 8005382:	693a      	ldr	r2, [r7, #16]
 8005384:	4313      	orrs	r3, r2
 8005386:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	08da      	lsrs	r2, r3, #3
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	3208      	adds	r2, #8
 8005390:	6939      	ldr	r1, [r7, #16]
 8005392:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800539c:	697b      	ldr	r3, [r7, #20]
 800539e:	005b      	lsls	r3, r3, #1
 80053a0:	2203      	movs	r2, #3
 80053a2:	fa02 f303 	lsl.w	r3, r2, r3
 80053a6:	43db      	mvns	r3, r3
 80053a8:	693a      	ldr	r2, [r7, #16]
 80053aa:	4013      	ands	r3, r2
 80053ac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	f003 0203 	and.w	r2, r3, #3
 80053b6:	697b      	ldr	r3, [r7, #20]
 80053b8:	005b      	lsls	r3, r3, #1
 80053ba:	fa02 f303 	lsl.w	r3, r2, r3
 80053be:	693a      	ldr	r2, [r7, #16]
 80053c0:	4313      	orrs	r3, r2
 80053c2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	693a      	ldr	r2, [r7, #16]
 80053c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	685b      	ldr	r3, [r3, #4]
 80053ce:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	f000 80a6 	beq.w	8005524 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80053d8:	4b5b      	ldr	r3, [pc, #364]	@ (8005548 <HAL_GPIO_Init+0x2e4>)
 80053da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053dc:	4a5a      	ldr	r2, [pc, #360]	@ (8005548 <HAL_GPIO_Init+0x2e4>)
 80053de:	f043 0301 	orr.w	r3, r3, #1
 80053e2:	6613      	str	r3, [r2, #96]	@ 0x60
 80053e4:	4b58      	ldr	r3, [pc, #352]	@ (8005548 <HAL_GPIO_Init+0x2e4>)
 80053e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053e8:	f003 0301 	and.w	r3, r3, #1
 80053ec:	60bb      	str	r3, [r7, #8]
 80053ee:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80053f0:	4a56      	ldr	r2, [pc, #344]	@ (800554c <HAL_GPIO_Init+0x2e8>)
 80053f2:	697b      	ldr	r3, [r7, #20]
 80053f4:	089b      	lsrs	r3, r3, #2
 80053f6:	3302      	adds	r3, #2
 80053f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80053fc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80053fe:	697b      	ldr	r3, [r7, #20]
 8005400:	f003 0303 	and.w	r3, r3, #3
 8005404:	009b      	lsls	r3, r3, #2
 8005406:	220f      	movs	r2, #15
 8005408:	fa02 f303 	lsl.w	r3, r2, r3
 800540c:	43db      	mvns	r3, r3
 800540e:	693a      	ldr	r2, [r7, #16]
 8005410:	4013      	ands	r3, r2
 8005412:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800541a:	d01f      	beq.n	800545c <HAL_GPIO_Init+0x1f8>
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	4a4c      	ldr	r2, [pc, #304]	@ (8005550 <HAL_GPIO_Init+0x2ec>)
 8005420:	4293      	cmp	r3, r2
 8005422:	d019      	beq.n	8005458 <HAL_GPIO_Init+0x1f4>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	4a4b      	ldr	r2, [pc, #300]	@ (8005554 <HAL_GPIO_Init+0x2f0>)
 8005428:	4293      	cmp	r3, r2
 800542a:	d013      	beq.n	8005454 <HAL_GPIO_Init+0x1f0>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	4a4a      	ldr	r2, [pc, #296]	@ (8005558 <HAL_GPIO_Init+0x2f4>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d00d      	beq.n	8005450 <HAL_GPIO_Init+0x1ec>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	4a49      	ldr	r2, [pc, #292]	@ (800555c <HAL_GPIO_Init+0x2f8>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d007      	beq.n	800544c <HAL_GPIO_Init+0x1e8>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	4a48      	ldr	r2, [pc, #288]	@ (8005560 <HAL_GPIO_Init+0x2fc>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d101      	bne.n	8005448 <HAL_GPIO_Init+0x1e4>
 8005444:	2305      	movs	r3, #5
 8005446:	e00a      	b.n	800545e <HAL_GPIO_Init+0x1fa>
 8005448:	2306      	movs	r3, #6
 800544a:	e008      	b.n	800545e <HAL_GPIO_Init+0x1fa>
 800544c:	2304      	movs	r3, #4
 800544e:	e006      	b.n	800545e <HAL_GPIO_Init+0x1fa>
 8005450:	2303      	movs	r3, #3
 8005452:	e004      	b.n	800545e <HAL_GPIO_Init+0x1fa>
 8005454:	2302      	movs	r3, #2
 8005456:	e002      	b.n	800545e <HAL_GPIO_Init+0x1fa>
 8005458:	2301      	movs	r3, #1
 800545a:	e000      	b.n	800545e <HAL_GPIO_Init+0x1fa>
 800545c:	2300      	movs	r3, #0
 800545e:	697a      	ldr	r2, [r7, #20]
 8005460:	f002 0203 	and.w	r2, r2, #3
 8005464:	0092      	lsls	r2, r2, #2
 8005466:	4093      	lsls	r3, r2
 8005468:	693a      	ldr	r2, [r7, #16]
 800546a:	4313      	orrs	r3, r2
 800546c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800546e:	4937      	ldr	r1, [pc, #220]	@ (800554c <HAL_GPIO_Init+0x2e8>)
 8005470:	697b      	ldr	r3, [r7, #20]
 8005472:	089b      	lsrs	r3, r3, #2
 8005474:	3302      	adds	r3, #2
 8005476:	693a      	ldr	r2, [r7, #16]
 8005478:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800547c:	4b39      	ldr	r3, [pc, #228]	@ (8005564 <HAL_GPIO_Init+0x300>)
 800547e:	689b      	ldr	r3, [r3, #8]
 8005480:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	43db      	mvns	r3, r3
 8005486:	693a      	ldr	r2, [r7, #16]
 8005488:	4013      	ands	r3, r2
 800548a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	685b      	ldr	r3, [r3, #4]
 8005490:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005494:	2b00      	cmp	r3, #0
 8005496:	d003      	beq.n	80054a0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8005498:	693a      	ldr	r2, [r7, #16]
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	4313      	orrs	r3, r2
 800549e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80054a0:	4a30      	ldr	r2, [pc, #192]	@ (8005564 <HAL_GPIO_Init+0x300>)
 80054a2:	693b      	ldr	r3, [r7, #16]
 80054a4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80054a6:	4b2f      	ldr	r3, [pc, #188]	@ (8005564 <HAL_GPIO_Init+0x300>)
 80054a8:	68db      	ldr	r3, [r3, #12]
 80054aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	43db      	mvns	r3, r3
 80054b0:	693a      	ldr	r2, [r7, #16]
 80054b2:	4013      	ands	r3, r2
 80054b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d003      	beq.n	80054ca <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80054c2:	693a      	ldr	r2, [r7, #16]
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	4313      	orrs	r3, r2
 80054c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80054ca:	4a26      	ldr	r2, [pc, #152]	@ (8005564 <HAL_GPIO_Init+0x300>)
 80054cc:	693b      	ldr	r3, [r7, #16]
 80054ce:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80054d0:	4b24      	ldr	r3, [pc, #144]	@ (8005564 <HAL_GPIO_Init+0x300>)
 80054d2:	685b      	ldr	r3, [r3, #4]
 80054d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	43db      	mvns	r3, r3
 80054da:	693a      	ldr	r2, [r7, #16]
 80054dc:	4013      	ands	r3, r2
 80054de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d003      	beq.n	80054f4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80054ec:	693a      	ldr	r2, [r7, #16]
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	4313      	orrs	r3, r2
 80054f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80054f4:	4a1b      	ldr	r2, [pc, #108]	@ (8005564 <HAL_GPIO_Init+0x300>)
 80054f6:	693b      	ldr	r3, [r7, #16]
 80054f8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80054fa:	4b1a      	ldr	r3, [pc, #104]	@ (8005564 <HAL_GPIO_Init+0x300>)
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	43db      	mvns	r3, r3
 8005504:	693a      	ldr	r2, [r7, #16]
 8005506:	4013      	ands	r3, r2
 8005508:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	685b      	ldr	r3, [r3, #4]
 800550e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005512:	2b00      	cmp	r3, #0
 8005514:	d003      	beq.n	800551e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8005516:	693a      	ldr	r2, [r7, #16]
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	4313      	orrs	r3, r2
 800551c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800551e:	4a11      	ldr	r2, [pc, #68]	@ (8005564 <HAL_GPIO_Init+0x300>)
 8005520:	693b      	ldr	r3, [r7, #16]
 8005522:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005524:	697b      	ldr	r3, [r7, #20]
 8005526:	3301      	adds	r3, #1
 8005528:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	681a      	ldr	r2, [r3, #0]
 800552e:	697b      	ldr	r3, [r7, #20]
 8005530:	fa22 f303 	lsr.w	r3, r2, r3
 8005534:	2b00      	cmp	r3, #0
 8005536:	f47f ae9d 	bne.w	8005274 <HAL_GPIO_Init+0x10>
  }
}
 800553a:	bf00      	nop
 800553c:	bf00      	nop
 800553e:	371c      	adds	r7, #28
 8005540:	46bd      	mov	sp, r7
 8005542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005546:	4770      	bx	lr
 8005548:	40021000 	.word	0x40021000
 800554c:	40010000 	.word	0x40010000
 8005550:	48000400 	.word	0x48000400
 8005554:	48000800 	.word	0x48000800
 8005558:	48000c00 	.word	0x48000c00
 800555c:	48001000 	.word	0x48001000
 8005560:	48001400 	.word	0x48001400
 8005564:	40010400 	.word	0x40010400

08005568 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005568:	b480      	push	{r7}
 800556a:	b085      	sub	sp, #20
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
 8005570:	460b      	mov	r3, r1
 8005572:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	691a      	ldr	r2, [r3, #16]
 8005578:	887b      	ldrh	r3, [r7, #2]
 800557a:	4013      	ands	r3, r2
 800557c:	2b00      	cmp	r3, #0
 800557e:	d002      	beq.n	8005586 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005580:	2301      	movs	r3, #1
 8005582:	73fb      	strb	r3, [r7, #15]
 8005584:	e001      	b.n	800558a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005586:	2300      	movs	r3, #0
 8005588:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800558a:	7bfb      	ldrb	r3, [r7, #15]
}
 800558c:	4618      	mov	r0, r3
 800558e:	3714      	adds	r7, #20
 8005590:	46bd      	mov	sp, r7
 8005592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005596:	4770      	bx	lr

08005598 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005598:	b480      	push	{r7}
 800559a:	b083      	sub	sp, #12
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
 80055a0:	460b      	mov	r3, r1
 80055a2:	807b      	strh	r3, [r7, #2]
 80055a4:	4613      	mov	r3, r2
 80055a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80055a8:	787b      	ldrb	r3, [r7, #1]
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d003      	beq.n	80055b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80055ae:	887a      	ldrh	r2, [r7, #2]
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80055b4:	e002      	b.n	80055bc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80055b6:	887a      	ldrh	r2, [r7, #2]
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80055bc:	bf00      	nop
 80055be:	370c      	adds	r7, #12
 80055c0:	46bd      	mov	sp, r7
 80055c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c6:	4770      	bx	lr

080055c8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b084      	sub	sp, #16
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d101      	bne.n	80055da <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80055d6:	2301      	movs	r3, #1
 80055d8:	e0c0      	b.n	800575c <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 80055e0:	b2db      	uxtb	r3, r3
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d106      	bne.n	80055f4 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2200      	movs	r2, #0
 80055ea:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80055ee:	6878      	ldr	r0, [r7, #4]
 80055f0:	f008 fe64 	bl	800e2bc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2203      	movs	r2, #3
 80055f8:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	4618      	mov	r0, r3
 8005602:	f005 f91c 	bl	800a83e <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005606:	2300      	movs	r3, #0
 8005608:	73fb      	strb	r3, [r7, #15]
 800560a:	e03e      	b.n	800568a <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800560c:	7bfa      	ldrb	r2, [r7, #15]
 800560e:	6879      	ldr	r1, [r7, #4]
 8005610:	4613      	mov	r3, r2
 8005612:	009b      	lsls	r3, r3, #2
 8005614:	4413      	add	r3, r2
 8005616:	00db      	lsls	r3, r3, #3
 8005618:	440b      	add	r3, r1
 800561a:	3311      	adds	r3, #17
 800561c:	2201      	movs	r2, #1
 800561e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005620:	7bfa      	ldrb	r2, [r7, #15]
 8005622:	6879      	ldr	r1, [r7, #4]
 8005624:	4613      	mov	r3, r2
 8005626:	009b      	lsls	r3, r3, #2
 8005628:	4413      	add	r3, r2
 800562a:	00db      	lsls	r3, r3, #3
 800562c:	440b      	add	r3, r1
 800562e:	3310      	adds	r3, #16
 8005630:	7bfa      	ldrb	r2, [r7, #15]
 8005632:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005634:	7bfa      	ldrb	r2, [r7, #15]
 8005636:	6879      	ldr	r1, [r7, #4]
 8005638:	4613      	mov	r3, r2
 800563a:	009b      	lsls	r3, r3, #2
 800563c:	4413      	add	r3, r2
 800563e:	00db      	lsls	r3, r3, #3
 8005640:	440b      	add	r3, r1
 8005642:	3313      	adds	r3, #19
 8005644:	2200      	movs	r2, #0
 8005646:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005648:	7bfa      	ldrb	r2, [r7, #15]
 800564a:	6879      	ldr	r1, [r7, #4]
 800564c:	4613      	mov	r3, r2
 800564e:	009b      	lsls	r3, r3, #2
 8005650:	4413      	add	r3, r2
 8005652:	00db      	lsls	r3, r3, #3
 8005654:	440b      	add	r3, r1
 8005656:	3320      	adds	r3, #32
 8005658:	2200      	movs	r2, #0
 800565a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800565c:	7bfa      	ldrb	r2, [r7, #15]
 800565e:	6879      	ldr	r1, [r7, #4]
 8005660:	4613      	mov	r3, r2
 8005662:	009b      	lsls	r3, r3, #2
 8005664:	4413      	add	r3, r2
 8005666:	00db      	lsls	r3, r3, #3
 8005668:	440b      	add	r3, r1
 800566a:	3324      	adds	r3, #36	@ 0x24
 800566c:	2200      	movs	r2, #0
 800566e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005670:	7bfb      	ldrb	r3, [r7, #15]
 8005672:	6879      	ldr	r1, [r7, #4]
 8005674:	1c5a      	adds	r2, r3, #1
 8005676:	4613      	mov	r3, r2
 8005678:	009b      	lsls	r3, r3, #2
 800567a:	4413      	add	r3, r2
 800567c:	00db      	lsls	r3, r3, #3
 800567e:	440b      	add	r3, r1
 8005680:	2200      	movs	r2, #0
 8005682:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005684:	7bfb      	ldrb	r3, [r7, #15]
 8005686:	3301      	adds	r3, #1
 8005688:	73fb      	strb	r3, [r7, #15]
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	791b      	ldrb	r3, [r3, #4]
 800568e:	7bfa      	ldrb	r2, [r7, #15]
 8005690:	429a      	cmp	r2, r3
 8005692:	d3bb      	bcc.n	800560c <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005694:	2300      	movs	r3, #0
 8005696:	73fb      	strb	r3, [r7, #15]
 8005698:	e044      	b.n	8005724 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800569a:	7bfa      	ldrb	r2, [r7, #15]
 800569c:	6879      	ldr	r1, [r7, #4]
 800569e:	4613      	mov	r3, r2
 80056a0:	009b      	lsls	r3, r3, #2
 80056a2:	4413      	add	r3, r2
 80056a4:	00db      	lsls	r3, r3, #3
 80056a6:	440b      	add	r3, r1
 80056a8:	f203 1351 	addw	r3, r3, #337	@ 0x151
 80056ac:	2200      	movs	r2, #0
 80056ae:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80056b0:	7bfa      	ldrb	r2, [r7, #15]
 80056b2:	6879      	ldr	r1, [r7, #4]
 80056b4:	4613      	mov	r3, r2
 80056b6:	009b      	lsls	r3, r3, #2
 80056b8:	4413      	add	r3, r2
 80056ba:	00db      	lsls	r3, r3, #3
 80056bc:	440b      	add	r3, r1
 80056be:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80056c2:	7bfa      	ldrb	r2, [r7, #15]
 80056c4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80056c6:	7bfa      	ldrb	r2, [r7, #15]
 80056c8:	6879      	ldr	r1, [r7, #4]
 80056ca:	4613      	mov	r3, r2
 80056cc:	009b      	lsls	r3, r3, #2
 80056ce:	4413      	add	r3, r2
 80056d0:	00db      	lsls	r3, r3, #3
 80056d2:	440b      	add	r3, r1
 80056d4:	f203 1353 	addw	r3, r3, #339	@ 0x153
 80056d8:	2200      	movs	r2, #0
 80056da:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80056dc:	7bfa      	ldrb	r2, [r7, #15]
 80056de:	6879      	ldr	r1, [r7, #4]
 80056e0:	4613      	mov	r3, r2
 80056e2:	009b      	lsls	r3, r3, #2
 80056e4:	4413      	add	r3, r2
 80056e6:	00db      	lsls	r3, r3, #3
 80056e8:	440b      	add	r3, r1
 80056ea:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 80056ee:	2200      	movs	r2, #0
 80056f0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80056f2:	7bfa      	ldrb	r2, [r7, #15]
 80056f4:	6879      	ldr	r1, [r7, #4]
 80056f6:	4613      	mov	r3, r2
 80056f8:	009b      	lsls	r3, r3, #2
 80056fa:	4413      	add	r3, r2
 80056fc:	00db      	lsls	r3, r3, #3
 80056fe:	440b      	add	r3, r1
 8005700:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8005704:	2200      	movs	r2, #0
 8005706:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005708:	7bfa      	ldrb	r2, [r7, #15]
 800570a:	6879      	ldr	r1, [r7, #4]
 800570c:	4613      	mov	r3, r2
 800570e:	009b      	lsls	r3, r3, #2
 8005710:	4413      	add	r3, r2
 8005712:	00db      	lsls	r3, r3, #3
 8005714:	440b      	add	r3, r1
 8005716:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800571a:	2200      	movs	r2, #0
 800571c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800571e:	7bfb      	ldrb	r3, [r7, #15]
 8005720:	3301      	adds	r3, #1
 8005722:	73fb      	strb	r3, [r7, #15]
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	791b      	ldrb	r3, [r3, #4]
 8005728:	7bfa      	ldrb	r2, [r7, #15]
 800572a:	429a      	cmp	r2, r3
 800572c:	d3b5      	bcc.n	800569a <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6818      	ldr	r0, [r3, #0]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	3304      	adds	r3, #4
 8005736:	e893 0006 	ldmia.w	r3, {r1, r2}
 800573a:	f005 f89b 	bl	800a874 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2200      	movs	r2, #0
 8005742:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2201      	movs	r2, #1
 8005748:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	7a9b      	ldrb	r3, [r3, #10]
 8005750:	2b01      	cmp	r3, #1
 8005752:	d102      	bne.n	800575a <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8005754:	6878      	ldr	r0, [r7, #4]
 8005756:	f001 fc0e 	bl	8006f76 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800575a:	2300      	movs	r3, #0
}
 800575c:	4618      	mov	r0, r3
 800575e:	3710      	adds	r7, #16
 8005760:	46bd      	mov	sp, r7
 8005762:	bd80      	pop	{r7, pc}

08005764 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b082      	sub	sp, #8
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8005772:	2b01      	cmp	r3, #1
 8005774:	d101      	bne.n	800577a <HAL_PCD_Start+0x16>
 8005776:	2302      	movs	r3, #2
 8005778:	e012      	b.n	80057a0 <HAL_PCD_Start+0x3c>
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2201      	movs	r2, #1
 800577e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	4618      	mov	r0, r3
 8005788:	f005 f842 	bl	800a810 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4618      	mov	r0, r3
 8005792:	f006 fe1f 	bl	800c3d4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2200      	movs	r2, #0
 800579a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800579e:	2300      	movs	r3, #0
}
 80057a0:	4618      	mov	r0, r3
 80057a2:	3708      	adds	r7, #8
 80057a4:	46bd      	mov	sp, r7
 80057a6:	bd80      	pop	{r7, pc}

080057a8 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b084      	sub	sp, #16
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	4618      	mov	r0, r3
 80057b6:	f006 fe24 	bl	800c402 <USB_ReadInterrupts>
 80057ba:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d003      	beq.n	80057ce <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80057c6:	6878      	ldr	r0, [r7, #4]
 80057c8:	f000 fb06 	bl	8005dd8 <PCD_EP_ISR_Handler>

    return;
 80057cc:	e110      	b.n	80059f0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d013      	beq.n	8005800 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80057e0:	b29a      	uxth	r2, r3
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80057ea:	b292      	uxth	r2, r2
 80057ec:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80057f0:	6878      	ldr	r0, [r7, #4]
 80057f2:	f008 fdf4 	bl	800e3de <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80057f6:	2100      	movs	r1, #0
 80057f8:	6878      	ldr	r0, [r7, #4]
 80057fa:	f000 f8fc 	bl	80059f6 <HAL_PCD_SetAddress>

    return;
 80057fe:	e0f7      	b.n	80059f0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005806:	2b00      	cmp	r3, #0
 8005808:	d00c      	beq.n	8005824 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005812:	b29a      	uxth	r2, r3
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800581c:	b292      	uxth	r2, r2
 800581e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8005822:	e0e5      	b.n	80059f0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800582a:	2b00      	cmp	r3, #0
 800582c:	d00c      	beq.n	8005848 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005836:	b29a      	uxth	r2, r3
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005840:	b292      	uxth	r2, r2
 8005842:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8005846:	e0d3      	b.n	80059f0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800584e:	2b00      	cmp	r3, #0
 8005850:	d034      	beq.n	80058bc <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800585a:	b29a      	uxth	r2, r3
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f022 0204 	bic.w	r2, r2, #4
 8005864:	b292      	uxth	r2, r2
 8005866:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005872:	b29a      	uxth	r2, r3
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f022 0208 	bic.w	r2, r2, #8
 800587c:	b292      	uxth	r2, r2
 800587e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8005888:	2b01      	cmp	r3, #1
 800588a:	d107      	bne.n	800589c <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2200      	movs	r2, #0
 8005890:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005894:	2100      	movs	r1, #0
 8005896:	6878      	ldr	r0, [r7, #4]
 8005898:	f008 ff94 	bl	800e7c4 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800589c:	6878      	ldr	r0, [r7, #4]
 800589e:	f008 fdd7 	bl	800e450 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80058aa:	b29a      	uxth	r2, r3
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80058b4:	b292      	uxth	r2, r2
 80058b6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80058ba:	e099      	b.n	80059f0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d027      	beq.n	8005916 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80058ce:	b29a      	uxth	r2, r3
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f042 0208 	orr.w	r2, r2, #8
 80058d8:	b292      	uxth	r2, r2
 80058da:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80058e6:	b29a      	uxth	r2, r3
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80058f0:	b292      	uxth	r2, r2
 80058f2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80058fe:	b29a      	uxth	r2, r3
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f042 0204 	orr.w	r2, r2, #4
 8005908:	b292      	uxth	r2, r2
 800590a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800590e:	6878      	ldr	r0, [r7, #4]
 8005910:	f008 fd84 	bl	800e41c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8005914:	e06c      	b.n	80059f0 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800591c:	2b00      	cmp	r3, #0
 800591e:	d040      	beq.n	80059a2 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005928:	b29a      	uxth	r2, r3
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005932:	b292      	uxth	r2, r2
 8005934:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800593e:	2b00      	cmp	r3, #0
 8005940:	d12b      	bne.n	800599a <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800594a:	b29a      	uxth	r2, r3
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f042 0204 	orr.w	r2, r2, #4
 8005954:	b292      	uxth	r2, r2
 8005956:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005962:	b29a      	uxth	r2, r3
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f042 0208 	orr.w	r2, r2, #8
 800596c:	b292      	uxth	r2, r2
 800596e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2201      	movs	r2, #1
 8005976:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8005982:	b29b      	uxth	r3, r3
 8005984:	089b      	lsrs	r3, r3, #2
 8005986:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8005990:	2101      	movs	r1, #1
 8005992:	6878      	ldr	r0, [r7, #4]
 8005994:	f008 ff16 	bl	800e7c4 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8005998:	e02a      	b.n	80059f0 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 800599a:	6878      	ldr	r0, [r7, #4]
 800599c:	f008 fd3e 	bl	800e41c <HAL_PCD_SuspendCallback>
    return;
 80059a0:	e026      	b.n	80059f0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d00f      	beq.n	80059cc <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80059b4:	b29a      	uxth	r2, r3
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80059be:	b292      	uxth	r2, r2
 80059c0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80059c4:	6878      	ldr	r0, [r7, #4]
 80059c6:	f008 fcfc 	bl	800e3c2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80059ca:	e011      	b.n	80059f0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d00c      	beq.n	80059f0 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80059de:	b29a      	uxth	r2, r3
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80059e8:	b292      	uxth	r2, r2
 80059ea:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80059ee:	bf00      	nop
  }
}
 80059f0:	3710      	adds	r7, #16
 80059f2:	46bd      	mov	sp, r7
 80059f4:	bd80      	pop	{r7, pc}

080059f6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80059f6:	b580      	push	{r7, lr}
 80059f8:	b082      	sub	sp, #8
 80059fa:	af00      	add	r7, sp, #0
 80059fc:	6078      	str	r0, [r7, #4]
 80059fe:	460b      	mov	r3, r1
 8005a00:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8005a08:	2b01      	cmp	r3, #1
 8005a0a:	d101      	bne.n	8005a10 <HAL_PCD_SetAddress+0x1a>
 8005a0c:	2302      	movs	r3, #2
 8005a0e:	e012      	b.n	8005a36 <HAL_PCD_SetAddress+0x40>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2201      	movs	r2, #1
 8005a14:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	78fa      	ldrb	r2, [r7, #3]
 8005a1c:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	78fa      	ldrb	r2, [r7, #3]
 8005a24:	4611      	mov	r1, r2
 8005a26:	4618      	mov	r0, r3
 8005a28:	f006 fcc0 	bl	800c3ac <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2200      	movs	r2, #0
 8005a30:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8005a34:	2300      	movs	r3, #0
}
 8005a36:	4618      	mov	r0, r3
 8005a38:	3708      	adds	r7, #8
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bd80      	pop	{r7, pc}

08005a3e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005a3e:	b580      	push	{r7, lr}
 8005a40:	b084      	sub	sp, #16
 8005a42:	af00      	add	r7, sp, #0
 8005a44:	6078      	str	r0, [r7, #4]
 8005a46:	4608      	mov	r0, r1
 8005a48:	4611      	mov	r1, r2
 8005a4a:	461a      	mov	r2, r3
 8005a4c:	4603      	mov	r3, r0
 8005a4e:	70fb      	strb	r3, [r7, #3]
 8005a50:	460b      	mov	r3, r1
 8005a52:	803b      	strh	r3, [r7, #0]
 8005a54:	4613      	mov	r3, r2
 8005a56:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8005a58:	2300      	movs	r3, #0
 8005a5a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005a5c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	da0e      	bge.n	8005a82 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005a64:	78fb      	ldrb	r3, [r7, #3]
 8005a66:	f003 0207 	and.w	r2, r3, #7
 8005a6a:	4613      	mov	r3, r2
 8005a6c:	009b      	lsls	r3, r3, #2
 8005a6e:	4413      	add	r3, r2
 8005a70:	00db      	lsls	r3, r3, #3
 8005a72:	3310      	adds	r3, #16
 8005a74:	687a      	ldr	r2, [r7, #4]
 8005a76:	4413      	add	r3, r2
 8005a78:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	2201      	movs	r2, #1
 8005a7e:	705a      	strb	r2, [r3, #1]
 8005a80:	e00e      	b.n	8005aa0 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005a82:	78fb      	ldrb	r3, [r7, #3]
 8005a84:	f003 0207 	and.w	r2, r3, #7
 8005a88:	4613      	mov	r3, r2
 8005a8a:	009b      	lsls	r3, r3, #2
 8005a8c:	4413      	add	r3, r2
 8005a8e:	00db      	lsls	r3, r3, #3
 8005a90:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005a94:	687a      	ldr	r2, [r7, #4]
 8005a96:	4413      	add	r3, r2
 8005a98:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005aa0:	78fb      	ldrb	r3, [r7, #3]
 8005aa2:	f003 0307 	and.w	r3, r3, #7
 8005aa6:	b2da      	uxtb	r2, r3
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8005aac:	883b      	ldrh	r3, [r7, #0]
 8005aae:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	78ba      	ldrb	r2, [r7, #2]
 8005aba:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005abc:	78bb      	ldrb	r3, [r7, #2]
 8005abe:	2b02      	cmp	r3, #2
 8005ac0:	d102      	bne.n	8005ac8 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8005ace:	2b01      	cmp	r3, #1
 8005ad0:	d101      	bne.n	8005ad6 <HAL_PCD_EP_Open+0x98>
 8005ad2:	2302      	movs	r3, #2
 8005ad4:	e00e      	b.n	8005af4 <HAL_PCD_EP_Open+0xb6>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2201      	movs	r2, #1
 8005ada:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	68f9      	ldr	r1, [r7, #12]
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	f004 fee3 	bl	800a8b0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2200      	movs	r2, #0
 8005aee:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8005af2:	7afb      	ldrb	r3, [r7, #11]
}
 8005af4:	4618      	mov	r0, r3
 8005af6:	3710      	adds	r7, #16
 8005af8:	46bd      	mov	sp, r7
 8005afa:	bd80      	pop	{r7, pc}

08005afc <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b084      	sub	sp, #16
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
 8005b04:	460b      	mov	r3, r1
 8005b06:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005b08:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	da0e      	bge.n	8005b2e <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005b10:	78fb      	ldrb	r3, [r7, #3]
 8005b12:	f003 0207 	and.w	r2, r3, #7
 8005b16:	4613      	mov	r3, r2
 8005b18:	009b      	lsls	r3, r3, #2
 8005b1a:	4413      	add	r3, r2
 8005b1c:	00db      	lsls	r3, r3, #3
 8005b1e:	3310      	adds	r3, #16
 8005b20:	687a      	ldr	r2, [r7, #4]
 8005b22:	4413      	add	r3, r2
 8005b24:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	2201      	movs	r2, #1
 8005b2a:	705a      	strb	r2, [r3, #1]
 8005b2c:	e00e      	b.n	8005b4c <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005b2e:	78fb      	ldrb	r3, [r7, #3]
 8005b30:	f003 0207 	and.w	r2, r3, #7
 8005b34:	4613      	mov	r3, r2
 8005b36:	009b      	lsls	r3, r3, #2
 8005b38:	4413      	add	r3, r2
 8005b3a:	00db      	lsls	r3, r3, #3
 8005b3c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005b40:	687a      	ldr	r2, [r7, #4]
 8005b42:	4413      	add	r3, r2
 8005b44:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	2200      	movs	r2, #0
 8005b4a:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8005b4c:	78fb      	ldrb	r3, [r7, #3]
 8005b4e:	f003 0307 	and.w	r3, r3, #7
 8005b52:	b2da      	uxtb	r2, r3
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8005b5e:	2b01      	cmp	r3, #1
 8005b60:	d101      	bne.n	8005b66 <HAL_PCD_EP_Close+0x6a>
 8005b62:	2302      	movs	r3, #2
 8005b64:	e00e      	b.n	8005b84 <HAL_PCD_EP_Close+0x88>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	2201      	movs	r2, #1
 8005b6a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	68f9      	ldr	r1, [r7, #12]
 8005b74:	4618      	mov	r0, r3
 8005b76:	f005 fb83 	bl	800b280 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8005b82:	2300      	movs	r3, #0
}
 8005b84:	4618      	mov	r0, r3
 8005b86:	3710      	adds	r7, #16
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	bd80      	pop	{r7, pc}

08005b8c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b086      	sub	sp, #24
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	60f8      	str	r0, [r7, #12]
 8005b94:	607a      	str	r2, [r7, #4]
 8005b96:	603b      	str	r3, [r7, #0]
 8005b98:	460b      	mov	r3, r1
 8005b9a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005b9c:	7afb      	ldrb	r3, [r7, #11]
 8005b9e:	f003 0207 	and.w	r2, r3, #7
 8005ba2:	4613      	mov	r3, r2
 8005ba4:	009b      	lsls	r3, r3, #2
 8005ba6:	4413      	add	r3, r2
 8005ba8:	00db      	lsls	r3, r3, #3
 8005baa:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005bae:	68fa      	ldr	r2, [r7, #12]
 8005bb0:	4413      	add	r3, r2
 8005bb2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005bb4:	697b      	ldr	r3, [r7, #20]
 8005bb6:	687a      	ldr	r2, [r7, #4]
 8005bb8:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8005bba:	697b      	ldr	r3, [r7, #20]
 8005bbc:	683a      	ldr	r2, [r7, #0]
 8005bbe:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8005bc0:	697b      	ldr	r3, [r7, #20]
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8005bc6:	697b      	ldr	r3, [r7, #20]
 8005bc8:	2200      	movs	r2, #0
 8005bca:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005bcc:	7afb      	ldrb	r3, [r7, #11]
 8005bce:	f003 0307 	and.w	r3, r3, #7
 8005bd2:	b2da      	uxtb	r2, r3
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	6979      	ldr	r1, [r7, #20]
 8005bde:	4618      	mov	r0, r3
 8005be0:	f005 fd3b 	bl	800b65a <USB_EPStartXfer>

  return HAL_OK;
 8005be4:	2300      	movs	r3, #0
}
 8005be6:	4618      	mov	r0, r3
 8005be8:	3718      	adds	r7, #24
 8005bea:	46bd      	mov	sp, r7
 8005bec:	bd80      	pop	{r7, pc}

08005bee <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8005bee:	b480      	push	{r7}
 8005bf0:	b083      	sub	sp, #12
 8005bf2:	af00      	add	r7, sp, #0
 8005bf4:	6078      	str	r0, [r7, #4]
 8005bf6:	460b      	mov	r3, r1
 8005bf8:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005bfa:	78fb      	ldrb	r3, [r7, #3]
 8005bfc:	f003 0207 	and.w	r2, r3, #7
 8005c00:	6879      	ldr	r1, [r7, #4]
 8005c02:	4613      	mov	r3, r2
 8005c04:	009b      	lsls	r3, r3, #2
 8005c06:	4413      	add	r3, r2
 8005c08:	00db      	lsls	r3, r3, #3
 8005c0a:	440b      	add	r3, r1
 8005c0c:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8005c10:	681b      	ldr	r3, [r3, #0]
}
 8005c12:	4618      	mov	r0, r3
 8005c14:	370c      	adds	r7, #12
 8005c16:	46bd      	mov	sp, r7
 8005c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1c:	4770      	bx	lr

08005c1e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005c1e:	b580      	push	{r7, lr}
 8005c20:	b086      	sub	sp, #24
 8005c22:	af00      	add	r7, sp, #0
 8005c24:	60f8      	str	r0, [r7, #12]
 8005c26:	607a      	str	r2, [r7, #4]
 8005c28:	603b      	str	r3, [r7, #0]
 8005c2a:	460b      	mov	r3, r1
 8005c2c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005c2e:	7afb      	ldrb	r3, [r7, #11]
 8005c30:	f003 0207 	and.w	r2, r3, #7
 8005c34:	4613      	mov	r3, r2
 8005c36:	009b      	lsls	r3, r3, #2
 8005c38:	4413      	add	r3, r2
 8005c3a:	00db      	lsls	r3, r3, #3
 8005c3c:	3310      	adds	r3, #16
 8005c3e:	68fa      	ldr	r2, [r7, #12]
 8005c40:	4413      	add	r3, r2
 8005c42:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005c44:	697b      	ldr	r3, [r7, #20]
 8005c46:	687a      	ldr	r2, [r7, #4]
 8005c48:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8005c4a:	697b      	ldr	r3, [r7, #20]
 8005c4c:	683a      	ldr	r2, [r7, #0]
 8005c4e:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8005c50:	697b      	ldr	r3, [r7, #20]
 8005c52:	2201      	movs	r2, #1
 8005c54:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8005c58:	697b      	ldr	r3, [r7, #20]
 8005c5a:	683a      	ldr	r2, [r7, #0]
 8005c5c:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	2200      	movs	r2, #0
 8005c62:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8005c64:	697b      	ldr	r3, [r7, #20]
 8005c66:	2201      	movs	r2, #1
 8005c68:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005c6a:	7afb      	ldrb	r3, [r7, #11]
 8005c6c:	f003 0307 	and.w	r3, r3, #7
 8005c70:	b2da      	uxtb	r2, r3
 8005c72:	697b      	ldr	r3, [r7, #20]
 8005c74:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	6979      	ldr	r1, [r7, #20]
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	f005 fcec 	bl	800b65a <USB_EPStartXfer>

  return HAL_OK;
 8005c82:	2300      	movs	r3, #0
}
 8005c84:	4618      	mov	r0, r3
 8005c86:	3718      	adds	r7, #24
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	bd80      	pop	{r7, pc}

08005c8c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b084      	sub	sp, #16
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
 8005c94:	460b      	mov	r3, r1
 8005c96:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005c98:	78fb      	ldrb	r3, [r7, #3]
 8005c9a:	f003 0307 	and.w	r3, r3, #7
 8005c9e:	687a      	ldr	r2, [r7, #4]
 8005ca0:	7912      	ldrb	r2, [r2, #4]
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d901      	bls.n	8005caa <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005ca6:	2301      	movs	r3, #1
 8005ca8:	e03e      	b.n	8005d28 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005caa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	da0e      	bge.n	8005cd0 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005cb2:	78fb      	ldrb	r3, [r7, #3]
 8005cb4:	f003 0207 	and.w	r2, r3, #7
 8005cb8:	4613      	mov	r3, r2
 8005cba:	009b      	lsls	r3, r3, #2
 8005cbc:	4413      	add	r3, r2
 8005cbe:	00db      	lsls	r3, r3, #3
 8005cc0:	3310      	adds	r3, #16
 8005cc2:	687a      	ldr	r2, [r7, #4]
 8005cc4:	4413      	add	r3, r2
 8005cc6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	2201      	movs	r2, #1
 8005ccc:	705a      	strb	r2, [r3, #1]
 8005cce:	e00c      	b.n	8005cea <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005cd0:	78fa      	ldrb	r2, [r7, #3]
 8005cd2:	4613      	mov	r3, r2
 8005cd4:	009b      	lsls	r3, r3, #2
 8005cd6:	4413      	add	r3, r2
 8005cd8:	00db      	lsls	r3, r3, #3
 8005cda:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005cde:	687a      	ldr	r2, [r7, #4]
 8005ce0:	4413      	add	r3, r2
 8005ce2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	2201      	movs	r2, #1
 8005cee:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005cf0:	78fb      	ldrb	r3, [r7, #3]
 8005cf2:	f003 0307 	and.w	r3, r3, #7
 8005cf6:	b2da      	uxtb	r2, r3
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8005d02:	2b01      	cmp	r3, #1
 8005d04:	d101      	bne.n	8005d0a <HAL_PCD_EP_SetStall+0x7e>
 8005d06:	2302      	movs	r3, #2
 8005d08:	e00e      	b.n	8005d28 <HAL_PCD_EP_SetStall+0x9c>
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2201      	movs	r2, #1
 8005d0e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	68f9      	ldr	r1, [r7, #12]
 8005d18:	4618      	mov	r0, r3
 8005d1a:	f006 fa4d 	bl	800c1b8 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2200      	movs	r2, #0
 8005d22:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8005d26:	2300      	movs	r3, #0
}
 8005d28:	4618      	mov	r0, r3
 8005d2a:	3710      	adds	r7, #16
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	bd80      	pop	{r7, pc}

08005d30 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005d30:	b580      	push	{r7, lr}
 8005d32:	b084      	sub	sp, #16
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]
 8005d38:	460b      	mov	r3, r1
 8005d3a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005d3c:	78fb      	ldrb	r3, [r7, #3]
 8005d3e:	f003 030f 	and.w	r3, r3, #15
 8005d42:	687a      	ldr	r2, [r7, #4]
 8005d44:	7912      	ldrb	r2, [r2, #4]
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d901      	bls.n	8005d4e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	e040      	b.n	8005dd0 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005d4e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	da0e      	bge.n	8005d74 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005d56:	78fb      	ldrb	r3, [r7, #3]
 8005d58:	f003 0207 	and.w	r2, r3, #7
 8005d5c:	4613      	mov	r3, r2
 8005d5e:	009b      	lsls	r3, r3, #2
 8005d60:	4413      	add	r3, r2
 8005d62:	00db      	lsls	r3, r3, #3
 8005d64:	3310      	adds	r3, #16
 8005d66:	687a      	ldr	r2, [r7, #4]
 8005d68:	4413      	add	r3, r2
 8005d6a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	2201      	movs	r2, #1
 8005d70:	705a      	strb	r2, [r3, #1]
 8005d72:	e00e      	b.n	8005d92 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005d74:	78fb      	ldrb	r3, [r7, #3]
 8005d76:	f003 0207 	and.w	r2, r3, #7
 8005d7a:	4613      	mov	r3, r2
 8005d7c:	009b      	lsls	r3, r3, #2
 8005d7e:	4413      	add	r3, r2
 8005d80:	00db      	lsls	r3, r3, #3
 8005d82:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005d86:	687a      	ldr	r2, [r7, #4]
 8005d88:	4413      	add	r3, r2
 8005d8a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	2200      	movs	r2, #0
 8005d90:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	2200      	movs	r2, #0
 8005d96:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005d98:	78fb      	ldrb	r3, [r7, #3]
 8005d9a:	f003 0307 	and.w	r3, r3, #7
 8005d9e:	b2da      	uxtb	r2, r3
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8005daa:	2b01      	cmp	r3, #1
 8005dac:	d101      	bne.n	8005db2 <HAL_PCD_EP_ClrStall+0x82>
 8005dae:	2302      	movs	r3, #2
 8005db0:	e00e      	b.n	8005dd0 <HAL_PCD_EP_ClrStall+0xa0>
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2201      	movs	r2, #1
 8005db6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	68f9      	ldr	r1, [r7, #12]
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	f006 fa4a 	bl	800c25a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	2200      	movs	r2, #0
 8005dca:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8005dce:	2300      	movs	r3, #0
}
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	3710      	adds	r7, #16
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	bd80      	pop	{r7, pc}

08005dd8 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b092      	sub	sp, #72	@ 0x48
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8005de0:	e333      	b.n	800644a <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005dea:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8005dec:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005dee:	b2db      	uxtb	r3, r3
 8005df0:	f003 030f 	and.w	r3, r3, #15
 8005df4:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8005df8:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	f040 8108 	bne.w	8006012 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8005e02:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005e04:	f003 0310 	and.w	r3, r3, #16
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d14c      	bne.n	8005ea6 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	881b      	ldrh	r3, [r3, #0]
 8005e12:	b29b      	uxth	r3, r3
 8005e14:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8005e18:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e1c:	813b      	strh	r3, [r7, #8]
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681a      	ldr	r2, [r3, #0]
 8005e22:	893b      	ldrh	r3, [r7, #8]
 8005e24:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005e28:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005e2c:	b29b      	uxth	r3, r3
 8005e2e:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	3310      	adds	r3, #16
 8005e34:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005e3e:	b29b      	uxth	r3, r3
 8005e40:	461a      	mov	r2, r3
 8005e42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e44:	781b      	ldrb	r3, [r3, #0]
 8005e46:	00db      	lsls	r3, r3, #3
 8005e48:	4413      	add	r3, r2
 8005e4a:	687a      	ldr	r2, [r7, #4]
 8005e4c:	6812      	ldr	r2, [r2, #0]
 8005e4e:	4413      	add	r3, r2
 8005e50:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8005e54:	881b      	ldrh	r3, [r3, #0]
 8005e56:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005e5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e5c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8005e5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e60:	695a      	ldr	r2, [r3, #20]
 8005e62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e64:	69db      	ldr	r3, [r3, #28]
 8005e66:	441a      	add	r2, r3
 8005e68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e6a:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8005e6c:	2100      	movs	r1, #0
 8005e6e:	6878      	ldr	r0, [r7, #4]
 8005e70:	f008 fa8d 	bl	800e38e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	7b1b      	ldrb	r3, [r3, #12]
 8005e78:	b2db      	uxtb	r3, r3
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	f000 82e5 	beq.w	800644a <PCD_EP_ISR_Handler+0x672>
 8005e80:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e82:	699b      	ldr	r3, [r3, #24]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	f040 82e0 	bne.w	800644a <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	7b1b      	ldrb	r3, [r3, #12]
 8005e8e:	b2db      	uxtb	r3, r3
 8005e90:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005e94:	b2da      	uxtb	r2, r3
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	731a      	strb	r2, [r3, #12]
 8005ea4:	e2d1      	b.n	800644a <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005eac:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	881b      	ldrh	r3, [r3, #0]
 8005eb4:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8005eb6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005eb8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d032      	beq.n	8005f26 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005ec8:	b29b      	uxth	r3, r3
 8005eca:	461a      	mov	r2, r3
 8005ecc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005ece:	781b      	ldrb	r3, [r3, #0]
 8005ed0:	00db      	lsls	r3, r3, #3
 8005ed2:	4413      	add	r3, r2
 8005ed4:	687a      	ldr	r2, [r7, #4]
 8005ed6:	6812      	ldr	r2, [r2, #0]
 8005ed8:	4413      	add	r3, r2
 8005eda:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005ede:	881b      	ldrh	r3, [r3, #0]
 8005ee0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005ee4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005ee6:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	6818      	ldr	r0, [r3, #0]
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8005ef2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005ef4:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8005ef6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005ef8:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8005efa:	b29b      	uxth	r3, r3
 8005efc:	f006 fad4 	bl	800c4a8 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	881b      	ldrh	r3, [r3, #0]
 8005f06:	b29a      	uxth	r2, r3
 8005f08:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8005f0c:	4013      	ands	r3, r2
 8005f0e:	817b      	strh	r3, [r7, #10]
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	897a      	ldrh	r2, [r7, #10]
 8005f16:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005f1a:	b292      	uxth	r2, r2
 8005f1c:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8005f1e:	6878      	ldr	r0, [r7, #4]
 8005f20:	f008 fa08 	bl	800e334 <HAL_PCD_SetupStageCallback>
 8005f24:	e291      	b.n	800644a <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8005f26:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	f280 828d 	bge.w	800644a <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	881b      	ldrh	r3, [r3, #0]
 8005f36:	b29a      	uxth	r2, r3
 8005f38:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8005f3c:	4013      	ands	r3, r2
 8005f3e:	81fb      	strh	r3, [r7, #14]
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	89fa      	ldrh	r2, [r7, #14]
 8005f46:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005f4a:	b292      	uxth	r2, r2
 8005f4c:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005f56:	b29b      	uxth	r3, r3
 8005f58:	461a      	mov	r2, r3
 8005f5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f5c:	781b      	ldrb	r3, [r3, #0]
 8005f5e:	00db      	lsls	r3, r3, #3
 8005f60:	4413      	add	r3, r2
 8005f62:	687a      	ldr	r2, [r7, #4]
 8005f64:	6812      	ldr	r2, [r2, #0]
 8005f66:	4413      	add	r3, r2
 8005f68:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005f6c:	881b      	ldrh	r3, [r3, #0]
 8005f6e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005f72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f74:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8005f76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f78:	69db      	ldr	r3, [r3, #28]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d019      	beq.n	8005fb2 <PCD_EP_ISR_Handler+0x1da>
 8005f7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f80:	695b      	ldr	r3, [r3, #20]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d015      	beq.n	8005fb2 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6818      	ldr	r0, [r3, #0]
 8005f8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f8c:	6959      	ldr	r1, [r3, #20]
 8005f8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f90:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8005f92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f94:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8005f96:	b29b      	uxth	r3, r3
 8005f98:	f006 fa86 	bl	800c4a8 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8005f9c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f9e:	695a      	ldr	r2, [r3, #20]
 8005fa0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005fa2:	69db      	ldr	r3, [r3, #28]
 8005fa4:	441a      	add	r2, r3
 8005fa6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005fa8:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8005faa:	2100      	movs	r1, #0
 8005fac:	6878      	ldr	r0, [r7, #4]
 8005fae:	f008 f9d3 	bl	800e358 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	881b      	ldrh	r3, [r3, #0]
 8005fb8:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8005fba:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005fbc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	f040 8242 	bne.w	800644a <PCD_EP_ISR_Handler+0x672>
 8005fc6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005fc8:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8005fcc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005fd0:	f000 823b 	beq.w	800644a <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	881b      	ldrh	r3, [r3, #0]
 8005fda:	b29b      	uxth	r3, r3
 8005fdc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005fe0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fe4:	81bb      	strh	r3, [r7, #12]
 8005fe6:	89bb      	ldrh	r3, [r7, #12]
 8005fe8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005fec:	81bb      	strh	r3, [r7, #12]
 8005fee:	89bb      	ldrh	r3, [r7, #12]
 8005ff0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005ff4:	81bb      	strh	r3, [r7, #12]
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681a      	ldr	r2, [r3, #0]
 8005ffa:	89bb      	ldrh	r3, [r7, #12]
 8005ffc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006000:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006004:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006008:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800600c:	b29b      	uxth	r3, r3
 800600e:	8013      	strh	r3, [r2, #0]
 8006010:	e21b      	b.n	800644a <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	461a      	mov	r2, r3
 8006018:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800601c:	009b      	lsls	r3, r3, #2
 800601e:	4413      	add	r3, r2
 8006020:	881b      	ldrh	r3, [r3, #0]
 8006022:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8006024:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8006028:	2b00      	cmp	r3, #0
 800602a:	f280 80f1 	bge.w	8006210 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	461a      	mov	r2, r3
 8006034:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006038:	009b      	lsls	r3, r3, #2
 800603a:	4413      	add	r3, r2
 800603c:	881b      	ldrh	r3, [r3, #0]
 800603e:	b29a      	uxth	r2, r3
 8006040:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8006044:	4013      	ands	r3, r2
 8006046:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	461a      	mov	r2, r3
 800604e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006052:	009b      	lsls	r3, r3, #2
 8006054:	4413      	add	r3, r2
 8006056:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8006058:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800605c:	b292      	uxth	r2, r2
 800605e:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8006060:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8006064:	4613      	mov	r3, r2
 8006066:	009b      	lsls	r3, r3, #2
 8006068:	4413      	add	r3, r2
 800606a:	00db      	lsls	r3, r3, #3
 800606c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006070:	687a      	ldr	r2, [r7, #4]
 8006072:	4413      	add	r3, r2
 8006074:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8006076:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006078:	7b1b      	ldrb	r3, [r3, #12]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d123      	bne.n	80060c6 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006086:	b29b      	uxth	r3, r3
 8006088:	461a      	mov	r2, r3
 800608a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800608c:	781b      	ldrb	r3, [r3, #0]
 800608e:	00db      	lsls	r3, r3, #3
 8006090:	4413      	add	r3, r2
 8006092:	687a      	ldr	r2, [r7, #4]
 8006094:	6812      	ldr	r2, [r2, #0]
 8006096:	4413      	add	r3, r2
 8006098:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800609c:	881b      	ldrh	r3, [r3, #0]
 800609e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80060a2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 80060a6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	f000 808b 	beq.w	80061c6 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6818      	ldr	r0, [r3, #0]
 80060b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060b6:	6959      	ldr	r1, [r3, #20]
 80060b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060ba:	88da      	ldrh	r2, [r3, #6]
 80060bc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80060c0:	f006 f9f2 	bl	800c4a8 <USB_ReadPMA>
 80060c4:	e07f      	b.n	80061c6 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80060c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060c8:	78db      	ldrb	r3, [r3, #3]
 80060ca:	2b02      	cmp	r3, #2
 80060cc:	d109      	bne.n	80060e2 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80060ce:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80060d0:	461a      	mov	r2, r3
 80060d2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80060d4:	6878      	ldr	r0, [r7, #4]
 80060d6:	f000 f9c6 	bl	8006466 <HAL_PCD_EP_DB_Receive>
 80060da:	4603      	mov	r3, r0
 80060dc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80060e0:	e071      	b.n	80061c6 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	461a      	mov	r2, r3
 80060e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060ea:	781b      	ldrb	r3, [r3, #0]
 80060ec:	009b      	lsls	r3, r3, #2
 80060ee:	4413      	add	r3, r2
 80060f0:	881b      	ldrh	r3, [r3, #0]
 80060f2:	b29b      	uxth	r3, r3
 80060f4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80060f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060fc:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	461a      	mov	r2, r3
 8006104:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006106:	781b      	ldrb	r3, [r3, #0]
 8006108:	009b      	lsls	r3, r3, #2
 800610a:	441a      	add	r2, r3
 800610c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800610e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006112:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006116:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800611a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800611e:	b29b      	uxth	r3, r3
 8006120:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	461a      	mov	r2, r3
 8006128:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800612a:	781b      	ldrb	r3, [r3, #0]
 800612c:	009b      	lsls	r3, r3, #2
 800612e:	4413      	add	r3, r2
 8006130:	881b      	ldrh	r3, [r3, #0]
 8006132:	b29b      	uxth	r3, r3
 8006134:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006138:	2b00      	cmp	r3, #0
 800613a:	d022      	beq.n	8006182 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006144:	b29b      	uxth	r3, r3
 8006146:	461a      	mov	r2, r3
 8006148:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800614a:	781b      	ldrb	r3, [r3, #0]
 800614c:	00db      	lsls	r3, r3, #3
 800614e:	4413      	add	r3, r2
 8006150:	687a      	ldr	r2, [r7, #4]
 8006152:	6812      	ldr	r2, [r2, #0]
 8006154:	4413      	add	r3, r2
 8006156:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800615a:	881b      	ldrh	r3, [r3, #0]
 800615c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006160:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8006164:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006168:	2b00      	cmp	r3, #0
 800616a:	d02c      	beq.n	80061c6 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6818      	ldr	r0, [r3, #0]
 8006170:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006172:	6959      	ldr	r1, [r3, #20]
 8006174:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006176:	891a      	ldrh	r2, [r3, #8]
 8006178:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800617c:	f006 f994 	bl	800c4a8 <USB_ReadPMA>
 8006180:	e021      	b.n	80061c6 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800618a:	b29b      	uxth	r3, r3
 800618c:	461a      	mov	r2, r3
 800618e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006190:	781b      	ldrb	r3, [r3, #0]
 8006192:	00db      	lsls	r3, r3, #3
 8006194:	4413      	add	r3, r2
 8006196:	687a      	ldr	r2, [r7, #4]
 8006198:	6812      	ldr	r2, [r2, #0]
 800619a:	4413      	add	r3, r2
 800619c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80061a0:	881b      	ldrh	r3, [r3, #0]
 80061a2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80061a6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 80061aa:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d009      	beq.n	80061c6 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6818      	ldr	r0, [r3, #0]
 80061b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061b8:	6959      	ldr	r1, [r3, #20]
 80061ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061bc:	895a      	ldrh	r2, [r3, #10]
 80061be:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80061c2:	f006 f971 	bl	800c4a8 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80061c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061c8:	69da      	ldr	r2, [r3, #28]
 80061ca:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80061ce:	441a      	add	r2, r3
 80061d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061d2:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80061d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061d6:	695a      	ldr	r2, [r3, #20]
 80061d8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80061dc:	441a      	add	r2, r3
 80061de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061e0:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80061e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061e4:	699b      	ldr	r3, [r3, #24]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d005      	beq.n	80061f6 <PCD_EP_ISR_Handler+0x41e>
 80061ea:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80061ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061f0:	691b      	ldr	r3, [r3, #16]
 80061f2:	429a      	cmp	r2, r3
 80061f4:	d206      	bcs.n	8006204 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80061f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061f8:	781b      	ldrb	r3, [r3, #0]
 80061fa:	4619      	mov	r1, r3
 80061fc:	6878      	ldr	r0, [r7, #4]
 80061fe:	f008 f8ab 	bl	800e358 <HAL_PCD_DataOutStageCallback>
 8006202:	e005      	b.n	8006210 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800620a:	4618      	mov	r0, r3
 800620c:	f005 fa25 	bl	800b65a <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8006210:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006212:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006216:	2b00      	cmp	r3, #0
 8006218:	f000 8117 	beq.w	800644a <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 800621c:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8006220:	4613      	mov	r3, r2
 8006222:	009b      	lsls	r3, r3, #2
 8006224:	4413      	add	r3, r2
 8006226:	00db      	lsls	r3, r3, #3
 8006228:	3310      	adds	r3, #16
 800622a:	687a      	ldr	r2, [r7, #4]
 800622c:	4413      	add	r3, r2
 800622e:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	461a      	mov	r2, r3
 8006236:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800623a:	009b      	lsls	r3, r3, #2
 800623c:	4413      	add	r3, r2
 800623e:	881b      	ldrh	r3, [r3, #0]
 8006240:	b29b      	uxth	r3, r3
 8006242:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8006246:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800624a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	461a      	mov	r2, r3
 8006252:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006256:	009b      	lsls	r3, r3, #2
 8006258:	441a      	add	r2, r3
 800625a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800625c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006260:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006264:	b29b      	uxth	r3, r3
 8006266:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8006268:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800626a:	78db      	ldrb	r3, [r3, #3]
 800626c:	2b01      	cmp	r3, #1
 800626e:	f040 80a1 	bne.w	80063b4 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 8006272:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006274:	2200      	movs	r2, #0
 8006276:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8006278:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800627a:	7b1b      	ldrb	r3, [r3, #12]
 800627c:	2b00      	cmp	r3, #0
 800627e:	f000 8092 	beq.w	80063a6 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006282:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006284:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006288:	2b00      	cmp	r3, #0
 800628a:	d046      	beq.n	800631a <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800628c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800628e:	785b      	ldrb	r3, [r3, #1]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d126      	bne.n	80062e2 <PCD_EP_ISR_Handler+0x50a>
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	617b      	str	r3, [r7, #20]
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80062a2:	b29b      	uxth	r3, r3
 80062a4:	461a      	mov	r2, r3
 80062a6:	697b      	ldr	r3, [r7, #20]
 80062a8:	4413      	add	r3, r2
 80062aa:	617b      	str	r3, [r7, #20]
 80062ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062ae:	781b      	ldrb	r3, [r3, #0]
 80062b0:	00da      	lsls	r2, r3, #3
 80062b2:	697b      	ldr	r3, [r7, #20]
 80062b4:	4413      	add	r3, r2
 80062b6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80062ba:	613b      	str	r3, [r7, #16]
 80062bc:	693b      	ldr	r3, [r7, #16]
 80062be:	881b      	ldrh	r3, [r3, #0]
 80062c0:	b29b      	uxth	r3, r3
 80062c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80062c6:	b29a      	uxth	r2, r3
 80062c8:	693b      	ldr	r3, [r7, #16]
 80062ca:	801a      	strh	r2, [r3, #0]
 80062cc:	693b      	ldr	r3, [r7, #16]
 80062ce:	881b      	ldrh	r3, [r3, #0]
 80062d0:	b29b      	uxth	r3, r3
 80062d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80062d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80062da:	b29a      	uxth	r2, r3
 80062dc:	693b      	ldr	r3, [r7, #16]
 80062de:	801a      	strh	r2, [r3, #0]
 80062e0:	e061      	b.n	80063a6 <PCD_EP_ISR_Handler+0x5ce>
 80062e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062e4:	785b      	ldrb	r3, [r3, #1]
 80062e6:	2b01      	cmp	r3, #1
 80062e8:	d15d      	bne.n	80063a6 <PCD_EP_ISR_Handler+0x5ce>
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	61fb      	str	r3, [r7, #28]
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80062f8:	b29b      	uxth	r3, r3
 80062fa:	461a      	mov	r2, r3
 80062fc:	69fb      	ldr	r3, [r7, #28]
 80062fe:	4413      	add	r3, r2
 8006300:	61fb      	str	r3, [r7, #28]
 8006302:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006304:	781b      	ldrb	r3, [r3, #0]
 8006306:	00da      	lsls	r2, r3, #3
 8006308:	69fb      	ldr	r3, [r7, #28]
 800630a:	4413      	add	r3, r2
 800630c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006310:	61bb      	str	r3, [r7, #24]
 8006312:	69bb      	ldr	r3, [r7, #24]
 8006314:	2200      	movs	r2, #0
 8006316:	801a      	strh	r2, [r3, #0]
 8006318:	e045      	b.n	80063a6 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006320:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006322:	785b      	ldrb	r3, [r3, #1]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d126      	bne.n	8006376 <PCD_EP_ISR_Handler+0x59e>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	627b      	str	r3, [r7, #36]	@ 0x24
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006336:	b29b      	uxth	r3, r3
 8006338:	461a      	mov	r2, r3
 800633a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800633c:	4413      	add	r3, r2
 800633e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006340:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006342:	781b      	ldrb	r3, [r3, #0]
 8006344:	00da      	lsls	r2, r3, #3
 8006346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006348:	4413      	add	r3, r2
 800634a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800634e:	623b      	str	r3, [r7, #32]
 8006350:	6a3b      	ldr	r3, [r7, #32]
 8006352:	881b      	ldrh	r3, [r3, #0]
 8006354:	b29b      	uxth	r3, r3
 8006356:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800635a:	b29a      	uxth	r2, r3
 800635c:	6a3b      	ldr	r3, [r7, #32]
 800635e:	801a      	strh	r2, [r3, #0]
 8006360:	6a3b      	ldr	r3, [r7, #32]
 8006362:	881b      	ldrh	r3, [r3, #0]
 8006364:	b29b      	uxth	r3, r3
 8006366:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800636a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800636e:	b29a      	uxth	r2, r3
 8006370:	6a3b      	ldr	r3, [r7, #32]
 8006372:	801a      	strh	r2, [r3, #0]
 8006374:	e017      	b.n	80063a6 <PCD_EP_ISR_Handler+0x5ce>
 8006376:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006378:	785b      	ldrb	r3, [r3, #1]
 800637a:	2b01      	cmp	r3, #1
 800637c:	d113      	bne.n	80063a6 <PCD_EP_ISR_Handler+0x5ce>
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006386:	b29b      	uxth	r3, r3
 8006388:	461a      	mov	r2, r3
 800638a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800638c:	4413      	add	r3, r2
 800638e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006390:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006392:	781b      	ldrb	r3, [r3, #0]
 8006394:	00da      	lsls	r2, r3, #3
 8006396:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006398:	4413      	add	r3, r2
 800639a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800639e:	62bb      	str	r3, [r7, #40]	@ 0x28
 80063a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063a2:	2200      	movs	r2, #0
 80063a4:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80063a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063a8:	781b      	ldrb	r3, [r3, #0]
 80063aa:	4619      	mov	r1, r3
 80063ac:	6878      	ldr	r0, [r7, #4]
 80063ae:	f007 ffee 	bl	800e38e <HAL_PCD_DataInStageCallback>
 80063b2:	e04a      	b.n	800644a <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80063b4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80063b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d13f      	bne.n	800643e <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80063c6:	b29b      	uxth	r3, r3
 80063c8:	461a      	mov	r2, r3
 80063ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063cc:	781b      	ldrb	r3, [r3, #0]
 80063ce:	00db      	lsls	r3, r3, #3
 80063d0:	4413      	add	r3, r2
 80063d2:	687a      	ldr	r2, [r7, #4]
 80063d4:	6812      	ldr	r2, [r2, #0]
 80063d6:	4413      	add	r3, r2
 80063d8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80063dc:	881b      	ldrh	r3, [r3, #0]
 80063de:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80063e2:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 80063e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063e6:	699a      	ldr	r2, [r3, #24]
 80063e8:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80063ea:	429a      	cmp	r2, r3
 80063ec:	d906      	bls.n	80063fc <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 80063ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063f0:	699a      	ldr	r2, [r3, #24]
 80063f2:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80063f4:	1ad2      	subs	r2, r2, r3
 80063f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063f8:	619a      	str	r2, [r3, #24]
 80063fa:	e002      	b.n	8006402 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 80063fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063fe:	2200      	movs	r2, #0
 8006400:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8006402:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006404:	699b      	ldr	r3, [r3, #24]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d106      	bne.n	8006418 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800640a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800640c:	781b      	ldrb	r3, [r3, #0]
 800640e:	4619      	mov	r1, r3
 8006410:	6878      	ldr	r0, [r7, #4]
 8006412:	f007 ffbc 	bl	800e38e <HAL_PCD_DataInStageCallback>
 8006416:	e018      	b.n	800644a <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8006418:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800641a:	695a      	ldr	r2, [r3, #20]
 800641c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800641e:	441a      	add	r2, r3
 8006420:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006422:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8006424:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006426:	69da      	ldr	r2, [r3, #28]
 8006428:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800642a:	441a      	add	r2, r3
 800642c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800642e:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006436:	4618      	mov	r0, r3
 8006438:	f005 f90f 	bl	800b65a <USB_EPStartXfer>
 800643c:	e005      	b.n	800644a <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800643e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006440:	461a      	mov	r2, r3
 8006442:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006444:	6878      	ldr	r0, [r7, #4]
 8006446:	f000 f917 	bl	8006678 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006452:	b29b      	uxth	r3, r3
 8006454:	b21b      	sxth	r3, r3
 8006456:	2b00      	cmp	r3, #0
 8006458:	f6ff acc3 	blt.w	8005de2 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800645c:	2300      	movs	r3, #0
}
 800645e:	4618      	mov	r0, r3
 8006460:	3748      	adds	r7, #72	@ 0x48
 8006462:	46bd      	mov	sp, r7
 8006464:	bd80      	pop	{r7, pc}

08006466 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8006466:	b580      	push	{r7, lr}
 8006468:	b088      	sub	sp, #32
 800646a:	af00      	add	r7, sp, #0
 800646c:	60f8      	str	r0, [r7, #12]
 800646e:	60b9      	str	r1, [r7, #8]
 8006470:	4613      	mov	r3, r2
 8006472:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006474:	88fb      	ldrh	r3, [r7, #6]
 8006476:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800647a:	2b00      	cmp	r3, #0
 800647c:	d07c      	beq.n	8006578 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006486:	b29b      	uxth	r3, r3
 8006488:	461a      	mov	r2, r3
 800648a:	68bb      	ldr	r3, [r7, #8]
 800648c:	781b      	ldrb	r3, [r3, #0]
 800648e:	00db      	lsls	r3, r3, #3
 8006490:	4413      	add	r3, r2
 8006492:	68fa      	ldr	r2, [r7, #12]
 8006494:	6812      	ldr	r2, [r2, #0]
 8006496:	4413      	add	r3, r2
 8006498:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800649c:	881b      	ldrh	r3, [r3, #0]
 800649e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80064a2:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80064a4:	68bb      	ldr	r3, [r7, #8]
 80064a6:	699a      	ldr	r2, [r3, #24]
 80064a8:	8b7b      	ldrh	r3, [r7, #26]
 80064aa:	429a      	cmp	r2, r3
 80064ac:	d306      	bcc.n	80064bc <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 80064ae:	68bb      	ldr	r3, [r7, #8]
 80064b0:	699a      	ldr	r2, [r3, #24]
 80064b2:	8b7b      	ldrh	r3, [r7, #26]
 80064b4:	1ad2      	subs	r2, r2, r3
 80064b6:	68bb      	ldr	r3, [r7, #8]
 80064b8:	619a      	str	r2, [r3, #24]
 80064ba:	e002      	b.n	80064c2 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	2200      	movs	r2, #0
 80064c0:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80064c2:	68bb      	ldr	r3, [r7, #8]
 80064c4:	699b      	ldr	r3, [r3, #24]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d123      	bne.n	8006512 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	461a      	mov	r2, r3
 80064d0:	68bb      	ldr	r3, [r7, #8]
 80064d2:	781b      	ldrb	r3, [r3, #0]
 80064d4:	009b      	lsls	r3, r3, #2
 80064d6:	4413      	add	r3, r2
 80064d8:	881b      	ldrh	r3, [r3, #0]
 80064da:	b29b      	uxth	r3, r3
 80064dc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80064e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064e4:	833b      	strh	r3, [r7, #24]
 80064e6:	8b3b      	ldrh	r3, [r7, #24]
 80064e8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80064ec:	833b      	strh	r3, [r7, #24]
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	461a      	mov	r2, r3
 80064f4:	68bb      	ldr	r3, [r7, #8]
 80064f6:	781b      	ldrb	r3, [r3, #0]
 80064f8:	009b      	lsls	r3, r3, #2
 80064fa:	441a      	add	r2, r3
 80064fc:	8b3b      	ldrh	r3, [r7, #24]
 80064fe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006502:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006506:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800650a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800650e:	b29b      	uxth	r3, r3
 8006510:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006512:	88fb      	ldrh	r3, [r7, #6]
 8006514:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006518:	2b00      	cmp	r3, #0
 800651a:	d01f      	beq.n	800655c <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	461a      	mov	r2, r3
 8006522:	68bb      	ldr	r3, [r7, #8]
 8006524:	781b      	ldrb	r3, [r3, #0]
 8006526:	009b      	lsls	r3, r3, #2
 8006528:	4413      	add	r3, r2
 800652a:	881b      	ldrh	r3, [r3, #0]
 800652c:	b29b      	uxth	r3, r3
 800652e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006532:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006536:	82fb      	strh	r3, [r7, #22]
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	461a      	mov	r2, r3
 800653e:	68bb      	ldr	r3, [r7, #8]
 8006540:	781b      	ldrb	r3, [r3, #0]
 8006542:	009b      	lsls	r3, r3, #2
 8006544:	441a      	add	r2, r3
 8006546:	8afb      	ldrh	r3, [r7, #22]
 8006548:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800654c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006550:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006554:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006558:	b29b      	uxth	r3, r3
 800655a:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800655c:	8b7b      	ldrh	r3, [r7, #26]
 800655e:	2b00      	cmp	r3, #0
 8006560:	f000 8085 	beq.w	800666e <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	6818      	ldr	r0, [r3, #0]
 8006568:	68bb      	ldr	r3, [r7, #8]
 800656a:	6959      	ldr	r1, [r3, #20]
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	891a      	ldrh	r2, [r3, #8]
 8006570:	8b7b      	ldrh	r3, [r7, #26]
 8006572:	f005 ff99 	bl	800c4a8 <USB_ReadPMA>
 8006576:	e07a      	b.n	800666e <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006580:	b29b      	uxth	r3, r3
 8006582:	461a      	mov	r2, r3
 8006584:	68bb      	ldr	r3, [r7, #8]
 8006586:	781b      	ldrb	r3, [r3, #0]
 8006588:	00db      	lsls	r3, r3, #3
 800658a:	4413      	add	r3, r2
 800658c:	68fa      	ldr	r2, [r7, #12]
 800658e:	6812      	ldr	r2, [r2, #0]
 8006590:	4413      	add	r3, r2
 8006592:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006596:	881b      	ldrh	r3, [r3, #0]
 8006598:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800659c:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800659e:	68bb      	ldr	r3, [r7, #8]
 80065a0:	699a      	ldr	r2, [r3, #24]
 80065a2:	8b7b      	ldrh	r3, [r7, #26]
 80065a4:	429a      	cmp	r2, r3
 80065a6:	d306      	bcc.n	80065b6 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 80065a8:	68bb      	ldr	r3, [r7, #8]
 80065aa:	699a      	ldr	r2, [r3, #24]
 80065ac:	8b7b      	ldrh	r3, [r7, #26]
 80065ae:	1ad2      	subs	r2, r2, r3
 80065b0:	68bb      	ldr	r3, [r7, #8]
 80065b2:	619a      	str	r2, [r3, #24]
 80065b4:	e002      	b.n	80065bc <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 80065b6:	68bb      	ldr	r3, [r7, #8]
 80065b8:	2200      	movs	r2, #0
 80065ba:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80065bc:	68bb      	ldr	r3, [r7, #8]
 80065be:	699b      	ldr	r3, [r3, #24]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d123      	bne.n	800660c <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	461a      	mov	r2, r3
 80065ca:	68bb      	ldr	r3, [r7, #8]
 80065cc:	781b      	ldrb	r3, [r3, #0]
 80065ce:	009b      	lsls	r3, r3, #2
 80065d0:	4413      	add	r3, r2
 80065d2:	881b      	ldrh	r3, [r3, #0]
 80065d4:	b29b      	uxth	r3, r3
 80065d6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80065da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065de:	83fb      	strh	r3, [r7, #30]
 80065e0:	8bfb      	ldrh	r3, [r7, #30]
 80065e2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80065e6:	83fb      	strh	r3, [r7, #30]
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	461a      	mov	r2, r3
 80065ee:	68bb      	ldr	r3, [r7, #8]
 80065f0:	781b      	ldrb	r3, [r3, #0]
 80065f2:	009b      	lsls	r3, r3, #2
 80065f4:	441a      	add	r2, r3
 80065f6:	8bfb      	ldrh	r3, [r7, #30]
 80065f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80065fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006600:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006604:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006608:	b29b      	uxth	r3, r3
 800660a:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800660c:	88fb      	ldrh	r3, [r7, #6]
 800660e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006612:	2b00      	cmp	r3, #0
 8006614:	d11f      	bne.n	8006656 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	461a      	mov	r2, r3
 800661c:	68bb      	ldr	r3, [r7, #8]
 800661e:	781b      	ldrb	r3, [r3, #0]
 8006620:	009b      	lsls	r3, r3, #2
 8006622:	4413      	add	r3, r2
 8006624:	881b      	ldrh	r3, [r3, #0]
 8006626:	b29b      	uxth	r3, r3
 8006628:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800662c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006630:	83bb      	strh	r3, [r7, #28]
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	461a      	mov	r2, r3
 8006638:	68bb      	ldr	r3, [r7, #8]
 800663a:	781b      	ldrb	r3, [r3, #0]
 800663c:	009b      	lsls	r3, r3, #2
 800663e:	441a      	add	r2, r3
 8006640:	8bbb      	ldrh	r3, [r7, #28]
 8006642:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006646:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800664a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800664e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006652:	b29b      	uxth	r3, r3
 8006654:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8006656:	8b7b      	ldrh	r3, [r7, #26]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d008      	beq.n	800666e <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	6818      	ldr	r0, [r3, #0]
 8006660:	68bb      	ldr	r3, [r7, #8]
 8006662:	6959      	ldr	r1, [r3, #20]
 8006664:	68bb      	ldr	r3, [r7, #8]
 8006666:	895a      	ldrh	r2, [r3, #10]
 8006668:	8b7b      	ldrh	r3, [r7, #26]
 800666a:	f005 ff1d 	bl	800c4a8 <USB_ReadPMA>
    }
  }

  return count;
 800666e:	8b7b      	ldrh	r3, [r7, #26]
}
 8006670:	4618      	mov	r0, r3
 8006672:	3720      	adds	r7, #32
 8006674:	46bd      	mov	sp, r7
 8006676:	bd80      	pop	{r7, pc}

08006678 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8006678:	b580      	push	{r7, lr}
 800667a:	b0a6      	sub	sp, #152	@ 0x98
 800667c:	af00      	add	r7, sp, #0
 800667e:	60f8      	str	r0, [r7, #12]
 8006680:	60b9      	str	r1, [r7, #8]
 8006682:	4613      	mov	r3, r2
 8006684:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006686:	88fb      	ldrh	r3, [r7, #6]
 8006688:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800668c:	2b00      	cmp	r3, #0
 800668e:	f000 81f7 	beq.w	8006a80 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800669a:	b29b      	uxth	r3, r3
 800669c:	461a      	mov	r2, r3
 800669e:	68bb      	ldr	r3, [r7, #8]
 80066a0:	781b      	ldrb	r3, [r3, #0]
 80066a2:	00db      	lsls	r3, r3, #3
 80066a4:	4413      	add	r3, r2
 80066a6:	68fa      	ldr	r2, [r7, #12]
 80066a8:	6812      	ldr	r2, [r2, #0]
 80066aa:	4413      	add	r3, r2
 80066ac:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80066b0:	881b      	ldrh	r3, [r3, #0]
 80066b2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80066b6:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 80066ba:	68bb      	ldr	r3, [r7, #8]
 80066bc:	699a      	ldr	r2, [r3, #24]
 80066be:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80066c2:	429a      	cmp	r2, r3
 80066c4:	d907      	bls.n	80066d6 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 80066c6:	68bb      	ldr	r3, [r7, #8]
 80066c8:	699a      	ldr	r2, [r3, #24]
 80066ca:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80066ce:	1ad2      	subs	r2, r2, r3
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	619a      	str	r2, [r3, #24]
 80066d4:	e002      	b.n	80066dc <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 80066d6:	68bb      	ldr	r3, [r7, #8]
 80066d8:	2200      	movs	r2, #0
 80066da:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80066dc:	68bb      	ldr	r3, [r7, #8]
 80066de:	699b      	ldr	r3, [r3, #24]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	f040 80e1 	bne.w	80068a8 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80066e6:	68bb      	ldr	r3, [r7, #8]
 80066e8:	785b      	ldrb	r3, [r3, #1]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d126      	bne.n	800673c <HAL_PCD_EP_DB_Transmit+0xc4>
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	633b      	str	r3, [r7, #48]	@ 0x30
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80066fc:	b29b      	uxth	r3, r3
 80066fe:	461a      	mov	r2, r3
 8006700:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006702:	4413      	add	r3, r2
 8006704:	633b      	str	r3, [r7, #48]	@ 0x30
 8006706:	68bb      	ldr	r3, [r7, #8]
 8006708:	781b      	ldrb	r3, [r3, #0]
 800670a:	00da      	lsls	r2, r3, #3
 800670c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800670e:	4413      	add	r3, r2
 8006710:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006714:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006716:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006718:	881b      	ldrh	r3, [r3, #0]
 800671a:	b29b      	uxth	r3, r3
 800671c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006720:	b29a      	uxth	r2, r3
 8006722:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006724:	801a      	strh	r2, [r3, #0]
 8006726:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006728:	881b      	ldrh	r3, [r3, #0]
 800672a:	b29b      	uxth	r3, r3
 800672c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006730:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006734:	b29a      	uxth	r2, r3
 8006736:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006738:	801a      	strh	r2, [r3, #0]
 800673a:	e01a      	b.n	8006772 <HAL_PCD_EP_DB_Transmit+0xfa>
 800673c:	68bb      	ldr	r3, [r7, #8]
 800673e:	785b      	ldrb	r3, [r3, #1]
 8006740:	2b01      	cmp	r3, #1
 8006742:	d116      	bne.n	8006772 <HAL_PCD_EP_DB_Transmit+0xfa>
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	63bb      	str	r3, [r7, #56]	@ 0x38
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006752:	b29b      	uxth	r3, r3
 8006754:	461a      	mov	r2, r3
 8006756:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006758:	4413      	add	r3, r2
 800675a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800675c:	68bb      	ldr	r3, [r7, #8]
 800675e:	781b      	ldrb	r3, [r3, #0]
 8006760:	00da      	lsls	r2, r3, #3
 8006762:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006764:	4413      	add	r3, r2
 8006766:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800676a:	637b      	str	r3, [r7, #52]	@ 0x34
 800676c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800676e:	2200      	movs	r2, #0
 8006770:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006778:	68bb      	ldr	r3, [r7, #8]
 800677a:	785b      	ldrb	r3, [r3, #1]
 800677c:	2b00      	cmp	r3, #0
 800677e:	d126      	bne.n	80067ce <HAL_PCD_EP_DB_Transmit+0x156>
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	623b      	str	r3, [r7, #32]
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800678e:	b29b      	uxth	r3, r3
 8006790:	461a      	mov	r2, r3
 8006792:	6a3b      	ldr	r3, [r7, #32]
 8006794:	4413      	add	r3, r2
 8006796:	623b      	str	r3, [r7, #32]
 8006798:	68bb      	ldr	r3, [r7, #8]
 800679a:	781b      	ldrb	r3, [r3, #0]
 800679c:	00da      	lsls	r2, r3, #3
 800679e:	6a3b      	ldr	r3, [r7, #32]
 80067a0:	4413      	add	r3, r2
 80067a2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80067a6:	61fb      	str	r3, [r7, #28]
 80067a8:	69fb      	ldr	r3, [r7, #28]
 80067aa:	881b      	ldrh	r3, [r3, #0]
 80067ac:	b29b      	uxth	r3, r3
 80067ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80067b2:	b29a      	uxth	r2, r3
 80067b4:	69fb      	ldr	r3, [r7, #28]
 80067b6:	801a      	strh	r2, [r3, #0]
 80067b8:	69fb      	ldr	r3, [r7, #28]
 80067ba:	881b      	ldrh	r3, [r3, #0]
 80067bc:	b29b      	uxth	r3, r3
 80067be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80067c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80067c6:	b29a      	uxth	r2, r3
 80067c8:	69fb      	ldr	r3, [r7, #28]
 80067ca:	801a      	strh	r2, [r3, #0]
 80067cc:	e017      	b.n	80067fe <HAL_PCD_EP_DB_Transmit+0x186>
 80067ce:	68bb      	ldr	r3, [r7, #8]
 80067d0:	785b      	ldrb	r3, [r3, #1]
 80067d2:	2b01      	cmp	r3, #1
 80067d4:	d113      	bne.n	80067fe <HAL_PCD_EP_DB_Transmit+0x186>
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80067de:	b29b      	uxth	r3, r3
 80067e0:	461a      	mov	r2, r3
 80067e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067e4:	4413      	add	r3, r2
 80067e6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80067e8:	68bb      	ldr	r3, [r7, #8]
 80067ea:	781b      	ldrb	r3, [r3, #0]
 80067ec:	00da      	lsls	r2, r3, #3
 80067ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067f0:	4413      	add	r3, r2
 80067f2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80067f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80067f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067fa:	2200      	movs	r2, #0
 80067fc:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 80067fe:	68bb      	ldr	r3, [r7, #8]
 8006800:	78db      	ldrb	r3, [r3, #3]
 8006802:	2b02      	cmp	r3, #2
 8006804:	d123      	bne.n	800684e <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	461a      	mov	r2, r3
 800680c:	68bb      	ldr	r3, [r7, #8]
 800680e:	781b      	ldrb	r3, [r3, #0]
 8006810:	009b      	lsls	r3, r3, #2
 8006812:	4413      	add	r3, r2
 8006814:	881b      	ldrh	r3, [r3, #0]
 8006816:	b29b      	uxth	r3, r3
 8006818:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800681c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006820:	837b      	strh	r3, [r7, #26]
 8006822:	8b7b      	ldrh	r3, [r7, #26]
 8006824:	f083 0320 	eor.w	r3, r3, #32
 8006828:	837b      	strh	r3, [r7, #26]
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	461a      	mov	r2, r3
 8006830:	68bb      	ldr	r3, [r7, #8]
 8006832:	781b      	ldrb	r3, [r3, #0]
 8006834:	009b      	lsls	r3, r3, #2
 8006836:	441a      	add	r2, r3
 8006838:	8b7b      	ldrh	r3, [r7, #26]
 800683a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800683e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006842:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006846:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800684a:	b29b      	uxth	r3, r3
 800684c:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800684e:	68bb      	ldr	r3, [r7, #8]
 8006850:	781b      	ldrb	r3, [r3, #0]
 8006852:	4619      	mov	r1, r3
 8006854:	68f8      	ldr	r0, [r7, #12]
 8006856:	f007 fd9a 	bl	800e38e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800685a:	88fb      	ldrh	r3, [r7, #6]
 800685c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006860:	2b00      	cmp	r3, #0
 8006862:	d01f      	beq.n	80068a4 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	461a      	mov	r2, r3
 800686a:	68bb      	ldr	r3, [r7, #8]
 800686c:	781b      	ldrb	r3, [r3, #0]
 800686e:	009b      	lsls	r3, r3, #2
 8006870:	4413      	add	r3, r2
 8006872:	881b      	ldrh	r3, [r3, #0]
 8006874:	b29b      	uxth	r3, r3
 8006876:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800687a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800687e:	833b      	strh	r3, [r7, #24]
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	461a      	mov	r2, r3
 8006886:	68bb      	ldr	r3, [r7, #8]
 8006888:	781b      	ldrb	r3, [r3, #0]
 800688a:	009b      	lsls	r3, r3, #2
 800688c:	441a      	add	r2, r3
 800688e:	8b3b      	ldrh	r3, [r7, #24]
 8006890:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006894:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006898:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800689c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80068a0:	b29b      	uxth	r3, r3
 80068a2:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80068a4:	2300      	movs	r3, #0
 80068a6:	e31f      	b.n	8006ee8 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80068a8:	88fb      	ldrh	r3, [r7, #6]
 80068aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d021      	beq.n	80068f6 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	461a      	mov	r2, r3
 80068b8:	68bb      	ldr	r3, [r7, #8]
 80068ba:	781b      	ldrb	r3, [r3, #0]
 80068bc:	009b      	lsls	r3, r3, #2
 80068be:	4413      	add	r3, r2
 80068c0:	881b      	ldrh	r3, [r3, #0]
 80068c2:	b29b      	uxth	r3, r3
 80068c4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80068c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068cc:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	461a      	mov	r2, r3
 80068d6:	68bb      	ldr	r3, [r7, #8]
 80068d8:	781b      	ldrb	r3, [r3, #0]
 80068da:	009b      	lsls	r3, r3, #2
 80068dc:	441a      	add	r2, r3
 80068de:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80068e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80068e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80068ea:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80068ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80068f2:	b29b      	uxth	r3, r3
 80068f4:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80068f6:	68bb      	ldr	r3, [r7, #8]
 80068f8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80068fc:	2b01      	cmp	r3, #1
 80068fe:	f040 82ca 	bne.w	8006e96 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8006902:	68bb      	ldr	r3, [r7, #8]
 8006904:	695a      	ldr	r2, [r3, #20]
 8006906:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800690a:	441a      	add	r2, r3
 800690c:	68bb      	ldr	r3, [r7, #8]
 800690e:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8006910:	68bb      	ldr	r3, [r7, #8]
 8006912:	69da      	ldr	r2, [r3, #28]
 8006914:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006918:	441a      	add	r2, r3
 800691a:	68bb      	ldr	r3, [r7, #8]
 800691c:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800691e:	68bb      	ldr	r3, [r7, #8]
 8006920:	6a1a      	ldr	r2, [r3, #32]
 8006922:	68bb      	ldr	r3, [r7, #8]
 8006924:	691b      	ldr	r3, [r3, #16]
 8006926:	429a      	cmp	r2, r3
 8006928:	d309      	bcc.n	800693e <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 800692a:	68bb      	ldr	r3, [r7, #8]
 800692c:	691b      	ldr	r3, [r3, #16]
 800692e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8006930:	68bb      	ldr	r3, [r7, #8]
 8006932:	6a1a      	ldr	r2, [r3, #32]
 8006934:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006936:	1ad2      	subs	r2, r2, r3
 8006938:	68bb      	ldr	r3, [r7, #8]
 800693a:	621a      	str	r2, [r3, #32]
 800693c:	e015      	b.n	800696a <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 800693e:	68bb      	ldr	r3, [r7, #8]
 8006940:	6a1b      	ldr	r3, [r3, #32]
 8006942:	2b00      	cmp	r3, #0
 8006944:	d107      	bne.n	8006956 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8006946:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800694a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800694c:	68bb      	ldr	r3, [r7, #8]
 800694e:	2200      	movs	r2, #0
 8006950:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8006954:	e009      	b.n	800696a <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8006956:	68bb      	ldr	r3, [r7, #8]
 8006958:	2200      	movs	r2, #0
 800695a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800695e:	68bb      	ldr	r3, [r7, #8]
 8006960:	6a1b      	ldr	r3, [r3, #32]
 8006962:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8006964:	68bb      	ldr	r3, [r7, #8]
 8006966:	2200      	movs	r2, #0
 8006968:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800696a:	68bb      	ldr	r3, [r7, #8]
 800696c:	785b      	ldrb	r3, [r3, #1]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d15f      	bne.n	8006a32 <HAL_PCD_EP_DB_Transmit+0x3ba>
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	643b      	str	r3, [r7, #64]	@ 0x40
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006980:	b29b      	uxth	r3, r3
 8006982:	461a      	mov	r2, r3
 8006984:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006986:	4413      	add	r3, r2
 8006988:	643b      	str	r3, [r7, #64]	@ 0x40
 800698a:	68bb      	ldr	r3, [r7, #8]
 800698c:	781b      	ldrb	r3, [r3, #0]
 800698e:	00da      	lsls	r2, r3, #3
 8006990:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006992:	4413      	add	r3, r2
 8006994:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006998:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800699a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800699c:	881b      	ldrh	r3, [r3, #0]
 800699e:	b29b      	uxth	r3, r3
 80069a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80069a4:	b29a      	uxth	r2, r3
 80069a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80069a8:	801a      	strh	r2, [r3, #0]
 80069aa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d10a      	bne.n	80069c6 <HAL_PCD_EP_DB_Transmit+0x34e>
 80069b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80069b2:	881b      	ldrh	r3, [r3, #0]
 80069b4:	b29b      	uxth	r3, r3
 80069b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80069ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80069be:	b29a      	uxth	r2, r3
 80069c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80069c2:	801a      	strh	r2, [r3, #0]
 80069c4:	e051      	b.n	8006a6a <HAL_PCD_EP_DB_Transmit+0x3f2>
 80069c6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80069c8:	2b3e      	cmp	r3, #62	@ 0x3e
 80069ca:	d816      	bhi.n	80069fa <HAL_PCD_EP_DB_Transmit+0x382>
 80069cc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80069ce:	085b      	lsrs	r3, r3, #1
 80069d0:	653b      	str	r3, [r7, #80]	@ 0x50
 80069d2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80069d4:	f003 0301 	and.w	r3, r3, #1
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d002      	beq.n	80069e2 <HAL_PCD_EP_DB_Transmit+0x36a>
 80069dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80069de:	3301      	adds	r3, #1
 80069e0:	653b      	str	r3, [r7, #80]	@ 0x50
 80069e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80069e4:	881b      	ldrh	r3, [r3, #0]
 80069e6:	b29a      	uxth	r2, r3
 80069e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80069ea:	b29b      	uxth	r3, r3
 80069ec:	029b      	lsls	r3, r3, #10
 80069ee:	b29b      	uxth	r3, r3
 80069f0:	4313      	orrs	r3, r2
 80069f2:	b29a      	uxth	r2, r3
 80069f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80069f6:	801a      	strh	r2, [r3, #0]
 80069f8:	e037      	b.n	8006a6a <HAL_PCD_EP_DB_Transmit+0x3f2>
 80069fa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80069fc:	095b      	lsrs	r3, r3, #5
 80069fe:	653b      	str	r3, [r7, #80]	@ 0x50
 8006a00:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006a02:	f003 031f 	and.w	r3, r3, #31
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d102      	bne.n	8006a10 <HAL_PCD_EP_DB_Transmit+0x398>
 8006a0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006a0c:	3b01      	subs	r3, #1
 8006a0e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006a10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a12:	881b      	ldrh	r3, [r3, #0]
 8006a14:	b29a      	uxth	r2, r3
 8006a16:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006a18:	b29b      	uxth	r3, r3
 8006a1a:	029b      	lsls	r3, r3, #10
 8006a1c:	b29b      	uxth	r3, r3
 8006a1e:	4313      	orrs	r3, r2
 8006a20:	b29b      	uxth	r3, r3
 8006a22:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006a26:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006a2a:	b29a      	uxth	r2, r3
 8006a2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a2e:	801a      	strh	r2, [r3, #0]
 8006a30:	e01b      	b.n	8006a6a <HAL_PCD_EP_DB_Transmit+0x3f2>
 8006a32:	68bb      	ldr	r3, [r7, #8]
 8006a34:	785b      	ldrb	r3, [r3, #1]
 8006a36:	2b01      	cmp	r3, #1
 8006a38:	d117      	bne.n	8006a6a <HAL_PCD_EP_DB_Transmit+0x3f2>
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006a48:	b29b      	uxth	r3, r3
 8006a4a:	461a      	mov	r2, r3
 8006a4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006a4e:	4413      	add	r3, r2
 8006a50:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a52:	68bb      	ldr	r3, [r7, #8]
 8006a54:	781b      	ldrb	r3, [r3, #0]
 8006a56:	00da      	lsls	r2, r3, #3
 8006a58:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006a5a:	4413      	add	r3, r2
 8006a5c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006a60:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a62:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006a64:	b29a      	uxth	r2, r3
 8006a66:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006a68:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	6818      	ldr	r0, [r3, #0]
 8006a6e:	68bb      	ldr	r3, [r7, #8]
 8006a70:	6959      	ldr	r1, [r3, #20]
 8006a72:	68bb      	ldr	r3, [r7, #8]
 8006a74:	891a      	ldrh	r2, [r3, #8]
 8006a76:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006a78:	b29b      	uxth	r3, r3
 8006a7a:	f005 fcd2 	bl	800c422 <USB_WritePMA>
 8006a7e:	e20a      	b.n	8006e96 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006a88:	b29b      	uxth	r3, r3
 8006a8a:	461a      	mov	r2, r3
 8006a8c:	68bb      	ldr	r3, [r7, #8]
 8006a8e:	781b      	ldrb	r3, [r3, #0]
 8006a90:	00db      	lsls	r3, r3, #3
 8006a92:	4413      	add	r3, r2
 8006a94:	68fa      	ldr	r2, [r7, #12]
 8006a96:	6812      	ldr	r2, [r2, #0]
 8006a98:	4413      	add	r3, r2
 8006a9a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006a9e:	881b      	ldrh	r3, [r3, #0]
 8006aa0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006aa4:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8006aa8:	68bb      	ldr	r3, [r7, #8]
 8006aaa:	699a      	ldr	r2, [r3, #24]
 8006aac:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006ab0:	429a      	cmp	r2, r3
 8006ab2:	d307      	bcc.n	8006ac4 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8006ab4:	68bb      	ldr	r3, [r7, #8]
 8006ab6:	699a      	ldr	r2, [r3, #24]
 8006ab8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006abc:	1ad2      	subs	r2, r2, r3
 8006abe:	68bb      	ldr	r3, [r7, #8]
 8006ac0:	619a      	str	r2, [r3, #24]
 8006ac2:	e002      	b.n	8006aca <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8006ac4:	68bb      	ldr	r3, [r7, #8]
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8006aca:	68bb      	ldr	r3, [r7, #8]
 8006acc:	699b      	ldr	r3, [r3, #24]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	f040 80f6 	bne.w	8006cc0 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006ad4:	68bb      	ldr	r3, [r7, #8]
 8006ad6:	785b      	ldrb	r3, [r3, #1]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d126      	bne.n	8006b2a <HAL_PCD_EP_DB_Transmit+0x4b2>
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	677b      	str	r3, [r7, #116]	@ 0x74
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006aea:	b29b      	uxth	r3, r3
 8006aec:	461a      	mov	r2, r3
 8006aee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006af0:	4413      	add	r3, r2
 8006af2:	677b      	str	r3, [r7, #116]	@ 0x74
 8006af4:	68bb      	ldr	r3, [r7, #8]
 8006af6:	781b      	ldrb	r3, [r3, #0]
 8006af8:	00da      	lsls	r2, r3, #3
 8006afa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006afc:	4413      	add	r3, r2
 8006afe:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006b02:	673b      	str	r3, [r7, #112]	@ 0x70
 8006b04:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006b06:	881b      	ldrh	r3, [r3, #0]
 8006b08:	b29b      	uxth	r3, r3
 8006b0a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006b0e:	b29a      	uxth	r2, r3
 8006b10:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006b12:	801a      	strh	r2, [r3, #0]
 8006b14:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006b16:	881b      	ldrh	r3, [r3, #0]
 8006b18:	b29b      	uxth	r3, r3
 8006b1a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006b1e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006b22:	b29a      	uxth	r2, r3
 8006b24:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006b26:	801a      	strh	r2, [r3, #0]
 8006b28:	e01a      	b.n	8006b60 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8006b2a:	68bb      	ldr	r3, [r7, #8]
 8006b2c:	785b      	ldrb	r3, [r3, #1]
 8006b2e:	2b01      	cmp	r3, #1
 8006b30:	d116      	bne.n	8006b60 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006b40:	b29b      	uxth	r3, r3
 8006b42:	461a      	mov	r2, r3
 8006b44:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006b46:	4413      	add	r3, r2
 8006b48:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006b4a:	68bb      	ldr	r3, [r7, #8]
 8006b4c:	781b      	ldrb	r3, [r3, #0]
 8006b4e:	00da      	lsls	r2, r3, #3
 8006b50:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006b52:	4413      	add	r3, r2
 8006b54:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006b58:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006b5a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006b68:	68bb      	ldr	r3, [r7, #8]
 8006b6a:	785b      	ldrb	r3, [r3, #1]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d12f      	bne.n	8006bd0 <HAL_PCD_EP_DB_Transmit+0x558>
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006b80:	b29b      	uxth	r3, r3
 8006b82:	461a      	mov	r2, r3
 8006b84:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006b88:	4413      	add	r3, r2
 8006b8a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006b8e:	68bb      	ldr	r3, [r7, #8]
 8006b90:	781b      	ldrb	r3, [r3, #0]
 8006b92:	00da      	lsls	r2, r3, #3
 8006b94:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006b98:	4413      	add	r3, r2
 8006b9a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006b9e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006ba2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006ba6:	881b      	ldrh	r3, [r3, #0]
 8006ba8:	b29b      	uxth	r3, r3
 8006baa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006bae:	b29a      	uxth	r2, r3
 8006bb0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006bb4:	801a      	strh	r2, [r3, #0]
 8006bb6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006bba:	881b      	ldrh	r3, [r3, #0]
 8006bbc:	b29b      	uxth	r3, r3
 8006bbe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006bc2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006bc6:	b29a      	uxth	r2, r3
 8006bc8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006bcc:	801a      	strh	r2, [r3, #0]
 8006bce:	e01c      	b.n	8006c0a <HAL_PCD_EP_DB_Transmit+0x592>
 8006bd0:	68bb      	ldr	r3, [r7, #8]
 8006bd2:	785b      	ldrb	r3, [r3, #1]
 8006bd4:	2b01      	cmp	r3, #1
 8006bd6:	d118      	bne.n	8006c0a <HAL_PCD_EP_DB_Transmit+0x592>
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006be0:	b29b      	uxth	r3, r3
 8006be2:	461a      	mov	r2, r3
 8006be4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006be8:	4413      	add	r3, r2
 8006bea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006bee:	68bb      	ldr	r3, [r7, #8]
 8006bf0:	781b      	ldrb	r3, [r3, #0]
 8006bf2:	00da      	lsls	r2, r3, #3
 8006bf4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006bf8:	4413      	add	r3, r2
 8006bfa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006bfe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006c02:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006c06:	2200      	movs	r2, #0
 8006c08:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8006c0a:	68bb      	ldr	r3, [r7, #8]
 8006c0c:	78db      	ldrb	r3, [r3, #3]
 8006c0e:	2b02      	cmp	r3, #2
 8006c10:	d127      	bne.n	8006c62 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	461a      	mov	r2, r3
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	781b      	ldrb	r3, [r3, #0]
 8006c1c:	009b      	lsls	r3, r3, #2
 8006c1e:	4413      	add	r3, r2
 8006c20:	881b      	ldrh	r3, [r3, #0]
 8006c22:	b29b      	uxth	r3, r3
 8006c24:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c28:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c2c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8006c30:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8006c34:	f083 0320 	eor.w	r3, r3, #32
 8006c38:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	461a      	mov	r2, r3
 8006c42:	68bb      	ldr	r3, [r7, #8]
 8006c44:	781b      	ldrb	r3, [r3, #0]
 8006c46:	009b      	lsls	r3, r3, #2
 8006c48:	441a      	add	r2, r3
 8006c4a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8006c4e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c52:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006c5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c5e:	b29b      	uxth	r3, r3
 8006c60:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006c62:	68bb      	ldr	r3, [r7, #8]
 8006c64:	781b      	ldrb	r3, [r3, #0]
 8006c66:	4619      	mov	r1, r3
 8006c68:	68f8      	ldr	r0, [r7, #12]
 8006c6a:	f007 fb90 	bl	800e38e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8006c6e:	88fb      	ldrh	r3, [r7, #6]
 8006c70:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d121      	bne.n	8006cbc <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	461a      	mov	r2, r3
 8006c7e:	68bb      	ldr	r3, [r7, #8]
 8006c80:	781b      	ldrb	r3, [r3, #0]
 8006c82:	009b      	lsls	r3, r3, #2
 8006c84:	4413      	add	r3, r2
 8006c86:	881b      	ldrh	r3, [r3, #0]
 8006c88:	b29b      	uxth	r3, r3
 8006c8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c92:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	461a      	mov	r2, r3
 8006c9c:	68bb      	ldr	r3, [r7, #8]
 8006c9e:	781b      	ldrb	r3, [r3, #0]
 8006ca0:	009b      	lsls	r3, r3, #2
 8006ca2:	441a      	add	r2, r3
 8006ca4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8006ca8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006cac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006cb0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006cb4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006cb8:	b29b      	uxth	r3, r3
 8006cba:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	e113      	b.n	8006ee8 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8006cc0:	88fb      	ldrh	r3, [r7, #6]
 8006cc2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d121      	bne.n	8006d0e <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	461a      	mov	r2, r3
 8006cd0:	68bb      	ldr	r3, [r7, #8]
 8006cd2:	781b      	ldrb	r3, [r3, #0]
 8006cd4:	009b      	lsls	r3, r3, #2
 8006cd6:	4413      	add	r3, r2
 8006cd8:	881b      	ldrh	r3, [r3, #0]
 8006cda:	b29b      	uxth	r3, r3
 8006cdc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006ce0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ce4:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	461a      	mov	r2, r3
 8006cee:	68bb      	ldr	r3, [r7, #8]
 8006cf0:	781b      	ldrb	r3, [r3, #0]
 8006cf2:	009b      	lsls	r3, r3, #2
 8006cf4:	441a      	add	r2, r3
 8006cf6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8006cfa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006cfe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006d02:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006d06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d0a:	b29b      	uxth	r3, r3
 8006d0c:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006d14:	2b01      	cmp	r3, #1
 8006d16:	f040 80be 	bne.w	8006e96 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8006d1a:	68bb      	ldr	r3, [r7, #8]
 8006d1c:	695a      	ldr	r2, [r3, #20]
 8006d1e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006d22:	441a      	add	r2, r3
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8006d28:	68bb      	ldr	r3, [r7, #8]
 8006d2a:	69da      	ldr	r2, [r3, #28]
 8006d2c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006d30:	441a      	add	r2, r3
 8006d32:	68bb      	ldr	r3, [r7, #8]
 8006d34:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8006d36:	68bb      	ldr	r3, [r7, #8]
 8006d38:	6a1a      	ldr	r2, [r3, #32]
 8006d3a:	68bb      	ldr	r3, [r7, #8]
 8006d3c:	691b      	ldr	r3, [r3, #16]
 8006d3e:	429a      	cmp	r2, r3
 8006d40:	d309      	bcc.n	8006d56 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8006d42:	68bb      	ldr	r3, [r7, #8]
 8006d44:	691b      	ldr	r3, [r3, #16]
 8006d46:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8006d48:	68bb      	ldr	r3, [r7, #8]
 8006d4a:	6a1a      	ldr	r2, [r3, #32]
 8006d4c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006d4e:	1ad2      	subs	r2, r2, r3
 8006d50:	68bb      	ldr	r3, [r7, #8]
 8006d52:	621a      	str	r2, [r3, #32]
 8006d54:	e015      	b.n	8006d82 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8006d56:	68bb      	ldr	r3, [r7, #8]
 8006d58:	6a1b      	ldr	r3, [r3, #32]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d107      	bne.n	8006d6e <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8006d5e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006d62:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8006d64:	68bb      	ldr	r3, [r7, #8]
 8006d66:	2200      	movs	r2, #0
 8006d68:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8006d6c:	e009      	b.n	8006d82 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8006d6e:	68bb      	ldr	r3, [r7, #8]
 8006d70:	6a1b      	ldr	r3, [r3, #32]
 8006d72:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8006d74:	68bb      	ldr	r3, [r7, #8]
 8006d76:	2200      	movs	r2, #0
 8006d78:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8006d7a:	68bb      	ldr	r3, [r7, #8]
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006d88:	68bb      	ldr	r3, [r7, #8]
 8006d8a:	785b      	ldrb	r3, [r3, #1]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d15f      	bne.n	8006e50 <HAL_PCD_EP_DB_Transmit+0x7d8>
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006d9e:	b29b      	uxth	r3, r3
 8006da0:	461a      	mov	r2, r3
 8006da2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006da4:	4413      	add	r3, r2
 8006da6:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006da8:	68bb      	ldr	r3, [r7, #8]
 8006daa:	781b      	ldrb	r3, [r3, #0]
 8006dac:	00da      	lsls	r2, r3, #3
 8006dae:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006db0:	4413      	add	r3, r2
 8006db2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006db6:	667b      	str	r3, [r7, #100]	@ 0x64
 8006db8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006dba:	881b      	ldrh	r3, [r3, #0]
 8006dbc:	b29b      	uxth	r3, r3
 8006dbe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006dc2:	b29a      	uxth	r2, r3
 8006dc4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006dc6:	801a      	strh	r2, [r3, #0]
 8006dc8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d10a      	bne.n	8006de4 <HAL_PCD_EP_DB_Transmit+0x76c>
 8006dce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006dd0:	881b      	ldrh	r3, [r3, #0]
 8006dd2:	b29b      	uxth	r3, r3
 8006dd4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006dd8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006ddc:	b29a      	uxth	r2, r3
 8006dde:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006de0:	801a      	strh	r2, [r3, #0]
 8006de2:	e04e      	b.n	8006e82 <HAL_PCD_EP_DB_Transmit+0x80a>
 8006de4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006de6:	2b3e      	cmp	r3, #62	@ 0x3e
 8006de8:	d816      	bhi.n	8006e18 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8006dea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006dec:	085b      	lsrs	r3, r3, #1
 8006dee:	663b      	str	r3, [r7, #96]	@ 0x60
 8006df0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006df2:	f003 0301 	and.w	r3, r3, #1
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d002      	beq.n	8006e00 <HAL_PCD_EP_DB_Transmit+0x788>
 8006dfa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006dfc:	3301      	adds	r3, #1
 8006dfe:	663b      	str	r3, [r7, #96]	@ 0x60
 8006e00:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006e02:	881b      	ldrh	r3, [r3, #0]
 8006e04:	b29a      	uxth	r2, r3
 8006e06:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006e08:	b29b      	uxth	r3, r3
 8006e0a:	029b      	lsls	r3, r3, #10
 8006e0c:	b29b      	uxth	r3, r3
 8006e0e:	4313      	orrs	r3, r2
 8006e10:	b29a      	uxth	r2, r3
 8006e12:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006e14:	801a      	strh	r2, [r3, #0]
 8006e16:	e034      	b.n	8006e82 <HAL_PCD_EP_DB_Transmit+0x80a>
 8006e18:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006e1a:	095b      	lsrs	r3, r3, #5
 8006e1c:	663b      	str	r3, [r7, #96]	@ 0x60
 8006e1e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006e20:	f003 031f 	and.w	r3, r3, #31
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d102      	bne.n	8006e2e <HAL_PCD_EP_DB_Transmit+0x7b6>
 8006e28:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006e2a:	3b01      	subs	r3, #1
 8006e2c:	663b      	str	r3, [r7, #96]	@ 0x60
 8006e2e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006e30:	881b      	ldrh	r3, [r3, #0]
 8006e32:	b29a      	uxth	r2, r3
 8006e34:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006e36:	b29b      	uxth	r3, r3
 8006e38:	029b      	lsls	r3, r3, #10
 8006e3a:	b29b      	uxth	r3, r3
 8006e3c:	4313      	orrs	r3, r2
 8006e3e:	b29b      	uxth	r3, r3
 8006e40:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006e44:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006e48:	b29a      	uxth	r2, r3
 8006e4a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006e4c:	801a      	strh	r2, [r3, #0]
 8006e4e:	e018      	b.n	8006e82 <HAL_PCD_EP_DB_Transmit+0x80a>
 8006e50:	68bb      	ldr	r3, [r7, #8]
 8006e52:	785b      	ldrb	r3, [r3, #1]
 8006e54:	2b01      	cmp	r3, #1
 8006e56:	d114      	bne.n	8006e82 <HAL_PCD_EP_DB_Transmit+0x80a>
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006e60:	b29b      	uxth	r3, r3
 8006e62:	461a      	mov	r2, r3
 8006e64:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006e66:	4413      	add	r3, r2
 8006e68:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006e6a:	68bb      	ldr	r3, [r7, #8]
 8006e6c:	781b      	ldrb	r3, [r3, #0]
 8006e6e:	00da      	lsls	r2, r3, #3
 8006e70:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006e72:	4413      	add	r3, r2
 8006e74:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006e78:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006e7a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006e7c:	b29a      	uxth	r2, r3
 8006e7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e80:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	6818      	ldr	r0, [r3, #0]
 8006e86:	68bb      	ldr	r3, [r7, #8]
 8006e88:	6959      	ldr	r1, [r3, #20]
 8006e8a:	68bb      	ldr	r3, [r7, #8]
 8006e8c:	895a      	ldrh	r2, [r3, #10]
 8006e8e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006e90:	b29b      	uxth	r3, r3
 8006e92:	f005 fac6 	bl	800c422 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	461a      	mov	r2, r3
 8006e9c:	68bb      	ldr	r3, [r7, #8]
 8006e9e:	781b      	ldrb	r3, [r3, #0]
 8006ea0:	009b      	lsls	r3, r3, #2
 8006ea2:	4413      	add	r3, r2
 8006ea4:	881b      	ldrh	r3, [r3, #0]
 8006ea6:	b29b      	uxth	r3, r3
 8006ea8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006eac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006eb0:	82fb      	strh	r3, [r7, #22]
 8006eb2:	8afb      	ldrh	r3, [r7, #22]
 8006eb4:	f083 0310 	eor.w	r3, r3, #16
 8006eb8:	82fb      	strh	r3, [r7, #22]
 8006eba:	8afb      	ldrh	r3, [r7, #22]
 8006ebc:	f083 0320 	eor.w	r3, r3, #32
 8006ec0:	82fb      	strh	r3, [r7, #22]
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	461a      	mov	r2, r3
 8006ec8:	68bb      	ldr	r3, [r7, #8]
 8006eca:	781b      	ldrb	r3, [r3, #0]
 8006ecc:	009b      	lsls	r3, r3, #2
 8006ece:	441a      	add	r2, r3
 8006ed0:	8afb      	ldrh	r3, [r7, #22]
 8006ed2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ed6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006eda:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006ede:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ee2:	b29b      	uxth	r3, r3
 8006ee4:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8006ee6:	2300      	movs	r3, #0
}
 8006ee8:	4618      	mov	r0, r3
 8006eea:	3798      	adds	r7, #152	@ 0x98
 8006eec:	46bd      	mov	sp, r7
 8006eee:	bd80      	pop	{r7, pc}

08006ef0 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8006ef0:	b480      	push	{r7}
 8006ef2:	b087      	sub	sp, #28
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	60f8      	str	r0, [r7, #12]
 8006ef8:	607b      	str	r3, [r7, #4]
 8006efa:	460b      	mov	r3, r1
 8006efc:	817b      	strh	r3, [r7, #10]
 8006efe:	4613      	mov	r3, r2
 8006f00:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8006f02:	897b      	ldrh	r3, [r7, #10]
 8006f04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f08:	b29b      	uxth	r3, r3
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d00b      	beq.n	8006f26 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006f0e:	897b      	ldrh	r3, [r7, #10]
 8006f10:	f003 0207 	and.w	r2, r3, #7
 8006f14:	4613      	mov	r3, r2
 8006f16:	009b      	lsls	r3, r3, #2
 8006f18:	4413      	add	r3, r2
 8006f1a:	00db      	lsls	r3, r3, #3
 8006f1c:	3310      	adds	r3, #16
 8006f1e:	68fa      	ldr	r2, [r7, #12]
 8006f20:	4413      	add	r3, r2
 8006f22:	617b      	str	r3, [r7, #20]
 8006f24:	e009      	b.n	8006f3a <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006f26:	897a      	ldrh	r2, [r7, #10]
 8006f28:	4613      	mov	r3, r2
 8006f2a:	009b      	lsls	r3, r3, #2
 8006f2c:	4413      	add	r3, r2
 8006f2e:	00db      	lsls	r3, r3, #3
 8006f30:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006f34:	68fa      	ldr	r2, [r7, #12]
 8006f36:	4413      	add	r3, r2
 8006f38:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8006f3a:	893b      	ldrh	r3, [r7, #8]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d107      	bne.n	8006f50 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8006f40:	697b      	ldr	r3, [r7, #20]
 8006f42:	2200      	movs	r2, #0
 8006f44:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	b29a      	uxth	r2, r3
 8006f4a:	697b      	ldr	r3, [r7, #20]
 8006f4c:	80da      	strh	r2, [r3, #6]
 8006f4e:	e00b      	b.n	8006f68 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8006f50:	697b      	ldr	r3, [r7, #20]
 8006f52:	2201      	movs	r2, #1
 8006f54:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	b29a      	uxth	r2, r3
 8006f5a:	697b      	ldr	r3, [r7, #20]
 8006f5c:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	0c1b      	lsrs	r3, r3, #16
 8006f62:	b29a      	uxth	r2, r3
 8006f64:	697b      	ldr	r3, [r7, #20]
 8006f66:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8006f68:	2300      	movs	r3, #0
}
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	371c      	adds	r7, #28
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f74:	4770      	bx	lr

08006f76 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8006f76:	b480      	push	{r7}
 8006f78:	b085      	sub	sp, #20
 8006f7a:	af00      	add	r7, sp, #0
 8006f7c:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2201      	movs	r2, #1
 8006f88:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2200      	movs	r2, #0
 8006f90:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8006f9a:	b29b      	uxth	r3, r3
 8006f9c:	f043 0301 	orr.w	r3, r3, #1
 8006fa0:	b29a      	uxth	r2, r3
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8006fae:	b29b      	uxth	r3, r3
 8006fb0:	f043 0302 	orr.w	r3, r3, #2
 8006fb4:	b29a      	uxth	r2, r3
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8006fbc:	2300      	movs	r3, #0
}
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	3714      	adds	r7, #20
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc8:	4770      	bx	lr
	...

08006fcc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006fcc:	b480      	push	{r7}
 8006fce:	b085      	sub	sp, #20
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d141      	bne.n	800705e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006fda:	4b4b      	ldr	r3, [pc, #300]	@ (8007108 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006fe2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006fe6:	d131      	bne.n	800704c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006fe8:	4b47      	ldr	r3, [pc, #284]	@ (8007108 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006fea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006fee:	4a46      	ldr	r2, [pc, #280]	@ (8007108 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ff0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006ff4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006ff8:	4b43      	ldr	r3, [pc, #268]	@ (8007108 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007000:	4a41      	ldr	r2, [pc, #260]	@ (8007108 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007002:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007006:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007008:	4b40      	ldr	r3, [pc, #256]	@ (800710c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	2232      	movs	r2, #50	@ 0x32
 800700e:	fb02 f303 	mul.w	r3, r2, r3
 8007012:	4a3f      	ldr	r2, [pc, #252]	@ (8007110 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007014:	fba2 2303 	umull	r2, r3, r2, r3
 8007018:	0c9b      	lsrs	r3, r3, #18
 800701a:	3301      	adds	r3, #1
 800701c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800701e:	e002      	b.n	8007026 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	3b01      	subs	r3, #1
 8007024:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007026:	4b38      	ldr	r3, [pc, #224]	@ (8007108 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007028:	695b      	ldr	r3, [r3, #20]
 800702a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800702e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007032:	d102      	bne.n	800703a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d1f2      	bne.n	8007020 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800703a:	4b33      	ldr	r3, [pc, #204]	@ (8007108 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800703c:	695b      	ldr	r3, [r3, #20]
 800703e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007042:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007046:	d158      	bne.n	80070fa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007048:	2303      	movs	r3, #3
 800704a:	e057      	b.n	80070fc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800704c:	4b2e      	ldr	r3, [pc, #184]	@ (8007108 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800704e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007052:	4a2d      	ldr	r2, [pc, #180]	@ (8007108 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007054:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007058:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800705c:	e04d      	b.n	80070fa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007064:	d141      	bne.n	80070ea <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007066:	4b28      	ldr	r3, [pc, #160]	@ (8007108 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800706e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007072:	d131      	bne.n	80070d8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007074:	4b24      	ldr	r3, [pc, #144]	@ (8007108 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007076:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800707a:	4a23      	ldr	r2, [pc, #140]	@ (8007108 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800707c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007080:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007084:	4b20      	ldr	r3, [pc, #128]	@ (8007108 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800708c:	4a1e      	ldr	r2, [pc, #120]	@ (8007108 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800708e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007092:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007094:	4b1d      	ldr	r3, [pc, #116]	@ (800710c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	2232      	movs	r2, #50	@ 0x32
 800709a:	fb02 f303 	mul.w	r3, r2, r3
 800709e:	4a1c      	ldr	r2, [pc, #112]	@ (8007110 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80070a0:	fba2 2303 	umull	r2, r3, r2, r3
 80070a4:	0c9b      	lsrs	r3, r3, #18
 80070a6:	3301      	adds	r3, #1
 80070a8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80070aa:	e002      	b.n	80070b2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	3b01      	subs	r3, #1
 80070b0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80070b2:	4b15      	ldr	r3, [pc, #84]	@ (8007108 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80070b4:	695b      	ldr	r3, [r3, #20]
 80070b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80070ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80070be:	d102      	bne.n	80070c6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d1f2      	bne.n	80070ac <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80070c6:	4b10      	ldr	r3, [pc, #64]	@ (8007108 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80070c8:	695b      	ldr	r3, [r3, #20]
 80070ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80070ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80070d2:	d112      	bne.n	80070fa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80070d4:	2303      	movs	r3, #3
 80070d6:	e011      	b.n	80070fc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80070d8:	4b0b      	ldr	r3, [pc, #44]	@ (8007108 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80070da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80070de:	4a0a      	ldr	r2, [pc, #40]	@ (8007108 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80070e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80070e4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80070e8:	e007      	b.n	80070fa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80070ea:	4b07      	ldr	r3, [pc, #28]	@ (8007108 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80070f2:	4a05      	ldr	r2, [pc, #20]	@ (8007108 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80070f4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80070f8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80070fa:	2300      	movs	r3, #0
}
 80070fc:	4618      	mov	r0, r3
 80070fe:	3714      	adds	r7, #20
 8007100:	46bd      	mov	sp, r7
 8007102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007106:	4770      	bx	lr
 8007108:	40007000 	.word	0x40007000
 800710c:	20000000 	.word	0x20000000
 8007110:	431bde83 	.word	0x431bde83

08007114 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8007114:	b480      	push	{r7}
 8007116:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8007118:	4b05      	ldr	r3, [pc, #20]	@ (8007130 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800711a:	689b      	ldr	r3, [r3, #8]
 800711c:	4a04      	ldr	r2, [pc, #16]	@ (8007130 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800711e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007122:	6093      	str	r3, [r2, #8]
}
 8007124:	bf00      	nop
 8007126:	46bd      	mov	sp, r7
 8007128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712c:	4770      	bx	lr
 800712e:	bf00      	nop
 8007130:	40007000 	.word	0x40007000

08007134 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007134:	b580      	push	{r7, lr}
 8007136:	b088      	sub	sp, #32
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	2b00      	cmp	r3, #0
 8007140:	d101      	bne.n	8007146 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007142:	2301      	movs	r3, #1
 8007144:	e2fe      	b.n	8007744 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	f003 0301 	and.w	r3, r3, #1
 800714e:	2b00      	cmp	r3, #0
 8007150:	d075      	beq.n	800723e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007152:	4b97      	ldr	r3, [pc, #604]	@ (80073b0 <HAL_RCC_OscConfig+0x27c>)
 8007154:	689b      	ldr	r3, [r3, #8]
 8007156:	f003 030c 	and.w	r3, r3, #12
 800715a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800715c:	4b94      	ldr	r3, [pc, #592]	@ (80073b0 <HAL_RCC_OscConfig+0x27c>)
 800715e:	68db      	ldr	r3, [r3, #12]
 8007160:	f003 0303 	and.w	r3, r3, #3
 8007164:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8007166:	69bb      	ldr	r3, [r7, #24]
 8007168:	2b0c      	cmp	r3, #12
 800716a:	d102      	bne.n	8007172 <HAL_RCC_OscConfig+0x3e>
 800716c:	697b      	ldr	r3, [r7, #20]
 800716e:	2b03      	cmp	r3, #3
 8007170:	d002      	beq.n	8007178 <HAL_RCC_OscConfig+0x44>
 8007172:	69bb      	ldr	r3, [r7, #24]
 8007174:	2b08      	cmp	r3, #8
 8007176:	d10b      	bne.n	8007190 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007178:	4b8d      	ldr	r3, [pc, #564]	@ (80073b0 <HAL_RCC_OscConfig+0x27c>)
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007180:	2b00      	cmp	r3, #0
 8007182:	d05b      	beq.n	800723c <HAL_RCC_OscConfig+0x108>
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	685b      	ldr	r3, [r3, #4]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d157      	bne.n	800723c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800718c:	2301      	movs	r3, #1
 800718e:	e2d9      	b.n	8007744 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	685b      	ldr	r3, [r3, #4]
 8007194:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007198:	d106      	bne.n	80071a8 <HAL_RCC_OscConfig+0x74>
 800719a:	4b85      	ldr	r3, [pc, #532]	@ (80073b0 <HAL_RCC_OscConfig+0x27c>)
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	4a84      	ldr	r2, [pc, #528]	@ (80073b0 <HAL_RCC_OscConfig+0x27c>)
 80071a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80071a4:	6013      	str	r3, [r2, #0]
 80071a6:	e01d      	b.n	80071e4 <HAL_RCC_OscConfig+0xb0>
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	685b      	ldr	r3, [r3, #4]
 80071ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80071b0:	d10c      	bne.n	80071cc <HAL_RCC_OscConfig+0x98>
 80071b2:	4b7f      	ldr	r3, [pc, #508]	@ (80073b0 <HAL_RCC_OscConfig+0x27c>)
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	4a7e      	ldr	r2, [pc, #504]	@ (80073b0 <HAL_RCC_OscConfig+0x27c>)
 80071b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80071bc:	6013      	str	r3, [r2, #0]
 80071be:	4b7c      	ldr	r3, [pc, #496]	@ (80073b0 <HAL_RCC_OscConfig+0x27c>)
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	4a7b      	ldr	r2, [pc, #492]	@ (80073b0 <HAL_RCC_OscConfig+0x27c>)
 80071c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80071c8:	6013      	str	r3, [r2, #0]
 80071ca:	e00b      	b.n	80071e4 <HAL_RCC_OscConfig+0xb0>
 80071cc:	4b78      	ldr	r3, [pc, #480]	@ (80073b0 <HAL_RCC_OscConfig+0x27c>)
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	4a77      	ldr	r2, [pc, #476]	@ (80073b0 <HAL_RCC_OscConfig+0x27c>)
 80071d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80071d6:	6013      	str	r3, [r2, #0]
 80071d8:	4b75      	ldr	r3, [pc, #468]	@ (80073b0 <HAL_RCC_OscConfig+0x27c>)
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	4a74      	ldr	r2, [pc, #464]	@ (80073b0 <HAL_RCC_OscConfig+0x27c>)
 80071de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80071e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	685b      	ldr	r3, [r3, #4]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d013      	beq.n	8007214 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071ec:	f7fb fd64 	bl	8002cb8 <HAL_GetTick>
 80071f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80071f2:	e008      	b.n	8007206 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80071f4:	f7fb fd60 	bl	8002cb8 <HAL_GetTick>
 80071f8:	4602      	mov	r2, r0
 80071fa:	693b      	ldr	r3, [r7, #16]
 80071fc:	1ad3      	subs	r3, r2, r3
 80071fe:	2b64      	cmp	r3, #100	@ 0x64
 8007200:	d901      	bls.n	8007206 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007202:	2303      	movs	r3, #3
 8007204:	e29e      	b.n	8007744 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007206:	4b6a      	ldr	r3, [pc, #424]	@ (80073b0 <HAL_RCC_OscConfig+0x27c>)
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800720e:	2b00      	cmp	r3, #0
 8007210:	d0f0      	beq.n	80071f4 <HAL_RCC_OscConfig+0xc0>
 8007212:	e014      	b.n	800723e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007214:	f7fb fd50 	bl	8002cb8 <HAL_GetTick>
 8007218:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800721a:	e008      	b.n	800722e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800721c:	f7fb fd4c 	bl	8002cb8 <HAL_GetTick>
 8007220:	4602      	mov	r2, r0
 8007222:	693b      	ldr	r3, [r7, #16]
 8007224:	1ad3      	subs	r3, r2, r3
 8007226:	2b64      	cmp	r3, #100	@ 0x64
 8007228:	d901      	bls.n	800722e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800722a:	2303      	movs	r3, #3
 800722c:	e28a      	b.n	8007744 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800722e:	4b60      	ldr	r3, [pc, #384]	@ (80073b0 <HAL_RCC_OscConfig+0x27c>)
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007236:	2b00      	cmp	r3, #0
 8007238:	d1f0      	bne.n	800721c <HAL_RCC_OscConfig+0xe8>
 800723a:	e000      	b.n	800723e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800723c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f003 0302 	and.w	r3, r3, #2
 8007246:	2b00      	cmp	r3, #0
 8007248:	d075      	beq.n	8007336 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800724a:	4b59      	ldr	r3, [pc, #356]	@ (80073b0 <HAL_RCC_OscConfig+0x27c>)
 800724c:	689b      	ldr	r3, [r3, #8]
 800724e:	f003 030c 	and.w	r3, r3, #12
 8007252:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007254:	4b56      	ldr	r3, [pc, #344]	@ (80073b0 <HAL_RCC_OscConfig+0x27c>)
 8007256:	68db      	ldr	r3, [r3, #12]
 8007258:	f003 0303 	and.w	r3, r3, #3
 800725c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800725e:	69bb      	ldr	r3, [r7, #24]
 8007260:	2b0c      	cmp	r3, #12
 8007262:	d102      	bne.n	800726a <HAL_RCC_OscConfig+0x136>
 8007264:	697b      	ldr	r3, [r7, #20]
 8007266:	2b02      	cmp	r3, #2
 8007268:	d002      	beq.n	8007270 <HAL_RCC_OscConfig+0x13c>
 800726a:	69bb      	ldr	r3, [r7, #24]
 800726c:	2b04      	cmp	r3, #4
 800726e:	d11f      	bne.n	80072b0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007270:	4b4f      	ldr	r3, [pc, #316]	@ (80073b0 <HAL_RCC_OscConfig+0x27c>)
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007278:	2b00      	cmp	r3, #0
 800727a:	d005      	beq.n	8007288 <HAL_RCC_OscConfig+0x154>
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	68db      	ldr	r3, [r3, #12]
 8007280:	2b00      	cmp	r3, #0
 8007282:	d101      	bne.n	8007288 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8007284:	2301      	movs	r3, #1
 8007286:	e25d      	b.n	8007744 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007288:	4b49      	ldr	r3, [pc, #292]	@ (80073b0 <HAL_RCC_OscConfig+0x27c>)
 800728a:	685b      	ldr	r3, [r3, #4]
 800728c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	691b      	ldr	r3, [r3, #16]
 8007294:	061b      	lsls	r3, r3, #24
 8007296:	4946      	ldr	r1, [pc, #280]	@ (80073b0 <HAL_RCC_OscConfig+0x27c>)
 8007298:	4313      	orrs	r3, r2
 800729a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800729c:	4b45      	ldr	r3, [pc, #276]	@ (80073b4 <HAL_RCC_OscConfig+0x280>)
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	4618      	mov	r0, r3
 80072a2:	f7fb fcbd 	bl	8002c20 <HAL_InitTick>
 80072a6:	4603      	mov	r3, r0
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d043      	beq.n	8007334 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80072ac:	2301      	movs	r3, #1
 80072ae:	e249      	b.n	8007744 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	68db      	ldr	r3, [r3, #12]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d023      	beq.n	8007300 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80072b8:	4b3d      	ldr	r3, [pc, #244]	@ (80073b0 <HAL_RCC_OscConfig+0x27c>)
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	4a3c      	ldr	r2, [pc, #240]	@ (80073b0 <HAL_RCC_OscConfig+0x27c>)
 80072be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80072c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072c4:	f7fb fcf8 	bl	8002cb8 <HAL_GetTick>
 80072c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80072ca:	e008      	b.n	80072de <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80072cc:	f7fb fcf4 	bl	8002cb8 <HAL_GetTick>
 80072d0:	4602      	mov	r2, r0
 80072d2:	693b      	ldr	r3, [r7, #16]
 80072d4:	1ad3      	subs	r3, r2, r3
 80072d6:	2b02      	cmp	r3, #2
 80072d8:	d901      	bls.n	80072de <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80072da:	2303      	movs	r3, #3
 80072dc:	e232      	b.n	8007744 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80072de:	4b34      	ldr	r3, [pc, #208]	@ (80073b0 <HAL_RCC_OscConfig+0x27c>)
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d0f0      	beq.n	80072cc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80072ea:	4b31      	ldr	r3, [pc, #196]	@ (80073b0 <HAL_RCC_OscConfig+0x27c>)
 80072ec:	685b      	ldr	r3, [r3, #4]
 80072ee:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	691b      	ldr	r3, [r3, #16]
 80072f6:	061b      	lsls	r3, r3, #24
 80072f8:	492d      	ldr	r1, [pc, #180]	@ (80073b0 <HAL_RCC_OscConfig+0x27c>)
 80072fa:	4313      	orrs	r3, r2
 80072fc:	604b      	str	r3, [r1, #4]
 80072fe:	e01a      	b.n	8007336 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007300:	4b2b      	ldr	r3, [pc, #172]	@ (80073b0 <HAL_RCC_OscConfig+0x27c>)
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	4a2a      	ldr	r2, [pc, #168]	@ (80073b0 <HAL_RCC_OscConfig+0x27c>)
 8007306:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800730a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800730c:	f7fb fcd4 	bl	8002cb8 <HAL_GetTick>
 8007310:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007312:	e008      	b.n	8007326 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007314:	f7fb fcd0 	bl	8002cb8 <HAL_GetTick>
 8007318:	4602      	mov	r2, r0
 800731a:	693b      	ldr	r3, [r7, #16]
 800731c:	1ad3      	subs	r3, r2, r3
 800731e:	2b02      	cmp	r3, #2
 8007320:	d901      	bls.n	8007326 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8007322:	2303      	movs	r3, #3
 8007324:	e20e      	b.n	8007744 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007326:	4b22      	ldr	r3, [pc, #136]	@ (80073b0 <HAL_RCC_OscConfig+0x27c>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800732e:	2b00      	cmp	r3, #0
 8007330:	d1f0      	bne.n	8007314 <HAL_RCC_OscConfig+0x1e0>
 8007332:	e000      	b.n	8007336 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007334:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f003 0308 	and.w	r3, r3, #8
 800733e:	2b00      	cmp	r3, #0
 8007340:	d041      	beq.n	80073c6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	695b      	ldr	r3, [r3, #20]
 8007346:	2b00      	cmp	r3, #0
 8007348:	d01c      	beq.n	8007384 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800734a:	4b19      	ldr	r3, [pc, #100]	@ (80073b0 <HAL_RCC_OscConfig+0x27c>)
 800734c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007350:	4a17      	ldr	r2, [pc, #92]	@ (80073b0 <HAL_RCC_OscConfig+0x27c>)
 8007352:	f043 0301 	orr.w	r3, r3, #1
 8007356:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800735a:	f7fb fcad 	bl	8002cb8 <HAL_GetTick>
 800735e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007360:	e008      	b.n	8007374 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007362:	f7fb fca9 	bl	8002cb8 <HAL_GetTick>
 8007366:	4602      	mov	r2, r0
 8007368:	693b      	ldr	r3, [r7, #16]
 800736a:	1ad3      	subs	r3, r2, r3
 800736c:	2b02      	cmp	r3, #2
 800736e:	d901      	bls.n	8007374 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007370:	2303      	movs	r3, #3
 8007372:	e1e7      	b.n	8007744 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007374:	4b0e      	ldr	r3, [pc, #56]	@ (80073b0 <HAL_RCC_OscConfig+0x27c>)
 8007376:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800737a:	f003 0302 	and.w	r3, r3, #2
 800737e:	2b00      	cmp	r3, #0
 8007380:	d0ef      	beq.n	8007362 <HAL_RCC_OscConfig+0x22e>
 8007382:	e020      	b.n	80073c6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007384:	4b0a      	ldr	r3, [pc, #40]	@ (80073b0 <HAL_RCC_OscConfig+0x27c>)
 8007386:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800738a:	4a09      	ldr	r2, [pc, #36]	@ (80073b0 <HAL_RCC_OscConfig+0x27c>)
 800738c:	f023 0301 	bic.w	r3, r3, #1
 8007390:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007394:	f7fb fc90 	bl	8002cb8 <HAL_GetTick>
 8007398:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800739a:	e00d      	b.n	80073b8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800739c:	f7fb fc8c 	bl	8002cb8 <HAL_GetTick>
 80073a0:	4602      	mov	r2, r0
 80073a2:	693b      	ldr	r3, [r7, #16]
 80073a4:	1ad3      	subs	r3, r2, r3
 80073a6:	2b02      	cmp	r3, #2
 80073a8:	d906      	bls.n	80073b8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80073aa:	2303      	movs	r3, #3
 80073ac:	e1ca      	b.n	8007744 <HAL_RCC_OscConfig+0x610>
 80073ae:	bf00      	nop
 80073b0:	40021000 	.word	0x40021000
 80073b4:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80073b8:	4b8c      	ldr	r3, [pc, #560]	@ (80075ec <HAL_RCC_OscConfig+0x4b8>)
 80073ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80073be:	f003 0302 	and.w	r3, r3, #2
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d1ea      	bne.n	800739c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f003 0304 	and.w	r3, r3, #4
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	f000 80a6 	beq.w	8007520 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80073d4:	2300      	movs	r3, #0
 80073d6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80073d8:	4b84      	ldr	r3, [pc, #528]	@ (80075ec <HAL_RCC_OscConfig+0x4b8>)
 80073da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d101      	bne.n	80073e8 <HAL_RCC_OscConfig+0x2b4>
 80073e4:	2301      	movs	r3, #1
 80073e6:	e000      	b.n	80073ea <HAL_RCC_OscConfig+0x2b6>
 80073e8:	2300      	movs	r3, #0
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d00d      	beq.n	800740a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80073ee:	4b7f      	ldr	r3, [pc, #508]	@ (80075ec <HAL_RCC_OscConfig+0x4b8>)
 80073f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073f2:	4a7e      	ldr	r2, [pc, #504]	@ (80075ec <HAL_RCC_OscConfig+0x4b8>)
 80073f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80073f8:	6593      	str	r3, [r2, #88]	@ 0x58
 80073fa:	4b7c      	ldr	r3, [pc, #496]	@ (80075ec <HAL_RCC_OscConfig+0x4b8>)
 80073fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007402:	60fb      	str	r3, [r7, #12]
 8007404:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8007406:	2301      	movs	r3, #1
 8007408:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800740a:	4b79      	ldr	r3, [pc, #484]	@ (80075f0 <HAL_RCC_OscConfig+0x4bc>)
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007412:	2b00      	cmp	r3, #0
 8007414:	d118      	bne.n	8007448 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007416:	4b76      	ldr	r3, [pc, #472]	@ (80075f0 <HAL_RCC_OscConfig+0x4bc>)
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	4a75      	ldr	r2, [pc, #468]	@ (80075f0 <HAL_RCC_OscConfig+0x4bc>)
 800741c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007420:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007422:	f7fb fc49 	bl	8002cb8 <HAL_GetTick>
 8007426:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007428:	e008      	b.n	800743c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800742a:	f7fb fc45 	bl	8002cb8 <HAL_GetTick>
 800742e:	4602      	mov	r2, r0
 8007430:	693b      	ldr	r3, [r7, #16]
 8007432:	1ad3      	subs	r3, r2, r3
 8007434:	2b02      	cmp	r3, #2
 8007436:	d901      	bls.n	800743c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8007438:	2303      	movs	r3, #3
 800743a:	e183      	b.n	8007744 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800743c:	4b6c      	ldr	r3, [pc, #432]	@ (80075f0 <HAL_RCC_OscConfig+0x4bc>)
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007444:	2b00      	cmp	r3, #0
 8007446:	d0f0      	beq.n	800742a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	689b      	ldr	r3, [r3, #8]
 800744c:	2b01      	cmp	r3, #1
 800744e:	d108      	bne.n	8007462 <HAL_RCC_OscConfig+0x32e>
 8007450:	4b66      	ldr	r3, [pc, #408]	@ (80075ec <HAL_RCC_OscConfig+0x4b8>)
 8007452:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007456:	4a65      	ldr	r2, [pc, #404]	@ (80075ec <HAL_RCC_OscConfig+0x4b8>)
 8007458:	f043 0301 	orr.w	r3, r3, #1
 800745c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007460:	e024      	b.n	80074ac <HAL_RCC_OscConfig+0x378>
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	689b      	ldr	r3, [r3, #8]
 8007466:	2b05      	cmp	r3, #5
 8007468:	d110      	bne.n	800748c <HAL_RCC_OscConfig+0x358>
 800746a:	4b60      	ldr	r3, [pc, #384]	@ (80075ec <HAL_RCC_OscConfig+0x4b8>)
 800746c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007470:	4a5e      	ldr	r2, [pc, #376]	@ (80075ec <HAL_RCC_OscConfig+0x4b8>)
 8007472:	f043 0304 	orr.w	r3, r3, #4
 8007476:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800747a:	4b5c      	ldr	r3, [pc, #368]	@ (80075ec <HAL_RCC_OscConfig+0x4b8>)
 800747c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007480:	4a5a      	ldr	r2, [pc, #360]	@ (80075ec <HAL_RCC_OscConfig+0x4b8>)
 8007482:	f043 0301 	orr.w	r3, r3, #1
 8007486:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800748a:	e00f      	b.n	80074ac <HAL_RCC_OscConfig+0x378>
 800748c:	4b57      	ldr	r3, [pc, #348]	@ (80075ec <HAL_RCC_OscConfig+0x4b8>)
 800748e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007492:	4a56      	ldr	r2, [pc, #344]	@ (80075ec <HAL_RCC_OscConfig+0x4b8>)
 8007494:	f023 0301 	bic.w	r3, r3, #1
 8007498:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800749c:	4b53      	ldr	r3, [pc, #332]	@ (80075ec <HAL_RCC_OscConfig+0x4b8>)
 800749e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074a2:	4a52      	ldr	r2, [pc, #328]	@ (80075ec <HAL_RCC_OscConfig+0x4b8>)
 80074a4:	f023 0304 	bic.w	r3, r3, #4
 80074a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	689b      	ldr	r3, [r3, #8]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d016      	beq.n	80074e2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80074b4:	f7fb fc00 	bl	8002cb8 <HAL_GetTick>
 80074b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80074ba:	e00a      	b.n	80074d2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80074bc:	f7fb fbfc 	bl	8002cb8 <HAL_GetTick>
 80074c0:	4602      	mov	r2, r0
 80074c2:	693b      	ldr	r3, [r7, #16]
 80074c4:	1ad3      	subs	r3, r2, r3
 80074c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80074ca:	4293      	cmp	r3, r2
 80074cc:	d901      	bls.n	80074d2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80074ce:	2303      	movs	r3, #3
 80074d0:	e138      	b.n	8007744 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80074d2:	4b46      	ldr	r3, [pc, #280]	@ (80075ec <HAL_RCC_OscConfig+0x4b8>)
 80074d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074d8:	f003 0302 	and.w	r3, r3, #2
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d0ed      	beq.n	80074bc <HAL_RCC_OscConfig+0x388>
 80074e0:	e015      	b.n	800750e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80074e2:	f7fb fbe9 	bl	8002cb8 <HAL_GetTick>
 80074e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80074e8:	e00a      	b.n	8007500 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80074ea:	f7fb fbe5 	bl	8002cb8 <HAL_GetTick>
 80074ee:	4602      	mov	r2, r0
 80074f0:	693b      	ldr	r3, [r7, #16]
 80074f2:	1ad3      	subs	r3, r2, r3
 80074f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80074f8:	4293      	cmp	r3, r2
 80074fa:	d901      	bls.n	8007500 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80074fc:	2303      	movs	r3, #3
 80074fe:	e121      	b.n	8007744 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007500:	4b3a      	ldr	r3, [pc, #232]	@ (80075ec <HAL_RCC_OscConfig+0x4b8>)
 8007502:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007506:	f003 0302 	and.w	r3, r3, #2
 800750a:	2b00      	cmp	r3, #0
 800750c:	d1ed      	bne.n	80074ea <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800750e:	7ffb      	ldrb	r3, [r7, #31]
 8007510:	2b01      	cmp	r3, #1
 8007512:	d105      	bne.n	8007520 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007514:	4b35      	ldr	r3, [pc, #212]	@ (80075ec <HAL_RCC_OscConfig+0x4b8>)
 8007516:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007518:	4a34      	ldr	r2, [pc, #208]	@ (80075ec <HAL_RCC_OscConfig+0x4b8>)
 800751a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800751e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	f003 0320 	and.w	r3, r3, #32
 8007528:	2b00      	cmp	r3, #0
 800752a:	d03c      	beq.n	80075a6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	699b      	ldr	r3, [r3, #24]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d01c      	beq.n	800756e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007534:	4b2d      	ldr	r3, [pc, #180]	@ (80075ec <HAL_RCC_OscConfig+0x4b8>)
 8007536:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800753a:	4a2c      	ldr	r2, [pc, #176]	@ (80075ec <HAL_RCC_OscConfig+0x4b8>)
 800753c:	f043 0301 	orr.w	r3, r3, #1
 8007540:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007544:	f7fb fbb8 	bl	8002cb8 <HAL_GetTick>
 8007548:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800754a:	e008      	b.n	800755e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800754c:	f7fb fbb4 	bl	8002cb8 <HAL_GetTick>
 8007550:	4602      	mov	r2, r0
 8007552:	693b      	ldr	r3, [r7, #16]
 8007554:	1ad3      	subs	r3, r2, r3
 8007556:	2b02      	cmp	r3, #2
 8007558:	d901      	bls.n	800755e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800755a:	2303      	movs	r3, #3
 800755c:	e0f2      	b.n	8007744 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800755e:	4b23      	ldr	r3, [pc, #140]	@ (80075ec <HAL_RCC_OscConfig+0x4b8>)
 8007560:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007564:	f003 0302 	and.w	r3, r3, #2
 8007568:	2b00      	cmp	r3, #0
 800756a:	d0ef      	beq.n	800754c <HAL_RCC_OscConfig+0x418>
 800756c:	e01b      	b.n	80075a6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800756e:	4b1f      	ldr	r3, [pc, #124]	@ (80075ec <HAL_RCC_OscConfig+0x4b8>)
 8007570:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007574:	4a1d      	ldr	r2, [pc, #116]	@ (80075ec <HAL_RCC_OscConfig+0x4b8>)
 8007576:	f023 0301 	bic.w	r3, r3, #1
 800757a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800757e:	f7fb fb9b 	bl	8002cb8 <HAL_GetTick>
 8007582:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007584:	e008      	b.n	8007598 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007586:	f7fb fb97 	bl	8002cb8 <HAL_GetTick>
 800758a:	4602      	mov	r2, r0
 800758c:	693b      	ldr	r3, [r7, #16]
 800758e:	1ad3      	subs	r3, r2, r3
 8007590:	2b02      	cmp	r3, #2
 8007592:	d901      	bls.n	8007598 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8007594:	2303      	movs	r3, #3
 8007596:	e0d5      	b.n	8007744 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007598:	4b14      	ldr	r3, [pc, #80]	@ (80075ec <HAL_RCC_OscConfig+0x4b8>)
 800759a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800759e:	f003 0302 	and.w	r3, r3, #2
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d1ef      	bne.n	8007586 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	69db      	ldr	r3, [r3, #28]
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	f000 80c9 	beq.w	8007742 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80075b0:	4b0e      	ldr	r3, [pc, #56]	@ (80075ec <HAL_RCC_OscConfig+0x4b8>)
 80075b2:	689b      	ldr	r3, [r3, #8]
 80075b4:	f003 030c 	and.w	r3, r3, #12
 80075b8:	2b0c      	cmp	r3, #12
 80075ba:	f000 8083 	beq.w	80076c4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	69db      	ldr	r3, [r3, #28]
 80075c2:	2b02      	cmp	r3, #2
 80075c4:	d15e      	bne.n	8007684 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80075c6:	4b09      	ldr	r3, [pc, #36]	@ (80075ec <HAL_RCC_OscConfig+0x4b8>)
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	4a08      	ldr	r2, [pc, #32]	@ (80075ec <HAL_RCC_OscConfig+0x4b8>)
 80075cc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80075d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075d2:	f7fb fb71 	bl	8002cb8 <HAL_GetTick>
 80075d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80075d8:	e00c      	b.n	80075f4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80075da:	f7fb fb6d 	bl	8002cb8 <HAL_GetTick>
 80075de:	4602      	mov	r2, r0
 80075e0:	693b      	ldr	r3, [r7, #16]
 80075e2:	1ad3      	subs	r3, r2, r3
 80075e4:	2b02      	cmp	r3, #2
 80075e6:	d905      	bls.n	80075f4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80075e8:	2303      	movs	r3, #3
 80075ea:	e0ab      	b.n	8007744 <HAL_RCC_OscConfig+0x610>
 80075ec:	40021000 	.word	0x40021000
 80075f0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80075f4:	4b55      	ldr	r3, [pc, #340]	@ (800774c <HAL_RCC_OscConfig+0x618>)
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d1ec      	bne.n	80075da <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007600:	4b52      	ldr	r3, [pc, #328]	@ (800774c <HAL_RCC_OscConfig+0x618>)
 8007602:	68da      	ldr	r2, [r3, #12]
 8007604:	4b52      	ldr	r3, [pc, #328]	@ (8007750 <HAL_RCC_OscConfig+0x61c>)
 8007606:	4013      	ands	r3, r2
 8007608:	687a      	ldr	r2, [r7, #4]
 800760a:	6a11      	ldr	r1, [r2, #32]
 800760c:	687a      	ldr	r2, [r7, #4]
 800760e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007610:	3a01      	subs	r2, #1
 8007612:	0112      	lsls	r2, r2, #4
 8007614:	4311      	orrs	r1, r2
 8007616:	687a      	ldr	r2, [r7, #4]
 8007618:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800761a:	0212      	lsls	r2, r2, #8
 800761c:	4311      	orrs	r1, r2
 800761e:	687a      	ldr	r2, [r7, #4]
 8007620:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007622:	0852      	lsrs	r2, r2, #1
 8007624:	3a01      	subs	r2, #1
 8007626:	0552      	lsls	r2, r2, #21
 8007628:	4311      	orrs	r1, r2
 800762a:	687a      	ldr	r2, [r7, #4]
 800762c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800762e:	0852      	lsrs	r2, r2, #1
 8007630:	3a01      	subs	r2, #1
 8007632:	0652      	lsls	r2, r2, #25
 8007634:	4311      	orrs	r1, r2
 8007636:	687a      	ldr	r2, [r7, #4]
 8007638:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800763a:	06d2      	lsls	r2, r2, #27
 800763c:	430a      	orrs	r2, r1
 800763e:	4943      	ldr	r1, [pc, #268]	@ (800774c <HAL_RCC_OscConfig+0x618>)
 8007640:	4313      	orrs	r3, r2
 8007642:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007644:	4b41      	ldr	r3, [pc, #260]	@ (800774c <HAL_RCC_OscConfig+0x618>)
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	4a40      	ldr	r2, [pc, #256]	@ (800774c <HAL_RCC_OscConfig+0x618>)
 800764a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800764e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007650:	4b3e      	ldr	r3, [pc, #248]	@ (800774c <HAL_RCC_OscConfig+0x618>)
 8007652:	68db      	ldr	r3, [r3, #12]
 8007654:	4a3d      	ldr	r2, [pc, #244]	@ (800774c <HAL_RCC_OscConfig+0x618>)
 8007656:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800765a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800765c:	f7fb fb2c 	bl	8002cb8 <HAL_GetTick>
 8007660:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007662:	e008      	b.n	8007676 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007664:	f7fb fb28 	bl	8002cb8 <HAL_GetTick>
 8007668:	4602      	mov	r2, r0
 800766a:	693b      	ldr	r3, [r7, #16]
 800766c:	1ad3      	subs	r3, r2, r3
 800766e:	2b02      	cmp	r3, #2
 8007670:	d901      	bls.n	8007676 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8007672:	2303      	movs	r3, #3
 8007674:	e066      	b.n	8007744 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007676:	4b35      	ldr	r3, [pc, #212]	@ (800774c <HAL_RCC_OscConfig+0x618>)
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800767e:	2b00      	cmp	r3, #0
 8007680:	d0f0      	beq.n	8007664 <HAL_RCC_OscConfig+0x530>
 8007682:	e05e      	b.n	8007742 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007684:	4b31      	ldr	r3, [pc, #196]	@ (800774c <HAL_RCC_OscConfig+0x618>)
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	4a30      	ldr	r2, [pc, #192]	@ (800774c <HAL_RCC_OscConfig+0x618>)
 800768a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800768e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007690:	f7fb fb12 	bl	8002cb8 <HAL_GetTick>
 8007694:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007696:	e008      	b.n	80076aa <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007698:	f7fb fb0e 	bl	8002cb8 <HAL_GetTick>
 800769c:	4602      	mov	r2, r0
 800769e:	693b      	ldr	r3, [r7, #16]
 80076a0:	1ad3      	subs	r3, r2, r3
 80076a2:	2b02      	cmp	r3, #2
 80076a4:	d901      	bls.n	80076aa <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80076a6:	2303      	movs	r3, #3
 80076a8:	e04c      	b.n	8007744 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80076aa:	4b28      	ldr	r3, [pc, #160]	@ (800774c <HAL_RCC_OscConfig+0x618>)
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d1f0      	bne.n	8007698 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80076b6:	4b25      	ldr	r3, [pc, #148]	@ (800774c <HAL_RCC_OscConfig+0x618>)
 80076b8:	68da      	ldr	r2, [r3, #12]
 80076ba:	4924      	ldr	r1, [pc, #144]	@ (800774c <HAL_RCC_OscConfig+0x618>)
 80076bc:	4b25      	ldr	r3, [pc, #148]	@ (8007754 <HAL_RCC_OscConfig+0x620>)
 80076be:	4013      	ands	r3, r2
 80076c0:	60cb      	str	r3, [r1, #12]
 80076c2:	e03e      	b.n	8007742 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	69db      	ldr	r3, [r3, #28]
 80076c8:	2b01      	cmp	r3, #1
 80076ca:	d101      	bne.n	80076d0 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80076cc:	2301      	movs	r3, #1
 80076ce:	e039      	b.n	8007744 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80076d0:	4b1e      	ldr	r3, [pc, #120]	@ (800774c <HAL_RCC_OscConfig+0x618>)
 80076d2:	68db      	ldr	r3, [r3, #12]
 80076d4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80076d6:	697b      	ldr	r3, [r7, #20]
 80076d8:	f003 0203 	and.w	r2, r3, #3
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	6a1b      	ldr	r3, [r3, #32]
 80076e0:	429a      	cmp	r2, r3
 80076e2:	d12c      	bne.n	800773e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80076e4:	697b      	ldr	r3, [r7, #20]
 80076e6:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076ee:	3b01      	subs	r3, #1
 80076f0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80076f2:	429a      	cmp	r2, r3
 80076f4:	d123      	bne.n	800773e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80076f6:	697b      	ldr	r3, [r7, #20]
 80076f8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007700:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007702:	429a      	cmp	r2, r3
 8007704:	d11b      	bne.n	800773e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007706:	697b      	ldr	r3, [r7, #20]
 8007708:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007710:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007712:	429a      	cmp	r2, r3
 8007714:	d113      	bne.n	800773e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007716:	697b      	ldr	r3, [r7, #20]
 8007718:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007720:	085b      	lsrs	r3, r3, #1
 8007722:	3b01      	subs	r3, #1
 8007724:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007726:	429a      	cmp	r2, r3
 8007728:	d109      	bne.n	800773e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800772a:	697b      	ldr	r3, [r7, #20]
 800772c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007734:	085b      	lsrs	r3, r3, #1
 8007736:	3b01      	subs	r3, #1
 8007738:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800773a:	429a      	cmp	r2, r3
 800773c:	d001      	beq.n	8007742 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800773e:	2301      	movs	r3, #1
 8007740:	e000      	b.n	8007744 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8007742:	2300      	movs	r3, #0
}
 8007744:	4618      	mov	r0, r3
 8007746:	3720      	adds	r7, #32
 8007748:	46bd      	mov	sp, r7
 800774a:	bd80      	pop	{r7, pc}
 800774c:	40021000 	.word	0x40021000
 8007750:	019f800c 	.word	0x019f800c
 8007754:	feeefffc 	.word	0xfeeefffc

08007758 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007758:	b580      	push	{r7, lr}
 800775a:	b086      	sub	sp, #24
 800775c:	af00      	add	r7, sp, #0
 800775e:	6078      	str	r0, [r7, #4]
 8007760:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8007762:	2300      	movs	r3, #0
 8007764:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	2b00      	cmp	r3, #0
 800776a:	d101      	bne.n	8007770 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800776c:	2301      	movs	r3, #1
 800776e:	e11e      	b.n	80079ae <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007770:	4b91      	ldr	r3, [pc, #580]	@ (80079b8 <HAL_RCC_ClockConfig+0x260>)
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	f003 030f 	and.w	r3, r3, #15
 8007778:	683a      	ldr	r2, [r7, #0]
 800777a:	429a      	cmp	r2, r3
 800777c:	d910      	bls.n	80077a0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800777e:	4b8e      	ldr	r3, [pc, #568]	@ (80079b8 <HAL_RCC_ClockConfig+0x260>)
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	f023 020f 	bic.w	r2, r3, #15
 8007786:	498c      	ldr	r1, [pc, #560]	@ (80079b8 <HAL_RCC_ClockConfig+0x260>)
 8007788:	683b      	ldr	r3, [r7, #0]
 800778a:	4313      	orrs	r3, r2
 800778c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800778e:	4b8a      	ldr	r3, [pc, #552]	@ (80079b8 <HAL_RCC_ClockConfig+0x260>)
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	f003 030f 	and.w	r3, r3, #15
 8007796:	683a      	ldr	r2, [r7, #0]
 8007798:	429a      	cmp	r2, r3
 800779a:	d001      	beq.n	80077a0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800779c:	2301      	movs	r3, #1
 800779e:	e106      	b.n	80079ae <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	f003 0301 	and.w	r3, r3, #1
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d073      	beq.n	8007894 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	685b      	ldr	r3, [r3, #4]
 80077b0:	2b03      	cmp	r3, #3
 80077b2:	d129      	bne.n	8007808 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80077b4:	4b81      	ldr	r3, [pc, #516]	@ (80079bc <HAL_RCC_ClockConfig+0x264>)
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d101      	bne.n	80077c4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80077c0:	2301      	movs	r3, #1
 80077c2:	e0f4      	b.n	80079ae <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80077c4:	f000 f99e 	bl	8007b04 <RCC_GetSysClockFreqFromPLLSource>
 80077c8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80077ca:	693b      	ldr	r3, [r7, #16]
 80077cc:	4a7c      	ldr	r2, [pc, #496]	@ (80079c0 <HAL_RCC_ClockConfig+0x268>)
 80077ce:	4293      	cmp	r3, r2
 80077d0:	d93f      	bls.n	8007852 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80077d2:	4b7a      	ldr	r3, [pc, #488]	@ (80079bc <HAL_RCC_ClockConfig+0x264>)
 80077d4:	689b      	ldr	r3, [r3, #8]
 80077d6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d009      	beq.n	80077f2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d033      	beq.n	8007852 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d12f      	bne.n	8007852 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80077f2:	4b72      	ldr	r3, [pc, #456]	@ (80079bc <HAL_RCC_ClockConfig+0x264>)
 80077f4:	689b      	ldr	r3, [r3, #8]
 80077f6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80077fa:	4a70      	ldr	r2, [pc, #448]	@ (80079bc <HAL_RCC_ClockConfig+0x264>)
 80077fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007800:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8007802:	2380      	movs	r3, #128	@ 0x80
 8007804:	617b      	str	r3, [r7, #20]
 8007806:	e024      	b.n	8007852 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	685b      	ldr	r3, [r3, #4]
 800780c:	2b02      	cmp	r3, #2
 800780e:	d107      	bne.n	8007820 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007810:	4b6a      	ldr	r3, [pc, #424]	@ (80079bc <HAL_RCC_ClockConfig+0x264>)
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007818:	2b00      	cmp	r3, #0
 800781a:	d109      	bne.n	8007830 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800781c:	2301      	movs	r3, #1
 800781e:	e0c6      	b.n	80079ae <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007820:	4b66      	ldr	r3, [pc, #408]	@ (80079bc <HAL_RCC_ClockConfig+0x264>)
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007828:	2b00      	cmp	r3, #0
 800782a:	d101      	bne.n	8007830 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800782c:	2301      	movs	r3, #1
 800782e:	e0be      	b.n	80079ae <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8007830:	f000 f8ce 	bl	80079d0 <HAL_RCC_GetSysClockFreq>
 8007834:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8007836:	693b      	ldr	r3, [r7, #16]
 8007838:	4a61      	ldr	r2, [pc, #388]	@ (80079c0 <HAL_RCC_ClockConfig+0x268>)
 800783a:	4293      	cmp	r3, r2
 800783c:	d909      	bls.n	8007852 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800783e:	4b5f      	ldr	r3, [pc, #380]	@ (80079bc <HAL_RCC_ClockConfig+0x264>)
 8007840:	689b      	ldr	r3, [r3, #8]
 8007842:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007846:	4a5d      	ldr	r2, [pc, #372]	@ (80079bc <HAL_RCC_ClockConfig+0x264>)
 8007848:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800784c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800784e:	2380      	movs	r3, #128	@ 0x80
 8007850:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007852:	4b5a      	ldr	r3, [pc, #360]	@ (80079bc <HAL_RCC_ClockConfig+0x264>)
 8007854:	689b      	ldr	r3, [r3, #8]
 8007856:	f023 0203 	bic.w	r2, r3, #3
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	685b      	ldr	r3, [r3, #4]
 800785e:	4957      	ldr	r1, [pc, #348]	@ (80079bc <HAL_RCC_ClockConfig+0x264>)
 8007860:	4313      	orrs	r3, r2
 8007862:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007864:	f7fb fa28 	bl	8002cb8 <HAL_GetTick>
 8007868:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800786a:	e00a      	b.n	8007882 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800786c:	f7fb fa24 	bl	8002cb8 <HAL_GetTick>
 8007870:	4602      	mov	r2, r0
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	1ad3      	subs	r3, r2, r3
 8007876:	f241 3288 	movw	r2, #5000	@ 0x1388
 800787a:	4293      	cmp	r3, r2
 800787c:	d901      	bls.n	8007882 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800787e:	2303      	movs	r3, #3
 8007880:	e095      	b.n	80079ae <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007882:	4b4e      	ldr	r3, [pc, #312]	@ (80079bc <HAL_RCC_ClockConfig+0x264>)
 8007884:	689b      	ldr	r3, [r3, #8]
 8007886:	f003 020c 	and.w	r2, r3, #12
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	685b      	ldr	r3, [r3, #4]
 800788e:	009b      	lsls	r3, r3, #2
 8007890:	429a      	cmp	r2, r3
 8007892:	d1eb      	bne.n	800786c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f003 0302 	and.w	r3, r3, #2
 800789c:	2b00      	cmp	r3, #0
 800789e:	d023      	beq.n	80078e8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	f003 0304 	and.w	r3, r3, #4
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d005      	beq.n	80078b8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80078ac:	4b43      	ldr	r3, [pc, #268]	@ (80079bc <HAL_RCC_ClockConfig+0x264>)
 80078ae:	689b      	ldr	r3, [r3, #8]
 80078b0:	4a42      	ldr	r2, [pc, #264]	@ (80079bc <HAL_RCC_ClockConfig+0x264>)
 80078b2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80078b6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	f003 0308 	and.w	r3, r3, #8
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d007      	beq.n	80078d4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80078c4:	4b3d      	ldr	r3, [pc, #244]	@ (80079bc <HAL_RCC_ClockConfig+0x264>)
 80078c6:	689b      	ldr	r3, [r3, #8]
 80078c8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80078cc:	4a3b      	ldr	r2, [pc, #236]	@ (80079bc <HAL_RCC_ClockConfig+0x264>)
 80078ce:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80078d2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80078d4:	4b39      	ldr	r3, [pc, #228]	@ (80079bc <HAL_RCC_ClockConfig+0x264>)
 80078d6:	689b      	ldr	r3, [r3, #8]
 80078d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	689b      	ldr	r3, [r3, #8]
 80078e0:	4936      	ldr	r1, [pc, #216]	@ (80079bc <HAL_RCC_ClockConfig+0x264>)
 80078e2:	4313      	orrs	r3, r2
 80078e4:	608b      	str	r3, [r1, #8]
 80078e6:	e008      	b.n	80078fa <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80078e8:	697b      	ldr	r3, [r7, #20]
 80078ea:	2b80      	cmp	r3, #128	@ 0x80
 80078ec:	d105      	bne.n	80078fa <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80078ee:	4b33      	ldr	r3, [pc, #204]	@ (80079bc <HAL_RCC_ClockConfig+0x264>)
 80078f0:	689b      	ldr	r3, [r3, #8]
 80078f2:	4a32      	ldr	r2, [pc, #200]	@ (80079bc <HAL_RCC_ClockConfig+0x264>)
 80078f4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80078f8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80078fa:	4b2f      	ldr	r3, [pc, #188]	@ (80079b8 <HAL_RCC_ClockConfig+0x260>)
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	f003 030f 	and.w	r3, r3, #15
 8007902:	683a      	ldr	r2, [r7, #0]
 8007904:	429a      	cmp	r2, r3
 8007906:	d21d      	bcs.n	8007944 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007908:	4b2b      	ldr	r3, [pc, #172]	@ (80079b8 <HAL_RCC_ClockConfig+0x260>)
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	f023 020f 	bic.w	r2, r3, #15
 8007910:	4929      	ldr	r1, [pc, #164]	@ (80079b8 <HAL_RCC_ClockConfig+0x260>)
 8007912:	683b      	ldr	r3, [r7, #0]
 8007914:	4313      	orrs	r3, r2
 8007916:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007918:	f7fb f9ce 	bl	8002cb8 <HAL_GetTick>
 800791c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800791e:	e00a      	b.n	8007936 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007920:	f7fb f9ca 	bl	8002cb8 <HAL_GetTick>
 8007924:	4602      	mov	r2, r0
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	1ad3      	subs	r3, r2, r3
 800792a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800792e:	4293      	cmp	r3, r2
 8007930:	d901      	bls.n	8007936 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8007932:	2303      	movs	r3, #3
 8007934:	e03b      	b.n	80079ae <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007936:	4b20      	ldr	r3, [pc, #128]	@ (80079b8 <HAL_RCC_ClockConfig+0x260>)
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	f003 030f 	and.w	r3, r3, #15
 800793e:	683a      	ldr	r2, [r7, #0]
 8007940:	429a      	cmp	r2, r3
 8007942:	d1ed      	bne.n	8007920 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	f003 0304 	and.w	r3, r3, #4
 800794c:	2b00      	cmp	r3, #0
 800794e:	d008      	beq.n	8007962 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007950:	4b1a      	ldr	r3, [pc, #104]	@ (80079bc <HAL_RCC_ClockConfig+0x264>)
 8007952:	689b      	ldr	r3, [r3, #8]
 8007954:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	68db      	ldr	r3, [r3, #12]
 800795c:	4917      	ldr	r1, [pc, #92]	@ (80079bc <HAL_RCC_ClockConfig+0x264>)
 800795e:	4313      	orrs	r3, r2
 8007960:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	f003 0308 	and.w	r3, r3, #8
 800796a:	2b00      	cmp	r3, #0
 800796c:	d009      	beq.n	8007982 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800796e:	4b13      	ldr	r3, [pc, #76]	@ (80079bc <HAL_RCC_ClockConfig+0x264>)
 8007970:	689b      	ldr	r3, [r3, #8]
 8007972:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	691b      	ldr	r3, [r3, #16]
 800797a:	00db      	lsls	r3, r3, #3
 800797c:	490f      	ldr	r1, [pc, #60]	@ (80079bc <HAL_RCC_ClockConfig+0x264>)
 800797e:	4313      	orrs	r3, r2
 8007980:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007982:	f000 f825 	bl	80079d0 <HAL_RCC_GetSysClockFreq>
 8007986:	4602      	mov	r2, r0
 8007988:	4b0c      	ldr	r3, [pc, #48]	@ (80079bc <HAL_RCC_ClockConfig+0x264>)
 800798a:	689b      	ldr	r3, [r3, #8]
 800798c:	091b      	lsrs	r3, r3, #4
 800798e:	f003 030f 	and.w	r3, r3, #15
 8007992:	490c      	ldr	r1, [pc, #48]	@ (80079c4 <HAL_RCC_ClockConfig+0x26c>)
 8007994:	5ccb      	ldrb	r3, [r1, r3]
 8007996:	f003 031f 	and.w	r3, r3, #31
 800799a:	fa22 f303 	lsr.w	r3, r2, r3
 800799e:	4a0a      	ldr	r2, [pc, #40]	@ (80079c8 <HAL_RCC_ClockConfig+0x270>)
 80079a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80079a2:	4b0a      	ldr	r3, [pc, #40]	@ (80079cc <HAL_RCC_ClockConfig+0x274>)
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	4618      	mov	r0, r3
 80079a8:	f7fb f93a 	bl	8002c20 <HAL_InitTick>
 80079ac:	4603      	mov	r3, r0
}
 80079ae:	4618      	mov	r0, r3
 80079b0:	3718      	adds	r7, #24
 80079b2:	46bd      	mov	sp, r7
 80079b4:	bd80      	pop	{r7, pc}
 80079b6:	bf00      	nop
 80079b8:	40022000 	.word	0x40022000
 80079bc:	40021000 	.word	0x40021000
 80079c0:	04c4b400 	.word	0x04c4b400
 80079c4:	0800e9a0 	.word	0x0800e9a0
 80079c8:	20000000 	.word	0x20000000
 80079cc:	20000008 	.word	0x20000008

080079d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80079d0:	b480      	push	{r7}
 80079d2:	b087      	sub	sp, #28
 80079d4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80079d6:	4b2c      	ldr	r3, [pc, #176]	@ (8007a88 <HAL_RCC_GetSysClockFreq+0xb8>)
 80079d8:	689b      	ldr	r3, [r3, #8]
 80079da:	f003 030c 	and.w	r3, r3, #12
 80079de:	2b04      	cmp	r3, #4
 80079e0:	d102      	bne.n	80079e8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80079e2:	4b2a      	ldr	r3, [pc, #168]	@ (8007a8c <HAL_RCC_GetSysClockFreq+0xbc>)
 80079e4:	613b      	str	r3, [r7, #16]
 80079e6:	e047      	b.n	8007a78 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80079e8:	4b27      	ldr	r3, [pc, #156]	@ (8007a88 <HAL_RCC_GetSysClockFreq+0xb8>)
 80079ea:	689b      	ldr	r3, [r3, #8]
 80079ec:	f003 030c 	and.w	r3, r3, #12
 80079f0:	2b08      	cmp	r3, #8
 80079f2:	d102      	bne.n	80079fa <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80079f4:	4b26      	ldr	r3, [pc, #152]	@ (8007a90 <HAL_RCC_GetSysClockFreq+0xc0>)
 80079f6:	613b      	str	r3, [r7, #16]
 80079f8:	e03e      	b.n	8007a78 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80079fa:	4b23      	ldr	r3, [pc, #140]	@ (8007a88 <HAL_RCC_GetSysClockFreq+0xb8>)
 80079fc:	689b      	ldr	r3, [r3, #8]
 80079fe:	f003 030c 	and.w	r3, r3, #12
 8007a02:	2b0c      	cmp	r3, #12
 8007a04:	d136      	bne.n	8007a74 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007a06:	4b20      	ldr	r3, [pc, #128]	@ (8007a88 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007a08:	68db      	ldr	r3, [r3, #12]
 8007a0a:	f003 0303 	and.w	r3, r3, #3
 8007a0e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007a10:	4b1d      	ldr	r3, [pc, #116]	@ (8007a88 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007a12:	68db      	ldr	r3, [r3, #12]
 8007a14:	091b      	lsrs	r3, r3, #4
 8007a16:	f003 030f 	and.w	r3, r3, #15
 8007a1a:	3301      	adds	r3, #1
 8007a1c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	2b03      	cmp	r3, #3
 8007a22:	d10c      	bne.n	8007a3e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007a24:	4a1a      	ldr	r2, [pc, #104]	@ (8007a90 <HAL_RCC_GetSysClockFreq+0xc0>)
 8007a26:	68bb      	ldr	r3, [r7, #8]
 8007a28:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a2c:	4a16      	ldr	r2, [pc, #88]	@ (8007a88 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007a2e:	68d2      	ldr	r2, [r2, #12]
 8007a30:	0a12      	lsrs	r2, r2, #8
 8007a32:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007a36:	fb02 f303 	mul.w	r3, r2, r3
 8007a3a:	617b      	str	r3, [r7, #20]
      break;
 8007a3c:	e00c      	b.n	8007a58 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007a3e:	4a13      	ldr	r2, [pc, #76]	@ (8007a8c <HAL_RCC_GetSysClockFreq+0xbc>)
 8007a40:	68bb      	ldr	r3, [r7, #8]
 8007a42:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a46:	4a10      	ldr	r2, [pc, #64]	@ (8007a88 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007a48:	68d2      	ldr	r2, [r2, #12]
 8007a4a:	0a12      	lsrs	r2, r2, #8
 8007a4c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007a50:	fb02 f303 	mul.w	r3, r2, r3
 8007a54:	617b      	str	r3, [r7, #20]
      break;
 8007a56:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007a58:	4b0b      	ldr	r3, [pc, #44]	@ (8007a88 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007a5a:	68db      	ldr	r3, [r3, #12]
 8007a5c:	0e5b      	lsrs	r3, r3, #25
 8007a5e:	f003 0303 	and.w	r3, r3, #3
 8007a62:	3301      	adds	r3, #1
 8007a64:	005b      	lsls	r3, r3, #1
 8007a66:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8007a68:	697a      	ldr	r2, [r7, #20]
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a70:	613b      	str	r3, [r7, #16]
 8007a72:	e001      	b.n	8007a78 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8007a74:	2300      	movs	r3, #0
 8007a76:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8007a78:	693b      	ldr	r3, [r7, #16]
}
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	371c      	adds	r7, #28
 8007a7e:	46bd      	mov	sp, r7
 8007a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a84:	4770      	bx	lr
 8007a86:	bf00      	nop
 8007a88:	40021000 	.word	0x40021000
 8007a8c:	00f42400 	.word	0x00f42400
 8007a90:	007a1200 	.word	0x007a1200

08007a94 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007a94:	b480      	push	{r7}
 8007a96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007a98:	4b03      	ldr	r3, [pc, #12]	@ (8007aa8 <HAL_RCC_GetHCLKFreq+0x14>)
 8007a9a:	681b      	ldr	r3, [r3, #0]
}
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	46bd      	mov	sp, r7
 8007aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa4:	4770      	bx	lr
 8007aa6:	bf00      	nop
 8007aa8:	20000000 	.word	0x20000000

08007aac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007aac:	b580      	push	{r7, lr}
 8007aae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007ab0:	f7ff fff0 	bl	8007a94 <HAL_RCC_GetHCLKFreq>
 8007ab4:	4602      	mov	r2, r0
 8007ab6:	4b06      	ldr	r3, [pc, #24]	@ (8007ad0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007ab8:	689b      	ldr	r3, [r3, #8]
 8007aba:	0a1b      	lsrs	r3, r3, #8
 8007abc:	f003 0307 	and.w	r3, r3, #7
 8007ac0:	4904      	ldr	r1, [pc, #16]	@ (8007ad4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007ac2:	5ccb      	ldrb	r3, [r1, r3]
 8007ac4:	f003 031f 	and.w	r3, r3, #31
 8007ac8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007acc:	4618      	mov	r0, r3
 8007ace:	bd80      	pop	{r7, pc}
 8007ad0:	40021000 	.word	0x40021000
 8007ad4:	0800e9b0 	.word	0x0800e9b0

08007ad8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007adc:	f7ff ffda 	bl	8007a94 <HAL_RCC_GetHCLKFreq>
 8007ae0:	4602      	mov	r2, r0
 8007ae2:	4b06      	ldr	r3, [pc, #24]	@ (8007afc <HAL_RCC_GetPCLK2Freq+0x24>)
 8007ae4:	689b      	ldr	r3, [r3, #8]
 8007ae6:	0adb      	lsrs	r3, r3, #11
 8007ae8:	f003 0307 	and.w	r3, r3, #7
 8007aec:	4904      	ldr	r1, [pc, #16]	@ (8007b00 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007aee:	5ccb      	ldrb	r3, [r1, r3]
 8007af0:	f003 031f 	and.w	r3, r3, #31
 8007af4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007af8:	4618      	mov	r0, r3
 8007afa:	bd80      	pop	{r7, pc}
 8007afc:	40021000 	.word	0x40021000
 8007b00:	0800e9b0 	.word	0x0800e9b0

08007b04 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8007b04:	b480      	push	{r7}
 8007b06:	b087      	sub	sp, #28
 8007b08:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007b0a:	4b1e      	ldr	r3, [pc, #120]	@ (8007b84 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007b0c:	68db      	ldr	r3, [r3, #12]
 8007b0e:	f003 0303 	and.w	r3, r3, #3
 8007b12:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007b14:	4b1b      	ldr	r3, [pc, #108]	@ (8007b84 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007b16:	68db      	ldr	r3, [r3, #12]
 8007b18:	091b      	lsrs	r3, r3, #4
 8007b1a:	f003 030f 	and.w	r3, r3, #15
 8007b1e:	3301      	adds	r3, #1
 8007b20:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8007b22:	693b      	ldr	r3, [r7, #16]
 8007b24:	2b03      	cmp	r3, #3
 8007b26:	d10c      	bne.n	8007b42 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007b28:	4a17      	ldr	r2, [pc, #92]	@ (8007b88 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b30:	4a14      	ldr	r2, [pc, #80]	@ (8007b84 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007b32:	68d2      	ldr	r2, [r2, #12]
 8007b34:	0a12      	lsrs	r2, r2, #8
 8007b36:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007b3a:	fb02 f303 	mul.w	r3, r2, r3
 8007b3e:	617b      	str	r3, [r7, #20]
    break;
 8007b40:	e00c      	b.n	8007b5c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007b42:	4a12      	ldr	r2, [pc, #72]	@ (8007b8c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b4a:	4a0e      	ldr	r2, [pc, #56]	@ (8007b84 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007b4c:	68d2      	ldr	r2, [r2, #12]
 8007b4e:	0a12      	lsrs	r2, r2, #8
 8007b50:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007b54:	fb02 f303 	mul.w	r3, r2, r3
 8007b58:	617b      	str	r3, [r7, #20]
    break;
 8007b5a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007b5c:	4b09      	ldr	r3, [pc, #36]	@ (8007b84 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007b5e:	68db      	ldr	r3, [r3, #12]
 8007b60:	0e5b      	lsrs	r3, r3, #25
 8007b62:	f003 0303 	and.w	r3, r3, #3
 8007b66:	3301      	adds	r3, #1
 8007b68:	005b      	lsls	r3, r3, #1
 8007b6a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8007b6c:	697a      	ldr	r2, [r7, #20]
 8007b6e:	68bb      	ldr	r3, [r7, #8]
 8007b70:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b74:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8007b76:	687b      	ldr	r3, [r7, #4]
}
 8007b78:	4618      	mov	r0, r3
 8007b7a:	371c      	adds	r7, #28
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b82:	4770      	bx	lr
 8007b84:	40021000 	.word	0x40021000
 8007b88:	007a1200 	.word	0x007a1200
 8007b8c:	00f42400 	.word	0x00f42400

08007b90 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007b90:	b580      	push	{r7, lr}
 8007b92:	b086      	sub	sp, #24
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007b98:	2300      	movs	r3, #0
 8007b9a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	f000 8098 	beq.w	8007cde <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007bae:	2300      	movs	r3, #0
 8007bb0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007bb2:	4b43      	ldr	r3, [pc, #268]	@ (8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007bb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007bb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d10d      	bne.n	8007bda <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007bbe:	4b40      	ldr	r3, [pc, #256]	@ (8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007bc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007bc2:	4a3f      	ldr	r2, [pc, #252]	@ (8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007bc4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007bc8:	6593      	str	r3, [r2, #88]	@ 0x58
 8007bca:	4b3d      	ldr	r3, [pc, #244]	@ (8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007bcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007bce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007bd2:	60bb      	str	r3, [r7, #8]
 8007bd4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007bd6:	2301      	movs	r3, #1
 8007bd8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007bda:	4b3a      	ldr	r3, [pc, #232]	@ (8007cc4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	4a39      	ldr	r2, [pc, #228]	@ (8007cc4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007be0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007be4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007be6:	f7fb f867 	bl	8002cb8 <HAL_GetTick>
 8007bea:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007bec:	e009      	b.n	8007c02 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007bee:	f7fb f863 	bl	8002cb8 <HAL_GetTick>
 8007bf2:	4602      	mov	r2, r0
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	1ad3      	subs	r3, r2, r3
 8007bf8:	2b02      	cmp	r3, #2
 8007bfa:	d902      	bls.n	8007c02 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8007bfc:	2303      	movs	r3, #3
 8007bfe:	74fb      	strb	r3, [r7, #19]
        break;
 8007c00:	e005      	b.n	8007c0e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007c02:	4b30      	ldr	r3, [pc, #192]	@ (8007cc4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d0ef      	beq.n	8007bee <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8007c0e:	7cfb      	ldrb	r3, [r7, #19]
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d159      	bne.n	8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007c14:	4b2a      	ldr	r3, [pc, #168]	@ (8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007c16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c1a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c1e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007c20:	697b      	ldr	r3, [r7, #20]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d01e      	beq.n	8007c64 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007c2a:	697a      	ldr	r2, [r7, #20]
 8007c2c:	429a      	cmp	r2, r3
 8007c2e:	d019      	beq.n	8007c64 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007c30:	4b23      	ldr	r3, [pc, #140]	@ (8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007c32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c36:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c3a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007c3c:	4b20      	ldr	r3, [pc, #128]	@ (8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007c3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c42:	4a1f      	ldr	r2, [pc, #124]	@ (8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007c44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007c48:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007c4c:	4b1c      	ldr	r3, [pc, #112]	@ (8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007c4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c52:	4a1b      	ldr	r2, [pc, #108]	@ (8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007c54:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007c58:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007c5c:	4a18      	ldr	r2, [pc, #96]	@ (8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007c5e:	697b      	ldr	r3, [r7, #20]
 8007c60:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007c64:	697b      	ldr	r3, [r7, #20]
 8007c66:	f003 0301 	and.w	r3, r3, #1
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d016      	beq.n	8007c9c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c6e:	f7fb f823 	bl	8002cb8 <HAL_GetTick>
 8007c72:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007c74:	e00b      	b.n	8007c8e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007c76:	f7fb f81f 	bl	8002cb8 <HAL_GetTick>
 8007c7a:	4602      	mov	r2, r0
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	1ad3      	subs	r3, r2, r3
 8007c80:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007c84:	4293      	cmp	r3, r2
 8007c86:	d902      	bls.n	8007c8e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8007c88:	2303      	movs	r3, #3
 8007c8a:	74fb      	strb	r3, [r7, #19]
            break;
 8007c8c:	e006      	b.n	8007c9c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007c8e:	4b0c      	ldr	r3, [pc, #48]	@ (8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007c90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c94:	f003 0302 	and.w	r3, r3, #2
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d0ec      	beq.n	8007c76 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8007c9c:	7cfb      	ldrb	r3, [r7, #19]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d10b      	bne.n	8007cba <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007ca2:	4b07      	ldr	r3, [pc, #28]	@ (8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007ca4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ca8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007cb0:	4903      	ldr	r1, [pc, #12]	@ (8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007cb2:	4313      	orrs	r3, r2
 8007cb4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8007cb8:	e008      	b.n	8007ccc <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007cba:	7cfb      	ldrb	r3, [r7, #19]
 8007cbc:	74bb      	strb	r3, [r7, #18]
 8007cbe:	e005      	b.n	8007ccc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8007cc0:	40021000 	.word	0x40021000
 8007cc4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007cc8:	7cfb      	ldrb	r3, [r7, #19]
 8007cca:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007ccc:	7c7b      	ldrb	r3, [r7, #17]
 8007cce:	2b01      	cmp	r3, #1
 8007cd0:	d105      	bne.n	8007cde <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007cd2:	4ba7      	ldr	r3, [pc, #668]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007cd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007cd6:	4aa6      	ldr	r2, [pc, #664]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007cd8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007cdc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	f003 0301 	and.w	r3, r3, #1
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d00a      	beq.n	8007d00 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007cea:	4ba1      	ldr	r3, [pc, #644]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007cec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cf0:	f023 0203 	bic.w	r2, r3, #3
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	685b      	ldr	r3, [r3, #4]
 8007cf8:	499d      	ldr	r1, [pc, #628]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007cfa:	4313      	orrs	r3, r2
 8007cfc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	f003 0302 	and.w	r3, r3, #2
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d00a      	beq.n	8007d22 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007d0c:	4b98      	ldr	r3, [pc, #608]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d12:	f023 020c 	bic.w	r2, r3, #12
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	689b      	ldr	r3, [r3, #8]
 8007d1a:	4995      	ldr	r1, [pc, #596]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d1c:	4313      	orrs	r3, r2
 8007d1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	f003 0304 	and.w	r3, r3, #4
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d00a      	beq.n	8007d44 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007d2e:	4b90      	ldr	r3, [pc, #576]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d34:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	68db      	ldr	r3, [r3, #12]
 8007d3c:	498c      	ldr	r1, [pc, #560]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d3e:	4313      	orrs	r3, r2
 8007d40:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	f003 0308 	and.w	r3, r3, #8
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d00a      	beq.n	8007d66 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007d50:	4b87      	ldr	r3, [pc, #540]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d56:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	691b      	ldr	r3, [r3, #16]
 8007d5e:	4984      	ldr	r1, [pc, #528]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d60:	4313      	orrs	r3, r2
 8007d62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	f003 0310 	and.w	r3, r3, #16
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d00a      	beq.n	8007d88 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007d72:	4b7f      	ldr	r3, [pc, #508]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d78:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	695b      	ldr	r3, [r3, #20]
 8007d80:	497b      	ldr	r1, [pc, #492]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d82:	4313      	orrs	r3, r2
 8007d84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	f003 0320 	and.w	r3, r3, #32
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d00a      	beq.n	8007daa <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007d94:	4b76      	ldr	r3, [pc, #472]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007d96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d9a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	699b      	ldr	r3, [r3, #24]
 8007da2:	4973      	ldr	r1, [pc, #460]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007da4:	4313      	orrs	r3, r2
 8007da6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d00a      	beq.n	8007dcc <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007db6:	4b6e      	ldr	r3, [pc, #440]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007db8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007dbc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	69db      	ldr	r3, [r3, #28]
 8007dc4:	496a      	ldr	r1, [pc, #424]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007dc6:	4313      	orrs	r3, r2
 8007dc8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d00a      	beq.n	8007dee <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007dd8:	4b65      	ldr	r3, [pc, #404]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007dda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007dde:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	6a1b      	ldr	r3, [r3, #32]
 8007de6:	4962      	ldr	r1, [pc, #392]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007de8:	4313      	orrs	r3, r2
 8007dea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d00a      	beq.n	8007e10 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007dfa:	4b5d      	ldr	r3, [pc, #372]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007dfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e00:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e08:	4959      	ldr	r1, [pc, #356]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e0a:	4313      	orrs	r3, r2
 8007e0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d00a      	beq.n	8007e32 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007e1c:	4b54      	ldr	r3, [pc, #336]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e1e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007e22:	f023 0203 	bic.w	r2, r3, #3
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e2a:	4951      	ldr	r1, [pc, #324]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e2c:	4313      	orrs	r3, r2
 8007e2e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d00a      	beq.n	8007e54 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007e3e:	4b4c      	ldr	r3, [pc, #304]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e44:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e4c:	4948      	ldr	r1, [pc, #288]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e4e:	4313      	orrs	r3, r2
 8007e50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d015      	beq.n	8007e8c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007e60:	4b43      	ldr	r3, [pc, #268]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e66:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e6e:	4940      	ldr	r1, [pc, #256]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e70:	4313      	orrs	r3, r2
 8007e72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e7a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007e7e:	d105      	bne.n	8007e8c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007e80:	4b3b      	ldr	r3, [pc, #236]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e82:	68db      	ldr	r3, [r3, #12]
 8007e84:	4a3a      	ldr	r2, [pc, #232]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e86:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007e8a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d015      	beq.n	8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007e98:	4b35      	ldr	r3, [pc, #212]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e9e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ea6:	4932      	ldr	r1, [pc, #200]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ea8:	4313      	orrs	r3, r2
 8007eaa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007eb2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007eb6:	d105      	bne.n	8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007eb8:	4b2d      	ldr	r3, [pc, #180]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007eba:	68db      	ldr	r3, [r3, #12]
 8007ebc:	4a2c      	ldr	r2, [pc, #176]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ebe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007ec2:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d015      	beq.n	8007efc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007ed0:	4b27      	ldr	r3, [pc, #156]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ed2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ed6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ede:	4924      	ldr	r1, [pc, #144]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ee0:	4313      	orrs	r3, r2
 8007ee2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007eea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007eee:	d105      	bne.n	8007efc <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007ef0:	4b1f      	ldr	r3, [pc, #124]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ef2:	68db      	ldr	r3, [r3, #12]
 8007ef4:	4a1e      	ldr	r2, [pc, #120]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ef6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007efa:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d015      	beq.n	8007f34 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007f08:	4b19      	ldr	r3, [pc, #100]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f0e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f16:	4916      	ldr	r1, [pc, #88]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f18:	4313      	orrs	r3, r2
 8007f1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f22:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007f26:	d105      	bne.n	8007f34 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007f28:	4b11      	ldr	r3, [pc, #68]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f2a:	68db      	ldr	r3, [r3, #12]
 8007f2c:	4a10      	ldr	r2, [pc, #64]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f2e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007f32:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d019      	beq.n	8007f74 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007f40:	4b0b      	ldr	r3, [pc, #44]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f46:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f4e:	4908      	ldr	r1, [pc, #32]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f50:	4313      	orrs	r3, r2
 8007f52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f5a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007f5e:	d109      	bne.n	8007f74 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007f60:	4b03      	ldr	r3, [pc, #12]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f62:	68db      	ldr	r3, [r3, #12]
 8007f64:	4a02      	ldr	r2, [pc, #8]	@ (8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f66:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007f6a:	60d3      	str	r3, [r2, #12]
 8007f6c:	e002      	b.n	8007f74 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8007f6e:	bf00      	nop
 8007f70:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d015      	beq.n	8007fac <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007f80:	4b29      	ldr	r3, [pc, #164]	@ (8008028 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007f82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f86:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f8e:	4926      	ldr	r1, [pc, #152]	@ (8008028 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007f90:	4313      	orrs	r3, r2
 8007f92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f9a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007f9e:	d105      	bne.n	8007fac <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007fa0:	4b21      	ldr	r3, [pc, #132]	@ (8008028 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007fa2:	68db      	ldr	r3, [r3, #12]
 8007fa4:	4a20      	ldr	r2, [pc, #128]	@ (8008028 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007fa6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007faa:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d015      	beq.n	8007fe4 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8007fb8:	4b1b      	ldr	r3, [pc, #108]	@ (8008028 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007fbe:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007fc6:	4918      	ldr	r1, [pc, #96]	@ (8008028 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007fc8:	4313      	orrs	r3, r2
 8007fca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007fd2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007fd6:	d105      	bne.n	8007fe4 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007fd8:	4b13      	ldr	r3, [pc, #76]	@ (8008028 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007fda:	68db      	ldr	r3, [r3, #12]
 8007fdc:	4a12      	ldr	r2, [pc, #72]	@ (8008028 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007fde:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007fe2:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d015      	beq.n	800801c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007ff0:	4b0d      	ldr	r3, [pc, #52]	@ (8008028 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007ff2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007ff6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ffe:	490a      	ldr	r1, [pc, #40]	@ (8008028 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008000:	4313      	orrs	r3, r2
 8008002:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800800a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800800e:	d105      	bne.n	800801c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008010:	4b05      	ldr	r3, [pc, #20]	@ (8008028 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008012:	68db      	ldr	r3, [r3, #12]
 8008014:	4a04      	ldr	r2, [pc, #16]	@ (8008028 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008016:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800801a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800801c:	7cbb      	ldrb	r3, [r7, #18]
}
 800801e:	4618      	mov	r0, r3
 8008020:	3718      	adds	r7, #24
 8008022:	46bd      	mov	sp, r7
 8008024:	bd80      	pop	{r7, pc}
 8008026:	bf00      	nop
 8008028:	40021000 	.word	0x40021000

0800802c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800802c:	b580      	push	{r7, lr}
 800802e:	b084      	sub	sp, #16
 8008030:	af00      	add	r7, sp, #0
 8008032:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	2b00      	cmp	r3, #0
 8008038:	d101      	bne.n	800803e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800803a:	2301      	movs	r3, #1
 800803c:	e09d      	b.n	800817a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008042:	2b00      	cmp	r3, #0
 8008044:	d108      	bne.n	8008058 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	685b      	ldr	r3, [r3, #4]
 800804a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800804e:	d009      	beq.n	8008064 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	2200      	movs	r2, #0
 8008054:	61da      	str	r2, [r3, #28]
 8008056:	e005      	b.n	8008064 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	2200      	movs	r2, #0
 800805c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	2200      	movs	r2, #0
 8008062:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2200      	movs	r2, #0
 8008068:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008070:	b2db      	uxtb	r3, r3
 8008072:	2b00      	cmp	r3, #0
 8008074:	d106      	bne.n	8008084 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	2200      	movs	r2, #0
 800807a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800807e:	6878      	ldr	r0, [r7, #4]
 8008080:	f7f8 ffbc 	bl	8000ffc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2202      	movs	r2, #2
 8008088:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	681a      	ldr	r2, [r3, #0]
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800809a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	68db      	ldr	r3, [r3, #12]
 80080a0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80080a4:	d902      	bls.n	80080ac <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80080a6:	2300      	movs	r3, #0
 80080a8:	60fb      	str	r3, [r7, #12]
 80080aa:	e002      	b.n	80080b2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80080ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80080b0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	68db      	ldr	r3, [r3, #12]
 80080b6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80080ba:	d007      	beq.n	80080cc <HAL_SPI_Init+0xa0>
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	68db      	ldr	r3, [r3, #12]
 80080c0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80080c4:	d002      	beq.n	80080cc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	2200      	movs	r2, #0
 80080ca:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	685b      	ldr	r3, [r3, #4]
 80080d0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	689b      	ldr	r3, [r3, #8]
 80080d8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80080dc:	431a      	orrs	r2, r3
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	691b      	ldr	r3, [r3, #16]
 80080e2:	f003 0302 	and.w	r3, r3, #2
 80080e6:	431a      	orrs	r2, r3
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	695b      	ldr	r3, [r3, #20]
 80080ec:	f003 0301 	and.w	r3, r3, #1
 80080f0:	431a      	orrs	r2, r3
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	699b      	ldr	r3, [r3, #24]
 80080f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80080fa:	431a      	orrs	r2, r3
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	69db      	ldr	r3, [r3, #28]
 8008100:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008104:	431a      	orrs	r2, r3
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	6a1b      	ldr	r3, [r3, #32]
 800810a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800810e:	ea42 0103 	orr.w	r1, r2, r3
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008116:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	430a      	orrs	r2, r1
 8008120:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	699b      	ldr	r3, [r3, #24]
 8008126:	0c1b      	lsrs	r3, r3, #16
 8008128:	f003 0204 	and.w	r2, r3, #4
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008130:	f003 0310 	and.w	r3, r3, #16
 8008134:	431a      	orrs	r2, r3
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800813a:	f003 0308 	and.w	r3, r3, #8
 800813e:	431a      	orrs	r2, r3
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	68db      	ldr	r3, [r3, #12]
 8008144:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8008148:	ea42 0103 	orr.w	r1, r2, r3
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	430a      	orrs	r2, r1
 8008158:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	69da      	ldr	r2, [r3, #28]
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008168:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	2200      	movs	r2, #0
 800816e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	2201      	movs	r2, #1
 8008174:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8008178:	2300      	movs	r3, #0
}
 800817a:	4618      	mov	r0, r3
 800817c:	3710      	adds	r7, #16
 800817e:	46bd      	mov	sp, r7
 8008180:	bd80      	pop	{r7, pc}

08008182 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008182:	b580      	push	{r7, lr}
 8008184:	b088      	sub	sp, #32
 8008186:	af00      	add	r7, sp, #0
 8008188:	60f8      	str	r0, [r7, #12]
 800818a:	60b9      	str	r1, [r7, #8]
 800818c:	603b      	str	r3, [r7, #0]
 800818e:	4613      	mov	r3, r2
 8008190:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008192:	f7fa fd91 	bl	8002cb8 <HAL_GetTick>
 8008196:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8008198:	88fb      	ldrh	r3, [r7, #6]
 800819a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80081a2:	b2db      	uxtb	r3, r3
 80081a4:	2b01      	cmp	r3, #1
 80081a6:	d001      	beq.n	80081ac <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80081a8:	2302      	movs	r3, #2
 80081aa:	e15c      	b.n	8008466 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80081ac:	68bb      	ldr	r3, [r7, #8]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d002      	beq.n	80081b8 <HAL_SPI_Transmit+0x36>
 80081b2:	88fb      	ldrh	r3, [r7, #6]
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d101      	bne.n	80081bc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80081b8:	2301      	movs	r3, #1
 80081ba:	e154      	b.n	8008466 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80081c2:	2b01      	cmp	r3, #1
 80081c4:	d101      	bne.n	80081ca <HAL_SPI_Transmit+0x48>
 80081c6:	2302      	movs	r3, #2
 80081c8:	e14d      	b.n	8008466 <HAL_SPI_Transmit+0x2e4>
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	2201      	movs	r2, #1
 80081ce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	2203      	movs	r2, #3
 80081d6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	2200      	movs	r2, #0
 80081de:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	68ba      	ldr	r2, [r7, #8]
 80081e4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	88fa      	ldrh	r2, [r7, #6]
 80081ea:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	88fa      	ldrh	r2, [r7, #6]
 80081f0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	2200      	movs	r2, #0
 80081f6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	2200      	movs	r2, #0
 80081fc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	2200      	movs	r2, #0
 8008204:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	2200      	movs	r2, #0
 800820c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	2200      	movs	r2, #0
 8008212:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	689b      	ldr	r3, [r3, #8]
 8008218:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800821c:	d10f      	bne.n	800823e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	681a      	ldr	r2, [r3, #0]
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800822c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	681a      	ldr	r2, [r3, #0]
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800823c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008248:	2b40      	cmp	r3, #64	@ 0x40
 800824a:	d007      	beq.n	800825c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	681a      	ldr	r2, [r3, #0]
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800825a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	68db      	ldr	r3, [r3, #12]
 8008260:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008264:	d952      	bls.n	800830c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	685b      	ldr	r3, [r3, #4]
 800826a:	2b00      	cmp	r3, #0
 800826c:	d002      	beq.n	8008274 <HAL_SPI_Transmit+0xf2>
 800826e:	8b7b      	ldrh	r3, [r7, #26]
 8008270:	2b01      	cmp	r3, #1
 8008272:	d145      	bne.n	8008300 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008278:	881a      	ldrh	r2, [r3, #0]
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008284:	1c9a      	adds	r2, r3, #2
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800828e:	b29b      	uxth	r3, r3
 8008290:	3b01      	subs	r3, #1
 8008292:	b29a      	uxth	r2, r3
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008298:	e032      	b.n	8008300 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	689b      	ldr	r3, [r3, #8]
 80082a0:	f003 0302 	and.w	r3, r3, #2
 80082a4:	2b02      	cmp	r3, #2
 80082a6:	d112      	bne.n	80082ce <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082ac:	881a      	ldrh	r2, [r3, #0]
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082b8:	1c9a      	adds	r2, r3, #2
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80082c2:	b29b      	uxth	r3, r3
 80082c4:	3b01      	subs	r3, #1
 80082c6:	b29a      	uxth	r2, r3
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80082cc:	e018      	b.n	8008300 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80082ce:	f7fa fcf3 	bl	8002cb8 <HAL_GetTick>
 80082d2:	4602      	mov	r2, r0
 80082d4:	69fb      	ldr	r3, [r7, #28]
 80082d6:	1ad3      	subs	r3, r2, r3
 80082d8:	683a      	ldr	r2, [r7, #0]
 80082da:	429a      	cmp	r2, r3
 80082dc:	d803      	bhi.n	80082e6 <HAL_SPI_Transmit+0x164>
 80082de:	683b      	ldr	r3, [r7, #0]
 80082e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082e4:	d102      	bne.n	80082ec <HAL_SPI_Transmit+0x16a>
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d109      	bne.n	8008300 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	2201      	movs	r2, #1
 80082f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	2200      	movs	r2, #0
 80082f8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80082fc:	2303      	movs	r3, #3
 80082fe:	e0b2      	b.n	8008466 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008304:	b29b      	uxth	r3, r3
 8008306:	2b00      	cmp	r3, #0
 8008308:	d1c7      	bne.n	800829a <HAL_SPI_Transmit+0x118>
 800830a:	e083      	b.n	8008414 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	685b      	ldr	r3, [r3, #4]
 8008310:	2b00      	cmp	r3, #0
 8008312:	d002      	beq.n	800831a <HAL_SPI_Transmit+0x198>
 8008314:	8b7b      	ldrh	r3, [r7, #26]
 8008316:	2b01      	cmp	r3, #1
 8008318:	d177      	bne.n	800840a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800831e:	b29b      	uxth	r3, r3
 8008320:	2b01      	cmp	r3, #1
 8008322:	d912      	bls.n	800834a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008328:	881a      	ldrh	r2, [r3, #0]
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008334:	1c9a      	adds	r2, r3, #2
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800833e:	b29b      	uxth	r3, r3
 8008340:	3b02      	subs	r3, #2
 8008342:	b29a      	uxth	r2, r3
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008348:	e05f      	b.n	800840a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	330c      	adds	r3, #12
 8008354:	7812      	ldrb	r2, [r2, #0]
 8008356:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800835c:	1c5a      	adds	r2, r3, #1
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008366:	b29b      	uxth	r3, r3
 8008368:	3b01      	subs	r3, #1
 800836a:	b29a      	uxth	r2, r3
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8008370:	e04b      	b.n	800840a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	689b      	ldr	r3, [r3, #8]
 8008378:	f003 0302 	and.w	r3, r3, #2
 800837c:	2b02      	cmp	r3, #2
 800837e:	d12b      	bne.n	80083d8 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008384:	b29b      	uxth	r3, r3
 8008386:	2b01      	cmp	r3, #1
 8008388:	d912      	bls.n	80083b0 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800838e:	881a      	ldrh	r2, [r3, #0]
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800839a:	1c9a      	adds	r2, r3, #2
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80083a4:	b29b      	uxth	r3, r3
 80083a6:	3b02      	subs	r3, #2
 80083a8:	b29a      	uxth	r2, r3
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80083ae:	e02c      	b.n	800840a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	330c      	adds	r3, #12
 80083ba:	7812      	ldrb	r2, [r2, #0]
 80083bc:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083c2:	1c5a      	adds	r2, r3, #1
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80083cc:	b29b      	uxth	r3, r3
 80083ce:	3b01      	subs	r3, #1
 80083d0:	b29a      	uxth	r2, r3
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80083d6:	e018      	b.n	800840a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80083d8:	f7fa fc6e 	bl	8002cb8 <HAL_GetTick>
 80083dc:	4602      	mov	r2, r0
 80083de:	69fb      	ldr	r3, [r7, #28]
 80083e0:	1ad3      	subs	r3, r2, r3
 80083e2:	683a      	ldr	r2, [r7, #0]
 80083e4:	429a      	cmp	r2, r3
 80083e6:	d803      	bhi.n	80083f0 <HAL_SPI_Transmit+0x26e>
 80083e8:	683b      	ldr	r3, [r7, #0]
 80083ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083ee:	d102      	bne.n	80083f6 <HAL_SPI_Transmit+0x274>
 80083f0:	683b      	ldr	r3, [r7, #0]
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d109      	bne.n	800840a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	2201      	movs	r2, #1
 80083fa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	2200      	movs	r2, #0
 8008402:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8008406:	2303      	movs	r3, #3
 8008408:	e02d      	b.n	8008466 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800840e:	b29b      	uxth	r3, r3
 8008410:	2b00      	cmp	r3, #0
 8008412:	d1ae      	bne.n	8008372 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008414:	69fa      	ldr	r2, [r7, #28]
 8008416:	6839      	ldr	r1, [r7, #0]
 8008418:	68f8      	ldr	r0, [r7, #12]
 800841a:	f000 fb65 	bl	8008ae8 <SPI_EndRxTxTransaction>
 800841e:	4603      	mov	r3, r0
 8008420:	2b00      	cmp	r3, #0
 8008422:	d002      	beq.n	800842a <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	2220      	movs	r2, #32
 8008428:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	689b      	ldr	r3, [r3, #8]
 800842e:	2b00      	cmp	r3, #0
 8008430:	d10a      	bne.n	8008448 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008432:	2300      	movs	r3, #0
 8008434:	617b      	str	r3, [r7, #20]
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	68db      	ldr	r3, [r3, #12]
 800843c:	617b      	str	r3, [r7, #20]
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	689b      	ldr	r3, [r3, #8]
 8008444:	617b      	str	r3, [r7, #20]
 8008446:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	2201      	movs	r2, #1
 800844c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	2200      	movs	r2, #0
 8008454:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800845c:	2b00      	cmp	r3, #0
 800845e:	d001      	beq.n	8008464 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8008460:	2301      	movs	r3, #1
 8008462:	e000      	b.n	8008466 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8008464:	2300      	movs	r3, #0
  }
}
 8008466:	4618      	mov	r0, r3
 8008468:	3720      	adds	r7, #32
 800846a:	46bd      	mov	sp, r7
 800846c:	bd80      	pop	{r7, pc}

0800846e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800846e:	b580      	push	{r7, lr}
 8008470:	b08a      	sub	sp, #40	@ 0x28
 8008472:	af00      	add	r7, sp, #0
 8008474:	60f8      	str	r0, [r7, #12]
 8008476:	60b9      	str	r1, [r7, #8]
 8008478:	607a      	str	r2, [r7, #4]
 800847a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800847c:	2301      	movs	r3, #1
 800847e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008480:	f7fa fc1a 	bl	8002cb8 <HAL_GetTick>
 8008484:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800848c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	685b      	ldr	r3, [r3, #4]
 8008492:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8008494:	887b      	ldrh	r3, [r7, #2]
 8008496:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8008498:	887b      	ldrh	r3, [r7, #2]
 800849a:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800849c:	7ffb      	ldrb	r3, [r7, #31]
 800849e:	2b01      	cmp	r3, #1
 80084a0:	d00c      	beq.n	80084bc <HAL_SPI_TransmitReceive+0x4e>
 80084a2:	69bb      	ldr	r3, [r7, #24]
 80084a4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80084a8:	d106      	bne.n	80084b8 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	689b      	ldr	r3, [r3, #8]
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d102      	bne.n	80084b8 <HAL_SPI_TransmitReceive+0x4a>
 80084b2:	7ffb      	ldrb	r3, [r7, #31]
 80084b4:	2b04      	cmp	r3, #4
 80084b6:	d001      	beq.n	80084bc <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80084b8:	2302      	movs	r3, #2
 80084ba:	e1f3      	b.n	80088a4 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80084bc:	68bb      	ldr	r3, [r7, #8]
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d005      	beq.n	80084ce <HAL_SPI_TransmitReceive+0x60>
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d002      	beq.n	80084ce <HAL_SPI_TransmitReceive+0x60>
 80084c8:	887b      	ldrh	r3, [r7, #2]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d101      	bne.n	80084d2 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80084ce:	2301      	movs	r3, #1
 80084d0:	e1e8      	b.n	80088a4 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80084d8:	2b01      	cmp	r3, #1
 80084da:	d101      	bne.n	80084e0 <HAL_SPI_TransmitReceive+0x72>
 80084dc:	2302      	movs	r3, #2
 80084de:	e1e1      	b.n	80088a4 <HAL_SPI_TransmitReceive+0x436>
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	2201      	movs	r2, #1
 80084e4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80084ee:	b2db      	uxtb	r3, r3
 80084f0:	2b04      	cmp	r3, #4
 80084f2:	d003      	beq.n	80084fc <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	2205      	movs	r2, #5
 80084f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	2200      	movs	r2, #0
 8008500:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	687a      	ldr	r2, [r7, #4]
 8008506:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	887a      	ldrh	r2, [r7, #2]
 800850c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	887a      	ldrh	r2, [r7, #2]
 8008514:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	68ba      	ldr	r2, [r7, #8]
 800851c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	887a      	ldrh	r2, [r7, #2]
 8008522:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	887a      	ldrh	r2, [r7, #2]
 8008528:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	2200      	movs	r2, #0
 800852e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	2200      	movs	r2, #0
 8008534:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	68db      	ldr	r3, [r3, #12]
 800853a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800853e:	d802      	bhi.n	8008546 <HAL_SPI_TransmitReceive+0xd8>
 8008540:	8abb      	ldrh	r3, [r7, #20]
 8008542:	2b01      	cmp	r3, #1
 8008544:	d908      	bls.n	8008558 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	685a      	ldr	r2, [r3, #4]
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008554:	605a      	str	r2, [r3, #4]
 8008556:	e007      	b.n	8008568 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	685a      	ldr	r2, [r3, #4]
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008566:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008572:	2b40      	cmp	r3, #64	@ 0x40
 8008574:	d007      	beq.n	8008586 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	681a      	ldr	r2, [r3, #0]
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008584:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	68db      	ldr	r3, [r3, #12]
 800858a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800858e:	f240 8083 	bls.w	8008698 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	685b      	ldr	r3, [r3, #4]
 8008596:	2b00      	cmp	r3, #0
 8008598:	d002      	beq.n	80085a0 <HAL_SPI_TransmitReceive+0x132>
 800859a:	8afb      	ldrh	r3, [r7, #22]
 800859c:	2b01      	cmp	r3, #1
 800859e:	d16f      	bne.n	8008680 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085a4:	881a      	ldrh	r2, [r3, #0]
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085b0:	1c9a      	adds	r2, r3, #2
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80085ba:	b29b      	uxth	r3, r3
 80085bc:	3b01      	subs	r3, #1
 80085be:	b29a      	uxth	r2, r3
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80085c4:	e05c      	b.n	8008680 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	689b      	ldr	r3, [r3, #8]
 80085cc:	f003 0302 	and.w	r3, r3, #2
 80085d0:	2b02      	cmp	r3, #2
 80085d2:	d11b      	bne.n	800860c <HAL_SPI_TransmitReceive+0x19e>
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80085d8:	b29b      	uxth	r3, r3
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d016      	beq.n	800860c <HAL_SPI_TransmitReceive+0x19e>
 80085de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085e0:	2b01      	cmp	r3, #1
 80085e2:	d113      	bne.n	800860c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085e8:	881a      	ldrh	r2, [r3, #0]
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085f4:	1c9a      	adds	r2, r3, #2
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80085fe:	b29b      	uxth	r3, r3
 8008600:	3b01      	subs	r3, #1
 8008602:	b29a      	uxth	r2, r3
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008608:	2300      	movs	r3, #0
 800860a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	689b      	ldr	r3, [r3, #8]
 8008612:	f003 0301 	and.w	r3, r3, #1
 8008616:	2b01      	cmp	r3, #1
 8008618:	d11c      	bne.n	8008654 <HAL_SPI_TransmitReceive+0x1e6>
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008620:	b29b      	uxth	r3, r3
 8008622:	2b00      	cmp	r3, #0
 8008624:	d016      	beq.n	8008654 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	68da      	ldr	r2, [r3, #12]
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008630:	b292      	uxth	r2, r2
 8008632:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008638:	1c9a      	adds	r2, r3, #2
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008644:	b29b      	uxth	r3, r3
 8008646:	3b01      	subs	r3, #1
 8008648:	b29a      	uxth	r2, r3
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008650:	2301      	movs	r3, #1
 8008652:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008654:	f7fa fb30 	bl	8002cb8 <HAL_GetTick>
 8008658:	4602      	mov	r2, r0
 800865a:	6a3b      	ldr	r3, [r7, #32]
 800865c:	1ad3      	subs	r3, r2, r3
 800865e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008660:	429a      	cmp	r2, r3
 8008662:	d80d      	bhi.n	8008680 <HAL_SPI_TransmitReceive+0x212>
 8008664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008666:	f1b3 3fff 	cmp.w	r3, #4294967295
 800866a:	d009      	beq.n	8008680 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	2201      	movs	r2, #1
 8008670:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	2200      	movs	r2, #0
 8008678:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800867c:	2303      	movs	r3, #3
 800867e:	e111      	b.n	80088a4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008684:	b29b      	uxth	r3, r3
 8008686:	2b00      	cmp	r3, #0
 8008688:	d19d      	bne.n	80085c6 <HAL_SPI_TransmitReceive+0x158>
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008690:	b29b      	uxth	r3, r3
 8008692:	2b00      	cmp	r3, #0
 8008694:	d197      	bne.n	80085c6 <HAL_SPI_TransmitReceive+0x158>
 8008696:	e0e5      	b.n	8008864 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	685b      	ldr	r3, [r3, #4]
 800869c:	2b00      	cmp	r3, #0
 800869e:	d003      	beq.n	80086a8 <HAL_SPI_TransmitReceive+0x23a>
 80086a0:	8afb      	ldrh	r3, [r7, #22]
 80086a2:	2b01      	cmp	r3, #1
 80086a4:	f040 80d1 	bne.w	800884a <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80086ac:	b29b      	uxth	r3, r3
 80086ae:	2b01      	cmp	r3, #1
 80086b0:	d912      	bls.n	80086d8 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086b6:	881a      	ldrh	r2, [r3, #0]
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086c2:	1c9a      	adds	r2, r3, #2
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80086cc:	b29b      	uxth	r3, r3
 80086ce:	3b02      	subs	r3, #2
 80086d0:	b29a      	uxth	r2, r3
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80086d6:	e0b8      	b.n	800884a <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	330c      	adds	r3, #12
 80086e2:	7812      	ldrb	r2, [r2, #0]
 80086e4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086ea:	1c5a      	adds	r2, r3, #1
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80086f4:	b29b      	uxth	r3, r3
 80086f6:	3b01      	subs	r3, #1
 80086f8:	b29a      	uxth	r2, r3
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80086fe:	e0a4      	b.n	800884a <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	689b      	ldr	r3, [r3, #8]
 8008706:	f003 0302 	and.w	r3, r3, #2
 800870a:	2b02      	cmp	r3, #2
 800870c:	d134      	bne.n	8008778 <HAL_SPI_TransmitReceive+0x30a>
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008712:	b29b      	uxth	r3, r3
 8008714:	2b00      	cmp	r3, #0
 8008716:	d02f      	beq.n	8008778 <HAL_SPI_TransmitReceive+0x30a>
 8008718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800871a:	2b01      	cmp	r3, #1
 800871c:	d12c      	bne.n	8008778 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008722:	b29b      	uxth	r3, r3
 8008724:	2b01      	cmp	r3, #1
 8008726:	d912      	bls.n	800874e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800872c:	881a      	ldrh	r2, [r3, #0]
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008738:	1c9a      	adds	r2, r3, #2
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008742:	b29b      	uxth	r3, r3
 8008744:	3b02      	subs	r3, #2
 8008746:	b29a      	uxth	r2, r3
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800874c:	e012      	b.n	8008774 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	330c      	adds	r3, #12
 8008758:	7812      	ldrb	r2, [r2, #0]
 800875a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008760:	1c5a      	adds	r2, r3, #1
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800876a:	b29b      	uxth	r3, r3
 800876c:	3b01      	subs	r3, #1
 800876e:	b29a      	uxth	r2, r3
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008774:	2300      	movs	r3, #0
 8008776:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	689b      	ldr	r3, [r3, #8]
 800877e:	f003 0301 	and.w	r3, r3, #1
 8008782:	2b01      	cmp	r3, #1
 8008784:	d148      	bne.n	8008818 <HAL_SPI_TransmitReceive+0x3aa>
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800878c:	b29b      	uxth	r3, r3
 800878e:	2b00      	cmp	r3, #0
 8008790:	d042      	beq.n	8008818 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008798:	b29b      	uxth	r3, r3
 800879a:	2b01      	cmp	r3, #1
 800879c:	d923      	bls.n	80087e6 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	68da      	ldr	r2, [r3, #12]
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087a8:	b292      	uxth	r2, r2
 80087aa:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087b0:	1c9a      	adds	r2, r3, #2
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80087bc:	b29b      	uxth	r3, r3
 80087be:	3b02      	subs	r3, #2
 80087c0:	b29a      	uxth	r2, r3
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80087ce:	b29b      	uxth	r3, r3
 80087d0:	2b01      	cmp	r3, #1
 80087d2:	d81f      	bhi.n	8008814 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	685a      	ldr	r2, [r3, #4]
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80087e2:	605a      	str	r2, [r3, #4]
 80087e4:	e016      	b.n	8008814 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	f103 020c 	add.w	r2, r3, #12
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087f2:	7812      	ldrb	r2, [r2, #0]
 80087f4:	b2d2      	uxtb	r2, r2
 80087f6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087fc:	1c5a      	adds	r2, r3, #1
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008808:	b29b      	uxth	r3, r3
 800880a:	3b01      	subs	r3, #1
 800880c:	b29a      	uxth	r2, r3
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008814:	2301      	movs	r3, #1
 8008816:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008818:	f7fa fa4e 	bl	8002cb8 <HAL_GetTick>
 800881c:	4602      	mov	r2, r0
 800881e:	6a3b      	ldr	r3, [r7, #32]
 8008820:	1ad3      	subs	r3, r2, r3
 8008822:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008824:	429a      	cmp	r2, r3
 8008826:	d803      	bhi.n	8008830 <HAL_SPI_TransmitReceive+0x3c2>
 8008828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800882a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800882e:	d102      	bne.n	8008836 <HAL_SPI_TransmitReceive+0x3c8>
 8008830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008832:	2b00      	cmp	r3, #0
 8008834:	d109      	bne.n	800884a <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	2201      	movs	r2, #1
 800883a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	2200      	movs	r2, #0
 8008842:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8008846:	2303      	movs	r3, #3
 8008848:	e02c      	b.n	80088a4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800884e:	b29b      	uxth	r3, r3
 8008850:	2b00      	cmp	r3, #0
 8008852:	f47f af55 	bne.w	8008700 <HAL_SPI_TransmitReceive+0x292>
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800885c:	b29b      	uxth	r3, r3
 800885e:	2b00      	cmp	r3, #0
 8008860:	f47f af4e 	bne.w	8008700 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008864:	6a3a      	ldr	r2, [r7, #32]
 8008866:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008868:	68f8      	ldr	r0, [r7, #12]
 800886a:	f000 f93d 	bl	8008ae8 <SPI_EndRxTxTransaction>
 800886e:	4603      	mov	r3, r0
 8008870:	2b00      	cmp	r3, #0
 8008872:	d008      	beq.n	8008886 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	2220      	movs	r2, #32
 8008878:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	2200      	movs	r2, #0
 800887e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8008882:	2301      	movs	r3, #1
 8008884:	e00e      	b.n	80088a4 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	2201      	movs	r2, #1
 800888a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	2200      	movs	r2, #0
 8008892:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800889a:	2b00      	cmp	r3, #0
 800889c:	d001      	beq.n	80088a2 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800889e:	2301      	movs	r3, #1
 80088a0:	e000      	b.n	80088a4 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80088a2:	2300      	movs	r3, #0
  }
}
 80088a4:	4618      	mov	r0, r3
 80088a6:	3728      	adds	r7, #40	@ 0x28
 80088a8:	46bd      	mov	sp, r7
 80088aa:	bd80      	pop	{r7, pc}

080088ac <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80088ac:	b580      	push	{r7, lr}
 80088ae:	b088      	sub	sp, #32
 80088b0:	af00      	add	r7, sp, #0
 80088b2:	60f8      	str	r0, [r7, #12]
 80088b4:	60b9      	str	r1, [r7, #8]
 80088b6:	603b      	str	r3, [r7, #0]
 80088b8:	4613      	mov	r3, r2
 80088ba:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80088bc:	f7fa f9fc 	bl	8002cb8 <HAL_GetTick>
 80088c0:	4602      	mov	r2, r0
 80088c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088c4:	1a9b      	subs	r3, r3, r2
 80088c6:	683a      	ldr	r2, [r7, #0]
 80088c8:	4413      	add	r3, r2
 80088ca:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80088cc:	f7fa f9f4 	bl	8002cb8 <HAL_GetTick>
 80088d0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80088d2:	4b39      	ldr	r3, [pc, #228]	@ (80089b8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	015b      	lsls	r3, r3, #5
 80088d8:	0d1b      	lsrs	r3, r3, #20
 80088da:	69fa      	ldr	r2, [r7, #28]
 80088dc:	fb02 f303 	mul.w	r3, r2, r3
 80088e0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80088e2:	e054      	b.n	800898e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80088e4:	683b      	ldr	r3, [r7, #0]
 80088e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088ea:	d050      	beq.n	800898e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80088ec:	f7fa f9e4 	bl	8002cb8 <HAL_GetTick>
 80088f0:	4602      	mov	r2, r0
 80088f2:	69bb      	ldr	r3, [r7, #24]
 80088f4:	1ad3      	subs	r3, r2, r3
 80088f6:	69fa      	ldr	r2, [r7, #28]
 80088f8:	429a      	cmp	r2, r3
 80088fa:	d902      	bls.n	8008902 <SPI_WaitFlagStateUntilTimeout+0x56>
 80088fc:	69fb      	ldr	r3, [r7, #28]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d13d      	bne.n	800897e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	685a      	ldr	r2, [r3, #4]
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008910:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	685b      	ldr	r3, [r3, #4]
 8008916:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800891a:	d111      	bne.n	8008940 <SPI_WaitFlagStateUntilTimeout+0x94>
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	689b      	ldr	r3, [r3, #8]
 8008920:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008924:	d004      	beq.n	8008930 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	689b      	ldr	r3, [r3, #8]
 800892a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800892e:	d107      	bne.n	8008940 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	681a      	ldr	r2, [r3, #0]
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800893e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008944:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008948:	d10f      	bne.n	800896a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	681a      	ldr	r2, [r3, #0]
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008958:	601a      	str	r2, [r3, #0]
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	681a      	ldr	r2, [r3, #0]
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008968:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	2201      	movs	r2, #1
 800896e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	2200      	movs	r2, #0
 8008976:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800897a:	2303      	movs	r3, #3
 800897c:	e017      	b.n	80089ae <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800897e:	697b      	ldr	r3, [r7, #20]
 8008980:	2b00      	cmp	r3, #0
 8008982:	d101      	bne.n	8008988 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008984:	2300      	movs	r3, #0
 8008986:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008988:	697b      	ldr	r3, [r7, #20]
 800898a:	3b01      	subs	r3, #1
 800898c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	689a      	ldr	r2, [r3, #8]
 8008994:	68bb      	ldr	r3, [r7, #8]
 8008996:	4013      	ands	r3, r2
 8008998:	68ba      	ldr	r2, [r7, #8]
 800899a:	429a      	cmp	r2, r3
 800899c:	bf0c      	ite	eq
 800899e:	2301      	moveq	r3, #1
 80089a0:	2300      	movne	r3, #0
 80089a2:	b2db      	uxtb	r3, r3
 80089a4:	461a      	mov	r2, r3
 80089a6:	79fb      	ldrb	r3, [r7, #7]
 80089a8:	429a      	cmp	r2, r3
 80089aa:	d19b      	bne.n	80088e4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80089ac:	2300      	movs	r3, #0
}
 80089ae:	4618      	mov	r0, r3
 80089b0:	3720      	adds	r7, #32
 80089b2:	46bd      	mov	sp, r7
 80089b4:	bd80      	pop	{r7, pc}
 80089b6:	bf00      	nop
 80089b8:	20000000 	.word	0x20000000

080089bc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80089bc:	b580      	push	{r7, lr}
 80089be:	b08a      	sub	sp, #40	@ 0x28
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	60f8      	str	r0, [r7, #12]
 80089c4:	60b9      	str	r1, [r7, #8]
 80089c6:	607a      	str	r2, [r7, #4]
 80089c8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80089ca:	2300      	movs	r3, #0
 80089cc:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80089ce:	f7fa f973 	bl	8002cb8 <HAL_GetTick>
 80089d2:	4602      	mov	r2, r0
 80089d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089d6:	1a9b      	subs	r3, r3, r2
 80089d8:	683a      	ldr	r2, [r7, #0]
 80089da:	4413      	add	r3, r2
 80089dc:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80089de:	f7fa f96b 	bl	8002cb8 <HAL_GetTick>
 80089e2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	330c      	adds	r3, #12
 80089ea:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80089ec:	4b3d      	ldr	r3, [pc, #244]	@ (8008ae4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80089ee:	681a      	ldr	r2, [r3, #0]
 80089f0:	4613      	mov	r3, r2
 80089f2:	009b      	lsls	r3, r3, #2
 80089f4:	4413      	add	r3, r2
 80089f6:	00da      	lsls	r2, r3, #3
 80089f8:	1ad3      	subs	r3, r2, r3
 80089fa:	0d1b      	lsrs	r3, r3, #20
 80089fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80089fe:	fb02 f303 	mul.w	r3, r2, r3
 8008a02:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8008a04:	e060      	b.n	8008ac8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8008a06:	68bb      	ldr	r3, [r7, #8]
 8008a08:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008a0c:	d107      	bne.n	8008a1e <SPI_WaitFifoStateUntilTimeout+0x62>
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d104      	bne.n	8008a1e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8008a14:	69fb      	ldr	r3, [r7, #28]
 8008a16:	781b      	ldrb	r3, [r3, #0]
 8008a18:	b2db      	uxtb	r3, r3
 8008a1a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8008a1c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8008a1e:	683b      	ldr	r3, [r7, #0]
 8008a20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a24:	d050      	beq.n	8008ac8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008a26:	f7fa f947 	bl	8002cb8 <HAL_GetTick>
 8008a2a:	4602      	mov	r2, r0
 8008a2c:	6a3b      	ldr	r3, [r7, #32]
 8008a2e:	1ad3      	subs	r3, r2, r3
 8008a30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a32:	429a      	cmp	r2, r3
 8008a34:	d902      	bls.n	8008a3c <SPI_WaitFifoStateUntilTimeout+0x80>
 8008a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d13d      	bne.n	8008ab8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	685a      	ldr	r2, [r3, #4]
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008a4a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	685b      	ldr	r3, [r3, #4]
 8008a50:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008a54:	d111      	bne.n	8008a7a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	689b      	ldr	r3, [r3, #8]
 8008a5a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008a5e:	d004      	beq.n	8008a6a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	689b      	ldr	r3, [r3, #8]
 8008a64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008a68:	d107      	bne.n	8008a7a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	681a      	ldr	r2, [r3, #0]
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008a78:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008a82:	d10f      	bne.n	8008aa4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	681a      	ldr	r2, [r3, #0]
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008a92:	601a      	str	r2, [r3, #0]
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	681a      	ldr	r2, [r3, #0]
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008aa2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	2201      	movs	r2, #1
 8008aa8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	2200      	movs	r2, #0
 8008ab0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008ab4:	2303      	movs	r3, #3
 8008ab6:	e010      	b.n	8008ada <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008ab8:	69bb      	ldr	r3, [r7, #24]
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d101      	bne.n	8008ac2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8008abe:	2300      	movs	r3, #0
 8008ac0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8008ac2:	69bb      	ldr	r3, [r7, #24]
 8008ac4:	3b01      	subs	r3, #1
 8008ac6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	689a      	ldr	r2, [r3, #8]
 8008ace:	68bb      	ldr	r3, [r7, #8]
 8008ad0:	4013      	ands	r3, r2
 8008ad2:	687a      	ldr	r2, [r7, #4]
 8008ad4:	429a      	cmp	r2, r3
 8008ad6:	d196      	bne.n	8008a06 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8008ad8:	2300      	movs	r3, #0
}
 8008ada:	4618      	mov	r0, r3
 8008adc:	3728      	adds	r7, #40	@ 0x28
 8008ade:	46bd      	mov	sp, r7
 8008ae0:	bd80      	pop	{r7, pc}
 8008ae2:	bf00      	nop
 8008ae4:	20000000 	.word	0x20000000

08008ae8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008ae8:	b580      	push	{r7, lr}
 8008aea:	b086      	sub	sp, #24
 8008aec:	af02      	add	r7, sp, #8
 8008aee:	60f8      	str	r0, [r7, #12]
 8008af0:	60b9      	str	r1, [r7, #8]
 8008af2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	9300      	str	r3, [sp, #0]
 8008af8:	68bb      	ldr	r3, [r7, #8]
 8008afa:	2200      	movs	r2, #0
 8008afc:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8008b00:	68f8      	ldr	r0, [r7, #12]
 8008b02:	f7ff ff5b 	bl	80089bc <SPI_WaitFifoStateUntilTimeout>
 8008b06:	4603      	mov	r3, r0
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d007      	beq.n	8008b1c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b10:	f043 0220 	orr.w	r2, r3, #32
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008b18:	2303      	movs	r3, #3
 8008b1a:	e027      	b.n	8008b6c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	9300      	str	r3, [sp, #0]
 8008b20:	68bb      	ldr	r3, [r7, #8]
 8008b22:	2200      	movs	r2, #0
 8008b24:	2180      	movs	r1, #128	@ 0x80
 8008b26:	68f8      	ldr	r0, [r7, #12]
 8008b28:	f7ff fec0 	bl	80088ac <SPI_WaitFlagStateUntilTimeout>
 8008b2c:	4603      	mov	r3, r0
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d007      	beq.n	8008b42 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b36:	f043 0220 	orr.w	r2, r3, #32
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008b3e:	2303      	movs	r3, #3
 8008b40:	e014      	b.n	8008b6c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	9300      	str	r3, [sp, #0]
 8008b46:	68bb      	ldr	r3, [r7, #8]
 8008b48:	2200      	movs	r2, #0
 8008b4a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8008b4e:	68f8      	ldr	r0, [r7, #12]
 8008b50:	f7ff ff34 	bl	80089bc <SPI_WaitFifoStateUntilTimeout>
 8008b54:	4603      	mov	r3, r0
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d007      	beq.n	8008b6a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b5e:	f043 0220 	orr.w	r2, r3, #32
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008b66:	2303      	movs	r3, #3
 8008b68:	e000      	b.n	8008b6c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8008b6a:	2300      	movs	r3, #0
}
 8008b6c:	4618      	mov	r0, r3
 8008b6e:	3710      	adds	r7, #16
 8008b70:	46bd      	mov	sp, r7
 8008b72:	bd80      	pop	{r7, pc}

08008b74 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008b74:	b580      	push	{r7, lr}
 8008b76:	b082      	sub	sp, #8
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d101      	bne.n	8008b86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008b82:	2301      	movs	r3, #1
 8008b84:	e042      	b.n	8008c0c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d106      	bne.n	8008b9e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	2200      	movs	r2, #0
 8008b94:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008b98:	6878      	ldr	r0, [r7, #4]
 8008b9a:	f7f8 fa8f 	bl	80010bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	2224      	movs	r2, #36	@ 0x24
 8008ba2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	681a      	ldr	r2, [r3, #0]
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	f022 0201 	bic.w	r2, r2, #1
 8008bb4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d002      	beq.n	8008bc4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008bbe:	6878      	ldr	r0, [r7, #4]
 8008bc0:	f001 f81c 	bl	8009bfc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008bc4:	6878      	ldr	r0, [r7, #4]
 8008bc6:	f000 fd1d 	bl	8009604 <UART_SetConfig>
 8008bca:	4603      	mov	r3, r0
 8008bcc:	2b01      	cmp	r3, #1
 8008bce:	d101      	bne.n	8008bd4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008bd0:	2301      	movs	r3, #1
 8008bd2:	e01b      	b.n	8008c0c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	685a      	ldr	r2, [r3, #4]
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008be2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	689a      	ldr	r2, [r3, #8]
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008bf2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	681a      	ldr	r2, [r3, #0]
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	f042 0201 	orr.w	r2, r2, #1
 8008c02:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008c04:	6878      	ldr	r0, [r7, #4]
 8008c06:	f001 f89b 	bl	8009d40 <UART_CheckIdleState>
 8008c0a:	4603      	mov	r3, r0
}
 8008c0c:	4618      	mov	r0, r3
 8008c0e:	3708      	adds	r7, #8
 8008c10:	46bd      	mov	sp, r7
 8008c12:	bd80      	pop	{r7, pc}

08008c14 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008c14:	b580      	push	{r7, lr}
 8008c16:	b08a      	sub	sp, #40	@ 0x28
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	60f8      	str	r0, [r7, #12]
 8008c1c:	60b9      	str	r1, [r7, #8]
 8008c1e:	4613      	mov	r3, r2
 8008c20:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008c28:	2b20      	cmp	r3, #32
 8008c2a:	d167      	bne.n	8008cfc <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8008c2c:	68bb      	ldr	r3, [r7, #8]
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d002      	beq.n	8008c38 <HAL_UART_Transmit_DMA+0x24>
 8008c32:	88fb      	ldrh	r3, [r7, #6]
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d101      	bne.n	8008c3c <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8008c38:	2301      	movs	r3, #1
 8008c3a:	e060      	b.n	8008cfe <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	68ba      	ldr	r2, [r7, #8]
 8008c40:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	88fa      	ldrh	r2, [r7, #6]
 8008c46:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	88fa      	ldrh	r2, [r7, #6]
 8008c4e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	2200      	movs	r2, #0
 8008c56:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	2221      	movs	r2, #33	@ 0x21
 8008c5e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d028      	beq.n	8008cbc <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008c6e:	4a26      	ldr	r2, [pc, #152]	@ (8008d08 <HAL_UART_Transmit_DMA+0xf4>)
 8008c70:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008c76:	4a25      	ldr	r2, [pc, #148]	@ (8008d0c <HAL_UART_Transmit_DMA+0xf8>)
 8008c78:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008c7e:	4a24      	ldr	r2, [pc, #144]	@ (8008d10 <HAL_UART_Transmit_DMA+0xfc>)
 8008c80:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008c86:	2200      	movs	r2, #0
 8008c88:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008c92:	4619      	mov	r1, r3
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	3328      	adds	r3, #40	@ 0x28
 8008c9a:	461a      	mov	r2, r3
 8008c9c:	88fb      	ldrh	r3, [r7, #6]
 8008c9e:	f7fc f84b 	bl	8004d38 <HAL_DMA_Start_IT>
 8008ca2:	4603      	mov	r3, r0
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d009      	beq.n	8008cbc <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	2210      	movs	r2, #16
 8008cac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	2220      	movs	r2, #32
 8008cb4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8008cb8:	2301      	movs	r3, #1
 8008cba:	e020      	b.n	8008cfe <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	2240      	movs	r2, #64	@ 0x40
 8008cc2:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	3308      	adds	r3, #8
 8008cca:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ccc:	697b      	ldr	r3, [r7, #20]
 8008cce:	e853 3f00 	ldrex	r3, [r3]
 8008cd2:	613b      	str	r3, [r7, #16]
   return(result);
 8008cd4:	693b      	ldr	r3, [r7, #16]
 8008cd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008cda:	627b      	str	r3, [r7, #36]	@ 0x24
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	3308      	adds	r3, #8
 8008ce2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008ce4:	623a      	str	r2, [r7, #32]
 8008ce6:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ce8:	69f9      	ldr	r1, [r7, #28]
 8008cea:	6a3a      	ldr	r2, [r7, #32]
 8008cec:	e841 2300 	strex	r3, r2, [r1]
 8008cf0:	61bb      	str	r3, [r7, #24]
   return(result);
 8008cf2:	69bb      	ldr	r3, [r7, #24]
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d1e5      	bne.n	8008cc4 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	e000      	b.n	8008cfe <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8008cfc:	2302      	movs	r3, #2
  }
}
 8008cfe:	4618      	mov	r0, r3
 8008d00:	3728      	adds	r7, #40	@ 0x28
 8008d02:	46bd      	mov	sp, r7
 8008d04:	bd80      	pop	{r7, pc}
 8008d06:	bf00      	nop
 8008d08:	0800a20b 	.word	0x0800a20b
 8008d0c:	0800a2a5 	.word	0x0800a2a5
 8008d10:	0800a42b 	.word	0x0800a42b

08008d14 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 8008d14:	b580      	push	{r7, lr}
 8008d16:	b0a0      	sub	sp, #128	@ 0x80
 8008d18:	af00      	add	r7, sp, #0
 8008d1a:	6078      	str	r0, [r7, #4]
  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d22:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008d24:	e853 3f00 	ldrex	r3, [r3]
 8008d28:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8008d2a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008d2c:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 8008d30:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	461a      	mov	r2, r3
 8008d38:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008d3a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008d3c:	667a      	str	r2, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d3e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8008d40:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8008d42:	e841 2300 	strex	r3, r2, [r1]
 8008d46:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008d48:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d1e6      	bne.n	8008d1c <HAL_UART_Abort+0x8>
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	3308      	adds	r3, #8
 8008d54:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d58:	e853 3f00 	ldrex	r3, [r3]
 8008d5c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008d5e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008d60:	f023 5384 	bic.w	r3, r3, #276824064	@ 0x10800000
 8008d64:	f023 0301 	bic.w	r3, r3, #1
 8008d68:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	3308      	adds	r3, #8
 8008d70:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8008d72:	657a      	str	r2, [r7, #84]	@ 0x54
 8008d74:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d76:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008d78:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008d7a:	e841 2300 	strex	r3, r2, [r1]
 8008d7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008d80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d1e3      	bne.n	8008d4e <HAL_UART_Abort+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008d8a:	2b01      	cmp	r3, #1
 8008d8c:	d118      	bne.n	8008dc0 <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d96:	e853 3f00 	ldrex	r3, [r3]
 8008d9a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008d9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d9e:	f023 0310 	bic.w	r3, r3, #16
 8008da2:	677b      	str	r3, [r7, #116]	@ 0x74
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	461a      	mov	r2, r3
 8008daa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008dac:	643b      	str	r3, [r7, #64]	@ 0x40
 8008dae:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008db0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008db2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008db4:	e841 2300 	strex	r3, r2, [r1]
 8008db8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008dba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d1e6      	bne.n	8008d8e <HAL_UART_Abort+0x7a>
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	689b      	ldr	r3, [r3, #8]
 8008dc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008dca:	2b80      	cmp	r3, #128	@ 0x80
 8008dcc:	d137      	bne.n	8008e3e <HAL_UART_Abort+0x12a>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	3308      	adds	r3, #8
 8008dd4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dd6:	6a3b      	ldr	r3, [r7, #32]
 8008dd8:	e853 3f00 	ldrex	r3, [r3]
 8008ddc:	61fb      	str	r3, [r7, #28]
   return(result);
 8008dde:	69fb      	ldr	r3, [r7, #28]
 8008de0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008de4:	673b      	str	r3, [r7, #112]	@ 0x70
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	3308      	adds	r3, #8
 8008dec:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8008dee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008df0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008df2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008df4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008df6:	e841 2300 	strex	r3, r2, [r1]
 8008dfa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d1e5      	bne.n	8008dce <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d019      	beq.n	8008e3e <HAL_UART_Abort+0x12a>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008e0e:	2200      	movs	r2, #0
 8008e10:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008e16:	4618      	mov	r0, r3
 8008e18:	f7fc f809 	bl	8004e2e <HAL_DMA_Abort>
 8008e1c:	4603      	mov	r3, r0
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d00d      	beq.n	8008e3e <HAL_UART_Abort+0x12a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008e26:	4618      	mov	r0, r3
 8008e28:	f7fc f970 	bl	800510c <HAL_DMA_GetError>
 8008e2c:	4603      	mov	r3, r0
 8008e2e:	2b20      	cmp	r3, #32
 8008e30:	d105      	bne.n	8008e3e <HAL_UART_Abort+0x12a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	2210      	movs	r2, #16
 8008e36:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8008e3a:	2303      	movs	r3, #3
 8008e3c:	e073      	b.n	8008f26 <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	689b      	ldr	r3, [r3, #8]
 8008e44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e48:	2b40      	cmp	r3, #64	@ 0x40
 8008e4a:	d13b      	bne.n	8008ec4 <HAL_UART_Abort+0x1b0>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	3308      	adds	r3, #8
 8008e52:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	e853 3f00 	ldrex	r3, [r3]
 8008e5a:	60bb      	str	r3, [r7, #8]
   return(result);
 8008e5c:	68bb      	ldr	r3, [r7, #8]
 8008e5e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008e62:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	3308      	adds	r3, #8
 8008e6a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008e6c:	61ba      	str	r2, [r7, #24]
 8008e6e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e70:	6979      	ldr	r1, [r7, #20]
 8008e72:	69ba      	ldr	r2, [r7, #24]
 8008e74:	e841 2300 	strex	r3, r2, [r1]
 8008e78:	613b      	str	r3, [r7, #16]
   return(result);
 8008e7a:	693b      	ldr	r3, [r7, #16]
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d1e5      	bne.n	8008e4c <HAL_UART_Abort+0x138>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d01c      	beq.n	8008ec4 <HAL_UART_Abort+0x1b0>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e90:	2200      	movs	r2, #0
 8008e92:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e9a:	4618      	mov	r0, r3
 8008e9c:	f7fb ffc7 	bl	8004e2e <HAL_DMA_Abort>
 8008ea0:	4603      	mov	r3, r0
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d00e      	beq.n	8008ec4 <HAL_UART_Abort+0x1b0>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008eac:	4618      	mov	r0, r3
 8008eae:	f7fc f92d 	bl	800510c <HAL_DMA_GetError>
 8008eb2:	4603      	mov	r3, r0
 8008eb4:	2b20      	cmp	r3, #32
 8008eb6:	d105      	bne.n	8008ec4 <HAL_UART_Abort+0x1b0>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	2210      	movs	r2, #16
 8008ebc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8008ec0:	2303      	movs	r3, #3
 8008ec2:	e030      	b.n	8008f26 <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	2200      	movs	r2, #0
 8008ed0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	220f      	movs	r2, #15
 8008eda:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008ee0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ee4:	d107      	bne.n	8008ef6 <HAL_UART_Abort+0x1e2>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	699a      	ldr	r2, [r3, #24]
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	f042 0210 	orr.w	r2, r2, #16
 8008ef4:	619a      	str	r2, [r3, #24]
  }

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	699a      	ldr	r2, [r3, #24]
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	f042 0208 	orr.w	r2, r2, #8
 8008f04:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	2220      	movs	r2, #32
 8008f0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	2220      	movs	r2, #32
 8008f12:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	2200      	movs	r2, #0
 8008f1a:	66da      	str	r2, [r3, #108]	@ 0x6c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	2200      	movs	r2, #0
 8008f20:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 8008f24:	2300      	movs	r3, #0
}
 8008f26:	4618      	mov	r0, r3
 8008f28:	3780      	adds	r7, #128	@ 0x80
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	bd80      	pop	{r7, pc}
	...

08008f30 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008f30:	b580      	push	{r7, lr}
 8008f32:	b0ba      	sub	sp, #232	@ 0xe8
 8008f34:	af00      	add	r7, sp, #0
 8008f36:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	69db      	ldr	r3, [r3, #28]
 8008f3e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	689b      	ldr	r3, [r3, #8]
 8008f52:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008f56:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008f5a:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008f5e:	4013      	ands	r3, r2
 8008f60:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008f64:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d11b      	bne.n	8008fa4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008f6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f70:	f003 0320 	and.w	r3, r3, #32
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d015      	beq.n	8008fa4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008f78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008f7c:	f003 0320 	and.w	r3, r3, #32
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d105      	bne.n	8008f90 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008f84:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008f88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d009      	beq.n	8008fa4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	f000 8300 	beq.w	800959a <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008f9e:	6878      	ldr	r0, [r7, #4]
 8008fa0:	4798      	blx	r3
      }
      return;
 8008fa2:	e2fa      	b.n	800959a <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008fa4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	f000 8123 	beq.w	80091f4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008fae:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008fb2:	4b8d      	ldr	r3, [pc, #564]	@ (80091e8 <HAL_UART_IRQHandler+0x2b8>)
 8008fb4:	4013      	ands	r3, r2
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d106      	bne.n	8008fc8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008fba:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008fbe:	4b8b      	ldr	r3, [pc, #556]	@ (80091ec <HAL_UART_IRQHandler+0x2bc>)
 8008fc0:	4013      	ands	r3, r2
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	f000 8116 	beq.w	80091f4 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008fc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008fcc:	f003 0301 	and.w	r3, r3, #1
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d011      	beq.n	8008ff8 <HAL_UART_IRQHandler+0xc8>
 8008fd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008fd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d00b      	beq.n	8008ff8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	2201      	movs	r2, #1
 8008fe6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008fee:	f043 0201 	orr.w	r2, r3, #1
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008ff8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ffc:	f003 0302 	and.w	r3, r3, #2
 8009000:	2b00      	cmp	r3, #0
 8009002:	d011      	beq.n	8009028 <HAL_UART_IRQHandler+0xf8>
 8009004:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009008:	f003 0301 	and.w	r3, r3, #1
 800900c:	2b00      	cmp	r3, #0
 800900e:	d00b      	beq.n	8009028 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	2202      	movs	r2, #2
 8009016:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800901e:	f043 0204 	orr.w	r2, r3, #4
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009028:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800902c:	f003 0304 	and.w	r3, r3, #4
 8009030:	2b00      	cmp	r3, #0
 8009032:	d011      	beq.n	8009058 <HAL_UART_IRQHandler+0x128>
 8009034:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009038:	f003 0301 	and.w	r3, r3, #1
 800903c:	2b00      	cmp	r3, #0
 800903e:	d00b      	beq.n	8009058 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	2204      	movs	r2, #4
 8009046:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800904e:	f043 0202 	orr.w	r2, r3, #2
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009058:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800905c:	f003 0308 	and.w	r3, r3, #8
 8009060:	2b00      	cmp	r3, #0
 8009062:	d017      	beq.n	8009094 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009064:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009068:	f003 0320 	and.w	r3, r3, #32
 800906c:	2b00      	cmp	r3, #0
 800906e:	d105      	bne.n	800907c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8009070:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009074:	4b5c      	ldr	r3, [pc, #368]	@ (80091e8 <HAL_UART_IRQHandler+0x2b8>)
 8009076:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009078:	2b00      	cmp	r3, #0
 800907a:	d00b      	beq.n	8009094 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	2208      	movs	r2, #8
 8009082:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800908a:	f043 0208 	orr.w	r2, r3, #8
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009094:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009098:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800909c:	2b00      	cmp	r3, #0
 800909e:	d012      	beq.n	80090c6 <HAL_UART_IRQHandler+0x196>
 80090a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80090a4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d00c      	beq.n	80090c6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80090b4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090bc:	f043 0220 	orr.w	r2, r3, #32
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	f000 8266 	beq.w	800959e <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80090d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80090d6:	f003 0320 	and.w	r3, r3, #32
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d013      	beq.n	8009106 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80090de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80090e2:	f003 0320 	and.w	r3, r3, #32
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d105      	bne.n	80090f6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80090ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80090ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d007      	beq.n	8009106 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d003      	beq.n	8009106 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009102:	6878      	ldr	r0, [r7, #4]
 8009104:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800910c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	689b      	ldr	r3, [r3, #8]
 8009116:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800911a:	2b40      	cmp	r3, #64	@ 0x40
 800911c:	d005      	beq.n	800912a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800911e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009122:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009126:	2b00      	cmp	r3, #0
 8009128:	d054      	beq.n	80091d4 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800912a:	6878      	ldr	r0, [r7, #4]
 800912c:	f001 f807 	bl	800a13e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	689b      	ldr	r3, [r3, #8]
 8009136:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800913a:	2b40      	cmp	r3, #64	@ 0x40
 800913c:	d146      	bne.n	80091cc <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	3308      	adds	r3, #8
 8009144:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009148:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800914c:	e853 3f00 	ldrex	r3, [r3]
 8009150:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009154:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009158:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800915c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	3308      	adds	r3, #8
 8009166:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800916a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800916e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009172:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009176:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800917a:	e841 2300 	strex	r3, r2, [r1]
 800917e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009182:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009186:	2b00      	cmp	r3, #0
 8009188:	d1d9      	bne.n	800913e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009190:	2b00      	cmp	r3, #0
 8009192:	d017      	beq.n	80091c4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800919a:	4a15      	ldr	r2, [pc, #84]	@ (80091f0 <HAL_UART_IRQHandler+0x2c0>)
 800919c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80091a4:	4618      	mov	r0, r3
 80091a6:	f7fb fe9b 	bl	8004ee0 <HAL_DMA_Abort_IT>
 80091aa:	4603      	mov	r3, r0
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d019      	beq.n	80091e4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80091b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091b8:	687a      	ldr	r2, [r7, #4]
 80091ba:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80091be:	4610      	mov	r0, r2
 80091c0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80091c2:	e00f      	b.n	80091e4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80091c4:	6878      	ldr	r0, [r7, #4]
 80091c6:	f000 fa13 	bl	80095f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80091ca:	e00b      	b.n	80091e4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80091cc:	6878      	ldr	r0, [r7, #4]
 80091ce:	f000 fa0f 	bl	80095f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80091d2:	e007      	b.n	80091e4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80091d4:	6878      	ldr	r0, [r7, #4]
 80091d6:	f000 fa0b 	bl	80095f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	2200      	movs	r2, #0
 80091de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80091e2:	e1dc      	b.n	800959e <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80091e4:	bf00      	nop
    return;
 80091e6:	e1da      	b.n	800959e <HAL_UART_IRQHandler+0x66e>
 80091e8:	10000001 	.word	0x10000001
 80091ec:	04000120 	.word	0x04000120
 80091f0:	0800a4ab 	.word	0x0800a4ab

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80091f8:	2b01      	cmp	r3, #1
 80091fa:	f040 8170 	bne.w	80094de <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80091fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009202:	f003 0310 	and.w	r3, r3, #16
 8009206:	2b00      	cmp	r3, #0
 8009208:	f000 8169 	beq.w	80094de <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800920c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009210:	f003 0310 	and.w	r3, r3, #16
 8009214:	2b00      	cmp	r3, #0
 8009216:	f000 8162 	beq.w	80094de <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	2210      	movs	r2, #16
 8009220:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	689b      	ldr	r3, [r3, #8]
 8009228:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800922c:	2b40      	cmp	r3, #64	@ 0x40
 800922e:	f040 80d8 	bne.w	80093e2 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	685b      	ldr	r3, [r3, #4]
 800923c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009240:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009244:	2b00      	cmp	r3, #0
 8009246:	f000 80af 	beq.w	80093a8 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009250:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009254:	429a      	cmp	r2, r3
 8009256:	f080 80a7 	bcs.w	80093a8 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009260:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	f003 0320 	and.w	r3, r3, #32
 8009272:	2b00      	cmp	r3, #0
 8009274:	f040 8087 	bne.w	8009386 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009280:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009284:	e853 3f00 	ldrex	r3, [r3]
 8009288:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800928c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009290:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009294:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	461a      	mov	r2, r3
 800929e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80092a2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80092a6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092aa:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80092ae:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80092b2:	e841 2300 	strex	r3, r2, [r1]
 80092b6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80092ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d1da      	bne.n	8009278 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	3308      	adds	r3, #8
 80092c8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092ca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80092cc:	e853 3f00 	ldrex	r3, [r3]
 80092d0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80092d2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80092d4:	f023 0301 	bic.w	r3, r3, #1
 80092d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	3308      	adds	r3, #8
 80092e2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80092e6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80092ea:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092ec:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80092ee:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80092f2:	e841 2300 	strex	r3, r2, [r1]
 80092f6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80092f8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d1e1      	bne.n	80092c2 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	3308      	adds	r3, #8
 8009304:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009306:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009308:	e853 3f00 	ldrex	r3, [r3]
 800930c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800930e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009310:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009314:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	3308      	adds	r3, #8
 800931e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009322:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009324:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009326:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009328:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800932a:	e841 2300 	strex	r3, r2, [r1]
 800932e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009330:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009332:	2b00      	cmp	r3, #0
 8009334:	d1e3      	bne.n	80092fe <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	2220      	movs	r2, #32
 800933a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	2200      	movs	r2, #0
 8009342:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800934a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800934c:	e853 3f00 	ldrex	r3, [r3]
 8009350:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009352:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009354:	f023 0310 	bic.w	r3, r3, #16
 8009358:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	461a      	mov	r2, r3
 8009362:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009366:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009368:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800936a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800936c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800936e:	e841 2300 	strex	r3, r2, [r1]
 8009372:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009374:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009376:	2b00      	cmp	r3, #0
 8009378:	d1e4      	bne.n	8009344 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009380:	4618      	mov	r0, r3
 8009382:	f7fb fd54 	bl	8004e2e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	2202      	movs	r2, #2
 800938a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009398:	b29b      	uxth	r3, r3
 800939a:	1ad3      	subs	r3, r2, r3
 800939c:	b29b      	uxth	r3, r3
 800939e:	4619      	mov	r1, r3
 80093a0:	6878      	ldr	r0, [r7, #4]
 80093a2:	f7f8 feab 	bl	80020fc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80093a6:	e0fc      	b.n	80095a2 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80093ae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80093b2:	429a      	cmp	r2, r3
 80093b4:	f040 80f5 	bne.w	80095a2 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	f003 0320 	and.w	r3, r3, #32
 80093c6:	2b20      	cmp	r3, #32
 80093c8:	f040 80eb 	bne.w	80095a2 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	2202      	movs	r2, #2
 80093d0:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80093d8:	4619      	mov	r1, r3
 80093da:	6878      	ldr	r0, [r7, #4]
 80093dc:	f7f8 fe8e 	bl	80020fc <HAL_UARTEx_RxEventCallback>
      return;
 80093e0:	e0df      	b.n	80095a2 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80093ee:	b29b      	uxth	r3, r3
 80093f0:	1ad3      	subs	r3, r2, r3
 80093f2:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80093fc:	b29b      	uxth	r3, r3
 80093fe:	2b00      	cmp	r3, #0
 8009400:	f000 80d1 	beq.w	80095a6 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8009404:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009408:	2b00      	cmp	r3, #0
 800940a:	f000 80cc 	beq.w	80095a6 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009414:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009416:	e853 3f00 	ldrex	r3, [r3]
 800941a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800941c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800941e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009422:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	461a      	mov	r2, r3
 800942c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009430:	647b      	str	r3, [r7, #68]	@ 0x44
 8009432:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009434:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009436:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009438:	e841 2300 	strex	r3, r2, [r1]
 800943c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800943e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009440:	2b00      	cmp	r3, #0
 8009442:	d1e4      	bne.n	800940e <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	3308      	adds	r3, #8
 800944a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800944c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800944e:	e853 3f00 	ldrex	r3, [r3]
 8009452:	623b      	str	r3, [r7, #32]
   return(result);
 8009454:	6a3b      	ldr	r3, [r7, #32]
 8009456:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800945a:	f023 0301 	bic.w	r3, r3, #1
 800945e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	3308      	adds	r3, #8
 8009468:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800946c:	633a      	str	r2, [r7, #48]	@ 0x30
 800946e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009470:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009472:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009474:	e841 2300 	strex	r3, r2, [r1]
 8009478:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800947a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800947c:	2b00      	cmp	r3, #0
 800947e:	d1e1      	bne.n	8009444 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	2220      	movs	r2, #32
 8009484:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	2200      	movs	r2, #0
 800948c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	2200      	movs	r2, #0
 8009492:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800949a:	693b      	ldr	r3, [r7, #16]
 800949c:	e853 3f00 	ldrex	r3, [r3]
 80094a0:	60fb      	str	r3, [r7, #12]
   return(result);
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	f023 0310 	bic.w	r3, r3, #16
 80094a8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	461a      	mov	r2, r3
 80094b2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80094b6:	61fb      	str	r3, [r7, #28]
 80094b8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094ba:	69b9      	ldr	r1, [r7, #24]
 80094bc:	69fa      	ldr	r2, [r7, #28]
 80094be:	e841 2300 	strex	r3, r2, [r1]
 80094c2:	617b      	str	r3, [r7, #20]
   return(result);
 80094c4:	697b      	ldr	r3, [r7, #20]
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d1e4      	bne.n	8009494 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	2202      	movs	r2, #2
 80094ce:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80094d0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80094d4:	4619      	mov	r1, r3
 80094d6:	6878      	ldr	r0, [r7, #4]
 80094d8:	f7f8 fe10 	bl	80020fc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80094dc:	e063      	b.n	80095a6 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80094de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80094e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d00e      	beq.n	8009508 <HAL_UART_IRQHandler+0x5d8>
 80094ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80094ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d008      	beq.n	8009508 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80094fe:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009500:	6878      	ldr	r0, [r7, #4]
 8009502:	f001 f80f 	bl	800a524 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009506:	e051      	b.n	80095ac <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009508:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800950c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009510:	2b00      	cmp	r3, #0
 8009512:	d014      	beq.n	800953e <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009514:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009518:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800951c:	2b00      	cmp	r3, #0
 800951e:	d105      	bne.n	800952c <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009520:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009524:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009528:	2b00      	cmp	r3, #0
 800952a:	d008      	beq.n	800953e <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009530:	2b00      	cmp	r3, #0
 8009532:	d03a      	beq.n	80095aa <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009538:	6878      	ldr	r0, [r7, #4]
 800953a:	4798      	blx	r3
    }
    return;
 800953c:	e035      	b.n	80095aa <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800953e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009542:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009546:	2b00      	cmp	r3, #0
 8009548:	d009      	beq.n	800955e <HAL_UART_IRQHandler+0x62e>
 800954a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800954e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009552:	2b00      	cmp	r3, #0
 8009554:	d003      	beq.n	800955e <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8009556:	6878      	ldr	r0, [r7, #4]
 8009558:	f000 ffb9 	bl	800a4ce <UART_EndTransmit_IT>
    return;
 800955c:	e026      	b.n	80095ac <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800955e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009562:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009566:	2b00      	cmp	r3, #0
 8009568:	d009      	beq.n	800957e <HAL_UART_IRQHandler+0x64e>
 800956a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800956e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8009572:	2b00      	cmp	r3, #0
 8009574:	d003      	beq.n	800957e <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8009576:	6878      	ldr	r0, [r7, #4]
 8009578:	f000 ffe8 	bl	800a54c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800957c:	e016      	b.n	80095ac <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800957e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009582:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009586:	2b00      	cmp	r3, #0
 8009588:	d010      	beq.n	80095ac <HAL_UART_IRQHandler+0x67c>
 800958a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800958e:	2b00      	cmp	r3, #0
 8009590:	da0c      	bge.n	80095ac <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009592:	6878      	ldr	r0, [r7, #4]
 8009594:	f000 ffd0 	bl	800a538 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009598:	e008      	b.n	80095ac <HAL_UART_IRQHandler+0x67c>
      return;
 800959a:	bf00      	nop
 800959c:	e006      	b.n	80095ac <HAL_UART_IRQHandler+0x67c>
    return;
 800959e:	bf00      	nop
 80095a0:	e004      	b.n	80095ac <HAL_UART_IRQHandler+0x67c>
      return;
 80095a2:	bf00      	nop
 80095a4:	e002      	b.n	80095ac <HAL_UART_IRQHandler+0x67c>
      return;
 80095a6:	bf00      	nop
 80095a8:	e000      	b.n	80095ac <HAL_UART_IRQHandler+0x67c>
    return;
 80095aa:	bf00      	nop
  }
}
 80095ac:	37e8      	adds	r7, #232	@ 0xe8
 80095ae:	46bd      	mov	sp, r7
 80095b0:	bd80      	pop	{r7, pc}
 80095b2:	bf00      	nop

080095b4 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80095b4:	b480      	push	{r7}
 80095b6:	b083      	sub	sp, #12
 80095b8:	af00      	add	r7, sp, #0
 80095ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80095bc:	bf00      	nop
 80095be:	370c      	adds	r7, #12
 80095c0:	46bd      	mov	sp, r7
 80095c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c6:	4770      	bx	lr

080095c8 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80095c8:	b480      	push	{r7}
 80095ca:	b083      	sub	sp, #12
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80095d0:	bf00      	nop
 80095d2:	370c      	adds	r7, #12
 80095d4:	46bd      	mov	sp, r7
 80095d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095da:	4770      	bx	lr

080095dc <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80095dc:	b480      	push	{r7}
 80095de:	b083      	sub	sp, #12
 80095e0:	af00      	add	r7, sp, #0
 80095e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80095e4:	bf00      	nop
 80095e6:	370c      	adds	r7, #12
 80095e8:	46bd      	mov	sp, r7
 80095ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ee:	4770      	bx	lr

080095f0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80095f0:	b480      	push	{r7}
 80095f2:	b083      	sub	sp, #12
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80095f8:	bf00      	nop
 80095fa:	370c      	adds	r7, #12
 80095fc:	46bd      	mov	sp, r7
 80095fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009602:	4770      	bx	lr

08009604 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009604:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009608:	b08c      	sub	sp, #48	@ 0x30
 800960a:	af00      	add	r7, sp, #0
 800960c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800960e:	2300      	movs	r3, #0
 8009610:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009614:	697b      	ldr	r3, [r7, #20]
 8009616:	689a      	ldr	r2, [r3, #8]
 8009618:	697b      	ldr	r3, [r7, #20]
 800961a:	691b      	ldr	r3, [r3, #16]
 800961c:	431a      	orrs	r2, r3
 800961e:	697b      	ldr	r3, [r7, #20]
 8009620:	695b      	ldr	r3, [r3, #20]
 8009622:	431a      	orrs	r2, r3
 8009624:	697b      	ldr	r3, [r7, #20]
 8009626:	69db      	ldr	r3, [r3, #28]
 8009628:	4313      	orrs	r3, r2
 800962a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800962c:	697b      	ldr	r3, [r7, #20]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	681a      	ldr	r2, [r3, #0]
 8009632:	4baa      	ldr	r3, [pc, #680]	@ (80098dc <UART_SetConfig+0x2d8>)
 8009634:	4013      	ands	r3, r2
 8009636:	697a      	ldr	r2, [r7, #20]
 8009638:	6812      	ldr	r2, [r2, #0]
 800963a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800963c:	430b      	orrs	r3, r1
 800963e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009640:	697b      	ldr	r3, [r7, #20]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	685b      	ldr	r3, [r3, #4]
 8009646:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800964a:	697b      	ldr	r3, [r7, #20]
 800964c:	68da      	ldr	r2, [r3, #12]
 800964e:	697b      	ldr	r3, [r7, #20]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	430a      	orrs	r2, r1
 8009654:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009656:	697b      	ldr	r3, [r7, #20]
 8009658:	699b      	ldr	r3, [r3, #24]
 800965a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800965c:	697b      	ldr	r3, [r7, #20]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	4a9f      	ldr	r2, [pc, #636]	@ (80098e0 <UART_SetConfig+0x2dc>)
 8009662:	4293      	cmp	r3, r2
 8009664:	d004      	beq.n	8009670 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009666:	697b      	ldr	r3, [r7, #20]
 8009668:	6a1b      	ldr	r3, [r3, #32]
 800966a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800966c:	4313      	orrs	r3, r2
 800966e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009670:	697b      	ldr	r3, [r7, #20]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	689b      	ldr	r3, [r3, #8]
 8009676:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800967a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800967e:	697a      	ldr	r2, [r7, #20]
 8009680:	6812      	ldr	r2, [r2, #0]
 8009682:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009684:	430b      	orrs	r3, r1
 8009686:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009688:	697b      	ldr	r3, [r7, #20]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800968e:	f023 010f 	bic.w	r1, r3, #15
 8009692:	697b      	ldr	r3, [r7, #20]
 8009694:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009696:	697b      	ldr	r3, [r7, #20]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	430a      	orrs	r2, r1
 800969c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800969e:	697b      	ldr	r3, [r7, #20]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	4a90      	ldr	r2, [pc, #576]	@ (80098e4 <UART_SetConfig+0x2e0>)
 80096a4:	4293      	cmp	r3, r2
 80096a6:	d125      	bne.n	80096f4 <UART_SetConfig+0xf0>
 80096a8:	4b8f      	ldr	r3, [pc, #572]	@ (80098e8 <UART_SetConfig+0x2e4>)
 80096aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80096ae:	f003 0303 	and.w	r3, r3, #3
 80096b2:	2b03      	cmp	r3, #3
 80096b4:	d81a      	bhi.n	80096ec <UART_SetConfig+0xe8>
 80096b6:	a201      	add	r2, pc, #4	@ (adr r2, 80096bc <UART_SetConfig+0xb8>)
 80096b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096bc:	080096cd 	.word	0x080096cd
 80096c0:	080096dd 	.word	0x080096dd
 80096c4:	080096d5 	.word	0x080096d5
 80096c8:	080096e5 	.word	0x080096e5
 80096cc:	2301      	movs	r3, #1
 80096ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80096d2:	e116      	b.n	8009902 <UART_SetConfig+0x2fe>
 80096d4:	2302      	movs	r3, #2
 80096d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80096da:	e112      	b.n	8009902 <UART_SetConfig+0x2fe>
 80096dc:	2304      	movs	r3, #4
 80096de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80096e2:	e10e      	b.n	8009902 <UART_SetConfig+0x2fe>
 80096e4:	2308      	movs	r3, #8
 80096e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80096ea:	e10a      	b.n	8009902 <UART_SetConfig+0x2fe>
 80096ec:	2310      	movs	r3, #16
 80096ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80096f2:	e106      	b.n	8009902 <UART_SetConfig+0x2fe>
 80096f4:	697b      	ldr	r3, [r7, #20]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	4a7c      	ldr	r2, [pc, #496]	@ (80098ec <UART_SetConfig+0x2e8>)
 80096fa:	4293      	cmp	r3, r2
 80096fc:	d138      	bne.n	8009770 <UART_SetConfig+0x16c>
 80096fe:	4b7a      	ldr	r3, [pc, #488]	@ (80098e8 <UART_SetConfig+0x2e4>)
 8009700:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009704:	f003 030c 	and.w	r3, r3, #12
 8009708:	2b0c      	cmp	r3, #12
 800970a:	d82d      	bhi.n	8009768 <UART_SetConfig+0x164>
 800970c:	a201      	add	r2, pc, #4	@ (adr r2, 8009714 <UART_SetConfig+0x110>)
 800970e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009712:	bf00      	nop
 8009714:	08009749 	.word	0x08009749
 8009718:	08009769 	.word	0x08009769
 800971c:	08009769 	.word	0x08009769
 8009720:	08009769 	.word	0x08009769
 8009724:	08009759 	.word	0x08009759
 8009728:	08009769 	.word	0x08009769
 800972c:	08009769 	.word	0x08009769
 8009730:	08009769 	.word	0x08009769
 8009734:	08009751 	.word	0x08009751
 8009738:	08009769 	.word	0x08009769
 800973c:	08009769 	.word	0x08009769
 8009740:	08009769 	.word	0x08009769
 8009744:	08009761 	.word	0x08009761
 8009748:	2300      	movs	r3, #0
 800974a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800974e:	e0d8      	b.n	8009902 <UART_SetConfig+0x2fe>
 8009750:	2302      	movs	r3, #2
 8009752:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009756:	e0d4      	b.n	8009902 <UART_SetConfig+0x2fe>
 8009758:	2304      	movs	r3, #4
 800975a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800975e:	e0d0      	b.n	8009902 <UART_SetConfig+0x2fe>
 8009760:	2308      	movs	r3, #8
 8009762:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009766:	e0cc      	b.n	8009902 <UART_SetConfig+0x2fe>
 8009768:	2310      	movs	r3, #16
 800976a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800976e:	e0c8      	b.n	8009902 <UART_SetConfig+0x2fe>
 8009770:	697b      	ldr	r3, [r7, #20]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	4a5e      	ldr	r2, [pc, #376]	@ (80098f0 <UART_SetConfig+0x2ec>)
 8009776:	4293      	cmp	r3, r2
 8009778:	d125      	bne.n	80097c6 <UART_SetConfig+0x1c2>
 800977a:	4b5b      	ldr	r3, [pc, #364]	@ (80098e8 <UART_SetConfig+0x2e4>)
 800977c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009780:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009784:	2b30      	cmp	r3, #48	@ 0x30
 8009786:	d016      	beq.n	80097b6 <UART_SetConfig+0x1b2>
 8009788:	2b30      	cmp	r3, #48	@ 0x30
 800978a:	d818      	bhi.n	80097be <UART_SetConfig+0x1ba>
 800978c:	2b20      	cmp	r3, #32
 800978e:	d00a      	beq.n	80097a6 <UART_SetConfig+0x1a2>
 8009790:	2b20      	cmp	r3, #32
 8009792:	d814      	bhi.n	80097be <UART_SetConfig+0x1ba>
 8009794:	2b00      	cmp	r3, #0
 8009796:	d002      	beq.n	800979e <UART_SetConfig+0x19a>
 8009798:	2b10      	cmp	r3, #16
 800979a:	d008      	beq.n	80097ae <UART_SetConfig+0x1aa>
 800979c:	e00f      	b.n	80097be <UART_SetConfig+0x1ba>
 800979e:	2300      	movs	r3, #0
 80097a0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80097a4:	e0ad      	b.n	8009902 <UART_SetConfig+0x2fe>
 80097a6:	2302      	movs	r3, #2
 80097a8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80097ac:	e0a9      	b.n	8009902 <UART_SetConfig+0x2fe>
 80097ae:	2304      	movs	r3, #4
 80097b0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80097b4:	e0a5      	b.n	8009902 <UART_SetConfig+0x2fe>
 80097b6:	2308      	movs	r3, #8
 80097b8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80097bc:	e0a1      	b.n	8009902 <UART_SetConfig+0x2fe>
 80097be:	2310      	movs	r3, #16
 80097c0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80097c4:	e09d      	b.n	8009902 <UART_SetConfig+0x2fe>
 80097c6:	697b      	ldr	r3, [r7, #20]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	4a4a      	ldr	r2, [pc, #296]	@ (80098f4 <UART_SetConfig+0x2f0>)
 80097cc:	4293      	cmp	r3, r2
 80097ce:	d125      	bne.n	800981c <UART_SetConfig+0x218>
 80097d0:	4b45      	ldr	r3, [pc, #276]	@ (80098e8 <UART_SetConfig+0x2e4>)
 80097d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80097d6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80097da:	2bc0      	cmp	r3, #192	@ 0xc0
 80097dc:	d016      	beq.n	800980c <UART_SetConfig+0x208>
 80097de:	2bc0      	cmp	r3, #192	@ 0xc0
 80097e0:	d818      	bhi.n	8009814 <UART_SetConfig+0x210>
 80097e2:	2b80      	cmp	r3, #128	@ 0x80
 80097e4:	d00a      	beq.n	80097fc <UART_SetConfig+0x1f8>
 80097e6:	2b80      	cmp	r3, #128	@ 0x80
 80097e8:	d814      	bhi.n	8009814 <UART_SetConfig+0x210>
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d002      	beq.n	80097f4 <UART_SetConfig+0x1f0>
 80097ee:	2b40      	cmp	r3, #64	@ 0x40
 80097f0:	d008      	beq.n	8009804 <UART_SetConfig+0x200>
 80097f2:	e00f      	b.n	8009814 <UART_SetConfig+0x210>
 80097f4:	2300      	movs	r3, #0
 80097f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80097fa:	e082      	b.n	8009902 <UART_SetConfig+0x2fe>
 80097fc:	2302      	movs	r3, #2
 80097fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009802:	e07e      	b.n	8009902 <UART_SetConfig+0x2fe>
 8009804:	2304      	movs	r3, #4
 8009806:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800980a:	e07a      	b.n	8009902 <UART_SetConfig+0x2fe>
 800980c:	2308      	movs	r3, #8
 800980e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009812:	e076      	b.n	8009902 <UART_SetConfig+0x2fe>
 8009814:	2310      	movs	r3, #16
 8009816:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800981a:	e072      	b.n	8009902 <UART_SetConfig+0x2fe>
 800981c:	697b      	ldr	r3, [r7, #20]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	4a35      	ldr	r2, [pc, #212]	@ (80098f8 <UART_SetConfig+0x2f4>)
 8009822:	4293      	cmp	r3, r2
 8009824:	d12a      	bne.n	800987c <UART_SetConfig+0x278>
 8009826:	4b30      	ldr	r3, [pc, #192]	@ (80098e8 <UART_SetConfig+0x2e4>)
 8009828:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800982c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009830:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009834:	d01a      	beq.n	800986c <UART_SetConfig+0x268>
 8009836:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800983a:	d81b      	bhi.n	8009874 <UART_SetConfig+0x270>
 800983c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009840:	d00c      	beq.n	800985c <UART_SetConfig+0x258>
 8009842:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009846:	d815      	bhi.n	8009874 <UART_SetConfig+0x270>
 8009848:	2b00      	cmp	r3, #0
 800984a:	d003      	beq.n	8009854 <UART_SetConfig+0x250>
 800984c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009850:	d008      	beq.n	8009864 <UART_SetConfig+0x260>
 8009852:	e00f      	b.n	8009874 <UART_SetConfig+0x270>
 8009854:	2300      	movs	r3, #0
 8009856:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800985a:	e052      	b.n	8009902 <UART_SetConfig+0x2fe>
 800985c:	2302      	movs	r3, #2
 800985e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009862:	e04e      	b.n	8009902 <UART_SetConfig+0x2fe>
 8009864:	2304      	movs	r3, #4
 8009866:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800986a:	e04a      	b.n	8009902 <UART_SetConfig+0x2fe>
 800986c:	2308      	movs	r3, #8
 800986e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009872:	e046      	b.n	8009902 <UART_SetConfig+0x2fe>
 8009874:	2310      	movs	r3, #16
 8009876:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800987a:	e042      	b.n	8009902 <UART_SetConfig+0x2fe>
 800987c:	697b      	ldr	r3, [r7, #20]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	4a17      	ldr	r2, [pc, #92]	@ (80098e0 <UART_SetConfig+0x2dc>)
 8009882:	4293      	cmp	r3, r2
 8009884:	d13a      	bne.n	80098fc <UART_SetConfig+0x2f8>
 8009886:	4b18      	ldr	r3, [pc, #96]	@ (80098e8 <UART_SetConfig+0x2e4>)
 8009888:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800988c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009890:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009894:	d01a      	beq.n	80098cc <UART_SetConfig+0x2c8>
 8009896:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800989a:	d81b      	bhi.n	80098d4 <UART_SetConfig+0x2d0>
 800989c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80098a0:	d00c      	beq.n	80098bc <UART_SetConfig+0x2b8>
 80098a2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80098a6:	d815      	bhi.n	80098d4 <UART_SetConfig+0x2d0>
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d003      	beq.n	80098b4 <UART_SetConfig+0x2b0>
 80098ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80098b0:	d008      	beq.n	80098c4 <UART_SetConfig+0x2c0>
 80098b2:	e00f      	b.n	80098d4 <UART_SetConfig+0x2d0>
 80098b4:	2300      	movs	r3, #0
 80098b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80098ba:	e022      	b.n	8009902 <UART_SetConfig+0x2fe>
 80098bc:	2302      	movs	r3, #2
 80098be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80098c2:	e01e      	b.n	8009902 <UART_SetConfig+0x2fe>
 80098c4:	2304      	movs	r3, #4
 80098c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80098ca:	e01a      	b.n	8009902 <UART_SetConfig+0x2fe>
 80098cc:	2308      	movs	r3, #8
 80098ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80098d2:	e016      	b.n	8009902 <UART_SetConfig+0x2fe>
 80098d4:	2310      	movs	r3, #16
 80098d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80098da:	e012      	b.n	8009902 <UART_SetConfig+0x2fe>
 80098dc:	cfff69f3 	.word	0xcfff69f3
 80098e0:	40008000 	.word	0x40008000
 80098e4:	40013800 	.word	0x40013800
 80098e8:	40021000 	.word	0x40021000
 80098ec:	40004400 	.word	0x40004400
 80098f0:	40004800 	.word	0x40004800
 80098f4:	40004c00 	.word	0x40004c00
 80098f8:	40005000 	.word	0x40005000
 80098fc:	2310      	movs	r3, #16
 80098fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009902:	697b      	ldr	r3, [r7, #20]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	4aae      	ldr	r2, [pc, #696]	@ (8009bc0 <UART_SetConfig+0x5bc>)
 8009908:	4293      	cmp	r3, r2
 800990a:	f040 8097 	bne.w	8009a3c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800990e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009912:	2b08      	cmp	r3, #8
 8009914:	d823      	bhi.n	800995e <UART_SetConfig+0x35a>
 8009916:	a201      	add	r2, pc, #4	@ (adr r2, 800991c <UART_SetConfig+0x318>)
 8009918:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800991c:	08009941 	.word	0x08009941
 8009920:	0800995f 	.word	0x0800995f
 8009924:	08009949 	.word	0x08009949
 8009928:	0800995f 	.word	0x0800995f
 800992c:	0800994f 	.word	0x0800994f
 8009930:	0800995f 	.word	0x0800995f
 8009934:	0800995f 	.word	0x0800995f
 8009938:	0800995f 	.word	0x0800995f
 800993c:	08009957 	.word	0x08009957
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009940:	f7fe f8b4 	bl	8007aac <HAL_RCC_GetPCLK1Freq>
 8009944:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009946:	e010      	b.n	800996a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009948:	4b9e      	ldr	r3, [pc, #632]	@ (8009bc4 <UART_SetConfig+0x5c0>)
 800994a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800994c:	e00d      	b.n	800996a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800994e:	f7fe f83f 	bl	80079d0 <HAL_RCC_GetSysClockFreq>
 8009952:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009954:	e009      	b.n	800996a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009956:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800995a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800995c:	e005      	b.n	800996a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800995e:	2300      	movs	r3, #0
 8009960:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009962:	2301      	movs	r3, #1
 8009964:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009968:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800996a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800996c:	2b00      	cmp	r3, #0
 800996e:	f000 8130 	beq.w	8009bd2 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009972:	697b      	ldr	r3, [r7, #20]
 8009974:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009976:	4a94      	ldr	r2, [pc, #592]	@ (8009bc8 <UART_SetConfig+0x5c4>)
 8009978:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800997c:	461a      	mov	r2, r3
 800997e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009980:	fbb3 f3f2 	udiv	r3, r3, r2
 8009984:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009986:	697b      	ldr	r3, [r7, #20]
 8009988:	685a      	ldr	r2, [r3, #4]
 800998a:	4613      	mov	r3, r2
 800998c:	005b      	lsls	r3, r3, #1
 800998e:	4413      	add	r3, r2
 8009990:	69ba      	ldr	r2, [r7, #24]
 8009992:	429a      	cmp	r2, r3
 8009994:	d305      	bcc.n	80099a2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009996:	697b      	ldr	r3, [r7, #20]
 8009998:	685b      	ldr	r3, [r3, #4]
 800999a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800999c:	69ba      	ldr	r2, [r7, #24]
 800999e:	429a      	cmp	r2, r3
 80099a0:	d903      	bls.n	80099aa <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80099a2:	2301      	movs	r3, #1
 80099a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80099a8:	e113      	b.n	8009bd2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80099aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099ac:	2200      	movs	r2, #0
 80099ae:	60bb      	str	r3, [r7, #8]
 80099b0:	60fa      	str	r2, [r7, #12]
 80099b2:	697b      	ldr	r3, [r7, #20]
 80099b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099b6:	4a84      	ldr	r2, [pc, #528]	@ (8009bc8 <UART_SetConfig+0x5c4>)
 80099b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80099bc:	b29b      	uxth	r3, r3
 80099be:	2200      	movs	r2, #0
 80099c0:	603b      	str	r3, [r7, #0]
 80099c2:	607a      	str	r2, [r7, #4]
 80099c4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80099c8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80099cc:	f7f6 fc24 	bl	8000218 <__aeabi_uldivmod>
 80099d0:	4602      	mov	r2, r0
 80099d2:	460b      	mov	r3, r1
 80099d4:	4610      	mov	r0, r2
 80099d6:	4619      	mov	r1, r3
 80099d8:	f04f 0200 	mov.w	r2, #0
 80099dc:	f04f 0300 	mov.w	r3, #0
 80099e0:	020b      	lsls	r3, r1, #8
 80099e2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80099e6:	0202      	lsls	r2, r0, #8
 80099e8:	6979      	ldr	r1, [r7, #20]
 80099ea:	6849      	ldr	r1, [r1, #4]
 80099ec:	0849      	lsrs	r1, r1, #1
 80099ee:	2000      	movs	r0, #0
 80099f0:	460c      	mov	r4, r1
 80099f2:	4605      	mov	r5, r0
 80099f4:	eb12 0804 	adds.w	r8, r2, r4
 80099f8:	eb43 0905 	adc.w	r9, r3, r5
 80099fc:	697b      	ldr	r3, [r7, #20]
 80099fe:	685b      	ldr	r3, [r3, #4]
 8009a00:	2200      	movs	r2, #0
 8009a02:	469a      	mov	sl, r3
 8009a04:	4693      	mov	fp, r2
 8009a06:	4652      	mov	r2, sl
 8009a08:	465b      	mov	r3, fp
 8009a0a:	4640      	mov	r0, r8
 8009a0c:	4649      	mov	r1, r9
 8009a0e:	f7f6 fc03 	bl	8000218 <__aeabi_uldivmod>
 8009a12:	4602      	mov	r2, r0
 8009a14:	460b      	mov	r3, r1
 8009a16:	4613      	mov	r3, r2
 8009a18:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009a1a:	6a3b      	ldr	r3, [r7, #32]
 8009a1c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009a20:	d308      	bcc.n	8009a34 <UART_SetConfig+0x430>
 8009a22:	6a3b      	ldr	r3, [r7, #32]
 8009a24:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009a28:	d204      	bcs.n	8009a34 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8009a2a:	697b      	ldr	r3, [r7, #20]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	6a3a      	ldr	r2, [r7, #32]
 8009a30:	60da      	str	r2, [r3, #12]
 8009a32:	e0ce      	b.n	8009bd2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8009a34:	2301      	movs	r3, #1
 8009a36:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009a3a:	e0ca      	b.n	8009bd2 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009a3c:	697b      	ldr	r3, [r7, #20]
 8009a3e:	69db      	ldr	r3, [r3, #28]
 8009a40:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009a44:	d166      	bne.n	8009b14 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8009a46:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009a4a:	2b08      	cmp	r3, #8
 8009a4c:	d827      	bhi.n	8009a9e <UART_SetConfig+0x49a>
 8009a4e:	a201      	add	r2, pc, #4	@ (adr r2, 8009a54 <UART_SetConfig+0x450>)
 8009a50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a54:	08009a79 	.word	0x08009a79
 8009a58:	08009a81 	.word	0x08009a81
 8009a5c:	08009a89 	.word	0x08009a89
 8009a60:	08009a9f 	.word	0x08009a9f
 8009a64:	08009a8f 	.word	0x08009a8f
 8009a68:	08009a9f 	.word	0x08009a9f
 8009a6c:	08009a9f 	.word	0x08009a9f
 8009a70:	08009a9f 	.word	0x08009a9f
 8009a74:	08009a97 	.word	0x08009a97
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009a78:	f7fe f818 	bl	8007aac <HAL_RCC_GetPCLK1Freq>
 8009a7c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009a7e:	e014      	b.n	8009aaa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009a80:	f7fe f82a 	bl	8007ad8 <HAL_RCC_GetPCLK2Freq>
 8009a84:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009a86:	e010      	b.n	8009aaa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009a88:	4b4e      	ldr	r3, [pc, #312]	@ (8009bc4 <UART_SetConfig+0x5c0>)
 8009a8a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009a8c:	e00d      	b.n	8009aaa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009a8e:	f7fd ff9f 	bl	80079d0 <HAL_RCC_GetSysClockFreq>
 8009a92:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009a94:	e009      	b.n	8009aaa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009a96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009a9a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009a9c:	e005      	b.n	8009aaa <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009aa2:	2301      	movs	r3, #1
 8009aa4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009aa8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	f000 8090 	beq.w	8009bd2 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009ab2:	697b      	ldr	r3, [r7, #20]
 8009ab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ab6:	4a44      	ldr	r2, [pc, #272]	@ (8009bc8 <UART_SetConfig+0x5c4>)
 8009ab8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009abc:	461a      	mov	r2, r3
 8009abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ac0:	fbb3 f3f2 	udiv	r3, r3, r2
 8009ac4:	005a      	lsls	r2, r3, #1
 8009ac6:	697b      	ldr	r3, [r7, #20]
 8009ac8:	685b      	ldr	r3, [r3, #4]
 8009aca:	085b      	lsrs	r3, r3, #1
 8009acc:	441a      	add	r2, r3
 8009ace:	697b      	ldr	r3, [r7, #20]
 8009ad0:	685b      	ldr	r3, [r3, #4]
 8009ad2:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ad6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009ad8:	6a3b      	ldr	r3, [r7, #32]
 8009ada:	2b0f      	cmp	r3, #15
 8009adc:	d916      	bls.n	8009b0c <UART_SetConfig+0x508>
 8009ade:	6a3b      	ldr	r3, [r7, #32]
 8009ae0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009ae4:	d212      	bcs.n	8009b0c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009ae6:	6a3b      	ldr	r3, [r7, #32]
 8009ae8:	b29b      	uxth	r3, r3
 8009aea:	f023 030f 	bic.w	r3, r3, #15
 8009aee:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009af0:	6a3b      	ldr	r3, [r7, #32]
 8009af2:	085b      	lsrs	r3, r3, #1
 8009af4:	b29b      	uxth	r3, r3
 8009af6:	f003 0307 	and.w	r3, r3, #7
 8009afa:	b29a      	uxth	r2, r3
 8009afc:	8bfb      	ldrh	r3, [r7, #30]
 8009afe:	4313      	orrs	r3, r2
 8009b00:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009b02:	697b      	ldr	r3, [r7, #20]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	8bfa      	ldrh	r2, [r7, #30]
 8009b08:	60da      	str	r2, [r3, #12]
 8009b0a:	e062      	b.n	8009bd2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8009b0c:	2301      	movs	r3, #1
 8009b0e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009b12:	e05e      	b.n	8009bd2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009b14:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009b18:	2b08      	cmp	r3, #8
 8009b1a:	d828      	bhi.n	8009b6e <UART_SetConfig+0x56a>
 8009b1c:	a201      	add	r2, pc, #4	@ (adr r2, 8009b24 <UART_SetConfig+0x520>)
 8009b1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b22:	bf00      	nop
 8009b24:	08009b49 	.word	0x08009b49
 8009b28:	08009b51 	.word	0x08009b51
 8009b2c:	08009b59 	.word	0x08009b59
 8009b30:	08009b6f 	.word	0x08009b6f
 8009b34:	08009b5f 	.word	0x08009b5f
 8009b38:	08009b6f 	.word	0x08009b6f
 8009b3c:	08009b6f 	.word	0x08009b6f
 8009b40:	08009b6f 	.word	0x08009b6f
 8009b44:	08009b67 	.word	0x08009b67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009b48:	f7fd ffb0 	bl	8007aac <HAL_RCC_GetPCLK1Freq>
 8009b4c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009b4e:	e014      	b.n	8009b7a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009b50:	f7fd ffc2 	bl	8007ad8 <HAL_RCC_GetPCLK2Freq>
 8009b54:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009b56:	e010      	b.n	8009b7a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009b58:	4b1a      	ldr	r3, [pc, #104]	@ (8009bc4 <UART_SetConfig+0x5c0>)
 8009b5a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009b5c:	e00d      	b.n	8009b7a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009b5e:	f7fd ff37 	bl	80079d0 <HAL_RCC_GetSysClockFreq>
 8009b62:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009b64:	e009      	b.n	8009b7a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009b66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009b6a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009b6c:	e005      	b.n	8009b7a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8009b6e:	2300      	movs	r3, #0
 8009b70:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009b72:	2301      	movs	r3, #1
 8009b74:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009b78:	bf00      	nop
    }

    if (pclk != 0U)
 8009b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d028      	beq.n	8009bd2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009b80:	697b      	ldr	r3, [r7, #20]
 8009b82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b84:	4a10      	ldr	r2, [pc, #64]	@ (8009bc8 <UART_SetConfig+0x5c4>)
 8009b86:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009b8a:	461a      	mov	r2, r3
 8009b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b8e:	fbb3 f2f2 	udiv	r2, r3, r2
 8009b92:	697b      	ldr	r3, [r7, #20]
 8009b94:	685b      	ldr	r3, [r3, #4]
 8009b96:	085b      	lsrs	r3, r3, #1
 8009b98:	441a      	add	r2, r3
 8009b9a:	697b      	ldr	r3, [r7, #20]
 8009b9c:	685b      	ldr	r3, [r3, #4]
 8009b9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ba2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009ba4:	6a3b      	ldr	r3, [r7, #32]
 8009ba6:	2b0f      	cmp	r3, #15
 8009ba8:	d910      	bls.n	8009bcc <UART_SetConfig+0x5c8>
 8009baa:	6a3b      	ldr	r3, [r7, #32]
 8009bac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009bb0:	d20c      	bcs.n	8009bcc <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009bb2:	6a3b      	ldr	r3, [r7, #32]
 8009bb4:	b29a      	uxth	r2, r3
 8009bb6:	697b      	ldr	r3, [r7, #20]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	60da      	str	r2, [r3, #12]
 8009bbc:	e009      	b.n	8009bd2 <UART_SetConfig+0x5ce>
 8009bbe:	bf00      	nop
 8009bc0:	40008000 	.word	0x40008000
 8009bc4:	00f42400 	.word	0x00f42400
 8009bc8:	0800e9b8 	.word	0x0800e9b8
      }
      else
      {
        ret = HAL_ERROR;
 8009bcc:	2301      	movs	r3, #1
 8009bce:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009bd2:	697b      	ldr	r3, [r7, #20]
 8009bd4:	2201      	movs	r2, #1
 8009bd6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009bda:	697b      	ldr	r3, [r7, #20]
 8009bdc:	2201      	movs	r2, #1
 8009bde:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009be2:	697b      	ldr	r3, [r7, #20]
 8009be4:	2200      	movs	r2, #0
 8009be6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009be8:	697b      	ldr	r3, [r7, #20]
 8009bea:	2200      	movs	r2, #0
 8009bec:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009bee:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009bf2:	4618      	mov	r0, r3
 8009bf4:	3730      	adds	r7, #48	@ 0x30
 8009bf6:	46bd      	mov	sp, r7
 8009bf8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08009bfc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009bfc:	b480      	push	{r7}
 8009bfe:	b083      	sub	sp, #12
 8009c00:	af00      	add	r7, sp, #0
 8009c02:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c08:	f003 0308 	and.w	r3, r3, #8
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d00a      	beq.n	8009c26 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	685b      	ldr	r3, [r3, #4]
 8009c16:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	430a      	orrs	r2, r1
 8009c24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c2a:	f003 0301 	and.w	r3, r3, #1
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d00a      	beq.n	8009c48 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	685b      	ldr	r3, [r3, #4]
 8009c38:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	430a      	orrs	r2, r1
 8009c46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c4c:	f003 0302 	and.w	r3, r3, #2
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d00a      	beq.n	8009c6a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	685b      	ldr	r3, [r3, #4]
 8009c5a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	430a      	orrs	r2, r1
 8009c68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c6e:	f003 0304 	and.w	r3, r3, #4
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d00a      	beq.n	8009c8c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	685b      	ldr	r3, [r3, #4]
 8009c7c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	430a      	orrs	r2, r1
 8009c8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c90:	f003 0310 	and.w	r3, r3, #16
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d00a      	beq.n	8009cae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	689b      	ldr	r3, [r3, #8]
 8009c9e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	430a      	orrs	r2, r1
 8009cac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009cb2:	f003 0320 	and.w	r3, r3, #32
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d00a      	beq.n	8009cd0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	689b      	ldr	r3, [r3, #8]
 8009cc0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	430a      	orrs	r2, r1
 8009cce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009cd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d01a      	beq.n	8009d12 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	685b      	ldr	r3, [r3, #4]
 8009ce2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	430a      	orrs	r2, r1
 8009cf0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009cf6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009cfa:	d10a      	bne.n	8009d12 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	685b      	ldr	r3, [r3, #4]
 8009d02:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	430a      	orrs	r2, r1
 8009d10:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d00a      	beq.n	8009d34 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	685b      	ldr	r3, [r3, #4]
 8009d24:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	430a      	orrs	r2, r1
 8009d32:	605a      	str	r2, [r3, #4]
  }
}
 8009d34:	bf00      	nop
 8009d36:	370c      	adds	r7, #12
 8009d38:	46bd      	mov	sp, r7
 8009d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d3e:	4770      	bx	lr

08009d40 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009d40:	b580      	push	{r7, lr}
 8009d42:	b098      	sub	sp, #96	@ 0x60
 8009d44:	af02      	add	r7, sp, #8
 8009d46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	2200      	movs	r2, #0
 8009d4c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009d50:	f7f8 ffb2 	bl	8002cb8 <HAL_GetTick>
 8009d54:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	f003 0308 	and.w	r3, r3, #8
 8009d60:	2b08      	cmp	r3, #8
 8009d62:	d12f      	bne.n	8009dc4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009d64:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009d68:	9300      	str	r3, [sp, #0]
 8009d6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009d6c:	2200      	movs	r2, #0
 8009d6e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009d72:	6878      	ldr	r0, [r7, #4]
 8009d74:	f000 f88e 	bl	8009e94 <UART_WaitOnFlagUntilTimeout>
 8009d78:	4603      	mov	r3, r0
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d022      	beq.n	8009dc4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d86:	e853 3f00 	ldrex	r3, [r3]
 8009d8a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009d8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d8e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009d92:	653b      	str	r3, [r7, #80]	@ 0x50
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	461a      	mov	r2, r3
 8009d9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009d9c:	647b      	str	r3, [r7, #68]	@ 0x44
 8009d9e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009da0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009da2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009da4:	e841 2300 	strex	r3, r2, [r1]
 8009da8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009daa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d1e6      	bne.n	8009d7e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	2220      	movs	r2, #32
 8009db4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	2200      	movs	r2, #0
 8009dbc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009dc0:	2303      	movs	r3, #3
 8009dc2:	e063      	b.n	8009e8c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	f003 0304 	and.w	r3, r3, #4
 8009dce:	2b04      	cmp	r3, #4
 8009dd0:	d149      	bne.n	8009e66 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009dd2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009dd6:	9300      	str	r3, [sp, #0]
 8009dd8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009dda:	2200      	movs	r2, #0
 8009ddc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009de0:	6878      	ldr	r0, [r7, #4]
 8009de2:	f000 f857 	bl	8009e94 <UART_WaitOnFlagUntilTimeout>
 8009de6:	4603      	mov	r3, r0
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d03c      	beq.n	8009e66 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009df4:	e853 3f00 	ldrex	r3, [r3]
 8009df8:	623b      	str	r3, [r7, #32]
   return(result);
 8009dfa:	6a3b      	ldr	r3, [r7, #32]
 8009dfc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009e00:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	461a      	mov	r2, r3
 8009e08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009e0a:	633b      	str	r3, [r7, #48]	@ 0x30
 8009e0c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e0e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009e10:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009e12:	e841 2300 	strex	r3, r2, [r1]
 8009e16:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009e18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d1e6      	bne.n	8009dec <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	3308      	adds	r3, #8
 8009e24:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e26:	693b      	ldr	r3, [r7, #16]
 8009e28:	e853 3f00 	ldrex	r3, [r3]
 8009e2c:	60fb      	str	r3, [r7, #12]
   return(result);
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	f023 0301 	bic.w	r3, r3, #1
 8009e34:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	3308      	adds	r3, #8
 8009e3c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009e3e:	61fa      	str	r2, [r7, #28]
 8009e40:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e42:	69b9      	ldr	r1, [r7, #24]
 8009e44:	69fa      	ldr	r2, [r7, #28]
 8009e46:	e841 2300 	strex	r3, r2, [r1]
 8009e4a:	617b      	str	r3, [r7, #20]
   return(result);
 8009e4c:	697b      	ldr	r3, [r7, #20]
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d1e5      	bne.n	8009e1e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	2220      	movs	r2, #32
 8009e56:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	2200      	movs	r2, #0
 8009e5e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009e62:	2303      	movs	r3, #3
 8009e64:	e012      	b.n	8009e8c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	2220      	movs	r2, #32
 8009e6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	2220      	movs	r2, #32
 8009e72:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	2200      	movs	r2, #0
 8009e7a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	2200      	movs	r2, #0
 8009e80:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	2200      	movs	r2, #0
 8009e86:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009e8a:	2300      	movs	r3, #0
}
 8009e8c:	4618      	mov	r0, r3
 8009e8e:	3758      	adds	r7, #88	@ 0x58
 8009e90:	46bd      	mov	sp, r7
 8009e92:	bd80      	pop	{r7, pc}

08009e94 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009e94:	b580      	push	{r7, lr}
 8009e96:	b084      	sub	sp, #16
 8009e98:	af00      	add	r7, sp, #0
 8009e9a:	60f8      	str	r0, [r7, #12]
 8009e9c:	60b9      	str	r1, [r7, #8]
 8009e9e:	603b      	str	r3, [r7, #0]
 8009ea0:	4613      	mov	r3, r2
 8009ea2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009ea4:	e04f      	b.n	8009f46 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009ea6:	69bb      	ldr	r3, [r7, #24]
 8009ea8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009eac:	d04b      	beq.n	8009f46 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009eae:	f7f8 ff03 	bl	8002cb8 <HAL_GetTick>
 8009eb2:	4602      	mov	r2, r0
 8009eb4:	683b      	ldr	r3, [r7, #0]
 8009eb6:	1ad3      	subs	r3, r2, r3
 8009eb8:	69ba      	ldr	r2, [r7, #24]
 8009eba:	429a      	cmp	r2, r3
 8009ebc:	d302      	bcc.n	8009ec4 <UART_WaitOnFlagUntilTimeout+0x30>
 8009ebe:	69bb      	ldr	r3, [r7, #24]
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d101      	bne.n	8009ec8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009ec4:	2303      	movs	r3, #3
 8009ec6:	e04e      	b.n	8009f66 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	f003 0304 	and.w	r3, r3, #4
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d037      	beq.n	8009f46 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009ed6:	68bb      	ldr	r3, [r7, #8]
 8009ed8:	2b80      	cmp	r3, #128	@ 0x80
 8009eda:	d034      	beq.n	8009f46 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009edc:	68bb      	ldr	r3, [r7, #8]
 8009ede:	2b40      	cmp	r3, #64	@ 0x40
 8009ee0:	d031      	beq.n	8009f46 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	69db      	ldr	r3, [r3, #28]
 8009ee8:	f003 0308 	and.w	r3, r3, #8
 8009eec:	2b08      	cmp	r3, #8
 8009eee:	d110      	bne.n	8009f12 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	2208      	movs	r2, #8
 8009ef6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009ef8:	68f8      	ldr	r0, [r7, #12]
 8009efa:	f000 f920 	bl	800a13e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	2208      	movs	r2, #8
 8009f02:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	2200      	movs	r2, #0
 8009f0a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009f0e:	2301      	movs	r3, #1
 8009f10:	e029      	b.n	8009f66 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	69db      	ldr	r3, [r3, #28]
 8009f18:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009f1c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009f20:	d111      	bne.n	8009f46 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009f2a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009f2c:	68f8      	ldr	r0, [r7, #12]
 8009f2e:	f000 f906 	bl	800a13e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	2220      	movs	r2, #32
 8009f36:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	2200      	movs	r2, #0
 8009f3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009f42:	2303      	movs	r3, #3
 8009f44:	e00f      	b.n	8009f66 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	69da      	ldr	r2, [r3, #28]
 8009f4c:	68bb      	ldr	r3, [r7, #8]
 8009f4e:	4013      	ands	r3, r2
 8009f50:	68ba      	ldr	r2, [r7, #8]
 8009f52:	429a      	cmp	r2, r3
 8009f54:	bf0c      	ite	eq
 8009f56:	2301      	moveq	r3, #1
 8009f58:	2300      	movne	r3, #0
 8009f5a:	b2db      	uxtb	r3, r3
 8009f5c:	461a      	mov	r2, r3
 8009f5e:	79fb      	ldrb	r3, [r7, #7]
 8009f60:	429a      	cmp	r2, r3
 8009f62:	d0a0      	beq.n	8009ea6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009f64:	2300      	movs	r3, #0
}
 8009f66:	4618      	mov	r0, r3
 8009f68:	3710      	adds	r7, #16
 8009f6a:	46bd      	mov	sp, r7
 8009f6c:	bd80      	pop	{r7, pc}
	...

08009f70 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009f70:	b580      	push	{r7, lr}
 8009f72:	b096      	sub	sp, #88	@ 0x58
 8009f74:	af00      	add	r7, sp, #0
 8009f76:	60f8      	str	r0, [r7, #12]
 8009f78:	60b9      	str	r1, [r7, #8]
 8009f7a:	4613      	mov	r3, r2
 8009f7c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	68ba      	ldr	r2, [r7, #8]
 8009f82:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	88fa      	ldrh	r2, [r7, #6]
 8009f88:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	2200      	movs	r2, #0
 8009f90:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	2222      	movs	r2, #34	@ 0x22
 8009f98:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d02d      	beq.n	800a002 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009fac:	4a40      	ldr	r2, [pc, #256]	@ (800a0b0 <UART_Start_Receive_DMA+0x140>)
 8009fae:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009fb6:	4a3f      	ldr	r2, [pc, #252]	@ (800a0b4 <UART_Start_Receive_DMA+0x144>)
 8009fb8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009fc0:	4a3d      	ldr	r2, [pc, #244]	@ (800a0b8 <UART_Start_Receive_DMA+0x148>)
 8009fc2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009fca:	2200      	movs	r2, #0
 8009fcc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	3324      	adds	r3, #36	@ 0x24
 8009fda:	4619      	mov	r1, r3
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009fe0:	461a      	mov	r2, r3
 8009fe2:	88fb      	ldrh	r3, [r7, #6]
 8009fe4:	f7fa fea8 	bl	8004d38 <HAL_DMA_Start_IT>
 8009fe8:	4603      	mov	r3, r0
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d009      	beq.n	800a002 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	2210      	movs	r2, #16
 8009ff2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	2220      	movs	r2, #32
 8009ffa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8009ffe:	2301      	movs	r3, #1
 800a000:	e051      	b.n	800a0a6 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	691b      	ldr	r3, [r3, #16]
 800a006:	2b00      	cmp	r3, #0
 800a008:	d018      	beq.n	800a03c <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a010:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a012:	e853 3f00 	ldrex	r3, [r3]
 800a016:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a018:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a01a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a01e:	657b      	str	r3, [r7, #84]	@ 0x54
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	461a      	mov	r2, r3
 800a026:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a028:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a02a:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a02c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a02e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a030:	e841 2300 	strex	r3, r2, [r1]
 800a034:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800a036:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d1e6      	bne.n	800a00a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	3308      	adds	r3, #8
 800a042:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a044:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a046:	e853 3f00 	ldrex	r3, [r3]
 800a04a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a04c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a04e:	f043 0301 	orr.w	r3, r3, #1
 800a052:	653b      	str	r3, [r7, #80]	@ 0x50
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	3308      	adds	r3, #8
 800a05a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a05c:	637a      	str	r2, [r7, #52]	@ 0x34
 800a05e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a060:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a062:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a064:	e841 2300 	strex	r3, r2, [r1]
 800a068:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800a06a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d1e5      	bne.n	800a03c <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	3308      	adds	r3, #8
 800a076:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a078:	697b      	ldr	r3, [r7, #20]
 800a07a:	e853 3f00 	ldrex	r3, [r3]
 800a07e:	613b      	str	r3, [r7, #16]
   return(result);
 800a080:	693b      	ldr	r3, [r7, #16]
 800a082:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a086:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	3308      	adds	r3, #8
 800a08e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a090:	623a      	str	r2, [r7, #32]
 800a092:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a094:	69f9      	ldr	r1, [r7, #28]
 800a096:	6a3a      	ldr	r2, [r7, #32]
 800a098:	e841 2300 	strex	r3, r2, [r1]
 800a09c:	61bb      	str	r3, [r7, #24]
   return(result);
 800a09e:	69bb      	ldr	r3, [r7, #24]
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d1e5      	bne.n	800a070 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800a0a4:	2300      	movs	r3, #0
}
 800a0a6:	4618      	mov	r0, r3
 800a0a8:	3758      	adds	r7, #88	@ 0x58
 800a0aa:	46bd      	mov	sp, r7
 800a0ac:	bd80      	pop	{r7, pc}
 800a0ae:	bf00      	nop
 800a0b0:	0800a2c1 	.word	0x0800a2c1
 800a0b4:	0800a3ed 	.word	0x0800a3ed
 800a0b8:	0800a42b 	.word	0x0800a42b

0800a0bc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a0bc:	b480      	push	{r7}
 800a0be:	b08f      	sub	sp, #60	@ 0x3c
 800a0c0:	af00      	add	r7, sp, #0
 800a0c2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0ca:	6a3b      	ldr	r3, [r7, #32]
 800a0cc:	e853 3f00 	ldrex	r3, [r3]
 800a0d0:	61fb      	str	r3, [r7, #28]
   return(result);
 800a0d2:	69fb      	ldr	r3, [r7, #28]
 800a0d4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800a0d8:	637b      	str	r3, [r7, #52]	@ 0x34
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	461a      	mov	r2, r3
 800a0e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a0e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a0e4:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0e6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a0e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a0ea:	e841 2300 	strex	r3, r2, [r1]
 800a0ee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a0f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d1e6      	bne.n	800a0c4 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	3308      	adds	r3, #8
 800a0fc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	e853 3f00 	ldrex	r3, [r3]
 800a104:	60bb      	str	r3, [r7, #8]
   return(result);
 800a106:	68bb      	ldr	r3, [r7, #8]
 800a108:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800a10c:	633b      	str	r3, [r7, #48]	@ 0x30
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	3308      	adds	r3, #8
 800a114:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a116:	61ba      	str	r2, [r7, #24]
 800a118:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a11a:	6979      	ldr	r1, [r7, #20]
 800a11c:	69ba      	ldr	r2, [r7, #24]
 800a11e:	e841 2300 	strex	r3, r2, [r1]
 800a122:	613b      	str	r3, [r7, #16]
   return(result);
 800a124:	693b      	ldr	r3, [r7, #16]
 800a126:	2b00      	cmp	r3, #0
 800a128:	d1e5      	bne.n	800a0f6 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	2220      	movs	r2, #32
 800a12e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800a132:	bf00      	nop
 800a134:	373c      	adds	r7, #60	@ 0x3c
 800a136:	46bd      	mov	sp, r7
 800a138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a13c:	4770      	bx	lr

0800a13e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a13e:	b480      	push	{r7}
 800a140:	b095      	sub	sp, #84	@ 0x54
 800a142:	af00      	add	r7, sp, #0
 800a144:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a14c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a14e:	e853 3f00 	ldrex	r3, [r3]
 800a152:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a156:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a15a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	461a      	mov	r2, r3
 800a162:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a164:	643b      	str	r3, [r7, #64]	@ 0x40
 800a166:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a168:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a16a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a16c:	e841 2300 	strex	r3, r2, [r1]
 800a170:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a172:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a174:	2b00      	cmp	r3, #0
 800a176:	d1e6      	bne.n	800a146 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	3308      	adds	r3, #8
 800a17e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a180:	6a3b      	ldr	r3, [r7, #32]
 800a182:	e853 3f00 	ldrex	r3, [r3]
 800a186:	61fb      	str	r3, [r7, #28]
   return(result);
 800a188:	69fb      	ldr	r3, [r7, #28]
 800a18a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a18e:	f023 0301 	bic.w	r3, r3, #1
 800a192:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	3308      	adds	r3, #8
 800a19a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a19c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a19e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1a0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a1a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a1a4:	e841 2300 	strex	r3, r2, [r1]
 800a1a8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a1aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d1e3      	bne.n	800a178 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a1b4:	2b01      	cmp	r3, #1
 800a1b6:	d118      	bne.n	800a1ea <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	e853 3f00 	ldrex	r3, [r3]
 800a1c4:	60bb      	str	r3, [r7, #8]
   return(result);
 800a1c6:	68bb      	ldr	r3, [r7, #8]
 800a1c8:	f023 0310 	bic.w	r3, r3, #16
 800a1cc:	647b      	str	r3, [r7, #68]	@ 0x44
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	461a      	mov	r2, r3
 800a1d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a1d6:	61bb      	str	r3, [r7, #24]
 800a1d8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1da:	6979      	ldr	r1, [r7, #20]
 800a1dc:	69ba      	ldr	r2, [r7, #24]
 800a1de:	e841 2300 	strex	r3, r2, [r1]
 800a1e2:	613b      	str	r3, [r7, #16]
   return(result);
 800a1e4:	693b      	ldr	r3, [r7, #16]
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d1e6      	bne.n	800a1b8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	2220      	movs	r2, #32
 800a1ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	2200      	movs	r2, #0
 800a1f6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	2200      	movs	r2, #0
 800a1fc:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a1fe:	bf00      	nop
 800a200:	3754      	adds	r7, #84	@ 0x54
 800a202:	46bd      	mov	sp, r7
 800a204:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a208:	4770      	bx	lr

0800a20a <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a20a:	b580      	push	{r7, lr}
 800a20c:	b090      	sub	sp, #64	@ 0x40
 800a20e:	af00      	add	r7, sp, #0
 800a210:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a216:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	f003 0320 	and.w	r3, r3, #32
 800a222:	2b00      	cmp	r3, #0
 800a224:	d137      	bne.n	800a296 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800a226:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a228:	2200      	movs	r2, #0
 800a22a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a22e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	3308      	adds	r3, #8
 800a234:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a238:	e853 3f00 	ldrex	r3, [r3]
 800a23c:	623b      	str	r3, [r7, #32]
   return(result);
 800a23e:	6a3b      	ldr	r3, [r7, #32]
 800a240:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a244:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a246:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	3308      	adds	r3, #8
 800a24c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a24e:	633a      	str	r2, [r7, #48]	@ 0x30
 800a250:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a252:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a254:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a256:	e841 2300 	strex	r3, r2, [r1]
 800a25a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a25c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d1e5      	bne.n	800a22e <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a262:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a268:	693b      	ldr	r3, [r7, #16]
 800a26a:	e853 3f00 	ldrex	r3, [r3]
 800a26e:	60fb      	str	r3, [r7, #12]
   return(result);
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a276:	637b      	str	r3, [r7, #52]	@ 0x34
 800a278:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	461a      	mov	r2, r3
 800a27e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a280:	61fb      	str	r3, [r7, #28]
 800a282:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a284:	69b9      	ldr	r1, [r7, #24]
 800a286:	69fa      	ldr	r2, [r7, #28]
 800a288:	e841 2300 	strex	r3, r2, [r1]
 800a28c:	617b      	str	r3, [r7, #20]
   return(result);
 800a28e:	697b      	ldr	r3, [r7, #20]
 800a290:	2b00      	cmp	r3, #0
 800a292:	d1e6      	bne.n	800a262 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a294:	e002      	b.n	800a29c <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800a296:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800a298:	f7f7 ff88 	bl	80021ac <HAL_UART_TxCpltCallback>
}
 800a29c:	bf00      	nop
 800a29e:	3740      	adds	r7, #64	@ 0x40
 800a2a0:	46bd      	mov	sp, r7
 800a2a2:	bd80      	pop	{r7, pc}

0800a2a4 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a2a4:	b580      	push	{r7, lr}
 800a2a6:	b084      	sub	sp, #16
 800a2a8:	af00      	add	r7, sp, #0
 800a2aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a2b0:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800a2b2:	68f8      	ldr	r0, [r7, #12]
 800a2b4:	f7ff f97e 	bl	80095b4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a2b8:	bf00      	nop
 800a2ba:	3710      	adds	r7, #16
 800a2bc:	46bd      	mov	sp, r7
 800a2be:	bd80      	pop	{r7, pc}

0800a2c0 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a2c0:	b580      	push	{r7, lr}
 800a2c2:	b09c      	sub	sp, #112	@ 0x70
 800a2c4:	af00      	add	r7, sp, #0
 800a2c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a2cc:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	f003 0320 	and.w	r3, r3, #32
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d171      	bne.n	800a3c0 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800a2dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a2de:	2200      	movs	r2, #0
 800a2e0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a2e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a2ec:	e853 3f00 	ldrex	r3, [r3]
 800a2f0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a2f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a2f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a2f8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a2fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	461a      	mov	r2, r3
 800a300:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a302:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a304:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a306:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a308:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a30a:	e841 2300 	strex	r3, r2, [r1]
 800a30e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a310:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a312:	2b00      	cmp	r3, #0
 800a314:	d1e6      	bne.n	800a2e4 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a316:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	3308      	adds	r3, #8
 800a31c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a31e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a320:	e853 3f00 	ldrex	r3, [r3]
 800a324:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a326:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a328:	f023 0301 	bic.w	r3, r3, #1
 800a32c:	667b      	str	r3, [r7, #100]	@ 0x64
 800a32e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	3308      	adds	r3, #8
 800a334:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a336:	647a      	str	r2, [r7, #68]	@ 0x44
 800a338:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a33a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a33c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a33e:	e841 2300 	strex	r3, r2, [r1]
 800a342:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a344:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a346:	2b00      	cmp	r3, #0
 800a348:	d1e5      	bne.n	800a316 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a34a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	3308      	adds	r3, #8
 800a350:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a354:	e853 3f00 	ldrex	r3, [r3]
 800a358:	623b      	str	r3, [r7, #32]
   return(result);
 800a35a:	6a3b      	ldr	r3, [r7, #32]
 800a35c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a360:	663b      	str	r3, [r7, #96]	@ 0x60
 800a362:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	3308      	adds	r3, #8
 800a368:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800a36a:	633a      	str	r2, [r7, #48]	@ 0x30
 800a36c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a36e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a370:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a372:	e841 2300 	strex	r3, r2, [r1]
 800a376:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a378:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d1e5      	bne.n	800a34a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a37e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a380:	2220      	movs	r2, #32
 800a382:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a386:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a388:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a38a:	2b01      	cmp	r3, #1
 800a38c:	d118      	bne.n	800a3c0 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a38e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a394:	693b      	ldr	r3, [r7, #16]
 800a396:	e853 3f00 	ldrex	r3, [r3]
 800a39a:	60fb      	str	r3, [r7, #12]
   return(result);
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	f023 0310 	bic.w	r3, r3, #16
 800a3a2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a3a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	461a      	mov	r2, r3
 800a3aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a3ac:	61fb      	str	r3, [r7, #28]
 800a3ae:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3b0:	69b9      	ldr	r1, [r7, #24]
 800a3b2:	69fa      	ldr	r2, [r7, #28]
 800a3b4:	e841 2300 	strex	r3, r2, [r1]
 800a3b8:	617b      	str	r3, [r7, #20]
   return(result);
 800a3ba:	697b      	ldr	r3, [r7, #20]
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d1e6      	bne.n	800a38e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a3c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a3c2:	2200      	movs	r2, #0
 800a3c4:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a3c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a3c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a3ca:	2b01      	cmp	r3, #1
 800a3cc:	d107      	bne.n	800a3de <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a3ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a3d0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a3d4:	4619      	mov	r1, r3
 800a3d6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800a3d8:	f7f7 fe90 	bl	80020fc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a3dc:	e002      	b.n	800a3e4 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800a3de:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800a3e0:	f7ff f8f2 	bl	80095c8 <HAL_UART_RxCpltCallback>
}
 800a3e4:	bf00      	nop
 800a3e6:	3770      	adds	r7, #112	@ 0x70
 800a3e8:	46bd      	mov	sp, r7
 800a3ea:	bd80      	pop	{r7, pc}

0800a3ec <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a3ec:	b580      	push	{r7, lr}
 800a3ee:	b084      	sub	sp, #16
 800a3f0:	af00      	add	r7, sp, #0
 800a3f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3f8:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	2201      	movs	r2, #1
 800a3fe:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a404:	2b01      	cmp	r3, #1
 800a406:	d109      	bne.n	800a41c <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a40e:	085b      	lsrs	r3, r3, #1
 800a410:	b29b      	uxth	r3, r3
 800a412:	4619      	mov	r1, r3
 800a414:	68f8      	ldr	r0, [r7, #12]
 800a416:	f7f7 fe71 	bl	80020fc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a41a:	e002      	b.n	800a422 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800a41c:	68f8      	ldr	r0, [r7, #12]
 800a41e:	f7ff f8dd 	bl	80095dc <HAL_UART_RxHalfCpltCallback>
}
 800a422:	bf00      	nop
 800a424:	3710      	adds	r7, #16
 800a426:	46bd      	mov	sp, r7
 800a428:	bd80      	pop	{r7, pc}

0800a42a <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a42a:	b580      	push	{r7, lr}
 800a42c:	b086      	sub	sp, #24
 800a42e:	af00      	add	r7, sp, #0
 800a430:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a436:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800a438:	697b      	ldr	r3, [r7, #20]
 800a43a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a43e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800a440:	697b      	ldr	r3, [r7, #20]
 800a442:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a446:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800a448:	697b      	ldr	r3, [r7, #20]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	689b      	ldr	r3, [r3, #8]
 800a44e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a452:	2b80      	cmp	r3, #128	@ 0x80
 800a454:	d109      	bne.n	800a46a <UART_DMAError+0x40>
 800a456:	693b      	ldr	r3, [r7, #16]
 800a458:	2b21      	cmp	r3, #33	@ 0x21
 800a45a:	d106      	bne.n	800a46a <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800a45c:	697b      	ldr	r3, [r7, #20]
 800a45e:	2200      	movs	r2, #0
 800a460:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800a464:	6978      	ldr	r0, [r7, #20]
 800a466:	f7ff fe29 	bl	800a0bc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800a46a:	697b      	ldr	r3, [r7, #20]
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	689b      	ldr	r3, [r3, #8]
 800a470:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a474:	2b40      	cmp	r3, #64	@ 0x40
 800a476:	d109      	bne.n	800a48c <UART_DMAError+0x62>
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	2b22      	cmp	r3, #34	@ 0x22
 800a47c:	d106      	bne.n	800a48c <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800a47e:	697b      	ldr	r3, [r7, #20]
 800a480:	2200      	movs	r2, #0
 800a482:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800a486:	6978      	ldr	r0, [r7, #20]
 800a488:	f7ff fe59 	bl	800a13e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a48c:	697b      	ldr	r3, [r7, #20]
 800a48e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a492:	f043 0210 	orr.w	r2, r3, #16
 800a496:	697b      	ldr	r3, [r7, #20]
 800a498:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a49c:	6978      	ldr	r0, [r7, #20]
 800a49e:	f7ff f8a7 	bl	80095f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a4a2:	bf00      	nop
 800a4a4:	3718      	adds	r7, #24
 800a4a6:	46bd      	mov	sp, r7
 800a4a8:	bd80      	pop	{r7, pc}

0800a4aa <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a4aa:	b580      	push	{r7, lr}
 800a4ac:	b084      	sub	sp, #16
 800a4ae:	af00      	add	r7, sp, #0
 800a4b0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4b6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	2200      	movs	r2, #0
 800a4bc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a4c0:	68f8      	ldr	r0, [r7, #12]
 800a4c2:	f7ff f895 	bl	80095f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a4c6:	bf00      	nop
 800a4c8:	3710      	adds	r7, #16
 800a4ca:	46bd      	mov	sp, r7
 800a4cc:	bd80      	pop	{r7, pc}

0800a4ce <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a4ce:	b580      	push	{r7, lr}
 800a4d0:	b088      	sub	sp, #32
 800a4d2:	af00      	add	r7, sp, #0
 800a4d4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	e853 3f00 	ldrex	r3, [r3]
 800a4e2:	60bb      	str	r3, [r7, #8]
   return(result);
 800a4e4:	68bb      	ldr	r3, [r7, #8]
 800a4e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a4ea:	61fb      	str	r3, [r7, #28]
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	461a      	mov	r2, r3
 800a4f2:	69fb      	ldr	r3, [r7, #28]
 800a4f4:	61bb      	str	r3, [r7, #24]
 800a4f6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4f8:	6979      	ldr	r1, [r7, #20]
 800a4fa:	69ba      	ldr	r2, [r7, #24]
 800a4fc:	e841 2300 	strex	r3, r2, [r1]
 800a500:	613b      	str	r3, [r7, #16]
   return(result);
 800a502:	693b      	ldr	r3, [r7, #16]
 800a504:	2b00      	cmp	r3, #0
 800a506:	d1e6      	bne.n	800a4d6 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	2220      	movs	r2, #32
 800a50c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	2200      	movs	r2, #0
 800a514:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a516:	6878      	ldr	r0, [r7, #4]
 800a518:	f7f7 fe48 	bl	80021ac <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a51c:	bf00      	nop
 800a51e:	3720      	adds	r7, #32
 800a520:	46bd      	mov	sp, r7
 800a522:	bd80      	pop	{r7, pc}

0800a524 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a524:	b480      	push	{r7}
 800a526:	b083      	sub	sp, #12
 800a528:	af00      	add	r7, sp, #0
 800a52a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a52c:	bf00      	nop
 800a52e:	370c      	adds	r7, #12
 800a530:	46bd      	mov	sp, r7
 800a532:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a536:	4770      	bx	lr

0800a538 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a538:	b480      	push	{r7}
 800a53a:	b083      	sub	sp, #12
 800a53c:	af00      	add	r7, sp, #0
 800a53e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a540:	bf00      	nop
 800a542:	370c      	adds	r7, #12
 800a544:	46bd      	mov	sp, r7
 800a546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a54a:	4770      	bx	lr

0800a54c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a54c:	b480      	push	{r7}
 800a54e:	b083      	sub	sp, #12
 800a550:	af00      	add	r7, sp, #0
 800a552:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a554:	bf00      	nop
 800a556:	370c      	adds	r7, #12
 800a558:	46bd      	mov	sp, r7
 800a55a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a55e:	4770      	bx	lr

0800a560 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a560:	b480      	push	{r7}
 800a562:	b085      	sub	sp, #20
 800a564:	af00      	add	r7, sp, #0
 800a566:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a56e:	2b01      	cmp	r3, #1
 800a570:	d101      	bne.n	800a576 <HAL_UARTEx_DisableFifoMode+0x16>
 800a572:	2302      	movs	r3, #2
 800a574:	e027      	b.n	800a5c6 <HAL_UARTEx_DisableFifoMode+0x66>
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	2201      	movs	r2, #1
 800a57a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	2224      	movs	r2, #36	@ 0x24
 800a582:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	681a      	ldr	r2, [r3, #0]
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	f022 0201 	bic.w	r2, r2, #1
 800a59c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a5a4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	2200      	movs	r2, #0
 800a5aa:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	68fa      	ldr	r2, [r7, #12]
 800a5b2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	2220      	movs	r2, #32
 800a5b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	2200      	movs	r2, #0
 800a5c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a5c4:	2300      	movs	r3, #0
}
 800a5c6:	4618      	mov	r0, r3
 800a5c8:	3714      	adds	r7, #20
 800a5ca:	46bd      	mov	sp, r7
 800a5cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d0:	4770      	bx	lr

0800a5d2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a5d2:	b580      	push	{r7, lr}
 800a5d4:	b084      	sub	sp, #16
 800a5d6:	af00      	add	r7, sp, #0
 800a5d8:	6078      	str	r0, [r7, #4]
 800a5da:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a5e2:	2b01      	cmp	r3, #1
 800a5e4:	d101      	bne.n	800a5ea <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a5e6:	2302      	movs	r3, #2
 800a5e8:	e02d      	b.n	800a646 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	2201      	movs	r2, #1
 800a5ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	2224      	movs	r2, #36	@ 0x24
 800a5f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	681a      	ldr	r2, [r3, #0]
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	f022 0201 	bic.w	r2, r2, #1
 800a610:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	689b      	ldr	r3, [r3, #8]
 800a618:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	683a      	ldr	r2, [r7, #0]
 800a622:	430a      	orrs	r2, r1
 800a624:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a626:	6878      	ldr	r0, [r7, #4]
 800a628:	f000 f8a4 	bl	800a774 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	68fa      	ldr	r2, [r7, #12]
 800a632:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	2220      	movs	r2, #32
 800a638:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	2200      	movs	r2, #0
 800a640:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a644:	2300      	movs	r3, #0
}
 800a646:	4618      	mov	r0, r3
 800a648:	3710      	adds	r7, #16
 800a64a:	46bd      	mov	sp, r7
 800a64c:	bd80      	pop	{r7, pc}

0800a64e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a64e:	b580      	push	{r7, lr}
 800a650:	b084      	sub	sp, #16
 800a652:	af00      	add	r7, sp, #0
 800a654:	6078      	str	r0, [r7, #4]
 800a656:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a65e:	2b01      	cmp	r3, #1
 800a660:	d101      	bne.n	800a666 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a662:	2302      	movs	r3, #2
 800a664:	e02d      	b.n	800a6c2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	2201      	movs	r2, #1
 800a66a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	2224      	movs	r2, #36	@ 0x24
 800a672:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	681a      	ldr	r2, [r3, #0]
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	f022 0201 	bic.w	r2, r2, #1
 800a68c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	689b      	ldr	r3, [r3, #8]
 800a694:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	683a      	ldr	r2, [r7, #0]
 800a69e:	430a      	orrs	r2, r1
 800a6a0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a6a2:	6878      	ldr	r0, [r7, #4]
 800a6a4:	f000 f866 	bl	800a774 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	68fa      	ldr	r2, [r7, #12]
 800a6ae:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	2220      	movs	r2, #32
 800a6b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	2200      	movs	r2, #0
 800a6bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a6c0:	2300      	movs	r3, #0
}
 800a6c2:	4618      	mov	r0, r3
 800a6c4:	3710      	adds	r7, #16
 800a6c6:	46bd      	mov	sp, r7
 800a6c8:	bd80      	pop	{r7, pc}

0800a6ca <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a6ca:	b580      	push	{r7, lr}
 800a6cc:	b08c      	sub	sp, #48	@ 0x30
 800a6ce:	af00      	add	r7, sp, #0
 800a6d0:	60f8      	str	r0, [r7, #12]
 800a6d2:	60b9      	str	r1, [r7, #8]
 800a6d4:	4613      	mov	r3, r2
 800a6d6:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a6de:	2b20      	cmp	r3, #32
 800a6e0:	d142      	bne.n	800a768 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800a6e2:	68bb      	ldr	r3, [r7, #8]
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d002      	beq.n	800a6ee <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800a6e8:	88fb      	ldrh	r3, [r7, #6]
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d101      	bne.n	800a6f2 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800a6ee:	2301      	movs	r3, #1
 800a6f0:	e03b      	b.n	800a76a <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	2201      	movs	r2, #1
 800a6f6:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	2200      	movs	r2, #0
 800a6fc:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800a6fe:	88fb      	ldrh	r3, [r7, #6]
 800a700:	461a      	mov	r2, r3
 800a702:	68b9      	ldr	r1, [r7, #8]
 800a704:	68f8      	ldr	r0, [r7, #12]
 800a706:	f7ff fc33 	bl	8009f70 <UART_Start_Receive_DMA>
 800a70a:	4603      	mov	r3, r0
 800a70c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800a710:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a714:	2b00      	cmp	r3, #0
 800a716:	d124      	bne.n	800a762 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a71c:	2b01      	cmp	r3, #1
 800a71e:	d11d      	bne.n	800a75c <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	2210      	movs	r2, #16
 800a726:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a72e:	69bb      	ldr	r3, [r7, #24]
 800a730:	e853 3f00 	ldrex	r3, [r3]
 800a734:	617b      	str	r3, [r7, #20]
   return(result);
 800a736:	697b      	ldr	r3, [r7, #20]
 800a738:	f043 0310 	orr.w	r3, r3, #16
 800a73c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	461a      	mov	r2, r3
 800a744:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a746:	627b      	str	r3, [r7, #36]	@ 0x24
 800a748:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a74a:	6a39      	ldr	r1, [r7, #32]
 800a74c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a74e:	e841 2300 	strex	r3, r2, [r1]
 800a752:	61fb      	str	r3, [r7, #28]
   return(result);
 800a754:	69fb      	ldr	r3, [r7, #28]
 800a756:	2b00      	cmp	r3, #0
 800a758:	d1e6      	bne.n	800a728 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800a75a:	e002      	b.n	800a762 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800a75c:	2301      	movs	r3, #1
 800a75e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800a762:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a766:	e000      	b.n	800a76a <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800a768:	2302      	movs	r3, #2
  }
}
 800a76a:	4618      	mov	r0, r3
 800a76c:	3730      	adds	r7, #48	@ 0x30
 800a76e:	46bd      	mov	sp, r7
 800a770:	bd80      	pop	{r7, pc}
	...

0800a774 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a774:	b480      	push	{r7}
 800a776:	b085      	sub	sp, #20
 800a778:	af00      	add	r7, sp, #0
 800a77a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a780:	2b00      	cmp	r3, #0
 800a782:	d108      	bne.n	800a796 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	2201      	movs	r2, #1
 800a788:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	2201      	movs	r2, #1
 800a790:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a794:	e031      	b.n	800a7fa <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a796:	2308      	movs	r3, #8
 800a798:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a79a:	2308      	movs	r3, #8
 800a79c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	689b      	ldr	r3, [r3, #8]
 800a7a4:	0e5b      	lsrs	r3, r3, #25
 800a7a6:	b2db      	uxtb	r3, r3
 800a7a8:	f003 0307 	and.w	r3, r3, #7
 800a7ac:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	689b      	ldr	r3, [r3, #8]
 800a7b4:	0f5b      	lsrs	r3, r3, #29
 800a7b6:	b2db      	uxtb	r3, r3
 800a7b8:	f003 0307 	and.w	r3, r3, #7
 800a7bc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a7be:	7bbb      	ldrb	r3, [r7, #14]
 800a7c0:	7b3a      	ldrb	r2, [r7, #12]
 800a7c2:	4911      	ldr	r1, [pc, #68]	@ (800a808 <UARTEx_SetNbDataToProcess+0x94>)
 800a7c4:	5c8a      	ldrb	r2, [r1, r2]
 800a7c6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a7ca:	7b3a      	ldrb	r2, [r7, #12]
 800a7cc:	490f      	ldr	r1, [pc, #60]	@ (800a80c <UARTEx_SetNbDataToProcess+0x98>)
 800a7ce:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a7d0:	fb93 f3f2 	sdiv	r3, r3, r2
 800a7d4:	b29a      	uxth	r2, r3
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a7dc:	7bfb      	ldrb	r3, [r7, #15]
 800a7de:	7b7a      	ldrb	r2, [r7, #13]
 800a7e0:	4909      	ldr	r1, [pc, #36]	@ (800a808 <UARTEx_SetNbDataToProcess+0x94>)
 800a7e2:	5c8a      	ldrb	r2, [r1, r2]
 800a7e4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a7e8:	7b7a      	ldrb	r2, [r7, #13]
 800a7ea:	4908      	ldr	r1, [pc, #32]	@ (800a80c <UARTEx_SetNbDataToProcess+0x98>)
 800a7ec:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a7ee:	fb93 f3f2 	sdiv	r3, r3, r2
 800a7f2:	b29a      	uxth	r2, r3
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a7fa:	bf00      	nop
 800a7fc:	3714      	adds	r7, #20
 800a7fe:	46bd      	mov	sp, r7
 800a800:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a804:	4770      	bx	lr
 800a806:	bf00      	nop
 800a808:	0800e9d0 	.word	0x0800e9d0
 800a80c:	0800e9d8 	.word	0x0800e9d8

0800a810 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800a810:	b480      	push	{r7}
 800a812:	b085      	sub	sp, #20
 800a814:	af00      	add	r7, sp, #0
 800a816:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	2200      	movs	r2, #0
 800a81c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800a820:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800a824:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	b29a      	uxth	r2, r3
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a830:	2300      	movs	r3, #0
}
 800a832:	4618      	mov	r0, r3
 800a834:	3714      	adds	r7, #20
 800a836:	46bd      	mov	sp, r7
 800a838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a83c:	4770      	bx	lr

0800a83e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800a83e:	b480      	push	{r7}
 800a840:	b085      	sub	sp, #20
 800a842:	af00      	add	r7, sp, #0
 800a844:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800a846:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800a84a:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800a852:	b29a      	uxth	r2, r3
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	b29b      	uxth	r3, r3
 800a858:	43db      	mvns	r3, r3
 800a85a:	b29b      	uxth	r3, r3
 800a85c:	4013      	ands	r3, r2
 800a85e:	b29a      	uxth	r2, r3
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a866:	2300      	movs	r3, #0
}
 800a868:	4618      	mov	r0, r3
 800a86a:	3714      	adds	r7, #20
 800a86c:	46bd      	mov	sp, r7
 800a86e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a872:	4770      	bx	lr

0800a874 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800a874:	b480      	push	{r7}
 800a876:	b085      	sub	sp, #20
 800a878:	af00      	add	r7, sp, #0
 800a87a:	60f8      	str	r0, [r7, #12]
 800a87c:	1d3b      	adds	r3, r7, #4
 800a87e:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	2201      	movs	r2, #1
 800a886:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	2200      	movs	r2, #0
 800a88e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	2200      	movs	r2, #0
 800a896:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	2200      	movs	r2, #0
 800a89e:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800a8a2:	2300      	movs	r3, #0
}
 800a8a4:	4618      	mov	r0, r3
 800a8a6:	3714      	adds	r7, #20
 800a8a8:	46bd      	mov	sp, r7
 800a8aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ae:	4770      	bx	lr

0800a8b0 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a8b0:	b480      	push	{r7}
 800a8b2:	b0a7      	sub	sp, #156	@ 0x9c
 800a8b4:	af00      	add	r7, sp, #0
 800a8b6:	6078      	str	r0, [r7, #4]
 800a8b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800a8ba:	2300      	movs	r3, #0
 800a8bc:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800a8c0:	687a      	ldr	r2, [r7, #4]
 800a8c2:	683b      	ldr	r3, [r7, #0]
 800a8c4:	781b      	ldrb	r3, [r3, #0]
 800a8c6:	009b      	lsls	r3, r3, #2
 800a8c8:	4413      	add	r3, r2
 800a8ca:	881b      	ldrh	r3, [r3, #0]
 800a8cc:	b29b      	uxth	r3, r3
 800a8ce:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800a8d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a8d6:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800a8da:	683b      	ldr	r3, [r7, #0]
 800a8dc:	78db      	ldrb	r3, [r3, #3]
 800a8de:	2b03      	cmp	r3, #3
 800a8e0:	d81f      	bhi.n	800a922 <USB_ActivateEndpoint+0x72>
 800a8e2:	a201      	add	r2, pc, #4	@ (adr r2, 800a8e8 <USB_ActivateEndpoint+0x38>)
 800a8e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8e8:	0800a8f9 	.word	0x0800a8f9
 800a8ec:	0800a915 	.word	0x0800a915
 800a8f0:	0800a92b 	.word	0x0800a92b
 800a8f4:	0800a907 	.word	0x0800a907
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800a8f8:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800a8fc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a900:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800a904:	e012      	b.n	800a92c <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800a906:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800a90a:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800a90e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800a912:	e00b      	b.n	800a92c <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800a914:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800a918:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a91c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800a920:	e004      	b.n	800a92c <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800a922:	2301      	movs	r3, #1
 800a924:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800a928:	e000      	b.n	800a92c <USB_ActivateEndpoint+0x7c>
      break;
 800a92a:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800a92c:	687a      	ldr	r2, [r7, #4]
 800a92e:	683b      	ldr	r3, [r7, #0]
 800a930:	781b      	ldrb	r3, [r3, #0]
 800a932:	009b      	lsls	r3, r3, #2
 800a934:	441a      	add	r2, r3
 800a936:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800a93a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a93e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a942:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a946:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a94a:	b29b      	uxth	r3, r3
 800a94c:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800a94e:	687a      	ldr	r2, [r7, #4]
 800a950:	683b      	ldr	r3, [r7, #0]
 800a952:	781b      	ldrb	r3, [r3, #0]
 800a954:	009b      	lsls	r3, r3, #2
 800a956:	4413      	add	r3, r2
 800a958:	881b      	ldrh	r3, [r3, #0]
 800a95a:	b29b      	uxth	r3, r3
 800a95c:	b21b      	sxth	r3, r3
 800a95e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a962:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a966:	b21a      	sxth	r2, r3
 800a968:	683b      	ldr	r3, [r7, #0]
 800a96a:	781b      	ldrb	r3, [r3, #0]
 800a96c:	b21b      	sxth	r3, r3
 800a96e:	4313      	orrs	r3, r2
 800a970:	b21b      	sxth	r3, r3
 800a972:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800a976:	687a      	ldr	r2, [r7, #4]
 800a978:	683b      	ldr	r3, [r7, #0]
 800a97a:	781b      	ldrb	r3, [r3, #0]
 800a97c:	009b      	lsls	r3, r3, #2
 800a97e:	441a      	add	r2, r3
 800a980:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800a984:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a988:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a98c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a990:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a994:	b29b      	uxth	r3, r3
 800a996:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800a998:	683b      	ldr	r3, [r7, #0]
 800a99a:	7b1b      	ldrb	r3, [r3, #12]
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	f040 8180 	bne.w	800aca2 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800a9a2:	683b      	ldr	r3, [r7, #0]
 800a9a4:	785b      	ldrb	r3, [r3, #1]
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	f000 8084 	beq.w	800aab4 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	61bb      	str	r3, [r7, #24]
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a9b6:	b29b      	uxth	r3, r3
 800a9b8:	461a      	mov	r2, r3
 800a9ba:	69bb      	ldr	r3, [r7, #24]
 800a9bc:	4413      	add	r3, r2
 800a9be:	61bb      	str	r3, [r7, #24]
 800a9c0:	683b      	ldr	r3, [r7, #0]
 800a9c2:	781b      	ldrb	r3, [r3, #0]
 800a9c4:	00da      	lsls	r2, r3, #3
 800a9c6:	69bb      	ldr	r3, [r7, #24]
 800a9c8:	4413      	add	r3, r2
 800a9ca:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a9ce:	617b      	str	r3, [r7, #20]
 800a9d0:	683b      	ldr	r3, [r7, #0]
 800a9d2:	88db      	ldrh	r3, [r3, #6]
 800a9d4:	085b      	lsrs	r3, r3, #1
 800a9d6:	b29b      	uxth	r3, r3
 800a9d8:	005b      	lsls	r3, r3, #1
 800a9da:	b29a      	uxth	r2, r3
 800a9dc:	697b      	ldr	r3, [r7, #20]
 800a9de:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a9e0:	687a      	ldr	r2, [r7, #4]
 800a9e2:	683b      	ldr	r3, [r7, #0]
 800a9e4:	781b      	ldrb	r3, [r3, #0]
 800a9e6:	009b      	lsls	r3, r3, #2
 800a9e8:	4413      	add	r3, r2
 800a9ea:	881b      	ldrh	r3, [r3, #0]
 800a9ec:	827b      	strh	r3, [r7, #18]
 800a9ee:	8a7b      	ldrh	r3, [r7, #18]
 800a9f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d01b      	beq.n	800aa30 <USB_ActivateEndpoint+0x180>
 800a9f8:	687a      	ldr	r2, [r7, #4]
 800a9fa:	683b      	ldr	r3, [r7, #0]
 800a9fc:	781b      	ldrb	r3, [r3, #0]
 800a9fe:	009b      	lsls	r3, r3, #2
 800aa00:	4413      	add	r3, r2
 800aa02:	881b      	ldrh	r3, [r3, #0]
 800aa04:	b29b      	uxth	r3, r3
 800aa06:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800aa0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aa0e:	823b      	strh	r3, [r7, #16]
 800aa10:	687a      	ldr	r2, [r7, #4]
 800aa12:	683b      	ldr	r3, [r7, #0]
 800aa14:	781b      	ldrb	r3, [r3, #0]
 800aa16:	009b      	lsls	r3, r3, #2
 800aa18:	441a      	add	r2, r3
 800aa1a:	8a3b      	ldrh	r3, [r7, #16]
 800aa1c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aa20:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aa24:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aa28:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800aa2c:	b29b      	uxth	r3, r3
 800aa2e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800aa30:	683b      	ldr	r3, [r7, #0]
 800aa32:	78db      	ldrb	r3, [r3, #3]
 800aa34:	2b01      	cmp	r3, #1
 800aa36:	d020      	beq.n	800aa7a <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800aa38:	687a      	ldr	r2, [r7, #4]
 800aa3a:	683b      	ldr	r3, [r7, #0]
 800aa3c:	781b      	ldrb	r3, [r3, #0]
 800aa3e:	009b      	lsls	r3, r3, #2
 800aa40:	4413      	add	r3, r2
 800aa42:	881b      	ldrh	r3, [r3, #0]
 800aa44:	b29b      	uxth	r3, r3
 800aa46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800aa4a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800aa4e:	81bb      	strh	r3, [r7, #12]
 800aa50:	89bb      	ldrh	r3, [r7, #12]
 800aa52:	f083 0320 	eor.w	r3, r3, #32
 800aa56:	81bb      	strh	r3, [r7, #12]
 800aa58:	687a      	ldr	r2, [r7, #4]
 800aa5a:	683b      	ldr	r3, [r7, #0]
 800aa5c:	781b      	ldrb	r3, [r3, #0]
 800aa5e:	009b      	lsls	r3, r3, #2
 800aa60:	441a      	add	r2, r3
 800aa62:	89bb      	ldrh	r3, [r7, #12]
 800aa64:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aa68:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aa6c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aa70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa74:	b29b      	uxth	r3, r3
 800aa76:	8013      	strh	r3, [r2, #0]
 800aa78:	e3f9      	b.n	800b26e <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800aa7a:	687a      	ldr	r2, [r7, #4]
 800aa7c:	683b      	ldr	r3, [r7, #0]
 800aa7e:	781b      	ldrb	r3, [r3, #0]
 800aa80:	009b      	lsls	r3, r3, #2
 800aa82:	4413      	add	r3, r2
 800aa84:	881b      	ldrh	r3, [r3, #0]
 800aa86:	b29b      	uxth	r3, r3
 800aa88:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800aa8c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800aa90:	81fb      	strh	r3, [r7, #14]
 800aa92:	687a      	ldr	r2, [r7, #4]
 800aa94:	683b      	ldr	r3, [r7, #0]
 800aa96:	781b      	ldrb	r3, [r3, #0]
 800aa98:	009b      	lsls	r3, r3, #2
 800aa9a:	441a      	add	r2, r3
 800aa9c:	89fb      	ldrh	r3, [r7, #14]
 800aa9e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aaa2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aaa6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aaaa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aaae:	b29b      	uxth	r3, r3
 800aab0:	8013      	strh	r3, [r2, #0]
 800aab2:	e3dc      	b.n	800b26e <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	633b      	str	r3, [r7, #48]	@ 0x30
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800aabe:	b29b      	uxth	r3, r3
 800aac0:	461a      	mov	r2, r3
 800aac2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aac4:	4413      	add	r3, r2
 800aac6:	633b      	str	r3, [r7, #48]	@ 0x30
 800aac8:	683b      	ldr	r3, [r7, #0]
 800aaca:	781b      	ldrb	r3, [r3, #0]
 800aacc:	00da      	lsls	r2, r3, #3
 800aace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aad0:	4413      	add	r3, r2
 800aad2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800aad6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800aad8:	683b      	ldr	r3, [r7, #0]
 800aada:	88db      	ldrh	r3, [r3, #6]
 800aadc:	085b      	lsrs	r3, r3, #1
 800aade:	b29b      	uxth	r3, r3
 800aae0:	005b      	lsls	r3, r3, #1
 800aae2:	b29a      	uxth	r2, r3
 800aae4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aae6:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	62bb      	str	r3, [r7, #40]	@ 0x28
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800aaf2:	b29b      	uxth	r3, r3
 800aaf4:	461a      	mov	r2, r3
 800aaf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aaf8:	4413      	add	r3, r2
 800aafa:	62bb      	str	r3, [r7, #40]	@ 0x28
 800aafc:	683b      	ldr	r3, [r7, #0]
 800aafe:	781b      	ldrb	r3, [r3, #0]
 800ab00:	00da      	lsls	r2, r3, #3
 800ab02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab04:	4413      	add	r3, r2
 800ab06:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ab0a:	627b      	str	r3, [r7, #36]	@ 0x24
 800ab0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab0e:	881b      	ldrh	r3, [r3, #0]
 800ab10:	b29b      	uxth	r3, r3
 800ab12:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ab16:	b29a      	uxth	r2, r3
 800ab18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab1a:	801a      	strh	r2, [r3, #0]
 800ab1c:	683b      	ldr	r3, [r7, #0]
 800ab1e:	691b      	ldr	r3, [r3, #16]
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d10a      	bne.n	800ab3a <USB_ActivateEndpoint+0x28a>
 800ab24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab26:	881b      	ldrh	r3, [r3, #0]
 800ab28:	b29b      	uxth	r3, r3
 800ab2a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ab2e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ab32:	b29a      	uxth	r2, r3
 800ab34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab36:	801a      	strh	r2, [r3, #0]
 800ab38:	e041      	b.n	800abbe <USB_ActivateEndpoint+0x30e>
 800ab3a:	683b      	ldr	r3, [r7, #0]
 800ab3c:	691b      	ldr	r3, [r3, #16]
 800ab3e:	2b3e      	cmp	r3, #62	@ 0x3e
 800ab40:	d81c      	bhi.n	800ab7c <USB_ActivateEndpoint+0x2cc>
 800ab42:	683b      	ldr	r3, [r7, #0]
 800ab44:	691b      	ldr	r3, [r3, #16]
 800ab46:	085b      	lsrs	r3, r3, #1
 800ab48:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ab4c:	683b      	ldr	r3, [r7, #0]
 800ab4e:	691b      	ldr	r3, [r3, #16]
 800ab50:	f003 0301 	and.w	r3, r3, #1
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d004      	beq.n	800ab62 <USB_ActivateEndpoint+0x2b2>
 800ab58:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ab5c:	3301      	adds	r3, #1
 800ab5e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ab62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab64:	881b      	ldrh	r3, [r3, #0]
 800ab66:	b29a      	uxth	r2, r3
 800ab68:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ab6c:	b29b      	uxth	r3, r3
 800ab6e:	029b      	lsls	r3, r3, #10
 800ab70:	b29b      	uxth	r3, r3
 800ab72:	4313      	orrs	r3, r2
 800ab74:	b29a      	uxth	r2, r3
 800ab76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab78:	801a      	strh	r2, [r3, #0]
 800ab7a:	e020      	b.n	800abbe <USB_ActivateEndpoint+0x30e>
 800ab7c:	683b      	ldr	r3, [r7, #0]
 800ab7e:	691b      	ldr	r3, [r3, #16]
 800ab80:	095b      	lsrs	r3, r3, #5
 800ab82:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ab86:	683b      	ldr	r3, [r7, #0]
 800ab88:	691b      	ldr	r3, [r3, #16]
 800ab8a:	f003 031f 	and.w	r3, r3, #31
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d104      	bne.n	800ab9c <USB_ActivateEndpoint+0x2ec>
 800ab92:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ab96:	3b01      	subs	r3, #1
 800ab98:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ab9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab9e:	881b      	ldrh	r3, [r3, #0]
 800aba0:	b29a      	uxth	r2, r3
 800aba2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800aba6:	b29b      	uxth	r3, r3
 800aba8:	029b      	lsls	r3, r3, #10
 800abaa:	b29b      	uxth	r3, r3
 800abac:	4313      	orrs	r3, r2
 800abae:	b29b      	uxth	r3, r3
 800abb0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800abb4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800abb8:	b29a      	uxth	r2, r3
 800abba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abbc:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800abbe:	687a      	ldr	r2, [r7, #4]
 800abc0:	683b      	ldr	r3, [r7, #0]
 800abc2:	781b      	ldrb	r3, [r3, #0]
 800abc4:	009b      	lsls	r3, r3, #2
 800abc6:	4413      	add	r3, r2
 800abc8:	881b      	ldrh	r3, [r3, #0]
 800abca:	847b      	strh	r3, [r7, #34]	@ 0x22
 800abcc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800abce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d01b      	beq.n	800ac0e <USB_ActivateEndpoint+0x35e>
 800abd6:	687a      	ldr	r2, [r7, #4]
 800abd8:	683b      	ldr	r3, [r7, #0]
 800abda:	781b      	ldrb	r3, [r3, #0]
 800abdc:	009b      	lsls	r3, r3, #2
 800abde:	4413      	add	r3, r2
 800abe0:	881b      	ldrh	r3, [r3, #0]
 800abe2:	b29b      	uxth	r3, r3
 800abe4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800abe8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800abec:	843b      	strh	r3, [r7, #32]
 800abee:	687a      	ldr	r2, [r7, #4]
 800abf0:	683b      	ldr	r3, [r7, #0]
 800abf2:	781b      	ldrb	r3, [r3, #0]
 800abf4:	009b      	lsls	r3, r3, #2
 800abf6:	441a      	add	r2, r3
 800abf8:	8c3b      	ldrh	r3, [r7, #32]
 800abfa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800abfe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ac02:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ac06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ac0a:	b29b      	uxth	r3, r3
 800ac0c:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800ac0e:	683b      	ldr	r3, [r7, #0]
 800ac10:	781b      	ldrb	r3, [r3, #0]
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d124      	bne.n	800ac60 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800ac16:	687a      	ldr	r2, [r7, #4]
 800ac18:	683b      	ldr	r3, [r7, #0]
 800ac1a:	781b      	ldrb	r3, [r3, #0]
 800ac1c:	009b      	lsls	r3, r3, #2
 800ac1e:	4413      	add	r3, r2
 800ac20:	881b      	ldrh	r3, [r3, #0]
 800ac22:	b29b      	uxth	r3, r3
 800ac24:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ac28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ac2c:	83bb      	strh	r3, [r7, #28]
 800ac2e:	8bbb      	ldrh	r3, [r7, #28]
 800ac30:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800ac34:	83bb      	strh	r3, [r7, #28]
 800ac36:	8bbb      	ldrh	r3, [r7, #28]
 800ac38:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800ac3c:	83bb      	strh	r3, [r7, #28]
 800ac3e:	687a      	ldr	r2, [r7, #4]
 800ac40:	683b      	ldr	r3, [r7, #0]
 800ac42:	781b      	ldrb	r3, [r3, #0]
 800ac44:	009b      	lsls	r3, r3, #2
 800ac46:	441a      	add	r2, r3
 800ac48:	8bbb      	ldrh	r3, [r7, #28]
 800ac4a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ac4e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ac52:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ac56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ac5a:	b29b      	uxth	r3, r3
 800ac5c:	8013      	strh	r3, [r2, #0]
 800ac5e:	e306      	b.n	800b26e <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800ac60:	687a      	ldr	r2, [r7, #4]
 800ac62:	683b      	ldr	r3, [r7, #0]
 800ac64:	781b      	ldrb	r3, [r3, #0]
 800ac66:	009b      	lsls	r3, r3, #2
 800ac68:	4413      	add	r3, r2
 800ac6a:	881b      	ldrh	r3, [r3, #0]
 800ac6c:	b29b      	uxth	r3, r3
 800ac6e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ac72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ac76:	83fb      	strh	r3, [r7, #30]
 800ac78:	8bfb      	ldrh	r3, [r7, #30]
 800ac7a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800ac7e:	83fb      	strh	r3, [r7, #30]
 800ac80:	687a      	ldr	r2, [r7, #4]
 800ac82:	683b      	ldr	r3, [r7, #0]
 800ac84:	781b      	ldrb	r3, [r3, #0]
 800ac86:	009b      	lsls	r3, r3, #2
 800ac88:	441a      	add	r2, r3
 800ac8a:	8bfb      	ldrh	r3, [r7, #30]
 800ac8c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ac90:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ac94:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ac98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ac9c:	b29b      	uxth	r3, r3
 800ac9e:	8013      	strh	r3, [r2, #0]
 800aca0:	e2e5      	b.n	800b26e <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800aca2:	683b      	ldr	r3, [r7, #0]
 800aca4:	78db      	ldrb	r3, [r3, #3]
 800aca6:	2b02      	cmp	r3, #2
 800aca8:	d11e      	bne.n	800ace8 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800acaa:	687a      	ldr	r2, [r7, #4]
 800acac:	683b      	ldr	r3, [r7, #0]
 800acae:	781b      	ldrb	r3, [r3, #0]
 800acb0:	009b      	lsls	r3, r3, #2
 800acb2:	4413      	add	r3, r2
 800acb4:	881b      	ldrh	r3, [r3, #0]
 800acb6:	b29b      	uxth	r3, r3
 800acb8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800acbc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800acc0:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800acc4:	687a      	ldr	r2, [r7, #4]
 800acc6:	683b      	ldr	r3, [r7, #0]
 800acc8:	781b      	ldrb	r3, [r3, #0]
 800acca:	009b      	lsls	r3, r3, #2
 800accc:	441a      	add	r2, r3
 800acce:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800acd2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800acd6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800acda:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800acde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ace2:	b29b      	uxth	r3, r3
 800ace4:	8013      	strh	r3, [r2, #0]
 800ace6:	e01d      	b.n	800ad24 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800ace8:	687a      	ldr	r2, [r7, #4]
 800acea:	683b      	ldr	r3, [r7, #0]
 800acec:	781b      	ldrb	r3, [r3, #0]
 800acee:	009b      	lsls	r3, r3, #2
 800acf0:	4413      	add	r3, r2
 800acf2:	881b      	ldrh	r3, [r3, #0]
 800acf4:	b29b      	uxth	r3, r3
 800acf6:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800acfa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800acfe:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800ad02:	687a      	ldr	r2, [r7, #4]
 800ad04:	683b      	ldr	r3, [r7, #0]
 800ad06:	781b      	ldrb	r3, [r3, #0]
 800ad08:	009b      	lsls	r3, r3, #2
 800ad0a:	441a      	add	r2, r3
 800ad0c:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800ad10:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ad14:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ad18:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ad1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ad20:	b29b      	uxth	r3, r3
 800ad22:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ad2e:	b29b      	uxth	r3, r3
 800ad30:	461a      	mov	r2, r3
 800ad32:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ad34:	4413      	add	r3, r2
 800ad36:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ad38:	683b      	ldr	r3, [r7, #0]
 800ad3a:	781b      	ldrb	r3, [r3, #0]
 800ad3c:	00da      	lsls	r2, r3, #3
 800ad3e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ad40:	4413      	add	r3, r2
 800ad42:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ad46:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ad48:	683b      	ldr	r3, [r7, #0]
 800ad4a:	891b      	ldrh	r3, [r3, #8]
 800ad4c:	085b      	lsrs	r3, r3, #1
 800ad4e:	b29b      	uxth	r3, r3
 800ad50:	005b      	lsls	r3, r3, #1
 800ad52:	b29a      	uxth	r2, r3
 800ad54:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ad56:	801a      	strh	r2, [r3, #0]
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	677b      	str	r3, [r7, #116]	@ 0x74
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ad62:	b29b      	uxth	r3, r3
 800ad64:	461a      	mov	r2, r3
 800ad66:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ad68:	4413      	add	r3, r2
 800ad6a:	677b      	str	r3, [r7, #116]	@ 0x74
 800ad6c:	683b      	ldr	r3, [r7, #0]
 800ad6e:	781b      	ldrb	r3, [r3, #0]
 800ad70:	00da      	lsls	r2, r3, #3
 800ad72:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ad74:	4413      	add	r3, r2
 800ad76:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800ad7a:	673b      	str	r3, [r7, #112]	@ 0x70
 800ad7c:	683b      	ldr	r3, [r7, #0]
 800ad7e:	895b      	ldrh	r3, [r3, #10]
 800ad80:	085b      	lsrs	r3, r3, #1
 800ad82:	b29b      	uxth	r3, r3
 800ad84:	005b      	lsls	r3, r3, #1
 800ad86:	b29a      	uxth	r2, r3
 800ad88:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ad8a:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800ad8c:	683b      	ldr	r3, [r7, #0]
 800ad8e:	785b      	ldrb	r3, [r3, #1]
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	f040 81af 	bne.w	800b0f4 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ad96:	687a      	ldr	r2, [r7, #4]
 800ad98:	683b      	ldr	r3, [r7, #0]
 800ad9a:	781b      	ldrb	r3, [r3, #0]
 800ad9c:	009b      	lsls	r3, r3, #2
 800ad9e:	4413      	add	r3, r2
 800ada0:	881b      	ldrh	r3, [r3, #0]
 800ada2:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800ada6:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800adaa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d01d      	beq.n	800adee <USB_ActivateEndpoint+0x53e>
 800adb2:	687a      	ldr	r2, [r7, #4]
 800adb4:	683b      	ldr	r3, [r7, #0]
 800adb6:	781b      	ldrb	r3, [r3, #0]
 800adb8:	009b      	lsls	r3, r3, #2
 800adba:	4413      	add	r3, r2
 800adbc:	881b      	ldrh	r3, [r3, #0]
 800adbe:	b29b      	uxth	r3, r3
 800adc0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800adc4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800adc8:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800adcc:	687a      	ldr	r2, [r7, #4]
 800adce:	683b      	ldr	r3, [r7, #0]
 800add0:	781b      	ldrb	r3, [r3, #0]
 800add2:	009b      	lsls	r3, r3, #2
 800add4:	441a      	add	r2, r3
 800add6:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800adda:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800adde:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ade2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ade6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800adea:	b29b      	uxth	r3, r3
 800adec:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800adee:	687a      	ldr	r2, [r7, #4]
 800adf0:	683b      	ldr	r3, [r7, #0]
 800adf2:	781b      	ldrb	r3, [r3, #0]
 800adf4:	009b      	lsls	r3, r3, #2
 800adf6:	4413      	add	r3, r2
 800adf8:	881b      	ldrh	r3, [r3, #0]
 800adfa:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800adfe:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800ae02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d01d      	beq.n	800ae46 <USB_ActivateEndpoint+0x596>
 800ae0a:	687a      	ldr	r2, [r7, #4]
 800ae0c:	683b      	ldr	r3, [r7, #0]
 800ae0e:	781b      	ldrb	r3, [r3, #0]
 800ae10:	009b      	lsls	r3, r3, #2
 800ae12:	4413      	add	r3, r2
 800ae14:	881b      	ldrh	r3, [r3, #0]
 800ae16:	b29b      	uxth	r3, r3
 800ae18:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ae1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ae20:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800ae24:	687a      	ldr	r2, [r7, #4]
 800ae26:	683b      	ldr	r3, [r7, #0]
 800ae28:	781b      	ldrb	r3, [r3, #0]
 800ae2a:	009b      	lsls	r3, r3, #2
 800ae2c:	441a      	add	r2, r3
 800ae2e:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800ae32:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ae36:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ae3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ae3e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ae42:	b29b      	uxth	r3, r3
 800ae44:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800ae46:	683b      	ldr	r3, [r7, #0]
 800ae48:	785b      	ldrb	r3, [r3, #1]
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d16b      	bne.n	800af26 <USB_ActivateEndpoint+0x676>
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ae58:	b29b      	uxth	r3, r3
 800ae5a:	461a      	mov	r2, r3
 800ae5c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ae5e:	4413      	add	r3, r2
 800ae60:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ae62:	683b      	ldr	r3, [r7, #0]
 800ae64:	781b      	ldrb	r3, [r3, #0]
 800ae66:	00da      	lsls	r2, r3, #3
 800ae68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ae6a:	4413      	add	r3, r2
 800ae6c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ae70:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ae72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ae74:	881b      	ldrh	r3, [r3, #0]
 800ae76:	b29b      	uxth	r3, r3
 800ae78:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ae7c:	b29a      	uxth	r2, r3
 800ae7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ae80:	801a      	strh	r2, [r3, #0]
 800ae82:	683b      	ldr	r3, [r7, #0]
 800ae84:	691b      	ldr	r3, [r3, #16]
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d10a      	bne.n	800aea0 <USB_ActivateEndpoint+0x5f0>
 800ae8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ae8c:	881b      	ldrh	r3, [r3, #0]
 800ae8e:	b29b      	uxth	r3, r3
 800ae90:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ae94:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ae98:	b29a      	uxth	r2, r3
 800ae9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ae9c:	801a      	strh	r2, [r3, #0]
 800ae9e:	e05d      	b.n	800af5c <USB_ActivateEndpoint+0x6ac>
 800aea0:	683b      	ldr	r3, [r7, #0]
 800aea2:	691b      	ldr	r3, [r3, #16]
 800aea4:	2b3e      	cmp	r3, #62	@ 0x3e
 800aea6:	d81c      	bhi.n	800aee2 <USB_ActivateEndpoint+0x632>
 800aea8:	683b      	ldr	r3, [r7, #0]
 800aeaa:	691b      	ldr	r3, [r3, #16]
 800aeac:	085b      	lsrs	r3, r3, #1
 800aeae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800aeb2:	683b      	ldr	r3, [r7, #0]
 800aeb4:	691b      	ldr	r3, [r3, #16]
 800aeb6:	f003 0301 	and.w	r3, r3, #1
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d004      	beq.n	800aec8 <USB_ActivateEndpoint+0x618>
 800aebe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800aec2:	3301      	adds	r3, #1
 800aec4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800aec8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aeca:	881b      	ldrh	r3, [r3, #0]
 800aecc:	b29a      	uxth	r2, r3
 800aece:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800aed2:	b29b      	uxth	r3, r3
 800aed4:	029b      	lsls	r3, r3, #10
 800aed6:	b29b      	uxth	r3, r3
 800aed8:	4313      	orrs	r3, r2
 800aeda:	b29a      	uxth	r2, r3
 800aedc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aede:	801a      	strh	r2, [r3, #0]
 800aee0:	e03c      	b.n	800af5c <USB_ActivateEndpoint+0x6ac>
 800aee2:	683b      	ldr	r3, [r7, #0]
 800aee4:	691b      	ldr	r3, [r3, #16]
 800aee6:	095b      	lsrs	r3, r3, #5
 800aee8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800aeec:	683b      	ldr	r3, [r7, #0]
 800aeee:	691b      	ldr	r3, [r3, #16]
 800aef0:	f003 031f 	and.w	r3, r3, #31
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d104      	bne.n	800af02 <USB_ActivateEndpoint+0x652>
 800aef8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800aefc:	3b01      	subs	r3, #1
 800aefe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800af02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800af04:	881b      	ldrh	r3, [r3, #0]
 800af06:	b29a      	uxth	r2, r3
 800af08:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800af0c:	b29b      	uxth	r3, r3
 800af0e:	029b      	lsls	r3, r3, #10
 800af10:	b29b      	uxth	r3, r3
 800af12:	4313      	orrs	r3, r2
 800af14:	b29b      	uxth	r3, r3
 800af16:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800af1a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800af1e:	b29a      	uxth	r2, r3
 800af20:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800af22:	801a      	strh	r2, [r3, #0]
 800af24:	e01a      	b.n	800af5c <USB_ActivateEndpoint+0x6ac>
 800af26:	683b      	ldr	r3, [r7, #0]
 800af28:	785b      	ldrb	r3, [r3, #1]
 800af2a:	2b01      	cmp	r3, #1
 800af2c:	d116      	bne.n	800af5c <USB_ActivateEndpoint+0x6ac>
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	657b      	str	r3, [r7, #84]	@ 0x54
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800af38:	b29b      	uxth	r3, r3
 800af3a:	461a      	mov	r2, r3
 800af3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800af3e:	4413      	add	r3, r2
 800af40:	657b      	str	r3, [r7, #84]	@ 0x54
 800af42:	683b      	ldr	r3, [r7, #0]
 800af44:	781b      	ldrb	r3, [r3, #0]
 800af46:	00da      	lsls	r2, r3, #3
 800af48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800af4a:	4413      	add	r3, r2
 800af4c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800af50:	653b      	str	r3, [r7, #80]	@ 0x50
 800af52:	683b      	ldr	r3, [r7, #0]
 800af54:	691b      	ldr	r3, [r3, #16]
 800af56:	b29a      	uxth	r2, r3
 800af58:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800af5a:	801a      	strh	r2, [r3, #0]
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	647b      	str	r3, [r7, #68]	@ 0x44
 800af60:	683b      	ldr	r3, [r7, #0]
 800af62:	785b      	ldrb	r3, [r3, #1]
 800af64:	2b00      	cmp	r3, #0
 800af66:	d16b      	bne.n	800b040 <USB_ActivateEndpoint+0x790>
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800af72:	b29b      	uxth	r3, r3
 800af74:	461a      	mov	r2, r3
 800af76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af78:	4413      	add	r3, r2
 800af7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800af7c:	683b      	ldr	r3, [r7, #0]
 800af7e:	781b      	ldrb	r3, [r3, #0]
 800af80:	00da      	lsls	r2, r3, #3
 800af82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af84:	4413      	add	r3, r2
 800af86:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800af8a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800af8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af8e:	881b      	ldrh	r3, [r3, #0]
 800af90:	b29b      	uxth	r3, r3
 800af92:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800af96:	b29a      	uxth	r2, r3
 800af98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af9a:	801a      	strh	r2, [r3, #0]
 800af9c:	683b      	ldr	r3, [r7, #0]
 800af9e:	691b      	ldr	r3, [r3, #16]
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d10a      	bne.n	800afba <USB_ActivateEndpoint+0x70a>
 800afa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afa6:	881b      	ldrh	r3, [r3, #0]
 800afa8:	b29b      	uxth	r3, r3
 800afaa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800afae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800afb2:	b29a      	uxth	r2, r3
 800afb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afb6:	801a      	strh	r2, [r3, #0]
 800afb8:	e05b      	b.n	800b072 <USB_ActivateEndpoint+0x7c2>
 800afba:	683b      	ldr	r3, [r7, #0]
 800afbc:	691b      	ldr	r3, [r3, #16]
 800afbe:	2b3e      	cmp	r3, #62	@ 0x3e
 800afc0:	d81c      	bhi.n	800affc <USB_ActivateEndpoint+0x74c>
 800afc2:	683b      	ldr	r3, [r7, #0]
 800afc4:	691b      	ldr	r3, [r3, #16]
 800afc6:	085b      	lsrs	r3, r3, #1
 800afc8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800afcc:	683b      	ldr	r3, [r7, #0]
 800afce:	691b      	ldr	r3, [r3, #16]
 800afd0:	f003 0301 	and.w	r3, r3, #1
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d004      	beq.n	800afe2 <USB_ActivateEndpoint+0x732>
 800afd8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800afdc:	3301      	adds	r3, #1
 800afde:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800afe2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afe4:	881b      	ldrh	r3, [r3, #0]
 800afe6:	b29a      	uxth	r2, r3
 800afe8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800afec:	b29b      	uxth	r3, r3
 800afee:	029b      	lsls	r3, r3, #10
 800aff0:	b29b      	uxth	r3, r3
 800aff2:	4313      	orrs	r3, r2
 800aff4:	b29a      	uxth	r2, r3
 800aff6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aff8:	801a      	strh	r2, [r3, #0]
 800affa:	e03a      	b.n	800b072 <USB_ActivateEndpoint+0x7c2>
 800affc:	683b      	ldr	r3, [r7, #0]
 800affe:	691b      	ldr	r3, [r3, #16]
 800b000:	095b      	lsrs	r3, r3, #5
 800b002:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b006:	683b      	ldr	r3, [r7, #0]
 800b008:	691b      	ldr	r3, [r3, #16]
 800b00a:	f003 031f 	and.w	r3, r3, #31
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d104      	bne.n	800b01c <USB_ActivateEndpoint+0x76c>
 800b012:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b016:	3b01      	subs	r3, #1
 800b018:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b01c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b01e:	881b      	ldrh	r3, [r3, #0]
 800b020:	b29a      	uxth	r2, r3
 800b022:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b026:	b29b      	uxth	r3, r3
 800b028:	029b      	lsls	r3, r3, #10
 800b02a:	b29b      	uxth	r3, r3
 800b02c:	4313      	orrs	r3, r2
 800b02e:	b29b      	uxth	r3, r3
 800b030:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b034:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b038:	b29a      	uxth	r2, r3
 800b03a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b03c:	801a      	strh	r2, [r3, #0]
 800b03e:	e018      	b.n	800b072 <USB_ActivateEndpoint+0x7c2>
 800b040:	683b      	ldr	r3, [r7, #0]
 800b042:	785b      	ldrb	r3, [r3, #1]
 800b044:	2b01      	cmp	r3, #1
 800b046:	d114      	bne.n	800b072 <USB_ActivateEndpoint+0x7c2>
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b04e:	b29b      	uxth	r3, r3
 800b050:	461a      	mov	r2, r3
 800b052:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b054:	4413      	add	r3, r2
 800b056:	647b      	str	r3, [r7, #68]	@ 0x44
 800b058:	683b      	ldr	r3, [r7, #0]
 800b05a:	781b      	ldrb	r3, [r3, #0]
 800b05c:	00da      	lsls	r2, r3, #3
 800b05e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b060:	4413      	add	r3, r2
 800b062:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b066:	643b      	str	r3, [r7, #64]	@ 0x40
 800b068:	683b      	ldr	r3, [r7, #0]
 800b06a:	691b      	ldr	r3, [r3, #16]
 800b06c:	b29a      	uxth	r2, r3
 800b06e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b070:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800b072:	687a      	ldr	r2, [r7, #4]
 800b074:	683b      	ldr	r3, [r7, #0]
 800b076:	781b      	ldrb	r3, [r3, #0]
 800b078:	009b      	lsls	r3, r3, #2
 800b07a:	4413      	add	r3, r2
 800b07c:	881b      	ldrh	r3, [r3, #0]
 800b07e:	b29b      	uxth	r3, r3
 800b080:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b084:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b088:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800b08a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b08c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800b090:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800b092:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b094:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800b098:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800b09a:	687a      	ldr	r2, [r7, #4]
 800b09c:	683b      	ldr	r3, [r7, #0]
 800b09e:	781b      	ldrb	r3, [r3, #0]
 800b0a0:	009b      	lsls	r3, r3, #2
 800b0a2:	441a      	add	r2, r3
 800b0a4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b0a6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b0aa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b0ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b0b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b0b6:	b29b      	uxth	r3, r3
 800b0b8:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b0ba:	687a      	ldr	r2, [r7, #4]
 800b0bc:	683b      	ldr	r3, [r7, #0]
 800b0be:	781b      	ldrb	r3, [r3, #0]
 800b0c0:	009b      	lsls	r3, r3, #2
 800b0c2:	4413      	add	r3, r2
 800b0c4:	881b      	ldrh	r3, [r3, #0]
 800b0c6:	b29b      	uxth	r3, r3
 800b0c8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b0cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b0d0:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800b0d2:	687a      	ldr	r2, [r7, #4]
 800b0d4:	683b      	ldr	r3, [r7, #0]
 800b0d6:	781b      	ldrb	r3, [r3, #0]
 800b0d8:	009b      	lsls	r3, r3, #2
 800b0da:	441a      	add	r2, r3
 800b0dc:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800b0de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b0e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b0e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b0ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b0ee:	b29b      	uxth	r3, r3
 800b0f0:	8013      	strh	r3, [r2, #0]
 800b0f2:	e0bc      	b.n	800b26e <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b0f4:	687a      	ldr	r2, [r7, #4]
 800b0f6:	683b      	ldr	r3, [r7, #0]
 800b0f8:	781b      	ldrb	r3, [r3, #0]
 800b0fa:	009b      	lsls	r3, r3, #2
 800b0fc:	4413      	add	r3, r2
 800b0fe:	881b      	ldrh	r3, [r3, #0]
 800b100:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800b104:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800b108:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d01d      	beq.n	800b14c <USB_ActivateEndpoint+0x89c>
 800b110:	687a      	ldr	r2, [r7, #4]
 800b112:	683b      	ldr	r3, [r7, #0]
 800b114:	781b      	ldrb	r3, [r3, #0]
 800b116:	009b      	lsls	r3, r3, #2
 800b118:	4413      	add	r3, r2
 800b11a:	881b      	ldrh	r3, [r3, #0]
 800b11c:	b29b      	uxth	r3, r3
 800b11e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b122:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b126:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800b12a:	687a      	ldr	r2, [r7, #4]
 800b12c:	683b      	ldr	r3, [r7, #0]
 800b12e:	781b      	ldrb	r3, [r3, #0]
 800b130:	009b      	lsls	r3, r3, #2
 800b132:	441a      	add	r2, r3
 800b134:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800b138:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b13c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b140:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b144:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b148:	b29b      	uxth	r3, r3
 800b14a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b14c:	687a      	ldr	r2, [r7, #4]
 800b14e:	683b      	ldr	r3, [r7, #0]
 800b150:	781b      	ldrb	r3, [r3, #0]
 800b152:	009b      	lsls	r3, r3, #2
 800b154:	4413      	add	r3, r2
 800b156:	881b      	ldrh	r3, [r3, #0]
 800b158:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800b15c:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800b160:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b164:	2b00      	cmp	r3, #0
 800b166:	d01d      	beq.n	800b1a4 <USB_ActivateEndpoint+0x8f4>
 800b168:	687a      	ldr	r2, [r7, #4]
 800b16a:	683b      	ldr	r3, [r7, #0]
 800b16c:	781b      	ldrb	r3, [r3, #0]
 800b16e:	009b      	lsls	r3, r3, #2
 800b170:	4413      	add	r3, r2
 800b172:	881b      	ldrh	r3, [r3, #0]
 800b174:	b29b      	uxth	r3, r3
 800b176:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b17a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b17e:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800b182:	687a      	ldr	r2, [r7, #4]
 800b184:	683b      	ldr	r3, [r7, #0]
 800b186:	781b      	ldrb	r3, [r3, #0]
 800b188:	009b      	lsls	r3, r3, #2
 800b18a:	441a      	add	r2, r3
 800b18c:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800b190:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b194:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b198:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b19c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b1a0:	b29b      	uxth	r3, r3
 800b1a2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800b1a4:	683b      	ldr	r3, [r7, #0]
 800b1a6:	78db      	ldrb	r3, [r3, #3]
 800b1a8:	2b01      	cmp	r3, #1
 800b1aa:	d024      	beq.n	800b1f6 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800b1ac:	687a      	ldr	r2, [r7, #4]
 800b1ae:	683b      	ldr	r3, [r7, #0]
 800b1b0:	781b      	ldrb	r3, [r3, #0]
 800b1b2:	009b      	lsls	r3, r3, #2
 800b1b4:	4413      	add	r3, r2
 800b1b6:	881b      	ldrh	r3, [r3, #0]
 800b1b8:	b29b      	uxth	r3, r3
 800b1ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b1be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b1c2:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800b1c6:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800b1ca:	f083 0320 	eor.w	r3, r3, #32
 800b1ce:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800b1d2:	687a      	ldr	r2, [r7, #4]
 800b1d4:	683b      	ldr	r3, [r7, #0]
 800b1d6:	781b      	ldrb	r3, [r3, #0]
 800b1d8:	009b      	lsls	r3, r3, #2
 800b1da:	441a      	add	r2, r3
 800b1dc:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800b1e0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b1e4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b1e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b1ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b1f0:	b29b      	uxth	r3, r3
 800b1f2:	8013      	strh	r3, [r2, #0]
 800b1f4:	e01d      	b.n	800b232 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b1f6:	687a      	ldr	r2, [r7, #4]
 800b1f8:	683b      	ldr	r3, [r7, #0]
 800b1fa:	781b      	ldrb	r3, [r3, #0]
 800b1fc:	009b      	lsls	r3, r3, #2
 800b1fe:	4413      	add	r3, r2
 800b200:	881b      	ldrh	r3, [r3, #0]
 800b202:	b29b      	uxth	r3, r3
 800b204:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b208:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b20c:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800b210:	687a      	ldr	r2, [r7, #4]
 800b212:	683b      	ldr	r3, [r7, #0]
 800b214:	781b      	ldrb	r3, [r3, #0]
 800b216:	009b      	lsls	r3, r3, #2
 800b218:	441a      	add	r2, r3
 800b21a:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800b21e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b222:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b226:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b22a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b22e:	b29b      	uxth	r3, r3
 800b230:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b232:	687a      	ldr	r2, [r7, #4]
 800b234:	683b      	ldr	r3, [r7, #0]
 800b236:	781b      	ldrb	r3, [r3, #0]
 800b238:	009b      	lsls	r3, r3, #2
 800b23a:	4413      	add	r3, r2
 800b23c:	881b      	ldrh	r3, [r3, #0]
 800b23e:	b29b      	uxth	r3, r3
 800b240:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b244:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b248:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800b24c:	687a      	ldr	r2, [r7, #4]
 800b24e:	683b      	ldr	r3, [r7, #0]
 800b250:	781b      	ldrb	r3, [r3, #0]
 800b252:	009b      	lsls	r3, r3, #2
 800b254:	441a      	add	r2, r3
 800b256:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800b25a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b25e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b262:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b266:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b26a:	b29b      	uxth	r3, r3
 800b26c:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800b26e:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800b272:	4618      	mov	r0, r3
 800b274:	379c      	adds	r7, #156	@ 0x9c
 800b276:	46bd      	mov	sp, r7
 800b278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b27c:	4770      	bx	lr
 800b27e:	bf00      	nop

0800b280 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b280:	b480      	push	{r7}
 800b282:	b08d      	sub	sp, #52	@ 0x34
 800b284:	af00      	add	r7, sp, #0
 800b286:	6078      	str	r0, [r7, #4]
 800b288:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800b28a:	683b      	ldr	r3, [r7, #0]
 800b28c:	7b1b      	ldrb	r3, [r3, #12]
 800b28e:	2b00      	cmp	r3, #0
 800b290:	f040 808e 	bne.w	800b3b0 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800b294:	683b      	ldr	r3, [r7, #0]
 800b296:	785b      	ldrb	r3, [r3, #1]
 800b298:	2b00      	cmp	r3, #0
 800b29a:	d044      	beq.n	800b326 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b29c:	687a      	ldr	r2, [r7, #4]
 800b29e:	683b      	ldr	r3, [r7, #0]
 800b2a0:	781b      	ldrb	r3, [r3, #0]
 800b2a2:	009b      	lsls	r3, r3, #2
 800b2a4:	4413      	add	r3, r2
 800b2a6:	881b      	ldrh	r3, [r3, #0]
 800b2a8:	81bb      	strh	r3, [r7, #12]
 800b2aa:	89bb      	ldrh	r3, [r7, #12]
 800b2ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d01b      	beq.n	800b2ec <USB_DeactivateEndpoint+0x6c>
 800b2b4:	687a      	ldr	r2, [r7, #4]
 800b2b6:	683b      	ldr	r3, [r7, #0]
 800b2b8:	781b      	ldrb	r3, [r3, #0]
 800b2ba:	009b      	lsls	r3, r3, #2
 800b2bc:	4413      	add	r3, r2
 800b2be:	881b      	ldrh	r3, [r3, #0]
 800b2c0:	b29b      	uxth	r3, r3
 800b2c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b2c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b2ca:	817b      	strh	r3, [r7, #10]
 800b2cc:	687a      	ldr	r2, [r7, #4]
 800b2ce:	683b      	ldr	r3, [r7, #0]
 800b2d0:	781b      	ldrb	r3, [r3, #0]
 800b2d2:	009b      	lsls	r3, r3, #2
 800b2d4:	441a      	add	r2, r3
 800b2d6:	897b      	ldrh	r3, [r7, #10]
 800b2d8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b2dc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b2e0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b2e4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b2e8:	b29b      	uxth	r3, r3
 800b2ea:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b2ec:	687a      	ldr	r2, [r7, #4]
 800b2ee:	683b      	ldr	r3, [r7, #0]
 800b2f0:	781b      	ldrb	r3, [r3, #0]
 800b2f2:	009b      	lsls	r3, r3, #2
 800b2f4:	4413      	add	r3, r2
 800b2f6:	881b      	ldrh	r3, [r3, #0]
 800b2f8:	b29b      	uxth	r3, r3
 800b2fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b2fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b302:	813b      	strh	r3, [r7, #8]
 800b304:	687a      	ldr	r2, [r7, #4]
 800b306:	683b      	ldr	r3, [r7, #0]
 800b308:	781b      	ldrb	r3, [r3, #0]
 800b30a:	009b      	lsls	r3, r3, #2
 800b30c:	441a      	add	r2, r3
 800b30e:	893b      	ldrh	r3, [r7, #8]
 800b310:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b314:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b318:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b31c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b320:	b29b      	uxth	r3, r3
 800b322:	8013      	strh	r3, [r2, #0]
 800b324:	e192      	b.n	800b64c <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b326:	687a      	ldr	r2, [r7, #4]
 800b328:	683b      	ldr	r3, [r7, #0]
 800b32a:	781b      	ldrb	r3, [r3, #0]
 800b32c:	009b      	lsls	r3, r3, #2
 800b32e:	4413      	add	r3, r2
 800b330:	881b      	ldrh	r3, [r3, #0]
 800b332:	827b      	strh	r3, [r7, #18]
 800b334:	8a7b      	ldrh	r3, [r7, #18]
 800b336:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d01b      	beq.n	800b376 <USB_DeactivateEndpoint+0xf6>
 800b33e:	687a      	ldr	r2, [r7, #4]
 800b340:	683b      	ldr	r3, [r7, #0]
 800b342:	781b      	ldrb	r3, [r3, #0]
 800b344:	009b      	lsls	r3, r3, #2
 800b346:	4413      	add	r3, r2
 800b348:	881b      	ldrh	r3, [r3, #0]
 800b34a:	b29b      	uxth	r3, r3
 800b34c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b350:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b354:	823b      	strh	r3, [r7, #16]
 800b356:	687a      	ldr	r2, [r7, #4]
 800b358:	683b      	ldr	r3, [r7, #0]
 800b35a:	781b      	ldrb	r3, [r3, #0]
 800b35c:	009b      	lsls	r3, r3, #2
 800b35e:	441a      	add	r2, r3
 800b360:	8a3b      	ldrh	r3, [r7, #16]
 800b362:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b366:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b36a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b36e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b372:	b29b      	uxth	r3, r3
 800b374:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b376:	687a      	ldr	r2, [r7, #4]
 800b378:	683b      	ldr	r3, [r7, #0]
 800b37a:	781b      	ldrb	r3, [r3, #0]
 800b37c:	009b      	lsls	r3, r3, #2
 800b37e:	4413      	add	r3, r2
 800b380:	881b      	ldrh	r3, [r3, #0]
 800b382:	b29b      	uxth	r3, r3
 800b384:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b388:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b38c:	81fb      	strh	r3, [r7, #14]
 800b38e:	687a      	ldr	r2, [r7, #4]
 800b390:	683b      	ldr	r3, [r7, #0]
 800b392:	781b      	ldrb	r3, [r3, #0]
 800b394:	009b      	lsls	r3, r3, #2
 800b396:	441a      	add	r2, r3
 800b398:	89fb      	ldrh	r3, [r7, #14]
 800b39a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b39e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b3a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b3a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b3aa:	b29b      	uxth	r3, r3
 800b3ac:	8013      	strh	r3, [r2, #0]
 800b3ae:	e14d      	b.n	800b64c <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800b3b0:	683b      	ldr	r3, [r7, #0]
 800b3b2:	785b      	ldrb	r3, [r3, #1]
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	f040 80a5 	bne.w	800b504 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b3ba:	687a      	ldr	r2, [r7, #4]
 800b3bc:	683b      	ldr	r3, [r7, #0]
 800b3be:	781b      	ldrb	r3, [r3, #0]
 800b3c0:	009b      	lsls	r3, r3, #2
 800b3c2:	4413      	add	r3, r2
 800b3c4:	881b      	ldrh	r3, [r3, #0]
 800b3c6:	843b      	strh	r3, [r7, #32]
 800b3c8:	8c3b      	ldrh	r3, [r7, #32]
 800b3ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	d01b      	beq.n	800b40a <USB_DeactivateEndpoint+0x18a>
 800b3d2:	687a      	ldr	r2, [r7, #4]
 800b3d4:	683b      	ldr	r3, [r7, #0]
 800b3d6:	781b      	ldrb	r3, [r3, #0]
 800b3d8:	009b      	lsls	r3, r3, #2
 800b3da:	4413      	add	r3, r2
 800b3dc:	881b      	ldrh	r3, [r3, #0]
 800b3de:	b29b      	uxth	r3, r3
 800b3e0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b3e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b3e8:	83fb      	strh	r3, [r7, #30]
 800b3ea:	687a      	ldr	r2, [r7, #4]
 800b3ec:	683b      	ldr	r3, [r7, #0]
 800b3ee:	781b      	ldrb	r3, [r3, #0]
 800b3f0:	009b      	lsls	r3, r3, #2
 800b3f2:	441a      	add	r2, r3
 800b3f4:	8bfb      	ldrh	r3, [r7, #30]
 800b3f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b3fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b3fe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b402:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b406:	b29b      	uxth	r3, r3
 800b408:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b40a:	687a      	ldr	r2, [r7, #4]
 800b40c:	683b      	ldr	r3, [r7, #0]
 800b40e:	781b      	ldrb	r3, [r3, #0]
 800b410:	009b      	lsls	r3, r3, #2
 800b412:	4413      	add	r3, r2
 800b414:	881b      	ldrh	r3, [r3, #0]
 800b416:	83bb      	strh	r3, [r7, #28]
 800b418:	8bbb      	ldrh	r3, [r7, #28]
 800b41a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d01b      	beq.n	800b45a <USB_DeactivateEndpoint+0x1da>
 800b422:	687a      	ldr	r2, [r7, #4]
 800b424:	683b      	ldr	r3, [r7, #0]
 800b426:	781b      	ldrb	r3, [r3, #0]
 800b428:	009b      	lsls	r3, r3, #2
 800b42a:	4413      	add	r3, r2
 800b42c:	881b      	ldrh	r3, [r3, #0]
 800b42e:	b29b      	uxth	r3, r3
 800b430:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b434:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b438:	837b      	strh	r3, [r7, #26]
 800b43a:	687a      	ldr	r2, [r7, #4]
 800b43c:	683b      	ldr	r3, [r7, #0]
 800b43e:	781b      	ldrb	r3, [r3, #0]
 800b440:	009b      	lsls	r3, r3, #2
 800b442:	441a      	add	r2, r3
 800b444:	8b7b      	ldrh	r3, [r7, #26]
 800b446:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b44a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b44e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b452:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b456:	b29b      	uxth	r3, r3
 800b458:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800b45a:	687a      	ldr	r2, [r7, #4]
 800b45c:	683b      	ldr	r3, [r7, #0]
 800b45e:	781b      	ldrb	r3, [r3, #0]
 800b460:	009b      	lsls	r3, r3, #2
 800b462:	4413      	add	r3, r2
 800b464:	881b      	ldrh	r3, [r3, #0]
 800b466:	b29b      	uxth	r3, r3
 800b468:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b46c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b470:	833b      	strh	r3, [r7, #24]
 800b472:	687a      	ldr	r2, [r7, #4]
 800b474:	683b      	ldr	r3, [r7, #0]
 800b476:	781b      	ldrb	r3, [r3, #0]
 800b478:	009b      	lsls	r3, r3, #2
 800b47a:	441a      	add	r2, r3
 800b47c:	8b3b      	ldrh	r3, [r7, #24]
 800b47e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b482:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b486:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b48a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b48e:	b29b      	uxth	r3, r3
 800b490:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b492:	687a      	ldr	r2, [r7, #4]
 800b494:	683b      	ldr	r3, [r7, #0]
 800b496:	781b      	ldrb	r3, [r3, #0]
 800b498:	009b      	lsls	r3, r3, #2
 800b49a:	4413      	add	r3, r2
 800b49c:	881b      	ldrh	r3, [r3, #0]
 800b49e:	b29b      	uxth	r3, r3
 800b4a0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b4a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b4a8:	82fb      	strh	r3, [r7, #22]
 800b4aa:	687a      	ldr	r2, [r7, #4]
 800b4ac:	683b      	ldr	r3, [r7, #0]
 800b4ae:	781b      	ldrb	r3, [r3, #0]
 800b4b0:	009b      	lsls	r3, r3, #2
 800b4b2:	441a      	add	r2, r3
 800b4b4:	8afb      	ldrh	r3, [r7, #22]
 800b4b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b4ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b4be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b4c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b4c6:	b29b      	uxth	r3, r3
 800b4c8:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b4ca:	687a      	ldr	r2, [r7, #4]
 800b4cc:	683b      	ldr	r3, [r7, #0]
 800b4ce:	781b      	ldrb	r3, [r3, #0]
 800b4d0:	009b      	lsls	r3, r3, #2
 800b4d2:	4413      	add	r3, r2
 800b4d4:	881b      	ldrh	r3, [r3, #0]
 800b4d6:	b29b      	uxth	r3, r3
 800b4d8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b4dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b4e0:	82bb      	strh	r3, [r7, #20]
 800b4e2:	687a      	ldr	r2, [r7, #4]
 800b4e4:	683b      	ldr	r3, [r7, #0]
 800b4e6:	781b      	ldrb	r3, [r3, #0]
 800b4e8:	009b      	lsls	r3, r3, #2
 800b4ea:	441a      	add	r2, r3
 800b4ec:	8abb      	ldrh	r3, [r7, #20]
 800b4ee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b4f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b4f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b4fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b4fe:	b29b      	uxth	r3, r3
 800b500:	8013      	strh	r3, [r2, #0]
 800b502:	e0a3      	b.n	800b64c <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b504:	687a      	ldr	r2, [r7, #4]
 800b506:	683b      	ldr	r3, [r7, #0]
 800b508:	781b      	ldrb	r3, [r3, #0]
 800b50a:	009b      	lsls	r3, r3, #2
 800b50c:	4413      	add	r3, r2
 800b50e:	881b      	ldrh	r3, [r3, #0]
 800b510:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800b512:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800b514:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d01b      	beq.n	800b554 <USB_DeactivateEndpoint+0x2d4>
 800b51c:	687a      	ldr	r2, [r7, #4]
 800b51e:	683b      	ldr	r3, [r7, #0]
 800b520:	781b      	ldrb	r3, [r3, #0]
 800b522:	009b      	lsls	r3, r3, #2
 800b524:	4413      	add	r3, r2
 800b526:	881b      	ldrh	r3, [r3, #0]
 800b528:	b29b      	uxth	r3, r3
 800b52a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b52e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b532:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800b534:	687a      	ldr	r2, [r7, #4]
 800b536:	683b      	ldr	r3, [r7, #0]
 800b538:	781b      	ldrb	r3, [r3, #0]
 800b53a:	009b      	lsls	r3, r3, #2
 800b53c:	441a      	add	r2, r3
 800b53e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800b540:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b544:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b548:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b54c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b550:	b29b      	uxth	r3, r3
 800b552:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b554:	687a      	ldr	r2, [r7, #4]
 800b556:	683b      	ldr	r3, [r7, #0]
 800b558:	781b      	ldrb	r3, [r3, #0]
 800b55a:	009b      	lsls	r3, r3, #2
 800b55c:	4413      	add	r3, r2
 800b55e:	881b      	ldrh	r3, [r3, #0]
 800b560:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800b562:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800b564:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d01b      	beq.n	800b5a4 <USB_DeactivateEndpoint+0x324>
 800b56c:	687a      	ldr	r2, [r7, #4]
 800b56e:	683b      	ldr	r3, [r7, #0]
 800b570:	781b      	ldrb	r3, [r3, #0]
 800b572:	009b      	lsls	r3, r3, #2
 800b574:	4413      	add	r3, r2
 800b576:	881b      	ldrh	r3, [r3, #0]
 800b578:	b29b      	uxth	r3, r3
 800b57a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b57e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b582:	853b      	strh	r3, [r7, #40]	@ 0x28
 800b584:	687a      	ldr	r2, [r7, #4]
 800b586:	683b      	ldr	r3, [r7, #0]
 800b588:	781b      	ldrb	r3, [r3, #0]
 800b58a:	009b      	lsls	r3, r3, #2
 800b58c:	441a      	add	r2, r3
 800b58e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b590:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b594:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b598:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b59c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b5a0:	b29b      	uxth	r3, r3
 800b5a2:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800b5a4:	687a      	ldr	r2, [r7, #4]
 800b5a6:	683b      	ldr	r3, [r7, #0]
 800b5a8:	781b      	ldrb	r3, [r3, #0]
 800b5aa:	009b      	lsls	r3, r3, #2
 800b5ac:	4413      	add	r3, r2
 800b5ae:	881b      	ldrh	r3, [r3, #0]
 800b5b0:	b29b      	uxth	r3, r3
 800b5b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b5b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b5ba:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800b5bc:	687a      	ldr	r2, [r7, #4]
 800b5be:	683b      	ldr	r3, [r7, #0]
 800b5c0:	781b      	ldrb	r3, [r3, #0]
 800b5c2:	009b      	lsls	r3, r3, #2
 800b5c4:	441a      	add	r2, r3
 800b5c6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800b5c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b5cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b5d0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b5d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b5d8:	b29b      	uxth	r3, r3
 800b5da:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b5dc:	687a      	ldr	r2, [r7, #4]
 800b5de:	683b      	ldr	r3, [r7, #0]
 800b5e0:	781b      	ldrb	r3, [r3, #0]
 800b5e2:	009b      	lsls	r3, r3, #2
 800b5e4:	4413      	add	r3, r2
 800b5e6:	881b      	ldrh	r3, [r3, #0]
 800b5e8:	b29b      	uxth	r3, r3
 800b5ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b5ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b5f2:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800b5f4:	687a      	ldr	r2, [r7, #4]
 800b5f6:	683b      	ldr	r3, [r7, #0]
 800b5f8:	781b      	ldrb	r3, [r3, #0]
 800b5fa:	009b      	lsls	r3, r3, #2
 800b5fc:	441a      	add	r2, r3
 800b5fe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b600:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b604:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b608:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b60c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b610:	b29b      	uxth	r3, r3
 800b612:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b614:	687a      	ldr	r2, [r7, #4]
 800b616:	683b      	ldr	r3, [r7, #0]
 800b618:	781b      	ldrb	r3, [r3, #0]
 800b61a:	009b      	lsls	r3, r3, #2
 800b61c:	4413      	add	r3, r2
 800b61e:	881b      	ldrh	r3, [r3, #0]
 800b620:	b29b      	uxth	r3, r3
 800b622:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b626:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b62a:	847b      	strh	r3, [r7, #34]	@ 0x22
 800b62c:	687a      	ldr	r2, [r7, #4]
 800b62e:	683b      	ldr	r3, [r7, #0]
 800b630:	781b      	ldrb	r3, [r3, #0]
 800b632:	009b      	lsls	r3, r3, #2
 800b634:	441a      	add	r2, r3
 800b636:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b638:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b63c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b640:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b644:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b648:	b29b      	uxth	r3, r3
 800b64a:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800b64c:	2300      	movs	r3, #0
}
 800b64e:	4618      	mov	r0, r3
 800b650:	3734      	adds	r7, #52	@ 0x34
 800b652:	46bd      	mov	sp, r7
 800b654:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b658:	4770      	bx	lr

0800b65a <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b65a:	b580      	push	{r7, lr}
 800b65c:	b0ac      	sub	sp, #176	@ 0xb0
 800b65e:	af00      	add	r7, sp, #0
 800b660:	6078      	str	r0, [r7, #4]
 800b662:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b664:	683b      	ldr	r3, [r7, #0]
 800b666:	785b      	ldrb	r3, [r3, #1]
 800b668:	2b01      	cmp	r3, #1
 800b66a:	f040 84ca 	bne.w	800c002 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800b66e:	683b      	ldr	r3, [r7, #0]
 800b670:	699a      	ldr	r2, [r3, #24]
 800b672:	683b      	ldr	r3, [r7, #0]
 800b674:	691b      	ldr	r3, [r3, #16]
 800b676:	429a      	cmp	r2, r3
 800b678:	d904      	bls.n	800b684 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800b67a:	683b      	ldr	r3, [r7, #0]
 800b67c:	691b      	ldr	r3, [r3, #16]
 800b67e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b682:	e003      	b.n	800b68c <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800b684:	683b      	ldr	r3, [r7, #0]
 800b686:	699b      	ldr	r3, [r3, #24]
 800b688:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800b68c:	683b      	ldr	r3, [r7, #0]
 800b68e:	7b1b      	ldrb	r3, [r3, #12]
 800b690:	2b00      	cmp	r3, #0
 800b692:	d122      	bne.n	800b6da <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800b694:	683b      	ldr	r3, [r7, #0]
 800b696:	6959      	ldr	r1, [r3, #20]
 800b698:	683b      	ldr	r3, [r7, #0]
 800b69a:	88da      	ldrh	r2, [r3, #6]
 800b69c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b6a0:	b29b      	uxth	r3, r3
 800b6a2:	6878      	ldr	r0, [r7, #4]
 800b6a4:	f000 febd 	bl	800c422 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	613b      	str	r3, [r7, #16]
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b6b2:	b29b      	uxth	r3, r3
 800b6b4:	461a      	mov	r2, r3
 800b6b6:	693b      	ldr	r3, [r7, #16]
 800b6b8:	4413      	add	r3, r2
 800b6ba:	613b      	str	r3, [r7, #16]
 800b6bc:	683b      	ldr	r3, [r7, #0]
 800b6be:	781b      	ldrb	r3, [r3, #0]
 800b6c0:	00da      	lsls	r2, r3, #3
 800b6c2:	693b      	ldr	r3, [r7, #16]
 800b6c4:	4413      	add	r3, r2
 800b6c6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b6ca:	60fb      	str	r3, [r7, #12]
 800b6cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b6d0:	b29a      	uxth	r2, r3
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	801a      	strh	r2, [r3, #0]
 800b6d6:	f000 bc6f 	b.w	800bfb8 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800b6da:	683b      	ldr	r3, [r7, #0]
 800b6dc:	78db      	ldrb	r3, [r3, #3]
 800b6de:	2b02      	cmp	r3, #2
 800b6e0:	f040 831e 	bne.w	800bd20 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800b6e4:	683b      	ldr	r3, [r7, #0]
 800b6e6:	6a1a      	ldr	r2, [r3, #32]
 800b6e8:	683b      	ldr	r3, [r7, #0]
 800b6ea:	691b      	ldr	r3, [r3, #16]
 800b6ec:	429a      	cmp	r2, r3
 800b6ee:	f240 82cf 	bls.w	800bc90 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800b6f2:	687a      	ldr	r2, [r7, #4]
 800b6f4:	683b      	ldr	r3, [r7, #0]
 800b6f6:	781b      	ldrb	r3, [r3, #0]
 800b6f8:	009b      	lsls	r3, r3, #2
 800b6fa:	4413      	add	r3, r2
 800b6fc:	881b      	ldrh	r3, [r3, #0]
 800b6fe:	b29b      	uxth	r3, r3
 800b700:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b704:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b708:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800b70c:	687a      	ldr	r2, [r7, #4]
 800b70e:	683b      	ldr	r3, [r7, #0]
 800b710:	781b      	ldrb	r3, [r3, #0]
 800b712:	009b      	lsls	r3, r3, #2
 800b714:	441a      	add	r2, r3
 800b716:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800b71a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b71e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b722:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800b726:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b72a:	b29b      	uxth	r3, r3
 800b72c:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800b72e:	683b      	ldr	r3, [r7, #0]
 800b730:	6a1a      	ldr	r2, [r3, #32]
 800b732:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b736:	1ad2      	subs	r2, r2, r3
 800b738:	683b      	ldr	r3, [r7, #0]
 800b73a:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800b73c:	687a      	ldr	r2, [r7, #4]
 800b73e:	683b      	ldr	r3, [r7, #0]
 800b740:	781b      	ldrb	r3, [r3, #0]
 800b742:	009b      	lsls	r3, r3, #2
 800b744:	4413      	add	r3, r2
 800b746:	881b      	ldrh	r3, [r3, #0]
 800b748:	b29b      	uxth	r3, r3
 800b74a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b74e:	2b00      	cmp	r3, #0
 800b750:	f000 814f 	beq.w	800b9f2 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	633b      	str	r3, [r7, #48]	@ 0x30
 800b758:	683b      	ldr	r3, [r7, #0]
 800b75a:	785b      	ldrb	r3, [r3, #1]
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d16b      	bne.n	800b838 <USB_EPStartXfer+0x1de>
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b76a:	b29b      	uxth	r3, r3
 800b76c:	461a      	mov	r2, r3
 800b76e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b770:	4413      	add	r3, r2
 800b772:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b774:	683b      	ldr	r3, [r7, #0]
 800b776:	781b      	ldrb	r3, [r3, #0]
 800b778:	00da      	lsls	r2, r3, #3
 800b77a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b77c:	4413      	add	r3, r2
 800b77e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b782:	627b      	str	r3, [r7, #36]	@ 0x24
 800b784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b786:	881b      	ldrh	r3, [r3, #0]
 800b788:	b29b      	uxth	r3, r3
 800b78a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b78e:	b29a      	uxth	r2, r3
 800b790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b792:	801a      	strh	r2, [r3, #0]
 800b794:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d10a      	bne.n	800b7b2 <USB_EPStartXfer+0x158>
 800b79c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b79e:	881b      	ldrh	r3, [r3, #0]
 800b7a0:	b29b      	uxth	r3, r3
 800b7a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b7a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b7aa:	b29a      	uxth	r2, r3
 800b7ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7ae:	801a      	strh	r2, [r3, #0]
 800b7b0:	e05b      	b.n	800b86a <USB_EPStartXfer+0x210>
 800b7b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b7b6:	2b3e      	cmp	r3, #62	@ 0x3e
 800b7b8:	d81c      	bhi.n	800b7f4 <USB_EPStartXfer+0x19a>
 800b7ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b7be:	085b      	lsrs	r3, r3, #1
 800b7c0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b7c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b7c8:	f003 0301 	and.w	r3, r3, #1
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d004      	beq.n	800b7da <USB_EPStartXfer+0x180>
 800b7d0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b7d4:	3301      	adds	r3, #1
 800b7d6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b7da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7dc:	881b      	ldrh	r3, [r3, #0]
 800b7de:	b29a      	uxth	r2, r3
 800b7e0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b7e4:	b29b      	uxth	r3, r3
 800b7e6:	029b      	lsls	r3, r3, #10
 800b7e8:	b29b      	uxth	r3, r3
 800b7ea:	4313      	orrs	r3, r2
 800b7ec:	b29a      	uxth	r2, r3
 800b7ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7f0:	801a      	strh	r2, [r3, #0]
 800b7f2:	e03a      	b.n	800b86a <USB_EPStartXfer+0x210>
 800b7f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b7f8:	095b      	lsrs	r3, r3, #5
 800b7fa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b7fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b802:	f003 031f 	and.w	r3, r3, #31
 800b806:	2b00      	cmp	r3, #0
 800b808:	d104      	bne.n	800b814 <USB_EPStartXfer+0x1ba>
 800b80a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b80e:	3b01      	subs	r3, #1
 800b810:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b816:	881b      	ldrh	r3, [r3, #0]
 800b818:	b29a      	uxth	r2, r3
 800b81a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b81e:	b29b      	uxth	r3, r3
 800b820:	029b      	lsls	r3, r3, #10
 800b822:	b29b      	uxth	r3, r3
 800b824:	4313      	orrs	r3, r2
 800b826:	b29b      	uxth	r3, r3
 800b828:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b82c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b830:	b29a      	uxth	r2, r3
 800b832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b834:	801a      	strh	r2, [r3, #0]
 800b836:	e018      	b.n	800b86a <USB_EPStartXfer+0x210>
 800b838:	683b      	ldr	r3, [r7, #0]
 800b83a:	785b      	ldrb	r3, [r3, #1]
 800b83c:	2b01      	cmp	r3, #1
 800b83e:	d114      	bne.n	800b86a <USB_EPStartXfer+0x210>
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b846:	b29b      	uxth	r3, r3
 800b848:	461a      	mov	r2, r3
 800b84a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b84c:	4413      	add	r3, r2
 800b84e:	633b      	str	r3, [r7, #48]	@ 0x30
 800b850:	683b      	ldr	r3, [r7, #0]
 800b852:	781b      	ldrb	r3, [r3, #0]
 800b854:	00da      	lsls	r2, r3, #3
 800b856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b858:	4413      	add	r3, r2
 800b85a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b85e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b860:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b864:	b29a      	uxth	r2, r3
 800b866:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b868:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800b86a:	683b      	ldr	r3, [r7, #0]
 800b86c:	895b      	ldrh	r3, [r3, #10]
 800b86e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b872:	683b      	ldr	r3, [r7, #0]
 800b874:	6959      	ldr	r1, [r3, #20]
 800b876:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b87a:	b29b      	uxth	r3, r3
 800b87c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b880:	6878      	ldr	r0, [r7, #4]
 800b882:	f000 fdce 	bl	800c422 <USB_WritePMA>
            ep->xfer_buff += len;
 800b886:	683b      	ldr	r3, [r7, #0]
 800b888:	695a      	ldr	r2, [r3, #20]
 800b88a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b88e:	441a      	add	r2, r3
 800b890:	683b      	ldr	r3, [r7, #0]
 800b892:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800b894:	683b      	ldr	r3, [r7, #0]
 800b896:	6a1a      	ldr	r2, [r3, #32]
 800b898:	683b      	ldr	r3, [r7, #0]
 800b89a:	691b      	ldr	r3, [r3, #16]
 800b89c:	429a      	cmp	r2, r3
 800b89e:	d907      	bls.n	800b8b0 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800b8a0:	683b      	ldr	r3, [r7, #0]
 800b8a2:	6a1a      	ldr	r2, [r3, #32]
 800b8a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b8a8:	1ad2      	subs	r2, r2, r3
 800b8aa:	683b      	ldr	r3, [r7, #0]
 800b8ac:	621a      	str	r2, [r3, #32]
 800b8ae:	e006      	b.n	800b8be <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800b8b0:	683b      	ldr	r3, [r7, #0]
 800b8b2:	6a1b      	ldr	r3, [r3, #32]
 800b8b4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800b8b8:	683b      	ldr	r3, [r7, #0]
 800b8ba:	2200      	movs	r2, #0
 800b8bc:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b8be:	683b      	ldr	r3, [r7, #0]
 800b8c0:	785b      	ldrb	r3, [r3, #1]
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d16b      	bne.n	800b99e <USB_EPStartXfer+0x344>
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	61bb      	str	r3, [r7, #24]
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b8d0:	b29b      	uxth	r3, r3
 800b8d2:	461a      	mov	r2, r3
 800b8d4:	69bb      	ldr	r3, [r7, #24]
 800b8d6:	4413      	add	r3, r2
 800b8d8:	61bb      	str	r3, [r7, #24]
 800b8da:	683b      	ldr	r3, [r7, #0]
 800b8dc:	781b      	ldrb	r3, [r3, #0]
 800b8de:	00da      	lsls	r2, r3, #3
 800b8e0:	69bb      	ldr	r3, [r7, #24]
 800b8e2:	4413      	add	r3, r2
 800b8e4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b8e8:	617b      	str	r3, [r7, #20]
 800b8ea:	697b      	ldr	r3, [r7, #20]
 800b8ec:	881b      	ldrh	r3, [r3, #0]
 800b8ee:	b29b      	uxth	r3, r3
 800b8f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b8f4:	b29a      	uxth	r2, r3
 800b8f6:	697b      	ldr	r3, [r7, #20]
 800b8f8:	801a      	strh	r2, [r3, #0]
 800b8fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d10a      	bne.n	800b918 <USB_EPStartXfer+0x2be>
 800b902:	697b      	ldr	r3, [r7, #20]
 800b904:	881b      	ldrh	r3, [r3, #0]
 800b906:	b29b      	uxth	r3, r3
 800b908:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b90c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b910:	b29a      	uxth	r2, r3
 800b912:	697b      	ldr	r3, [r7, #20]
 800b914:	801a      	strh	r2, [r3, #0]
 800b916:	e05d      	b.n	800b9d4 <USB_EPStartXfer+0x37a>
 800b918:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b91c:	2b3e      	cmp	r3, #62	@ 0x3e
 800b91e:	d81c      	bhi.n	800b95a <USB_EPStartXfer+0x300>
 800b920:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b924:	085b      	lsrs	r3, r3, #1
 800b926:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b92a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b92e:	f003 0301 	and.w	r3, r3, #1
 800b932:	2b00      	cmp	r3, #0
 800b934:	d004      	beq.n	800b940 <USB_EPStartXfer+0x2e6>
 800b936:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b93a:	3301      	adds	r3, #1
 800b93c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b940:	697b      	ldr	r3, [r7, #20]
 800b942:	881b      	ldrh	r3, [r3, #0]
 800b944:	b29a      	uxth	r2, r3
 800b946:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b94a:	b29b      	uxth	r3, r3
 800b94c:	029b      	lsls	r3, r3, #10
 800b94e:	b29b      	uxth	r3, r3
 800b950:	4313      	orrs	r3, r2
 800b952:	b29a      	uxth	r2, r3
 800b954:	697b      	ldr	r3, [r7, #20]
 800b956:	801a      	strh	r2, [r3, #0]
 800b958:	e03c      	b.n	800b9d4 <USB_EPStartXfer+0x37a>
 800b95a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b95e:	095b      	lsrs	r3, r3, #5
 800b960:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b964:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b968:	f003 031f 	and.w	r3, r3, #31
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d104      	bne.n	800b97a <USB_EPStartXfer+0x320>
 800b970:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b974:	3b01      	subs	r3, #1
 800b976:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b97a:	697b      	ldr	r3, [r7, #20]
 800b97c:	881b      	ldrh	r3, [r3, #0]
 800b97e:	b29a      	uxth	r2, r3
 800b980:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b984:	b29b      	uxth	r3, r3
 800b986:	029b      	lsls	r3, r3, #10
 800b988:	b29b      	uxth	r3, r3
 800b98a:	4313      	orrs	r3, r2
 800b98c:	b29b      	uxth	r3, r3
 800b98e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b992:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b996:	b29a      	uxth	r2, r3
 800b998:	697b      	ldr	r3, [r7, #20]
 800b99a:	801a      	strh	r2, [r3, #0]
 800b99c:	e01a      	b.n	800b9d4 <USB_EPStartXfer+0x37a>
 800b99e:	683b      	ldr	r3, [r7, #0]
 800b9a0:	785b      	ldrb	r3, [r3, #1]
 800b9a2:	2b01      	cmp	r3, #1
 800b9a4:	d116      	bne.n	800b9d4 <USB_EPStartXfer+0x37a>
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	623b      	str	r3, [r7, #32]
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b9b0:	b29b      	uxth	r3, r3
 800b9b2:	461a      	mov	r2, r3
 800b9b4:	6a3b      	ldr	r3, [r7, #32]
 800b9b6:	4413      	add	r3, r2
 800b9b8:	623b      	str	r3, [r7, #32]
 800b9ba:	683b      	ldr	r3, [r7, #0]
 800b9bc:	781b      	ldrb	r3, [r3, #0]
 800b9be:	00da      	lsls	r2, r3, #3
 800b9c0:	6a3b      	ldr	r3, [r7, #32]
 800b9c2:	4413      	add	r3, r2
 800b9c4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b9c8:	61fb      	str	r3, [r7, #28]
 800b9ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b9ce:	b29a      	uxth	r2, r3
 800b9d0:	69fb      	ldr	r3, [r7, #28]
 800b9d2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800b9d4:	683b      	ldr	r3, [r7, #0]
 800b9d6:	891b      	ldrh	r3, [r3, #8]
 800b9d8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b9dc:	683b      	ldr	r3, [r7, #0]
 800b9de:	6959      	ldr	r1, [r3, #20]
 800b9e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b9e4:	b29b      	uxth	r3, r3
 800b9e6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b9ea:	6878      	ldr	r0, [r7, #4]
 800b9ec:	f000 fd19 	bl	800c422 <USB_WritePMA>
 800b9f0:	e2e2      	b.n	800bfb8 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b9f2:	683b      	ldr	r3, [r7, #0]
 800b9f4:	785b      	ldrb	r3, [r3, #1]
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d16b      	bne.n	800bad2 <USB_EPStartXfer+0x478>
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ba04:	b29b      	uxth	r3, r3
 800ba06:	461a      	mov	r2, r3
 800ba08:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ba0a:	4413      	add	r3, r2
 800ba0c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ba0e:	683b      	ldr	r3, [r7, #0]
 800ba10:	781b      	ldrb	r3, [r3, #0]
 800ba12:	00da      	lsls	r2, r3, #3
 800ba14:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ba16:	4413      	add	r3, r2
 800ba18:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ba1c:	647b      	str	r3, [r7, #68]	@ 0x44
 800ba1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ba20:	881b      	ldrh	r3, [r3, #0]
 800ba22:	b29b      	uxth	r3, r3
 800ba24:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ba28:	b29a      	uxth	r2, r3
 800ba2a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ba2c:	801a      	strh	r2, [r3, #0]
 800ba2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	d10a      	bne.n	800ba4c <USB_EPStartXfer+0x3f2>
 800ba36:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ba38:	881b      	ldrh	r3, [r3, #0]
 800ba3a:	b29b      	uxth	r3, r3
 800ba3c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ba40:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ba44:	b29a      	uxth	r2, r3
 800ba46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ba48:	801a      	strh	r2, [r3, #0]
 800ba4a:	e05d      	b.n	800bb08 <USB_EPStartXfer+0x4ae>
 800ba4c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ba50:	2b3e      	cmp	r3, #62	@ 0x3e
 800ba52:	d81c      	bhi.n	800ba8e <USB_EPStartXfer+0x434>
 800ba54:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ba58:	085b      	lsrs	r3, r3, #1
 800ba5a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ba5e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ba62:	f003 0301 	and.w	r3, r3, #1
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d004      	beq.n	800ba74 <USB_EPStartXfer+0x41a>
 800ba6a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ba6e:	3301      	adds	r3, #1
 800ba70:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ba74:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ba76:	881b      	ldrh	r3, [r3, #0]
 800ba78:	b29a      	uxth	r2, r3
 800ba7a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ba7e:	b29b      	uxth	r3, r3
 800ba80:	029b      	lsls	r3, r3, #10
 800ba82:	b29b      	uxth	r3, r3
 800ba84:	4313      	orrs	r3, r2
 800ba86:	b29a      	uxth	r2, r3
 800ba88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ba8a:	801a      	strh	r2, [r3, #0]
 800ba8c:	e03c      	b.n	800bb08 <USB_EPStartXfer+0x4ae>
 800ba8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ba92:	095b      	lsrs	r3, r3, #5
 800ba94:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ba98:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ba9c:	f003 031f 	and.w	r3, r3, #31
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	d104      	bne.n	800baae <USB_EPStartXfer+0x454>
 800baa4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800baa8:	3b01      	subs	r3, #1
 800baaa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800baae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bab0:	881b      	ldrh	r3, [r3, #0]
 800bab2:	b29a      	uxth	r2, r3
 800bab4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bab8:	b29b      	uxth	r3, r3
 800baba:	029b      	lsls	r3, r3, #10
 800babc:	b29b      	uxth	r3, r3
 800babe:	4313      	orrs	r3, r2
 800bac0:	b29b      	uxth	r3, r3
 800bac2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bac6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800baca:	b29a      	uxth	r2, r3
 800bacc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bace:	801a      	strh	r2, [r3, #0]
 800bad0:	e01a      	b.n	800bb08 <USB_EPStartXfer+0x4ae>
 800bad2:	683b      	ldr	r3, [r7, #0]
 800bad4:	785b      	ldrb	r3, [r3, #1]
 800bad6:	2b01      	cmp	r3, #1
 800bad8:	d116      	bne.n	800bb08 <USB_EPStartXfer+0x4ae>
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	653b      	str	r3, [r7, #80]	@ 0x50
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bae4:	b29b      	uxth	r3, r3
 800bae6:	461a      	mov	r2, r3
 800bae8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800baea:	4413      	add	r3, r2
 800baec:	653b      	str	r3, [r7, #80]	@ 0x50
 800baee:	683b      	ldr	r3, [r7, #0]
 800baf0:	781b      	ldrb	r3, [r3, #0]
 800baf2:	00da      	lsls	r2, r3, #3
 800baf4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800baf6:	4413      	add	r3, r2
 800baf8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bafc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bafe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb02:	b29a      	uxth	r2, r3
 800bb04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bb06:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800bb08:	683b      	ldr	r3, [r7, #0]
 800bb0a:	891b      	ldrh	r3, [r3, #8]
 800bb0c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bb10:	683b      	ldr	r3, [r7, #0]
 800bb12:	6959      	ldr	r1, [r3, #20]
 800bb14:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb18:	b29b      	uxth	r3, r3
 800bb1a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800bb1e:	6878      	ldr	r0, [r7, #4]
 800bb20:	f000 fc7f 	bl	800c422 <USB_WritePMA>
            ep->xfer_buff += len;
 800bb24:	683b      	ldr	r3, [r7, #0]
 800bb26:	695a      	ldr	r2, [r3, #20]
 800bb28:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb2c:	441a      	add	r2, r3
 800bb2e:	683b      	ldr	r3, [r7, #0]
 800bb30:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800bb32:	683b      	ldr	r3, [r7, #0]
 800bb34:	6a1a      	ldr	r2, [r3, #32]
 800bb36:	683b      	ldr	r3, [r7, #0]
 800bb38:	691b      	ldr	r3, [r3, #16]
 800bb3a:	429a      	cmp	r2, r3
 800bb3c:	d907      	bls.n	800bb4e <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800bb3e:	683b      	ldr	r3, [r7, #0]
 800bb40:	6a1a      	ldr	r2, [r3, #32]
 800bb42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb46:	1ad2      	subs	r2, r2, r3
 800bb48:	683b      	ldr	r3, [r7, #0]
 800bb4a:	621a      	str	r2, [r3, #32]
 800bb4c:	e006      	b.n	800bb5c <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800bb4e:	683b      	ldr	r3, [r7, #0]
 800bb50:	6a1b      	ldr	r3, [r3, #32]
 800bb52:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800bb56:	683b      	ldr	r3, [r7, #0]
 800bb58:	2200      	movs	r2, #0
 800bb5a:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	643b      	str	r3, [r7, #64]	@ 0x40
 800bb60:	683b      	ldr	r3, [r7, #0]
 800bb62:	785b      	ldrb	r3, [r3, #1]
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d16b      	bne.n	800bc40 <USB_EPStartXfer+0x5e6>
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bb72:	b29b      	uxth	r3, r3
 800bb74:	461a      	mov	r2, r3
 800bb76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb78:	4413      	add	r3, r2
 800bb7a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800bb7c:	683b      	ldr	r3, [r7, #0]
 800bb7e:	781b      	ldrb	r3, [r3, #0]
 800bb80:	00da      	lsls	r2, r3, #3
 800bb82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb84:	4413      	add	r3, r2
 800bb86:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800bb8a:	637b      	str	r3, [r7, #52]	@ 0x34
 800bb8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb8e:	881b      	ldrh	r3, [r3, #0]
 800bb90:	b29b      	uxth	r3, r3
 800bb92:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bb96:	b29a      	uxth	r2, r3
 800bb98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb9a:	801a      	strh	r2, [r3, #0]
 800bb9c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d10a      	bne.n	800bbba <USB_EPStartXfer+0x560>
 800bba4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bba6:	881b      	ldrh	r3, [r3, #0]
 800bba8:	b29b      	uxth	r3, r3
 800bbaa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bbae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bbb2:	b29a      	uxth	r2, r3
 800bbb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bbb6:	801a      	strh	r2, [r3, #0]
 800bbb8:	e05b      	b.n	800bc72 <USB_EPStartXfer+0x618>
 800bbba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bbbe:	2b3e      	cmp	r3, #62	@ 0x3e
 800bbc0:	d81c      	bhi.n	800bbfc <USB_EPStartXfer+0x5a2>
 800bbc2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bbc6:	085b      	lsrs	r3, r3, #1
 800bbc8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800bbcc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bbd0:	f003 0301 	and.w	r3, r3, #1
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d004      	beq.n	800bbe2 <USB_EPStartXfer+0x588>
 800bbd8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800bbdc:	3301      	adds	r3, #1
 800bbde:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800bbe2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bbe4:	881b      	ldrh	r3, [r3, #0]
 800bbe6:	b29a      	uxth	r2, r3
 800bbe8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800bbec:	b29b      	uxth	r3, r3
 800bbee:	029b      	lsls	r3, r3, #10
 800bbf0:	b29b      	uxth	r3, r3
 800bbf2:	4313      	orrs	r3, r2
 800bbf4:	b29a      	uxth	r2, r3
 800bbf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bbf8:	801a      	strh	r2, [r3, #0]
 800bbfa:	e03a      	b.n	800bc72 <USB_EPStartXfer+0x618>
 800bbfc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc00:	095b      	lsrs	r3, r3, #5
 800bc02:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800bc06:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc0a:	f003 031f 	and.w	r3, r3, #31
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d104      	bne.n	800bc1c <USB_EPStartXfer+0x5c2>
 800bc12:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800bc16:	3b01      	subs	r3, #1
 800bc18:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800bc1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bc1e:	881b      	ldrh	r3, [r3, #0]
 800bc20:	b29a      	uxth	r2, r3
 800bc22:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800bc26:	b29b      	uxth	r3, r3
 800bc28:	029b      	lsls	r3, r3, #10
 800bc2a:	b29b      	uxth	r3, r3
 800bc2c:	4313      	orrs	r3, r2
 800bc2e:	b29b      	uxth	r3, r3
 800bc30:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bc34:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bc38:	b29a      	uxth	r2, r3
 800bc3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bc3c:	801a      	strh	r2, [r3, #0]
 800bc3e:	e018      	b.n	800bc72 <USB_EPStartXfer+0x618>
 800bc40:	683b      	ldr	r3, [r7, #0]
 800bc42:	785b      	ldrb	r3, [r3, #1]
 800bc44:	2b01      	cmp	r3, #1
 800bc46:	d114      	bne.n	800bc72 <USB_EPStartXfer+0x618>
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bc4e:	b29b      	uxth	r3, r3
 800bc50:	461a      	mov	r2, r3
 800bc52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bc54:	4413      	add	r3, r2
 800bc56:	643b      	str	r3, [r7, #64]	@ 0x40
 800bc58:	683b      	ldr	r3, [r7, #0]
 800bc5a:	781b      	ldrb	r3, [r3, #0]
 800bc5c:	00da      	lsls	r2, r3, #3
 800bc5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bc60:	4413      	add	r3, r2
 800bc62:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800bc66:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bc68:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc6c:	b29a      	uxth	r2, r3
 800bc6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc70:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800bc72:	683b      	ldr	r3, [r7, #0]
 800bc74:	895b      	ldrh	r3, [r3, #10]
 800bc76:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bc7a:	683b      	ldr	r3, [r7, #0]
 800bc7c:	6959      	ldr	r1, [r3, #20]
 800bc7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc82:	b29b      	uxth	r3, r3
 800bc84:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800bc88:	6878      	ldr	r0, [r7, #4]
 800bc8a:	f000 fbca 	bl	800c422 <USB_WritePMA>
 800bc8e:	e193      	b.n	800bfb8 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800bc90:	683b      	ldr	r3, [r7, #0]
 800bc92:	6a1b      	ldr	r3, [r3, #32]
 800bc94:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800bc98:	687a      	ldr	r2, [r7, #4]
 800bc9a:	683b      	ldr	r3, [r7, #0]
 800bc9c:	781b      	ldrb	r3, [r3, #0]
 800bc9e:	009b      	lsls	r3, r3, #2
 800bca0:	4413      	add	r3, r2
 800bca2:	881b      	ldrh	r3, [r3, #0]
 800bca4:	b29b      	uxth	r3, r3
 800bca6:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800bcaa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bcae:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800bcb2:	687a      	ldr	r2, [r7, #4]
 800bcb4:	683b      	ldr	r3, [r7, #0]
 800bcb6:	781b      	ldrb	r3, [r3, #0]
 800bcb8:	009b      	lsls	r3, r3, #2
 800bcba:	441a      	add	r2, r3
 800bcbc:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800bcc0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bcc4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bcc8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bccc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bcd0:	b29b      	uxth	r3, r3
 800bcd2:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bcde:	b29b      	uxth	r3, r3
 800bce0:	461a      	mov	r2, r3
 800bce2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bce4:	4413      	add	r3, r2
 800bce6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bce8:	683b      	ldr	r3, [r7, #0]
 800bcea:	781b      	ldrb	r3, [r3, #0]
 800bcec:	00da      	lsls	r2, r3, #3
 800bcee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bcf0:	4413      	add	r3, r2
 800bcf2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bcf6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bcf8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bcfc:	b29a      	uxth	r2, r3
 800bcfe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bd00:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800bd02:	683b      	ldr	r3, [r7, #0]
 800bd04:	891b      	ldrh	r3, [r3, #8]
 800bd06:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bd0a:	683b      	ldr	r3, [r7, #0]
 800bd0c:	6959      	ldr	r1, [r3, #20]
 800bd0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bd12:	b29b      	uxth	r3, r3
 800bd14:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800bd18:	6878      	ldr	r0, [r7, #4]
 800bd1a:	f000 fb82 	bl	800c422 <USB_WritePMA>
 800bd1e:	e14b      	b.n	800bfb8 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800bd20:	683b      	ldr	r3, [r7, #0]
 800bd22:	6a1a      	ldr	r2, [r3, #32]
 800bd24:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bd28:	1ad2      	subs	r2, r2, r3
 800bd2a:	683b      	ldr	r3, [r7, #0]
 800bd2c:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800bd2e:	687a      	ldr	r2, [r7, #4]
 800bd30:	683b      	ldr	r3, [r7, #0]
 800bd32:	781b      	ldrb	r3, [r3, #0]
 800bd34:	009b      	lsls	r3, r3, #2
 800bd36:	4413      	add	r3, r2
 800bd38:	881b      	ldrh	r3, [r3, #0]
 800bd3a:	b29b      	uxth	r3, r3
 800bd3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	f000 809a 	beq.w	800be7a <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	673b      	str	r3, [r7, #112]	@ 0x70
 800bd4a:	683b      	ldr	r3, [r7, #0]
 800bd4c:	785b      	ldrb	r3, [r3, #1]
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d16b      	bne.n	800be2a <USB_EPStartXfer+0x7d0>
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	66bb      	str	r3, [r7, #104]	@ 0x68
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bd5c:	b29b      	uxth	r3, r3
 800bd5e:	461a      	mov	r2, r3
 800bd60:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bd62:	4413      	add	r3, r2
 800bd64:	66bb      	str	r3, [r7, #104]	@ 0x68
 800bd66:	683b      	ldr	r3, [r7, #0]
 800bd68:	781b      	ldrb	r3, [r3, #0]
 800bd6a:	00da      	lsls	r2, r3, #3
 800bd6c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bd6e:	4413      	add	r3, r2
 800bd70:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800bd74:	667b      	str	r3, [r7, #100]	@ 0x64
 800bd76:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bd78:	881b      	ldrh	r3, [r3, #0]
 800bd7a:	b29b      	uxth	r3, r3
 800bd7c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bd80:	b29a      	uxth	r2, r3
 800bd82:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bd84:	801a      	strh	r2, [r3, #0]
 800bd86:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d10a      	bne.n	800bda4 <USB_EPStartXfer+0x74a>
 800bd8e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bd90:	881b      	ldrh	r3, [r3, #0]
 800bd92:	b29b      	uxth	r3, r3
 800bd94:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bd98:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bd9c:	b29a      	uxth	r2, r3
 800bd9e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bda0:	801a      	strh	r2, [r3, #0]
 800bda2:	e05b      	b.n	800be5c <USB_EPStartXfer+0x802>
 800bda4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bda8:	2b3e      	cmp	r3, #62	@ 0x3e
 800bdaa:	d81c      	bhi.n	800bde6 <USB_EPStartXfer+0x78c>
 800bdac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bdb0:	085b      	lsrs	r3, r3, #1
 800bdb2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bdb6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bdba:	f003 0301 	and.w	r3, r3, #1
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d004      	beq.n	800bdcc <USB_EPStartXfer+0x772>
 800bdc2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bdc6:	3301      	adds	r3, #1
 800bdc8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bdcc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bdce:	881b      	ldrh	r3, [r3, #0]
 800bdd0:	b29a      	uxth	r2, r3
 800bdd2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bdd6:	b29b      	uxth	r3, r3
 800bdd8:	029b      	lsls	r3, r3, #10
 800bdda:	b29b      	uxth	r3, r3
 800bddc:	4313      	orrs	r3, r2
 800bdde:	b29a      	uxth	r2, r3
 800bde0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bde2:	801a      	strh	r2, [r3, #0]
 800bde4:	e03a      	b.n	800be5c <USB_EPStartXfer+0x802>
 800bde6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bdea:	095b      	lsrs	r3, r3, #5
 800bdec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bdf0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bdf4:	f003 031f 	and.w	r3, r3, #31
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d104      	bne.n	800be06 <USB_EPStartXfer+0x7ac>
 800bdfc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800be00:	3b01      	subs	r3, #1
 800be02:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800be06:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800be08:	881b      	ldrh	r3, [r3, #0]
 800be0a:	b29a      	uxth	r2, r3
 800be0c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800be10:	b29b      	uxth	r3, r3
 800be12:	029b      	lsls	r3, r3, #10
 800be14:	b29b      	uxth	r3, r3
 800be16:	4313      	orrs	r3, r2
 800be18:	b29b      	uxth	r3, r3
 800be1a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800be1e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800be22:	b29a      	uxth	r2, r3
 800be24:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800be26:	801a      	strh	r2, [r3, #0]
 800be28:	e018      	b.n	800be5c <USB_EPStartXfer+0x802>
 800be2a:	683b      	ldr	r3, [r7, #0]
 800be2c:	785b      	ldrb	r3, [r3, #1]
 800be2e:	2b01      	cmp	r3, #1
 800be30:	d114      	bne.n	800be5c <USB_EPStartXfer+0x802>
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800be38:	b29b      	uxth	r3, r3
 800be3a:	461a      	mov	r2, r3
 800be3c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800be3e:	4413      	add	r3, r2
 800be40:	673b      	str	r3, [r7, #112]	@ 0x70
 800be42:	683b      	ldr	r3, [r7, #0]
 800be44:	781b      	ldrb	r3, [r3, #0]
 800be46:	00da      	lsls	r2, r3, #3
 800be48:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800be4a:	4413      	add	r3, r2
 800be4c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800be50:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800be52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800be56:	b29a      	uxth	r2, r3
 800be58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800be5a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800be5c:	683b      	ldr	r3, [r7, #0]
 800be5e:	895b      	ldrh	r3, [r3, #10]
 800be60:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800be64:	683b      	ldr	r3, [r7, #0]
 800be66:	6959      	ldr	r1, [r3, #20]
 800be68:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800be6c:	b29b      	uxth	r3, r3
 800be6e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800be72:	6878      	ldr	r0, [r7, #4]
 800be74:	f000 fad5 	bl	800c422 <USB_WritePMA>
 800be78:	e09e      	b.n	800bfb8 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800be7a:	683b      	ldr	r3, [r7, #0]
 800be7c:	785b      	ldrb	r3, [r3, #1]
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d16b      	bne.n	800bf5a <USB_EPStartXfer+0x900>
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800be8c:	b29b      	uxth	r3, r3
 800be8e:	461a      	mov	r2, r3
 800be90:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800be92:	4413      	add	r3, r2
 800be94:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800be96:	683b      	ldr	r3, [r7, #0]
 800be98:	781b      	ldrb	r3, [r3, #0]
 800be9a:	00da      	lsls	r2, r3, #3
 800be9c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800be9e:	4413      	add	r3, r2
 800bea0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bea4:	67bb      	str	r3, [r7, #120]	@ 0x78
 800bea6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bea8:	881b      	ldrh	r3, [r3, #0]
 800beaa:	b29b      	uxth	r3, r3
 800beac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800beb0:	b29a      	uxth	r2, r3
 800beb2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800beb4:	801a      	strh	r2, [r3, #0]
 800beb6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800beba:	2b00      	cmp	r3, #0
 800bebc:	d10a      	bne.n	800bed4 <USB_EPStartXfer+0x87a>
 800bebe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bec0:	881b      	ldrh	r3, [r3, #0]
 800bec2:	b29b      	uxth	r3, r3
 800bec4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bec8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800becc:	b29a      	uxth	r2, r3
 800bece:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bed0:	801a      	strh	r2, [r3, #0]
 800bed2:	e063      	b.n	800bf9c <USB_EPStartXfer+0x942>
 800bed4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bed8:	2b3e      	cmp	r3, #62	@ 0x3e
 800beda:	d81c      	bhi.n	800bf16 <USB_EPStartXfer+0x8bc>
 800bedc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bee0:	085b      	lsrs	r3, r3, #1
 800bee2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bee6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800beea:	f003 0301 	and.w	r3, r3, #1
 800beee:	2b00      	cmp	r3, #0
 800bef0:	d004      	beq.n	800befc <USB_EPStartXfer+0x8a2>
 800bef2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bef6:	3301      	adds	r3, #1
 800bef8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800befc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800befe:	881b      	ldrh	r3, [r3, #0]
 800bf00:	b29a      	uxth	r2, r3
 800bf02:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bf06:	b29b      	uxth	r3, r3
 800bf08:	029b      	lsls	r3, r3, #10
 800bf0a:	b29b      	uxth	r3, r3
 800bf0c:	4313      	orrs	r3, r2
 800bf0e:	b29a      	uxth	r2, r3
 800bf10:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bf12:	801a      	strh	r2, [r3, #0]
 800bf14:	e042      	b.n	800bf9c <USB_EPStartXfer+0x942>
 800bf16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bf1a:	095b      	lsrs	r3, r3, #5
 800bf1c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bf20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bf24:	f003 031f 	and.w	r3, r3, #31
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	d104      	bne.n	800bf36 <USB_EPStartXfer+0x8dc>
 800bf2c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bf30:	3b01      	subs	r3, #1
 800bf32:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bf36:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bf38:	881b      	ldrh	r3, [r3, #0]
 800bf3a:	b29a      	uxth	r2, r3
 800bf3c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bf40:	b29b      	uxth	r3, r3
 800bf42:	029b      	lsls	r3, r3, #10
 800bf44:	b29b      	uxth	r3, r3
 800bf46:	4313      	orrs	r3, r2
 800bf48:	b29b      	uxth	r3, r3
 800bf4a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bf4e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bf52:	b29a      	uxth	r2, r3
 800bf54:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bf56:	801a      	strh	r2, [r3, #0]
 800bf58:	e020      	b.n	800bf9c <USB_EPStartXfer+0x942>
 800bf5a:	683b      	ldr	r3, [r7, #0]
 800bf5c:	785b      	ldrb	r3, [r3, #1]
 800bf5e:	2b01      	cmp	r3, #1
 800bf60:	d11c      	bne.n	800bf9c <USB_EPStartXfer+0x942>
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bf6e:	b29b      	uxth	r3, r3
 800bf70:	461a      	mov	r2, r3
 800bf72:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bf76:	4413      	add	r3, r2
 800bf78:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800bf7c:	683b      	ldr	r3, [r7, #0]
 800bf7e:	781b      	ldrb	r3, [r3, #0]
 800bf80:	00da      	lsls	r2, r3, #3
 800bf82:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bf86:	4413      	add	r3, r2
 800bf88:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bf8c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800bf90:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bf94:	b29a      	uxth	r2, r3
 800bf96:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800bf9a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800bf9c:	683b      	ldr	r3, [r7, #0]
 800bf9e:	891b      	ldrh	r3, [r3, #8]
 800bfa0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bfa4:	683b      	ldr	r3, [r7, #0]
 800bfa6:	6959      	ldr	r1, [r3, #20]
 800bfa8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bfac:	b29b      	uxth	r3, r3
 800bfae:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800bfb2:	6878      	ldr	r0, [r7, #4]
 800bfb4:	f000 fa35 	bl	800c422 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800bfb8:	687a      	ldr	r2, [r7, #4]
 800bfba:	683b      	ldr	r3, [r7, #0]
 800bfbc:	781b      	ldrb	r3, [r3, #0]
 800bfbe:	009b      	lsls	r3, r3, #2
 800bfc0:	4413      	add	r3, r2
 800bfc2:	881b      	ldrh	r3, [r3, #0]
 800bfc4:	b29b      	uxth	r3, r3
 800bfc6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bfca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bfce:	817b      	strh	r3, [r7, #10]
 800bfd0:	897b      	ldrh	r3, [r7, #10]
 800bfd2:	f083 0310 	eor.w	r3, r3, #16
 800bfd6:	817b      	strh	r3, [r7, #10]
 800bfd8:	897b      	ldrh	r3, [r7, #10]
 800bfda:	f083 0320 	eor.w	r3, r3, #32
 800bfde:	817b      	strh	r3, [r7, #10]
 800bfe0:	687a      	ldr	r2, [r7, #4]
 800bfe2:	683b      	ldr	r3, [r7, #0]
 800bfe4:	781b      	ldrb	r3, [r3, #0]
 800bfe6:	009b      	lsls	r3, r3, #2
 800bfe8:	441a      	add	r2, r3
 800bfea:	897b      	ldrh	r3, [r7, #10]
 800bfec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bff0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bff4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bff8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bffc:	b29b      	uxth	r3, r3
 800bffe:	8013      	strh	r3, [r2, #0]
 800c000:	e0d5      	b.n	800c1ae <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800c002:	683b      	ldr	r3, [r7, #0]
 800c004:	7b1b      	ldrb	r3, [r3, #12]
 800c006:	2b00      	cmp	r3, #0
 800c008:	d156      	bne.n	800c0b8 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800c00a:	683b      	ldr	r3, [r7, #0]
 800c00c:	699b      	ldr	r3, [r3, #24]
 800c00e:	2b00      	cmp	r3, #0
 800c010:	d122      	bne.n	800c058 <USB_EPStartXfer+0x9fe>
 800c012:	683b      	ldr	r3, [r7, #0]
 800c014:	78db      	ldrb	r3, [r3, #3]
 800c016:	2b00      	cmp	r3, #0
 800c018:	d11e      	bne.n	800c058 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800c01a:	687a      	ldr	r2, [r7, #4]
 800c01c:	683b      	ldr	r3, [r7, #0]
 800c01e:	781b      	ldrb	r3, [r3, #0]
 800c020:	009b      	lsls	r3, r3, #2
 800c022:	4413      	add	r3, r2
 800c024:	881b      	ldrh	r3, [r3, #0]
 800c026:	b29b      	uxth	r3, r3
 800c028:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c02c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c030:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800c034:	687a      	ldr	r2, [r7, #4]
 800c036:	683b      	ldr	r3, [r7, #0]
 800c038:	781b      	ldrb	r3, [r3, #0]
 800c03a:	009b      	lsls	r3, r3, #2
 800c03c:	441a      	add	r2, r3
 800c03e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800c042:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c046:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c04a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800c04e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c052:	b29b      	uxth	r3, r3
 800c054:	8013      	strh	r3, [r2, #0]
 800c056:	e01d      	b.n	800c094 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800c058:	687a      	ldr	r2, [r7, #4]
 800c05a:	683b      	ldr	r3, [r7, #0]
 800c05c:	781b      	ldrb	r3, [r3, #0]
 800c05e:	009b      	lsls	r3, r3, #2
 800c060:	4413      	add	r3, r2
 800c062:	881b      	ldrh	r3, [r3, #0]
 800c064:	b29b      	uxth	r3, r3
 800c066:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800c06a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c06e:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800c072:	687a      	ldr	r2, [r7, #4]
 800c074:	683b      	ldr	r3, [r7, #0]
 800c076:	781b      	ldrb	r3, [r3, #0]
 800c078:	009b      	lsls	r3, r3, #2
 800c07a:	441a      	add	r2, r3
 800c07c:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800c080:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c084:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c088:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c08c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c090:	b29b      	uxth	r3, r3
 800c092:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800c094:	683b      	ldr	r3, [r7, #0]
 800c096:	699a      	ldr	r2, [r3, #24]
 800c098:	683b      	ldr	r3, [r7, #0]
 800c09a:	691b      	ldr	r3, [r3, #16]
 800c09c:	429a      	cmp	r2, r3
 800c09e:	d907      	bls.n	800c0b0 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800c0a0:	683b      	ldr	r3, [r7, #0]
 800c0a2:	699a      	ldr	r2, [r3, #24]
 800c0a4:	683b      	ldr	r3, [r7, #0]
 800c0a6:	691b      	ldr	r3, [r3, #16]
 800c0a8:	1ad2      	subs	r2, r2, r3
 800c0aa:	683b      	ldr	r3, [r7, #0]
 800c0ac:	619a      	str	r2, [r3, #24]
 800c0ae:	e054      	b.n	800c15a <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800c0b0:	683b      	ldr	r3, [r7, #0]
 800c0b2:	2200      	movs	r2, #0
 800c0b4:	619a      	str	r2, [r3, #24]
 800c0b6:	e050      	b.n	800c15a <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800c0b8:	683b      	ldr	r3, [r7, #0]
 800c0ba:	78db      	ldrb	r3, [r3, #3]
 800c0bc:	2b02      	cmp	r3, #2
 800c0be:	d142      	bne.n	800c146 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800c0c0:	683b      	ldr	r3, [r7, #0]
 800c0c2:	69db      	ldr	r3, [r3, #28]
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	d048      	beq.n	800c15a <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800c0c8:	687a      	ldr	r2, [r7, #4]
 800c0ca:	683b      	ldr	r3, [r7, #0]
 800c0cc:	781b      	ldrb	r3, [r3, #0]
 800c0ce:	009b      	lsls	r3, r3, #2
 800c0d0:	4413      	add	r3, r2
 800c0d2:	881b      	ldrh	r3, [r3, #0]
 800c0d4:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800c0d8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800c0dc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	d005      	beq.n	800c0f0 <USB_EPStartXfer+0xa96>
 800c0e4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800c0e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	d10b      	bne.n	800c108 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800c0f0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800c0f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	d12e      	bne.n	800c15a <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800c0fc:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800c100:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c104:	2b00      	cmp	r3, #0
 800c106:	d128      	bne.n	800c15a <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800c108:	687a      	ldr	r2, [r7, #4]
 800c10a:	683b      	ldr	r3, [r7, #0]
 800c10c:	781b      	ldrb	r3, [r3, #0]
 800c10e:	009b      	lsls	r3, r3, #2
 800c110:	4413      	add	r3, r2
 800c112:	881b      	ldrh	r3, [r3, #0]
 800c114:	b29b      	uxth	r3, r3
 800c116:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c11a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c11e:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800c122:	687a      	ldr	r2, [r7, #4]
 800c124:	683b      	ldr	r3, [r7, #0]
 800c126:	781b      	ldrb	r3, [r3, #0]
 800c128:	009b      	lsls	r3, r3, #2
 800c12a:	441a      	add	r2, r3
 800c12c:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800c130:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c134:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c138:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c13c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c140:	b29b      	uxth	r3, r3
 800c142:	8013      	strh	r3, [r2, #0]
 800c144:	e009      	b.n	800c15a <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800c146:	683b      	ldr	r3, [r7, #0]
 800c148:	78db      	ldrb	r3, [r3, #3]
 800c14a:	2b01      	cmp	r3, #1
 800c14c:	d103      	bne.n	800c156 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800c14e:	683b      	ldr	r3, [r7, #0]
 800c150:	2200      	movs	r2, #0
 800c152:	619a      	str	r2, [r3, #24]
 800c154:	e001      	b.n	800c15a <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800c156:	2301      	movs	r3, #1
 800c158:	e02a      	b.n	800c1b0 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c15a:	687a      	ldr	r2, [r7, #4]
 800c15c:	683b      	ldr	r3, [r7, #0]
 800c15e:	781b      	ldrb	r3, [r3, #0]
 800c160:	009b      	lsls	r3, r3, #2
 800c162:	4413      	add	r3, r2
 800c164:	881b      	ldrh	r3, [r3, #0]
 800c166:	b29b      	uxth	r3, r3
 800c168:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c16c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c170:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800c174:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800c178:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800c17c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800c180:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800c184:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c188:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800c18c:	687a      	ldr	r2, [r7, #4]
 800c18e:	683b      	ldr	r3, [r7, #0]
 800c190:	781b      	ldrb	r3, [r3, #0]
 800c192:	009b      	lsls	r3, r3, #2
 800c194:	441a      	add	r2, r3
 800c196:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800c19a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c19e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c1a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c1a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c1aa:	b29b      	uxth	r3, r3
 800c1ac:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800c1ae:	2300      	movs	r3, #0
}
 800c1b0:	4618      	mov	r0, r3
 800c1b2:	37b0      	adds	r7, #176	@ 0xb0
 800c1b4:	46bd      	mov	sp, r7
 800c1b6:	bd80      	pop	{r7, pc}

0800c1b8 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c1b8:	b480      	push	{r7}
 800c1ba:	b085      	sub	sp, #20
 800c1bc:	af00      	add	r7, sp, #0
 800c1be:	6078      	str	r0, [r7, #4]
 800c1c0:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800c1c2:	683b      	ldr	r3, [r7, #0]
 800c1c4:	785b      	ldrb	r3, [r3, #1]
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	d020      	beq.n	800c20c <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800c1ca:	687a      	ldr	r2, [r7, #4]
 800c1cc:	683b      	ldr	r3, [r7, #0]
 800c1ce:	781b      	ldrb	r3, [r3, #0]
 800c1d0:	009b      	lsls	r3, r3, #2
 800c1d2:	4413      	add	r3, r2
 800c1d4:	881b      	ldrh	r3, [r3, #0]
 800c1d6:	b29b      	uxth	r3, r3
 800c1d8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c1dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c1e0:	81bb      	strh	r3, [r7, #12]
 800c1e2:	89bb      	ldrh	r3, [r7, #12]
 800c1e4:	f083 0310 	eor.w	r3, r3, #16
 800c1e8:	81bb      	strh	r3, [r7, #12]
 800c1ea:	687a      	ldr	r2, [r7, #4]
 800c1ec:	683b      	ldr	r3, [r7, #0]
 800c1ee:	781b      	ldrb	r3, [r3, #0]
 800c1f0:	009b      	lsls	r3, r3, #2
 800c1f2:	441a      	add	r2, r3
 800c1f4:	89bb      	ldrh	r3, [r7, #12]
 800c1f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c1fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c1fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c202:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c206:	b29b      	uxth	r3, r3
 800c208:	8013      	strh	r3, [r2, #0]
 800c20a:	e01f      	b.n	800c24c <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800c20c:	687a      	ldr	r2, [r7, #4]
 800c20e:	683b      	ldr	r3, [r7, #0]
 800c210:	781b      	ldrb	r3, [r3, #0]
 800c212:	009b      	lsls	r3, r3, #2
 800c214:	4413      	add	r3, r2
 800c216:	881b      	ldrh	r3, [r3, #0]
 800c218:	b29b      	uxth	r3, r3
 800c21a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c21e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c222:	81fb      	strh	r3, [r7, #14]
 800c224:	89fb      	ldrh	r3, [r7, #14]
 800c226:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800c22a:	81fb      	strh	r3, [r7, #14]
 800c22c:	687a      	ldr	r2, [r7, #4]
 800c22e:	683b      	ldr	r3, [r7, #0]
 800c230:	781b      	ldrb	r3, [r3, #0]
 800c232:	009b      	lsls	r3, r3, #2
 800c234:	441a      	add	r2, r3
 800c236:	89fb      	ldrh	r3, [r7, #14]
 800c238:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c23c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c240:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c244:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c248:	b29b      	uxth	r3, r3
 800c24a:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800c24c:	2300      	movs	r3, #0
}
 800c24e:	4618      	mov	r0, r3
 800c250:	3714      	adds	r7, #20
 800c252:	46bd      	mov	sp, r7
 800c254:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c258:	4770      	bx	lr

0800c25a <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c25a:	b480      	push	{r7}
 800c25c:	b087      	sub	sp, #28
 800c25e:	af00      	add	r7, sp, #0
 800c260:	6078      	str	r0, [r7, #4]
 800c262:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800c264:	683b      	ldr	r3, [r7, #0]
 800c266:	785b      	ldrb	r3, [r3, #1]
 800c268:	2b00      	cmp	r3, #0
 800c26a:	d04c      	beq.n	800c306 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c26c:	687a      	ldr	r2, [r7, #4]
 800c26e:	683b      	ldr	r3, [r7, #0]
 800c270:	781b      	ldrb	r3, [r3, #0]
 800c272:	009b      	lsls	r3, r3, #2
 800c274:	4413      	add	r3, r2
 800c276:	881b      	ldrh	r3, [r3, #0]
 800c278:	823b      	strh	r3, [r7, #16]
 800c27a:	8a3b      	ldrh	r3, [r7, #16]
 800c27c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c280:	2b00      	cmp	r3, #0
 800c282:	d01b      	beq.n	800c2bc <USB_EPClearStall+0x62>
 800c284:	687a      	ldr	r2, [r7, #4]
 800c286:	683b      	ldr	r3, [r7, #0]
 800c288:	781b      	ldrb	r3, [r3, #0]
 800c28a:	009b      	lsls	r3, r3, #2
 800c28c:	4413      	add	r3, r2
 800c28e:	881b      	ldrh	r3, [r3, #0]
 800c290:	b29b      	uxth	r3, r3
 800c292:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c296:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c29a:	81fb      	strh	r3, [r7, #14]
 800c29c:	687a      	ldr	r2, [r7, #4]
 800c29e:	683b      	ldr	r3, [r7, #0]
 800c2a0:	781b      	ldrb	r3, [r3, #0]
 800c2a2:	009b      	lsls	r3, r3, #2
 800c2a4:	441a      	add	r2, r3
 800c2a6:	89fb      	ldrh	r3, [r7, #14]
 800c2a8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c2ac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c2b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c2b4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c2b8:	b29b      	uxth	r3, r3
 800c2ba:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800c2bc:	683b      	ldr	r3, [r7, #0]
 800c2be:	78db      	ldrb	r3, [r3, #3]
 800c2c0:	2b01      	cmp	r3, #1
 800c2c2:	d06c      	beq.n	800c39e <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800c2c4:	687a      	ldr	r2, [r7, #4]
 800c2c6:	683b      	ldr	r3, [r7, #0]
 800c2c8:	781b      	ldrb	r3, [r3, #0]
 800c2ca:	009b      	lsls	r3, r3, #2
 800c2cc:	4413      	add	r3, r2
 800c2ce:	881b      	ldrh	r3, [r3, #0]
 800c2d0:	b29b      	uxth	r3, r3
 800c2d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c2d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c2da:	81bb      	strh	r3, [r7, #12]
 800c2dc:	89bb      	ldrh	r3, [r7, #12]
 800c2de:	f083 0320 	eor.w	r3, r3, #32
 800c2e2:	81bb      	strh	r3, [r7, #12]
 800c2e4:	687a      	ldr	r2, [r7, #4]
 800c2e6:	683b      	ldr	r3, [r7, #0]
 800c2e8:	781b      	ldrb	r3, [r3, #0]
 800c2ea:	009b      	lsls	r3, r3, #2
 800c2ec:	441a      	add	r2, r3
 800c2ee:	89bb      	ldrh	r3, [r7, #12]
 800c2f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c2f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c2f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c2fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c300:	b29b      	uxth	r3, r3
 800c302:	8013      	strh	r3, [r2, #0]
 800c304:	e04b      	b.n	800c39e <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c306:	687a      	ldr	r2, [r7, #4]
 800c308:	683b      	ldr	r3, [r7, #0]
 800c30a:	781b      	ldrb	r3, [r3, #0]
 800c30c:	009b      	lsls	r3, r3, #2
 800c30e:	4413      	add	r3, r2
 800c310:	881b      	ldrh	r3, [r3, #0]
 800c312:	82fb      	strh	r3, [r7, #22]
 800c314:	8afb      	ldrh	r3, [r7, #22]
 800c316:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c31a:	2b00      	cmp	r3, #0
 800c31c:	d01b      	beq.n	800c356 <USB_EPClearStall+0xfc>
 800c31e:	687a      	ldr	r2, [r7, #4]
 800c320:	683b      	ldr	r3, [r7, #0]
 800c322:	781b      	ldrb	r3, [r3, #0]
 800c324:	009b      	lsls	r3, r3, #2
 800c326:	4413      	add	r3, r2
 800c328:	881b      	ldrh	r3, [r3, #0]
 800c32a:	b29b      	uxth	r3, r3
 800c32c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c330:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c334:	82bb      	strh	r3, [r7, #20]
 800c336:	687a      	ldr	r2, [r7, #4]
 800c338:	683b      	ldr	r3, [r7, #0]
 800c33a:	781b      	ldrb	r3, [r3, #0]
 800c33c:	009b      	lsls	r3, r3, #2
 800c33e:	441a      	add	r2, r3
 800c340:	8abb      	ldrh	r3, [r7, #20]
 800c342:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c346:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c34a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c34e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c352:	b29b      	uxth	r3, r3
 800c354:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c356:	687a      	ldr	r2, [r7, #4]
 800c358:	683b      	ldr	r3, [r7, #0]
 800c35a:	781b      	ldrb	r3, [r3, #0]
 800c35c:	009b      	lsls	r3, r3, #2
 800c35e:	4413      	add	r3, r2
 800c360:	881b      	ldrh	r3, [r3, #0]
 800c362:	b29b      	uxth	r3, r3
 800c364:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c368:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c36c:	827b      	strh	r3, [r7, #18]
 800c36e:	8a7b      	ldrh	r3, [r7, #18]
 800c370:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800c374:	827b      	strh	r3, [r7, #18]
 800c376:	8a7b      	ldrh	r3, [r7, #18]
 800c378:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c37c:	827b      	strh	r3, [r7, #18]
 800c37e:	687a      	ldr	r2, [r7, #4]
 800c380:	683b      	ldr	r3, [r7, #0]
 800c382:	781b      	ldrb	r3, [r3, #0]
 800c384:	009b      	lsls	r3, r3, #2
 800c386:	441a      	add	r2, r3
 800c388:	8a7b      	ldrh	r3, [r7, #18]
 800c38a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c38e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c392:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c396:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c39a:	b29b      	uxth	r3, r3
 800c39c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800c39e:	2300      	movs	r3, #0
}
 800c3a0:	4618      	mov	r0, r3
 800c3a2:	371c      	adds	r7, #28
 800c3a4:	46bd      	mov	sp, r7
 800c3a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3aa:	4770      	bx	lr

0800c3ac <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800c3ac:	b480      	push	{r7}
 800c3ae:	b083      	sub	sp, #12
 800c3b0:	af00      	add	r7, sp, #0
 800c3b2:	6078      	str	r0, [r7, #4]
 800c3b4:	460b      	mov	r3, r1
 800c3b6:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800c3b8:	78fb      	ldrb	r3, [r7, #3]
 800c3ba:	2b00      	cmp	r3, #0
 800c3bc:	d103      	bne.n	800c3c6 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	2280      	movs	r2, #128	@ 0x80
 800c3c2:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800c3c6:	2300      	movs	r3, #0
}
 800c3c8:	4618      	mov	r0, r3
 800c3ca:	370c      	adds	r7, #12
 800c3cc:	46bd      	mov	sp, r7
 800c3ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3d2:	4770      	bx	lr

0800c3d4 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800c3d4:	b480      	push	{r7}
 800c3d6:	b083      	sub	sp, #12
 800c3d8:	af00      	add	r7, sp, #0
 800c3da:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800c3e2:	b29b      	uxth	r3, r3
 800c3e4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c3e8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c3ec:	b29a      	uxth	r2, r3
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800c3f4:	2300      	movs	r3, #0
}
 800c3f6:	4618      	mov	r0, r3
 800c3f8:	370c      	adds	r7, #12
 800c3fa:	46bd      	mov	sp, r7
 800c3fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c400:	4770      	bx	lr

0800c402 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800c402:	b480      	push	{r7}
 800c404:	b085      	sub	sp, #20
 800c406:	af00      	add	r7, sp, #0
 800c408:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c410:	b29b      	uxth	r3, r3
 800c412:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800c414:	68fb      	ldr	r3, [r7, #12]
}
 800c416:	4618      	mov	r0, r3
 800c418:	3714      	adds	r7, #20
 800c41a:	46bd      	mov	sp, r7
 800c41c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c420:	4770      	bx	lr

0800c422 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800c422:	b480      	push	{r7}
 800c424:	b08b      	sub	sp, #44	@ 0x2c
 800c426:	af00      	add	r7, sp, #0
 800c428:	60f8      	str	r0, [r7, #12]
 800c42a:	60b9      	str	r1, [r7, #8]
 800c42c:	4611      	mov	r1, r2
 800c42e:	461a      	mov	r2, r3
 800c430:	460b      	mov	r3, r1
 800c432:	80fb      	strh	r3, [r7, #6]
 800c434:	4613      	mov	r3, r2
 800c436:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800c438:	88bb      	ldrh	r3, [r7, #4]
 800c43a:	3301      	adds	r3, #1
 800c43c:	085b      	lsrs	r3, r3, #1
 800c43e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800c440:	68fb      	ldr	r3, [r7, #12]
 800c442:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800c444:	68bb      	ldr	r3, [r7, #8]
 800c446:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800c448:	88fa      	ldrh	r2, [r7, #6]
 800c44a:	697b      	ldr	r3, [r7, #20]
 800c44c:	4413      	add	r3, r2
 800c44e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c452:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800c454:	69bb      	ldr	r3, [r7, #24]
 800c456:	627b      	str	r3, [r7, #36]	@ 0x24
 800c458:	e01c      	b.n	800c494 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800c45a:	69fb      	ldr	r3, [r7, #28]
 800c45c:	781b      	ldrb	r3, [r3, #0]
 800c45e:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800c460:	69fb      	ldr	r3, [r7, #28]
 800c462:	3301      	adds	r3, #1
 800c464:	781b      	ldrb	r3, [r3, #0]
 800c466:	b21b      	sxth	r3, r3
 800c468:	021b      	lsls	r3, r3, #8
 800c46a:	b21a      	sxth	r2, r3
 800c46c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800c470:	4313      	orrs	r3, r2
 800c472:	b21b      	sxth	r3, r3
 800c474:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800c476:	6a3b      	ldr	r3, [r7, #32]
 800c478:	8a7a      	ldrh	r2, [r7, #18]
 800c47a:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800c47c:	6a3b      	ldr	r3, [r7, #32]
 800c47e:	3302      	adds	r3, #2
 800c480:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800c482:	69fb      	ldr	r3, [r7, #28]
 800c484:	3301      	adds	r3, #1
 800c486:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800c488:	69fb      	ldr	r3, [r7, #28]
 800c48a:	3301      	adds	r3, #1
 800c48c:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800c48e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c490:	3b01      	subs	r3, #1
 800c492:	627b      	str	r3, [r7, #36]	@ 0x24
 800c494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c496:	2b00      	cmp	r3, #0
 800c498:	d1df      	bne.n	800c45a <USB_WritePMA+0x38>
  }
}
 800c49a:	bf00      	nop
 800c49c:	bf00      	nop
 800c49e:	372c      	adds	r7, #44	@ 0x2c
 800c4a0:	46bd      	mov	sp, r7
 800c4a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4a6:	4770      	bx	lr

0800c4a8 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800c4a8:	b480      	push	{r7}
 800c4aa:	b08b      	sub	sp, #44	@ 0x2c
 800c4ac:	af00      	add	r7, sp, #0
 800c4ae:	60f8      	str	r0, [r7, #12]
 800c4b0:	60b9      	str	r1, [r7, #8]
 800c4b2:	4611      	mov	r1, r2
 800c4b4:	461a      	mov	r2, r3
 800c4b6:	460b      	mov	r3, r1
 800c4b8:	80fb      	strh	r3, [r7, #6]
 800c4ba:	4613      	mov	r3, r2
 800c4bc:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800c4be:	88bb      	ldrh	r3, [r7, #4]
 800c4c0:	085b      	lsrs	r3, r3, #1
 800c4c2:	b29b      	uxth	r3, r3
 800c4c4:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800c4c6:	68fb      	ldr	r3, [r7, #12]
 800c4c8:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800c4ca:	68bb      	ldr	r3, [r7, #8]
 800c4cc:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800c4ce:	88fa      	ldrh	r2, [r7, #6]
 800c4d0:	697b      	ldr	r3, [r7, #20]
 800c4d2:	4413      	add	r3, r2
 800c4d4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c4d8:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800c4da:	69bb      	ldr	r3, [r7, #24]
 800c4dc:	627b      	str	r3, [r7, #36]	@ 0x24
 800c4de:	e018      	b.n	800c512 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800c4e0:	6a3b      	ldr	r3, [r7, #32]
 800c4e2:	881b      	ldrh	r3, [r3, #0]
 800c4e4:	b29b      	uxth	r3, r3
 800c4e6:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800c4e8:	6a3b      	ldr	r3, [r7, #32]
 800c4ea:	3302      	adds	r3, #2
 800c4ec:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800c4ee:	693b      	ldr	r3, [r7, #16]
 800c4f0:	b2da      	uxtb	r2, r3
 800c4f2:	69fb      	ldr	r3, [r7, #28]
 800c4f4:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800c4f6:	69fb      	ldr	r3, [r7, #28]
 800c4f8:	3301      	adds	r3, #1
 800c4fa:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800c4fc:	693b      	ldr	r3, [r7, #16]
 800c4fe:	0a1b      	lsrs	r3, r3, #8
 800c500:	b2da      	uxtb	r2, r3
 800c502:	69fb      	ldr	r3, [r7, #28]
 800c504:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800c506:	69fb      	ldr	r3, [r7, #28]
 800c508:	3301      	adds	r3, #1
 800c50a:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800c50c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c50e:	3b01      	subs	r3, #1
 800c510:	627b      	str	r3, [r7, #36]	@ 0x24
 800c512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c514:	2b00      	cmp	r3, #0
 800c516:	d1e3      	bne.n	800c4e0 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800c518:	88bb      	ldrh	r3, [r7, #4]
 800c51a:	f003 0301 	and.w	r3, r3, #1
 800c51e:	b29b      	uxth	r3, r3
 800c520:	2b00      	cmp	r3, #0
 800c522:	d007      	beq.n	800c534 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800c524:	6a3b      	ldr	r3, [r7, #32]
 800c526:	881b      	ldrh	r3, [r3, #0]
 800c528:	b29b      	uxth	r3, r3
 800c52a:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800c52c:	693b      	ldr	r3, [r7, #16]
 800c52e:	b2da      	uxtb	r2, r3
 800c530:	69fb      	ldr	r3, [r7, #28]
 800c532:	701a      	strb	r2, [r3, #0]
  }
}
 800c534:	bf00      	nop
 800c536:	372c      	adds	r7, #44	@ 0x2c
 800c538:	46bd      	mov	sp, r7
 800c53a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c53e:	4770      	bx	lr

0800c540 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 800c540:	b580      	push	{r7, lr}
 800c542:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 800c544:	4907      	ldr	r1, [pc, #28]	@ (800c564 <MX_FATFS_Init+0x24>)
 800c546:	4808      	ldr	r0, [pc, #32]	@ (800c568 <MX_FATFS_Init+0x28>)
 800c548:	f001 fcc8 	bl	800dedc <FATFS_LinkDriver>
 800c54c:	4603      	mov	r3, r0
 800c54e:	2b00      	cmp	r3, #0
 800c550:	d002      	beq.n	800c558 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 800c552:	f04f 33ff 	mov.w	r3, #4294967295
 800c556:	e003      	b.n	800c560 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 800c558:	4b04      	ldr	r3, [pc, #16]	@ (800c56c <MX_FATFS_Init+0x2c>)
 800c55a:	2201      	movs	r2, #1
 800c55c:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 800c55e:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 800c560:	4618      	mov	r0, r3
 800c562:	bd80      	pop	{r7, pc}
 800c564:	20000614 	.word	0x20000614
 800c568:	20000010 	.word	0x20000010
 800c56c:	20000618 	.word	0x20000618

0800c570 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800c570:	b580      	push	{r7, lr}
 800c572:	b082      	sub	sp, #8
 800c574:	af00      	add	r7, sp, #0
 800c576:	4603      	mov	r3, r0
 800c578:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return USER_SPI_initialize(pdrv); // ADDED
 800c57a:	79fb      	ldrb	r3, [r7, #7]
 800c57c:	4618      	mov	r0, r3
 800c57e:	f7f5 ffbb 	bl	80024f8 <USER_SPI_initialize>
 800c582:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 800c584:	4618      	mov	r0, r3
 800c586:	3708      	adds	r7, #8
 800c588:	46bd      	mov	sp, r7
 800c58a:	bd80      	pop	{r7, pc}

0800c58c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800c58c:	b580      	push	{r7, lr}
 800c58e:	b082      	sub	sp, #8
 800c590:	af00      	add	r7, sp, #0
 800c592:	4603      	mov	r3, r0
 800c594:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return USER_SPI_status(pdrv); // ADDED
 800c596:	79fb      	ldrb	r3, [r7, #7]
 800c598:	4618      	mov	r0, r3
 800c59a:	f7f6 f897 	bl	80026cc <USER_SPI_status>
 800c59e:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 800c5a0:	4618      	mov	r0, r3
 800c5a2:	3708      	adds	r7, #8
 800c5a4:	46bd      	mov	sp, r7
 800c5a6:	bd80      	pop	{r7, pc}

0800c5a8 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800c5a8:	b580      	push	{r7, lr}
 800c5aa:	b084      	sub	sp, #16
 800c5ac:	af00      	add	r7, sp, #0
 800c5ae:	60b9      	str	r1, [r7, #8]
 800c5b0:	607a      	str	r2, [r7, #4]
 800c5b2:	603b      	str	r3, [r7, #0]
 800c5b4:	4603      	mov	r3, r0
 800c5b6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return USER_SPI_read(pdrv, buff, sector, count); // ADDED
 800c5b8:	7bf8      	ldrb	r0, [r7, #15]
 800c5ba:	683b      	ldr	r3, [r7, #0]
 800c5bc:	687a      	ldr	r2, [r7, #4]
 800c5be:	68b9      	ldr	r1, [r7, #8]
 800c5c0:	f7f6 f89a 	bl	80026f8 <USER_SPI_read>
 800c5c4:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800c5c6:	4618      	mov	r0, r3
 800c5c8:	3710      	adds	r7, #16
 800c5ca:	46bd      	mov	sp, r7
 800c5cc:	bd80      	pop	{r7, pc}

0800c5ce <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800c5ce:	b580      	push	{r7, lr}
 800c5d0:	b084      	sub	sp, #16
 800c5d2:	af00      	add	r7, sp, #0
 800c5d4:	60b9      	str	r1, [r7, #8]
 800c5d6:	607a      	str	r2, [r7, #4]
 800c5d8:	603b      	str	r3, [r7, #0]
 800c5da:	4603      	mov	r3, r0
 800c5dc:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return USER_SPI_write(pdrv, buff, sector, count); // ADDED
 800c5de:	7bf8      	ldrb	r0, [r7, #15]
 800c5e0:	683b      	ldr	r3, [r7, #0]
 800c5e2:	687a      	ldr	r2, [r7, #4]
 800c5e4:	68b9      	ldr	r1, [r7, #8]
 800c5e6:	f7f6 f8ed 	bl	80027c4 <USER_SPI_write>
 800c5ea:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800c5ec:	4618      	mov	r0, r3
 800c5ee:	3710      	adds	r7, #16
 800c5f0:	46bd      	mov	sp, r7
 800c5f2:	bd80      	pop	{r7, pc}

0800c5f4 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800c5f4:	b580      	push	{r7, lr}
 800c5f6:	b082      	sub	sp, #8
 800c5f8:	af00      	add	r7, sp, #0
 800c5fa:	4603      	mov	r3, r0
 800c5fc:	603a      	str	r2, [r7, #0]
 800c5fe:	71fb      	strb	r3, [r7, #7]
 800c600:	460b      	mov	r3, r1
 800c602:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    return USER_SPI_ioctl(pdrv, cmd, buff); // ADDED
 800c604:	79b9      	ldrb	r1, [r7, #6]
 800c606:	79fb      	ldrb	r3, [r7, #7]
 800c608:	683a      	ldr	r2, [r7, #0]
 800c60a:	4618      	mov	r0, r3
 800c60c:	f7f6 f956 	bl	80028bc <USER_SPI_ioctl>
 800c610:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800c612:	4618      	mov	r0, r3
 800c614:	3708      	adds	r7, #8
 800c616:	46bd      	mov	sp, r7
 800c618:	bd80      	pop	{r7, pc}

0800c61a <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c61a:	b580      	push	{r7, lr}
 800c61c:	b084      	sub	sp, #16
 800c61e:	af00      	add	r7, sp, #0
 800c620:	6078      	str	r0, [r7, #4]
 800c622:	460b      	mov	r3, r1
 800c624:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800c626:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800c62a:	f002 f901 	bl	800e830 <USBD_static_malloc>
 800c62e:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800c630:	68fb      	ldr	r3, [r7, #12]
 800c632:	2b00      	cmp	r3, #0
 800c634:	d105      	bne.n	800c642 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	2200      	movs	r2, #0
 800c63a:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800c63e:	2302      	movs	r3, #2
 800c640:	e066      	b.n	800c710 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	68fa      	ldr	r2, [r7, #12]
 800c646:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	7c1b      	ldrb	r3, [r3, #16]
 800c64e:	2b00      	cmp	r3, #0
 800c650:	d119      	bne.n	800c686 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800c652:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c656:	2202      	movs	r2, #2
 800c658:	2181      	movs	r1, #129	@ 0x81
 800c65a:	6878      	ldr	r0, [r7, #4]
 800c65c:	f001 ff8f 	bl	800e57e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	2201      	movs	r2, #1
 800c664:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800c666:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c66a:	2202      	movs	r2, #2
 800c66c:	2101      	movs	r1, #1
 800c66e:	6878      	ldr	r0, [r7, #4]
 800c670:	f001 ff85 	bl	800e57e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	2201      	movs	r2, #1
 800c678:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	2210      	movs	r2, #16
 800c680:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800c684:	e016      	b.n	800c6b4 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800c686:	2340      	movs	r3, #64	@ 0x40
 800c688:	2202      	movs	r2, #2
 800c68a:	2181      	movs	r1, #129	@ 0x81
 800c68c:	6878      	ldr	r0, [r7, #4]
 800c68e:	f001 ff76 	bl	800e57e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	2201      	movs	r2, #1
 800c696:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800c698:	2340      	movs	r3, #64	@ 0x40
 800c69a:	2202      	movs	r2, #2
 800c69c:	2101      	movs	r1, #1
 800c69e:	6878      	ldr	r0, [r7, #4]
 800c6a0:	f001 ff6d 	bl	800e57e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	2201      	movs	r2, #1
 800c6a8:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	2210      	movs	r2, #16
 800c6b0:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800c6b4:	2308      	movs	r3, #8
 800c6b6:	2203      	movs	r2, #3
 800c6b8:	2182      	movs	r1, #130	@ 0x82
 800c6ba:	6878      	ldr	r0, [r7, #4]
 800c6bc:	f001 ff5f 	bl	800e57e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	2201      	movs	r2, #1
 800c6c4:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c6ce:	681b      	ldr	r3, [r3, #0]
 800c6d0:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800c6d2:	68fb      	ldr	r3, [r7, #12]
 800c6d4:	2200      	movs	r2, #0
 800c6d6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	2200      	movs	r2, #0
 800c6de:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	7c1b      	ldrb	r3, [r3, #16]
 800c6e6:	2b00      	cmp	r3, #0
 800c6e8:	d109      	bne.n	800c6fe <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c6ea:	68fb      	ldr	r3, [r7, #12]
 800c6ec:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c6f0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c6f4:	2101      	movs	r1, #1
 800c6f6:	6878      	ldr	r0, [r7, #4]
 800c6f8:	f002 f830 	bl	800e75c <USBD_LL_PrepareReceive>
 800c6fc:	e007      	b.n	800c70e <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c6fe:	68fb      	ldr	r3, [r7, #12]
 800c700:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c704:	2340      	movs	r3, #64	@ 0x40
 800c706:	2101      	movs	r1, #1
 800c708:	6878      	ldr	r0, [r7, #4]
 800c70a:	f002 f827 	bl	800e75c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c70e:	2300      	movs	r3, #0
}
 800c710:	4618      	mov	r0, r3
 800c712:	3710      	adds	r7, #16
 800c714:	46bd      	mov	sp, r7
 800c716:	bd80      	pop	{r7, pc}

0800c718 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c718:	b580      	push	{r7, lr}
 800c71a:	b082      	sub	sp, #8
 800c71c:	af00      	add	r7, sp, #0
 800c71e:	6078      	str	r0, [r7, #4]
 800c720:	460b      	mov	r3, r1
 800c722:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800c724:	2181      	movs	r1, #129	@ 0x81
 800c726:	6878      	ldr	r0, [r7, #4]
 800c728:	f001 ff4f 	bl	800e5ca <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	2200      	movs	r2, #0
 800c730:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800c732:	2101      	movs	r1, #1
 800c734:	6878      	ldr	r0, [r7, #4]
 800c736:	f001 ff48 	bl	800e5ca <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	2200      	movs	r2, #0
 800c73e:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800c742:	2182      	movs	r1, #130	@ 0x82
 800c744:	6878      	ldr	r0, [r7, #4]
 800c746:	f001 ff40 	bl	800e5ca <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	2200      	movs	r2, #0
 800c74e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	2200      	movs	r2, #0
 800c756:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c760:	2b00      	cmp	r3, #0
 800c762:	d00e      	beq.n	800c782 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c76a:	685b      	ldr	r3, [r3, #4]
 800c76c:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c774:	4618      	mov	r0, r3
 800c776:	f002 f869 	bl	800e84c <USBD_static_free>
    pdev->pClassData = NULL;
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	2200      	movs	r2, #0
 800c77e:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800c782:	2300      	movs	r3, #0
}
 800c784:	4618      	mov	r0, r3
 800c786:	3708      	adds	r7, #8
 800c788:	46bd      	mov	sp, r7
 800c78a:	bd80      	pop	{r7, pc}

0800c78c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800c78c:	b580      	push	{r7, lr}
 800c78e:	b086      	sub	sp, #24
 800c790:	af00      	add	r7, sp, #0
 800c792:	6078      	str	r0, [r7, #4]
 800c794:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c79c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800c79e:	2300      	movs	r3, #0
 800c7a0:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800c7a2:	2300      	movs	r3, #0
 800c7a4:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800c7a6:	2300      	movs	r3, #0
 800c7a8:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800c7aa:	693b      	ldr	r3, [r7, #16]
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	d101      	bne.n	800c7b4 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800c7b0:	2303      	movs	r3, #3
 800c7b2:	e0af      	b.n	800c914 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c7b4:	683b      	ldr	r3, [r7, #0]
 800c7b6:	781b      	ldrb	r3, [r3, #0]
 800c7b8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	d03f      	beq.n	800c840 <USBD_CDC_Setup+0xb4>
 800c7c0:	2b20      	cmp	r3, #32
 800c7c2:	f040 809f 	bne.w	800c904 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800c7c6:	683b      	ldr	r3, [r7, #0]
 800c7c8:	88db      	ldrh	r3, [r3, #6]
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	d02e      	beq.n	800c82c <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800c7ce:	683b      	ldr	r3, [r7, #0]
 800c7d0:	781b      	ldrb	r3, [r3, #0]
 800c7d2:	b25b      	sxtb	r3, r3
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	da16      	bge.n	800c806 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c7de:	689b      	ldr	r3, [r3, #8]
 800c7e0:	683a      	ldr	r2, [r7, #0]
 800c7e2:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800c7e4:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c7e6:	683a      	ldr	r2, [r7, #0]
 800c7e8:	88d2      	ldrh	r2, [r2, #6]
 800c7ea:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800c7ec:	683b      	ldr	r3, [r7, #0]
 800c7ee:	88db      	ldrh	r3, [r3, #6]
 800c7f0:	2b07      	cmp	r3, #7
 800c7f2:	bf28      	it	cs
 800c7f4:	2307      	movcs	r3, #7
 800c7f6:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800c7f8:	693b      	ldr	r3, [r7, #16]
 800c7fa:	89fa      	ldrh	r2, [r7, #14]
 800c7fc:	4619      	mov	r1, r3
 800c7fe:	6878      	ldr	r0, [r7, #4]
 800c800:	f001 fa9f 	bl	800dd42 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800c804:	e085      	b.n	800c912 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800c806:	683b      	ldr	r3, [r7, #0]
 800c808:	785a      	ldrb	r2, [r3, #1]
 800c80a:	693b      	ldr	r3, [r7, #16]
 800c80c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800c810:	683b      	ldr	r3, [r7, #0]
 800c812:	88db      	ldrh	r3, [r3, #6]
 800c814:	b2da      	uxtb	r2, r3
 800c816:	693b      	ldr	r3, [r7, #16]
 800c818:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800c81c:	6939      	ldr	r1, [r7, #16]
 800c81e:	683b      	ldr	r3, [r7, #0]
 800c820:	88db      	ldrh	r3, [r3, #6]
 800c822:	461a      	mov	r2, r3
 800c824:	6878      	ldr	r0, [r7, #4]
 800c826:	f001 fab8 	bl	800dd9a <USBD_CtlPrepareRx>
      break;
 800c82a:	e072      	b.n	800c912 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c832:	689b      	ldr	r3, [r3, #8]
 800c834:	683a      	ldr	r2, [r7, #0]
 800c836:	7850      	ldrb	r0, [r2, #1]
 800c838:	2200      	movs	r2, #0
 800c83a:	6839      	ldr	r1, [r7, #0]
 800c83c:	4798      	blx	r3
      break;
 800c83e:	e068      	b.n	800c912 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c840:	683b      	ldr	r3, [r7, #0]
 800c842:	785b      	ldrb	r3, [r3, #1]
 800c844:	2b0b      	cmp	r3, #11
 800c846:	d852      	bhi.n	800c8ee <USBD_CDC_Setup+0x162>
 800c848:	a201      	add	r2, pc, #4	@ (adr r2, 800c850 <USBD_CDC_Setup+0xc4>)
 800c84a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c84e:	bf00      	nop
 800c850:	0800c881 	.word	0x0800c881
 800c854:	0800c8fd 	.word	0x0800c8fd
 800c858:	0800c8ef 	.word	0x0800c8ef
 800c85c:	0800c8ef 	.word	0x0800c8ef
 800c860:	0800c8ef 	.word	0x0800c8ef
 800c864:	0800c8ef 	.word	0x0800c8ef
 800c868:	0800c8ef 	.word	0x0800c8ef
 800c86c:	0800c8ef 	.word	0x0800c8ef
 800c870:	0800c8ef 	.word	0x0800c8ef
 800c874:	0800c8ef 	.word	0x0800c8ef
 800c878:	0800c8ab 	.word	0x0800c8ab
 800c87c:	0800c8d5 	.word	0x0800c8d5
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c886:	b2db      	uxtb	r3, r3
 800c888:	2b03      	cmp	r3, #3
 800c88a:	d107      	bne.n	800c89c <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800c88c:	f107 030a 	add.w	r3, r7, #10
 800c890:	2202      	movs	r2, #2
 800c892:	4619      	mov	r1, r3
 800c894:	6878      	ldr	r0, [r7, #4]
 800c896:	f001 fa54 	bl	800dd42 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800c89a:	e032      	b.n	800c902 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800c89c:	6839      	ldr	r1, [r7, #0]
 800c89e:	6878      	ldr	r0, [r7, #4]
 800c8a0:	f001 f9de 	bl	800dc60 <USBD_CtlError>
            ret = USBD_FAIL;
 800c8a4:	2303      	movs	r3, #3
 800c8a6:	75fb      	strb	r3, [r7, #23]
          break;
 800c8a8:	e02b      	b.n	800c902 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c8b0:	b2db      	uxtb	r3, r3
 800c8b2:	2b03      	cmp	r3, #3
 800c8b4:	d107      	bne.n	800c8c6 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800c8b6:	f107 030d 	add.w	r3, r7, #13
 800c8ba:	2201      	movs	r2, #1
 800c8bc:	4619      	mov	r1, r3
 800c8be:	6878      	ldr	r0, [r7, #4]
 800c8c0:	f001 fa3f 	bl	800dd42 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800c8c4:	e01d      	b.n	800c902 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800c8c6:	6839      	ldr	r1, [r7, #0]
 800c8c8:	6878      	ldr	r0, [r7, #4]
 800c8ca:	f001 f9c9 	bl	800dc60 <USBD_CtlError>
            ret = USBD_FAIL;
 800c8ce:	2303      	movs	r3, #3
 800c8d0:	75fb      	strb	r3, [r7, #23]
          break;
 800c8d2:	e016      	b.n	800c902 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c8da:	b2db      	uxtb	r3, r3
 800c8dc:	2b03      	cmp	r3, #3
 800c8de:	d00f      	beq.n	800c900 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800c8e0:	6839      	ldr	r1, [r7, #0]
 800c8e2:	6878      	ldr	r0, [r7, #4]
 800c8e4:	f001 f9bc 	bl	800dc60 <USBD_CtlError>
            ret = USBD_FAIL;
 800c8e8:	2303      	movs	r3, #3
 800c8ea:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800c8ec:	e008      	b.n	800c900 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800c8ee:	6839      	ldr	r1, [r7, #0]
 800c8f0:	6878      	ldr	r0, [r7, #4]
 800c8f2:	f001 f9b5 	bl	800dc60 <USBD_CtlError>
          ret = USBD_FAIL;
 800c8f6:	2303      	movs	r3, #3
 800c8f8:	75fb      	strb	r3, [r7, #23]
          break;
 800c8fa:	e002      	b.n	800c902 <USBD_CDC_Setup+0x176>
          break;
 800c8fc:	bf00      	nop
 800c8fe:	e008      	b.n	800c912 <USBD_CDC_Setup+0x186>
          break;
 800c900:	bf00      	nop
      }
      break;
 800c902:	e006      	b.n	800c912 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800c904:	6839      	ldr	r1, [r7, #0]
 800c906:	6878      	ldr	r0, [r7, #4]
 800c908:	f001 f9aa 	bl	800dc60 <USBD_CtlError>
      ret = USBD_FAIL;
 800c90c:	2303      	movs	r3, #3
 800c90e:	75fb      	strb	r3, [r7, #23]
      break;
 800c910:	bf00      	nop
  }

  return (uint8_t)ret;
 800c912:	7dfb      	ldrb	r3, [r7, #23]
}
 800c914:	4618      	mov	r0, r3
 800c916:	3718      	adds	r7, #24
 800c918:	46bd      	mov	sp, r7
 800c91a:	bd80      	pop	{r7, pc}

0800c91c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c91c:	b580      	push	{r7, lr}
 800c91e:	b084      	sub	sp, #16
 800c920:	af00      	add	r7, sp, #0
 800c922:	6078      	str	r0, [r7, #4]
 800c924:	460b      	mov	r3, r1
 800c926:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800c92e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c936:	2b00      	cmp	r3, #0
 800c938:	d101      	bne.n	800c93e <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800c93a:	2303      	movs	r3, #3
 800c93c:	e04f      	b.n	800c9de <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c944:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800c946:	78fa      	ldrb	r2, [r7, #3]
 800c948:	6879      	ldr	r1, [r7, #4]
 800c94a:	4613      	mov	r3, r2
 800c94c:	009b      	lsls	r3, r3, #2
 800c94e:	4413      	add	r3, r2
 800c950:	009b      	lsls	r3, r3, #2
 800c952:	440b      	add	r3, r1
 800c954:	3318      	adds	r3, #24
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	2b00      	cmp	r3, #0
 800c95a:	d029      	beq.n	800c9b0 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800c95c:	78fa      	ldrb	r2, [r7, #3]
 800c95e:	6879      	ldr	r1, [r7, #4]
 800c960:	4613      	mov	r3, r2
 800c962:	009b      	lsls	r3, r3, #2
 800c964:	4413      	add	r3, r2
 800c966:	009b      	lsls	r3, r3, #2
 800c968:	440b      	add	r3, r1
 800c96a:	3318      	adds	r3, #24
 800c96c:	681a      	ldr	r2, [r3, #0]
 800c96e:	78f9      	ldrb	r1, [r7, #3]
 800c970:	68f8      	ldr	r0, [r7, #12]
 800c972:	460b      	mov	r3, r1
 800c974:	009b      	lsls	r3, r3, #2
 800c976:	440b      	add	r3, r1
 800c978:	00db      	lsls	r3, r3, #3
 800c97a:	4403      	add	r3, r0
 800c97c:	3320      	adds	r3, #32
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	fbb2 f1f3 	udiv	r1, r2, r3
 800c984:	fb01 f303 	mul.w	r3, r1, r3
 800c988:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d110      	bne.n	800c9b0 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800c98e:	78fa      	ldrb	r2, [r7, #3]
 800c990:	6879      	ldr	r1, [r7, #4]
 800c992:	4613      	mov	r3, r2
 800c994:	009b      	lsls	r3, r3, #2
 800c996:	4413      	add	r3, r2
 800c998:	009b      	lsls	r3, r3, #2
 800c99a:	440b      	add	r3, r1
 800c99c:	3318      	adds	r3, #24
 800c99e:	2200      	movs	r2, #0
 800c9a0:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800c9a2:	78f9      	ldrb	r1, [r7, #3]
 800c9a4:	2300      	movs	r3, #0
 800c9a6:	2200      	movs	r2, #0
 800c9a8:	6878      	ldr	r0, [r7, #4]
 800c9aa:	f001 feb6 	bl	800e71a <USBD_LL_Transmit>
 800c9ae:	e015      	b.n	800c9dc <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800c9b0:	68bb      	ldr	r3, [r7, #8]
 800c9b2:	2200      	movs	r2, #0
 800c9b4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c9be:	691b      	ldr	r3, [r3, #16]
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	d00b      	beq.n	800c9dc <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c9ca:	691b      	ldr	r3, [r3, #16]
 800c9cc:	68ba      	ldr	r2, [r7, #8]
 800c9ce:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800c9d2:	68ba      	ldr	r2, [r7, #8]
 800c9d4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800c9d8:	78fa      	ldrb	r2, [r7, #3]
 800c9da:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800c9dc:	2300      	movs	r3, #0
}
 800c9de:	4618      	mov	r0, r3
 800c9e0:	3710      	adds	r7, #16
 800c9e2:	46bd      	mov	sp, r7
 800c9e4:	bd80      	pop	{r7, pc}

0800c9e6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c9e6:	b580      	push	{r7, lr}
 800c9e8:	b084      	sub	sp, #16
 800c9ea:	af00      	add	r7, sp, #0
 800c9ec:	6078      	str	r0, [r7, #4]
 800c9ee:	460b      	mov	r3, r1
 800c9f0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c9f8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ca00:	2b00      	cmp	r3, #0
 800ca02:	d101      	bne.n	800ca08 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800ca04:	2303      	movs	r3, #3
 800ca06:	e015      	b.n	800ca34 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800ca08:	78fb      	ldrb	r3, [r7, #3]
 800ca0a:	4619      	mov	r1, r3
 800ca0c:	6878      	ldr	r0, [r7, #4]
 800ca0e:	f001 fec6 	bl	800e79e <USBD_LL_GetRxDataSize>
 800ca12:	4602      	mov	r2, r0
 800ca14:	68fb      	ldr	r3, [r7, #12]
 800ca16:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ca20:	68db      	ldr	r3, [r3, #12]
 800ca22:	68fa      	ldr	r2, [r7, #12]
 800ca24:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800ca28:	68fa      	ldr	r2, [r7, #12]
 800ca2a:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800ca2e:	4611      	mov	r1, r2
 800ca30:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800ca32:	2300      	movs	r3, #0
}
 800ca34:	4618      	mov	r0, r3
 800ca36:	3710      	adds	r7, #16
 800ca38:	46bd      	mov	sp, r7
 800ca3a:	bd80      	pop	{r7, pc}

0800ca3c <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800ca3c:	b580      	push	{r7, lr}
 800ca3e:	b084      	sub	sp, #16
 800ca40:	af00      	add	r7, sp, #0
 800ca42:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ca4a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800ca4c:	68fb      	ldr	r3, [r7, #12]
 800ca4e:	2b00      	cmp	r3, #0
 800ca50:	d101      	bne.n	800ca56 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800ca52:	2303      	movs	r3, #3
 800ca54:	e01a      	b.n	800ca8c <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d014      	beq.n	800ca8a <USBD_CDC_EP0_RxReady+0x4e>
 800ca60:	68fb      	ldr	r3, [r7, #12]
 800ca62:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800ca66:	2bff      	cmp	r3, #255	@ 0xff
 800ca68:	d00f      	beq.n	800ca8a <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ca70:	689b      	ldr	r3, [r3, #8]
 800ca72:	68fa      	ldr	r2, [r7, #12]
 800ca74:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 800ca78:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800ca7a:	68fa      	ldr	r2, [r7, #12]
 800ca7c:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800ca80:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800ca82:	68fb      	ldr	r3, [r7, #12]
 800ca84:	22ff      	movs	r2, #255	@ 0xff
 800ca86:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800ca8a:	2300      	movs	r3, #0
}
 800ca8c:	4618      	mov	r0, r3
 800ca8e:	3710      	adds	r7, #16
 800ca90:	46bd      	mov	sp, r7
 800ca92:	bd80      	pop	{r7, pc}

0800ca94 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800ca94:	b480      	push	{r7}
 800ca96:	b083      	sub	sp, #12
 800ca98:	af00      	add	r7, sp, #0
 800ca9a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	2243      	movs	r2, #67	@ 0x43
 800caa0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800caa2:	4b03      	ldr	r3, [pc, #12]	@ (800cab0 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800caa4:	4618      	mov	r0, r3
 800caa6:	370c      	adds	r7, #12
 800caa8:	46bd      	mov	sp, r7
 800caaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caae:	4770      	bx	lr
 800cab0:	200000ac 	.word	0x200000ac

0800cab4 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800cab4:	b480      	push	{r7}
 800cab6:	b083      	sub	sp, #12
 800cab8:	af00      	add	r7, sp, #0
 800caba:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	2243      	movs	r2, #67	@ 0x43
 800cac0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800cac2:	4b03      	ldr	r3, [pc, #12]	@ (800cad0 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800cac4:	4618      	mov	r0, r3
 800cac6:	370c      	adds	r7, #12
 800cac8:	46bd      	mov	sp, r7
 800caca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cace:	4770      	bx	lr
 800cad0:	20000068 	.word	0x20000068

0800cad4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800cad4:	b480      	push	{r7}
 800cad6:	b083      	sub	sp, #12
 800cad8:	af00      	add	r7, sp, #0
 800cada:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	2243      	movs	r2, #67	@ 0x43
 800cae0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800cae2:	4b03      	ldr	r3, [pc, #12]	@ (800caf0 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800cae4:	4618      	mov	r0, r3
 800cae6:	370c      	adds	r7, #12
 800cae8:	46bd      	mov	sp, r7
 800caea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caee:	4770      	bx	lr
 800caf0:	200000f0 	.word	0x200000f0

0800caf4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800caf4:	b480      	push	{r7}
 800caf6:	b083      	sub	sp, #12
 800caf8:	af00      	add	r7, sp, #0
 800cafa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	220a      	movs	r2, #10
 800cb00:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800cb02:	4b03      	ldr	r3, [pc, #12]	@ (800cb10 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800cb04:	4618      	mov	r0, r3
 800cb06:	370c      	adds	r7, #12
 800cb08:	46bd      	mov	sp, r7
 800cb0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb0e:	4770      	bx	lr
 800cb10:	20000024 	.word	0x20000024

0800cb14 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800cb14:	b480      	push	{r7}
 800cb16:	b083      	sub	sp, #12
 800cb18:	af00      	add	r7, sp, #0
 800cb1a:	6078      	str	r0, [r7, #4]
 800cb1c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800cb1e:	683b      	ldr	r3, [r7, #0]
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	d101      	bne.n	800cb28 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800cb24:	2303      	movs	r3, #3
 800cb26:	e004      	b.n	800cb32 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	683a      	ldr	r2, [r7, #0]
 800cb2c:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800cb30:	2300      	movs	r3, #0
}
 800cb32:	4618      	mov	r0, r3
 800cb34:	370c      	adds	r7, #12
 800cb36:	46bd      	mov	sp, r7
 800cb38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb3c:	4770      	bx	lr

0800cb3e <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800cb3e:	b480      	push	{r7}
 800cb40:	b087      	sub	sp, #28
 800cb42:	af00      	add	r7, sp, #0
 800cb44:	60f8      	str	r0, [r7, #12]
 800cb46:	60b9      	str	r1, [r7, #8]
 800cb48:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800cb4a:	68fb      	ldr	r3, [r7, #12]
 800cb4c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cb50:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800cb52:	697b      	ldr	r3, [r7, #20]
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	d101      	bne.n	800cb5c <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800cb58:	2303      	movs	r3, #3
 800cb5a:	e008      	b.n	800cb6e <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800cb5c:	697b      	ldr	r3, [r7, #20]
 800cb5e:	68ba      	ldr	r2, [r7, #8]
 800cb60:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800cb64:	697b      	ldr	r3, [r7, #20]
 800cb66:	687a      	ldr	r2, [r7, #4]
 800cb68:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800cb6c:	2300      	movs	r3, #0
}
 800cb6e:	4618      	mov	r0, r3
 800cb70:	371c      	adds	r7, #28
 800cb72:	46bd      	mov	sp, r7
 800cb74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb78:	4770      	bx	lr

0800cb7a <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800cb7a:	b480      	push	{r7}
 800cb7c:	b085      	sub	sp, #20
 800cb7e:	af00      	add	r7, sp, #0
 800cb80:	6078      	str	r0, [r7, #4]
 800cb82:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cb8a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800cb8c:	68fb      	ldr	r3, [r7, #12]
 800cb8e:	2b00      	cmp	r3, #0
 800cb90:	d101      	bne.n	800cb96 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800cb92:	2303      	movs	r3, #3
 800cb94:	e004      	b.n	800cba0 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	683a      	ldr	r2, [r7, #0]
 800cb9a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800cb9e:	2300      	movs	r3, #0
}
 800cba0:	4618      	mov	r0, r3
 800cba2:	3714      	adds	r7, #20
 800cba4:	46bd      	mov	sp, r7
 800cba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbaa:	4770      	bx	lr

0800cbac <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800cbac:	b580      	push	{r7, lr}
 800cbae:	b084      	sub	sp, #16
 800cbb0:	af00      	add	r7, sp, #0
 800cbb2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cbba:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	d101      	bne.n	800cbca <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800cbc6:	2303      	movs	r3, #3
 800cbc8:	e016      	b.n	800cbf8 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	7c1b      	ldrb	r3, [r3, #16]
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	d109      	bne.n	800cbe6 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800cbd2:	68fb      	ldr	r3, [r7, #12]
 800cbd4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800cbd8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800cbdc:	2101      	movs	r1, #1
 800cbde:	6878      	ldr	r0, [r7, #4]
 800cbe0:	f001 fdbc 	bl	800e75c <USBD_LL_PrepareReceive>
 800cbe4:	e007      	b.n	800cbf6 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800cbe6:	68fb      	ldr	r3, [r7, #12]
 800cbe8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800cbec:	2340      	movs	r3, #64	@ 0x40
 800cbee:	2101      	movs	r1, #1
 800cbf0:	6878      	ldr	r0, [r7, #4]
 800cbf2:	f001 fdb3 	bl	800e75c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800cbf6:	2300      	movs	r3, #0
}
 800cbf8:	4618      	mov	r0, r3
 800cbfa:	3710      	adds	r7, #16
 800cbfc:	46bd      	mov	sp, r7
 800cbfe:	bd80      	pop	{r7, pc}

0800cc00 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800cc00:	b580      	push	{r7, lr}
 800cc02:	b086      	sub	sp, #24
 800cc04:	af00      	add	r7, sp, #0
 800cc06:	60f8      	str	r0, [r7, #12]
 800cc08:	60b9      	str	r1, [r7, #8]
 800cc0a:	4613      	mov	r3, r2
 800cc0c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800cc0e:	68fb      	ldr	r3, [r7, #12]
 800cc10:	2b00      	cmp	r3, #0
 800cc12:	d101      	bne.n	800cc18 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800cc14:	2303      	movs	r3, #3
 800cc16:	e01f      	b.n	800cc58 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800cc18:	68fb      	ldr	r3, [r7, #12]
 800cc1a:	2200      	movs	r2, #0
 800cc1c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800cc20:	68fb      	ldr	r3, [r7, #12]
 800cc22:	2200      	movs	r2, #0
 800cc24:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800cc28:	68fb      	ldr	r3, [r7, #12]
 800cc2a:	2200      	movs	r2, #0
 800cc2c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800cc30:	68bb      	ldr	r3, [r7, #8]
 800cc32:	2b00      	cmp	r3, #0
 800cc34:	d003      	beq.n	800cc3e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800cc36:	68fb      	ldr	r3, [r7, #12]
 800cc38:	68ba      	ldr	r2, [r7, #8]
 800cc3a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800cc3e:	68fb      	ldr	r3, [r7, #12]
 800cc40:	2201      	movs	r2, #1
 800cc42:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800cc46:	68fb      	ldr	r3, [r7, #12]
 800cc48:	79fa      	ldrb	r2, [r7, #7]
 800cc4a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800cc4c:	68f8      	ldr	r0, [r7, #12]
 800cc4e:	f001 fc1b 	bl	800e488 <USBD_LL_Init>
 800cc52:	4603      	mov	r3, r0
 800cc54:	75fb      	strb	r3, [r7, #23]

  return ret;
 800cc56:	7dfb      	ldrb	r3, [r7, #23]
}
 800cc58:	4618      	mov	r0, r3
 800cc5a:	3718      	adds	r7, #24
 800cc5c:	46bd      	mov	sp, r7
 800cc5e:	bd80      	pop	{r7, pc}

0800cc60 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800cc60:	b580      	push	{r7, lr}
 800cc62:	b084      	sub	sp, #16
 800cc64:	af00      	add	r7, sp, #0
 800cc66:	6078      	str	r0, [r7, #4]
 800cc68:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800cc6a:	2300      	movs	r3, #0
 800cc6c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800cc6e:	683b      	ldr	r3, [r7, #0]
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	d101      	bne.n	800cc78 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800cc74:	2303      	movs	r3, #3
 800cc76:	e016      	b.n	800cca6 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	683a      	ldr	r2, [r7, #0]
 800cc7c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cc86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	d00b      	beq.n	800cca4 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cc92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc94:	f107 020e 	add.w	r2, r7, #14
 800cc98:	4610      	mov	r0, r2
 800cc9a:	4798      	blx	r3
 800cc9c:	4602      	mov	r2, r0
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800cca4:	2300      	movs	r3, #0
}
 800cca6:	4618      	mov	r0, r3
 800cca8:	3710      	adds	r7, #16
 800ccaa:	46bd      	mov	sp, r7
 800ccac:	bd80      	pop	{r7, pc}

0800ccae <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800ccae:	b580      	push	{r7, lr}
 800ccb0:	b082      	sub	sp, #8
 800ccb2:	af00      	add	r7, sp, #0
 800ccb4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800ccb6:	6878      	ldr	r0, [r7, #4]
 800ccb8:	f001 fc46 	bl	800e548 <USBD_LL_Start>
 800ccbc:	4603      	mov	r3, r0
}
 800ccbe:	4618      	mov	r0, r3
 800ccc0:	3708      	adds	r7, #8
 800ccc2:	46bd      	mov	sp, r7
 800ccc4:	bd80      	pop	{r7, pc}

0800ccc6 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800ccc6:	b480      	push	{r7}
 800ccc8:	b083      	sub	sp, #12
 800ccca:	af00      	add	r7, sp, #0
 800cccc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ccce:	2300      	movs	r3, #0
}
 800ccd0:	4618      	mov	r0, r3
 800ccd2:	370c      	adds	r7, #12
 800ccd4:	46bd      	mov	sp, r7
 800ccd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccda:	4770      	bx	lr

0800ccdc <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ccdc:	b580      	push	{r7, lr}
 800ccde:	b084      	sub	sp, #16
 800cce0:	af00      	add	r7, sp, #0
 800cce2:	6078      	str	r0, [r7, #4]
 800cce4:	460b      	mov	r3, r1
 800cce6:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800cce8:	2303      	movs	r3, #3
 800ccea:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ccf2:	2b00      	cmp	r3, #0
 800ccf4:	d009      	beq.n	800cd0a <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ccfc:	681b      	ldr	r3, [r3, #0]
 800ccfe:	78fa      	ldrb	r2, [r7, #3]
 800cd00:	4611      	mov	r1, r2
 800cd02:	6878      	ldr	r0, [r7, #4]
 800cd04:	4798      	blx	r3
 800cd06:	4603      	mov	r3, r0
 800cd08:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800cd0a:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd0c:	4618      	mov	r0, r3
 800cd0e:	3710      	adds	r7, #16
 800cd10:	46bd      	mov	sp, r7
 800cd12:	bd80      	pop	{r7, pc}

0800cd14 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cd14:	b580      	push	{r7, lr}
 800cd16:	b082      	sub	sp, #8
 800cd18:	af00      	add	r7, sp, #0
 800cd1a:	6078      	str	r0, [r7, #4]
 800cd1c:	460b      	mov	r3, r1
 800cd1e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cd26:	2b00      	cmp	r3, #0
 800cd28:	d007      	beq.n	800cd3a <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cd30:	685b      	ldr	r3, [r3, #4]
 800cd32:	78fa      	ldrb	r2, [r7, #3]
 800cd34:	4611      	mov	r1, r2
 800cd36:	6878      	ldr	r0, [r7, #4]
 800cd38:	4798      	blx	r3
  }

  return USBD_OK;
 800cd3a:	2300      	movs	r3, #0
}
 800cd3c:	4618      	mov	r0, r3
 800cd3e:	3708      	adds	r7, #8
 800cd40:	46bd      	mov	sp, r7
 800cd42:	bd80      	pop	{r7, pc}

0800cd44 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800cd44:	b580      	push	{r7, lr}
 800cd46:	b084      	sub	sp, #16
 800cd48:	af00      	add	r7, sp, #0
 800cd4a:	6078      	str	r0, [r7, #4]
 800cd4c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800cd54:	6839      	ldr	r1, [r7, #0]
 800cd56:	4618      	mov	r0, r3
 800cd58:	f000 ff48 	bl	800dbec <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	2201      	movs	r2, #1
 800cd60:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800cd6a:	461a      	mov	r2, r3
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800cd78:	f003 031f 	and.w	r3, r3, #31
 800cd7c:	2b02      	cmp	r3, #2
 800cd7e:	d01a      	beq.n	800cdb6 <USBD_LL_SetupStage+0x72>
 800cd80:	2b02      	cmp	r3, #2
 800cd82:	d822      	bhi.n	800cdca <USBD_LL_SetupStage+0x86>
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	d002      	beq.n	800cd8e <USBD_LL_SetupStage+0x4a>
 800cd88:	2b01      	cmp	r3, #1
 800cd8a:	d00a      	beq.n	800cda2 <USBD_LL_SetupStage+0x5e>
 800cd8c:	e01d      	b.n	800cdca <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800cd94:	4619      	mov	r1, r3
 800cd96:	6878      	ldr	r0, [r7, #4]
 800cd98:	f000 f9f0 	bl	800d17c <USBD_StdDevReq>
 800cd9c:	4603      	mov	r3, r0
 800cd9e:	73fb      	strb	r3, [r7, #15]
      break;
 800cda0:	e020      	b.n	800cde4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800cda8:	4619      	mov	r1, r3
 800cdaa:	6878      	ldr	r0, [r7, #4]
 800cdac:	f000 fa54 	bl	800d258 <USBD_StdItfReq>
 800cdb0:	4603      	mov	r3, r0
 800cdb2:	73fb      	strb	r3, [r7, #15]
      break;
 800cdb4:	e016      	b.n	800cde4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800cdbc:	4619      	mov	r1, r3
 800cdbe:	6878      	ldr	r0, [r7, #4]
 800cdc0:	f000 fa93 	bl	800d2ea <USBD_StdEPReq>
 800cdc4:	4603      	mov	r3, r0
 800cdc6:	73fb      	strb	r3, [r7, #15]
      break;
 800cdc8:	e00c      	b.n	800cde4 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800cdd0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800cdd4:	b2db      	uxtb	r3, r3
 800cdd6:	4619      	mov	r1, r3
 800cdd8:	6878      	ldr	r0, [r7, #4]
 800cdda:	f001 fc15 	bl	800e608 <USBD_LL_StallEP>
 800cdde:	4603      	mov	r3, r0
 800cde0:	73fb      	strb	r3, [r7, #15]
      break;
 800cde2:	bf00      	nop
  }

  return ret;
 800cde4:	7bfb      	ldrb	r3, [r7, #15]
}
 800cde6:	4618      	mov	r0, r3
 800cde8:	3710      	adds	r7, #16
 800cdea:	46bd      	mov	sp, r7
 800cdec:	bd80      	pop	{r7, pc}

0800cdee <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800cdee:	b580      	push	{r7, lr}
 800cdf0:	b086      	sub	sp, #24
 800cdf2:	af00      	add	r7, sp, #0
 800cdf4:	60f8      	str	r0, [r7, #12]
 800cdf6:	460b      	mov	r3, r1
 800cdf8:	607a      	str	r2, [r7, #4]
 800cdfa:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800cdfc:	7afb      	ldrb	r3, [r7, #11]
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d138      	bne.n	800ce74 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800ce02:	68fb      	ldr	r3, [r7, #12]
 800ce04:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800ce08:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800ce0a:	68fb      	ldr	r3, [r7, #12]
 800ce0c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ce10:	2b03      	cmp	r3, #3
 800ce12:	d14a      	bne.n	800ceaa <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800ce14:	693b      	ldr	r3, [r7, #16]
 800ce16:	689a      	ldr	r2, [r3, #8]
 800ce18:	693b      	ldr	r3, [r7, #16]
 800ce1a:	68db      	ldr	r3, [r3, #12]
 800ce1c:	429a      	cmp	r2, r3
 800ce1e:	d913      	bls.n	800ce48 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800ce20:	693b      	ldr	r3, [r7, #16]
 800ce22:	689a      	ldr	r2, [r3, #8]
 800ce24:	693b      	ldr	r3, [r7, #16]
 800ce26:	68db      	ldr	r3, [r3, #12]
 800ce28:	1ad2      	subs	r2, r2, r3
 800ce2a:	693b      	ldr	r3, [r7, #16]
 800ce2c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800ce2e:	693b      	ldr	r3, [r7, #16]
 800ce30:	68da      	ldr	r2, [r3, #12]
 800ce32:	693b      	ldr	r3, [r7, #16]
 800ce34:	689b      	ldr	r3, [r3, #8]
 800ce36:	4293      	cmp	r3, r2
 800ce38:	bf28      	it	cs
 800ce3a:	4613      	movcs	r3, r2
 800ce3c:	461a      	mov	r2, r3
 800ce3e:	6879      	ldr	r1, [r7, #4]
 800ce40:	68f8      	ldr	r0, [r7, #12]
 800ce42:	f000 ffc7 	bl	800ddd4 <USBD_CtlContinueRx>
 800ce46:	e030      	b.n	800ceaa <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ce48:	68fb      	ldr	r3, [r7, #12]
 800ce4a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ce4e:	b2db      	uxtb	r3, r3
 800ce50:	2b03      	cmp	r3, #3
 800ce52:	d10b      	bne.n	800ce6c <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800ce54:	68fb      	ldr	r3, [r7, #12]
 800ce56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ce5a:	691b      	ldr	r3, [r3, #16]
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d005      	beq.n	800ce6c <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800ce60:	68fb      	ldr	r3, [r7, #12]
 800ce62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ce66:	691b      	ldr	r3, [r3, #16]
 800ce68:	68f8      	ldr	r0, [r7, #12]
 800ce6a:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800ce6c:	68f8      	ldr	r0, [r7, #12]
 800ce6e:	f000 ffc2 	bl	800ddf6 <USBD_CtlSendStatus>
 800ce72:	e01a      	b.n	800ceaa <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ce74:	68fb      	ldr	r3, [r7, #12]
 800ce76:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ce7a:	b2db      	uxtb	r3, r3
 800ce7c:	2b03      	cmp	r3, #3
 800ce7e:	d114      	bne.n	800ceaa <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800ce80:	68fb      	ldr	r3, [r7, #12]
 800ce82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ce86:	699b      	ldr	r3, [r3, #24]
 800ce88:	2b00      	cmp	r3, #0
 800ce8a:	d00e      	beq.n	800ceaa <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800ce8c:	68fb      	ldr	r3, [r7, #12]
 800ce8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ce92:	699b      	ldr	r3, [r3, #24]
 800ce94:	7afa      	ldrb	r2, [r7, #11]
 800ce96:	4611      	mov	r1, r2
 800ce98:	68f8      	ldr	r0, [r7, #12]
 800ce9a:	4798      	blx	r3
 800ce9c:	4603      	mov	r3, r0
 800ce9e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800cea0:	7dfb      	ldrb	r3, [r7, #23]
 800cea2:	2b00      	cmp	r3, #0
 800cea4:	d001      	beq.n	800ceaa <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800cea6:	7dfb      	ldrb	r3, [r7, #23]
 800cea8:	e000      	b.n	800ceac <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800ceaa:	2300      	movs	r3, #0
}
 800ceac:	4618      	mov	r0, r3
 800ceae:	3718      	adds	r7, #24
 800ceb0:	46bd      	mov	sp, r7
 800ceb2:	bd80      	pop	{r7, pc}

0800ceb4 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800ceb4:	b580      	push	{r7, lr}
 800ceb6:	b086      	sub	sp, #24
 800ceb8:	af00      	add	r7, sp, #0
 800ceba:	60f8      	str	r0, [r7, #12]
 800cebc:	460b      	mov	r3, r1
 800cebe:	607a      	str	r2, [r7, #4]
 800cec0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800cec2:	7afb      	ldrb	r3, [r7, #11]
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d16b      	bne.n	800cfa0 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800cec8:	68fb      	ldr	r3, [r7, #12]
 800ceca:	3314      	adds	r3, #20
 800cecc:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800cece:	68fb      	ldr	r3, [r7, #12]
 800ced0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ced4:	2b02      	cmp	r3, #2
 800ced6:	d156      	bne.n	800cf86 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800ced8:	693b      	ldr	r3, [r7, #16]
 800ceda:	689a      	ldr	r2, [r3, #8]
 800cedc:	693b      	ldr	r3, [r7, #16]
 800cede:	68db      	ldr	r3, [r3, #12]
 800cee0:	429a      	cmp	r2, r3
 800cee2:	d914      	bls.n	800cf0e <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800cee4:	693b      	ldr	r3, [r7, #16]
 800cee6:	689a      	ldr	r2, [r3, #8]
 800cee8:	693b      	ldr	r3, [r7, #16]
 800ceea:	68db      	ldr	r3, [r3, #12]
 800ceec:	1ad2      	subs	r2, r2, r3
 800ceee:	693b      	ldr	r3, [r7, #16]
 800cef0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800cef2:	693b      	ldr	r3, [r7, #16]
 800cef4:	689b      	ldr	r3, [r3, #8]
 800cef6:	461a      	mov	r2, r3
 800cef8:	6879      	ldr	r1, [r7, #4]
 800cefa:	68f8      	ldr	r0, [r7, #12]
 800cefc:	f000 ff3c 	bl	800dd78 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cf00:	2300      	movs	r3, #0
 800cf02:	2200      	movs	r2, #0
 800cf04:	2100      	movs	r1, #0
 800cf06:	68f8      	ldr	r0, [r7, #12]
 800cf08:	f001 fc28 	bl	800e75c <USBD_LL_PrepareReceive>
 800cf0c:	e03b      	b.n	800cf86 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800cf0e:	693b      	ldr	r3, [r7, #16]
 800cf10:	68da      	ldr	r2, [r3, #12]
 800cf12:	693b      	ldr	r3, [r7, #16]
 800cf14:	689b      	ldr	r3, [r3, #8]
 800cf16:	429a      	cmp	r2, r3
 800cf18:	d11c      	bne.n	800cf54 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800cf1a:	693b      	ldr	r3, [r7, #16]
 800cf1c:	685a      	ldr	r2, [r3, #4]
 800cf1e:	693b      	ldr	r3, [r7, #16]
 800cf20:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800cf22:	429a      	cmp	r2, r3
 800cf24:	d316      	bcc.n	800cf54 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800cf26:	693b      	ldr	r3, [r7, #16]
 800cf28:	685a      	ldr	r2, [r3, #4]
 800cf2a:	68fb      	ldr	r3, [r7, #12]
 800cf2c:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800cf30:	429a      	cmp	r2, r3
 800cf32:	d20f      	bcs.n	800cf54 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800cf34:	2200      	movs	r2, #0
 800cf36:	2100      	movs	r1, #0
 800cf38:	68f8      	ldr	r0, [r7, #12]
 800cf3a:	f000 ff1d 	bl	800dd78 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800cf3e:	68fb      	ldr	r3, [r7, #12]
 800cf40:	2200      	movs	r2, #0
 800cf42:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cf46:	2300      	movs	r3, #0
 800cf48:	2200      	movs	r2, #0
 800cf4a:	2100      	movs	r1, #0
 800cf4c:	68f8      	ldr	r0, [r7, #12]
 800cf4e:	f001 fc05 	bl	800e75c <USBD_LL_PrepareReceive>
 800cf52:	e018      	b.n	800cf86 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cf54:	68fb      	ldr	r3, [r7, #12]
 800cf56:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cf5a:	b2db      	uxtb	r3, r3
 800cf5c:	2b03      	cmp	r3, #3
 800cf5e:	d10b      	bne.n	800cf78 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800cf60:	68fb      	ldr	r3, [r7, #12]
 800cf62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cf66:	68db      	ldr	r3, [r3, #12]
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d005      	beq.n	800cf78 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800cf6c:	68fb      	ldr	r3, [r7, #12]
 800cf6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cf72:	68db      	ldr	r3, [r3, #12]
 800cf74:	68f8      	ldr	r0, [r7, #12]
 800cf76:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800cf78:	2180      	movs	r1, #128	@ 0x80
 800cf7a:	68f8      	ldr	r0, [r7, #12]
 800cf7c:	f001 fb44 	bl	800e608 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800cf80:	68f8      	ldr	r0, [r7, #12]
 800cf82:	f000 ff4b 	bl	800de1c <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800cf86:	68fb      	ldr	r3, [r7, #12]
 800cf88:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800cf8c:	2b01      	cmp	r3, #1
 800cf8e:	d122      	bne.n	800cfd6 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800cf90:	68f8      	ldr	r0, [r7, #12]
 800cf92:	f7ff fe98 	bl	800ccc6 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800cf96:	68fb      	ldr	r3, [r7, #12]
 800cf98:	2200      	movs	r2, #0
 800cf9a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800cf9e:	e01a      	b.n	800cfd6 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cfa0:	68fb      	ldr	r3, [r7, #12]
 800cfa2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cfa6:	b2db      	uxtb	r3, r3
 800cfa8:	2b03      	cmp	r3, #3
 800cfaa:	d114      	bne.n	800cfd6 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800cfac:	68fb      	ldr	r3, [r7, #12]
 800cfae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cfb2:	695b      	ldr	r3, [r3, #20]
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	d00e      	beq.n	800cfd6 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800cfb8:	68fb      	ldr	r3, [r7, #12]
 800cfba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cfbe:	695b      	ldr	r3, [r3, #20]
 800cfc0:	7afa      	ldrb	r2, [r7, #11]
 800cfc2:	4611      	mov	r1, r2
 800cfc4:	68f8      	ldr	r0, [r7, #12]
 800cfc6:	4798      	blx	r3
 800cfc8:	4603      	mov	r3, r0
 800cfca:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800cfcc:	7dfb      	ldrb	r3, [r7, #23]
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d001      	beq.n	800cfd6 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800cfd2:	7dfb      	ldrb	r3, [r7, #23]
 800cfd4:	e000      	b.n	800cfd8 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800cfd6:	2300      	movs	r3, #0
}
 800cfd8:	4618      	mov	r0, r3
 800cfda:	3718      	adds	r7, #24
 800cfdc:	46bd      	mov	sp, r7
 800cfde:	bd80      	pop	{r7, pc}

0800cfe0 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800cfe0:	b580      	push	{r7, lr}
 800cfe2:	b082      	sub	sp, #8
 800cfe4:	af00      	add	r7, sp, #0
 800cfe6:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	2201      	movs	r2, #1
 800cfec:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	2200      	movs	r2, #0
 800cff4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	2200      	movs	r2, #0
 800cffc:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	2200      	movs	r2, #0
 800d002:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	d101      	bne.n	800d014 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800d010:	2303      	movs	r3, #3
 800d012:	e02f      	b.n	800d074 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	d00f      	beq.n	800d03e <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d024:	685b      	ldr	r3, [r3, #4]
 800d026:	2b00      	cmp	r3, #0
 800d028:	d009      	beq.n	800d03e <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d030:	685b      	ldr	r3, [r3, #4]
 800d032:	687a      	ldr	r2, [r7, #4]
 800d034:	6852      	ldr	r2, [r2, #4]
 800d036:	b2d2      	uxtb	r2, r2
 800d038:	4611      	mov	r1, r2
 800d03a:	6878      	ldr	r0, [r7, #4]
 800d03c:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d03e:	2340      	movs	r3, #64	@ 0x40
 800d040:	2200      	movs	r2, #0
 800d042:	2100      	movs	r1, #0
 800d044:	6878      	ldr	r0, [r7, #4]
 800d046:	f001 fa9a 	bl	800e57e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	2201      	movs	r2, #1
 800d04e:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	2240      	movs	r2, #64	@ 0x40
 800d056:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d05a:	2340      	movs	r3, #64	@ 0x40
 800d05c:	2200      	movs	r2, #0
 800d05e:	2180      	movs	r1, #128	@ 0x80
 800d060:	6878      	ldr	r0, [r7, #4]
 800d062:	f001 fa8c 	bl	800e57e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	2201      	movs	r2, #1
 800d06a:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	2240      	movs	r2, #64	@ 0x40
 800d070:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800d072:	2300      	movs	r3, #0
}
 800d074:	4618      	mov	r0, r3
 800d076:	3708      	adds	r7, #8
 800d078:	46bd      	mov	sp, r7
 800d07a:	bd80      	pop	{r7, pc}

0800d07c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800d07c:	b480      	push	{r7}
 800d07e:	b083      	sub	sp, #12
 800d080:	af00      	add	r7, sp, #0
 800d082:	6078      	str	r0, [r7, #4]
 800d084:	460b      	mov	r3, r1
 800d086:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	78fa      	ldrb	r2, [r7, #3]
 800d08c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800d08e:	2300      	movs	r3, #0
}
 800d090:	4618      	mov	r0, r3
 800d092:	370c      	adds	r7, #12
 800d094:	46bd      	mov	sp, r7
 800d096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d09a:	4770      	bx	lr

0800d09c <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800d09c:	b480      	push	{r7}
 800d09e:	b083      	sub	sp, #12
 800d0a0:	af00      	add	r7, sp, #0
 800d0a2:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d0aa:	b2da      	uxtb	r2, r3
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	2204      	movs	r2, #4
 800d0b6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800d0ba:	2300      	movs	r3, #0
}
 800d0bc:	4618      	mov	r0, r3
 800d0be:	370c      	adds	r7, #12
 800d0c0:	46bd      	mov	sp, r7
 800d0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0c6:	4770      	bx	lr

0800d0c8 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800d0c8:	b480      	push	{r7}
 800d0ca:	b083      	sub	sp, #12
 800d0cc:	af00      	add	r7, sp, #0
 800d0ce:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d0d6:	b2db      	uxtb	r3, r3
 800d0d8:	2b04      	cmp	r3, #4
 800d0da:	d106      	bne.n	800d0ea <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800d0e2:	b2da      	uxtb	r2, r3
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800d0ea:	2300      	movs	r3, #0
}
 800d0ec:	4618      	mov	r0, r3
 800d0ee:	370c      	adds	r7, #12
 800d0f0:	46bd      	mov	sp, r7
 800d0f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0f6:	4770      	bx	lr

0800d0f8 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800d0f8:	b580      	push	{r7, lr}
 800d0fa:	b082      	sub	sp, #8
 800d0fc:	af00      	add	r7, sp, #0
 800d0fe:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d106:	2b00      	cmp	r3, #0
 800d108:	d101      	bne.n	800d10e <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800d10a:	2303      	movs	r3, #3
 800d10c:	e012      	b.n	800d134 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d114:	b2db      	uxtb	r3, r3
 800d116:	2b03      	cmp	r3, #3
 800d118:	d10b      	bne.n	800d132 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d120:	69db      	ldr	r3, [r3, #28]
 800d122:	2b00      	cmp	r3, #0
 800d124:	d005      	beq.n	800d132 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d12c:	69db      	ldr	r3, [r3, #28]
 800d12e:	6878      	ldr	r0, [r7, #4]
 800d130:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d132:	2300      	movs	r3, #0
}
 800d134:	4618      	mov	r0, r3
 800d136:	3708      	adds	r7, #8
 800d138:	46bd      	mov	sp, r7
 800d13a:	bd80      	pop	{r7, pc}

0800d13c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800d13c:	b480      	push	{r7}
 800d13e:	b087      	sub	sp, #28
 800d140:	af00      	add	r7, sp, #0
 800d142:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800d148:	697b      	ldr	r3, [r7, #20]
 800d14a:	781b      	ldrb	r3, [r3, #0]
 800d14c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800d14e:	697b      	ldr	r3, [r7, #20]
 800d150:	3301      	adds	r3, #1
 800d152:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800d154:	697b      	ldr	r3, [r7, #20]
 800d156:	781b      	ldrb	r3, [r3, #0]
 800d158:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800d15a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800d15e:	021b      	lsls	r3, r3, #8
 800d160:	b21a      	sxth	r2, r3
 800d162:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800d166:	4313      	orrs	r3, r2
 800d168:	b21b      	sxth	r3, r3
 800d16a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800d16c:	89fb      	ldrh	r3, [r7, #14]
}
 800d16e:	4618      	mov	r0, r3
 800d170:	371c      	adds	r7, #28
 800d172:	46bd      	mov	sp, r7
 800d174:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d178:	4770      	bx	lr
	...

0800d17c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d17c:	b580      	push	{r7, lr}
 800d17e:	b084      	sub	sp, #16
 800d180:	af00      	add	r7, sp, #0
 800d182:	6078      	str	r0, [r7, #4]
 800d184:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d186:	2300      	movs	r3, #0
 800d188:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d18a:	683b      	ldr	r3, [r7, #0]
 800d18c:	781b      	ldrb	r3, [r3, #0]
 800d18e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d192:	2b40      	cmp	r3, #64	@ 0x40
 800d194:	d005      	beq.n	800d1a2 <USBD_StdDevReq+0x26>
 800d196:	2b40      	cmp	r3, #64	@ 0x40
 800d198:	d853      	bhi.n	800d242 <USBD_StdDevReq+0xc6>
 800d19a:	2b00      	cmp	r3, #0
 800d19c:	d00b      	beq.n	800d1b6 <USBD_StdDevReq+0x3a>
 800d19e:	2b20      	cmp	r3, #32
 800d1a0:	d14f      	bne.n	800d242 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d1a8:	689b      	ldr	r3, [r3, #8]
 800d1aa:	6839      	ldr	r1, [r7, #0]
 800d1ac:	6878      	ldr	r0, [r7, #4]
 800d1ae:	4798      	blx	r3
 800d1b0:	4603      	mov	r3, r0
 800d1b2:	73fb      	strb	r3, [r7, #15]
      break;
 800d1b4:	e04a      	b.n	800d24c <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d1b6:	683b      	ldr	r3, [r7, #0]
 800d1b8:	785b      	ldrb	r3, [r3, #1]
 800d1ba:	2b09      	cmp	r3, #9
 800d1bc:	d83b      	bhi.n	800d236 <USBD_StdDevReq+0xba>
 800d1be:	a201      	add	r2, pc, #4	@ (adr r2, 800d1c4 <USBD_StdDevReq+0x48>)
 800d1c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d1c4:	0800d219 	.word	0x0800d219
 800d1c8:	0800d22d 	.word	0x0800d22d
 800d1cc:	0800d237 	.word	0x0800d237
 800d1d0:	0800d223 	.word	0x0800d223
 800d1d4:	0800d237 	.word	0x0800d237
 800d1d8:	0800d1f7 	.word	0x0800d1f7
 800d1dc:	0800d1ed 	.word	0x0800d1ed
 800d1e0:	0800d237 	.word	0x0800d237
 800d1e4:	0800d20f 	.word	0x0800d20f
 800d1e8:	0800d201 	.word	0x0800d201
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800d1ec:	6839      	ldr	r1, [r7, #0]
 800d1ee:	6878      	ldr	r0, [r7, #4]
 800d1f0:	f000 f9de 	bl	800d5b0 <USBD_GetDescriptor>
          break;
 800d1f4:	e024      	b.n	800d240 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800d1f6:	6839      	ldr	r1, [r7, #0]
 800d1f8:	6878      	ldr	r0, [r7, #4]
 800d1fa:	f000 fb6d 	bl	800d8d8 <USBD_SetAddress>
          break;
 800d1fe:	e01f      	b.n	800d240 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800d200:	6839      	ldr	r1, [r7, #0]
 800d202:	6878      	ldr	r0, [r7, #4]
 800d204:	f000 fbac 	bl	800d960 <USBD_SetConfig>
 800d208:	4603      	mov	r3, r0
 800d20a:	73fb      	strb	r3, [r7, #15]
          break;
 800d20c:	e018      	b.n	800d240 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800d20e:	6839      	ldr	r1, [r7, #0]
 800d210:	6878      	ldr	r0, [r7, #4]
 800d212:	f000 fc4b 	bl	800daac <USBD_GetConfig>
          break;
 800d216:	e013      	b.n	800d240 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800d218:	6839      	ldr	r1, [r7, #0]
 800d21a:	6878      	ldr	r0, [r7, #4]
 800d21c:	f000 fc7c 	bl	800db18 <USBD_GetStatus>
          break;
 800d220:	e00e      	b.n	800d240 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800d222:	6839      	ldr	r1, [r7, #0]
 800d224:	6878      	ldr	r0, [r7, #4]
 800d226:	f000 fcab 	bl	800db80 <USBD_SetFeature>
          break;
 800d22a:	e009      	b.n	800d240 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800d22c:	6839      	ldr	r1, [r7, #0]
 800d22e:	6878      	ldr	r0, [r7, #4]
 800d230:	f000 fcba 	bl	800dba8 <USBD_ClrFeature>
          break;
 800d234:	e004      	b.n	800d240 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800d236:	6839      	ldr	r1, [r7, #0]
 800d238:	6878      	ldr	r0, [r7, #4]
 800d23a:	f000 fd11 	bl	800dc60 <USBD_CtlError>
          break;
 800d23e:	bf00      	nop
      }
      break;
 800d240:	e004      	b.n	800d24c <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800d242:	6839      	ldr	r1, [r7, #0]
 800d244:	6878      	ldr	r0, [r7, #4]
 800d246:	f000 fd0b 	bl	800dc60 <USBD_CtlError>
      break;
 800d24a:	bf00      	nop
  }

  return ret;
 800d24c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d24e:	4618      	mov	r0, r3
 800d250:	3710      	adds	r7, #16
 800d252:	46bd      	mov	sp, r7
 800d254:	bd80      	pop	{r7, pc}
 800d256:	bf00      	nop

0800d258 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d258:	b580      	push	{r7, lr}
 800d25a:	b084      	sub	sp, #16
 800d25c:	af00      	add	r7, sp, #0
 800d25e:	6078      	str	r0, [r7, #4]
 800d260:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d262:	2300      	movs	r3, #0
 800d264:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d266:	683b      	ldr	r3, [r7, #0]
 800d268:	781b      	ldrb	r3, [r3, #0]
 800d26a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d26e:	2b40      	cmp	r3, #64	@ 0x40
 800d270:	d005      	beq.n	800d27e <USBD_StdItfReq+0x26>
 800d272:	2b40      	cmp	r3, #64	@ 0x40
 800d274:	d82f      	bhi.n	800d2d6 <USBD_StdItfReq+0x7e>
 800d276:	2b00      	cmp	r3, #0
 800d278:	d001      	beq.n	800d27e <USBD_StdItfReq+0x26>
 800d27a:	2b20      	cmp	r3, #32
 800d27c:	d12b      	bne.n	800d2d6 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d284:	b2db      	uxtb	r3, r3
 800d286:	3b01      	subs	r3, #1
 800d288:	2b02      	cmp	r3, #2
 800d28a:	d81d      	bhi.n	800d2c8 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800d28c:	683b      	ldr	r3, [r7, #0]
 800d28e:	889b      	ldrh	r3, [r3, #4]
 800d290:	b2db      	uxtb	r3, r3
 800d292:	2b01      	cmp	r3, #1
 800d294:	d813      	bhi.n	800d2be <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d296:	687b      	ldr	r3, [r7, #4]
 800d298:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d29c:	689b      	ldr	r3, [r3, #8]
 800d29e:	6839      	ldr	r1, [r7, #0]
 800d2a0:	6878      	ldr	r0, [r7, #4]
 800d2a2:	4798      	blx	r3
 800d2a4:	4603      	mov	r3, r0
 800d2a6:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800d2a8:	683b      	ldr	r3, [r7, #0]
 800d2aa:	88db      	ldrh	r3, [r3, #6]
 800d2ac:	2b00      	cmp	r3, #0
 800d2ae:	d110      	bne.n	800d2d2 <USBD_StdItfReq+0x7a>
 800d2b0:	7bfb      	ldrb	r3, [r7, #15]
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	d10d      	bne.n	800d2d2 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800d2b6:	6878      	ldr	r0, [r7, #4]
 800d2b8:	f000 fd9d 	bl	800ddf6 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800d2bc:	e009      	b.n	800d2d2 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800d2be:	6839      	ldr	r1, [r7, #0]
 800d2c0:	6878      	ldr	r0, [r7, #4]
 800d2c2:	f000 fccd 	bl	800dc60 <USBD_CtlError>
          break;
 800d2c6:	e004      	b.n	800d2d2 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800d2c8:	6839      	ldr	r1, [r7, #0]
 800d2ca:	6878      	ldr	r0, [r7, #4]
 800d2cc:	f000 fcc8 	bl	800dc60 <USBD_CtlError>
          break;
 800d2d0:	e000      	b.n	800d2d4 <USBD_StdItfReq+0x7c>
          break;
 800d2d2:	bf00      	nop
      }
      break;
 800d2d4:	e004      	b.n	800d2e0 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800d2d6:	6839      	ldr	r1, [r7, #0]
 800d2d8:	6878      	ldr	r0, [r7, #4]
 800d2da:	f000 fcc1 	bl	800dc60 <USBD_CtlError>
      break;
 800d2de:	bf00      	nop
  }

  return ret;
 800d2e0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d2e2:	4618      	mov	r0, r3
 800d2e4:	3710      	adds	r7, #16
 800d2e6:	46bd      	mov	sp, r7
 800d2e8:	bd80      	pop	{r7, pc}

0800d2ea <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d2ea:	b580      	push	{r7, lr}
 800d2ec:	b084      	sub	sp, #16
 800d2ee:	af00      	add	r7, sp, #0
 800d2f0:	6078      	str	r0, [r7, #4]
 800d2f2:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800d2f4:	2300      	movs	r3, #0
 800d2f6:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800d2f8:	683b      	ldr	r3, [r7, #0]
 800d2fa:	889b      	ldrh	r3, [r3, #4]
 800d2fc:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d2fe:	683b      	ldr	r3, [r7, #0]
 800d300:	781b      	ldrb	r3, [r3, #0]
 800d302:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d306:	2b40      	cmp	r3, #64	@ 0x40
 800d308:	d007      	beq.n	800d31a <USBD_StdEPReq+0x30>
 800d30a:	2b40      	cmp	r3, #64	@ 0x40
 800d30c:	f200 8145 	bhi.w	800d59a <USBD_StdEPReq+0x2b0>
 800d310:	2b00      	cmp	r3, #0
 800d312:	d00c      	beq.n	800d32e <USBD_StdEPReq+0x44>
 800d314:	2b20      	cmp	r3, #32
 800d316:	f040 8140 	bne.w	800d59a <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d320:	689b      	ldr	r3, [r3, #8]
 800d322:	6839      	ldr	r1, [r7, #0]
 800d324:	6878      	ldr	r0, [r7, #4]
 800d326:	4798      	blx	r3
 800d328:	4603      	mov	r3, r0
 800d32a:	73fb      	strb	r3, [r7, #15]
      break;
 800d32c:	e13a      	b.n	800d5a4 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d32e:	683b      	ldr	r3, [r7, #0]
 800d330:	785b      	ldrb	r3, [r3, #1]
 800d332:	2b03      	cmp	r3, #3
 800d334:	d007      	beq.n	800d346 <USBD_StdEPReq+0x5c>
 800d336:	2b03      	cmp	r3, #3
 800d338:	f300 8129 	bgt.w	800d58e <USBD_StdEPReq+0x2a4>
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	d07f      	beq.n	800d440 <USBD_StdEPReq+0x156>
 800d340:	2b01      	cmp	r3, #1
 800d342:	d03c      	beq.n	800d3be <USBD_StdEPReq+0xd4>
 800d344:	e123      	b.n	800d58e <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d34c:	b2db      	uxtb	r3, r3
 800d34e:	2b02      	cmp	r3, #2
 800d350:	d002      	beq.n	800d358 <USBD_StdEPReq+0x6e>
 800d352:	2b03      	cmp	r3, #3
 800d354:	d016      	beq.n	800d384 <USBD_StdEPReq+0x9a>
 800d356:	e02c      	b.n	800d3b2 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d358:	7bbb      	ldrb	r3, [r7, #14]
 800d35a:	2b00      	cmp	r3, #0
 800d35c:	d00d      	beq.n	800d37a <USBD_StdEPReq+0x90>
 800d35e:	7bbb      	ldrb	r3, [r7, #14]
 800d360:	2b80      	cmp	r3, #128	@ 0x80
 800d362:	d00a      	beq.n	800d37a <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800d364:	7bbb      	ldrb	r3, [r7, #14]
 800d366:	4619      	mov	r1, r3
 800d368:	6878      	ldr	r0, [r7, #4]
 800d36a:	f001 f94d 	bl	800e608 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800d36e:	2180      	movs	r1, #128	@ 0x80
 800d370:	6878      	ldr	r0, [r7, #4]
 800d372:	f001 f949 	bl	800e608 <USBD_LL_StallEP>
 800d376:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d378:	e020      	b.n	800d3bc <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800d37a:	6839      	ldr	r1, [r7, #0]
 800d37c:	6878      	ldr	r0, [r7, #4]
 800d37e:	f000 fc6f 	bl	800dc60 <USBD_CtlError>
              break;
 800d382:	e01b      	b.n	800d3bc <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d384:	683b      	ldr	r3, [r7, #0]
 800d386:	885b      	ldrh	r3, [r3, #2]
 800d388:	2b00      	cmp	r3, #0
 800d38a:	d10e      	bne.n	800d3aa <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800d38c:	7bbb      	ldrb	r3, [r7, #14]
 800d38e:	2b00      	cmp	r3, #0
 800d390:	d00b      	beq.n	800d3aa <USBD_StdEPReq+0xc0>
 800d392:	7bbb      	ldrb	r3, [r7, #14]
 800d394:	2b80      	cmp	r3, #128	@ 0x80
 800d396:	d008      	beq.n	800d3aa <USBD_StdEPReq+0xc0>
 800d398:	683b      	ldr	r3, [r7, #0]
 800d39a:	88db      	ldrh	r3, [r3, #6]
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	d104      	bne.n	800d3aa <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800d3a0:	7bbb      	ldrb	r3, [r7, #14]
 800d3a2:	4619      	mov	r1, r3
 800d3a4:	6878      	ldr	r0, [r7, #4]
 800d3a6:	f001 f92f 	bl	800e608 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800d3aa:	6878      	ldr	r0, [r7, #4]
 800d3ac:	f000 fd23 	bl	800ddf6 <USBD_CtlSendStatus>

              break;
 800d3b0:	e004      	b.n	800d3bc <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800d3b2:	6839      	ldr	r1, [r7, #0]
 800d3b4:	6878      	ldr	r0, [r7, #4]
 800d3b6:	f000 fc53 	bl	800dc60 <USBD_CtlError>
              break;
 800d3ba:	bf00      	nop
          }
          break;
 800d3bc:	e0ec      	b.n	800d598 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d3c4:	b2db      	uxtb	r3, r3
 800d3c6:	2b02      	cmp	r3, #2
 800d3c8:	d002      	beq.n	800d3d0 <USBD_StdEPReq+0xe6>
 800d3ca:	2b03      	cmp	r3, #3
 800d3cc:	d016      	beq.n	800d3fc <USBD_StdEPReq+0x112>
 800d3ce:	e030      	b.n	800d432 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d3d0:	7bbb      	ldrb	r3, [r7, #14]
 800d3d2:	2b00      	cmp	r3, #0
 800d3d4:	d00d      	beq.n	800d3f2 <USBD_StdEPReq+0x108>
 800d3d6:	7bbb      	ldrb	r3, [r7, #14]
 800d3d8:	2b80      	cmp	r3, #128	@ 0x80
 800d3da:	d00a      	beq.n	800d3f2 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800d3dc:	7bbb      	ldrb	r3, [r7, #14]
 800d3de:	4619      	mov	r1, r3
 800d3e0:	6878      	ldr	r0, [r7, #4]
 800d3e2:	f001 f911 	bl	800e608 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800d3e6:	2180      	movs	r1, #128	@ 0x80
 800d3e8:	6878      	ldr	r0, [r7, #4]
 800d3ea:	f001 f90d 	bl	800e608 <USBD_LL_StallEP>
 800d3ee:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d3f0:	e025      	b.n	800d43e <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800d3f2:	6839      	ldr	r1, [r7, #0]
 800d3f4:	6878      	ldr	r0, [r7, #4]
 800d3f6:	f000 fc33 	bl	800dc60 <USBD_CtlError>
              break;
 800d3fa:	e020      	b.n	800d43e <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d3fc:	683b      	ldr	r3, [r7, #0]
 800d3fe:	885b      	ldrh	r3, [r3, #2]
 800d400:	2b00      	cmp	r3, #0
 800d402:	d11b      	bne.n	800d43c <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800d404:	7bbb      	ldrb	r3, [r7, #14]
 800d406:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d40a:	2b00      	cmp	r3, #0
 800d40c:	d004      	beq.n	800d418 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800d40e:	7bbb      	ldrb	r3, [r7, #14]
 800d410:	4619      	mov	r1, r3
 800d412:	6878      	ldr	r0, [r7, #4]
 800d414:	f001 f917 	bl	800e646 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800d418:	6878      	ldr	r0, [r7, #4]
 800d41a:	f000 fcec 	bl	800ddf6 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d424:	689b      	ldr	r3, [r3, #8]
 800d426:	6839      	ldr	r1, [r7, #0]
 800d428:	6878      	ldr	r0, [r7, #4]
 800d42a:	4798      	blx	r3
 800d42c:	4603      	mov	r3, r0
 800d42e:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800d430:	e004      	b.n	800d43c <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800d432:	6839      	ldr	r1, [r7, #0]
 800d434:	6878      	ldr	r0, [r7, #4]
 800d436:	f000 fc13 	bl	800dc60 <USBD_CtlError>
              break;
 800d43a:	e000      	b.n	800d43e <USBD_StdEPReq+0x154>
              break;
 800d43c:	bf00      	nop
          }
          break;
 800d43e:	e0ab      	b.n	800d598 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d446:	b2db      	uxtb	r3, r3
 800d448:	2b02      	cmp	r3, #2
 800d44a:	d002      	beq.n	800d452 <USBD_StdEPReq+0x168>
 800d44c:	2b03      	cmp	r3, #3
 800d44e:	d032      	beq.n	800d4b6 <USBD_StdEPReq+0x1cc>
 800d450:	e097      	b.n	800d582 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d452:	7bbb      	ldrb	r3, [r7, #14]
 800d454:	2b00      	cmp	r3, #0
 800d456:	d007      	beq.n	800d468 <USBD_StdEPReq+0x17e>
 800d458:	7bbb      	ldrb	r3, [r7, #14]
 800d45a:	2b80      	cmp	r3, #128	@ 0x80
 800d45c:	d004      	beq.n	800d468 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800d45e:	6839      	ldr	r1, [r7, #0]
 800d460:	6878      	ldr	r0, [r7, #4]
 800d462:	f000 fbfd 	bl	800dc60 <USBD_CtlError>
                break;
 800d466:	e091      	b.n	800d58c <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d468:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d46c:	2b00      	cmp	r3, #0
 800d46e:	da0b      	bge.n	800d488 <USBD_StdEPReq+0x19e>
 800d470:	7bbb      	ldrb	r3, [r7, #14]
 800d472:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d476:	4613      	mov	r3, r2
 800d478:	009b      	lsls	r3, r3, #2
 800d47a:	4413      	add	r3, r2
 800d47c:	009b      	lsls	r3, r3, #2
 800d47e:	3310      	adds	r3, #16
 800d480:	687a      	ldr	r2, [r7, #4]
 800d482:	4413      	add	r3, r2
 800d484:	3304      	adds	r3, #4
 800d486:	e00b      	b.n	800d4a0 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d488:	7bbb      	ldrb	r3, [r7, #14]
 800d48a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d48e:	4613      	mov	r3, r2
 800d490:	009b      	lsls	r3, r3, #2
 800d492:	4413      	add	r3, r2
 800d494:	009b      	lsls	r3, r3, #2
 800d496:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d49a:	687a      	ldr	r2, [r7, #4]
 800d49c:	4413      	add	r3, r2
 800d49e:	3304      	adds	r3, #4
 800d4a0:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800d4a2:	68bb      	ldr	r3, [r7, #8]
 800d4a4:	2200      	movs	r2, #0
 800d4a6:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d4a8:	68bb      	ldr	r3, [r7, #8]
 800d4aa:	2202      	movs	r2, #2
 800d4ac:	4619      	mov	r1, r3
 800d4ae:	6878      	ldr	r0, [r7, #4]
 800d4b0:	f000 fc47 	bl	800dd42 <USBD_CtlSendData>
              break;
 800d4b4:	e06a      	b.n	800d58c <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800d4b6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d4ba:	2b00      	cmp	r3, #0
 800d4bc:	da11      	bge.n	800d4e2 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800d4be:	7bbb      	ldrb	r3, [r7, #14]
 800d4c0:	f003 020f 	and.w	r2, r3, #15
 800d4c4:	6879      	ldr	r1, [r7, #4]
 800d4c6:	4613      	mov	r3, r2
 800d4c8:	009b      	lsls	r3, r3, #2
 800d4ca:	4413      	add	r3, r2
 800d4cc:	009b      	lsls	r3, r3, #2
 800d4ce:	440b      	add	r3, r1
 800d4d0:	3324      	adds	r3, #36	@ 0x24
 800d4d2:	881b      	ldrh	r3, [r3, #0]
 800d4d4:	2b00      	cmp	r3, #0
 800d4d6:	d117      	bne.n	800d508 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800d4d8:	6839      	ldr	r1, [r7, #0]
 800d4da:	6878      	ldr	r0, [r7, #4]
 800d4dc:	f000 fbc0 	bl	800dc60 <USBD_CtlError>
                  break;
 800d4e0:	e054      	b.n	800d58c <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800d4e2:	7bbb      	ldrb	r3, [r7, #14]
 800d4e4:	f003 020f 	and.w	r2, r3, #15
 800d4e8:	6879      	ldr	r1, [r7, #4]
 800d4ea:	4613      	mov	r3, r2
 800d4ec:	009b      	lsls	r3, r3, #2
 800d4ee:	4413      	add	r3, r2
 800d4f0:	009b      	lsls	r3, r3, #2
 800d4f2:	440b      	add	r3, r1
 800d4f4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800d4f8:	881b      	ldrh	r3, [r3, #0]
 800d4fa:	2b00      	cmp	r3, #0
 800d4fc:	d104      	bne.n	800d508 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800d4fe:	6839      	ldr	r1, [r7, #0]
 800d500:	6878      	ldr	r0, [r7, #4]
 800d502:	f000 fbad 	bl	800dc60 <USBD_CtlError>
                  break;
 800d506:	e041      	b.n	800d58c <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d508:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	da0b      	bge.n	800d528 <USBD_StdEPReq+0x23e>
 800d510:	7bbb      	ldrb	r3, [r7, #14]
 800d512:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d516:	4613      	mov	r3, r2
 800d518:	009b      	lsls	r3, r3, #2
 800d51a:	4413      	add	r3, r2
 800d51c:	009b      	lsls	r3, r3, #2
 800d51e:	3310      	adds	r3, #16
 800d520:	687a      	ldr	r2, [r7, #4]
 800d522:	4413      	add	r3, r2
 800d524:	3304      	adds	r3, #4
 800d526:	e00b      	b.n	800d540 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d528:	7bbb      	ldrb	r3, [r7, #14]
 800d52a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d52e:	4613      	mov	r3, r2
 800d530:	009b      	lsls	r3, r3, #2
 800d532:	4413      	add	r3, r2
 800d534:	009b      	lsls	r3, r3, #2
 800d536:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d53a:	687a      	ldr	r2, [r7, #4]
 800d53c:	4413      	add	r3, r2
 800d53e:	3304      	adds	r3, #4
 800d540:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800d542:	7bbb      	ldrb	r3, [r7, #14]
 800d544:	2b00      	cmp	r3, #0
 800d546:	d002      	beq.n	800d54e <USBD_StdEPReq+0x264>
 800d548:	7bbb      	ldrb	r3, [r7, #14]
 800d54a:	2b80      	cmp	r3, #128	@ 0x80
 800d54c:	d103      	bne.n	800d556 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800d54e:	68bb      	ldr	r3, [r7, #8]
 800d550:	2200      	movs	r2, #0
 800d552:	601a      	str	r2, [r3, #0]
 800d554:	e00e      	b.n	800d574 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800d556:	7bbb      	ldrb	r3, [r7, #14]
 800d558:	4619      	mov	r1, r3
 800d55a:	6878      	ldr	r0, [r7, #4]
 800d55c:	f001 f892 	bl	800e684 <USBD_LL_IsStallEP>
 800d560:	4603      	mov	r3, r0
 800d562:	2b00      	cmp	r3, #0
 800d564:	d003      	beq.n	800d56e <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800d566:	68bb      	ldr	r3, [r7, #8]
 800d568:	2201      	movs	r2, #1
 800d56a:	601a      	str	r2, [r3, #0]
 800d56c:	e002      	b.n	800d574 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800d56e:	68bb      	ldr	r3, [r7, #8]
 800d570:	2200      	movs	r2, #0
 800d572:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d574:	68bb      	ldr	r3, [r7, #8]
 800d576:	2202      	movs	r2, #2
 800d578:	4619      	mov	r1, r3
 800d57a:	6878      	ldr	r0, [r7, #4]
 800d57c:	f000 fbe1 	bl	800dd42 <USBD_CtlSendData>
              break;
 800d580:	e004      	b.n	800d58c <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800d582:	6839      	ldr	r1, [r7, #0]
 800d584:	6878      	ldr	r0, [r7, #4]
 800d586:	f000 fb6b 	bl	800dc60 <USBD_CtlError>
              break;
 800d58a:	bf00      	nop
          }
          break;
 800d58c:	e004      	b.n	800d598 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800d58e:	6839      	ldr	r1, [r7, #0]
 800d590:	6878      	ldr	r0, [r7, #4]
 800d592:	f000 fb65 	bl	800dc60 <USBD_CtlError>
          break;
 800d596:	bf00      	nop
      }
      break;
 800d598:	e004      	b.n	800d5a4 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800d59a:	6839      	ldr	r1, [r7, #0]
 800d59c:	6878      	ldr	r0, [r7, #4]
 800d59e:	f000 fb5f 	bl	800dc60 <USBD_CtlError>
      break;
 800d5a2:	bf00      	nop
  }

  return ret;
 800d5a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d5a6:	4618      	mov	r0, r3
 800d5a8:	3710      	adds	r7, #16
 800d5aa:	46bd      	mov	sp, r7
 800d5ac:	bd80      	pop	{r7, pc}
	...

0800d5b0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d5b0:	b580      	push	{r7, lr}
 800d5b2:	b084      	sub	sp, #16
 800d5b4:	af00      	add	r7, sp, #0
 800d5b6:	6078      	str	r0, [r7, #4]
 800d5b8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d5ba:	2300      	movs	r3, #0
 800d5bc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800d5be:	2300      	movs	r3, #0
 800d5c0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800d5c2:	2300      	movs	r3, #0
 800d5c4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800d5c6:	683b      	ldr	r3, [r7, #0]
 800d5c8:	885b      	ldrh	r3, [r3, #2]
 800d5ca:	0a1b      	lsrs	r3, r3, #8
 800d5cc:	b29b      	uxth	r3, r3
 800d5ce:	3b01      	subs	r3, #1
 800d5d0:	2b0e      	cmp	r3, #14
 800d5d2:	f200 8152 	bhi.w	800d87a <USBD_GetDescriptor+0x2ca>
 800d5d6:	a201      	add	r2, pc, #4	@ (adr r2, 800d5dc <USBD_GetDescriptor+0x2c>)
 800d5d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d5dc:	0800d64d 	.word	0x0800d64d
 800d5e0:	0800d665 	.word	0x0800d665
 800d5e4:	0800d6a5 	.word	0x0800d6a5
 800d5e8:	0800d87b 	.word	0x0800d87b
 800d5ec:	0800d87b 	.word	0x0800d87b
 800d5f0:	0800d81b 	.word	0x0800d81b
 800d5f4:	0800d847 	.word	0x0800d847
 800d5f8:	0800d87b 	.word	0x0800d87b
 800d5fc:	0800d87b 	.word	0x0800d87b
 800d600:	0800d87b 	.word	0x0800d87b
 800d604:	0800d87b 	.word	0x0800d87b
 800d608:	0800d87b 	.word	0x0800d87b
 800d60c:	0800d87b 	.word	0x0800d87b
 800d610:	0800d87b 	.word	0x0800d87b
 800d614:	0800d619 	.word	0x0800d619
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d61e:	69db      	ldr	r3, [r3, #28]
 800d620:	2b00      	cmp	r3, #0
 800d622:	d00b      	beq.n	800d63c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d62a:	69db      	ldr	r3, [r3, #28]
 800d62c:	687a      	ldr	r2, [r7, #4]
 800d62e:	7c12      	ldrb	r2, [r2, #16]
 800d630:	f107 0108 	add.w	r1, r7, #8
 800d634:	4610      	mov	r0, r2
 800d636:	4798      	blx	r3
 800d638:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d63a:	e126      	b.n	800d88a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800d63c:	6839      	ldr	r1, [r7, #0]
 800d63e:	6878      	ldr	r0, [r7, #4]
 800d640:	f000 fb0e 	bl	800dc60 <USBD_CtlError>
        err++;
 800d644:	7afb      	ldrb	r3, [r7, #11]
 800d646:	3301      	adds	r3, #1
 800d648:	72fb      	strb	r3, [r7, #11]
      break;
 800d64a:	e11e      	b.n	800d88a <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d652:	681b      	ldr	r3, [r3, #0]
 800d654:	687a      	ldr	r2, [r7, #4]
 800d656:	7c12      	ldrb	r2, [r2, #16]
 800d658:	f107 0108 	add.w	r1, r7, #8
 800d65c:	4610      	mov	r0, r2
 800d65e:	4798      	blx	r3
 800d660:	60f8      	str	r0, [r7, #12]
      break;
 800d662:	e112      	b.n	800d88a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	7c1b      	ldrb	r3, [r3, #16]
 800d668:	2b00      	cmp	r3, #0
 800d66a:	d10d      	bne.n	800d688 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d672:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d674:	f107 0208 	add.w	r2, r7, #8
 800d678:	4610      	mov	r0, r2
 800d67a:	4798      	blx	r3
 800d67c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d67e:	68fb      	ldr	r3, [r7, #12]
 800d680:	3301      	adds	r3, #1
 800d682:	2202      	movs	r2, #2
 800d684:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800d686:	e100      	b.n	800d88a <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d68e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d690:	f107 0208 	add.w	r2, r7, #8
 800d694:	4610      	mov	r0, r2
 800d696:	4798      	blx	r3
 800d698:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d69a:	68fb      	ldr	r3, [r7, #12]
 800d69c:	3301      	adds	r3, #1
 800d69e:	2202      	movs	r2, #2
 800d6a0:	701a      	strb	r2, [r3, #0]
      break;
 800d6a2:	e0f2      	b.n	800d88a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800d6a4:	683b      	ldr	r3, [r7, #0]
 800d6a6:	885b      	ldrh	r3, [r3, #2]
 800d6a8:	b2db      	uxtb	r3, r3
 800d6aa:	2b05      	cmp	r3, #5
 800d6ac:	f200 80ac 	bhi.w	800d808 <USBD_GetDescriptor+0x258>
 800d6b0:	a201      	add	r2, pc, #4	@ (adr r2, 800d6b8 <USBD_GetDescriptor+0x108>)
 800d6b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d6b6:	bf00      	nop
 800d6b8:	0800d6d1 	.word	0x0800d6d1
 800d6bc:	0800d705 	.word	0x0800d705
 800d6c0:	0800d739 	.word	0x0800d739
 800d6c4:	0800d76d 	.word	0x0800d76d
 800d6c8:	0800d7a1 	.word	0x0800d7a1
 800d6cc:	0800d7d5 	.word	0x0800d7d5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d6d6:	685b      	ldr	r3, [r3, #4]
 800d6d8:	2b00      	cmp	r3, #0
 800d6da:	d00b      	beq.n	800d6f4 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d6e2:	685b      	ldr	r3, [r3, #4]
 800d6e4:	687a      	ldr	r2, [r7, #4]
 800d6e6:	7c12      	ldrb	r2, [r2, #16]
 800d6e8:	f107 0108 	add.w	r1, r7, #8
 800d6ec:	4610      	mov	r0, r2
 800d6ee:	4798      	blx	r3
 800d6f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d6f2:	e091      	b.n	800d818 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d6f4:	6839      	ldr	r1, [r7, #0]
 800d6f6:	6878      	ldr	r0, [r7, #4]
 800d6f8:	f000 fab2 	bl	800dc60 <USBD_CtlError>
            err++;
 800d6fc:	7afb      	ldrb	r3, [r7, #11]
 800d6fe:	3301      	adds	r3, #1
 800d700:	72fb      	strb	r3, [r7, #11]
          break;
 800d702:	e089      	b.n	800d818 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d70a:	689b      	ldr	r3, [r3, #8]
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	d00b      	beq.n	800d728 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d716:	689b      	ldr	r3, [r3, #8]
 800d718:	687a      	ldr	r2, [r7, #4]
 800d71a:	7c12      	ldrb	r2, [r2, #16]
 800d71c:	f107 0108 	add.w	r1, r7, #8
 800d720:	4610      	mov	r0, r2
 800d722:	4798      	blx	r3
 800d724:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d726:	e077      	b.n	800d818 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d728:	6839      	ldr	r1, [r7, #0]
 800d72a:	6878      	ldr	r0, [r7, #4]
 800d72c:	f000 fa98 	bl	800dc60 <USBD_CtlError>
            err++;
 800d730:	7afb      	ldrb	r3, [r7, #11]
 800d732:	3301      	adds	r3, #1
 800d734:	72fb      	strb	r3, [r7, #11]
          break;
 800d736:	e06f      	b.n	800d818 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d73e:	68db      	ldr	r3, [r3, #12]
 800d740:	2b00      	cmp	r3, #0
 800d742:	d00b      	beq.n	800d75c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d74a:	68db      	ldr	r3, [r3, #12]
 800d74c:	687a      	ldr	r2, [r7, #4]
 800d74e:	7c12      	ldrb	r2, [r2, #16]
 800d750:	f107 0108 	add.w	r1, r7, #8
 800d754:	4610      	mov	r0, r2
 800d756:	4798      	blx	r3
 800d758:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d75a:	e05d      	b.n	800d818 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d75c:	6839      	ldr	r1, [r7, #0]
 800d75e:	6878      	ldr	r0, [r7, #4]
 800d760:	f000 fa7e 	bl	800dc60 <USBD_CtlError>
            err++;
 800d764:	7afb      	ldrb	r3, [r7, #11]
 800d766:	3301      	adds	r3, #1
 800d768:	72fb      	strb	r3, [r7, #11]
          break;
 800d76a:	e055      	b.n	800d818 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d772:	691b      	ldr	r3, [r3, #16]
 800d774:	2b00      	cmp	r3, #0
 800d776:	d00b      	beq.n	800d790 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d77e:	691b      	ldr	r3, [r3, #16]
 800d780:	687a      	ldr	r2, [r7, #4]
 800d782:	7c12      	ldrb	r2, [r2, #16]
 800d784:	f107 0108 	add.w	r1, r7, #8
 800d788:	4610      	mov	r0, r2
 800d78a:	4798      	blx	r3
 800d78c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d78e:	e043      	b.n	800d818 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d790:	6839      	ldr	r1, [r7, #0]
 800d792:	6878      	ldr	r0, [r7, #4]
 800d794:	f000 fa64 	bl	800dc60 <USBD_CtlError>
            err++;
 800d798:	7afb      	ldrb	r3, [r7, #11]
 800d79a:	3301      	adds	r3, #1
 800d79c:	72fb      	strb	r3, [r7, #11]
          break;
 800d79e:	e03b      	b.n	800d818 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d7a6:	695b      	ldr	r3, [r3, #20]
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	d00b      	beq.n	800d7c4 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d7b2:	695b      	ldr	r3, [r3, #20]
 800d7b4:	687a      	ldr	r2, [r7, #4]
 800d7b6:	7c12      	ldrb	r2, [r2, #16]
 800d7b8:	f107 0108 	add.w	r1, r7, #8
 800d7bc:	4610      	mov	r0, r2
 800d7be:	4798      	blx	r3
 800d7c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d7c2:	e029      	b.n	800d818 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d7c4:	6839      	ldr	r1, [r7, #0]
 800d7c6:	6878      	ldr	r0, [r7, #4]
 800d7c8:	f000 fa4a 	bl	800dc60 <USBD_CtlError>
            err++;
 800d7cc:	7afb      	ldrb	r3, [r7, #11]
 800d7ce:	3301      	adds	r3, #1
 800d7d0:	72fb      	strb	r3, [r7, #11]
          break;
 800d7d2:	e021      	b.n	800d818 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d7da:	699b      	ldr	r3, [r3, #24]
 800d7dc:	2b00      	cmp	r3, #0
 800d7de:	d00b      	beq.n	800d7f8 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d7e6:	699b      	ldr	r3, [r3, #24]
 800d7e8:	687a      	ldr	r2, [r7, #4]
 800d7ea:	7c12      	ldrb	r2, [r2, #16]
 800d7ec:	f107 0108 	add.w	r1, r7, #8
 800d7f0:	4610      	mov	r0, r2
 800d7f2:	4798      	blx	r3
 800d7f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d7f6:	e00f      	b.n	800d818 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d7f8:	6839      	ldr	r1, [r7, #0]
 800d7fa:	6878      	ldr	r0, [r7, #4]
 800d7fc:	f000 fa30 	bl	800dc60 <USBD_CtlError>
            err++;
 800d800:	7afb      	ldrb	r3, [r7, #11]
 800d802:	3301      	adds	r3, #1
 800d804:	72fb      	strb	r3, [r7, #11]
          break;
 800d806:	e007      	b.n	800d818 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800d808:	6839      	ldr	r1, [r7, #0]
 800d80a:	6878      	ldr	r0, [r7, #4]
 800d80c:	f000 fa28 	bl	800dc60 <USBD_CtlError>
          err++;
 800d810:	7afb      	ldrb	r3, [r7, #11]
 800d812:	3301      	adds	r3, #1
 800d814:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800d816:	bf00      	nop
      }
      break;
 800d818:	e037      	b.n	800d88a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	7c1b      	ldrb	r3, [r3, #16]
 800d81e:	2b00      	cmp	r3, #0
 800d820:	d109      	bne.n	800d836 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d828:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d82a:	f107 0208 	add.w	r2, r7, #8
 800d82e:	4610      	mov	r0, r2
 800d830:	4798      	blx	r3
 800d832:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d834:	e029      	b.n	800d88a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800d836:	6839      	ldr	r1, [r7, #0]
 800d838:	6878      	ldr	r0, [r7, #4]
 800d83a:	f000 fa11 	bl	800dc60 <USBD_CtlError>
        err++;
 800d83e:	7afb      	ldrb	r3, [r7, #11]
 800d840:	3301      	adds	r3, #1
 800d842:	72fb      	strb	r3, [r7, #11]
      break;
 800d844:	e021      	b.n	800d88a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	7c1b      	ldrb	r3, [r3, #16]
 800d84a:	2b00      	cmp	r3, #0
 800d84c:	d10d      	bne.n	800d86a <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d856:	f107 0208 	add.w	r2, r7, #8
 800d85a:	4610      	mov	r0, r2
 800d85c:	4798      	blx	r3
 800d85e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800d860:	68fb      	ldr	r3, [r7, #12]
 800d862:	3301      	adds	r3, #1
 800d864:	2207      	movs	r2, #7
 800d866:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d868:	e00f      	b.n	800d88a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800d86a:	6839      	ldr	r1, [r7, #0]
 800d86c:	6878      	ldr	r0, [r7, #4]
 800d86e:	f000 f9f7 	bl	800dc60 <USBD_CtlError>
        err++;
 800d872:	7afb      	ldrb	r3, [r7, #11]
 800d874:	3301      	adds	r3, #1
 800d876:	72fb      	strb	r3, [r7, #11]
      break;
 800d878:	e007      	b.n	800d88a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800d87a:	6839      	ldr	r1, [r7, #0]
 800d87c:	6878      	ldr	r0, [r7, #4]
 800d87e:	f000 f9ef 	bl	800dc60 <USBD_CtlError>
      err++;
 800d882:	7afb      	ldrb	r3, [r7, #11]
 800d884:	3301      	adds	r3, #1
 800d886:	72fb      	strb	r3, [r7, #11]
      break;
 800d888:	bf00      	nop
  }

  if (err != 0U)
 800d88a:	7afb      	ldrb	r3, [r7, #11]
 800d88c:	2b00      	cmp	r3, #0
 800d88e:	d11e      	bne.n	800d8ce <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800d890:	683b      	ldr	r3, [r7, #0]
 800d892:	88db      	ldrh	r3, [r3, #6]
 800d894:	2b00      	cmp	r3, #0
 800d896:	d016      	beq.n	800d8c6 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800d898:	893b      	ldrh	r3, [r7, #8]
 800d89a:	2b00      	cmp	r3, #0
 800d89c:	d00e      	beq.n	800d8bc <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800d89e:	683b      	ldr	r3, [r7, #0]
 800d8a0:	88da      	ldrh	r2, [r3, #6]
 800d8a2:	893b      	ldrh	r3, [r7, #8]
 800d8a4:	4293      	cmp	r3, r2
 800d8a6:	bf28      	it	cs
 800d8a8:	4613      	movcs	r3, r2
 800d8aa:	b29b      	uxth	r3, r3
 800d8ac:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800d8ae:	893b      	ldrh	r3, [r7, #8]
 800d8b0:	461a      	mov	r2, r3
 800d8b2:	68f9      	ldr	r1, [r7, #12]
 800d8b4:	6878      	ldr	r0, [r7, #4]
 800d8b6:	f000 fa44 	bl	800dd42 <USBD_CtlSendData>
 800d8ba:	e009      	b.n	800d8d0 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800d8bc:	6839      	ldr	r1, [r7, #0]
 800d8be:	6878      	ldr	r0, [r7, #4]
 800d8c0:	f000 f9ce 	bl	800dc60 <USBD_CtlError>
 800d8c4:	e004      	b.n	800d8d0 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800d8c6:	6878      	ldr	r0, [r7, #4]
 800d8c8:	f000 fa95 	bl	800ddf6 <USBD_CtlSendStatus>
 800d8cc:	e000      	b.n	800d8d0 <USBD_GetDescriptor+0x320>
    return;
 800d8ce:	bf00      	nop
  }
}
 800d8d0:	3710      	adds	r7, #16
 800d8d2:	46bd      	mov	sp, r7
 800d8d4:	bd80      	pop	{r7, pc}
 800d8d6:	bf00      	nop

0800d8d8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d8d8:	b580      	push	{r7, lr}
 800d8da:	b084      	sub	sp, #16
 800d8dc:	af00      	add	r7, sp, #0
 800d8de:	6078      	str	r0, [r7, #4]
 800d8e0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800d8e2:	683b      	ldr	r3, [r7, #0]
 800d8e4:	889b      	ldrh	r3, [r3, #4]
 800d8e6:	2b00      	cmp	r3, #0
 800d8e8:	d131      	bne.n	800d94e <USBD_SetAddress+0x76>
 800d8ea:	683b      	ldr	r3, [r7, #0]
 800d8ec:	88db      	ldrh	r3, [r3, #6]
 800d8ee:	2b00      	cmp	r3, #0
 800d8f0:	d12d      	bne.n	800d94e <USBD_SetAddress+0x76>
 800d8f2:	683b      	ldr	r3, [r7, #0]
 800d8f4:	885b      	ldrh	r3, [r3, #2]
 800d8f6:	2b7f      	cmp	r3, #127	@ 0x7f
 800d8f8:	d829      	bhi.n	800d94e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800d8fa:	683b      	ldr	r3, [r7, #0]
 800d8fc:	885b      	ldrh	r3, [r3, #2]
 800d8fe:	b2db      	uxtb	r3, r3
 800d900:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d904:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d90c:	b2db      	uxtb	r3, r3
 800d90e:	2b03      	cmp	r3, #3
 800d910:	d104      	bne.n	800d91c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800d912:	6839      	ldr	r1, [r7, #0]
 800d914:	6878      	ldr	r0, [r7, #4]
 800d916:	f000 f9a3 	bl	800dc60 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d91a:	e01d      	b.n	800d958 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	7bfa      	ldrb	r2, [r7, #15]
 800d920:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800d924:	7bfb      	ldrb	r3, [r7, #15]
 800d926:	4619      	mov	r1, r3
 800d928:	6878      	ldr	r0, [r7, #4]
 800d92a:	f000 fed7 	bl	800e6dc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800d92e:	6878      	ldr	r0, [r7, #4]
 800d930:	f000 fa61 	bl	800ddf6 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800d934:	7bfb      	ldrb	r3, [r7, #15]
 800d936:	2b00      	cmp	r3, #0
 800d938:	d004      	beq.n	800d944 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	2202      	movs	r2, #2
 800d93e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d942:	e009      	b.n	800d958 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	2201      	movs	r2, #1
 800d948:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d94c:	e004      	b.n	800d958 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800d94e:	6839      	ldr	r1, [r7, #0]
 800d950:	6878      	ldr	r0, [r7, #4]
 800d952:	f000 f985 	bl	800dc60 <USBD_CtlError>
  }
}
 800d956:	bf00      	nop
 800d958:	bf00      	nop
 800d95a:	3710      	adds	r7, #16
 800d95c:	46bd      	mov	sp, r7
 800d95e:	bd80      	pop	{r7, pc}

0800d960 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d960:	b580      	push	{r7, lr}
 800d962:	b084      	sub	sp, #16
 800d964:	af00      	add	r7, sp, #0
 800d966:	6078      	str	r0, [r7, #4]
 800d968:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d96a:	2300      	movs	r3, #0
 800d96c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800d96e:	683b      	ldr	r3, [r7, #0]
 800d970:	885b      	ldrh	r3, [r3, #2]
 800d972:	b2da      	uxtb	r2, r3
 800d974:	4b4c      	ldr	r3, [pc, #304]	@ (800daa8 <USBD_SetConfig+0x148>)
 800d976:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800d978:	4b4b      	ldr	r3, [pc, #300]	@ (800daa8 <USBD_SetConfig+0x148>)
 800d97a:	781b      	ldrb	r3, [r3, #0]
 800d97c:	2b01      	cmp	r3, #1
 800d97e:	d905      	bls.n	800d98c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800d980:	6839      	ldr	r1, [r7, #0]
 800d982:	6878      	ldr	r0, [r7, #4]
 800d984:	f000 f96c 	bl	800dc60 <USBD_CtlError>
    return USBD_FAIL;
 800d988:	2303      	movs	r3, #3
 800d98a:	e088      	b.n	800da9e <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800d98c:	687b      	ldr	r3, [r7, #4]
 800d98e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d992:	b2db      	uxtb	r3, r3
 800d994:	2b02      	cmp	r3, #2
 800d996:	d002      	beq.n	800d99e <USBD_SetConfig+0x3e>
 800d998:	2b03      	cmp	r3, #3
 800d99a:	d025      	beq.n	800d9e8 <USBD_SetConfig+0x88>
 800d99c:	e071      	b.n	800da82 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800d99e:	4b42      	ldr	r3, [pc, #264]	@ (800daa8 <USBD_SetConfig+0x148>)
 800d9a0:	781b      	ldrb	r3, [r3, #0]
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	d01c      	beq.n	800d9e0 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800d9a6:	4b40      	ldr	r3, [pc, #256]	@ (800daa8 <USBD_SetConfig+0x148>)
 800d9a8:	781b      	ldrb	r3, [r3, #0]
 800d9aa:	461a      	mov	r2, r3
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800d9b0:	4b3d      	ldr	r3, [pc, #244]	@ (800daa8 <USBD_SetConfig+0x148>)
 800d9b2:	781b      	ldrb	r3, [r3, #0]
 800d9b4:	4619      	mov	r1, r3
 800d9b6:	6878      	ldr	r0, [r7, #4]
 800d9b8:	f7ff f990 	bl	800ccdc <USBD_SetClassConfig>
 800d9bc:	4603      	mov	r3, r0
 800d9be:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800d9c0:	7bfb      	ldrb	r3, [r7, #15]
 800d9c2:	2b00      	cmp	r3, #0
 800d9c4:	d004      	beq.n	800d9d0 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800d9c6:	6839      	ldr	r1, [r7, #0]
 800d9c8:	6878      	ldr	r0, [r7, #4]
 800d9ca:	f000 f949 	bl	800dc60 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800d9ce:	e065      	b.n	800da9c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800d9d0:	6878      	ldr	r0, [r7, #4]
 800d9d2:	f000 fa10 	bl	800ddf6 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	2203      	movs	r2, #3
 800d9da:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800d9de:	e05d      	b.n	800da9c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800d9e0:	6878      	ldr	r0, [r7, #4]
 800d9e2:	f000 fa08 	bl	800ddf6 <USBD_CtlSendStatus>
      break;
 800d9e6:	e059      	b.n	800da9c <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800d9e8:	4b2f      	ldr	r3, [pc, #188]	@ (800daa8 <USBD_SetConfig+0x148>)
 800d9ea:	781b      	ldrb	r3, [r3, #0]
 800d9ec:	2b00      	cmp	r3, #0
 800d9ee:	d112      	bne.n	800da16 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	2202      	movs	r2, #2
 800d9f4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800d9f8:	4b2b      	ldr	r3, [pc, #172]	@ (800daa8 <USBD_SetConfig+0x148>)
 800d9fa:	781b      	ldrb	r3, [r3, #0]
 800d9fc:	461a      	mov	r2, r3
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800da02:	4b29      	ldr	r3, [pc, #164]	@ (800daa8 <USBD_SetConfig+0x148>)
 800da04:	781b      	ldrb	r3, [r3, #0]
 800da06:	4619      	mov	r1, r3
 800da08:	6878      	ldr	r0, [r7, #4]
 800da0a:	f7ff f983 	bl	800cd14 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800da0e:	6878      	ldr	r0, [r7, #4]
 800da10:	f000 f9f1 	bl	800ddf6 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800da14:	e042      	b.n	800da9c <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800da16:	4b24      	ldr	r3, [pc, #144]	@ (800daa8 <USBD_SetConfig+0x148>)
 800da18:	781b      	ldrb	r3, [r3, #0]
 800da1a:	461a      	mov	r2, r3
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	685b      	ldr	r3, [r3, #4]
 800da20:	429a      	cmp	r2, r3
 800da22:	d02a      	beq.n	800da7a <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	685b      	ldr	r3, [r3, #4]
 800da28:	b2db      	uxtb	r3, r3
 800da2a:	4619      	mov	r1, r3
 800da2c:	6878      	ldr	r0, [r7, #4]
 800da2e:	f7ff f971 	bl	800cd14 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800da32:	4b1d      	ldr	r3, [pc, #116]	@ (800daa8 <USBD_SetConfig+0x148>)
 800da34:	781b      	ldrb	r3, [r3, #0]
 800da36:	461a      	mov	r2, r3
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800da3c:	4b1a      	ldr	r3, [pc, #104]	@ (800daa8 <USBD_SetConfig+0x148>)
 800da3e:	781b      	ldrb	r3, [r3, #0]
 800da40:	4619      	mov	r1, r3
 800da42:	6878      	ldr	r0, [r7, #4]
 800da44:	f7ff f94a 	bl	800ccdc <USBD_SetClassConfig>
 800da48:	4603      	mov	r3, r0
 800da4a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800da4c:	7bfb      	ldrb	r3, [r7, #15]
 800da4e:	2b00      	cmp	r3, #0
 800da50:	d00f      	beq.n	800da72 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800da52:	6839      	ldr	r1, [r7, #0]
 800da54:	6878      	ldr	r0, [r7, #4]
 800da56:	f000 f903 	bl	800dc60 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	685b      	ldr	r3, [r3, #4]
 800da5e:	b2db      	uxtb	r3, r3
 800da60:	4619      	mov	r1, r3
 800da62:	6878      	ldr	r0, [r7, #4]
 800da64:	f7ff f956 	bl	800cd14 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	2202      	movs	r2, #2
 800da6c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800da70:	e014      	b.n	800da9c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800da72:	6878      	ldr	r0, [r7, #4]
 800da74:	f000 f9bf 	bl	800ddf6 <USBD_CtlSendStatus>
      break;
 800da78:	e010      	b.n	800da9c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800da7a:	6878      	ldr	r0, [r7, #4]
 800da7c:	f000 f9bb 	bl	800ddf6 <USBD_CtlSendStatus>
      break;
 800da80:	e00c      	b.n	800da9c <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800da82:	6839      	ldr	r1, [r7, #0]
 800da84:	6878      	ldr	r0, [r7, #4]
 800da86:	f000 f8eb 	bl	800dc60 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800da8a:	4b07      	ldr	r3, [pc, #28]	@ (800daa8 <USBD_SetConfig+0x148>)
 800da8c:	781b      	ldrb	r3, [r3, #0]
 800da8e:	4619      	mov	r1, r3
 800da90:	6878      	ldr	r0, [r7, #4]
 800da92:	f7ff f93f 	bl	800cd14 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800da96:	2303      	movs	r3, #3
 800da98:	73fb      	strb	r3, [r7, #15]
      break;
 800da9a:	bf00      	nop
  }

  return ret;
 800da9c:	7bfb      	ldrb	r3, [r7, #15]
}
 800da9e:	4618      	mov	r0, r3
 800daa0:	3710      	adds	r7, #16
 800daa2:	46bd      	mov	sp, r7
 800daa4:	bd80      	pop	{r7, pc}
 800daa6:	bf00      	nop
 800daa8:	20000619 	.word	0x20000619

0800daac <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800daac:	b580      	push	{r7, lr}
 800daae:	b082      	sub	sp, #8
 800dab0:	af00      	add	r7, sp, #0
 800dab2:	6078      	str	r0, [r7, #4]
 800dab4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800dab6:	683b      	ldr	r3, [r7, #0]
 800dab8:	88db      	ldrh	r3, [r3, #6]
 800daba:	2b01      	cmp	r3, #1
 800dabc:	d004      	beq.n	800dac8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800dabe:	6839      	ldr	r1, [r7, #0]
 800dac0:	6878      	ldr	r0, [r7, #4]
 800dac2:	f000 f8cd 	bl	800dc60 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800dac6:	e023      	b.n	800db10 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dace:	b2db      	uxtb	r3, r3
 800dad0:	2b02      	cmp	r3, #2
 800dad2:	dc02      	bgt.n	800dada <USBD_GetConfig+0x2e>
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	dc03      	bgt.n	800dae0 <USBD_GetConfig+0x34>
 800dad8:	e015      	b.n	800db06 <USBD_GetConfig+0x5a>
 800dada:	2b03      	cmp	r3, #3
 800dadc:	d00b      	beq.n	800daf6 <USBD_GetConfig+0x4a>
 800dade:	e012      	b.n	800db06 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	2200      	movs	r2, #0
 800dae4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	3308      	adds	r3, #8
 800daea:	2201      	movs	r2, #1
 800daec:	4619      	mov	r1, r3
 800daee:	6878      	ldr	r0, [r7, #4]
 800daf0:	f000 f927 	bl	800dd42 <USBD_CtlSendData>
        break;
 800daf4:	e00c      	b.n	800db10 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	3304      	adds	r3, #4
 800dafa:	2201      	movs	r2, #1
 800dafc:	4619      	mov	r1, r3
 800dafe:	6878      	ldr	r0, [r7, #4]
 800db00:	f000 f91f 	bl	800dd42 <USBD_CtlSendData>
        break;
 800db04:	e004      	b.n	800db10 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800db06:	6839      	ldr	r1, [r7, #0]
 800db08:	6878      	ldr	r0, [r7, #4]
 800db0a:	f000 f8a9 	bl	800dc60 <USBD_CtlError>
        break;
 800db0e:	bf00      	nop
}
 800db10:	bf00      	nop
 800db12:	3708      	adds	r7, #8
 800db14:	46bd      	mov	sp, r7
 800db16:	bd80      	pop	{r7, pc}

0800db18 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800db18:	b580      	push	{r7, lr}
 800db1a:	b082      	sub	sp, #8
 800db1c:	af00      	add	r7, sp, #0
 800db1e:	6078      	str	r0, [r7, #4]
 800db20:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800db22:	687b      	ldr	r3, [r7, #4]
 800db24:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800db28:	b2db      	uxtb	r3, r3
 800db2a:	3b01      	subs	r3, #1
 800db2c:	2b02      	cmp	r3, #2
 800db2e:	d81e      	bhi.n	800db6e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800db30:	683b      	ldr	r3, [r7, #0]
 800db32:	88db      	ldrh	r3, [r3, #6]
 800db34:	2b02      	cmp	r3, #2
 800db36:	d004      	beq.n	800db42 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800db38:	6839      	ldr	r1, [r7, #0]
 800db3a:	6878      	ldr	r0, [r7, #4]
 800db3c:	f000 f890 	bl	800dc60 <USBD_CtlError>
        break;
 800db40:	e01a      	b.n	800db78 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800db42:	687b      	ldr	r3, [r7, #4]
 800db44:	2201      	movs	r2, #1
 800db46:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800db4e:	2b00      	cmp	r3, #0
 800db50:	d005      	beq.n	800db5e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	68db      	ldr	r3, [r3, #12]
 800db56:	f043 0202 	orr.w	r2, r3, #2
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800db5e:	687b      	ldr	r3, [r7, #4]
 800db60:	330c      	adds	r3, #12
 800db62:	2202      	movs	r2, #2
 800db64:	4619      	mov	r1, r3
 800db66:	6878      	ldr	r0, [r7, #4]
 800db68:	f000 f8eb 	bl	800dd42 <USBD_CtlSendData>
      break;
 800db6c:	e004      	b.n	800db78 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800db6e:	6839      	ldr	r1, [r7, #0]
 800db70:	6878      	ldr	r0, [r7, #4]
 800db72:	f000 f875 	bl	800dc60 <USBD_CtlError>
      break;
 800db76:	bf00      	nop
  }
}
 800db78:	bf00      	nop
 800db7a:	3708      	adds	r7, #8
 800db7c:	46bd      	mov	sp, r7
 800db7e:	bd80      	pop	{r7, pc}

0800db80 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800db80:	b580      	push	{r7, lr}
 800db82:	b082      	sub	sp, #8
 800db84:	af00      	add	r7, sp, #0
 800db86:	6078      	str	r0, [r7, #4]
 800db88:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800db8a:	683b      	ldr	r3, [r7, #0]
 800db8c:	885b      	ldrh	r3, [r3, #2]
 800db8e:	2b01      	cmp	r3, #1
 800db90:	d106      	bne.n	800dba0 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	2201      	movs	r2, #1
 800db96:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800db9a:	6878      	ldr	r0, [r7, #4]
 800db9c:	f000 f92b 	bl	800ddf6 <USBD_CtlSendStatus>
  }
}
 800dba0:	bf00      	nop
 800dba2:	3708      	adds	r7, #8
 800dba4:	46bd      	mov	sp, r7
 800dba6:	bd80      	pop	{r7, pc}

0800dba8 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dba8:	b580      	push	{r7, lr}
 800dbaa:	b082      	sub	sp, #8
 800dbac:	af00      	add	r7, sp, #0
 800dbae:	6078      	str	r0, [r7, #4]
 800dbb0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dbb8:	b2db      	uxtb	r3, r3
 800dbba:	3b01      	subs	r3, #1
 800dbbc:	2b02      	cmp	r3, #2
 800dbbe:	d80b      	bhi.n	800dbd8 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800dbc0:	683b      	ldr	r3, [r7, #0]
 800dbc2:	885b      	ldrh	r3, [r3, #2]
 800dbc4:	2b01      	cmp	r3, #1
 800dbc6:	d10c      	bne.n	800dbe2 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	2200      	movs	r2, #0
 800dbcc:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800dbd0:	6878      	ldr	r0, [r7, #4]
 800dbd2:	f000 f910 	bl	800ddf6 <USBD_CtlSendStatus>
      }
      break;
 800dbd6:	e004      	b.n	800dbe2 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800dbd8:	6839      	ldr	r1, [r7, #0]
 800dbda:	6878      	ldr	r0, [r7, #4]
 800dbdc:	f000 f840 	bl	800dc60 <USBD_CtlError>
      break;
 800dbe0:	e000      	b.n	800dbe4 <USBD_ClrFeature+0x3c>
      break;
 800dbe2:	bf00      	nop
  }
}
 800dbe4:	bf00      	nop
 800dbe6:	3708      	adds	r7, #8
 800dbe8:	46bd      	mov	sp, r7
 800dbea:	bd80      	pop	{r7, pc}

0800dbec <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800dbec:	b580      	push	{r7, lr}
 800dbee:	b084      	sub	sp, #16
 800dbf0:	af00      	add	r7, sp, #0
 800dbf2:	6078      	str	r0, [r7, #4]
 800dbf4:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800dbf6:	683b      	ldr	r3, [r7, #0]
 800dbf8:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800dbfa:	68fb      	ldr	r3, [r7, #12]
 800dbfc:	781a      	ldrb	r2, [r3, #0]
 800dbfe:	687b      	ldr	r3, [r7, #4]
 800dc00:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800dc02:	68fb      	ldr	r3, [r7, #12]
 800dc04:	3301      	adds	r3, #1
 800dc06:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800dc08:	68fb      	ldr	r3, [r7, #12]
 800dc0a:	781a      	ldrb	r2, [r3, #0]
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800dc10:	68fb      	ldr	r3, [r7, #12]
 800dc12:	3301      	adds	r3, #1
 800dc14:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800dc16:	68f8      	ldr	r0, [r7, #12]
 800dc18:	f7ff fa90 	bl	800d13c <SWAPBYTE>
 800dc1c:	4603      	mov	r3, r0
 800dc1e:	461a      	mov	r2, r3
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800dc24:	68fb      	ldr	r3, [r7, #12]
 800dc26:	3301      	adds	r3, #1
 800dc28:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800dc2a:	68fb      	ldr	r3, [r7, #12]
 800dc2c:	3301      	adds	r3, #1
 800dc2e:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800dc30:	68f8      	ldr	r0, [r7, #12]
 800dc32:	f7ff fa83 	bl	800d13c <SWAPBYTE>
 800dc36:	4603      	mov	r3, r0
 800dc38:	461a      	mov	r2, r3
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800dc3e:	68fb      	ldr	r3, [r7, #12]
 800dc40:	3301      	adds	r3, #1
 800dc42:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800dc44:	68fb      	ldr	r3, [r7, #12]
 800dc46:	3301      	adds	r3, #1
 800dc48:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800dc4a:	68f8      	ldr	r0, [r7, #12]
 800dc4c:	f7ff fa76 	bl	800d13c <SWAPBYTE>
 800dc50:	4603      	mov	r3, r0
 800dc52:	461a      	mov	r2, r3
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	80da      	strh	r2, [r3, #6]
}
 800dc58:	bf00      	nop
 800dc5a:	3710      	adds	r7, #16
 800dc5c:	46bd      	mov	sp, r7
 800dc5e:	bd80      	pop	{r7, pc}

0800dc60 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dc60:	b580      	push	{r7, lr}
 800dc62:	b082      	sub	sp, #8
 800dc64:	af00      	add	r7, sp, #0
 800dc66:	6078      	str	r0, [r7, #4]
 800dc68:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800dc6a:	2180      	movs	r1, #128	@ 0x80
 800dc6c:	6878      	ldr	r0, [r7, #4]
 800dc6e:	f000 fccb 	bl	800e608 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800dc72:	2100      	movs	r1, #0
 800dc74:	6878      	ldr	r0, [r7, #4]
 800dc76:	f000 fcc7 	bl	800e608 <USBD_LL_StallEP>
}
 800dc7a:	bf00      	nop
 800dc7c:	3708      	adds	r7, #8
 800dc7e:	46bd      	mov	sp, r7
 800dc80:	bd80      	pop	{r7, pc}

0800dc82 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800dc82:	b580      	push	{r7, lr}
 800dc84:	b086      	sub	sp, #24
 800dc86:	af00      	add	r7, sp, #0
 800dc88:	60f8      	str	r0, [r7, #12]
 800dc8a:	60b9      	str	r1, [r7, #8]
 800dc8c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800dc8e:	2300      	movs	r3, #0
 800dc90:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800dc92:	68fb      	ldr	r3, [r7, #12]
 800dc94:	2b00      	cmp	r3, #0
 800dc96:	d036      	beq.n	800dd06 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800dc98:	68fb      	ldr	r3, [r7, #12]
 800dc9a:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800dc9c:	6938      	ldr	r0, [r7, #16]
 800dc9e:	f000 f836 	bl	800dd0e <USBD_GetLen>
 800dca2:	4603      	mov	r3, r0
 800dca4:	3301      	adds	r3, #1
 800dca6:	b29b      	uxth	r3, r3
 800dca8:	005b      	lsls	r3, r3, #1
 800dcaa:	b29a      	uxth	r2, r3
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800dcb0:	7dfb      	ldrb	r3, [r7, #23]
 800dcb2:	68ba      	ldr	r2, [r7, #8]
 800dcb4:	4413      	add	r3, r2
 800dcb6:	687a      	ldr	r2, [r7, #4]
 800dcb8:	7812      	ldrb	r2, [r2, #0]
 800dcba:	701a      	strb	r2, [r3, #0]
  idx++;
 800dcbc:	7dfb      	ldrb	r3, [r7, #23]
 800dcbe:	3301      	adds	r3, #1
 800dcc0:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800dcc2:	7dfb      	ldrb	r3, [r7, #23]
 800dcc4:	68ba      	ldr	r2, [r7, #8]
 800dcc6:	4413      	add	r3, r2
 800dcc8:	2203      	movs	r2, #3
 800dcca:	701a      	strb	r2, [r3, #0]
  idx++;
 800dccc:	7dfb      	ldrb	r3, [r7, #23]
 800dcce:	3301      	adds	r3, #1
 800dcd0:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800dcd2:	e013      	b.n	800dcfc <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800dcd4:	7dfb      	ldrb	r3, [r7, #23]
 800dcd6:	68ba      	ldr	r2, [r7, #8]
 800dcd8:	4413      	add	r3, r2
 800dcda:	693a      	ldr	r2, [r7, #16]
 800dcdc:	7812      	ldrb	r2, [r2, #0]
 800dcde:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800dce0:	693b      	ldr	r3, [r7, #16]
 800dce2:	3301      	adds	r3, #1
 800dce4:	613b      	str	r3, [r7, #16]
    idx++;
 800dce6:	7dfb      	ldrb	r3, [r7, #23]
 800dce8:	3301      	adds	r3, #1
 800dcea:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800dcec:	7dfb      	ldrb	r3, [r7, #23]
 800dcee:	68ba      	ldr	r2, [r7, #8]
 800dcf0:	4413      	add	r3, r2
 800dcf2:	2200      	movs	r2, #0
 800dcf4:	701a      	strb	r2, [r3, #0]
    idx++;
 800dcf6:	7dfb      	ldrb	r3, [r7, #23]
 800dcf8:	3301      	adds	r3, #1
 800dcfa:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800dcfc:	693b      	ldr	r3, [r7, #16]
 800dcfe:	781b      	ldrb	r3, [r3, #0]
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	d1e7      	bne.n	800dcd4 <USBD_GetString+0x52>
 800dd04:	e000      	b.n	800dd08 <USBD_GetString+0x86>
    return;
 800dd06:	bf00      	nop
  }
}
 800dd08:	3718      	adds	r7, #24
 800dd0a:	46bd      	mov	sp, r7
 800dd0c:	bd80      	pop	{r7, pc}

0800dd0e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800dd0e:	b480      	push	{r7}
 800dd10:	b085      	sub	sp, #20
 800dd12:	af00      	add	r7, sp, #0
 800dd14:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800dd16:	2300      	movs	r3, #0
 800dd18:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800dd1e:	e005      	b.n	800dd2c <USBD_GetLen+0x1e>
  {
    len++;
 800dd20:	7bfb      	ldrb	r3, [r7, #15]
 800dd22:	3301      	adds	r3, #1
 800dd24:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800dd26:	68bb      	ldr	r3, [r7, #8]
 800dd28:	3301      	adds	r3, #1
 800dd2a:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800dd2c:	68bb      	ldr	r3, [r7, #8]
 800dd2e:	781b      	ldrb	r3, [r3, #0]
 800dd30:	2b00      	cmp	r3, #0
 800dd32:	d1f5      	bne.n	800dd20 <USBD_GetLen+0x12>
  }

  return len;
 800dd34:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd36:	4618      	mov	r0, r3
 800dd38:	3714      	adds	r7, #20
 800dd3a:	46bd      	mov	sp, r7
 800dd3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd40:	4770      	bx	lr

0800dd42 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800dd42:	b580      	push	{r7, lr}
 800dd44:	b084      	sub	sp, #16
 800dd46:	af00      	add	r7, sp, #0
 800dd48:	60f8      	str	r0, [r7, #12]
 800dd4a:	60b9      	str	r1, [r7, #8]
 800dd4c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800dd4e:	68fb      	ldr	r3, [r7, #12]
 800dd50:	2202      	movs	r2, #2
 800dd52:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800dd56:	68fb      	ldr	r3, [r7, #12]
 800dd58:	687a      	ldr	r2, [r7, #4]
 800dd5a:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800dd5c:	68fb      	ldr	r3, [r7, #12]
 800dd5e:	687a      	ldr	r2, [r7, #4]
 800dd60:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	68ba      	ldr	r2, [r7, #8]
 800dd66:	2100      	movs	r1, #0
 800dd68:	68f8      	ldr	r0, [r7, #12]
 800dd6a:	f000 fcd6 	bl	800e71a <USBD_LL_Transmit>

  return USBD_OK;
 800dd6e:	2300      	movs	r3, #0
}
 800dd70:	4618      	mov	r0, r3
 800dd72:	3710      	adds	r7, #16
 800dd74:	46bd      	mov	sp, r7
 800dd76:	bd80      	pop	{r7, pc}

0800dd78 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800dd78:	b580      	push	{r7, lr}
 800dd7a:	b084      	sub	sp, #16
 800dd7c:	af00      	add	r7, sp, #0
 800dd7e:	60f8      	str	r0, [r7, #12]
 800dd80:	60b9      	str	r1, [r7, #8]
 800dd82:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	68ba      	ldr	r2, [r7, #8]
 800dd88:	2100      	movs	r1, #0
 800dd8a:	68f8      	ldr	r0, [r7, #12]
 800dd8c:	f000 fcc5 	bl	800e71a <USBD_LL_Transmit>

  return USBD_OK;
 800dd90:	2300      	movs	r3, #0
}
 800dd92:	4618      	mov	r0, r3
 800dd94:	3710      	adds	r7, #16
 800dd96:	46bd      	mov	sp, r7
 800dd98:	bd80      	pop	{r7, pc}

0800dd9a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800dd9a:	b580      	push	{r7, lr}
 800dd9c:	b084      	sub	sp, #16
 800dd9e:	af00      	add	r7, sp, #0
 800dda0:	60f8      	str	r0, [r7, #12]
 800dda2:	60b9      	str	r1, [r7, #8]
 800dda4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800dda6:	68fb      	ldr	r3, [r7, #12]
 800dda8:	2203      	movs	r2, #3
 800ddaa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800ddae:	68fb      	ldr	r3, [r7, #12]
 800ddb0:	687a      	ldr	r2, [r7, #4]
 800ddb2:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800ddb6:	68fb      	ldr	r3, [r7, #12]
 800ddb8:	687a      	ldr	r2, [r7, #4]
 800ddba:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	68ba      	ldr	r2, [r7, #8]
 800ddc2:	2100      	movs	r1, #0
 800ddc4:	68f8      	ldr	r0, [r7, #12]
 800ddc6:	f000 fcc9 	bl	800e75c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ddca:	2300      	movs	r3, #0
}
 800ddcc:	4618      	mov	r0, r3
 800ddce:	3710      	adds	r7, #16
 800ddd0:	46bd      	mov	sp, r7
 800ddd2:	bd80      	pop	{r7, pc}

0800ddd4 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800ddd4:	b580      	push	{r7, lr}
 800ddd6:	b084      	sub	sp, #16
 800ddd8:	af00      	add	r7, sp, #0
 800ddda:	60f8      	str	r0, [r7, #12]
 800dddc:	60b9      	str	r1, [r7, #8]
 800ddde:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	68ba      	ldr	r2, [r7, #8]
 800dde4:	2100      	movs	r1, #0
 800dde6:	68f8      	ldr	r0, [r7, #12]
 800dde8:	f000 fcb8 	bl	800e75c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ddec:	2300      	movs	r3, #0
}
 800ddee:	4618      	mov	r0, r3
 800ddf0:	3710      	adds	r7, #16
 800ddf2:	46bd      	mov	sp, r7
 800ddf4:	bd80      	pop	{r7, pc}

0800ddf6 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ddf6:	b580      	push	{r7, lr}
 800ddf8:	b082      	sub	sp, #8
 800ddfa:	af00      	add	r7, sp, #0
 800ddfc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ddfe:	687b      	ldr	r3, [r7, #4]
 800de00:	2204      	movs	r2, #4
 800de02:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800de06:	2300      	movs	r3, #0
 800de08:	2200      	movs	r2, #0
 800de0a:	2100      	movs	r1, #0
 800de0c:	6878      	ldr	r0, [r7, #4]
 800de0e:	f000 fc84 	bl	800e71a <USBD_LL_Transmit>

  return USBD_OK;
 800de12:	2300      	movs	r3, #0
}
 800de14:	4618      	mov	r0, r3
 800de16:	3708      	adds	r7, #8
 800de18:	46bd      	mov	sp, r7
 800de1a:	bd80      	pop	{r7, pc}

0800de1c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800de1c:	b580      	push	{r7, lr}
 800de1e:	b082      	sub	sp, #8
 800de20:	af00      	add	r7, sp, #0
 800de22:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	2205      	movs	r2, #5
 800de28:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800de2c:	2300      	movs	r3, #0
 800de2e:	2200      	movs	r2, #0
 800de30:	2100      	movs	r1, #0
 800de32:	6878      	ldr	r0, [r7, #4]
 800de34:	f000 fc92 	bl	800e75c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800de38:	2300      	movs	r3, #0
}
 800de3a:	4618      	mov	r0, r3
 800de3c:	3708      	adds	r7, #8
 800de3e:	46bd      	mov	sp, r7
 800de40:	bd80      	pop	{r7, pc}
	...

0800de44 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800de44:	b480      	push	{r7}
 800de46:	b087      	sub	sp, #28
 800de48:	af00      	add	r7, sp, #0
 800de4a:	60f8      	str	r0, [r7, #12]
 800de4c:	60b9      	str	r1, [r7, #8]
 800de4e:	4613      	mov	r3, r2
 800de50:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800de52:	2301      	movs	r3, #1
 800de54:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800de56:	2300      	movs	r3, #0
 800de58:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800de5a:	4b1f      	ldr	r3, [pc, #124]	@ (800ded8 <FATFS_LinkDriverEx+0x94>)
 800de5c:	7a5b      	ldrb	r3, [r3, #9]
 800de5e:	b2db      	uxtb	r3, r3
 800de60:	2b00      	cmp	r3, #0
 800de62:	d131      	bne.n	800dec8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800de64:	4b1c      	ldr	r3, [pc, #112]	@ (800ded8 <FATFS_LinkDriverEx+0x94>)
 800de66:	7a5b      	ldrb	r3, [r3, #9]
 800de68:	b2db      	uxtb	r3, r3
 800de6a:	461a      	mov	r2, r3
 800de6c:	4b1a      	ldr	r3, [pc, #104]	@ (800ded8 <FATFS_LinkDriverEx+0x94>)
 800de6e:	2100      	movs	r1, #0
 800de70:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800de72:	4b19      	ldr	r3, [pc, #100]	@ (800ded8 <FATFS_LinkDriverEx+0x94>)
 800de74:	7a5b      	ldrb	r3, [r3, #9]
 800de76:	b2db      	uxtb	r3, r3
 800de78:	4a17      	ldr	r2, [pc, #92]	@ (800ded8 <FATFS_LinkDriverEx+0x94>)
 800de7a:	009b      	lsls	r3, r3, #2
 800de7c:	4413      	add	r3, r2
 800de7e:	68fa      	ldr	r2, [r7, #12]
 800de80:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800de82:	4b15      	ldr	r3, [pc, #84]	@ (800ded8 <FATFS_LinkDriverEx+0x94>)
 800de84:	7a5b      	ldrb	r3, [r3, #9]
 800de86:	b2db      	uxtb	r3, r3
 800de88:	461a      	mov	r2, r3
 800de8a:	4b13      	ldr	r3, [pc, #76]	@ (800ded8 <FATFS_LinkDriverEx+0x94>)
 800de8c:	4413      	add	r3, r2
 800de8e:	79fa      	ldrb	r2, [r7, #7]
 800de90:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800de92:	4b11      	ldr	r3, [pc, #68]	@ (800ded8 <FATFS_LinkDriverEx+0x94>)
 800de94:	7a5b      	ldrb	r3, [r3, #9]
 800de96:	b2db      	uxtb	r3, r3
 800de98:	1c5a      	adds	r2, r3, #1
 800de9a:	b2d1      	uxtb	r1, r2
 800de9c:	4a0e      	ldr	r2, [pc, #56]	@ (800ded8 <FATFS_LinkDriverEx+0x94>)
 800de9e:	7251      	strb	r1, [r2, #9]
 800dea0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800dea2:	7dbb      	ldrb	r3, [r7, #22]
 800dea4:	3330      	adds	r3, #48	@ 0x30
 800dea6:	b2da      	uxtb	r2, r3
 800dea8:	68bb      	ldr	r3, [r7, #8]
 800deaa:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800deac:	68bb      	ldr	r3, [r7, #8]
 800deae:	3301      	adds	r3, #1
 800deb0:	223a      	movs	r2, #58	@ 0x3a
 800deb2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800deb4:	68bb      	ldr	r3, [r7, #8]
 800deb6:	3302      	adds	r3, #2
 800deb8:	222f      	movs	r2, #47	@ 0x2f
 800deba:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800debc:	68bb      	ldr	r3, [r7, #8]
 800debe:	3303      	adds	r3, #3
 800dec0:	2200      	movs	r2, #0
 800dec2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800dec4:	2300      	movs	r3, #0
 800dec6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800dec8:	7dfb      	ldrb	r3, [r7, #23]
}
 800deca:	4618      	mov	r0, r3
 800decc:	371c      	adds	r7, #28
 800dece:	46bd      	mov	sp, r7
 800ded0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ded4:	4770      	bx	lr
 800ded6:	bf00      	nop
 800ded8:	2000061c 	.word	0x2000061c

0800dedc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800dedc:	b580      	push	{r7, lr}
 800dede:	b082      	sub	sp, #8
 800dee0:	af00      	add	r7, sp, #0
 800dee2:	6078      	str	r0, [r7, #4]
 800dee4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800dee6:	2200      	movs	r2, #0
 800dee8:	6839      	ldr	r1, [r7, #0]
 800deea:	6878      	ldr	r0, [r7, #4]
 800deec:	f7ff ffaa 	bl	800de44 <FATFS_LinkDriverEx>
 800def0:	4603      	mov	r3, r0
}
 800def2:	4618      	mov	r0, r3
 800def4:	3708      	adds	r7, #8
 800def6:	46bd      	mov	sp, r7
 800def8:	bd80      	pop	{r7, pc}
	...

0800defc <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800defc:	b580      	push	{r7, lr}
 800defe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800df00:	2200      	movs	r2, #0
 800df02:	4912      	ldr	r1, [pc, #72]	@ (800df4c <MX_USB_Device_Init+0x50>)
 800df04:	4812      	ldr	r0, [pc, #72]	@ (800df50 <MX_USB_Device_Init+0x54>)
 800df06:	f7fe fe7b 	bl	800cc00 <USBD_Init>
 800df0a:	4603      	mov	r3, r0
 800df0c:	2b00      	cmp	r3, #0
 800df0e:	d001      	beq.n	800df14 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800df10:	f7f2 ff9c 	bl	8000e4c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800df14:	490f      	ldr	r1, [pc, #60]	@ (800df54 <MX_USB_Device_Init+0x58>)
 800df16:	480e      	ldr	r0, [pc, #56]	@ (800df50 <MX_USB_Device_Init+0x54>)
 800df18:	f7fe fea2 	bl	800cc60 <USBD_RegisterClass>
 800df1c:	4603      	mov	r3, r0
 800df1e:	2b00      	cmp	r3, #0
 800df20:	d001      	beq.n	800df26 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800df22:	f7f2 ff93 	bl	8000e4c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800df26:	490c      	ldr	r1, [pc, #48]	@ (800df58 <MX_USB_Device_Init+0x5c>)
 800df28:	4809      	ldr	r0, [pc, #36]	@ (800df50 <MX_USB_Device_Init+0x54>)
 800df2a:	f7fe fdf3 	bl	800cb14 <USBD_CDC_RegisterInterface>
 800df2e:	4603      	mov	r3, r0
 800df30:	2b00      	cmp	r3, #0
 800df32:	d001      	beq.n	800df38 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800df34:	f7f2 ff8a 	bl	8000e4c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800df38:	4805      	ldr	r0, [pc, #20]	@ (800df50 <MX_USB_Device_Init+0x54>)
 800df3a:	f7fe feb8 	bl	800ccae <USBD_Start>
 800df3e:	4603      	mov	r3, r0
 800df40:	2b00      	cmp	r3, #0
 800df42:	d001      	beq.n	800df48 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800df44:	f7f2 ff82 	bl	8000e4c <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800df48:	bf00      	nop
 800df4a:	bd80      	pop	{r7, pc}
 800df4c:	20000148 	.word	0x20000148
 800df50:	20000628 	.word	0x20000628
 800df54:	20000030 	.word	0x20000030
 800df58:	20000134 	.word	0x20000134

0800df5c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800df5c:	b580      	push	{r7, lr}
 800df5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800df60:	2200      	movs	r2, #0
 800df62:	4905      	ldr	r1, [pc, #20]	@ (800df78 <CDC_Init_FS+0x1c>)
 800df64:	4805      	ldr	r0, [pc, #20]	@ (800df7c <CDC_Init_FS+0x20>)
 800df66:	f7fe fdea 	bl	800cb3e <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800df6a:	4905      	ldr	r1, [pc, #20]	@ (800df80 <CDC_Init_FS+0x24>)
 800df6c:	4803      	ldr	r0, [pc, #12]	@ (800df7c <CDC_Init_FS+0x20>)
 800df6e:	f7fe fe04 	bl	800cb7a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800df72:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800df74:	4618      	mov	r0, r3
 800df76:	bd80      	pop	{r7, pc}
 800df78:	200010f8 	.word	0x200010f8
 800df7c:	20000628 	.word	0x20000628
 800df80:	200008f8 	.word	0x200008f8

0800df84 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800df84:	b480      	push	{r7}
 800df86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800df88:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800df8a:	4618      	mov	r0, r3
 800df8c:	46bd      	mov	sp, r7
 800df8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df92:	4770      	bx	lr

0800df94 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800df94:	b480      	push	{r7}
 800df96:	b083      	sub	sp, #12
 800df98:	af00      	add	r7, sp, #0
 800df9a:	4603      	mov	r3, r0
 800df9c:	6039      	str	r1, [r7, #0]
 800df9e:	71fb      	strb	r3, [r7, #7]
 800dfa0:	4613      	mov	r3, r2
 800dfa2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800dfa4:	79fb      	ldrb	r3, [r7, #7]
 800dfa6:	2b23      	cmp	r3, #35	@ 0x23
 800dfa8:	d84a      	bhi.n	800e040 <CDC_Control_FS+0xac>
 800dfaa:	a201      	add	r2, pc, #4	@ (adr r2, 800dfb0 <CDC_Control_FS+0x1c>)
 800dfac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dfb0:	0800e041 	.word	0x0800e041
 800dfb4:	0800e041 	.word	0x0800e041
 800dfb8:	0800e041 	.word	0x0800e041
 800dfbc:	0800e041 	.word	0x0800e041
 800dfc0:	0800e041 	.word	0x0800e041
 800dfc4:	0800e041 	.word	0x0800e041
 800dfc8:	0800e041 	.word	0x0800e041
 800dfcc:	0800e041 	.word	0x0800e041
 800dfd0:	0800e041 	.word	0x0800e041
 800dfd4:	0800e041 	.word	0x0800e041
 800dfd8:	0800e041 	.word	0x0800e041
 800dfdc:	0800e041 	.word	0x0800e041
 800dfe0:	0800e041 	.word	0x0800e041
 800dfe4:	0800e041 	.word	0x0800e041
 800dfe8:	0800e041 	.word	0x0800e041
 800dfec:	0800e041 	.word	0x0800e041
 800dff0:	0800e041 	.word	0x0800e041
 800dff4:	0800e041 	.word	0x0800e041
 800dff8:	0800e041 	.word	0x0800e041
 800dffc:	0800e041 	.word	0x0800e041
 800e000:	0800e041 	.word	0x0800e041
 800e004:	0800e041 	.word	0x0800e041
 800e008:	0800e041 	.word	0x0800e041
 800e00c:	0800e041 	.word	0x0800e041
 800e010:	0800e041 	.word	0x0800e041
 800e014:	0800e041 	.word	0x0800e041
 800e018:	0800e041 	.word	0x0800e041
 800e01c:	0800e041 	.word	0x0800e041
 800e020:	0800e041 	.word	0x0800e041
 800e024:	0800e041 	.word	0x0800e041
 800e028:	0800e041 	.word	0x0800e041
 800e02c:	0800e041 	.word	0x0800e041
 800e030:	0800e041 	.word	0x0800e041
 800e034:	0800e041 	.word	0x0800e041
 800e038:	0800e041 	.word	0x0800e041
 800e03c:	0800e041 	.word	0x0800e041
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800e040:	bf00      	nop
  }

  return (USBD_OK);
 800e042:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800e044:	4618      	mov	r0, r3
 800e046:	370c      	adds	r7, #12
 800e048:	46bd      	mov	sp, r7
 800e04a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e04e:	4770      	bx	lr

0800e050 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800e050:	b580      	push	{r7, lr}
 800e052:	b082      	sub	sp, #8
 800e054:	af00      	add	r7, sp, #0
 800e056:	6078      	str	r0, [r7, #4]
 800e058:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800e05a:	6879      	ldr	r1, [r7, #4]
 800e05c:	4805      	ldr	r0, [pc, #20]	@ (800e074 <CDC_Receive_FS+0x24>)
 800e05e:	f7fe fd8c 	bl	800cb7a <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800e062:	4804      	ldr	r0, [pc, #16]	@ (800e074 <CDC_Receive_FS+0x24>)
 800e064:	f7fe fda2 	bl	800cbac <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800e068:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800e06a:	4618      	mov	r0, r3
 800e06c:	3708      	adds	r7, #8
 800e06e:	46bd      	mov	sp, r7
 800e070:	bd80      	pop	{r7, pc}
 800e072:	bf00      	nop
 800e074:	20000628 	.word	0x20000628

0800e078 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800e078:	b480      	push	{r7}
 800e07a:	b087      	sub	sp, #28
 800e07c:	af00      	add	r7, sp, #0
 800e07e:	60f8      	str	r0, [r7, #12]
 800e080:	60b9      	str	r1, [r7, #8]
 800e082:	4613      	mov	r3, r2
 800e084:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800e086:	2300      	movs	r3, #0
 800e088:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800e08a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e08e:	4618      	mov	r0, r3
 800e090:	371c      	adds	r7, #28
 800e092:	46bd      	mov	sp, r7
 800e094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e098:	4770      	bx	lr
	...

0800e09c <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e09c:	b480      	push	{r7}
 800e09e:	b083      	sub	sp, #12
 800e0a0:	af00      	add	r7, sp, #0
 800e0a2:	4603      	mov	r3, r0
 800e0a4:	6039      	str	r1, [r7, #0]
 800e0a6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800e0a8:	683b      	ldr	r3, [r7, #0]
 800e0aa:	2212      	movs	r2, #18
 800e0ac:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800e0ae:	4b03      	ldr	r3, [pc, #12]	@ (800e0bc <USBD_CDC_DeviceDescriptor+0x20>)
}
 800e0b0:	4618      	mov	r0, r3
 800e0b2:	370c      	adds	r7, #12
 800e0b4:	46bd      	mov	sp, r7
 800e0b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0ba:	4770      	bx	lr
 800e0bc:	20000168 	.word	0x20000168

0800e0c0 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e0c0:	b480      	push	{r7}
 800e0c2:	b083      	sub	sp, #12
 800e0c4:	af00      	add	r7, sp, #0
 800e0c6:	4603      	mov	r3, r0
 800e0c8:	6039      	str	r1, [r7, #0]
 800e0ca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800e0cc:	683b      	ldr	r3, [r7, #0]
 800e0ce:	2204      	movs	r2, #4
 800e0d0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800e0d2:	4b03      	ldr	r3, [pc, #12]	@ (800e0e0 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800e0d4:	4618      	mov	r0, r3
 800e0d6:	370c      	adds	r7, #12
 800e0d8:	46bd      	mov	sp, r7
 800e0da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0de:	4770      	bx	lr
 800e0e0:	2000017c 	.word	0x2000017c

0800e0e4 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e0e4:	b580      	push	{r7, lr}
 800e0e6:	b082      	sub	sp, #8
 800e0e8:	af00      	add	r7, sp, #0
 800e0ea:	4603      	mov	r3, r0
 800e0ec:	6039      	str	r1, [r7, #0]
 800e0ee:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e0f0:	79fb      	ldrb	r3, [r7, #7]
 800e0f2:	2b00      	cmp	r3, #0
 800e0f4:	d105      	bne.n	800e102 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800e0f6:	683a      	ldr	r2, [r7, #0]
 800e0f8:	4907      	ldr	r1, [pc, #28]	@ (800e118 <USBD_CDC_ProductStrDescriptor+0x34>)
 800e0fa:	4808      	ldr	r0, [pc, #32]	@ (800e11c <USBD_CDC_ProductStrDescriptor+0x38>)
 800e0fc:	f7ff fdc1 	bl	800dc82 <USBD_GetString>
 800e100:	e004      	b.n	800e10c <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800e102:	683a      	ldr	r2, [r7, #0]
 800e104:	4904      	ldr	r1, [pc, #16]	@ (800e118 <USBD_CDC_ProductStrDescriptor+0x34>)
 800e106:	4805      	ldr	r0, [pc, #20]	@ (800e11c <USBD_CDC_ProductStrDescriptor+0x38>)
 800e108:	f7ff fdbb 	bl	800dc82 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e10c:	4b02      	ldr	r3, [pc, #8]	@ (800e118 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 800e10e:	4618      	mov	r0, r3
 800e110:	3708      	adds	r7, #8
 800e112:	46bd      	mov	sp, r7
 800e114:	bd80      	pop	{r7, pc}
 800e116:	bf00      	nop
 800e118:	200018f8 	.word	0x200018f8
 800e11c:	0800e958 	.word	0x0800e958

0800e120 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e120:	b580      	push	{r7, lr}
 800e122:	b082      	sub	sp, #8
 800e124:	af00      	add	r7, sp, #0
 800e126:	4603      	mov	r3, r0
 800e128:	6039      	str	r1, [r7, #0]
 800e12a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800e12c:	683a      	ldr	r2, [r7, #0]
 800e12e:	4904      	ldr	r1, [pc, #16]	@ (800e140 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 800e130:	4804      	ldr	r0, [pc, #16]	@ (800e144 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800e132:	f7ff fda6 	bl	800dc82 <USBD_GetString>
  return USBD_StrDesc;
 800e136:	4b02      	ldr	r3, [pc, #8]	@ (800e140 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800e138:	4618      	mov	r0, r3
 800e13a:	3708      	adds	r7, #8
 800e13c:	46bd      	mov	sp, r7
 800e13e:	bd80      	pop	{r7, pc}
 800e140:	200018f8 	.word	0x200018f8
 800e144:	0800e970 	.word	0x0800e970

0800e148 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e148:	b580      	push	{r7, lr}
 800e14a:	b082      	sub	sp, #8
 800e14c:	af00      	add	r7, sp, #0
 800e14e:	4603      	mov	r3, r0
 800e150:	6039      	str	r1, [r7, #0]
 800e152:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800e154:	683b      	ldr	r3, [r7, #0]
 800e156:	221a      	movs	r2, #26
 800e158:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800e15a:	f000 f843 	bl	800e1e4 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800e15e:	4b02      	ldr	r3, [pc, #8]	@ (800e168 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 800e160:	4618      	mov	r0, r3
 800e162:	3708      	adds	r7, #8
 800e164:	46bd      	mov	sp, r7
 800e166:	bd80      	pop	{r7, pc}
 800e168:	20000180 	.word	0x20000180

0800e16c <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e16c:	b580      	push	{r7, lr}
 800e16e:	b082      	sub	sp, #8
 800e170:	af00      	add	r7, sp, #0
 800e172:	4603      	mov	r3, r0
 800e174:	6039      	str	r1, [r7, #0]
 800e176:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800e178:	79fb      	ldrb	r3, [r7, #7]
 800e17a:	2b00      	cmp	r3, #0
 800e17c:	d105      	bne.n	800e18a <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800e17e:	683a      	ldr	r2, [r7, #0]
 800e180:	4907      	ldr	r1, [pc, #28]	@ (800e1a0 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800e182:	4808      	ldr	r0, [pc, #32]	@ (800e1a4 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800e184:	f7ff fd7d 	bl	800dc82 <USBD_GetString>
 800e188:	e004      	b.n	800e194 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800e18a:	683a      	ldr	r2, [r7, #0]
 800e18c:	4904      	ldr	r1, [pc, #16]	@ (800e1a0 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800e18e:	4805      	ldr	r0, [pc, #20]	@ (800e1a4 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800e190:	f7ff fd77 	bl	800dc82 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e194:	4b02      	ldr	r3, [pc, #8]	@ (800e1a0 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800e196:	4618      	mov	r0, r3
 800e198:	3708      	adds	r7, #8
 800e19a:	46bd      	mov	sp, r7
 800e19c:	bd80      	pop	{r7, pc}
 800e19e:	bf00      	nop
 800e1a0:	200018f8 	.word	0x200018f8
 800e1a4:	0800e984 	.word	0x0800e984

0800e1a8 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e1a8:	b580      	push	{r7, lr}
 800e1aa:	b082      	sub	sp, #8
 800e1ac:	af00      	add	r7, sp, #0
 800e1ae:	4603      	mov	r3, r0
 800e1b0:	6039      	str	r1, [r7, #0]
 800e1b2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e1b4:	79fb      	ldrb	r3, [r7, #7]
 800e1b6:	2b00      	cmp	r3, #0
 800e1b8:	d105      	bne.n	800e1c6 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800e1ba:	683a      	ldr	r2, [r7, #0]
 800e1bc:	4907      	ldr	r1, [pc, #28]	@ (800e1dc <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800e1be:	4808      	ldr	r0, [pc, #32]	@ (800e1e0 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800e1c0:	f7ff fd5f 	bl	800dc82 <USBD_GetString>
 800e1c4:	e004      	b.n	800e1d0 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800e1c6:	683a      	ldr	r2, [r7, #0]
 800e1c8:	4904      	ldr	r1, [pc, #16]	@ (800e1dc <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800e1ca:	4805      	ldr	r0, [pc, #20]	@ (800e1e0 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800e1cc:	f7ff fd59 	bl	800dc82 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e1d0:	4b02      	ldr	r3, [pc, #8]	@ (800e1dc <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 800e1d2:	4618      	mov	r0, r3
 800e1d4:	3708      	adds	r7, #8
 800e1d6:	46bd      	mov	sp, r7
 800e1d8:	bd80      	pop	{r7, pc}
 800e1da:	bf00      	nop
 800e1dc:	200018f8 	.word	0x200018f8
 800e1e0:	0800e990 	.word	0x0800e990

0800e1e4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800e1e4:	b580      	push	{r7, lr}
 800e1e6:	b084      	sub	sp, #16
 800e1e8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e1ea:	4b0f      	ldr	r3, [pc, #60]	@ (800e228 <Get_SerialNum+0x44>)
 800e1ec:	681b      	ldr	r3, [r3, #0]
 800e1ee:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800e1f0:	4b0e      	ldr	r3, [pc, #56]	@ (800e22c <Get_SerialNum+0x48>)
 800e1f2:	681b      	ldr	r3, [r3, #0]
 800e1f4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800e1f6:	4b0e      	ldr	r3, [pc, #56]	@ (800e230 <Get_SerialNum+0x4c>)
 800e1f8:	681b      	ldr	r3, [r3, #0]
 800e1fa:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800e1fc:	68fa      	ldr	r2, [r7, #12]
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	4413      	add	r3, r2
 800e202:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800e204:	68fb      	ldr	r3, [r7, #12]
 800e206:	2b00      	cmp	r3, #0
 800e208:	d009      	beq.n	800e21e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800e20a:	2208      	movs	r2, #8
 800e20c:	4909      	ldr	r1, [pc, #36]	@ (800e234 <Get_SerialNum+0x50>)
 800e20e:	68f8      	ldr	r0, [r7, #12]
 800e210:	f000 f814 	bl	800e23c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800e214:	2204      	movs	r2, #4
 800e216:	4908      	ldr	r1, [pc, #32]	@ (800e238 <Get_SerialNum+0x54>)
 800e218:	68b8      	ldr	r0, [r7, #8]
 800e21a:	f000 f80f 	bl	800e23c <IntToUnicode>
  }
}
 800e21e:	bf00      	nop
 800e220:	3710      	adds	r7, #16
 800e222:	46bd      	mov	sp, r7
 800e224:	bd80      	pop	{r7, pc}
 800e226:	bf00      	nop
 800e228:	1fff7590 	.word	0x1fff7590
 800e22c:	1fff7594 	.word	0x1fff7594
 800e230:	1fff7598 	.word	0x1fff7598
 800e234:	20000182 	.word	0x20000182
 800e238:	20000192 	.word	0x20000192

0800e23c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800e23c:	b480      	push	{r7}
 800e23e:	b087      	sub	sp, #28
 800e240:	af00      	add	r7, sp, #0
 800e242:	60f8      	str	r0, [r7, #12]
 800e244:	60b9      	str	r1, [r7, #8]
 800e246:	4613      	mov	r3, r2
 800e248:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800e24a:	2300      	movs	r3, #0
 800e24c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800e24e:	2300      	movs	r3, #0
 800e250:	75fb      	strb	r3, [r7, #23]
 800e252:	e027      	b.n	800e2a4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800e254:	68fb      	ldr	r3, [r7, #12]
 800e256:	0f1b      	lsrs	r3, r3, #28
 800e258:	2b09      	cmp	r3, #9
 800e25a:	d80b      	bhi.n	800e274 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800e25c:	68fb      	ldr	r3, [r7, #12]
 800e25e:	0f1b      	lsrs	r3, r3, #28
 800e260:	b2da      	uxtb	r2, r3
 800e262:	7dfb      	ldrb	r3, [r7, #23]
 800e264:	005b      	lsls	r3, r3, #1
 800e266:	4619      	mov	r1, r3
 800e268:	68bb      	ldr	r3, [r7, #8]
 800e26a:	440b      	add	r3, r1
 800e26c:	3230      	adds	r2, #48	@ 0x30
 800e26e:	b2d2      	uxtb	r2, r2
 800e270:	701a      	strb	r2, [r3, #0]
 800e272:	e00a      	b.n	800e28a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e274:	68fb      	ldr	r3, [r7, #12]
 800e276:	0f1b      	lsrs	r3, r3, #28
 800e278:	b2da      	uxtb	r2, r3
 800e27a:	7dfb      	ldrb	r3, [r7, #23]
 800e27c:	005b      	lsls	r3, r3, #1
 800e27e:	4619      	mov	r1, r3
 800e280:	68bb      	ldr	r3, [r7, #8]
 800e282:	440b      	add	r3, r1
 800e284:	3237      	adds	r2, #55	@ 0x37
 800e286:	b2d2      	uxtb	r2, r2
 800e288:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800e28a:	68fb      	ldr	r3, [r7, #12]
 800e28c:	011b      	lsls	r3, r3, #4
 800e28e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800e290:	7dfb      	ldrb	r3, [r7, #23]
 800e292:	005b      	lsls	r3, r3, #1
 800e294:	3301      	adds	r3, #1
 800e296:	68ba      	ldr	r2, [r7, #8]
 800e298:	4413      	add	r3, r2
 800e29a:	2200      	movs	r2, #0
 800e29c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800e29e:	7dfb      	ldrb	r3, [r7, #23]
 800e2a0:	3301      	adds	r3, #1
 800e2a2:	75fb      	strb	r3, [r7, #23]
 800e2a4:	7dfa      	ldrb	r2, [r7, #23]
 800e2a6:	79fb      	ldrb	r3, [r7, #7]
 800e2a8:	429a      	cmp	r2, r3
 800e2aa:	d3d3      	bcc.n	800e254 <IntToUnicode+0x18>
  }
}
 800e2ac:	bf00      	nop
 800e2ae:	bf00      	nop
 800e2b0:	371c      	adds	r7, #28
 800e2b2:	46bd      	mov	sp, r7
 800e2b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2b8:	4770      	bx	lr
	...

0800e2bc <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e2bc:	b580      	push	{r7, lr}
 800e2be:	b098      	sub	sp, #96	@ 0x60
 800e2c0:	af00      	add	r7, sp, #0
 800e2c2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800e2c4:	f107 030c 	add.w	r3, r7, #12
 800e2c8:	2254      	movs	r2, #84	@ 0x54
 800e2ca:	2100      	movs	r1, #0
 800e2cc:	4618      	mov	r0, r3
 800e2ce:	f000 faf9 	bl	800e8c4 <memset>
  if(pcdHandle->Instance==USB)
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	681b      	ldr	r3, [r3, #0]
 800e2d6:	4a15      	ldr	r2, [pc, #84]	@ (800e32c <HAL_PCD_MspInit+0x70>)
 800e2d8:	4293      	cmp	r3, r2
 800e2da:	d123      	bne.n	800e324 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800e2dc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800e2e0:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800e2e2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800e2e6:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800e2e8:	f107 030c 	add.w	r3, r7, #12
 800e2ec:	4618      	mov	r0, r3
 800e2ee:	f7f9 fc4f 	bl	8007b90 <HAL_RCCEx_PeriphCLKConfig>
 800e2f2:	4603      	mov	r3, r0
 800e2f4:	2b00      	cmp	r3, #0
 800e2f6:	d001      	beq.n	800e2fc <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 800e2f8:	f7f2 fda8 	bl	8000e4c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800e2fc:	4b0c      	ldr	r3, [pc, #48]	@ (800e330 <HAL_PCD_MspInit+0x74>)
 800e2fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e300:	4a0b      	ldr	r2, [pc, #44]	@ (800e330 <HAL_PCD_MspInit+0x74>)
 800e302:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800e306:	6593      	str	r3, [r2, #88]	@ 0x58
 800e308:	4b09      	ldr	r3, [pc, #36]	@ (800e330 <HAL_PCD_MspInit+0x74>)
 800e30a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e30c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e310:	60bb      	str	r3, [r7, #8]
 800e312:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800e314:	2200      	movs	r2, #0
 800e316:	2100      	movs	r1, #0
 800e318:	2014      	movs	r0, #20
 800e31a:	f7f6 f9ba 	bl	8004692 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800e31e:	2014      	movs	r0, #20
 800e320:	f7f6 f9d1 	bl	80046c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800e324:	bf00      	nop
 800e326:	3760      	adds	r7, #96	@ 0x60
 800e328:	46bd      	mov	sp, r7
 800e32a:	bd80      	pop	{r7, pc}
 800e32c:	40005c00 	.word	0x40005c00
 800e330:	40021000 	.word	0x40021000

0800e334 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e334:	b580      	push	{r7, lr}
 800e336:	b082      	sub	sp, #8
 800e338:	af00      	add	r7, sp, #0
 800e33a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800e33c:	687b      	ldr	r3, [r7, #4]
 800e33e:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800e348:	4619      	mov	r1, r3
 800e34a:	4610      	mov	r0, r2
 800e34c:	f7fe fcfa 	bl	800cd44 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800e350:	bf00      	nop
 800e352:	3708      	adds	r7, #8
 800e354:	46bd      	mov	sp, r7
 800e356:	bd80      	pop	{r7, pc}

0800e358 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e358:	b580      	push	{r7, lr}
 800e35a:	b082      	sub	sp, #8
 800e35c:	af00      	add	r7, sp, #0
 800e35e:	6078      	str	r0, [r7, #4]
 800e360:	460b      	mov	r3, r1
 800e362:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800e36a:	78fa      	ldrb	r2, [r7, #3]
 800e36c:	6879      	ldr	r1, [r7, #4]
 800e36e:	4613      	mov	r3, r2
 800e370:	009b      	lsls	r3, r3, #2
 800e372:	4413      	add	r3, r2
 800e374:	00db      	lsls	r3, r3, #3
 800e376:	440b      	add	r3, r1
 800e378:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800e37c:	681a      	ldr	r2, [r3, #0]
 800e37e:	78fb      	ldrb	r3, [r7, #3]
 800e380:	4619      	mov	r1, r3
 800e382:	f7fe fd34 	bl	800cdee <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800e386:	bf00      	nop
 800e388:	3708      	adds	r7, #8
 800e38a:	46bd      	mov	sp, r7
 800e38c:	bd80      	pop	{r7, pc}

0800e38e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e38e:	b580      	push	{r7, lr}
 800e390:	b082      	sub	sp, #8
 800e392:	af00      	add	r7, sp, #0
 800e394:	6078      	str	r0, [r7, #4]
 800e396:	460b      	mov	r3, r1
 800e398:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800e3a0:	78fa      	ldrb	r2, [r7, #3]
 800e3a2:	6879      	ldr	r1, [r7, #4]
 800e3a4:	4613      	mov	r3, r2
 800e3a6:	009b      	lsls	r3, r3, #2
 800e3a8:	4413      	add	r3, r2
 800e3aa:	00db      	lsls	r3, r3, #3
 800e3ac:	440b      	add	r3, r1
 800e3ae:	3324      	adds	r3, #36	@ 0x24
 800e3b0:	681a      	ldr	r2, [r3, #0]
 800e3b2:	78fb      	ldrb	r3, [r7, #3]
 800e3b4:	4619      	mov	r1, r3
 800e3b6:	f7fe fd7d 	bl	800ceb4 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800e3ba:	bf00      	nop
 800e3bc:	3708      	adds	r7, #8
 800e3be:	46bd      	mov	sp, r7
 800e3c0:	bd80      	pop	{r7, pc}

0800e3c2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e3c2:	b580      	push	{r7, lr}
 800e3c4:	b082      	sub	sp, #8
 800e3c6:	af00      	add	r7, sp, #0
 800e3c8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800e3ca:	687b      	ldr	r3, [r7, #4]
 800e3cc:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e3d0:	4618      	mov	r0, r3
 800e3d2:	f7fe fe91 	bl	800d0f8 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800e3d6:	bf00      	nop
 800e3d8:	3708      	adds	r7, #8
 800e3da:	46bd      	mov	sp, r7
 800e3dc:	bd80      	pop	{r7, pc}

0800e3de <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e3de:	b580      	push	{r7, lr}
 800e3e0:	b084      	sub	sp, #16
 800e3e2:	af00      	add	r7, sp, #0
 800e3e4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800e3e6:	2301      	movs	r3, #1
 800e3e8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800e3ea:	687b      	ldr	r3, [r7, #4]
 800e3ec:	795b      	ldrb	r3, [r3, #5]
 800e3ee:	2b02      	cmp	r3, #2
 800e3f0:	d001      	beq.n	800e3f6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800e3f2:	f7f2 fd2b 	bl	8000e4c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800e3f6:	687b      	ldr	r3, [r7, #4]
 800e3f8:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e3fc:	7bfa      	ldrb	r2, [r7, #15]
 800e3fe:	4611      	mov	r1, r2
 800e400:	4618      	mov	r0, r3
 800e402:	f7fe fe3b 	bl	800d07c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e40c:	4618      	mov	r0, r3
 800e40e:	f7fe fde7 	bl	800cfe0 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800e412:	bf00      	nop
 800e414:	3710      	adds	r7, #16
 800e416:	46bd      	mov	sp, r7
 800e418:	bd80      	pop	{r7, pc}
	...

0800e41c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e41c:	b580      	push	{r7, lr}
 800e41e:	b082      	sub	sp, #8
 800e420:	af00      	add	r7, sp, #0
 800e422:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800e424:	687b      	ldr	r3, [r7, #4]
 800e426:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e42a:	4618      	mov	r0, r3
 800e42c:	f7fe fe36 	bl	800d09c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800e430:	687b      	ldr	r3, [r7, #4]
 800e432:	7a5b      	ldrb	r3, [r3, #9]
 800e434:	2b00      	cmp	r3, #0
 800e436:	d005      	beq.n	800e444 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e438:	4b04      	ldr	r3, [pc, #16]	@ (800e44c <HAL_PCD_SuspendCallback+0x30>)
 800e43a:	691b      	ldr	r3, [r3, #16]
 800e43c:	4a03      	ldr	r2, [pc, #12]	@ (800e44c <HAL_PCD_SuspendCallback+0x30>)
 800e43e:	f043 0306 	orr.w	r3, r3, #6
 800e442:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800e444:	bf00      	nop
 800e446:	3708      	adds	r7, #8
 800e448:	46bd      	mov	sp, r7
 800e44a:	bd80      	pop	{r7, pc}
 800e44c:	e000ed00 	.word	0xe000ed00

0800e450 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e450:	b580      	push	{r7, lr}
 800e452:	b082      	sub	sp, #8
 800e454:	af00      	add	r7, sp, #0
 800e456:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	7a5b      	ldrb	r3, [r3, #9]
 800e45c:	2b00      	cmp	r3, #0
 800e45e:	d007      	beq.n	800e470 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e460:	4b08      	ldr	r3, [pc, #32]	@ (800e484 <HAL_PCD_ResumeCallback+0x34>)
 800e462:	691b      	ldr	r3, [r3, #16]
 800e464:	4a07      	ldr	r2, [pc, #28]	@ (800e484 <HAL_PCD_ResumeCallback+0x34>)
 800e466:	f023 0306 	bic.w	r3, r3, #6
 800e46a:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800e46c:	f000 f9f8 	bl	800e860 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800e470:	687b      	ldr	r3, [r7, #4]
 800e472:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e476:	4618      	mov	r0, r3
 800e478:	f7fe fe26 	bl	800d0c8 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800e47c:	bf00      	nop
 800e47e:	3708      	adds	r7, #8
 800e480:	46bd      	mov	sp, r7
 800e482:	bd80      	pop	{r7, pc}
 800e484:	e000ed00 	.word	0xe000ed00

0800e488 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e488:	b580      	push	{r7, lr}
 800e48a:	b082      	sub	sp, #8
 800e48c:	af00      	add	r7, sp, #0
 800e48e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800e490:	4a2b      	ldr	r2, [pc, #172]	@ (800e540 <USBD_LL_Init+0xb8>)
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	4a29      	ldr	r2, [pc, #164]	@ (800e540 <USBD_LL_Init+0xb8>)
 800e49c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 800e4a0:	4b27      	ldr	r3, [pc, #156]	@ (800e540 <USBD_LL_Init+0xb8>)
 800e4a2:	4a28      	ldr	r2, [pc, #160]	@ (800e544 <USBD_LL_Init+0xbc>)
 800e4a4:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800e4a6:	4b26      	ldr	r3, [pc, #152]	@ (800e540 <USBD_LL_Init+0xb8>)
 800e4a8:	2208      	movs	r2, #8
 800e4aa:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800e4ac:	4b24      	ldr	r3, [pc, #144]	@ (800e540 <USBD_LL_Init+0xb8>)
 800e4ae:	2202      	movs	r2, #2
 800e4b0:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800e4b2:	4b23      	ldr	r3, [pc, #140]	@ (800e540 <USBD_LL_Init+0xb8>)
 800e4b4:	2202      	movs	r2, #2
 800e4b6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800e4b8:	4b21      	ldr	r3, [pc, #132]	@ (800e540 <USBD_LL_Init+0xb8>)
 800e4ba:	2200      	movs	r2, #0
 800e4bc:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800e4be:	4b20      	ldr	r3, [pc, #128]	@ (800e540 <USBD_LL_Init+0xb8>)
 800e4c0:	2200      	movs	r2, #0
 800e4c2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800e4c4:	4b1e      	ldr	r3, [pc, #120]	@ (800e540 <USBD_LL_Init+0xb8>)
 800e4c6:	2200      	movs	r2, #0
 800e4c8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800e4ca:	4b1d      	ldr	r3, [pc, #116]	@ (800e540 <USBD_LL_Init+0xb8>)
 800e4cc:	2200      	movs	r2, #0
 800e4ce:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800e4d0:	481b      	ldr	r0, [pc, #108]	@ (800e540 <USBD_LL_Init+0xb8>)
 800e4d2:	f7f7 f879 	bl	80055c8 <HAL_PCD_Init>
 800e4d6:	4603      	mov	r3, r0
 800e4d8:	2b00      	cmp	r3, #0
 800e4da:	d001      	beq.n	800e4e0 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 800e4dc:	f7f2 fcb6 	bl	8000e4c <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e4e6:	2318      	movs	r3, #24
 800e4e8:	2200      	movs	r2, #0
 800e4ea:	2100      	movs	r1, #0
 800e4ec:	f7f8 fd00 	bl	8006ef0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800e4f0:	687b      	ldr	r3, [r7, #4]
 800e4f2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e4f6:	2358      	movs	r3, #88	@ 0x58
 800e4f8:	2200      	movs	r2, #0
 800e4fa:	2180      	movs	r1, #128	@ 0x80
 800e4fc:	f7f8 fcf8 	bl	8006ef0 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800e500:	687b      	ldr	r3, [r7, #4]
 800e502:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e506:	23c0      	movs	r3, #192	@ 0xc0
 800e508:	2200      	movs	r2, #0
 800e50a:	2181      	movs	r1, #129	@ 0x81
 800e50c:	f7f8 fcf0 	bl	8006ef0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e516:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800e51a:	2200      	movs	r2, #0
 800e51c:	2101      	movs	r1, #1
 800e51e:	f7f8 fce7 	bl	8006ef0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e528:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800e52c:	2200      	movs	r2, #0
 800e52e:	2182      	movs	r1, #130	@ 0x82
 800e530:	f7f8 fcde 	bl	8006ef0 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800e534:	2300      	movs	r3, #0
}
 800e536:	4618      	mov	r0, r3
 800e538:	3708      	adds	r7, #8
 800e53a:	46bd      	mov	sp, r7
 800e53c:	bd80      	pop	{r7, pc}
 800e53e:	bf00      	nop
 800e540:	20001af8 	.word	0x20001af8
 800e544:	40005c00 	.word	0x40005c00

0800e548 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e548:	b580      	push	{r7, lr}
 800e54a:	b084      	sub	sp, #16
 800e54c:	af00      	add	r7, sp, #0
 800e54e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e550:	2300      	movs	r3, #0
 800e552:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e554:	2300      	movs	r3, #0
 800e556:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e55e:	4618      	mov	r0, r3
 800e560:	f7f7 f900 	bl	8005764 <HAL_PCD_Start>
 800e564:	4603      	mov	r3, r0
 800e566:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e568:	7bfb      	ldrb	r3, [r7, #15]
 800e56a:	4618      	mov	r0, r3
 800e56c:	f000 f97e 	bl	800e86c <USBD_Get_USB_Status>
 800e570:	4603      	mov	r3, r0
 800e572:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e574:	7bbb      	ldrb	r3, [r7, #14]
}
 800e576:	4618      	mov	r0, r3
 800e578:	3710      	adds	r7, #16
 800e57a:	46bd      	mov	sp, r7
 800e57c:	bd80      	pop	{r7, pc}

0800e57e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e57e:	b580      	push	{r7, lr}
 800e580:	b084      	sub	sp, #16
 800e582:	af00      	add	r7, sp, #0
 800e584:	6078      	str	r0, [r7, #4]
 800e586:	4608      	mov	r0, r1
 800e588:	4611      	mov	r1, r2
 800e58a:	461a      	mov	r2, r3
 800e58c:	4603      	mov	r3, r0
 800e58e:	70fb      	strb	r3, [r7, #3]
 800e590:	460b      	mov	r3, r1
 800e592:	70bb      	strb	r3, [r7, #2]
 800e594:	4613      	mov	r3, r2
 800e596:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e598:	2300      	movs	r3, #0
 800e59a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e59c:	2300      	movs	r3, #0
 800e59e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e5a6:	78bb      	ldrb	r3, [r7, #2]
 800e5a8:	883a      	ldrh	r2, [r7, #0]
 800e5aa:	78f9      	ldrb	r1, [r7, #3]
 800e5ac:	f7f7 fa47 	bl	8005a3e <HAL_PCD_EP_Open>
 800e5b0:	4603      	mov	r3, r0
 800e5b2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e5b4:	7bfb      	ldrb	r3, [r7, #15]
 800e5b6:	4618      	mov	r0, r3
 800e5b8:	f000 f958 	bl	800e86c <USBD_Get_USB_Status>
 800e5bc:	4603      	mov	r3, r0
 800e5be:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e5c0:	7bbb      	ldrb	r3, [r7, #14]
}
 800e5c2:	4618      	mov	r0, r3
 800e5c4:	3710      	adds	r7, #16
 800e5c6:	46bd      	mov	sp, r7
 800e5c8:	bd80      	pop	{r7, pc}

0800e5ca <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e5ca:	b580      	push	{r7, lr}
 800e5cc:	b084      	sub	sp, #16
 800e5ce:	af00      	add	r7, sp, #0
 800e5d0:	6078      	str	r0, [r7, #4]
 800e5d2:	460b      	mov	r3, r1
 800e5d4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e5d6:	2300      	movs	r3, #0
 800e5d8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e5da:	2300      	movs	r3, #0
 800e5dc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e5de:	687b      	ldr	r3, [r7, #4]
 800e5e0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e5e4:	78fa      	ldrb	r2, [r7, #3]
 800e5e6:	4611      	mov	r1, r2
 800e5e8:	4618      	mov	r0, r3
 800e5ea:	f7f7 fa87 	bl	8005afc <HAL_PCD_EP_Close>
 800e5ee:	4603      	mov	r3, r0
 800e5f0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e5f2:	7bfb      	ldrb	r3, [r7, #15]
 800e5f4:	4618      	mov	r0, r3
 800e5f6:	f000 f939 	bl	800e86c <USBD_Get_USB_Status>
 800e5fa:	4603      	mov	r3, r0
 800e5fc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e5fe:	7bbb      	ldrb	r3, [r7, #14]
}
 800e600:	4618      	mov	r0, r3
 800e602:	3710      	adds	r7, #16
 800e604:	46bd      	mov	sp, r7
 800e606:	bd80      	pop	{r7, pc}

0800e608 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e608:	b580      	push	{r7, lr}
 800e60a:	b084      	sub	sp, #16
 800e60c:	af00      	add	r7, sp, #0
 800e60e:	6078      	str	r0, [r7, #4]
 800e610:	460b      	mov	r3, r1
 800e612:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e614:	2300      	movs	r3, #0
 800e616:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e618:	2300      	movs	r3, #0
 800e61a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e622:	78fa      	ldrb	r2, [r7, #3]
 800e624:	4611      	mov	r1, r2
 800e626:	4618      	mov	r0, r3
 800e628:	f7f7 fb30 	bl	8005c8c <HAL_PCD_EP_SetStall>
 800e62c:	4603      	mov	r3, r0
 800e62e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e630:	7bfb      	ldrb	r3, [r7, #15]
 800e632:	4618      	mov	r0, r3
 800e634:	f000 f91a 	bl	800e86c <USBD_Get_USB_Status>
 800e638:	4603      	mov	r3, r0
 800e63a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e63c:	7bbb      	ldrb	r3, [r7, #14]
}
 800e63e:	4618      	mov	r0, r3
 800e640:	3710      	adds	r7, #16
 800e642:	46bd      	mov	sp, r7
 800e644:	bd80      	pop	{r7, pc}

0800e646 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e646:	b580      	push	{r7, lr}
 800e648:	b084      	sub	sp, #16
 800e64a:	af00      	add	r7, sp, #0
 800e64c:	6078      	str	r0, [r7, #4]
 800e64e:	460b      	mov	r3, r1
 800e650:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e652:	2300      	movs	r3, #0
 800e654:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e656:	2300      	movs	r3, #0
 800e658:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e660:	78fa      	ldrb	r2, [r7, #3]
 800e662:	4611      	mov	r1, r2
 800e664:	4618      	mov	r0, r3
 800e666:	f7f7 fb63 	bl	8005d30 <HAL_PCD_EP_ClrStall>
 800e66a:	4603      	mov	r3, r0
 800e66c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e66e:	7bfb      	ldrb	r3, [r7, #15]
 800e670:	4618      	mov	r0, r3
 800e672:	f000 f8fb 	bl	800e86c <USBD_Get_USB_Status>
 800e676:	4603      	mov	r3, r0
 800e678:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e67a:	7bbb      	ldrb	r3, [r7, #14]
}
 800e67c:	4618      	mov	r0, r3
 800e67e:	3710      	adds	r7, #16
 800e680:	46bd      	mov	sp, r7
 800e682:	bd80      	pop	{r7, pc}

0800e684 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e684:	b480      	push	{r7}
 800e686:	b085      	sub	sp, #20
 800e688:	af00      	add	r7, sp, #0
 800e68a:	6078      	str	r0, [r7, #4]
 800e68c:	460b      	mov	r3, r1
 800e68e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e696:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e698:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e69c:	2b00      	cmp	r3, #0
 800e69e:	da0b      	bge.n	800e6b8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e6a0:	78fb      	ldrb	r3, [r7, #3]
 800e6a2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e6a6:	68f9      	ldr	r1, [r7, #12]
 800e6a8:	4613      	mov	r3, r2
 800e6aa:	009b      	lsls	r3, r3, #2
 800e6ac:	4413      	add	r3, r2
 800e6ae:	00db      	lsls	r3, r3, #3
 800e6b0:	440b      	add	r3, r1
 800e6b2:	3312      	adds	r3, #18
 800e6b4:	781b      	ldrb	r3, [r3, #0]
 800e6b6:	e00b      	b.n	800e6d0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e6b8:	78fb      	ldrb	r3, [r7, #3]
 800e6ba:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e6be:	68f9      	ldr	r1, [r7, #12]
 800e6c0:	4613      	mov	r3, r2
 800e6c2:	009b      	lsls	r3, r3, #2
 800e6c4:	4413      	add	r3, r2
 800e6c6:	00db      	lsls	r3, r3, #3
 800e6c8:	440b      	add	r3, r1
 800e6ca:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800e6ce:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e6d0:	4618      	mov	r0, r3
 800e6d2:	3714      	adds	r7, #20
 800e6d4:	46bd      	mov	sp, r7
 800e6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6da:	4770      	bx	lr

0800e6dc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e6dc:	b580      	push	{r7, lr}
 800e6de:	b084      	sub	sp, #16
 800e6e0:	af00      	add	r7, sp, #0
 800e6e2:	6078      	str	r0, [r7, #4]
 800e6e4:	460b      	mov	r3, r1
 800e6e6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e6e8:	2300      	movs	r3, #0
 800e6ea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e6ec:	2300      	movs	r3, #0
 800e6ee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e6f6:	78fa      	ldrb	r2, [r7, #3]
 800e6f8:	4611      	mov	r1, r2
 800e6fa:	4618      	mov	r0, r3
 800e6fc:	f7f7 f97b 	bl	80059f6 <HAL_PCD_SetAddress>
 800e700:	4603      	mov	r3, r0
 800e702:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e704:	7bfb      	ldrb	r3, [r7, #15]
 800e706:	4618      	mov	r0, r3
 800e708:	f000 f8b0 	bl	800e86c <USBD_Get_USB_Status>
 800e70c:	4603      	mov	r3, r0
 800e70e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e710:	7bbb      	ldrb	r3, [r7, #14]
}
 800e712:	4618      	mov	r0, r3
 800e714:	3710      	adds	r7, #16
 800e716:	46bd      	mov	sp, r7
 800e718:	bd80      	pop	{r7, pc}

0800e71a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e71a:	b580      	push	{r7, lr}
 800e71c:	b086      	sub	sp, #24
 800e71e:	af00      	add	r7, sp, #0
 800e720:	60f8      	str	r0, [r7, #12]
 800e722:	607a      	str	r2, [r7, #4]
 800e724:	603b      	str	r3, [r7, #0]
 800e726:	460b      	mov	r3, r1
 800e728:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e72a:	2300      	movs	r3, #0
 800e72c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e72e:	2300      	movs	r3, #0
 800e730:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e732:	68fb      	ldr	r3, [r7, #12]
 800e734:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e738:	7af9      	ldrb	r1, [r7, #11]
 800e73a:	683b      	ldr	r3, [r7, #0]
 800e73c:	687a      	ldr	r2, [r7, #4]
 800e73e:	f7f7 fa6e 	bl	8005c1e <HAL_PCD_EP_Transmit>
 800e742:	4603      	mov	r3, r0
 800e744:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e746:	7dfb      	ldrb	r3, [r7, #23]
 800e748:	4618      	mov	r0, r3
 800e74a:	f000 f88f 	bl	800e86c <USBD_Get_USB_Status>
 800e74e:	4603      	mov	r3, r0
 800e750:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e752:	7dbb      	ldrb	r3, [r7, #22]
}
 800e754:	4618      	mov	r0, r3
 800e756:	3718      	adds	r7, #24
 800e758:	46bd      	mov	sp, r7
 800e75a:	bd80      	pop	{r7, pc}

0800e75c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e75c:	b580      	push	{r7, lr}
 800e75e:	b086      	sub	sp, #24
 800e760:	af00      	add	r7, sp, #0
 800e762:	60f8      	str	r0, [r7, #12]
 800e764:	607a      	str	r2, [r7, #4]
 800e766:	603b      	str	r3, [r7, #0]
 800e768:	460b      	mov	r3, r1
 800e76a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e76c:	2300      	movs	r3, #0
 800e76e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e770:	2300      	movs	r3, #0
 800e772:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e774:	68fb      	ldr	r3, [r7, #12]
 800e776:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e77a:	7af9      	ldrb	r1, [r7, #11]
 800e77c:	683b      	ldr	r3, [r7, #0]
 800e77e:	687a      	ldr	r2, [r7, #4]
 800e780:	f7f7 fa04 	bl	8005b8c <HAL_PCD_EP_Receive>
 800e784:	4603      	mov	r3, r0
 800e786:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e788:	7dfb      	ldrb	r3, [r7, #23]
 800e78a:	4618      	mov	r0, r3
 800e78c:	f000 f86e 	bl	800e86c <USBD_Get_USB_Status>
 800e790:	4603      	mov	r3, r0
 800e792:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e794:	7dbb      	ldrb	r3, [r7, #22]
}
 800e796:	4618      	mov	r0, r3
 800e798:	3718      	adds	r7, #24
 800e79a:	46bd      	mov	sp, r7
 800e79c:	bd80      	pop	{r7, pc}

0800e79e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e79e:	b580      	push	{r7, lr}
 800e7a0:	b082      	sub	sp, #8
 800e7a2:	af00      	add	r7, sp, #0
 800e7a4:	6078      	str	r0, [r7, #4]
 800e7a6:	460b      	mov	r3, r1
 800e7a8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e7b0:	78fa      	ldrb	r2, [r7, #3]
 800e7b2:	4611      	mov	r1, r2
 800e7b4:	4618      	mov	r0, r3
 800e7b6:	f7f7 fa1a 	bl	8005bee <HAL_PCD_EP_GetRxCount>
 800e7ba:	4603      	mov	r3, r0
}
 800e7bc:	4618      	mov	r0, r3
 800e7be:	3708      	adds	r7, #8
 800e7c0:	46bd      	mov	sp, r7
 800e7c2:	bd80      	pop	{r7, pc}

0800e7c4 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e7c4:	b580      	push	{r7, lr}
 800e7c6:	b082      	sub	sp, #8
 800e7c8:	af00      	add	r7, sp, #0
 800e7ca:	6078      	str	r0, [r7, #4]
 800e7cc:	460b      	mov	r3, r1
 800e7ce:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800e7d0:	78fb      	ldrb	r3, [r7, #3]
 800e7d2:	2b00      	cmp	r3, #0
 800e7d4:	d002      	beq.n	800e7dc <HAL_PCDEx_LPM_Callback+0x18>
 800e7d6:	2b01      	cmp	r3, #1
 800e7d8:	d013      	beq.n	800e802 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800e7da:	e023      	b.n	800e824 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	7a5b      	ldrb	r3, [r3, #9]
 800e7e0:	2b00      	cmp	r3, #0
 800e7e2:	d007      	beq.n	800e7f4 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800e7e4:	f000 f83c 	bl	800e860 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e7e8:	4b10      	ldr	r3, [pc, #64]	@ (800e82c <HAL_PCDEx_LPM_Callback+0x68>)
 800e7ea:	691b      	ldr	r3, [r3, #16]
 800e7ec:	4a0f      	ldr	r2, [pc, #60]	@ (800e82c <HAL_PCDEx_LPM_Callback+0x68>)
 800e7ee:	f023 0306 	bic.w	r3, r3, #6
 800e7f2:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e7fa:	4618      	mov	r0, r3
 800e7fc:	f7fe fc64 	bl	800d0c8 <USBD_LL_Resume>
    break;
 800e800:	e010      	b.n	800e824 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e808:	4618      	mov	r0, r3
 800e80a:	f7fe fc47 	bl	800d09c <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800e80e:	687b      	ldr	r3, [r7, #4]
 800e810:	7a5b      	ldrb	r3, [r3, #9]
 800e812:	2b00      	cmp	r3, #0
 800e814:	d005      	beq.n	800e822 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e816:	4b05      	ldr	r3, [pc, #20]	@ (800e82c <HAL_PCDEx_LPM_Callback+0x68>)
 800e818:	691b      	ldr	r3, [r3, #16]
 800e81a:	4a04      	ldr	r2, [pc, #16]	@ (800e82c <HAL_PCDEx_LPM_Callback+0x68>)
 800e81c:	f043 0306 	orr.w	r3, r3, #6
 800e820:	6113      	str	r3, [r2, #16]
    break;
 800e822:	bf00      	nop
}
 800e824:	bf00      	nop
 800e826:	3708      	adds	r7, #8
 800e828:	46bd      	mov	sp, r7
 800e82a:	bd80      	pop	{r7, pc}
 800e82c:	e000ed00 	.word	0xe000ed00

0800e830 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800e830:	b480      	push	{r7}
 800e832:	b083      	sub	sp, #12
 800e834:	af00      	add	r7, sp, #0
 800e836:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800e838:	4b03      	ldr	r3, [pc, #12]	@ (800e848 <USBD_static_malloc+0x18>)
}
 800e83a:	4618      	mov	r0, r3
 800e83c:	370c      	adds	r7, #12
 800e83e:	46bd      	mov	sp, r7
 800e840:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e844:	4770      	bx	lr
 800e846:	bf00      	nop
 800e848:	20001dd4 	.word	0x20001dd4

0800e84c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800e84c:	b480      	push	{r7}
 800e84e:	b083      	sub	sp, #12
 800e850:	af00      	add	r7, sp, #0
 800e852:	6078      	str	r0, [r7, #4]

}
 800e854:	bf00      	nop
 800e856:	370c      	adds	r7, #12
 800e858:	46bd      	mov	sp, r7
 800e85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e85e:	4770      	bx	lr

0800e860 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800e860:	b580      	push	{r7, lr}
 800e862:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800e864:	f7f2 f8b0 	bl	80009c8 <SystemClock_Config>
}
 800e868:	bf00      	nop
 800e86a:	bd80      	pop	{r7, pc}

0800e86c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e86c:	b480      	push	{r7}
 800e86e:	b085      	sub	sp, #20
 800e870:	af00      	add	r7, sp, #0
 800e872:	4603      	mov	r3, r0
 800e874:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e876:	2300      	movs	r3, #0
 800e878:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e87a:	79fb      	ldrb	r3, [r7, #7]
 800e87c:	2b03      	cmp	r3, #3
 800e87e:	d817      	bhi.n	800e8b0 <USBD_Get_USB_Status+0x44>
 800e880:	a201      	add	r2, pc, #4	@ (adr r2, 800e888 <USBD_Get_USB_Status+0x1c>)
 800e882:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e886:	bf00      	nop
 800e888:	0800e899 	.word	0x0800e899
 800e88c:	0800e89f 	.word	0x0800e89f
 800e890:	0800e8a5 	.word	0x0800e8a5
 800e894:	0800e8ab 	.word	0x0800e8ab
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800e898:	2300      	movs	r3, #0
 800e89a:	73fb      	strb	r3, [r7, #15]
    break;
 800e89c:	e00b      	b.n	800e8b6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e89e:	2303      	movs	r3, #3
 800e8a0:	73fb      	strb	r3, [r7, #15]
    break;
 800e8a2:	e008      	b.n	800e8b6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e8a4:	2301      	movs	r3, #1
 800e8a6:	73fb      	strb	r3, [r7, #15]
    break;
 800e8a8:	e005      	b.n	800e8b6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e8aa:	2303      	movs	r3, #3
 800e8ac:	73fb      	strb	r3, [r7, #15]
    break;
 800e8ae:	e002      	b.n	800e8b6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800e8b0:	2303      	movs	r3, #3
 800e8b2:	73fb      	strb	r3, [r7, #15]
    break;
 800e8b4:	bf00      	nop
  }
  return usb_status;
 800e8b6:	7bfb      	ldrb	r3, [r7, #15]
}
 800e8b8:	4618      	mov	r0, r3
 800e8ba:	3714      	adds	r7, #20
 800e8bc:	46bd      	mov	sp, r7
 800e8be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8c2:	4770      	bx	lr

0800e8c4 <memset>:
 800e8c4:	4402      	add	r2, r0
 800e8c6:	4603      	mov	r3, r0
 800e8c8:	4293      	cmp	r3, r2
 800e8ca:	d100      	bne.n	800e8ce <memset+0xa>
 800e8cc:	4770      	bx	lr
 800e8ce:	f803 1b01 	strb.w	r1, [r3], #1
 800e8d2:	e7f9      	b.n	800e8c8 <memset+0x4>

0800e8d4 <__libc_init_array>:
 800e8d4:	b570      	push	{r4, r5, r6, lr}
 800e8d6:	4d0d      	ldr	r5, [pc, #52]	@ (800e90c <__libc_init_array+0x38>)
 800e8d8:	4c0d      	ldr	r4, [pc, #52]	@ (800e910 <__libc_init_array+0x3c>)
 800e8da:	1b64      	subs	r4, r4, r5
 800e8dc:	10a4      	asrs	r4, r4, #2
 800e8de:	2600      	movs	r6, #0
 800e8e0:	42a6      	cmp	r6, r4
 800e8e2:	d109      	bne.n	800e8f8 <__libc_init_array+0x24>
 800e8e4:	4d0b      	ldr	r5, [pc, #44]	@ (800e914 <__libc_init_array+0x40>)
 800e8e6:	4c0c      	ldr	r4, [pc, #48]	@ (800e918 <__libc_init_array+0x44>)
 800e8e8:	f000 f826 	bl	800e938 <_init>
 800e8ec:	1b64      	subs	r4, r4, r5
 800e8ee:	10a4      	asrs	r4, r4, #2
 800e8f0:	2600      	movs	r6, #0
 800e8f2:	42a6      	cmp	r6, r4
 800e8f4:	d105      	bne.n	800e902 <__libc_init_array+0x2e>
 800e8f6:	bd70      	pop	{r4, r5, r6, pc}
 800e8f8:	f855 3b04 	ldr.w	r3, [r5], #4
 800e8fc:	4798      	blx	r3
 800e8fe:	3601      	adds	r6, #1
 800e900:	e7ee      	b.n	800e8e0 <__libc_init_array+0xc>
 800e902:	f855 3b04 	ldr.w	r3, [r5], #4
 800e906:	4798      	blx	r3
 800e908:	3601      	adds	r6, #1
 800e90a:	e7f2      	b.n	800e8f2 <__libc_init_array+0x1e>
 800e90c:	0800e9e8 	.word	0x0800e9e8
 800e910:	0800e9e8 	.word	0x0800e9e8
 800e914:	0800e9e8 	.word	0x0800e9e8
 800e918:	0800e9ec 	.word	0x0800e9ec

0800e91c <memcpy>:
 800e91c:	440a      	add	r2, r1
 800e91e:	4291      	cmp	r1, r2
 800e920:	f100 33ff 	add.w	r3, r0, #4294967295
 800e924:	d100      	bne.n	800e928 <memcpy+0xc>
 800e926:	4770      	bx	lr
 800e928:	b510      	push	{r4, lr}
 800e92a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e92e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e932:	4291      	cmp	r1, r2
 800e934:	d1f9      	bne.n	800e92a <memcpy+0xe>
 800e936:	bd10      	pop	{r4, pc}

0800e938 <_init>:
 800e938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e93a:	bf00      	nop
 800e93c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e93e:	bc08      	pop	{r3}
 800e940:	469e      	mov	lr, r3
 800e942:	4770      	bx	lr

0800e944 <_fini>:
 800e944:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e946:	bf00      	nop
 800e948:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e94a:	bc08      	pop	{r3}
 800e94c:	469e      	mov	lr, r3
 800e94e:	4770      	bx	lr
