
MotoTracer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c290  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007e4  0800c348  0800c348  0001c348  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cb2c  0800cb2c  00020228  2**0
                  CONTENTS
  4 .ARM          00000000  0800cb2c  0800cb2c  00020228  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800cb2c  0800cb2c  00020228  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cb2c  0800cb2c  0001cb2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cb30  0800cb30  0001cb30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000228  20000000  0800cb34  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007c0  20000228  0800cd5c  00020228  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200009e8  0800cd5c  000209e8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020228  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ccab  00000000  00000000  00020250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020c8  00000000  00000000  0002cefb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009e8  00000000  00000000  0002efc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000910  00000000  00000000  0002f9b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016121  00000000  00000000  000302c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c9a8  00000000  00000000  000463e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085805  00000000  00000000  00052d89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d858e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b1c  00000000  00000000  000d85e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000228 	.word	0x20000228
 80000d8:	00000000 	.word	0x00000000
 80000dc:	0800c330 	.word	0x0800c330

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	2000022c 	.word	0x2000022c
 80000fc:	0800c330 	.word	0x0800c330

08000100 <strcmp>:
 8000100:	7802      	ldrb	r2, [r0, #0]
 8000102:	780b      	ldrb	r3, [r1, #0]
 8000104:	2a00      	cmp	r2, #0
 8000106:	d003      	beq.n	8000110 <strcmp+0x10>
 8000108:	3001      	adds	r0, #1
 800010a:	3101      	adds	r1, #1
 800010c:	429a      	cmp	r2, r3
 800010e:	d0f7      	beq.n	8000100 <strcmp>
 8000110:	1ad0      	subs	r0, r2, r3
 8000112:	4770      	bx	lr

08000114 <strlen>:
 8000114:	2300      	movs	r3, #0
 8000116:	5cc2      	ldrb	r2, [r0, r3]
 8000118:	3301      	adds	r3, #1
 800011a:	2a00      	cmp	r2, #0
 800011c:	d1fb      	bne.n	8000116 <strlen+0x2>
 800011e:	1e58      	subs	r0, r3, #1
 8000120:	4770      	bx	lr
	...

08000124 <__gnu_thumb1_case_uqi>:
 8000124:	b402      	push	{r1}
 8000126:	4671      	mov	r1, lr
 8000128:	0849      	lsrs	r1, r1, #1
 800012a:	0049      	lsls	r1, r1, #1
 800012c:	5c09      	ldrb	r1, [r1, r0]
 800012e:	0049      	lsls	r1, r1, #1
 8000130:	448e      	add	lr, r1
 8000132:	bc02      	pop	{r1}
 8000134:	4770      	bx	lr
 8000136:	46c0      	nop			; (mov r8, r8)

08000138 <__gnu_thumb1_case_shi>:
 8000138:	b403      	push	{r0, r1}
 800013a:	4671      	mov	r1, lr
 800013c:	0849      	lsrs	r1, r1, #1
 800013e:	0040      	lsls	r0, r0, #1
 8000140:	0049      	lsls	r1, r1, #1
 8000142:	5e09      	ldrsh	r1, [r1, r0]
 8000144:	0049      	lsls	r1, r1, #1
 8000146:	448e      	add	lr, r1
 8000148:	bc03      	pop	{r0, r1}
 800014a:	4770      	bx	lr

0800014c <__udivsi3>:
 800014c:	2200      	movs	r2, #0
 800014e:	0843      	lsrs	r3, r0, #1
 8000150:	428b      	cmp	r3, r1
 8000152:	d374      	bcc.n	800023e <__udivsi3+0xf2>
 8000154:	0903      	lsrs	r3, r0, #4
 8000156:	428b      	cmp	r3, r1
 8000158:	d35f      	bcc.n	800021a <__udivsi3+0xce>
 800015a:	0a03      	lsrs	r3, r0, #8
 800015c:	428b      	cmp	r3, r1
 800015e:	d344      	bcc.n	80001ea <__udivsi3+0x9e>
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d328      	bcc.n	80001b8 <__udivsi3+0x6c>
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d30d      	bcc.n	8000188 <__udivsi3+0x3c>
 800016c:	22ff      	movs	r2, #255	; 0xff
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	ba12      	rev	r2, r2
 8000172:	0c03      	lsrs	r3, r0, #16
 8000174:	428b      	cmp	r3, r1
 8000176:	d302      	bcc.n	800017e <__udivsi3+0x32>
 8000178:	1212      	asrs	r2, r2, #8
 800017a:	0209      	lsls	r1, r1, #8
 800017c:	d065      	beq.n	800024a <__udivsi3+0xfe>
 800017e:	0b03      	lsrs	r3, r0, #12
 8000180:	428b      	cmp	r3, r1
 8000182:	d319      	bcc.n	80001b8 <__udivsi3+0x6c>
 8000184:	e000      	b.n	8000188 <__udivsi3+0x3c>
 8000186:	0a09      	lsrs	r1, r1, #8
 8000188:	0bc3      	lsrs	r3, r0, #15
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x46>
 800018e:	03cb      	lsls	r3, r1, #15
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b83      	lsrs	r3, r0, #14
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x52>
 800019a:	038b      	lsls	r3, r1, #14
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b43      	lsrs	r3, r0, #13
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x5e>
 80001a6:	034b      	lsls	r3, r1, #13
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0b03      	lsrs	r3, r0, #12
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x6a>
 80001b2:	030b      	lsls	r3, r1, #12
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0ac3      	lsrs	r3, r0, #11
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x76>
 80001be:	02cb      	lsls	r3, r1, #11
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a83      	lsrs	r3, r0, #10
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x82>
 80001ca:	028b      	lsls	r3, r1, #10
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a43      	lsrs	r3, r0, #9
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x8e>
 80001d6:	024b      	lsls	r3, r1, #9
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	0a03      	lsrs	r3, r0, #8
 80001de:	428b      	cmp	r3, r1
 80001e0:	d301      	bcc.n	80001e6 <__udivsi3+0x9a>
 80001e2:	020b      	lsls	r3, r1, #8
 80001e4:	1ac0      	subs	r0, r0, r3
 80001e6:	4152      	adcs	r2, r2
 80001e8:	d2cd      	bcs.n	8000186 <__udivsi3+0x3a>
 80001ea:	09c3      	lsrs	r3, r0, #7
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xa8>
 80001f0:	01cb      	lsls	r3, r1, #7
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0983      	lsrs	r3, r0, #6
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xb4>
 80001fc:	018b      	lsls	r3, r1, #6
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0943      	lsrs	r3, r0, #5
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xc0>
 8000208:	014b      	lsls	r3, r1, #5
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	0903      	lsrs	r3, r0, #4
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xcc>
 8000214:	010b      	lsls	r3, r1, #4
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	08c3      	lsrs	r3, r0, #3
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xd8>
 8000220:	00cb      	lsls	r3, r1, #3
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0883      	lsrs	r3, r0, #2
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xe4>
 800022c:	008b      	lsls	r3, r1, #2
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	0843      	lsrs	r3, r0, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d301      	bcc.n	800023c <__udivsi3+0xf0>
 8000238:	004b      	lsls	r3, r1, #1
 800023a:	1ac0      	subs	r0, r0, r3
 800023c:	4152      	adcs	r2, r2
 800023e:	1a41      	subs	r1, r0, r1
 8000240:	d200      	bcs.n	8000244 <__udivsi3+0xf8>
 8000242:	4601      	mov	r1, r0
 8000244:	4152      	adcs	r2, r2
 8000246:	4610      	mov	r0, r2
 8000248:	4770      	bx	lr
 800024a:	e7ff      	b.n	800024c <__udivsi3+0x100>
 800024c:	b501      	push	{r0, lr}
 800024e:	2000      	movs	r0, #0
 8000250:	f000 f8f0 	bl	8000434 <__aeabi_idiv0>
 8000254:	bd02      	pop	{r1, pc}
 8000256:	46c0      	nop			; (mov r8, r8)

08000258 <__aeabi_uidivmod>:
 8000258:	2900      	cmp	r1, #0
 800025a:	d0f7      	beq.n	800024c <__udivsi3+0x100>
 800025c:	e776      	b.n	800014c <__udivsi3>
 800025e:	4770      	bx	lr

08000260 <__divsi3>:
 8000260:	4603      	mov	r3, r0
 8000262:	430b      	orrs	r3, r1
 8000264:	d47f      	bmi.n	8000366 <__divsi3+0x106>
 8000266:	2200      	movs	r2, #0
 8000268:	0843      	lsrs	r3, r0, #1
 800026a:	428b      	cmp	r3, r1
 800026c:	d374      	bcc.n	8000358 <__divsi3+0xf8>
 800026e:	0903      	lsrs	r3, r0, #4
 8000270:	428b      	cmp	r3, r1
 8000272:	d35f      	bcc.n	8000334 <__divsi3+0xd4>
 8000274:	0a03      	lsrs	r3, r0, #8
 8000276:	428b      	cmp	r3, r1
 8000278:	d344      	bcc.n	8000304 <__divsi3+0xa4>
 800027a:	0b03      	lsrs	r3, r0, #12
 800027c:	428b      	cmp	r3, r1
 800027e:	d328      	bcc.n	80002d2 <__divsi3+0x72>
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d30d      	bcc.n	80002a2 <__divsi3+0x42>
 8000286:	22ff      	movs	r2, #255	; 0xff
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	ba12      	rev	r2, r2
 800028c:	0c03      	lsrs	r3, r0, #16
 800028e:	428b      	cmp	r3, r1
 8000290:	d302      	bcc.n	8000298 <__divsi3+0x38>
 8000292:	1212      	asrs	r2, r2, #8
 8000294:	0209      	lsls	r1, r1, #8
 8000296:	d065      	beq.n	8000364 <__divsi3+0x104>
 8000298:	0b03      	lsrs	r3, r0, #12
 800029a:	428b      	cmp	r3, r1
 800029c:	d319      	bcc.n	80002d2 <__divsi3+0x72>
 800029e:	e000      	b.n	80002a2 <__divsi3+0x42>
 80002a0:	0a09      	lsrs	r1, r1, #8
 80002a2:	0bc3      	lsrs	r3, r0, #15
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x4c>
 80002a8:	03cb      	lsls	r3, r1, #15
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b83      	lsrs	r3, r0, #14
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x58>
 80002b4:	038b      	lsls	r3, r1, #14
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b43      	lsrs	r3, r0, #13
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x64>
 80002c0:	034b      	lsls	r3, r1, #13
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0b03      	lsrs	r3, r0, #12
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x70>
 80002cc:	030b      	lsls	r3, r1, #12
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0ac3      	lsrs	r3, r0, #11
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x7c>
 80002d8:	02cb      	lsls	r3, r1, #11
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a83      	lsrs	r3, r0, #10
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x88>
 80002e4:	028b      	lsls	r3, r1, #10
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a43      	lsrs	r3, r0, #9
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0x94>
 80002f0:	024b      	lsls	r3, r1, #9
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	0a03      	lsrs	r3, r0, #8
 80002f8:	428b      	cmp	r3, r1
 80002fa:	d301      	bcc.n	8000300 <__divsi3+0xa0>
 80002fc:	020b      	lsls	r3, r1, #8
 80002fe:	1ac0      	subs	r0, r0, r3
 8000300:	4152      	adcs	r2, r2
 8000302:	d2cd      	bcs.n	80002a0 <__divsi3+0x40>
 8000304:	09c3      	lsrs	r3, r0, #7
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xae>
 800030a:	01cb      	lsls	r3, r1, #7
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0983      	lsrs	r3, r0, #6
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xba>
 8000316:	018b      	lsls	r3, r1, #6
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0943      	lsrs	r3, r0, #5
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xc6>
 8000322:	014b      	lsls	r3, r1, #5
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	0903      	lsrs	r3, r0, #4
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xd2>
 800032e:	010b      	lsls	r3, r1, #4
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	08c3      	lsrs	r3, r0, #3
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xde>
 800033a:	00cb      	lsls	r3, r1, #3
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0883      	lsrs	r3, r0, #2
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xea>
 8000346:	008b      	lsls	r3, r1, #2
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	0843      	lsrs	r3, r0, #1
 800034e:	428b      	cmp	r3, r1
 8000350:	d301      	bcc.n	8000356 <__divsi3+0xf6>
 8000352:	004b      	lsls	r3, r1, #1
 8000354:	1ac0      	subs	r0, r0, r3
 8000356:	4152      	adcs	r2, r2
 8000358:	1a41      	subs	r1, r0, r1
 800035a:	d200      	bcs.n	800035e <__divsi3+0xfe>
 800035c:	4601      	mov	r1, r0
 800035e:	4152      	adcs	r2, r2
 8000360:	4610      	mov	r0, r2
 8000362:	4770      	bx	lr
 8000364:	e05d      	b.n	8000422 <__divsi3+0x1c2>
 8000366:	0fca      	lsrs	r2, r1, #31
 8000368:	d000      	beq.n	800036c <__divsi3+0x10c>
 800036a:	4249      	negs	r1, r1
 800036c:	1003      	asrs	r3, r0, #32
 800036e:	d300      	bcc.n	8000372 <__divsi3+0x112>
 8000370:	4240      	negs	r0, r0
 8000372:	4053      	eors	r3, r2
 8000374:	2200      	movs	r2, #0
 8000376:	469c      	mov	ip, r3
 8000378:	0903      	lsrs	r3, r0, #4
 800037a:	428b      	cmp	r3, r1
 800037c:	d32d      	bcc.n	80003da <__divsi3+0x17a>
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d312      	bcc.n	80003aa <__divsi3+0x14a>
 8000384:	22fc      	movs	r2, #252	; 0xfc
 8000386:	0189      	lsls	r1, r1, #6
 8000388:	ba12      	rev	r2, r2
 800038a:	0a03      	lsrs	r3, r0, #8
 800038c:	428b      	cmp	r3, r1
 800038e:	d30c      	bcc.n	80003aa <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	1192      	asrs	r2, r2, #6
 8000394:	428b      	cmp	r3, r1
 8000396:	d308      	bcc.n	80003aa <__divsi3+0x14a>
 8000398:	0189      	lsls	r1, r1, #6
 800039a:	1192      	asrs	r2, r2, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d304      	bcc.n	80003aa <__divsi3+0x14a>
 80003a0:	0189      	lsls	r1, r1, #6
 80003a2:	d03a      	beq.n	800041a <__divsi3+0x1ba>
 80003a4:	1192      	asrs	r2, r2, #6
 80003a6:	e000      	b.n	80003aa <__divsi3+0x14a>
 80003a8:	0989      	lsrs	r1, r1, #6
 80003aa:	09c3      	lsrs	r3, r0, #7
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x154>
 80003b0:	01cb      	lsls	r3, r1, #7
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0983      	lsrs	r3, r0, #6
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x160>
 80003bc:	018b      	lsls	r3, r1, #6
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0943      	lsrs	r3, r0, #5
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x16c>
 80003c8:	014b      	lsls	r3, r1, #5
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	0903      	lsrs	r3, r0, #4
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x178>
 80003d4:	010b      	lsls	r3, r1, #4
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	08c3      	lsrs	r3, r0, #3
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x184>
 80003e0:	00cb      	lsls	r3, r1, #3
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	0883      	lsrs	r3, r0, #2
 80003e8:	428b      	cmp	r3, r1
 80003ea:	d301      	bcc.n	80003f0 <__divsi3+0x190>
 80003ec:	008b      	lsls	r3, r1, #2
 80003ee:	1ac0      	subs	r0, r0, r3
 80003f0:	4152      	adcs	r2, r2
 80003f2:	d2d9      	bcs.n	80003a8 <__divsi3+0x148>
 80003f4:	0843      	lsrs	r3, r0, #1
 80003f6:	428b      	cmp	r3, r1
 80003f8:	d301      	bcc.n	80003fe <__divsi3+0x19e>
 80003fa:	004b      	lsls	r3, r1, #1
 80003fc:	1ac0      	subs	r0, r0, r3
 80003fe:	4152      	adcs	r2, r2
 8000400:	1a41      	subs	r1, r0, r1
 8000402:	d200      	bcs.n	8000406 <__divsi3+0x1a6>
 8000404:	4601      	mov	r1, r0
 8000406:	4663      	mov	r3, ip
 8000408:	4152      	adcs	r2, r2
 800040a:	105b      	asrs	r3, r3, #1
 800040c:	4610      	mov	r0, r2
 800040e:	d301      	bcc.n	8000414 <__divsi3+0x1b4>
 8000410:	4240      	negs	r0, r0
 8000412:	2b00      	cmp	r3, #0
 8000414:	d500      	bpl.n	8000418 <__divsi3+0x1b8>
 8000416:	4249      	negs	r1, r1
 8000418:	4770      	bx	lr
 800041a:	4663      	mov	r3, ip
 800041c:	105b      	asrs	r3, r3, #1
 800041e:	d300      	bcc.n	8000422 <__divsi3+0x1c2>
 8000420:	4240      	negs	r0, r0
 8000422:	b501      	push	{r0, lr}
 8000424:	2000      	movs	r0, #0
 8000426:	f000 f805 	bl	8000434 <__aeabi_idiv0>
 800042a:	bd02      	pop	{r1, pc}

0800042c <__aeabi_idivmod>:
 800042c:	2900      	cmp	r1, #0
 800042e:	d0f8      	beq.n	8000422 <__divsi3+0x1c2>
 8000430:	e716      	b.n	8000260 <__divsi3>
 8000432:	4770      	bx	lr

08000434 <__aeabi_idiv0>:
 8000434:	4770      	bx	lr
 8000436:	46c0      	nop			; (mov r8, r8)

08000438 <__aeabi_cdrcmple>:
 8000438:	4684      	mov	ip, r0
 800043a:	0010      	movs	r0, r2
 800043c:	4662      	mov	r2, ip
 800043e:	468c      	mov	ip, r1
 8000440:	0019      	movs	r1, r3
 8000442:	4663      	mov	r3, ip
 8000444:	e000      	b.n	8000448 <__aeabi_cdcmpeq>
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__aeabi_cdcmpeq>:
 8000448:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800044a:	f001 fd39 	bl	8001ec0 <__ledf2>
 800044e:	2800      	cmp	r0, #0
 8000450:	d401      	bmi.n	8000456 <__aeabi_cdcmpeq+0xe>
 8000452:	2100      	movs	r1, #0
 8000454:	42c8      	cmn	r0, r1
 8000456:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000458 <__aeabi_dcmpeq>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 fc89 	bl	8001d70 <__eqdf2>
 800045e:	4240      	negs	r0, r0
 8000460:	3001      	adds	r0, #1
 8000462:	bd10      	pop	{r4, pc}

08000464 <__aeabi_dcmplt>:
 8000464:	b510      	push	{r4, lr}
 8000466:	f001 fd2b 	bl	8001ec0 <__ledf2>
 800046a:	2800      	cmp	r0, #0
 800046c:	db01      	blt.n	8000472 <__aeabi_dcmplt+0xe>
 800046e:	2000      	movs	r0, #0
 8000470:	bd10      	pop	{r4, pc}
 8000472:	2001      	movs	r0, #1
 8000474:	bd10      	pop	{r4, pc}
 8000476:	46c0      	nop			; (mov r8, r8)

08000478 <__aeabi_dcmple>:
 8000478:	b510      	push	{r4, lr}
 800047a:	f001 fd21 	bl	8001ec0 <__ledf2>
 800047e:	2800      	cmp	r0, #0
 8000480:	dd01      	ble.n	8000486 <__aeabi_dcmple+0xe>
 8000482:	2000      	movs	r0, #0
 8000484:	bd10      	pop	{r4, pc}
 8000486:	2001      	movs	r0, #1
 8000488:	bd10      	pop	{r4, pc}
 800048a:	46c0      	nop			; (mov r8, r8)

0800048c <__aeabi_dcmpgt>:
 800048c:	b510      	push	{r4, lr}
 800048e:	f001 fcb1 	bl	8001df4 <__gedf2>
 8000492:	2800      	cmp	r0, #0
 8000494:	dc01      	bgt.n	800049a <__aeabi_dcmpgt+0xe>
 8000496:	2000      	movs	r0, #0
 8000498:	bd10      	pop	{r4, pc}
 800049a:	2001      	movs	r0, #1
 800049c:	bd10      	pop	{r4, pc}
 800049e:	46c0      	nop			; (mov r8, r8)

080004a0 <__aeabi_dcmpge>:
 80004a0:	b510      	push	{r4, lr}
 80004a2:	f001 fca7 	bl	8001df4 <__gedf2>
 80004a6:	2800      	cmp	r0, #0
 80004a8:	da01      	bge.n	80004ae <__aeabi_dcmpge+0xe>
 80004aa:	2000      	movs	r0, #0
 80004ac:	bd10      	pop	{r4, pc}
 80004ae:	2001      	movs	r0, #1
 80004b0:	bd10      	pop	{r4, pc}
 80004b2:	46c0      	nop			; (mov r8, r8)

080004b4 <__aeabi_cfrcmple>:
 80004b4:	4684      	mov	ip, r0
 80004b6:	0008      	movs	r0, r1
 80004b8:	4661      	mov	r1, ip
 80004ba:	e7ff      	b.n	80004bc <__aeabi_cfcmpeq>

080004bc <__aeabi_cfcmpeq>:
 80004bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004be:	f000 fbc5 	bl	8000c4c <__lesf2>
 80004c2:	2800      	cmp	r0, #0
 80004c4:	d401      	bmi.n	80004ca <__aeabi_cfcmpeq+0xe>
 80004c6:	2100      	movs	r1, #0
 80004c8:	42c8      	cmn	r0, r1
 80004ca:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004cc <__aeabi_fcmpeq>:
 80004cc:	b510      	push	{r4, lr}
 80004ce:	f000 fb51 	bl	8000b74 <__eqsf2>
 80004d2:	4240      	negs	r0, r0
 80004d4:	3001      	adds	r0, #1
 80004d6:	bd10      	pop	{r4, pc}

080004d8 <__aeabi_fcmplt>:
 80004d8:	b510      	push	{r4, lr}
 80004da:	f000 fbb7 	bl	8000c4c <__lesf2>
 80004de:	2800      	cmp	r0, #0
 80004e0:	db01      	blt.n	80004e6 <__aeabi_fcmplt+0xe>
 80004e2:	2000      	movs	r0, #0
 80004e4:	bd10      	pop	{r4, pc}
 80004e6:	2001      	movs	r0, #1
 80004e8:	bd10      	pop	{r4, pc}
 80004ea:	46c0      	nop			; (mov r8, r8)

080004ec <__aeabi_fcmple>:
 80004ec:	b510      	push	{r4, lr}
 80004ee:	f000 fbad 	bl	8000c4c <__lesf2>
 80004f2:	2800      	cmp	r0, #0
 80004f4:	dd01      	ble.n	80004fa <__aeabi_fcmple+0xe>
 80004f6:	2000      	movs	r0, #0
 80004f8:	bd10      	pop	{r4, pc}
 80004fa:	2001      	movs	r0, #1
 80004fc:	bd10      	pop	{r4, pc}
 80004fe:	46c0      	nop			; (mov r8, r8)

08000500 <__aeabi_fcmpgt>:
 8000500:	b510      	push	{r4, lr}
 8000502:	f000 fb5d 	bl	8000bc0 <__gesf2>
 8000506:	2800      	cmp	r0, #0
 8000508:	dc01      	bgt.n	800050e <__aeabi_fcmpgt+0xe>
 800050a:	2000      	movs	r0, #0
 800050c:	bd10      	pop	{r4, pc}
 800050e:	2001      	movs	r0, #1
 8000510:	bd10      	pop	{r4, pc}
 8000512:	46c0      	nop			; (mov r8, r8)

08000514 <__aeabi_fcmpge>:
 8000514:	b510      	push	{r4, lr}
 8000516:	f000 fb53 	bl	8000bc0 <__gesf2>
 800051a:	2800      	cmp	r0, #0
 800051c:	da01      	bge.n	8000522 <__aeabi_fcmpge+0xe>
 800051e:	2000      	movs	r0, #0
 8000520:	bd10      	pop	{r4, pc}
 8000522:	2001      	movs	r0, #1
 8000524:	bd10      	pop	{r4, pc}
 8000526:	46c0      	nop			; (mov r8, r8)

08000528 <__aeabi_d2uiz>:
 8000528:	b570      	push	{r4, r5, r6, lr}
 800052a:	2200      	movs	r2, #0
 800052c:	4b0c      	ldr	r3, [pc, #48]	; (8000560 <__aeabi_d2uiz+0x38>)
 800052e:	0004      	movs	r4, r0
 8000530:	000d      	movs	r5, r1
 8000532:	f7ff ffb5 	bl	80004a0 <__aeabi_dcmpge>
 8000536:	2800      	cmp	r0, #0
 8000538:	d104      	bne.n	8000544 <__aeabi_d2uiz+0x1c>
 800053a:	0020      	movs	r0, r4
 800053c:	0029      	movs	r1, r5
 800053e:	f002 fb3f 	bl	8002bc0 <__aeabi_d2iz>
 8000542:	bd70      	pop	{r4, r5, r6, pc}
 8000544:	4b06      	ldr	r3, [pc, #24]	; (8000560 <__aeabi_d2uiz+0x38>)
 8000546:	2200      	movs	r2, #0
 8000548:	0020      	movs	r0, r4
 800054a:	0029      	movs	r1, r5
 800054c:	f001 ff88 	bl	8002460 <__aeabi_dsub>
 8000550:	f002 fb36 	bl	8002bc0 <__aeabi_d2iz>
 8000554:	2380      	movs	r3, #128	; 0x80
 8000556:	061b      	lsls	r3, r3, #24
 8000558:	469c      	mov	ip, r3
 800055a:	4460      	add	r0, ip
 800055c:	e7f1      	b.n	8000542 <__aeabi_d2uiz+0x1a>
 800055e:	46c0      	nop			; (mov r8, r8)
 8000560:	41e00000 	.word	0x41e00000

08000564 <__aeabi_d2lz>:
 8000564:	b570      	push	{r4, r5, r6, lr}
 8000566:	0005      	movs	r5, r0
 8000568:	000c      	movs	r4, r1
 800056a:	2200      	movs	r2, #0
 800056c:	2300      	movs	r3, #0
 800056e:	0028      	movs	r0, r5
 8000570:	0021      	movs	r1, r4
 8000572:	f7ff ff77 	bl	8000464 <__aeabi_dcmplt>
 8000576:	2800      	cmp	r0, #0
 8000578:	d108      	bne.n	800058c <__aeabi_d2lz+0x28>
 800057a:	0028      	movs	r0, r5
 800057c:	0021      	movs	r1, r4
 800057e:	f000 f80f 	bl	80005a0 <__aeabi_d2ulz>
 8000582:	0002      	movs	r2, r0
 8000584:	000b      	movs	r3, r1
 8000586:	0010      	movs	r0, r2
 8000588:	0019      	movs	r1, r3
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	2380      	movs	r3, #128	; 0x80
 800058e:	061b      	lsls	r3, r3, #24
 8000590:	18e1      	adds	r1, r4, r3
 8000592:	0028      	movs	r0, r5
 8000594:	f000 f804 	bl	80005a0 <__aeabi_d2ulz>
 8000598:	2300      	movs	r3, #0
 800059a:	4242      	negs	r2, r0
 800059c:	418b      	sbcs	r3, r1
 800059e:	e7f2      	b.n	8000586 <__aeabi_d2lz+0x22>

080005a0 <__aeabi_d2ulz>:
 80005a0:	b570      	push	{r4, r5, r6, lr}
 80005a2:	2200      	movs	r2, #0
 80005a4:	4b0b      	ldr	r3, [pc, #44]	; (80005d4 <__aeabi_d2ulz+0x34>)
 80005a6:	000d      	movs	r5, r1
 80005a8:	0004      	movs	r4, r0
 80005aa:	f001 fced 	bl	8001f88 <__aeabi_dmul>
 80005ae:	f7ff ffbb 	bl	8000528 <__aeabi_d2uiz>
 80005b2:	0006      	movs	r6, r0
 80005b4:	f002 fb6a 	bl	8002c8c <__aeabi_ui2d>
 80005b8:	2200      	movs	r2, #0
 80005ba:	4b07      	ldr	r3, [pc, #28]	; (80005d8 <__aeabi_d2ulz+0x38>)
 80005bc:	f001 fce4 	bl	8001f88 <__aeabi_dmul>
 80005c0:	0002      	movs	r2, r0
 80005c2:	000b      	movs	r3, r1
 80005c4:	0020      	movs	r0, r4
 80005c6:	0029      	movs	r1, r5
 80005c8:	f001 ff4a 	bl	8002460 <__aeabi_dsub>
 80005cc:	f7ff ffac 	bl	8000528 <__aeabi_d2uiz>
 80005d0:	0031      	movs	r1, r6
 80005d2:	bd70      	pop	{r4, r5, r6, pc}
 80005d4:	3df00000 	.word	0x3df00000
 80005d8:	41f00000 	.word	0x41f00000

080005dc <__aeabi_l2d>:
 80005dc:	b570      	push	{r4, r5, r6, lr}
 80005de:	0006      	movs	r6, r0
 80005e0:	0008      	movs	r0, r1
 80005e2:	f002 fb23 	bl	8002c2c <__aeabi_i2d>
 80005e6:	2200      	movs	r2, #0
 80005e8:	4b06      	ldr	r3, [pc, #24]	; (8000604 <__aeabi_l2d+0x28>)
 80005ea:	f001 fccd 	bl	8001f88 <__aeabi_dmul>
 80005ee:	000d      	movs	r5, r1
 80005f0:	0004      	movs	r4, r0
 80005f2:	0030      	movs	r0, r6
 80005f4:	f002 fb4a 	bl	8002c8c <__aeabi_ui2d>
 80005f8:	002b      	movs	r3, r5
 80005fa:	0022      	movs	r2, r4
 80005fc:	f000 fd86 	bl	800110c <__aeabi_dadd>
 8000600:	bd70      	pop	{r4, r5, r6, pc}
 8000602:	46c0      	nop			; (mov r8, r8)
 8000604:	41f00000 	.word	0x41f00000

08000608 <__aeabi_fadd>:
 8000608:	b5f0      	push	{r4, r5, r6, r7, lr}
 800060a:	46c6      	mov	lr, r8
 800060c:	0243      	lsls	r3, r0, #9
 800060e:	0a5b      	lsrs	r3, r3, #9
 8000610:	024e      	lsls	r6, r1, #9
 8000612:	0045      	lsls	r5, r0, #1
 8000614:	004f      	lsls	r7, r1, #1
 8000616:	00da      	lsls	r2, r3, #3
 8000618:	0fc4      	lsrs	r4, r0, #31
 800061a:	469c      	mov	ip, r3
 800061c:	0a70      	lsrs	r0, r6, #9
 800061e:	4690      	mov	r8, r2
 8000620:	b500      	push	{lr}
 8000622:	0e2d      	lsrs	r5, r5, #24
 8000624:	0e3f      	lsrs	r7, r7, #24
 8000626:	0fc9      	lsrs	r1, r1, #31
 8000628:	09b6      	lsrs	r6, r6, #6
 800062a:	428c      	cmp	r4, r1
 800062c:	d04b      	beq.n	80006c6 <__aeabi_fadd+0xbe>
 800062e:	1bea      	subs	r2, r5, r7
 8000630:	2a00      	cmp	r2, #0
 8000632:	dd36      	ble.n	80006a2 <__aeabi_fadd+0x9a>
 8000634:	2f00      	cmp	r7, #0
 8000636:	d061      	beq.n	80006fc <__aeabi_fadd+0xf4>
 8000638:	2dff      	cmp	r5, #255	; 0xff
 800063a:	d100      	bne.n	800063e <__aeabi_fadd+0x36>
 800063c:	e0ad      	b.n	800079a <__aeabi_fadd+0x192>
 800063e:	2380      	movs	r3, #128	; 0x80
 8000640:	04db      	lsls	r3, r3, #19
 8000642:	431e      	orrs	r6, r3
 8000644:	2a1b      	cmp	r2, #27
 8000646:	dc00      	bgt.n	800064a <__aeabi_fadd+0x42>
 8000648:	e0d3      	b.n	80007f2 <__aeabi_fadd+0x1ea>
 800064a:	2001      	movs	r0, #1
 800064c:	4643      	mov	r3, r8
 800064e:	1a18      	subs	r0, r3, r0
 8000650:	0143      	lsls	r3, r0, #5
 8000652:	d400      	bmi.n	8000656 <__aeabi_fadd+0x4e>
 8000654:	e08c      	b.n	8000770 <__aeabi_fadd+0x168>
 8000656:	0180      	lsls	r0, r0, #6
 8000658:	0987      	lsrs	r7, r0, #6
 800065a:	0038      	movs	r0, r7
 800065c:	f002 fc0c 	bl	8002e78 <__clzsi2>
 8000660:	3805      	subs	r0, #5
 8000662:	4087      	lsls	r7, r0
 8000664:	4285      	cmp	r5, r0
 8000666:	dc00      	bgt.n	800066a <__aeabi_fadd+0x62>
 8000668:	e0b6      	b.n	80007d8 <__aeabi_fadd+0x1d0>
 800066a:	1a2d      	subs	r5, r5, r0
 800066c:	48b3      	ldr	r0, [pc, #716]	; (800093c <__aeabi_fadd+0x334>)
 800066e:	4038      	ands	r0, r7
 8000670:	0743      	lsls	r3, r0, #29
 8000672:	d004      	beq.n	800067e <__aeabi_fadd+0x76>
 8000674:	230f      	movs	r3, #15
 8000676:	4003      	ands	r3, r0
 8000678:	2b04      	cmp	r3, #4
 800067a:	d000      	beq.n	800067e <__aeabi_fadd+0x76>
 800067c:	3004      	adds	r0, #4
 800067e:	0143      	lsls	r3, r0, #5
 8000680:	d400      	bmi.n	8000684 <__aeabi_fadd+0x7c>
 8000682:	e078      	b.n	8000776 <__aeabi_fadd+0x16e>
 8000684:	1c6a      	adds	r2, r5, #1
 8000686:	2dfe      	cmp	r5, #254	; 0xfe
 8000688:	d065      	beq.n	8000756 <__aeabi_fadd+0x14e>
 800068a:	0180      	lsls	r0, r0, #6
 800068c:	0a43      	lsrs	r3, r0, #9
 800068e:	469c      	mov	ip, r3
 8000690:	b2d2      	uxtb	r2, r2
 8000692:	4663      	mov	r3, ip
 8000694:	05d0      	lsls	r0, r2, #23
 8000696:	4318      	orrs	r0, r3
 8000698:	07e4      	lsls	r4, r4, #31
 800069a:	4320      	orrs	r0, r4
 800069c:	bc80      	pop	{r7}
 800069e:	46b8      	mov	r8, r7
 80006a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006a2:	2a00      	cmp	r2, #0
 80006a4:	d035      	beq.n	8000712 <__aeabi_fadd+0x10a>
 80006a6:	1b7a      	subs	r2, r7, r5
 80006a8:	2d00      	cmp	r5, #0
 80006aa:	d000      	beq.n	80006ae <__aeabi_fadd+0xa6>
 80006ac:	e0af      	b.n	800080e <__aeabi_fadd+0x206>
 80006ae:	4643      	mov	r3, r8
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d100      	bne.n	80006b6 <__aeabi_fadd+0xae>
 80006b4:	e0a7      	b.n	8000806 <__aeabi_fadd+0x1fe>
 80006b6:	1e53      	subs	r3, r2, #1
 80006b8:	2a01      	cmp	r2, #1
 80006ba:	d100      	bne.n	80006be <__aeabi_fadd+0xb6>
 80006bc:	e12f      	b.n	800091e <__aeabi_fadd+0x316>
 80006be:	2aff      	cmp	r2, #255	; 0xff
 80006c0:	d069      	beq.n	8000796 <__aeabi_fadd+0x18e>
 80006c2:	001a      	movs	r2, r3
 80006c4:	e0aa      	b.n	800081c <__aeabi_fadd+0x214>
 80006c6:	1be9      	subs	r1, r5, r7
 80006c8:	2900      	cmp	r1, #0
 80006ca:	dd70      	ble.n	80007ae <__aeabi_fadd+0x1a6>
 80006cc:	2f00      	cmp	r7, #0
 80006ce:	d037      	beq.n	8000740 <__aeabi_fadd+0x138>
 80006d0:	2dff      	cmp	r5, #255	; 0xff
 80006d2:	d062      	beq.n	800079a <__aeabi_fadd+0x192>
 80006d4:	2380      	movs	r3, #128	; 0x80
 80006d6:	04db      	lsls	r3, r3, #19
 80006d8:	431e      	orrs	r6, r3
 80006da:	291b      	cmp	r1, #27
 80006dc:	dc00      	bgt.n	80006e0 <__aeabi_fadd+0xd8>
 80006de:	e0b0      	b.n	8000842 <__aeabi_fadd+0x23a>
 80006e0:	2001      	movs	r0, #1
 80006e2:	4440      	add	r0, r8
 80006e4:	0143      	lsls	r3, r0, #5
 80006e6:	d543      	bpl.n	8000770 <__aeabi_fadd+0x168>
 80006e8:	3501      	adds	r5, #1
 80006ea:	2dff      	cmp	r5, #255	; 0xff
 80006ec:	d033      	beq.n	8000756 <__aeabi_fadd+0x14e>
 80006ee:	2301      	movs	r3, #1
 80006f0:	4a93      	ldr	r2, [pc, #588]	; (8000940 <__aeabi_fadd+0x338>)
 80006f2:	4003      	ands	r3, r0
 80006f4:	0840      	lsrs	r0, r0, #1
 80006f6:	4010      	ands	r0, r2
 80006f8:	4318      	orrs	r0, r3
 80006fa:	e7b9      	b.n	8000670 <__aeabi_fadd+0x68>
 80006fc:	2e00      	cmp	r6, #0
 80006fe:	d100      	bne.n	8000702 <__aeabi_fadd+0xfa>
 8000700:	e083      	b.n	800080a <__aeabi_fadd+0x202>
 8000702:	1e51      	subs	r1, r2, #1
 8000704:	2a01      	cmp	r2, #1
 8000706:	d100      	bne.n	800070a <__aeabi_fadd+0x102>
 8000708:	e0d8      	b.n	80008bc <__aeabi_fadd+0x2b4>
 800070a:	2aff      	cmp	r2, #255	; 0xff
 800070c:	d045      	beq.n	800079a <__aeabi_fadd+0x192>
 800070e:	000a      	movs	r2, r1
 8000710:	e798      	b.n	8000644 <__aeabi_fadd+0x3c>
 8000712:	27fe      	movs	r7, #254	; 0xfe
 8000714:	1c6a      	adds	r2, r5, #1
 8000716:	4217      	tst	r7, r2
 8000718:	d000      	beq.n	800071c <__aeabi_fadd+0x114>
 800071a:	e086      	b.n	800082a <__aeabi_fadd+0x222>
 800071c:	2d00      	cmp	r5, #0
 800071e:	d000      	beq.n	8000722 <__aeabi_fadd+0x11a>
 8000720:	e0b7      	b.n	8000892 <__aeabi_fadd+0x28a>
 8000722:	4643      	mov	r3, r8
 8000724:	2b00      	cmp	r3, #0
 8000726:	d100      	bne.n	800072a <__aeabi_fadd+0x122>
 8000728:	e0f3      	b.n	8000912 <__aeabi_fadd+0x30a>
 800072a:	2200      	movs	r2, #0
 800072c:	2e00      	cmp	r6, #0
 800072e:	d0b0      	beq.n	8000692 <__aeabi_fadd+0x8a>
 8000730:	1b98      	subs	r0, r3, r6
 8000732:	0143      	lsls	r3, r0, #5
 8000734:	d400      	bmi.n	8000738 <__aeabi_fadd+0x130>
 8000736:	e0fa      	b.n	800092e <__aeabi_fadd+0x326>
 8000738:	4643      	mov	r3, r8
 800073a:	000c      	movs	r4, r1
 800073c:	1af0      	subs	r0, r6, r3
 800073e:	e797      	b.n	8000670 <__aeabi_fadd+0x68>
 8000740:	2e00      	cmp	r6, #0
 8000742:	d100      	bne.n	8000746 <__aeabi_fadd+0x13e>
 8000744:	e0c8      	b.n	80008d8 <__aeabi_fadd+0x2d0>
 8000746:	1e4a      	subs	r2, r1, #1
 8000748:	2901      	cmp	r1, #1
 800074a:	d100      	bne.n	800074e <__aeabi_fadd+0x146>
 800074c:	e0ae      	b.n	80008ac <__aeabi_fadd+0x2a4>
 800074e:	29ff      	cmp	r1, #255	; 0xff
 8000750:	d023      	beq.n	800079a <__aeabi_fadd+0x192>
 8000752:	0011      	movs	r1, r2
 8000754:	e7c1      	b.n	80006da <__aeabi_fadd+0xd2>
 8000756:	2300      	movs	r3, #0
 8000758:	22ff      	movs	r2, #255	; 0xff
 800075a:	469c      	mov	ip, r3
 800075c:	e799      	b.n	8000692 <__aeabi_fadd+0x8a>
 800075e:	21fe      	movs	r1, #254	; 0xfe
 8000760:	1c6a      	adds	r2, r5, #1
 8000762:	4211      	tst	r1, r2
 8000764:	d077      	beq.n	8000856 <__aeabi_fadd+0x24e>
 8000766:	2aff      	cmp	r2, #255	; 0xff
 8000768:	d0f5      	beq.n	8000756 <__aeabi_fadd+0x14e>
 800076a:	0015      	movs	r5, r2
 800076c:	4446      	add	r6, r8
 800076e:	0870      	lsrs	r0, r6, #1
 8000770:	0743      	lsls	r3, r0, #29
 8000772:	d000      	beq.n	8000776 <__aeabi_fadd+0x16e>
 8000774:	e77e      	b.n	8000674 <__aeabi_fadd+0x6c>
 8000776:	08c3      	lsrs	r3, r0, #3
 8000778:	2dff      	cmp	r5, #255	; 0xff
 800077a:	d00e      	beq.n	800079a <__aeabi_fadd+0x192>
 800077c:	025b      	lsls	r3, r3, #9
 800077e:	0a5b      	lsrs	r3, r3, #9
 8000780:	469c      	mov	ip, r3
 8000782:	b2ea      	uxtb	r2, r5
 8000784:	e785      	b.n	8000692 <__aeabi_fadd+0x8a>
 8000786:	2e00      	cmp	r6, #0
 8000788:	d007      	beq.n	800079a <__aeabi_fadd+0x192>
 800078a:	2280      	movs	r2, #128	; 0x80
 800078c:	03d2      	lsls	r2, r2, #15
 800078e:	4213      	tst	r3, r2
 8000790:	d003      	beq.n	800079a <__aeabi_fadd+0x192>
 8000792:	4210      	tst	r0, r2
 8000794:	d101      	bne.n	800079a <__aeabi_fadd+0x192>
 8000796:	000c      	movs	r4, r1
 8000798:	0003      	movs	r3, r0
 800079a:	2b00      	cmp	r3, #0
 800079c:	d0db      	beq.n	8000756 <__aeabi_fadd+0x14e>
 800079e:	2080      	movs	r0, #128	; 0x80
 80007a0:	03c0      	lsls	r0, r0, #15
 80007a2:	4318      	orrs	r0, r3
 80007a4:	0240      	lsls	r0, r0, #9
 80007a6:	0a43      	lsrs	r3, r0, #9
 80007a8:	469c      	mov	ip, r3
 80007aa:	22ff      	movs	r2, #255	; 0xff
 80007ac:	e771      	b.n	8000692 <__aeabi_fadd+0x8a>
 80007ae:	2900      	cmp	r1, #0
 80007b0:	d0d5      	beq.n	800075e <__aeabi_fadd+0x156>
 80007b2:	1b7a      	subs	r2, r7, r5
 80007b4:	2d00      	cmp	r5, #0
 80007b6:	d160      	bne.n	800087a <__aeabi_fadd+0x272>
 80007b8:	4643      	mov	r3, r8
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d024      	beq.n	8000808 <__aeabi_fadd+0x200>
 80007be:	1e53      	subs	r3, r2, #1
 80007c0:	2a01      	cmp	r2, #1
 80007c2:	d073      	beq.n	80008ac <__aeabi_fadd+0x2a4>
 80007c4:	2aff      	cmp	r2, #255	; 0xff
 80007c6:	d0e7      	beq.n	8000798 <__aeabi_fadd+0x190>
 80007c8:	001a      	movs	r2, r3
 80007ca:	2a1b      	cmp	r2, #27
 80007cc:	dc00      	bgt.n	80007d0 <__aeabi_fadd+0x1c8>
 80007ce:	e085      	b.n	80008dc <__aeabi_fadd+0x2d4>
 80007d0:	2001      	movs	r0, #1
 80007d2:	003d      	movs	r5, r7
 80007d4:	1980      	adds	r0, r0, r6
 80007d6:	e785      	b.n	80006e4 <__aeabi_fadd+0xdc>
 80007d8:	2320      	movs	r3, #32
 80007da:	003a      	movs	r2, r7
 80007dc:	1b45      	subs	r5, r0, r5
 80007de:	0038      	movs	r0, r7
 80007e0:	3501      	adds	r5, #1
 80007e2:	40ea      	lsrs	r2, r5
 80007e4:	1b5d      	subs	r5, r3, r5
 80007e6:	40a8      	lsls	r0, r5
 80007e8:	1e43      	subs	r3, r0, #1
 80007ea:	4198      	sbcs	r0, r3
 80007ec:	2500      	movs	r5, #0
 80007ee:	4310      	orrs	r0, r2
 80007f0:	e73e      	b.n	8000670 <__aeabi_fadd+0x68>
 80007f2:	2320      	movs	r3, #32
 80007f4:	0030      	movs	r0, r6
 80007f6:	1a9b      	subs	r3, r3, r2
 80007f8:	0031      	movs	r1, r6
 80007fa:	4098      	lsls	r0, r3
 80007fc:	40d1      	lsrs	r1, r2
 80007fe:	1e43      	subs	r3, r0, #1
 8000800:	4198      	sbcs	r0, r3
 8000802:	4308      	orrs	r0, r1
 8000804:	e722      	b.n	800064c <__aeabi_fadd+0x44>
 8000806:	000c      	movs	r4, r1
 8000808:	0003      	movs	r3, r0
 800080a:	0015      	movs	r5, r2
 800080c:	e7b4      	b.n	8000778 <__aeabi_fadd+0x170>
 800080e:	2fff      	cmp	r7, #255	; 0xff
 8000810:	d0c1      	beq.n	8000796 <__aeabi_fadd+0x18e>
 8000812:	2380      	movs	r3, #128	; 0x80
 8000814:	4640      	mov	r0, r8
 8000816:	04db      	lsls	r3, r3, #19
 8000818:	4318      	orrs	r0, r3
 800081a:	4680      	mov	r8, r0
 800081c:	2a1b      	cmp	r2, #27
 800081e:	dd51      	ble.n	80008c4 <__aeabi_fadd+0x2bc>
 8000820:	2001      	movs	r0, #1
 8000822:	000c      	movs	r4, r1
 8000824:	003d      	movs	r5, r7
 8000826:	1a30      	subs	r0, r6, r0
 8000828:	e712      	b.n	8000650 <__aeabi_fadd+0x48>
 800082a:	4643      	mov	r3, r8
 800082c:	1b9f      	subs	r7, r3, r6
 800082e:	017b      	lsls	r3, r7, #5
 8000830:	d42b      	bmi.n	800088a <__aeabi_fadd+0x282>
 8000832:	2f00      	cmp	r7, #0
 8000834:	d000      	beq.n	8000838 <__aeabi_fadd+0x230>
 8000836:	e710      	b.n	800065a <__aeabi_fadd+0x52>
 8000838:	2300      	movs	r3, #0
 800083a:	2400      	movs	r4, #0
 800083c:	2200      	movs	r2, #0
 800083e:	469c      	mov	ip, r3
 8000840:	e727      	b.n	8000692 <__aeabi_fadd+0x8a>
 8000842:	2320      	movs	r3, #32
 8000844:	0032      	movs	r2, r6
 8000846:	0030      	movs	r0, r6
 8000848:	40ca      	lsrs	r2, r1
 800084a:	1a59      	subs	r1, r3, r1
 800084c:	4088      	lsls	r0, r1
 800084e:	1e43      	subs	r3, r0, #1
 8000850:	4198      	sbcs	r0, r3
 8000852:	4310      	orrs	r0, r2
 8000854:	e745      	b.n	80006e2 <__aeabi_fadd+0xda>
 8000856:	2d00      	cmp	r5, #0
 8000858:	d14a      	bne.n	80008f0 <__aeabi_fadd+0x2e8>
 800085a:	4643      	mov	r3, r8
 800085c:	2b00      	cmp	r3, #0
 800085e:	d063      	beq.n	8000928 <__aeabi_fadd+0x320>
 8000860:	2200      	movs	r2, #0
 8000862:	2e00      	cmp	r6, #0
 8000864:	d100      	bne.n	8000868 <__aeabi_fadd+0x260>
 8000866:	e714      	b.n	8000692 <__aeabi_fadd+0x8a>
 8000868:	0030      	movs	r0, r6
 800086a:	4440      	add	r0, r8
 800086c:	0143      	lsls	r3, r0, #5
 800086e:	d400      	bmi.n	8000872 <__aeabi_fadd+0x26a>
 8000870:	e77e      	b.n	8000770 <__aeabi_fadd+0x168>
 8000872:	4b32      	ldr	r3, [pc, #200]	; (800093c <__aeabi_fadd+0x334>)
 8000874:	3501      	adds	r5, #1
 8000876:	4018      	ands	r0, r3
 8000878:	e77a      	b.n	8000770 <__aeabi_fadd+0x168>
 800087a:	2fff      	cmp	r7, #255	; 0xff
 800087c:	d08c      	beq.n	8000798 <__aeabi_fadd+0x190>
 800087e:	2380      	movs	r3, #128	; 0x80
 8000880:	4641      	mov	r1, r8
 8000882:	04db      	lsls	r3, r3, #19
 8000884:	4319      	orrs	r1, r3
 8000886:	4688      	mov	r8, r1
 8000888:	e79f      	b.n	80007ca <__aeabi_fadd+0x1c2>
 800088a:	4643      	mov	r3, r8
 800088c:	000c      	movs	r4, r1
 800088e:	1af7      	subs	r7, r6, r3
 8000890:	e6e3      	b.n	800065a <__aeabi_fadd+0x52>
 8000892:	4642      	mov	r2, r8
 8000894:	2a00      	cmp	r2, #0
 8000896:	d000      	beq.n	800089a <__aeabi_fadd+0x292>
 8000898:	e775      	b.n	8000786 <__aeabi_fadd+0x17e>
 800089a:	2e00      	cmp	r6, #0
 800089c:	d000      	beq.n	80008a0 <__aeabi_fadd+0x298>
 800089e:	e77a      	b.n	8000796 <__aeabi_fadd+0x18e>
 80008a0:	2380      	movs	r3, #128	; 0x80
 80008a2:	03db      	lsls	r3, r3, #15
 80008a4:	2400      	movs	r4, #0
 80008a6:	469c      	mov	ip, r3
 80008a8:	22ff      	movs	r2, #255	; 0xff
 80008aa:	e6f2      	b.n	8000692 <__aeabi_fadd+0x8a>
 80008ac:	0030      	movs	r0, r6
 80008ae:	4440      	add	r0, r8
 80008b0:	2501      	movs	r5, #1
 80008b2:	0143      	lsls	r3, r0, #5
 80008b4:	d400      	bmi.n	80008b8 <__aeabi_fadd+0x2b0>
 80008b6:	e75b      	b.n	8000770 <__aeabi_fadd+0x168>
 80008b8:	2502      	movs	r5, #2
 80008ba:	e718      	b.n	80006ee <__aeabi_fadd+0xe6>
 80008bc:	4643      	mov	r3, r8
 80008be:	2501      	movs	r5, #1
 80008c0:	1b98      	subs	r0, r3, r6
 80008c2:	e6c5      	b.n	8000650 <__aeabi_fadd+0x48>
 80008c4:	2320      	movs	r3, #32
 80008c6:	4644      	mov	r4, r8
 80008c8:	4640      	mov	r0, r8
 80008ca:	40d4      	lsrs	r4, r2
 80008cc:	1a9a      	subs	r2, r3, r2
 80008ce:	4090      	lsls	r0, r2
 80008d0:	1e43      	subs	r3, r0, #1
 80008d2:	4198      	sbcs	r0, r3
 80008d4:	4320      	orrs	r0, r4
 80008d6:	e7a4      	b.n	8000822 <__aeabi_fadd+0x21a>
 80008d8:	000d      	movs	r5, r1
 80008da:	e74d      	b.n	8000778 <__aeabi_fadd+0x170>
 80008dc:	2320      	movs	r3, #32
 80008de:	4641      	mov	r1, r8
 80008e0:	4640      	mov	r0, r8
 80008e2:	40d1      	lsrs	r1, r2
 80008e4:	1a9a      	subs	r2, r3, r2
 80008e6:	4090      	lsls	r0, r2
 80008e8:	1e43      	subs	r3, r0, #1
 80008ea:	4198      	sbcs	r0, r3
 80008ec:	4308      	orrs	r0, r1
 80008ee:	e770      	b.n	80007d2 <__aeabi_fadd+0x1ca>
 80008f0:	4642      	mov	r2, r8
 80008f2:	2a00      	cmp	r2, #0
 80008f4:	d100      	bne.n	80008f8 <__aeabi_fadd+0x2f0>
 80008f6:	e74f      	b.n	8000798 <__aeabi_fadd+0x190>
 80008f8:	2e00      	cmp	r6, #0
 80008fa:	d100      	bne.n	80008fe <__aeabi_fadd+0x2f6>
 80008fc:	e74d      	b.n	800079a <__aeabi_fadd+0x192>
 80008fe:	2280      	movs	r2, #128	; 0x80
 8000900:	03d2      	lsls	r2, r2, #15
 8000902:	4213      	tst	r3, r2
 8000904:	d100      	bne.n	8000908 <__aeabi_fadd+0x300>
 8000906:	e748      	b.n	800079a <__aeabi_fadd+0x192>
 8000908:	4210      	tst	r0, r2
 800090a:	d000      	beq.n	800090e <__aeabi_fadd+0x306>
 800090c:	e745      	b.n	800079a <__aeabi_fadd+0x192>
 800090e:	0003      	movs	r3, r0
 8000910:	e743      	b.n	800079a <__aeabi_fadd+0x192>
 8000912:	2e00      	cmp	r6, #0
 8000914:	d090      	beq.n	8000838 <__aeabi_fadd+0x230>
 8000916:	000c      	movs	r4, r1
 8000918:	4684      	mov	ip, r0
 800091a:	2200      	movs	r2, #0
 800091c:	e6b9      	b.n	8000692 <__aeabi_fadd+0x8a>
 800091e:	4643      	mov	r3, r8
 8000920:	000c      	movs	r4, r1
 8000922:	1af0      	subs	r0, r6, r3
 8000924:	3501      	adds	r5, #1
 8000926:	e693      	b.n	8000650 <__aeabi_fadd+0x48>
 8000928:	4684      	mov	ip, r0
 800092a:	2200      	movs	r2, #0
 800092c:	e6b1      	b.n	8000692 <__aeabi_fadd+0x8a>
 800092e:	2800      	cmp	r0, #0
 8000930:	d000      	beq.n	8000934 <__aeabi_fadd+0x32c>
 8000932:	e71d      	b.n	8000770 <__aeabi_fadd+0x168>
 8000934:	2300      	movs	r3, #0
 8000936:	2400      	movs	r4, #0
 8000938:	469c      	mov	ip, r3
 800093a:	e6aa      	b.n	8000692 <__aeabi_fadd+0x8a>
 800093c:	fbffffff 	.word	0xfbffffff
 8000940:	7dffffff 	.word	0x7dffffff

08000944 <__aeabi_fdiv>:
 8000944:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000946:	464f      	mov	r7, r9
 8000948:	4646      	mov	r6, r8
 800094a:	46d6      	mov	lr, sl
 800094c:	0245      	lsls	r5, r0, #9
 800094e:	b5c0      	push	{r6, r7, lr}
 8000950:	0047      	lsls	r7, r0, #1
 8000952:	1c0c      	adds	r4, r1, #0
 8000954:	0a6d      	lsrs	r5, r5, #9
 8000956:	0e3f      	lsrs	r7, r7, #24
 8000958:	0fc6      	lsrs	r6, r0, #31
 800095a:	2f00      	cmp	r7, #0
 800095c:	d100      	bne.n	8000960 <__aeabi_fdiv+0x1c>
 800095e:	e070      	b.n	8000a42 <__aeabi_fdiv+0xfe>
 8000960:	2fff      	cmp	r7, #255	; 0xff
 8000962:	d100      	bne.n	8000966 <__aeabi_fdiv+0x22>
 8000964:	e075      	b.n	8000a52 <__aeabi_fdiv+0x10e>
 8000966:	00eb      	lsls	r3, r5, #3
 8000968:	2580      	movs	r5, #128	; 0x80
 800096a:	04ed      	lsls	r5, r5, #19
 800096c:	431d      	orrs	r5, r3
 800096e:	2300      	movs	r3, #0
 8000970:	4699      	mov	r9, r3
 8000972:	469a      	mov	sl, r3
 8000974:	3f7f      	subs	r7, #127	; 0x7f
 8000976:	0260      	lsls	r0, r4, #9
 8000978:	0a43      	lsrs	r3, r0, #9
 800097a:	4698      	mov	r8, r3
 800097c:	0063      	lsls	r3, r4, #1
 800097e:	0e1b      	lsrs	r3, r3, #24
 8000980:	0fe4      	lsrs	r4, r4, #31
 8000982:	2b00      	cmp	r3, #0
 8000984:	d04e      	beq.n	8000a24 <__aeabi_fdiv+0xe0>
 8000986:	2bff      	cmp	r3, #255	; 0xff
 8000988:	d046      	beq.n	8000a18 <__aeabi_fdiv+0xd4>
 800098a:	4642      	mov	r2, r8
 800098c:	00d0      	lsls	r0, r2, #3
 800098e:	2280      	movs	r2, #128	; 0x80
 8000990:	04d2      	lsls	r2, r2, #19
 8000992:	4302      	orrs	r2, r0
 8000994:	4690      	mov	r8, r2
 8000996:	2200      	movs	r2, #0
 8000998:	3b7f      	subs	r3, #127	; 0x7f
 800099a:	0031      	movs	r1, r6
 800099c:	1aff      	subs	r7, r7, r3
 800099e:	464b      	mov	r3, r9
 80009a0:	4061      	eors	r1, r4
 80009a2:	b2c9      	uxtb	r1, r1
 80009a4:	4313      	orrs	r3, r2
 80009a6:	2b0f      	cmp	r3, #15
 80009a8:	d900      	bls.n	80009ac <__aeabi_fdiv+0x68>
 80009aa:	e0b5      	b.n	8000b18 <__aeabi_fdiv+0x1d4>
 80009ac:	486e      	ldr	r0, [pc, #440]	; (8000b68 <__aeabi_fdiv+0x224>)
 80009ae:	009b      	lsls	r3, r3, #2
 80009b0:	58c3      	ldr	r3, [r0, r3]
 80009b2:	469f      	mov	pc, r3
 80009b4:	2300      	movs	r3, #0
 80009b6:	4698      	mov	r8, r3
 80009b8:	0026      	movs	r6, r4
 80009ba:	4645      	mov	r5, r8
 80009bc:	4692      	mov	sl, r2
 80009be:	4653      	mov	r3, sl
 80009c0:	2b02      	cmp	r3, #2
 80009c2:	d100      	bne.n	80009c6 <__aeabi_fdiv+0x82>
 80009c4:	e089      	b.n	8000ada <__aeabi_fdiv+0x196>
 80009c6:	2b03      	cmp	r3, #3
 80009c8:	d100      	bne.n	80009cc <__aeabi_fdiv+0x88>
 80009ca:	e09e      	b.n	8000b0a <__aeabi_fdiv+0x1c6>
 80009cc:	2b01      	cmp	r3, #1
 80009ce:	d018      	beq.n	8000a02 <__aeabi_fdiv+0xbe>
 80009d0:	003b      	movs	r3, r7
 80009d2:	337f      	adds	r3, #127	; 0x7f
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	dd69      	ble.n	8000aac <__aeabi_fdiv+0x168>
 80009d8:	076a      	lsls	r2, r5, #29
 80009da:	d004      	beq.n	80009e6 <__aeabi_fdiv+0xa2>
 80009dc:	220f      	movs	r2, #15
 80009de:	402a      	ands	r2, r5
 80009e0:	2a04      	cmp	r2, #4
 80009e2:	d000      	beq.n	80009e6 <__aeabi_fdiv+0xa2>
 80009e4:	3504      	adds	r5, #4
 80009e6:	012a      	lsls	r2, r5, #4
 80009e8:	d503      	bpl.n	80009f2 <__aeabi_fdiv+0xae>
 80009ea:	4b60      	ldr	r3, [pc, #384]	; (8000b6c <__aeabi_fdiv+0x228>)
 80009ec:	401d      	ands	r5, r3
 80009ee:	003b      	movs	r3, r7
 80009f0:	3380      	adds	r3, #128	; 0x80
 80009f2:	2bfe      	cmp	r3, #254	; 0xfe
 80009f4:	dd00      	ble.n	80009f8 <__aeabi_fdiv+0xb4>
 80009f6:	e070      	b.n	8000ada <__aeabi_fdiv+0x196>
 80009f8:	01ad      	lsls	r5, r5, #6
 80009fa:	0a6d      	lsrs	r5, r5, #9
 80009fc:	b2d8      	uxtb	r0, r3
 80009fe:	e002      	b.n	8000a06 <__aeabi_fdiv+0xc2>
 8000a00:	000e      	movs	r6, r1
 8000a02:	2000      	movs	r0, #0
 8000a04:	2500      	movs	r5, #0
 8000a06:	05c0      	lsls	r0, r0, #23
 8000a08:	4328      	orrs	r0, r5
 8000a0a:	07f6      	lsls	r6, r6, #31
 8000a0c:	4330      	orrs	r0, r6
 8000a0e:	bce0      	pop	{r5, r6, r7}
 8000a10:	46ba      	mov	sl, r7
 8000a12:	46b1      	mov	r9, r6
 8000a14:	46a8      	mov	r8, r5
 8000a16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a18:	4643      	mov	r3, r8
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d13f      	bne.n	8000a9e <__aeabi_fdiv+0x15a>
 8000a1e:	2202      	movs	r2, #2
 8000a20:	3fff      	subs	r7, #255	; 0xff
 8000a22:	e003      	b.n	8000a2c <__aeabi_fdiv+0xe8>
 8000a24:	4643      	mov	r3, r8
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d12d      	bne.n	8000a86 <__aeabi_fdiv+0x142>
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	0031      	movs	r1, r6
 8000a2e:	464b      	mov	r3, r9
 8000a30:	4061      	eors	r1, r4
 8000a32:	b2c9      	uxtb	r1, r1
 8000a34:	4313      	orrs	r3, r2
 8000a36:	2b0f      	cmp	r3, #15
 8000a38:	d834      	bhi.n	8000aa4 <__aeabi_fdiv+0x160>
 8000a3a:	484d      	ldr	r0, [pc, #308]	; (8000b70 <__aeabi_fdiv+0x22c>)
 8000a3c:	009b      	lsls	r3, r3, #2
 8000a3e:	58c3      	ldr	r3, [r0, r3]
 8000a40:	469f      	mov	pc, r3
 8000a42:	2d00      	cmp	r5, #0
 8000a44:	d113      	bne.n	8000a6e <__aeabi_fdiv+0x12a>
 8000a46:	2304      	movs	r3, #4
 8000a48:	4699      	mov	r9, r3
 8000a4a:	3b03      	subs	r3, #3
 8000a4c:	2700      	movs	r7, #0
 8000a4e:	469a      	mov	sl, r3
 8000a50:	e791      	b.n	8000976 <__aeabi_fdiv+0x32>
 8000a52:	2d00      	cmp	r5, #0
 8000a54:	d105      	bne.n	8000a62 <__aeabi_fdiv+0x11e>
 8000a56:	2308      	movs	r3, #8
 8000a58:	4699      	mov	r9, r3
 8000a5a:	3b06      	subs	r3, #6
 8000a5c:	27ff      	movs	r7, #255	; 0xff
 8000a5e:	469a      	mov	sl, r3
 8000a60:	e789      	b.n	8000976 <__aeabi_fdiv+0x32>
 8000a62:	230c      	movs	r3, #12
 8000a64:	4699      	mov	r9, r3
 8000a66:	3b09      	subs	r3, #9
 8000a68:	27ff      	movs	r7, #255	; 0xff
 8000a6a:	469a      	mov	sl, r3
 8000a6c:	e783      	b.n	8000976 <__aeabi_fdiv+0x32>
 8000a6e:	0028      	movs	r0, r5
 8000a70:	f002 fa02 	bl	8002e78 <__clzsi2>
 8000a74:	2776      	movs	r7, #118	; 0x76
 8000a76:	1f43      	subs	r3, r0, #5
 8000a78:	409d      	lsls	r5, r3
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	427f      	negs	r7, r7
 8000a7e:	4699      	mov	r9, r3
 8000a80:	469a      	mov	sl, r3
 8000a82:	1a3f      	subs	r7, r7, r0
 8000a84:	e777      	b.n	8000976 <__aeabi_fdiv+0x32>
 8000a86:	4640      	mov	r0, r8
 8000a88:	f002 f9f6 	bl	8002e78 <__clzsi2>
 8000a8c:	4642      	mov	r2, r8
 8000a8e:	1f43      	subs	r3, r0, #5
 8000a90:	409a      	lsls	r2, r3
 8000a92:	2376      	movs	r3, #118	; 0x76
 8000a94:	425b      	negs	r3, r3
 8000a96:	4690      	mov	r8, r2
 8000a98:	1a1b      	subs	r3, r3, r0
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	e77d      	b.n	800099a <__aeabi_fdiv+0x56>
 8000a9e:	23ff      	movs	r3, #255	; 0xff
 8000aa0:	2203      	movs	r2, #3
 8000aa2:	e77a      	b.n	800099a <__aeabi_fdiv+0x56>
 8000aa4:	000e      	movs	r6, r1
 8000aa6:	20ff      	movs	r0, #255	; 0xff
 8000aa8:	2500      	movs	r5, #0
 8000aaa:	e7ac      	b.n	8000a06 <__aeabi_fdiv+0xc2>
 8000aac:	2001      	movs	r0, #1
 8000aae:	1ac0      	subs	r0, r0, r3
 8000ab0:	281b      	cmp	r0, #27
 8000ab2:	dca6      	bgt.n	8000a02 <__aeabi_fdiv+0xbe>
 8000ab4:	379e      	adds	r7, #158	; 0x9e
 8000ab6:	002a      	movs	r2, r5
 8000ab8:	40bd      	lsls	r5, r7
 8000aba:	40c2      	lsrs	r2, r0
 8000abc:	1e6b      	subs	r3, r5, #1
 8000abe:	419d      	sbcs	r5, r3
 8000ac0:	4315      	orrs	r5, r2
 8000ac2:	076b      	lsls	r3, r5, #29
 8000ac4:	d004      	beq.n	8000ad0 <__aeabi_fdiv+0x18c>
 8000ac6:	230f      	movs	r3, #15
 8000ac8:	402b      	ands	r3, r5
 8000aca:	2b04      	cmp	r3, #4
 8000acc:	d000      	beq.n	8000ad0 <__aeabi_fdiv+0x18c>
 8000ace:	3504      	adds	r5, #4
 8000ad0:	016b      	lsls	r3, r5, #5
 8000ad2:	d544      	bpl.n	8000b5e <__aeabi_fdiv+0x21a>
 8000ad4:	2001      	movs	r0, #1
 8000ad6:	2500      	movs	r5, #0
 8000ad8:	e795      	b.n	8000a06 <__aeabi_fdiv+0xc2>
 8000ada:	20ff      	movs	r0, #255	; 0xff
 8000adc:	2500      	movs	r5, #0
 8000ade:	e792      	b.n	8000a06 <__aeabi_fdiv+0xc2>
 8000ae0:	2580      	movs	r5, #128	; 0x80
 8000ae2:	2600      	movs	r6, #0
 8000ae4:	20ff      	movs	r0, #255	; 0xff
 8000ae6:	03ed      	lsls	r5, r5, #15
 8000ae8:	e78d      	b.n	8000a06 <__aeabi_fdiv+0xc2>
 8000aea:	2300      	movs	r3, #0
 8000aec:	4698      	mov	r8, r3
 8000aee:	2080      	movs	r0, #128	; 0x80
 8000af0:	03c0      	lsls	r0, r0, #15
 8000af2:	4205      	tst	r5, r0
 8000af4:	d009      	beq.n	8000b0a <__aeabi_fdiv+0x1c6>
 8000af6:	4643      	mov	r3, r8
 8000af8:	4203      	tst	r3, r0
 8000afa:	d106      	bne.n	8000b0a <__aeabi_fdiv+0x1c6>
 8000afc:	4645      	mov	r5, r8
 8000afe:	4305      	orrs	r5, r0
 8000b00:	026d      	lsls	r5, r5, #9
 8000b02:	0026      	movs	r6, r4
 8000b04:	20ff      	movs	r0, #255	; 0xff
 8000b06:	0a6d      	lsrs	r5, r5, #9
 8000b08:	e77d      	b.n	8000a06 <__aeabi_fdiv+0xc2>
 8000b0a:	2080      	movs	r0, #128	; 0x80
 8000b0c:	03c0      	lsls	r0, r0, #15
 8000b0e:	4305      	orrs	r5, r0
 8000b10:	026d      	lsls	r5, r5, #9
 8000b12:	20ff      	movs	r0, #255	; 0xff
 8000b14:	0a6d      	lsrs	r5, r5, #9
 8000b16:	e776      	b.n	8000a06 <__aeabi_fdiv+0xc2>
 8000b18:	4642      	mov	r2, r8
 8000b1a:	016b      	lsls	r3, r5, #5
 8000b1c:	0150      	lsls	r0, r2, #5
 8000b1e:	4283      	cmp	r3, r0
 8000b20:	d219      	bcs.n	8000b56 <__aeabi_fdiv+0x212>
 8000b22:	221b      	movs	r2, #27
 8000b24:	2500      	movs	r5, #0
 8000b26:	3f01      	subs	r7, #1
 8000b28:	2601      	movs	r6, #1
 8000b2a:	001c      	movs	r4, r3
 8000b2c:	006d      	lsls	r5, r5, #1
 8000b2e:	005b      	lsls	r3, r3, #1
 8000b30:	2c00      	cmp	r4, #0
 8000b32:	db01      	blt.n	8000b38 <__aeabi_fdiv+0x1f4>
 8000b34:	4298      	cmp	r0, r3
 8000b36:	d801      	bhi.n	8000b3c <__aeabi_fdiv+0x1f8>
 8000b38:	1a1b      	subs	r3, r3, r0
 8000b3a:	4335      	orrs	r5, r6
 8000b3c:	3a01      	subs	r2, #1
 8000b3e:	2a00      	cmp	r2, #0
 8000b40:	d1f3      	bne.n	8000b2a <__aeabi_fdiv+0x1e6>
 8000b42:	1e5a      	subs	r2, r3, #1
 8000b44:	4193      	sbcs	r3, r2
 8000b46:	431d      	orrs	r5, r3
 8000b48:	003b      	movs	r3, r7
 8000b4a:	337f      	adds	r3, #127	; 0x7f
 8000b4c:	000e      	movs	r6, r1
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	dd00      	ble.n	8000b54 <__aeabi_fdiv+0x210>
 8000b52:	e741      	b.n	80009d8 <__aeabi_fdiv+0x94>
 8000b54:	e7aa      	b.n	8000aac <__aeabi_fdiv+0x168>
 8000b56:	221a      	movs	r2, #26
 8000b58:	2501      	movs	r5, #1
 8000b5a:	1a1b      	subs	r3, r3, r0
 8000b5c:	e7e4      	b.n	8000b28 <__aeabi_fdiv+0x1e4>
 8000b5e:	01ad      	lsls	r5, r5, #6
 8000b60:	2000      	movs	r0, #0
 8000b62:	0a6d      	lsrs	r5, r5, #9
 8000b64:	e74f      	b.n	8000a06 <__aeabi_fdiv+0xc2>
 8000b66:	46c0      	nop			; (mov r8, r8)
 8000b68:	0800c4ec 	.word	0x0800c4ec
 8000b6c:	f7ffffff 	.word	0xf7ffffff
 8000b70:	0800c52c 	.word	0x0800c52c

08000b74 <__eqsf2>:
 8000b74:	b570      	push	{r4, r5, r6, lr}
 8000b76:	0042      	lsls	r2, r0, #1
 8000b78:	0245      	lsls	r5, r0, #9
 8000b7a:	024e      	lsls	r6, r1, #9
 8000b7c:	004c      	lsls	r4, r1, #1
 8000b7e:	0fc3      	lsrs	r3, r0, #31
 8000b80:	0a6d      	lsrs	r5, r5, #9
 8000b82:	2001      	movs	r0, #1
 8000b84:	0e12      	lsrs	r2, r2, #24
 8000b86:	0a76      	lsrs	r6, r6, #9
 8000b88:	0e24      	lsrs	r4, r4, #24
 8000b8a:	0fc9      	lsrs	r1, r1, #31
 8000b8c:	2aff      	cmp	r2, #255	; 0xff
 8000b8e:	d006      	beq.n	8000b9e <__eqsf2+0x2a>
 8000b90:	2cff      	cmp	r4, #255	; 0xff
 8000b92:	d003      	beq.n	8000b9c <__eqsf2+0x28>
 8000b94:	42a2      	cmp	r2, r4
 8000b96:	d101      	bne.n	8000b9c <__eqsf2+0x28>
 8000b98:	42b5      	cmp	r5, r6
 8000b9a:	d006      	beq.n	8000baa <__eqsf2+0x36>
 8000b9c:	bd70      	pop	{r4, r5, r6, pc}
 8000b9e:	2d00      	cmp	r5, #0
 8000ba0:	d1fc      	bne.n	8000b9c <__eqsf2+0x28>
 8000ba2:	2cff      	cmp	r4, #255	; 0xff
 8000ba4:	d1fa      	bne.n	8000b9c <__eqsf2+0x28>
 8000ba6:	2e00      	cmp	r6, #0
 8000ba8:	d1f8      	bne.n	8000b9c <__eqsf2+0x28>
 8000baa:	428b      	cmp	r3, r1
 8000bac:	d006      	beq.n	8000bbc <__eqsf2+0x48>
 8000bae:	2001      	movs	r0, #1
 8000bb0:	2a00      	cmp	r2, #0
 8000bb2:	d1f3      	bne.n	8000b9c <__eqsf2+0x28>
 8000bb4:	0028      	movs	r0, r5
 8000bb6:	1e43      	subs	r3, r0, #1
 8000bb8:	4198      	sbcs	r0, r3
 8000bba:	e7ef      	b.n	8000b9c <__eqsf2+0x28>
 8000bbc:	2000      	movs	r0, #0
 8000bbe:	e7ed      	b.n	8000b9c <__eqsf2+0x28>

08000bc0 <__gesf2>:
 8000bc0:	b570      	push	{r4, r5, r6, lr}
 8000bc2:	0042      	lsls	r2, r0, #1
 8000bc4:	0245      	lsls	r5, r0, #9
 8000bc6:	024e      	lsls	r6, r1, #9
 8000bc8:	004c      	lsls	r4, r1, #1
 8000bca:	0fc3      	lsrs	r3, r0, #31
 8000bcc:	0a6d      	lsrs	r5, r5, #9
 8000bce:	0e12      	lsrs	r2, r2, #24
 8000bd0:	0a76      	lsrs	r6, r6, #9
 8000bd2:	0e24      	lsrs	r4, r4, #24
 8000bd4:	0fc8      	lsrs	r0, r1, #31
 8000bd6:	2aff      	cmp	r2, #255	; 0xff
 8000bd8:	d01b      	beq.n	8000c12 <__gesf2+0x52>
 8000bda:	2cff      	cmp	r4, #255	; 0xff
 8000bdc:	d00e      	beq.n	8000bfc <__gesf2+0x3c>
 8000bde:	2a00      	cmp	r2, #0
 8000be0:	d11b      	bne.n	8000c1a <__gesf2+0x5a>
 8000be2:	2c00      	cmp	r4, #0
 8000be4:	d101      	bne.n	8000bea <__gesf2+0x2a>
 8000be6:	2e00      	cmp	r6, #0
 8000be8:	d01c      	beq.n	8000c24 <__gesf2+0x64>
 8000bea:	2d00      	cmp	r5, #0
 8000bec:	d00c      	beq.n	8000c08 <__gesf2+0x48>
 8000bee:	4283      	cmp	r3, r0
 8000bf0:	d01c      	beq.n	8000c2c <__gesf2+0x6c>
 8000bf2:	2102      	movs	r1, #2
 8000bf4:	1e58      	subs	r0, r3, #1
 8000bf6:	4008      	ands	r0, r1
 8000bf8:	3801      	subs	r0, #1
 8000bfa:	bd70      	pop	{r4, r5, r6, pc}
 8000bfc:	2e00      	cmp	r6, #0
 8000bfe:	d122      	bne.n	8000c46 <__gesf2+0x86>
 8000c00:	2a00      	cmp	r2, #0
 8000c02:	d1f4      	bne.n	8000bee <__gesf2+0x2e>
 8000c04:	2d00      	cmp	r5, #0
 8000c06:	d1f2      	bne.n	8000bee <__gesf2+0x2e>
 8000c08:	2800      	cmp	r0, #0
 8000c0a:	d1f6      	bne.n	8000bfa <__gesf2+0x3a>
 8000c0c:	2001      	movs	r0, #1
 8000c0e:	4240      	negs	r0, r0
 8000c10:	e7f3      	b.n	8000bfa <__gesf2+0x3a>
 8000c12:	2d00      	cmp	r5, #0
 8000c14:	d117      	bne.n	8000c46 <__gesf2+0x86>
 8000c16:	2cff      	cmp	r4, #255	; 0xff
 8000c18:	d0f0      	beq.n	8000bfc <__gesf2+0x3c>
 8000c1a:	2c00      	cmp	r4, #0
 8000c1c:	d1e7      	bne.n	8000bee <__gesf2+0x2e>
 8000c1e:	2e00      	cmp	r6, #0
 8000c20:	d1e5      	bne.n	8000bee <__gesf2+0x2e>
 8000c22:	e7e6      	b.n	8000bf2 <__gesf2+0x32>
 8000c24:	2000      	movs	r0, #0
 8000c26:	2d00      	cmp	r5, #0
 8000c28:	d0e7      	beq.n	8000bfa <__gesf2+0x3a>
 8000c2a:	e7e2      	b.n	8000bf2 <__gesf2+0x32>
 8000c2c:	42a2      	cmp	r2, r4
 8000c2e:	dc05      	bgt.n	8000c3c <__gesf2+0x7c>
 8000c30:	dbea      	blt.n	8000c08 <__gesf2+0x48>
 8000c32:	42b5      	cmp	r5, r6
 8000c34:	d802      	bhi.n	8000c3c <__gesf2+0x7c>
 8000c36:	d3e7      	bcc.n	8000c08 <__gesf2+0x48>
 8000c38:	2000      	movs	r0, #0
 8000c3a:	e7de      	b.n	8000bfa <__gesf2+0x3a>
 8000c3c:	4243      	negs	r3, r0
 8000c3e:	4158      	adcs	r0, r3
 8000c40:	0040      	lsls	r0, r0, #1
 8000c42:	3801      	subs	r0, #1
 8000c44:	e7d9      	b.n	8000bfa <__gesf2+0x3a>
 8000c46:	2002      	movs	r0, #2
 8000c48:	4240      	negs	r0, r0
 8000c4a:	e7d6      	b.n	8000bfa <__gesf2+0x3a>

08000c4c <__lesf2>:
 8000c4c:	b570      	push	{r4, r5, r6, lr}
 8000c4e:	0042      	lsls	r2, r0, #1
 8000c50:	0245      	lsls	r5, r0, #9
 8000c52:	024e      	lsls	r6, r1, #9
 8000c54:	004c      	lsls	r4, r1, #1
 8000c56:	0fc3      	lsrs	r3, r0, #31
 8000c58:	0a6d      	lsrs	r5, r5, #9
 8000c5a:	0e12      	lsrs	r2, r2, #24
 8000c5c:	0a76      	lsrs	r6, r6, #9
 8000c5e:	0e24      	lsrs	r4, r4, #24
 8000c60:	0fc8      	lsrs	r0, r1, #31
 8000c62:	2aff      	cmp	r2, #255	; 0xff
 8000c64:	d00b      	beq.n	8000c7e <__lesf2+0x32>
 8000c66:	2cff      	cmp	r4, #255	; 0xff
 8000c68:	d00d      	beq.n	8000c86 <__lesf2+0x3a>
 8000c6a:	2a00      	cmp	r2, #0
 8000c6c:	d11f      	bne.n	8000cae <__lesf2+0x62>
 8000c6e:	2c00      	cmp	r4, #0
 8000c70:	d116      	bne.n	8000ca0 <__lesf2+0x54>
 8000c72:	2e00      	cmp	r6, #0
 8000c74:	d114      	bne.n	8000ca0 <__lesf2+0x54>
 8000c76:	2000      	movs	r0, #0
 8000c78:	2d00      	cmp	r5, #0
 8000c7a:	d010      	beq.n	8000c9e <__lesf2+0x52>
 8000c7c:	e009      	b.n	8000c92 <__lesf2+0x46>
 8000c7e:	2d00      	cmp	r5, #0
 8000c80:	d10c      	bne.n	8000c9c <__lesf2+0x50>
 8000c82:	2cff      	cmp	r4, #255	; 0xff
 8000c84:	d113      	bne.n	8000cae <__lesf2+0x62>
 8000c86:	2e00      	cmp	r6, #0
 8000c88:	d108      	bne.n	8000c9c <__lesf2+0x50>
 8000c8a:	2a00      	cmp	r2, #0
 8000c8c:	d008      	beq.n	8000ca0 <__lesf2+0x54>
 8000c8e:	4283      	cmp	r3, r0
 8000c90:	d012      	beq.n	8000cb8 <__lesf2+0x6c>
 8000c92:	2102      	movs	r1, #2
 8000c94:	1e58      	subs	r0, r3, #1
 8000c96:	4008      	ands	r0, r1
 8000c98:	3801      	subs	r0, #1
 8000c9a:	e000      	b.n	8000c9e <__lesf2+0x52>
 8000c9c:	2002      	movs	r0, #2
 8000c9e:	bd70      	pop	{r4, r5, r6, pc}
 8000ca0:	2d00      	cmp	r5, #0
 8000ca2:	d1f4      	bne.n	8000c8e <__lesf2+0x42>
 8000ca4:	2800      	cmp	r0, #0
 8000ca6:	d1fa      	bne.n	8000c9e <__lesf2+0x52>
 8000ca8:	2001      	movs	r0, #1
 8000caa:	4240      	negs	r0, r0
 8000cac:	e7f7      	b.n	8000c9e <__lesf2+0x52>
 8000cae:	2c00      	cmp	r4, #0
 8000cb0:	d1ed      	bne.n	8000c8e <__lesf2+0x42>
 8000cb2:	2e00      	cmp	r6, #0
 8000cb4:	d1eb      	bne.n	8000c8e <__lesf2+0x42>
 8000cb6:	e7ec      	b.n	8000c92 <__lesf2+0x46>
 8000cb8:	42a2      	cmp	r2, r4
 8000cba:	dc05      	bgt.n	8000cc8 <__lesf2+0x7c>
 8000cbc:	dbf2      	blt.n	8000ca4 <__lesf2+0x58>
 8000cbe:	42b5      	cmp	r5, r6
 8000cc0:	d802      	bhi.n	8000cc8 <__lesf2+0x7c>
 8000cc2:	d3ef      	bcc.n	8000ca4 <__lesf2+0x58>
 8000cc4:	2000      	movs	r0, #0
 8000cc6:	e7ea      	b.n	8000c9e <__lesf2+0x52>
 8000cc8:	4243      	negs	r3, r0
 8000cca:	4158      	adcs	r0, r3
 8000ccc:	0040      	lsls	r0, r0, #1
 8000cce:	3801      	subs	r0, #1
 8000cd0:	e7e5      	b.n	8000c9e <__lesf2+0x52>
 8000cd2:	46c0      	nop			; (mov r8, r8)

08000cd4 <__aeabi_fsub>:
 8000cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000cd6:	46ce      	mov	lr, r9
 8000cd8:	4647      	mov	r7, r8
 8000cda:	0243      	lsls	r3, r0, #9
 8000cdc:	0a5b      	lsrs	r3, r3, #9
 8000cde:	024e      	lsls	r6, r1, #9
 8000ce0:	00da      	lsls	r2, r3, #3
 8000ce2:	4694      	mov	ip, r2
 8000ce4:	0a72      	lsrs	r2, r6, #9
 8000ce6:	4691      	mov	r9, r2
 8000ce8:	0045      	lsls	r5, r0, #1
 8000cea:	004a      	lsls	r2, r1, #1
 8000cec:	b580      	push	{r7, lr}
 8000cee:	0e2d      	lsrs	r5, r5, #24
 8000cf0:	001f      	movs	r7, r3
 8000cf2:	0fc4      	lsrs	r4, r0, #31
 8000cf4:	0e12      	lsrs	r2, r2, #24
 8000cf6:	0fc9      	lsrs	r1, r1, #31
 8000cf8:	09b6      	lsrs	r6, r6, #6
 8000cfa:	2aff      	cmp	r2, #255	; 0xff
 8000cfc:	d05b      	beq.n	8000db6 <__aeabi_fsub+0xe2>
 8000cfe:	2001      	movs	r0, #1
 8000d00:	4041      	eors	r1, r0
 8000d02:	428c      	cmp	r4, r1
 8000d04:	d039      	beq.n	8000d7a <__aeabi_fsub+0xa6>
 8000d06:	1aa8      	subs	r0, r5, r2
 8000d08:	2800      	cmp	r0, #0
 8000d0a:	dd5a      	ble.n	8000dc2 <__aeabi_fsub+0xee>
 8000d0c:	2a00      	cmp	r2, #0
 8000d0e:	d06a      	beq.n	8000de6 <__aeabi_fsub+0x112>
 8000d10:	2dff      	cmp	r5, #255	; 0xff
 8000d12:	d100      	bne.n	8000d16 <__aeabi_fsub+0x42>
 8000d14:	e0d9      	b.n	8000eca <__aeabi_fsub+0x1f6>
 8000d16:	2280      	movs	r2, #128	; 0x80
 8000d18:	04d2      	lsls	r2, r2, #19
 8000d1a:	4316      	orrs	r6, r2
 8000d1c:	281b      	cmp	r0, #27
 8000d1e:	dc00      	bgt.n	8000d22 <__aeabi_fsub+0x4e>
 8000d20:	e0e9      	b.n	8000ef6 <__aeabi_fsub+0x222>
 8000d22:	2001      	movs	r0, #1
 8000d24:	4663      	mov	r3, ip
 8000d26:	1a18      	subs	r0, r3, r0
 8000d28:	0143      	lsls	r3, r0, #5
 8000d2a:	d400      	bmi.n	8000d2e <__aeabi_fsub+0x5a>
 8000d2c:	e0b4      	b.n	8000e98 <__aeabi_fsub+0x1c4>
 8000d2e:	0180      	lsls	r0, r0, #6
 8000d30:	0987      	lsrs	r7, r0, #6
 8000d32:	0038      	movs	r0, r7
 8000d34:	f002 f8a0 	bl	8002e78 <__clzsi2>
 8000d38:	3805      	subs	r0, #5
 8000d3a:	4087      	lsls	r7, r0
 8000d3c:	4285      	cmp	r5, r0
 8000d3e:	dc00      	bgt.n	8000d42 <__aeabi_fsub+0x6e>
 8000d40:	e0cc      	b.n	8000edc <__aeabi_fsub+0x208>
 8000d42:	1a2d      	subs	r5, r5, r0
 8000d44:	48b5      	ldr	r0, [pc, #724]	; (800101c <__aeabi_fsub+0x348>)
 8000d46:	4038      	ands	r0, r7
 8000d48:	0743      	lsls	r3, r0, #29
 8000d4a:	d004      	beq.n	8000d56 <__aeabi_fsub+0x82>
 8000d4c:	230f      	movs	r3, #15
 8000d4e:	4003      	ands	r3, r0
 8000d50:	2b04      	cmp	r3, #4
 8000d52:	d000      	beq.n	8000d56 <__aeabi_fsub+0x82>
 8000d54:	3004      	adds	r0, #4
 8000d56:	0143      	lsls	r3, r0, #5
 8000d58:	d400      	bmi.n	8000d5c <__aeabi_fsub+0x88>
 8000d5a:	e0a0      	b.n	8000e9e <__aeabi_fsub+0x1ca>
 8000d5c:	1c6a      	adds	r2, r5, #1
 8000d5e:	2dfe      	cmp	r5, #254	; 0xfe
 8000d60:	d100      	bne.n	8000d64 <__aeabi_fsub+0x90>
 8000d62:	e08d      	b.n	8000e80 <__aeabi_fsub+0x1ac>
 8000d64:	0180      	lsls	r0, r0, #6
 8000d66:	0a47      	lsrs	r7, r0, #9
 8000d68:	b2d2      	uxtb	r2, r2
 8000d6a:	05d0      	lsls	r0, r2, #23
 8000d6c:	4338      	orrs	r0, r7
 8000d6e:	07e4      	lsls	r4, r4, #31
 8000d70:	4320      	orrs	r0, r4
 8000d72:	bcc0      	pop	{r6, r7}
 8000d74:	46b9      	mov	r9, r7
 8000d76:	46b0      	mov	r8, r6
 8000d78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000d7a:	1aa8      	subs	r0, r5, r2
 8000d7c:	4680      	mov	r8, r0
 8000d7e:	2800      	cmp	r0, #0
 8000d80:	dd45      	ble.n	8000e0e <__aeabi_fsub+0x13a>
 8000d82:	2a00      	cmp	r2, #0
 8000d84:	d070      	beq.n	8000e68 <__aeabi_fsub+0x194>
 8000d86:	2dff      	cmp	r5, #255	; 0xff
 8000d88:	d100      	bne.n	8000d8c <__aeabi_fsub+0xb8>
 8000d8a:	e09e      	b.n	8000eca <__aeabi_fsub+0x1f6>
 8000d8c:	2380      	movs	r3, #128	; 0x80
 8000d8e:	04db      	lsls	r3, r3, #19
 8000d90:	431e      	orrs	r6, r3
 8000d92:	4643      	mov	r3, r8
 8000d94:	2b1b      	cmp	r3, #27
 8000d96:	dc00      	bgt.n	8000d9a <__aeabi_fsub+0xc6>
 8000d98:	e0d2      	b.n	8000f40 <__aeabi_fsub+0x26c>
 8000d9a:	2001      	movs	r0, #1
 8000d9c:	4460      	add	r0, ip
 8000d9e:	0143      	lsls	r3, r0, #5
 8000da0:	d57a      	bpl.n	8000e98 <__aeabi_fsub+0x1c4>
 8000da2:	3501      	adds	r5, #1
 8000da4:	2dff      	cmp	r5, #255	; 0xff
 8000da6:	d06b      	beq.n	8000e80 <__aeabi_fsub+0x1ac>
 8000da8:	2301      	movs	r3, #1
 8000daa:	4a9d      	ldr	r2, [pc, #628]	; (8001020 <__aeabi_fsub+0x34c>)
 8000dac:	4003      	ands	r3, r0
 8000dae:	0840      	lsrs	r0, r0, #1
 8000db0:	4010      	ands	r0, r2
 8000db2:	4318      	orrs	r0, r3
 8000db4:	e7c8      	b.n	8000d48 <__aeabi_fsub+0x74>
 8000db6:	2e00      	cmp	r6, #0
 8000db8:	d020      	beq.n	8000dfc <__aeabi_fsub+0x128>
 8000dba:	428c      	cmp	r4, r1
 8000dbc:	d023      	beq.n	8000e06 <__aeabi_fsub+0x132>
 8000dbe:	0028      	movs	r0, r5
 8000dc0:	38ff      	subs	r0, #255	; 0xff
 8000dc2:	2800      	cmp	r0, #0
 8000dc4:	d039      	beq.n	8000e3a <__aeabi_fsub+0x166>
 8000dc6:	1b57      	subs	r7, r2, r5
 8000dc8:	2d00      	cmp	r5, #0
 8000dca:	d000      	beq.n	8000dce <__aeabi_fsub+0xfa>
 8000dcc:	e09d      	b.n	8000f0a <__aeabi_fsub+0x236>
 8000dce:	4663      	mov	r3, ip
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d100      	bne.n	8000dd6 <__aeabi_fsub+0x102>
 8000dd4:	e0db      	b.n	8000f8e <__aeabi_fsub+0x2ba>
 8000dd6:	1e7b      	subs	r3, r7, #1
 8000dd8:	2f01      	cmp	r7, #1
 8000dda:	d100      	bne.n	8000dde <__aeabi_fsub+0x10a>
 8000ddc:	e10d      	b.n	8000ffa <__aeabi_fsub+0x326>
 8000dde:	2fff      	cmp	r7, #255	; 0xff
 8000de0:	d071      	beq.n	8000ec6 <__aeabi_fsub+0x1f2>
 8000de2:	001f      	movs	r7, r3
 8000de4:	e098      	b.n	8000f18 <__aeabi_fsub+0x244>
 8000de6:	2e00      	cmp	r6, #0
 8000de8:	d100      	bne.n	8000dec <__aeabi_fsub+0x118>
 8000dea:	e0a7      	b.n	8000f3c <__aeabi_fsub+0x268>
 8000dec:	1e42      	subs	r2, r0, #1
 8000dee:	2801      	cmp	r0, #1
 8000df0:	d100      	bne.n	8000df4 <__aeabi_fsub+0x120>
 8000df2:	e0e6      	b.n	8000fc2 <__aeabi_fsub+0x2ee>
 8000df4:	28ff      	cmp	r0, #255	; 0xff
 8000df6:	d068      	beq.n	8000eca <__aeabi_fsub+0x1f6>
 8000df8:	0010      	movs	r0, r2
 8000dfa:	e78f      	b.n	8000d1c <__aeabi_fsub+0x48>
 8000dfc:	2001      	movs	r0, #1
 8000dfe:	4041      	eors	r1, r0
 8000e00:	42a1      	cmp	r1, r4
 8000e02:	d000      	beq.n	8000e06 <__aeabi_fsub+0x132>
 8000e04:	e77f      	b.n	8000d06 <__aeabi_fsub+0x32>
 8000e06:	20ff      	movs	r0, #255	; 0xff
 8000e08:	4240      	negs	r0, r0
 8000e0a:	4680      	mov	r8, r0
 8000e0c:	44a8      	add	r8, r5
 8000e0e:	4640      	mov	r0, r8
 8000e10:	2800      	cmp	r0, #0
 8000e12:	d038      	beq.n	8000e86 <__aeabi_fsub+0x1b2>
 8000e14:	1b51      	subs	r1, r2, r5
 8000e16:	2d00      	cmp	r5, #0
 8000e18:	d100      	bne.n	8000e1c <__aeabi_fsub+0x148>
 8000e1a:	e0ae      	b.n	8000f7a <__aeabi_fsub+0x2a6>
 8000e1c:	2aff      	cmp	r2, #255	; 0xff
 8000e1e:	d100      	bne.n	8000e22 <__aeabi_fsub+0x14e>
 8000e20:	e0df      	b.n	8000fe2 <__aeabi_fsub+0x30e>
 8000e22:	2380      	movs	r3, #128	; 0x80
 8000e24:	4660      	mov	r0, ip
 8000e26:	04db      	lsls	r3, r3, #19
 8000e28:	4318      	orrs	r0, r3
 8000e2a:	4684      	mov	ip, r0
 8000e2c:	291b      	cmp	r1, #27
 8000e2e:	dc00      	bgt.n	8000e32 <__aeabi_fsub+0x15e>
 8000e30:	e0d9      	b.n	8000fe6 <__aeabi_fsub+0x312>
 8000e32:	2001      	movs	r0, #1
 8000e34:	0015      	movs	r5, r2
 8000e36:	1980      	adds	r0, r0, r6
 8000e38:	e7b1      	b.n	8000d9e <__aeabi_fsub+0xca>
 8000e3a:	20fe      	movs	r0, #254	; 0xfe
 8000e3c:	1c6a      	adds	r2, r5, #1
 8000e3e:	4210      	tst	r0, r2
 8000e40:	d171      	bne.n	8000f26 <__aeabi_fsub+0x252>
 8000e42:	2d00      	cmp	r5, #0
 8000e44:	d000      	beq.n	8000e48 <__aeabi_fsub+0x174>
 8000e46:	e0a6      	b.n	8000f96 <__aeabi_fsub+0x2c2>
 8000e48:	4663      	mov	r3, ip
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d100      	bne.n	8000e50 <__aeabi_fsub+0x17c>
 8000e4e:	e0d9      	b.n	8001004 <__aeabi_fsub+0x330>
 8000e50:	2200      	movs	r2, #0
 8000e52:	2e00      	cmp	r6, #0
 8000e54:	d100      	bne.n	8000e58 <__aeabi_fsub+0x184>
 8000e56:	e788      	b.n	8000d6a <__aeabi_fsub+0x96>
 8000e58:	1b98      	subs	r0, r3, r6
 8000e5a:	0143      	lsls	r3, r0, #5
 8000e5c:	d400      	bmi.n	8000e60 <__aeabi_fsub+0x18c>
 8000e5e:	e0e1      	b.n	8001024 <__aeabi_fsub+0x350>
 8000e60:	4663      	mov	r3, ip
 8000e62:	000c      	movs	r4, r1
 8000e64:	1af0      	subs	r0, r6, r3
 8000e66:	e76f      	b.n	8000d48 <__aeabi_fsub+0x74>
 8000e68:	2e00      	cmp	r6, #0
 8000e6a:	d100      	bne.n	8000e6e <__aeabi_fsub+0x19a>
 8000e6c:	e0b7      	b.n	8000fde <__aeabi_fsub+0x30a>
 8000e6e:	0002      	movs	r2, r0
 8000e70:	3a01      	subs	r2, #1
 8000e72:	2801      	cmp	r0, #1
 8000e74:	d100      	bne.n	8000e78 <__aeabi_fsub+0x1a4>
 8000e76:	e09c      	b.n	8000fb2 <__aeabi_fsub+0x2de>
 8000e78:	28ff      	cmp	r0, #255	; 0xff
 8000e7a:	d026      	beq.n	8000eca <__aeabi_fsub+0x1f6>
 8000e7c:	4690      	mov	r8, r2
 8000e7e:	e788      	b.n	8000d92 <__aeabi_fsub+0xbe>
 8000e80:	22ff      	movs	r2, #255	; 0xff
 8000e82:	2700      	movs	r7, #0
 8000e84:	e771      	b.n	8000d6a <__aeabi_fsub+0x96>
 8000e86:	20fe      	movs	r0, #254	; 0xfe
 8000e88:	1c6a      	adds	r2, r5, #1
 8000e8a:	4210      	tst	r0, r2
 8000e8c:	d064      	beq.n	8000f58 <__aeabi_fsub+0x284>
 8000e8e:	2aff      	cmp	r2, #255	; 0xff
 8000e90:	d0f6      	beq.n	8000e80 <__aeabi_fsub+0x1ac>
 8000e92:	0015      	movs	r5, r2
 8000e94:	4466      	add	r6, ip
 8000e96:	0870      	lsrs	r0, r6, #1
 8000e98:	0743      	lsls	r3, r0, #29
 8000e9a:	d000      	beq.n	8000e9e <__aeabi_fsub+0x1ca>
 8000e9c:	e756      	b.n	8000d4c <__aeabi_fsub+0x78>
 8000e9e:	08c3      	lsrs	r3, r0, #3
 8000ea0:	2dff      	cmp	r5, #255	; 0xff
 8000ea2:	d012      	beq.n	8000eca <__aeabi_fsub+0x1f6>
 8000ea4:	025b      	lsls	r3, r3, #9
 8000ea6:	0a5f      	lsrs	r7, r3, #9
 8000ea8:	b2ea      	uxtb	r2, r5
 8000eaa:	e75e      	b.n	8000d6a <__aeabi_fsub+0x96>
 8000eac:	4662      	mov	r2, ip
 8000eae:	2a00      	cmp	r2, #0
 8000eb0:	d100      	bne.n	8000eb4 <__aeabi_fsub+0x1e0>
 8000eb2:	e096      	b.n	8000fe2 <__aeabi_fsub+0x30e>
 8000eb4:	2e00      	cmp	r6, #0
 8000eb6:	d008      	beq.n	8000eca <__aeabi_fsub+0x1f6>
 8000eb8:	2280      	movs	r2, #128	; 0x80
 8000eba:	03d2      	lsls	r2, r2, #15
 8000ebc:	4213      	tst	r3, r2
 8000ebe:	d004      	beq.n	8000eca <__aeabi_fsub+0x1f6>
 8000ec0:	4648      	mov	r0, r9
 8000ec2:	4210      	tst	r0, r2
 8000ec4:	d101      	bne.n	8000eca <__aeabi_fsub+0x1f6>
 8000ec6:	000c      	movs	r4, r1
 8000ec8:	464b      	mov	r3, r9
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d0d8      	beq.n	8000e80 <__aeabi_fsub+0x1ac>
 8000ece:	2780      	movs	r7, #128	; 0x80
 8000ed0:	03ff      	lsls	r7, r7, #15
 8000ed2:	431f      	orrs	r7, r3
 8000ed4:	027f      	lsls	r7, r7, #9
 8000ed6:	22ff      	movs	r2, #255	; 0xff
 8000ed8:	0a7f      	lsrs	r7, r7, #9
 8000eda:	e746      	b.n	8000d6a <__aeabi_fsub+0x96>
 8000edc:	2320      	movs	r3, #32
 8000ede:	003a      	movs	r2, r7
 8000ee0:	1b45      	subs	r5, r0, r5
 8000ee2:	0038      	movs	r0, r7
 8000ee4:	3501      	adds	r5, #1
 8000ee6:	40ea      	lsrs	r2, r5
 8000ee8:	1b5d      	subs	r5, r3, r5
 8000eea:	40a8      	lsls	r0, r5
 8000eec:	1e43      	subs	r3, r0, #1
 8000eee:	4198      	sbcs	r0, r3
 8000ef0:	2500      	movs	r5, #0
 8000ef2:	4310      	orrs	r0, r2
 8000ef4:	e728      	b.n	8000d48 <__aeabi_fsub+0x74>
 8000ef6:	2320      	movs	r3, #32
 8000ef8:	1a1b      	subs	r3, r3, r0
 8000efa:	0032      	movs	r2, r6
 8000efc:	409e      	lsls	r6, r3
 8000efe:	40c2      	lsrs	r2, r0
 8000f00:	0030      	movs	r0, r6
 8000f02:	1e43      	subs	r3, r0, #1
 8000f04:	4198      	sbcs	r0, r3
 8000f06:	4310      	orrs	r0, r2
 8000f08:	e70c      	b.n	8000d24 <__aeabi_fsub+0x50>
 8000f0a:	2aff      	cmp	r2, #255	; 0xff
 8000f0c:	d0db      	beq.n	8000ec6 <__aeabi_fsub+0x1f2>
 8000f0e:	2380      	movs	r3, #128	; 0x80
 8000f10:	4660      	mov	r0, ip
 8000f12:	04db      	lsls	r3, r3, #19
 8000f14:	4318      	orrs	r0, r3
 8000f16:	4684      	mov	ip, r0
 8000f18:	2f1b      	cmp	r7, #27
 8000f1a:	dd56      	ble.n	8000fca <__aeabi_fsub+0x2f6>
 8000f1c:	2001      	movs	r0, #1
 8000f1e:	000c      	movs	r4, r1
 8000f20:	0015      	movs	r5, r2
 8000f22:	1a30      	subs	r0, r6, r0
 8000f24:	e700      	b.n	8000d28 <__aeabi_fsub+0x54>
 8000f26:	4663      	mov	r3, ip
 8000f28:	1b9f      	subs	r7, r3, r6
 8000f2a:	017b      	lsls	r3, r7, #5
 8000f2c:	d43d      	bmi.n	8000faa <__aeabi_fsub+0x2d6>
 8000f2e:	2f00      	cmp	r7, #0
 8000f30:	d000      	beq.n	8000f34 <__aeabi_fsub+0x260>
 8000f32:	e6fe      	b.n	8000d32 <__aeabi_fsub+0x5e>
 8000f34:	2400      	movs	r4, #0
 8000f36:	2200      	movs	r2, #0
 8000f38:	2700      	movs	r7, #0
 8000f3a:	e716      	b.n	8000d6a <__aeabi_fsub+0x96>
 8000f3c:	0005      	movs	r5, r0
 8000f3e:	e7af      	b.n	8000ea0 <__aeabi_fsub+0x1cc>
 8000f40:	0032      	movs	r2, r6
 8000f42:	4643      	mov	r3, r8
 8000f44:	4641      	mov	r1, r8
 8000f46:	40da      	lsrs	r2, r3
 8000f48:	2320      	movs	r3, #32
 8000f4a:	1a5b      	subs	r3, r3, r1
 8000f4c:	409e      	lsls	r6, r3
 8000f4e:	0030      	movs	r0, r6
 8000f50:	1e43      	subs	r3, r0, #1
 8000f52:	4198      	sbcs	r0, r3
 8000f54:	4310      	orrs	r0, r2
 8000f56:	e721      	b.n	8000d9c <__aeabi_fsub+0xc8>
 8000f58:	2d00      	cmp	r5, #0
 8000f5a:	d1a7      	bne.n	8000eac <__aeabi_fsub+0x1d8>
 8000f5c:	4663      	mov	r3, ip
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d059      	beq.n	8001016 <__aeabi_fsub+0x342>
 8000f62:	2200      	movs	r2, #0
 8000f64:	2e00      	cmp	r6, #0
 8000f66:	d100      	bne.n	8000f6a <__aeabi_fsub+0x296>
 8000f68:	e6ff      	b.n	8000d6a <__aeabi_fsub+0x96>
 8000f6a:	0030      	movs	r0, r6
 8000f6c:	4460      	add	r0, ip
 8000f6e:	0143      	lsls	r3, r0, #5
 8000f70:	d592      	bpl.n	8000e98 <__aeabi_fsub+0x1c4>
 8000f72:	4b2a      	ldr	r3, [pc, #168]	; (800101c <__aeabi_fsub+0x348>)
 8000f74:	3501      	adds	r5, #1
 8000f76:	4018      	ands	r0, r3
 8000f78:	e78e      	b.n	8000e98 <__aeabi_fsub+0x1c4>
 8000f7a:	4663      	mov	r3, ip
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d047      	beq.n	8001010 <__aeabi_fsub+0x33c>
 8000f80:	1e4b      	subs	r3, r1, #1
 8000f82:	2901      	cmp	r1, #1
 8000f84:	d015      	beq.n	8000fb2 <__aeabi_fsub+0x2de>
 8000f86:	29ff      	cmp	r1, #255	; 0xff
 8000f88:	d02b      	beq.n	8000fe2 <__aeabi_fsub+0x30e>
 8000f8a:	0019      	movs	r1, r3
 8000f8c:	e74e      	b.n	8000e2c <__aeabi_fsub+0x158>
 8000f8e:	000c      	movs	r4, r1
 8000f90:	464b      	mov	r3, r9
 8000f92:	003d      	movs	r5, r7
 8000f94:	e784      	b.n	8000ea0 <__aeabi_fsub+0x1cc>
 8000f96:	4662      	mov	r2, ip
 8000f98:	2a00      	cmp	r2, #0
 8000f9a:	d18b      	bne.n	8000eb4 <__aeabi_fsub+0x1e0>
 8000f9c:	2e00      	cmp	r6, #0
 8000f9e:	d192      	bne.n	8000ec6 <__aeabi_fsub+0x1f2>
 8000fa0:	2780      	movs	r7, #128	; 0x80
 8000fa2:	2400      	movs	r4, #0
 8000fa4:	22ff      	movs	r2, #255	; 0xff
 8000fa6:	03ff      	lsls	r7, r7, #15
 8000fa8:	e6df      	b.n	8000d6a <__aeabi_fsub+0x96>
 8000faa:	4663      	mov	r3, ip
 8000fac:	000c      	movs	r4, r1
 8000fae:	1af7      	subs	r7, r6, r3
 8000fb0:	e6bf      	b.n	8000d32 <__aeabi_fsub+0x5e>
 8000fb2:	0030      	movs	r0, r6
 8000fb4:	4460      	add	r0, ip
 8000fb6:	2501      	movs	r5, #1
 8000fb8:	0143      	lsls	r3, r0, #5
 8000fba:	d400      	bmi.n	8000fbe <__aeabi_fsub+0x2ea>
 8000fbc:	e76c      	b.n	8000e98 <__aeabi_fsub+0x1c4>
 8000fbe:	2502      	movs	r5, #2
 8000fc0:	e6f2      	b.n	8000da8 <__aeabi_fsub+0xd4>
 8000fc2:	4663      	mov	r3, ip
 8000fc4:	2501      	movs	r5, #1
 8000fc6:	1b98      	subs	r0, r3, r6
 8000fc8:	e6ae      	b.n	8000d28 <__aeabi_fsub+0x54>
 8000fca:	2320      	movs	r3, #32
 8000fcc:	4664      	mov	r4, ip
 8000fce:	4660      	mov	r0, ip
 8000fd0:	40fc      	lsrs	r4, r7
 8000fd2:	1bdf      	subs	r7, r3, r7
 8000fd4:	40b8      	lsls	r0, r7
 8000fd6:	1e43      	subs	r3, r0, #1
 8000fd8:	4198      	sbcs	r0, r3
 8000fda:	4320      	orrs	r0, r4
 8000fdc:	e79f      	b.n	8000f1e <__aeabi_fsub+0x24a>
 8000fde:	0005      	movs	r5, r0
 8000fe0:	e75e      	b.n	8000ea0 <__aeabi_fsub+0x1cc>
 8000fe2:	464b      	mov	r3, r9
 8000fe4:	e771      	b.n	8000eca <__aeabi_fsub+0x1f6>
 8000fe6:	2320      	movs	r3, #32
 8000fe8:	4665      	mov	r5, ip
 8000fea:	4660      	mov	r0, ip
 8000fec:	40cd      	lsrs	r5, r1
 8000fee:	1a59      	subs	r1, r3, r1
 8000ff0:	4088      	lsls	r0, r1
 8000ff2:	1e43      	subs	r3, r0, #1
 8000ff4:	4198      	sbcs	r0, r3
 8000ff6:	4328      	orrs	r0, r5
 8000ff8:	e71c      	b.n	8000e34 <__aeabi_fsub+0x160>
 8000ffa:	4663      	mov	r3, ip
 8000ffc:	000c      	movs	r4, r1
 8000ffe:	2501      	movs	r5, #1
 8001000:	1af0      	subs	r0, r6, r3
 8001002:	e691      	b.n	8000d28 <__aeabi_fsub+0x54>
 8001004:	2e00      	cmp	r6, #0
 8001006:	d095      	beq.n	8000f34 <__aeabi_fsub+0x260>
 8001008:	000c      	movs	r4, r1
 800100a:	464f      	mov	r7, r9
 800100c:	2200      	movs	r2, #0
 800100e:	e6ac      	b.n	8000d6a <__aeabi_fsub+0x96>
 8001010:	464b      	mov	r3, r9
 8001012:	000d      	movs	r5, r1
 8001014:	e744      	b.n	8000ea0 <__aeabi_fsub+0x1cc>
 8001016:	464f      	mov	r7, r9
 8001018:	2200      	movs	r2, #0
 800101a:	e6a6      	b.n	8000d6a <__aeabi_fsub+0x96>
 800101c:	fbffffff 	.word	0xfbffffff
 8001020:	7dffffff 	.word	0x7dffffff
 8001024:	2800      	cmp	r0, #0
 8001026:	d000      	beq.n	800102a <__aeabi_fsub+0x356>
 8001028:	e736      	b.n	8000e98 <__aeabi_fsub+0x1c4>
 800102a:	2400      	movs	r4, #0
 800102c:	2700      	movs	r7, #0
 800102e:	e69c      	b.n	8000d6a <__aeabi_fsub+0x96>

08001030 <__aeabi_f2iz>:
 8001030:	0241      	lsls	r1, r0, #9
 8001032:	0042      	lsls	r2, r0, #1
 8001034:	0fc3      	lsrs	r3, r0, #31
 8001036:	0a49      	lsrs	r1, r1, #9
 8001038:	2000      	movs	r0, #0
 800103a:	0e12      	lsrs	r2, r2, #24
 800103c:	2a7e      	cmp	r2, #126	; 0x7e
 800103e:	dd03      	ble.n	8001048 <__aeabi_f2iz+0x18>
 8001040:	2a9d      	cmp	r2, #157	; 0x9d
 8001042:	dd02      	ble.n	800104a <__aeabi_f2iz+0x1a>
 8001044:	4a09      	ldr	r2, [pc, #36]	; (800106c <__aeabi_f2iz+0x3c>)
 8001046:	1898      	adds	r0, r3, r2
 8001048:	4770      	bx	lr
 800104a:	2080      	movs	r0, #128	; 0x80
 800104c:	0400      	lsls	r0, r0, #16
 800104e:	4301      	orrs	r1, r0
 8001050:	2a95      	cmp	r2, #149	; 0x95
 8001052:	dc07      	bgt.n	8001064 <__aeabi_f2iz+0x34>
 8001054:	2096      	movs	r0, #150	; 0x96
 8001056:	1a82      	subs	r2, r0, r2
 8001058:	40d1      	lsrs	r1, r2
 800105a:	4248      	negs	r0, r1
 800105c:	2b00      	cmp	r3, #0
 800105e:	d1f3      	bne.n	8001048 <__aeabi_f2iz+0x18>
 8001060:	0008      	movs	r0, r1
 8001062:	e7f1      	b.n	8001048 <__aeabi_f2iz+0x18>
 8001064:	3a96      	subs	r2, #150	; 0x96
 8001066:	4091      	lsls	r1, r2
 8001068:	e7f7      	b.n	800105a <__aeabi_f2iz+0x2a>
 800106a:	46c0      	nop			; (mov r8, r8)
 800106c:	7fffffff 	.word	0x7fffffff

08001070 <__aeabi_i2f>:
 8001070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001072:	2800      	cmp	r0, #0
 8001074:	d013      	beq.n	800109e <__aeabi_i2f+0x2e>
 8001076:	17c3      	asrs	r3, r0, #31
 8001078:	18c6      	adds	r6, r0, r3
 800107a:	405e      	eors	r6, r3
 800107c:	0fc4      	lsrs	r4, r0, #31
 800107e:	0030      	movs	r0, r6
 8001080:	f001 fefa 	bl	8002e78 <__clzsi2>
 8001084:	239e      	movs	r3, #158	; 0x9e
 8001086:	0005      	movs	r5, r0
 8001088:	1a1b      	subs	r3, r3, r0
 800108a:	2b96      	cmp	r3, #150	; 0x96
 800108c:	dc0f      	bgt.n	80010ae <__aeabi_i2f+0x3e>
 800108e:	2808      	cmp	r0, #8
 8001090:	dd01      	ble.n	8001096 <__aeabi_i2f+0x26>
 8001092:	3d08      	subs	r5, #8
 8001094:	40ae      	lsls	r6, r5
 8001096:	0276      	lsls	r6, r6, #9
 8001098:	0a76      	lsrs	r6, r6, #9
 800109a:	b2d8      	uxtb	r0, r3
 800109c:	e002      	b.n	80010a4 <__aeabi_i2f+0x34>
 800109e:	2400      	movs	r4, #0
 80010a0:	2000      	movs	r0, #0
 80010a2:	2600      	movs	r6, #0
 80010a4:	05c0      	lsls	r0, r0, #23
 80010a6:	4330      	orrs	r0, r6
 80010a8:	07e4      	lsls	r4, r4, #31
 80010aa:	4320      	orrs	r0, r4
 80010ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80010ae:	2b99      	cmp	r3, #153	; 0x99
 80010b0:	dd0c      	ble.n	80010cc <__aeabi_i2f+0x5c>
 80010b2:	2205      	movs	r2, #5
 80010b4:	0031      	movs	r1, r6
 80010b6:	1a12      	subs	r2, r2, r0
 80010b8:	40d1      	lsrs	r1, r2
 80010ba:	000a      	movs	r2, r1
 80010bc:	0001      	movs	r1, r0
 80010be:	0030      	movs	r0, r6
 80010c0:	311b      	adds	r1, #27
 80010c2:	4088      	lsls	r0, r1
 80010c4:	1e41      	subs	r1, r0, #1
 80010c6:	4188      	sbcs	r0, r1
 80010c8:	4302      	orrs	r2, r0
 80010ca:	0016      	movs	r6, r2
 80010cc:	2d05      	cmp	r5, #5
 80010ce:	dc12      	bgt.n	80010f6 <__aeabi_i2f+0x86>
 80010d0:	0031      	movs	r1, r6
 80010d2:	4f0d      	ldr	r7, [pc, #52]	; (8001108 <__aeabi_i2f+0x98>)
 80010d4:	4039      	ands	r1, r7
 80010d6:	0772      	lsls	r2, r6, #29
 80010d8:	d009      	beq.n	80010ee <__aeabi_i2f+0x7e>
 80010da:	200f      	movs	r0, #15
 80010dc:	4030      	ands	r0, r6
 80010de:	2804      	cmp	r0, #4
 80010e0:	d005      	beq.n	80010ee <__aeabi_i2f+0x7e>
 80010e2:	3104      	adds	r1, #4
 80010e4:	014a      	lsls	r2, r1, #5
 80010e6:	d502      	bpl.n	80010ee <__aeabi_i2f+0x7e>
 80010e8:	239f      	movs	r3, #159	; 0x9f
 80010ea:	4039      	ands	r1, r7
 80010ec:	1b5b      	subs	r3, r3, r5
 80010ee:	0189      	lsls	r1, r1, #6
 80010f0:	0a4e      	lsrs	r6, r1, #9
 80010f2:	b2d8      	uxtb	r0, r3
 80010f4:	e7d6      	b.n	80010a4 <__aeabi_i2f+0x34>
 80010f6:	1f6a      	subs	r2, r5, #5
 80010f8:	4096      	lsls	r6, r2
 80010fa:	0031      	movs	r1, r6
 80010fc:	4f02      	ldr	r7, [pc, #8]	; (8001108 <__aeabi_i2f+0x98>)
 80010fe:	4039      	ands	r1, r7
 8001100:	0772      	lsls	r2, r6, #29
 8001102:	d0f4      	beq.n	80010ee <__aeabi_i2f+0x7e>
 8001104:	e7e9      	b.n	80010da <__aeabi_i2f+0x6a>
 8001106:	46c0      	nop			; (mov r8, r8)
 8001108:	fbffffff 	.word	0xfbffffff

0800110c <__aeabi_dadd>:
 800110c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800110e:	464f      	mov	r7, r9
 8001110:	4646      	mov	r6, r8
 8001112:	46d6      	mov	lr, sl
 8001114:	000d      	movs	r5, r1
 8001116:	0004      	movs	r4, r0
 8001118:	b5c0      	push	{r6, r7, lr}
 800111a:	001f      	movs	r7, r3
 800111c:	0011      	movs	r1, r2
 800111e:	0328      	lsls	r0, r5, #12
 8001120:	0f62      	lsrs	r2, r4, #29
 8001122:	0a40      	lsrs	r0, r0, #9
 8001124:	4310      	orrs	r0, r2
 8001126:	007a      	lsls	r2, r7, #1
 8001128:	0d52      	lsrs	r2, r2, #21
 800112a:	00e3      	lsls	r3, r4, #3
 800112c:	033c      	lsls	r4, r7, #12
 800112e:	4691      	mov	r9, r2
 8001130:	0a64      	lsrs	r4, r4, #9
 8001132:	0ffa      	lsrs	r2, r7, #31
 8001134:	0f4f      	lsrs	r7, r1, #29
 8001136:	006e      	lsls	r6, r5, #1
 8001138:	4327      	orrs	r7, r4
 800113a:	4692      	mov	sl, r2
 800113c:	46b8      	mov	r8, r7
 800113e:	0d76      	lsrs	r6, r6, #21
 8001140:	0fed      	lsrs	r5, r5, #31
 8001142:	00c9      	lsls	r1, r1, #3
 8001144:	4295      	cmp	r5, r2
 8001146:	d100      	bne.n	800114a <__aeabi_dadd+0x3e>
 8001148:	e099      	b.n	800127e <__aeabi_dadd+0x172>
 800114a:	464c      	mov	r4, r9
 800114c:	1b34      	subs	r4, r6, r4
 800114e:	46a4      	mov	ip, r4
 8001150:	2c00      	cmp	r4, #0
 8001152:	dc00      	bgt.n	8001156 <__aeabi_dadd+0x4a>
 8001154:	e07c      	b.n	8001250 <__aeabi_dadd+0x144>
 8001156:	464a      	mov	r2, r9
 8001158:	2a00      	cmp	r2, #0
 800115a:	d100      	bne.n	800115e <__aeabi_dadd+0x52>
 800115c:	e0b8      	b.n	80012d0 <__aeabi_dadd+0x1c4>
 800115e:	4ac5      	ldr	r2, [pc, #788]	; (8001474 <__aeabi_dadd+0x368>)
 8001160:	4296      	cmp	r6, r2
 8001162:	d100      	bne.n	8001166 <__aeabi_dadd+0x5a>
 8001164:	e11c      	b.n	80013a0 <__aeabi_dadd+0x294>
 8001166:	2280      	movs	r2, #128	; 0x80
 8001168:	003c      	movs	r4, r7
 800116a:	0412      	lsls	r2, r2, #16
 800116c:	4314      	orrs	r4, r2
 800116e:	46a0      	mov	r8, r4
 8001170:	4662      	mov	r2, ip
 8001172:	2a38      	cmp	r2, #56	; 0x38
 8001174:	dd00      	ble.n	8001178 <__aeabi_dadd+0x6c>
 8001176:	e161      	b.n	800143c <__aeabi_dadd+0x330>
 8001178:	2a1f      	cmp	r2, #31
 800117a:	dd00      	ble.n	800117e <__aeabi_dadd+0x72>
 800117c:	e1cc      	b.n	8001518 <__aeabi_dadd+0x40c>
 800117e:	4664      	mov	r4, ip
 8001180:	2220      	movs	r2, #32
 8001182:	1b12      	subs	r2, r2, r4
 8001184:	4644      	mov	r4, r8
 8001186:	4094      	lsls	r4, r2
 8001188:	000f      	movs	r7, r1
 800118a:	46a1      	mov	r9, r4
 800118c:	4664      	mov	r4, ip
 800118e:	4091      	lsls	r1, r2
 8001190:	40e7      	lsrs	r7, r4
 8001192:	464c      	mov	r4, r9
 8001194:	1e4a      	subs	r2, r1, #1
 8001196:	4191      	sbcs	r1, r2
 8001198:	433c      	orrs	r4, r7
 800119a:	4642      	mov	r2, r8
 800119c:	4321      	orrs	r1, r4
 800119e:	4664      	mov	r4, ip
 80011a0:	40e2      	lsrs	r2, r4
 80011a2:	1a80      	subs	r0, r0, r2
 80011a4:	1a5c      	subs	r4, r3, r1
 80011a6:	42a3      	cmp	r3, r4
 80011a8:	419b      	sbcs	r3, r3
 80011aa:	425f      	negs	r7, r3
 80011ac:	1bc7      	subs	r7, r0, r7
 80011ae:	023b      	lsls	r3, r7, #8
 80011b0:	d400      	bmi.n	80011b4 <__aeabi_dadd+0xa8>
 80011b2:	e0d0      	b.n	8001356 <__aeabi_dadd+0x24a>
 80011b4:	027f      	lsls	r7, r7, #9
 80011b6:	0a7f      	lsrs	r7, r7, #9
 80011b8:	2f00      	cmp	r7, #0
 80011ba:	d100      	bne.n	80011be <__aeabi_dadd+0xb2>
 80011bc:	e0ff      	b.n	80013be <__aeabi_dadd+0x2b2>
 80011be:	0038      	movs	r0, r7
 80011c0:	f001 fe5a 	bl	8002e78 <__clzsi2>
 80011c4:	0001      	movs	r1, r0
 80011c6:	3908      	subs	r1, #8
 80011c8:	2320      	movs	r3, #32
 80011ca:	0022      	movs	r2, r4
 80011cc:	1a5b      	subs	r3, r3, r1
 80011ce:	408f      	lsls	r7, r1
 80011d0:	40da      	lsrs	r2, r3
 80011d2:	408c      	lsls	r4, r1
 80011d4:	4317      	orrs	r7, r2
 80011d6:	42b1      	cmp	r1, r6
 80011d8:	da00      	bge.n	80011dc <__aeabi_dadd+0xd0>
 80011da:	e0ff      	b.n	80013dc <__aeabi_dadd+0x2d0>
 80011dc:	1b89      	subs	r1, r1, r6
 80011de:	1c4b      	adds	r3, r1, #1
 80011e0:	2b1f      	cmp	r3, #31
 80011e2:	dd00      	ble.n	80011e6 <__aeabi_dadd+0xda>
 80011e4:	e0a8      	b.n	8001338 <__aeabi_dadd+0x22c>
 80011e6:	2220      	movs	r2, #32
 80011e8:	0039      	movs	r1, r7
 80011ea:	1ad2      	subs	r2, r2, r3
 80011ec:	0020      	movs	r0, r4
 80011ee:	4094      	lsls	r4, r2
 80011f0:	4091      	lsls	r1, r2
 80011f2:	40d8      	lsrs	r0, r3
 80011f4:	1e62      	subs	r2, r4, #1
 80011f6:	4194      	sbcs	r4, r2
 80011f8:	40df      	lsrs	r7, r3
 80011fa:	2600      	movs	r6, #0
 80011fc:	4301      	orrs	r1, r0
 80011fe:	430c      	orrs	r4, r1
 8001200:	0763      	lsls	r3, r4, #29
 8001202:	d009      	beq.n	8001218 <__aeabi_dadd+0x10c>
 8001204:	230f      	movs	r3, #15
 8001206:	4023      	ands	r3, r4
 8001208:	2b04      	cmp	r3, #4
 800120a:	d005      	beq.n	8001218 <__aeabi_dadd+0x10c>
 800120c:	1d23      	adds	r3, r4, #4
 800120e:	42a3      	cmp	r3, r4
 8001210:	41a4      	sbcs	r4, r4
 8001212:	4264      	negs	r4, r4
 8001214:	193f      	adds	r7, r7, r4
 8001216:	001c      	movs	r4, r3
 8001218:	023b      	lsls	r3, r7, #8
 800121a:	d400      	bmi.n	800121e <__aeabi_dadd+0x112>
 800121c:	e09e      	b.n	800135c <__aeabi_dadd+0x250>
 800121e:	4b95      	ldr	r3, [pc, #596]	; (8001474 <__aeabi_dadd+0x368>)
 8001220:	3601      	adds	r6, #1
 8001222:	429e      	cmp	r6, r3
 8001224:	d100      	bne.n	8001228 <__aeabi_dadd+0x11c>
 8001226:	e0b7      	b.n	8001398 <__aeabi_dadd+0x28c>
 8001228:	4a93      	ldr	r2, [pc, #588]	; (8001478 <__aeabi_dadd+0x36c>)
 800122a:	08e4      	lsrs	r4, r4, #3
 800122c:	4017      	ands	r7, r2
 800122e:	077b      	lsls	r3, r7, #29
 8001230:	0571      	lsls	r1, r6, #21
 8001232:	027f      	lsls	r7, r7, #9
 8001234:	4323      	orrs	r3, r4
 8001236:	0b3f      	lsrs	r7, r7, #12
 8001238:	0d4a      	lsrs	r2, r1, #21
 800123a:	0512      	lsls	r2, r2, #20
 800123c:	433a      	orrs	r2, r7
 800123e:	07ed      	lsls	r5, r5, #31
 8001240:	432a      	orrs	r2, r5
 8001242:	0018      	movs	r0, r3
 8001244:	0011      	movs	r1, r2
 8001246:	bce0      	pop	{r5, r6, r7}
 8001248:	46ba      	mov	sl, r7
 800124a:	46b1      	mov	r9, r6
 800124c:	46a8      	mov	r8, r5
 800124e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001250:	2c00      	cmp	r4, #0
 8001252:	d04b      	beq.n	80012ec <__aeabi_dadd+0x1e0>
 8001254:	464c      	mov	r4, r9
 8001256:	1ba4      	subs	r4, r4, r6
 8001258:	46a4      	mov	ip, r4
 800125a:	2e00      	cmp	r6, #0
 800125c:	d000      	beq.n	8001260 <__aeabi_dadd+0x154>
 800125e:	e123      	b.n	80014a8 <__aeabi_dadd+0x39c>
 8001260:	0004      	movs	r4, r0
 8001262:	431c      	orrs	r4, r3
 8001264:	d100      	bne.n	8001268 <__aeabi_dadd+0x15c>
 8001266:	e1af      	b.n	80015c8 <__aeabi_dadd+0x4bc>
 8001268:	4662      	mov	r2, ip
 800126a:	1e54      	subs	r4, r2, #1
 800126c:	2a01      	cmp	r2, #1
 800126e:	d100      	bne.n	8001272 <__aeabi_dadd+0x166>
 8001270:	e215      	b.n	800169e <__aeabi_dadd+0x592>
 8001272:	4d80      	ldr	r5, [pc, #512]	; (8001474 <__aeabi_dadd+0x368>)
 8001274:	45ac      	cmp	ip, r5
 8001276:	d100      	bne.n	800127a <__aeabi_dadd+0x16e>
 8001278:	e1c8      	b.n	800160c <__aeabi_dadd+0x500>
 800127a:	46a4      	mov	ip, r4
 800127c:	e11b      	b.n	80014b6 <__aeabi_dadd+0x3aa>
 800127e:	464a      	mov	r2, r9
 8001280:	1ab2      	subs	r2, r6, r2
 8001282:	4694      	mov	ip, r2
 8001284:	2a00      	cmp	r2, #0
 8001286:	dc00      	bgt.n	800128a <__aeabi_dadd+0x17e>
 8001288:	e0ac      	b.n	80013e4 <__aeabi_dadd+0x2d8>
 800128a:	464a      	mov	r2, r9
 800128c:	2a00      	cmp	r2, #0
 800128e:	d043      	beq.n	8001318 <__aeabi_dadd+0x20c>
 8001290:	4a78      	ldr	r2, [pc, #480]	; (8001474 <__aeabi_dadd+0x368>)
 8001292:	4296      	cmp	r6, r2
 8001294:	d100      	bne.n	8001298 <__aeabi_dadd+0x18c>
 8001296:	e1af      	b.n	80015f8 <__aeabi_dadd+0x4ec>
 8001298:	2280      	movs	r2, #128	; 0x80
 800129a:	003c      	movs	r4, r7
 800129c:	0412      	lsls	r2, r2, #16
 800129e:	4314      	orrs	r4, r2
 80012a0:	46a0      	mov	r8, r4
 80012a2:	4662      	mov	r2, ip
 80012a4:	2a38      	cmp	r2, #56	; 0x38
 80012a6:	dc67      	bgt.n	8001378 <__aeabi_dadd+0x26c>
 80012a8:	2a1f      	cmp	r2, #31
 80012aa:	dc00      	bgt.n	80012ae <__aeabi_dadd+0x1a2>
 80012ac:	e15f      	b.n	800156e <__aeabi_dadd+0x462>
 80012ae:	4647      	mov	r7, r8
 80012b0:	3a20      	subs	r2, #32
 80012b2:	40d7      	lsrs	r7, r2
 80012b4:	4662      	mov	r2, ip
 80012b6:	2a20      	cmp	r2, #32
 80012b8:	d005      	beq.n	80012c6 <__aeabi_dadd+0x1ba>
 80012ba:	4664      	mov	r4, ip
 80012bc:	2240      	movs	r2, #64	; 0x40
 80012be:	1b12      	subs	r2, r2, r4
 80012c0:	4644      	mov	r4, r8
 80012c2:	4094      	lsls	r4, r2
 80012c4:	4321      	orrs	r1, r4
 80012c6:	1e4a      	subs	r2, r1, #1
 80012c8:	4191      	sbcs	r1, r2
 80012ca:	000c      	movs	r4, r1
 80012cc:	433c      	orrs	r4, r7
 80012ce:	e057      	b.n	8001380 <__aeabi_dadd+0x274>
 80012d0:	003a      	movs	r2, r7
 80012d2:	430a      	orrs	r2, r1
 80012d4:	d100      	bne.n	80012d8 <__aeabi_dadd+0x1cc>
 80012d6:	e105      	b.n	80014e4 <__aeabi_dadd+0x3d8>
 80012d8:	0022      	movs	r2, r4
 80012da:	3a01      	subs	r2, #1
 80012dc:	2c01      	cmp	r4, #1
 80012de:	d100      	bne.n	80012e2 <__aeabi_dadd+0x1d6>
 80012e0:	e182      	b.n	80015e8 <__aeabi_dadd+0x4dc>
 80012e2:	4c64      	ldr	r4, [pc, #400]	; (8001474 <__aeabi_dadd+0x368>)
 80012e4:	45a4      	cmp	ip, r4
 80012e6:	d05b      	beq.n	80013a0 <__aeabi_dadd+0x294>
 80012e8:	4694      	mov	ip, r2
 80012ea:	e741      	b.n	8001170 <__aeabi_dadd+0x64>
 80012ec:	4c63      	ldr	r4, [pc, #396]	; (800147c <__aeabi_dadd+0x370>)
 80012ee:	1c77      	adds	r7, r6, #1
 80012f0:	4227      	tst	r7, r4
 80012f2:	d000      	beq.n	80012f6 <__aeabi_dadd+0x1ea>
 80012f4:	e0c4      	b.n	8001480 <__aeabi_dadd+0x374>
 80012f6:	0004      	movs	r4, r0
 80012f8:	431c      	orrs	r4, r3
 80012fa:	2e00      	cmp	r6, #0
 80012fc:	d000      	beq.n	8001300 <__aeabi_dadd+0x1f4>
 80012fe:	e169      	b.n	80015d4 <__aeabi_dadd+0x4c8>
 8001300:	2c00      	cmp	r4, #0
 8001302:	d100      	bne.n	8001306 <__aeabi_dadd+0x1fa>
 8001304:	e1bf      	b.n	8001686 <__aeabi_dadd+0x57a>
 8001306:	4644      	mov	r4, r8
 8001308:	430c      	orrs	r4, r1
 800130a:	d000      	beq.n	800130e <__aeabi_dadd+0x202>
 800130c:	e1d0      	b.n	80016b0 <__aeabi_dadd+0x5a4>
 800130e:	0742      	lsls	r2, r0, #29
 8001310:	08db      	lsrs	r3, r3, #3
 8001312:	4313      	orrs	r3, r2
 8001314:	08c0      	lsrs	r0, r0, #3
 8001316:	e029      	b.n	800136c <__aeabi_dadd+0x260>
 8001318:	003a      	movs	r2, r7
 800131a:	430a      	orrs	r2, r1
 800131c:	d100      	bne.n	8001320 <__aeabi_dadd+0x214>
 800131e:	e170      	b.n	8001602 <__aeabi_dadd+0x4f6>
 8001320:	4662      	mov	r2, ip
 8001322:	4664      	mov	r4, ip
 8001324:	3a01      	subs	r2, #1
 8001326:	2c01      	cmp	r4, #1
 8001328:	d100      	bne.n	800132c <__aeabi_dadd+0x220>
 800132a:	e0e0      	b.n	80014ee <__aeabi_dadd+0x3e2>
 800132c:	4c51      	ldr	r4, [pc, #324]	; (8001474 <__aeabi_dadd+0x368>)
 800132e:	45a4      	cmp	ip, r4
 8001330:	d100      	bne.n	8001334 <__aeabi_dadd+0x228>
 8001332:	e161      	b.n	80015f8 <__aeabi_dadd+0x4ec>
 8001334:	4694      	mov	ip, r2
 8001336:	e7b4      	b.n	80012a2 <__aeabi_dadd+0x196>
 8001338:	003a      	movs	r2, r7
 800133a:	391f      	subs	r1, #31
 800133c:	40ca      	lsrs	r2, r1
 800133e:	0011      	movs	r1, r2
 8001340:	2b20      	cmp	r3, #32
 8001342:	d003      	beq.n	800134c <__aeabi_dadd+0x240>
 8001344:	2240      	movs	r2, #64	; 0x40
 8001346:	1ad3      	subs	r3, r2, r3
 8001348:	409f      	lsls	r7, r3
 800134a:	433c      	orrs	r4, r7
 800134c:	1e63      	subs	r3, r4, #1
 800134e:	419c      	sbcs	r4, r3
 8001350:	2700      	movs	r7, #0
 8001352:	2600      	movs	r6, #0
 8001354:	430c      	orrs	r4, r1
 8001356:	0763      	lsls	r3, r4, #29
 8001358:	d000      	beq.n	800135c <__aeabi_dadd+0x250>
 800135a:	e753      	b.n	8001204 <__aeabi_dadd+0xf8>
 800135c:	46b4      	mov	ip, r6
 800135e:	08e4      	lsrs	r4, r4, #3
 8001360:	077b      	lsls	r3, r7, #29
 8001362:	4323      	orrs	r3, r4
 8001364:	08f8      	lsrs	r0, r7, #3
 8001366:	4a43      	ldr	r2, [pc, #268]	; (8001474 <__aeabi_dadd+0x368>)
 8001368:	4594      	cmp	ip, r2
 800136a:	d01d      	beq.n	80013a8 <__aeabi_dadd+0x29c>
 800136c:	4662      	mov	r2, ip
 800136e:	0307      	lsls	r7, r0, #12
 8001370:	0552      	lsls	r2, r2, #21
 8001372:	0b3f      	lsrs	r7, r7, #12
 8001374:	0d52      	lsrs	r2, r2, #21
 8001376:	e760      	b.n	800123a <__aeabi_dadd+0x12e>
 8001378:	4644      	mov	r4, r8
 800137a:	430c      	orrs	r4, r1
 800137c:	1e62      	subs	r2, r4, #1
 800137e:	4194      	sbcs	r4, r2
 8001380:	18e4      	adds	r4, r4, r3
 8001382:	429c      	cmp	r4, r3
 8001384:	419b      	sbcs	r3, r3
 8001386:	425f      	negs	r7, r3
 8001388:	183f      	adds	r7, r7, r0
 800138a:	023b      	lsls	r3, r7, #8
 800138c:	d5e3      	bpl.n	8001356 <__aeabi_dadd+0x24a>
 800138e:	4b39      	ldr	r3, [pc, #228]	; (8001474 <__aeabi_dadd+0x368>)
 8001390:	3601      	adds	r6, #1
 8001392:	429e      	cmp	r6, r3
 8001394:	d000      	beq.n	8001398 <__aeabi_dadd+0x28c>
 8001396:	e0b5      	b.n	8001504 <__aeabi_dadd+0x3f8>
 8001398:	0032      	movs	r2, r6
 800139a:	2700      	movs	r7, #0
 800139c:	2300      	movs	r3, #0
 800139e:	e74c      	b.n	800123a <__aeabi_dadd+0x12e>
 80013a0:	0742      	lsls	r2, r0, #29
 80013a2:	08db      	lsrs	r3, r3, #3
 80013a4:	4313      	orrs	r3, r2
 80013a6:	08c0      	lsrs	r0, r0, #3
 80013a8:	001a      	movs	r2, r3
 80013aa:	4302      	orrs	r2, r0
 80013ac:	d100      	bne.n	80013b0 <__aeabi_dadd+0x2a4>
 80013ae:	e1e1      	b.n	8001774 <__aeabi_dadd+0x668>
 80013b0:	2780      	movs	r7, #128	; 0x80
 80013b2:	033f      	lsls	r7, r7, #12
 80013b4:	4307      	orrs	r7, r0
 80013b6:	033f      	lsls	r7, r7, #12
 80013b8:	4a2e      	ldr	r2, [pc, #184]	; (8001474 <__aeabi_dadd+0x368>)
 80013ba:	0b3f      	lsrs	r7, r7, #12
 80013bc:	e73d      	b.n	800123a <__aeabi_dadd+0x12e>
 80013be:	0020      	movs	r0, r4
 80013c0:	f001 fd5a 	bl	8002e78 <__clzsi2>
 80013c4:	0001      	movs	r1, r0
 80013c6:	3118      	adds	r1, #24
 80013c8:	291f      	cmp	r1, #31
 80013ca:	dc00      	bgt.n	80013ce <__aeabi_dadd+0x2c2>
 80013cc:	e6fc      	b.n	80011c8 <__aeabi_dadd+0xbc>
 80013ce:	3808      	subs	r0, #8
 80013d0:	4084      	lsls	r4, r0
 80013d2:	0027      	movs	r7, r4
 80013d4:	2400      	movs	r4, #0
 80013d6:	42b1      	cmp	r1, r6
 80013d8:	db00      	blt.n	80013dc <__aeabi_dadd+0x2d0>
 80013da:	e6ff      	b.n	80011dc <__aeabi_dadd+0xd0>
 80013dc:	4a26      	ldr	r2, [pc, #152]	; (8001478 <__aeabi_dadd+0x36c>)
 80013de:	1a76      	subs	r6, r6, r1
 80013e0:	4017      	ands	r7, r2
 80013e2:	e70d      	b.n	8001200 <__aeabi_dadd+0xf4>
 80013e4:	2a00      	cmp	r2, #0
 80013e6:	d02f      	beq.n	8001448 <__aeabi_dadd+0x33c>
 80013e8:	464a      	mov	r2, r9
 80013ea:	1b92      	subs	r2, r2, r6
 80013ec:	4694      	mov	ip, r2
 80013ee:	2e00      	cmp	r6, #0
 80013f0:	d100      	bne.n	80013f4 <__aeabi_dadd+0x2e8>
 80013f2:	e0ad      	b.n	8001550 <__aeabi_dadd+0x444>
 80013f4:	4a1f      	ldr	r2, [pc, #124]	; (8001474 <__aeabi_dadd+0x368>)
 80013f6:	4591      	cmp	r9, r2
 80013f8:	d100      	bne.n	80013fc <__aeabi_dadd+0x2f0>
 80013fa:	e10f      	b.n	800161c <__aeabi_dadd+0x510>
 80013fc:	2280      	movs	r2, #128	; 0x80
 80013fe:	0412      	lsls	r2, r2, #16
 8001400:	4310      	orrs	r0, r2
 8001402:	4662      	mov	r2, ip
 8001404:	2a38      	cmp	r2, #56	; 0x38
 8001406:	dd00      	ble.n	800140a <__aeabi_dadd+0x2fe>
 8001408:	e10f      	b.n	800162a <__aeabi_dadd+0x51e>
 800140a:	2a1f      	cmp	r2, #31
 800140c:	dd00      	ble.n	8001410 <__aeabi_dadd+0x304>
 800140e:	e180      	b.n	8001712 <__aeabi_dadd+0x606>
 8001410:	4664      	mov	r4, ip
 8001412:	2220      	movs	r2, #32
 8001414:	001e      	movs	r6, r3
 8001416:	1b12      	subs	r2, r2, r4
 8001418:	4667      	mov	r7, ip
 800141a:	0004      	movs	r4, r0
 800141c:	4093      	lsls	r3, r2
 800141e:	4094      	lsls	r4, r2
 8001420:	40fe      	lsrs	r6, r7
 8001422:	1e5a      	subs	r2, r3, #1
 8001424:	4193      	sbcs	r3, r2
 8001426:	40f8      	lsrs	r0, r7
 8001428:	4334      	orrs	r4, r6
 800142a:	431c      	orrs	r4, r3
 800142c:	4480      	add	r8, r0
 800142e:	1864      	adds	r4, r4, r1
 8001430:	428c      	cmp	r4, r1
 8001432:	41bf      	sbcs	r7, r7
 8001434:	427f      	negs	r7, r7
 8001436:	464e      	mov	r6, r9
 8001438:	4447      	add	r7, r8
 800143a:	e7a6      	b.n	800138a <__aeabi_dadd+0x27e>
 800143c:	4642      	mov	r2, r8
 800143e:	430a      	orrs	r2, r1
 8001440:	0011      	movs	r1, r2
 8001442:	1e4a      	subs	r2, r1, #1
 8001444:	4191      	sbcs	r1, r2
 8001446:	e6ad      	b.n	80011a4 <__aeabi_dadd+0x98>
 8001448:	4c0c      	ldr	r4, [pc, #48]	; (800147c <__aeabi_dadd+0x370>)
 800144a:	1c72      	adds	r2, r6, #1
 800144c:	4222      	tst	r2, r4
 800144e:	d000      	beq.n	8001452 <__aeabi_dadd+0x346>
 8001450:	e0a1      	b.n	8001596 <__aeabi_dadd+0x48a>
 8001452:	0002      	movs	r2, r0
 8001454:	431a      	orrs	r2, r3
 8001456:	2e00      	cmp	r6, #0
 8001458:	d000      	beq.n	800145c <__aeabi_dadd+0x350>
 800145a:	e0fa      	b.n	8001652 <__aeabi_dadd+0x546>
 800145c:	2a00      	cmp	r2, #0
 800145e:	d100      	bne.n	8001462 <__aeabi_dadd+0x356>
 8001460:	e145      	b.n	80016ee <__aeabi_dadd+0x5e2>
 8001462:	003a      	movs	r2, r7
 8001464:	430a      	orrs	r2, r1
 8001466:	d000      	beq.n	800146a <__aeabi_dadd+0x35e>
 8001468:	e146      	b.n	80016f8 <__aeabi_dadd+0x5ec>
 800146a:	0742      	lsls	r2, r0, #29
 800146c:	08db      	lsrs	r3, r3, #3
 800146e:	4313      	orrs	r3, r2
 8001470:	08c0      	lsrs	r0, r0, #3
 8001472:	e77b      	b.n	800136c <__aeabi_dadd+0x260>
 8001474:	000007ff 	.word	0x000007ff
 8001478:	ff7fffff 	.word	0xff7fffff
 800147c:	000007fe 	.word	0x000007fe
 8001480:	4647      	mov	r7, r8
 8001482:	1a5c      	subs	r4, r3, r1
 8001484:	1bc2      	subs	r2, r0, r7
 8001486:	42a3      	cmp	r3, r4
 8001488:	41bf      	sbcs	r7, r7
 800148a:	427f      	negs	r7, r7
 800148c:	46b9      	mov	r9, r7
 800148e:	0017      	movs	r7, r2
 8001490:	464a      	mov	r2, r9
 8001492:	1abf      	subs	r7, r7, r2
 8001494:	023a      	lsls	r2, r7, #8
 8001496:	d500      	bpl.n	800149a <__aeabi_dadd+0x38e>
 8001498:	e08d      	b.n	80015b6 <__aeabi_dadd+0x4aa>
 800149a:	0023      	movs	r3, r4
 800149c:	433b      	orrs	r3, r7
 800149e:	d000      	beq.n	80014a2 <__aeabi_dadd+0x396>
 80014a0:	e68a      	b.n	80011b8 <__aeabi_dadd+0xac>
 80014a2:	2000      	movs	r0, #0
 80014a4:	2500      	movs	r5, #0
 80014a6:	e761      	b.n	800136c <__aeabi_dadd+0x260>
 80014a8:	4cb4      	ldr	r4, [pc, #720]	; (800177c <__aeabi_dadd+0x670>)
 80014aa:	45a1      	cmp	r9, r4
 80014ac:	d100      	bne.n	80014b0 <__aeabi_dadd+0x3a4>
 80014ae:	e0ad      	b.n	800160c <__aeabi_dadd+0x500>
 80014b0:	2480      	movs	r4, #128	; 0x80
 80014b2:	0424      	lsls	r4, r4, #16
 80014b4:	4320      	orrs	r0, r4
 80014b6:	4664      	mov	r4, ip
 80014b8:	2c38      	cmp	r4, #56	; 0x38
 80014ba:	dc3d      	bgt.n	8001538 <__aeabi_dadd+0x42c>
 80014bc:	4662      	mov	r2, ip
 80014be:	2c1f      	cmp	r4, #31
 80014c0:	dd00      	ble.n	80014c4 <__aeabi_dadd+0x3b8>
 80014c2:	e0b7      	b.n	8001634 <__aeabi_dadd+0x528>
 80014c4:	2520      	movs	r5, #32
 80014c6:	001e      	movs	r6, r3
 80014c8:	1b2d      	subs	r5, r5, r4
 80014ca:	0004      	movs	r4, r0
 80014cc:	40ab      	lsls	r3, r5
 80014ce:	40ac      	lsls	r4, r5
 80014d0:	40d6      	lsrs	r6, r2
 80014d2:	40d0      	lsrs	r0, r2
 80014d4:	4642      	mov	r2, r8
 80014d6:	1e5d      	subs	r5, r3, #1
 80014d8:	41ab      	sbcs	r3, r5
 80014da:	4334      	orrs	r4, r6
 80014dc:	1a12      	subs	r2, r2, r0
 80014de:	4690      	mov	r8, r2
 80014e0:	4323      	orrs	r3, r4
 80014e2:	e02c      	b.n	800153e <__aeabi_dadd+0x432>
 80014e4:	0742      	lsls	r2, r0, #29
 80014e6:	08db      	lsrs	r3, r3, #3
 80014e8:	4313      	orrs	r3, r2
 80014ea:	08c0      	lsrs	r0, r0, #3
 80014ec:	e73b      	b.n	8001366 <__aeabi_dadd+0x25a>
 80014ee:	185c      	adds	r4, r3, r1
 80014f0:	429c      	cmp	r4, r3
 80014f2:	419b      	sbcs	r3, r3
 80014f4:	4440      	add	r0, r8
 80014f6:	425b      	negs	r3, r3
 80014f8:	18c7      	adds	r7, r0, r3
 80014fa:	2601      	movs	r6, #1
 80014fc:	023b      	lsls	r3, r7, #8
 80014fe:	d400      	bmi.n	8001502 <__aeabi_dadd+0x3f6>
 8001500:	e729      	b.n	8001356 <__aeabi_dadd+0x24a>
 8001502:	2602      	movs	r6, #2
 8001504:	4a9e      	ldr	r2, [pc, #632]	; (8001780 <__aeabi_dadd+0x674>)
 8001506:	0863      	lsrs	r3, r4, #1
 8001508:	4017      	ands	r7, r2
 800150a:	2201      	movs	r2, #1
 800150c:	4014      	ands	r4, r2
 800150e:	431c      	orrs	r4, r3
 8001510:	07fb      	lsls	r3, r7, #31
 8001512:	431c      	orrs	r4, r3
 8001514:	087f      	lsrs	r7, r7, #1
 8001516:	e673      	b.n	8001200 <__aeabi_dadd+0xf4>
 8001518:	4644      	mov	r4, r8
 800151a:	3a20      	subs	r2, #32
 800151c:	40d4      	lsrs	r4, r2
 800151e:	4662      	mov	r2, ip
 8001520:	2a20      	cmp	r2, #32
 8001522:	d005      	beq.n	8001530 <__aeabi_dadd+0x424>
 8001524:	4667      	mov	r7, ip
 8001526:	2240      	movs	r2, #64	; 0x40
 8001528:	1bd2      	subs	r2, r2, r7
 800152a:	4647      	mov	r7, r8
 800152c:	4097      	lsls	r7, r2
 800152e:	4339      	orrs	r1, r7
 8001530:	1e4a      	subs	r2, r1, #1
 8001532:	4191      	sbcs	r1, r2
 8001534:	4321      	orrs	r1, r4
 8001536:	e635      	b.n	80011a4 <__aeabi_dadd+0x98>
 8001538:	4303      	orrs	r3, r0
 800153a:	1e58      	subs	r0, r3, #1
 800153c:	4183      	sbcs	r3, r0
 800153e:	1acc      	subs	r4, r1, r3
 8001540:	42a1      	cmp	r1, r4
 8001542:	41bf      	sbcs	r7, r7
 8001544:	4643      	mov	r3, r8
 8001546:	427f      	negs	r7, r7
 8001548:	4655      	mov	r5, sl
 800154a:	464e      	mov	r6, r9
 800154c:	1bdf      	subs	r7, r3, r7
 800154e:	e62e      	b.n	80011ae <__aeabi_dadd+0xa2>
 8001550:	0002      	movs	r2, r0
 8001552:	431a      	orrs	r2, r3
 8001554:	d100      	bne.n	8001558 <__aeabi_dadd+0x44c>
 8001556:	e0bd      	b.n	80016d4 <__aeabi_dadd+0x5c8>
 8001558:	4662      	mov	r2, ip
 800155a:	4664      	mov	r4, ip
 800155c:	3a01      	subs	r2, #1
 800155e:	2c01      	cmp	r4, #1
 8001560:	d100      	bne.n	8001564 <__aeabi_dadd+0x458>
 8001562:	e0e5      	b.n	8001730 <__aeabi_dadd+0x624>
 8001564:	4c85      	ldr	r4, [pc, #532]	; (800177c <__aeabi_dadd+0x670>)
 8001566:	45a4      	cmp	ip, r4
 8001568:	d058      	beq.n	800161c <__aeabi_dadd+0x510>
 800156a:	4694      	mov	ip, r2
 800156c:	e749      	b.n	8001402 <__aeabi_dadd+0x2f6>
 800156e:	4664      	mov	r4, ip
 8001570:	2220      	movs	r2, #32
 8001572:	1b12      	subs	r2, r2, r4
 8001574:	4644      	mov	r4, r8
 8001576:	4094      	lsls	r4, r2
 8001578:	000f      	movs	r7, r1
 800157a:	46a1      	mov	r9, r4
 800157c:	4664      	mov	r4, ip
 800157e:	4091      	lsls	r1, r2
 8001580:	40e7      	lsrs	r7, r4
 8001582:	464c      	mov	r4, r9
 8001584:	1e4a      	subs	r2, r1, #1
 8001586:	4191      	sbcs	r1, r2
 8001588:	433c      	orrs	r4, r7
 800158a:	4642      	mov	r2, r8
 800158c:	430c      	orrs	r4, r1
 800158e:	4661      	mov	r1, ip
 8001590:	40ca      	lsrs	r2, r1
 8001592:	1880      	adds	r0, r0, r2
 8001594:	e6f4      	b.n	8001380 <__aeabi_dadd+0x274>
 8001596:	4c79      	ldr	r4, [pc, #484]	; (800177c <__aeabi_dadd+0x670>)
 8001598:	42a2      	cmp	r2, r4
 800159a:	d100      	bne.n	800159e <__aeabi_dadd+0x492>
 800159c:	e6fd      	b.n	800139a <__aeabi_dadd+0x28e>
 800159e:	1859      	adds	r1, r3, r1
 80015a0:	4299      	cmp	r1, r3
 80015a2:	419b      	sbcs	r3, r3
 80015a4:	4440      	add	r0, r8
 80015a6:	425f      	negs	r7, r3
 80015a8:	19c7      	adds	r7, r0, r7
 80015aa:	07fc      	lsls	r4, r7, #31
 80015ac:	0849      	lsrs	r1, r1, #1
 80015ae:	0016      	movs	r6, r2
 80015b0:	430c      	orrs	r4, r1
 80015b2:	087f      	lsrs	r7, r7, #1
 80015b4:	e6cf      	b.n	8001356 <__aeabi_dadd+0x24a>
 80015b6:	1acc      	subs	r4, r1, r3
 80015b8:	42a1      	cmp	r1, r4
 80015ba:	41bf      	sbcs	r7, r7
 80015bc:	4643      	mov	r3, r8
 80015be:	427f      	negs	r7, r7
 80015c0:	1a18      	subs	r0, r3, r0
 80015c2:	4655      	mov	r5, sl
 80015c4:	1bc7      	subs	r7, r0, r7
 80015c6:	e5f7      	b.n	80011b8 <__aeabi_dadd+0xac>
 80015c8:	08c9      	lsrs	r1, r1, #3
 80015ca:	077b      	lsls	r3, r7, #29
 80015cc:	4655      	mov	r5, sl
 80015ce:	430b      	orrs	r3, r1
 80015d0:	08f8      	lsrs	r0, r7, #3
 80015d2:	e6c8      	b.n	8001366 <__aeabi_dadd+0x25a>
 80015d4:	2c00      	cmp	r4, #0
 80015d6:	d000      	beq.n	80015da <__aeabi_dadd+0x4ce>
 80015d8:	e081      	b.n	80016de <__aeabi_dadd+0x5d2>
 80015da:	4643      	mov	r3, r8
 80015dc:	430b      	orrs	r3, r1
 80015de:	d115      	bne.n	800160c <__aeabi_dadd+0x500>
 80015e0:	2080      	movs	r0, #128	; 0x80
 80015e2:	2500      	movs	r5, #0
 80015e4:	0300      	lsls	r0, r0, #12
 80015e6:	e6e3      	b.n	80013b0 <__aeabi_dadd+0x2a4>
 80015e8:	1a5c      	subs	r4, r3, r1
 80015ea:	42a3      	cmp	r3, r4
 80015ec:	419b      	sbcs	r3, r3
 80015ee:	1bc7      	subs	r7, r0, r7
 80015f0:	425b      	negs	r3, r3
 80015f2:	2601      	movs	r6, #1
 80015f4:	1aff      	subs	r7, r7, r3
 80015f6:	e5da      	b.n	80011ae <__aeabi_dadd+0xa2>
 80015f8:	0742      	lsls	r2, r0, #29
 80015fa:	08db      	lsrs	r3, r3, #3
 80015fc:	4313      	orrs	r3, r2
 80015fe:	08c0      	lsrs	r0, r0, #3
 8001600:	e6d2      	b.n	80013a8 <__aeabi_dadd+0x29c>
 8001602:	0742      	lsls	r2, r0, #29
 8001604:	08db      	lsrs	r3, r3, #3
 8001606:	4313      	orrs	r3, r2
 8001608:	08c0      	lsrs	r0, r0, #3
 800160a:	e6ac      	b.n	8001366 <__aeabi_dadd+0x25a>
 800160c:	4643      	mov	r3, r8
 800160e:	4642      	mov	r2, r8
 8001610:	08c9      	lsrs	r1, r1, #3
 8001612:	075b      	lsls	r3, r3, #29
 8001614:	4655      	mov	r5, sl
 8001616:	430b      	orrs	r3, r1
 8001618:	08d0      	lsrs	r0, r2, #3
 800161a:	e6c5      	b.n	80013a8 <__aeabi_dadd+0x29c>
 800161c:	4643      	mov	r3, r8
 800161e:	4642      	mov	r2, r8
 8001620:	075b      	lsls	r3, r3, #29
 8001622:	08c9      	lsrs	r1, r1, #3
 8001624:	430b      	orrs	r3, r1
 8001626:	08d0      	lsrs	r0, r2, #3
 8001628:	e6be      	b.n	80013a8 <__aeabi_dadd+0x29c>
 800162a:	4303      	orrs	r3, r0
 800162c:	001c      	movs	r4, r3
 800162e:	1e63      	subs	r3, r4, #1
 8001630:	419c      	sbcs	r4, r3
 8001632:	e6fc      	b.n	800142e <__aeabi_dadd+0x322>
 8001634:	0002      	movs	r2, r0
 8001636:	3c20      	subs	r4, #32
 8001638:	40e2      	lsrs	r2, r4
 800163a:	0014      	movs	r4, r2
 800163c:	4662      	mov	r2, ip
 800163e:	2a20      	cmp	r2, #32
 8001640:	d003      	beq.n	800164a <__aeabi_dadd+0x53e>
 8001642:	2540      	movs	r5, #64	; 0x40
 8001644:	1aad      	subs	r5, r5, r2
 8001646:	40a8      	lsls	r0, r5
 8001648:	4303      	orrs	r3, r0
 800164a:	1e58      	subs	r0, r3, #1
 800164c:	4183      	sbcs	r3, r0
 800164e:	4323      	orrs	r3, r4
 8001650:	e775      	b.n	800153e <__aeabi_dadd+0x432>
 8001652:	2a00      	cmp	r2, #0
 8001654:	d0e2      	beq.n	800161c <__aeabi_dadd+0x510>
 8001656:	003a      	movs	r2, r7
 8001658:	430a      	orrs	r2, r1
 800165a:	d0cd      	beq.n	80015f8 <__aeabi_dadd+0x4ec>
 800165c:	0742      	lsls	r2, r0, #29
 800165e:	08db      	lsrs	r3, r3, #3
 8001660:	4313      	orrs	r3, r2
 8001662:	2280      	movs	r2, #128	; 0x80
 8001664:	08c0      	lsrs	r0, r0, #3
 8001666:	0312      	lsls	r2, r2, #12
 8001668:	4210      	tst	r0, r2
 800166a:	d006      	beq.n	800167a <__aeabi_dadd+0x56e>
 800166c:	08fc      	lsrs	r4, r7, #3
 800166e:	4214      	tst	r4, r2
 8001670:	d103      	bne.n	800167a <__aeabi_dadd+0x56e>
 8001672:	0020      	movs	r0, r4
 8001674:	08cb      	lsrs	r3, r1, #3
 8001676:	077a      	lsls	r2, r7, #29
 8001678:	4313      	orrs	r3, r2
 800167a:	0f5a      	lsrs	r2, r3, #29
 800167c:	00db      	lsls	r3, r3, #3
 800167e:	0752      	lsls	r2, r2, #29
 8001680:	08db      	lsrs	r3, r3, #3
 8001682:	4313      	orrs	r3, r2
 8001684:	e690      	b.n	80013a8 <__aeabi_dadd+0x29c>
 8001686:	4643      	mov	r3, r8
 8001688:	430b      	orrs	r3, r1
 800168a:	d100      	bne.n	800168e <__aeabi_dadd+0x582>
 800168c:	e709      	b.n	80014a2 <__aeabi_dadd+0x396>
 800168e:	4643      	mov	r3, r8
 8001690:	4642      	mov	r2, r8
 8001692:	08c9      	lsrs	r1, r1, #3
 8001694:	075b      	lsls	r3, r3, #29
 8001696:	4655      	mov	r5, sl
 8001698:	430b      	orrs	r3, r1
 800169a:	08d0      	lsrs	r0, r2, #3
 800169c:	e666      	b.n	800136c <__aeabi_dadd+0x260>
 800169e:	1acc      	subs	r4, r1, r3
 80016a0:	42a1      	cmp	r1, r4
 80016a2:	4189      	sbcs	r1, r1
 80016a4:	1a3f      	subs	r7, r7, r0
 80016a6:	4249      	negs	r1, r1
 80016a8:	4655      	mov	r5, sl
 80016aa:	2601      	movs	r6, #1
 80016ac:	1a7f      	subs	r7, r7, r1
 80016ae:	e57e      	b.n	80011ae <__aeabi_dadd+0xa2>
 80016b0:	4642      	mov	r2, r8
 80016b2:	1a5c      	subs	r4, r3, r1
 80016b4:	1a87      	subs	r7, r0, r2
 80016b6:	42a3      	cmp	r3, r4
 80016b8:	4192      	sbcs	r2, r2
 80016ba:	4252      	negs	r2, r2
 80016bc:	1abf      	subs	r7, r7, r2
 80016be:	023a      	lsls	r2, r7, #8
 80016c0:	d53d      	bpl.n	800173e <__aeabi_dadd+0x632>
 80016c2:	1acc      	subs	r4, r1, r3
 80016c4:	42a1      	cmp	r1, r4
 80016c6:	4189      	sbcs	r1, r1
 80016c8:	4643      	mov	r3, r8
 80016ca:	4249      	negs	r1, r1
 80016cc:	1a1f      	subs	r7, r3, r0
 80016ce:	4655      	mov	r5, sl
 80016d0:	1a7f      	subs	r7, r7, r1
 80016d2:	e595      	b.n	8001200 <__aeabi_dadd+0xf4>
 80016d4:	077b      	lsls	r3, r7, #29
 80016d6:	08c9      	lsrs	r1, r1, #3
 80016d8:	430b      	orrs	r3, r1
 80016da:	08f8      	lsrs	r0, r7, #3
 80016dc:	e643      	b.n	8001366 <__aeabi_dadd+0x25a>
 80016de:	4644      	mov	r4, r8
 80016e0:	08db      	lsrs	r3, r3, #3
 80016e2:	430c      	orrs	r4, r1
 80016e4:	d130      	bne.n	8001748 <__aeabi_dadd+0x63c>
 80016e6:	0742      	lsls	r2, r0, #29
 80016e8:	4313      	orrs	r3, r2
 80016ea:	08c0      	lsrs	r0, r0, #3
 80016ec:	e65c      	b.n	80013a8 <__aeabi_dadd+0x29c>
 80016ee:	077b      	lsls	r3, r7, #29
 80016f0:	08c9      	lsrs	r1, r1, #3
 80016f2:	430b      	orrs	r3, r1
 80016f4:	08f8      	lsrs	r0, r7, #3
 80016f6:	e639      	b.n	800136c <__aeabi_dadd+0x260>
 80016f8:	185c      	adds	r4, r3, r1
 80016fa:	429c      	cmp	r4, r3
 80016fc:	419b      	sbcs	r3, r3
 80016fe:	4440      	add	r0, r8
 8001700:	425b      	negs	r3, r3
 8001702:	18c7      	adds	r7, r0, r3
 8001704:	023b      	lsls	r3, r7, #8
 8001706:	d400      	bmi.n	800170a <__aeabi_dadd+0x5fe>
 8001708:	e625      	b.n	8001356 <__aeabi_dadd+0x24a>
 800170a:	4b1d      	ldr	r3, [pc, #116]	; (8001780 <__aeabi_dadd+0x674>)
 800170c:	2601      	movs	r6, #1
 800170e:	401f      	ands	r7, r3
 8001710:	e621      	b.n	8001356 <__aeabi_dadd+0x24a>
 8001712:	0004      	movs	r4, r0
 8001714:	3a20      	subs	r2, #32
 8001716:	40d4      	lsrs	r4, r2
 8001718:	4662      	mov	r2, ip
 800171a:	2a20      	cmp	r2, #32
 800171c:	d004      	beq.n	8001728 <__aeabi_dadd+0x61c>
 800171e:	2240      	movs	r2, #64	; 0x40
 8001720:	4666      	mov	r6, ip
 8001722:	1b92      	subs	r2, r2, r6
 8001724:	4090      	lsls	r0, r2
 8001726:	4303      	orrs	r3, r0
 8001728:	1e5a      	subs	r2, r3, #1
 800172a:	4193      	sbcs	r3, r2
 800172c:	431c      	orrs	r4, r3
 800172e:	e67e      	b.n	800142e <__aeabi_dadd+0x322>
 8001730:	185c      	adds	r4, r3, r1
 8001732:	428c      	cmp	r4, r1
 8001734:	4189      	sbcs	r1, r1
 8001736:	4440      	add	r0, r8
 8001738:	4249      	negs	r1, r1
 800173a:	1847      	adds	r7, r0, r1
 800173c:	e6dd      	b.n	80014fa <__aeabi_dadd+0x3ee>
 800173e:	0023      	movs	r3, r4
 8001740:	433b      	orrs	r3, r7
 8001742:	d100      	bne.n	8001746 <__aeabi_dadd+0x63a>
 8001744:	e6ad      	b.n	80014a2 <__aeabi_dadd+0x396>
 8001746:	e606      	b.n	8001356 <__aeabi_dadd+0x24a>
 8001748:	0744      	lsls	r4, r0, #29
 800174a:	4323      	orrs	r3, r4
 800174c:	2480      	movs	r4, #128	; 0x80
 800174e:	08c0      	lsrs	r0, r0, #3
 8001750:	0324      	lsls	r4, r4, #12
 8001752:	4220      	tst	r0, r4
 8001754:	d008      	beq.n	8001768 <__aeabi_dadd+0x65c>
 8001756:	4642      	mov	r2, r8
 8001758:	08d6      	lsrs	r6, r2, #3
 800175a:	4226      	tst	r6, r4
 800175c:	d104      	bne.n	8001768 <__aeabi_dadd+0x65c>
 800175e:	4655      	mov	r5, sl
 8001760:	0030      	movs	r0, r6
 8001762:	08cb      	lsrs	r3, r1, #3
 8001764:	0751      	lsls	r1, r2, #29
 8001766:	430b      	orrs	r3, r1
 8001768:	0f5a      	lsrs	r2, r3, #29
 800176a:	00db      	lsls	r3, r3, #3
 800176c:	08db      	lsrs	r3, r3, #3
 800176e:	0752      	lsls	r2, r2, #29
 8001770:	4313      	orrs	r3, r2
 8001772:	e619      	b.n	80013a8 <__aeabi_dadd+0x29c>
 8001774:	2300      	movs	r3, #0
 8001776:	4a01      	ldr	r2, [pc, #4]	; (800177c <__aeabi_dadd+0x670>)
 8001778:	001f      	movs	r7, r3
 800177a:	e55e      	b.n	800123a <__aeabi_dadd+0x12e>
 800177c:	000007ff 	.word	0x000007ff
 8001780:	ff7fffff 	.word	0xff7fffff

08001784 <__aeabi_ddiv>:
 8001784:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001786:	4657      	mov	r7, sl
 8001788:	464e      	mov	r6, r9
 800178a:	4645      	mov	r5, r8
 800178c:	46de      	mov	lr, fp
 800178e:	b5e0      	push	{r5, r6, r7, lr}
 8001790:	4681      	mov	r9, r0
 8001792:	0005      	movs	r5, r0
 8001794:	030c      	lsls	r4, r1, #12
 8001796:	0048      	lsls	r0, r1, #1
 8001798:	4692      	mov	sl, r2
 800179a:	001f      	movs	r7, r3
 800179c:	b085      	sub	sp, #20
 800179e:	0b24      	lsrs	r4, r4, #12
 80017a0:	0d40      	lsrs	r0, r0, #21
 80017a2:	0fce      	lsrs	r6, r1, #31
 80017a4:	2800      	cmp	r0, #0
 80017a6:	d100      	bne.n	80017aa <__aeabi_ddiv+0x26>
 80017a8:	e156      	b.n	8001a58 <__aeabi_ddiv+0x2d4>
 80017aa:	4bd4      	ldr	r3, [pc, #848]	; (8001afc <__aeabi_ddiv+0x378>)
 80017ac:	4298      	cmp	r0, r3
 80017ae:	d100      	bne.n	80017b2 <__aeabi_ddiv+0x2e>
 80017b0:	e172      	b.n	8001a98 <__aeabi_ddiv+0x314>
 80017b2:	0f6b      	lsrs	r3, r5, #29
 80017b4:	00e4      	lsls	r4, r4, #3
 80017b6:	431c      	orrs	r4, r3
 80017b8:	2380      	movs	r3, #128	; 0x80
 80017ba:	041b      	lsls	r3, r3, #16
 80017bc:	4323      	orrs	r3, r4
 80017be:	4698      	mov	r8, r3
 80017c0:	4bcf      	ldr	r3, [pc, #828]	; (8001b00 <__aeabi_ddiv+0x37c>)
 80017c2:	00ed      	lsls	r5, r5, #3
 80017c4:	469b      	mov	fp, r3
 80017c6:	2300      	movs	r3, #0
 80017c8:	4699      	mov	r9, r3
 80017ca:	4483      	add	fp, r0
 80017cc:	9300      	str	r3, [sp, #0]
 80017ce:	033c      	lsls	r4, r7, #12
 80017d0:	007b      	lsls	r3, r7, #1
 80017d2:	4650      	mov	r0, sl
 80017d4:	0b24      	lsrs	r4, r4, #12
 80017d6:	0d5b      	lsrs	r3, r3, #21
 80017d8:	0fff      	lsrs	r7, r7, #31
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d100      	bne.n	80017e0 <__aeabi_ddiv+0x5c>
 80017de:	e11f      	b.n	8001a20 <__aeabi_ddiv+0x29c>
 80017e0:	4ac6      	ldr	r2, [pc, #792]	; (8001afc <__aeabi_ddiv+0x378>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d100      	bne.n	80017e8 <__aeabi_ddiv+0x64>
 80017e6:	e162      	b.n	8001aae <__aeabi_ddiv+0x32a>
 80017e8:	49c5      	ldr	r1, [pc, #788]	; (8001b00 <__aeabi_ddiv+0x37c>)
 80017ea:	0f42      	lsrs	r2, r0, #29
 80017ec:	468c      	mov	ip, r1
 80017ee:	00e4      	lsls	r4, r4, #3
 80017f0:	4659      	mov	r1, fp
 80017f2:	4314      	orrs	r4, r2
 80017f4:	2280      	movs	r2, #128	; 0x80
 80017f6:	4463      	add	r3, ip
 80017f8:	0412      	lsls	r2, r2, #16
 80017fa:	1acb      	subs	r3, r1, r3
 80017fc:	4314      	orrs	r4, r2
 80017fe:	469b      	mov	fp, r3
 8001800:	00c2      	lsls	r2, r0, #3
 8001802:	2000      	movs	r0, #0
 8001804:	0033      	movs	r3, r6
 8001806:	407b      	eors	r3, r7
 8001808:	469a      	mov	sl, r3
 800180a:	464b      	mov	r3, r9
 800180c:	2b0f      	cmp	r3, #15
 800180e:	d827      	bhi.n	8001860 <__aeabi_ddiv+0xdc>
 8001810:	49bc      	ldr	r1, [pc, #752]	; (8001b04 <__aeabi_ddiv+0x380>)
 8001812:	009b      	lsls	r3, r3, #2
 8001814:	58cb      	ldr	r3, [r1, r3]
 8001816:	469f      	mov	pc, r3
 8001818:	46b2      	mov	sl, r6
 800181a:	9b00      	ldr	r3, [sp, #0]
 800181c:	2b02      	cmp	r3, #2
 800181e:	d016      	beq.n	800184e <__aeabi_ddiv+0xca>
 8001820:	2b03      	cmp	r3, #3
 8001822:	d100      	bne.n	8001826 <__aeabi_ddiv+0xa2>
 8001824:	e28e      	b.n	8001d44 <__aeabi_ddiv+0x5c0>
 8001826:	2b01      	cmp	r3, #1
 8001828:	d000      	beq.n	800182c <__aeabi_ddiv+0xa8>
 800182a:	e0d9      	b.n	80019e0 <__aeabi_ddiv+0x25c>
 800182c:	2300      	movs	r3, #0
 800182e:	2400      	movs	r4, #0
 8001830:	2500      	movs	r5, #0
 8001832:	4652      	mov	r2, sl
 8001834:	051b      	lsls	r3, r3, #20
 8001836:	4323      	orrs	r3, r4
 8001838:	07d2      	lsls	r2, r2, #31
 800183a:	4313      	orrs	r3, r2
 800183c:	0028      	movs	r0, r5
 800183e:	0019      	movs	r1, r3
 8001840:	b005      	add	sp, #20
 8001842:	bcf0      	pop	{r4, r5, r6, r7}
 8001844:	46bb      	mov	fp, r7
 8001846:	46b2      	mov	sl, r6
 8001848:	46a9      	mov	r9, r5
 800184a:	46a0      	mov	r8, r4
 800184c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800184e:	2400      	movs	r4, #0
 8001850:	2500      	movs	r5, #0
 8001852:	4baa      	ldr	r3, [pc, #680]	; (8001afc <__aeabi_ddiv+0x378>)
 8001854:	e7ed      	b.n	8001832 <__aeabi_ddiv+0xae>
 8001856:	46ba      	mov	sl, r7
 8001858:	46a0      	mov	r8, r4
 800185a:	0015      	movs	r5, r2
 800185c:	9000      	str	r0, [sp, #0]
 800185e:	e7dc      	b.n	800181a <__aeabi_ddiv+0x96>
 8001860:	4544      	cmp	r4, r8
 8001862:	d200      	bcs.n	8001866 <__aeabi_ddiv+0xe2>
 8001864:	e1c7      	b.n	8001bf6 <__aeabi_ddiv+0x472>
 8001866:	d100      	bne.n	800186a <__aeabi_ddiv+0xe6>
 8001868:	e1c2      	b.n	8001bf0 <__aeabi_ddiv+0x46c>
 800186a:	2301      	movs	r3, #1
 800186c:	425b      	negs	r3, r3
 800186e:	469c      	mov	ip, r3
 8001870:	002e      	movs	r6, r5
 8001872:	4640      	mov	r0, r8
 8001874:	2500      	movs	r5, #0
 8001876:	44e3      	add	fp, ip
 8001878:	0223      	lsls	r3, r4, #8
 800187a:	0e14      	lsrs	r4, r2, #24
 800187c:	431c      	orrs	r4, r3
 800187e:	0c1b      	lsrs	r3, r3, #16
 8001880:	4699      	mov	r9, r3
 8001882:	0423      	lsls	r3, r4, #16
 8001884:	0c1f      	lsrs	r7, r3, #16
 8001886:	0212      	lsls	r2, r2, #8
 8001888:	4649      	mov	r1, r9
 800188a:	9200      	str	r2, [sp, #0]
 800188c:	9701      	str	r7, [sp, #4]
 800188e:	f7fe fce3 	bl	8000258 <__aeabi_uidivmod>
 8001892:	0002      	movs	r2, r0
 8001894:	437a      	muls	r2, r7
 8001896:	040b      	lsls	r3, r1, #16
 8001898:	0c31      	lsrs	r1, r6, #16
 800189a:	4680      	mov	r8, r0
 800189c:	4319      	orrs	r1, r3
 800189e:	428a      	cmp	r2, r1
 80018a0:	d907      	bls.n	80018b2 <__aeabi_ddiv+0x12e>
 80018a2:	2301      	movs	r3, #1
 80018a4:	425b      	negs	r3, r3
 80018a6:	469c      	mov	ip, r3
 80018a8:	1909      	adds	r1, r1, r4
 80018aa:	44e0      	add	r8, ip
 80018ac:	428c      	cmp	r4, r1
 80018ae:	d800      	bhi.n	80018b2 <__aeabi_ddiv+0x12e>
 80018b0:	e207      	b.n	8001cc2 <__aeabi_ddiv+0x53e>
 80018b2:	1a88      	subs	r0, r1, r2
 80018b4:	4649      	mov	r1, r9
 80018b6:	f7fe fccf 	bl	8000258 <__aeabi_uidivmod>
 80018ba:	0409      	lsls	r1, r1, #16
 80018bc:	468c      	mov	ip, r1
 80018be:	0431      	lsls	r1, r6, #16
 80018c0:	4666      	mov	r6, ip
 80018c2:	9a01      	ldr	r2, [sp, #4]
 80018c4:	0c09      	lsrs	r1, r1, #16
 80018c6:	4342      	muls	r2, r0
 80018c8:	0003      	movs	r3, r0
 80018ca:	4331      	orrs	r1, r6
 80018cc:	428a      	cmp	r2, r1
 80018ce:	d904      	bls.n	80018da <__aeabi_ddiv+0x156>
 80018d0:	1909      	adds	r1, r1, r4
 80018d2:	3b01      	subs	r3, #1
 80018d4:	428c      	cmp	r4, r1
 80018d6:	d800      	bhi.n	80018da <__aeabi_ddiv+0x156>
 80018d8:	e1ed      	b.n	8001cb6 <__aeabi_ddiv+0x532>
 80018da:	1a88      	subs	r0, r1, r2
 80018dc:	4642      	mov	r2, r8
 80018de:	0412      	lsls	r2, r2, #16
 80018e0:	431a      	orrs	r2, r3
 80018e2:	4690      	mov	r8, r2
 80018e4:	4641      	mov	r1, r8
 80018e6:	9b00      	ldr	r3, [sp, #0]
 80018e8:	040e      	lsls	r6, r1, #16
 80018ea:	0c1b      	lsrs	r3, r3, #16
 80018ec:	001f      	movs	r7, r3
 80018ee:	9302      	str	r3, [sp, #8]
 80018f0:	9b00      	ldr	r3, [sp, #0]
 80018f2:	0c36      	lsrs	r6, r6, #16
 80018f4:	041b      	lsls	r3, r3, #16
 80018f6:	0c19      	lsrs	r1, r3, #16
 80018f8:	000b      	movs	r3, r1
 80018fa:	4373      	muls	r3, r6
 80018fc:	0c12      	lsrs	r2, r2, #16
 80018fe:	437e      	muls	r6, r7
 8001900:	9103      	str	r1, [sp, #12]
 8001902:	4351      	muls	r1, r2
 8001904:	437a      	muls	r2, r7
 8001906:	0c1f      	lsrs	r7, r3, #16
 8001908:	46bc      	mov	ip, r7
 800190a:	1876      	adds	r6, r6, r1
 800190c:	4466      	add	r6, ip
 800190e:	42b1      	cmp	r1, r6
 8001910:	d903      	bls.n	800191a <__aeabi_ddiv+0x196>
 8001912:	2180      	movs	r1, #128	; 0x80
 8001914:	0249      	lsls	r1, r1, #9
 8001916:	468c      	mov	ip, r1
 8001918:	4462      	add	r2, ip
 800191a:	0c31      	lsrs	r1, r6, #16
 800191c:	188a      	adds	r2, r1, r2
 800191e:	0431      	lsls	r1, r6, #16
 8001920:	041e      	lsls	r6, r3, #16
 8001922:	0c36      	lsrs	r6, r6, #16
 8001924:	198e      	adds	r6, r1, r6
 8001926:	4290      	cmp	r0, r2
 8001928:	d302      	bcc.n	8001930 <__aeabi_ddiv+0x1ac>
 800192a:	d112      	bne.n	8001952 <__aeabi_ddiv+0x1ce>
 800192c:	42b5      	cmp	r5, r6
 800192e:	d210      	bcs.n	8001952 <__aeabi_ddiv+0x1ce>
 8001930:	4643      	mov	r3, r8
 8001932:	1e59      	subs	r1, r3, #1
 8001934:	9b00      	ldr	r3, [sp, #0]
 8001936:	469c      	mov	ip, r3
 8001938:	4465      	add	r5, ip
 800193a:	001f      	movs	r7, r3
 800193c:	429d      	cmp	r5, r3
 800193e:	419b      	sbcs	r3, r3
 8001940:	425b      	negs	r3, r3
 8001942:	191b      	adds	r3, r3, r4
 8001944:	18c0      	adds	r0, r0, r3
 8001946:	4284      	cmp	r4, r0
 8001948:	d200      	bcs.n	800194c <__aeabi_ddiv+0x1c8>
 800194a:	e1a0      	b.n	8001c8e <__aeabi_ddiv+0x50a>
 800194c:	d100      	bne.n	8001950 <__aeabi_ddiv+0x1cc>
 800194e:	e19b      	b.n	8001c88 <__aeabi_ddiv+0x504>
 8001950:	4688      	mov	r8, r1
 8001952:	1bae      	subs	r6, r5, r6
 8001954:	42b5      	cmp	r5, r6
 8001956:	41ad      	sbcs	r5, r5
 8001958:	1a80      	subs	r0, r0, r2
 800195a:	426d      	negs	r5, r5
 800195c:	1b40      	subs	r0, r0, r5
 800195e:	4284      	cmp	r4, r0
 8001960:	d100      	bne.n	8001964 <__aeabi_ddiv+0x1e0>
 8001962:	e1d5      	b.n	8001d10 <__aeabi_ddiv+0x58c>
 8001964:	4649      	mov	r1, r9
 8001966:	f7fe fc77 	bl	8000258 <__aeabi_uidivmod>
 800196a:	9a01      	ldr	r2, [sp, #4]
 800196c:	040b      	lsls	r3, r1, #16
 800196e:	4342      	muls	r2, r0
 8001970:	0c31      	lsrs	r1, r6, #16
 8001972:	0005      	movs	r5, r0
 8001974:	4319      	orrs	r1, r3
 8001976:	428a      	cmp	r2, r1
 8001978:	d900      	bls.n	800197c <__aeabi_ddiv+0x1f8>
 800197a:	e16c      	b.n	8001c56 <__aeabi_ddiv+0x4d2>
 800197c:	1a88      	subs	r0, r1, r2
 800197e:	4649      	mov	r1, r9
 8001980:	f7fe fc6a 	bl	8000258 <__aeabi_uidivmod>
 8001984:	9a01      	ldr	r2, [sp, #4]
 8001986:	0436      	lsls	r6, r6, #16
 8001988:	4342      	muls	r2, r0
 800198a:	0409      	lsls	r1, r1, #16
 800198c:	0c36      	lsrs	r6, r6, #16
 800198e:	0003      	movs	r3, r0
 8001990:	430e      	orrs	r6, r1
 8001992:	42b2      	cmp	r2, r6
 8001994:	d900      	bls.n	8001998 <__aeabi_ddiv+0x214>
 8001996:	e153      	b.n	8001c40 <__aeabi_ddiv+0x4bc>
 8001998:	9803      	ldr	r0, [sp, #12]
 800199a:	1ab6      	subs	r6, r6, r2
 800199c:	0002      	movs	r2, r0
 800199e:	042d      	lsls	r5, r5, #16
 80019a0:	431d      	orrs	r5, r3
 80019a2:	9f02      	ldr	r7, [sp, #8]
 80019a4:	042b      	lsls	r3, r5, #16
 80019a6:	0c1b      	lsrs	r3, r3, #16
 80019a8:	435a      	muls	r2, r3
 80019aa:	437b      	muls	r3, r7
 80019ac:	469c      	mov	ip, r3
 80019ae:	0c29      	lsrs	r1, r5, #16
 80019b0:	4348      	muls	r0, r1
 80019b2:	0c13      	lsrs	r3, r2, #16
 80019b4:	4484      	add	ip, r0
 80019b6:	4463      	add	r3, ip
 80019b8:	4379      	muls	r1, r7
 80019ba:	4298      	cmp	r0, r3
 80019bc:	d903      	bls.n	80019c6 <__aeabi_ddiv+0x242>
 80019be:	2080      	movs	r0, #128	; 0x80
 80019c0:	0240      	lsls	r0, r0, #9
 80019c2:	4684      	mov	ip, r0
 80019c4:	4461      	add	r1, ip
 80019c6:	0c18      	lsrs	r0, r3, #16
 80019c8:	0412      	lsls	r2, r2, #16
 80019ca:	041b      	lsls	r3, r3, #16
 80019cc:	0c12      	lsrs	r2, r2, #16
 80019ce:	1841      	adds	r1, r0, r1
 80019d0:	189b      	adds	r3, r3, r2
 80019d2:	428e      	cmp	r6, r1
 80019d4:	d200      	bcs.n	80019d8 <__aeabi_ddiv+0x254>
 80019d6:	e0ff      	b.n	8001bd8 <__aeabi_ddiv+0x454>
 80019d8:	d100      	bne.n	80019dc <__aeabi_ddiv+0x258>
 80019da:	e0fa      	b.n	8001bd2 <__aeabi_ddiv+0x44e>
 80019dc:	2301      	movs	r3, #1
 80019de:	431d      	orrs	r5, r3
 80019e0:	4a49      	ldr	r2, [pc, #292]	; (8001b08 <__aeabi_ddiv+0x384>)
 80019e2:	445a      	add	r2, fp
 80019e4:	2a00      	cmp	r2, #0
 80019e6:	dc00      	bgt.n	80019ea <__aeabi_ddiv+0x266>
 80019e8:	e0aa      	b.n	8001b40 <__aeabi_ddiv+0x3bc>
 80019ea:	076b      	lsls	r3, r5, #29
 80019ec:	d000      	beq.n	80019f0 <__aeabi_ddiv+0x26c>
 80019ee:	e13d      	b.n	8001c6c <__aeabi_ddiv+0x4e8>
 80019f0:	08ed      	lsrs	r5, r5, #3
 80019f2:	4643      	mov	r3, r8
 80019f4:	01db      	lsls	r3, r3, #7
 80019f6:	d506      	bpl.n	8001a06 <__aeabi_ddiv+0x282>
 80019f8:	4642      	mov	r2, r8
 80019fa:	4b44      	ldr	r3, [pc, #272]	; (8001b0c <__aeabi_ddiv+0x388>)
 80019fc:	401a      	ands	r2, r3
 80019fe:	4690      	mov	r8, r2
 8001a00:	2280      	movs	r2, #128	; 0x80
 8001a02:	00d2      	lsls	r2, r2, #3
 8001a04:	445a      	add	r2, fp
 8001a06:	4b42      	ldr	r3, [pc, #264]	; (8001b10 <__aeabi_ddiv+0x38c>)
 8001a08:	429a      	cmp	r2, r3
 8001a0a:	dd00      	ble.n	8001a0e <__aeabi_ddiv+0x28a>
 8001a0c:	e71f      	b.n	800184e <__aeabi_ddiv+0xca>
 8001a0e:	4643      	mov	r3, r8
 8001a10:	075b      	lsls	r3, r3, #29
 8001a12:	431d      	orrs	r5, r3
 8001a14:	4643      	mov	r3, r8
 8001a16:	0552      	lsls	r2, r2, #21
 8001a18:	025c      	lsls	r4, r3, #9
 8001a1a:	0b24      	lsrs	r4, r4, #12
 8001a1c:	0d53      	lsrs	r3, r2, #21
 8001a1e:	e708      	b.n	8001832 <__aeabi_ddiv+0xae>
 8001a20:	4652      	mov	r2, sl
 8001a22:	4322      	orrs	r2, r4
 8001a24:	d100      	bne.n	8001a28 <__aeabi_ddiv+0x2a4>
 8001a26:	e07b      	b.n	8001b20 <__aeabi_ddiv+0x39c>
 8001a28:	2c00      	cmp	r4, #0
 8001a2a:	d100      	bne.n	8001a2e <__aeabi_ddiv+0x2aa>
 8001a2c:	e0fa      	b.n	8001c24 <__aeabi_ddiv+0x4a0>
 8001a2e:	0020      	movs	r0, r4
 8001a30:	f001 fa22 	bl	8002e78 <__clzsi2>
 8001a34:	0002      	movs	r2, r0
 8001a36:	3a0b      	subs	r2, #11
 8001a38:	231d      	movs	r3, #29
 8001a3a:	0001      	movs	r1, r0
 8001a3c:	1a9b      	subs	r3, r3, r2
 8001a3e:	4652      	mov	r2, sl
 8001a40:	3908      	subs	r1, #8
 8001a42:	40da      	lsrs	r2, r3
 8001a44:	408c      	lsls	r4, r1
 8001a46:	4314      	orrs	r4, r2
 8001a48:	4652      	mov	r2, sl
 8001a4a:	408a      	lsls	r2, r1
 8001a4c:	4b31      	ldr	r3, [pc, #196]	; (8001b14 <__aeabi_ddiv+0x390>)
 8001a4e:	4458      	add	r0, fp
 8001a50:	469b      	mov	fp, r3
 8001a52:	4483      	add	fp, r0
 8001a54:	2000      	movs	r0, #0
 8001a56:	e6d5      	b.n	8001804 <__aeabi_ddiv+0x80>
 8001a58:	464b      	mov	r3, r9
 8001a5a:	4323      	orrs	r3, r4
 8001a5c:	4698      	mov	r8, r3
 8001a5e:	d044      	beq.n	8001aea <__aeabi_ddiv+0x366>
 8001a60:	2c00      	cmp	r4, #0
 8001a62:	d100      	bne.n	8001a66 <__aeabi_ddiv+0x2e2>
 8001a64:	e0ce      	b.n	8001c04 <__aeabi_ddiv+0x480>
 8001a66:	0020      	movs	r0, r4
 8001a68:	f001 fa06 	bl	8002e78 <__clzsi2>
 8001a6c:	0001      	movs	r1, r0
 8001a6e:	0002      	movs	r2, r0
 8001a70:	390b      	subs	r1, #11
 8001a72:	231d      	movs	r3, #29
 8001a74:	1a5b      	subs	r3, r3, r1
 8001a76:	4649      	mov	r1, r9
 8001a78:	0010      	movs	r0, r2
 8001a7a:	40d9      	lsrs	r1, r3
 8001a7c:	3808      	subs	r0, #8
 8001a7e:	4084      	lsls	r4, r0
 8001a80:	000b      	movs	r3, r1
 8001a82:	464d      	mov	r5, r9
 8001a84:	4323      	orrs	r3, r4
 8001a86:	4698      	mov	r8, r3
 8001a88:	4085      	lsls	r5, r0
 8001a8a:	4823      	ldr	r0, [pc, #140]	; (8001b18 <__aeabi_ddiv+0x394>)
 8001a8c:	1a83      	subs	r3, r0, r2
 8001a8e:	469b      	mov	fp, r3
 8001a90:	2300      	movs	r3, #0
 8001a92:	4699      	mov	r9, r3
 8001a94:	9300      	str	r3, [sp, #0]
 8001a96:	e69a      	b.n	80017ce <__aeabi_ddiv+0x4a>
 8001a98:	464b      	mov	r3, r9
 8001a9a:	4323      	orrs	r3, r4
 8001a9c:	4698      	mov	r8, r3
 8001a9e:	d11d      	bne.n	8001adc <__aeabi_ddiv+0x358>
 8001aa0:	2308      	movs	r3, #8
 8001aa2:	4699      	mov	r9, r3
 8001aa4:	3b06      	subs	r3, #6
 8001aa6:	2500      	movs	r5, #0
 8001aa8:	4683      	mov	fp, r0
 8001aaa:	9300      	str	r3, [sp, #0]
 8001aac:	e68f      	b.n	80017ce <__aeabi_ddiv+0x4a>
 8001aae:	4652      	mov	r2, sl
 8001ab0:	4322      	orrs	r2, r4
 8001ab2:	d109      	bne.n	8001ac8 <__aeabi_ddiv+0x344>
 8001ab4:	2302      	movs	r3, #2
 8001ab6:	4649      	mov	r1, r9
 8001ab8:	4319      	orrs	r1, r3
 8001aba:	4b18      	ldr	r3, [pc, #96]	; (8001b1c <__aeabi_ddiv+0x398>)
 8001abc:	4689      	mov	r9, r1
 8001abe:	469c      	mov	ip, r3
 8001ac0:	2400      	movs	r4, #0
 8001ac2:	2002      	movs	r0, #2
 8001ac4:	44e3      	add	fp, ip
 8001ac6:	e69d      	b.n	8001804 <__aeabi_ddiv+0x80>
 8001ac8:	2303      	movs	r3, #3
 8001aca:	464a      	mov	r2, r9
 8001acc:	431a      	orrs	r2, r3
 8001ace:	4b13      	ldr	r3, [pc, #76]	; (8001b1c <__aeabi_ddiv+0x398>)
 8001ad0:	4691      	mov	r9, r2
 8001ad2:	469c      	mov	ip, r3
 8001ad4:	4652      	mov	r2, sl
 8001ad6:	2003      	movs	r0, #3
 8001ad8:	44e3      	add	fp, ip
 8001ada:	e693      	b.n	8001804 <__aeabi_ddiv+0x80>
 8001adc:	230c      	movs	r3, #12
 8001ade:	4699      	mov	r9, r3
 8001ae0:	3b09      	subs	r3, #9
 8001ae2:	46a0      	mov	r8, r4
 8001ae4:	4683      	mov	fp, r0
 8001ae6:	9300      	str	r3, [sp, #0]
 8001ae8:	e671      	b.n	80017ce <__aeabi_ddiv+0x4a>
 8001aea:	2304      	movs	r3, #4
 8001aec:	4699      	mov	r9, r3
 8001aee:	2300      	movs	r3, #0
 8001af0:	469b      	mov	fp, r3
 8001af2:	3301      	adds	r3, #1
 8001af4:	2500      	movs	r5, #0
 8001af6:	9300      	str	r3, [sp, #0]
 8001af8:	e669      	b.n	80017ce <__aeabi_ddiv+0x4a>
 8001afa:	46c0      	nop			; (mov r8, r8)
 8001afc:	000007ff 	.word	0x000007ff
 8001b00:	fffffc01 	.word	0xfffffc01
 8001b04:	0800c56c 	.word	0x0800c56c
 8001b08:	000003ff 	.word	0x000003ff
 8001b0c:	feffffff 	.word	0xfeffffff
 8001b10:	000007fe 	.word	0x000007fe
 8001b14:	000003f3 	.word	0x000003f3
 8001b18:	fffffc0d 	.word	0xfffffc0d
 8001b1c:	fffff801 	.word	0xfffff801
 8001b20:	4649      	mov	r1, r9
 8001b22:	2301      	movs	r3, #1
 8001b24:	4319      	orrs	r1, r3
 8001b26:	4689      	mov	r9, r1
 8001b28:	2400      	movs	r4, #0
 8001b2a:	2001      	movs	r0, #1
 8001b2c:	e66a      	b.n	8001804 <__aeabi_ddiv+0x80>
 8001b2e:	2300      	movs	r3, #0
 8001b30:	2480      	movs	r4, #128	; 0x80
 8001b32:	469a      	mov	sl, r3
 8001b34:	2500      	movs	r5, #0
 8001b36:	4b8a      	ldr	r3, [pc, #552]	; (8001d60 <__aeabi_ddiv+0x5dc>)
 8001b38:	0324      	lsls	r4, r4, #12
 8001b3a:	e67a      	b.n	8001832 <__aeabi_ddiv+0xae>
 8001b3c:	2501      	movs	r5, #1
 8001b3e:	426d      	negs	r5, r5
 8001b40:	2301      	movs	r3, #1
 8001b42:	1a9b      	subs	r3, r3, r2
 8001b44:	2b38      	cmp	r3, #56	; 0x38
 8001b46:	dd00      	ble.n	8001b4a <__aeabi_ddiv+0x3c6>
 8001b48:	e670      	b.n	800182c <__aeabi_ddiv+0xa8>
 8001b4a:	2b1f      	cmp	r3, #31
 8001b4c:	dc00      	bgt.n	8001b50 <__aeabi_ddiv+0x3cc>
 8001b4e:	e0bf      	b.n	8001cd0 <__aeabi_ddiv+0x54c>
 8001b50:	211f      	movs	r1, #31
 8001b52:	4249      	negs	r1, r1
 8001b54:	1a8a      	subs	r2, r1, r2
 8001b56:	4641      	mov	r1, r8
 8001b58:	40d1      	lsrs	r1, r2
 8001b5a:	000a      	movs	r2, r1
 8001b5c:	2b20      	cmp	r3, #32
 8001b5e:	d004      	beq.n	8001b6a <__aeabi_ddiv+0x3e6>
 8001b60:	4641      	mov	r1, r8
 8001b62:	4b80      	ldr	r3, [pc, #512]	; (8001d64 <__aeabi_ddiv+0x5e0>)
 8001b64:	445b      	add	r3, fp
 8001b66:	4099      	lsls	r1, r3
 8001b68:	430d      	orrs	r5, r1
 8001b6a:	1e6b      	subs	r3, r5, #1
 8001b6c:	419d      	sbcs	r5, r3
 8001b6e:	2307      	movs	r3, #7
 8001b70:	432a      	orrs	r2, r5
 8001b72:	001d      	movs	r5, r3
 8001b74:	2400      	movs	r4, #0
 8001b76:	4015      	ands	r5, r2
 8001b78:	4213      	tst	r3, r2
 8001b7a:	d100      	bne.n	8001b7e <__aeabi_ddiv+0x3fa>
 8001b7c:	e0d4      	b.n	8001d28 <__aeabi_ddiv+0x5a4>
 8001b7e:	210f      	movs	r1, #15
 8001b80:	2300      	movs	r3, #0
 8001b82:	4011      	ands	r1, r2
 8001b84:	2904      	cmp	r1, #4
 8001b86:	d100      	bne.n	8001b8a <__aeabi_ddiv+0x406>
 8001b88:	e0cb      	b.n	8001d22 <__aeabi_ddiv+0x59e>
 8001b8a:	1d11      	adds	r1, r2, #4
 8001b8c:	4291      	cmp	r1, r2
 8001b8e:	4192      	sbcs	r2, r2
 8001b90:	4252      	negs	r2, r2
 8001b92:	189b      	adds	r3, r3, r2
 8001b94:	000a      	movs	r2, r1
 8001b96:	0219      	lsls	r1, r3, #8
 8001b98:	d400      	bmi.n	8001b9c <__aeabi_ddiv+0x418>
 8001b9a:	e0c2      	b.n	8001d22 <__aeabi_ddiv+0x59e>
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	2400      	movs	r4, #0
 8001ba0:	2500      	movs	r5, #0
 8001ba2:	e646      	b.n	8001832 <__aeabi_ddiv+0xae>
 8001ba4:	2380      	movs	r3, #128	; 0x80
 8001ba6:	4641      	mov	r1, r8
 8001ba8:	031b      	lsls	r3, r3, #12
 8001baa:	4219      	tst	r1, r3
 8001bac:	d008      	beq.n	8001bc0 <__aeabi_ddiv+0x43c>
 8001bae:	421c      	tst	r4, r3
 8001bb0:	d106      	bne.n	8001bc0 <__aeabi_ddiv+0x43c>
 8001bb2:	431c      	orrs	r4, r3
 8001bb4:	0324      	lsls	r4, r4, #12
 8001bb6:	46ba      	mov	sl, r7
 8001bb8:	0015      	movs	r5, r2
 8001bba:	4b69      	ldr	r3, [pc, #420]	; (8001d60 <__aeabi_ddiv+0x5dc>)
 8001bbc:	0b24      	lsrs	r4, r4, #12
 8001bbe:	e638      	b.n	8001832 <__aeabi_ddiv+0xae>
 8001bc0:	2480      	movs	r4, #128	; 0x80
 8001bc2:	4643      	mov	r3, r8
 8001bc4:	0324      	lsls	r4, r4, #12
 8001bc6:	431c      	orrs	r4, r3
 8001bc8:	0324      	lsls	r4, r4, #12
 8001bca:	46b2      	mov	sl, r6
 8001bcc:	4b64      	ldr	r3, [pc, #400]	; (8001d60 <__aeabi_ddiv+0x5dc>)
 8001bce:	0b24      	lsrs	r4, r4, #12
 8001bd0:	e62f      	b.n	8001832 <__aeabi_ddiv+0xae>
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d100      	bne.n	8001bd8 <__aeabi_ddiv+0x454>
 8001bd6:	e703      	b.n	80019e0 <__aeabi_ddiv+0x25c>
 8001bd8:	19a6      	adds	r6, r4, r6
 8001bda:	1e68      	subs	r0, r5, #1
 8001bdc:	42a6      	cmp	r6, r4
 8001bde:	d200      	bcs.n	8001be2 <__aeabi_ddiv+0x45e>
 8001be0:	e08d      	b.n	8001cfe <__aeabi_ddiv+0x57a>
 8001be2:	428e      	cmp	r6, r1
 8001be4:	d200      	bcs.n	8001be8 <__aeabi_ddiv+0x464>
 8001be6:	e0a3      	b.n	8001d30 <__aeabi_ddiv+0x5ac>
 8001be8:	d100      	bne.n	8001bec <__aeabi_ddiv+0x468>
 8001bea:	e0b3      	b.n	8001d54 <__aeabi_ddiv+0x5d0>
 8001bec:	0005      	movs	r5, r0
 8001bee:	e6f5      	b.n	80019dc <__aeabi_ddiv+0x258>
 8001bf0:	42aa      	cmp	r2, r5
 8001bf2:	d900      	bls.n	8001bf6 <__aeabi_ddiv+0x472>
 8001bf4:	e639      	b.n	800186a <__aeabi_ddiv+0xe6>
 8001bf6:	4643      	mov	r3, r8
 8001bf8:	07de      	lsls	r6, r3, #31
 8001bfa:	0858      	lsrs	r0, r3, #1
 8001bfc:	086b      	lsrs	r3, r5, #1
 8001bfe:	431e      	orrs	r6, r3
 8001c00:	07ed      	lsls	r5, r5, #31
 8001c02:	e639      	b.n	8001878 <__aeabi_ddiv+0xf4>
 8001c04:	4648      	mov	r0, r9
 8001c06:	f001 f937 	bl	8002e78 <__clzsi2>
 8001c0a:	0001      	movs	r1, r0
 8001c0c:	0002      	movs	r2, r0
 8001c0e:	3115      	adds	r1, #21
 8001c10:	3220      	adds	r2, #32
 8001c12:	291c      	cmp	r1, #28
 8001c14:	dc00      	bgt.n	8001c18 <__aeabi_ddiv+0x494>
 8001c16:	e72c      	b.n	8001a72 <__aeabi_ddiv+0x2ee>
 8001c18:	464b      	mov	r3, r9
 8001c1a:	3808      	subs	r0, #8
 8001c1c:	4083      	lsls	r3, r0
 8001c1e:	2500      	movs	r5, #0
 8001c20:	4698      	mov	r8, r3
 8001c22:	e732      	b.n	8001a8a <__aeabi_ddiv+0x306>
 8001c24:	f001 f928 	bl	8002e78 <__clzsi2>
 8001c28:	0003      	movs	r3, r0
 8001c2a:	001a      	movs	r2, r3
 8001c2c:	3215      	adds	r2, #21
 8001c2e:	3020      	adds	r0, #32
 8001c30:	2a1c      	cmp	r2, #28
 8001c32:	dc00      	bgt.n	8001c36 <__aeabi_ddiv+0x4b2>
 8001c34:	e700      	b.n	8001a38 <__aeabi_ddiv+0x2b4>
 8001c36:	4654      	mov	r4, sl
 8001c38:	3b08      	subs	r3, #8
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	409c      	lsls	r4, r3
 8001c3e:	e705      	b.n	8001a4c <__aeabi_ddiv+0x2c8>
 8001c40:	1936      	adds	r6, r6, r4
 8001c42:	3b01      	subs	r3, #1
 8001c44:	42b4      	cmp	r4, r6
 8001c46:	d900      	bls.n	8001c4a <__aeabi_ddiv+0x4c6>
 8001c48:	e6a6      	b.n	8001998 <__aeabi_ddiv+0x214>
 8001c4a:	42b2      	cmp	r2, r6
 8001c4c:	d800      	bhi.n	8001c50 <__aeabi_ddiv+0x4cc>
 8001c4e:	e6a3      	b.n	8001998 <__aeabi_ddiv+0x214>
 8001c50:	1e83      	subs	r3, r0, #2
 8001c52:	1936      	adds	r6, r6, r4
 8001c54:	e6a0      	b.n	8001998 <__aeabi_ddiv+0x214>
 8001c56:	1909      	adds	r1, r1, r4
 8001c58:	3d01      	subs	r5, #1
 8001c5a:	428c      	cmp	r4, r1
 8001c5c:	d900      	bls.n	8001c60 <__aeabi_ddiv+0x4dc>
 8001c5e:	e68d      	b.n	800197c <__aeabi_ddiv+0x1f8>
 8001c60:	428a      	cmp	r2, r1
 8001c62:	d800      	bhi.n	8001c66 <__aeabi_ddiv+0x4e2>
 8001c64:	e68a      	b.n	800197c <__aeabi_ddiv+0x1f8>
 8001c66:	1e85      	subs	r5, r0, #2
 8001c68:	1909      	adds	r1, r1, r4
 8001c6a:	e687      	b.n	800197c <__aeabi_ddiv+0x1f8>
 8001c6c:	230f      	movs	r3, #15
 8001c6e:	402b      	ands	r3, r5
 8001c70:	2b04      	cmp	r3, #4
 8001c72:	d100      	bne.n	8001c76 <__aeabi_ddiv+0x4f2>
 8001c74:	e6bc      	b.n	80019f0 <__aeabi_ddiv+0x26c>
 8001c76:	2305      	movs	r3, #5
 8001c78:	425b      	negs	r3, r3
 8001c7a:	42ab      	cmp	r3, r5
 8001c7c:	419b      	sbcs	r3, r3
 8001c7e:	3504      	adds	r5, #4
 8001c80:	425b      	negs	r3, r3
 8001c82:	08ed      	lsrs	r5, r5, #3
 8001c84:	4498      	add	r8, r3
 8001c86:	e6b4      	b.n	80019f2 <__aeabi_ddiv+0x26e>
 8001c88:	42af      	cmp	r7, r5
 8001c8a:	d900      	bls.n	8001c8e <__aeabi_ddiv+0x50a>
 8001c8c:	e660      	b.n	8001950 <__aeabi_ddiv+0x1cc>
 8001c8e:	4282      	cmp	r2, r0
 8001c90:	d804      	bhi.n	8001c9c <__aeabi_ddiv+0x518>
 8001c92:	d000      	beq.n	8001c96 <__aeabi_ddiv+0x512>
 8001c94:	e65c      	b.n	8001950 <__aeabi_ddiv+0x1cc>
 8001c96:	42ae      	cmp	r6, r5
 8001c98:	d800      	bhi.n	8001c9c <__aeabi_ddiv+0x518>
 8001c9a:	e659      	b.n	8001950 <__aeabi_ddiv+0x1cc>
 8001c9c:	2302      	movs	r3, #2
 8001c9e:	425b      	negs	r3, r3
 8001ca0:	469c      	mov	ip, r3
 8001ca2:	9b00      	ldr	r3, [sp, #0]
 8001ca4:	44e0      	add	r8, ip
 8001ca6:	469c      	mov	ip, r3
 8001ca8:	4465      	add	r5, ip
 8001caa:	429d      	cmp	r5, r3
 8001cac:	419b      	sbcs	r3, r3
 8001cae:	425b      	negs	r3, r3
 8001cb0:	191b      	adds	r3, r3, r4
 8001cb2:	18c0      	adds	r0, r0, r3
 8001cb4:	e64d      	b.n	8001952 <__aeabi_ddiv+0x1ce>
 8001cb6:	428a      	cmp	r2, r1
 8001cb8:	d800      	bhi.n	8001cbc <__aeabi_ddiv+0x538>
 8001cba:	e60e      	b.n	80018da <__aeabi_ddiv+0x156>
 8001cbc:	1e83      	subs	r3, r0, #2
 8001cbe:	1909      	adds	r1, r1, r4
 8001cc0:	e60b      	b.n	80018da <__aeabi_ddiv+0x156>
 8001cc2:	428a      	cmp	r2, r1
 8001cc4:	d800      	bhi.n	8001cc8 <__aeabi_ddiv+0x544>
 8001cc6:	e5f4      	b.n	80018b2 <__aeabi_ddiv+0x12e>
 8001cc8:	1e83      	subs	r3, r0, #2
 8001cca:	4698      	mov	r8, r3
 8001ccc:	1909      	adds	r1, r1, r4
 8001cce:	e5f0      	b.n	80018b2 <__aeabi_ddiv+0x12e>
 8001cd0:	4925      	ldr	r1, [pc, #148]	; (8001d68 <__aeabi_ddiv+0x5e4>)
 8001cd2:	0028      	movs	r0, r5
 8001cd4:	4459      	add	r1, fp
 8001cd6:	408d      	lsls	r5, r1
 8001cd8:	4642      	mov	r2, r8
 8001cda:	408a      	lsls	r2, r1
 8001cdc:	1e69      	subs	r1, r5, #1
 8001cde:	418d      	sbcs	r5, r1
 8001ce0:	4641      	mov	r1, r8
 8001ce2:	40d8      	lsrs	r0, r3
 8001ce4:	40d9      	lsrs	r1, r3
 8001ce6:	4302      	orrs	r2, r0
 8001ce8:	432a      	orrs	r2, r5
 8001cea:	000b      	movs	r3, r1
 8001cec:	0751      	lsls	r1, r2, #29
 8001cee:	d100      	bne.n	8001cf2 <__aeabi_ddiv+0x56e>
 8001cf0:	e751      	b.n	8001b96 <__aeabi_ddiv+0x412>
 8001cf2:	210f      	movs	r1, #15
 8001cf4:	4011      	ands	r1, r2
 8001cf6:	2904      	cmp	r1, #4
 8001cf8:	d000      	beq.n	8001cfc <__aeabi_ddiv+0x578>
 8001cfa:	e746      	b.n	8001b8a <__aeabi_ddiv+0x406>
 8001cfc:	e74b      	b.n	8001b96 <__aeabi_ddiv+0x412>
 8001cfe:	0005      	movs	r5, r0
 8001d00:	428e      	cmp	r6, r1
 8001d02:	d000      	beq.n	8001d06 <__aeabi_ddiv+0x582>
 8001d04:	e66a      	b.n	80019dc <__aeabi_ddiv+0x258>
 8001d06:	9a00      	ldr	r2, [sp, #0]
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d000      	beq.n	8001d0e <__aeabi_ddiv+0x58a>
 8001d0c:	e666      	b.n	80019dc <__aeabi_ddiv+0x258>
 8001d0e:	e667      	b.n	80019e0 <__aeabi_ddiv+0x25c>
 8001d10:	4a16      	ldr	r2, [pc, #88]	; (8001d6c <__aeabi_ddiv+0x5e8>)
 8001d12:	445a      	add	r2, fp
 8001d14:	2a00      	cmp	r2, #0
 8001d16:	dc00      	bgt.n	8001d1a <__aeabi_ddiv+0x596>
 8001d18:	e710      	b.n	8001b3c <__aeabi_ddiv+0x3b8>
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	2500      	movs	r5, #0
 8001d1e:	4498      	add	r8, r3
 8001d20:	e667      	b.n	80019f2 <__aeabi_ddiv+0x26e>
 8001d22:	075d      	lsls	r5, r3, #29
 8001d24:	025b      	lsls	r3, r3, #9
 8001d26:	0b1c      	lsrs	r4, r3, #12
 8001d28:	08d2      	lsrs	r2, r2, #3
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	4315      	orrs	r5, r2
 8001d2e:	e580      	b.n	8001832 <__aeabi_ddiv+0xae>
 8001d30:	9800      	ldr	r0, [sp, #0]
 8001d32:	3d02      	subs	r5, #2
 8001d34:	0042      	lsls	r2, r0, #1
 8001d36:	4282      	cmp	r2, r0
 8001d38:	41bf      	sbcs	r7, r7
 8001d3a:	427f      	negs	r7, r7
 8001d3c:	193c      	adds	r4, r7, r4
 8001d3e:	1936      	adds	r6, r6, r4
 8001d40:	9200      	str	r2, [sp, #0]
 8001d42:	e7dd      	b.n	8001d00 <__aeabi_ddiv+0x57c>
 8001d44:	2480      	movs	r4, #128	; 0x80
 8001d46:	4643      	mov	r3, r8
 8001d48:	0324      	lsls	r4, r4, #12
 8001d4a:	431c      	orrs	r4, r3
 8001d4c:	0324      	lsls	r4, r4, #12
 8001d4e:	4b04      	ldr	r3, [pc, #16]	; (8001d60 <__aeabi_ddiv+0x5dc>)
 8001d50:	0b24      	lsrs	r4, r4, #12
 8001d52:	e56e      	b.n	8001832 <__aeabi_ddiv+0xae>
 8001d54:	9a00      	ldr	r2, [sp, #0]
 8001d56:	429a      	cmp	r2, r3
 8001d58:	d3ea      	bcc.n	8001d30 <__aeabi_ddiv+0x5ac>
 8001d5a:	0005      	movs	r5, r0
 8001d5c:	e7d3      	b.n	8001d06 <__aeabi_ddiv+0x582>
 8001d5e:	46c0      	nop			; (mov r8, r8)
 8001d60:	000007ff 	.word	0x000007ff
 8001d64:	0000043e 	.word	0x0000043e
 8001d68:	0000041e 	.word	0x0000041e
 8001d6c:	000003ff 	.word	0x000003ff

08001d70 <__eqdf2>:
 8001d70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d72:	464e      	mov	r6, r9
 8001d74:	4645      	mov	r5, r8
 8001d76:	46de      	mov	lr, fp
 8001d78:	4657      	mov	r7, sl
 8001d7a:	4690      	mov	r8, r2
 8001d7c:	b5e0      	push	{r5, r6, r7, lr}
 8001d7e:	0017      	movs	r7, r2
 8001d80:	031a      	lsls	r2, r3, #12
 8001d82:	0b12      	lsrs	r2, r2, #12
 8001d84:	0005      	movs	r5, r0
 8001d86:	4684      	mov	ip, r0
 8001d88:	4819      	ldr	r0, [pc, #100]	; (8001df0 <__eqdf2+0x80>)
 8001d8a:	030e      	lsls	r6, r1, #12
 8001d8c:	004c      	lsls	r4, r1, #1
 8001d8e:	4691      	mov	r9, r2
 8001d90:	005a      	lsls	r2, r3, #1
 8001d92:	0fdb      	lsrs	r3, r3, #31
 8001d94:	469b      	mov	fp, r3
 8001d96:	0b36      	lsrs	r6, r6, #12
 8001d98:	0d64      	lsrs	r4, r4, #21
 8001d9a:	0fc9      	lsrs	r1, r1, #31
 8001d9c:	0d52      	lsrs	r2, r2, #21
 8001d9e:	4284      	cmp	r4, r0
 8001da0:	d019      	beq.n	8001dd6 <__eqdf2+0x66>
 8001da2:	4282      	cmp	r2, r0
 8001da4:	d010      	beq.n	8001dc8 <__eqdf2+0x58>
 8001da6:	2001      	movs	r0, #1
 8001da8:	4294      	cmp	r4, r2
 8001daa:	d10e      	bne.n	8001dca <__eqdf2+0x5a>
 8001dac:	454e      	cmp	r6, r9
 8001dae:	d10c      	bne.n	8001dca <__eqdf2+0x5a>
 8001db0:	2001      	movs	r0, #1
 8001db2:	45c4      	cmp	ip, r8
 8001db4:	d109      	bne.n	8001dca <__eqdf2+0x5a>
 8001db6:	4559      	cmp	r1, fp
 8001db8:	d017      	beq.n	8001dea <__eqdf2+0x7a>
 8001dba:	2c00      	cmp	r4, #0
 8001dbc:	d105      	bne.n	8001dca <__eqdf2+0x5a>
 8001dbe:	0030      	movs	r0, r6
 8001dc0:	4328      	orrs	r0, r5
 8001dc2:	1e43      	subs	r3, r0, #1
 8001dc4:	4198      	sbcs	r0, r3
 8001dc6:	e000      	b.n	8001dca <__eqdf2+0x5a>
 8001dc8:	2001      	movs	r0, #1
 8001dca:	bcf0      	pop	{r4, r5, r6, r7}
 8001dcc:	46bb      	mov	fp, r7
 8001dce:	46b2      	mov	sl, r6
 8001dd0:	46a9      	mov	r9, r5
 8001dd2:	46a0      	mov	r8, r4
 8001dd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001dd6:	0033      	movs	r3, r6
 8001dd8:	2001      	movs	r0, #1
 8001dda:	432b      	orrs	r3, r5
 8001ddc:	d1f5      	bne.n	8001dca <__eqdf2+0x5a>
 8001dde:	42a2      	cmp	r2, r4
 8001de0:	d1f3      	bne.n	8001dca <__eqdf2+0x5a>
 8001de2:	464b      	mov	r3, r9
 8001de4:	433b      	orrs	r3, r7
 8001de6:	d1f0      	bne.n	8001dca <__eqdf2+0x5a>
 8001de8:	e7e2      	b.n	8001db0 <__eqdf2+0x40>
 8001dea:	2000      	movs	r0, #0
 8001dec:	e7ed      	b.n	8001dca <__eqdf2+0x5a>
 8001dee:	46c0      	nop			; (mov r8, r8)
 8001df0:	000007ff 	.word	0x000007ff

08001df4 <__gedf2>:
 8001df4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001df6:	4647      	mov	r7, r8
 8001df8:	46ce      	mov	lr, r9
 8001dfa:	0004      	movs	r4, r0
 8001dfc:	0018      	movs	r0, r3
 8001dfe:	0016      	movs	r6, r2
 8001e00:	031b      	lsls	r3, r3, #12
 8001e02:	0b1b      	lsrs	r3, r3, #12
 8001e04:	4d2d      	ldr	r5, [pc, #180]	; (8001ebc <__gedf2+0xc8>)
 8001e06:	004a      	lsls	r2, r1, #1
 8001e08:	4699      	mov	r9, r3
 8001e0a:	b580      	push	{r7, lr}
 8001e0c:	0043      	lsls	r3, r0, #1
 8001e0e:	030f      	lsls	r7, r1, #12
 8001e10:	46a4      	mov	ip, r4
 8001e12:	46b0      	mov	r8, r6
 8001e14:	0b3f      	lsrs	r7, r7, #12
 8001e16:	0d52      	lsrs	r2, r2, #21
 8001e18:	0fc9      	lsrs	r1, r1, #31
 8001e1a:	0d5b      	lsrs	r3, r3, #21
 8001e1c:	0fc0      	lsrs	r0, r0, #31
 8001e1e:	42aa      	cmp	r2, r5
 8001e20:	d021      	beq.n	8001e66 <__gedf2+0x72>
 8001e22:	42ab      	cmp	r3, r5
 8001e24:	d013      	beq.n	8001e4e <__gedf2+0x5a>
 8001e26:	2a00      	cmp	r2, #0
 8001e28:	d122      	bne.n	8001e70 <__gedf2+0x7c>
 8001e2a:	433c      	orrs	r4, r7
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d102      	bne.n	8001e36 <__gedf2+0x42>
 8001e30:	464d      	mov	r5, r9
 8001e32:	432e      	orrs	r6, r5
 8001e34:	d022      	beq.n	8001e7c <__gedf2+0x88>
 8001e36:	2c00      	cmp	r4, #0
 8001e38:	d010      	beq.n	8001e5c <__gedf2+0x68>
 8001e3a:	4281      	cmp	r1, r0
 8001e3c:	d022      	beq.n	8001e84 <__gedf2+0x90>
 8001e3e:	2002      	movs	r0, #2
 8001e40:	3901      	subs	r1, #1
 8001e42:	4008      	ands	r0, r1
 8001e44:	3801      	subs	r0, #1
 8001e46:	bcc0      	pop	{r6, r7}
 8001e48:	46b9      	mov	r9, r7
 8001e4a:	46b0      	mov	r8, r6
 8001e4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e4e:	464d      	mov	r5, r9
 8001e50:	432e      	orrs	r6, r5
 8001e52:	d129      	bne.n	8001ea8 <__gedf2+0xb4>
 8001e54:	2a00      	cmp	r2, #0
 8001e56:	d1f0      	bne.n	8001e3a <__gedf2+0x46>
 8001e58:	433c      	orrs	r4, r7
 8001e5a:	d1ee      	bne.n	8001e3a <__gedf2+0x46>
 8001e5c:	2800      	cmp	r0, #0
 8001e5e:	d1f2      	bne.n	8001e46 <__gedf2+0x52>
 8001e60:	2001      	movs	r0, #1
 8001e62:	4240      	negs	r0, r0
 8001e64:	e7ef      	b.n	8001e46 <__gedf2+0x52>
 8001e66:	003d      	movs	r5, r7
 8001e68:	4325      	orrs	r5, r4
 8001e6a:	d11d      	bne.n	8001ea8 <__gedf2+0xb4>
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d0ee      	beq.n	8001e4e <__gedf2+0x5a>
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d1e2      	bne.n	8001e3a <__gedf2+0x46>
 8001e74:	464c      	mov	r4, r9
 8001e76:	4326      	orrs	r6, r4
 8001e78:	d1df      	bne.n	8001e3a <__gedf2+0x46>
 8001e7a:	e7e0      	b.n	8001e3e <__gedf2+0x4a>
 8001e7c:	2000      	movs	r0, #0
 8001e7e:	2c00      	cmp	r4, #0
 8001e80:	d0e1      	beq.n	8001e46 <__gedf2+0x52>
 8001e82:	e7dc      	b.n	8001e3e <__gedf2+0x4a>
 8001e84:	429a      	cmp	r2, r3
 8001e86:	dc0a      	bgt.n	8001e9e <__gedf2+0xaa>
 8001e88:	dbe8      	blt.n	8001e5c <__gedf2+0x68>
 8001e8a:	454f      	cmp	r7, r9
 8001e8c:	d8d7      	bhi.n	8001e3e <__gedf2+0x4a>
 8001e8e:	d00e      	beq.n	8001eae <__gedf2+0xba>
 8001e90:	2000      	movs	r0, #0
 8001e92:	454f      	cmp	r7, r9
 8001e94:	d2d7      	bcs.n	8001e46 <__gedf2+0x52>
 8001e96:	2900      	cmp	r1, #0
 8001e98:	d0e2      	beq.n	8001e60 <__gedf2+0x6c>
 8001e9a:	0008      	movs	r0, r1
 8001e9c:	e7d3      	b.n	8001e46 <__gedf2+0x52>
 8001e9e:	4243      	negs	r3, r0
 8001ea0:	4158      	adcs	r0, r3
 8001ea2:	0040      	lsls	r0, r0, #1
 8001ea4:	3801      	subs	r0, #1
 8001ea6:	e7ce      	b.n	8001e46 <__gedf2+0x52>
 8001ea8:	2002      	movs	r0, #2
 8001eaa:	4240      	negs	r0, r0
 8001eac:	e7cb      	b.n	8001e46 <__gedf2+0x52>
 8001eae:	45c4      	cmp	ip, r8
 8001eb0:	d8c5      	bhi.n	8001e3e <__gedf2+0x4a>
 8001eb2:	2000      	movs	r0, #0
 8001eb4:	45c4      	cmp	ip, r8
 8001eb6:	d2c6      	bcs.n	8001e46 <__gedf2+0x52>
 8001eb8:	e7ed      	b.n	8001e96 <__gedf2+0xa2>
 8001eba:	46c0      	nop			; (mov r8, r8)
 8001ebc:	000007ff 	.word	0x000007ff

08001ec0 <__ledf2>:
 8001ec0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ec2:	4647      	mov	r7, r8
 8001ec4:	46ce      	mov	lr, r9
 8001ec6:	0004      	movs	r4, r0
 8001ec8:	0018      	movs	r0, r3
 8001eca:	0016      	movs	r6, r2
 8001ecc:	031b      	lsls	r3, r3, #12
 8001ece:	0b1b      	lsrs	r3, r3, #12
 8001ed0:	4d2c      	ldr	r5, [pc, #176]	; (8001f84 <__ledf2+0xc4>)
 8001ed2:	004a      	lsls	r2, r1, #1
 8001ed4:	4699      	mov	r9, r3
 8001ed6:	b580      	push	{r7, lr}
 8001ed8:	0043      	lsls	r3, r0, #1
 8001eda:	030f      	lsls	r7, r1, #12
 8001edc:	46a4      	mov	ip, r4
 8001ede:	46b0      	mov	r8, r6
 8001ee0:	0b3f      	lsrs	r7, r7, #12
 8001ee2:	0d52      	lsrs	r2, r2, #21
 8001ee4:	0fc9      	lsrs	r1, r1, #31
 8001ee6:	0d5b      	lsrs	r3, r3, #21
 8001ee8:	0fc0      	lsrs	r0, r0, #31
 8001eea:	42aa      	cmp	r2, r5
 8001eec:	d00d      	beq.n	8001f0a <__ledf2+0x4a>
 8001eee:	42ab      	cmp	r3, r5
 8001ef0:	d010      	beq.n	8001f14 <__ledf2+0x54>
 8001ef2:	2a00      	cmp	r2, #0
 8001ef4:	d127      	bne.n	8001f46 <__ledf2+0x86>
 8001ef6:	433c      	orrs	r4, r7
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d111      	bne.n	8001f20 <__ledf2+0x60>
 8001efc:	464d      	mov	r5, r9
 8001efe:	432e      	orrs	r6, r5
 8001f00:	d10e      	bne.n	8001f20 <__ledf2+0x60>
 8001f02:	2000      	movs	r0, #0
 8001f04:	2c00      	cmp	r4, #0
 8001f06:	d015      	beq.n	8001f34 <__ledf2+0x74>
 8001f08:	e00e      	b.n	8001f28 <__ledf2+0x68>
 8001f0a:	003d      	movs	r5, r7
 8001f0c:	4325      	orrs	r5, r4
 8001f0e:	d110      	bne.n	8001f32 <__ledf2+0x72>
 8001f10:	4293      	cmp	r3, r2
 8001f12:	d118      	bne.n	8001f46 <__ledf2+0x86>
 8001f14:	464d      	mov	r5, r9
 8001f16:	432e      	orrs	r6, r5
 8001f18:	d10b      	bne.n	8001f32 <__ledf2+0x72>
 8001f1a:	2a00      	cmp	r2, #0
 8001f1c:	d102      	bne.n	8001f24 <__ledf2+0x64>
 8001f1e:	433c      	orrs	r4, r7
 8001f20:	2c00      	cmp	r4, #0
 8001f22:	d00b      	beq.n	8001f3c <__ledf2+0x7c>
 8001f24:	4281      	cmp	r1, r0
 8001f26:	d014      	beq.n	8001f52 <__ledf2+0x92>
 8001f28:	2002      	movs	r0, #2
 8001f2a:	3901      	subs	r1, #1
 8001f2c:	4008      	ands	r0, r1
 8001f2e:	3801      	subs	r0, #1
 8001f30:	e000      	b.n	8001f34 <__ledf2+0x74>
 8001f32:	2002      	movs	r0, #2
 8001f34:	bcc0      	pop	{r6, r7}
 8001f36:	46b9      	mov	r9, r7
 8001f38:	46b0      	mov	r8, r6
 8001f3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f3c:	2800      	cmp	r0, #0
 8001f3e:	d1f9      	bne.n	8001f34 <__ledf2+0x74>
 8001f40:	2001      	movs	r0, #1
 8001f42:	4240      	negs	r0, r0
 8001f44:	e7f6      	b.n	8001f34 <__ledf2+0x74>
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d1ec      	bne.n	8001f24 <__ledf2+0x64>
 8001f4a:	464c      	mov	r4, r9
 8001f4c:	4326      	orrs	r6, r4
 8001f4e:	d1e9      	bne.n	8001f24 <__ledf2+0x64>
 8001f50:	e7ea      	b.n	8001f28 <__ledf2+0x68>
 8001f52:	429a      	cmp	r2, r3
 8001f54:	dd04      	ble.n	8001f60 <__ledf2+0xa0>
 8001f56:	4243      	negs	r3, r0
 8001f58:	4158      	adcs	r0, r3
 8001f5a:	0040      	lsls	r0, r0, #1
 8001f5c:	3801      	subs	r0, #1
 8001f5e:	e7e9      	b.n	8001f34 <__ledf2+0x74>
 8001f60:	429a      	cmp	r2, r3
 8001f62:	dbeb      	blt.n	8001f3c <__ledf2+0x7c>
 8001f64:	454f      	cmp	r7, r9
 8001f66:	d8df      	bhi.n	8001f28 <__ledf2+0x68>
 8001f68:	d006      	beq.n	8001f78 <__ledf2+0xb8>
 8001f6a:	2000      	movs	r0, #0
 8001f6c:	454f      	cmp	r7, r9
 8001f6e:	d2e1      	bcs.n	8001f34 <__ledf2+0x74>
 8001f70:	2900      	cmp	r1, #0
 8001f72:	d0e5      	beq.n	8001f40 <__ledf2+0x80>
 8001f74:	0008      	movs	r0, r1
 8001f76:	e7dd      	b.n	8001f34 <__ledf2+0x74>
 8001f78:	45c4      	cmp	ip, r8
 8001f7a:	d8d5      	bhi.n	8001f28 <__ledf2+0x68>
 8001f7c:	2000      	movs	r0, #0
 8001f7e:	45c4      	cmp	ip, r8
 8001f80:	d2d8      	bcs.n	8001f34 <__ledf2+0x74>
 8001f82:	e7f5      	b.n	8001f70 <__ledf2+0xb0>
 8001f84:	000007ff 	.word	0x000007ff

08001f88 <__aeabi_dmul>:
 8001f88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f8a:	4657      	mov	r7, sl
 8001f8c:	464e      	mov	r6, r9
 8001f8e:	4645      	mov	r5, r8
 8001f90:	46de      	mov	lr, fp
 8001f92:	b5e0      	push	{r5, r6, r7, lr}
 8001f94:	4698      	mov	r8, r3
 8001f96:	030c      	lsls	r4, r1, #12
 8001f98:	004b      	lsls	r3, r1, #1
 8001f9a:	0006      	movs	r6, r0
 8001f9c:	4692      	mov	sl, r2
 8001f9e:	b087      	sub	sp, #28
 8001fa0:	0b24      	lsrs	r4, r4, #12
 8001fa2:	0d5b      	lsrs	r3, r3, #21
 8001fa4:	0fcf      	lsrs	r7, r1, #31
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d100      	bne.n	8001fac <__aeabi_dmul+0x24>
 8001faa:	e15c      	b.n	8002266 <__aeabi_dmul+0x2de>
 8001fac:	4ad9      	ldr	r2, [pc, #868]	; (8002314 <__aeabi_dmul+0x38c>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d100      	bne.n	8001fb4 <__aeabi_dmul+0x2c>
 8001fb2:	e175      	b.n	80022a0 <__aeabi_dmul+0x318>
 8001fb4:	0f42      	lsrs	r2, r0, #29
 8001fb6:	00e4      	lsls	r4, r4, #3
 8001fb8:	4314      	orrs	r4, r2
 8001fba:	2280      	movs	r2, #128	; 0x80
 8001fbc:	0412      	lsls	r2, r2, #16
 8001fbe:	4314      	orrs	r4, r2
 8001fc0:	4ad5      	ldr	r2, [pc, #852]	; (8002318 <__aeabi_dmul+0x390>)
 8001fc2:	00c5      	lsls	r5, r0, #3
 8001fc4:	4694      	mov	ip, r2
 8001fc6:	4463      	add	r3, ip
 8001fc8:	9300      	str	r3, [sp, #0]
 8001fca:	2300      	movs	r3, #0
 8001fcc:	4699      	mov	r9, r3
 8001fce:	469b      	mov	fp, r3
 8001fd0:	4643      	mov	r3, r8
 8001fd2:	4642      	mov	r2, r8
 8001fd4:	031e      	lsls	r6, r3, #12
 8001fd6:	0fd2      	lsrs	r2, r2, #31
 8001fd8:	005b      	lsls	r3, r3, #1
 8001fda:	4650      	mov	r0, sl
 8001fdc:	4690      	mov	r8, r2
 8001fde:	0b36      	lsrs	r6, r6, #12
 8001fe0:	0d5b      	lsrs	r3, r3, #21
 8001fe2:	d100      	bne.n	8001fe6 <__aeabi_dmul+0x5e>
 8001fe4:	e120      	b.n	8002228 <__aeabi_dmul+0x2a0>
 8001fe6:	4acb      	ldr	r2, [pc, #812]	; (8002314 <__aeabi_dmul+0x38c>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d100      	bne.n	8001fee <__aeabi_dmul+0x66>
 8001fec:	e162      	b.n	80022b4 <__aeabi_dmul+0x32c>
 8001fee:	49ca      	ldr	r1, [pc, #808]	; (8002318 <__aeabi_dmul+0x390>)
 8001ff0:	0f42      	lsrs	r2, r0, #29
 8001ff2:	468c      	mov	ip, r1
 8001ff4:	9900      	ldr	r1, [sp, #0]
 8001ff6:	4463      	add	r3, ip
 8001ff8:	00f6      	lsls	r6, r6, #3
 8001ffa:	468c      	mov	ip, r1
 8001ffc:	4316      	orrs	r6, r2
 8001ffe:	2280      	movs	r2, #128	; 0x80
 8002000:	449c      	add	ip, r3
 8002002:	0412      	lsls	r2, r2, #16
 8002004:	4663      	mov	r3, ip
 8002006:	4316      	orrs	r6, r2
 8002008:	00c2      	lsls	r2, r0, #3
 800200a:	2000      	movs	r0, #0
 800200c:	9300      	str	r3, [sp, #0]
 800200e:	9900      	ldr	r1, [sp, #0]
 8002010:	4643      	mov	r3, r8
 8002012:	3101      	adds	r1, #1
 8002014:	468c      	mov	ip, r1
 8002016:	4649      	mov	r1, r9
 8002018:	407b      	eors	r3, r7
 800201a:	9301      	str	r3, [sp, #4]
 800201c:	290f      	cmp	r1, #15
 800201e:	d826      	bhi.n	800206e <__aeabi_dmul+0xe6>
 8002020:	4bbe      	ldr	r3, [pc, #760]	; (800231c <__aeabi_dmul+0x394>)
 8002022:	0089      	lsls	r1, r1, #2
 8002024:	5859      	ldr	r1, [r3, r1]
 8002026:	468f      	mov	pc, r1
 8002028:	4643      	mov	r3, r8
 800202a:	9301      	str	r3, [sp, #4]
 800202c:	0034      	movs	r4, r6
 800202e:	0015      	movs	r5, r2
 8002030:	4683      	mov	fp, r0
 8002032:	465b      	mov	r3, fp
 8002034:	2b02      	cmp	r3, #2
 8002036:	d016      	beq.n	8002066 <__aeabi_dmul+0xde>
 8002038:	2b03      	cmp	r3, #3
 800203a:	d100      	bne.n	800203e <__aeabi_dmul+0xb6>
 800203c:	e203      	b.n	8002446 <__aeabi_dmul+0x4be>
 800203e:	2b01      	cmp	r3, #1
 8002040:	d000      	beq.n	8002044 <__aeabi_dmul+0xbc>
 8002042:	e0cd      	b.n	80021e0 <__aeabi_dmul+0x258>
 8002044:	2200      	movs	r2, #0
 8002046:	2400      	movs	r4, #0
 8002048:	2500      	movs	r5, #0
 800204a:	9b01      	ldr	r3, [sp, #4]
 800204c:	0512      	lsls	r2, r2, #20
 800204e:	4322      	orrs	r2, r4
 8002050:	07db      	lsls	r3, r3, #31
 8002052:	431a      	orrs	r2, r3
 8002054:	0028      	movs	r0, r5
 8002056:	0011      	movs	r1, r2
 8002058:	b007      	add	sp, #28
 800205a:	bcf0      	pop	{r4, r5, r6, r7}
 800205c:	46bb      	mov	fp, r7
 800205e:	46b2      	mov	sl, r6
 8002060:	46a9      	mov	r9, r5
 8002062:	46a0      	mov	r8, r4
 8002064:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002066:	2400      	movs	r4, #0
 8002068:	2500      	movs	r5, #0
 800206a:	4aaa      	ldr	r2, [pc, #680]	; (8002314 <__aeabi_dmul+0x38c>)
 800206c:	e7ed      	b.n	800204a <__aeabi_dmul+0xc2>
 800206e:	0c28      	lsrs	r0, r5, #16
 8002070:	042d      	lsls	r5, r5, #16
 8002072:	0c2d      	lsrs	r5, r5, #16
 8002074:	002b      	movs	r3, r5
 8002076:	0c11      	lsrs	r1, r2, #16
 8002078:	0412      	lsls	r2, r2, #16
 800207a:	0c12      	lsrs	r2, r2, #16
 800207c:	4353      	muls	r3, r2
 800207e:	4698      	mov	r8, r3
 8002080:	0013      	movs	r3, r2
 8002082:	002f      	movs	r7, r5
 8002084:	4343      	muls	r3, r0
 8002086:	4699      	mov	r9, r3
 8002088:	434f      	muls	r7, r1
 800208a:	444f      	add	r7, r9
 800208c:	46bb      	mov	fp, r7
 800208e:	4647      	mov	r7, r8
 8002090:	000b      	movs	r3, r1
 8002092:	0c3f      	lsrs	r7, r7, #16
 8002094:	46ba      	mov	sl, r7
 8002096:	4343      	muls	r3, r0
 8002098:	44da      	add	sl, fp
 800209a:	9302      	str	r3, [sp, #8]
 800209c:	45d1      	cmp	r9, sl
 800209e:	d904      	bls.n	80020aa <__aeabi_dmul+0x122>
 80020a0:	2780      	movs	r7, #128	; 0x80
 80020a2:	027f      	lsls	r7, r7, #9
 80020a4:	46b9      	mov	r9, r7
 80020a6:	444b      	add	r3, r9
 80020a8:	9302      	str	r3, [sp, #8]
 80020aa:	4653      	mov	r3, sl
 80020ac:	0c1b      	lsrs	r3, r3, #16
 80020ae:	469b      	mov	fp, r3
 80020b0:	4653      	mov	r3, sl
 80020b2:	041f      	lsls	r7, r3, #16
 80020b4:	4643      	mov	r3, r8
 80020b6:	041b      	lsls	r3, r3, #16
 80020b8:	0c1b      	lsrs	r3, r3, #16
 80020ba:	4698      	mov	r8, r3
 80020bc:	003b      	movs	r3, r7
 80020be:	4443      	add	r3, r8
 80020c0:	9304      	str	r3, [sp, #16]
 80020c2:	0c33      	lsrs	r3, r6, #16
 80020c4:	0436      	lsls	r6, r6, #16
 80020c6:	0c36      	lsrs	r6, r6, #16
 80020c8:	4698      	mov	r8, r3
 80020ca:	0033      	movs	r3, r6
 80020cc:	4343      	muls	r3, r0
 80020ce:	4699      	mov	r9, r3
 80020d0:	4643      	mov	r3, r8
 80020d2:	4343      	muls	r3, r0
 80020d4:	002f      	movs	r7, r5
 80020d6:	469a      	mov	sl, r3
 80020d8:	4643      	mov	r3, r8
 80020da:	4377      	muls	r7, r6
 80020dc:	435d      	muls	r5, r3
 80020de:	0c38      	lsrs	r0, r7, #16
 80020e0:	444d      	add	r5, r9
 80020e2:	1945      	adds	r5, r0, r5
 80020e4:	45a9      	cmp	r9, r5
 80020e6:	d903      	bls.n	80020f0 <__aeabi_dmul+0x168>
 80020e8:	2380      	movs	r3, #128	; 0x80
 80020ea:	025b      	lsls	r3, r3, #9
 80020ec:	4699      	mov	r9, r3
 80020ee:	44ca      	add	sl, r9
 80020f0:	043f      	lsls	r7, r7, #16
 80020f2:	0c28      	lsrs	r0, r5, #16
 80020f4:	0c3f      	lsrs	r7, r7, #16
 80020f6:	042d      	lsls	r5, r5, #16
 80020f8:	19ed      	adds	r5, r5, r7
 80020fa:	0c27      	lsrs	r7, r4, #16
 80020fc:	0424      	lsls	r4, r4, #16
 80020fe:	0c24      	lsrs	r4, r4, #16
 8002100:	0003      	movs	r3, r0
 8002102:	0020      	movs	r0, r4
 8002104:	4350      	muls	r0, r2
 8002106:	437a      	muls	r2, r7
 8002108:	4691      	mov	r9, r2
 800210a:	003a      	movs	r2, r7
 800210c:	4453      	add	r3, sl
 800210e:	9305      	str	r3, [sp, #20]
 8002110:	0c03      	lsrs	r3, r0, #16
 8002112:	469a      	mov	sl, r3
 8002114:	434a      	muls	r2, r1
 8002116:	4361      	muls	r1, r4
 8002118:	4449      	add	r1, r9
 800211a:	4451      	add	r1, sl
 800211c:	44ab      	add	fp, r5
 800211e:	4589      	cmp	r9, r1
 8002120:	d903      	bls.n	800212a <__aeabi_dmul+0x1a2>
 8002122:	2380      	movs	r3, #128	; 0x80
 8002124:	025b      	lsls	r3, r3, #9
 8002126:	4699      	mov	r9, r3
 8002128:	444a      	add	r2, r9
 800212a:	0400      	lsls	r0, r0, #16
 800212c:	0c0b      	lsrs	r3, r1, #16
 800212e:	0c00      	lsrs	r0, r0, #16
 8002130:	0409      	lsls	r1, r1, #16
 8002132:	1809      	adds	r1, r1, r0
 8002134:	0020      	movs	r0, r4
 8002136:	4699      	mov	r9, r3
 8002138:	4643      	mov	r3, r8
 800213a:	4370      	muls	r0, r6
 800213c:	435c      	muls	r4, r3
 800213e:	437e      	muls	r6, r7
 8002140:	435f      	muls	r7, r3
 8002142:	0c03      	lsrs	r3, r0, #16
 8002144:	4698      	mov	r8, r3
 8002146:	19a4      	adds	r4, r4, r6
 8002148:	4444      	add	r4, r8
 800214a:	444a      	add	r2, r9
 800214c:	9703      	str	r7, [sp, #12]
 800214e:	42a6      	cmp	r6, r4
 8002150:	d904      	bls.n	800215c <__aeabi_dmul+0x1d4>
 8002152:	2380      	movs	r3, #128	; 0x80
 8002154:	025b      	lsls	r3, r3, #9
 8002156:	4698      	mov	r8, r3
 8002158:	4447      	add	r7, r8
 800215a:	9703      	str	r7, [sp, #12]
 800215c:	0423      	lsls	r3, r4, #16
 800215e:	9e02      	ldr	r6, [sp, #8]
 8002160:	469a      	mov	sl, r3
 8002162:	9b05      	ldr	r3, [sp, #20]
 8002164:	445e      	add	r6, fp
 8002166:	4698      	mov	r8, r3
 8002168:	42ae      	cmp	r6, r5
 800216a:	41ad      	sbcs	r5, r5
 800216c:	1876      	adds	r6, r6, r1
 800216e:	428e      	cmp	r6, r1
 8002170:	4189      	sbcs	r1, r1
 8002172:	0400      	lsls	r0, r0, #16
 8002174:	0c00      	lsrs	r0, r0, #16
 8002176:	4450      	add	r0, sl
 8002178:	4440      	add	r0, r8
 800217a:	426d      	negs	r5, r5
 800217c:	1947      	adds	r7, r0, r5
 800217e:	46b8      	mov	r8, r7
 8002180:	4693      	mov	fp, r2
 8002182:	4249      	negs	r1, r1
 8002184:	4689      	mov	r9, r1
 8002186:	44c3      	add	fp, r8
 8002188:	44d9      	add	r9, fp
 800218a:	4298      	cmp	r0, r3
 800218c:	4180      	sbcs	r0, r0
 800218e:	45a8      	cmp	r8, r5
 8002190:	41ad      	sbcs	r5, r5
 8002192:	4593      	cmp	fp, r2
 8002194:	4192      	sbcs	r2, r2
 8002196:	4589      	cmp	r9, r1
 8002198:	4189      	sbcs	r1, r1
 800219a:	426d      	negs	r5, r5
 800219c:	4240      	negs	r0, r0
 800219e:	4328      	orrs	r0, r5
 80021a0:	0c24      	lsrs	r4, r4, #16
 80021a2:	4252      	negs	r2, r2
 80021a4:	4249      	negs	r1, r1
 80021a6:	430a      	orrs	r2, r1
 80021a8:	9b03      	ldr	r3, [sp, #12]
 80021aa:	1900      	adds	r0, r0, r4
 80021ac:	1880      	adds	r0, r0, r2
 80021ae:	18c7      	adds	r7, r0, r3
 80021b0:	464b      	mov	r3, r9
 80021b2:	0ddc      	lsrs	r4, r3, #23
 80021b4:	9b04      	ldr	r3, [sp, #16]
 80021b6:	0275      	lsls	r5, r6, #9
 80021b8:	431d      	orrs	r5, r3
 80021ba:	1e6a      	subs	r2, r5, #1
 80021bc:	4195      	sbcs	r5, r2
 80021be:	464b      	mov	r3, r9
 80021c0:	0df6      	lsrs	r6, r6, #23
 80021c2:	027f      	lsls	r7, r7, #9
 80021c4:	4335      	orrs	r5, r6
 80021c6:	025a      	lsls	r2, r3, #9
 80021c8:	433c      	orrs	r4, r7
 80021ca:	4315      	orrs	r5, r2
 80021cc:	01fb      	lsls	r3, r7, #7
 80021ce:	d400      	bmi.n	80021d2 <__aeabi_dmul+0x24a>
 80021d0:	e11c      	b.n	800240c <__aeabi_dmul+0x484>
 80021d2:	2101      	movs	r1, #1
 80021d4:	086a      	lsrs	r2, r5, #1
 80021d6:	400d      	ands	r5, r1
 80021d8:	4315      	orrs	r5, r2
 80021da:	07e2      	lsls	r2, r4, #31
 80021dc:	4315      	orrs	r5, r2
 80021de:	0864      	lsrs	r4, r4, #1
 80021e0:	494f      	ldr	r1, [pc, #316]	; (8002320 <__aeabi_dmul+0x398>)
 80021e2:	4461      	add	r1, ip
 80021e4:	2900      	cmp	r1, #0
 80021e6:	dc00      	bgt.n	80021ea <__aeabi_dmul+0x262>
 80021e8:	e0b0      	b.n	800234c <__aeabi_dmul+0x3c4>
 80021ea:	076b      	lsls	r3, r5, #29
 80021ec:	d009      	beq.n	8002202 <__aeabi_dmul+0x27a>
 80021ee:	220f      	movs	r2, #15
 80021f0:	402a      	ands	r2, r5
 80021f2:	2a04      	cmp	r2, #4
 80021f4:	d005      	beq.n	8002202 <__aeabi_dmul+0x27a>
 80021f6:	1d2a      	adds	r2, r5, #4
 80021f8:	42aa      	cmp	r2, r5
 80021fa:	41ad      	sbcs	r5, r5
 80021fc:	426d      	negs	r5, r5
 80021fe:	1964      	adds	r4, r4, r5
 8002200:	0015      	movs	r5, r2
 8002202:	01e3      	lsls	r3, r4, #7
 8002204:	d504      	bpl.n	8002210 <__aeabi_dmul+0x288>
 8002206:	2180      	movs	r1, #128	; 0x80
 8002208:	4a46      	ldr	r2, [pc, #280]	; (8002324 <__aeabi_dmul+0x39c>)
 800220a:	00c9      	lsls	r1, r1, #3
 800220c:	4014      	ands	r4, r2
 800220e:	4461      	add	r1, ip
 8002210:	4a45      	ldr	r2, [pc, #276]	; (8002328 <__aeabi_dmul+0x3a0>)
 8002212:	4291      	cmp	r1, r2
 8002214:	dd00      	ble.n	8002218 <__aeabi_dmul+0x290>
 8002216:	e726      	b.n	8002066 <__aeabi_dmul+0xde>
 8002218:	0762      	lsls	r2, r4, #29
 800221a:	08ed      	lsrs	r5, r5, #3
 800221c:	0264      	lsls	r4, r4, #9
 800221e:	0549      	lsls	r1, r1, #21
 8002220:	4315      	orrs	r5, r2
 8002222:	0b24      	lsrs	r4, r4, #12
 8002224:	0d4a      	lsrs	r2, r1, #21
 8002226:	e710      	b.n	800204a <__aeabi_dmul+0xc2>
 8002228:	4652      	mov	r2, sl
 800222a:	4332      	orrs	r2, r6
 800222c:	d100      	bne.n	8002230 <__aeabi_dmul+0x2a8>
 800222e:	e07f      	b.n	8002330 <__aeabi_dmul+0x3a8>
 8002230:	2e00      	cmp	r6, #0
 8002232:	d100      	bne.n	8002236 <__aeabi_dmul+0x2ae>
 8002234:	e0dc      	b.n	80023f0 <__aeabi_dmul+0x468>
 8002236:	0030      	movs	r0, r6
 8002238:	f000 fe1e 	bl	8002e78 <__clzsi2>
 800223c:	0002      	movs	r2, r0
 800223e:	3a0b      	subs	r2, #11
 8002240:	231d      	movs	r3, #29
 8002242:	0001      	movs	r1, r0
 8002244:	1a9b      	subs	r3, r3, r2
 8002246:	4652      	mov	r2, sl
 8002248:	3908      	subs	r1, #8
 800224a:	40da      	lsrs	r2, r3
 800224c:	408e      	lsls	r6, r1
 800224e:	4316      	orrs	r6, r2
 8002250:	4652      	mov	r2, sl
 8002252:	408a      	lsls	r2, r1
 8002254:	9b00      	ldr	r3, [sp, #0]
 8002256:	4935      	ldr	r1, [pc, #212]	; (800232c <__aeabi_dmul+0x3a4>)
 8002258:	1a18      	subs	r0, r3, r0
 800225a:	0003      	movs	r3, r0
 800225c:	468c      	mov	ip, r1
 800225e:	4463      	add	r3, ip
 8002260:	2000      	movs	r0, #0
 8002262:	9300      	str	r3, [sp, #0]
 8002264:	e6d3      	b.n	800200e <__aeabi_dmul+0x86>
 8002266:	0025      	movs	r5, r4
 8002268:	4305      	orrs	r5, r0
 800226a:	d04a      	beq.n	8002302 <__aeabi_dmul+0x37a>
 800226c:	2c00      	cmp	r4, #0
 800226e:	d100      	bne.n	8002272 <__aeabi_dmul+0x2ea>
 8002270:	e0b0      	b.n	80023d4 <__aeabi_dmul+0x44c>
 8002272:	0020      	movs	r0, r4
 8002274:	f000 fe00 	bl	8002e78 <__clzsi2>
 8002278:	0001      	movs	r1, r0
 800227a:	0002      	movs	r2, r0
 800227c:	390b      	subs	r1, #11
 800227e:	231d      	movs	r3, #29
 8002280:	0010      	movs	r0, r2
 8002282:	1a5b      	subs	r3, r3, r1
 8002284:	0031      	movs	r1, r6
 8002286:	0035      	movs	r5, r6
 8002288:	3808      	subs	r0, #8
 800228a:	4084      	lsls	r4, r0
 800228c:	40d9      	lsrs	r1, r3
 800228e:	4085      	lsls	r5, r0
 8002290:	430c      	orrs	r4, r1
 8002292:	4826      	ldr	r0, [pc, #152]	; (800232c <__aeabi_dmul+0x3a4>)
 8002294:	1a83      	subs	r3, r0, r2
 8002296:	9300      	str	r3, [sp, #0]
 8002298:	2300      	movs	r3, #0
 800229a:	4699      	mov	r9, r3
 800229c:	469b      	mov	fp, r3
 800229e:	e697      	b.n	8001fd0 <__aeabi_dmul+0x48>
 80022a0:	0005      	movs	r5, r0
 80022a2:	4325      	orrs	r5, r4
 80022a4:	d126      	bne.n	80022f4 <__aeabi_dmul+0x36c>
 80022a6:	2208      	movs	r2, #8
 80022a8:	9300      	str	r3, [sp, #0]
 80022aa:	2302      	movs	r3, #2
 80022ac:	2400      	movs	r4, #0
 80022ae:	4691      	mov	r9, r2
 80022b0:	469b      	mov	fp, r3
 80022b2:	e68d      	b.n	8001fd0 <__aeabi_dmul+0x48>
 80022b4:	4652      	mov	r2, sl
 80022b6:	9b00      	ldr	r3, [sp, #0]
 80022b8:	4332      	orrs	r2, r6
 80022ba:	d110      	bne.n	80022de <__aeabi_dmul+0x356>
 80022bc:	4915      	ldr	r1, [pc, #84]	; (8002314 <__aeabi_dmul+0x38c>)
 80022be:	2600      	movs	r6, #0
 80022c0:	468c      	mov	ip, r1
 80022c2:	4463      	add	r3, ip
 80022c4:	4649      	mov	r1, r9
 80022c6:	9300      	str	r3, [sp, #0]
 80022c8:	2302      	movs	r3, #2
 80022ca:	4319      	orrs	r1, r3
 80022cc:	4689      	mov	r9, r1
 80022ce:	2002      	movs	r0, #2
 80022d0:	e69d      	b.n	800200e <__aeabi_dmul+0x86>
 80022d2:	465b      	mov	r3, fp
 80022d4:	9701      	str	r7, [sp, #4]
 80022d6:	2b02      	cmp	r3, #2
 80022d8:	d000      	beq.n	80022dc <__aeabi_dmul+0x354>
 80022da:	e6ad      	b.n	8002038 <__aeabi_dmul+0xb0>
 80022dc:	e6c3      	b.n	8002066 <__aeabi_dmul+0xde>
 80022de:	4a0d      	ldr	r2, [pc, #52]	; (8002314 <__aeabi_dmul+0x38c>)
 80022e0:	2003      	movs	r0, #3
 80022e2:	4694      	mov	ip, r2
 80022e4:	4463      	add	r3, ip
 80022e6:	464a      	mov	r2, r9
 80022e8:	9300      	str	r3, [sp, #0]
 80022ea:	2303      	movs	r3, #3
 80022ec:	431a      	orrs	r2, r3
 80022ee:	4691      	mov	r9, r2
 80022f0:	4652      	mov	r2, sl
 80022f2:	e68c      	b.n	800200e <__aeabi_dmul+0x86>
 80022f4:	220c      	movs	r2, #12
 80022f6:	9300      	str	r3, [sp, #0]
 80022f8:	2303      	movs	r3, #3
 80022fa:	0005      	movs	r5, r0
 80022fc:	4691      	mov	r9, r2
 80022fe:	469b      	mov	fp, r3
 8002300:	e666      	b.n	8001fd0 <__aeabi_dmul+0x48>
 8002302:	2304      	movs	r3, #4
 8002304:	4699      	mov	r9, r3
 8002306:	2300      	movs	r3, #0
 8002308:	9300      	str	r3, [sp, #0]
 800230a:	3301      	adds	r3, #1
 800230c:	2400      	movs	r4, #0
 800230e:	469b      	mov	fp, r3
 8002310:	e65e      	b.n	8001fd0 <__aeabi_dmul+0x48>
 8002312:	46c0      	nop			; (mov r8, r8)
 8002314:	000007ff 	.word	0x000007ff
 8002318:	fffffc01 	.word	0xfffffc01
 800231c:	0800c5ac 	.word	0x0800c5ac
 8002320:	000003ff 	.word	0x000003ff
 8002324:	feffffff 	.word	0xfeffffff
 8002328:	000007fe 	.word	0x000007fe
 800232c:	fffffc0d 	.word	0xfffffc0d
 8002330:	4649      	mov	r1, r9
 8002332:	2301      	movs	r3, #1
 8002334:	4319      	orrs	r1, r3
 8002336:	4689      	mov	r9, r1
 8002338:	2600      	movs	r6, #0
 800233a:	2001      	movs	r0, #1
 800233c:	e667      	b.n	800200e <__aeabi_dmul+0x86>
 800233e:	2300      	movs	r3, #0
 8002340:	2480      	movs	r4, #128	; 0x80
 8002342:	2500      	movs	r5, #0
 8002344:	4a43      	ldr	r2, [pc, #268]	; (8002454 <__aeabi_dmul+0x4cc>)
 8002346:	9301      	str	r3, [sp, #4]
 8002348:	0324      	lsls	r4, r4, #12
 800234a:	e67e      	b.n	800204a <__aeabi_dmul+0xc2>
 800234c:	2001      	movs	r0, #1
 800234e:	1a40      	subs	r0, r0, r1
 8002350:	2838      	cmp	r0, #56	; 0x38
 8002352:	dd00      	ble.n	8002356 <__aeabi_dmul+0x3ce>
 8002354:	e676      	b.n	8002044 <__aeabi_dmul+0xbc>
 8002356:	281f      	cmp	r0, #31
 8002358:	dd5b      	ble.n	8002412 <__aeabi_dmul+0x48a>
 800235a:	221f      	movs	r2, #31
 800235c:	0023      	movs	r3, r4
 800235e:	4252      	negs	r2, r2
 8002360:	1a51      	subs	r1, r2, r1
 8002362:	40cb      	lsrs	r3, r1
 8002364:	0019      	movs	r1, r3
 8002366:	2820      	cmp	r0, #32
 8002368:	d003      	beq.n	8002372 <__aeabi_dmul+0x3ea>
 800236a:	4a3b      	ldr	r2, [pc, #236]	; (8002458 <__aeabi_dmul+0x4d0>)
 800236c:	4462      	add	r2, ip
 800236e:	4094      	lsls	r4, r2
 8002370:	4325      	orrs	r5, r4
 8002372:	1e6a      	subs	r2, r5, #1
 8002374:	4195      	sbcs	r5, r2
 8002376:	002a      	movs	r2, r5
 8002378:	430a      	orrs	r2, r1
 800237a:	2107      	movs	r1, #7
 800237c:	000d      	movs	r5, r1
 800237e:	2400      	movs	r4, #0
 8002380:	4015      	ands	r5, r2
 8002382:	4211      	tst	r1, r2
 8002384:	d05b      	beq.n	800243e <__aeabi_dmul+0x4b6>
 8002386:	210f      	movs	r1, #15
 8002388:	2400      	movs	r4, #0
 800238a:	4011      	ands	r1, r2
 800238c:	2904      	cmp	r1, #4
 800238e:	d053      	beq.n	8002438 <__aeabi_dmul+0x4b0>
 8002390:	1d11      	adds	r1, r2, #4
 8002392:	4291      	cmp	r1, r2
 8002394:	4192      	sbcs	r2, r2
 8002396:	4252      	negs	r2, r2
 8002398:	18a4      	adds	r4, r4, r2
 800239a:	000a      	movs	r2, r1
 800239c:	0223      	lsls	r3, r4, #8
 800239e:	d54b      	bpl.n	8002438 <__aeabi_dmul+0x4b0>
 80023a0:	2201      	movs	r2, #1
 80023a2:	2400      	movs	r4, #0
 80023a4:	2500      	movs	r5, #0
 80023a6:	e650      	b.n	800204a <__aeabi_dmul+0xc2>
 80023a8:	2380      	movs	r3, #128	; 0x80
 80023aa:	031b      	lsls	r3, r3, #12
 80023ac:	421c      	tst	r4, r3
 80023ae:	d009      	beq.n	80023c4 <__aeabi_dmul+0x43c>
 80023b0:	421e      	tst	r6, r3
 80023b2:	d107      	bne.n	80023c4 <__aeabi_dmul+0x43c>
 80023b4:	4333      	orrs	r3, r6
 80023b6:	031c      	lsls	r4, r3, #12
 80023b8:	4643      	mov	r3, r8
 80023ba:	0015      	movs	r5, r2
 80023bc:	0b24      	lsrs	r4, r4, #12
 80023be:	4a25      	ldr	r2, [pc, #148]	; (8002454 <__aeabi_dmul+0x4cc>)
 80023c0:	9301      	str	r3, [sp, #4]
 80023c2:	e642      	b.n	800204a <__aeabi_dmul+0xc2>
 80023c4:	2280      	movs	r2, #128	; 0x80
 80023c6:	0312      	lsls	r2, r2, #12
 80023c8:	4314      	orrs	r4, r2
 80023ca:	0324      	lsls	r4, r4, #12
 80023cc:	4a21      	ldr	r2, [pc, #132]	; (8002454 <__aeabi_dmul+0x4cc>)
 80023ce:	0b24      	lsrs	r4, r4, #12
 80023d0:	9701      	str	r7, [sp, #4]
 80023d2:	e63a      	b.n	800204a <__aeabi_dmul+0xc2>
 80023d4:	f000 fd50 	bl	8002e78 <__clzsi2>
 80023d8:	0001      	movs	r1, r0
 80023da:	0002      	movs	r2, r0
 80023dc:	3115      	adds	r1, #21
 80023de:	3220      	adds	r2, #32
 80023e0:	291c      	cmp	r1, #28
 80023e2:	dc00      	bgt.n	80023e6 <__aeabi_dmul+0x45e>
 80023e4:	e74b      	b.n	800227e <__aeabi_dmul+0x2f6>
 80023e6:	0034      	movs	r4, r6
 80023e8:	3808      	subs	r0, #8
 80023ea:	2500      	movs	r5, #0
 80023ec:	4084      	lsls	r4, r0
 80023ee:	e750      	b.n	8002292 <__aeabi_dmul+0x30a>
 80023f0:	f000 fd42 	bl	8002e78 <__clzsi2>
 80023f4:	0003      	movs	r3, r0
 80023f6:	001a      	movs	r2, r3
 80023f8:	3215      	adds	r2, #21
 80023fa:	3020      	adds	r0, #32
 80023fc:	2a1c      	cmp	r2, #28
 80023fe:	dc00      	bgt.n	8002402 <__aeabi_dmul+0x47a>
 8002400:	e71e      	b.n	8002240 <__aeabi_dmul+0x2b8>
 8002402:	4656      	mov	r6, sl
 8002404:	3b08      	subs	r3, #8
 8002406:	2200      	movs	r2, #0
 8002408:	409e      	lsls	r6, r3
 800240a:	e723      	b.n	8002254 <__aeabi_dmul+0x2cc>
 800240c:	9b00      	ldr	r3, [sp, #0]
 800240e:	469c      	mov	ip, r3
 8002410:	e6e6      	b.n	80021e0 <__aeabi_dmul+0x258>
 8002412:	4912      	ldr	r1, [pc, #72]	; (800245c <__aeabi_dmul+0x4d4>)
 8002414:	0022      	movs	r2, r4
 8002416:	4461      	add	r1, ip
 8002418:	002e      	movs	r6, r5
 800241a:	408d      	lsls	r5, r1
 800241c:	408a      	lsls	r2, r1
 800241e:	40c6      	lsrs	r6, r0
 8002420:	1e69      	subs	r1, r5, #1
 8002422:	418d      	sbcs	r5, r1
 8002424:	4332      	orrs	r2, r6
 8002426:	432a      	orrs	r2, r5
 8002428:	40c4      	lsrs	r4, r0
 800242a:	0753      	lsls	r3, r2, #29
 800242c:	d0b6      	beq.n	800239c <__aeabi_dmul+0x414>
 800242e:	210f      	movs	r1, #15
 8002430:	4011      	ands	r1, r2
 8002432:	2904      	cmp	r1, #4
 8002434:	d1ac      	bne.n	8002390 <__aeabi_dmul+0x408>
 8002436:	e7b1      	b.n	800239c <__aeabi_dmul+0x414>
 8002438:	0765      	lsls	r5, r4, #29
 800243a:	0264      	lsls	r4, r4, #9
 800243c:	0b24      	lsrs	r4, r4, #12
 800243e:	08d2      	lsrs	r2, r2, #3
 8002440:	4315      	orrs	r5, r2
 8002442:	2200      	movs	r2, #0
 8002444:	e601      	b.n	800204a <__aeabi_dmul+0xc2>
 8002446:	2280      	movs	r2, #128	; 0x80
 8002448:	0312      	lsls	r2, r2, #12
 800244a:	4314      	orrs	r4, r2
 800244c:	0324      	lsls	r4, r4, #12
 800244e:	4a01      	ldr	r2, [pc, #4]	; (8002454 <__aeabi_dmul+0x4cc>)
 8002450:	0b24      	lsrs	r4, r4, #12
 8002452:	e5fa      	b.n	800204a <__aeabi_dmul+0xc2>
 8002454:	000007ff 	.word	0x000007ff
 8002458:	0000043e 	.word	0x0000043e
 800245c:	0000041e 	.word	0x0000041e

08002460 <__aeabi_dsub>:
 8002460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002462:	4657      	mov	r7, sl
 8002464:	464e      	mov	r6, r9
 8002466:	4645      	mov	r5, r8
 8002468:	46de      	mov	lr, fp
 800246a:	b5e0      	push	{r5, r6, r7, lr}
 800246c:	001e      	movs	r6, r3
 800246e:	0017      	movs	r7, r2
 8002470:	004a      	lsls	r2, r1, #1
 8002472:	030b      	lsls	r3, r1, #12
 8002474:	0d52      	lsrs	r2, r2, #21
 8002476:	0a5b      	lsrs	r3, r3, #9
 8002478:	4690      	mov	r8, r2
 800247a:	0f42      	lsrs	r2, r0, #29
 800247c:	431a      	orrs	r2, r3
 800247e:	0fcd      	lsrs	r5, r1, #31
 8002480:	4ccd      	ldr	r4, [pc, #820]	; (80027b8 <__aeabi_dsub+0x358>)
 8002482:	0331      	lsls	r1, r6, #12
 8002484:	00c3      	lsls	r3, r0, #3
 8002486:	4694      	mov	ip, r2
 8002488:	0070      	lsls	r0, r6, #1
 800248a:	0f7a      	lsrs	r2, r7, #29
 800248c:	0a49      	lsrs	r1, r1, #9
 800248e:	00ff      	lsls	r7, r7, #3
 8002490:	469a      	mov	sl, r3
 8002492:	46b9      	mov	r9, r7
 8002494:	0d40      	lsrs	r0, r0, #21
 8002496:	0ff6      	lsrs	r6, r6, #31
 8002498:	4311      	orrs	r1, r2
 800249a:	42a0      	cmp	r0, r4
 800249c:	d100      	bne.n	80024a0 <__aeabi_dsub+0x40>
 800249e:	e0b1      	b.n	8002604 <__aeabi_dsub+0x1a4>
 80024a0:	2201      	movs	r2, #1
 80024a2:	4056      	eors	r6, r2
 80024a4:	46b3      	mov	fp, r6
 80024a6:	42b5      	cmp	r5, r6
 80024a8:	d100      	bne.n	80024ac <__aeabi_dsub+0x4c>
 80024aa:	e088      	b.n	80025be <__aeabi_dsub+0x15e>
 80024ac:	4642      	mov	r2, r8
 80024ae:	1a12      	subs	r2, r2, r0
 80024b0:	2a00      	cmp	r2, #0
 80024b2:	dc00      	bgt.n	80024b6 <__aeabi_dsub+0x56>
 80024b4:	e0ae      	b.n	8002614 <__aeabi_dsub+0x1b4>
 80024b6:	2800      	cmp	r0, #0
 80024b8:	d100      	bne.n	80024bc <__aeabi_dsub+0x5c>
 80024ba:	e0c1      	b.n	8002640 <__aeabi_dsub+0x1e0>
 80024bc:	48be      	ldr	r0, [pc, #760]	; (80027b8 <__aeabi_dsub+0x358>)
 80024be:	4580      	cmp	r8, r0
 80024c0:	d100      	bne.n	80024c4 <__aeabi_dsub+0x64>
 80024c2:	e151      	b.n	8002768 <__aeabi_dsub+0x308>
 80024c4:	2080      	movs	r0, #128	; 0x80
 80024c6:	0400      	lsls	r0, r0, #16
 80024c8:	4301      	orrs	r1, r0
 80024ca:	2a38      	cmp	r2, #56	; 0x38
 80024cc:	dd00      	ble.n	80024d0 <__aeabi_dsub+0x70>
 80024ce:	e17b      	b.n	80027c8 <__aeabi_dsub+0x368>
 80024d0:	2a1f      	cmp	r2, #31
 80024d2:	dd00      	ble.n	80024d6 <__aeabi_dsub+0x76>
 80024d4:	e1ee      	b.n	80028b4 <__aeabi_dsub+0x454>
 80024d6:	2020      	movs	r0, #32
 80024d8:	003e      	movs	r6, r7
 80024da:	1a80      	subs	r0, r0, r2
 80024dc:	000c      	movs	r4, r1
 80024de:	40d6      	lsrs	r6, r2
 80024e0:	40d1      	lsrs	r1, r2
 80024e2:	4087      	lsls	r7, r0
 80024e4:	4662      	mov	r2, ip
 80024e6:	4084      	lsls	r4, r0
 80024e8:	1a52      	subs	r2, r2, r1
 80024ea:	1e78      	subs	r0, r7, #1
 80024ec:	4187      	sbcs	r7, r0
 80024ee:	4694      	mov	ip, r2
 80024f0:	4334      	orrs	r4, r6
 80024f2:	4327      	orrs	r7, r4
 80024f4:	1bdc      	subs	r4, r3, r7
 80024f6:	42a3      	cmp	r3, r4
 80024f8:	419b      	sbcs	r3, r3
 80024fa:	4662      	mov	r2, ip
 80024fc:	425b      	negs	r3, r3
 80024fe:	1ad3      	subs	r3, r2, r3
 8002500:	4699      	mov	r9, r3
 8002502:	464b      	mov	r3, r9
 8002504:	021b      	lsls	r3, r3, #8
 8002506:	d400      	bmi.n	800250a <__aeabi_dsub+0xaa>
 8002508:	e118      	b.n	800273c <__aeabi_dsub+0x2dc>
 800250a:	464b      	mov	r3, r9
 800250c:	0258      	lsls	r0, r3, #9
 800250e:	0a43      	lsrs	r3, r0, #9
 8002510:	4699      	mov	r9, r3
 8002512:	464b      	mov	r3, r9
 8002514:	2b00      	cmp	r3, #0
 8002516:	d100      	bne.n	800251a <__aeabi_dsub+0xba>
 8002518:	e137      	b.n	800278a <__aeabi_dsub+0x32a>
 800251a:	4648      	mov	r0, r9
 800251c:	f000 fcac 	bl	8002e78 <__clzsi2>
 8002520:	0001      	movs	r1, r0
 8002522:	3908      	subs	r1, #8
 8002524:	2320      	movs	r3, #32
 8002526:	0022      	movs	r2, r4
 8002528:	4648      	mov	r0, r9
 800252a:	1a5b      	subs	r3, r3, r1
 800252c:	40da      	lsrs	r2, r3
 800252e:	4088      	lsls	r0, r1
 8002530:	408c      	lsls	r4, r1
 8002532:	4643      	mov	r3, r8
 8002534:	4310      	orrs	r0, r2
 8002536:	4588      	cmp	r8, r1
 8002538:	dd00      	ble.n	800253c <__aeabi_dsub+0xdc>
 800253a:	e136      	b.n	80027aa <__aeabi_dsub+0x34a>
 800253c:	1ac9      	subs	r1, r1, r3
 800253e:	1c4b      	adds	r3, r1, #1
 8002540:	2b1f      	cmp	r3, #31
 8002542:	dd00      	ble.n	8002546 <__aeabi_dsub+0xe6>
 8002544:	e0ea      	b.n	800271c <__aeabi_dsub+0x2bc>
 8002546:	2220      	movs	r2, #32
 8002548:	0026      	movs	r6, r4
 800254a:	1ad2      	subs	r2, r2, r3
 800254c:	0001      	movs	r1, r0
 800254e:	4094      	lsls	r4, r2
 8002550:	40de      	lsrs	r6, r3
 8002552:	40d8      	lsrs	r0, r3
 8002554:	2300      	movs	r3, #0
 8002556:	4091      	lsls	r1, r2
 8002558:	1e62      	subs	r2, r4, #1
 800255a:	4194      	sbcs	r4, r2
 800255c:	4681      	mov	r9, r0
 800255e:	4698      	mov	r8, r3
 8002560:	4331      	orrs	r1, r6
 8002562:	430c      	orrs	r4, r1
 8002564:	0763      	lsls	r3, r4, #29
 8002566:	d009      	beq.n	800257c <__aeabi_dsub+0x11c>
 8002568:	230f      	movs	r3, #15
 800256a:	4023      	ands	r3, r4
 800256c:	2b04      	cmp	r3, #4
 800256e:	d005      	beq.n	800257c <__aeabi_dsub+0x11c>
 8002570:	1d23      	adds	r3, r4, #4
 8002572:	42a3      	cmp	r3, r4
 8002574:	41a4      	sbcs	r4, r4
 8002576:	4264      	negs	r4, r4
 8002578:	44a1      	add	r9, r4
 800257a:	001c      	movs	r4, r3
 800257c:	464b      	mov	r3, r9
 800257e:	021b      	lsls	r3, r3, #8
 8002580:	d400      	bmi.n	8002584 <__aeabi_dsub+0x124>
 8002582:	e0de      	b.n	8002742 <__aeabi_dsub+0x2e2>
 8002584:	4641      	mov	r1, r8
 8002586:	4b8c      	ldr	r3, [pc, #560]	; (80027b8 <__aeabi_dsub+0x358>)
 8002588:	3101      	adds	r1, #1
 800258a:	4299      	cmp	r1, r3
 800258c:	d100      	bne.n	8002590 <__aeabi_dsub+0x130>
 800258e:	e0e7      	b.n	8002760 <__aeabi_dsub+0x300>
 8002590:	464b      	mov	r3, r9
 8002592:	488a      	ldr	r0, [pc, #552]	; (80027bc <__aeabi_dsub+0x35c>)
 8002594:	08e4      	lsrs	r4, r4, #3
 8002596:	4003      	ands	r3, r0
 8002598:	0018      	movs	r0, r3
 800259a:	0549      	lsls	r1, r1, #21
 800259c:	075b      	lsls	r3, r3, #29
 800259e:	0240      	lsls	r0, r0, #9
 80025a0:	4323      	orrs	r3, r4
 80025a2:	0d4a      	lsrs	r2, r1, #21
 80025a4:	0b04      	lsrs	r4, r0, #12
 80025a6:	0512      	lsls	r2, r2, #20
 80025a8:	07ed      	lsls	r5, r5, #31
 80025aa:	4322      	orrs	r2, r4
 80025ac:	432a      	orrs	r2, r5
 80025ae:	0018      	movs	r0, r3
 80025b0:	0011      	movs	r1, r2
 80025b2:	bcf0      	pop	{r4, r5, r6, r7}
 80025b4:	46bb      	mov	fp, r7
 80025b6:	46b2      	mov	sl, r6
 80025b8:	46a9      	mov	r9, r5
 80025ba:	46a0      	mov	r8, r4
 80025bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80025be:	4642      	mov	r2, r8
 80025c0:	1a12      	subs	r2, r2, r0
 80025c2:	2a00      	cmp	r2, #0
 80025c4:	dd52      	ble.n	800266c <__aeabi_dsub+0x20c>
 80025c6:	2800      	cmp	r0, #0
 80025c8:	d100      	bne.n	80025cc <__aeabi_dsub+0x16c>
 80025ca:	e09c      	b.n	8002706 <__aeabi_dsub+0x2a6>
 80025cc:	45a0      	cmp	r8, r4
 80025ce:	d100      	bne.n	80025d2 <__aeabi_dsub+0x172>
 80025d0:	e0ca      	b.n	8002768 <__aeabi_dsub+0x308>
 80025d2:	2080      	movs	r0, #128	; 0x80
 80025d4:	0400      	lsls	r0, r0, #16
 80025d6:	4301      	orrs	r1, r0
 80025d8:	2a38      	cmp	r2, #56	; 0x38
 80025da:	dd00      	ble.n	80025de <__aeabi_dsub+0x17e>
 80025dc:	e149      	b.n	8002872 <__aeabi_dsub+0x412>
 80025de:	2a1f      	cmp	r2, #31
 80025e0:	dc00      	bgt.n	80025e4 <__aeabi_dsub+0x184>
 80025e2:	e197      	b.n	8002914 <__aeabi_dsub+0x4b4>
 80025e4:	0010      	movs	r0, r2
 80025e6:	000e      	movs	r6, r1
 80025e8:	3820      	subs	r0, #32
 80025ea:	40c6      	lsrs	r6, r0
 80025ec:	2a20      	cmp	r2, #32
 80025ee:	d004      	beq.n	80025fa <__aeabi_dsub+0x19a>
 80025f0:	2040      	movs	r0, #64	; 0x40
 80025f2:	1a82      	subs	r2, r0, r2
 80025f4:	4091      	lsls	r1, r2
 80025f6:	430f      	orrs	r7, r1
 80025f8:	46b9      	mov	r9, r7
 80025fa:	464c      	mov	r4, r9
 80025fc:	1e62      	subs	r2, r4, #1
 80025fe:	4194      	sbcs	r4, r2
 8002600:	4334      	orrs	r4, r6
 8002602:	e13a      	b.n	800287a <__aeabi_dsub+0x41a>
 8002604:	000a      	movs	r2, r1
 8002606:	433a      	orrs	r2, r7
 8002608:	d028      	beq.n	800265c <__aeabi_dsub+0x1fc>
 800260a:	46b3      	mov	fp, r6
 800260c:	42b5      	cmp	r5, r6
 800260e:	d02b      	beq.n	8002668 <__aeabi_dsub+0x208>
 8002610:	4a6b      	ldr	r2, [pc, #428]	; (80027c0 <__aeabi_dsub+0x360>)
 8002612:	4442      	add	r2, r8
 8002614:	2a00      	cmp	r2, #0
 8002616:	d05d      	beq.n	80026d4 <__aeabi_dsub+0x274>
 8002618:	4642      	mov	r2, r8
 800261a:	4644      	mov	r4, r8
 800261c:	1a82      	subs	r2, r0, r2
 800261e:	2c00      	cmp	r4, #0
 8002620:	d000      	beq.n	8002624 <__aeabi_dsub+0x1c4>
 8002622:	e0f5      	b.n	8002810 <__aeabi_dsub+0x3b0>
 8002624:	4665      	mov	r5, ip
 8002626:	431d      	orrs	r5, r3
 8002628:	d100      	bne.n	800262c <__aeabi_dsub+0x1cc>
 800262a:	e19c      	b.n	8002966 <__aeabi_dsub+0x506>
 800262c:	1e55      	subs	r5, r2, #1
 800262e:	2a01      	cmp	r2, #1
 8002630:	d100      	bne.n	8002634 <__aeabi_dsub+0x1d4>
 8002632:	e1fb      	b.n	8002a2c <__aeabi_dsub+0x5cc>
 8002634:	4c60      	ldr	r4, [pc, #384]	; (80027b8 <__aeabi_dsub+0x358>)
 8002636:	42a2      	cmp	r2, r4
 8002638:	d100      	bne.n	800263c <__aeabi_dsub+0x1dc>
 800263a:	e1bd      	b.n	80029b8 <__aeabi_dsub+0x558>
 800263c:	002a      	movs	r2, r5
 800263e:	e0f0      	b.n	8002822 <__aeabi_dsub+0x3c2>
 8002640:	0008      	movs	r0, r1
 8002642:	4338      	orrs	r0, r7
 8002644:	d100      	bne.n	8002648 <__aeabi_dsub+0x1e8>
 8002646:	e0c3      	b.n	80027d0 <__aeabi_dsub+0x370>
 8002648:	1e50      	subs	r0, r2, #1
 800264a:	2a01      	cmp	r2, #1
 800264c:	d100      	bne.n	8002650 <__aeabi_dsub+0x1f0>
 800264e:	e1a8      	b.n	80029a2 <__aeabi_dsub+0x542>
 8002650:	4c59      	ldr	r4, [pc, #356]	; (80027b8 <__aeabi_dsub+0x358>)
 8002652:	42a2      	cmp	r2, r4
 8002654:	d100      	bne.n	8002658 <__aeabi_dsub+0x1f8>
 8002656:	e087      	b.n	8002768 <__aeabi_dsub+0x308>
 8002658:	0002      	movs	r2, r0
 800265a:	e736      	b.n	80024ca <__aeabi_dsub+0x6a>
 800265c:	2201      	movs	r2, #1
 800265e:	4056      	eors	r6, r2
 8002660:	46b3      	mov	fp, r6
 8002662:	42b5      	cmp	r5, r6
 8002664:	d000      	beq.n	8002668 <__aeabi_dsub+0x208>
 8002666:	e721      	b.n	80024ac <__aeabi_dsub+0x4c>
 8002668:	4a55      	ldr	r2, [pc, #340]	; (80027c0 <__aeabi_dsub+0x360>)
 800266a:	4442      	add	r2, r8
 800266c:	2a00      	cmp	r2, #0
 800266e:	d100      	bne.n	8002672 <__aeabi_dsub+0x212>
 8002670:	e0b5      	b.n	80027de <__aeabi_dsub+0x37e>
 8002672:	4642      	mov	r2, r8
 8002674:	4644      	mov	r4, r8
 8002676:	1a82      	subs	r2, r0, r2
 8002678:	2c00      	cmp	r4, #0
 800267a:	d100      	bne.n	800267e <__aeabi_dsub+0x21e>
 800267c:	e138      	b.n	80028f0 <__aeabi_dsub+0x490>
 800267e:	4e4e      	ldr	r6, [pc, #312]	; (80027b8 <__aeabi_dsub+0x358>)
 8002680:	42b0      	cmp	r0, r6
 8002682:	d100      	bne.n	8002686 <__aeabi_dsub+0x226>
 8002684:	e1de      	b.n	8002a44 <__aeabi_dsub+0x5e4>
 8002686:	2680      	movs	r6, #128	; 0x80
 8002688:	4664      	mov	r4, ip
 800268a:	0436      	lsls	r6, r6, #16
 800268c:	4334      	orrs	r4, r6
 800268e:	46a4      	mov	ip, r4
 8002690:	2a38      	cmp	r2, #56	; 0x38
 8002692:	dd00      	ble.n	8002696 <__aeabi_dsub+0x236>
 8002694:	e196      	b.n	80029c4 <__aeabi_dsub+0x564>
 8002696:	2a1f      	cmp	r2, #31
 8002698:	dd00      	ble.n	800269c <__aeabi_dsub+0x23c>
 800269a:	e224      	b.n	8002ae6 <__aeabi_dsub+0x686>
 800269c:	2620      	movs	r6, #32
 800269e:	1ab4      	subs	r4, r6, r2
 80026a0:	46a2      	mov	sl, r4
 80026a2:	4664      	mov	r4, ip
 80026a4:	4656      	mov	r6, sl
 80026a6:	40b4      	lsls	r4, r6
 80026a8:	46a1      	mov	r9, r4
 80026aa:	001c      	movs	r4, r3
 80026ac:	464e      	mov	r6, r9
 80026ae:	40d4      	lsrs	r4, r2
 80026b0:	4326      	orrs	r6, r4
 80026b2:	0034      	movs	r4, r6
 80026b4:	4656      	mov	r6, sl
 80026b6:	40b3      	lsls	r3, r6
 80026b8:	1e5e      	subs	r6, r3, #1
 80026ba:	41b3      	sbcs	r3, r6
 80026bc:	431c      	orrs	r4, r3
 80026be:	4663      	mov	r3, ip
 80026c0:	40d3      	lsrs	r3, r2
 80026c2:	18c9      	adds	r1, r1, r3
 80026c4:	19e4      	adds	r4, r4, r7
 80026c6:	42bc      	cmp	r4, r7
 80026c8:	41bf      	sbcs	r7, r7
 80026ca:	427f      	negs	r7, r7
 80026cc:	46b9      	mov	r9, r7
 80026ce:	4680      	mov	r8, r0
 80026d0:	4489      	add	r9, r1
 80026d2:	e0d8      	b.n	8002886 <__aeabi_dsub+0x426>
 80026d4:	4640      	mov	r0, r8
 80026d6:	4c3b      	ldr	r4, [pc, #236]	; (80027c4 <__aeabi_dsub+0x364>)
 80026d8:	3001      	adds	r0, #1
 80026da:	4220      	tst	r0, r4
 80026dc:	d000      	beq.n	80026e0 <__aeabi_dsub+0x280>
 80026de:	e0b4      	b.n	800284a <__aeabi_dsub+0x3ea>
 80026e0:	4640      	mov	r0, r8
 80026e2:	2800      	cmp	r0, #0
 80026e4:	d000      	beq.n	80026e8 <__aeabi_dsub+0x288>
 80026e6:	e144      	b.n	8002972 <__aeabi_dsub+0x512>
 80026e8:	4660      	mov	r0, ip
 80026ea:	4318      	orrs	r0, r3
 80026ec:	d100      	bne.n	80026f0 <__aeabi_dsub+0x290>
 80026ee:	e190      	b.n	8002a12 <__aeabi_dsub+0x5b2>
 80026f0:	0008      	movs	r0, r1
 80026f2:	4338      	orrs	r0, r7
 80026f4:	d000      	beq.n	80026f8 <__aeabi_dsub+0x298>
 80026f6:	e1aa      	b.n	8002a4e <__aeabi_dsub+0x5ee>
 80026f8:	4661      	mov	r1, ip
 80026fa:	08db      	lsrs	r3, r3, #3
 80026fc:	0749      	lsls	r1, r1, #29
 80026fe:	430b      	orrs	r3, r1
 8002700:	4661      	mov	r1, ip
 8002702:	08cc      	lsrs	r4, r1, #3
 8002704:	e027      	b.n	8002756 <__aeabi_dsub+0x2f6>
 8002706:	0008      	movs	r0, r1
 8002708:	4338      	orrs	r0, r7
 800270a:	d061      	beq.n	80027d0 <__aeabi_dsub+0x370>
 800270c:	1e50      	subs	r0, r2, #1
 800270e:	2a01      	cmp	r2, #1
 8002710:	d100      	bne.n	8002714 <__aeabi_dsub+0x2b4>
 8002712:	e139      	b.n	8002988 <__aeabi_dsub+0x528>
 8002714:	42a2      	cmp	r2, r4
 8002716:	d027      	beq.n	8002768 <__aeabi_dsub+0x308>
 8002718:	0002      	movs	r2, r0
 800271a:	e75d      	b.n	80025d8 <__aeabi_dsub+0x178>
 800271c:	0002      	movs	r2, r0
 800271e:	391f      	subs	r1, #31
 8002720:	40ca      	lsrs	r2, r1
 8002722:	0011      	movs	r1, r2
 8002724:	2b20      	cmp	r3, #32
 8002726:	d003      	beq.n	8002730 <__aeabi_dsub+0x2d0>
 8002728:	2240      	movs	r2, #64	; 0x40
 800272a:	1ad3      	subs	r3, r2, r3
 800272c:	4098      	lsls	r0, r3
 800272e:	4304      	orrs	r4, r0
 8002730:	1e63      	subs	r3, r4, #1
 8002732:	419c      	sbcs	r4, r3
 8002734:	2300      	movs	r3, #0
 8002736:	4699      	mov	r9, r3
 8002738:	4698      	mov	r8, r3
 800273a:	430c      	orrs	r4, r1
 800273c:	0763      	lsls	r3, r4, #29
 800273e:	d000      	beq.n	8002742 <__aeabi_dsub+0x2e2>
 8002740:	e712      	b.n	8002568 <__aeabi_dsub+0x108>
 8002742:	464b      	mov	r3, r9
 8002744:	464a      	mov	r2, r9
 8002746:	08e4      	lsrs	r4, r4, #3
 8002748:	075b      	lsls	r3, r3, #29
 800274a:	4323      	orrs	r3, r4
 800274c:	08d4      	lsrs	r4, r2, #3
 800274e:	4642      	mov	r2, r8
 8002750:	4919      	ldr	r1, [pc, #100]	; (80027b8 <__aeabi_dsub+0x358>)
 8002752:	428a      	cmp	r2, r1
 8002754:	d00e      	beq.n	8002774 <__aeabi_dsub+0x314>
 8002756:	0324      	lsls	r4, r4, #12
 8002758:	0552      	lsls	r2, r2, #21
 800275a:	0b24      	lsrs	r4, r4, #12
 800275c:	0d52      	lsrs	r2, r2, #21
 800275e:	e722      	b.n	80025a6 <__aeabi_dsub+0x146>
 8002760:	000a      	movs	r2, r1
 8002762:	2400      	movs	r4, #0
 8002764:	2300      	movs	r3, #0
 8002766:	e71e      	b.n	80025a6 <__aeabi_dsub+0x146>
 8002768:	08db      	lsrs	r3, r3, #3
 800276a:	4662      	mov	r2, ip
 800276c:	0752      	lsls	r2, r2, #29
 800276e:	4313      	orrs	r3, r2
 8002770:	4662      	mov	r2, ip
 8002772:	08d4      	lsrs	r4, r2, #3
 8002774:	001a      	movs	r2, r3
 8002776:	4322      	orrs	r2, r4
 8002778:	d100      	bne.n	800277c <__aeabi_dsub+0x31c>
 800277a:	e1fc      	b.n	8002b76 <__aeabi_dsub+0x716>
 800277c:	2280      	movs	r2, #128	; 0x80
 800277e:	0312      	lsls	r2, r2, #12
 8002780:	4314      	orrs	r4, r2
 8002782:	0324      	lsls	r4, r4, #12
 8002784:	4a0c      	ldr	r2, [pc, #48]	; (80027b8 <__aeabi_dsub+0x358>)
 8002786:	0b24      	lsrs	r4, r4, #12
 8002788:	e70d      	b.n	80025a6 <__aeabi_dsub+0x146>
 800278a:	0020      	movs	r0, r4
 800278c:	f000 fb74 	bl	8002e78 <__clzsi2>
 8002790:	0001      	movs	r1, r0
 8002792:	3118      	adds	r1, #24
 8002794:	291f      	cmp	r1, #31
 8002796:	dc00      	bgt.n	800279a <__aeabi_dsub+0x33a>
 8002798:	e6c4      	b.n	8002524 <__aeabi_dsub+0xc4>
 800279a:	3808      	subs	r0, #8
 800279c:	4084      	lsls	r4, r0
 800279e:	4643      	mov	r3, r8
 80027a0:	0020      	movs	r0, r4
 80027a2:	2400      	movs	r4, #0
 80027a4:	4588      	cmp	r8, r1
 80027a6:	dc00      	bgt.n	80027aa <__aeabi_dsub+0x34a>
 80027a8:	e6c8      	b.n	800253c <__aeabi_dsub+0xdc>
 80027aa:	4a04      	ldr	r2, [pc, #16]	; (80027bc <__aeabi_dsub+0x35c>)
 80027ac:	1a5b      	subs	r3, r3, r1
 80027ae:	4010      	ands	r0, r2
 80027b0:	4698      	mov	r8, r3
 80027b2:	4681      	mov	r9, r0
 80027b4:	e6d6      	b.n	8002564 <__aeabi_dsub+0x104>
 80027b6:	46c0      	nop			; (mov r8, r8)
 80027b8:	000007ff 	.word	0x000007ff
 80027bc:	ff7fffff 	.word	0xff7fffff
 80027c0:	fffff801 	.word	0xfffff801
 80027c4:	000007fe 	.word	0x000007fe
 80027c8:	430f      	orrs	r7, r1
 80027ca:	1e7a      	subs	r2, r7, #1
 80027cc:	4197      	sbcs	r7, r2
 80027ce:	e691      	b.n	80024f4 <__aeabi_dsub+0x94>
 80027d0:	4661      	mov	r1, ip
 80027d2:	08db      	lsrs	r3, r3, #3
 80027d4:	0749      	lsls	r1, r1, #29
 80027d6:	430b      	orrs	r3, r1
 80027d8:	4661      	mov	r1, ip
 80027da:	08cc      	lsrs	r4, r1, #3
 80027dc:	e7b8      	b.n	8002750 <__aeabi_dsub+0x2f0>
 80027de:	4640      	mov	r0, r8
 80027e0:	4cd3      	ldr	r4, [pc, #844]	; (8002b30 <__aeabi_dsub+0x6d0>)
 80027e2:	3001      	adds	r0, #1
 80027e4:	4220      	tst	r0, r4
 80027e6:	d000      	beq.n	80027ea <__aeabi_dsub+0x38a>
 80027e8:	e0a2      	b.n	8002930 <__aeabi_dsub+0x4d0>
 80027ea:	4640      	mov	r0, r8
 80027ec:	2800      	cmp	r0, #0
 80027ee:	d000      	beq.n	80027f2 <__aeabi_dsub+0x392>
 80027f0:	e101      	b.n	80029f6 <__aeabi_dsub+0x596>
 80027f2:	4660      	mov	r0, ip
 80027f4:	4318      	orrs	r0, r3
 80027f6:	d100      	bne.n	80027fa <__aeabi_dsub+0x39a>
 80027f8:	e15e      	b.n	8002ab8 <__aeabi_dsub+0x658>
 80027fa:	0008      	movs	r0, r1
 80027fc:	4338      	orrs	r0, r7
 80027fe:	d000      	beq.n	8002802 <__aeabi_dsub+0x3a2>
 8002800:	e15f      	b.n	8002ac2 <__aeabi_dsub+0x662>
 8002802:	4661      	mov	r1, ip
 8002804:	08db      	lsrs	r3, r3, #3
 8002806:	0749      	lsls	r1, r1, #29
 8002808:	430b      	orrs	r3, r1
 800280a:	4661      	mov	r1, ip
 800280c:	08cc      	lsrs	r4, r1, #3
 800280e:	e7a2      	b.n	8002756 <__aeabi_dsub+0x2f6>
 8002810:	4dc8      	ldr	r5, [pc, #800]	; (8002b34 <__aeabi_dsub+0x6d4>)
 8002812:	42a8      	cmp	r0, r5
 8002814:	d100      	bne.n	8002818 <__aeabi_dsub+0x3b8>
 8002816:	e0cf      	b.n	80029b8 <__aeabi_dsub+0x558>
 8002818:	2580      	movs	r5, #128	; 0x80
 800281a:	4664      	mov	r4, ip
 800281c:	042d      	lsls	r5, r5, #16
 800281e:	432c      	orrs	r4, r5
 8002820:	46a4      	mov	ip, r4
 8002822:	2a38      	cmp	r2, #56	; 0x38
 8002824:	dc56      	bgt.n	80028d4 <__aeabi_dsub+0x474>
 8002826:	2a1f      	cmp	r2, #31
 8002828:	dd00      	ble.n	800282c <__aeabi_dsub+0x3cc>
 800282a:	e0d1      	b.n	80029d0 <__aeabi_dsub+0x570>
 800282c:	2520      	movs	r5, #32
 800282e:	001e      	movs	r6, r3
 8002830:	1aad      	subs	r5, r5, r2
 8002832:	4664      	mov	r4, ip
 8002834:	40ab      	lsls	r3, r5
 8002836:	40ac      	lsls	r4, r5
 8002838:	40d6      	lsrs	r6, r2
 800283a:	1e5d      	subs	r5, r3, #1
 800283c:	41ab      	sbcs	r3, r5
 800283e:	4334      	orrs	r4, r6
 8002840:	4323      	orrs	r3, r4
 8002842:	4664      	mov	r4, ip
 8002844:	40d4      	lsrs	r4, r2
 8002846:	1b09      	subs	r1, r1, r4
 8002848:	e049      	b.n	80028de <__aeabi_dsub+0x47e>
 800284a:	4660      	mov	r0, ip
 800284c:	1bdc      	subs	r4, r3, r7
 800284e:	1a46      	subs	r6, r0, r1
 8002850:	42a3      	cmp	r3, r4
 8002852:	4180      	sbcs	r0, r0
 8002854:	4240      	negs	r0, r0
 8002856:	4681      	mov	r9, r0
 8002858:	0030      	movs	r0, r6
 800285a:	464e      	mov	r6, r9
 800285c:	1b80      	subs	r0, r0, r6
 800285e:	4681      	mov	r9, r0
 8002860:	0200      	lsls	r0, r0, #8
 8002862:	d476      	bmi.n	8002952 <__aeabi_dsub+0x4f2>
 8002864:	464b      	mov	r3, r9
 8002866:	4323      	orrs	r3, r4
 8002868:	d000      	beq.n	800286c <__aeabi_dsub+0x40c>
 800286a:	e652      	b.n	8002512 <__aeabi_dsub+0xb2>
 800286c:	2400      	movs	r4, #0
 800286e:	2500      	movs	r5, #0
 8002870:	e771      	b.n	8002756 <__aeabi_dsub+0x2f6>
 8002872:	4339      	orrs	r1, r7
 8002874:	000c      	movs	r4, r1
 8002876:	1e62      	subs	r2, r4, #1
 8002878:	4194      	sbcs	r4, r2
 800287a:	18e4      	adds	r4, r4, r3
 800287c:	429c      	cmp	r4, r3
 800287e:	419b      	sbcs	r3, r3
 8002880:	425b      	negs	r3, r3
 8002882:	4463      	add	r3, ip
 8002884:	4699      	mov	r9, r3
 8002886:	464b      	mov	r3, r9
 8002888:	021b      	lsls	r3, r3, #8
 800288a:	d400      	bmi.n	800288e <__aeabi_dsub+0x42e>
 800288c:	e756      	b.n	800273c <__aeabi_dsub+0x2dc>
 800288e:	2301      	movs	r3, #1
 8002890:	469c      	mov	ip, r3
 8002892:	4ba8      	ldr	r3, [pc, #672]	; (8002b34 <__aeabi_dsub+0x6d4>)
 8002894:	44e0      	add	r8, ip
 8002896:	4598      	cmp	r8, r3
 8002898:	d038      	beq.n	800290c <__aeabi_dsub+0x4ac>
 800289a:	464b      	mov	r3, r9
 800289c:	48a6      	ldr	r0, [pc, #664]	; (8002b38 <__aeabi_dsub+0x6d8>)
 800289e:	2201      	movs	r2, #1
 80028a0:	4003      	ands	r3, r0
 80028a2:	0018      	movs	r0, r3
 80028a4:	0863      	lsrs	r3, r4, #1
 80028a6:	4014      	ands	r4, r2
 80028a8:	431c      	orrs	r4, r3
 80028aa:	07c3      	lsls	r3, r0, #31
 80028ac:	431c      	orrs	r4, r3
 80028ae:	0843      	lsrs	r3, r0, #1
 80028b0:	4699      	mov	r9, r3
 80028b2:	e657      	b.n	8002564 <__aeabi_dsub+0x104>
 80028b4:	0010      	movs	r0, r2
 80028b6:	000e      	movs	r6, r1
 80028b8:	3820      	subs	r0, #32
 80028ba:	40c6      	lsrs	r6, r0
 80028bc:	2a20      	cmp	r2, #32
 80028be:	d004      	beq.n	80028ca <__aeabi_dsub+0x46a>
 80028c0:	2040      	movs	r0, #64	; 0x40
 80028c2:	1a82      	subs	r2, r0, r2
 80028c4:	4091      	lsls	r1, r2
 80028c6:	430f      	orrs	r7, r1
 80028c8:	46b9      	mov	r9, r7
 80028ca:	464f      	mov	r7, r9
 80028cc:	1e7a      	subs	r2, r7, #1
 80028ce:	4197      	sbcs	r7, r2
 80028d0:	4337      	orrs	r7, r6
 80028d2:	e60f      	b.n	80024f4 <__aeabi_dsub+0x94>
 80028d4:	4662      	mov	r2, ip
 80028d6:	431a      	orrs	r2, r3
 80028d8:	0013      	movs	r3, r2
 80028da:	1e5a      	subs	r2, r3, #1
 80028dc:	4193      	sbcs	r3, r2
 80028de:	1afc      	subs	r4, r7, r3
 80028e0:	42a7      	cmp	r7, r4
 80028e2:	41bf      	sbcs	r7, r7
 80028e4:	427f      	negs	r7, r7
 80028e6:	1bcb      	subs	r3, r1, r7
 80028e8:	4699      	mov	r9, r3
 80028ea:	465d      	mov	r5, fp
 80028ec:	4680      	mov	r8, r0
 80028ee:	e608      	b.n	8002502 <__aeabi_dsub+0xa2>
 80028f0:	4666      	mov	r6, ip
 80028f2:	431e      	orrs	r6, r3
 80028f4:	d100      	bne.n	80028f8 <__aeabi_dsub+0x498>
 80028f6:	e0be      	b.n	8002a76 <__aeabi_dsub+0x616>
 80028f8:	1e56      	subs	r6, r2, #1
 80028fa:	2a01      	cmp	r2, #1
 80028fc:	d100      	bne.n	8002900 <__aeabi_dsub+0x4a0>
 80028fe:	e109      	b.n	8002b14 <__aeabi_dsub+0x6b4>
 8002900:	4c8c      	ldr	r4, [pc, #560]	; (8002b34 <__aeabi_dsub+0x6d4>)
 8002902:	42a2      	cmp	r2, r4
 8002904:	d100      	bne.n	8002908 <__aeabi_dsub+0x4a8>
 8002906:	e119      	b.n	8002b3c <__aeabi_dsub+0x6dc>
 8002908:	0032      	movs	r2, r6
 800290a:	e6c1      	b.n	8002690 <__aeabi_dsub+0x230>
 800290c:	4642      	mov	r2, r8
 800290e:	2400      	movs	r4, #0
 8002910:	2300      	movs	r3, #0
 8002912:	e648      	b.n	80025a6 <__aeabi_dsub+0x146>
 8002914:	2020      	movs	r0, #32
 8002916:	000c      	movs	r4, r1
 8002918:	1a80      	subs	r0, r0, r2
 800291a:	003e      	movs	r6, r7
 800291c:	4087      	lsls	r7, r0
 800291e:	4084      	lsls	r4, r0
 8002920:	40d6      	lsrs	r6, r2
 8002922:	1e78      	subs	r0, r7, #1
 8002924:	4187      	sbcs	r7, r0
 8002926:	40d1      	lsrs	r1, r2
 8002928:	4334      	orrs	r4, r6
 800292a:	433c      	orrs	r4, r7
 800292c:	448c      	add	ip, r1
 800292e:	e7a4      	b.n	800287a <__aeabi_dsub+0x41a>
 8002930:	4a80      	ldr	r2, [pc, #512]	; (8002b34 <__aeabi_dsub+0x6d4>)
 8002932:	4290      	cmp	r0, r2
 8002934:	d100      	bne.n	8002938 <__aeabi_dsub+0x4d8>
 8002936:	e0e9      	b.n	8002b0c <__aeabi_dsub+0x6ac>
 8002938:	19df      	adds	r7, r3, r7
 800293a:	429f      	cmp	r7, r3
 800293c:	419b      	sbcs	r3, r3
 800293e:	4461      	add	r1, ip
 8002940:	425b      	negs	r3, r3
 8002942:	18c9      	adds	r1, r1, r3
 8002944:	07cc      	lsls	r4, r1, #31
 8002946:	087f      	lsrs	r7, r7, #1
 8002948:	084b      	lsrs	r3, r1, #1
 800294a:	4699      	mov	r9, r3
 800294c:	4680      	mov	r8, r0
 800294e:	433c      	orrs	r4, r7
 8002950:	e6f4      	b.n	800273c <__aeabi_dsub+0x2dc>
 8002952:	1afc      	subs	r4, r7, r3
 8002954:	42a7      	cmp	r7, r4
 8002956:	41bf      	sbcs	r7, r7
 8002958:	4663      	mov	r3, ip
 800295a:	427f      	negs	r7, r7
 800295c:	1ac9      	subs	r1, r1, r3
 800295e:	1bcb      	subs	r3, r1, r7
 8002960:	4699      	mov	r9, r3
 8002962:	465d      	mov	r5, fp
 8002964:	e5d5      	b.n	8002512 <__aeabi_dsub+0xb2>
 8002966:	08ff      	lsrs	r7, r7, #3
 8002968:	074b      	lsls	r3, r1, #29
 800296a:	465d      	mov	r5, fp
 800296c:	433b      	orrs	r3, r7
 800296e:	08cc      	lsrs	r4, r1, #3
 8002970:	e6ee      	b.n	8002750 <__aeabi_dsub+0x2f0>
 8002972:	4662      	mov	r2, ip
 8002974:	431a      	orrs	r2, r3
 8002976:	d000      	beq.n	800297a <__aeabi_dsub+0x51a>
 8002978:	e082      	b.n	8002a80 <__aeabi_dsub+0x620>
 800297a:	000b      	movs	r3, r1
 800297c:	433b      	orrs	r3, r7
 800297e:	d11b      	bne.n	80029b8 <__aeabi_dsub+0x558>
 8002980:	2480      	movs	r4, #128	; 0x80
 8002982:	2500      	movs	r5, #0
 8002984:	0324      	lsls	r4, r4, #12
 8002986:	e6f9      	b.n	800277c <__aeabi_dsub+0x31c>
 8002988:	19dc      	adds	r4, r3, r7
 800298a:	429c      	cmp	r4, r3
 800298c:	419b      	sbcs	r3, r3
 800298e:	4461      	add	r1, ip
 8002990:	4689      	mov	r9, r1
 8002992:	425b      	negs	r3, r3
 8002994:	4499      	add	r9, r3
 8002996:	464b      	mov	r3, r9
 8002998:	021b      	lsls	r3, r3, #8
 800299a:	d444      	bmi.n	8002a26 <__aeabi_dsub+0x5c6>
 800299c:	2301      	movs	r3, #1
 800299e:	4698      	mov	r8, r3
 80029a0:	e6cc      	b.n	800273c <__aeabi_dsub+0x2dc>
 80029a2:	1bdc      	subs	r4, r3, r7
 80029a4:	4662      	mov	r2, ip
 80029a6:	42a3      	cmp	r3, r4
 80029a8:	419b      	sbcs	r3, r3
 80029aa:	1a51      	subs	r1, r2, r1
 80029ac:	425b      	negs	r3, r3
 80029ae:	1acb      	subs	r3, r1, r3
 80029b0:	4699      	mov	r9, r3
 80029b2:	2301      	movs	r3, #1
 80029b4:	4698      	mov	r8, r3
 80029b6:	e5a4      	b.n	8002502 <__aeabi_dsub+0xa2>
 80029b8:	08ff      	lsrs	r7, r7, #3
 80029ba:	074b      	lsls	r3, r1, #29
 80029bc:	465d      	mov	r5, fp
 80029be:	433b      	orrs	r3, r7
 80029c0:	08cc      	lsrs	r4, r1, #3
 80029c2:	e6d7      	b.n	8002774 <__aeabi_dsub+0x314>
 80029c4:	4662      	mov	r2, ip
 80029c6:	431a      	orrs	r2, r3
 80029c8:	0014      	movs	r4, r2
 80029ca:	1e63      	subs	r3, r4, #1
 80029cc:	419c      	sbcs	r4, r3
 80029ce:	e679      	b.n	80026c4 <__aeabi_dsub+0x264>
 80029d0:	0015      	movs	r5, r2
 80029d2:	4664      	mov	r4, ip
 80029d4:	3d20      	subs	r5, #32
 80029d6:	40ec      	lsrs	r4, r5
 80029d8:	46a0      	mov	r8, r4
 80029da:	2a20      	cmp	r2, #32
 80029dc:	d005      	beq.n	80029ea <__aeabi_dsub+0x58a>
 80029de:	2540      	movs	r5, #64	; 0x40
 80029e0:	4664      	mov	r4, ip
 80029e2:	1aaa      	subs	r2, r5, r2
 80029e4:	4094      	lsls	r4, r2
 80029e6:	4323      	orrs	r3, r4
 80029e8:	469a      	mov	sl, r3
 80029ea:	4654      	mov	r4, sl
 80029ec:	1e63      	subs	r3, r4, #1
 80029ee:	419c      	sbcs	r4, r3
 80029f0:	4643      	mov	r3, r8
 80029f2:	4323      	orrs	r3, r4
 80029f4:	e773      	b.n	80028de <__aeabi_dsub+0x47e>
 80029f6:	4662      	mov	r2, ip
 80029f8:	431a      	orrs	r2, r3
 80029fa:	d023      	beq.n	8002a44 <__aeabi_dsub+0x5e4>
 80029fc:	000a      	movs	r2, r1
 80029fe:	433a      	orrs	r2, r7
 8002a00:	d000      	beq.n	8002a04 <__aeabi_dsub+0x5a4>
 8002a02:	e0a0      	b.n	8002b46 <__aeabi_dsub+0x6e6>
 8002a04:	4662      	mov	r2, ip
 8002a06:	08db      	lsrs	r3, r3, #3
 8002a08:	0752      	lsls	r2, r2, #29
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	4662      	mov	r2, ip
 8002a0e:	08d4      	lsrs	r4, r2, #3
 8002a10:	e6b0      	b.n	8002774 <__aeabi_dsub+0x314>
 8002a12:	000b      	movs	r3, r1
 8002a14:	433b      	orrs	r3, r7
 8002a16:	d100      	bne.n	8002a1a <__aeabi_dsub+0x5ba>
 8002a18:	e728      	b.n	800286c <__aeabi_dsub+0x40c>
 8002a1a:	08ff      	lsrs	r7, r7, #3
 8002a1c:	074b      	lsls	r3, r1, #29
 8002a1e:	465d      	mov	r5, fp
 8002a20:	433b      	orrs	r3, r7
 8002a22:	08cc      	lsrs	r4, r1, #3
 8002a24:	e697      	b.n	8002756 <__aeabi_dsub+0x2f6>
 8002a26:	2302      	movs	r3, #2
 8002a28:	4698      	mov	r8, r3
 8002a2a:	e736      	b.n	800289a <__aeabi_dsub+0x43a>
 8002a2c:	1afc      	subs	r4, r7, r3
 8002a2e:	42a7      	cmp	r7, r4
 8002a30:	41bf      	sbcs	r7, r7
 8002a32:	4663      	mov	r3, ip
 8002a34:	427f      	negs	r7, r7
 8002a36:	1ac9      	subs	r1, r1, r3
 8002a38:	1bcb      	subs	r3, r1, r7
 8002a3a:	4699      	mov	r9, r3
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	465d      	mov	r5, fp
 8002a40:	4698      	mov	r8, r3
 8002a42:	e55e      	b.n	8002502 <__aeabi_dsub+0xa2>
 8002a44:	074b      	lsls	r3, r1, #29
 8002a46:	08ff      	lsrs	r7, r7, #3
 8002a48:	433b      	orrs	r3, r7
 8002a4a:	08cc      	lsrs	r4, r1, #3
 8002a4c:	e692      	b.n	8002774 <__aeabi_dsub+0x314>
 8002a4e:	1bdc      	subs	r4, r3, r7
 8002a50:	4660      	mov	r0, ip
 8002a52:	42a3      	cmp	r3, r4
 8002a54:	41b6      	sbcs	r6, r6
 8002a56:	1a40      	subs	r0, r0, r1
 8002a58:	4276      	negs	r6, r6
 8002a5a:	1b80      	subs	r0, r0, r6
 8002a5c:	4681      	mov	r9, r0
 8002a5e:	0200      	lsls	r0, r0, #8
 8002a60:	d560      	bpl.n	8002b24 <__aeabi_dsub+0x6c4>
 8002a62:	1afc      	subs	r4, r7, r3
 8002a64:	42a7      	cmp	r7, r4
 8002a66:	41bf      	sbcs	r7, r7
 8002a68:	4663      	mov	r3, ip
 8002a6a:	427f      	negs	r7, r7
 8002a6c:	1ac9      	subs	r1, r1, r3
 8002a6e:	1bcb      	subs	r3, r1, r7
 8002a70:	4699      	mov	r9, r3
 8002a72:	465d      	mov	r5, fp
 8002a74:	e576      	b.n	8002564 <__aeabi_dsub+0x104>
 8002a76:	08ff      	lsrs	r7, r7, #3
 8002a78:	074b      	lsls	r3, r1, #29
 8002a7a:	433b      	orrs	r3, r7
 8002a7c:	08cc      	lsrs	r4, r1, #3
 8002a7e:	e667      	b.n	8002750 <__aeabi_dsub+0x2f0>
 8002a80:	000a      	movs	r2, r1
 8002a82:	08db      	lsrs	r3, r3, #3
 8002a84:	433a      	orrs	r2, r7
 8002a86:	d100      	bne.n	8002a8a <__aeabi_dsub+0x62a>
 8002a88:	e66f      	b.n	800276a <__aeabi_dsub+0x30a>
 8002a8a:	4662      	mov	r2, ip
 8002a8c:	0752      	lsls	r2, r2, #29
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	4662      	mov	r2, ip
 8002a92:	08d4      	lsrs	r4, r2, #3
 8002a94:	2280      	movs	r2, #128	; 0x80
 8002a96:	0312      	lsls	r2, r2, #12
 8002a98:	4214      	tst	r4, r2
 8002a9a:	d007      	beq.n	8002aac <__aeabi_dsub+0x64c>
 8002a9c:	08c8      	lsrs	r0, r1, #3
 8002a9e:	4210      	tst	r0, r2
 8002aa0:	d104      	bne.n	8002aac <__aeabi_dsub+0x64c>
 8002aa2:	465d      	mov	r5, fp
 8002aa4:	0004      	movs	r4, r0
 8002aa6:	08fb      	lsrs	r3, r7, #3
 8002aa8:	0749      	lsls	r1, r1, #29
 8002aaa:	430b      	orrs	r3, r1
 8002aac:	0f5a      	lsrs	r2, r3, #29
 8002aae:	00db      	lsls	r3, r3, #3
 8002ab0:	08db      	lsrs	r3, r3, #3
 8002ab2:	0752      	lsls	r2, r2, #29
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	e65d      	b.n	8002774 <__aeabi_dsub+0x314>
 8002ab8:	074b      	lsls	r3, r1, #29
 8002aba:	08ff      	lsrs	r7, r7, #3
 8002abc:	433b      	orrs	r3, r7
 8002abe:	08cc      	lsrs	r4, r1, #3
 8002ac0:	e649      	b.n	8002756 <__aeabi_dsub+0x2f6>
 8002ac2:	19dc      	adds	r4, r3, r7
 8002ac4:	429c      	cmp	r4, r3
 8002ac6:	419b      	sbcs	r3, r3
 8002ac8:	4461      	add	r1, ip
 8002aca:	4689      	mov	r9, r1
 8002acc:	425b      	negs	r3, r3
 8002ace:	4499      	add	r9, r3
 8002ad0:	464b      	mov	r3, r9
 8002ad2:	021b      	lsls	r3, r3, #8
 8002ad4:	d400      	bmi.n	8002ad8 <__aeabi_dsub+0x678>
 8002ad6:	e631      	b.n	800273c <__aeabi_dsub+0x2dc>
 8002ad8:	464a      	mov	r2, r9
 8002ada:	4b17      	ldr	r3, [pc, #92]	; (8002b38 <__aeabi_dsub+0x6d8>)
 8002adc:	401a      	ands	r2, r3
 8002ade:	2301      	movs	r3, #1
 8002ae0:	4691      	mov	r9, r2
 8002ae2:	4698      	mov	r8, r3
 8002ae4:	e62a      	b.n	800273c <__aeabi_dsub+0x2dc>
 8002ae6:	0016      	movs	r6, r2
 8002ae8:	4664      	mov	r4, ip
 8002aea:	3e20      	subs	r6, #32
 8002aec:	40f4      	lsrs	r4, r6
 8002aee:	46a0      	mov	r8, r4
 8002af0:	2a20      	cmp	r2, #32
 8002af2:	d005      	beq.n	8002b00 <__aeabi_dsub+0x6a0>
 8002af4:	2640      	movs	r6, #64	; 0x40
 8002af6:	4664      	mov	r4, ip
 8002af8:	1ab2      	subs	r2, r6, r2
 8002afa:	4094      	lsls	r4, r2
 8002afc:	4323      	orrs	r3, r4
 8002afe:	469a      	mov	sl, r3
 8002b00:	4654      	mov	r4, sl
 8002b02:	1e63      	subs	r3, r4, #1
 8002b04:	419c      	sbcs	r4, r3
 8002b06:	4643      	mov	r3, r8
 8002b08:	431c      	orrs	r4, r3
 8002b0a:	e5db      	b.n	80026c4 <__aeabi_dsub+0x264>
 8002b0c:	0002      	movs	r2, r0
 8002b0e:	2400      	movs	r4, #0
 8002b10:	2300      	movs	r3, #0
 8002b12:	e548      	b.n	80025a6 <__aeabi_dsub+0x146>
 8002b14:	19dc      	adds	r4, r3, r7
 8002b16:	42bc      	cmp	r4, r7
 8002b18:	41bf      	sbcs	r7, r7
 8002b1a:	4461      	add	r1, ip
 8002b1c:	4689      	mov	r9, r1
 8002b1e:	427f      	negs	r7, r7
 8002b20:	44b9      	add	r9, r7
 8002b22:	e738      	b.n	8002996 <__aeabi_dsub+0x536>
 8002b24:	464b      	mov	r3, r9
 8002b26:	4323      	orrs	r3, r4
 8002b28:	d100      	bne.n	8002b2c <__aeabi_dsub+0x6cc>
 8002b2a:	e69f      	b.n	800286c <__aeabi_dsub+0x40c>
 8002b2c:	e606      	b.n	800273c <__aeabi_dsub+0x2dc>
 8002b2e:	46c0      	nop			; (mov r8, r8)
 8002b30:	000007fe 	.word	0x000007fe
 8002b34:	000007ff 	.word	0x000007ff
 8002b38:	ff7fffff 	.word	0xff7fffff
 8002b3c:	08ff      	lsrs	r7, r7, #3
 8002b3e:	074b      	lsls	r3, r1, #29
 8002b40:	433b      	orrs	r3, r7
 8002b42:	08cc      	lsrs	r4, r1, #3
 8002b44:	e616      	b.n	8002774 <__aeabi_dsub+0x314>
 8002b46:	4662      	mov	r2, ip
 8002b48:	08db      	lsrs	r3, r3, #3
 8002b4a:	0752      	lsls	r2, r2, #29
 8002b4c:	4313      	orrs	r3, r2
 8002b4e:	4662      	mov	r2, ip
 8002b50:	08d4      	lsrs	r4, r2, #3
 8002b52:	2280      	movs	r2, #128	; 0x80
 8002b54:	0312      	lsls	r2, r2, #12
 8002b56:	4214      	tst	r4, r2
 8002b58:	d007      	beq.n	8002b6a <__aeabi_dsub+0x70a>
 8002b5a:	08c8      	lsrs	r0, r1, #3
 8002b5c:	4210      	tst	r0, r2
 8002b5e:	d104      	bne.n	8002b6a <__aeabi_dsub+0x70a>
 8002b60:	465d      	mov	r5, fp
 8002b62:	0004      	movs	r4, r0
 8002b64:	08fb      	lsrs	r3, r7, #3
 8002b66:	0749      	lsls	r1, r1, #29
 8002b68:	430b      	orrs	r3, r1
 8002b6a:	0f5a      	lsrs	r2, r3, #29
 8002b6c:	00db      	lsls	r3, r3, #3
 8002b6e:	0752      	lsls	r2, r2, #29
 8002b70:	08db      	lsrs	r3, r3, #3
 8002b72:	4313      	orrs	r3, r2
 8002b74:	e5fe      	b.n	8002774 <__aeabi_dsub+0x314>
 8002b76:	2300      	movs	r3, #0
 8002b78:	4a01      	ldr	r2, [pc, #4]	; (8002b80 <__aeabi_dsub+0x720>)
 8002b7a:	001c      	movs	r4, r3
 8002b7c:	e513      	b.n	80025a6 <__aeabi_dsub+0x146>
 8002b7e:	46c0      	nop			; (mov r8, r8)
 8002b80:	000007ff 	.word	0x000007ff

08002b84 <__aeabi_dcmpun>:
 8002b84:	b570      	push	{r4, r5, r6, lr}
 8002b86:	0005      	movs	r5, r0
 8002b88:	480c      	ldr	r0, [pc, #48]	; (8002bbc <__aeabi_dcmpun+0x38>)
 8002b8a:	031c      	lsls	r4, r3, #12
 8002b8c:	0016      	movs	r6, r2
 8002b8e:	005b      	lsls	r3, r3, #1
 8002b90:	030a      	lsls	r2, r1, #12
 8002b92:	0049      	lsls	r1, r1, #1
 8002b94:	0b12      	lsrs	r2, r2, #12
 8002b96:	0d49      	lsrs	r1, r1, #21
 8002b98:	0b24      	lsrs	r4, r4, #12
 8002b9a:	0d5b      	lsrs	r3, r3, #21
 8002b9c:	4281      	cmp	r1, r0
 8002b9e:	d008      	beq.n	8002bb2 <__aeabi_dcmpun+0x2e>
 8002ba0:	4a06      	ldr	r2, [pc, #24]	; (8002bbc <__aeabi_dcmpun+0x38>)
 8002ba2:	2000      	movs	r0, #0
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d103      	bne.n	8002bb0 <__aeabi_dcmpun+0x2c>
 8002ba8:	0020      	movs	r0, r4
 8002baa:	4330      	orrs	r0, r6
 8002bac:	1e43      	subs	r3, r0, #1
 8002bae:	4198      	sbcs	r0, r3
 8002bb0:	bd70      	pop	{r4, r5, r6, pc}
 8002bb2:	2001      	movs	r0, #1
 8002bb4:	432a      	orrs	r2, r5
 8002bb6:	d1fb      	bne.n	8002bb0 <__aeabi_dcmpun+0x2c>
 8002bb8:	e7f2      	b.n	8002ba0 <__aeabi_dcmpun+0x1c>
 8002bba:	46c0      	nop			; (mov r8, r8)
 8002bbc:	000007ff 	.word	0x000007ff

08002bc0 <__aeabi_d2iz>:
 8002bc0:	000a      	movs	r2, r1
 8002bc2:	b530      	push	{r4, r5, lr}
 8002bc4:	4c13      	ldr	r4, [pc, #76]	; (8002c14 <__aeabi_d2iz+0x54>)
 8002bc6:	0053      	lsls	r3, r2, #1
 8002bc8:	0309      	lsls	r1, r1, #12
 8002bca:	0005      	movs	r5, r0
 8002bcc:	0b09      	lsrs	r1, r1, #12
 8002bce:	2000      	movs	r0, #0
 8002bd0:	0d5b      	lsrs	r3, r3, #21
 8002bd2:	0fd2      	lsrs	r2, r2, #31
 8002bd4:	42a3      	cmp	r3, r4
 8002bd6:	dd04      	ble.n	8002be2 <__aeabi_d2iz+0x22>
 8002bd8:	480f      	ldr	r0, [pc, #60]	; (8002c18 <__aeabi_d2iz+0x58>)
 8002bda:	4283      	cmp	r3, r0
 8002bdc:	dd02      	ble.n	8002be4 <__aeabi_d2iz+0x24>
 8002bde:	4b0f      	ldr	r3, [pc, #60]	; (8002c1c <__aeabi_d2iz+0x5c>)
 8002be0:	18d0      	adds	r0, r2, r3
 8002be2:	bd30      	pop	{r4, r5, pc}
 8002be4:	2080      	movs	r0, #128	; 0x80
 8002be6:	0340      	lsls	r0, r0, #13
 8002be8:	4301      	orrs	r1, r0
 8002bea:	480d      	ldr	r0, [pc, #52]	; (8002c20 <__aeabi_d2iz+0x60>)
 8002bec:	1ac0      	subs	r0, r0, r3
 8002bee:	281f      	cmp	r0, #31
 8002bf0:	dd08      	ble.n	8002c04 <__aeabi_d2iz+0x44>
 8002bf2:	480c      	ldr	r0, [pc, #48]	; (8002c24 <__aeabi_d2iz+0x64>)
 8002bf4:	1ac3      	subs	r3, r0, r3
 8002bf6:	40d9      	lsrs	r1, r3
 8002bf8:	000b      	movs	r3, r1
 8002bfa:	4258      	negs	r0, r3
 8002bfc:	2a00      	cmp	r2, #0
 8002bfe:	d1f0      	bne.n	8002be2 <__aeabi_d2iz+0x22>
 8002c00:	0018      	movs	r0, r3
 8002c02:	e7ee      	b.n	8002be2 <__aeabi_d2iz+0x22>
 8002c04:	4c08      	ldr	r4, [pc, #32]	; (8002c28 <__aeabi_d2iz+0x68>)
 8002c06:	40c5      	lsrs	r5, r0
 8002c08:	46a4      	mov	ip, r4
 8002c0a:	4463      	add	r3, ip
 8002c0c:	4099      	lsls	r1, r3
 8002c0e:	000b      	movs	r3, r1
 8002c10:	432b      	orrs	r3, r5
 8002c12:	e7f2      	b.n	8002bfa <__aeabi_d2iz+0x3a>
 8002c14:	000003fe 	.word	0x000003fe
 8002c18:	0000041d 	.word	0x0000041d
 8002c1c:	7fffffff 	.word	0x7fffffff
 8002c20:	00000433 	.word	0x00000433
 8002c24:	00000413 	.word	0x00000413
 8002c28:	fffffbed 	.word	0xfffffbed

08002c2c <__aeabi_i2d>:
 8002c2c:	b570      	push	{r4, r5, r6, lr}
 8002c2e:	2800      	cmp	r0, #0
 8002c30:	d016      	beq.n	8002c60 <__aeabi_i2d+0x34>
 8002c32:	17c3      	asrs	r3, r0, #31
 8002c34:	18c5      	adds	r5, r0, r3
 8002c36:	405d      	eors	r5, r3
 8002c38:	0fc4      	lsrs	r4, r0, #31
 8002c3a:	0028      	movs	r0, r5
 8002c3c:	f000 f91c 	bl	8002e78 <__clzsi2>
 8002c40:	4a11      	ldr	r2, [pc, #68]	; (8002c88 <__aeabi_i2d+0x5c>)
 8002c42:	1a12      	subs	r2, r2, r0
 8002c44:	280a      	cmp	r0, #10
 8002c46:	dc16      	bgt.n	8002c76 <__aeabi_i2d+0x4a>
 8002c48:	0003      	movs	r3, r0
 8002c4a:	002e      	movs	r6, r5
 8002c4c:	3315      	adds	r3, #21
 8002c4e:	409e      	lsls	r6, r3
 8002c50:	230b      	movs	r3, #11
 8002c52:	1a18      	subs	r0, r3, r0
 8002c54:	40c5      	lsrs	r5, r0
 8002c56:	0552      	lsls	r2, r2, #21
 8002c58:	032d      	lsls	r5, r5, #12
 8002c5a:	0b2d      	lsrs	r5, r5, #12
 8002c5c:	0d53      	lsrs	r3, r2, #21
 8002c5e:	e003      	b.n	8002c68 <__aeabi_i2d+0x3c>
 8002c60:	2400      	movs	r4, #0
 8002c62:	2300      	movs	r3, #0
 8002c64:	2500      	movs	r5, #0
 8002c66:	2600      	movs	r6, #0
 8002c68:	051b      	lsls	r3, r3, #20
 8002c6a:	432b      	orrs	r3, r5
 8002c6c:	07e4      	lsls	r4, r4, #31
 8002c6e:	4323      	orrs	r3, r4
 8002c70:	0030      	movs	r0, r6
 8002c72:	0019      	movs	r1, r3
 8002c74:	bd70      	pop	{r4, r5, r6, pc}
 8002c76:	380b      	subs	r0, #11
 8002c78:	4085      	lsls	r5, r0
 8002c7a:	0552      	lsls	r2, r2, #21
 8002c7c:	032d      	lsls	r5, r5, #12
 8002c7e:	2600      	movs	r6, #0
 8002c80:	0b2d      	lsrs	r5, r5, #12
 8002c82:	0d53      	lsrs	r3, r2, #21
 8002c84:	e7f0      	b.n	8002c68 <__aeabi_i2d+0x3c>
 8002c86:	46c0      	nop			; (mov r8, r8)
 8002c88:	0000041e 	.word	0x0000041e

08002c8c <__aeabi_ui2d>:
 8002c8c:	b510      	push	{r4, lr}
 8002c8e:	1e04      	subs	r4, r0, #0
 8002c90:	d010      	beq.n	8002cb4 <__aeabi_ui2d+0x28>
 8002c92:	f000 f8f1 	bl	8002e78 <__clzsi2>
 8002c96:	4b0f      	ldr	r3, [pc, #60]	; (8002cd4 <__aeabi_ui2d+0x48>)
 8002c98:	1a1b      	subs	r3, r3, r0
 8002c9a:	280a      	cmp	r0, #10
 8002c9c:	dc11      	bgt.n	8002cc2 <__aeabi_ui2d+0x36>
 8002c9e:	220b      	movs	r2, #11
 8002ca0:	0021      	movs	r1, r4
 8002ca2:	1a12      	subs	r2, r2, r0
 8002ca4:	40d1      	lsrs	r1, r2
 8002ca6:	3015      	adds	r0, #21
 8002ca8:	030a      	lsls	r2, r1, #12
 8002caa:	055b      	lsls	r3, r3, #21
 8002cac:	4084      	lsls	r4, r0
 8002cae:	0b12      	lsrs	r2, r2, #12
 8002cb0:	0d5b      	lsrs	r3, r3, #21
 8002cb2:	e001      	b.n	8002cb8 <__aeabi_ui2d+0x2c>
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	051b      	lsls	r3, r3, #20
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	0020      	movs	r0, r4
 8002cbe:	0019      	movs	r1, r3
 8002cc0:	bd10      	pop	{r4, pc}
 8002cc2:	0022      	movs	r2, r4
 8002cc4:	380b      	subs	r0, #11
 8002cc6:	4082      	lsls	r2, r0
 8002cc8:	055b      	lsls	r3, r3, #21
 8002cca:	0312      	lsls	r2, r2, #12
 8002ccc:	2400      	movs	r4, #0
 8002cce:	0b12      	lsrs	r2, r2, #12
 8002cd0:	0d5b      	lsrs	r3, r3, #21
 8002cd2:	e7f1      	b.n	8002cb8 <__aeabi_ui2d+0x2c>
 8002cd4:	0000041e 	.word	0x0000041e

08002cd8 <__aeabi_f2d>:
 8002cd8:	b570      	push	{r4, r5, r6, lr}
 8002cda:	0043      	lsls	r3, r0, #1
 8002cdc:	0246      	lsls	r6, r0, #9
 8002cde:	0fc4      	lsrs	r4, r0, #31
 8002ce0:	20fe      	movs	r0, #254	; 0xfe
 8002ce2:	0e1b      	lsrs	r3, r3, #24
 8002ce4:	1c59      	adds	r1, r3, #1
 8002ce6:	0a75      	lsrs	r5, r6, #9
 8002ce8:	4208      	tst	r0, r1
 8002cea:	d00c      	beq.n	8002d06 <__aeabi_f2d+0x2e>
 8002cec:	22e0      	movs	r2, #224	; 0xe0
 8002cee:	0092      	lsls	r2, r2, #2
 8002cf0:	4694      	mov	ip, r2
 8002cf2:	076d      	lsls	r5, r5, #29
 8002cf4:	0b36      	lsrs	r6, r6, #12
 8002cf6:	4463      	add	r3, ip
 8002cf8:	051b      	lsls	r3, r3, #20
 8002cfa:	4333      	orrs	r3, r6
 8002cfc:	07e4      	lsls	r4, r4, #31
 8002cfe:	4323      	orrs	r3, r4
 8002d00:	0028      	movs	r0, r5
 8002d02:	0019      	movs	r1, r3
 8002d04:	bd70      	pop	{r4, r5, r6, pc}
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d114      	bne.n	8002d34 <__aeabi_f2d+0x5c>
 8002d0a:	2d00      	cmp	r5, #0
 8002d0c:	d01b      	beq.n	8002d46 <__aeabi_f2d+0x6e>
 8002d0e:	0028      	movs	r0, r5
 8002d10:	f000 f8b2 	bl	8002e78 <__clzsi2>
 8002d14:	280a      	cmp	r0, #10
 8002d16:	dc1c      	bgt.n	8002d52 <__aeabi_f2d+0x7a>
 8002d18:	230b      	movs	r3, #11
 8002d1a:	002e      	movs	r6, r5
 8002d1c:	1a1b      	subs	r3, r3, r0
 8002d1e:	40de      	lsrs	r6, r3
 8002d20:	0003      	movs	r3, r0
 8002d22:	3315      	adds	r3, #21
 8002d24:	409d      	lsls	r5, r3
 8002d26:	4a0e      	ldr	r2, [pc, #56]	; (8002d60 <__aeabi_f2d+0x88>)
 8002d28:	0336      	lsls	r6, r6, #12
 8002d2a:	1a12      	subs	r2, r2, r0
 8002d2c:	0552      	lsls	r2, r2, #21
 8002d2e:	0b36      	lsrs	r6, r6, #12
 8002d30:	0d53      	lsrs	r3, r2, #21
 8002d32:	e7e1      	b.n	8002cf8 <__aeabi_f2d+0x20>
 8002d34:	2d00      	cmp	r5, #0
 8002d36:	d009      	beq.n	8002d4c <__aeabi_f2d+0x74>
 8002d38:	2280      	movs	r2, #128	; 0x80
 8002d3a:	0b36      	lsrs	r6, r6, #12
 8002d3c:	0312      	lsls	r2, r2, #12
 8002d3e:	4b09      	ldr	r3, [pc, #36]	; (8002d64 <__aeabi_f2d+0x8c>)
 8002d40:	076d      	lsls	r5, r5, #29
 8002d42:	4316      	orrs	r6, r2
 8002d44:	e7d8      	b.n	8002cf8 <__aeabi_f2d+0x20>
 8002d46:	2300      	movs	r3, #0
 8002d48:	2600      	movs	r6, #0
 8002d4a:	e7d5      	b.n	8002cf8 <__aeabi_f2d+0x20>
 8002d4c:	2600      	movs	r6, #0
 8002d4e:	4b05      	ldr	r3, [pc, #20]	; (8002d64 <__aeabi_f2d+0x8c>)
 8002d50:	e7d2      	b.n	8002cf8 <__aeabi_f2d+0x20>
 8002d52:	0003      	movs	r3, r0
 8002d54:	3b0b      	subs	r3, #11
 8002d56:	409d      	lsls	r5, r3
 8002d58:	002e      	movs	r6, r5
 8002d5a:	2500      	movs	r5, #0
 8002d5c:	e7e3      	b.n	8002d26 <__aeabi_f2d+0x4e>
 8002d5e:	46c0      	nop			; (mov r8, r8)
 8002d60:	00000389 	.word	0x00000389
 8002d64:	000007ff 	.word	0x000007ff

08002d68 <__aeabi_d2f>:
 8002d68:	0002      	movs	r2, r0
 8002d6a:	004b      	lsls	r3, r1, #1
 8002d6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d6e:	0d5b      	lsrs	r3, r3, #21
 8002d70:	030c      	lsls	r4, r1, #12
 8002d72:	4e3d      	ldr	r6, [pc, #244]	; (8002e68 <__aeabi_d2f+0x100>)
 8002d74:	0a64      	lsrs	r4, r4, #9
 8002d76:	0f40      	lsrs	r0, r0, #29
 8002d78:	1c5f      	adds	r7, r3, #1
 8002d7a:	0fc9      	lsrs	r1, r1, #31
 8002d7c:	4304      	orrs	r4, r0
 8002d7e:	00d5      	lsls	r5, r2, #3
 8002d80:	4237      	tst	r7, r6
 8002d82:	d00a      	beq.n	8002d9a <__aeabi_d2f+0x32>
 8002d84:	4839      	ldr	r0, [pc, #228]	; (8002e6c <__aeabi_d2f+0x104>)
 8002d86:	181e      	adds	r6, r3, r0
 8002d88:	2efe      	cmp	r6, #254	; 0xfe
 8002d8a:	dd16      	ble.n	8002dba <__aeabi_d2f+0x52>
 8002d8c:	20ff      	movs	r0, #255	; 0xff
 8002d8e:	2400      	movs	r4, #0
 8002d90:	05c0      	lsls	r0, r0, #23
 8002d92:	4320      	orrs	r0, r4
 8002d94:	07c9      	lsls	r1, r1, #31
 8002d96:	4308      	orrs	r0, r1
 8002d98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d106      	bne.n	8002dac <__aeabi_d2f+0x44>
 8002d9e:	432c      	orrs	r4, r5
 8002da0:	d026      	beq.n	8002df0 <__aeabi_d2f+0x88>
 8002da2:	2205      	movs	r2, #5
 8002da4:	0192      	lsls	r2, r2, #6
 8002da6:	0a54      	lsrs	r4, r2, #9
 8002da8:	b2d8      	uxtb	r0, r3
 8002daa:	e7f1      	b.n	8002d90 <__aeabi_d2f+0x28>
 8002dac:	4325      	orrs	r5, r4
 8002dae:	d0ed      	beq.n	8002d8c <__aeabi_d2f+0x24>
 8002db0:	2080      	movs	r0, #128	; 0x80
 8002db2:	03c0      	lsls	r0, r0, #15
 8002db4:	4304      	orrs	r4, r0
 8002db6:	20ff      	movs	r0, #255	; 0xff
 8002db8:	e7ea      	b.n	8002d90 <__aeabi_d2f+0x28>
 8002dba:	2e00      	cmp	r6, #0
 8002dbc:	dd1b      	ble.n	8002df6 <__aeabi_d2f+0x8e>
 8002dbe:	0192      	lsls	r2, r2, #6
 8002dc0:	1e53      	subs	r3, r2, #1
 8002dc2:	419a      	sbcs	r2, r3
 8002dc4:	00e4      	lsls	r4, r4, #3
 8002dc6:	0f6d      	lsrs	r5, r5, #29
 8002dc8:	4322      	orrs	r2, r4
 8002dca:	432a      	orrs	r2, r5
 8002dcc:	0753      	lsls	r3, r2, #29
 8002dce:	d048      	beq.n	8002e62 <__aeabi_d2f+0xfa>
 8002dd0:	230f      	movs	r3, #15
 8002dd2:	4013      	ands	r3, r2
 8002dd4:	2b04      	cmp	r3, #4
 8002dd6:	d000      	beq.n	8002dda <__aeabi_d2f+0x72>
 8002dd8:	3204      	adds	r2, #4
 8002dda:	2380      	movs	r3, #128	; 0x80
 8002ddc:	04db      	lsls	r3, r3, #19
 8002dde:	4013      	ands	r3, r2
 8002de0:	d03f      	beq.n	8002e62 <__aeabi_d2f+0xfa>
 8002de2:	1c70      	adds	r0, r6, #1
 8002de4:	2efe      	cmp	r6, #254	; 0xfe
 8002de6:	d0d1      	beq.n	8002d8c <__aeabi_d2f+0x24>
 8002de8:	0192      	lsls	r2, r2, #6
 8002dea:	0a54      	lsrs	r4, r2, #9
 8002dec:	b2c0      	uxtb	r0, r0
 8002dee:	e7cf      	b.n	8002d90 <__aeabi_d2f+0x28>
 8002df0:	2000      	movs	r0, #0
 8002df2:	2400      	movs	r4, #0
 8002df4:	e7cc      	b.n	8002d90 <__aeabi_d2f+0x28>
 8002df6:	0032      	movs	r2, r6
 8002df8:	3217      	adds	r2, #23
 8002dfa:	db22      	blt.n	8002e42 <__aeabi_d2f+0xda>
 8002dfc:	2080      	movs	r0, #128	; 0x80
 8002dfe:	0400      	lsls	r0, r0, #16
 8002e00:	4320      	orrs	r0, r4
 8002e02:	241e      	movs	r4, #30
 8002e04:	1ba4      	subs	r4, r4, r6
 8002e06:	2c1f      	cmp	r4, #31
 8002e08:	dd1d      	ble.n	8002e46 <__aeabi_d2f+0xde>
 8002e0a:	2202      	movs	r2, #2
 8002e0c:	4252      	negs	r2, r2
 8002e0e:	1b96      	subs	r6, r2, r6
 8002e10:	0002      	movs	r2, r0
 8002e12:	40f2      	lsrs	r2, r6
 8002e14:	0016      	movs	r6, r2
 8002e16:	2c20      	cmp	r4, #32
 8002e18:	d004      	beq.n	8002e24 <__aeabi_d2f+0xbc>
 8002e1a:	4a15      	ldr	r2, [pc, #84]	; (8002e70 <__aeabi_d2f+0x108>)
 8002e1c:	4694      	mov	ip, r2
 8002e1e:	4463      	add	r3, ip
 8002e20:	4098      	lsls	r0, r3
 8002e22:	4305      	orrs	r5, r0
 8002e24:	002a      	movs	r2, r5
 8002e26:	1e53      	subs	r3, r2, #1
 8002e28:	419a      	sbcs	r2, r3
 8002e2a:	4332      	orrs	r2, r6
 8002e2c:	2600      	movs	r6, #0
 8002e2e:	0753      	lsls	r3, r2, #29
 8002e30:	d1ce      	bne.n	8002dd0 <__aeabi_d2f+0x68>
 8002e32:	2480      	movs	r4, #128	; 0x80
 8002e34:	0013      	movs	r3, r2
 8002e36:	04e4      	lsls	r4, r4, #19
 8002e38:	2001      	movs	r0, #1
 8002e3a:	4023      	ands	r3, r4
 8002e3c:	4222      	tst	r2, r4
 8002e3e:	d1d3      	bne.n	8002de8 <__aeabi_d2f+0x80>
 8002e40:	e7b0      	b.n	8002da4 <__aeabi_d2f+0x3c>
 8002e42:	2300      	movs	r3, #0
 8002e44:	e7ad      	b.n	8002da2 <__aeabi_d2f+0x3a>
 8002e46:	4a0b      	ldr	r2, [pc, #44]	; (8002e74 <__aeabi_d2f+0x10c>)
 8002e48:	4694      	mov	ip, r2
 8002e4a:	002a      	movs	r2, r5
 8002e4c:	40e2      	lsrs	r2, r4
 8002e4e:	0014      	movs	r4, r2
 8002e50:	002a      	movs	r2, r5
 8002e52:	4463      	add	r3, ip
 8002e54:	409a      	lsls	r2, r3
 8002e56:	4098      	lsls	r0, r3
 8002e58:	1e55      	subs	r5, r2, #1
 8002e5a:	41aa      	sbcs	r2, r5
 8002e5c:	4302      	orrs	r2, r0
 8002e5e:	4322      	orrs	r2, r4
 8002e60:	e7e4      	b.n	8002e2c <__aeabi_d2f+0xc4>
 8002e62:	0033      	movs	r3, r6
 8002e64:	e79e      	b.n	8002da4 <__aeabi_d2f+0x3c>
 8002e66:	46c0      	nop			; (mov r8, r8)
 8002e68:	000007fe 	.word	0x000007fe
 8002e6c:	fffffc80 	.word	0xfffffc80
 8002e70:	fffffca2 	.word	0xfffffca2
 8002e74:	fffffc82 	.word	0xfffffc82

08002e78 <__clzsi2>:
 8002e78:	211c      	movs	r1, #28
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	041b      	lsls	r3, r3, #16
 8002e7e:	4298      	cmp	r0, r3
 8002e80:	d301      	bcc.n	8002e86 <__clzsi2+0xe>
 8002e82:	0c00      	lsrs	r0, r0, #16
 8002e84:	3910      	subs	r1, #16
 8002e86:	0a1b      	lsrs	r3, r3, #8
 8002e88:	4298      	cmp	r0, r3
 8002e8a:	d301      	bcc.n	8002e90 <__clzsi2+0x18>
 8002e8c:	0a00      	lsrs	r0, r0, #8
 8002e8e:	3908      	subs	r1, #8
 8002e90:	091b      	lsrs	r3, r3, #4
 8002e92:	4298      	cmp	r0, r3
 8002e94:	d301      	bcc.n	8002e9a <__clzsi2+0x22>
 8002e96:	0900      	lsrs	r0, r0, #4
 8002e98:	3904      	subs	r1, #4
 8002e9a:	a202      	add	r2, pc, #8	; (adr r2, 8002ea4 <__clzsi2+0x2c>)
 8002e9c:	5c10      	ldrb	r0, [r2, r0]
 8002e9e:	1840      	adds	r0, r0, r1
 8002ea0:	4770      	bx	lr
 8002ea2:	46c0      	nop			; (mov r8, r8)
 8002ea4:	02020304 	.word	0x02020304
 8002ea8:	01010101 	.word	0x01010101
	...

08002eb4 <convert_DDmm_to_DDD>:
static void MX_DMA_Init(void);
static void MX_USART1_UART_Init(void);
static void MX_USART3_UART_Init(void);
/* USER CODE BEGIN PFP */

float convert_DDmm_to_DDD(float DDmm, char *sign){
 8002eb4:	b590      	push	{r4, r7, lr}
 8002eb6:	b087      	sub	sp, #28
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
 8002ebc:	6039      	str	r1, [r7, #0]

    //convert to DDD format
    int DD = ((int)DDmm)/100;
 8002ebe:	6878      	ldr	r0, [r7, #4]
 8002ec0:	f7fe f8b6 	bl	8001030 <__aeabi_f2iz>
 8002ec4:	0003      	movs	r3, r0
 8002ec6:	2164      	movs	r1, #100	; 0x64
 8002ec8:	0018      	movs	r0, r3
 8002eca:	f7fd f9c9 	bl	8000260 <__divsi3>
 8002ece:	0003      	movs	r3, r0
 8002ed0:	613b      	str	r3, [r7, #16]
    float mm = DDmm - DD*100;
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	2264      	movs	r2, #100	; 0x64
 8002ed6:	4353      	muls	r3, r2
 8002ed8:	0018      	movs	r0, r3
 8002eda:	f7fe f8c9 	bl	8001070 <__aeabi_i2f>
 8002ede:	1c03      	adds	r3, r0, #0
 8002ee0:	1c19      	adds	r1, r3, #0
 8002ee2:	6878      	ldr	r0, [r7, #4]
 8002ee4:	f7fd fef6 	bl	8000cd4 <__aeabi_fsub>
 8002ee8:	1c03      	adds	r3, r0, #0
 8002eea:	60fb      	str	r3, [r7, #12]
    float DDD = DD + mm/60;
 8002eec:	6938      	ldr	r0, [r7, #16]
 8002eee:	f7fe f8bf 	bl	8001070 <__aeabi_i2f>
 8002ef2:	1c04      	adds	r4, r0, #0
 8002ef4:	4912      	ldr	r1, [pc, #72]	; (8002f40 <convert_DDmm_to_DDD+0x8c>)
 8002ef6:	68f8      	ldr	r0, [r7, #12]
 8002ef8:	f7fd fd24 	bl	8000944 <__aeabi_fdiv>
 8002efc:	1c03      	adds	r3, r0, #0
 8002efe:	1c19      	adds	r1, r3, #0
 8002f00:	1c20      	adds	r0, r4, #0
 8002f02:	f7fd fb81 	bl	8000608 <__aeabi_fadd>
 8002f06:	1c03      	adds	r3, r0, #0
 8002f08:	617b      	str	r3, [r7, #20]

    //add negative sign if south or west
    if (strcmp(sign,"S") == 0 || strcmp(sign,"W") == 0){
 8002f0a:	4a0e      	ldr	r2, [pc, #56]	; (8002f44 <convert_DDmm_to_DDD+0x90>)
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	0011      	movs	r1, r2
 8002f10:	0018      	movs	r0, r3
 8002f12:	f7fd f8f5 	bl	8000100 <strcmp>
 8002f16:	1e03      	subs	r3, r0, #0
 8002f18:	d007      	beq.n	8002f2a <convert_DDmm_to_DDD+0x76>
 8002f1a:	4a0b      	ldr	r2, [pc, #44]	; (8002f48 <convert_DDmm_to_DDD+0x94>)
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	0011      	movs	r1, r2
 8002f20:	0018      	movs	r0, r3
 8002f22:	f7fd f8ed 	bl	8000100 <strcmp>
 8002f26:	1e03      	subs	r3, r0, #0
 8002f28:	d104      	bne.n	8002f34 <convert_DDmm_to_DDD+0x80>
        DDD = -DDD;
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	2280      	movs	r2, #128	; 0x80
 8002f2e:	0612      	lsls	r2, r2, #24
 8002f30:	4053      	eors	r3, r2
 8002f32:	617b      	str	r3, [r7, #20]
    }

    return DDD;
 8002f34:	697b      	ldr	r3, [r7, #20]
}
 8002f36:	1c18      	adds	r0, r3, #0
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	b007      	add	sp, #28
 8002f3c:	bd90      	pop	{r4, r7, pc}
 8002f3e:	46c0      	nop			; (mov r8, r8)
 8002f40:	42700000 	.word	0x42700000
 8002f44:	0800c348 	.word	0x0800c348
 8002f48:	0800c34c 	.word	0x0800c34c

08002f4c <m8n_read_location>:

void m8n_read_location(char nmea_raw_data[], char *loc_str[]){
 8002f4c:	b5b0      	push	{r4, r5, r7, lr}
 8002f4e:	b096      	sub	sp, #88	; 0x58
 8002f50:	af02      	add	r7, sp, #8
 8002f52:	6078      	str	r0, [r7, #4]
 8002f54:	6039      	str	r1, [r7, #0]

    const __uint8_t GLL_MSG_LEN = 47;
 8002f56:	244f      	movs	r4, #79	; 0x4f
 8002f58:	193b      	adds	r3, r7, r4
 8002f5a:	222f      	movs	r2, #47	; 0x2f
 8002f5c:	701a      	strb	r2, [r3, #0]
    float latitude, longitude;
    char lat_sign, long_sign;
    char *start_GLL_msg;
    int len_GLL_msg;

    start_GLL_msg = strstr(nmea_raw_data, "GLL");
 8002f5e:	4a83      	ldr	r2, [pc, #524]	; (800316c <m8n_read_location+0x220>)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	0011      	movs	r1, r2
 8002f64:	0018      	movs	r0, r3
 8002f66:	f005 f85b 	bl	8008020 <strstr>
 8002f6a:	0003      	movs	r3, r0
 8002f6c:	64bb      	str	r3, [r7, #72]	; 0x48
    len_GLL_msg = strlen(start_GLL_msg);
 8002f6e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f70:	0018      	movs	r0, r3
 8002f72:	f7fd f8cf 	bl	8000114 <strlen>
 8002f76:	0003      	movs	r3, r0
 8002f78:	647b      	str	r3, [r7, #68]	; 0x44

    //TODO : check to send **loc_str, like in function sim800_read_sms
    *loc_str = "NO GPS LOCK";
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	4a7c      	ldr	r2, [pc, #496]	; (8003170 <m8n_read_location+0x224>)
 8002f7e:	601a      	str	r2, [r3, #0]

    //message is not valid as does not have minimum length
    if (len_GLL_msg < GLL_MSG_LEN){
 8002f80:	193b      	adds	r3, r7, r4
 8002f82:	781b      	ldrb	r3, [r3, #0]
 8002f84:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002f86:	429a      	cmp	r2, r3
 8002f88:	da10      	bge.n	8002fac <m8n_read_location+0x60>
        char sentence[50] = "";
 8002f8a:	2408      	movs	r4, #8
 8002f8c:	193b      	adds	r3, r7, r4
 8002f8e:	2200      	movs	r2, #0
 8002f90:	601a      	str	r2, [r3, #0]
 8002f92:	3304      	adds	r3, #4
 8002f94:	222e      	movs	r2, #46	; 0x2e
 8002f96:	2100      	movs	r1, #0
 8002f98:	0018      	movs	r0, r3
 8002f9a:	f004 f82c 	bl	8006ff6 <memset>
        sprintf(sentence,"NMEA message not valid\r\n");
 8002f9e:	4a75      	ldr	r2, [pc, #468]	; (8003174 <m8n_read_location+0x228>)
 8002fa0:	193b      	adds	r3, r7, r4
 8002fa2:	0011      	movs	r1, r2
 8002fa4:	0018      	movs	r0, r3
 8002fa6:	f004 ff9d 	bl	8007ee4 <siprintf>
 8002faa:	e0dc      	b.n	8003166 <m8n_read_location+0x21a>

        return;
    }

    //retreive location parameters from nmea sentence
    sscanf(start_GLL_msg, "GLL,%f,%c,%f,%c,",&latitude, &lat_sign, &longitude, &long_sign);
 8002fac:	233b      	movs	r3, #59	; 0x3b
 8002fae:	18fc      	adds	r4, r7, r3
 8002fb0:	2340      	movs	r3, #64	; 0x40
 8002fb2:	18fa      	adds	r2, r7, r3
 8002fb4:	4970      	ldr	r1, [pc, #448]	; (8003178 <m8n_read_location+0x22c>)
 8002fb6:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8002fb8:	233a      	movs	r3, #58	; 0x3a
 8002fba:	18fb      	adds	r3, r7, r3
 8002fbc:	9301      	str	r3, [sp, #4]
 8002fbe:	233c      	movs	r3, #60	; 0x3c
 8002fc0:	18fb      	adds	r3, r7, r3
 8002fc2:	9300      	str	r3, [sp, #0]
 8002fc4:	0023      	movs	r3, r4
 8002fc6:	f004 ffad 	bl	8007f24 <siscanf>

    //if one of the lat or long is equal to 0, reset lock value and return
    if (latitude == 0 || longitude == 0){
 8002fca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002fcc:	2100      	movs	r1, #0
 8002fce:	1c18      	adds	r0, r3, #0
 8002fd0:	f7fd fa7c 	bl	80004cc <__aeabi_fcmpeq>
 8002fd4:	1e03      	subs	r3, r0, #0
 8002fd6:	d106      	bne.n	8002fe6 <m8n_read_location+0x9a>
 8002fd8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002fda:	2100      	movs	r1, #0
 8002fdc:	1c18      	adds	r0, r3, #0
 8002fde:	f7fd fa75 	bl	80004cc <__aeabi_fcmpeq>
 8002fe2:	1e03      	subs	r3, r0, #0
 8002fe4:	d01f      	beq.n	8003026 <m8n_read_location+0xda>
        gps_lock = 0;
 8002fe6:	4b65      	ldr	r3, [pc, #404]	; (800317c <m8n_read_location+0x230>)
 8002fe8:	2200      	movs	r2, #0
 8002fea:	601a      	str	r2, [r3, #0]
        //*loc_str = "";

        char sentence[50] = "";
 8002fec:	2408      	movs	r4, #8
 8002fee:	193b      	adds	r3, r7, r4
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	601a      	str	r2, [r3, #0]
 8002ff4:	3304      	adds	r3, #4
 8002ff6:	222e      	movs	r2, #46	; 0x2e
 8002ff8:	2100      	movs	r1, #0
 8002ffa:	0018      	movs	r0, r3
 8002ffc:	f003 fffb 	bl	8006ff6 <memset>
        sprintf(sentence,"%Inconsistent, lock = %i\r\n",gps_lock);
 8003000:	4b5e      	ldr	r3, [pc, #376]	; (800317c <m8n_read_location+0x230>)
 8003002:	681a      	ldr	r2, [r3, #0]
 8003004:	495e      	ldr	r1, [pc, #376]	; (8003180 <m8n_read_location+0x234>)
 8003006:	193b      	adds	r3, r7, r4
 8003008:	0018      	movs	r0, r3
 800300a:	f004 ff6b 	bl	8007ee4 <siprintf>
        HAL_UART_Transmit(&huart2, (uint8_t*) sentence, strlen(sentence), 100);
 800300e:	193b      	adds	r3, r7, r4
 8003010:	0018      	movs	r0, r3
 8003012:	f7fd f87f 	bl	8000114 <strlen>
 8003016:	0003      	movs	r3, r0
 8003018:	b29a      	uxth	r2, r3
 800301a:	1939      	adds	r1, r7, r4
 800301c:	4859      	ldr	r0, [pc, #356]	; (8003184 <m8n_read_location+0x238>)
 800301e:	2364      	movs	r3, #100	; 0x64
 8003020:	f002 fd96 	bl	8005b50 <HAL_UART_Transmit>
 8003024:	e09f      	b.n	8003166 <m8n_read_location+0x21a>

        return;
    }

    //if one of the lat or long is nan (https://stackoverflow.com/a/570694), reset lock value and return
    else if (latitude != latitude || longitude != longitude){
 8003026:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003028:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800302a:	1c11      	adds	r1, r2, #0
 800302c:	1c18      	adds	r0, r3, #0
 800302e:	f7fd fa4d 	bl	80004cc <__aeabi_fcmpeq>
 8003032:	1e03      	subs	r3, r0, #0
 8003034:	d007      	beq.n	8003046 <m8n_read_location+0xfa>
 8003036:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003038:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800303a:	1c11      	adds	r1, r2, #0
 800303c:	1c18      	adds	r0, r3, #0
 800303e:	f7fd fa45 	bl	80004cc <__aeabi_fcmpeq>
 8003042:	1e03      	subs	r3, r0, #0
 8003044:	d11f      	bne.n	8003086 <m8n_read_location+0x13a>
        gps_lock = 0;
 8003046:	4b4d      	ldr	r3, [pc, #308]	; (800317c <m8n_read_location+0x230>)
 8003048:	2200      	movs	r2, #0
 800304a:	601a      	str	r2, [r3, #0]
        //*loc_str = "";

        char sentence[50] = "";
 800304c:	2408      	movs	r4, #8
 800304e:	193b      	adds	r3, r7, r4
 8003050:	2200      	movs	r2, #0
 8003052:	601a      	str	r2, [r3, #0]
 8003054:	3304      	adds	r3, #4
 8003056:	222e      	movs	r2, #46	; 0x2e
 8003058:	2100      	movs	r1, #0
 800305a:	0018      	movs	r0, r3
 800305c:	f003 ffcb 	bl	8006ff6 <memset>
        sprintf(sentence,"%NaN, lock = %i\r\n",gps_lock);
 8003060:	4b46      	ldr	r3, [pc, #280]	; (800317c <m8n_read_location+0x230>)
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	4948      	ldr	r1, [pc, #288]	; (8003188 <m8n_read_location+0x23c>)
 8003066:	193b      	adds	r3, r7, r4
 8003068:	0018      	movs	r0, r3
 800306a:	f004 ff3b 	bl	8007ee4 <siprintf>
        HAL_UART_Transmit(&huart2, (uint8_t*) sentence, strlen(sentence), 100);
 800306e:	193b      	adds	r3, r7, r4
 8003070:	0018      	movs	r0, r3
 8003072:	f7fd f84f 	bl	8000114 <strlen>
 8003076:	0003      	movs	r3, r0
 8003078:	b29a      	uxth	r2, r3
 800307a:	1939      	adds	r1, r7, r4
 800307c:	4841      	ldr	r0, [pc, #260]	; (8003184 <m8n_read_location+0x238>)
 800307e:	2364      	movs	r3, #100	; 0x64
 8003080:	f002 fd66 	bl	8005b50 <HAL_UART_Transmit>
 8003084:	e06f      	b.n	8003166 <m8n_read_location+0x21a>

        return;
    }

	//copy location parameters into loc_str under desired format
	sprintf(loc_str, "%f,%f\r\n",convert_DDmm_to_DDD(latitude,&lat_sign),convert_DDmm_to_DDD(longitude,&long_sign));
 8003086:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003088:	223b      	movs	r2, #59	; 0x3b
 800308a:	18ba      	adds	r2, r7, r2
 800308c:	0011      	movs	r1, r2
 800308e:	1c18      	adds	r0, r3, #0
 8003090:	f7ff ff10 	bl	8002eb4 <convert_DDmm_to_DDD>
 8003094:	1c03      	adds	r3, r0, #0
 8003096:	1c18      	adds	r0, r3, #0
 8003098:	f7ff fe1e 	bl	8002cd8 <__aeabi_f2d>
 800309c:	0004      	movs	r4, r0
 800309e:	000d      	movs	r5, r1
 80030a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80030a2:	223a      	movs	r2, #58	; 0x3a
 80030a4:	18ba      	adds	r2, r7, r2
 80030a6:	0011      	movs	r1, r2
 80030a8:	1c18      	adds	r0, r3, #0
 80030aa:	f7ff ff03 	bl	8002eb4 <convert_DDmm_to_DDD>
 80030ae:	1c03      	adds	r3, r0, #0
 80030b0:	1c18      	adds	r0, r3, #0
 80030b2:	f7ff fe11 	bl	8002cd8 <__aeabi_f2d>
 80030b6:	0002      	movs	r2, r0
 80030b8:	000b      	movs	r3, r1
 80030ba:	4934      	ldr	r1, [pc, #208]	; (800318c <m8n_read_location+0x240>)
 80030bc:	6838      	ldr	r0, [r7, #0]
 80030be:	9200      	str	r2, [sp, #0]
 80030c0:	9301      	str	r3, [sp, #4]
 80030c2:	0022      	movs	r2, r4
 80030c4:	002b      	movs	r3, r5
 80030c6:	f004 ff0d 	bl	8007ee4 <siprintf>

    //if number of gps lock is still below threshold, increment lock value and return
    if (gps_lock < gps_lock_th){
 80030ca:	4b2c      	ldr	r3, [pc, #176]	; (800317c <m8n_read_location+0x230>)
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	4b30      	ldr	r3, [pc, #192]	; (8003190 <m8n_read_location+0x244>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	429a      	cmp	r2, r3
 80030d4:	da21      	bge.n	800311a <m8n_read_location+0x1ce>
        gps_lock++;
 80030d6:	4b29      	ldr	r3, [pc, #164]	; (800317c <m8n_read_location+0x230>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	1c5a      	adds	r2, r3, #1
 80030dc:	4b27      	ldr	r3, [pc, #156]	; (800317c <m8n_read_location+0x230>)
 80030de:	601a      	str	r2, [r3, #0]

        char sentence[50] = "";
 80030e0:	2408      	movs	r4, #8
 80030e2:	193b      	adds	r3, r7, r4
 80030e4:	2200      	movs	r2, #0
 80030e6:	601a      	str	r2, [r3, #0]
 80030e8:	3304      	adds	r3, #4
 80030ea:	222e      	movs	r2, #46	; 0x2e
 80030ec:	2100      	movs	r1, #0
 80030ee:	0018      	movs	r0, r3
 80030f0:	f003 ff81 	bl	8006ff6 <memset>
        sprintf(sentence,"%OK, below threshold, lock = %i\r\n",gps_lock);
 80030f4:	4b21      	ldr	r3, [pc, #132]	; (800317c <m8n_read_location+0x230>)
 80030f6:	681a      	ldr	r2, [r3, #0]
 80030f8:	4926      	ldr	r1, [pc, #152]	; (8003194 <m8n_read_location+0x248>)
 80030fa:	193b      	adds	r3, r7, r4
 80030fc:	0018      	movs	r0, r3
 80030fe:	f004 fef1 	bl	8007ee4 <siprintf>
        HAL_UART_Transmit(&huart2, (uint8_t*) sentence, strlen(sentence), 100);
 8003102:	193b      	adds	r3, r7, r4
 8003104:	0018      	movs	r0, r3
 8003106:	f7fd f805 	bl	8000114 <strlen>
 800310a:	0003      	movs	r3, r0
 800310c:	b29a      	uxth	r2, r3
 800310e:	1939      	adds	r1, r7, r4
 8003110:	481c      	ldr	r0, [pc, #112]	; (8003184 <m8n_read_location+0x238>)
 8003112:	2364      	movs	r3, #100	; 0x64
 8003114:	f002 fd1c 	bl	8005b50 <HAL_UART_Transmit>
 8003118:	e025      	b.n	8003166 <m8n_read_location+0x21a>

        return;
    }

    //if nb of consecutive locks is above threshold
    else if (gps_lock >= gps_lock_th){
 800311a:	4b18      	ldr	r3, [pc, #96]	; (800317c <m8n_read_location+0x230>)
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	4b1c      	ldr	r3, [pc, #112]	; (8003190 <m8n_read_location+0x244>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	429a      	cmp	r2, r3
 8003124:	db1f      	blt.n	8003166 <m8n_read_location+0x21a>
    	gps_lock = gps_lock_th;
 8003126:	4b1a      	ldr	r3, [pc, #104]	; (8003190 <m8n_read_location+0x244>)
 8003128:	681a      	ldr	r2, [r3, #0]
 800312a:	4b14      	ldr	r3, [pc, #80]	; (800317c <m8n_read_location+0x230>)
 800312c:	601a      	str	r2, [r3, #0]

        char sentence[50] = "";
 800312e:	2408      	movs	r4, #8
 8003130:	193b      	adds	r3, r7, r4
 8003132:	2200      	movs	r2, #0
 8003134:	601a      	str	r2, [r3, #0]
 8003136:	3304      	adds	r3, #4
 8003138:	222e      	movs	r2, #46	; 0x2e
 800313a:	2100      	movs	r1, #0
 800313c:	0018      	movs	r0, r3
 800313e:	f003 ff5a 	bl	8006ff6 <memset>
        sprintf(sentence,"All OK, lock = %i\r\n",gps_lock);
 8003142:	4b0e      	ldr	r3, [pc, #56]	; (800317c <m8n_read_location+0x230>)
 8003144:	681a      	ldr	r2, [r3, #0]
 8003146:	4914      	ldr	r1, [pc, #80]	; (8003198 <m8n_read_location+0x24c>)
 8003148:	193b      	adds	r3, r7, r4
 800314a:	0018      	movs	r0, r3
 800314c:	f004 feca 	bl	8007ee4 <siprintf>
        HAL_UART_Transmit(&huart2, (uint8_t*) sentence, strlen(sentence), 100);
 8003150:	193b      	adds	r3, r7, r4
 8003152:	0018      	movs	r0, r3
 8003154:	f7fc ffde 	bl	8000114 <strlen>
 8003158:	0003      	movs	r3, r0
 800315a:	b29a      	uxth	r2, r3
 800315c:	1939      	adds	r1, r7, r4
 800315e:	4809      	ldr	r0, [pc, #36]	; (8003184 <m8n_read_location+0x238>)
 8003160:	2364      	movs	r3, #100	; 0x64
 8003162:	f002 fcf5 	bl	8005b50 <HAL_UART_Transmit>
        //HAL_UART_Transmit(&huart2, (uint8_t*) *loc_str, strlen(*loc_str), 100);

        return;
    }

}
 8003166:	46bd      	mov	sp, r7
 8003168:	b014      	add	sp, #80	; 0x50
 800316a:	bdb0      	pop	{r4, r5, r7, pc}
 800316c:	0800c350 	.word	0x0800c350
 8003170:	0800c354 	.word	0x0800c354
 8003174:	0800c360 	.word	0x0800c360
 8003178:	0800c37c 	.word	0x0800c37c
 800317c:	200007bc 	.word	0x200007bc
 8003180:	0800c390 	.word	0x0800c390
 8003184:	20000854 	.word	0x20000854
 8003188:	0800c3ac 	.word	0x0800c3ac
 800318c:	0800c3c0 	.word	0x0800c3c0
 8003190:	20000034 	.word	0x20000034
 8003194:	0800c3c8 	.word	0x0800c3c8
 8003198:	0800c3ec 	.word	0x0800c3ec

0800319c <sim800_AT_OK>:

//this function checks that SIM800 GSM module responds OK to the AT command "AT" after a maximum of 10 attempts.
int sim800_AT_OK(uint8_t debug_on){
 800319c:	b5b0      	push	{r4, r5, r7, lr}
 800319e:	b090      	sub	sp, #64	; 0x40
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	0002      	movs	r2, r0
 80031a4:	1dfb      	adds	r3, r7, #7
 80031a6:	701a      	strb	r2, [r3, #0]

	//char ATcommand[80];
	char ATcommand[] = "AT\r\n";
 80031a8:	2338      	movs	r3, #56	; 0x38
 80031aa:	18fb      	adds	r3, r7, r3
 80031ac:	4a48      	ldr	r2, [pc, #288]	; (80032d0 <sim800_AT_OK+0x134>)
 80031ae:	6811      	ldr	r1, [r2, #0]
 80031b0:	6019      	str	r1, [r3, #0]
 80031b2:	7912      	ldrb	r2, [r2, #4]
 80031b4:	711a      	strb	r2, [r3, #4]
	uint8_t buffer[30] = {0};
 80031b6:	2318      	movs	r3, #24
 80031b8:	18fb      	adds	r3, r7, r3
 80031ba:	2200      	movs	r2, #0
 80031bc:	601a      	str	r2, [r3, #0]
 80031be:	3304      	adds	r3, #4
 80031c0:	221a      	movs	r2, #26
 80031c2:	2100      	movs	r1, #0
 80031c4:	0018      	movs	r0, r3
 80031c6:	f003 ff16 	bl	8006ff6 <memset>
	uint8_t ATisOK = 0;
 80031ca:	233e      	movs	r3, #62	; 0x3e
 80031cc:	18fb      	adds	r3, r7, r3
 80031ce:	2200      	movs	r2, #0
 80031d0:	701a      	strb	r2, [r3, #0]
	uint8_t count = 0;
 80031d2:	233f      	movs	r3, #63	; 0x3f
 80031d4:	18fb      	adds	r3, r7, r3
 80031d6:	2200      	movs	r2, #0
 80031d8:	701a      	strb	r2, [r3, #0]
	uint8_t timeout = 2;
 80031da:	233d      	movs	r3, #61	; 0x3d
 80031dc:	18fb      	adds	r3, r7, r3
 80031de:	2202      	movs	r2, #2
 80031e0:	701a      	strb	r2, [r3, #0]

	while(!ATisOK){
 80031e2:	e068      	b.n	80032b6 <sim800_AT_OK+0x11a>

		if (debug_on){HAL_UART_Transmit(&huart2,(uint8_t *)ATcommand,strlen(ATcommand),1000);}
 80031e4:	1dfb      	adds	r3, r7, #7
 80031e6:	781b      	ldrb	r3, [r3, #0]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d00c      	beq.n	8003206 <sim800_AT_OK+0x6a>
 80031ec:	2438      	movs	r4, #56	; 0x38
 80031ee:	193b      	adds	r3, r7, r4
 80031f0:	0018      	movs	r0, r3
 80031f2:	f7fc ff8f 	bl	8000114 <strlen>
 80031f6:	0003      	movs	r3, r0
 80031f8:	b29a      	uxth	r2, r3
 80031fa:	23fa      	movs	r3, #250	; 0xfa
 80031fc:	009b      	lsls	r3, r3, #2
 80031fe:	1939      	adds	r1, r7, r4
 8003200:	4834      	ldr	r0, [pc, #208]	; (80032d4 <sim800_AT_OK+0x138>)
 8003202:	f002 fca5 	bl	8005b50 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart3,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 8003206:	2438      	movs	r4, #56	; 0x38
 8003208:	193b      	adds	r3, r7, r4
 800320a:	0018      	movs	r0, r3
 800320c:	f7fc ff82 	bl	8000114 <strlen>
 8003210:	0003      	movs	r3, r0
 8003212:	b29a      	uxth	r2, r3
 8003214:	23fa      	movs	r3, #250	; 0xfa
 8003216:	009b      	lsls	r3, r3, #2
 8003218:	1939      	adds	r1, r7, r4
 800321a:	482f      	ldr	r0, [pc, #188]	; (80032d8 <sim800_AT_OK+0x13c>)
 800321c:	f002 fc98 	bl	8005b50 <HAL_UART_Transmit>
		HAL_UART_Receive (&huart3, buffer, 30, 100);
 8003220:	2418      	movs	r4, #24
 8003222:	1939      	adds	r1, r7, r4
 8003224:	482c      	ldr	r0, [pc, #176]	; (80032d8 <sim800_AT_OK+0x13c>)
 8003226:	2364      	movs	r3, #100	; 0x64
 8003228:	221e      	movs	r2, #30
 800322a:	f002 fd3d 	bl	8005ca8 <HAL_UART_Receive>
		HAL_Delay(1000);
 800322e:	23fa      	movs	r3, #250	; 0xfa
 8003230:	009b      	lsls	r3, r3, #2
 8003232:	0018      	movs	r0, r3
 8003234:	f001 f892 	bl	800435c <HAL_Delay>

		if(strstr((char *)buffer,"OK")){
 8003238:	4a28      	ldr	r2, [pc, #160]	; (80032dc <sim800_AT_OK+0x140>)
 800323a:	193b      	adds	r3, r7, r4
 800323c:	0011      	movs	r1, r2
 800323e:	0018      	movs	r0, r3
 8003240:	f004 feee 	bl	8008020 <strstr>
 8003244:	1e03      	subs	r3, r0, #0
 8003246:	d01d      	beq.n	8003284 <sim800_AT_OK+0xe8>
			char ok_sim800[] = "SIM800 : OK\r\n";
 8003248:	2108      	movs	r1, #8
 800324a:	187b      	adds	r3, r7, r1
 800324c:	4a24      	ldr	r2, [pc, #144]	; (80032e0 <sim800_AT_OK+0x144>)
 800324e:	ca31      	ldmia	r2!, {r0, r4, r5}
 8003250:	c331      	stmia	r3!, {r0, r4, r5}
 8003252:	8812      	ldrh	r2, [r2, #0]
 8003254:	801a      	strh	r2, [r3, #0]
			if (debug_on){HAL_UART_Transmit(&huart2,(uint8_t *)ok_sim800,strlen(ok_sim800),1000);}
 8003256:	1dfb      	adds	r3, r7, #7
 8003258:	781b      	ldrb	r3, [r3, #0]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d00c      	beq.n	8003278 <sim800_AT_OK+0xdc>
 800325e:	000c      	movs	r4, r1
 8003260:	187b      	adds	r3, r7, r1
 8003262:	0018      	movs	r0, r3
 8003264:	f7fc ff56 	bl	8000114 <strlen>
 8003268:	0003      	movs	r3, r0
 800326a:	b29a      	uxth	r2, r3
 800326c:	23fa      	movs	r3, #250	; 0xfa
 800326e:	009b      	lsls	r3, r3, #2
 8003270:	1939      	adds	r1, r7, r4
 8003272:	4818      	ldr	r0, [pc, #96]	; (80032d4 <sim800_AT_OK+0x138>)
 8003274:	f002 fc6c 	bl	8005b50 <HAL_UART_Transmit>
			ATisOK = 1;
 8003278:	233e      	movs	r3, #62	; 0x3e
 800327a:	18fb      	adds	r3, r7, r3
 800327c:	2201      	movs	r2, #1
 800327e:	701a      	strb	r2, [r3, #0]
			return 1;
 8003280:	2301      	movs	r3, #1
 8003282:	e020      	b.n	80032c6 <sim800_AT_OK+0x12a>
		}

		HAL_Delay(1000);
 8003284:	23fa      	movs	r3, #250	; 0xfa
 8003286:	009b      	lsls	r3, r3, #2
 8003288:	0018      	movs	r0, r3
 800328a:	f001 f867 	bl	800435c <HAL_Delay>
		memset(buffer,0,sizeof(buffer));
 800328e:	2318      	movs	r3, #24
 8003290:	18fb      	adds	r3, r7, r3
 8003292:	221e      	movs	r2, #30
 8003294:	2100      	movs	r1, #0
 8003296:	0018      	movs	r0, r3
 8003298:	f003 fead 	bl	8006ff6 <memset>

		count++;
 800329c:	213f      	movs	r1, #63	; 0x3f
 800329e:	187b      	adds	r3, r7, r1
 80032a0:	781a      	ldrb	r2, [r3, #0]
 80032a2:	187b      	adds	r3, r7, r1
 80032a4:	3201      	adds	r2, #1
 80032a6:	701a      	strb	r2, [r3, #0]
		if (count >= timeout){
 80032a8:	187a      	adds	r2, r7, r1
 80032aa:	233d      	movs	r3, #61	; 0x3d
 80032ac:	18fb      	adds	r3, r7, r3
 80032ae:	7812      	ldrb	r2, [r2, #0]
 80032b0:	781b      	ldrb	r3, [r3, #0]
 80032b2:	429a      	cmp	r2, r3
 80032b4:	d205      	bcs.n	80032c2 <sim800_AT_OK+0x126>
	while(!ATisOK){
 80032b6:	233e      	movs	r3, #62	; 0x3e
 80032b8:	18fb      	adds	r3, r7, r3
 80032ba:	781b      	ldrb	r3, [r3, #0]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d091      	beq.n	80031e4 <sim800_AT_OK+0x48>
 80032c0:	e000      	b.n	80032c4 <sim800_AT_OK+0x128>
			break;
 80032c2:	46c0      	nop			; (mov r8, r8)
		}
	}

	return 0;
 80032c4:	2300      	movs	r3, #0

}
 80032c6:	0018      	movs	r0, r3
 80032c8:	46bd      	mov	sp, r7
 80032ca:	b010      	add	sp, #64	; 0x40
 80032cc:	bdb0      	pop	{r4, r5, r7, pc}
 80032ce:	46c0      	nop			; (mov r8, r8)
 80032d0:	0800c404 	.word	0x0800c404
 80032d4:	20000854 	.word	0x20000854
 80032d8:	200008e4 	.word	0x200008e4
 80032dc:	0800c400 	.word	0x0800c400
 80032e0:	0800c40c 	.word	0x0800c40c

080032e4 <sim800_setup>:

int sim800_setup(uint8_t debug_on){
 80032e4:	b5b0      	push	{r4, r5, r7, lr}
 80032e6:	b09e      	sub	sp, #120	; 0x78
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	0002      	movs	r2, r0
 80032ec:	1dfb      	adds	r3, r7, #7
 80032ee:	701a      	strb	r2, [r3, #0]

	char ATcommand[80];
	uint8_t buffer[30] = {0};
 80032f0:	2308      	movs	r3, #8
 80032f2:	18fb      	adds	r3, r7, r3
 80032f4:	2200      	movs	r2, #0
 80032f6:	601a      	str	r2, [r3, #0]
 80032f8:	3304      	adds	r3, #4
 80032fa:	221a      	movs	r2, #26
 80032fc:	2100      	movs	r1, #0
 80032fe:	0018      	movs	r0, r3
 8003300:	f003 fe79 	bl	8006ff6 <memset>

	if (!sim800_AT_OK(1)){
 8003304:	2001      	movs	r0, #1
 8003306:	f7ff ff49 	bl	800319c <sim800_AT_OK>
 800330a:	1e03      	subs	r3, r0, #0
 800330c:	d102      	bne.n	8003314 <sim800_setup+0x30>
		return -1;
 800330e:	2301      	movs	r3, #1
 8003310:	425b      	negs	r3, r3
 8003312:	e069      	b.n	80033e8 <sim800_setup+0x104>
	}

	//going text mode
	sprintf(ATcommand,"AT+CMGF=1\r\n");
 8003314:	4a36      	ldr	r2, [pc, #216]	; (80033f0 <sim800_setup+0x10c>)
 8003316:	2428      	movs	r4, #40	; 0x28
 8003318:	193b      	adds	r3, r7, r4
 800331a:	0011      	movs	r1, r2
 800331c:	0018      	movs	r0, r3
 800331e:	f004 fde1 	bl	8007ee4 <siprintf>
	if (debug_on){HAL_UART_Transmit(&huart2,(uint8_t *)ATcommand,strlen(ATcommand),1000);}
 8003322:	1dfb      	adds	r3, r7, #7
 8003324:	781b      	ldrb	r3, [r3, #0]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d00b      	beq.n	8003342 <sim800_setup+0x5e>
 800332a:	193b      	adds	r3, r7, r4
 800332c:	0018      	movs	r0, r3
 800332e:	f7fc fef1 	bl	8000114 <strlen>
 8003332:	0003      	movs	r3, r0
 8003334:	b29a      	uxth	r2, r3
 8003336:	23fa      	movs	r3, #250	; 0xfa
 8003338:	009b      	lsls	r3, r3, #2
 800333a:	1939      	adds	r1, r7, r4
 800333c:	482d      	ldr	r0, [pc, #180]	; (80033f4 <sim800_setup+0x110>)
 800333e:	f002 fc07 	bl	8005b50 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart3,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 8003342:	2428      	movs	r4, #40	; 0x28
 8003344:	193b      	adds	r3, r7, r4
 8003346:	0018      	movs	r0, r3
 8003348:	f7fc fee4 	bl	8000114 <strlen>
 800334c:	0003      	movs	r3, r0
 800334e:	b29a      	uxth	r2, r3
 8003350:	23fa      	movs	r3, #250	; 0xfa
 8003352:	009b      	lsls	r3, r3, #2
 8003354:	1939      	adds	r1, r7, r4
 8003356:	4828      	ldr	r0, [pc, #160]	; (80033f8 <sim800_setup+0x114>)
 8003358:	f002 fbfa 	bl	8005b50 <HAL_UART_Transmit>
	HAL_UART_Receive (&huart3, buffer, 256, 100);
 800335c:	2380      	movs	r3, #128	; 0x80
 800335e:	005a      	lsls	r2, r3, #1
 8003360:	2508      	movs	r5, #8
 8003362:	1979      	adds	r1, r7, r5
 8003364:	4824      	ldr	r0, [pc, #144]	; (80033f8 <sim800_setup+0x114>)
 8003366:	2364      	movs	r3, #100	; 0x64
 8003368:	f002 fc9e 	bl	8005ca8 <HAL_UART_Receive>
	HAL_Delay(10);
 800336c:	200a      	movs	r0, #10
 800336e:	f000 fff5 	bl	800435c <HAL_Delay>
	memset(buffer,0,sizeof(buffer));
 8003372:	197b      	adds	r3, r7, r5
 8003374:	221e      	movs	r2, #30
 8003376:	2100      	movs	r1, #0
 8003378:	0018      	movs	r0, r3
 800337a:	f003 fe3c 	bl	8006ff6 <memset>

	//save on sim card only
	sprintf(ATcommand,"AT+CPMS=\"SM\",\"SM\",\"SM\"\r\n");
 800337e:	4a1f      	ldr	r2, [pc, #124]	; (80033fc <sim800_setup+0x118>)
 8003380:	193b      	adds	r3, r7, r4
 8003382:	0011      	movs	r1, r2
 8003384:	0018      	movs	r0, r3
 8003386:	f004 fdad 	bl	8007ee4 <siprintf>
	if (debug_on){HAL_UART_Transmit(&huart2,(uint8_t *)ATcommand,strlen(ATcommand),1000);}
 800338a:	1dfb      	adds	r3, r7, #7
 800338c:	781b      	ldrb	r3, [r3, #0]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d00b      	beq.n	80033aa <sim800_setup+0xc6>
 8003392:	193b      	adds	r3, r7, r4
 8003394:	0018      	movs	r0, r3
 8003396:	f7fc febd 	bl	8000114 <strlen>
 800339a:	0003      	movs	r3, r0
 800339c:	b29a      	uxth	r2, r3
 800339e:	23fa      	movs	r3, #250	; 0xfa
 80033a0:	009b      	lsls	r3, r3, #2
 80033a2:	1939      	adds	r1, r7, r4
 80033a4:	4813      	ldr	r0, [pc, #76]	; (80033f4 <sim800_setup+0x110>)
 80033a6:	f002 fbd3 	bl	8005b50 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart3,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 80033aa:	2428      	movs	r4, #40	; 0x28
 80033ac:	193b      	adds	r3, r7, r4
 80033ae:	0018      	movs	r0, r3
 80033b0:	f7fc feb0 	bl	8000114 <strlen>
 80033b4:	0003      	movs	r3, r0
 80033b6:	b29a      	uxth	r2, r3
 80033b8:	23fa      	movs	r3, #250	; 0xfa
 80033ba:	009b      	lsls	r3, r3, #2
 80033bc:	1939      	adds	r1, r7, r4
 80033be:	480e      	ldr	r0, [pc, #56]	; (80033f8 <sim800_setup+0x114>)
 80033c0:	f002 fbc6 	bl	8005b50 <HAL_UART_Transmit>
	HAL_UART_Receive (&huart3, buffer, 256, 100);
 80033c4:	2380      	movs	r3, #128	; 0x80
 80033c6:	005a      	lsls	r2, r3, #1
 80033c8:	2408      	movs	r4, #8
 80033ca:	1939      	adds	r1, r7, r4
 80033cc:	480a      	ldr	r0, [pc, #40]	; (80033f8 <sim800_setup+0x114>)
 80033ce:	2364      	movs	r3, #100	; 0x64
 80033d0:	f002 fc6a 	bl	8005ca8 <HAL_UART_Receive>
	HAL_Delay(10);
 80033d4:	200a      	movs	r0, #10
 80033d6:	f000 ffc1 	bl	800435c <HAL_Delay>
	memset(buffer,0,sizeof(buffer));
 80033da:	193b      	adds	r3, r7, r4
 80033dc:	221e      	movs	r2, #30
 80033de:	2100      	movs	r1, #0
 80033e0:	0018      	movs	r0, r3
 80033e2:	f003 fe08 	bl	8006ff6 <memset>
	sprintf(ATcommand,"AT+CNMI=1,2,0,0,0\r\n");
	if (debug_on){HAL_UART_Transmit(&huart2,(uint8_t *)ATcommand,strlen(ATcommand),1000);}
	HAL_UART_Transmit(&huart3,(uint8_t *)ATcommand,strlen(ATcommand),1000);
	HAL_Delay(10);
	*/
	return 1;
 80033e6:	2301      	movs	r3, #1
}
 80033e8:	0018      	movs	r0, r3
 80033ea:	46bd      	mov	sp, r7
 80033ec:	b01e      	add	sp, #120	; 0x78
 80033ee:	bdb0      	pop	{r4, r5, r7, pc}
 80033f0:	0800c41c 	.word	0x0800c41c
 80033f4:	20000854 	.word	0x20000854
 80033f8:	200008e4 	.word	0x200008e4
 80033fc:	0800c428 	.word	0x0800c428

08003400 <sim800_send_sms>:

int sim800_send_sms(char str_to_send[], uint8_t debug_on){
 8003400:	b590      	push	{r4, r7, lr}
 8003402:	b09f      	sub	sp, #124	; 0x7c
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
 8003408:	000a      	movs	r2, r1
 800340a:	1cfb      	adds	r3, r7, #3
 800340c:	701a      	strb	r2, [r3, #0]

	char ATcommand[80];
	uint8_t buffer[30] = {0};
 800340e:	2308      	movs	r3, #8
 8003410:	18fb      	adds	r3, r7, r3
 8003412:	2200      	movs	r2, #0
 8003414:	601a      	str	r2, [r3, #0]
 8003416:	3304      	adds	r3, #4
 8003418:	221a      	movs	r2, #26
 800341a:	2100      	movs	r1, #0
 800341c:	0018      	movs	r0, r3
 800341e:	f003 fdea 	bl	8006ff6 <memset>

	if (!sim800_AT_OK(1)){
 8003422:	2001      	movs	r0, #1
 8003424:	f7ff feba 	bl	800319c <sim800_AT_OK>
 8003428:	1e03      	subs	r3, r0, #0
 800342a:	d102      	bne.n	8003432 <sim800_send_sms+0x32>
		return -1;
 800342c:	2301      	movs	r3, #1
 800342e:	425b      	negs	r3, r3
 8003430:	e060      	b.n	80034f4 <sim800_send_sms+0xf4>
	}

	sprintf(ATcommand,"AT+CMGS=\"%s\"\r\n",mobileNumber);
 8003432:	4a32      	ldr	r2, [pc, #200]	; (80034fc <sim800_send_sms+0xfc>)
 8003434:	4932      	ldr	r1, [pc, #200]	; (8003500 <sim800_send_sms+0x100>)
 8003436:	2428      	movs	r4, #40	; 0x28
 8003438:	193b      	adds	r3, r7, r4
 800343a:	0018      	movs	r0, r3
 800343c:	f004 fd52 	bl	8007ee4 <siprintf>
	if (debug_on){HAL_UART_Transmit(&huart2,(uint8_t *)ATcommand,strlen(ATcommand),1000);}
 8003440:	1cfb      	adds	r3, r7, #3
 8003442:	781b      	ldrb	r3, [r3, #0]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d00b      	beq.n	8003460 <sim800_send_sms+0x60>
 8003448:	193b      	adds	r3, r7, r4
 800344a:	0018      	movs	r0, r3
 800344c:	f7fc fe62 	bl	8000114 <strlen>
 8003450:	0003      	movs	r3, r0
 8003452:	b29a      	uxth	r2, r3
 8003454:	23fa      	movs	r3, #250	; 0xfa
 8003456:	009b      	lsls	r3, r3, #2
 8003458:	1939      	adds	r1, r7, r4
 800345a:	482a      	ldr	r0, [pc, #168]	; (8003504 <sim800_send_sms+0x104>)
 800345c:	f002 fb78 	bl	8005b50 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart3,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 8003460:	2428      	movs	r4, #40	; 0x28
 8003462:	193b      	adds	r3, r7, r4
 8003464:	0018      	movs	r0, r3
 8003466:	f7fc fe55 	bl	8000114 <strlen>
 800346a:	0003      	movs	r3, r0
 800346c:	b29a      	uxth	r2, r3
 800346e:	23fa      	movs	r3, #250	; 0xfa
 8003470:	009b      	lsls	r3, r3, #2
 8003472:	1939      	adds	r1, r7, r4
 8003474:	4824      	ldr	r0, [pc, #144]	; (8003508 <sim800_send_sms+0x108>)
 8003476:	f002 fb6b 	bl	8005b50 <HAL_UART_Transmit>
	HAL_Delay(10);
 800347a:	200a      	movs	r0, #10
 800347c:	f000 ff6e 	bl	800435c <HAL_Delay>

	sprintf(ATcommand,"%s%c",str_to_send,26);//,0x1a);
 8003480:	687a      	ldr	r2, [r7, #4]
 8003482:	4922      	ldr	r1, [pc, #136]	; (800350c <sim800_send_sms+0x10c>)
 8003484:	1938      	adds	r0, r7, r4
 8003486:	231a      	movs	r3, #26
 8003488:	f004 fd2c 	bl	8007ee4 <siprintf>
	if (debug_on){HAL_UART_Transmit(&huart2,(uint8_t *)ATcommand,strlen(ATcommand),1000);}
 800348c:	1cfb      	adds	r3, r7, #3
 800348e:	781b      	ldrb	r3, [r3, #0]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d00b      	beq.n	80034ac <sim800_send_sms+0xac>
 8003494:	193b      	adds	r3, r7, r4
 8003496:	0018      	movs	r0, r3
 8003498:	f7fc fe3c 	bl	8000114 <strlen>
 800349c:	0003      	movs	r3, r0
 800349e:	b29a      	uxth	r2, r3
 80034a0:	23fa      	movs	r3, #250	; 0xfa
 80034a2:	009b      	lsls	r3, r3, #2
 80034a4:	1939      	adds	r1, r7, r4
 80034a6:	4817      	ldr	r0, [pc, #92]	; (8003504 <sim800_send_sms+0x104>)
 80034a8:	f002 fb52 	bl	8005b50 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart3,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 80034ac:	2428      	movs	r4, #40	; 0x28
 80034ae:	193b      	adds	r3, r7, r4
 80034b0:	0018      	movs	r0, r3
 80034b2:	f7fc fe2f 	bl	8000114 <strlen>
 80034b6:	0003      	movs	r3, r0
 80034b8:	b29a      	uxth	r2, r3
 80034ba:	23fa      	movs	r3, #250	; 0xfa
 80034bc:	009b      	lsls	r3, r3, #2
 80034be:	1939      	adds	r1, r7, r4
 80034c0:	4811      	ldr	r0, [pc, #68]	; (8003508 <sim800_send_sms+0x108>)
 80034c2:	f002 fb45 	bl	8005b50 <HAL_UART_Transmit>
	HAL_UART_Receive (&huart3, buffer, 30, 100);
 80034c6:	2408      	movs	r4, #8
 80034c8:	1939      	adds	r1, r7, r4
 80034ca:	480f      	ldr	r0, [pc, #60]	; (8003508 <sim800_send_sms+0x108>)
 80034cc:	2364      	movs	r3, #100	; 0x64
 80034ce:	221e      	movs	r2, #30
 80034d0:	f002 fbea 	bl	8005ca8 <HAL_UART_Receive>
	memset(buffer,0,sizeof(buffer));
 80034d4:	193b      	adds	r3, r7, r4
 80034d6:	221e      	movs	r2, #30
 80034d8:	2100      	movs	r1, #0
 80034da:	0018      	movs	r0, r3
 80034dc:	f003 fd8b 	bl	8006ff6 <memset>
	HAL_Delay(10);
 80034e0:	200a      	movs	r0, #10
 80034e2:	f000 ff3b 	bl	800435c <HAL_Delay>

	//reset the UART, as per note 40
	HAL_Delay(3000);
 80034e6:	4b0a      	ldr	r3, [pc, #40]	; (8003510 <sim800_send_sms+0x110>)
 80034e8:	0018      	movs	r0, r3
 80034ea:	f000 ff37 	bl	800435c <HAL_Delay>
	MX_USART3_UART_Init();
 80034ee:	f000 fad9 	bl	8003aa4 <MX_USART3_UART_Init>

	return 1;
 80034f2:	2301      	movs	r3, #1
}
 80034f4:	0018      	movs	r0, r3
 80034f6:	46bd      	mov	sp, r7
 80034f8:	b01f      	add	sp, #124	; 0x7c
 80034fa:	bd90      	pop	{r4, r7, pc}
 80034fc:	20000038 	.word	0x20000038
 8003500:	0800c444 	.word	0x0800c444
 8003504:	20000854 	.word	0x20000854
 8003508:	200008e4 	.word	0x200008e4
 800350c:	0800c454 	.word	0x0800c454
 8003510:	00000bb8 	.word	0x00000bb8

08003514 <sim800_read_sms>:

int sim800_read_sms(char** str_to_read, uint8_t debug_on){
 8003514:	b5b0      	push	{r4, r5, r7, lr}
 8003516:	4c54      	ldr	r4, [pc, #336]	; (8003668 <sim800_read_sms+0x154>)
 8003518:	44a5      	add	sp, r4
 800351a:	af00      	add	r7, sp, #0
 800351c:	6078      	str	r0, [r7, #4]
 800351e:	000a      	movs	r2, r1
 8003520:	4b52      	ldr	r3, [pc, #328]	; (800366c <sim800_read_sms+0x158>)
 8003522:	24c6      	movs	r4, #198	; 0xc6
 8003524:	00a4      	lsls	r4, r4, #2
 8003526:	191b      	adds	r3, r3, r4
 8003528:	19db      	adds	r3, r3, r7
 800352a:	701a      	strb	r2, [r3, #0]

	//reset the UART, as per note 40
	HAL_Delay(3000);
 800352c:	4b50      	ldr	r3, [pc, #320]	; (8003670 <sim800_read_sms+0x15c>)
 800352e:	0018      	movs	r0, r3
 8003530:	f000 ff14 	bl	800435c <HAL_Delay>
	MX_USART3_UART_Init();
 8003534:	f000 fab6 	bl	8003aa4 <MX_USART3_UART_Init>

	char ATcommand[80];
	uint8_t buffer[BUFF_SIZE] = {0};
 8003538:	4b4e      	ldr	r3, [pc, #312]	; (8003674 <sim800_read_sms+0x160>)
 800353a:	191b      	adds	r3, r3, r4
 800353c:	19db      	adds	r3, r3, r7
 800353e:	2200      	movs	r2, #0
 8003540:	601a      	str	r2, [r3, #0]
 8003542:	3304      	adds	r3, #4
 8003544:	22ae      	movs	r2, #174	; 0xae
 8003546:	0092      	lsls	r2, r2, #2
 8003548:	2100      	movs	r1, #0
 800354a:	0018      	movs	r0, r3
 800354c:	f003 fd53 	bl	8006ff6 <memset>

	if (!sim800_AT_OK(1)){
 8003550:	2001      	movs	r0, #1
 8003552:	f7ff fe23 	bl	800319c <sim800_AT_OK>
 8003556:	1e03      	subs	r3, r0, #0
 8003558:	d102      	bne.n	8003560 <sim800_read_sms+0x4c>
		return -1;
 800355a:	2301      	movs	r3, #1
 800355c:	425b      	negs	r3, r3
 800355e:	e07c      	b.n	800365a <sim800_read_sms+0x146>
	}

	//list all sms
	sprintf(ATcommand,"AT+CMGL=\"ALL\"\r\n");//REC UNREAD
 8003560:	4a45      	ldr	r2, [pc, #276]	; (8003678 <sim800_read_sms+0x164>)
 8003562:	24b2      	movs	r4, #178	; 0xb2
 8003564:	00a4      	lsls	r4, r4, #2
 8003566:	193b      	adds	r3, r7, r4
 8003568:	0011      	movs	r1, r2
 800356a:	0018      	movs	r0, r3
 800356c:	f004 fcba 	bl	8007ee4 <siprintf>
	if (debug_on){HAL_UART_Transmit(&huart2,(uint8_t *)ATcommand,strlen(ATcommand),1000);}
 8003570:	4b3e      	ldr	r3, [pc, #248]	; (800366c <sim800_read_sms+0x158>)
 8003572:	22c6      	movs	r2, #198	; 0xc6
 8003574:	0092      	lsls	r2, r2, #2
 8003576:	189b      	adds	r3, r3, r2
 8003578:	19db      	adds	r3, r3, r7
 800357a:	781b      	ldrb	r3, [r3, #0]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d00b      	beq.n	8003598 <sim800_read_sms+0x84>
 8003580:	193b      	adds	r3, r7, r4
 8003582:	0018      	movs	r0, r3
 8003584:	f7fc fdc6 	bl	8000114 <strlen>
 8003588:	0003      	movs	r3, r0
 800358a:	b29a      	uxth	r2, r3
 800358c:	23fa      	movs	r3, #250	; 0xfa
 800358e:	009b      	lsls	r3, r3, #2
 8003590:	1939      	adds	r1, r7, r4
 8003592:	483a      	ldr	r0, [pc, #232]	; (800367c <sim800_read_sms+0x168>)
 8003594:	f002 fadc 	bl	8005b50 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart3,(uint8_t *)ATcommand,strlen(ATcommand),100);
 8003598:	24b2      	movs	r4, #178	; 0xb2
 800359a:	00a4      	lsls	r4, r4, #2
 800359c:	193b      	adds	r3, r7, r4
 800359e:	0018      	movs	r0, r3
 80035a0:	f7fc fdb8 	bl	8000114 <strlen>
 80035a4:	0003      	movs	r3, r0
 80035a6:	b29a      	uxth	r2, r3
 80035a8:	1939      	adds	r1, r7, r4
 80035aa:	4835      	ldr	r0, [pc, #212]	; (8003680 <sim800_read_sms+0x16c>)
 80035ac:	2364      	movs	r3, #100	; 0x64
 80035ae:	f002 facf 	bl	8005b50 <HAL_UART_Transmit>
	HAL_UART_Receive (&huart3, buffer, BUFF_SIZE, 5000);
 80035b2:	4c34      	ldr	r4, [pc, #208]	; (8003684 <sim800_read_sms+0x170>)
 80035b4:	23af      	movs	r3, #175	; 0xaf
 80035b6:	009a      	lsls	r2, r3, #2
 80035b8:	250c      	movs	r5, #12
 80035ba:	1979      	adds	r1, r7, r5
 80035bc:	4830      	ldr	r0, [pc, #192]	; (8003680 <sim800_read_sms+0x16c>)
 80035be:	0023      	movs	r3, r4
 80035c0:	f002 fb72 	bl	8005ca8 <HAL_UART_Receive>
	if (debug_on){HAL_UART_Transmit(&huart2, buffer, BUFF_SIZE, 1000);}
 80035c4:	4b29      	ldr	r3, [pc, #164]	; (800366c <sim800_read_sms+0x158>)
 80035c6:	22c6      	movs	r2, #198	; 0xc6
 80035c8:	0092      	lsls	r2, r2, #2
 80035ca:	189b      	adds	r3, r3, r2
 80035cc:	19db      	adds	r3, r3, r7
 80035ce:	781b      	ldrb	r3, [r3, #0]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d007      	beq.n	80035e4 <sim800_read_sms+0xd0>
 80035d4:	23fa      	movs	r3, #250	; 0xfa
 80035d6:	009b      	lsls	r3, r3, #2
 80035d8:	22af      	movs	r2, #175	; 0xaf
 80035da:	0092      	lsls	r2, r2, #2
 80035dc:	1979      	adds	r1, r7, r5
 80035de:	4827      	ldr	r0, [pc, #156]	; (800367c <sim800_read_sms+0x168>)
 80035e0:	f002 fab6 	bl	8005b50 <HAL_UART_Transmit>

	HAL_Delay(1000);
 80035e4:	23fa      	movs	r3, #250	; 0xfa
 80035e6:	009b      	lsls	r3, r3, #2
 80035e8:	0018      	movs	r0, r3
 80035ea:	f000 feb7 	bl	800435c <HAL_Delay>

	//allocate memory to the pointer
	*str_to_read = malloc((SMS_SIZE+1)*sizeof(char));
 80035ee:	2007      	movs	r0, #7
 80035f0:	f003 fce4 	bl	8006fbc <malloc>
 80035f4:	0003      	movs	r3, r0
 80035f6:	001a      	movs	r2, r3
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	601a      	str	r2, [r3, #0]
	//copy start of sms from buffer into the pointer
	strcpy(*str_to_read,strstr((char*)buffer, "\"\r\n"));
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681c      	ldr	r4, [r3, #0]
 8003600:	4a21      	ldr	r2, [pc, #132]	; (8003688 <sim800_read_sms+0x174>)
 8003602:	250c      	movs	r5, #12
 8003604:	197b      	adds	r3, r7, r5
 8003606:	0011      	movs	r1, r2
 8003608:	0018      	movs	r0, r3
 800360a:	f004 fd09 	bl	8008020 <strstr>
 800360e:	0003      	movs	r3, r0
 8003610:	0019      	movs	r1, r3
 8003612:	0020      	movs	r0, r4
 8003614:	f004 fcfc 	bl	8008010 <strcpy>
	//reset buffer
	memset(buffer,0,sizeof(buffer));
 8003618:	23af      	movs	r3, #175	; 0xaf
 800361a:	009a      	lsls	r2, r3, #2
 800361c:	197b      	adds	r3, r7, r5
 800361e:	2100      	movs	r1, #0
 8003620:	0018      	movs	r0, r3
 8003622:	f003 fce8 	bl	8006ff6 <memset>
    //NOTE : https://koor.fr/C/cstring/memmove.wp
	//cut start of sms (remove the \"\r\n" characters)
    memmove(*str_to_read,(*str_to_read)+3,SMS_SIZE);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6818      	ldr	r0, [r3, #0]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	3303      	adds	r3, #3
 8003630:	2206      	movs	r2, #6
 8003632:	0019      	movs	r1, r3
 8003634:	f003 fccc 	bl	8006fd0 <memmove>

    if (debug_on){HAL_UART_Transmit(&huart2, (uint8_t*) *str_to_read, SMS_SIZE, 1000);}
 8003638:	4b0c      	ldr	r3, [pc, #48]	; (800366c <sim800_read_sms+0x158>)
 800363a:	22c6      	movs	r2, #198	; 0xc6
 800363c:	0092      	lsls	r2, r2, #2
 800363e:	189b      	adds	r3, r3, r2
 8003640:	19db      	adds	r3, r3, r7
 8003642:	781b      	ldrb	r3, [r3, #0]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d007      	beq.n	8003658 <sim800_read_sms+0x144>
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6819      	ldr	r1, [r3, #0]
 800364c:	23fa      	movs	r3, #250	; 0xfa
 800364e:	009b      	lsls	r3, r3, #2
 8003650:	480a      	ldr	r0, [pc, #40]	; (800367c <sim800_read_sms+0x168>)
 8003652:	2206      	movs	r2, #6
 8003654:	f002 fa7c 	bl	8005b50 <HAL_UART_Transmit>

	return 1;
 8003658:	2301      	movs	r3, #1
}
 800365a:	0018      	movs	r0, r3
 800365c:	46bd      	mov	sp, r7
 800365e:	23c6      	movs	r3, #198	; 0xc6
 8003660:	009b      	lsls	r3, r3, #2
 8003662:	449d      	add	sp, r3
 8003664:	bdb0      	pop	{r4, r5, r7, pc}
 8003666:	46c0      	nop			; (mov r8, r8)
 8003668:	fffffce8 	.word	0xfffffce8
 800366c:	fffffceb 	.word	0xfffffceb
 8003670:	00000bb8 	.word	0x00000bb8
 8003674:	fffffcf4 	.word	0xfffffcf4
 8003678:	0800c45c 	.word	0x0800c45c
 800367c:	20000854 	.word	0x20000854
 8003680:	200008e4 	.word	0x200008e4
 8003684:	00001388 	.word	0x00001388
 8003688:	0800c46c 	.word	0x0800c46c

0800368c <sim800_delete_all_sms>:

int sim800_delete_all_sms(uint8_t debug_on){
 800368c:	b590      	push	{r4, r7, lr}
 800368e:	b09f      	sub	sp, #124	; 0x7c
 8003690:	af00      	add	r7, sp, #0
 8003692:	0002      	movs	r2, r0
 8003694:	1dfb      	adds	r3, r7, #7
 8003696:	701a      	strb	r2, [r3, #0]

	char ATcommand[80];
	uint8_t buffer[30] = {0};
 8003698:	2308      	movs	r3, #8
 800369a:	18fb      	adds	r3, r7, r3
 800369c:	2200      	movs	r2, #0
 800369e:	601a      	str	r2, [r3, #0]
 80036a0:	3304      	adds	r3, #4
 80036a2:	221a      	movs	r2, #26
 80036a4:	2100      	movs	r1, #0
 80036a6:	0018      	movs	r0, r3
 80036a8:	f003 fca5 	bl	8006ff6 <memset>

	if (!sim800_AT_OK(1)){
 80036ac:	2001      	movs	r0, #1
 80036ae:	f7ff fd75 	bl	800319c <sim800_AT_OK>
 80036b2:	1e03      	subs	r3, r0, #0
 80036b4:	d102      	bne.n	80036bc <sim800_delete_all_sms+0x30>
		return -1;
 80036b6:	2301      	movs	r3, #1
 80036b8:	425b      	negs	r3, r3
 80036ba:	e042      	b.n	8003742 <sim800_delete_all_sms+0xb6>
	}

	//list all sms
	sprintf(ATcommand,"AT+CMGDA=\"DEL ALL\"\r\n");
 80036bc:	4a23      	ldr	r2, [pc, #140]	; (800374c <sim800_delete_all_sms+0xc0>)
 80036be:	2428      	movs	r4, #40	; 0x28
 80036c0:	193b      	adds	r3, r7, r4
 80036c2:	0011      	movs	r1, r2
 80036c4:	0018      	movs	r0, r3
 80036c6:	f004 fc0d 	bl	8007ee4 <siprintf>
	if (debug_on){HAL_UART_Transmit(&huart2,(uint8_t *)ATcommand,strlen(ATcommand),1000);}
 80036ca:	1dfb      	adds	r3, r7, #7
 80036cc:	781b      	ldrb	r3, [r3, #0]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d00b      	beq.n	80036ea <sim800_delete_all_sms+0x5e>
 80036d2:	193b      	adds	r3, r7, r4
 80036d4:	0018      	movs	r0, r3
 80036d6:	f7fc fd1d 	bl	8000114 <strlen>
 80036da:	0003      	movs	r3, r0
 80036dc:	b29a      	uxth	r2, r3
 80036de:	23fa      	movs	r3, #250	; 0xfa
 80036e0:	009b      	lsls	r3, r3, #2
 80036e2:	1939      	adds	r1, r7, r4
 80036e4:	481a      	ldr	r0, [pc, #104]	; (8003750 <sim800_delete_all_sms+0xc4>)
 80036e6:	f002 fa33 	bl	8005b50 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart3,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 80036ea:	2428      	movs	r4, #40	; 0x28
 80036ec:	193b      	adds	r3, r7, r4
 80036ee:	0018      	movs	r0, r3
 80036f0:	f7fc fd10 	bl	8000114 <strlen>
 80036f4:	0003      	movs	r3, r0
 80036f6:	b29a      	uxth	r2, r3
 80036f8:	23fa      	movs	r3, #250	; 0xfa
 80036fa:	009b      	lsls	r3, r3, #2
 80036fc:	1939      	adds	r1, r7, r4
 80036fe:	4815      	ldr	r0, [pc, #84]	; (8003754 <sim800_delete_all_sms+0xc8>)
 8003700:	f002 fa26 	bl	8005b50 <HAL_UART_Transmit>
	//sim800 does not always answer to the command (deletes memory with no ack)

	//TODO : use interrupts & avoid waiting for 25 seconds here
	HAL_UART_Receive (&huart3, buffer, 30, 25000);
 8003704:	4b14      	ldr	r3, [pc, #80]	; (8003758 <sim800_delete_all_sms+0xcc>)
 8003706:	2408      	movs	r4, #8
 8003708:	1939      	adds	r1, r7, r4
 800370a:	4812      	ldr	r0, [pc, #72]	; (8003754 <sim800_delete_all_sms+0xc8>)
 800370c:	221e      	movs	r2, #30
 800370e:	f002 facb 	bl	8005ca8 <HAL_UART_Receive>
	//use interrupts to receives this command
	//HAL_UART_Receive_IT(&huart3, buffer, 30);
	if (debug_on){HAL_UART_Transmit(&huart2, buffer, 30, 1000);}
 8003712:	1dfb      	adds	r3, r7, #7
 8003714:	781b      	ldrb	r3, [r3, #0]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d006      	beq.n	8003728 <sim800_delete_all_sms+0x9c>
 800371a:	23fa      	movs	r3, #250	; 0xfa
 800371c:	009b      	lsls	r3, r3, #2
 800371e:	1939      	adds	r1, r7, r4
 8003720:	480b      	ldr	r0, [pc, #44]	; (8003750 <sim800_delete_all_sms+0xc4>)
 8003722:	221e      	movs	r2, #30
 8003724:	f002 fa14 	bl	8005b50 <HAL_UART_Transmit>

	HAL_Delay(1000);
 8003728:	23fa      	movs	r3, #250	; 0xfa
 800372a:	009b      	lsls	r3, r3, #2
 800372c:	0018      	movs	r0, r3
 800372e:	f000 fe15 	bl	800435c <HAL_Delay>
	memset(buffer,0,sizeof(buffer));
 8003732:	2308      	movs	r3, #8
 8003734:	18fb      	adds	r3, r7, r3
 8003736:	221e      	movs	r2, #30
 8003738:	2100      	movs	r1, #0
 800373a:	0018      	movs	r0, r3
 800373c:	f003 fc5b 	bl	8006ff6 <memset>

	return 1;
 8003740:	2301      	movs	r3, #1
}
 8003742:	0018      	movs	r0, r3
 8003744:	46bd      	mov	sp, r7
 8003746:	b01f      	add	sp, #124	; 0x7c
 8003748:	bd90      	pop	{r4, r7, pc}
 800374a:	46c0      	nop			; (mov r8, r8)
 800374c:	0800c470 	.word	0x0800c470
 8003750:	20000854 	.word	0x20000854
 8003754:	200008e4 	.word	0x200008e4
 8003758:	000061a8 	.word	0x000061a8

0800375c <watch_conditions>:

	return 1;
}

//this function will check various conditions
uint8_t watch_conditions(){
 800375c:	b580      	push	{r7, lr}
 800375e:	b08e      	sub	sp, #56	; 0x38
 8003760:	af00      	add	r7, sp, #0

	//if we just woke up
	if (wkp_flag == 1){
 8003762:	4b30      	ldr	r3, [pc, #192]	; (8003824 <watch_conditions+0xc8>)
 8003764:	781b      	ldrb	r3, [r3, #0]
 8003766:	2b01      	cmp	r3, #1
 8003768:	d114      	bne.n	8003794 <watch_conditions+0x38>
		//read sms
		char* sms;
		sim800_read_sms(&sms, 1);
 800376a:	2334      	movs	r3, #52	; 0x34
 800376c:	18fb      	adds	r3, r7, r3
 800376e:	2101      	movs	r1, #1
 8003770:	0018      	movs	r0, r3
 8003772:	f7ff fecf 	bl	8003514 <sim800_read_sms>
		//if sms content corresponds to a location request
		if(strstr(sms,STD_SMS_SEND_LOCATION)){
 8003776:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003778:	4a2b      	ldr	r2, [pc, #172]	; (8003828 <watch_conditions+0xcc>)
 800377a:	0011      	movs	r1, r2
 800377c:	0018      	movs	r0, r3
 800377e:	f004 fc4f 	bl	8008020 <strstr>
 8003782:	1e03      	subs	r3, r0, #0
 8003784:	d002      	beq.n	800378c <watch_conditions+0x30>
			//set send_loc_flag
			send_loc_flag = 1;
 8003786:	4b29      	ldr	r3, [pc, #164]	; (800382c <watch_conditions+0xd0>)
 8003788:	2201      	movs	r2, #1
 800378a:	701a      	strb	r2, [r3, #0]
		}
		//reset flag
		wkp_flag = 0;
 800378c:	4b25      	ldr	r3, [pc, #148]	; (8003824 <watch_conditions+0xc8>)
 800378e:	2200      	movs	r2, #0
 8003790:	701a      	strb	r2, [r3, #0]
 8003792:	e042      	b.n	800381a <watch_conditions+0xbe>
	}
	//if we have a location request
	else if (send_loc_flag == 1){
 8003794:	4b25      	ldr	r3, [pc, #148]	; (800382c <watch_conditions+0xd0>)
 8003796:	781b      	ldrb	r3, [r3, #0]
 8003798:	2b01      	cmp	r3, #1
 800379a:	d115      	bne.n	80037c8 <watch_conditions+0x6c>
		//check that we have a gps lock
		if (gps_lock >= gps_lock_th){
 800379c:	4b24      	ldr	r3, [pc, #144]	; (8003830 <watch_conditions+0xd4>)
 800379e:	681a      	ldr	r2, [r3, #0]
 80037a0:	4b24      	ldr	r3, [pc, #144]	; (8003834 <watch_conditions+0xd8>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	429a      	cmp	r2, r3
 80037a6:	db38      	blt.n	800381a <watch_conditions+0xbe>
			//send sms back with our location
			sim800_send_sms(loc_str, 1);
 80037a8:	4b23      	ldr	r3, [pc, #140]	; (8003838 <watch_conditions+0xdc>)
 80037aa:	2101      	movs	r1, #1
 80037ac:	0018      	movs	r0, r3
 80037ae:	f7ff fe27 	bl	8003400 <sim800_send_sms>
			//switch led off
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80037b2:	23a0      	movs	r3, #160	; 0xa0
 80037b4:	05db      	lsls	r3, r3, #23
 80037b6:	2200      	movs	r2, #0
 80037b8:	2120      	movs	r1, #32
 80037ba:	0018      	movs	r0, r3
 80037bc:	f001 fab8 	bl	8004d30 <HAL_GPIO_WritePin>
			//switch gps off
			//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
			//reset flags
			send_loc_flag = 0;
 80037c0:	4b1a      	ldr	r3, [pc, #104]	; (800382c <watch_conditions+0xd0>)
 80037c2:	2200      	movs	r2, #0
 80037c4:	701a      	strb	r2, [r3, #0]
 80037c6:	e028      	b.n	800381a <watch_conditions+0xbe>
		}
	}
	//if we have no purpose to stay awake (no flag is on)
	else {
		//delete all sms
		sim800_delete_all_sms(1);
 80037c8:	2001      	movs	r0, #1
 80037ca:	f7ff ff5f 	bl	800368c <sim800_delete_all_sms>
		//go low power mode
	    //NOTE : code for low power mode testing ...
	    char sentence[50] = "";
 80037ce:	003b      	movs	r3, r7
 80037d0:	2200      	movs	r2, #0
 80037d2:	601a      	str	r2, [r3, #0]
 80037d4:	3304      	adds	r3, #4
 80037d6:	222e      	movs	r2, #46	; 0x2e
 80037d8:	2100      	movs	r1, #0
 80037da:	0018      	movs	r0, r3
 80037dc:	f003 fc0b 	bl	8006ff6 <memset>
	    sprintf(sentence,"Entering stop mode...\r\n");
 80037e0:	4a16      	ldr	r2, [pc, #88]	; (800383c <watch_conditions+0xe0>)
 80037e2:	003b      	movs	r3, r7
 80037e4:	0011      	movs	r1, r2
 80037e6:	0018      	movs	r0, r3
 80037e8:	f004 fb7c 	bl	8007ee4 <siprintf>
	    HAL_UART_Transmit(&huart2, (uint8_t*) sentence, strlen(sentence), 100);
 80037ec:	003b      	movs	r3, r7
 80037ee:	0018      	movs	r0, r3
 80037f0:	f7fc fc90 	bl	8000114 <strlen>
 80037f4:	0003      	movs	r3, r0
 80037f6:	b29a      	uxth	r2, r3
 80037f8:	0039      	movs	r1, r7
 80037fa:	4811      	ldr	r0, [pc, #68]	; (8003840 <watch_conditions+0xe4>)
 80037fc:	2364      	movs	r3, #100	; 0x64
 80037fe:	f002 f9a7 	bl	8005b50 <HAL_UART_Transmit>

	    //suspend the DMA (avoid wake up from UART)
	    HAL_UART_DMAPause(&huart1);
 8003802:	4b10      	ldr	r3, [pc, #64]	; (8003844 <watch_conditions+0xe8>)
 8003804:	0018      	movs	r0, r3
 8003806:	f002 fba3 	bl	8005f50 <HAL_UART_DMAPause>

	    HAL_SuspendTick();
 800380a:	f000 fdcb 	bl	80043a4 <HAL_SuspendTick>
	    //HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
	    HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 800380e:	2380      	movs	r3, #128	; 0x80
 8003810:	01db      	lsls	r3, r3, #7
 8003812:	2101      	movs	r1, #1
 8003814:	0018      	movs	r0, r3
 8003816:	f001 fad3 	bl	8004dc0 <HAL_PWR_EnterSTOPMode>
	}
}
 800381a:	46c0      	nop			; (mov r8, r8)
 800381c:	0018      	movs	r0, r3
 800381e:	46bd      	mov	sp, r7
 8003820:	b00e      	add	sp, #56	; 0x38
 8003822:	bd80      	pop	{r7, pc}
 8003824:	200007c0 	.word	0x200007c0
 8003828:	0800c49c 	.word	0x0800c49c
 800382c:	200007c1 	.word	0x200007c1
 8003830:	200007bc 	.word	0x200007bc
 8003834:	20000034 	.word	0x20000034
 8003838:	20000000 	.word	0x20000000
 800383c:	0800c4a4 	.word	0x0800c4a4
 8003840:	20000854 	.word	0x20000854
 8003844:	200007c4 	.word	0x200007c4

08003848 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b082      	sub	sp, #8
 800384c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800384e:	f000 fcff 	bl	8004250 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003852:	f000 f843 	bl	80038dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003856:	f000 f977 	bl	8003b48 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800385a:	f000 f8d5 	bl	8003a08 <MX_USART2_UART_Init>
  MX_DMA_Init();
 800385e:	f000 f955 	bl	8003b0c <MX_DMA_Init>
  MX_USART1_UART_Init();
 8003862:	f000 f883 	bl	800396c <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8003866:	f000 f91d 	bl	8003aa4 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  //setup gsm module
  sim800_setup(1);
 800386a:	2001      	movs	r0, #1
 800386c:	f7ff fd3a 	bl	80032e4 <sim800_setup>

  //switch GPS module on
  //init DMA
  HAL_UART_Receive_DMA (&huart1, (uint8_t*)UART1_rxBuffer, 700);
 8003870:	23af      	movs	r3, #175	; 0xaf
 8003872:	009a      	lsls	r2, r3, #2
 8003874:	4915      	ldr	r1, [pc, #84]	; (80038cc <main+0x84>)
 8003876:	4b16      	ldr	r3, [pc, #88]	; (80038d0 <main+0x88>)
 8003878:	0018      	movs	r0, r3
 800387a:	f002 fb07 	bl	8005e8c <HAL_UART_Receive_DMA>
  //turn gps module on
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800387e:	2380      	movs	r3, #128	; 0x80
 8003880:	00d9      	lsls	r1, r3, #3
 8003882:	23a0      	movs	r3, #160	; 0xa0
 8003884:	05db      	lsls	r3, r3, #23
 8003886:	2201      	movs	r2, #1
 8003888:	0018      	movs	r0, r3
 800388a:	f001 fa51 	bl	8004d30 <HAL_GPIO_WritePin>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	//TODO : write lines below with strcpy and (char*)
	//copy buffer content into char array
	int i = 0;
 800388e:	2300      	movs	r3, #0
 8003890:	607b      	str	r3, [r7, #4]
    for (i=0;i<BUFF_SIZE;i++){
 8003892:	2300      	movs	r3, #0
 8003894:	607b      	str	r3, [r7, #4]
 8003896:	e00b      	b.n	80038b0 <main+0x68>
        nmea_raw_data[i] = (char) UART1_rxBuffer[i];
 8003898:	4a0c      	ldr	r2, [pc, #48]	; (80038cc <main+0x84>)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	18d3      	adds	r3, r2, r3
 800389e:	7819      	ldrb	r1, [r3, #0]
 80038a0:	4a0c      	ldr	r2, [pc, #48]	; (80038d4 <main+0x8c>)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	18d3      	adds	r3, r2, r3
 80038a6:	1c0a      	adds	r2, r1, #0
 80038a8:	701a      	strb	r2, [r3, #0]
    for (i=0;i<BUFF_SIZE;i++){
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	3301      	adds	r3, #1
 80038ae:	607b      	str	r3, [r7, #4]
 80038b0:	687a      	ldr	r2, [r7, #4]
 80038b2:	23af      	movs	r3, #175	; 0xaf
 80038b4:	009b      	lsls	r3, r3, #2
 80038b6:	429a      	cmp	r2, r3
 80038b8:	dbee      	blt.n	8003898 <main+0x50>
    }

    //extract location under "DDD,DDD" format
    m8n_read_location(nmea_raw_data, &loc_str);
 80038ba:	4a07      	ldr	r2, [pc, #28]	; (80038d8 <main+0x90>)
 80038bc:	4b05      	ldr	r3, [pc, #20]	; (80038d4 <main+0x8c>)
 80038be:	0011      	movs	r1, r2
 80038c0:	0018      	movs	r0, r3
 80038c2:	f7ff fb43 	bl	8002f4c <m8n_read_location>

    watch_conditions();
 80038c6:	f7ff ff49 	bl	800375c <watch_conditions>
  {
 80038ca:	e7e0      	b.n	800388e <main+0x46>
 80038cc:	20000244 	.word	0x20000244
 80038d0:	200007c4 	.word	0x200007c4
 80038d4:	20000500 	.word	0x20000500
 80038d8:	20000000 	.word	0x20000000

080038dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80038dc:	b590      	push	{r4, r7, lr}
 80038de:	b093      	sub	sp, #76	; 0x4c
 80038e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80038e2:	2414      	movs	r4, #20
 80038e4:	193b      	adds	r3, r7, r4
 80038e6:	0018      	movs	r0, r3
 80038e8:	2334      	movs	r3, #52	; 0x34
 80038ea:	001a      	movs	r2, r3
 80038ec:	2100      	movs	r1, #0
 80038ee:	f003 fb82 	bl	8006ff6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80038f2:	1d3b      	adds	r3, r7, #4
 80038f4:	0018      	movs	r0, r3
 80038f6:	2310      	movs	r3, #16
 80038f8:	001a      	movs	r2, r3
 80038fa:	2100      	movs	r1, #0
 80038fc:	f003 fb7b 	bl	8006ff6 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003900:	2380      	movs	r3, #128	; 0x80
 8003902:	009b      	lsls	r3, r3, #2
 8003904:	0018      	movs	r0, r3
 8003906:	f001 fa93 	bl	8004e30 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800390a:	193b      	adds	r3, r7, r4
 800390c:	2202      	movs	r2, #2
 800390e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003910:	193b      	adds	r3, r7, r4
 8003912:	2280      	movs	r2, #128	; 0x80
 8003914:	0052      	lsls	r2, r2, #1
 8003916:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8003918:	193b      	adds	r3, r7, r4
 800391a:	2200      	movs	r2, #0
 800391c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800391e:	193b      	adds	r3, r7, r4
 8003920:	2240      	movs	r2, #64	; 0x40
 8003922:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003924:	193b      	adds	r3, r7, r4
 8003926:	2200      	movs	r2, #0
 8003928:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800392a:	193b      	adds	r3, r7, r4
 800392c:	0018      	movs	r0, r3
 800392e:	f001 facb 	bl	8004ec8 <HAL_RCC_OscConfig>
 8003932:	1e03      	subs	r3, r0, #0
 8003934:	d001      	beq.n	800393a <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8003936:	f000 fa09 	bl	8003d4c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800393a:	1d3b      	adds	r3, r7, #4
 800393c:	2207      	movs	r2, #7
 800393e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8003940:	1d3b      	adds	r3, r7, #4
 8003942:	2200      	movs	r2, #0
 8003944:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003946:	1d3b      	adds	r3, r7, #4
 8003948:	2200      	movs	r2, #0
 800394a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800394c:	1d3b      	adds	r3, r7, #4
 800394e:	2200      	movs	r2, #0
 8003950:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003952:	1d3b      	adds	r3, r7, #4
 8003954:	2100      	movs	r1, #0
 8003956:	0018      	movs	r0, r3
 8003958:	f001 fdc6 	bl	80054e8 <HAL_RCC_ClockConfig>
 800395c:	1e03      	subs	r3, r0, #0
 800395e:	d001      	beq.n	8003964 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8003960:	f000 f9f4 	bl	8003d4c <Error_Handler>
  }
}
 8003964:	46c0      	nop			; (mov r8, r8)
 8003966:	46bd      	mov	sp, r7
 8003968:	b013      	add	sp, #76	; 0x4c
 800396a:	bd90      	pop	{r4, r7, pc}

0800396c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003970:	4b23      	ldr	r3, [pc, #140]	; (8003a00 <MX_USART1_UART_Init+0x94>)
 8003972:	4a24      	ldr	r2, [pc, #144]	; (8003a04 <MX_USART1_UART_Init+0x98>)
 8003974:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8003976:	4b22      	ldr	r3, [pc, #136]	; (8003a00 <MX_USART1_UART_Init+0x94>)
 8003978:	2296      	movs	r2, #150	; 0x96
 800397a:	0212      	lsls	r2, r2, #8
 800397c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800397e:	4b20      	ldr	r3, [pc, #128]	; (8003a00 <MX_USART1_UART_Init+0x94>)
 8003980:	2200      	movs	r2, #0
 8003982:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003984:	4b1e      	ldr	r3, [pc, #120]	; (8003a00 <MX_USART1_UART_Init+0x94>)
 8003986:	2200      	movs	r2, #0
 8003988:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800398a:	4b1d      	ldr	r3, [pc, #116]	; (8003a00 <MX_USART1_UART_Init+0x94>)
 800398c:	2200      	movs	r2, #0
 800398e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003990:	4b1b      	ldr	r3, [pc, #108]	; (8003a00 <MX_USART1_UART_Init+0x94>)
 8003992:	220c      	movs	r2, #12
 8003994:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003996:	4b1a      	ldr	r3, [pc, #104]	; (8003a00 <MX_USART1_UART_Init+0x94>)
 8003998:	2200      	movs	r2, #0
 800399a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800399c:	4b18      	ldr	r3, [pc, #96]	; (8003a00 <MX_USART1_UART_Init+0x94>)
 800399e:	2200      	movs	r2, #0
 80039a0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80039a2:	4b17      	ldr	r3, [pc, #92]	; (8003a00 <MX_USART1_UART_Init+0x94>)
 80039a4:	2200      	movs	r2, #0
 80039a6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80039a8:	4b15      	ldr	r3, [pc, #84]	; (8003a00 <MX_USART1_UART_Init+0x94>)
 80039aa:	2200      	movs	r2, #0
 80039ac:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80039ae:	4b14      	ldr	r3, [pc, #80]	; (8003a00 <MX_USART1_UART_Init+0x94>)
 80039b0:	2200      	movs	r2, #0
 80039b2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80039b4:	4b12      	ldr	r3, [pc, #72]	; (8003a00 <MX_USART1_UART_Init+0x94>)
 80039b6:	0018      	movs	r0, r3
 80039b8:	f002 f874 	bl	8005aa4 <HAL_UART_Init>
 80039bc:	1e03      	subs	r3, r0, #0
 80039be:	d001      	beq.n	80039c4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80039c0:	f000 f9c4 	bl	8003d4c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80039c4:	4b0e      	ldr	r3, [pc, #56]	; (8003a00 <MX_USART1_UART_Init+0x94>)
 80039c6:	2100      	movs	r1, #0
 80039c8:	0018      	movs	r0, r3
 80039ca:	f003 f9ed 	bl	8006da8 <HAL_UARTEx_SetTxFifoThreshold>
 80039ce:	1e03      	subs	r3, r0, #0
 80039d0:	d001      	beq.n	80039d6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80039d2:	f000 f9bb 	bl	8003d4c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80039d6:	4b0a      	ldr	r3, [pc, #40]	; (8003a00 <MX_USART1_UART_Init+0x94>)
 80039d8:	2100      	movs	r1, #0
 80039da:	0018      	movs	r0, r3
 80039dc:	f003 fa24 	bl	8006e28 <HAL_UARTEx_SetRxFifoThreshold>
 80039e0:	1e03      	subs	r3, r0, #0
 80039e2:	d001      	beq.n	80039e8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80039e4:	f000 f9b2 	bl	8003d4c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80039e8:	4b05      	ldr	r3, [pc, #20]	; (8003a00 <MX_USART1_UART_Init+0x94>)
 80039ea:	0018      	movs	r0, r3
 80039ec:	f003 f9a2 	bl	8006d34 <HAL_UARTEx_DisableFifoMode>
 80039f0:	1e03      	subs	r3, r0, #0
 80039f2:	d001      	beq.n	80039f8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80039f4:	f000 f9aa 	bl	8003d4c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80039f8:	46c0      	nop			; (mov r8, r8)
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}
 80039fe:	46c0      	nop			; (mov r8, r8)
 8003a00:	200007c4 	.word	0x200007c4
 8003a04:	40013800 	.word	0x40013800

08003a08 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003a0c:	4b23      	ldr	r3, [pc, #140]	; (8003a9c <MX_USART2_UART_Init+0x94>)
 8003a0e:	4a24      	ldr	r2, [pc, #144]	; (8003aa0 <MX_USART2_UART_Init+0x98>)
 8003a10:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8003a12:	4b22      	ldr	r3, [pc, #136]	; (8003a9c <MX_USART2_UART_Init+0x94>)
 8003a14:	2296      	movs	r2, #150	; 0x96
 8003a16:	0192      	lsls	r2, r2, #6
 8003a18:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003a1a:	4b20      	ldr	r3, [pc, #128]	; (8003a9c <MX_USART2_UART_Init+0x94>)
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003a20:	4b1e      	ldr	r3, [pc, #120]	; (8003a9c <MX_USART2_UART_Init+0x94>)
 8003a22:	2200      	movs	r2, #0
 8003a24:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003a26:	4b1d      	ldr	r3, [pc, #116]	; (8003a9c <MX_USART2_UART_Init+0x94>)
 8003a28:	2200      	movs	r2, #0
 8003a2a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003a2c:	4b1b      	ldr	r3, [pc, #108]	; (8003a9c <MX_USART2_UART_Init+0x94>)
 8003a2e:	220c      	movs	r2, #12
 8003a30:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003a32:	4b1a      	ldr	r3, [pc, #104]	; (8003a9c <MX_USART2_UART_Init+0x94>)
 8003a34:	2200      	movs	r2, #0
 8003a36:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003a38:	4b18      	ldr	r3, [pc, #96]	; (8003a9c <MX_USART2_UART_Init+0x94>)
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003a3e:	4b17      	ldr	r3, [pc, #92]	; (8003a9c <MX_USART2_UART_Init+0x94>)
 8003a40:	2200      	movs	r2, #0
 8003a42:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003a44:	4b15      	ldr	r3, [pc, #84]	; (8003a9c <MX_USART2_UART_Init+0x94>)
 8003a46:	2200      	movs	r2, #0
 8003a48:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003a4a:	4b14      	ldr	r3, [pc, #80]	; (8003a9c <MX_USART2_UART_Init+0x94>)
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003a50:	4b12      	ldr	r3, [pc, #72]	; (8003a9c <MX_USART2_UART_Init+0x94>)
 8003a52:	0018      	movs	r0, r3
 8003a54:	f002 f826 	bl	8005aa4 <HAL_UART_Init>
 8003a58:	1e03      	subs	r3, r0, #0
 8003a5a:	d001      	beq.n	8003a60 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8003a5c:	f000 f976 	bl	8003d4c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003a60:	4b0e      	ldr	r3, [pc, #56]	; (8003a9c <MX_USART2_UART_Init+0x94>)
 8003a62:	2100      	movs	r1, #0
 8003a64:	0018      	movs	r0, r3
 8003a66:	f003 f99f 	bl	8006da8 <HAL_UARTEx_SetTxFifoThreshold>
 8003a6a:	1e03      	subs	r3, r0, #0
 8003a6c:	d001      	beq.n	8003a72 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8003a6e:	f000 f96d 	bl	8003d4c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003a72:	4b0a      	ldr	r3, [pc, #40]	; (8003a9c <MX_USART2_UART_Init+0x94>)
 8003a74:	2100      	movs	r1, #0
 8003a76:	0018      	movs	r0, r3
 8003a78:	f003 f9d6 	bl	8006e28 <HAL_UARTEx_SetRxFifoThreshold>
 8003a7c:	1e03      	subs	r3, r0, #0
 8003a7e:	d001      	beq.n	8003a84 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8003a80:	f000 f964 	bl	8003d4c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8003a84:	4b05      	ldr	r3, [pc, #20]	; (8003a9c <MX_USART2_UART_Init+0x94>)
 8003a86:	0018      	movs	r0, r3
 8003a88:	f003 f954 	bl	8006d34 <HAL_UARTEx_DisableFifoMode>
 8003a8c:	1e03      	subs	r3, r0, #0
 8003a8e:	d001      	beq.n	8003a94 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8003a90:	f000 f95c 	bl	8003d4c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003a94:	46c0      	nop			; (mov r8, r8)
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bd80      	pop	{r7, pc}
 8003a9a:	46c0      	nop			; (mov r8, r8)
 8003a9c:	20000854 	.word	0x20000854
 8003aa0:	40004400 	.word	0x40004400

08003aa4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003aa8:	4b16      	ldr	r3, [pc, #88]	; (8003b04 <MX_USART3_UART_Init+0x60>)
 8003aaa:	4a17      	ldr	r2, [pc, #92]	; (8003b08 <MX_USART3_UART_Init+0x64>)
 8003aac:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8003aae:	4b15      	ldr	r3, [pc, #84]	; (8003b04 <MX_USART3_UART_Init+0x60>)
 8003ab0:	2296      	movs	r2, #150	; 0x96
 8003ab2:	0192      	lsls	r2, r2, #6
 8003ab4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003ab6:	4b13      	ldr	r3, [pc, #76]	; (8003b04 <MX_USART3_UART_Init+0x60>)
 8003ab8:	2200      	movs	r2, #0
 8003aba:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003abc:	4b11      	ldr	r3, [pc, #68]	; (8003b04 <MX_USART3_UART_Init+0x60>)
 8003abe:	2200      	movs	r2, #0
 8003ac0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003ac2:	4b10      	ldr	r3, [pc, #64]	; (8003b04 <MX_USART3_UART_Init+0x60>)
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003ac8:	4b0e      	ldr	r3, [pc, #56]	; (8003b04 <MX_USART3_UART_Init+0x60>)
 8003aca:	220c      	movs	r2, #12
 8003acc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003ace:	4b0d      	ldr	r3, [pc, #52]	; (8003b04 <MX_USART3_UART_Init+0x60>)
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003ad4:	4b0b      	ldr	r3, [pc, #44]	; (8003b04 <MX_USART3_UART_Init+0x60>)
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003ada:	4b0a      	ldr	r3, [pc, #40]	; (8003b04 <MX_USART3_UART_Init+0x60>)
 8003adc:	2200      	movs	r2, #0
 8003ade:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003ae0:	4b08      	ldr	r3, [pc, #32]	; (8003b04 <MX_USART3_UART_Init+0x60>)
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003ae6:	4b07      	ldr	r3, [pc, #28]	; (8003b04 <MX_USART3_UART_Init+0x60>)
 8003ae8:	2200      	movs	r2, #0
 8003aea:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003aec:	4b05      	ldr	r3, [pc, #20]	; (8003b04 <MX_USART3_UART_Init+0x60>)
 8003aee:	0018      	movs	r0, r3
 8003af0:	f001 ffd8 	bl	8005aa4 <HAL_UART_Init>
 8003af4:	1e03      	subs	r3, r0, #0
 8003af6:	d001      	beq.n	8003afc <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8003af8:	f000 f928 	bl	8003d4c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003afc:	46c0      	nop			; (mov r8, r8)
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bd80      	pop	{r7, pc}
 8003b02:	46c0      	nop			; (mov r8, r8)
 8003b04:	200008e4 	.word	0x200008e4
 8003b08:	40004800 	.word	0x40004800

08003b0c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b082      	sub	sp, #8
 8003b10:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003b12:	4b0c      	ldr	r3, [pc, #48]	; (8003b44 <MX_DMA_Init+0x38>)
 8003b14:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b16:	4b0b      	ldr	r3, [pc, #44]	; (8003b44 <MX_DMA_Init+0x38>)
 8003b18:	2101      	movs	r1, #1
 8003b1a:	430a      	orrs	r2, r1
 8003b1c:	639a      	str	r2, [r3, #56]	; 0x38
 8003b1e:	4b09      	ldr	r3, [pc, #36]	; (8003b44 <MX_DMA_Init+0x38>)
 8003b20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b22:	2201      	movs	r2, #1
 8003b24:	4013      	ands	r3, r2
 8003b26:	607b      	str	r3, [r7, #4]
 8003b28:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	2100      	movs	r1, #0
 8003b2e:	2009      	movs	r0, #9
 8003b30:	f000 fd16 	bl	8004560 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003b34:	2009      	movs	r0, #9
 8003b36:	f000 fd28 	bl	800458a <HAL_NVIC_EnableIRQ>

}
 8003b3a:	46c0      	nop			; (mov r8, r8)
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	b002      	add	sp, #8
 8003b40:	bd80      	pop	{r7, pc}
 8003b42:	46c0      	nop			; (mov r8, r8)
 8003b44:	40021000 	.word	0x40021000

08003b48 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003b48:	b590      	push	{r4, r7, lr}
 8003b4a:	b08b      	sub	sp, #44	; 0x2c
 8003b4c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b4e:	2414      	movs	r4, #20
 8003b50:	193b      	adds	r3, r7, r4
 8003b52:	0018      	movs	r0, r3
 8003b54:	2314      	movs	r3, #20
 8003b56:	001a      	movs	r2, r3
 8003b58:	2100      	movs	r1, #0
 8003b5a:	f003 fa4c 	bl	8006ff6 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b5e:	4b48      	ldr	r3, [pc, #288]	; (8003c80 <MX_GPIO_Init+0x138>)
 8003b60:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b62:	4b47      	ldr	r3, [pc, #284]	; (8003c80 <MX_GPIO_Init+0x138>)
 8003b64:	2104      	movs	r1, #4
 8003b66:	430a      	orrs	r2, r1
 8003b68:	635a      	str	r2, [r3, #52]	; 0x34
 8003b6a:	4b45      	ldr	r3, [pc, #276]	; (8003c80 <MX_GPIO_Init+0x138>)
 8003b6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b6e:	2204      	movs	r2, #4
 8003b70:	4013      	ands	r3, r2
 8003b72:	613b      	str	r3, [r7, #16]
 8003b74:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003b76:	4b42      	ldr	r3, [pc, #264]	; (8003c80 <MX_GPIO_Init+0x138>)
 8003b78:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b7a:	4b41      	ldr	r3, [pc, #260]	; (8003c80 <MX_GPIO_Init+0x138>)
 8003b7c:	2120      	movs	r1, #32
 8003b7e:	430a      	orrs	r2, r1
 8003b80:	635a      	str	r2, [r3, #52]	; 0x34
 8003b82:	4b3f      	ldr	r3, [pc, #252]	; (8003c80 <MX_GPIO_Init+0x138>)
 8003b84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b86:	2220      	movs	r2, #32
 8003b88:	4013      	ands	r3, r2
 8003b8a:	60fb      	str	r3, [r7, #12]
 8003b8c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b8e:	4b3c      	ldr	r3, [pc, #240]	; (8003c80 <MX_GPIO_Init+0x138>)
 8003b90:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b92:	4b3b      	ldr	r3, [pc, #236]	; (8003c80 <MX_GPIO_Init+0x138>)
 8003b94:	2101      	movs	r1, #1
 8003b96:	430a      	orrs	r2, r1
 8003b98:	635a      	str	r2, [r3, #52]	; 0x34
 8003b9a:	4b39      	ldr	r3, [pc, #228]	; (8003c80 <MX_GPIO_Init+0x138>)
 8003b9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b9e:	2201      	movs	r2, #1
 8003ba0:	4013      	ands	r3, r2
 8003ba2:	60bb      	str	r3, [r7, #8]
 8003ba4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ba6:	4b36      	ldr	r3, [pc, #216]	; (8003c80 <MX_GPIO_Init+0x138>)
 8003ba8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003baa:	4b35      	ldr	r3, [pc, #212]	; (8003c80 <MX_GPIO_Init+0x138>)
 8003bac:	2102      	movs	r1, #2
 8003bae:	430a      	orrs	r2, r1
 8003bb0:	635a      	str	r2, [r3, #52]	; 0x34
 8003bb2:	4b33      	ldr	r3, [pc, #204]	; (8003c80 <MX_GPIO_Init+0x138>)
 8003bb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bb6:	2202      	movs	r2, #2
 8003bb8:	4013      	ands	r3, r2
 8003bba:	607b      	str	r3, [r7, #4]
 8003bbc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_GREEN_Pin|GPIO_PIN_10, GPIO_PIN_RESET);
 8003bbe:	2384      	movs	r3, #132	; 0x84
 8003bc0:	00d9      	lsls	r1, r3, #3
 8003bc2:	23a0      	movs	r3, #160	; 0xa0
 8003bc4:	05db      	lsls	r3, r3, #23
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	0018      	movs	r0, r3
 8003bca:	f001 f8b1 	bl	8004d30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : RING_Pin */
  GPIO_InitStruct.Pin = RING_Pin;
 8003bce:	193b      	adds	r3, r7, r4
 8003bd0:	2280      	movs	r2, #128	; 0x80
 8003bd2:	0152      	lsls	r2, r2, #5
 8003bd4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003bd6:	193b      	adds	r3, r7, r4
 8003bd8:	2284      	movs	r2, #132	; 0x84
 8003bda:	0392      	lsls	r2, r2, #14
 8003bdc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bde:	193b      	adds	r3, r7, r4
 8003be0:	2200      	movs	r2, #0
 8003be2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(RING_GPIO_Port, &GPIO_InitStruct);
 8003be4:	193b      	adds	r3, r7, r4
 8003be6:	4a27      	ldr	r2, [pc, #156]	; (8003c84 <MX_GPIO_Init+0x13c>)
 8003be8:	0019      	movs	r1, r3
 8003bea:	0010      	movs	r0, r2
 8003bec:	f000 ff3c 	bl	8004a68 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003bf0:	0021      	movs	r1, r4
 8003bf2:	187b      	adds	r3, r7, r1
 8003bf4:	2280      	movs	r2, #128	; 0x80
 8003bf6:	0192      	lsls	r2, r2, #6
 8003bf8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003bfa:	187b      	adds	r3, r7, r1
 8003bfc:	2288      	movs	r2, #136	; 0x88
 8003bfe:	0352      	lsls	r2, r2, #13
 8003c00:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c02:	000c      	movs	r4, r1
 8003c04:	193b      	adds	r3, r7, r4
 8003c06:	2200      	movs	r2, #0
 8003c08:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003c0a:	193b      	adds	r3, r7, r4
 8003c0c:	4a1d      	ldr	r2, [pc, #116]	; (8003c84 <MX_GPIO_Init+0x13c>)
 8003c0e:	0019      	movs	r1, r3
 8003c10:	0010      	movs	r0, r2
 8003c12:	f000 ff29 	bl	8004a68 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8003c16:	193b      	adds	r3, r7, r4
 8003c18:	2220      	movs	r2, #32
 8003c1a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c1c:	193b      	adds	r3, r7, r4
 8003c1e:	2201      	movs	r2, #1
 8003c20:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c22:	193b      	adds	r3, r7, r4
 8003c24:	2200      	movs	r2, #0
 8003c26:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003c28:	193b      	adds	r3, r7, r4
 8003c2a:	2202      	movs	r2, #2
 8003c2c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8003c2e:	193a      	adds	r2, r7, r4
 8003c30:	23a0      	movs	r3, #160	; 0xa0
 8003c32:	05db      	lsls	r3, r3, #23
 8003c34:	0011      	movs	r1, r2
 8003c36:	0018      	movs	r0, r3
 8003c38:	f000 ff16 	bl	8004a68 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003c3c:	0021      	movs	r1, r4
 8003c3e:	187b      	adds	r3, r7, r1
 8003c40:	2280      	movs	r2, #128	; 0x80
 8003c42:	00d2      	lsls	r2, r2, #3
 8003c44:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c46:	187b      	adds	r3, r7, r1
 8003c48:	2201      	movs	r2, #1
 8003c4a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003c4c:	187b      	adds	r3, r7, r1
 8003c4e:	2202      	movs	r2, #2
 8003c50:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003c52:	187b      	adds	r3, r7, r1
 8003c54:	2202      	movs	r2, #2
 8003c56:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c58:	187a      	adds	r2, r7, r1
 8003c5a:	23a0      	movs	r3, #160	; 0xa0
 8003c5c:	05db      	lsls	r3, r3, #23
 8003c5e:	0011      	movs	r1, r2
 8003c60:	0018      	movs	r0, r3
 8003c62:	f000 ff01 	bl	8004a68 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8003c66:	2200      	movs	r2, #0
 8003c68:	2100      	movs	r1, #0
 8003c6a:	2007      	movs	r0, #7
 8003c6c:	f000 fc78 	bl	8004560 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8003c70:	2007      	movs	r0, #7
 8003c72:	f000 fc8a 	bl	800458a <HAL_NVIC_EnableIRQ>

}
 8003c76:	46c0      	nop			; (mov r8, r8)
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	b00b      	add	sp, #44	; 0x2c
 8003c7c:	bd90      	pop	{r4, r7, pc}
 8003c7e:	46c0      	nop			; (mov r8, r8)
 8003c80:	40021000 	.word	0x40021000
 8003c84:	50000800 	.word	0x50000800

08003c88 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b082      	sub	sp, #8
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  	//HAL_ResumeTick();

    //char sentence[50] = "";
    //sprintf(sentence,"Wake up from sleep mode by UART...\r\n");
    //HAL_UART_Transmit(&huart2, (uint8_t*) sentence, strlen(sentence), 100);
}
 8003c90:	46c0      	nop			; (mov r8, r8)
 8003c92:	46bd      	mov	sp, r7
 8003c94:	b002      	add	sp, #8
 8003c96:	bd80      	pop	{r7, pc}

08003c98 <HAL_GPIO_EXTI_Rising_Callback>:


void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b082      	sub	sp, #8
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	0002      	movs	r2, r0
 8003ca0:	1dbb      	adds	r3, r7, #6
 8003ca2:	801a      	strh	r2, [r3, #0]

	if(GPIO_Pin == GPIO_PIN_13) {
 8003ca4:	1dbb      	adds	r3, r7, #6
 8003ca6:	881a      	ldrh	r2, [r3, #0]
 8003ca8:	2380      	movs	r3, #128	; 0x80
 8003caa:	019b      	lsls	r3, r3, #6
 8003cac:	429a      	cmp	r2, r3
 8003cae:	d000      	beq.n	8003cb2 <HAL_GPIO_EXTI_Rising_Callback+0x1a>
		//set flag on
		//flag = 1;


  } else {
      __NOP();
 8003cb0:	46c0      	nop			; (mov r8, r8)
  }
}
 8003cb2:	46c0      	nop			; (mov r8, r8)
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	b002      	add	sp, #8
 8003cb8:	bd80      	pop	{r7, pc}
	...

08003cbc <HAL_GPIO_EXTI_Falling_Callback>:

void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8003cbc:	b590      	push	{r4, r7, lr}
 8003cbe:	b091      	sub	sp, #68	; 0x44
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	0002      	movs	r2, r0
 8003cc4:	1dbb      	adds	r3, r7, #6
 8003cc6:	801a      	strh	r2, [r3, #0]
  if(GPIO_Pin == GPIO_PIN_12) {
 8003cc8:	1dbb      	adds	r3, r7, #6
 8003cca:	881a      	ldrh	r2, [r3, #0]
 8003ccc:	2380      	movs	r3, #128	; 0x80
 8003cce:	015b      	lsls	r3, r3, #5
 8003cd0:	429a      	cmp	r2, r3
 8003cd2:	d12d      	bne.n	8003d30 <HAL_GPIO_EXTI_Falling_Callback+0x74>

	  	//NOTE : code for low power mode testing ...
	  	SystemClock_Config ();
 8003cd4:	f7ff fe02 	bl	80038dc <SystemClock_Config>
	  	HAL_ResumeTick();
 8003cd8:	f000 fb72 	bl	80043c0 <HAL_ResumeTick>
	  	//turn DMA on again
	  	HAL_UART_DMAResume(&huart1);
 8003cdc:	4b17      	ldr	r3, [pc, #92]	; (8003d3c <HAL_GPIO_EXTI_Falling_Callback+0x80>)
 8003cde:	0018      	movs	r0, r3
 8003ce0:	f002 f9d0 	bl	8006084 <HAL_UART_DMAResume>

	    char sentence[50] = "";
 8003ce4:	240c      	movs	r4, #12
 8003ce6:	193b      	adds	r3, r7, r4
 8003ce8:	2200      	movs	r2, #0
 8003cea:	601a      	str	r2, [r3, #0]
 8003cec:	3304      	adds	r3, #4
 8003cee:	222e      	movs	r2, #46	; 0x2e
 8003cf0:	2100      	movs	r1, #0
 8003cf2:	0018      	movs	r0, r3
 8003cf4:	f003 f97f 	bl	8006ff6 <memset>
	    sprintf(sentence,"Wake up from stop mode by EXTI...\r\n");
 8003cf8:	4a11      	ldr	r2, [pc, #68]	; (8003d40 <HAL_GPIO_EXTI_Falling_Callback+0x84>)
 8003cfa:	193b      	adds	r3, r7, r4
 8003cfc:	0011      	movs	r1, r2
 8003cfe:	0018      	movs	r0, r3
 8003d00:	f004 f8f0 	bl	8007ee4 <siprintf>
	    HAL_UART_Transmit(&huart2, (uint8_t*) sentence, strlen(sentence), 100);
 8003d04:	193b      	adds	r3, r7, r4
 8003d06:	0018      	movs	r0, r3
 8003d08:	f7fc fa04 	bl	8000114 <strlen>
 8003d0c:	0003      	movs	r3, r0
 8003d0e:	b29a      	uxth	r2, r3
 8003d10:	1939      	adds	r1, r7, r4
 8003d12:	480c      	ldr	r0, [pc, #48]	; (8003d44 <HAL_GPIO_EXTI_Falling_Callback+0x88>)
 8003d14:	2364      	movs	r3, #100	; 0x64
 8003d16:	f001 ff1b 	bl	8005b50 <HAL_UART_Transmit>

		//switch led on
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8003d1a:	23a0      	movs	r3, #160	; 0xa0
 8003d1c:	05db      	lsls	r3, r3, #23
 8003d1e:	2201      	movs	r2, #1
 8003d20:	2120      	movs	r1, #32
 8003d22:	0018      	movs	r0, r3
 8003d24:	f001 f804 	bl	8004d30 <HAL_GPIO_WritePin>
		//turn gps module on ==> should be done before waking the stm up
		//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
		//set flag on
		wkp_flag = 1;
 8003d28:	4b07      	ldr	r3, [pc, #28]	; (8003d48 <HAL_GPIO_EXTI_Falling_Callback+0x8c>)
 8003d2a:	2201      	movs	r2, #1
 8003d2c:	701a      	strb	r2, [r3, #0]


  } else {
      __NOP();
  }
}
 8003d2e:	e000      	b.n	8003d32 <HAL_GPIO_EXTI_Falling_Callback+0x76>
      __NOP();
 8003d30:	46c0      	nop			; (mov r8, r8)
}
 8003d32:	46c0      	nop			; (mov r8, r8)
 8003d34:	46bd      	mov	sp, r7
 8003d36:	b011      	add	sp, #68	; 0x44
 8003d38:	bd90      	pop	{r4, r7, pc}
 8003d3a:	46c0      	nop			; (mov r8, r8)
 8003d3c:	200007c4 	.word	0x200007c4
 8003d40:	0800c4bc 	.word	0x0800c4bc
 8003d44:	20000854 	.word	0x20000854
 8003d48:	200007c0 	.word	0x200007c0

08003d4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003d50:	b672      	cpsid	i
}
 8003d52:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003d54:	e7fe      	b.n	8003d54 <Error_Handler+0x8>
	...

08003d58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b082      	sub	sp, #8
 8003d5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d5e:	4b11      	ldr	r3, [pc, #68]	; (8003da4 <HAL_MspInit+0x4c>)
 8003d60:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d62:	4b10      	ldr	r3, [pc, #64]	; (8003da4 <HAL_MspInit+0x4c>)
 8003d64:	2101      	movs	r1, #1
 8003d66:	430a      	orrs	r2, r1
 8003d68:	641a      	str	r2, [r3, #64]	; 0x40
 8003d6a:	4b0e      	ldr	r3, [pc, #56]	; (8003da4 <HAL_MspInit+0x4c>)
 8003d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d6e:	2201      	movs	r2, #1
 8003d70:	4013      	ands	r3, r2
 8003d72:	607b      	str	r3, [r7, #4]
 8003d74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003d76:	4b0b      	ldr	r3, [pc, #44]	; (8003da4 <HAL_MspInit+0x4c>)
 8003d78:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d7a:	4b0a      	ldr	r3, [pc, #40]	; (8003da4 <HAL_MspInit+0x4c>)
 8003d7c:	2180      	movs	r1, #128	; 0x80
 8003d7e:	0549      	lsls	r1, r1, #21
 8003d80:	430a      	orrs	r2, r1
 8003d82:	63da      	str	r2, [r3, #60]	; 0x3c
 8003d84:	4b07      	ldr	r3, [pc, #28]	; (8003da4 <HAL_MspInit+0x4c>)
 8003d86:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d88:	2380      	movs	r3, #128	; 0x80
 8003d8a:	055b      	lsls	r3, r3, #21
 8003d8c:	4013      	ands	r3, r2
 8003d8e:	603b      	str	r3, [r7, #0]
 8003d90:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8003d92:	23c0      	movs	r3, #192	; 0xc0
 8003d94:	00db      	lsls	r3, r3, #3
 8003d96:	0018      	movs	r0, r3
 8003d98:	f000 fb20 	bl	80043dc <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003d9c:	46c0      	nop			; (mov r8, r8)
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	b002      	add	sp, #8
 8003da2:	bd80      	pop	{r7, pc}
 8003da4:	40021000 	.word	0x40021000

08003da8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003da8:	b590      	push	{r4, r7, lr}
 8003daa:	b097      	sub	sp, #92	; 0x5c
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003db0:	2344      	movs	r3, #68	; 0x44
 8003db2:	18fb      	adds	r3, r7, r3
 8003db4:	0018      	movs	r0, r3
 8003db6:	2314      	movs	r3, #20
 8003db8:	001a      	movs	r2, r3
 8003dba:	2100      	movs	r1, #0
 8003dbc:	f003 f91b 	bl	8006ff6 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003dc0:	2428      	movs	r4, #40	; 0x28
 8003dc2:	193b      	adds	r3, r7, r4
 8003dc4:	0018      	movs	r0, r3
 8003dc6:	231c      	movs	r3, #28
 8003dc8:	001a      	movs	r2, r3
 8003dca:	2100      	movs	r1, #0
 8003dcc:	f003 f913 	bl	8006ff6 <memset>
  if(huart->Instance==USART1)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4a86      	ldr	r2, [pc, #536]	; (8003ff0 <HAL_UART_MspInit+0x248>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d167      	bne.n	8003eaa <HAL_UART_MspInit+0x102>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003dda:	193b      	adds	r3, r7, r4
 8003ddc:	2201      	movs	r2, #1
 8003dde:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8003de0:	193b      	adds	r3, r7, r4
 8003de2:	2200      	movs	r2, #0
 8003de4:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003de6:	193b      	adds	r3, r7, r4
 8003de8:	0018      	movs	r0, r3
 8003dea:	f001 fd27 	bl	800583c <HAL_RCCEx_PeriphCLKConfig>
 8003dee:	1e03      	subs	r3, r0, #0
 8003df0:	d001      	beq.n	8003df6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003df2:	f7ff ffab 	bl	8003d4c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003df6:	4b7f      	ldr	r3, [pc, #508]	; (8003ff4 <HAL_UART_MspInit+0x24c>)
 8003df8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003dfa:	4b7e      	ldr	r3, [pc, #504]	; (8003ff4 <HAL_UART_MspInit+0x24c>)
 8003dfc:	2180      	movs	r1, #128	; 0x80
 8003dfe:	01c9      	lsls	r1, r1, #7
 8003e00:	430a      	orrs	r2, r1
 8003e02:	641a      	str	r2, [r3, #64]	; 0x40
 8003e04:	4b7b      	ldr	r3, [pc, #492]	; (8003ff4 <HAL_UART_MspInit+0x24c>)
 8003e06:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e08:	2380      	movs	r3, #128	; 0x80
 8003e0a:	01db      	lsls	r3, r3, #7
 8003e0c:	4013      	ands	r3, r2
 8003e0e:	627b      	str	r3, [r7, #36]	; 0x24
 8003e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e12:	4b78      	ldr	r3, [pc, #480]	; (8003ff4 <HAL_UART_MspInit+0x24c>)
 8003e14:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e16:	4b77      	ldr	r3, [pc, #476]	; (8003ff4 <HAL_UART_MspInit+0x24c>)
 8003e18:	2104      	movs	r1, #4
 8003e1a:	430a      	orrs	r2, r1
 8003e1c:	635a      	str	r2, [r3, #52]	; 0x34
 8003e1e:	4b75      	ldr	r3, [pc, #468]	; (8003ff4 <HAL_UART_MspInit+0x24c>)
 8003e20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e22:	2204      	movs	r2, #4
 8003e24:	4013      	ands	r3, r2
 8003e26:	623b      	str	r3, [r7, #32]
 8003e28:	6a3b      	ldr	r3, [r7, #32]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003e2a:	2144      	movs	r1, #68	; 0x44
 8003e2c:	187b      	adds	r3, r7, r1
 8003e2e:	2230      	movs	r2, #48	; 0x30
 8003e30:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e32:	187b      	adds	r3, r7, r1
 8003e34:	2202      	movs	r2, #2
 8003e36:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e38:	187b      	adds	r3, r7, r1
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e3e:	187b      	adds	r3, r7, r1
 8003e40:	2200      	movs	r2, #0
 8003e42:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8003e44:	187b      	adds	r3, r7, r1
 8003e46:	2201      	movs	r2, #1
 8003e48:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e4a:	187b      	adds	r3, r7, r1
 8003e4c:	4a6a      	ldr	r2, [pc, #424]	; (8003ff8 <HAL_UART_MspInit+0x250>)
 8003e4e:	0019      	movs	r1, r3
 8003e50:	0010      	movs	r0, r2
 8003e52:	f000 fe09 	bl	8004a68 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8003e56:	4b69      	ldr	r3, [pc, #420]	; (8003ffc <HAL_UART_MspInit+0x254>)
 8003e58:	4a69      	ldr	r2, [pc, #420]	; (8004000 <HAL_UART_MspInit+0x258>)
 8003e5a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8003e5c:	4b67      	ldr	r3, [pc, #412]	; (8003ffc <HAL_UART_MspInit+0x254>)
 8003e5e:	2232      	movs	r2, #50	; 0x32
 8003e60:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003e62:	4b66      	ldr	r3, [pc, #408]	; (8003ffc <HAL_UART_MspInit+0x254>)
 8003e64:	2200      	movs	r2, #0
 8003e66:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003e68:	4b64      	ldr	r3, [pc, #400]	; (8003ffc <HAL_UART_MspInit+0x254>)
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003e6e:	4b63      	ldr	r3, [pc, #396]	; (8003ffc <HAL_UART_MspInit+0x254>)
 8003e70:	2280      	movs	r2, #128	; 0x80
 8003e72:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003e74:	4b61      	ldr	r3, [pc, #388]	; (8003ffc <HAL_UART_MspInit+0x254>)
 8003e76:	2200      	movs	r2, #0
 8003e78:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003e7a:	4b60      	ldr	r3, [pc, #384]	; (8003ffc <HAL_UART_MspInit+0x254>)
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8003e80:	4b5e      	ldr	r3, [pc, #376]	; (8003ffc <HAL_UART_MspInit+0x254>)
 8003e82:	2220      	movs	r2, #32
 8003e84:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003e86:	4b5d      	ldr	r3, [pc, #372]	; (8003ffc <HAL_UART_MspInit+0x254>)
 8003e88:	2200      	movs	r2, #0
 8003e8a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003e8c:	4b5b      	ldr	r3, [pc, #364]	; (8003ffc <HAL_UART_MspInit+0x254>)
 8003e8e:	0018      	movs	r0, r3
 8003e90:	f000 fb98 	bl	80045c4 <HAL_DMA_Init>
 8003e94:	1e03      	subs	r3, r0, #0
 8003e96:	d001      	beq.n	8003e9c <HAL_UART_MspInit+0xf4>
    {
      Error_Handler();
 8003e98:	f7ff ff58 	bl	8003d4c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	4a57      	ldr	r2, [pc, #348]	; (8003ffc <HAL_UART_MspInit+0x254>)
 8003ea0:	67da      	str	r2, [r3, #124]	; 0x7c
 8003ea2:	4b56      	ldr	r3, [pc, #344]	; (8003ffc <HAL_UART_MspInit+0x254>)
 8003ea4:	687a      	ldr	r2, [r7, #4]
 8003ea6:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003ea8:	e09e      	b.n	8003fe8 <HAL_UART_MspInit+0x240>
  else if(huart->Instance==USART2)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4a55      	ldr	r2, [pc, #340]	; (8004004 <HAL_UART_MspInit+0x25c>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d140      	bne.n	8003f36 <HAL_UART_MspInit+0x18e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003eb4:	2128      	movs	r1, #40	; 0x28
 8003eb6:	187b      	adds	r3, r7, r1
 8003eb8:	2202      	movs	r2, #2
 8003eba:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003ebc:	187b      	adds	r3, r7, r1
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003ec2:	187b      	adds	r3, r7, r1
 8003ec4:	0018      	movs	r0, r3
 8003ec6:	f001 fcb9 	bl	800583c <HAL_RCCEx_PeriphCLKConfig>
 8003eca:	1e03      	subs	r3, r0, #0
 8003ecc:	d001      	beq.n	8003ed2 <HAL_UART_MspInit+0x12a>
      Error_Handler();
 8003ece:	f7ff ff3d 	bl	8003d4c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003ed2:	4b48      	ldr	r3, [pc, #288]	; (8003ff4 <HAL_UART_MspInit+0x24c>)
 8003ed4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003ed6:	4b47      	ldr	r3, [pc, #284]	; (8003ff4 <HAL_UART_MspInit+0x24c>)
 8003ed8:	2180      	movs	r1, #128	; 0x80
 8003eda:	0289      	lsls	r1, r1, #10
 8003edc:	430a      	orrs	r2, r1
 8003ede:	63da      	str	r2, [r3, #60]	; 0x3c
 8003ee0:	4b44      	ldr	r3, [pc, #272]	; (8003ff4 <HAL_UART_MspInit+0x24c>)
 8003ee2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003ee4:	2380      	movs	r3, #128	; 0x80
 8003ee6:	029b      	lsls	r3, r3, #10
 8003ee8:	4013      	ands	r3, r2
 8003eea:	61fb      	str	r3, [r7, #28]
 8003eec:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003eee:	4b41      	ldr	r3, [pc, #260]	; (8003ff4 <HAL_UART_MspInit+0x24c>)
 8003ef0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003ef2:	4b40      	ldr	r3, [pc, #256]	; (8003ff4 <HAL_UART_MspInit+0x24c>)
 8003ef4:	2101      	movs	r1, #1
 8003ef6:	430a      	orrs	r2, r1
 8003ef8:	635a      	str	r2, [r3, #52]	; 0x34
 8003efa:	4b3e      	ldr	r3, [pc, #248]	; (8003ff4 <HAL_UART_MspInit+0x24c>)
 8003efc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003efe:	2201      	movs	r2, #1
 8003f00:	4013      	ands	r3, r2
 8003f02:	61bb      	str	r3, [r7, #24]
 8003f04:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003f06:	2144      	movs	r1, #68	; 0x44
 8003f08:	187b      	adds	r3, r7, r1
 8003f0a:	220c      	movs	r2, #12
 8003f0c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f0e:	187b      	adds	r3, r7, r1
 8003f10:	2202      	movs	r2, #2
 8003f12:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003f14:	187b      	adds	r3, r7, r1
 8003f16:	2201      	movs	r2, #1
 8003f18:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f1a:	187b      	adds	r3, r7, r1
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8003f20:	187b      	adds	r3, r7, r1
 8003f22:	2201      	movs	r2, #1
 8003f24:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f26:	187a      	adds	r2, r7, r1
 8003f28:	23a0      	movs	r3, #160	; 0xa0
 8003f2a:	05db      	lsls	r3, r3, #23
 8003f2c:	0011      	movs	r1, r2
 8003f2e:	0018      	movs	r0, r3
 8003f30:	f000 fd9a 	bl	8004a68 <HAL_GPIO_Init>
}
 8003f34:	e058      	b.n	8003fe8 <HAL_UART_MspInit+0x240>
  else if(huart->Instance==USART3)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4a33      	ldr	r2, [pc, #204]	; (8004008 <HAL_UART_MspInit+0x260>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d153      	bne.n	8003fe8 <HAL_UART_MspInit+0x240>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003f40:	4b2c      	ldr	r3, [pc, #176]	; (8003ff4 <HAL_UART_MspInit+0x24c>)
 8003f42:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003f44:	4b2b      	ldr	r3, [pc, #172]	; (8003ff4 <HAL_UART_MspInit+0x24c>)
 8003f46:	2180      	movs	r1, #128	; 0x80
 8003f48:	02c9      	lsls	r1, r1, #11
 8003f4a:	430a      	orrs	r2, r1
 8003f4c:	63da      	str	r2, [r3, #60]	; 0x3c
 8003f4e:	4b29      	ldr	r3, [pc, #164]	; (8003ff4 <HAL_UART_MspInit+0x24c>)
 8003f50:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003f52:	2380      	movs	r3, #128	; 0x80
 8003f54:	02db      	lsls	r3, r3, #11
 8003f56:	4013      	ands	r3, r2
 8003f58:	617b      	str	r3, [r7, #20]
 8003f5a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f5c:	4b25      	ldr	r3, [pc, #148]	; (8003ff4 <HAL_UART_MspInit+0x24c>)
 8003f5e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f60:	4b24      	ldr	r3, [pc, #144]	; (8003ff4 <HAL_UART_MspInit+0x24c>)
 8003f62:	2104      	movs	r1, #4
 8003f64:	430a      	orrs	r2, r1
 8003f66:	635a      	str	r2, [r3, #52]	; 0x34
 8003f68:	4b22      	ldr	r3, [pc, #136]	; (8003ff4 <HAL_UART_MspInit+0x24c>)
 8003f6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f6c:	2204      	movs	r2, #4
 8003f6e:	4013      	ands	r3, r2
 8003f70:	613b      	str	r3, [r7, #16]
 8003f72:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f74:	4b1f      	ldr	r3, [pc, #124]	; (8003ff4 <HAL_UART_MspInit+0x24c>)
 8003f76:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f78:	4b1e      	ldr	r3, [pc, #120]	; (8003ff4 <HAL_UART_MspInit+0x24c>)
 8003f7a:	2102      	movs	r1, #2
 8003f7c:	430a      	orrs	r2, r1
 8003f7e:	635a      	str	r2, [r3, #52]	; 0x34
 8003f80:	4b1c      	ldr	r3, [pc, #112]	; (8003ff4 <HAL_UART_MspInit+0x24c>)
 8003f82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f84:	2202      	movs	r2, #2
 8003f86:	4013      	ands	r3, r2
 8003f88:	60fb      	str	r3, [r7, #12]
 8003f8a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003f8c:	2144      	movs	r1, #68	; 0x44
 8003f8e:	187b      	adds	r3, r7, r1
 8003f90:	2280      	movs	r2, #128	; 0x80
 8003f92:	0112      	lsls	r2, r2, #4
 8003f94:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f96:	000c      	movs	r4, r1
 8003f98:	193b      	adds	r3, r7, r4
 8003f9a:	2202      	movs	r2, #2
 8003f9c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f9e:	193b      	adds	r3, r7, r4
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fa4:	193b      	adds	r3, r7, r4
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART3;
 8003faa:	193b      	adds	r3, r7, r4
 8003fac:	2200      	movs	r2, #0
 8003fae:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003fb0:	193b      	adds	r3, r7, r4
 8003fb2:	4a11      	ldr	r2, [pc, #68]	; (8003ff8 <HAL_UART_MspInit+0x250>)
 8003fb4:	0019      	movs	r1, r3
 8003fb6:	0010      	movs	r0, r2
 8003fb8:	f000 fd56 	bl	8004a68 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003fbc:	0021      	movs	r1, r4
 8003fbe:	187b      	adds	r3, r7, r1
 8003fc0:	2204      	movs	r2, #4
 8003fc2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fc4:	187b      	adds	r3, r7, r1
 8003fc6:	2202      	movs	r2, #2
 8003fc8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fca:	187b      	adds	r3, r7, r1
 8003fcc:	2200      	movs	r2, #0
 8003fce:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fd0:	187b      	adds	r3, r7, r1
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8003fd6:	187b      	adds	r3, r7, r1
 8003fd8:	2204      	movs	r2, #4
 8003fda:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003fdc:	187b      	adds	r3, r7, r1
 8003fde:	4a0b      	ldr	r2, [pc, #44]	; (800400c <HAL_UART_MspInit+0x264>)
 8003fe0:	0019      	movs	r1, r3
 8003fe2:	0010      	movs	r0, r2
 8003fe4:	f000 fd40 	bl	8004a68 <HAL_GPIO_Init>
}
 8003fe8:	46c0      	nop			; (mov r8, r8)
 8003fea:	46bd      	mov	sp, r7
 8003fec:	b017      	add	sp, #92	; 0x5c
 8003fee:	bd90      	pop	{r4, r7, pc}
 8003ff0:	40013800 	.word	0x40013800
 8003ff4:	40021000 	.word	0x40021000
 8003ff8:	50000800 	.word	0x50000800
 8003ffc:	20000974 	.word	0x20000974
 8004000:	40020008 	.word	0x40020008
 8004004:	40004400 	.word	0x40004400
 8004008:	40004800 	.word	0x40004800
 800400c:	50000400 	.word	0x50000400

08004010 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004014:	e7fe      	b.n	8004014 <NMI_Handler+0x4>

08004016 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004016:	b580      	push	{r7, lr}
 8004018:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800401a:	e7fe      	b.n	800401a <HardFault_Handler+0x4>

0800401c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8004020:	46c0      	nop			; (mov r8, r8)
 8004022:	46bd      	mov	sp, r7
 8004024:	bd80      	pop	{r7, pc}

08004026 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004026:	b580      	push	{r7, lr}
 8004028:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800402a:	46c0      	nop			; (mov r8, r8)
 800402c:	46bd      	mov	sp, r7
 800402e:	bd80      	pop	{r7, pc}

08004030 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004034:	f000 f976 	bl	8004324 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004038:	46c0      	nop			; (mov r8, r8)
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}

0800403e <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 800403e:	b580      	push	{r7, lr}
 8004040:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RING_Pin);
 8004042:	2380      	movs	r3, #128	; 0x80
 8004044:	015b      	lsls	r3, r3, #5
 8004046:	0018      	movs	r0, r3
 8004048:	f000 fe90 	bl	8004d6c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800404c:	2380      	movs	r3, #128	; 0x80
 800404e:	019b      	lsls	r3, r3, #6
 8004050:	0018      	movs	r0, r3
 8004052:	f000 fe8b 	bl	8004d6c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8004056:	46c0      	nop			; (mov r8, r8)
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}

0800405c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004060:	4b03      	ldr	r3, [pc, #12]	; (8004070 <DMA1_Channel1_IRQHandler+0x14>)
 8004062:	0018      	movs	r0, r3
 8004064:	f000 fbbe 	bl	80047e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004068:	46c0      	nop			; (mov r8, r8)
 800406a:	46bd      	mov	sp, r7
 800406c:	bd80      	pop	{r7, pc}
 800406e:	46c0      	nop			; (mov r8, r8)
 8004070:	20000974 	.word	0x20000974

08004074 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	af00      	add	r7, sp, #0
	return 1;
 8004078:	2301      	movs	r3, #1
}
 800407a:	0018      	movs	r0, r3
 800407c:	46bd      	mov	sp, r7
 800407e:	bd80      	pop	{r7, pc}

08004080 <_kill>:

int _kill(int pid, int sig)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b082      	sub	sp, #8
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
 8004088:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800408a:	f002 ff6d 	bl	8006f68 <__errno>
 800408e:	0003      	movs	r3, r0
 8004090:	2216      	movs	r2, #22
 8004092:	601a      	str	r2, [r3, #0]
	return -1;
 8004094:	2301      	movs	r3, #1
 8004096:	425b      	negs	r3, r3
}
 8004098:	0018      	movs	r0, r3
 800409a:	46bd      	mov	sp, r7
 800409c:	b002      	add	sp, #8
 800409e:	bd80      	pop	{r7, pc}

080040a0 <_exit>:

void _exit (int status)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b082      	sub	sp, #8
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80040a8:	2301      	movs	r3, #1
 80040aa:	425a      	negs	r2, r3
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	0011      	movs	r1, r2
 80040b0:	0018      	movs	r0, r3
 80040b2:	f7ff ffe5 	bl	8004080 <_kill>
	while (1) {}		/* Make sure we hang here */
 80040b6:	e7fe      	b.n	80040b6 <_exit+0x16>

080040b8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b086      	sub	sp, #24
 80040bc:	af00      	add	r7, sp, #0
 80040be:	60f8      	str	r0, [r7, #12]
 80040c0:	60b9      	str	r1, [r7, #8]
 80040c2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80040c4:	2300      	movs	r3, #0
 80040c6:	617b      	str	r3, [r7, #20]
 80040c8:	e00a      	b.n	80040e0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80040ca:	e000      	b.n	80040ce <_read+0x16>
 80040cc:	bf00      	nop
 80040ce:	0001      	movs	r1, r0
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	1c5a      	adds	r2, r3, #1
 80040d4:	60ba      	str	r2, [r7, #8]
 80040d6:	b2ca      	uxtb	r2, r1
 80040d8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80040da:	697b      	ldr	r3, [r7, #20]
 80040dc:	3301      	adds	r3, #1
 80040de:	617b      	str	r3, [r7, #20]
 80040e0:	697a      	ldr	r2, [r7, #20]
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	429a      	cmp	r2, r3
 80040e6:	dbf0      	blt.n	80040ca <_read+0x12>
	}

return len;
 80040e8:	687b      	ldr	r3, [r7, #4]
}
 80040ea:	0018      	movs	r0, r3
 80040ec:	46bd      	mov	sp, r7
 80040ee:	b006      	add	sp, #24
 80040f0:	bd80      	pop	{r7, pc}

080040f2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80040f2:	b580      	push	{r7, lr}
 80040f4:	b086      	sub	sp, #24
 80040f6:	af00      	add	r7, sp, #0
 80040f8:	60f8      	str	r0, [r7, #12]
 80040fa:	60b9      	str	r1, [r7, #8]
 80040fc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80040fe:	2300      	movs	r3, #0
 8004100:	617b      	str	r3, [r7, #20]
 8004102:	e009      	b.n	8004118 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004104:	68bb      	ldr	r3, [r7, #8]
 8004106:	1c5a      	adds	r2, r3, #1
 8004108:	60ba      	str	r2, [r7, #8]
 800410a:	781b      	ldrb	r3, [r3, #0]
 800410c:	0018      	movs	r0, r3
 800410e:	e000      	b.n	8004112 <_write+0x20>
 8004110:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004112:	697b      	ldr	r3, [r7, #20]
 8004114:	3301      	adds	r3, #1
 8004116:	617b      	str	r3, [r7, #20]
 8004118:	697a      	ldr	r2, [r7, #20]
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	429a      	cmp	r2, r3
 800411e:	dbf1      	blt.n	8004104 <_write+0x12>
	}
	return len;
 8004120:	687b      	ldr	r3, [r7, #4]
}
 8004122:	0018      	movs	r0, r3
 8004124:	46bd      	mov	sp, r7
 8004126:	b006      	add	sp, #24
 8004128:	bd80      	pop	{r7, pc}

0800412a <_close>:

int _close(int file)
{
 800412a:	b580      	push	{r7, lr}
 800412c:	b082      	sub	sp, #8
 800412e:	af00      	add	r7, sp, #0
 8004130:	6078      	str	r0, [r7, #4]
	return -1;
 8004132:	2301      	movs	r3, #1
 8004134:	425b      	negs	r3, r3
}
 8004136:	0018      	movs	r0, r3
 8004138:	46bd      	mov	sp, r7
 800413a:	b002      	add	sp, #8
 800413c:	bd80      	pop	{r7, pc}

0800413e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800413e:	b580      	push	{r7, lr}
 8004140:	b082      	sub	sp, #8
 8004142:	af00      	add	r7, sp, #0
 8004144:	6078      	str	r0, [r7, #4]
 8004146:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	2280      	movs	r2, #128	; 0x80
 800414c:	0192      	lsls	r2, r2, #6
 800414e:	605a      	str	r2, [r3, #4]
	return 0;
 8004150:	2300      	movs	r3, #0
}
 8004152:	0018      	movs	r0, r3
 8004154:	46bd      	mov	sp, r7
 8004156:	b002      	add	sp, #8
 8004158:	bd80      	pop	{r7, pc}

0800415a <_isatty>:

int _isatty(int file)
{
 800415a:	b580      	push	{r7, lr}
 800415c:	b082      	sub	sp, #8
 800415e:	af00      	add	r7, sp, #0
 8004160:	6078      	str	r0, [r7, #4]
	return 1;
 8004162:	2301      	movs	r3, #1
}
 8004164:	0018      	movs	r0, r3
 8004166:	46bd      	mov	sp, r7
 8004168:	b002      	add	sp, #8
 800416a:	bd80      	pop	{r7, pc}

0800416c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b084      	sub	sp, #16
 8004170:	af00      	add	r7, sp, #0
 8004172:	60f8      	str	r0, [r7, #12]
 8004174:	60b9      	str	r1, [r7, #8]
 8004176:	607a      	str	r2, [r7, #4]
	return 0;
 8004178:	2300      	movs	r3, #0
}
 800417a:	0018      	movs	r0, r3
 800417c:	46bd      	mov	sp, r7
 800417e:	b004      	add	sp, #16
 8004180:	bd80      	pop	{r7, pc}
	...

08004184 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b086      	sub	sp, #24
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800418c:	4a14      	ldr	r2, [pc, #80]	; (80041e0 <_sbrk+0x5c>)
 800418e:	4b15      	ldr	r3, [pc, #84]	; (80041e4 <_sbrk+0x60>)
 8004190:	1ad3      	subs	r3, r2, r3
 8004192:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004194:	697b      	ldr	r3, [r7, #20]
 8004196:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004198:	4b13      	ldr	r3, [pc, #76]	; (80041e8 <_sbrk+0x64>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d102      	bne.n	80041a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80041a0:	4b11      	ldr	r3, [pc, #68]	; (80041e8 <_sbrk+0x64>)
 80041a2:	4a12      	ldr	r2, [pc, #72]	; (80041ec <_sbrk+0x68>)
 80041a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80041a6:	4b10      	ldr	r3, [pc, #64]	; (80041e8 <_sbrk+0x64>)
 80041a8:	681a      	ldr	r2, [r3, #0]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	18d3      	adds	r3, r2, r3
 80041ae:	693a      	ldr	r2, [r7, #16]
 80041b0:	429a      	cmp	r2, r3
 80041b2:	d207      	bcs.n	80041c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80041b4:	f002 fed8 	bl	8006f68 <__errno>
 80041b8:	0003      	movs	r3, r0
 80041ba:	220c      	movs	r2, #12
 80041bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80041be:	2301      	movs	r3, #1
 80041c0:	425b      	negs	r3, r3
 80041c2:	e009      	b.n	80041d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80041c4:	4b08      	ldr	r3, [pc, #32]	; (80041e8 <_sbrk+0x64>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80041ca:	4b07      	ldr	r3, [pc, #28]	; (80041e8 <_sbrk+0x64>)
 80041cc:	681a      	ldr	r2, [r3, #0]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	18d2      	adds	r2, r2, r3
 80041d2:	4b05      	ldr	r3, [pc, #20]	; (80041e8 <_sbrk+0x64>)
 80041d4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80041d6:	68fb      	ldr	r3, [r7, #12]
}
 80041d8:	0018      	movs	r0, r3
 80041da:	46bd      	mov	sp, r7
 80041dc:	b006      	add	sp, #24
 80041de:	bd80      	pop	{r7, pc}
 80041e0:	20009000 	.word	0x20009000
 80041e4:	00000400 	.word	0x00000400
 80041e8:	200009d0 	.word	0x200009d0
 80041ec:	200009e8 	.word	0x200009e8

080041f0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80041f4:	46c0      	nop			; (mov r8, r8)
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bd80      	pop	{r7, pc}
	...

080041fc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80041fc:	480d      	ldr	r0, [pc, #52]	; (8004234 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80041fe:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8004200:	f7ff fff6 	bl	80041f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004204:	480c      	ldr	r0, [pc, #48]	; (8004238 <LoopForever+0x6>)
  ldr r1, =_edata
 8004206:	490d      	ldr	r1, [pc, #52]	; (800423c <LoopForever+0xa>)
  ldr r2, =_sidata
 8004208:	4a0d      	ldr	r2, [pc, #52]	; (8004240 <LoopForever+0xe>)
  movs r3, #0
 800420a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800420c:	e002      	b.n	8004214 <LoopCopyDataInit>

0800420e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800420e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004210:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004212:	3304      	adds	r3, #4

08004214 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004214:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004216:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004218:	d3f9      	bcc.n	800420e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800421a:	4a0a      	ldr	r2, [pc, #40]	; (8004244 <LoopForever+0x12>)
  ldr r4, =_ebss
 800421c:	4c0a      	ldr	r4, [pc, #40]	; (8004248 <LoopForever+0x16>)
  movs r3, #0
 800421e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004220:	e001      	b.n	8004226 <LoopFillZerobss>

08004222 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004222:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004224:	3204      	adds	r2, #4

08004226 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004226:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004228:	d3fb      	bcc.n	8004222 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800422a:	f002 fea3 	bl	8006f74 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800422e:	f7ff fb0b 	bl	8003848 <main>

08004232 <LoopForever>:

LoopForever:
  b LoopForever
 8004232:	e7fe      	b.n	8004232 <LoopForever>
  ldr   r0, =_estack
 8004234:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8004238:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800423c:	20000228 	.word	0x20000228
  ldr r2, =_sidata
 8004240:	0800cb34 	.word	0x0800cb34
  ldr r2, =_sbss
 8004244:	20000228 	.word	0x20000228
  ldr r4, =_ebss
 8004248:	200009e8 	.word	0x200009e8

0800424c <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800424c:	e7fe      	b.n	800424c <ADC1_IRQHandler>
	...

08004250 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b082      	sub	sp, #8
 8004254:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004256:	1dfb      	adds	r3, r7, #7
 8004258:	2200      	movs	r2, #0
 800425a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800425c:	4b0b      	ldr	r3, [pc, #44]	; (800428c <HAL_Init+0x3c>)
 800425e:	681a      	ldr	r2, [r3, #0]
 8004260:	4b0a      	ldr	r3, [pc, #40]	; (800428c <HAL_Init+0x3c>)
 8004262:	2180      	movs	r1, #128	; 0x80
 8004264:	0049      	lsls	r1, r1, #1
 8004266:	430a      	orrs	r2, r1
 8004268:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800426a:	2000      	movs	r0, #0
 800426c:	f000 f810 	bl	8004290 <HAL_InitTick>
 8004270:	1e03      	subs	r3, r0, #0
 8004272:	d003      	beq.n	800427c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8004274:	1dfb      	adds	r3, r7, #7
 8004276:	2201      	movs	r2, #1
 8004278:	701a      	strb	r2, [r3, #0]
 800427a:	e001      	b.n	8004280 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 800427c:	f7ff fd6c 	bl	8003d58 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004280:	1dfb      	adds	r3, r7, #7
 8004282:	781b      	ldrb	r3, [r3, #0]
}
 8004284:	0018      	movs	r0, r3
 8004286:	46bd      	mov	sp, r7
 8004288:	b002      	add	sp, #8
 800428a:	bd80      	pop	{r7, pc}
 800428c:	40022000 	.word	0x40022000

08004290 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004290:	b590      	push	{r4, r7, lr}
 8004292:	b085      	sub	sp, #20
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004298:	230f      	movs	r3, #15
 800429a:	18fb      	adds	r3, r7, r3
 800429c:	2200      	movs	r2, #0
 800429e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80042a0:	4b1d      	ldr	r3, [pc, #116]	; (8004318 <HAL_InitTick+0x88>)
 80042a2:	781b      	ldrb	r3, [r3, #0]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d02b      	beq.n	8004300 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80042a8:	4b1c      	ldr	r3, [pc, #112]	; (800431c <HAL_InitTick+0x8c>)
 80042aa:	681c      	ldr	r4, [r3, #0]
 80042ac:	4b1a      	ldr	r3, [pc, #104]	; (8004318 <HAL_InitTick+0x88>)
 80042ae:	781b      	ldrb	r3, [r3, #0]
 80042b0:	0019      	movs	r1, r3
 80042b2:	23fa      	movs	r3, #250	; 0xfa
 80042b4:	0098      	lsls	r0, r3, #2
 80042b6:	f7fb ff49 	bl	800014c <__udivsi3>
 80042ba:	0003      	movs	r3, r0
 80042bc:	0019      	movs	r1, r3
 80042be:	0020      	movs	r0, r4
 80042c0:	f7fb ff44 	bl	800014c <__udivsi3>
 80042c4:	0003      	movs	r3, r0
 80042c6:	0018      	movs	r0, r3
 80042c8:	f000 f96f 	bl	80045aa <HAL_SYSTICK_Config>
 80042cc:	1e03      	subs	r3, r0, #0
 80042ce:	d112      	bne.n	80042f6 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2b03      	cmp	r3, #3
 80042d4:	d80a      	bhi.n	80042ec <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80042d6:	6879      	ldr	r1, [r7, #4]
 80042d8:	2301      	movs	r3, #1
 80042da:	425b      	negs	r3, r3
 80042dc:	2200      	movs	r2, #0
 80042de:	0018      	movs	r0, r3
 80042e0:	f000 f93e 	bl	8004560 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80042e4:	4b0e      	ldr	r3, [pc, #56]	; (8004320 <HAL_InitTick+0x90>)
 80042e6:	687a      	ldr	r2, [r7, #4]
 80042e8:	601a      	str	r2, [r3, #0]
 80042ea:	e00d      	b.n	8004308 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80042ec:	230f      	movs	r3, #15
 80042ee:	18fb      	adds	r3, r7, r3
 80042f0:	2201      	movs	r2, #1
 80042f2:	701a      	strb	r2, [r3, #0]
 80042f4:	e008      	b.n	8004308 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80042f6:	230f      	movs	r3, #15
 80042f8:	18fb      	adds	r3, r7, r3
 80042fa:	2201      	movs	r2, #1
 80042fc:	701a      	strb	r2, [r3, #0]
 80042fe:	e003      	b.n	8004308 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004300:	230f      	movs	r3, #15
 8004302:	18fb      	adds	r3, r7, r3
 8004304:	2201      	movs	r2, #1
 8004306:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8004308:	230f      	movs	r3, #15
 800430a:	18fb      	adds	r3, r7, r3
 800430c:	781b      	ldrb	r3, [r3, #0]
}
 800430e:	0018      	movs	r0, r3
 8004310:	46bd      	mov	sp, r7
 8004312:	b005      	add	sp, #20
 8004314:	bd90      	pop	{r4, r7, pc}
 8004316:	46c0      	nop			; (mov r8, r8)
 8004318:	20000050 	.word	0x20000050
 800431c:	20000048 	.word	0x20000048
 8004320:	2000004c 	.word	0x2000004c

08004324 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004328:	4b05      	ldr	r3, [pc, #20]	; (8004340 <HAL_IncTick+0x1c>)
 800432a:	781b      	ldrb	r3, [r3, #0]
 800432c:	001a      	movs	r2, r3
 800432e:	4b05      	ldr	r3, [pc, #20]	; (8004344 <HAL_IncTick+0x20>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	18d2      	adds	r2, r2, r3
 8004334:	4b03      	ldr	r3, [pc, #12]	; (8004344 <HAL_IncTick+0x20>)
 8004336:	601a      	str	r2, [r3, #0]
}
 8004338:	46c0      	nop			; (mov r8, r8)
 800433a:	46bd      	mov	sp, r7
 800433c:	bd80      	pop	{r7, pc}
 800433e:	46c0      	nop			; (mov r8, r8)
 8004340:	20000050 	.word	0x20000050
 8004344:	200009d4 	.word	0x200009d4

08004348 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	af00      	add	r7, sp, #0
  return uwTick;
 800434c:	4b02      	ldr	r3, [pc, #8]	; (8004358 <HAL_GetTick+0x10>)
 800434e:	681b      	ldr	r3, [r3, #0]
}
 8004350:	0018      	movs	r0, r3
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}
 8004356:	46c0      	nop			; (mov r8, r8)
 8004358:	200009d4 	.word	0x200009d4

0800435c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b084      	sub	sp, #16
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004364:	f7ff fff0 	bl	8004348 <HAL_GetTick>
 8004368:	0003      	movs	r3, r0
 800436a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	3301      	adds	r3, #1
 8004374:	d005      	beq.n	8004382 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004376:	4b0a      	ldr	r3, [pc, #40]	; (80043a0 <HAL_Delay+0x44>)
 8004378:	781b      	ldrb	r3, [r3, #0]
 800437a:	001a      	movs	r2, r3
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	189b      	adds	r3, r3, r2
 8004380:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004382:	46c0      	nop			; (mov r8, r8)
 8004384:	f7ff ffe0 	bl	8004348 <HAL_GetTick>
 8004388:	0002      	movs	r2, r0
 800438a:	68bb      	ldr	r3, [r7, #8]
 800438c:	1ad3      	subs	r3, r2, r3
 800438e:	68fa      	ldr	r2, [r7, #12]
 8004390:	429a      	cmp	r2, r3
 8004392:	d8f7      	bhi.n	8004384 <HAL_Delay+0x28>
  {
  }
}
 8004394:	46c0      	nop			; (mov r8, r8)
 8004396:	46c0      	nop			; (mov r8, r8)
 8004398:	46bd      	mov	sp, r7
 800439a:	b004      	add	sp, #16
 800439c:	bd80      	pop	{r7, pc}
 800439e:	46c0      	nop			; (mov r8, r8)
 80043a0:	20000050 	.word	0x20000050

080043a4 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Msk);
 80043a8:	4b04      	ldr	r3, [pc, #16]	; (80043bc <HAL_SuspendTick+0x18>)
 80043aa:	681a      	ldr	r2, [r3, #0]
 80043ac:	4b03      	ldr	r3, [pc, #12]	; (80043bc <HAL_SuspendTick+0x18>)
 80043ae:	2102      	movs	r1, #2
 80043b0:	438a      	bics	r2, r1
 80043b2:	601a      	str	r2, [r3, #0]
}
 80043b4:	46c0      	nop			; (mov r8, r8)
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bd80      	pop	{r7, pc}
 80043ba:	46c0      	nop			; (mov r8, r8)
 80043bc:	e000e010 	.word	0xe000e010

080043c0 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80043c4:	4b04      	ldr	r3, [pc, #16]	; (80043d8 <HAL_ResumeTick+0x18>)
 80043c6:	681a      	ldr	r2, [r3, #0]
 80043c8:	4b03      	ldr	r3, [pc, #12]	; (80043d8 <HAL_ResumeTick+0x18>)
 80043ca:	2102      	movs	r1, #2
 80043cc:	430a      	orrs	r2, r1
 80043ce:	601a      	str	r2, [r3, #0]
}
 80043d0:	46c0      	nop			; (mov r8, r8)
 80043d2:	46bd      	mov	sp, r7
 80043d4:	bd80      	pop	{r7, pc}
 80043d6:	46c0      	nop			; (mov r8, r8)
 80043d8:	e000e010 	.word	0xe000e010

080043dc <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b082      	sub	sp, #8
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 80043e4:	4b06      	ldr	r3, [pc, #24]	; (8004400 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a06      	ldr	r2, [pc, #24]	; (8004404 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 80043ea:	4013      	ands	r3, r2
 80043ec:	0019      	movs	r1, r3
 80043ee:	4b04      	ldr	r3, [pc, #16]	; (8004400 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80043f0:	687a      	ldr	r2, [r7, #4]
 80043f2:	430a      	orrs	r2, r1
 80043f4:	601a      	str	r2, [r3, #0]
}
 80043f6:	46c0      	nop			; (mov r8, r8)
 80043f8:	46bd      	mov	sp, r7
 80043fa:	b002      	add	sp, #8
 80043fc:	bd80      	pop	{r7, pc}
 80043fe:	46c0      	nop			; (mov r8, r8)
 8004400:	40010000 	.word	0x40010000
 8004404:	fffff9ff 	.word	0xfffff9ff

08004408 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b082      	sub	sp, #8
 800440c:	af00      	add	r7, sp, #0
 800440e:	0002      	movs	r2, r0
 8004410:	1dfb      	adds	r3, r7, #7
 8004412:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004414:	1dfb      	adds	r3, r7, #7
 8004416:	781b      	ldrb	r3, [r3, #0]
 8004418:	2b7f      	cmp	r3, #127	; 0x7f
 800441a:	d809      	bhi.n	8004430 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800441c:	1dfb      	adds	r3, r7, #7
 800441e:	781b      	ldrb	r3, [r3, #0]
 8004420:	001a      	movs	r2, r3
 8004422:	231f      	movs	r3, #31
 8004424:	401a      	ands	r2, r3
 8004426:	4b04      	ldr	r3, [pc, #16]	; (8004438 <__NVIC_EnableIRQ+0x30>)
 8004428:	2101      	movs	r1, #1
 800442a:	4091      	lsls	r1, r2
 800442c:	000a      	movs	r2, r1
 800442e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8004430:	46c0      	nop			; (mov r8, r8)
 8004432:	46bd      	mov	sp, r7
 8004434:	b002      	add	sp, #8
 8004436:	bd80      	pop	{r7, pc}
 8004438:	e000e100 	.word	0xe000e100

0800443c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800443c:	b590      	push	{r4, r7, lr}
 800443e:	b083      	sub	sp, #12
 8004440:	af00      	add	r7, sp, #0
 8004442:	0002      	movs	r2, r0
 8004444:	6039      	str	r1, [r7, #0]
 8004446:	1dfb      	adds	r3, r7, #7
 8004448:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800444a:	1dfb      	adds	r3, r7, #7
 800444c:	781b      	ldrb	r3, [r3, #0]
 800444e:	2b7f      	cmp	r3, #127	; 0x7f
 8004450:	d828      	bhi.n	80044a4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004452:	4a2f      	ldr	r2, [pc, #188]	; (8004510 <__NVIC_SetPriority+0xd4>)
 8004454:	1dfb      	adds	r3, r7, #7
 8004456:	781b      	ldrb	r3, [r3, #0]
 8004458:	b25b      	sxtb	r3, r3
 800445a:	089b      	lsrs	r3, r3, #2
 800445c:	33c0      	adds	r3, #192	; 0xc0
 800445e:	009b      	lsls	r3, r3, #2
 8004460:	589b      	ldr	r3, [r3, r2]
 8004462:	1dfa      	adds	r2, r7, #7
 8004464:	7812      	ldrb	r2, [r2, #0]
 8004466:	0011      	movs	r1, r2
 8004468:	2203      	movs	r2, #3
 800446a:	400a      	ands	r2, r1
 800446c:	00d2      	lsls	r2, r2, #3
 800446e:	21ff      	movs	r1, #255	; 0xff
 8004470:	4091      	lsls	r1, r2
 8004472:	000a      	movs	r2, r1
 8004474:	43d2      	mvns	r2, r2
 8004476:	401a      	ands	r2, r3
 8004478:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	019b      	lsls	r3, r3, #6
 800447e:	22ff      	movs	r2, #255	; 0xff
 8004480:	401a      	ands	r2, r3
 8004482:	1dfb      	adds	r3, r7, #7
 8004484:	781b      	ldrb	r3, [r3, #0]
 8004486:	0018      	movs	r0, r3
 8004488:	2303      	movs	r3, #3
 800448a:	4003      	ands	r3, r0
 800448c:	00db      	lsls	r3, r3, #3
 800448e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004490:	481f      	ldr	r0, [pc, #124]	; (8004510 <__NVIC_SetPriority+0xd4>)
 8004492:	1dfb      	adds	r3, r7, #7
 8004494:	781b      	ldrb	r3, [r3, #0]
 8004496:	b25b      	sxtb	r3, r3
 8004498:	089b      	lsrs	r3, r3, #2
 800449a:	430a      	orrs	r2, r1
 800449c:	33c0      	adds	r3, #192	; 0xc0
 800449e:	009b      	lsls	r3, r3, #2
 80044a0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80044a2:	e031      	b.n	8004508 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80044a4:	4a1b      	ldr	r2, [pc, #108]	; (8004514 <__NVIC_SetPriority+0xd8>)
 80044a6:	1dfb      	adds	r3, r7, #7
 80044a8:	781b      	ldrb	r3, [r3, #0]
 80044aa:	0019      	movs	r1, r3
 80044ac:	230f      	movs	r3, #15
 80044ae:	400b      	ands	r3, r1
 80044b0:	3b08      	subs	r3, #8
 80044b2:	089b      	lsrs	r3, r3, #2
 80044b4:	3306      	adds	r3, #6
 80044b6:	009b      	lsls	r3, r3, #2
 80044b8:	18d3      	adds	r3, r2, r3
 80044ba:	3304      	adds	r3, #4
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	1dfa      	adds	r2, r7, #7
 80044c0:	7812      	ldrb	r2, [r2, #0]
 80044c2:	0011      	movs	r1, r2
 80044c4:	2203      	movs	r2, #3
 80044c6:	400a      	ands	r2, r1
 80044c8:	00d2      	lsls	r2, r2, #3
 80044ca:	21ff      	movs	r1, #255	; 0xff
 80044cc:	4091      	lsls	r1, r2
 80044ce:	000a      	movs	r2, r1
 80044d0:	43d2      	mvns	r2, r2
 80044d2:	401a      	ands	r2, r3
 80044d4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	019b      	lsls	r3, r3, #6
 80044da:	22ff      	movs	r2, #255	; 0xff
 80044dc:	401a      	ands	r2, r3
 80044de:	1dfb      	adds	r3, r7, #7
 80044e0:	781b      	ldrb	r3, [r3, #0]
 80044e2:	0018      	movs	r0, r3
 80044e4:	2303      	movs	r3, #3
 80044e6:	4003      	ands	r3, r0
 80044e8:	00db      	lsls	r3, r3, #3
 80044ea:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80044ec:	4809      	ldr	r0, [pc, #36]	; (8004514 <__NVIC_SetPriority+0xd8>)
 80044ee:	1dfb      	adds	r3, r7, #7
 80044f0:	781b      	ldrb	r3, [r3, #0]
 80044f2:	001c      	movs	r4, r3
 80044f4:	230f      	movs	r3, #15
 80044f6:	4023      	ands	r3, r4
 80044f8:	3b08      	subs	r3, #8
 80044fa:	089b      	lsrs	r3, r3, #2
 80044fc:	430a      	orrs	r2, r1
 80044fe:	3306      	adds	r3, #6
 8004500:	009b      	lsls	r3, r3, #2
 8004502:	18c3      	adds	r3, r0, r3
 8004504:	3304      	adds	r3, #4
 8004506:	601a      	str	r2, [r3, #0]
}
 8004508:	46c0      	nop			; (mov r8, r8)
 800450a:	46bd      	mov	sp, r7
 800450c:	b003      	add	sp, #12
 800450e:	bd90      	pop	{r4, r7, pc}
 8004510:	e000e100 	.word	0xe000e100
 8004514:	e000ed00 	.word	0xe000ed00

08004518 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b082      	sub	sp, #8
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	1e5a      	subs	r2, r3, #1
 8004524:	2380      	movs	r3, #128	; 0x80
 8004526:	045b      	lsls	r3, r3, #17
 8004528:	429a      	cmp	r2, r3
 800452a:	d301      	bcc.n	8004530 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800452c:	2301      	movs	r3, #1
 800452e:	e010      	b.n	8004552 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004530:	4b0a      	ldr	r3, [pc, #40]	; (800455c <SysTick_Config+0x44>)
 8004532:	687a      	ldr	r2, [r7, #4]
 8004534:	3a01      	subs	r2, #1
 8004536:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004538:	2301      	movs	r3, #1
 800453a:	425b      	negs	r3, r3
 800453c:	2103      	movs	r1, #3
 800453e:	0018      	movs	r0, r3
 8004540:	f7ff ff7c 	bl	800443c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004544:	4b05      	ldr	r3, [pc, #20]	; (800455c <SysTick_Config+0x44>)
 8004546:	2200      	movs	r2, #0
 8004548:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800454a:	4b04      	ldr	r3, [pc, #16]	; (800455c <SysTick_Config+0x44>)
 800454c:	2207      	movs	r2, #7
 800454e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004550:	2300      	movs	r3, #0
}
 8004552:	0018      	movs	r0, r3
 8004554:	46bd      	mov	sp, r7
 8004556:	b002      	add	sp, #8
 8004558:	bd80      	pop	{r7, pc}
 800455a:	46c0      	nop			; (mov r8, r8)
 800455c:	e000e010 	.word	0xe000e010

08004560 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b084      	sub	sp, #16
 8004564:	af00      	add	r7, sp, #0
 8004566:	60b9      	str	r1, [r7, #8]
 8004568:	607a      	str	r2, [r7, #4]
 800456a:	210f      	movs	r1, #15
 800456c:	187b      	adds	r3, r7, r1
 800456e:	1c02      	adds	r2, r0, #0
 8004570:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8004572:	68ba      	ldr	r2, [r7, #8]
 8004574:	187b      	adds	r3, r7, r1
 8004576:	781b      	ldrb	r3, [r3, #0]
 8004578:	b25b      	sxtb	r3, r3
 800457a:	0011      	movs	r1, r2
 800457c:	0018      	movs	r0, r3
 800457e:	f7ff ff5d 	bl	800443c <__NVIC_SetPriority>
}
 8004582:	46c0      	nop			; (mov r8, r8)
 8004584:	46bd      	mov	sp, r7
 8004586:	b004      	add	sp, #16
 8004588:	bd80      	pop	{r7, pc}

0800458a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800458a:	b580      	push	{r7, lr}
 800458c:	b082      	sub	sp, #8
 800458e:	af00      	add	r7, sp, #0
 8004590:	0002      	movs	r2, r0
 8004592:	1dfb      	adds	r3, r7, #7
 8004594:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004596:	1dfb      	adds	r3, r7, #7
 8004598:	781b      	ldrb	r3, [r3, #0]
 800459a:	b25b      	sxtb	r3, r3
 800459c:	0018      	movs	r0, r3
 800459e:	f7ff ff33 	bl	8004408 <__NVIC_EnableIRQ>
}
 80045a2:	46c0      	nop			; (mov r8, r8)
 80045a4:	46bd      	mov	sp, r7
 80045a6:	b002      	add	sp, #8
 80045a8:	bd80      	pop	{r7, pc}

080045aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80045aa:	b580      	push	{r7, lr}
 80045ac:	b082      	sub	sp, #8
 80045ae:	af00      	add	r7, sp, #0
 80045b0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	0018      	movs	r0, r3
 80045b6:	f7ff ffaf 	bl	8004518 <SysTick_Config>
 80045ba:	0003      	movs	r3, r0
}
 80045bc:	0018      	movs	r0, r3
 80045be:	46bd      	mov	sp, r7
 80045c0:	b002      	add	sp, #8
 80045c2:	bd80      	pop	{r7, pc}

080045c4 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b082      	sub	sp, #8
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d101      	bne.n	80045d6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80045d2:	2301      	movs	r3, #1
 80045d4:	e077      	b.n	80046c6 <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4a3d      	ldr	r2, [pc, #244]	; (80046d0 <HAL_DMA_Init+0x10c>)
 80045dc:	4694      	mov	ip, r2
 80045de:	4463      	add	r3, ip
 80045e0:	2114      	movs	r1, #20
 80045e2:	0018      	movs	r0, r3
 80045e4:	f7fb fdb2 	bl	800014c <__udivsi3>
 80045e8:	0003      	movs	r3, r0
 80045ea:	009a      	lsls	r2, r3, #2
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2225      	movs	r2, #37	; 0x25
 80045f4:	2102      	movs	r1, #2
 80045f6:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	681a      	ldr	r2, [r3, #0]
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	4934      	ldr	r1, [pc, #208]	; (80046d4 <HAL_DMA_Init+0x110>)
 8004604:	400a      	ands	r2, r1
 8004606:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	6819      	ldr	r1, [r3, #0]
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	689a      	ldr	r2, [r3, #8]
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	68db      	ldr	r3, [r3, #12]
 8004616:	431a      	orrs	r2, r3
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	691b      	ldr	r3, [r3, #16]
 800461c:	431a      	orrs	r2, r3
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	695b      	ldr	r3, [r3, #20]
 8004622:	431a      	orrs	r2, r3
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	699b      	ldr	r3, [r3, #24]
 8004628:	431a      	orrs	r2, r3
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	69db      	ldr	r3, [r3, #28]
 800462e:	431a      	orrs	r2, r3
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6a1b      	ldr	r3, [r3, #32]
 8004634:	431a      	orrs	r2, r3
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	430a      	orrs	r2, r1
 800463c:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	0018      	movs	r0, r3
 8004642:	f000 f9c1 	bl	80049c8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	689a      	ldr	r2, [r3, #8]
 800464a:	2380      	movs	r3, #128	; 0x80
 800464c:	01db      	lsls	r3, r3, #7
 800464e:	429a      	cmp	r2, r3
 8004650:	d102      	bne.n	8004658 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2200      	movs	r2, #0
 8004656:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	685a      	ldr	r2, [r3, #4]
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004660:	213f      	movs	r1, #63	; 0x3f
 8004662:	400a      	ands	r2, r1
 8004664:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800466a:	687a      	ldr	r2, [r7, #4]
 800466c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800466e:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	685b      	ldr	r3, [r3, #4]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d011      	beq.n	800469c <HAL_DMA_Init+0xd8>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	2b04      	cmp	r3, #4
 800467e:	d80d      	bhi.n	800469c <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	0018      	movs	r0, r3
 8004684:	f000 f9cc 	bl	8004a20 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800468c:	2200      	movs	r2, #0
 800468e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004694:	687a      	ldr	r2, [r7, #4]
 8004696:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004698:	605a      	str	r2, [r3, #4]
 800469a:	e008      	b.n	80046ae <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2200      	movs	r2, #0
 80046a0:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2200      	movs	r2, #0
 80046a6:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2200      	movs	r2, #0
 80046ac:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2200      	movs	r2, #0
 80046b2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2225      	movs	r2, #37	; 0x25
 80046b8:	2101      	movs	r1, #1
 80046ba:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2224      	movs	r2, #36	; 0x24
 80046c0:	2100      	movs	r1, #0
 80046c2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80046c4:	2300      	movs	r3, #0
}
 80046c6:	0018      	movs	r0, r3
 80046c8:	46bd      	mov	sp, r7
 80046ca:	b002      	add	sp, #8
 80046cc:	bd80      	pop	{r7, pc}
 80046ce:	46c0      	nop			; (mov r8, r8)
 80046d0:	bffdfff8 	.word	0xbffdfff8
 80046d4:	ffff800f 	.word	0xffff800f

080046d8 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b086      	sub	sp, #24
 80046dc:	af00      	add	r7, sp, #0
 80046de:	60f8      	str	r0, [r7, #12]
 80046e0:	60b9      	str	r1, [r7, #8]
 80046e2:	607a      	str	r2, [r7, #4]
 80046e4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80046e6:	2317      	movs	r3, #23
 80046e8:	18fb      	adds	r3, r7, r3
 80046ea:	2200      	movs	r2, #0
 80046ec:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	2224      	movs	r2, #36	; 0x24
 80046f2:	5c9b      	ldrb	r3, [r3, r2]
 80046f4:	2b01      	cmp	r3, #1
 80046f6:	d101      	bne.n	80046fc <HAL_DMA_Start_IT+0x24>
 80046f8:	2302      	movs	r3, #2
 80046fa:	e06f      	b.n	80047dc <HAL_DMA_Start_IT+0x104>
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	2224      	movs	r2, #36	; 0x24
 8004700:	2101      	movs	r1, #1
 8004702:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	2225      	movs	r2, #37	; 0x25
 8004708:	5c9b      	ldrb	r3, [r3, r2]
 800470a:	b2db      	uxtb	r3, r3
 800470c:	2b01      	cmp	r3, #1
 800470e:	d157      	bne.n	80047c0 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	2225      	movs	r2, #37	; 0x25
 8004714:	2102      	movs	r1, #2
 8004716:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	2200      	movs	r2, #0
 800471c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	681a      	ldr	r2, [r3, #0]
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	2101      	movs	r1, #1
 800472a:	438a      	bics	r2, r1
 800472c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	687a      	ldr	r2, [r7, #4]
 8004732:	68b9      	ldr	r1, [r7, #8]
 8004734:	68f8      	ldr	r0, [r7, #12]
 8004736:	f000 f907 	bl	8004948 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800473e:	2b00      	cmp	r3, #0
 8004740:	d008      	beq.n	8004754 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	681a      	ldr	r2, [r3, #0]
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	210e      	movs	r1, #14
 800474e:	430a      	orrs	r2, r1
 8004750:	601a      	str	r2, [r3, #0]
 8004752:	e00f      	b.n	8004774 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	681a      	ldr	r2, [r3, #0]
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	2104      	movs	r1, #4
 8004760:	438a      	bics	r2, r1
 8004762:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	681a      	ldr	r2, [r3, #0]
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	210a      	movs	r1, #10
 8004770:	430a      	orrs	r2, r1
 8004772:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004778:	681a      	ldr	r2, [r3, #0]
 800477a:	2380      	movs	r3, #128	; 0x80
 800477c:	025b      	lsls	r3, r3, #9
 800477e:	4013      	ands	r3, r2
 8004780:	d008      	beq.n	8004794 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004786:	681a      	ldr	r2, [r3, #0]
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800478c:	2180      	movs	r1, #128	; 0x80
 800478e:	0049      	lsls	r1, r1, #1
 8004790:	430a      	orrs	r2, r1
 8004792:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004798:	2b00      	cmp	r3, #0
 800479a:	d008      	beq.n	80047ae <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80047a0:	681a      	ldr	r2, [r3, #0]
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80047a6:	2180      	movs	r1, #128	; 0x80
 80047a8:	0049      	lsls	r1, r1, #1
 80047aa:	430a      	orrs	r2, r1
 80047ac:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	681a      	ldr	r2, [r3, #0]
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	2101      	movs	r1, #1
 80047ba:	430a      	orrs	r2, r1
 80047bc:	601a      	str	r2, [r3, #0]
 80047be:	e00a      	b.n	80047d6 <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	2280      	movs	r2, #128	; 0x80
 80047c4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	2224      	movs	r2, #36	; 0x24
 80047ca:	2100      	movs	r1, #0
 80047cc:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 80047ce:	2317      	movs	r3, #23
 80047d0:	18fb      	adds	r3, r7, r3
 80047d2:	2201      	movs	r2, #1
 80047d4:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80047d6:	2317      	movs	r3, #23
 80047d8:	18fb      	adds	r3, r7, r3
 80047da:	781b      	ldrb	r3, [r3, #0]
}
 80047dc:	0018      	movs	r0, r3
 80047de:	46bd      	mov	sp, r7
 80047e0:	b006      	add	sp, #24
 80047e2:	bd80      	pop	{r7, pc}

080047e4 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b084      	sub	sp, #16
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 80047ec:	4b55      	ldr	r3, [pc, #340]	; (8004944 <HAL_DMA_IRQHandler+0x160>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047fe:	221c      	movs	r2, #28
 8004800:	4013      	ands	r3, r2
 8004802:	2204      	movs	r2, #4
 8004804:	409a      	lsls	r2, r3
 8004806:	0013      	movs	r3, r2
 8004808:	68fa      	ldr	r2, [r7, #12]
 800480a:	4013      	ands	r3, r2
 800480c:	d027      	beq.n	800485e <HAL_DMA_IRQHandler+0x7a>
 800480e:	68bb      	ldr	r3, [r7, #8]
 8004810:	2204      	movs	r2, #4
 8004812:	4013      	ands	r3, r2
 8004814:	d023      	beq.n	800485e <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	2220      	movs	r2, #32
 800481e:	4013      	ands	r3, r2
 8004820:	d107      	bne.n	8004832 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	681a      	ldr	r2, [r3, #0]
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	2104      	movs	r1, #4
 800482e:	438a      	bics	r2, r1
 8004830:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8004832:	4b44      	ldr	r3, [pc, #272]	; (8004944 <HAL_DMA_IRQHandler+0x160>)
 8004834:	6859      	ldr	r1, [r3, #4]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800483a:	221c      	movs	r2, #28
 800483c:	4013      	ands	r3, r2
 800483e:	2204      	movs	r2, #4
 8004840:	409a      	lsls	r2, r3
 8004842:	4b40      	ldr	r3, [pc, #256]	; (8004944 <HAL_DMA_IRQHandler+0x160>)
 8004844:	430a      	orrs	r2, r1
 8004846:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800484c:	2b00      	cmp	r3, #0
 800484e:	d100      	bne.n	8004852 <HAL_DMA_IRQHandler+0x6e>
 8004850:	e073      	b.n	800493a <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004856:	687a      	ldr	r2, [r7, #4]
 8004858:	0010      	movs	r0, r2
 800485a:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 800485c:	e06d      	b.n	800493a <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004862:	221c      	movs	r2, #28
 8004864:	4013      	ands	r3, r2
 8004866:	2202      	movs	r2, #2
 8004868:	409a      	lsls	r2, r3
 800486a:	0013      	movs	r3, r2
 800486c:	68fa      	ldr	r2, [r7, #12]
 800486e:	4013      	ands	r3, r2
 8004870:	d02e      	beq.n	80048d0 <HAL_DMA_IRQHandler+0xec>
 8004872:	68bb      	ldr	r3, [r7, #8]
 8004874:	2202      	movs	r2, #2
 8004876:	4013      	ands	r3, r2
 8004878:	d02a      	beq.n	80048d0 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	2220      	movs	r2, #32
 8004882:	4013      	ands	r3, r2
 8004884:	d10b      	bne.n	800489e <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	681a      	ldr	r2, [r3, #0]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	210a      	movs	r1, #10
 8004892:	438a      	bics	r2, r1
 8004894:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2225      	movs	r2, #37	; 0x25
 800489a:	2101      	movs	r1, #1
 800489c:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 800489e:	4b29      	ldr	r3, [pc, #164]	; (8004944 <HAL_DMA_IRQHandler+0x160>)
 80048a0:	6859      	ldr	r1, [r3, #4]
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048a6:	221c      	movs	r2, #28
 80048a8:	4013      	ands	r3, r2
 80048aa:	2202      	movs	r2, #2
 80048ac:	409a      	lsls	r2, r3
 80048ae:	4b25      	ldr	r3, [pc, #148]	; (8004944 <HAL_DMA_IRQHandler+0x160>)
 80048b0:	430a      	orrs	r2, r1
 80048b2:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2224      	movs	r2, #36	; 0x24
 80048b8:	2100      	movs	r1, #0
 80048ba:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d03a      	beq.n	800493a <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048c8:	687a      	ldr	r2, [r7, #4]
 80048ca:	0010      	movs	r0, r2
 80048cc:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 80048ce:	e034      	b.n	800493a <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048d4:	221c      	movs	r2, #28
 80048d6:	4013      	ands	r3, r2
 80048d8:	2208      	movs	r2, #8
 80048da:	409a      	lsls	r2, r3
 80048dc:	0013      	movs	r3, r2
 80048de:	68fa      	ldr	r2, [r7, #12]
 80048e0:	4013      	ands	r3, r2
 80048e2:	d02b      	beq.n	800493c <HAL_DMA_IRQHandler+0x158>
 80048e4:	68bb      	ldr	r3, [r7, #8]
 80048e6:	2208      	movs	r2, #8
 80048e8:	4013      	ands	r3, r2
 80048ea:	d027      	beq.n	800493c <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	681a      	ldr	r2, [r3, #0]
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	210e      	movs	r1, #14
 80048f8:	438a      	bics	r2, r1
 80048fa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 80048fc:	4b11      	ldr	r3, [pc, #68]	; (8004944 <HAL_DMA_IRQHandler+0x160>)
 80048fe:	6859      	ldr	r1, [r3, #4]
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004904:	221c      	movs	r2, #28
 8004906:	4013      	ands	r3, r2
 8004908:	2201      	movs	r2, #1
 800490a:	409a      	lsls	r2, r3
 800490c:	4b0d      	ldr	r3, [pc, #52]	; (8004944 <HAL_DMA_IRQHandler+0x160>)
 800490e:	430a      	orrs	r2, r1
 8004910:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2201      	movs	r2, #1
 8004916:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2225      	movs	r2, #37	; 0x25
 800491c:	2101      	movs	r1, #1
 800491e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2224      	movs	r2, #36	; 0x24
 8004924:	2100      	movs	r1, #0
 8004926:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800492c:	2b00      	cmp	r3, #0
 800492e:	d005      	beq.n	800493c <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004934:	687a      	ldr	r2, [r7, #4]
 8004936:	0010      	movs	r0, r2
 8004938:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800493a:	46c0      	nop			; (mov r8, r8)
 800493c:	46c0      	nop			; (mov r8, r8)
}
 800493e:	46bd      	mov	sp, r7
 8004940:	b004      	add	sp, #16
 8004942:	bd80      	pop	{r7, pc}
 8004944:	40020000 	.word	0x40020000

08004948 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b084      	sub	sp, #16
 800494c:	af00      	add	r7, sp, #0
 800494e:	60f8      	str	r0, [r7, #12]
 8004950:	60b9      	str	r1, [r7, #8]
 8004952:	607a      	str	r2, [r7, #4]
 8004954:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800495a:	68fa      	ldr	r2, [r7, #12]
 800495c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800495e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004964:	2b00      	cmp	r3, #0
 8004966:	d004      	beq.n	8004972 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800496c:	68fa      	ldr	r2, [r7, #12]
 800496e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004970:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8004972:	4b14      	ldr	r3, [pc, #80]	; (80049c4 <DMA_SetConfig+0x7c>)
 8004974:	6859      	ldr	r1, [r3, #4]
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800497a:	221c      	movs	r2, #28
 800497c:	4013      	ands	r3, r2
 800497e:	2201      	movs	r2, #1
 8004980:	409a      	lsls	r2, r3
 8004982:	4b10      	ldr	r3, [pc, #64]	; (80049c4 <DMA_SetConfig+0x7c>)
 8004984:	430a      	orrs	r2, r1
 8004986:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	683a      	ldr	r2, [r7, #0]
 800498e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	689b      	ldr	r3, [r3, #8]
 8004994:	2b10      	cmp	r3, #16
 8004996:	d108      	bne.n	80049aa <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	687a      	ldr	r2, [r7, #4]
 800499e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	68ba      	ldr	r2, [r7, #8]
 80049a6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80049a8:	e007      	b.n	80049ba <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	68ba      	ldr	r2, [r7, #8]
 80049b0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	687a      	ldr	r2, [r7, #4]
 80049b8:	60da      	str	r2, [r3, #12]
}
 80049ba:	46c0      	nop			; (mov r8, r8)
 80049bc:	46bd      	mov	sp, r7
 80049be:	b004      	add	sp, #16
 80049c0:	bd80      	pop	{r7, pc}
 80049c2:	46c0      	nop			; (mov r8, r8)
 80049c4:	40020000 	.word	0x40020000

080049c8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	b084      	sub	sp, #16
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049d4:	089b      	lsrs	r3, r3, #2
 80049d6:	4a10      	ldr	r2, [pc, #64]	; (8004a18 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 80049d8:	4694      	mov	ip, r2
 80049da:	4463      	add	r3, ip
 80049dc:	009b      	lsls	r3, r3, #2
 80049de:	001a      	movs	r2, r3
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	001a      	movs	r2, r3
 80049ea:	23ff      	movs	r3, #255	; 0xff
 80049ec:	4013      	ands	r3, r2
 80049ee:	3b08      	subs	r3, #8
 80049f0:	2114      	movs	r1, #20
 80049f2:	0018      	movs	r0, r3
 80049f4:	f7fb fbaa 	bl	800014c <__udivsi3>
 80049f8:	0003      	movs	r3, r0
 80049fa:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	4a07      	ldr	r2, [pc, #28]	; (8004a1c <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8004a00:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	221f      	movs	r2, #31
 8004a06:	4013      	ands	r3, r2
 8004a08:	2201      	movs	r2, #1
 8004a0a:	409a      	lsls	r2, r3
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8004a10:	46c0      	nop			; (mov r8, r8)
 8004a12:	46bd      	mov	sp, r7
 8004a14:	b004      	add	sp, #16
 8004a16:	bd80      	pop	{r7, pc}
 8004a18:	10008200 	.word	0x10008200
 8004a1c:	40020880 	.word	0x40020880

08004a20 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b084      	sub	sp, #16
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	685b      	ldr	r3, [r3, #4]
 8004a2c:	223f      	movs	r2, #63	; 0x3f
 8004a2e:	4013      	ands	r3, r2
 8004a30:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	4a0a      	ldr	r2, [pc, #40]	; (8004a60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004a36:	4694      	mov	ip, r2
 8004a38:	4463      	add	r3, ip
 8004a3a:	009b      	lsls	r3, r3, #2
 8004a3c:	001a      	movs	r2, r3
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	4a07      	ldr	r2, [pc, #28]	; (8004a64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004a46:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	3b01      	subs	r3, #1
 8004a4c:	2203      	movs	r2, #3
 8004a4e:	4013      	ands	r3, r2
 8004a50:	2201      	movs	r2, #1
 8004a52:	409a      	lsls	r2, r3
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	659a      	str	r2, [r3, #88]	; 0x58
}
 8004a58:	46c0      	nop			; (mov r8, r8)
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	b004      	add	sp, #16
 8004a5e:	bd80      	pop	{r7, pc}
 8004a60:	1000823f 	.word	0x1000823f
 8004a64:	40020940 	.word	0x40020940

08004a68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b086      	sub	sp, #24
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
 8004a70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004a72:	2300      	movs	r3, #0
 8004a74:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004a76:	e147      	b.n	8004d08 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	2101      	movs	r1, #1
 8004a7e:	697a      	ldr	r2, [r7, #20]
 8004a80:	4091      	lsls	r1, r2
 8004a82:	000a      	movs	r2, r1
 8004a84:	4013      	ands	r3, r2
 8004a86:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d100      	bne.n	8004a90 <HAL_GPIO_Init+0x28>
 8004a8e:	e138      	b.n	8004d02 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	685b      	ldr	r3, [r3, #4]
 8004a94:	2203      	movs	r2, #3
 8004a96:	4013      	ands	r3, r2
 8004a98:	2b01      	cmp	r3, #1
 8004a9a:	d005      	beq.n	8004aa8 <HAL_GPIO_Init+0x40>
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	685b      	ldr	r3, [r3, #4]
 8004aa0:	2203      	movs	r2, #3
 8004aa2:	4013      	ands	r3, r2
 8004aa4:	2b02      	cmp	r3, #2
 8004aa6:	d130      	bne.n	8004b0a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	689b      	ldr	r3, [r3, #8]
 8004aac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004aae:	697b      	ldr	r3, [r7, #20]
 8004ab0:	005b      	lsls	r3, r3, #1
 8004ab2:	2203      	movs	r2, #3
 8004ab4:	409a      	lsls	r2, r3
 8004ab6:	0013      	movs	r3, r2
 8004ab8:	43da      	mvns	r2, r3
 8004aba:	693b      	ldr	r3, [r7, #16]
 8004abc:	4013      	ands	r3, r2
 8004abe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	68da      	ldr	r2, [r3, #12]
 8004ac4:	697b      	ldr	r3, [r7, #20]
 8004ac6:	005b      	lsls	r3, r3, #1
 8004ac8:	409a      	lsls	r2, r3
 8004aca:	0013      	movs	r3, r2
 8004acc:	693a      	ldr	r2, [r7, #16]
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	693a      	ldr	r2, [r7, #16]
 8004ad6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004ade:	2201      	movs	r2, #1
 8004ae0:	697b      	ldr	r3, [r7, #20]
 8004ae2:	409a      	lsls	r2, r3
 8004ae4:	0013      	movs	r3, r2
 8004ae6:	43da      	mvns	r2, r3
 8004ae8:	693b      	ldr	r3, [r7, #16]
 8004aea:	4013      	ands	r3, r2
 8004aec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	091b      	lsrs	r3, r3, #4
 8004af4:	2201      	movs	r2, #1
 8004af6:	401a      	ands	r2, r3
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	409a      	lsls	r2, r3
 8004afc:	0013      	movs	r3, r2
 8004afe:	693a      	ldr	r2, [r7, #16]
 8004b00:	4313      	orrs	r3, r2
 8004b02:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	693a      	ldr	r2, [r7, #16]
 8004b08:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	2203      	movs	r2, #3
 8004b10:	4013      	ands	r3, r2
 8004b12:	2b03      	cmp	r3, #3
 8004b14:	d017      	beq.n	8004b46 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	68db      	ldr	r3, [r3, #12]
 8004b1a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004b1c:	697b      	ldr	r3, [r7, #20]
 8004b1e:	005b      	lsls	r3, r3, #1
 8004b20:	2203      	movs	r2, #3
 8004b22:	409a      	lsls	r2, r3
 8004b24:	0013      	movs	r3, r2
 8004b26:	43da      	mvns	r2, r3
 8004b28:	693b      	ldr	r3, [r7, #16]
 8004b2a:	4013      	ands	r3, r2
 8004b2c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	689a      	ldr	r2, [r3, #8]
 8004b32:	697b      	ldr	r3, [r7, #20]
 8004b34:	005b      	lsls	r3, r3, #1
 8004b36:	409a      	lsls	r2, r3
 8004b38:	0013      	movs	r3, r2
 8004b3a:	693a      	ldr	r2, [r7, #16]
 8004b3c:	4313      	orrs	r3, r2
 8004b3e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	693a      	ldr	r2, [r7, #16]
 8004b44:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	2203      	movs	r2, #3
 8004b4c:	4013      	ands	r3, r2
 8004b4e:	2b02      	cmp	r3, #2
 8004b50:	d123      	bne.n	8004b9a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004b52:	697b      	ldr	r3, [r7, #20]
 8004b54:	08da      	lsrs	r2, r3, #3
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	3208      	adds	r2, #8
 8004b5a:	0092      	lsls	r2, r2, #2
 8004b5c:	58d3      	ldr	r3, [r2, r3]
 8004b5e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004b60:	697b      	ldr	r3, [r7, #20]
 8004b62:	2207      	movs	r2, #7
 8004b64:	4013      	ands	r3, r2
 8004b66:	009b      	lsls	r3, r3, #2
 8004b68:	220f      	movs	r2, #15
 8004b6a:	409a      	lsls	r2, r3
 8004b6c:	0013      	movs	r3, r2
 8004b6e:	43da      	mvns	r2, r3
 8004b70:	693b      	ldr	r3, [r7, #16]
 8004b72:	4013      	ands	r3, r2
 8004b74:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	691a      	ldr	r2, [r3, #16]
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	2107      	movs	r1, #7
 8004b7e:	400b      	ands	r3, r1
 8004b80:	009b      	lsls	r3, r3, #2
 8004b82:	409a      	lsls	r2, r3
 8004b84:	0013      	movs	r3, r2
 8004b86:	693a      	ldr	r2, [r7, #16]
 8004b88:	4313      	orrs	r3, r2
 8004b8a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004b8c:	697b      	ldr	r3, [r7, #20]
 8004b8e:	08da      	lsrs	r2, r3, #3
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	3208      	adds	r2, #8
 8004b94:	0092      	lsls	r2, r2, #2
 8004b96:	6939      	ldr	r1, [r7, #16]
 8004b98:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004ba0:	697b      	ldr	r3, [r7, #20]
 8004ba2:	005b      	lsls	r3, r3, #1
 8004ba4:	2203      	movs	r2, #3
 8004ba6:	409a      	lsls	r2, r3
 8004ba8:	0013      	movs	r3, r2
 8004baa:	43da      	mvns	r2, r3
 8004bac:	693b      	ldr	r3, [r7, #16]
 8004bae:	4013      	ands	r3, r2
 8004bb0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	2203      	movs	r2, #3
 8004bb8:	401a      	ands	r2, r3
 8004bba:	697b      	ldr	r3, [r7, #20]
 8004bbc:	005b      	lsls	r3, r3, #1
 8004bbe:	409a      	lsls	r2, r3
 8004bc0:	0013      	movs	r3, r2
 8004bc2:	693a      	ldr	r2, [r7, #16]
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	693a      	ldr	r2, [r7, #16]
 8004bcc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	685a      	ldr	r2, [r3, #4]
 8004bd2:	23c0      	movs	r3, #192	; 0xc0
 8004bd4:	029b      	lsls	r3, r3, #10
 8004bd6:	4013      	ands	r3, r2
 8004bd8:	d100      	bne.n	8004bdc <HAL_GPIO_Init+0x174>
 8004bda:	e092      	b.n	8004d02 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8004bdc:	4a50      	ldr	r2, [pc, #320]	; (8004d20 <HAL_GPIO_Init+0x2b8>)
 8004bde:	697b      	ldr	r3, [r7, #20]
 8004be0:	089b      	lsrs	r3, r3, #2
 8004be2:	3318      	adds	r3, #24
 8004be4:	009b      	lsls	r3, r3, #2
 8004be6:	589b      	ldr	r3, [r3, r2]
 8004be8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8004bea:	697b      	ldr	r3, [r7, #20]
 8004bec:	2203      	movs	r2, #3
 8004bee:	4013      	ands	r3, r2
 8004bf0:	00db      	lsls	r3, r3, #3
 8004bf2:	220f      	movs	r2, #15
 8004bf4:	409a      	lsls	r2, r3
 8004bf6:	0013      	movs	r3, r2
 8004bf8:	43da      	mvns	r2, r3
 8004bfa:	693b      	ldr	r3, [r7, #16]
 8004bfc:	4013      	ands	r3, r2
 8004bfe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8004c00:	687a      	ldr	r2, [r7, #4]
 8004c02:	23a0      	movs	r3, #160	; 0xa0
 8004c04:	05db      	lsls	r3, r3, #23
 8004c06:	429a      	cmp	r2, r3
 8004c08:	d013      	beq.n	8004c32 <HAL_GPIO_Init+0x1ca>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	4a45      	ldr	r2, [pc, #276]	; (8004d24 <HAL_GPIO_Init+0x2bc>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d00d      	beq.n	8004c2e <HAL_GPIO_Init+0x1c6>
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	4a44      	ldr	r2, [pc, #272]	; (8004d28 <HAL_GPIO_Init+0x2c0>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d007      	beq.n	8004c2a <HAL_GPIO_Init+0x1c2>
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	4a43      	ldr	r2, [pc, #268]	; (8004d2c <HAL_GPIO_Init+0x2c4>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d101      	bne.n	8004c26 <HAL_GPIO_Init+0x1be>
 8004c22:	2303      	movs	r3, #3
 8004c24:	e006      	b.n	8004c34 <HAL_GPIO_Init+0x1cc>
 8004c26:	2305      	movs	r3, #5
 8004c28:	e004      	b.n	8004c34 <HAL_GPIO_Init+0x1cc>
 8004c2a:	2302      	movs	r3, #2
 8004c2c:	e002      	b.n	8004c34 <HAL_GPIO_Init+0x1cc>
 8004c2e:	2301      	movs	r3, #1
 8004c30:	e000      	b.n	8004c34 <HAL_GPIO_Init+0x1cc>
 8004c32:	2300      	movs	r3, #0
 8004c34:	697a      	ldr	r2, [r7, #20]
 8004c36:	2103      	movs	r1, #3
 8004c38:	400a      	ands	r2, r1
 8004c3a:	00d2      	lsls	r2, r2, #3
 8004c3c:	4093      	lsls	r3, r2
 8004c3e:	693a      	ldr	r2, [r7, #16]
 8004c40:	4313      	orrs	r3, r2
 8004c42:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8004c44:	4936      	ldr	r1, [pc, #216]	; (8004d20 <HAL_GPIO_Init+0x2b8>)
 8004c46:	697b      	ldr	r3, [r7, #20]
 8004c48:	089b      	lsrs	r3, r3, #2
 8004c4a:	3318      	adds	r3, #24
 8004c4c:	009b      	lsls	r3, r3, #2
 8004c4e:	693a      	ldr	r2, [r7, #16]
 8004c50:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004c52:	4b33      	ldr	r3, [pc, #204]	; (8004d20 <HAL_GPIO_Init+0x2b8>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	43da      	mvns	r2, r3
 8004c5c:	693b      	ldr	r3, [r7, #16]
 8004c5e:	4013      	ands	r3, r2
 8004c60:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	685a      	ldr	r2, [r3, #4]
 8004c66:	2380      	movs	r3, #128	; 0x80
 8004c68:	035b      	lsls	r3, r3, #13
 8004c6a:	4013      	ands	r3, r2
 8004c6c:	d003      	beq.n	8004c76 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8004c6e:	693a      	ldr	r2, [r7, #16]
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	4313      	orrs	r3, r2
 8004c74:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004c76:	4b2a      	ldr	r3, [pc, #168]	; (8004d20 <HAL_GPIO_Init+0x2b8>)
 8004c78:	693a      	ldr	r2, [r7, #16]
 8004c7a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8004c7c:	4b28      	ldr	r3, [pc, #160]	; (8004d20 <HAL_GPIO_Init+0x2b8>)
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	43da      	mvns	r2, r3
 8004c86:	693b      	ldr	r3, [r7, #16]
 8004c88:	4013      	ands	r3, r2
 8004c8a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	685a      	ldr	r2, [r3, #4]
 8004c90:	2380      	movs	r3, #128	; 0x80
 8004c92:	039b      	lsls	r3, r3, #14
 8004c94:	4013      	ands	r3, r2
 8004c96:	d003      	beq.n	8004ca0 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8004c98:	693a      	ldr	r2, [r7, #16]
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004ca0:	4b1f      	ldr	r3, [pc, #124]	; (8004d20 <HAL_GPIO_Init+0x2b8>)
 8004ca2:	693a      	ldr	r2, [r7, #16]
 8004ca4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004ca6:	4a1e      	ldr	r2, [pc, #120]	; (8004d20 <HAL_GPIO_Init+0x2b8>)
 8004ca8:	2384      	movs	r3, #132	; 0x84
 8004caa:	58d3      	ldr	r3, [r2, r3]
 8004cac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	43da      	mvns	r2, r3
 8004cb2:	693b      	ldr	r3, [r7, #16]
 8004cb4:	4013      	ands	r3, r2
 8004cb6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	685a      	ldr	r2, [r3, #4]
 8004cbc:	2380      	movs	r3, #128	; 0x80
 8004cbe:	029b      	lsls	r3, r3, #10
 8004cc0:	4013      	ands	r3, r2
 8004cc2:	d003      	beq.n	8004ccc <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8004cc4:	693a      	ldr	r2, [r7, #16]
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	4313      	orrs	r3, r2
 8004cca:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004ccc:	4914      	ldr	r1, [pc, #80]	; (8004d20 <HAL_GPIO_Init+0x2b8>)
 8004cce:	2284      	movs	r2, #132	; 0x84
 8004cd0:	693b      	ldr	r3, [r7, #16]
 8004cd2:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8004cd4:	4a12      	ldr	r2, [pc, #72]	; (8004d20 <HAL_GPIO_Init+0x2b8>)
 8004cd6:	2380      	movs	r3, #128	; 0x80
 8004cd8:	58d3      	ldr	r3, [r2, r3]
 8004cda:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	43da      	mvns	r2, r3
 8004ce0:	693b      	ldr	r3, [r7, #16]
 8004ce2:	4013      	ands	r3, r2
 8004ce4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	685a      	ldr	r2, [r3, #4]
 8004cea:	2380      	movs	r3, #128	; 0x80
 8004cec:	025b      	lsls	r3, r3, #9
 8004cee:	4013      	ands	r3, r2
 8004cf0:	d003      	beq.n	8004cfa <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8004cf2:	693a      	ldr	r2, [r7, #16]
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004cfa:	4909      	ldr	r1, [pc, #36]	; (8004d20 <HAL_GPIO_Init+0x2b8>)
 8004cfc:	2280      	movs	r2, #128	; 0x80
 8004cfe:	693b      	ldr	r3, [r7, #16]
 8004d00:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	3301      	adds	r3, #1
 8004d06:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	681a      	ldr	r2, [r3, #0]
 8004d0c:	697b      	ldr	r3, [r7, #20]
 8004d0e:	40da      	lsrs	r2, r3
 8004d10:	1e13      	subs	r3, r2, #0
 8004d12:	d000      	beq.n	8004d16 <HAL_GPIO_Init+0x2ae>
 8004d14:	e6b0      	b.n	8004a78 <HAL_GPIO_Init+0x10>
  }
}
 8004d16:	46c0      	nop			; (mov r8, r8)
 8004d18:	46c0      	nop			; (mov r8, r8)
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	b006      	add	sp, #24
 8004d1e:	bd80      	pop	{r7, pc}
 8004d20:	40021800 	.word	0x40021800
 8004d24:	50000400 	.word	0x50000400
 8004d28:	50000800 	.word	0x50000800
 8004d2c:	50000c00 	.word	0x50000c00

08004d30 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b082      	sub	sp, #8
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
 8004d38:	0008      	movs	r0, r1
 8004d3a:	0011      	movs	r1, r2
 8004d3c:	1cbb      	adds	r3, r7, #2
 8004d3e:	1c02      	adds	r2, r0, #0
 8004d40:	801a      	strh	r2, [r3, #0]
 8004d42:	1c7b      	adds	r3, r7, #1
 8004d44:	1c0a      	adds	r2, r1, #0
 8004d46:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004d48:	1c7b      	adds	r3, r7, #1
 8004d4a:	781b      	ldrb	r3, [r3, #0]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d004      	beq.n	8004d5a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004d50:	1cbb      	adds	r3, r7, #2
 8004d52:	881a      	ldrh	r2, [r3, #0]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004d58:	e003      	b.n	8004d62 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004d5a:	1cbb      	adds	r3, r7, #2
 8004d5c:	881a      	ldrh	r2, [r3, #0]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004d62:	46c0      	nop			; (mov r8, r8)
 8004d64:	46bd      	mov	sp, r7
 8004d66:	b002      	add	sp, #8
 8004d68:	bd80      	pop	{r7, pc}
	...

08004d6c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b082      	sub	sp, #8
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	0002      	movs	r2, r0
 8004d74:	1dbb      	adds	r3, r7, #6
 8004d76:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8004d78:	4b10      	ldr	r3, [pc, #64]	; (8004dbc <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8004d7a:	68db      	ldr	r3, [r3, #12]
 8004d7c:	1dba      	adds	r2, r7, #6
 8004d7e:	8812      	ldrh	r2, [r2, #0]
 8004d80:	4013      	ands	r3, r2
 8004d82:	d008      	beq.n	8004d96 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8004d84:	4b0d      	ldr	r3, [pc, #52]	; (8004dbc <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8004d86:	1dba      	adds	r2, r7, #6
 8004d88:	8812      	ldrh	r2, [r2, #0]
 8004d8a:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8004d8c:	1dbb      	adds	r3, r7, #6
 8004d8e:	881b      	ldrh	r3, [r3, #0]
 8004d90:	0018      	movs	r0, r3
 8004d92:	f7fe ff81 	bl	8003c98 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8004d96:	4b09      	ldr	r3, [pc, #36]	; (8004dbc <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8004d98:	691b      	ldr	r3, [r3, #16]
 8004d9a:	1dba      	adds	r2, r7, #6
 8004d9c:	8812      	ldrh	r2, [r2, #0]
 8004d9e:	4013      	ands	r3, r2
 8004da0:	d008      	beq.n	8004db4 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8004da2:	4b06      	ldr	r3, [pc, #24]	; (8004dbc <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8004da4:	1dba      	adds	r2, r7, #6
 8004da6:	8812      	ldrh	r2, [r2, #0]
 8004da8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8004daa:	1dbb      	adds	r3, r7, #6
 8004dac:	881b      	ldrh	r3, [r3, #0]
 8004dae:	0018      	movs	r0, r3
 8004db0:	f7fe ff84 	bl	8003cbc <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8004db4:	46c0      	nop			; (mov r8, r8)
 8004db6:	46bd      	mov	sp, r7
 8004db8:	b002      	add	sp, #8
 8004dba:	bd80      	pop	{r7, pc}
 8004dbc:	40021800 	.word	0x40021800

08004dc0 <HAL_PWR_EnterSTOPMode>:
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop 0 or Stop 1 mode with WFE
  *                                         instruction.
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b082      	sub	sp, #8
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
 8004dc8:	000a      	movs	r2, r1
 8004dca:	1cfb      	adds	r3, r7, #3
 8004dcc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  if (Regulator != PWR_MAINREGULATOR_ON)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d009      	beq.n	8004de8 <HAL_PWR_EnterSTOPMode+0x28>
  {
    /* Stop mode with Low-Power Regulator */
    MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP1);
 8004dd4:	4b14      	ldr	r3, [pc, #80]	; (8004e28 <HAL_PWR_EnterSTOPMode+0x68>)
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	2207      	movs	r2, #7
 8004dda:	4393      	bics	r3, r2
 8004ddc:	001a      	movs	r2, r3
 8004dde:	4b12      	ldr	r3, [pc, #72]	; (8004e28 <HAL_PWR_EnterSTOPMode+0x68>)
 8004de0:	2101      	movs	r1, #1
 8004de2:	430a      	orrs	r2, r1
 8004de4:	601a      	str	r2, [r3, #0]
 8004de6:	e005      	b.n	8004df4 <HAL_PWR_EnterSTOPMode+0x34>
  }
  else
  {
    /* Stop mode with Main Regulator */
    MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP0);
 8004de8:	4b0f      	ldr	r3, [pc, #60]	; (8004e28 <HAL_PWR_EnterSTOPMode+0x68>)
 8004dea:	681a      	ldr	r2, [r3, #0]
 8004dec:	4b0e      	ldr	r3, [pc, #56]	; (8004e28 <HAL_PWR_EnterSTOPMode+0x68>)
 8004dee:	2107      	movs	r1, #7
 8004df0:	438a      	bics	r2, r1
 8004df2:	601a      	str	r2, [r3, #0]
  }

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004df4:	4b0d      	ldr	r3, [pc, #52]	; (8004e2c <HAL_PWR_EnterSTOPMode+0x6c>)
 8004df6:	691a      	ldr	r2, [r3, #16]
 8004df8:	4b0c      	ldr	r3, [pc, #48]	; (8004e2c <HAL_PWR_EnterSTOPMode+0x6c>)
 8004dfa:	2104      	movs	r1, #4
 8004dfc:	430a      	orrs	r2, r1
 8004dfe:	611a      	str	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8004e00:	1cfb      	adds	r3, r7, #3
 8004e02:	781b      	ldrb	r3, [r3, #0]
 8004e04:	2b01      	cmp	r3, #1
 8004e06:	d101      	bne.n	8004e0c <HAL_PWR_EnterSTOPMode+0x4c>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8004e08:	bf30      	wfi
 8004e0a:	e002      	b.n	8004e12 <HAL_PWR_EnterSTOPMode+0x52>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8004e0c:	bf40      	sev
    __WFE();
 8004e0e:	bf20      	wfe
    __WFE();
 8004e10:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004e12:	4b06      	ldr	r3, [pc, #24]	; (8004e2c <HAL_PWR_EnterSTOPMode+0x6c>)
 8004e14:	691a      	ldr	r2, [r3, #16]
 8004e16:	4b05      	ldr	r3, [pc, #20]	; (8004e2c <HAL_PWR_EnterSTOPMode+0x6c>)
 8004e18:	2104      	movs	r1, #4
 8004e1a:	438a      	bics	r2, r1
 8004e1c:	611a      	str	r2, [r3, #16]
}
 8004e1e:	46c0      	nop			; (mov r8, r8)
 8004e20:	46bd      	mov	sp, r7
 8004e22:	b002      	add	sp, #8
 8004e24:	bd80      	pop	{r7, pc}
 8004e26:	46c0      	nop			; (mov r8, r8)
 8004e28:	40007000 	.word	0x40007000
 8004e2c:	e000ed00 	.word	0xe000ed00

08004e30 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b084      	sub	sp, #16
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8004e38:	4b19      	ldr	r3, [pc, #100]	; (8004ea0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4a19      	ldr	r2, [pc, #100]	; (8004ea4 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8004e3e:	4013      	ands	r3, r2
 8004e40:	0019      	movs	r1, r3
 8004e42:	4b17      	ldr	r3, [pc, #92]	; (8004ea0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004e44:	687a      	ldr	r2, [r7, #4]
 8004e46:	430a      	orrs	r2, r1
 8004e48:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004e4a:	687a      	ldr	r2, [r7, #4]
 8004e4c:	2380      	movs	r3, #128	; 0x80
 8004e4e:	009b      	lsls	r3, r3, #2
 8004e50:	429a      	cmp	r2, r3
 8004e52:	d11f      	bne.n	8004e94 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8004e54:	4b14      	ldr	r3, [pc, #80]	; (8004ea8 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8004e56:	681a      	ldr	r2, [r3, #0]
 8004e58:	0013      	movs	r3, r2
 8004e5a:	005b      	lsls	r3, r3, #1
 8004e5c:	189b      	adds	r3, r3, r2
 8004e5e:	005b      	lsls	r3, r3, #1
 8004e60:	4912      	ldr	r1, [pc, #72]	; (8004eac <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8004e62:	0018      	movs	r0, r3
 8004e64:	f7fb f972 	bl	800014c <__udivsi3>
 8004e68:	0003      	movs	r3, r0
 8004e6a:	3301      	adds	r3, #1
 8004e6c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004e6e:	e008      	b.n	8004e82 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d003      	beq.n	8004e7e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	3b01      	subs	r3, #1
 8004e7a:	60fb      	str	r3, [r7, #12]
 8004e7c:	e001      	b.n	8004e82 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8004e7e:	2303      	movs	r3, #3
 8004e80:	e009      	b.n	8004e96 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004e82:	4b07      	ldr	r3, [pc, #28]	; (8004ea0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004e84:	695a      	ldr	r2, [r3, #20]
 8004e86:	2380      	movs	r3, #128	; 0x80
 8004e88:	00db      	lsls	r3, r3, #3
 8004e8a:	401a      	ands	r2, r3
 8004e8c:	2380      	movs	r3, #128	; 0x80
 8004e8e:	00db      	lsls	r3, r3, #3
 8004e90:	429a      	cmp	r2, r3
 8004e92:	d0ed      	beq.n	8004e70 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8004e94:	2300      	movs	r3, #0
}
 8004e96:	0018      	movs	r0, r3
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	b004      	add	sp, #16
 8004e9c:	bd80      	pop	{r7, pc}
 8004e9e:	46c0      	nop			; (mov r8, r8)
 8004ea0:	40007000 	.word	0x40007000
 8004ea4:	fffff9ff 	.word	0xfffff9ff
 8004ea8:	20000048 	.word	0x20000048
 8004eac:	000f4240 	.word	0x000f4240

08004eb0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8004eb4:	4b03      	ldr	r3, [pc, #12]	; (8004ec4 <LL_RCC_GetAPB1Prescaler+0x14>)
 8004eb6:	689a      	ldr	r2, [r3, #8]
 8004eb8:	23e0      	movs	r3, #224	; 0xe0
 8004eba:	01db      	lsls	r3, r3, #7
 8004ebc:	4013      	ands	r3, r2
}
 8004ebe:	0018      	movs	r0, r3
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}
 8004ec4:	40021000 	.word	0x40021000

08004ec8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b088      	sub	sp, #32
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d101      	bne.n	8004eda <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	e2f3      	b.n	80054c2 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	2201      	movs	r2, #1
 8004ee0:	4013      	ands	r3, r2
 8004ee2:	d100      	bne.n	8004ee6 <HAL_RCC_OscConfig+0x1e>
 8004ee4:	e07c      	b.n	8004fe0 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004ee6:	4bc3      	ldr	r3, [pc, #780]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8004ee8:	689b      	ldr	r3, [r3, #8]
 8004eea:	2238      	movs	r2, #56	; 0x38
 8004eec:	4013      	ands	r3, r2
 8004eee:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ef0:	4bc0      	ldr	r3, [pc, #768]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8004ef2:	68db      	ldr	r3, [r3, #12]
 8004ef4:	2203      	movs	r2, #3
 8004ef6:	4013      	ands	r3, r2
 8004ef8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8004efa:	69bb      	ldr	r3, [r7, #24]
 8004efc:	2b10      	cmp	r3, #16
 8004efe:	d102      	bne.n	8004f06 <HAL_RCC_OscConfig+0x3e>
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	2b03      	cmp	r3, #3
 8004f04:	d002      	beq.n	8004f0c <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8004f06:	69bb      	ldr	r3, [r7, #24]
 8004f08:	2b08      	cmp	r3, #8
 8004f0a:	d10b      	bne.n	8004f24 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f0c:	4bb9      	ldr	r3, [pc, #740]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8004f0e:	681a      	ldr	r2, [r3, #0]
 8004f10:	2380      	movs	r3, #128	; 0x80
 8004f12:	029b      	lsls	r3, r3, #10
 8004f14:	4013      	ands	r3, r2
 8004f16:	d062      	beq.n	8004fde <HAL_RCC_OscConfig+0x116>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	685b      	ldr	r3, [r3, #4]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d15e      	bne.n	8004fde <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8004f20:	2301      	movs	r3, #1
 8004f22:	e2ce      	b.n	80054c2 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	685a      	ldr	r2, [r3, #4]
 8004f28:	2380      	movs	r3, #128	; 0x80
 8004f2a:	025b      	lsls	r3, r3, #9
 8004f2c:	429a      	cmp	r2, r3
 8004f2e:	d107      	bne.n	8004f40 <HAL_RCC_OscConfig+0x78>
 8004f30:	4bb0      	ldr	r3, [pc, #704]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8004f32:	681a      	ldr	r2, [r3, #0]
 8004f34:	4baf      	ldr	r3, [pc, #700]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8004f36:	2180      	movs	r1, #128	; 0x80
 8004f38:	0249      	lsls	r1, r1, #9
 8004f3a:	430a      	orrs	r2, r1
 8004f3c:	601a      	str	r2, [r3, #0]
 8004f3e:	e020      	b.n	8004f82 <HAL_RCC_OscConfig+0xba>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	685a      	ldr	r2, [r3, #4]
 8004f44:	23a0      	movs	r3, #160	; 0xa0
 8004f46:	02db      	lsls	r3, r3, #11
 8004f48:	429a      	cmp	r2, r3
 8004f4a:	d10e      	bne.n	8004f6a <HAL_RCC_OscConfig+0xa2>
 8004f4c:	4ba9      	ldr	r3, [pc, #676]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8004f4e:	681a      	ldr	r2, [r3, #0]
 8004f50:	4ba8      	ldr	r3, [pc, #672]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8004f52:	2180      	movs	r1, #128	; 0x80
 8004f54:	02c9      	lsls	r1, r1, #11
 8004f56:	430a      	orrs	r2, r1
 8004f58:	601a      	str	r2, [r3, #0]
 8004f5a:	4ba6      	ldr	r3, [pc, #664]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8004f5c:	681a      	ldr	r2, [r3, #0]
 8004f5e:	4ba5      	ldr	r3, [pc, #660]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8004f60:	2180      	movs	r1, #128	; 0x80
 8004f62:	0249      	lsls	r1, r1, #9
 8004f64:	430a      	orrs	r2, r1
 8004f66:	601a      	str	r2, [r3, #0]
 8004f68:	e00b      	b.n	8004f82 <HAL_RCC_OscConfig+0xba>
 8004f6a:	4ba2      	ldr	r3, [pc, #648]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8004f6c:	681a      	ldr	r2, [r3, #0]
 8004f6e:	4ba1      	ldr	r3, [pc, #644]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8004f70:	49a1      	ldr	r1, [pc, #644]	; (80051f8 <HAL_RCC_OscConfig+0x330>)
 8004f72:	400a      	ands	r2, r1
 8004f74:	601a      	str	r2, [r3, #0]
 8004f76:	4b9f      	ldr	r3, [pc, #636]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8004f78:	681a      	ldr	r2, [r3, #0]
 8004f7a:	4b9e      	ldr	r3, [pc, #632]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8004f7c:	499f      	ldr	r1, [pc, #636]	; (80051fc <HAL_RCC_OscConfig+0x334>)
 8004f7e:	400a      	ands	r2, r1
 8004f80:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	685b      	ldr	r3, [r3, #4]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d014      	beq.n	8004fb4 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f8a:	f7ff f9dd 	bl	8004348 <HAL_GetTick>
 8004f8e:	0003      	movs	r3, r0
 8004f90:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f92:	e008      	b.n	8004fa6 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f94:	f7ff f9d8 	bl	8004348 <HAL_GetTick>
 8004f98:	0002      	movs	r2, r0
 8004f9a:	693b      	ldr	r3, [r7, #16]
 8004f9c:	1ad3      	subs	r3, r2, r3
 8004f9e:	2b64      	cmp	r3, #100	; 0x64
 8004fa0:	d901      	bls.n	8004fa6 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8004fa2:	2303      	movs	r3, #3
 8004fa4:	e28d      	b.n	80054c2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004fa6:	4b93      	ldr	r3, [pc, #588]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8004fa8:	681a      	ldr	r2, [r3, #0]
 8004faa:	2380      	movs	r3, #128	; 0x80
 8004fac:	029b      	lsls	r3, r3, #10
 8004fae:	4013      	ands	r3, r2
 8004fb0:	d0f0      	beq.n	8004f94 <HAL_RCC_OscConfig+0xcc>
 8004fb2:	e015      	b.n	8004fe0 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fb4:	f7ff f9c8 	bl	8004348 <HAL_GetTick>
 8004fb8:	0003      	movs	r3, r0
 8004fba:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004fbc:	e008      	b.n	8004fd0 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004fbe:	f7ff f9c3 	bl	8004348 <HAL_GetTick>
 8004fc2:	0002      	movs	r2, r0
 8004fc4:	693b      	ldr	r3, [r7, #16]
 8004fc6:	1ad3      	subs	r3, r2, r3
 8004fc8:	2b64      	cmp	r3, #100	; 0x64
 8004fca:	d901      	bls.n	8004fd0 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8004fcc:	2303      	movs	r3, #3
 8004fce:	e278      	b.n	80054c2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004fd0:	4b88      	ldr	r3, [pc, #544]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8004fd2:	681a      	ldr	r2, [r3, #0]
 8004fd4:	2380      	movs	r3, #128	; 0x80
 8004fd6:	029b      	lsls	r3, r3, #10
 8004fd8:	4013      	ands	r3, r2
 8004fda:	d1f0      	bne.n	8004fbe <HAL_RCC_OscConfig+0xf6>
 8004fdc:	e000      	b.n	8004fe0 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fde:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	2202      	movs	r2, #2
 8004fe6:	4013      	ands	r3, r2
 8004fe8:	d100      	bne.n	8004fec <HAL_RCC_OscConfig+0x124>
 8004fea:	e099      	b.n	8005120 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004fec:	4b81      	ldr	r3, [pc, #516]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8004fee:	689b      	ldr	r3, [r3, #8]
 8004ff0:	2238      	movs	r2, #56	; 0x38
 8004ff2:	4013      	ands	r3, r2
 8004ff4:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ff6:	4b7f      	ldr	r3, [pc, #508]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8004ff8:	68db      	ldr	r3, [r3, #12]
 8004ffa:	2203      	movs	r2, #3
 8004ffc:	4013      	ands	r3, r2
 8004ffe:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8005000:	69bb      	ldr	r3, [r7, #24]
 8005002:	2b10      	cmp	r3, #16
 8005004:	d102      	bne.n	800500c <HAL_RCC_OscConfig+0x144>
 8005006:	697b      	ldr	r3, [r7, #20]
 8005008:	2b02      	cmp	r3, #2
 800500a:	d002      	beq.n	8005012 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800500c:	69bb      	ldr	r3, [r7, #24]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d135      	bne.n	800507e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005012:	4b78      	ldr	r3, [pc, #480]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8005014:	681a      	ldr	r2, [r3, #0]
 8005016:	2380      	movs	r3, #128	; 0x80
 8005018:	00db      	lsls	r3, r3, #3
 800501a:	4013      	ands	r3, r2
 800501c:	d005      	beq.n	800502a <HAL_RCC_OscConfig+0x162>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	68db      	ldr	r3, [r3, #12]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d101      	bne.n	800502a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8005026:	2301      	movs	r3, #1
 8005028:	e24b      	b.n	80054c2 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800502a:	4b72      	ldr	r3, [pc, #456]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	4a74      	ldr	r2, [pc, #464]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 8005030:	4013      	ands	r3, r2
 8005032:	0019      	movs	r1, r3
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	695b      	ldr	r3, [r3, #20]
 8005038:	021a      	lsls	r2, r3, #8
 800503a:	4b6e      	ldr	r3, [pc, #440]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 800503c:	430a      	orrs	r2, r1
 800503e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005040:	69bb      	ldr	r3, [r7, #24]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d112      	bne.n	800506c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8005046:	4b6b      	ldr	r3, [pc, #428]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	4a6e      	ldr	r2, [pc, #440]	; (8005204 <HAL_RCC_OscConfig+0x33c>)
 800504c:	4013      	ands	r3, r2
 800504e:	0019      	movs	r1, r3
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	691a      	ldr	r2, [r3, #16]
 8005054:	4b67      	ldr	r3, [pc, #412]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8005056:	430a      	orrs	r2, r1
 8005058:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800505a:	4b66      	ldr	r3, [pc, #408]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	0adb      	lsrs	r3, r3, #11
 8005060:	2207      	movs	r2, #7
 8005062:	4013      	ands	r3, r2
 8005064:	4a68      	ldr	r2, [pc, #416]	; (8005208 <HAL_RCC_OscConfig+0x340>)
 8005066:	40da      	lsrs	r2, r3
 8005068:	4b68      	ldr	r3, [pc, #416]	; (800520c <HAL_RCC_OscConfig+0x344>)
 800506a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800506c:	4b68      	ldr	r3, [pc, #416]	; (8005210 <HAL_RCC_OscConfig+0x348>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	0018      	movs	r0, r3
 8005072:	f7ff f90d 	bl	8004290 <HAL_InitTick>
 8005076:	1e03      	subs	r3, r0, #0
 8005078:	d051      	beq.n	800511e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800507a:	2301      	movs	r3, #1
 800507c:	e221      	b.n	80054c2 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	68db      	ldr	r3, [r3, #12]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d030      	beq.n	80050e8 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8005086:	4b5b      	ldr	r3, [pc, #364]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a5e      	ldr	r2, [pc, #376]	; (8005204 <HAL_RCC_OscConfig+0x33c>)
 800508c:	4013      	ands	r3, r2
 800508e:	0019      	movs	r1, r3
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	691a      	ldr	r2, [r3, #16]
 8005094:	4b57      	ldr	r3, [pc, #348]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8005096:	430a      	orrs	r2, r1
 8005098:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800509a:	4b56      	ldr	r3, [pc, #344]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 800509c:	681a      	ldr	r2, [r3, #0]
 800509e:	4b55      	ldr	r3, [pc, #340]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 80050a0:	2180      	movs	r1, #128	; 0x80
 80050a2:	0049      	lsls	r1, r1, #1
 80050a4:	430a      	orrs	r2, r1
 80050a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050a8:	f7ff f94e 	bl	8004348 <HAL_GetTick>
 80050ac:	0003      	movs	r3, r0
 80050ae:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80050b0:	e008      	b.n	80050c4 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050b2:	f7ff f949 	bl	8004348 <HAL_GetTick>
 80050b6:	0002      	movs	r2, r0
 80050b8:	693b      	ldr	r3, [r7, #16]
 80050ba:	1ad3      	subs	r3, r2, r3
 80050bc:	2b02      	cmp	r3, #2
 80050be:	d901      	bls.n	80050c4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80050c0:	2303      	movs	r3, #3
 80050c2:	e1fe      	b.n	80054c2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80050c4:	4b4b      	ldr	r3, [pc, #300]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 80050c6:	681a      	ldr	r2, [r3, #0]
 80050c8:	2380      	movs	r3, #128	; 0x80
 80050ca:	00db      	lsls	r3, r3, #3
 80050cc:	4013      	ands	r3, r2
 80050ce:	d0f0      	beq.n	80050b2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050d0:	4b48      	ldr	r3, [pc, #288]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 80050d2:	685b      	ldr	r3, [r3, #4]
 80050d4:	4a4a      	ldr	r2, [pc, #296]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 80050d6:	4013      	ands	r3, r2
 80050d8:	0019      	movs	r1, r3
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	695b      	ldr	r3, [r3, #20]
 80050de:	021a      	lsls	r2, r3, #8
 80050e0:	4b44      	ldr	r3, [pc, #272]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 80050e2:	430a      	orrs	r2, r1
 80050e4:	605a      	str	r2, [r3, #4]
 80050e6:	e01b      	b.n	8005120 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80050e8:	4b42      	ldr	r3, [pc, #264]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 80050ea:	681a      	ldr	r2, [r3, #0]
 80050ec:	4b41      	ldr	r3, [pc, #260]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 80050ee:	4949      	ldr	r1, [pc, #292]	; (8005214 <HAL_RCC_OscConfig+0x34c>)
 80050f0:	400a      	ands	r2, r1
 80050f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050f4:	f7ff f928 	bl	8004348 <HAL_GetTick>
 80050f8:	0003      	movs	r3, r0
 80050fa:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80050fc:	e008      	b.n	8005110 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050fe:	f7ff f923 	bl	8004348 <HAL_GetTick>
 8005102:	0002      	movs	r2, r0
 8005104:	693b      	ldr	r3, [r7, #16]
 8005106:	1ad3      	subs	r3, r2, r3
 8005108:	2b02      	cmp	r3, #2
 800510a:	d901      	bls.n	8005110 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800510c:	2303      	movs	r3, #3
 800510e:	e1d8      	b.n	80054c2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005110:	4b38      	ldr	r3, [pc, #224]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8005112:	681a      	ldr	r2, [r3, #0]
 8005114:	2380      	movs	r3, #128	; 0x80
 8005116:	00db      	lsls	r3, r3, #3
 8005118:	4013      	ands	r3, r2
 800511a:	d1f0      	bne.n	80050fe <HAL_RCC_OscConfig+0x236>
 800511c:	e000      	b.n	8005120 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800511e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	2208      	movs	r2, #8
 8005126:	4013      	ands	r3, r2
 8005128:	d047      	beq.n	80051ba <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800512a:	4b32      	ldr	r3, [pc, #200]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 800512c:	689b      	ldr	r3, [r3, #8]
 800512e:	2238      	movs	r2, #56	; 0x38
 8005130:	4013      	ands	r3, r2
 8005132:	2b18      	cmp	r3, #24
 8005134:	d10a      	bne.n	800514c <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8005136:	4b2f      	ldr	r3, [pc, #188]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8005138:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800513a:	2202      	movs	r2, #2
 800513c:	4013      	ands	r3, r2
 800513e:	d03c      	beq.n	80051ba <HAL_RCC_OscConfig+0x2f2>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	699b      	ldr	r3, [r3, #24]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d138      	bne.n	80051ba <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8005148:	2301      	movs	r3, #1
 800514a:	e1ba      	b.n	80054c2 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	699b      	ldr	r3, [r3, #24]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d019      	beq.n	8005188 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8005154:	4b27      	ldr	r3, [pc, #156]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8005156:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005158:	4b26      	ldr	r3, [pc, #152]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 800515a:	2101      	movs	r1, #1
 800515c:	430a      	orrs	r2, r1
 800515e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005160:	f7ff f8f2 	bl	8004348 <HAL_GetTick>
 8005164:	0003      	movs	r3, r0
 8005166:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005168:	e008      	b.n	800517c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800516a:	f7ff f8ed 	bl	8004348 <HAL_GetTick>
 800516e:	0002      	movs	r2, r0
 8005170:	693b      	ldr	r3, [r7, #16]
 8005172:	1ad3      	subs	r3, r2, r3
 8005174:	2b02      	cmp	r3, #2
 8005176:	d901      	bls.n	800517c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8005178:	2303      	movs	r3, #3
 800517a:	e1a2      	b.n	80054c2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800517c:	4b1d      	ldr	r3, [pc, #116]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 800517e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005180:	2202      	movs	r2, #2
 8005182:	4013      	ands	r3, r2
 8005184:	d0f1      	beq.n	800516a <HAL_RCC_OscConfig+0x2a2>
 8005186:	e018      	b.n	80051ba <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8005188:	4b1a      	ldr	r3, [pc, #104]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 800518a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800518c:	4b19      	ldr	r3, [pc, #100]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 800518e:	2101      	movs	r1, #1
 8005190:	438a      	bics	r2, r1
 8005192:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005194:	f7ff f8d8 	bl	8004348 <HAL_GetTick>
 8005198:	0003      	movs	r3, r0
 800519a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800519c:	e008      	b.n	80051b0 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800519e:	f7ff f8d3 	bl	8004348 <HAL_GetTick>
 80051a2:	0002      	movs	r2, r0
 80051a4:	693b      	ldr	r3, [r7, #16]
 80051a6:	1ad3      	subs	r3, r2, r3
 80051a8:	2b02      	cmp	r3, #2
 80051aa:	d901      	bls.n	80051b0 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80051ac:	2303      	movs	r3, #3
 80051ae:	e188      	b.n	80054c2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80051b0:	4b10      	ldr	r3, [pc, #64]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 80051b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051b4:	2202      	movs	r2, #2
 80051b6:	4013      	ands	r3, r2
 80051b8:	d1f1      	bne.n	800519e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	2204      	movs	r2, #4
 80051c0:	4013      	ands	r3, r2
 80051c2:	d100      	bne.n	80051c6 <HAL_RCC_OscConfig+0x2fe>
 80051c4:	e0c6      	b.n	8005354 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051c6:	231f      	movs	r3, #31
 80051c8:	18fb      	adds	r3, r7, r3
 80051ca:	2200      	movs	r2, #0
 80051cc:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80051ce:	4b09      	ldr	r3, [pc, #36]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 80051d0:	689b      	ldr	r3, [r3, #8]
 80051d2:	2238      	movs	r2, #56	; 0x38
 80051d4:	4013      	ands	r3, r2
 80051d6:	2b20      	cmp	r3, #32
 80051d8:	d11e      	bne.n	8005218 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80051da:	4b06      	ldr	r3, [pc, #24]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 80051dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051de:	2202      	movs	r2, #2
 80051e0:	4013      	ands	r3, r2
 80051e2:	d100      	bne.n	80051e6 <HAL_RCC_OscConfig+0x31e>
 80051e4:	e0b6      	b.n	8005354 <HAL_RCC_OscConfig+0x48c>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	689b      	ldr	r3, [r3, #8]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d000      	beq.n	80051f0 <HAL_RCC_OscConfig+0x328>
 80051ee:	e0b1      	b.n	8005354 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80051f0:	2301      	movs	r3, #1
 80051f2:	e166      	b.n	80054c2 <HAL_RCC_OscConfig+0x5fa>
 80051f4:	40021000 	.word	0x40021000
 80051f8:	fffeffff 	.word	0xfffeffff
 80051fc:	fffbffff 	.word	0xfffbffff
 8005200:	ffff80ff 	.word	0xffff80ff
 8005204:	ffffc7ff 	.word	0xffffc7ff
 8005208:	00f42400 	.word	0x00f42400
 800520c:	20000048 	.word	0x20000048
 8005210:	2000004c 	.word	0x2000004c
 8005214:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005218:	4bac      	ldr	r3, [pc, #688]	; (80054cc <HAL_RCC_OscConfig+0x604>)
 800521a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800521c:	2380      	movs	r3, #128	; 0x80
 800521e:	055b      	lsls	r3, r3, #21
 8005220:	4013      	ands	r3, r2
 8005222:	d101      	bne.n	8005228 <HAL_RCC_OscConfig+0x360>
 8005224:	2301      	movs	r3, #1
 8005226:	e000      	b.n	800522a <HAL_RCC_OscConfig+0x362>
 8005228:	2300      	movs	r3, #0
 800522a:	2b00      	cmp	r3, #0
 800522c:	d011      	beq.n	8005252 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800522e:	4ba7      	ldr	r3, [pc, #668]	; (80054cc <HAL_RCC_OscConfig+0x604>)
 8005230:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005232:	4ba6      	ldr	r3, [pc, #664]	; (80054cc <HAL_RCC_OscConfig+0x604>)
 8005234:	2180      	movs	r1, #128	; 0x80
 8005236:	0549      	lsls	r1, r1, #21
 8005238:	430a      	orrs	r2, r1
 800523a:	63da      	str	r2, [r3, #60]	; 0x3c
 800523c:	4ba3      	ldr	r3, [pc, #652]	; (80054cc <HAL_RCC_OscConfig+0x604>)
 800523e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005240:	2380      	movs	r3, #128	; 0x80
 8005242:	055b      	lsls	r3, r3, #21
 8005244:	4013      	ands	r3, r2
 8005246:	60fb      	str	r3, [r7, #12]
 8005248:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800524a:	231f      	movs	r3, #31
 800524c:	18fb      	adds	r3, r7, r3
 800524e:	2201      	movs	r2, #1
 8005250:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005252:	4b9f      	ldr	r3, [pc, #636]	; (80054d0 <HAL_RCC_OscConfig+0x608>)
 8005254:	681a      	ldr	r2, [r3, #0]
 8005256:	2380      	movs	r3, #128	; 0x80
 8005258:	005b      	lsls	r3, r3, #1
 800525a:	4013      	ands	r3, r2
 800525c:	d11a      	bne.n	8005294 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800525e:	4b9c      	ldr	r3, [pc, #624]	; (80054d0 <HAL_RCC_OscConfig+0x608>)
 8005260:	681a      	ldr	r2, [r3, #0]
 8005262:	4b9b      	ldr	r3, [pc, #620]	; (80054d0 <HAL_RCC_OscConfig+0x608>)
 8005264:	2180      	movs	r1, #128	; 0x80
 8005266:	0049      	lsls	r1, r1, #1
 8005268:	430a      	orrs	r2, r1
 800526a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800526c:	f7ff f86c 	bl	8004348 <HAL_GetTick>
 8005270:	0003      	movs	r3, r0
 8005272:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005274:	e008      	b.n	8005288 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005276:	f7ff f867 	bl	8004348 <HAL_GetTick>
 800527a:	0002      	movs	r2, r0
 800527c:	693b      	ldr	r3, [r7, #16]
 800527e:	1ad3      	subs	r3, r2, r3
 8005280:	2b02      	cmp	r3, #2
 8005282:	d901      	bls.n	8005288 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8005284:	2303      	movs	r3, #3
 8005286:	e11c      	b.n	80054c2 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005288:	4b91      	ldr	r3, [pc, #580]	; (80054d0 <HAL_RCC_OscConfig+0x608>)
 800528a:	681a      	ldr	r2, [r3, #0]
 800528c:	2380      	movs	r3, #128	; 0x80
 800528e:	005b      	lsls	r3, r3, #1
 8005290:	4013      	ands	r3, r2
 8005292:	d0f0      	beq.n	8005276 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	689b      	ldr	r3, [r3, #8]
 8005298:	2b01      	cmp	r3, #1
 800529a:	d106      	bne.n	80052aa <HAL_RCC_OscConfig+0x3e2>
 800529c:	4b8b      	ldr	r3, [pc, #556]	; (80054cc <HAL_RCC_OscConfig+0x604>)
 800529e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80052a0:	4b8a      	ldr	r3, [pc, #552]	; (80054cc <HAL_RCC_OscConfig+0x604>)
 80052a2:	2101      	movs	r1, #1
 80052a4:	430a      	orrs	r2, r1
 80052a6:	65da      	str	r2, [r3, #92]	; 0x5c
 80052a8:	e01c      	b.n	80052e4 <HAL_RCC_OscConfig+0x41c>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	689b      	ldr	r3, [r3, #8]
 80052ae:	2b05      	cmp	r3, #5
 80052b0:	d10c      	bne.n	80052cc <HAL_RCC_OscConfig+0x404>
 80052b2:	4b86      	ldr	r3, [pc, #536]	; (80054cc <HAL_RCC_OscConfig+0x604>)
 80052b4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80052b6:	4b85      	ldr	r3, [pc, #532]	; (80054cc <HAL_RCC_OscConfig+0x604>)
 80052b8:	2104      	movs	r1, #4
 80052ba:	430a      	orrs	r2, r1
 80052bc:	65da      	str	r2, [r3, #92]	; 0x5c
 80052be:	4b83      	ldr	r3, [pc, #524]	; (80054cc <HAL_RCC_OscConfig+0x604>)
 80052c0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80052c2:	4b82      	ldr	r3, [pc, #520]	; (80054cc <HAL_RCC_OscConfig+0x604>)
 80052c4:	2101      	movs	r1, #1
 80052c6:	430a      	orrs	r2, r1
 80052c8:	65da      	str	r2, [r3, #92]	; 0x5c
 80052ca:	e00b      	b.n	80052e4 <HAL_RCC_OscConfig+0x41c>
 80052cc:	4b7f      	ldr	r3, [pc, #508]	; (80054cc <HAL_RCC_OscConfig+0x604>)
 80052ce:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80052d0:	4b7e      	ldr	r3, [pc, #504]	; (80054cc <HAL_RCC_OscConfig+0x604>)
 80052d2:	2101      	movs	r1, #1
 80052d4:	438a      	bics	r2, r1
 80052d6:	65da      	str	r2, [r3, #92]	; 0x5c
 80052d8:	4b7c      	ldr	r3, [pc, #496]	; (80054cc <HAL_RCC_OscConfig+0x604>)
 80052da:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80052dc:	4b7b      	ldr	r3, [pc, #492]	; (80054cc <HAL_RCC_OscConfig+0x604>)
 80052de:	2104      	movs	r1, #4
 80052e0:	438a      	bics	r2, r1
 80052e2:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	689b      	ldr	r3, [r3, #8]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d014      	beq.n	8005316 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052ec:	f7ff f82c 	bl	8004348 <HAL_GetTick>
 80052f0:	0003      	movs	r3, r0
 80052f2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80052f4:	e009      	b.n	800530a <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052f6:	f7ff f827 	bl	8004348 <HAL_GetTick>
 80052fa:	0002      	movs	r2, r0
 80052fc:	693b      	ldr	r3, [r7, #16]
 80052fe:	1ad3      	subs	r3, r2, r3
 8005300:	4a74      	ldr	r2, [pc, #464]	; (80054d4 <HAL_RCC_OscConfig+0x60c>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d901      	bls.n	800530a <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8005306:	2303      	movs	r3, #3
 8005308:	e0db      	b.n	80054c2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800530a:	4b70      	ldr	r3, [pc, #448]	; (80054cc <HAL_RCC_OscConfig+0x604>)
 800530c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800530e:	2202      	movs	r2, #2
 8005310:	4013      	ands	r3, r2
 8005312:	d0f0      	beq.n	80052f6 <HAL_RCC_OscConfig+0x42e>
 8005314:	e013      	b.n	800533e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005316:	f7ff f817 	bl	8004348 <HAL_GetTick>
 800531a:	0003      	movs	r3, r0
 800531c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800531e:	e009      	b.n	8005334 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005320:	f7ff f812 	bl	8004348 <HAL_GetTick>
 8005324:	0002      	movs	r2, r0
 8005326:	693b      	ldr	r3, [r7, #16]
 8005328:	1ad3      	subs	r3, r2, r3
 800532a:	4a6a      	ldr	r2, [pc, #424]	; (80054d4 <HAL_RCC_OscConfig+0x60c>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d901      	bls.n	8005334 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8005330:	2303      	movs	r3, #3
 8005332:	e0c6      	b.n	80054c2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005334:	4b65      	ldr	r3, [pc, #404]	; (80054cc <HAL_RCC_OscConfig+0x604>)
 8005336:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005338:	2202      	movs	r2, #2
 800533a:	4013      	ands	r3, r2
 800533c:	d1f0      	bne.n	8005320 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800533e:	231f      	movs	r3, #31
 8005340:	18fb      	adds	r3, r7, r3
 8005342:	781b      	ldrb	r3, [r3, #0]
 8005344:	2b01      	cmp	r3, #1
 8005346:	d105      	bne.n	8005354 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8005348:	4b60      	ldr	r3, [pc, #384]	; (80054cc <HAL_RCC_OscConfig+0x604>)
 800534a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800534c:	4b5f      	ldr	r3, [pc, #380]	; (80054cc <HAL_RCC_OscConfig+0x604>)
 800534e:	4962      	ldr	r1, [pc, #392]	; (80054d8 <HAL_RCC_OscConfig+0x610>)
 8005350:	400a      	ands	r2, r1
 8005352:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	69db      	ldr	r3, [r3, #28]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d100      	bne.n	800535e <HAL_RCC_OscConfig+0x496>
 800535c:	e0b0      	b.n	80054c0 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800535e:	4b5b      	ldr	r3, [pc, #364]	; (80054cc <HAL_RCC_OscConfig+0x604>)
 8005360:	689b      	ldr	r3, [r3, #8]
 8005362:	2238      	movs	r2, #56	; 0x38
 8005364:	4013      	ands	r3, r2
 8005366:	2b10      	cmp	r3, #16
 8005368:	d100      	bne.n	800536c <HAL_RCC_OscConfig+0x4a4>
 800536a:	e078      	b.n	800545e <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	69db      	ldr	r3, [r3, #28]
 8005370:	2b02      	cmp	r3, #2
 8005372:	d153      	bne.n	800541c <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005374:	4b55      	ldr	r3, [pc, #340]	; (80054cc <HAL_RCC_OscConfig+0x604>)
 8005376:	681a      	ldr	r2, [r3, #0]
 8005378:	4b54      	ldr	r3, [pc, #336]	; (80054cc <HAL_RCC_OscConfig+0x604>)
 800537a:	4958      	ldr	r1, [pc, #352]	; (80054dc <HAL_RCC_OscConfig+0x614>)
 800537c:	400a      	ands	r2, r1
 800537e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005380:	f7fe ffe2 	bl	8004348 <HAL_GetTick>
 8005384:	0003      	movs	r3, r0
 8005386:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005388:	e008      	b.n	800539c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800538a:	f7fe ffdd 	bl	8004348 <HAL_GetTick>
 800538e:	0002      	movs	r2, r0
 8005390:	693b      	ldr	r3, [r7, #16]
 8005392:	1ad3      	subs	r3, r2, r3
 8005394:	2b02      	cmp	r3, #2
 8005396:	d901      	bls.n	800539c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8005398:	2303      	movs	r3, #3
 800539a:	e092      	b.n	80054c2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800539c:	4b4b      	ldr	r3, [pc, #300]	; (80054cc <HAL_RCC_OscConfig+0x604>)
 800539e:	681a      	ldr	r2, [r3, #0]
 80053a0:	2380      	movs	r3, #128	; 0x80
 80053a2:	049b      	lsls	r3, r3, #18
 80053a4:	4013      	ands	r3, r2
 80053a6:	d1f0      	bne.n	800538a <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80053a8:	4b48      	ldr	r3, [pc, #288]	; (80054cc <HAL_RCC_OscConfig+0x604>)
 80053aa:	68db      	ldr	r3, [r3, #12]
 80053ac:	4a4c      	ldr	r2, [pc, #304]	; (80054e0 <HAL_RCC_OscConfig+0x618>)
 80053ae:	4013      	ands	r3, r2
 80053b0:	0019      	movs	r1, r3
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6a1a      	ldr	r2, [r3, #32]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053ba:	431a      	orrs	r2, r3
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053c0:	021b      	lsls	r3, r3, #8
 80053c2:	431a      	orrs	r2, r3
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053c8:	431a      	orrs	r2, r3
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053ce:	431a      	orrs	r2, r3
 80053d0:	4b3e      	ldr	r3, [pc, #248]	; (80054cc <HAL_RCC_OscConfig+0x604>)
 80053d2:	430a      	orrs	r2, r1
 80053d4:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80053d6:	4b3d      	ldr	r3, [pc, #244]	; (80054cc <HAL_RCC_OscConfig+0x604>)
 80053d8:	681a      	ldr	r2, [r3, #0]
 80053da:	4b3c      	ldr	r3, [pc, #240]	; (80054cc <HAL_RCC_OscConfig+0x604>)
 80053dc:	2180      	movs	r1, #128	; 0x80
 80053de:	0449      	lsls	r1, r1, #17
 80053e0:	430a      	orrs	r2, r1
 80053e2:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80053e4:	4b39      	ldr	r3, [pc, #228]	; (80054cc <HAL_RCC_OscConfig+0x604>)
 80053e6:	68da      	ldr	r2, [r3, #12]
 80053e8:	4b38      	ldr	r3, [pc, #224]	; (80054cc <HAL_RCC_OscConfig+0x604>)
 80053ea:	2180      	movs	r1, #128	; 0x80
 80053ec:	0549      	lsls	r1, r1, #21
 80053ee:	430a      	orrs	r2, r1
 80053f0:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053f2:	f7fe ffa9 	bl	8004348 <HAL_GetTick>
 80053f6:	0003      	movs	r3, r0
 80053f8:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80053fa:	e008      	b.n	800540e <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053fc:	f7fe ffa4 	bl	8004348 <HAL_GetTick>
 8005400:	0002      	movs	r2, r0
 8005402:	693b      	ldr	r3, [r7, #16]
 8005404:	1ad3      	subs	r3, r2, r3
 8005406:	2b02      	cmp	r3, #2
 8005408:	d901      	bls.n	800540e <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 800540a:	2303      	movs	r3, #3
 800540c:	e059      	b.n	80054c2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800540e:	4b2f      	ldr	r3, [pc, #188]	; (80054cc <HAL_RCC_OscConfig+0x604>)
 8005410:	681a      	ldr	r2, [r3, #0]
 8005412:	2380      	movs	r3, #128	; 0x80
 8005414:	049b      	lsls	r3, r3, #18
 8005416:	4013      	ands	r3, r2
 8005418:	d0f0      	beq.n	80053fc <HAL_RCC_OscConfig+0x534>
 800541a:	e051      	b.n	80054c0 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800541c:	4b2b      	ldr	r3, [pc, #172]	; (80054cc <HAL_RCC_OscConfig+0x604>)
 800541e:	681a      	ldr	r2, [r3, #0]
 8005420:	4b2a      	ldr	r3, [pc, #168]	; (80054cc <HAL_RCC_OscConfig+0x604>)
 8005422:	492e      	ldr	r1, [pc, #184]	; (80054dc <HAL_RCC_OscConfig+0x614>)
 8005424:	400a      	ands	r2, r1
 8005426:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005428:	f7fe ff8e 	bl	8004348 <HAL_GetTick>
 800542c:	0003      	movs	r3, r0
 800542e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005430:	e008      	b.n	8005444 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005432:	f7fe ff89 	bl	8004348 <HAL_GetTick>
 8005436:	0002      	movs	r2, r0
 8005438:	693b      	ldr	r3, [r7, #16]
 800543a:	1ad3      	subs	r3, r2, r3
 800543c:	2b02      	cmp	r3, #2
 800543e:	d901      	bls.n	8005444 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8005440:	2303      	movs	r3, #3
 8005442:	e03e      	b.n	80054c2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005444:	4b21      	ldr	r3, [pc, #132]	; (80054cc <HAL_RCC_OscConfig+0x604>)
 8005446:	681a      	ldr	r2, [r3, #0]
 8005448:	2380      	movs	r3, #128	; 0x80
 800544a:	049b      	lsls	r3, r3, #18
 800544c:	4013      	ands	r3, r2
 800544e:	d1f0      	bne.n	8005432 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8005450:	4b1e      	ldr	r3, [pc, #120]	; (80054cc <HAL_RCC_OscConfig+0x604>)
 8005452:	68da      	ldr	r2, [r3, #12]
 8005454:	4b1d      	ldr	r3, [pc, #116]	; (80054cc <HAL_RCC_OscConfig+0x604>)
 8005456:	4923      	ldr	r1, [pc, #140]	; (80054e4 <HAL_RCC_OscConfig+0x61c>)
 8005458:	400a      	ands	r2, r1
 800545a:	60da      	str	r2, [r3, #12]
 800545c:	e030      	b.n	80054c0 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	69db      	ldr	r3, [r3, #28]
 8005462:	2b01      	cmp	r3, #1
 8005464:	d101      	bne.n	800546a <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8005466:	2301      	movs	r3, #1
 8005468:	e02b      	b.n	80054c2 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800546a:	4b18      	ldr	r3, [pc, #96]	; (80054cc <HAL_RCC_OscConfig+0x604>)
 800546c:	68db      	ldr	r3, [r3, #12]
 800546e:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005470:	697b      	ldr	r3, [r7, #20]
 8005472:	2203      	movs	r2, #3
 8005474:	401a      	ands	r2, r3
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6a1b      	ldr	r3, [r3, #32]
 800547a:	429a      	cmp	r2, r3
 800547c:	d11e      	bne.n	80054bc <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800547e:	697b      	ldr	r3, [r7, #20]
 8005480:	2270      	movs	r2, #112	; 0x70
 8005482:	401a      	ands	r2, r3
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005488:	429a      	cmp	r2, r3
 800548a:	d117      	bne.n	80054bc <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800548c:	697a      	ldr	r2, [r7, #20]
 800548e:	23fe      	movs	r3, #254	; 0xfe
 8005490:	01db      	lsls	r3, r3, #7
 8005492:	401a      	ands	r2, r3
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005498:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800549a:	429a      	cmp	r2, r3
 800549c:	d10e      	bne.n	80054bc <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800549e:	697a      	ldr	r2, [r7, #20]
 80054a0:	23f8      	movs	r3, #248	; 0xf8
 80054a2:	039b      	lsls	r3, r3, #14
 80054a4:	401a      	ands	r2, r3
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80054aa:	429a      	cmp	r2, r3
 80054ac:	d106      	bne.n	80054bc <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80054ae:	697b      	ldr	r3, [r7, #20]
 80054b0:	0f5b      	lsrs	r3, r3, #29
 80054b2:	075a      	lsls	r2, r3, #29
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80054b8:	429a      	cmp	r2, r3
 80054ba:	d001      	beq.n	80054c0 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 80054bc:	2301      	movs	r3, #1
 80054be:	e000      	b.n	80054c2 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 80054c0:	2300      	movs	r3, #0
}
 80054c2:	0018      	movs	r0, r3
 80054c4:	46bd      	mov	sp, r7
 80054c6:	b008      	add	sp, #32
 80054c8:	bd80      	pop	{r7, pc}
 80054ca:	46c0      	nop			; (mov r8, r8)
 80054cc:	40021000 	.word	0x40021000
 80054d0:	40007000 	.word	0x40007000
 80054d4:	00001388 	.word	0x00001388
 80054d8:	efffffff 	.word	0xefffffff
 80054dc:	feffffff 	.word	0xfeffffff
 80054e0:	1fc1808c 	.word	0x1fc1808c
 80054e4:	effefffc 	.word	0xeffefffc

080054e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b084      	sub	sp, #16
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
 80054f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d101      	bne.n	80054fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80054f8:	2301      	movs	r3, #1
 80054fa:	e0e9      	b.n	80056d0 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80054fc:	4b76      	ldr	r3, [pc, #472]	; (80056d8 <HAL_RCC_ClockConfig+0x1f0>)
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	2207      	movs	r2, #7
 8005502:	4013      	ands	r3, r2
 8005504:	683a      	ldr	r2, [r7, #0]
 8005506:	429a      	cmp	r2, r3
 8005508:	d91e      	bls.n	8005548 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800550a:	4b73      	ldr	r3, [pc, #460]	; (80056d8 <HAL_RCC_ClockConfig+0x1f0>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	2207      	movs	r2, #7
 8005510:	4393      	bics	r3, r2
 8005512:	0019      	movs	r1, r3
 8005514:	4b70      	ldr	r3, [pc, #448]	; (80056d8 <HAL_RCC_ClockConfig+0x1f0>)
 8005516:	683a      	ldr	r2, [r7, #0]
 8005518:	430a      	orrs	r2, r1
 800551a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800551c:	f7fe ff14 	bl	8004348 <HAL_GetTick>
 8005520:	0003      	movs	r3, r0
 8005522:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005524:	e009      	b.n	800553a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005526:	f7fe ff0f 	bl	8004348 <HAL_GetTick>
 800552a:	0002      	movs	r2, r0
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	1ad3      	subs	r3, r2, r3
 8005530:	4a6a      	ldr	r2, [pc, #424]	; (80056dc <HAL_RCC_ClockConfig+0x1f4>)
 8005532:	4293      	cmp	r3, r2
 8005534:	d901      	bls.n	800553a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8005536:	2303      	movs	r3, #3
 8005538:	e0ca      	b.n	80056d0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800553a:	4b67      	ldr	r3, [pc, #412]	; (80056d8 <HAL_RCC_ClockConfig+0x1f0>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	2207      	movs	r2, #7
 8005540:	4013      	ands	r3, r2
 8005542:	683a      	ldr	r2, [r7, #0]
 8005544:	429a      	cmp	r2, r3
 8005546:	d1ee      	bne.n	8005526 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	2202      	movs	r2, #2
 800554e:	4013      	ands	r3, r2
 8005550:	d015      	beq.n	800557e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	2204      	movs	r2, #4
 8005558:	4013      	ands	r3, r2
 800555a:	d006      	beq.n	800556a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800555c:	4b60      	ldr	r3, [pc, #384]	; (80056e0 <HAL_RCC_ClockConfig+0x1f8>)
 800555e:	689a      	ldr	r2, [r3, #8]
 8005560:	4b5f      	ldr	r3, [pc, #380]	; (80056e0 <HAL_RCC_ClockConfig+0x1f8>)
 8005562:	21e0      	movs	r1, #224	; 0xe0
 8005564:	01c9      	lsls	r1, r1, #7
 8005566:	430a      	orrs	r2, r1
 8005568:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800556a:	4b5d      	ldr	r3, [pc, #372]	; (80056e0 <HAL_RCC_ClockConfig+0x1f8>)
 800556c:	689b      	ldr	r3, [r3, #8]
 800556e:	4a5d      	ldr	r2, [pc, #372]	; (80056e4 <HAL_RCC_ClockConfig+0x1fc>)
 8005570:	4013      	ands	r3, r2
 8005572:	0019      	movs	r1, r3
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	689a      	ldr	r2, [r3, #8]
 8005578:	4b59      	ldr	r3, [pc, #356]	; (80056e0 <HAL_RCC_ClockConfig+0x1f8>)
 800557a:	430a      	orrs	r2, r1
 800557c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	2201      	movs	r2, #1
 8005584:	4013      	ands	r3, r2
 8005586:	d057      	beq.n	8005638 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	685b      	ldr	r3, [r3, #4]
 800558c:	2b01      	cmp	r3, #1
 800558e:	d107      	bne.n	80055a0 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005590:	4b53      	ldr	r3, [pc, #332]	; (80056e0 <HAL_RCC_ClockConfig+0x1f8>)
 8005592:	681a      	ldr	r2, [r3, #0]
 8005594:	2380      	movs	r3, #128	; 0x80
 8005596:	029b      	lsls	r3, r3, #10
 8005598:	4013      	ands	r3, r2
 800559a:	d12b      	bne.n	80055f4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800559c:	2301      	movs	r3, #1
 800559e:	e097      	b.n	80056d0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	685b      	ldr	r3, [r3, #4]
 80055a4:	2b02      	cmp	r3, #2
 80055a6:	d107      	bne.n	80055b8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80055a8:	4b4d      	ldr	r3, [pc, #308]	; (80056e0 <HAL_RCC_ClockConfig+0x1f8>)
 80055aa:	681a      	ldr	r2, [r3, #0]
 80055ac:	2380      	movs	r3, #128	; 0x80
 80055ae:	049b      	lsls	r3, r3, #18
 80055b0:	4013      	ands	r3, r2
 80055b2:	d11f      	bne.n	80055f4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80055b4:	2301      	movs	r3, #1
 80055b6:	e08b      	b.n	80056d0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	685b      	ldr	r3, [r3, #4]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d107      	bne.n	80055d0 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80055c0:	4b47      	ldr	r3, [pc, #284]	; (80056e0 <HAL_RCC_ClockConfig+0x1f8>)
 80055c2:	681a      	ldr	r2, [r3, #0]
 80055c4:	2380      	movs	r3, #128	; 0x80
 80055c6:	00db      	lsls	r3, r3, #3
 80055c8:	4013      	ands	r3, r2
 80055ca:	d113      	bne.n	80055f4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80055cc:	2301      	movs	r3, #1
 80055ce:	e07f      	b.n	80056d0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	685b      	ldr	r3, [r3, #4]
 80055d4:	2b03      	cmp	r3, #3
 80055d6:	d106      	bne.n	80055e6 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80055d8:	4b41      	ldr	r3, [pc, #260]	; (80056e0 <HAL_RCC_ClockConfig+0x1f8>)
 80055da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055dc:	2202      	movs	r2, #2
 80055de:	4013      	ands	r3, r2
 80055e0:	d108      	bne.n	80055f4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80055e2:	2301      	movs	r3, #1
 80055e4:	e074      	b.n	80056d0 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80055e6:	4b3e      	ldr	r3, [pc, #248]	; (80056e0 <HAL_RCC_ClockConfig+0x1f8>)
 80055e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055ea:	2202      	movs	r2, #2
 80055ec:	4013      	ands	r3, r2
 80055ee:	d101      	bne.n	80055f4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80055f0:	2301      	movs	r3, #1
 80055f2:	e06d      	b.n	80056d0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80055f4:	4b3a      	ldr	r3, [pc, #232]	; (80056e0 <HAL_RCC_ClockConfig+0x1f8>)
 80055f6:	689b      	ldr	r3, [r3, #8]
 80055f8:	2207      	movs	r2, #7
 80055fa:	4393      	bics	r3, r2
 80055fc:	0019      	movs	r1, r3
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	685a      	ldr	r2, [r3, #4]
 8005602:	4b37      	ldr	r3, [pc, #220]	; (80056e0 <HAL_RCC_ClockConfig+0x1f8>)
 8005604:	430a      	orrs	r2, r1
 8005606:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005608:	f7fe fe9e 	bl	8004348 <HAL_GetTick>
 800560c:	0003      	movs	r3, r0
 800560e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005610:	e009      	b.n	8005626 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005612:	f7fe fe99 	bl	8004348 <HAL_GetTick>
 8005616:	0002      	movs	r2, r0
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	1ad3      	subs	r3, r2, r3
 800561c:	4a2f      	ldr	r2, [pc, #188]	; (80056dc <HAL_RCC_ClockConfig+0x1f4>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d901      	bls.n	8005626 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8005622:	2303      	movs	r3, #3
 8005624:	e054      	b.n	80056d0 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005626:	4b2e      	ldr	r3, [pc, #184]	; (80056e0 <HAL_RCC_ClockConfig+0x1f8>)
 8005628:	689b      	ldr	r3, [r3, #8]
 800562a:	2238      	movs	r2, #56	; 0x38
 800562c:	401a      	ands	r2, r3
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	685b      	ldr	r3, [r3, #4]
 8005632:	00db      	lsls	r3, r3, #3
 8005634:	429a      	cmp	r2, r3
 8005636:	d1ec      	bne.n	8005612 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005638:	4b27      	ldr	r3, [pc, #156]	; (80056d8 <HAL_RCC_ClockConfig+0x1f0>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	2207      	movs	r2, #7
 800563e:	4013      	ands	r3, r2
 8005640:	683a      	ldr	r2, [r7, #0]
 8005642:	429a      	cmp	r2, r3
 8005644:	d21e      	bcs.n	8005684 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005646:	4b24      	ldr	r3, [pc, #144]	; (80056d8 <HAL_RCC_ClockConfig+0x1f0>)
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	2207      	movs	r2, #7
 800564c:	4393      	bics	r3, r2
 800564e:	0019      	movs	r1, r3
 8005650:	4b21      	ldr	r3, [pc, #132]	; (80056d8 <HAL_RCC_ClockConfig+0x1f0>)
 8005652:	683a      	ldr	r2, [r7, #0]
 8005654:	430a      	orrs	r2, r1
 8005656:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005658:	f7fe fe76 	bl	8004348 <HAL_GetTick>
 800565c:	0003      	movs	r3, r0
 800565e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005660:	e009      	b.n	8005676 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005662:	f7fe fe71 	bl	8004348 <HAL_GetTick>
 8005666:	0002      	movs	r2, r0
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	1ad3      	subs	r3, r2, r3
 800566c:	4a1b      	ldr	r2, [pc, #108]	; (80056dc <HAL_RCC_ClockConfig+0x1f4>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d901      	bls.n	8005676 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8005672:	2303      	movs	r3, #3
 8005674:	e02c      	b.n	80056d0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005676:	4b18      	ldr	r3, [pc, #96]	; (80056d8 <HAL_RCC_ClockConfig+0x1f0>)
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	2207      	movs	r2, #7
 800567c:	4013      	ands	r3, r2
 800567e:	683a      	ldr	r2, [r7, #0]
 8005680:	429a      	cmp	r2, r3
 8005682:	d1ee      	bne.n	8005662 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	2204      	movs	r2, #4
 800568a:	4013      	ands	r3, r2
 800568c:	d009      	beq.n	80056a2 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800568e:	4b14      	ldr	r3, [pc, #80]	; (80056e0 <HAL_RCC_ClockConfig+0x1f8>)
 8005690:	689b      	ldr	r3, [r3, #8]
 8005692:	4a15      	ldr	r2, [pc, #84]	; (80056e8 <HAL_RCC_ClockConfig+0x200>)
 8005694:	4013      	ands	r3, r2
 8005696:	0019      	movs	r1, r3
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	68da      	ldr	r2, [r3, #12]
 800569c:	4b10      	ldr	r3, [pc, #64]	; (80056e0 <HAL_RCC_ClockConfig+0x1f8>)
 800569e:	430a      	orrs	r2, r1
 80056a0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80056a2:	f000 f829 	bl	80056f8 <HAL_RCC_GetSysClockFreq>
 80056a6:	0001      	movs	r1, r0
 80056a8:	4b0d      	ldr	r3, [pc, #52]	; (80056e0 <HAL_RCC_ClockConfig+0x1f8>)
 80056aa:	689b      	ldr	r3, [r3, #8]
 80056ac:	0a1b      	lsrs	r3, r3, #8
 80056ae:	220f      	movs	r2, #15
 80056b0:	401a      	ands	r2, r3
 80056b2:	4b0e      	ldr	r3, [pc, #56]	; (80056ec <HAL_RCC_ClockConfig+0x204>)
 80056b4:	0092      	lsls	r2, r2, #2
 80056b6:	58d3      	ldr	r3, [r2, r3]
 80056b8:	221f      	movs	r2, #31
 80056ba:	4013      	ands	r3, r2
 80056bc:	000a      	movs	r2, r1
 80056be:	40da      	lsrs	r2, r3
 80056c0:	4b0b      	ldr	r3, [pc, #44]	; (80056f0 <HAL_RCC_ClockConfig+0x208>)
 80056c2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80056c4:	4b0b      	ldr	r3, [pc, #44]	; (80056f4 <HAL_RCC_ClockConfig+0x20c>)
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	0018      	movs	r0, r3
 80056ca:	f7fe fde1 	bl	8004290 <HAL_InitTick>
 80056ce:	0003      	movs	r3, r0
}
 80056d0:	0018      	movs	r0, r3
 80056d2:	46bd      	mov	sp, r7
 80056d4:	b004      	add	sp, #16
 80056d6:	bd80      	pop	{r7, pc}
 80056d8:	40022000 	.word	0x40022000
 80056dc:	00001388 	.word	0x00001388
 80056e0:	40021000 	.word	0x40021000
 80056e4:	fffff0ff 	.word	0xfffff0ff
 80056e8:	ffff8fff 	.word	0xffff8fff
 80056ec:	0800c5ec 	.word	0x0800c5ec
 80056f0:	20000048 	.word	0x20000048
 80056f4:	2000004c 	.word	0x2000004c

080056f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	b086      	sub	sp, #24
 80056fc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80056fe:	4b3c      	ldr	r3, [pc, #240]	; (80057f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005700:	689b      	ldr	r3, [r3, #8]
 8005702:	2238      	movs	r2, #56	; 0x38
 8005704:	4013      	ands	r3, r2
 8005706:	d10f      	bne.n	8005728 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8005708:	4b39      	ldr	r3, [pc, #228]	; (80057f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	0adb      	lsrs	r3, r3, #11
 800570e:	2207      	movs	r2, #7
 8005710:	4013      	ands	r3, r2
 8005712:	2201      	movs	r2, #1
 8005714:	409a      	lsls	r2, r3
 8005716:	0013      	movs	r3, r2
 8005718:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800571a:	6839      	ldr	r1, [r7, #0]
 800571c:	4835      	ldr	r0, [pc, #212]	; (80057f4 <HAL_RCC_GetSysClockFreq+0xfc>)
 800571e:	f7fa fd15 	bl	800014c <__udivsi3>
 8005722:	0003      	movs	r3, r0
 8005724:	613b      	str	r3, [r7, #16]
 8005726:	e05d      	b.n	80057e4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005728:	4b31      	ldr	r3, [pc, #196]	; (80057f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800572a:	689b      	ldr	r3, [r3, #8]
 800572c:	2238      	movs	r2, #56	; 0x38
 800572e:	4013      	ands	r3, r2
 8005730:	2b08      	cmp	r3, #8
 8005732:	d102      	bne.n	800573a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005734:	4b30      	ldr	r3, [pc, #192]	; (80057f8 <HAL_RCC_GetSysClockFreq+0x100>)
 8005736:	613b      	str	r3, [r7, #16]
 8005738:	e054      	b.n	80057e4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800573a:	4b2d      	ldr	r3, [pc, #180]	; (80057f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800573c:	689b      	ldr	r3, [r3, #8]
 800573e:	2238      	movs	r2, #56	; 0x38
 8005740:	4013      	ands	r3, r2
 8005742:	2b10      	cmp	r3, #16
 8005744:	d138      	bne.n	80057b8 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8005746:	4b2a      	ldr	r3, [pc, #168]	; (80057f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005748:	68db      	ldr	r3, [r3, #12]
 800574a:	2203      	movs	r2, #3
 800574c:	4013      	ands	r3, r2
 800574e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005750:	4b27      	ldr	r3, [pc, #156]	; (80057f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005752:	68db      	ldr	r3, [r3, #12]
 8005754:	091b      	lsrs	r3, r3, #4
 8005756:	2207      	movs	r2, #7
 8005758:	4013      	ands	r3, r2
 800575a:	3301      	adds	r3, #1
 800575c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	2b03      	cmp	r3, #3
 8005762:	d10d      	bne.n	8005780 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005764:	68b9      	ldr	r1, [r7, #8]
 8005766:	4824      	ldr	r0, [pc, #144]	; (80057f8 <HAL_RCC_GetSysClockFreq+0x100>)
 8005768:	f7fa fcf0 	bl	800014c <__udivsi3>
 800576c:	0003      	movs	r3, r0
 800576e:	0019      	movs	r1, r3
 8005770:	4b1f      	ldr	r3, [pc, #124]	; (80057f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005772:	68db      	ldr	r3, [r3, #12]
 8005774:	0a1b      	lsrs	r3, r3, #8
 8005776:	227f      	movs	r2, #127	; 0x7f
 8005778:	4013      	ands	r3, r2
 800577a:	434b      	muls	r3, r1
 800577c:	617b      	str	r3, [r7, #20]
        break;
 800577e:	e00d      	b.n	800579c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8005780:	68b9      	ldr	r1, [r7, #8]
 8005782:	481c      	ldr	r0, [pc, #112]	; (80057f4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005784:	f7fa fce2 	bl	800014c <__udivsi3>
 8005788:	0003      	movs	r3, r0
 800578a:	0019      	movs	r1, r3
 800578c:	4b18      	ldr	r3, [pc, #96]	; (80057f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800578e:	68db      	ldr	r3, [r3, #12]
 8005790:	0a1b      	lsrs	r3, r3, #8
 8005792:	227f      	movs	r2, #127	; 0x7f
 8005794:	4013      	ands	r3, r2
 8005796:	434b      	muls	r3, r1
 8005798:	617b      	str	r3, [r7, #20]
        break;
 800579a:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800579c:	4b14      	ldr	r3, [pc, #80]	; (80057f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800579e:	68db      	ldr	r3, [r3, #12]
 80057a0:	0f5b      	lsrs	r3, r3, #29
 80057a2:	2207      	movs	r2, #7
 80057a4:	4013      	ands	r3, r2
 80057a6:	3301      	adds	r3, #1
 80057a8:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80057aa:	6879      	ldr	r1, [r7, #4]
 80057ac:	6978      	ldr	r0, [r7, #20]
 80057ae:	f7fa fccd 	bl	800014c <__udivsi3>
 80057b2:	0003      	movs	r3, r0
 80057b4:	613b      	str	r3, [r7, #16]
 80057b6:	e015      	b.n	80057e4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80057b8:	4b0d      	ldr	r3, [pc, #52]	; (80057f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80057ba:	689b      	ldr	r3, [r3, #8]
 80057bc:	2238      	movs	r2, #56	; 0x38
 80057be:	4013      	ands	r3, r2
 80057c0:	2b20      	cmp	r3, #32
 80057c2:	d103      	bne.n	80057cc <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80057c4:	2380      	movs	r3, #128	; 0x80
 80057c6:	021b      	lsls	r3, r3, #8
 80057c8:	613b      	str	r3, [r7, #16]
 80057ca:	e00b      	b.n	80057e4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80057cc:	4b08      	ldr	r3, [pc, #32]	; (80057f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80057ce:	689b      	ldr	r3, [r3, #8]
 80057d0:	2238      	movs	r2, #56	; 0x38
 80057d2:	4013      	ands	r3, r2
 80057d4:	2b18      	cmp	r3, #24
 80057d6:	d103      	bne.n	80057e0 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80057d8:	23fa      	movs	r3, #250	; 0xfa
 80057da:	01db      	lsls	r3, r3, #7
 80057dc:	613b      	str	r3, [r7, #16]
 80057de:	e001      	b.n	80057e4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80057e0:	2300      	movs	r3, #0
 80057e2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80057e4:	693b      	ldr	r3, [r7, #16]
}
 80057e6:	0018      	movs	r0, r3
 80057e8:	46bd      	mov	sp, r7
 80057ea:	b006      	add	sp, #24
 80057ec:	bd80      	pop	{r7, pc}
 80057ee:	46c0      	nop			; (mov r8, r8)
 80057f0:	40021000 	.word	0x40021000
 80057f4:	00f42400 	.word	0x00f42400
 80057f8:	007a1200 	.word	0x007a1200

080057fc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005800:	4b02      	ldr	r3, [pc, #8]	; (800580c <HAL_RCC_GetHCLKFreq+0x10>)
 8005802:	681b      	ldr	r3, [r3, #0]
}
 8005804:	0018      	movs	r0, r3
 8005806:	46bd      	mov	sp, r7
 8005808:	bd80      	pop	{r7, pc}
 800580a:	46c0      	nop			; (mov r8, r8)
 800580c:	20000048 	.word	0x20000048

08005810 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005810:	b5b0      	push	{r4, r5, r7, lr}
 8005812:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8005814:	f7ff fff2 	bl	80057fc <HAL_RCC_GetHCLKFreq>
 8005818:	0004      	movs	r4, r0
 800581a:	f7ff fb49 	bl	8004eb0 <LL_RCC_GetAPB1Prescaler>
 800581e:	0003      	movs	r3, r0
 8005820:	0b1a      	lsrs	r2, r3, #12
 8005822:	4b05      	ldr	r3, [pc, #20]	; (8005838 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005824:	0092      	lsls	r2, r2, #2
 8005826:	58d3      	ldr	r3, [r2, r3]
 8005828:	221f      	movs	r2, #31
 800582a:	4013      	ands	r3, r2
 800582c:	40dc      	lsrs	r4, r3
 800582e:	0023      	movs	r3, r4
}
 8005830:	0018      	movs	r0, r3
 8005832:	46bd      	mov	sp, r7
 8005834:	bdb0      	pop	{r4, r5, r7, pc}
 8005836:	46c0      	nop			; (mov r8, r8)
 8005838:	0800c62c 	.word	0x0800c62c

0800583c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b086      	sub	sp, #24
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8005844:	2313      	movs	r3, #19
 8005846:	18fb      	adds	r3, r7, r3
 8005848:	2200      	movs	r2, #0
 800584a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800584c:	2312      	movs	r3, #18
 800584e:	18fb      	adds	r3, r7, r3
 8005850:	2200      	movs	r2, #0
 8005852:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681a      	ldr	r2, [r3, #0]
 8005858:	2380      	movs	r3, #128	; 0x80
 800585a:	029b      	lsls	r3, r3, #10
 800585c:	4013      	ands	r3, r2
 800585e:	d100      	bne.n	8005862 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8005860:	e0a3      	b.n	80059aa <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005862:	2011      	movs	r0, #17
 8005864:	183b      	adds	r3, r7, r0
 8005866:	2200      	movs	r2, #0
 8005868:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800586a:	4b86      	ldr	r3, [pc, #536]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800586c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800586e:	2380      	movs	r3, #128	; 0x80
 8005870:	055b      	lsls	r3, r3, #21
 8005872:	4013      	ands	r3, r2
 8005874:	d110      	bne.n	8005898 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005876:	4b83      	ldr	r3, [pc, #524]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005878:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800587a:	4b82      	ldr	r3, [pc, #520]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800587c:	2180      	movs	r1, #128	; 0x80
 800587e:	0549      	lsls	r1, r1, #21
 8005880:	430a      	orrs	r2, r1
 8005882:	63da      	str	r2, [r3, #60]	; 0x3c
 8005884:	4b7f      	ldr	r3, [pc, #508]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005886:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005888:	2380      	movs	r3, #128	; 0x80
 800588a:	055b      	lsls	r3, r3, #21
 800588c:	4013      	ands	r3, r2
 800588e:	60bb      	str	r3, [r7, #8]
 8005890:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005892:	183b      	adds	r3, r7, r0
 8005894:	2201      	movs	r2, #1
 8005896:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005898:	4b7b      	ldr	r3, [pc, #492]	; (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800589a:	681a      	ldr	r2, [r3, #0]
 800589c:	4b7a      	ldr	r3, [pc, #488]	; (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800589e:	2180      	movs	r1, #128	; 0x80
 80058a0:	0049      	lsls	r1, r1, #1
 80058a2:	430a      	orrs	r2, r1
 80058a4:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80058a6:	f7fe fd4f 	bl	8004348 <HAL_GetTick>
 80058aa:	0003      	movs	r3, r0
 80058ac:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80058ae:	e00b      	b.n	80058c8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80058b0:	f7fe fd4a 	bl	8004348 <HAL_GetTick>
 80058b4:	0002      	movs	r2, r0
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	1ad3      	subs	r3, r2, r3
 80058ba:	2b02      	cmp	r3, #2
 80058bc:	d904      	bls.n	80058c8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80058be:	2313      	movs	r3, #19
 80058c0:	18fb      	adds	r3, r7, r3
 80058c2:	2203      	movs	r2, #3
 80058c4:	701a      	strb	r2, [r3, #0]
        break;
 80058c6:	e005      	b.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80058c8:	4b6f      	ldr	r3, [pc, #444]	; (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80058ca:	681a      	ldr	r2, [r3, #0]
 80058cc:	2380      	movs	r3, #128	; 0x80
 80058ce:	005b      	lsls	r3, r3, #1
 80058d0:	4013      	ands	r3, r2
 80058d2:	d0ed      	beq.n	80058b0 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80058d4:	2313      	movs	r3, #19
 80058d6:	18fb      	adds	r3, r7, r3
 80058d8:	781b      	ldrb	r3, [r3, #0]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d154      	bne.n	8005988 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80058de:	4b69      	ldr	r3, [pc, #420]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80058e0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80058e2:	23c0      	movs	r3, #192	; 0xc0
 80058e4:	009b      	lsls	r3, r3, #2
 80058e6:	4013      	ands	r3, r2
 80058e8:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80058ea:	697b      	ldr	r3, [r7, #20]
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d019      	beq.n	8005924 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	699b      	ldr	r3, [r3, #24]
 80058f4:	697a      	ldr	r2, [r7, #20]
 80058f6:	429a      	cmp	r2, r3
 80058f8:	d014      	beq.n	8005924 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80058fa:	4b62      	ldr	r3, [pc, #392]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80058fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058fe:	4a63      	ldr	r2, [pc, #396]	; (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8005900:	4013      	ands	r3, r2
 8005902:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005904:	4b5f      	ldr	r3, [pc, #380]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005906:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005908:	4b5e      	ldr	r3, [pc, #376]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800590a:	2180      	movs	r1, #128	; 0x80
 800590c:	0249      	lsls	r1, r1, #9
 800590e:	430a      	orrs	r2, r1
 8005910:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005912:	4b5c      	ldr	r3, [pc, #368]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005914:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005916:	4b5b      	ldr	r3, [pc, #364]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005918:	495d      	ldr	r1, [pc, #372]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800591a:	400a      	ands	r2, r1
 800591c:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800591e:	4b59      	ldr	r3, [pc, #356]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005920:	697a      	ldr	r2, [r7, #20]
 8005922:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005924:	697b      	ldr	r3, [r7, #20]
 8005926:	2201      	movs	r2, #1
 8005928:	4013      	ands	r3, r2
 800592a:	d016      	beq.n	800595a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800592c:	f7fe fd0c 	bl	8004348 <HAL_GetTick>
 8005930:	0003      	movs	r3, r0
 8005932:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005934:	e00c      	b.n	8005950 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005936:	f7fe fd07 	bl	8004348 <HAL_GetTick>
 800593a:	0002      	movs	r2, r0
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	1ad3      	subs	r3, r2, r3
 8005940:	4a54      	ldr	r2, [pc, #336]	; (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005942:	4293      	cmp	r3, r2
 8005944:	d904      	bls.n	8005950 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8005946:	2313      	movs	r3, #19
 8005948:	18fb      	adds	r3, r7, r3
 800594a:	2203      	movs	r2, #3
 800594c:	701a      	strb	r2, [r3, #0]
            break;
 800594e:	e004      	b.n	800595a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005950:	4b4c      	ldr	r3, [pc, #304]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005952:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005954:	2202      	movs	r2, #2
 8005956:	4013      	ands	r3, r2
 8005958:	d0ed      	beq.n	8005936 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800595a:	2313      	movs	r3, #19
 800595c:	18fb      	adds	r3, r7, r3
 800595e:	781b      	ldrb	r3, [r3, #0]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d10a      	bne.n	800597a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005964:	4b47      	ldr	r3, [pc, #284]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005966:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005968:	4a48      	ldr	r2, [pc, #288]	; (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800596a:	4013      	ands	r3, r2
 800596c:	0019      	movs	r1, r3
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	699a      	ldr	r2, [r3, #24]
 8005972:	4b44      	ldr	r3, [pc, #272]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005974:	430a      	orrs	r2, r1
 8005976:	65da      	str	r2, [r3, #92]	; 0x5c
 8005978:	e00c      	b.n	8005994 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800597a:	2312      	movs	r3, #18
 800597c:	18fb      	adds	r3, r7, r3
 800597e:	2213      	movs	r2, #19
 8005980:	18ba      	adds	r2, r7, r2
 8005982:	7812      	ldrb	r2, [r2, #0]
 8005984:	701a      	strb	r2, [r3, #0]
 8005986:	e005      	b.n	8005994 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005988:	2312      	movs	r3, #18
 800598a:	18fb      	adds	r3, r7, r3
 800598c:	2213      	movs	r2, #19
 800598e:	18ba      	adds	r2, r7, r2
 8005990:	7812      	ldrb	r2, [r2, #0]
 8005992:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005994:	2311      	movs	r3, #17
 8005996:	18fb      	adds	r3, r7, r3
 8005998:	781b      	ldrb	r3, [r3, #0]
 800599a:	2b01      	cmp	r3, #1
 800599c:	d105      	bne.n	80059aa <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800599e:	4b39      	ldr	r3, [pc, #228]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80059a0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80059a2:	4b38      	ldr	r3, [pc, #224]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80059a4:	493c      	ldr	r1, [pc, #240]	; (8005a98 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80059a6:	400a      	ands	r2, r1
 80059a8:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	2201      	movs	r2, #1
 80059b0:	4013      	ands	r3, r2
 80059b2:	d009      	beq.n	80059c8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80059b4:	4b33      	ldr	r3, [pc, #204]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80059b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059b8:	2203      	movs	r2, #3
 80059ba:	4393      	bics	r3, r2
 80059bc:	0019      	movs	r1, r3
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	685a      	ldr	r2, [r3, #4]
 80059c2:	4b30      	ldr	r3, [pc, #192]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80059c4:	430a      	orrs	r2, r1
 80059c6:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	2202      	movs	r2, #2
 80059ce:	4013      	ands	r3, r2
 80059d0:	d009      	beq.n	80059e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80059d2:	4b2c      	ldr	r3, [pc, #176]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80059d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059d6:	220c      	movs	r2, #12
 80059d8:	4393      	bics	r3, r2
 80059da:	0019      	movs	r1, r3
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	689a      	ldr	r2, [r3, #8]
 80059e0:	4b28      	ldr	r3, [pc, #160]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80059e2:	430a      	orrs	r2, r1
 80059e4:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	2220      	movs	r2, #32
 80059ec:	4013      	ands	r3, r2
 80059ee:	d009      	beq.n	8005a04 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80059f0:	4b24      	ldr	r3, [pc, #144]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80059f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059f4:	4a29      	ldr	r2, [pc, #164]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80059f6:	4013      	ands	r3, r2
 80059f8:	0019      	movs	r1, r3
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	68da      	ldr	r2, [r3, #12]
 80059fe:	4b21      	ldr	r3, [pc, #132]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005a00:	430a      	orrs	r2, r1
 8005a02:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681a      	ldr	r2, [r3, #0]
 8005a08:	2380      	movs	r3, #128	; 0x80
 8005a0a:	01db      	lsls	r3, r3, #7
 8005a0c:	4013      	ands	r3, r2
 8005a0e:	d015      	beq.n	8005a3c <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005a10:	4b1c      	ldr	r3, [pc, #112]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005a12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a14:	009b      	lsls	r3, r3, #2
 8005a16:	0899      	lsrs	r1, r3, #2
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	695a      	ldr	r2, [r3, #20]
 8005a1c:	4b19      	ldr	r3, [pc, #100]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005a1e:	430a      	orrs	r2, r1
 8005a20:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	695a      	ldr	r2, [r3, #20]
 8005a26:	2380      	movs	r3, #128	; 0x80
 8005a28:	05db      	lsls	r3, r3, #23
 8005a2a:	429a      	cmp	r2, r3
 8005a2c:	d106      	bne.n	8005a3c <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005a2e:	4b15      	ldr	r3, [pc, #84]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005a30:	68da      	ldr	r2, [r3, #12]
 8005a32:	4b14      	ldr	r3, [pc, #80]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005a34:	2180      	movs	r1, #128	; 0x80
 8005a36:	0249      	lsls	r1, r1, #9
 8005a38:	430a      	orrs	r2, r1
 8005a3a:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681a      	ldr	r2, [r3, #0]
 8005a40:	2380      	movs	r3, #128	; 0x80
 8005a42:	011b      	lsls	r3, r3, #4
 8005a44:	4013      	ands	r3, r2
 8005a46:	d016      	beq.n	8005a76 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8005a48:	4b0e      	ldr	r3, [pc, #56]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005a4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a4c:	4a14      	ldr	r2, [pc, #80]	; (8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005a4e:	4013      	ands	r3, r2
 8005a50:	0019      	movs	r1, r3
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	691a      	ldr	r2, [r3, #16]
 8005a56:	4b0b      	ldr	r3, [pc, #44]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005a58:	430a      	orrs	r2, r1
 8005a5a:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	691a      	ldr	r2, [r3, #16]
 8005a60:	2380      	movs	r3, #128	; 0x80
 8005a62:	01db      	lsls	r3, r3, #7
 8005a64:	429a      	cmp	r2, r3
 8005a66:	d106      	bne.n	8005a76 <HAL_RCCEx_PeriphCLKConfig+0x23a>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005a68:	4b06      	ldr	r3, [pc, #24]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005a6a:	68da      	ldr	r2, [r3, #12]
 8005a6c:	4b05      	ldr	r3, [pc, #20]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005a6e:	2180      	movs	r1, #128	; 0x80
 8005a70:	0249      	lsls	r1, r1, #9
 8005a72:	430a      	orrs	r2, r1
 8005a74:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8005a76:	2312      	movs	r3, #18
 8005a78:	18fb      	adds	r3, r7, r3
 8005a7a:	781b      	ldrb	r3, [r3, #0]
}
 8005a7c:	0018      	movs	r0, r3
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	b006      	add	sp, #24
 8005a82:	bd80      	pop	{r7, pc}
 8005a84:	40021000 	.word	0x40021000
 8005a88:	40007000 	.word	0x40007000
 8005a8c:	fffffcff 	.word	0xfffffcff
 8005a90:	fffeffff 	.word	0xfffeffff
 8005a94:	00001388 	.word	0x00001388
 8005a98:	efffffff 	.word	0xefffffff
 8005a9c:	ffffcfff 	.word	0xffffcfff
 8005aa0:	ffff3fff 	.word	0xffff3fff

08005aa4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b082      	sub	sp, #8
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d101      	bne.n	8005ab6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	e046      	b.n	8005b44 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2284      	movs	r2, #132	; 0x84
 8005aba:	589b      	ldr	r3, [r3, r2]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d107      	bne.n	8005ad0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2280      	movs	r2, #128	; 0x80
 8005ac4:	2100      	movs	r1, #0
 8005ac6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	0018      	movs	r0, r3
 8005acc:	f7fe f96c 	bl	8003da8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2284      	movs	r2, #132	; 0x84
 8005ad4:	2124      	movs	r1, #36	; 0x24
 8005ad6:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	681a      	ldr	r2, [r3, #0]
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	2101      	movs	r1, #1
 8005ae4:	438a      	bics	r2, r1
 8005ae6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	0018      	movs	r0, r3
 8005aec:	f000 fb74 	bl	80061d8 <UART_SetConfig>
 8005af0:	0003      	movs	r3, r0
 8005af2:	2b01      	cmp	r3, #1
 8005af4:	d101      	bne.n	8005afa <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8005af6:	2301      	movs	r3, #1
 8005af8:	e024      	b.n	8005b44 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d003      	beq.n	8005b0a <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	0018      	movs	r0, r3
 8005b06:	f000 fd0b 	bl	8006520 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	685a      	ldr	r2, [r3, #4]
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	490d      	ldr	r1, [pc, #52]	; (8005b4c <HAL_UART_Init+0xa8>)
 8005b16:	400a      	ands	r2, r1
 8005b18:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	689a      	ldr	r2, [r3, #8]
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	212a      	movs	r1, #42	; 0x2a
 8005b26:	438a      	bics	r2, r1
 8005b28:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	681a      	ldr	r2, [r3, #0]
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	2101      	movs	r1, #1
 8005b36:	430a      	orrs	r2, r1
 8005b38:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	0018      	movs	r0, r3
 8005b3e:	f000 fda3 	bl	8006688 <UART_CheckIdleState>
 8005b42:	0003      	movs	r3, r0
}
 8005b44:	0018      	movs	r0, r3
 8005b46:	46bd      	mov	sp, r7
 8005b48:	b002      	add	sp, #8
 8005b4a:	bd80      	pop	{r7, pc}
 8005b4c:	ffffb7ff 	.word	0xffffb7ff

08005b50 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b08a      	sub	sp, #40	; 0x28
 8005b54:	af02      	add	r7, sp, #8
 8005b56:	60f8      	str	r0, [r7, #12]
 8005b58:	60b9      	str	r1, [r7, #8]
 8005b5a:	603b      	str	r3, [r7, #0]
 8005b5c:	1dbb      	adds	r3, r7, #6
 8005b5e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	2284      	movs	r2, #132	; 0x84
 8005b64:	589b      	ldr	r3, [r3, r2]
 8005b66:	2b20      	cmp	r3, #32
 8005b68:	d000      	beq.n	8005b6c <HAL_UART_Transmit+0x1c>
 8005b6a:	e097      	b.n	8005c9c <HAL_UART_Transmit+0x14c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b6c:	68bb      	ldr	r3, [r7, #8]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d003      	beq.n	8005b7a <HAL_UART_Transmit+0x2a>
 8005b72:	1dbb      	adds	r3, r7, #6
 8005b74:	881b      	ldrh	r3, [r3, #0]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d101      	bne.n	8005b7e <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	e08f      	b.n	8005c9e <HAL_UART_Transmit+0x14e>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	689a      	ldr	r2, [r3, #8]
 8005b82:	2380      	movs	r3, #128	; 0x80
 8005b84:	015b      	lsls	r3, r3, #5
 8005b86:	429a      	cmp	r2, r3
 8005b88:	d109      	bne.n	8005b9e <HAL_UART_Transmit+0x4e>
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	691b      	ldr	r3, [r3, #16]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d105      	bne.n	8005b9e <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005b92:	68bb      	ldr	r3, [r7, #8]
 8005b94:	2201      	movs	r2, #1
 8005b96:	4013      	ands	r3, r2
 8005b98:	d001      	beq.n	8005b9e <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	e07f      	b.n	8005c9e <HAL_UART_Transmit+0x14e>
      }
    }

    __HAL_LOCK(huart);
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	2280      	movs	r2, #128	; 0x80
 8005ba2:	5c9b      	ldrb	r3, [r3, r2]
 8005ba4:	2b01      	cmp	r3, #1
 8005ba6:	d101      	bne.n	8005bac <HAL_UART_Transmit+0x5c>
 8005ba8:	2302      	movs	r3, #2
 8005baa:	e078      	b.n	8005c9e <HAL_UART_Transmit+0x14e>
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	2280      	movs	r2, #128	; 0x80
 8005bb0:	2101      	movs	r1, #1
 8005bb2:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	228c      	movs	r2, #140	; 0x8c
 8005bb8:	2100      	movs	r1, #0
 8005bba:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	2284      	movs	r2, #132	; 0x84
 8005bc0:	2121      	movs	r1, #33	; 0x21
 8005bc2:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005bc4:	f7fe fbc0 	bl	8004348 <HAL_GetTick>
 8005bc8:	0003      	movs	r3, r0
 8005bca:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	1dba      	adds	r2, r7, #6
 8005bd0:	2154      	movs	r1, #84	; 0x54
 8005bd2:	8812      	ldrh	r2, [r2, #0]
 8005bd4:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	1dba      	adds	r2, r7, #6
 8005bda:	2156      	movs	r1, #86	; 0x56
 8005bdc:	8812      	ldrh	r2, [r2, #0]
 8005bde:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	689a      	ldr	r2, [r3, #8]
 8005be4:	2380      	movs	r3, #128	; 0x80
 8005be6:	015b      	lsls	r3, r3, #5
 8005be8:	429a      	cmp	r2, r3
 8005bea:	d108      	bne.n	8005bfe <HAL_UART_Transmit+0xae>
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	691b      	ldr	r3, [r3, #16]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d104      	bne.n	8005bfe <HAL_UART_Transmit+0xae>
    {
      pdata8bits  = NULL;
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005bf8:	68bb      	ldr	r3, [r7, #8]
 8005bfa:	61bb      	str	r3, [r7, #24]
 8005bfc:	e003      	b.n	8005c06 <HAL_UART_Transmit+0xb6>
    }
    else
    {
      pdata8bits  = pData;
 8005bfe:	68bb      	ldr	r3, [r7, #8]
 8005c00:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005c02:	2300      	movs	r3, #0
 8005c04:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	2280      	movs	r2, #128	; 0x80
 8005c0a:	2100      	movs	r1, #0
 8005c0c:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8005c0e:	e02c      	b.n	8005c6a <HAL_UART_Transmit+0x11a>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005c10:	697a      	ldr	r2, [r7, #20]
 8005c12:	68f8      	ldr	r0, [r7, #12]
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	9300      	str	r3, [sp, #0]
 8005c18:	0013      	movs	r3, r2
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	2180      	movs	r1, #128	; 0x80
 8005c1e:	f000 fd7d 	bl	800671c <UART_WaitOnFlagUntilTimeout>
 8005c22:	1e03      	subs	r3, r0, #0
 8005c24:	d001      	beq.n	8005c2a <HAL_UART_Transmit+0xda>
      {
        return HAL_TIMEOUT;
 8005c26:	2303      	movs	r3, #3
 8005c28:	e039      	b.n	8005c9e <HAL_UART_Transmit+0x14e>
      }
      if (pdata8bits == NULL)
 8005c2a:	69fb      	ldr	r3, [r7, #28]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d10b      	bne.n	8005c48 <HAL_UART_Transmit+0xf8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005c30:	69bb      	ldr	r3, [r7, #24]
 8005c32:	881b      	ldrh	r3, [r3, #0]
 8005c34:	001a      	movs	r2, r3
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	05d2      	lsls	r2, r2, #23
 8005c3c:	0dd2      	lsrs	r2, r2, #23
 8005c3e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005c40:	69bb      	ldr	r3, [r7, #24]
 8005c42:	3302      	adds	r3, #2
 8005c44:	61bb      	str	r3, [r7, #24]
 8005c46:	e007      	b.n	8005c58 <HAL_UART_Transmit+0x108>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005c48:	69fb      	ldr	r3, [r7, #28]
 8005c4a:	781a      	ldrb	r2, [r3, #0]
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005c52:	69fb      	ldr	r3, [r7, #28]
 8005c54:	3301      	adds	r3, #1
 8005c56:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	2256      	movs	r2, #86	; 0x56
 8005c5c:	5a9b      	ldrh	r3, [r3, r2]
 8005c5e:	b29b      	uxth	r3, r3
 8005c60:	3b01      	subs	r3, #1
 8005c62:	b299      	uxth	r1, r3
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	2256      	movs	r2, #86	; 0x56
 8005c68:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	2256      	movs	r2, #86	; 0x56
 8005c6e:	5a9b      	ldrh	r3, [r3, r2]
 8005c70:	b29b      	uxth	r3, r3
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d1cc      	bne.n	8005c10 <HAL_UART_Transmit+0xc0>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005c76:	697a      	ldr	r2, [r7, #20]
 8005c78:	68f8      	ldr	r0, [r7, #12]
 8005c7a:	683b      	ldr	r3, [r7, #0]
 8005c7c:	9300      	str	r3, [sp, #0]
 8005c7e:	0013      	movs	r3, r2
 8005c80:	2200      	movs	r2, #0
 8005c82:	2140      	movs	r1, #64	; 0x40
 8005c84:	f000 fd4a 	bl	800671c <UART_WaitOnFlagUntilTimeout>
 8005c88:	1e03      	subs	r3, r0, #0
 8005c8a:	d001      	beq.n	8005c90 <HAL_UART_Transmit+0x140>
    {
      return HAL_TIMEOUT;
 8005c8c:	2303      	movs	r3, #3
 8005c8e:	e006      	b.n	8005c9e <HAL_UART_Transmit+0x14e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	2284      	movs	r2, #132	; 0x84
 8005c94:	2120      	movs	r1, #32
 8005c96:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8005c98:	2300      	movs	r3, #0
 8005c9a:	e000      	b.n	8005c9e <HAL_UART_Transmit+0x14e>
  }
  else
  {
    return HAL_BUSY;
 8005c9c:	2302      	movs	r3, #2
  }
}
 8005c9e:	0018      	movs	r0, r3
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	b008      	add	sp, #32
 8005ca4:	bd80      	pop	{r7, pc}
	...

08005ca8 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b08a      	sub	sp, #40	; 0x28
 8005cac:	af02      	add	r7, sp, #8
 8005cae:	60f8      	str	r0, [r7, #12]
 8005cb0:	60b9      	str	r1, [r7, #8]
 8005cb2:	603b      	str	r3, [r7, #0]
 8005cb4:	1dbb      	adds	r3, r7, #6
 8005cb6:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	2288      	movs	r2, #136	; 0x88
 8005cbc:	589b      	ldr	r3, [r3, r2]
 8005cbe:	2b20      	cmp	r3, #32
 8005cc0:	d000      	beq.n	8005cc4 <HAL_UART_Receive+0x1c>
 8005cc2:	e0db      	b.n	8005e7c <HAL_UART_Receive+0x1d4>
  {
    if ((pData == NULL) || (Size == 0U))
 8005cc4:	68bb      	ldr	r3, [r7, #8]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d003      	beq.n	8005cd2 <HAL_UART_Receive+0x2a>
 8005cca:	1dbb      	adds	r3, r7, #6
 8005ccc:	881b      	ldrh	r3, [r3, #0]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d101      	bne.n	8005cd6 <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8005cd2:	2301      	movs	r3, #1
 8005cd4:	e0d3      	b.n	8005e7e <HAL_UART_Receive+0x1d6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	689a      	ldr	r2, [r3, #8]
 8005cda:	2380      	movs	r3, #128	; 0x80
 8005cdc:	015b      	lsls	r3, r3, #5
 8005cde:	429a      	cmp	r2, r3
 8005ce0:	d109      	bne.n	8005cf6 <HAL_UART_Receive+0x4e>
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	691b      	ldr	r3, [r3, #16]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d105      	bne.n	8005cf6 <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005cea:	68bb      	ldr	r3, [r7, #8]
 8005cec:	2201      	movs	r2, #1
 8005cee:	4013      	ands	r3, r2
 8005cf0:	d001      	beq.n	8005cf6 <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	e0c3      	b.n	8005e7e <HAL_UART_Receive+0x1d6>
      }
    }

    __HAL_LOCK(huart);
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	2280      	movs	r2, #128	; 0x80
 8005cfa:	5c9b      	ldrb	r3, [r3, r2]
 8005cfc:	2b01      	cmp	r3, #1
 8005cfe:	d101      	bne.n	8005d04 <HAL_UART_Receive+0x5c>
 8005d00:	2302      	movs	r3, #2
 8005d02:	e0bc      	b.n	8005e7e <HAL_UART_Receive+0x1d6>
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	2280      	movs	r2, #128	; 0x80
 8005d08:	2101      	movs	r1, #1
 8005d0a:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	228c      	movs	r2, #140	; 0x8c
 8005d10:	2100      	movs	r1, #0
 8005d12:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	2288      	movs	r2, #136	; 0x88
 8005d18:	2122      	movs	r1, #34	; 0x22
 8005d1a:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005d22:	f7fe fb11 	bl	8004348 <HAL_GetTick>
 8005d26:	0003      	movs	r3, r0
 8005d28:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	1dba      	adds	r2, r7, #6
 8005d2e:	215c      	movs	r1, #92	; 0x5c
 8005d30:	8812      	ldrh	r2, [r2, #0]
 8005d32:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	1dba      	adds	r2, r7, #6
 8005d38:	215e      	movs	r1, #94	; 0x5e
 8005d3a:	8812      	ldrh	r2, [r2, #0]
 8005d3c:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	689a      	ldr	r2, [r3, #8]
 8005d42:	2380      	movs	r3, #128	; 0x80
 8005d44:	015b      	lsls	r3, r3, #5
 8005d46:	429a      	cmp	r2, r3
 8005d48:	d10d      	bne.n	8005d66 <HAL_UART_Receive+0xbe>
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	691b      	ldr	r3, [r3, #16]
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d104      	bne.n	8005d5c <HAL_UART_Receive+0xb4>
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	2260      	movs	r2, #96	; 0x60
 8005d56:	494c      	ldr	r1, [pc, #304]	; (8005e88 <HAL_UART_Receive+0x1e0>)
 8005d58:	5299      	strh	r1, [r3, r2]
 8005d5a:	e02e      	b.n	8005dba <HAL_UART_Receive+0x112>
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	2260      	movs	r2, #96	; 0x60
 8005d60:	21ff      	movs	r1, #255	; 0xff
 8005d62:	5299      	strh	r1, [r3, r2]
 8005d64:	e029      	b.n	8005dba <HAL_UART_Receive+0x112>
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	689b      	ldr	r3, [r3, #8]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d10d      	bne.n	8005d8a <HAL_UART_Receive+0xe2>
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	691b      	ldr	r3, [r3, #16]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d104      	bne.n	8005d80 <HAL_UART_Receive+0xd8>
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	2260      	movs	r2, #96	; 0x60
 8005d7a:	21ff      	movs	r1, #255	; 0xff
 8005d7c:	5299      	strh	r1, [r3, r2]
 8005d7e:	e01c      	b.n	8005dba <HAL_UART_Receive+0x112>
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	2260      	movs	r2, #96	; 0x60
 8005d84:	217f      	movs	r1, #127	; 0x7f
 8005d86:	5299      	strh	r1, [r3, r2]
 8005d88:	e017      	b.n	8005dba <HAL_UART_Receive+0x112>
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	689a      	ldr	r2, [r3, #8]
 8005d8e:	2380      	movs	r3, #128	; 0x80
 8005d90:	055b      	lsls	r3, r3, #21
 8005d92:	429a      	cmp	r2, r3
 8005d94:	d10d      	bne.n	8005db2 <HAL_UART_Receive+0x10a>
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	691b      	ldr	r3, [r3, #16]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d104      	bne.n	8005da8 <HAL_UART_Receive+0x100>
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	2260      	movs	r2, #96	; 0x60
 8005da2:	217f      	movs	r1, #127	; 0x7f
 8005da4:	5299      	strh	r1, [r3, r2]
 8005da6:	e008      	b.n	8005dba <HAL_UART_Receive+0x112>
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	2260      	movs	r2, #96	; 0x60
 8005dac:	213f      	movs	r1, #63	; 0x3f
 8005dae:	5299      	strh	r1, [r3, r2]
 8005db0:	e003      	b.n	8005dba <HAL_UART_Receive+0x112>
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	2260      	movs	r2, #96	; 0x60
 8005db6:	2100      	movs	r1, #0
 8005db8:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8005dba:	2312      	movs	r3, #18
 8005dbc:	18fb      	adds	r3, r7, r3
 8005dbe:	68fa      	ldr	r2, [r7, #12]
 8005dc0:	2160      	movs	r1, #96	; 0x60
 8005dc2:	5a52      	ldrh	r2, [r2, r1]
 8005dc4:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	689a      	ldr	r2, [r3, #8]
 8005dca:	2380      	movs	r3, #128	; 0x80
 8005dcc:	015b      	lsls	r3, r3, #5
 8005dce:	429a      	cmp	r2, r3
 8005dd0:	d108      	bne.n	8005de4 <HAL_UART_Receive+0x13c>
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	691b      	ldr	r3, [r3, #16]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d104      	bne.n	8005de4 <HAL_UART_Receive+0x13c>
    {
      pdata8bits  = NULL;
 8005dda:	2300      	movs	r3, #0
 8005ddc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	61bb      	str	r3, [r7, #24]
 8005de2:	e003      	b.n	8005dec <HAL_UART_Receive+0x144>
    }
    else
    {
      pdata8bits  = pData;
 8005de4:	68bb      	ldr	r3, [r7, #8]
 8005de6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005de8:	2300      	movs	r3, #0
 8005dea:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	2280      	movs	r2, #128	; 0x80
 8005df0:	2100      	movs	r1, #0
 8005df2:	5499      	strb	r1, [r3, r2]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8005df4:	e036      	b.n	8005e64 <HAL_UART_Receive+0x1bc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005df6:	697a      	ldr	r2, [r7, #20]
 8005df8:	68f8      	ldr	r0, [r7, #12]
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	9300      	str	r3, [sp, #0]
 8005dfe:	0013      	movs	r3, r2
 8005e00:	2200      	movs	r2, #0
 8005e02:	2120      	movs	r1, #32
 8005e04:	f000 fc8a 	bl	800671c <UART_WaitOnFlagUntilTimeout>
 8005e08:	1e03      	subs	r3, r0, #0
 8005e0a:	d001      	beq.n	8005e10 <HAL_UART_Receive+0x168>
      {
        return HAL_TIMEOUT;
 8005e0c:	2303      	movs	r3, #3
 8005e0e:	e036      	b.n	8005e7e <HAL_UART_Receive+0x1d6>
      }
      if (pdata8bits == NULL)
 8005e10:	69fb      	ldr	r3, [r7, #28]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d10e      	bne.n	8005e34 <HAL_UART_Receive+0x18c>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e1c:	b29b      	uxth	r3, r3
 8005e1e:	2212      	movs	r2, #18
 8005e20:	18ba      	adds	r2, r7, r2
 8005e22:	8812      	ldrh	r2, [r2, #0]
 8005e24:	4013      	ands	r3, r2
 8005e26:	b29a      	uxth	r2, r3
 8005e28:	69bb      	ldr	r3, [r7, #24]
 8005e2a:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005e2c:	69bb      	ldr	r3, [r7, #24]
 8005e2e:	3302      	adds	r3, #2
 8005e30:	61bb      	str	r3, [r7, #24]
 8005e32:	e00e      	b.n	8005e52 <HAL_UART_Receive+0x1aa>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e3a:	b2db      	uxtb	r3, r3
 8005e3c:	2212      	movs	r2, #18
 8005e3e:	18ba      	adds	r2, r7, r2
 8005e40:	8812      	ldrh	r2, [r2, #0]
 8005e42:	b2d2      	uxtb	r2, r2
 8005e44:	4013      	ands	r3, r2
 8005e46:	b2da      	uxtb	r2, r3
 8005e48:	69fb      	ldr	r3, [r7, #28]
 8005e4a:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8005e4c:	69fb      	ldr	r3, [r7, #28]
 8005e4e:	3301      	adds	r3, #1
 8005e50:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	225e      	movs	r2, #94	; 0x5e
 8005e56:	5a9b      	ldrh	r3, [r3, r2]
 8005e58:	b29b      	uxth	r3, r3
 8005e5a:	3b01      	subs	r3, #1
 8005e5c:	b299      	uxth	r1, r3
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	225e      	movs	r2, #94	; 0x5e
 8005e62:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	225e      	movs	r2, #94	; 0x5e
 8005e68:	5a9b      	ldrh	r3, [r3, r2]
 8005e6a:	b29b      	uxth	r3, r3
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d1c2      	bne.n	8005df6 <HAL_UART_Receive+0x14e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	2288      	movs	r2, #136	; 0x88
 8005e74:	2120      	movs	r1, #32
 8005e76:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8005e78:	2300      	movs	r3, #0
 8005e7a:	e000      	b.n	8005e7e <HAL_UART_Receive+0x1d6>
  }
  else
  {
    return HAL_BUSY;
 8005e7c:	2302      	movs	r3, #2
  }
}
 8005e7e:	0018      	movs	r0, r3
 8005e80:	46bd      	mov	sp, r7
 8005e82:	b008      	add	sp, #32
 8005e84:	bd80      	pop	{r7, pc}
 8005e86:	46c0      	nop			; (mov r8, r8)
 8005e88:	000001ff 	.word	0x000001ff

08005e8c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b088      	sub	sp, #32
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	60f8      	str	r0, [r7, #12]
 8005e94:	60b9      	str	r1, [r7, #8]
 8005e96:	1dbb      	adds	r3, r7, #6
 8005e98:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	2288      	movs	r2, #136	; 0x88
 8005e9e:	589b      	ldr	r3, [r3, r2]
 8005ea0:	2b20      	cmp	r3, #32
 8005ea2:	d150      	bne.n	8005f46 <HAL_UART_Receive_DMA+0xba>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ea4:	68bb      	ldr	r3, [r7, #8]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d003      	beq.n	8005eb2 <HAL_UART_Receive_DMA+0x26>
 8005eaa:	1dbb      	adds	r3, r7, #6
 8005eac:	881b      	ldrh	r3, [r3, #0]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d101      	bne.n	8005eb6 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8005eb2:	2301      	movs	r3, #1
 8005eb4:	e048      	b.n	8005f48 <HAL_UART_Receive_DMA+0xbc>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	689a      	ldr	r2, [r3, #8]
 8005eba:	2380      	movs	r3, #128	; 0x80
 8005ebc:	015b      	lsls	r3, r3, #5
 8005ebe:	429a      	cmp	r2, r3
 8005ec0:	d109      	bne.n	8005ed6 <HAL_UART_Receive_DMA+0x4a>
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	691b      	ldr	r3, [r3, #16]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d105      	bne.n	8005ed6 <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005eca:	68bb      	ldr	r3, [r7, #8]
 8005ecc:	2201      	movs	r2, #1
 8005ece:	4013      	ands	r3, r2
 8005ed0:	d001      	beq.n	8005ed6 <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	e038      	b.n	8005f48 <HAL_UART_Receive_DMA+0xbc>
      }
    }

    __HAL_LOCK(huart);
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	2280      	movs	r2, #128	; 0x80
 8005eda:	5c9b      	ldrb	r3, [r3, r2]
 8005edc:	2b01      	cmp	r3, #1
 8005ede:	d101      	bne.n	8005ee4 <HAL_UART_Receive_DMA+0x58>
 8005ee0:	2302      	movs	r3, #2
 8005ee2:	e031      	b.n	8005f48 <HAL_UART_Receive_DMA+0xbc>
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	2280      	movs	r2, #128	; 0x80
 8005ee8:	2101      	movs	r1, #1
 8005eea:	5499      	strb	r1, [r3, r2]

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	2200      	movs	r2, #0
 8005ef0:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	685a      	ldr	r2, [r3, #4]
 8005ef8:	2380      	movs	r3, #128	; 0x80
 8005efa:	041b      	lsls	r3, r3, #16
 8005efc:	4013      	ands	r3, r2
 8005efe:	d019      	beq.n	8005f34 <HAL_UART_Receive_DMA+0xa8>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f00:	f3ef 8310 	mrs	r3, PRIMASK
 8005f04:	613b      	str	r3, [r7, #16]
  return(result);
 8005f06:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005f08:	61fb      	str	r3, [r7, #28]
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f0e:	697b      	ldr	r3, [r7, #20]
 8005f10:	f383 8810 	msr	PRIMASK, r3
}
 8005f14:	46c0      	nop			; (mov r8, r8)
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	681a      	ldr	r2, [r3, #0]
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	2180      	movs	r1, #128	; 0x80
 8005f22:	04c9      	lsls	r1, r1, #19
 8005f24:	430a      	orrs	r2, r1
 8005f26:	601a      	str	r2, [r3, #0]
 8005f28:	69fb      	ldr	r3, [r7, #28]
 8005f2a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f2c:	69bb      	ldr	r3, [r7, #24]
 8005f2e:	f383 8810 	msr	PRIMASK, r3
}
 8005f32:	46c0      	nop			; (mov r8, r8)
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8005f34:	1dbb      	adds	r3, r7, #6
 8005f36:	881a      	ldrh	r2, [r3, #0]
 8005f38:	68b9      	ldr	r1, [r7, #8]
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	0018      	movs	r0, r3
 8005f3e:	f000 fcb5 	bl	80068ac <UART_Start_Receive_DMA>
 8005f42:	0003      	movs	r3, r0
 8005f44:	e000      	b.n	8005f48 <HAL_UART_Receive_DMA+0xbc>
  }
  else
  {
    return HAL_BUSY;
 8005f46:	2302      	movs	r3, #2
  }
}
 8005f48:	0018      	movs	r0, r3
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	b008      	add	sp, #32
 8005f4e:	bd80      	pop	{r7, pc}

08005f50 <HAL_UART_DMAPause>:
  * @brief Pause the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart)
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b094      	sub	sp, #80	; 0x50
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2284      	movs	r2, #132	; 0x84
 8005f5c:	589b      	ldr	r3, [r3, r2]
 8005f5e:	64fb      	str	r3, [r7, #76]	; 0x4c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2288      	movs	r2, #136	; 0x88
 8005f64:	589b      	ldr	r3, [r3, r2]
 8005f66:	64bb      	str	r3, [r7, #72]	; 0x48

  __HAL_LOCK(huart);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2280      	movs	r2, #128	; 0x80
 8005f6c:	5c9b      	ldrb	r3, [r3, r2]
 8005f6e:	2b01      	cmp	r3, #1
 8005f70:	d101      	bne.n	8005f76 <HAL_UART_DMAPause+0x26>
 8005f72:	2302      	movs	r3, #2
 8005f74:	e080      	b.n	8006078 <HAL_UART_DMAPause+0x128>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2280      	movs	r2, #128	; 0x80
 8005f7a:	2101      	movs	r1, #1
 8005f7c:	5499      	strb	r1, [r3, r2]

  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	689b      	ldr	r3, [r3, #8]
 8005f84:	2280      	movs	r2, #128	; 0x80
 8005f86:	4013      	ands	r3, r2
 8005f88:	2b80      	cmp	r3, #128	; 0x80
 8005f8a:	d11b      	bne.n	8005fc4 <HAL_UART_DMAPause+0x74>
 8005f8c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f8e:	2b21      	cmp	r3, #33	; 0x21
 8005f90:	d118      	bne.n	8005fc4 <HAL_UART_DMAPause+0x74>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f92:	f3ef 8310 	mrs	r3, PRIMASK
 8005f96:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8005f98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    /* Disable the UART DMA Tx request */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005f9a:	647b      	str	r3, [r7, #68]	; 0x44
 8005f9c:	2301      	movs	r3, #1
 8005f9e:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fa2:	f383 8810 	msr	PRIMASK, r3
}
 8005fa6:	46c0      	nop			; (mov r8, r8)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	689a      	ldr	r2, [r3, #8]
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	2180      	movs	r1, #128	; 0x80
 8005fb4:	438a      	bics	r2, r1
 8005fb6:	609a      	str	r2, [r3, #8]
 8005fb8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005fba:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005fbe:	f383 8810 	msr	PRIMASK, r3
}
 8005fc2:	46c0      	nop			; (mov r8, r8)
  }
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	689b      	ldr	r3, [r3, #8]
 8005fca:	2240      	movs	r2, #64	; 0x40
 8005fcc:	4013      	ands	r3, r2
 8005fce:	2b40      	cmp	r3, #64	; 0x40
 8005fd0:	d14d      	bne.n	800606e <HAL_UART_DMAPause+0x11e>
 8005fd2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005fd4:	2b22      	cmp	r3, #34	; 0x22
 8005fd6:	d14a      	bne.n	800606e <HAL_UART_DMAPause+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005fd8:	f3ef 8310 	mrs	r3, PRIMASK
 8005fdc:	60bb      	str	r3, [r7, #8]
  return(result);
 8005fde:	68bb      	ldr	r3, [r7, #8]
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005fe0:	643b      	str	r3, [r7, #64]	; 0x40
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	f383 8810 	msr	PRIMASK, r3
}
 8005fec:	46c0      	nop			; (mov r8, r8)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	681a      	ldr	r2, [r3, #0]
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	4921      	ldr	r1, [pc, #132]	; (8006080 <HAL_UART_DMAPause+0x130>)
 8005ffa:	400a      	ands	r2, r1
 8005ffc:	601a      	str	r2, [r3, #0]
 8005ffe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006000:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006002:	693b      	ldr	r3, [r7, #16]
 8006004:	f383 8810 	msr	PRIMASK, r3
}
 8006008:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800600a:	f3ef 8310 	mrs	r3, PRIMASK
 800600e:	617b      	str	r3, [r7, #20]
  return(result);
 8006010:	697b      	ldr	r3, [r7, #20]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006012:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006014:	2301      	movs	r3, #1
 8006016:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006018:	69bb      	ldr	r3, [r7, #24]
 800601a:	f383 8810 	msr	PRIMASK, r3
}
 800601e:	46c0      	nop			; (mov r8, r8)
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	689a      	ldr	r2, [r3, #8]
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	2101      	movs	r1, #1
 800602c:	438a      	bics	r2, r1
 800602e:	609a      	str	r2, [r3, #8]
 8006030:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006032:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006034:	69fb      	ldr	r3, [r7, #28]
 8006036:	f383 8810 	msr	PRIMASK, r3
}
 800603a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800603c:	f3ef 8310 	mrs	r3, PRIMASK
 8006040:	623b      	str	r3, [r7, #32]
  return(result);
 8006042:	6a3b      	ldr	r3, [r7, #32]

    /* Disable the UART DMA Rx request */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006044:	63bb      	str	r3, [r7, #56]	; 0x38
 8006046:	2301      	movs	r3, #1
 8006048:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800604a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800604c:	f383 8810 	msr	PRIMASK, r3
}
 8006050:	46c0      	nop			; (mov r8, r8)
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	689a      	ldr	r2, [r3, #8]
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	2140      	movs	r1, #64	; 0x40
 800605e:	438a      	bics	r2, r1
 8006060:	609a      	str	r2, [r3, #8]
 8006062:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006064:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006066:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006068:	f383 8810 	msr	PRIMASK, r3
}
 800606c:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(huart);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2280      	movs	r2, #128	; 0x80
 8006072:	2100      	movs	r1, #0
 8006074:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006076:	2300      	movs	r3, #0
}
 8006078:	0018      	movs	r0, r3
 800607a:	46bd      	mov	sp, r7
 800607c:	b014      	add	sp, #80	; 0x50
 800607e:	bd80      	pop	{r7, pc}
 8006080:	fffffeff 	.word	0xfffffeff

08006084 <HAL_UART_DMAResume>:
  * @brief Resume the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart)
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b092      	sub	sp, #72	; 0x48
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2280      	movs	r2, #128	; 0x80
 8006090:	5c9b      	ldrb	r3, [r3, r2]
 8006092:	2b01      	cmp	r3, #1
 8006094:	d101      	bne.n	800609a <HAL_UART_DMAResume+0x16>
 8006096:	2302      	movs	r3, #2
 8006098:	e07f      	b.n	800619a <HAL_UART_DMAResume+0x116>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	2280      	movs	r2, #128	; 0x80
 800609e:	2101      	movs	r1, #1
 80060a0:	5499      	strb	r1, [r3, r2]

  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	2284      	movs	r2, #132	; 0x84
 80060a6:	589b      	ldr	r3, [r3, r2]
 80060a8:	2b21      	cmp	r3, #33	; 0x21
 80060aa:	d118      	bne.n	80060de <HAL_UART_DMAResume+0x5a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80060ac:	f3ef 8310 	mrs	r3, PRIMASK
 80060b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 80060b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  {
    /* Enable the UART DMA Tx request */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80060b4:	647b      	str	r3, [r7, #68]	; 0x44
 80060b6:	2301      	movs	r3, #1
 80060b8:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060bc:	f383 8810 	msr	PRIMASK, r3
}
 80060c0:	46c0      	nop			; (mov r8, r8)
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	689a      	ldr	r2, [r3, #8]
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	2180      	movs	r1, #128	; 0x80
 80060ce:	430a      	orrs	r2, r1
 80060d0:	609a      	str	r2, [r3, #8]
 80060d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80060d4:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060d8:	f383 8810 	msr	PRIMASK, r3
}
 80060dc:	46c0      	nop			; (mov r8, r8)
  }
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2288      	movs	r2, #136	; 0x88
 80060e2:	589b      	ldr	r3, [r3, r2]
 80060e4:	2b22      	cmp	r3, #34	; 0x22
 80060e6:	d153      	bne.n	8006190 <HAL_UART_DMAResume+0x10c>
  {
    /* Clear the Overrun flag before resuming the Rx transfer */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	2208      	movs	r2, #8
 80060ee:	621a      	str	r2, [r3, #32]

    /* Re-enable PE and ERR (Frame error, noise error, overrun error) interrupts */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	691b      	ldr	r3, [r3, #16]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d019      	beq.n	800612c <HAL_UART_DMAResume+0xa8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80060f8:	f3ef 8310 	mrs	r3, PRIMASK
 80060fc:	623b      	str	r3, [r7, #32]
  return(result);
 80060fe:	6a3b      	ldr	r3, [r7, #32]
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006100:	643b      	str	r3, [r7, #64]	; 0x40
 8006102:	2301      	movs	r3, #1
 8006104:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006108:	f383 8810 	msr	PRIMASK, r3
}
 800610c:	46c0      	nop			; (mov r8, r8)
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	681a      	ldr	r2, [r3, #0]
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	2180      	movs	r1, #128	; 0x80
 800611a:	0049      	lsls	r1, r1, #1
 800611c:	430a      	orrs	r2, r1
 800611e:	601a      	str	r2, [r3, #0]
 8006120:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006122:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006124:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006126:	f383 8810 	msr	PRIMASK, r3
}
 800612a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800612c:	f3ef 8310 	mrs	r3, PRIMASK
 8006130:	60bb      	str	r3, [r7, #8]
  return(result);
 8006132:	68bb      	ldr	r3, [r7, #8]
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006134:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006136:	2301      	movs	r3, #1
 8006138:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	f383 8810 	msr	PRIMASK, r3
}
 8006140:	46c0      	nop			; (mov r8, r8)
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	689a      	ldr	r2, [r3, #8]
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	2101      	movs	r1, #1
 800614e:	430a      	orrs	r2, r1
 8006150:	609a      	str	r2, [r3, #8]
 8006152:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006154:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006156:	693b      	ldr	r3, [r7, #16]
 8006158:	f383 8810 	msr	PRIMASK, r3
}
 800615c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800615e:	f3ef 8310 	mrs	r3, PRIMASK
 8006162:	617b      	str	r3, [r7, #20]
  return(result);
 8006164:	697b      	ldr	r3, [r7, #20]

    /* Enable the UART DMA Rx request */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006166:	63bb      	str	r3, [r7, #56]	; 0x38
 8006168:	2301      	movs	r3, #1
 800616a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800616c:	69bb      	ldr	r3, [r7, #24]
 800616e:	f383 8810 	msr	PRIMASK, r3
}
 8006172:	46c0      	nop			; (mov r8, r8)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	689a      	ldr	r2, [r3, #8]
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	2140      	movs	r1, #64	; 0x40
 8006180:	430a      	orrs	r2, r1
 8006182:	609a      	str	r2, [r3, #8]
 8006184:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006186:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006188:	69fb      	ldr	r3, [r7, #28]
 800618a:	f383 8810 	msr	PRIMASK, r3
}
 800618e:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(huart);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2280      	movs	r2, #128	; 0x80
 8006194:	2100      	movs	r1, #0
 8006196:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006198:	2300      	movs	r3, #0
}
 800619a:	0018      	movs	r0, r3
 800619c:	46bd      	mov	sp, r7
 800619e:	b012      	add	sp, #72	; 0x48
 80061a0:	bd80      	pop	{r7, pc}

080061a2 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80061a2:	b580      	push	{r7, lr}
 80061a4:	b082      	sub	sp, #8
 80061a6:	af00      	add	r7, sp, #0
 80061a8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80061aa:	46c0      	nop			; (mov r8, r8)
 80061ac:	46bd      	mov	sp, r7
 80061ae:	b002      	add	sp, #8
 80061b0:	bd80      	pop	{r7, pc}

080061b2 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80061b2:	b580      	push	{r7, lr}
 80061b4:	b082      	sub	sp, #8
 80061b6:	af00      	add	r7, sp, #0
 80061b8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80061ba:	46c0      	nop			; (mov r8, r8)
 80061bc:	46bd      	mov	sp, r7
 80061be:	b002      	add	sp, #8
 80061c0:	bd80      	pop	{r7, pc}

080061c2 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80061c2:	b580      	push	{r7, lr}
 80061c4:	b082      	sub	sp, #8
 80061c6:	af00      	add	r7, sp, #0
 80061c8:	6078      	str	r0, [r7, #4]
 80061ca:	000a      	movs	r2, r1
 80061cc:	1cbb      	adds	r3, r7, #2
 80061ce:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80061d0:	46c0      	nop			; (mov r8, r8)
 80061d2:	46bd      	mov	sp, r7
 80061d4:	b002      	add	sp, #8
 80061d6:	bd80      	pop	{r7, pc}

080061d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b088      	sub	sp, #32
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80061e0:	231a      	movs	r3, #26
 80061e2:	18fb      	adds	r3, r7, r3
 80061e4:	2200      	movs	r2, #0
 80061e6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	689a      	ldr	r2, [r3, #8]
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	691b      	ldr	r3, [r3, #16]
 80061f0:	431a      	orrs	r2, r3
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	695b      	ldr	r3, [r3, #20]
 80061f6:	431a      	orrs	r2, r3
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	69db      	ldr	r3, [r3, #28]
 80061fc:	4313      	orrs	r3, r2
 80061fe:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	4abc      	ldr	r2, [pc, #752]	; (80064f8 <UART_SetConfig+0x320>)
 8006208:	4013      	ands	r3, r2
 800620a:	0019      	movs	r1, r3
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	69fa      	ldr	r2, [r7, #28]
 8006212:	430a      	orrs	r2, r1
 8006214:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	685b      	ldr	r3, [r3, #4]
 800621c:	4ab7      	ldr	r2, [pc, #732]	; (80064fc <UART_SetConfig+0x324>)
 800621e:	4013      	ands	r3, r2
 8006220:	0019      	movs	r1, r3
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	68da      	ldr	r2, [r3, #12]
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	430a      	orrs	r2, r1
 800622c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	699b      	ldr	r3, [r3, #24]
 8006232:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6a1b      	ldr	r3, [r3, #32]
 8006238:	69fa      	ldr	r2, [r7, #28]
 800623a:	4313      	orrs	r3, r2
 800623c:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	689b      	ldr	r3, [r3, #8]
 8006244:	4aae      	ldr	r2, [pc, #696]	; (8006500 <UART_SetConfig+0x328>)
 8006246:	4013      	ands	r3, r2
 8006248:	0019      	movs	r1, r3
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	69fa      	ldr	r2, [r7, #28]
 8006250:	430a      	orrs	r2, r1
 8006252:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800625a:	220f      	movs	r2, #15
 800625c:	4393      	bics	r3, r2
 800625e:	0019      	movs	r1, r3
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	430a      	orrs	r2, r1
 800626a:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	4aa4      	ldr	r2, [pc, #656]	; (8006504 <UART_SetConfig+0x32c>)
 8006272:	4293      	cmp	r3, r2
 8006274:	d127      	bne.n	80062c6 <UART_SetConfig+0xee>
 8006276:	4ba4      	ldr	r3, [pc, #656]	; (8006508 <UART_SetConfig+0x330>)
 8006278:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800627a:	2203      	movs	r2, #3
 800627c:	4013      	ands	r3, r2
 800627e:	2b03      	cmp	r3, #3
 8006280:	d017      	beq.n	80062b2 <UART_SetConfig+0xda>
 8006282:	d81b      	bhi.n	80062bc <UART_SetConfig+0xe4>
 8006284:	2b02      	cmp	r3, #2
 8006286:	d00a      	beq.n	800629e <UART_SetConfig+0xc6>
 8006288:	d818      	bhi.n	80062bc <UART_SetConfig+0xe4>
 800628a:	2b00      	cmp	r3, #0
 800628c:	d002      	beq.n	8006294 <UART_SetConfig+0xbc>
 800628e:	2b01      	cmp	r3, #1
 8006290:	d00a      	beq.n	80062a8 <UART_SetConfig+0xd0>
 8006292:	e013      	b.n	80062bc <UART_SetConfig+0xe4>
 8006294:	231b      	movs	r3, #27
 8006296:	18fb      	adds	r3, r7, r3
 8006298:	2200      	movs	r2, #0
 800629a:	701a      	strb	r2, [r3, #0]
 800629c:	e058      	b.n	8006350 <UART_SetConfig+0x178>
 800629e:	231b      	movs	r3, #27
 80062a0:	18fb      	adds	r3, r7, r3
 80062a2:	2202      	movs	r2, #2
 80062a4:	701a      	strb	r2, [r3, #0]
 80062a6:	e053      	b.n	8006350 <UART_SetConfig+0x178>
 80062a8:	231b      	movs	r3, #27
 80062aa:	18fb      	adds	r3, r7, r3
 80062ac:	2204      	movs	r2, #4
 80062ae:	701a      	strb	r2, [r3, #0]
 80062b0:	e04e      	b.n	8006350 <UART_SetConfig+0x178>
 80062b2:	231b      	movs	r3, #27
 80062b4:	18fb      	adds	r3, r7, r3
 80062b6:	2208      	movs	r2, #8
 80062b8:	701a      	strb	r2, [r3, #0]
 80062ba:	e049      	b.n	8006350 <UART_SetConfig+0x178>
 80062bc:	231b      	movs	r3, #27
 80062be:	18fb      	adds	r3, r7, r3
 80062c0:	2210      	movs	r2, #16
 80062c2:	701a      	strb	r2, [r3, #0]
 80062c4:	e044      	b.n	8006350 <UART_SetConfig+0x178>
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	4a90      	ldr	r2, [pc, #576]	; (800650c <UART_SetConfig+0x334>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d127      	bne.n	8006320 <UART_SetConfig+0x148>
 80062d0:	4b8d      	ldr	r3, [pc, #564]	; (8006508 <UART_SetConfig+0x330>)
 80062d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062d4:	220c      	movs	r2, #12
 80062d6:	4013      	ands	r3, r2
 80062d8:	2b0c      	cmp	r3, #12
 80062da:	d017      	beq.n	800630c <UART_SetConfig+0x134>
 80062dc:	d81b      	bhi.n	8006316 <UART_SetConfig+0x13e>
 80062de:	2b08      	cmp	r3, #8
 80062e0:	d00a      	beq.n	80062f8 <UART_SetConfig+0x120>
 80062e2:	d818      	bhi.n	8006316 <UART_SetConfig+0x13e>
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d002      	beq.n	80062ee <UART_SetConfig+0x116>
 80062e8:	2b04      	cmp	r3, #4
 80062ea:	d00a      	beq.n	8006302 <UART_SetConfig+0x12a>
 80062ec:	e013      	b.n	8006316 <UART_SetConfig+0x13e>
 80062ee:	231b      	movs	r3, #27
 80062f0:	18fb      	adds	r3, r7, r3
 80062f2:	2200      	movs	r2, #0
 80062f4:	701a      	strb	r2, [r3, #0]
 80062f6:	e02b      	b.n	8006350 <UART_SetConfig+0x178>
 80062f8:	231b      	movs	r3, #27
 80062fa:	18fb      	adds	r3, r7, r3
 80062fc:	2202      	movs	r2, #2
 80062fe:	701a      	strb	r2, [r3, #0]
 8006300:	e026      	b.n	8006350 <UART_SetConfig+0x178>
 8006302:	231b      	movs	r3, #27
 8006304:	18fb      	adds	r3, r7, r3
 8006306:	2204      	movs	r2, #4
 8006308:	701a      	strb	r2, [r3, #0]
 800630a:	e021      	b.n	8006350 <UART_SetConfig+0x178>
 800630c:	231b      	movs	r3, #27
 800630e:	18fb      	adds	r3, r7, r3
 8006310:	2208      	movs	r2, #8
 8006312:	701a      	strb	r2, [r3, #0]
 8006314:	e01c      	b.n	8006350 <UART_SetConfig+0x178>
 8006316:	231b      	movs	r3, #27
 8006318:	18fb      	adds	r3, r7, r3
 800631a:	2210      	movs	r2, #16
 800631c:	701a      	strb	r2, [r3, #0]
 800631e:	e017      	b.n	8006350 <UART_SetConfig+0x178>
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	4a7a      	ldr	r2, [pc, #488]	; (8006510 <UART_SetConfig+0x338>)
 8006326:	4293      	cmp	r3, r2
 8006328:	d104      	bne.n	8006334 <UART_SetConfig+0x15c>
 800632a:	231b      	movs	r3, #27
 800632c:	18fb      	adds	r3, r7, r3
 800632e:	2200      	movs	r2, #0
 8006330:	701a      	strb	r2, [r3, #0]
 8006332:	e00d      	b.n	8006350 <UART_SetConfig+0x178>
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	4a76      	ldr	r2, [pc, #472]	; (8006514 <UART_SetConfig+0x33c>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d104      	bne.n	8006348 <UART_SetConfig+0x170>
 800633e:	231b      	movs	r3, #27
 8006340:	18fb      	adds	r3, r7, r3
 8006342:	2200      	movs	r2, #0
 8006344:	701a      	strb	r2, [r3, #0]
 8006346:	e003      	b.n	8006350 <UART_SetConfig+0x178>
 8006348:	231b      	movs	r3, #27
 800634a:	18fb      	adds	r3, r7, r3
 800634c:	2210      	movs	r2, #16
 800634e:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	69da      	ldr	r2, [r3, #28]
 8006354:	2380      	movs	r3, #128	; 0x80
 8006356:	021b      	lsls	r3, r3, #8
 8006358:	429a      	cmp	r2, r3
 800635a:	d000      	beq.n	800635e <UART_SetConfig+0x186>
 800635c:	e065      	b.n	800642a <UART_SetConfig+0x252>
  {
    switch (clocksource)
 800635e:	231b      	movs	r3, #27
 8006360:	18fb      	adds	r3, r7, r3
 8006362:	781b      	ldrb	r3, [r3, #0]
 8006364:	2b08      	cmp	r3, #8
 8006366:	d015      	beq.n	8006394 <UART_SetConfig+0x1bc>
 8006368:	dc18      	bgt.n	800639c <UART_SetConfig+0x1c4>
 800636a:	2b04      	cmp	r3, #4
 800636c:	d00d      	beq.n	800638a <UART_SetConfig+0x1b2>
 800636e:	dc15      	bgt.n	800639c <UART_SetConfig+0x1c4>
 8006370:	2b00      	cmp	r3, #0
 8006372:	d002      	beq.n	800637a <UART_SetConfig+0x1a2>
 8006374:	2b02      	cmp	r3, #2
 8006376:	d005      	beq.n	8006384 <UART_SetConfig+0x1ac>
 8006378:	e010      	b.n	800639c <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800637a:	f7ff fa49 	bl	8005810 <HAL_RCC_GetPCLK1Freq>
 800637e:	0003      	movs	r3, r0
 8006380:	617b      	str	r3, [r7, #20]
        break;
 8006382:	e012      	b.n	80063aa <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006384:	4b64      	ldr	r3, [pc, #400]	; (8006518 <UART_SetConfig+0x340>)
 8006386:	617b      	str	r3, [r7, #20]
        break;
 8006388:	e00f      	b.n	80063aa <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800638a:	f7ff f9b5 	bl	80056f8 <HAL_RCC_GetSysClockFreq>
 800638e:	0003      	movs	r3, r0
 8006390:	617b      	str	r3, [r7, #20]
        break;
 8006392:	e00a      	b.n	80063aa <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006394:	2380      	movs	r3, #128	; 0x80
 8006396:	021b      	lsls	r3, r3, #8
 8006398:	617b      	str	r3, [r7, #20]
        break;
 800639a:	e006      	b.n	80063aa <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 800639c:	2300      	movs	r3, #0
 800639e:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80063a0:	231a      	movs	r3, #26
 80063a2:	18fb      	adds	r3, r7, r3
 80063a4:	2201      	movs	r2, #1
 80063a6:	701a      	strb	r2, [r3, #0]
        break;
 80063a8:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80063aa:	697b      	ldr	r3, [r7, #20]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d100      	bne.n	80063b2 <UART_SetConfig+0x1da>
 80063b0:	e08d      	b.n	80064ce <UART_SetConfig+0x2f6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80063b6:	4b59      	ldr	r3, [pc, #356]	; (800651c <UART_SetConfig+0x344>)
 80063b8:	0052      	lsls	r2, r2, #1
 80063ba:	5ad3      	ldrh	r3, [r2, r3]
 80063bc:	0019      	movs	r1, r3
 80063be:	6978      	ldr	r0, [r7, #20]
 80063c0:	f7f9 fec4 	bl	800014c <__udivsi3>
 80063c4:	0003      	movs	r3, r0
 80063c6:	005a      	lsls	r2, r3, #1
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	685b      	ldr	r3, [r3, #4]
 80063cc:	085b      	lsrs	r3, r3, #1
 80063ce:	18d2      	adds	r2, r2, r3
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	685b      	ldr	r3, [r3, #4]
 80063d4:	0019      	movs	r1, r3
 80063d6:	0010      	movs	r0, r2
 80063d8:	f7f9 feb8 	bl	800014c <__udivsi3>
 80063dc:	0003      	movs	r3, r0
 80063de:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80063e0:	693b      	ldr	r3, [r7, #16]
 80063e2:	2b0f      	cmp	r3, #15
 80063e4:	d91c      	bls.n	8006420 <UART_SetConfig+0x248>
 80063e6:	693a      	ldr	r2, [r7, #16]
 80063e8:	2380      	movs	r3, #128	; 0x80
 80063ea:	025b      	lsls	r3, r3, #9
 80063ec:	429a      	cmp	r2, r3
 80063ee:	d217      	bcs.n	8006420 <UART_SetConfig+0x248>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80063f0:	693b      	ldr	r3, [r7, #16]
 80063f2:	b29a      	uxth	r2, r3
 80063f4:	200e      	movs	r0, #14
 80063f6:	183b      	adds	r3, r7, r0
 80063f8:	210f      	movs	r1, #15
 80063fa:	438a      	bics	r2, r1
 80063fc:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80063fe:	693b      	ldr	r3, [r7, #16]
 8006400:	085b      	lsrs	r3, r3, #1
 8006402:	b29b      	uxth	r3, r3
 8006404:	2207      	movs	r2, #7
 8006406:	4013      	ands	r3, r2
 8006408:	b299      	uxth	r1, r3
 800640a:	183b      	adds	r3, r7, r0
 800640c:	183a      	adds	r2, r7, r0
 800640e:	8812      	ldrh	r2, [r2, #0]
 8006410:	430a      	orrs	r2, r1
 8006412:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	183a      	adds	r2, r7, r0
 800641a:	8812      	ldrh	r2, [r2, #0]
 800641c:	60da      	str	r2, [r3, #12]
 800641e:	e056      	b.n	80064ce <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 8006420:	231a      	movs	r3, #26
 8006422:	18fb      	adds	r3, r7, r3
 8006424:	2201      	movs	r2, #1
 8006426:	701a      	strb	r2, [r3, #0]
 8006428:	e051      	b.n	80064ce <UART_SetConfig+0x2f6>
      }
    }
  }
  else
  {
    switch (clocksource)
 800642a:	231b      	movs	r3, #27
 800642c:	18fb      	adds	r3, r7, r3
 800642e:	781b      	ldrb	r3, [r3, #0]
 8006430:	2b08      	cmp	r3, #8
 8006432:	d015      	beq.n	8006460 <UART_SetConfig+0x288>
 8006434:	dc18      	bgt.n	8006468 <UART_SetConfig+0x290>
 8006436:	2b04      	cmp	r3, #4
 8006438:	d00d      	beq.n	8006456 <UART_SetConfig+0x27e>
 800643a:	dc15      	bgt.n	8006468 <UART_SetConfig+0x290>
 800643c:	2b00      	cmp	r3, #0
 800643e:	d002      	beq.n	8006446 <UART_SetConfig+0x26e>
 8006440:	2b02      	cmp	r3, #2
 8006442:	d005      	beq.n	8006450 <UART_SetConfig+0x278>
 8006444:	e010      	b.n	8006468 <UART_SetConfig+0x290>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006446:	f7ff f9e3 	bl	8005810 <HAL_RCC_GetPCLK1Freq>
 800644a:	0003      	movs	r3, r0
 800644c:	617b      	str	r3, [r7, #20]
        break;
 800644e:	e012      	b.n	8006476 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006450:	4b31      	ldr	r3, [pc, #196]	; (8006518 <UART_SetConfig+0x340>)
 8006452:	617b      	str	r3, [r7, #20]
        break;
 8006454:	e00f      	b.n	8006476 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006456:	f7ff f94f 	bl	80056f8 <HAL_RCC_GetSysClockFreq>
 800645a:	0003      	movs	r3, r0
 800645c:	617b      	str	r3, [r7, #20]
        break;
 800645e:	e00a      	b.n	8006476 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006460:	2380      	movs	r3, #128	; 0x80
 8006462:	021b      	lsls	r3, r3, #8
 8006464:	617b      	str	r3, [r7, #20]
        break;
 8006466:	e006      	b.n	8006476 <UART_SetConfig+0x29e>
      default:
        pclk = 0U;
 8006468:	2300      	movs	r3, #0
 800646a:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800646c:	231a      	movs	r3, #26
 800646e:	18fb      	adds	r3, r7, r3
 8006470:	2201      	movs	r2, #1
 8006472:	701a      	strb	r2, [r3, #0]
        break;
 8006474:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8006476:	697b      	ldr	r3, [r7, #20]
 8006478:	2b00      	cmp	r3, #0
 800647a:	d028      	beq.n	80064ce <UART_SetConfig+0x2f6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006480:	4b26      	ldr	r3, [pc, #152]	; (800651c <UART_SetConfig+0x344>)
 8006482:	0052      	lsls	r2, r2, #1
 8006484:	5ad3      	ldrh	r3, [r2, r3]
 8006486:	0019      	movs	r1, r3
 8006488:	6978      	ldr	r0, [r7, #20]
 800648a:	f7f9 fe5f 	bl	800014c <__udivsi3>
 800648e:	0003      	movs	r3, r0
 8006490:	001a      	movs	r2, r3
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	685b      	ldr	r3, [r3, #4]
 8006496:	085b      	lsrs	r3, r3, #1
 8006498:	18d2      	adds	r2, r2, r3
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	685b      	ldr	r3, [r3, #4]
 800649e:	0019      	movs	r1, r3
 80064a0:	0010      	movs	r0, r2
 80064a2:	f7f9 fe53 	bl	800014c <__udivsi3>
 80064a6:	0003      	movs	r3, r0
 80064a8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80064aa:	693b      	ldr	r3, [r7, #16]
 80064ac:	2b0f      	cmp	r3, #15
 80064ae:	d90a      	bls.n	80064c6 <UART_SetConfig+0x2ee>
 80064b0:	693a      	ldr	r2, [r7, #16]
 80064b2:	2380      	movs	r3, #128	; 0x80
 80064b4:	025b      	lsls	r3, r3, #9
 80064b6:	429a      	cmp	r2, r3
 80064b8:	d205      	bcs.n	80064c6 <UART_SetConfig+0x2ee>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80064ba:	693b      	ldr	r3, [r7, #16]
 80064bc:	b29a      	uxth	r2, r3
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	60da      	str	r2, [r3, #12]
 80064c4:	e003      	b.n	80064ce <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 80064c6:	231a      	movs	r3, #26
 80064c8:	18fb      	adds	r3, r7, r3
 80064ca:	2201      	movs	r2, #1
 80064cc:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	226a      	movs	r2, #106	; 0x6a
 80064d2:	2101      	movs	r1, #1
 80064d4:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2268      	movs	r2, #104	; 0x68
 80064da:	2101      	movs	r1, #1
 80064dc:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	2200      	movs	r2, #0
 80064e2:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2200      	movs	r2, #0
 80064e8:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80064ea:	231a      	movs	r3, #26
 80064ec:	18fb      	adds	r3, r7, r3
 80064ee:	781b      	ldrb	r3, [r3, #0]
}
 80064f0:	0018      	movs	r0, r3
 80064f2:	46bd      	mov	sp, r7
 80064f4:	b008      	add	sp, #32
 80064f6:	bd80      	pop	{r7, pc}
 80064f8:	cfff69f3 	.word	0xcfff69f3
 80064fc:	ffffcfff 	.word	0xffffcfff
 8006500:	11fff4ff 	.word	0x11fff4ff
 8006504:	40013800 	.word	0x40013800
 8006508:	40021000 	.word	0x40021000
 800650c:	40004400 	.word	0x40004400
 8006510:	40004800 	.word	0x40004800
 8006514:	40004c00 	.word	0x40004c00
 8006518:	00f42400 	.word	0x00f42400
 800651c:	0800c64c 	.word	0x0800c64c

08006520 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006520:	b580      	push	{r7, lr}
 8006522:	b082      	sub	sp, #8
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800652c:	2201      	movs	r2, #1
 800652e:	4013      	ands	r3, r2
 8006530:	d00b      	beq.n	800654a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	685b      	ldr	r3, [r3, #4]
 8006538:	4a4a      	ldr	r2, [pc, #296]	; (8006664 <UART_AdvFeatureConfig+0x144>)
 800653a:	4013      	ands	r3, r2
 800653c:	0019      	movs	r1, r3
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	430a      	orrs	r2, r1
 8006548:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800654e:	2202      	movs	r2, #2
 8006550:	4013      	ands	r3, r2
 8006552:	d00b      	beq.n	800656c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	685b      	ldr	r3, [r3, #4]
 800655a:	4a43      	ldr	r2, [pc, #268]	; (8006668 <UART_AdvFeatureConfig+0x148>)
 800655c:	4013      	ands	r3, r2
 800655e:	0019      	movs	r1, r3
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	430a      	orrs	r2, r1
 800656a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006570:	2204      	movs	r2, #4
 8006572:	4013      	ands	r3, r2
 8006574:	d00b      	beq.n	800658e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	685b      	ldr	r3, [r3, #4]
 800657c:	4a3b      	ldr	r2, [pc, #236]	; (800666c <UART_AdvFeatureConfig+0x14c>)
 800657e:	4013      	ands	r3, r2
 8006580:	0019      	movs	r1, r3
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	430a      	orrs	r2, r1
 800658c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006592:	2208      	movs	r2, #8
 8006594:	4013      	ands	r3, r2
 8006596:	d00b      	beq.n	80065b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	685b      	ldr	r3, [r3, #4]
 800659e:	4a34      	ldr	r2, [pc, #208]	; (8006670 <UART_AdvFeatureConfig+0x150>)
 80065a0:	4013      	ands	r3, r2
 80065a2:	0019      	movs	r1, r3
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	430a      	orrs	r2, r1
 80065ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065b4:	2210      	movs	r2, #16
 80065b6:	4013      	ands	r3, r2
 80065b8:	d00b      	beq.n	80065d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	689b      	ldr	r3, [r3, #8]
 80065c0:	4a2c      	ldr	r2, [pc, #176]	; (8006674 <UART_AdvFeatureConfig+0x154>)
 80065c2:	4013      	ands	r3, r2
 80065c4:	0019      	movs	r1, r3
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	430a      	orrs	r2, r1
 80065d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065d6:	2220      	movs	r2, #32
 80065d8:	4013      	ands	r3, r2
 80065da:	d00b      	beq.n	80065f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	689b      	ldr	r3, [r3, #8]
 80065e2:	4a25      	ldr	r2, [pc, #148]	; (8006678 <UART_AdvFeatureConfig+0x158>)
 80065e4:	4013      	ands	r3, r2
 80065e6:	0019      	movs	r1, r3
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	430a      	orrs	r2, r1
 80065f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065f8:	2240      	movs	r2, #64	; 0x40
 80065fa:	4013      	ands	r3, r2
 80065fc:	d01d      	beq.n	800663a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	685b      	ldr	r3, [r3, #4]
 8006604:	4a1d      	ldr	r2, [pc, #116]	; (800667c <UART_AdvFeatureConfig+0x15c>)
 8006606:	4013      	ands	r3, r2
 8006608:	0019      	movs	r1, r3
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	430a      	orrs	r2, r1
 8006614:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800661a:	2380      	movs	r3, #128	; 0x80
 800661c:	035b      	lsls	r3, r3, #13
 800661e:	429a      	cmp	r2, r3
 8006620:	d10b      	bne.n	800663a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	4a15      	ldr	r2, [pc, #84]	; (8006680 <UART_AdvFeatureConfig+0x160>)
 800662a:	4013      	ands	r3, r2
 800662c:	0019      	movs	r1, r3
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	430a      	orrs	r2, r1
 8006638:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800663e:	2280      	movs	r2, #128	; 0x80
 8006640:	4013      	ands	r3, r2
 8006642:	d00b      	beq.n	800665c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	685b      	ldr	r3, [r3, #4]
 800664a:	4a0e      	ldr	r2, [pc, #56]	; (8006684 <UART_AdvFeatureConfig+0x164>)
 800664c:	4013      	ands	r3, r2
 800664e:	0019      	movs	r1, r3
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	430a      	orrs	r2, r1
 800665a:	605a      	str	r2, [r3, #4]
  }
}
 800665c:	46c0      	nop			; (mov r8, r8)
 800665e:	46bd      	mov	sp, r7
 8006660:	b002      	add	sp, #8
 8006662:	bd80      	pop	{r7, pc}
 8006664:	fffdffff 	.word	0xfffdffff
 8006668:	fffeffff 	.word	0xfffeffff
 800666c:	fffbffff 	.word	0xfffbffff
 8006670:	ffff7fff 	.word	0xffff7fff
 8006674:	ffffefff 	.word	0xffffefff
 8006678:	ffffdfff 	.word	0xffffdfff
 800667c:	ffefffff 	.word	0xffefffff
 8006680:	ff9fffff 	.word	0xff9fffff
 8006684:	fff7ffff 	.word	0xfff7ffff

08006688 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b086      	sub	sp, #24
 800668c:	af02      	add	r7, sp, #8
 800668e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	228c      	movs	r2, #140	; 0x8c
 8006694:	2100      	movs	r1, #0
 8006696:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006698:	f7fd fe56 	bl	8004348 <HAL_GetTick>
 800669c:	0003      	movs	r3, r0
 800669e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	2208      	movs	r2, #8
 80066a8:	4013      	ands	r3, r2
 80066aa:	2b08      	cmp	r3, #8
 80066ac:	d10c      	bne.n	80066c8 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	2280      	movs	r2, #128	; 0x80
 80066b2:	0391      	lsls	r1, r2, #14
 80066b4:	6878      	ldr	r0, [r7, #4]
 80066b6:	4a18      	ldr	r2, [pc, #96]	; (8006718 <UART_CheckIdleState+0x90>)
 80066b8:	9200      	str	r2, [sp, #0]
 80066ba:	2200      	movs	r2, #0
 80066bc:	f000 f82e 	bl	800671c <UART_WaitOnFlagUntilTimeout>
 80066c0:	1e03      	subs	r3, r0, #0
 80066c2:	d001      	beq.n	80066c8 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80066c4:	2303      	movs	r3, #3
 80066c6:	e023      	b.n	8006710 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	2204      	movs	r2, #4
 80066d0:	4013      	ands	r3, r2
 80066d2:	2b04      	cmp	r3, #4
 80066d4:	d10c      	bne.n	80066f0 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	2280      	movs	r2, #128	; 0x80
 80066da:	03d1      	lsls	r1, r2, #15
 80066dc:	6878      	ldr	r0, [r7, #4]
 80066de:	4a0e      	ldr	r2, [pc, #56]	; (8006718 <UART_CheckIdleState+0x90>)
 80066e0:	9200      	str	r2, [sp, #0]
 80066e2:	2200      	movs	r2, #0
 80066e4:	f000 f81a 	bl	800671c <UART_WaitOnFlagUntilTimeout>
 80066e8:	1e03      	subs	r3, r0, #0
 80066ea:	d001      	beq.n	80066f0 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80066ec:	2303      	movs	r3, #3
 80066ee:	e00f      	b.n	8006710 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2284      	movs	r2, #132	; 0x84
 80066f4:	2120      	movs	r1, #32
 80066f6:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2288      	movs	r2, #136	; 0x88
 80066fc:	2120      	movs	r1, #32
 80066fe:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2200      	movs	r2, #0
 8006704:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2280      	movs	r2, #128	; 0x80
 800670a:	2100      	movs	r1, #0
 800670c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800670e:	2300      	movs	r3, #0
}
 8006710:	0018      	movs	r0, r3
 8006712:	46bd      	mov	sp, r7
 8006714:	b004      	add	sp, #16
 8006716:	bd80      	pop	{r7, pc}
 8006718:	01ffffff 	.word	0x01ffffff

0800671c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800671c:	b580      	push	{r7, lr}
 800671e:	b094      	sub	sp, #80	; 0x50
 8006720:	af00      	add	r7, sp, #0
 8006722:	60f8      	str	r0, [r7, #12]
 8006724:	60b9      	str	r1, [r7, #8]
 8006726:	603b      	str	r3, [r7, #0]
 8006728:	1dfb      	adds	r3, r7, #7
 800672a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800672c:	e0a7      	b.n	800687e <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800672e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006730:	3301      	adds	r3, #1
 8006732:	d100      	bne.n	8006736 <UART_WaitOnFlagUntilTimeout+0x1a>
 8006734:	e0a3      	b.n	800687e <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006736:	f7fd fe07 	bl	8004348 <HAL_GetTick>
 800673a:	0002      	movs	r2, r0
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	1ad3      	subs	r3, r2, r3
 8006740:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006742:	429a      	cmp	r2, r3
 8006744:	d302      	bcc.n	800674c <UART_WaitOnFlagUntilTimeout+0x30>
 8006746:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006748:	2b00      	cmp	r3, #0
 800674a:	d13f      	bne.n	80067cc <UART_WaitOnFlagUntilTimeout+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800674c:	f3ef 8310 	mrs	r3, PRIMASK
 8006750:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8006752:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006754:	647b      	str	r3, [r7, #68]	; 0x44
 8006756:	2301      	movs	r3, #1
 8006758:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800675a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800675c:	f383 8810 	msr	PRIMASK, r3
}
 8006760:	46c0      	nop			; (mov r8, r8)
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	681a      	ldr	r2, [r3, #0]
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	494e      	ldr	r1, [pc, #312]	; (80068a8 <UART_WaitOnFlagUntilTimeout+0x18c>)
 800676e:	400a      	ands	r2, r1
 8006770:	601a      	str	r2, [r3, #0]
 8006772:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006774:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006776:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006778:	f383 8810 	msr	PRIMASK, r3
}
 800677c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800677e:	f3ef 8310 	mrs	r3, PRIMASK
 8006782:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8006784:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006786:	643b      	str	r3, [r7, #64]	; 0x40
 8006788:	2301      	movs	r3, #1
 800678a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800678c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800678e:	f383 8810 	msr	PRIMASK, r3
}
 8006792:	46c0      	nop			; (mov r8, r8)
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	689a      	ldr	r2, [r3, #8]
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	2101      	movs	r1, #1
 80067a0:	438a      	bics	r2, r1
 80067a2:	609a      	str	r2, [r3, #8]
 80067a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80067a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80067aa:	f383 8810 	msr	PRIMASK, r3
}
 80067ae:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	2284      	movs	r2, #132	; 0x84
 80067b4:	2120      	movs	r1, #32
 80067b6:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	2288      	movs	r2, #136	; 0x88
 80067bc:	2120      	movs	r1, #32
 80067be:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	2280      	movs	r2, #128	; 0x80
 80067c4:	2100      	movs	r1, #0
 80067c6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80067c8:	2303      	movs	r3, #3
 80067ca:	e069      	b.n	80068a0 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	2204      	movs	r2, #4
 80067d4:	4013      	ands	r3, r2
 80067d6:	d052      	beq.n	800687e <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	69da      	ldr	r2, [r3, #28]
 80067de:	2380      	movs	r3, #128	; 0x80
 80067e0:	011b      	lsls	r3, r3, #4
 80067e2:	401a      	ands	r2, r3
 80067e4:	2380      	movs	r3, #128	; 0x80
 80067e6:	011b      	lsls	r3, r3, #4
 80067e8:	429a      	cmp	r2, r3
 80067ea:	d148      	bne.n	800687e <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	2280      	movs	r2, #128	; 0x80
 80067f2:	0112      	lsls	r2, r2, #4
 80067f4:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80067f6:	f3ef 8310 	mrs	r3, PRIMASK
 80067fa:	613b      	str	r3, [r7, #16]
  return(result);
 80067fc:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80067fe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006800:	2301      	movs	r3, #1
 8006802:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006804:	697b      	ldr	r3, [r7, #20]
 8006806:	f383 8810 	msr	PRIMASK, r3
}
 800680a:	46c0      	nop			; (mov r8, r8)
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	681a      	ldr	r2, [r3, #0]
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	4924      	ldr	r1, [pc, #144]	; (80068a8 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8006818:	400a      	ands	r2, r1
 800681a:	601a      	str	r2, [r3, #0]
 800681c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800681e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006820:	69bb      	ldr	r3, [r7, #24]
 8006822:	f383 8810 	msr	PRIMASK, r3
}
 8006826:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006828:	f3ef 8310 	mrs	r3, PRIMASK
 800682c:	61fb      	str	r3, [r7, #28]
  return(result);
 800682e:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006830:	64bb      	str	r3, [r7, #72]	; 0x48
 8006832:	2301      	movs	r3, #1
 8006834:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006836:	6a3b      	ldr	r3, [r7, #32]
 8006838:	f383 8810 	msr	PRIMASK, r3
}
 800683c:	46c0      	nop			; (mov r8, r8)
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	689a      	ldr	r2, [r3, #8]
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	2101      	movs	r1, #1
 800684a:	438a      	bics	r2, r1
 800684c:	609a      	str	r2, [r3, #8]
 800684e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006850:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006854:	f383 8810 	msr	PRIMASK, r3
}
 8006858:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	2284      	movs	r2, #132	; 0x84
 800685e:	2120      	movs	r1, #32
 8006860:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	2288      	movs	r2, #136	; 0x88
 8006866:	2120      	movs	r1, #32
 8006868:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	228c      	movs	r2, #140	; 0x8c
 800686e:	2120      	movs	r1, #32
 8006870:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	2280      	movs	r2, #128	; 0x80
 8006876:	2100      	movs	r1, #0
 8006878:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800687a:	2303      	movs	r3, #3
 800687c:	e010      	b.n	80068a0 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	69db      	ldr	r3, [r3, #28]
 8006884:	68ba      	ldr	r2, [r7, #8]
 8006886:	4013      	ands	r3, r2
 8006888:	68ba      	ldr	r2, [r7, #8]
 800688a:	1ad3      	subs	r3, r2, r3
 800688c:	425a      	negs	r2, r3
 800688e:	4153      	adcs	r3, r2
 8006890:	b2db      	uxtb	r3, r3
 8006892:	001a      	movs	r2, r3
 8006894:	1dfb      	adds	r3, r7, #7
 8006896:	781b      	ldrb	r3, [r3, #0]
 8006898:	429a      	cmp	r2, r3
 800689a:	d100      	bne.n	800689e <UART_WaitOnFlagUntilTimeout+0x182>
 800689c:	e747      	b.n	800672e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800689e:	2300      	movs	r3, #0
}
 80068a0:	0018      	movs	r0, r3
 80068a2:	46bd      	mov	sp, r7
 80068a4:	b014      	add	sp, #80	; 0x50
 80068a6:	bd80      	pop	{r7, pc}
 80068a8:	fffffe5f 	.word	0xfffffe5f

080068ac <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80068ac:	b580      	push	{r7, lr}
 80068ae:	b090      	sub	sp, #64	; 0x40
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	60f8      	str	r0, [r7, #12]
 80068b4:	60b9      	str	r1, [r7, #8]
 80068b6:	1dbb      	adds	r3, r7, #6
 80068b8:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	68ba      	ldr	r2, [r7, #8]
 80068be:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	1dba      	adds	r2, r7, #6
 80068c4:	215c      	movs	r1, #92	; 0x5c
 80068c6:	8812      	ldrh	r2, [r2, #0]
 80068c8:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	228c      	movs	r2, #140	; 0x8c
 80068ce:	2100      	movs	r1, #0
 80068d0:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	2288      	movs	r2, #136	; 0x88
 80068d6:	2122      	movs	r1, #34	; 0x22
 80068d8:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d02c      	beq.n	800693c <UART_Start_Receive_DMA+0x90>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80068e6:	4a42      	ldr	r2, [pc, #264]	; (80069f0 <UART_Start_Receive_DMA+0x144>)
 80068e8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80068ee:	4a41      	ldr	r2, [pc, #260]	; (80069f4 <UART_Start_Receive_DMA+0x148>)
 80068f0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80068f6:	4a40      	ldr	r2, [pc, #256]	; (80069f8 <UART_Start_Receive_DMA+0x14c>)
 80068f8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80068fe:	2200      	movs	r2, #0
 8006900:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	3324      	adds	r3, #36	; 0x24
 800690c:	0019      	movs	r1, r3
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006912:	001a      	movs	r2, r3
 8006914:	1dbb      	adds	r3, r7, #6
 8006916:	881b      	ldrh	r3, [r3, #0]
 8006918:	f7fd fede 	bl	80046d8 <HAL_DMA_Start_IT>
 800691c:	1e03      	subs	r3, r0, #0
 800691e:	d00d      	beq.n	800693c <UART_Start_Receive_DMA+0x90>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	228c      	movs	r2, #140	; 0x8c
 8006924:	2110      	movs	r1, #16
 8006926:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	2280      	movs	r2, #128	; 0x80
 800692c:	2100      	movs	r1, #0
 800692e:	5499      	strb	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	2288      	movs	r2, #136	; 0x88
 8006934:	2120      	movs	r1, #32
 8006936:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 8006938:	2301      	movs	r3, #1
 800693a:	e054      	b.n	80069e6 <UART_Start_Receive_DMA+0x13a>
    }
  }
  __HAL_UNLOCK(huart);
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	2280      	movs	r2, #128	; 0x80
 8006940:	2100      	movs	r1, #0
 8006942:	5499      	strb	r1, [r3, r2]

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	691b      	ldr	r3, [r3, #16]
 8006948:	2b00      	cmp	r3, #0
 800694a:	d019      	beq.n	8006980 <UART_Start_Receive_DMA+0xd4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800694c:	f3ef 8310 	mrs	r3, PRIMASK
 8006950:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8006952:	6abb      	ldr	r3, [r7, #40]	; 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006954:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006956:	2301      	movs	r3, #1
 8006958:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800695a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800695c:	f383 8810 	msr	PRIMASK, r3
}
 8006960:	46c0      	nop			; (mov r8, r8)
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	681a      	ldr	r2, [r3, #0]
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	2180      	movs	r1, #128	; 0x80
 800696e:	0049      	lsls	r1, r1, #1
 8006970:	430a      	orrs	r2, r1
 8006972:	601a      	str	r2, [r3, #0]
 8006974:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006976:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006978:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800697a:	f383 8810 	msr	PRIMASK, r3
}
 800697e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006980:	f3ef 8310 	mrs	r3, PRIMASK
 8006984:	613b      	str	r3, [r7, #16]
  return(result);
 8006986:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006988:	63bb      	str	r3, [r7, #56]	; 0x38
 800698a:	2301      	movs	r3, #1
 800698c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800698e:	697b      	ldr	r3, [r7, #20]
 8006990:	f383 8810 	msr	PRIMASK, r3
}
 8006994:	46c0      	nop			; (mov r8, r8)
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	689a      	ldr	r2, [r3, #8]
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	2101      	movs	r1, #1
 80069a2:	430a      	orrs	r2, r1
 80069a4:	609a      	str	r2, [r3, #8]
 80069a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069a8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069aa:	69bb      	ldr	r3, [r7, #24]
 80069ac:	f383 8810 	msr	PRIMASK, r3
}
 80069b0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80069b2:	f3ef 8310 	mrs	r3, PRIMASK
 80069b6:	61fb      	str	r3, [r7, #28]
  return(result);
 80069b8:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80069ba:	637b      	str	r3, [r7, #52]	; 0x34
 80069bc:	2301      	movs	r3, #1
 80069be:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069c0:	6a3b      	ldr	r3, [r7, #32]
 80069c2:	f383 8810 	msr	PRIMASK, r3
}
 80069c6:	46c0      	nop			; (mov r8, r8)
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	689a      	ldr	r2, [r3, #8]
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	2140      	movs	r1, #64	; 0x40
 80069d4:	430a      	orrs	r2, r1
 80069d6:	609a      	str	r2, [r3, #8]
 80069d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069da:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069de:	f383 8810 	msr	PRIMASK, r3
}
 80069e2:	46c0      	nop			; (mov r8, r8)

  return HAL_OK;
 80069e4:	2300      	movs	r3, #0
}
 80069e6:	0018      	movs	r0, r3
 80069e8:	46bd      	mov	sp, r7
 80069ea:	b010      	add	sp, #64	; 0x40
 80069ec:	bd80      	pop	{r7, pc}
 80069ee:	46c0      	nop			; (mov r8, r8)
 80069f0:	08006b49 	.word	0x08006b49
 80069f4:	08006c71 	.word	0x08006c71
 80069f8:	08006cad 	.word	0x08006cad

080069fc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80069fc:	b580      	push	{r7, lr}
 80069fe:	b08a      	sub	sp, #40	; 0x28
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a04:	f3ef 8310 	mrs	r3, PRIMASK
 8006a08:	60bb      	str	r3, [r7, #8]
  return(result);
 8006a0a:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8006a0c:	627b      	str	r3, [r7, #36]	; 0x24
 8006a0e:	2301      	movs	r3, #1
 8006a10:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	f383 8810 	msr	PRIMASK, r3
}
 8006a18:	46c0      	nop			; (mov r8, r8)
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	681a      	ldr	r2, [r3, #0]
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	21c0      	movs	r1, #192	; 0xc0
 8006a26:	438a      	bics	r2, r1
 8006a28:	601a      	str	r2, [r3, #0]
 8006a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a2c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a2e:	693b      	ldr	r3, [r7, #16]
 8006a30:	f383 8810 	msr	PRIMASK, r3
}
 8006a34:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a36:	f3ef 8310 	mrs	r3, PRIMASK
 8006a3a:	617b      	str	r3, [r7, #20]
  return(result);
 8006a3c:	697b      	ldr	r3, [r7, #20]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8006a3e:	623b      	str	r3, [r7, #32]
 8006a40:	2301      	movs	r3, #1
 8006a42:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a44:	69bb      	ldr	r3, [r7, #24]
 8006a46:	f383 8810 	msr	PRIMASK, r3
}
 8006a4a:	46c0      	nop			; (mov r8, r8)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	689a      	ldr	r2, [r3, #8]
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	4908      	ldr	r1, [pc, #32]	; (8006a78 <UART_EndTxTransfer+0x7c>)
 8006a58:	400a      	ands	r2, r1
 8006a5a:	609a      	str	r2, [r3, #8]
 8006a5c:	6a3b      	ldr	r3, [r7, #32]
 8006a5e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a60:	69fb      	ldr	r3, [r7, #28]
 8006a62:	f383 8810 	msr	PRIMASK, r3
}
 8006a66:	46c0      	nop			; (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2284      	movs	r2, #132	; 0x84
 8006a6c:	2120      	movs	r1, #32
 8006a6e:	5099      	str	r1, [r3, r2]
}
 8006a70:	46c0      	nop			; (mov r8, r8)
 8006a72:	46bd      	mov	sp, r7
 8006a74:	b00a      	add	sp, #40	; 0x28
 8006a76:	bd80      	pop	{r7, pc}
 8006a78:	ff7fffff 	.word	0xff7fffff

08006a7c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	b08e      	sub	sp, #56	; 0x38
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a84:	f3ef 8310 	mrs	r3, PRIMASK
 8006a88:	617b      	str	r3, [r7, #20]
  return(result);
 8006a8a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006a8c:	637b      	str	r3, [r7, #52]	; 0x34
 8006a8e:	2301      	movs	r3, #1
 8006a90:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a92:	69bb      	ldr	r3, [r7, #24]
 8006a94:	f383 8810 	msr	PRIMASK, r3
}
 8006a98:	46c0      	nop			; (mov r8, r8)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	681a      	ldr	r2, [r3, #0]
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	4926      	ldr	r1, [pc, #152]	; (8006b40 <UART_EndRxTransfer+0xc4>)
 8006aa6:	400a      	ands	r2, r1
 8006aa8:	601a      	str	r2, [r3, #0]
 8006aaa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006aac:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006aae:	69fb      	ldr	r3, [r7, #28]
 8006ab0:	f383 8810 	msr	PRIMASK, r3
}
 8006ab4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ab6:	f3ef 8310 	mrs	r3, PRIMASK
 8006aba:	623b      	str	r3, [r7, #32]
  return(result);
 8006abc:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006abe:	633b      	str	r3, [r7, #48]	; 0x30
 8006ac0:	2301      	movs	r3, #1
 8006ac2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ac6:	f383 8810 	msr	PRIMASK, r3
}
 8006aca:	46c0      	nop			; (mov r8, r8)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	689a      	ldr	r2, [r3, #8]
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	491b      	ldr	r1, [pc, #108]	; (8006b44 <UART_EndRxTransfer+0xc8>)
 8006ad8:	400a      	ands	r2, r1
 8006ada:	609a      	str	r2, [r3, #8]
 8006adc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ade:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ae0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ae2:	f383 8810 	msr	PRIMASK, r3
}
 8006ae6:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006aec:	2b01      	cmp	r3, #1
 8006aee:	d118      	bne.n	8006b22 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006af0:	f3ef 8310 	mrs	r3, PRIMASK
 8006af4:	60bb      	str	r3, [r7, #8]
  return(result);
 8006af6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006af8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006afa:	2301      	movs	r3, #1
 8006afc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	f383 8810 	msr	PRIMASK, r3
}
 8006b04:	46c0      	nop			; (mov r8, r8)
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	681a      	ldr	r2, [r3, #0]
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	2110      	movs	r1, #16
 8006b12:	438a      	bics	r2, r1
 8006b14:	601a      	str	r2, [r3, #0]
 8006b16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b18:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b1a:	693b      	ldr	r3, [r7, #16]
 8006b1c:	f383 8810 	msr	PRIMASK, r3
}
 8006b20:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	2288      	movs	r2, #136	; 0x88
 8006b26:	2120      	movs	r1, #32
 8006b28:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2200      	movs	r2, #0
 8006b34:	671a      	str	r2, [r3, #112]	; 0x70
}
 8006b36:	46c0      	nop			; (mov r8, r8)
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	b00e      	add	sp, #56	; 0x38
 8006b3c:	bd80      	pop	{r7, pc}
 8006b3e:	46c0      	nop			; (mov r8, r8)
 8006b40:	fffffedf 	.word	0xfffffedf
 8006b44:	effffffe 	.word	0xeffffffe

08006b48 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	b094      	sub	sp, #80	; 0x50
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b54:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	2220      	movs	r2, #32
 8006b5e:	4013      	ands	r3, r2
 8006b60:	d16f      	bne.n	8006c42 <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 8006b62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b64:	225e      	movs	r2, #94	; 0x5e
 8006b66:	2100      	movs	r1, #0
 8006b68:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b6a:	f3ef 8310 	mrs	r3, PRIMASK
 8006b6e:	61bb      	str	r3, [r7, #24]
  return(result);
 8006b70:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006b72:	64bb      	str	r3, [r7, #72]	; 0x48
 8006b74:	2301      	movs	r3, #1
 8006b76:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b78:	69fb      	ldr	r3, [r7, #28]
 8006b7a:	f383 8810 	msr	PRIMASK, r3
}
 8006b7e:	46c0      	nop			; (mov r8, r8)
 8006b80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	681a      	ldr	r2, [r3, #0]
 8006b86:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	4938      	ldr	r1, [pc, #224]	; (8006c6c <UART_DMAReceiveCplt+0x124>)
 8006b8c:	400a      	ands	r2, r1
 8006b8e:	601a      	str	r2, [r3, #0]
 8006b90:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006b92:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b94:	6a3b      	ldr	r3, [r7, #32]
 8006b96:	f383 8810 	msr	PRIMASK, r3
}
 8006b9a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b9c:	f3ef 8310 	mrs	r3, PRIMASK
 8006ba0:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8006ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ba4:	647b      	str	r3, [r7, #68]	; 0x44
 8006ba6:	2301      	movs	r3, #1
 8006ba8:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006baa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bac:	f383 8810 	msr	PRIMASK, r3
}
 8006bb0:	46c0      	nop			; (mov r8, r8)
 8006bb2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	689a      	ldr	r2, [r3, #8]
 8006bb8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	2101      	movs	r1, #1
 8006bbe:	438a      	bics	r2, r1
 8006bc0:	609a      	str	r2, [r3, #8]
 8006bc2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006bc4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006bc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bc8:	f383 8810 	msr	PRIMASK, r3
}
 8006bcc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006bce:	f3ef 8310 	mrs	r3, PRIMASK
 8006bd2:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8006bd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006bd6:	643b      	str	r3, [r7, #64]	; 0x40
 8006bd8:	2301      	movs	r3, #1
 8006bda:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006bdc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006bde:	f383 8810 	msr	PRIMASK, r3
}
 8006be2:	46c0      	nop			; (mov r8, r8)
 8006be4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	689a      	ldr	r2, [r3, #8]
 8006bea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	2140      	movs	r1, #64	; 0x40
 8006bf0:	438a      	bics	r2, r1
 8006bf2:	609a      	str	r2, [r3, #8]
 8006bf4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006bf6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006bf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bfa:	f383 8810 	msr	PRIMASK, r3
}
 8006bfe:	46c0      	nop			; (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006c00:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c02:	2288      	movs	r2, #136	; 0x88
 8006c04:	2120      	movs	r1, #32
 8006c06:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c08:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c0a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006c0c:	2b01      	cmp	r3, #1
 8006c0e:	d118      	bne.n	8006c42 <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006c10:	f3ef 8310 	mrs	r3, PRIMASK
 8006c14:	60fb      	str	r3, [r7, #12]
  return(result);
 8006c16:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c18:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006c1a:	2301      	movs	r3, #1
 8006c1c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c1e:	693b      	ldr	r3, [r7, #16]
 8006c20:	f383 8810 	msr	PRIMASK, r3
}
 8006c24:	46c0      	nop			; (mov r8, r8)
 8006c26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	681a      	ldr	r2, [r3, #0]
 8006c2c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	2110      	movs	r1, #16
 8006c32:	438a      	bics	r2, r1
 8006c34:	601a      	str	r2, [r3, #0]
 8006c36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c38:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c3a:	697b      	ldr	r3, [r7, #20]
 8006c3c:	f383 8810 	msr	PRIMASK, r3
}
 8006c40:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c42:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c44:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006c46:	2b01      	cmp	r3, #1
 8006c48:	d108      	bne.n	8006c5c <UART_DMAReceiveCplt+0x114>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006c4a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c4c:	225c      	movs	r2, #92	; 0x5c
 8006c4e:	5a9a      	ldrh	r2, [r3, r2]
 8006c50:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c52:	0011      	movs	r1, r2
 8006c54:	0018      	movs	r0, r3
 8006c56:	f7ff fab4 	bl	80061c2 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006c5a:	e003      	b.n	8006c64 <UART_DMAReceiveCplt+0x11c>
    HAL_UART_RxCpltCallback(huart);
 8006c5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c5e:	0018      	movs	r0, r3
 8006c60:	f7fd f812 	bl	8003c88 <HAL_UART_RxCpltCallback>
}
 8006c64:	46c0      	nop			; (mov r8, r8)
 8006c66:	46bd      	mov	sp, r7
 8006c68:	b014      	add	sp, #80	; 0x50
 8006c6a:	bd80      	pop	{r7, pc}
 8006c6c:	fffffeff 	.word	0xfffffeff

08006c70 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b084      	sub	sp, #16
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c7c:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006c82:	2b01      	cmp	r3, #1
 8006c84:	d10a      	bne.n	8006c9c <UART_DMARxHalfCplt+0x2c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	225c      	movs	r2, #92	; 0x5c
 8006c8a:	5a9b      	ldrh	r3, [r3, r2]
 8006c8c:	085b      	lsrs	r3, r3, #1
 8006c8e:	b29a      	uxth	r2, r3
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	0011      	movs	r1, r2
 8006c94:	0018      	movs	r0, r3
 8006c96:	f7ff fa94 	bl	80061c2 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006c9a:	e003      	b.n	8006ca4 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	0018      	movs	r0, r3
 8006ca0:	f7ff fa7f 	bl	80061a2 <HAL_UART_RxHalfCpltCallback>
}
 8006ca4:	46c0      	nop			; (mov r8, r8)
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	b004      	add	sp, #16
 8006caa:	bd80      	pop	{r7, pc}

08006cac <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006cac:	b580      	push	{r7, lr}
 8006cae:	b086      	sub	sp, #24
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cb8:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006cba:	697b      	ldr	r3, [r7, #20]
 8006cbc:	2284      	movs	r2, #132	; 0x84
 8006cbe:	589b      	ldr	r3, [r3, r2]
 8006cc0:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8006cc2:	697b      	ldr	r3, [r7, #20]
 8006cc4:	2288      	movs	r2, #136	; 0x88
 8006cc6:	589b      	ldr	r3, [r3, r2]
 8006cc8:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006cca:	697b      	ldr	r3, [r7, #20]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	689b      	ldr	r3, [r3, #8]
 8006cd0:	2280      	movs	r2, #128	; 0x80
 8006cd2:	4013      	ands	r3, r2
 8006cd4:	2b80      	cmp	r3, #128	; 0x80
 8006cd6:	d10a      	bne.n	8006cee <UART_DMAError+0x42>
 8006cd8:	693b      	ldr	r3, [r7, #16]
 8006cda:	2b21      	cmp	r3, #33	; 0x21
 8006cdc:	d107      	bne.n	8006cee <UART_DMAError+0x42>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8006cde:	697b      	ldr	r3, [r7, #20]
 8006ce0:	2256      	movs	r2, #86	; 0x56
 8006ce2:	2100      	movs	r1, #0
 8006ce4:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8006ce6:	697b      	ldr	r3, [r7, #20]
 8006ce8:	0018      	movs	r0, r3
 8006cea:	f7ff fe87 	bl	80069fc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006cee:	697b      	ldr	r3, [r7, #20]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	689b      	ldr	r3, [r3, #8]
 8006cf4:	2240      	movs	r2, #64	; 0x40
 8006cf6:	4013      	ands	r3, r2
 8006cf8:	2b40      	cmp	r3, #64	; 0x40
 8006cfa:	d10a      	bne.n	8006d12 <UART_DMAError+0x66>
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	2b22      	cmp	r3, #34	; 0x22
 8006d00:	d107      	bne.n	8006d12 <UART_DMAError+0x66>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8006d02:	697b      	ldr	r3, [r7, #20]
 8006d04:	225e      	movs	r2, #94	; 0x5e
 8006d06:	2100      	movs	r1, #0
 8006d08:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8006d0a:	697b      	ldr	r3, [r7, #20]
 8006d0c:	0018      	movs	r0, r3
 8006d0e:	f7ff feb5 	bl	8006a7c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006d12:	697b      	ldr	r3, [r7, #20]
 8006d14:	228c      	movs	r2, #140	; 0x8c
 8006d16:	589b      	ldr	r3, [r3, r2]
 8006d18:	2210      	movs	r2, #16
 8006d1a:	431a      	orrs	r2, r3
 8006d1c:	697b      	ldr	r3, [r7, #20]
 8006d1e:	218c      	movs	r1, #140	; 0x8c
 8006d20:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006d22:	697b      	ldr	r3, [r7, #20]
 8006d24:	0018      	movs	r0, r3
 8006d26:	f7ff fa44 	bl	80061b2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006d2a:	46c0      	nop			; (mov r8, r8)
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	b006      	add	sp, #24
 8006d30:	bd80      	pop	{r7, pc}
	...

08006d34 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b084      	sub	sp, #16
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	2280      	movs	r2, #128	; 0x80
 8006d40:	5c9b      	ldrb	r3, [r3, r2]
 8006d42:	2b01      	cmp	r3, #1
 8006d44:	d101      	bne.n	8006d4a <HAL_UARTEx_DisableFifoMode+0x16>
 8006d46:	2302      	movs	r3, #2
 8006d48:	e027      	b.n	8006d9a <HAL_UARTEx_DisableFifoMode+0x66>
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	2280      	movs	r2, #128	; 0x80
 8006d4e:	2101      	movs	r1, #1
 8006d50:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	2284      	movs	r2, #132	; 0x84
 8006d56:	2124      	movs	r1, #36	; 0x24
 8006d58:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	681a      	ldr	r2, [r3, #0]
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	2101      	movs	r1, #1
 8006d6e:	438a      	bics	r2, r1
 8006d70:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	4a0b      	ldr	r2, [pc, #44]	; (8006da4 <HAL_UARTEx_DisableFifoMode+0x70>)
 8006d76:	4013      	ands	r3, r2
 8006d78:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	68fa      	ldr	r2, [r7, #12]
 8006d86:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2284      	movs	r2, #132	; 0x84
 8006d8c:	2120      	movs	r1, #32
 8006d8e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2280      	movs	r2, #128	; 0x80
 8006d94:	2100      	movs	r1, #0
 8006d96:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006d98:	2300      	movs	r3, #0
}
 8006d9a:	0018      	movs	r0, r3
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	b004      	add	sp, #16
 8006da0:	bd80      	pop	{r7, pc}
 8006da2:	46c0      	nop			; (mov r8, r8)
 8006da4:	dfffffff 	.word	0xdfffffff

08006da8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b084      	sub	sp, #16
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
 8006db0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	2280      	movs	r2, #128	; 0x80
 8006db6:	5c9b      	ldrb	r3, [r3, r2]
 8006db8:	2b01      	cmp	r3, #1
 8006dba:	d101      	bne.n	8006dc0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006dbc:	2302      	movs	r3, #2
 8006dbe:	e02e      	b.n	8006e1e <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2280      	movs	r2, #128	; 0x80
 8006dc4:	2101      	movs	r1, #1
 8006dc6:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2284      	movs	r2, #132	; 0x84
 8006dcc:	2124      	movs	r1, #36	; 0x24
 8006dce:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	681a      	ldr	r2, [r3, #0]
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	2101      	movs	r1, #1
 8006de4:	438a      	bics	r2, r1
 8006de6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	689b      	ldr	r3, [r3, #8]
 8006dee:	00db      	lsls	r3, r3, #3
 8006df0:	08d9      	lsrs	r1, r3, #3
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	683a      	ldr	r2, [r7, #0]
 8006df8:	430a      	orrs	r2, r1
 8006dfa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	0018      	movs	r0, r3
 8006e00:	f000 f854 	bl	8006eac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	68fa      	ldr	r2, [r7, #12]
 8006e0a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2284      	movs	r2, #132	; 0x84
 8006e10:	2120      	movs	r1, #32
 8006e12:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2280      	movs	r2, #128	; 0x80
 8006e18:	2100      	movs	r1, #0
 8006e1a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006e1c:	2300      	movs	r3, #0
}
 8006e1e:	0018      	movs	r0, r3
 8006e20:	46bd      	mov	sp, r7
 8006e22:	b004      	add	sp, #16
 8006e24:	bd80      	pop	{r7, pc}
	...

08006e28 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b084      	sub	sp, #16
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
 8006e30:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	2280      	movs	r2, #128	; 0x80
 8006e36:	5c9b      	ldrb	r3, [r3, r2]
 8006e38:	2b01      	cmp	r3, #1
 8006e3a:	d101      	bne.n	8006e40 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006e3c:	2302      	movs	r3, #2
 8006e3e:	e02f      	b.n	8006ea0 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2280      	movs	r2, #128	; 0x80
 8006e44:	2101      	movs	r1, #1
 8006e46:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2284      	movs	r2, #132	; 0x84
 8006e4c:	2124      	movs	r1, #36	; 0x24
 8006e4e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	681a      	ldr	r2, [r3, #0]
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	2101      	movs	r1, #1
 8006e64:	438a      	bics	r2, r1
 8006e66:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	689b      	ldr	r3, [r3, #8]
 8006e6e:	4a0e      	ldr	r2, [pc, #56]	; (8006ea8 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8006e70:	4013      	ands	r3, r2
 8006e72:	0019      	movs	r1, r3
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	683a      	ldr	r2, [r7, #0]
 8006e7a:	430a      	orrs	r2, r1
 8006e7c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	0018      	movs	r0, r3
 8006e82:	f000 f813 	bl	8006eac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	68fa      	ldr	r2, [r7, #12]
 8006e8c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	2284      	movs	r2, #132	; 0x84
 8006e92:	2120      	movs	r1, #32
 8006e94:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2280      	movs	r2, #128	; 0x80
 8006e9a:	2100      	movs	r1, #0
 8006e9c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006e9e:	2300      	movs	r3, #0
}
 8006ea0:	0018      	movs	r0, r3
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	b004      	add	sp, #16
 8006ea6:	bd80      	pop	{r7, pc}
 8006ea8:	f1ffffff 	.word	0xf1ffffff

08006eac <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006eac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006eae:	b085      	sub	sp, #20
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d108      	bne.n	8006ece <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	226a      	movs	r2, #106	; 0x6a
 8006ec0:	2101      	movs	r1, #1
 8006ec2:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2268      	movs	r2, #104	; 0x68
 8006ec8:	2101      	movs	r1, #1
 8006eca:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006ecc:	e043      	b.n	8006f56 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006ece:	260f      	movs	r6, #15
 8006ed0:	19bb      	adds	r3, r7, r6
 8006ed2:	2208      	movs	r2, #8
 8006ed4:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006ed6:	200e      	movs	r0, #14
 8006ed8:	183b      	adds	r3, r7, r0
 8006eda:	2208      	movs	r2, #8
 8006edc:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	689b      	ldr	r3, [r3, #8]
 8006ee4:	0e5b      	lsrs	r3, r3, #25
 8006ee6:	b2da      	uxtb	r2, r3
 8006ee8:	240d      	movs	r4, #13
 8006eea:	193b      	adds	r3, r7, r4
 8006eec:	2107      	movs	r1, #7
 8006eee:	400a      	ands	r2, r1
 8006ef0:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	689b      	ldr	r3, [r3, #8]
 8006ef8:	0f5b      	lsrs	r3, r3, #29
 8006efa:	b2da      	uxtb	r2, r3
 8006efc:	250c      	movs	r5, #12
 8006efe:	197b      	adds	r3, r7, r5
 8006f00:	2107      	movs	r1, #7
 8006f02:	400a      	ands	r2, r1
 8006f04:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006f06:	183b      	adds	r3, r7, r0
 8006f08:	781b      	ldrb	r3, [r3, #0]
 8006f0a:	197a      	adds	r2, r7, r5
 8006f0c:	7812      	ldrb	r2, [r2, #0]
 8006f0e:	4914      	ldr	r1, [pc, #80]	; (8006f60 <UARTEx_SetNbDataToProcess+0xb4>)
 8006f10:	5c8a      	ldrb	r2, [r1, r2]
 8006f12:	435a      	muls	r2, r3
 8006f14:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8006f16:	197b      	adds	r3, r7, r5
 8006f18:	781b      	ldrb	r3, [r3, #0]
 8006f1a:	4a12      	ldr	r2, [pc, #72]	; (8006f64 <UARTEx_SetNbDataToProcess+0xb8>)
 8006f1c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006f1e:	0019      	movs	r1, r3
 8006f20:	f7f9 f99e 	bl	8000260 <__divsi3>
 8006f24:	0003      	movs	r3, r0
 8006f26:	b299      	uxth	r1, r3
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	226a      	movs	r2, #106	; 0x6a
 8006f2c:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006f2e:	19bb      	adds	r3, r7, r6
 8006f30:	781b      	ldrb	r3, [r3, #0]
 8006f32:	193a      	adds	r2, r7, r4
 8006f34:	7812      	ldrb	r2, [r2, #0]
 8006f36:	490a      	ldr	r1, [pc, #40]	; (8006f60 <UARTEx_SetNbDataToProcess+0xb4>)
 8006f38:	5c8a      	ldrb	r2, [r1, r2]
 8006f3a:	435a      	muls	r2, r3
 8006f3c:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8006f3e:	193b      	adds	r3, r7, r4
 8006f40:	781b      	ldrb	r3, [r3, #0]
 8006f42:	4a08      	ldr	r2, [pc, #32]	; (8006f64 <UARTEx_SetNbDataToProcess+0xb8>)
 8006f44:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006f46:	0019      	movs	r1, r3
 8006f48:	f7f9 f98a 	bl	8000260 <__divsi3>
 8006f4c:	0003      	movs	r3, r0
 8006f4e:	b299      	uxth	r1, r3
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2268      	movs	r2, #104	; 0x68
 8006f54:	5299      	strh	r1, [r3, r2]
}
 8006f56:	46c0      	nop			; (mov r8, r8)
 8006f58:	46bd      	mov	sp, r7
 8006f5a:	b005      	add	sp, #20
 8006f5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f5e:	46c0      	nop			; (mov r8, r8)
 8006f60:	0800c664 	.word	0x0800c664
 8006f64:	0800c66c 	.word	0x0800c66c

08006f68 <__errno>:
 8006f68:	4b01      	ldr	r3, [pc, #4]	; (8006f70 <__errno+0x8>)
 8006f6a:	6818      	ldr	r0, [r3, #0]
 8006f6c:	4770      	bx	lr
 8006f6e:	46c0      	nop			; (mov r8, r8)
 8006f70:	20000054 	.word	0x20000054

08006f74 <__libc_init_array>:
 8006f74:	b570      	push	{r4, r5, r6, lr}
 8006f76:	2600      	movs	r6, #0
 8006f78:	4d0c      	ldr	r5, [pc, #48]	; (8006fac <__libc_init_array+0x38>)
 8006f7a:	4c0d      	ldr	r4, [pc, #52]	; (8006fb0 <__libc_init_array+0x3c>)
 8006f7c:	1b64      	subs	r4, r4, r5
 8006f7e:	10a4      	asrs	r4, r4, #2
 8006f80:	42a6      	cmp	r6, r4
 8006f82:	d109      	bne.n	8006f98 <__libc_init_array+0x24>
 8006f84:	2600      	movs	r6, #0
 8006f86:	f005 f9d3 	bl	800c330 <_init>
 8006f8a:	4d0a      	ldr	r5, [pc, #40]	; (8006fb4 <__libc_init_array+0x40>)
 8006f8c:	4c0a      	ldr	r4, [pc, #40]	; (8006fb8 <__libc_init_array+0x44>)
 8006f8e:	1b64      	subs	r4, r4, r5
 8006f90:	10a4      	asrs	r4, r4, #2
 8006f92:	42a6      	cmp	r6, r4
 8006f94:	d105      	bne.n	8006fa2 <__libc_init_array+0x2e>
 8006f96:	bd70      	pop	{r4, r5, r6, pc}
 8006f98:	00b3      	lsls	r3, r6, #2
 8006f9a:	58eb      	ldr	r3, [r5, r3]
 8006f9c:	4798      	blx	r3
 8006f9e:	3601      	adds	r6, #1
 8006fa0:	e7ee      	b.n	8006f80 <__libc_init_array+0xc>
 8006fa2:	00b3      	lsls	r3, r6, #2
 8006fa4:	58eb      	ldr	r3, [r5, r3]
 8006fa6:	4798      	blx	r3
 8006fa8:	3601      	adds	r6, #1
 8006faa:	e7f2      	b.n	8006f92 <__libc_init_array+0x1e>
 8006fac:	0800cb2c 	.word	0x0800cb2c
 8006fb0:	0800cb2c 	.word	0x0800cb2c
 8006fb4:	0800cb2c 	.word	0x0800cb2c
 8006fb8:	0800cb30 	.word	0x0800cb30

08006fbc <malloc>:
 8006fbc:	b510      	push	{r4, lr}
 8006fbe:	4b03      	ldr	r3, [pc, #12]	; (8006fcc <malloc+0x10>)
 8006fc0:	0001      	movs	r1, r0
 8006fc2:	6818      	ldr	r0, [r3, #0]
 8006fc4:	f000 f88c 	bl	80070e0 <_malloc_r>
 8006fc8:	bd10      	pop	{r4, pc}
 8006fca:	46c0      	nop			; (mov r8, r8)
 8006fcc:	20000054 	.word	0x20000054

08006fd0 <memmove>:
 8006fd0:	b510      	push	{r4, lr}
 8006fd2:	4288      	cmp	r0, r1
 8006fd4:	d902      	bls.n	8006fdc <memmove+0xc>
 8006fd6:	188b      	adds	r3, r1, r2
 8006fd8:	4298      	cmp	r0, r3
 8006fda:	d303      	bcc.n	8006fe4 <memmove+0x14>
 8006fdc:	2300      	movs	r3, #0
 8006fde:	e007      	b.n	8006ff0 <memmove+0x20>
 8006fe0:	5c8b      	ldrb	r3, [r1, r2]
 8006fe2:	5483      	strb	r3, [r0, r2]
 8006fe4:	3a01      	subs	r2, #1
 8006fe6:	d2fb      	bcs.n	8006fe0 <memmove+0x10>
 8006fe8:	bd10      	pop	{r4, pc}
 8006fea:	5ccc      	ldrb	r4, [r1, r3]
 8006fec:	54c4      	strb	r4, [r0, r3]
 8006fee:	3301      	adds	r3, #1
 8006ff0:	429a      	cmp	r2, r3
 8006ff2:	d1fa      	bne.n	8006fea <memmove+0x1a>
 8006ff4:	e7f8      	b.n	8006fe8 <memmove+0x18>

08006ff6 <memset>:
 8006ff6:	0003      	movs	r3, r0
 8006ff8:	1882      	adds	r2, r0, r2
 8006ffa:	4293      	cmp	r3, r2
 8006ffc:	d100      	bne.n	8007000 <memset+0xa>
 8006ffe:	4770      	bx	lr
 8007000:	7019      	strb	r1, [r3, #0]
 8007002:	3301      	adds	r3, #1
 8007004:	e7f9      	b.n	8006ffa <memset+0x4>
	...

08007008 <_free_r>:
 8007008:	b570      	push	{r4, r5, r6, lr}
 800700a:	0005      	movs	r5, r0
 800700c:	2900      	cmp	r1, #0
 800700e:	d010      	beq.n	8007032 <_free_r+0x2a>
 8007010:	1f0c      	subs	r4, r1, #4
 8007012:	6823      	ldr	r3, [r4, #0]
 8007014:	2b00      	cmp	r3, #0
 8007016:	da00      	bge.n	800701a <_free_r+0x12>
 8007018:	18e4      	adds	r4, r4, r3
 800701a:	0028      	movs	r0, r5
 800701c:	f003 f95a 	bl	800a2d4 <__malloc_lock>
 8007020:	4a1d      	ldr	r2, [pc, #116]	; (8007098 <_free_r+0x90>)
 8007022:	6813      	ldr	r3, [r2, #0]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d105      	bne.n	8007034 <_free_r+0x2c>
 8007028:	6063      	str	r3, [r4, #4]
 800702a:	6014      	str	r4, [r2, #0]
 800702c:	0028      	movs	r0, r5
 800702e:	f003 f959 	bl	800a2e4 <__malloc_unlock>
 8007032:	bd70      	pop	{r4, r5, r6, pc}
 8007034:	42a3      	cmp	r3, r4
 8007036:	d908      	bls.n	800704a <_free_r+0x42>
 8007038:	6821      	ldr	r1, [r4, #0]
 800703a:	1860      	adds	r0, r4, r1
 800703c:	4283      	cmp	r3, r0
 800703e:	d1f3      	bne.n	8007028 <_free_r+0x20>
 8007040:	6818      	ldr	r0, [r3, #0]
 8007042:	685b      	ldr	r3, [r3, #4]
 8007044:	1841      	adds	r1, r0, r1
 8007046:	6021      	str	r1, [r4, #0]
 8007048:	e7ee      	b.n	8007028 <_free_r+0x20>
 800704a:	001a      	movs	r2, r3
 800704c:	685b      	ldr	r3, [r3, #4]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d001      	beq.n	8007056 <_free_r+0x4e>
 8007052:	42a3      	cmp	r3, r4
 8007054:	d9f9      	bls.n	800704a <_free_r+0x42>
 8007056:	6811      	ldr	r1, [r2, #0]
 8007058:	1850      	adds	r0, r2, r1
 800705a:	42a0      	cmp	r0, r4
 800705c:	d10b      	bne.n	8007076 <_free_r+0x6e>
 800705e:	6820      	ldr	r0, [r4, #0]
 8007060:	1809      	adds	r1, r1, r0
 8007062:	1850      	adds	r0, r2, r1
 8007064:	6011      	str	r1, [r2, #0]
 8007066:	4283      	cmp	r3, r0
 8007068:	d1e0      	bne.n	800702c <_free_r+0x24>
 800706a:	6818      	ldr	r0, [r3, #0]
 800706c:	685b      	ldr	r3, [r3, #4]
 800706e:	1841      	adds	r1, r0, r1
 8007070:	6011      	str	r1, [r2, #0]
 8007072:	6053      	str	r3, [r2, #4]
 8007074:	e7da      	b.n	800702c <_free_r+0x24>
 8007076:	42a0      	cmp	r0, r4
 8007078:	d902      	bls.n	8007080 <_free_r+0x78>
 800707a:	230c      	movs	r3, #12
 800707c:	602b      	str	r3, [r5, #0]
 800707e:	e7d5      	b.n	800702c <_free_r+0x24>
 8007080:	6821      	ldr	r1, [r4, #0]
 8007082:	1860      	adds	r0, r4, r1
 8007084:	4283      	cmp	r3, r0
 8007086:	d103      	bne.n	8007090 <_free_r+0x88>
 8007088:	6818      	ldr	r0, [r3, #0]
 800708a:	685b      	ldr	r3, [r3, #4]
 800708c:	1841      	adds	r1, r0, r1
 800708e:	6021      	str	r1, [r4, #0]
 8007090:	6063      	str	r3, [r4, #4]
 8007092:	6054      	str	r4, [r2, #4]
 8007094:	e7ca      	b.n	800702c <_free_r+0x24>
 8007096:	46c0      	nop			; (mov r8, r8)
 8007098:	200009d8 	.word	0x200009d8

0800709c <sbrk_aligned>:
 800709c:	b570      	push	{r4, r5, r6, lr}
 800709e:	4e0f      	ldr	r6, [pc, #60]	; (80070dc <sbrk_aligned+0x40>)
 80070a0:	000d      	movs	r5, r1
 80070a2:	6831      	ldr	r1, [r6, #0]
 80070a4:	0004      	movs	r4, r0
 80070a6:	2900      	cmp	r1, #0
 80070a8:	d102      	bne.n	80070b0 <sbrk_aligned+0x14>
 80070aa:	f000 ff05 	bl	8007eb8 <_sbrk_r>
 80070ae:	6030      	str	r0, [r6, #0]
 80070b0:	0029      	movs	r1, r5
 80070b2:	0020      	movs	r0, r4
 80070b4:	f000 ff00 	bl	8007eb8 <_sbrk_r>
 80070b8:	1c43      	adds	r3, r0, #1
 80070ba:	d00a      	beq.n	80070d2 <sbrk_aligned+0x36>
 80070bc:	2303      	movs	r3, #3
 80070be:	1cc5      	adds	r5, r0, #3
 80070c0:	439d      	bics	r5, r3
 80070c2:	42a8      	cmp	r0, r5
 80070c4:	d007      	beq.n	80070d6 <sbrk_aligned+0x3a>
 80070c6:	1a29      	subs	r1, r5, r0
 80070c8:	0020      	movs	r0, r4
 80070ca:	f000 fef5 	bl	8007eb8 <_sbrk_r>
 80070ce:	1c43      	adds	r3, r0, #1
 80070d0:	d101      	bne.n	80070d6 <sbrk_aligned+0x3a>
 80070d2:	2501      	movs	r5, #1
 80070d4:	426d      	negs	r5, r5
 80070d6:	0028      	movs	r0, r5
 80070d8:	bd70      	pop	{r4, r5, r6, pc}
 80070da:	46c0      	nop			; (mov r8, r8)
 80070dc:	200009dc 	.word	0x200009dc

080070e0 <_malloc_r>:
 80070e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80070e2:	2203      	movs	r2, #3
 80070e4:	1ccb      	adds	r3, r1, #3
 80070e6:	4393      	bics	r3, r2
 80070e8:	3308      	adds	r3, #8
 80070ea:	0006      	movs	r6, r0
 80070ec:	001f      	movs	r7, r3
 80070ee:	2b0c      	cmp	r3, #12
 80070f0:	d232      	bcs.n	8007158 <_malloc_r+0x78>
 80070f2:	270c      	movs	r7, #12
 80070f4:	42b9      	cmp	r1, r7
 80070f6:	d831      	bhi.n	800715c <_malloc_r+0x7c>
 80070f8:	0030      	movs	r0, r6
 80070fa:	f003 f8eb 	bl	800a2d4 <__malloc_lock>
 80070fe:	4d32      	ldr	r5, [pc, #200]	; (80071c8 <_malloc_r+0xe8>)
 8007100:	682b      	ldr	r3, [r5, #0]
 8007102:	001c      	movs	r4, r3
 8007104:	2c00      	cmp	r4, #0
 8007106:	d12e      	bne.n	8007166 <_malloc_r+0x86>
 8007108:	0039      	movs	r1, r7
 800710a:	0030      	movs	r0, r6
 800710c:	f7ff ffc6 	bl	800709c <sbrk_aligned>
 8007110:	0004      	movs	r4, r0
 8007112:	1c43      	adds	r3, r0, #1
 8007114:	d11e      	bne.n	8007154 <_malloc_r+0x74>
 8007116:	682c      	ldr	r4, [r5, #0]
 8007118:	0025      	movs	r5, r4
 800711a:	2d00      	cmp	r5, #0
 800711c:	d14a      	bne.n	80071b4 <_malloc_r+0xd4>
 800711e:	6823      	ldr	r3, [r4, #0]
 8007120:	0029      	movs	r1, r5
 8007122:	18e3      	adds	r3, r4, r3
 8007124:	0030      	movs	r0, r6
 8007126:	9301      	str	r3, [sp, #4]
 8007128:	f000 fec6 	bl	8007eb8 <_sbrk_r>
 800712c:	9b01      	ldr	r3, [sp, #4]
 800712e:	4283      	cmp	r3, r0
 8007130:	d143      	bne.n	80071ba <_malloc_r+0xda>
 8007132:	6823      	ldr	r3, [r4, #0]
 8007134:	3703      	adds	r7, #3
 8007136:	1aff      	subs	r7, r7, r3
 8007138:	2303      	movs	r3, #3
 800713a:	439f      	bics	r7, r3
 800713c:	3708      	adds	r7, #8
 800713e:	2f0c      	cmp	r7, #12
 8007140:	d200      	bcs.n	8007144 <_malloc_r+0x64>
 8007142:	270c      	movs	r7, #12
 8007144:	0039      	movs	r1, r7
 8007146:	0030      	movs	r0, r6
 8007148:	f7ff ffa8 	bl	800709c <sbrk_aligned>
 800714c:	1c43      	adds	r3, r0, #1
 800714e:	d034      	beq.n	80071ba <_malloc_r+0xda>
 8007150:	6823      	ldr	r3, [r4, #0]
 8007152:	19df      	adds	r7, r3, r7
 8007154:	6027      	str	r7, [r4, #0]
 8007156:	e013      	b.n	8007180 <_malloc_r+0xa0>
 8007158:	2b00      	cmp	r3, #0
 800715a:	dacb      	bge.n	80070f4 <_malloc_r+0x14>
 800715c:	230c      	movs	r3, #12
 800715e:	2500      	movs	r5, #0
 8007160:	6033      	str	r3, [r6, #0]
 8007162:	0028      	movs	r0, r5
 8007164:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007166:	6822      	ldr	r2, [r4, #0]
 8007168:	1bd1      	subs	r1, r2, r7
 800716a:	d420      	bmi.n	80071ae <_malloc_r+0xce>
 800716c:	290b      	cmp	r1, #11
 800716e:	d917      	bls.n	80071a0 <_malloc_r+0xc0>
 8007170:	19e2      	adds	r2, r4, r7
 8007172:	6027      	str	r7, [r4, #0]
 8007174:	42a3      	cmp	r3, r4
 8007176:	d111      	bne.n	800719c <_malloc_r+0xbc>
 8007178:	602a      	str	r2, [r5, #0]
 800717a:	6863      	ldr	r3, [r4, #4]
 800717c:	6011      	str	r1, [r2, #0]
 800717e:	6053      	str	r3, [r2, #4]
 8007180:	0030      	movs	r0, r6
 8007182:	0025      	movs	r5, r4
 8007184:	f003 f8ae 	bl	800a2e4 <__malloc_unlock>
 8007188:	2207      	movs	r2, #7
 800718a:	350b      	adds	r5, #11
 800718c:	1d23      	adds	r3, r4, #4
 800718e:	4395      	bics	r5, r2
 8007190:	1aea      	subs	r2, r5, r3
 8007192:	429d      	cmp	r5, r3
 8007194:	d0e5      	beq.n	8007162 <_malloc_r+0x82>
 8007196:	1b5b      	subs	r3, r3, r5
 8007198:	50a3      	str	r3, [r4, r2]
 800719a:	e7e2      	b.n	8007162 <_malloc_r+0x82>
 800719c:	605a      	str	r2, [r3, #4]
 800719e:	e7ec      	b.n	800717a <_malloc_r+0x9a>
 80071a0:	6862      	ldr	r2, [r4, #4]
 80071a2:	42a3      	cmp	r3, r4
 80071a4:	d101      	bne.n	80071aa <_malloc_r+0xca>
 80071a6:	602a      	str	r2, [r5, #0]
 80071a8:	e7ea      	b.n	8007180 <_malloc_r+0xa0>
 80071aa:	605a      	str	r2, [r3, #4]
 80071ac:	e7e8      	b.n	8007180 <_malloc_r+0xa0>
 80071ae:	0023      	movs	r3, r4
 80071b0:	6864      	ldr	r4, [r4, #4]
 80071b2:	e7a7      	b.n	8007104 <_malloc_r+0x24>
 80071b4:	002c      	movs	r4, r5
 80071b6:	686d      	ldr	r5, [r5, #4]
 80071b8:	e7af      	b.n	800711a <_malloc_r+0x3a>
 80071ba:	230c      	movs	r3, #12
 80071bc:	0030      	movs	r0, r6
 80071be:	6033      	str	r3, [r6, #0]
 80071c0:	f003 f890 	bl	800a2e4 <__malloc_unlock>
 80071c4:	e7cd      	b.n	8007162 <_malloc_r+0x82>
 80071c6:	46c0      	nop			; (mov r8, r8)
 80071c8:	200009d8 	.word	0x200009d8

080071cc <__cvt>:
 80071cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80071ce:	001e      	movs	r6, r3
 80071d0:	2300      	movs	r3, #0
 80071d2:	0014      	movs	r4, r2
 80071d4:	b08b      	sub	sp, #44	; 0x2c
 80071d6:	429e      	cmp	r6, r3
 80071d8:	da04      	bge.n	80071e4 <__cvt+0x18>
 80071da:	2180      	movs	r1, #128	; 0x80
 80071dc:	0609      	lsls	r1, r1, #24
 80071de:	1873      	adds	r3, r6, r1
 80071e0:	001e      	movs	r6, r3
 80071e2:	232d      	movs	r3, #45	; 0x2d
 80071e4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80071e6:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80071e8:	7013      	strb	r3, [r2, #0]
 80071ea:	2320      	movs	r3, #32
 80071ec:	2203      	movs	r2, #3
 80071ee:	439f      	bics	r7, r3
 80071f0:	2f46      	cmp	r7, #70	; 0x46
 80071f2:	d007      	beq.n	8007204 <__cvt+0x38>
 80071f4:	003b      	movs	r3, r7
 80071f6:	3b45      	subs	r3, #69	; 0x45
 80071f8:	4259      	negs	r1, r3
 80071fa:	414b      	adcs	r3, r1
 80071fc:	9910      	ldr	r1, [sp, #64]	; 0x40
 80071fe:	3a01      	subs	r2, #1
 8007200:	18cb      	adds	r3, r1, r3
 8007202:	9310      	str	r3, [sp, #64]	; 0x40
 8007204:	ab09      	add	r3, sp, #36	; 0x24
 8007206:	9304      	str	r3, [sp, #16]
 8007208:	ab08      	add	r3, sp, #32
 800720a:	9303      	str	r3, [sp, #12]
 800720c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800720e:	9200      	str	r2, [sp, #0]
 8007210:	9302      	str	r3, [sp, #8]
 8007212:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007214:	0022      	movs	r2, r4
 8007216:	9301      	str	r3, [sp, #4]
 8007218:	0033      	movs	r3, r6
 800721a:	f001 fe8f 	bl	8008f3c <_dtoa_r>
 800721e:	0005      	movs	r5, r0
 8007220:	2f47      	cmp	r7, #71	; 0x47
 8007222:	d102      	bne.n	800722a <__cvt+0x5e>
 8007224:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007226:	07db      	lsls	r3, r3, #31
 8007228:	d528      	bpl.n	800727c <__cvt+0xb0>
 800722a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800722c:	18eb      	adds	r3, r5, r3
 800722e:	9307      	str	r3, [sp, #28]
 8007230:	2f46      	cmp	r7, #70	; 0x46
 8007232:	d114      	bne.n	800725e <__cvt+0x92>
 8007234:	782b      	ldrb	r3, [r5, #0]
 8007236:	2b30      	cmp	r3, #48	; 0x30
 8007238:	d10c      	bne.n	8007254 <__cvt+0x88>
 800723a:	2200      	movs	r2, #0
 800723c:	2300      	movs	r3, #0
 800723e:	0020      	movs	r0, r4
 8007240:	0031      	movs	r1, r6
 8007242:	f7f9 f909 	bl	8000458 <__aeabi_dcmpeq>
 8007246:	2800      	cmp	r0, #0
 8007248:	d104      	bne.n	8007254 <__cvt+0x88>
 800724a:	2301      	movs	r3, #1
 800724c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800724e:	1a9b      	subs	r3, r3, r2
 8007250:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007252:	6013      	str	r3, [r2, #0]
 8007254:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007256:	9a07      	ldr	r2, [sp, #28]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	18d3      	adds	r3, r2, r3
 800725c:	9307      	str	r3, [sp, #28]
 800725e:	2200      	movs	r2, #0
 8007260:	2300      	movs	r3, #0
 8007262:	0020      	movs	r0, r4
 8007264:	0031      	movs	r1, r6
 8007266:	f7f9 f8f7 	bl	8000458 <__aeabi_dcmpeq>
 800726a:	2800      	cmp	r0, #0
 800726c:	d001      	beq.n	8007272 <__cvt+0xa6>
 800726e:	9b07      	ldr	r3, [sp, #28]
 8007270:	9309      	str	r3, [sp, #36]	; 0x24
 8007272:	2230      	movs	r2, #48	; 0x30
 8007274:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007276:	9907      	ldr	r1, [sp, #28]
 8007278:	428b      	cmp	r3, r1
 800727a:	d306      	bcc.n	800728a <__cvt+0xbe>
 800727c:	0028      	movs	r0, r5
 800727e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007280:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007282:	1b5b      	subs	r3, r3, r5
 8007284:	6013      	str	r3, [r2, #0]
 8007286:	b00b      	add	sp, #44	; 0x2c
 8007288:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800728a:	1c59      	adds	r1, r3, #1
 800728c:	9109      	str	r1, [sp, #36]	; 0x24
 800728e:	701a      	strb	r2, [r3, #0]
 8007290:	e7f0      	b.n	8007274 <__cvt+0xa8>

08007292 <__exponent>:
 8007292:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007294:	1c83      	adds	r3, r0, #2
 8007296:	b087      	sub	sp, #28
 8007298:	9303      	str	r3, [sp, #12]
 800729a:	0005      	movs	r5, r0
 800729c:	000c      	movs	r4, r1
 800729e:	232b      	movs	r3, #43	; 0x2b
 80072a0:	7002      	strb	r2, [r0, #0]
 80072a2:	2900      	cmp	r1, #0
 80072a4:	da01      	bge.n	80072aa <__exponent+0x18>
 80072a6:	424c      	negs	r4, r1
 80072a8:	3302      	adds	r3, #2
 80072aa:	706b      	strb	r3, [r5, #1]
 80072ac:	2c09      	cmp	r4, #9
 80072ae:	dd31      	ble.n	8007314 <__exponent+0x82>
 80072b0:	270a      	movs	r7, #10
 80072b2:	ab04      	add	r3, sp, #16
 80072b4:	1dde      	adds	r6, r3, #7
 80072b6:	0020      	movs	r0, r4
 80072b8:	0039      	movs	r1, r7
 80072ba:	9601      	str	r6, [sp, #4]
 80072bc:	f7f9 f8b6 	bl	800042c <__aeabi_idivmod>
 80072c0:	3e01      	subs	r6, #1
 80072c2:	3130      	adds	r1, #48	; 0x30
 80072c4:	0020      	movs	r0, r4
 80072c6:	7031      	strb	r1, [r6, #0]
 80072c8:	0039      	movs	r1, r7
 80072ca:	9402      	str	r4, [sp, #8]
 80072cc:	f7f8 ffc8 	bl	8000260 <__divsi3>
 80072d0:	9b02      	ldr	r3, [sp, #8]
 80072d2:	0004      	movs	r4, r0
 80072d4:	2b63      	cmp	r3, #99	; 0x63
 80072d6:	dcee      	bgt.n	80072b6 <__exponent+0x24>
 80072d8:	9b01      	ldr	r3, [sp, #4]
 80072da:	3430      	adds	r4, #48	; 0x30
 80072dc:	1e9a      	subs	r2, r3, #2
 80072de:	0013      	movs	r3, r2
 80072e0:	9903      	ldr	r1, [sp, #12]
 80072e2:	7014      	strb	r4, [r2, #0]
 80072e4:	a804      	add	r0, sp, #16
 80072e6:	3007      	adds	r0, #7
 80072e8:	4298      	cmp	r0, r3
 80072ea:	d80e      	bhi.n	800730a <__exponent+0x78>
 80072ec:	ab04      	add	r3, sp, #16
 80072ee:	3307      	adds	r3, #7
 80072f0:	2000      	movs	r0, #0
 80072f2:	429a      	cmp	r2, r3
 80072f4:	d804      	bhi.n	8007300 <__exponent+0x6e>
 80072f6:	ab04      	add	r3, sp, #16
 80072f8:	3009      	adds	r0, #9
 80072fa:	18c0      	adds	r0, r0, r3
 80072fc:	9b01      	ldr	r3, [sp, #4]
 80072fe:	1ac0      	subs	r0, r0, r3
 8007300:	9b03      	ldr	r3, [sp, #12]
 8007302:	1818      	adds	r0, r3, r0
 8007304:	1b40      	subs	r0, r0, r5
 8007306:	b007      	add	sp, #28
 8007308:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800730a:	7818      	ldrb	r0, [r3, #0]
 800730c:	3301      	adds	r3, #1
 800730e:	7008      	strb	r0, [r1, #0]
 8007310:	3101      	adds	r1, #1
 8007312:	e7e7      	b.n	80072e4 <__exponent+0x52>
 8007314:	2330      	movs	r3, #48	; 0x30
 8007316:	18e4      	adds	r4, r4, r3
 8007318:	70ab      	strb	r3, [r5, #2]
 800731a:	1d28      	adds	r0, r5, #4
 800731c:	70ec      	strb	r4, [r5, #3]
 800731e:	e7f1      	b.n	8007304 <__exponent+0x72>

08007320 <_printf_float>:
 8007320:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007322:	b095      	sub	sp, #84	; 0x54
 8007324:	000c      	movs	r4, r1
 8007326:	9209      	str	r2, [sp, #36]	; 0x24
 8007328:	001e      	movs	r6, r3
 800732a:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 800732c:	0007      	movs	r7, r0
 800732e:	f002 ff93 	bl	800a258 <_localeconv_r>
 8007332:	6803      	ldr	r3, [r0, #0]
 8007334:	0018      	movs	r0, r3
 8007336:	930c      	str	r3, [sp, #48]	; 0x30
 8007338:	f7f8 feec 	bl	8000114 <strlen>
 800733c:	2300      	movs	r3, #0
 800733e:	9312      	str	r3, [sp, #72]	; 0x48
 8007340:	7e23      	ldrb	r3, [r4, #24]
 8007342:	2207      	movs	r2, #7
 8007344:	930a      	str	r3, [sp, #40]	; 0x28
 8007346:	6823      	ldr	r3, [r4, #0]
 8007348:	900e      	str	r0, [sp, #56]	; 0x38
 800734a:	930d      	str	r3, [sp, #52]	; 0x34
 800734c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800734e:	682b      	ldr	r3, [r5, #0]
 8007350:	05c9      	lsls	r1, r1, #23
 8007352:	d547      	bpl.n	80073e4 <_printf_float+0xc4>
 8007354:	189b      	adds	r3, r3, r2
 8007356:	4393      	bics	r3, r2
 8007358:	001a      	movs	r2, r3
 800735a:	3208      	adds	r2, #8
 800735c:	602a      	str	r2, [r5, #0]
 800735e:	681a      	ldr	r2, [r3, #0]
 8007360:	685b      	ldr	r3, [r3, #4]
 8007362:	64a2      	str	r2, [r4, #72]	; 0x48
 8007364:	64e3      	str	r3, [r4, #76]	; 0x4c
 8007366:	2201      	movs	r2, #1
 8007368:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800736a:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 800736c:	930b      	str	r3, [sp, #44]	; 0x2c
 800736e:	006b      	lsls	r3, r5, #1
 8007370:	085b      	lsrs	r3, r3, #1
 8007372:	930f      	str	r3, [sp, #60]	; 0x3c
 8007374:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8007376:	4ba7      	ldr	r3, [pc, #668]	; (8007614 <_printf_float+0x2f4>)
 8007378:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800737a:	4252      	negs	r2, r2
 800737c:	f7fb fc02 	bl	8002b84 <__aeabi_dcmpun>
 8007380:	2800      	cmp	r0, #0
 8007382:	d131      	bne.n	80073e8 <_printf_float+0xc8>
 8007384:	2201      	movs	r2, #1
 8007386:	4ba3      	ldr	r3, [pc, #652]	; (8007614 <_printf_float+0x2f4>)
 8007388:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800738a:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800738c:	4252      	negs	r2, r2
 800738e:	f7f9 f873 	bl	8000478 <__aeabi_dcmple>
 8007392:	2800      	cmp	r0, #0
 8007394:	d128      	bne.n	80073e8 <_printf_float+0xc8>
 8007396:	2200      	movs	r2, #0
 8007398:	2300      	movs	r3, #0
 800739a:	0029      	movs	r1, r5
 800739c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800739e:	f7f9 f861 	bl	8000464 <__aeabi_dcmplt>
 80073a2:	2800      	cmp	r0, #0
 80073a4:	d003      	beq.n	80073ae <_printf_float+0x8e>
 80073a6:	0023      	movs	r3, r4
 80073a8:	222d      	movs	r2, #45	; 0x2d
 80073aa:	3343      	adds	r3, #67	; 0x43
 80073ac:	701a      	strb	r2, [r3, #0]
 80073ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073b0:	4d99      	ldr	r5, [pc, #612]	; (8007618 <_printf_float+0x2f8>)
 80073b2:	2b47      	cmp	r3, #71	; 0x47
 80073b4:	d900      	bls.n	80073b8 <_printf_float+0x98>
 80073b6:	4d99      	ldr	r5, [pc, #612]	; (800761c <_printf_float+0x2fc>)
 80073b8:	2303      	movs	r3, #3
 80073ba:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80073bc:	6123      	str	r3, [r4, #16]
 80073be:	3301      	adds	r3, #1
 80073c0:	439a      	bics	r2, r3
 80073c2:	2300      	movs	r3, #0
 80073c4:	6022      	str	r2, [r4, #0]
 80073c6:	930b      	str	r3, [sp, #44]	; 0x2c
 80073c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073ca:	0021      	movs	r1, r4
 80073cc:	0038      	movs	r0, r7
 80073ce:	9600      	str	r6, [sp, #0]
 80073d0:	aa13      	add	r2, sp, #76	; 0x4c
 80073d2:	f000 f9e7 	bl	80077a4 <_printf_common>
 80073d6:	1c43      	adds	r3, r0, #1
 80073d8:	d000      	beq.n	80073dc <_printf_float+0xbc>
 80073da:	e0a2      	b.n	8007522 <_printf_float+0x202>
 80073dc:	2001      	movs	r0, #1
 80073de:	4240      	negs	r0, r0
 80073e0:	b015      	add	sp, #84	; 0x54
 80073e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80073e4:	3307      	adds	r3, #7
 80073e6:	e7b6      	b.n	8007356 <_printf_float+0x36>
 80073e8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80073ea:	002b      	movs	r3, r5
 80073ec:	0010      	movs	r0, r2
 80073ee:	0029      	movs	r1, r5
 80073f0:	f7fb fbc8 	bl	8002b84 <__aeabi_dcmpun>
 80073f4:	2800      	cmp	r0, #0
 80073f6:	d00b      	beq.n	8007410 <_printf_float+0xf0>
 80073f8:	2d00      	cmp	r5, #0
 80073fa:	da03      	bge.n	8007404 <_printf_float+0xe4>
 80073fc:	0023      	movs	r3, r4
 80073fe:	222d      	movs	r2, #45	; 0x2d
 8007400:	3343      	adds	r3, #67	; 0x43
 8007402:	701a      	strb	r2, [r3, #0]
 8007404:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007406:	4d86      	ldr	r5, [pc, #536]	; (8007620 <_printf_float+0x300>)
 8007408:	2b47      	cmp	r3, #71	; 0x47
 800740a:	d9d5      	bls.n	80073b8 <_printf_float+0x98>
 800740c:	4d85      	ldr	r5, [pc, #532]	; (8007624 <_printf_float+0x304>)
 800740e:	e7d3      	b.n	80073b8 <_printf_float+0x98>
 8007410:	2220      	movs	r2, #32
 8007412:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007414:	6863      	ldr	r3, [r4, #4]
 8007416:	4391      	bics	r1, r2
 8007418:	910f      	str	r1, [sp, #60]	; 0x3c
 800741a:	1c5a      	adds	r2, r3, #1
 800741c:	d149      	bne.n	80074b2 <_printf_float+0x192>
 800741e:	3307      	adds	r3, #7
 8007420:	6063      	str	r3, [r4, #4]
 8007422:	2380      	movs	r3, #128	; 0x80
 8007424:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007426:	00db      	lsls	r3, r3, #3
 8007428:	4313      	orrs	r3, r2
 800742a:	2200      	movs	r2, #0
 800742c:	9206      	str	r2, [sp, #24]
 800742e:	aa12      	add	r2, sp, #72	; 0x48
 8007430:	9205      	str	r2, [sp, #20]
 8007432:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007434:	a908      	add	r1, sp, #32
 8007436:	9204      	str	r2, [sp, #16]
 8007438:	aa11      	add	r2, sp, #68	; 0x44
 800743a:	9203      	str	r2, [sp, #12]
 800743c:	2223      	movs	r2, #35	; 0x23
 800743e:	6023      	str	r3, [r4, #0]
 8007440:	9301      	str	r3, [sp, #4]
 8007442:	6863      	ldr	r3, [r4, #4]
 8007444:	1852      	adds	r2, r2, r1
 8007446:	9202      	str	r2, [sp, #8]
 8007448:	9300      	str	r3, [sp, #0]
 800744a:	0038      	movs	r0, r7
 800744c:	002b      	movs	r3, r5
 800744e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007450:	f7ff febc 	bl	80071cc <__cvt>
 8007454:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007456:	0005      	movs	r5, r0
 8007458:	9911      	ldr	r1, [sp, #68]	; 0x44
 800745a:	2b47      	cmp	r3, #71	; 0x47
 800745c:	d108      	bne.n	8007470 <_printf_float+0x150>
 800745e:	1ccb      	adds	r3, r1, #3
 8007460:	db02      	blt.n	8007468 <_printf_float+0x148>
 8007462:	6863      	ldr	r3, [r4, #4]
 8007464:	4299      	cmp	r1, r3
 8007466:	dd48      	ble.n	80074fa <_printf_float+0x1da>
 8007468:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800746a:	3b02      	subs	r3, #2
 800746c:	b2db      	uxtb	r3, r3
 800746e:	930a      	str	r3, [sp, #40]	; 0x28
 8007470:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007472:	2b65      	cmp	r3, #101	; 0x65
 8007474:	d824      	bhi.n	80074c0 <_printf_float+0x1a0>
 8007476:	0020      	movs	r0, r4
 8007478:	001a      	movs	r2, r3
 800747a:	3901      	subs	r1, #1
 800747c:	3050      	adds	r0, #80	; 0x50
 800747e:	9111      	str	r1, [sp, #68]	; 0x44
 8007480:	f7ff ff07 	bl	8007292 <__exponent>
 8007484:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007486:	900b      	str	r0, [sp, #44]	; 0x2c
 8007488:	1813      	adds	r3, r2, r0
 800748a:	6123      	str	r3, [r4, #16]
 800748c:	2a01      	cmp	r2, #1
 800748e:	dc02      	bgt.n	8007496 <_printf_float+0x176>
 8007490:	6822      	ldr	r2, [r4, #0]
 8007492:	07d2      	lsls	r2, r2, #31
 8007494:	d501      	bpl.n	800749a <_printf_float+0x17a>
 8007496:	3301      	adds	r3, #1
 8007498:	6123      	str	r3, [r4, #16]
 800749a:	2323      	movs	r3, #35	; 0x23
 800749c:	aa08      	add	r2, sp, #32
 800749e:	189b      	adds	r3, r3, r2
 80074a0:	781b      	ldrb	r3, [r3, #0]
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d100      	bne.n	80074a8 <_printf_float+0x188>
 80074a6:	e78f      	b.n	80073c8 <_printf_float+0xa8>
 80074a8:	0023      	movs	r3, r4
 80074aa:	222d      	movs	r2, #45	; 0x2d
 80074ac:	3343      	adds	r3, #67	; 0x43
 80074ae:	701a      	strb	r2, [r3, #0]
 80074b0:	e78a      	b.n	80073c8 <_printf_float+0xa8>
 80074b2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80074b4:	2a47      	cmp	r2, #71	; 0x47
 80074b6:	d1b4      	bne.n	8007422 <_printf_float+0x102>
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d1b2      	bne.n	8007422 <_printf_float+0x102>
 80074bc:	3301      	adds	r3, #1
 80074be:	e7af      	b.n	8007420 <_printf_float+0x100>
 80074c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074c2:	2b66      	cmp	r3, #102	; 0x66
 80074c4:	d11b      	bne.n	80074fe <_printf_float+0x1de>
 80074c6:	6863      	ldr	r3, [r4, #4]
 80074c8:	2900      	cmp	r1, #0
 80074ca:	dd0d      	ble.n	80074e8 <_printf_float+0x1c8>
 80074cc:	6121      	str	r1, [r4, #16]
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d102      	bne.n	80074d8 <_printf_float+0x1b8>
 80074d2:	6822      	ldr	r2, [r4, #0]
 80074d4:	07d2      	lsls	r2, r2, #31
 80074d6:	d502      	bpl.n	80074de <_printf_float+0x1be>
 80074d8:	3301      	adds	r3, #1
 80074da:	1859      	adds	r1, r3, r1
 80074dc:	6121      	str	r1, [r4, #16]
 80074de:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80074e0:	65a3      	str	r3, [r4, #88]	; 0x58
 80074e2:	2300      	movs	r3, #0
 80074e4:	930b      	str	r3, [sp, #44]	; 0x2c
 80074e6:	e7d8      	b.n	800749a <_printf_float+0x17a>
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d103      	bne.n	80074f4 <_printf_float+0x1d4>
 80074ec:	2201      	movs	r2, #1
 80074ee:	6821      	ldr	r1, [r4, #0]
 80074f0:	4211      	tst	r1, r2
 80074f2:	d000      	beq.n	80074f6 <_printf_float+0x1d6>
 80074f4:	1c9a      	adds	r2, r3, #2
 80074f6:	6122      	str	r2, [r4, #16]
 80074f8:	e7f1      	b.n	80074de <_printf_float+0x1be>
 80074fa:	2367      	movs	r3, #103	; 0x67
 80074fc:	930a      	str	r3, [sp, #40]	; 0x28
 80074fe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007500:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007502:	4293      	cmp	r3, r2
 8007504:	db06      	blt.n	8007514 <_printf_float+0x1f4>
 8007506:	6822      	ldr	r2, [r4, #0]
 8007508:	6123      	str	r3, [r4, #16]
 800750a:	07d2      	lsls	r2, r2, #31
 800750c:	d5e7      	bpl.n	80074de <_printf_float+0x1be>
 800750e:	3301      	adds	r3, #1
 8007510:	6123      	str	r3, [r4, #16]
 8007512:	e7e4      	b.n	80074de <_printf_float+0x1be>
 8007514:	2101      	movs	r1, #1
 8007516:	2b00      	cmp	r3, #0
 8007518:	dc01      	bgt.n	800751e <_printf_float+0x1fe>
 800751a:	1849      	adds	r1, r1, r1
 800751c:	1ac9      	subs	r1, r1, r3
 800751e:	1852      	adds	r2, r2, r1
 8007520:	e7e9      	b.n	80074f6 <_printf_float+0x1d6>
 8007522:	6822      	ldr	r2, [r4, #0]
 8007524:	0553      	lsls	r3, r2, #21
 8007526:	d407      	bmi.n	8007538 <_printf_float+0x218>
 8007528:	6923      	ldr	r3, [r4, #16]
 800752a:	002a      	movs	r2, r5
 800752c:	0038      	movs	r0, r7
 800752e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007530:	47b0      	blx	r6
 8007532:	1c43      	adds	r3, r0, #1
 8007534:	d128      	bne.n	8007588 <_printf_float+0x268>
 8007536:	e751      	b.n	80073dc <_printf_float+0xbc>
 8007538:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800753a:	2b65      	cmp	r3, #101	; 0x65
 800753c:	d800      	bhi.n	8007540 <_printf_float+0x220>
 800753e:	e0e1      	b.n	8007704 <_printf_float+0x3e4>
 8007540:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8007542:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8007544:	2200      	movs	r2, #0
 8007546:	2300      	movs	r3, #0
 8007548:	f7f8 ff86 	bl	8000458 <__aeabi_dcmpeq>
 800754c:	2800      	cmp	r0, #0
 800754e:	d031      	beq.n	80075b4 <_printf_float+0x294>
 8007550:	2301      	movs	r3, #1
 8007552:	0038      	movs	r0, r7
 8007554:	4a34      	ldr	r2, [pc, #208]	; (8007628 <_printf_float+0x308>)
 8007556:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007558:	47b0      	blx	r6
 800755a:	1c43      	adds	r3, r0, #1
 800755c:	d100      	bne.n	8007560 <_printf_float+0x240>
 800755e:	e73d      	b.n	80073dc <_printf_float+0xbc>
 8007560:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007562:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007564:	4293      	cmp	r3, r2
 8007566:	db02      	blt.n	800756e <_printf_float+0x24e>
 8007568:	6823      	ldr	r3, [r4, #0]
 800756a:	07db      	lsls	r3, r3, #31
 800756c:	d50c      	bpl.n	8007588 <_printf_float+0x268>
 800756e:	0038      	movs	r0, r7
 8007570:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007572:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007574:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007576:	47b0      	blx	r6
 8007578:	2500      	movs	r5, #0
 800757a:	1c43      	adds	r3, r0, #1
 800757c:	d100      	bne.n	8007580 <_printf_float+0x260>
 800757e:	e72d      	b.n	80073dc <_printf_float+0xbc>
 8007580:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007582:	3b01      	subs	r3, #1
 8007584:	42ab      	cmp	r3, r5
 8007586:	dc0a      	bgt.n	800759e <_printf_float+0x27e>
 8007588:	6823      	ldr	r3, [r4, #0]
 800758a:	079b      	lsls	r3, r3, #30
 800758c:	d500      	bpl.n	8007590 <_printf_float+0x270>
 800758e:	e106      	b.n	800779e <_printf_float+0x47e>
 8007590:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007592:	68e0      	ldr	r0, [r4, #12]
 8007594:	4298      	cmp	r0, r3
 8007596:	db00      	blt.n	800759a <_printf_float+0x27a>
 8007598:	e722      	b.n	80073e0 <_printf_float+0xc0>
 800759a:	0018      	movs	r0, r3
 800759c:	e720      	b.n	80073e0 <_printf_float+0xc0>
 800759e:	0022      	movs	r2, r4
 80075a0:	2301      	movs	r3, #1
 80075a2:	0038      	movs	r0, r7
 80075a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80075a6:	321a      	adds	r2, #26
 80075a8:	47b0      	blx	r6
 80075aa:	1c43      	adds	r3, r0, #1
 80075ac:	d100      	bne.n	80075b0 <_printf_float+0x290>
 80075ae:	e715      	b.n	80073dc <_printf_float+0xbc>
 80075b0:	3501      	adds	r5, #1
 80075b2:	e7e5      	b.n	8007580 <_printf_float+0x260>
 80075b4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	dc38      	bgt.n	800762c <_printf_float+0x30c>
 80075ba:	2301      	movs	r3, #1
 80075bc:	0038      	movs	r0, r7
 80075be:	4a1a      	ldr	r2, [pc, #104]	; (8007628 <_printf_float+0x308>)
 80075c0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80075c2:	47b0      	blx	r6
 80075c4:	1c43      	adds	r3, r0, #1
 80075c6:	d100      	bne.n	80075ca <_printf_float+0x2aa>
 80075c8:	e708      	b.n	80073dc <_printf_float+0xbc>
 80075ca:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80075cc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80075ce:	4313      	orrs	r3, r2
 80075d0:	d102      	bne.n	80075d8 <_printf_float+0x2b8>
 80075d2:	6823      	ldr	r3, [r4, #0]
 80075d4:	07db      	lsls	r3, r3, #31
 80075d6:	d5d7      	bpl.n	8007588 <_printf_float+0x268>
 80075d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80075da:	0038      	movs	r0, r7
 80075dc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80075de:	9909      	ldr	r1, [sp, #36]	; 0x24
 80075e0:	47b0      	blx	r6
 80075e2:	1c43      	adds	r3, r0, #1
 80075e4:	d100      	bne.n	80075e8 <_printf_float+0x2c8>
 80075e6:	e6f9      	b.n	80073dc <_printf_float+0xbc>
 80075e8:	2300      	movs	r3, #0
 80075ea:	930a      	str	r3, [sp, #40]	; 0x28
 80075ec:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80075ee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80075f0:	425b      	negs	r3, r3
 80075f2:	4293      	cmp	r3, r2
 80075f4:	dc01      	bgt.n	80075fa <_printf_float+0x2da>
 80075f6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80075f8:	e797      	b.n	800752a <_printf_float+0x20a>
 80075fa:	0022      	movs	r2, r4
 80075fc:	2301      	movs	r3, #1
 80075fe:	0038      	movs	r0, r7
 8007600:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007602:	321a      	adds	r2, #26
 8007604:	47b0      	blx	r6
 8007606:	1c43      	adds	r3, r0, #1
 8007608:	d100      	bne.n	800760c <_printf_float+0x2ec>
 800760a:	e6e7      	b.n	80073dc <_printf_float+0xbc>
 800760c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800760e:	3301      	adds	r3, #1
 8007610:	e7eb      	b.n	80075ea <_printf_float+0x2ca>
 8007612:	46c0      	nop			; (mov r8, r8)
 8007614:	7fefffff 	.word	0x7fefffff
 8007618:	0800c678 	.word	0x0800c678
 800761c:	0800c67c 	.word	0x0800c67c
 8007620:	0800c680 	.word	0x0800c680
 8007624:	0800c684 	.word	0x0800c684
 8007628:	0800ca79 	.word	0x0800ca79
 800762c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800762e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007630:	920a      	str	r2, [sp, #40]	; 0x28
 8007632:	429a      	cmp	r2, r3
 8007634:	dd00      	ble.n	8007638 <_printf_float+0x318>
 8007636:	930a      	str	r3, [sp, #40]	; 0x28
 8007638:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800763a:	2b00      	cmp	r3, #0
 800763c:	dc3c      	bgt.n	80076b8 <_printf_float+0x398>
 800763e:	2300      	movs	r3, #0
 8007640:	930d      	str	r3, [sp, #52]	; 0x34
 8007642:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007644:	43db      	mvns	r3, r3
 8007646:	17db      	asrs	r3, r3, #31
 8007648:	930f      	str	r3, [sp, #60]	; 0x3c
 800764a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800764c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800764e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007650:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007652:	4013      	ands	r3, r2
 8007654:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007656:	1ad3      	subs	r3, r2, r3
 8007658:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800765a:	4293      	cmp	r3, r2
 800765c:	dc34      	bgt.n	80076c8 <_printf_float+0x3a8>
 800765e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007660:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007662:	4293      	cmp	r3, r2
 8007664:	db3d      	blt.n	80076e2 <_printf_float+0x3c2>
 8007666:	6823      	ldr	r3, [r4, #0]
 8007668:	07db      	lsls	r3, r3, #31
 800766a:	d43a      	bmi.n	80076e2 <_printf_float+0x3c2>
 800766c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800766e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007670:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007672:	1ad3      	subs	r3, r2, r3
 8007674:	1a52      	subs	r2, r2, r1
 8007676:	920a      	str	r2, [sp, #40]	; 0x28
 8007678:	429a      	cmp	r2, r3
 800767a:	dd00      	ble.n	800767e <_printf_float+0x35e>
 800767c:	930a      	str	r3, [sp, #40]	; 0x28
 800767e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007680:	2b00      	cmp	r3, #0
 8007682:	dc36      	bgt.n	80076f2 <_printf_float+0x3d2>
 8007684:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007686:	2500      	movs	r5, #0
 8007688:	43db      	mvns	r3, r3
 800768a:	17db      	asrs	r3, r3, #31
 800768c:	930b      	str	r3, [sp, #44]	; 0x2c
 800768e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007690:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007692:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007694:	1a9b      	subs	r3, r3, r2
 8007696:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007698:	400a      	ands	r2, r1
 800769a:	1a9b      	subs	r3, r3, r2
 800769c:	42ab      	cmp	r3, r5
 800769e:	dc00      	bgt.n	80076a2 <_printf_float+0x382>
 80076a0:	e772      	b.n	8007588 <_printf_float+0x268>
 80076a2:	0022      	movs	r2, r4
 80076a4:	2301      	movs	r3, #1
 80076a6:	0038      	movs	r0, r7
 80076a8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80076aa:	321a      	adds	r2, #26
 80076ac:	47b0      	blx	r6
 80076ae:	1c43      	adds	r3, r0, #1
 80076b0:	d100      	bne.n	80076b4 <_printf_float+0x394>
 80076b2:	e693      	b.n	80073dc <_printf_float+0xbc>
 80076b4:	3501      	adds	r5, #1
 80076b6:	e7ea      	b.n	800768e <_printf_float+0x36e>
 80076b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076ba:	002a      	movs	r2, r5
 80076bc:	0038      	movs	r0, r7
 80076be:	9909      	ldr	r1, [sp, #36]	; 0x24
 80076c0:	47b0      	blx	r6
 80076c2:	1c43      	adds	r3, r0, #1
 80076c4:	d1bb      	bne.n	800763e <_printf_float+0x31e>
 80076c6:	e689      	b.n	80073dc <_printf_float+0xbc>
 80076c8:	0022      	movs	r2, r4
 80076ca:	2301      	movs	r3, #1
 80076cc:	0038      	movs	r0, r7
 80076ce:	9909      	ldr	r1, [sp, #36]	; 0x24
 80076d0:	321a      	adds	r2, #26
 80076d2:	47b0      	blx	r6
 80076d4:	1c43      	adds	r3, r0, #1
 80076d6:	d100      	bne.n	80076da <_printf_float+0x3ba>
 80076d8:	e680      	b.n	80073dc <_printf_float+0xbc>
 80076da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80076dc:	3301      	adds	r3, #1
 80076de:	930d      	str	r3, [sp, #52]	; 0x34
 80076e0:	e7b3      	b.n	800764a <_printf_float+0x32a>
 80076e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80076e4:	0038      	movs	r0, r7
 80076e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80076e8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80076ea:	47b0      	blx	r6
 80076ec:	1c43      	adds	r3, r0, #1
 80076ee:	d1bd      	bne.n	800766c <_printf_float+0x34c>
 80076f0:	e674      	b.n	80073dc <_printf_float+0xbc>
 80076f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80076f4:	0038      	movs	r0, r7
 80076f6:	18ea      	adds	r2, r5, r3
 80076f8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80076fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076fc:	47b0      	blx	r6
 80076fe:	1c43      	adds	r3, r0, #1
 8007700:	d1c0      	bne.n	8007684 <_printf_float+0x364>
 8007702:	e66b      	b.n	80073dc <_printf_float+0xbc>
 8007704:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007706:	2b01      	cmp	r3, #1
 8007708:	dc02      	bgt.n	8007710 <_printf_float+0x3f0>
 800770a:	2301      	movs	r3, #1
 800770c:	421a      	tst	r2, r3
 800770e:	d034      	beq.n	800777a <_printf_float+0x45a>
 8007710:	2301      	movs	r3, #1
 8007712:	002a      	movs	r2, r5
 8007714:	0038      	movs	r0, r7
 8007716:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007718:	47b0      	blx	r6
 800771a:	1c43      	adds	r3, r0, #1
 800771c:	d100      	bne.n	8007720 <_printf_float+0x400>
 800771e:	e65d      	b.n	80073dc <_printf_float+0xbc>
 8007720:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007722:	0038      	movs	r0, r7
 8007724:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007726:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007728:	47b0      	blx	r6
 800772a:	1c43      	adds	r3, r0, #1
 800772c:	d100      	bne.n	8007730 <_printf_float+0x410>
 800772e:	e655      	b.n	80073dc <_printf_float+0xbc>
 8007730:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8007732:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8007734:	2200      	movs	r2, #0
 8007736:	2300      	movs	r3, #0
 8007738:	f7f8 fe8e 	bl	8000458 <__aeabi_dcmpeq>
 800773c:	2800      	cmp	r0, #0
 800773e:	d11a      	bne.n	8007776 <_printf_float+0x456>
 8007740:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007742:	1c6a      	adds	r2, r5, #1
 8007744:	3b01      	subs	r3, #1
 8007746:	0038      	movs	r0, r7
 8007748:	9909      	ldr	r1, [sp, #36]	; 0x24
 800774a:	47b0      	blx	r6
 800774c:	1c43      	adds	r3, r0, #1
 800774e:	d10e      	bne.n	800776e <_printf_float+0x44e>
 8007750:	e644      	b.n	80073dc <_printf_float+0xbc>
 8007752:	0022      	movs	r2, r4
 8007754:	2301      	movs	r3, #1
 8007756:	0038      	movs	r0, r7
 8007758:	9909      	ldr	r1, [sp, #36]	; 0x24
 800775a:	321a      	adds	r2, #26
 800775c:	47b0      	blx	r6
 800775e:	1c43      	adds	r3, r0, #1
 8007760:	d100      	bne.n	8007764 <_printf_float+0x444>
 8007762:	e63b      	b.n	80073dc <_printf_float+0xbc>
 8007764:	3501      	adds	r5, #1
 8007766:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007768:	3b01      	subs	r3, #1
 800776a:	42ab      	cmp	r3, r5
 800776c:	dcf1      	bgt.n	8007752 <_printf_float+0x432>
 800776e:	0022      	movs	r2, r4
 8007770:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007772:	3250      	adds	r2, #80	; 0x50
 8007774:	e6da      	b.n	800752c <_printf_float+0x20c>
 8007776:	2500      	movs	r5, #0
 8007778:	e7f5      	b.n	8007766 <_printf_float+0x446>
 800777a:	002a      	movs	r2, r5
 800777c:	e7e3      	b.n	8007746 <_printf_float+0x426>
 800777e:	0022      	movs	r2, r4
 8007780:	2301      	movs	r3, #1
 8007782:	0038      	movs	r0, r7
 8007784:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007786:	3219      	adds	r2, #25
 8007788:	47b0      	blx	r6
 800778a:	1c43      	adds	r3, r0, #1
 800778c:	d100      	bne.n	8007790 <_printf_float+0x470>
 800778e:	e625      	b.n	80073dc <_printf_float+0xbc>
 8007790:	3501      	adds	r5, #1
 8007792:	68e3      	ldr	r3, [r4, #12]
 8007794:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007796:	1a9b      	subs	r3, r3, r2
 8007798:	42ab      	cmp	r3, r5
 800779a:	dcf0      	bgt.n	800777e <_printf_float+0x45e>
 800779c:	e6f8      	b.n	8007590 <_printf_float+0x270>
 800779e:	2500      	movs	r5, #0
 80077a0:	e7f7      	b.n	8007792 <_printf_float+0x472>
 80077a2:	46c0      	nop			; (mov r8, r8)

080077a4 <_printf_common>:
 80077a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80077a6:	0015      	movs	r5, r2
 80077a8:	9301      	str	r3, [sp, #4]
 80077aa:	688a      	ldr	r2, [r1, #8]
 80077ac:	690b      	ldr	r3, [r1, #16]
 80077ae:	000c      	movs	r4, r1
 80077b0:	9000      	str	r0, [sp, #0]
 80077b2:	4293      	cmp	r3, r2
 80077b4:	da00      	bge.n	80077b8 <_printf_common+0x14>
 80077b6:	0013      	movs	r3, r2
 80077b8:	0022      	movs	r2, r4
 80077ba:	602b      	str	r3, [r5, #0]
 80077bc:	3243      	adds	r2, #67	; 0x43
 80077be:	7812      	ldrb	r2, [r2, #0]
 80077c0:	2a00      	cmp	r2, #0
 80077c2:	d001      	beq.n	80077c8 <_printf_common+0x24>
 80077c4:	3301      	adds	r3, #1
 80077c6:	602b      	str	r3, [r5, #0]
 80077c8:	6823      	ldr	r3, [r4, #0]
 80077ca:	069b      	lsls	r3, r3, #26
 80077cc:	d502      	bpl.n	80077d4 <_printf_common+0x30>
 80077ce:	682b      	ldr	r3, [r5, #0]
 80077d0:	3302      	adds	r3, #2
 80077d2:	602b      	str	r3, [r5, #0]
 80077d4:	6822      	ldr	r2, [r4, #0]
 80077d6:	2306      	movs	r3, #6
 80077d8:	0017      	movs	r7, r2
 80077da:	401f      	ands	r7, r3
 80077dc:	421a      	tst	r2, r3
 80077de:	d027      	beq.n	8007830 <_printf_common+0x8c>
 80077e0:	0023      	movs	r3, r4
 80077e2:	3343      	adds	r3, #67	; 0x43
 80077e4:	781b      	ldrb	r3, [r3, #0]
 80077e6:	1e5a      	subs	r2, r3, #1
 80077e8:	4193      	sbcs	r3, r2
 80077ea:	6822      	ldr	r2, [r4, #0]
 80077ec:	0692      	lsls	r2, r2, #26
 80077ee:	d430      	bmi.n	8007852 <_printf_common+0xae>
 80077f0:	0022      	movs	r2, r4
 80077f2:	9901      	ldr	r1, [sp, #4]
 80077f4:	9800      	ldr	r0, [sp, #0]
 80077f6:	9e08      	ldr	r6, [sp, #32]
 80077f8:	3243      	adds	r2, #67	; 0x43
 80077fa:	47b0      	blx	r6
 80077fc:	1c43      	adds	r3, r0, #1
 80077fe:	d025      	beq.n	800784c <_printf_common+0xa8>
 8007800:	2306      	movs	r3, #6
 8007802:	6820      	ldr	r0, [r4, #0]
 8007804:	682a      	ldr	r2, [r5, #0]
 8007806:	68e1      	ldr	r1, [r4, #12]
 8007808:	2500      	movs	r5, #0
 800780a:	4003      	ands	r3, r0
 800780c:	2b04      	cmp	r3, #4
 800780e:	d103      	bne.n	8007818 <_printf_common+0x74>
 8007810:	1a8d      	subs	r5, r1, r2
 8007812:	43eb      	mvns	r3, r5
 8007814:	17db      	asrs	r3, r3, #31
 8007816:	401d      	ands	r5, r3
 8007818:	68a3      	ldr	r3, [r4, #8]
 800781a:	6922      	ldr	r2, [r4, #16]
 800781c:	4293      	cmp	r3, r2
 800781e:	dd01      	ble.n	8007824 <_printf_common+0x80>
 8007820:	1a9b      	subs	r3, r3, r2
 8007822:	18ed      	adds	r5, r5, r3
 8007824:	2700      	movs	r7, #0
 8007826:	42bd      	cmp	r5, r7
 8007828:	d120      	bne.n	800786c <_printf_common+0xc8>
 800782a:	2000      	movs	r0, #0
 800782c:	e010      	b.n	8007850 <_printf_common+0xac>
 800782e:	3701      	adds	r7, #1
 8007830:	68e3      	ldr	r3, [r4, #12]
 8007832:	682a      	ldr	r2, [r5, #0]
 8007834:	1a9b      	subs	r3, r3, r2
 8007836:	42bb      	cmp	r3, r7
 8007838:	ddd2      	ble.n	80077e0 <_printf_common+0x3c>
 800783a:	0022      	movs	r2, r4
 800783c:	2301      	movs	r3, #1
 800783e:	9901      	ldr	r1, [sp, #4]
 8007840:	9800      	ldr	r0, [sp, #0]
 8007842:	9e08      	ldr	r6, [sp, #32]
 8007844:	3219      	adds	r2, #25
 8007846:	47b0      	blx	r6
 8007848:	1c43      	adds	r3, r0, #1
 800784a:	d1f0      	bne.n	800782e <_printf_common+0x8a>
 800784c:	2001      	movs	r0, #1
 800784e:	4240      	negs	r0, r0
 8007850:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007852:	2030      	movs	r0, #48	; 0x30
 8007854:	18e1      	adds	r1, r4, r3
 8007856:	3143      	adds	r1, #67	; 0x43
 8007858:	7008      	strb	r0, [r1, #0]
 800785a:	0021      	movs	r1, r4
 800785c:	1c5a      	adds	r2, r3, #1
 800785e:	3145      	adds	r1, #69	; 0x45
 8007860:	7809      	ldrb	r1, [r1, #0]
 8007862:	18a2      	adds	r2, r4, r2
 8007864:	3243      	adds	r2, #67	; 0x43
 8007866:	3302      	adds	r3, #2
 8007868:	7011      	strb	r1, [r2, #0]
 800786a:	e7c1      	b.n	80077f0 <_printf_common+0x4c>
 800786c:	0022      	movs	r2, r4
 800786e:	2301      	movs	r3, #1
 8007870:	9901      	ldr	r1, [sp, #4]
 8007872:	9800      	ldr	r0, [sp, #0]
 8007874:	9e08      	ldr	r6, [sp, #32]
 8007876:	321a      	adds	r2, #26
 8007878:	47b0      	blx	r6
 800787a:	1c43      	adds	r3, r0, #1
 800787c:	d0e6      	beq.n	800784c <_printf_common+0xa8>
 800787e:	3701      	adds	r7, #1
 8007880:	e7d1      	b.n	8007826 <_printf_common+0x82>
	...

08007884 <_printf_i>:
 8007884:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007886:	b08b      	sub	sp, #44	; 0x2c
 8007888:	9206      	str	r2, [sp, #24]
 800788a:	000a      	movs	r2, r1
 800788c:	3243      	adds	r2, #67	; 0x43
 800788e:	9307      	str	r3, [sp, #28]
 8007890:	9005      	str	r0, [sp, #20]
 8007892:	9204      	str	r2, [sp, #16]
 8007894:	7e0a      	ldrb	r2, [r1, #24]
 8007896:	000c      	movs	r4, r1
 8007898:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800789a:	2a78      	cmp	r2, #120	; 0x78
 800789c:	d807      	bhi.n	80078ae <_printf_i+0x2a>
 800789e:	2a62      	cmp	r2, #98	; 0x62
 80078a0:	d809      	bhi.n	80078b6 <_printf_i+0x32>
 80078a2:	2a00      	cmp	r2, #0
 80078a4:	d100      	bne.n	80078a8 <_printf_i+0x24>
 80078a6:	e0c1      	b.n	8007a2c <_printf_i+0x1a8>
 80078a8:	2a58      	cmp	r2, #88	; 0x58
 80078aa:	d100      	bne.n	80078ae <_printf_i+0x2a>
 80078ac:	e08c      	b.n	80079c8 <_printf_i+0x144>
 80078ae:	0026      	movs	r6, r4
 80078b0:	3642      	adds	r6, #66	; 0x42
 80078b2:	7032      	strb	r2, [r6, #0]
 80078b4:	e022      	b.n	80078fc <_printf_i+0x78>
 80078b6:	0010      	movs	r0, r2
 80078b8:	3863      	subs	r0, #99	; 0x63
 80078ba:	2815      	cmp	r0, #21
 80078bc:	d8f7      	bhi.n	80078ae <_printf_i+0x2a>
 80078be:	f7f8 fc3b 	bl	8000138 <__gnu_thumb1_case_shi>
 80078c2:	0016      	.short	0x0016
 80078c4:	fff6001f 	.word	0xfff6001f
 80078c8:	fff6fff6 	.word	0xfff6fff6
 80078cc:	001ffff6 	.word	0x001ffff6
 80078d0:	fff6fff6 	.word	0xfff6fff6
 80078d4:	fff6fff6 	.word	0xfff6fff6
 80078d8:	003600a8 	.word	0x003600a8
 80078dc:	fff6009a 	.word	0xfff6009a
 80078e0:	00b9fff6 	.word	0x00b9fff6
 80078e4:	0036fff6 	.word	0x0036fff6
 80078e8:	fff6fff6 	.word	0xfff6fff6
 80078ec:	009e      	.short	0x009e
 80078ee:	0026      	movs	r6, r4
 80078f0:	681a      	ldr	r2, [r3, #0]
 80078f2:	3642      	adds	r6, #66	; 0x42
 80078f4:	1d11      	adds	r1, r2, #4
 80078f6:	6019      	str	r1, [r3, #0]
 80078f8:	6813      	ldr	r3, [r2, #0]
 80078fa:	7033      	strb	r3, [r6, #0]
 80078fc:	2301      	movs	r3, #1
 80078fe:	e0a7      	b.n	8007a50 <_printf_i+0x1cc>
 8007900:	6808      	ldr	r0, [r1, #0]
 8007902:	6819      	ldr	r1, [r3, #0]
 8007904:	1d0a      	adds	r2, r1, #4
 8007906:	0605      	lsls	r5, r0, #24
 8007908:	d50b      	bpl.n	8007922 <_printf_i+0x9e>
 800790a:	680d      	ldr	r5, [r1, #0]
 800790c:	601a      	str	r2, [r3, #0]
 800790e:	2d00      	cmp	r5, #0
 8007910:	da03      	bge.n	800791a <_printf_i+0x96>
 8007912:	232d      	movs	r3, #45	; 0x2d
 8007914:	9a04      	ldr	r2, [sp, #16]
 8007916:	426d      	negs	r5, r5
 8007918:	7013      	strb	r3, [r2, #0]
 800791a:	4b61      	ldr	r3, [pc, #388]	; (8007aa0 <_printf_i+0x21c>)
 800791c:	270a      	movs	r7, #10
 800791e:	9303      	str	r3, [sp, #12]
 8007920:	e01b      	b.n	800795a <_printf_i+0xd6>
 8007922:	680d      	ldr	r5, [r1, #0]
 8007924:	601a      	str	r2, [r3, #0]
 8007926:	0641      	lsls	r1, r0, #25
 8007928:	d5f1      	bpl.n	800790e <_printf_i+0x8a>
 800792a:	b22d      	sxth	r5, r5
 800792c:	e7ef      	b.n	800790e <_printf_i+0x8a>
 800792e:	680d      	ldr	r5, [r1, #0]
 8007930:	6819      	ldr	r1, [r3, #0]
 8007932:	1d08      	adds	r0, r1, #4
 8007934:	6018      	str	r0, [r3, #0]
 8007936:	062e      	lsls	r6, r5, #24
 8007938:	d501      	bpl.n	800793e <_printf_i+0xba>
 800793a:	680d      	ldr	r5, [r1, #0]
 800793c:	e003      	b.n	8007946 <_printf_i+0xc2>
 800793e:	066d      	lsls	r5, r5, #25
 8007940:	d5fb      	bpl.n	800793a <_printf_i+0xb6>
 8007942:	680d      	ldr	r5, [r1, #0]
 8007944:	b2ad      	uxth	r5, r5
 8007946:	4b56      	ldr	r3, [pc, #344]	; (8007aa0 <_printf_i+0x21c>)
 8007948:	2708      	movs	r7, #8
 800794a:	9303      	str	r3, [sp, #12]
 800794c:	2a6f      	cmp	r2, #111	; 0x6f
 800794e:	d000      	beq.n	8007952 <_printf_i+0xce>
 8007950:	3702      	adds	r7, #2
 8007952:	0023      	movs	r3, r4
 8007954:	2200      	movs	r2, #0
 8007956:	3343      	adds	r3, #67	; 0x43
 8007958:	701a      	strb	r2, [r3, #0]
 800795a:	6863      	ldr	r3, [r4, #4]
 800795c:	60a3      	str	r3, [r4, #8]
 800795e:	2b00      	cmp	r3, #0
 8007960:	db03      	blt.n	800796a <_printf_i+0xe6>
 8007962:	2204      	movs	r2, #4
 8007964:	6821      	ldr	r1, [r4, #0]
 8007966:	4391      	bics	r1, r2
 8007968:	6021      	str	r1, [r4, #0]
 800796a:	2d00      	cmp	r5, #0
 800796c:	d102      	bne.n	8007974 <_printf_i+0xf0>
 800796e:	9e04      	ldr	r6, [sp, #16]
 8007970:	2b00      	cmp	r3, #0
 8007972:	d00c      	beq.n	800798e <_printf_i+0x10a>
 8007974:	9e04      	ldr	r6, [sp, #16]
 8007976:	0028      	movs	r0, r5
 8007978:	0039      	movs	r1, r7
 800797a:	f7f8 fc6d 	bl	8000258 <__aeabi_uidivmod>
 800797e:	9b03      	ldr	r3, [sp, #12]
 8007980:	3e01      	subs	r6, #1
 8007982:	5c5b      	ldrb	r3, [r3, r1]
 8007984:	7033      	strb	r3, [r6, #0]
 8007986:	002b      	movs	r3, r5
 8007988:	0005      	movs	r5, r0
 800798a:	429f      	cmp	r7, r3
 800798c:	d9f3      	bls.n	8007976 <_printf_i+0xf2>
 800798e:	2f08      	cmp	r7, #8
 8007990:	d109      	bne.n	80079a6 <_printf_i+0x122>
 8007992:	6823      	ldr	r3, [r4, #0]
 8007994:	07db      	lsls	r3, r3, #31
 8007996:	d506      	bpl.n	80079a6 <_printf_i+0x122>
 8007998:	6863      	ldr	r3, [r4, #4]
 800799a:	6922      	ldr	r2, [r4, #16]
 800799c:	4293      	cmp	r3, r2
 800799e:	dc02      	bgt.n	80079a6 <_printf_i+0x122>
 80079a0:	2330      	movs	r3, #48	; 0x30
 80079a2:	3e01      	subs	r6, #1
 80079a4:	7033      	strb	r3, [r6, #0]
 80079a6:	9b04      	ldr	r3, [sp, #16]
 80079a8:	1b9b      	subs	r3, r3, r6
 80079aa:	6123      	str	r3, [r4, #16]
 80079ac:	9b07      	ldr	r3, [sp, #28]
 80079ae:	0021      	movs	r1, r4
 80079b0:	9300      	str	r3, [sp, #0]
 80079b2:	9805      	ldr	r0, [sp, #20]
 80079b4:	9b06      	ldr	r3, [sp, #24]
 80079b6:	aa09      	add	r2, sp, #36	; 0x24
 80079b8:	f7ff fef4 	bl	80077a4 <_printf_common>
 80079bc:	1c43      	adds	r3, r0, #1
 80079be:	d14c      	bne.n	8007a5a <_printf_i+0x1d6>
 80079c0:	2001      	movs	r0, #1
 80079c2:	4240      	negs	r0, r0
 80079c4:	b00b      	add	sp, #44	; 0x2c
 80079c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80079c8:	3145      	adds	r1, #69	; 0x45
 80079ca:	700a      	strb	r2, [r1, #0]
 80079cc:	4a34      	ldr	r2, [pc, #208]	; (8007aa0 <_printf_i+0x21c>)
 80079ce:	9203      	str	r2, [sp, #12]
 80079d0:	681a      	ldr	r2, [r3, #0]
 80079d2:	6821      	ldr	r1, [r4, #0]
 80079d4:	ca20      	ldmia	r2!, {r5}
 80079d6:	601a      	str	r2, [r3, #0]
 80079d8:	0608      	lsls	r0, r1, #24
 80079da:	d516      	bpl.n	8007a0a <_printf_i+0x186>
 80079dc:	07cb      	lsls	r3, r1, #31
 80079de:	d502      	bpl.n	80079e6 <_printf_i+0x162>
 80079e0:	2320      	movs	r3, #32
 80079e2:	4319      	orrs	r1, r3
 80079e4:	6021      	str	r1, [r4, #0]
 80079e6:	2710      	movs	r7, #16
 80079e8:	2d00      	cmp	r5, #0
 80079ea:	d1b2      	bne.n	8007952 <_printf_i+0xce>
 80079ec:	2320      	movs	r3, #32
 80079ee:	6822      	ldr	r2, [r4, #0]
 80079f0:	439a      	bics	r2, r3
 80079f2:	6022      	str	r2, [r4, #0]
 80079f4:	e7ad      	b.n	8007952 <_printf_i+0xce>
 80079f6:	2220      	movs	r2, #32
 80079f8:	6809      	ldr	r1, [r1, #0]
 80079fa:	430a      	orrs	r2, r1
 80079fc:	6022      	str	r2, [r4, #0]
 80079fe:	0022      	movs	r2, r4
 8007a00:	2178      	movs	r1, #120	; 0x78
 8007a02:	3245      	adds	r2, #69	; 0x45
 8007a04:	7011      	strb	r1, [r2, #0]
 8007a06:	4a27      	ldr	r2, [pc, #156]	; (8007aa4 <_printf_i+0x220>)
 8007a08:	e7e1      	b.n	80079ce <_printf_i+0x14a>
 8007a0a:	0648      	lsls	r0, r1, #25
 8007a0c:	d5e6      	bpl.n	80079dc <_printf_i+0x158>
 8007a0e:	b2ad      	uxth	r5, r5
 8007a10:	e7e4      	b.n	80079dc <_printf_i+0x158>
 8007a12:	681a      	ldr	r2, [r3, #0]
 8007a14:	680d      	ldr	r5, [r1, #0]
 8007a16:	1d10      	adds	r0, r2, #4
 8007a18:	6949      	ldr	r1, [r1, #20]
 8007a1a:	6018      	str	r0, [r3, #0]
 8007a1c:	6813      	ldr	r3, [r2, #0]
 8007a1e:	062e      	lsls	r6, r5, #24
 8007a20:	d501      	bpl.n	8007a26 <_printf_i+0x1a2>
 8007a22:	6019      	str	r1, [r3, #0]
 8007a24:	e002      	b.n	8007a2c <_printf_i+0x1a8>
 8007a26:	066d      	lsls	r5, r5, #25
 8007a28:	d5fb      	bpl.n	8007a22 <_printf_i+0x19e>
 8007a2a:	8019      	strh	r1, [r3, #0]
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	9e04      	ldr	r6, [sp, #16]
 8007a30:	6123      	str	r3, [r4, #16]
 8007a32:	e7bb      	b.n	80079ac <_printf_i+0x128>
 8007a34:	681a      	ldr	r2, [r3, #0]
 8007a36:	1d11      	adds	r1, r2, #4
 8007a38:	6019      	str	r1, [r3, #0]
 8007a3a:	6816      	ldr	r6, [r2, #0]
 8007a3c:	2100      	movs	r1, #0
 8007a3e:	0030      	movs	r0, r6
 8007a40:	6862      	ldr	r2, [r4, #4]
 8007a42:	f002 fc33 	bl	800a2ac <memchr>
 8007a46:	2800      	cmp	r0, #0
 8007a48:	d001      	beq.n	8007a4e <_printf_i+0x1ca>
 8007a4a:	1b80      	subs	r0, r0, r6
 8007a4c:	6060      	str	r0, [r4, #4]
 8007a4e:	6863      	ldr	r3, [r4, #4]
 8007a50:	6123      	str	r3, [r4, #16]
 8007a52:	2300      	movs	r3, #0
 8007a54:	9a04      	ldr	r2, [sp, #16]
 8007a56:	7013      	strb	r3, [r2, #0]
 8007a58:	e7a8      	b.n	80079ac <_printf_i+0x128>
 8007a5a:	6923      	ldr	r3, [r4, #16]
 8007a5c:	0032      	movs	r2, r6
 8007a5e:	9906      	ldr	r1, [sp, #24]
 8007a60:	9805      	ldr	r0, [sp, #20]
 8007a62:	9d07      	ldr	r5, [sp, #28]
 8007a64:	47a8      	blx	r5
 8007a66:	1c43      	adds	r3, r0, #1
 8007a68:	d0aa      	beq.n	80079c0 <_printf_i+0x13c>
 8007a6a:	6823      	ldr	r3, [r4, #0]
 8007a6c:	079b      	lsls	r3, r3, #30
 8007a6e:	d415      	bmi.n	8007a9c <_printf_i+0x218>
 8007a70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a72:	68e0      	ldr	r0, [r4, #12]
 8007a74:	4298      	cmp	r0, r3
 8007a76:	daa5      	bge.n	80079c4 <_printf_i+0x140>
 8007a78:	0018      	movs	r0, r3
 8007a7a:	e7a3      	b.n	80079c4 <_printf_i+0x140>
 8007a7c:	0022      	movs	r2, r4
 8007a7e:	2301      	movs	r3, #1
 8007a80:	9906      	ldr	r1, [sp, #24]
 8007a82:	9805      	ldr	r0, [sp, #20]
 8007a84:	9e07      	ldr	r6, [sp, #28]
 8007a86:	3219      	adds	r2, #25
 8007a88:	47b0      	blx	r6
 8007a8a:	1c43      	adds	r3, r0, #1
 8007a8c:	d098      	beq.n	80079c0 <_printf_i+0x13c>
 8007a8e:	3501      	adds	r5, #1
 8007a90:	68e3      	ldr	r3, [r4, #12]
 8007a92:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007a94:	1a9b      	subs	r3, r3, r2
 8007a96:	42ab      	cmp	r3, r5
 8007a98:	dcf0      	bgt.n	8007a7c <_printf_i+0x1f8>
 8007a9a:	e7e9      	b.n	8007a70 <_printf_i+0x1ec>
 8007a9c:	2500      	movs	r5, #0
 8007a9e:	e7f7      	b.n	8007a90 <_printf_i+0x20c>
 8007aa0:	0800c688 	.word	0x0800c688
 8007aa4:	0800c699 	.word	0x0800c699

08007aa8 <_scanf_float>:
 8007aa8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007aaa:	b08b      	sub	sp, #44	; 0x2c
 8007aac:	0015      	movs	r5, r2
 8007aae:	9001      	str	r0, [sp, #4]
 8007ab0:	22ae      	movs	r2, #174	; 0xae
 8007ab2:	2000      	movs	r0, #0
 8007ab4:	9306      	str	r3, [sp, #24]
 8007ab6:	688b      	ldr	r3, [r1, #8]
 8007ab8:	000e      	movs	r6, r1
 8007aba:	1e59      	subs	r1, r3, #1
 8007abc:	0052      	lsls	r2, r2, #1
 8007abe:	9005      	str	r0, [sp, #20]
 8007ac0:	4291      	cmp	r1, r2
 8007ac2:	d905      	bls.n	8007ad0 <_scanf_float+0x28>
 8007ac4:	3b5e      	subs	r3, #94	; 0x5e
 8007ac6:	3bff      	subs	r3, #255	; 0xff
 8007ac8:	9305      	str	r3, [sp, #20]
 8007aca:	235e      	movs	r3, #94	; 0x5e
 8007acc:	33ff      	adds	r3, #255	; 0xff
 8007ace:	60b3      	str	r3, [r6, #8]
 8007ad0:	23f0      	movs	r3, #240	; 0xf0
 8007ad2:	6832      	ldr	r2, [r6, #0]
 8007ad4:	00db      	lsls	r3, r3, #3
 8007ad6:	4313      	orrs	r3, r2
 8007ad8:	6033      	str	r3, [r6, #0]
 8007ada:	0033      	movs	r3, r6
 8007adc:	2400      	movs	r4, #0
 8007ade:	331c      	adds	r3, #28
 8007ae0:	001f      	movs	r7, r3
 8007ae2:	9303      	str	r3, [sp, #12]
 8007ae4:	9402      	str	r4, [sp, #8]
 8007ae6:	9408      	str	r4, [sp, #32]
 8007ae8:	9407      	str	r4, [sp, #28]
 8007aea:	9400      	str	r4, [sp, #0]
 8007aec:	9404      	str	r4, [sp, #16]
 8007aee:	68b2      	ldr	r2, [r6, #8]
 8007af0:	2a00      	cmp	r2, #0
 8007af2:	d00a      	beq.n	8007b0a <_scanf_float+0x62>
 8007af4:	682b      	ldr	r3, [r5, #0]
 8007af6:	781b      	ldrb	r3, [r3, #0]
 8007af8:	2b4e      	cmp	r3, #78	; 0x4e
 8007afa:	d844      	bhi.n	8007b86 <_scanf_float+0xde>
 8007afc:	0018      	movs	r0, r3
 8007afe:	2b40      	cmp	r3, #64	; 0x40
 8007b00:	d82c      	bhi.n	8007b5c <_scanf_float+0xb4>
 8007b02:	382b      	subs	r0, #43	; 0x2b
 8007b04:	b2c1      	uxtb	r1, r0
 8007b06:	290e      	cmp	r1, #14
 8007b08:	d92a      	bls.n	8007b60 <_scanf_float+0xb8>
 8007b0a:	9b00      	ldr	r3, [sp, #0]
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d003      	beq.n	8007b18 <_scanf_float+0x70>
 8007b10:	6832      	ldr	r2, [r6, #0]
 8007b12:	4ba4      	ldr	r3, [pc, #656]	; (8007da4 <_scanf_float+0x2fc>)
 8007b14:	4013      	ands	r3, r2
 8007b16:	6033      	str	r3, [r6, #0]
 8007b18:	9b02      	ldr	r3, [sp, #8]
 8007b1a:	3b01      	subs	r3, #1
 8007b1c:	2b01      	cmp	r3, #1
 8007b1e:	d900      	bls.n	8007b22 <_scanf_float+0x7a>
 8007b20:	e0f9      	b.n	8007d16 <_scanf_float+0x26e>
 8007b22:	24be      	movs	r4, #190	; 0xbe
 8007b24:	0064      	lsls	r4, r4, #1
 8007b26:	9b03      	ldr	r3, [sp, #12]
 8007b28:	429f      	cmp	r7, r3
 8007b2a:	d900      	bls.n	8007b2e <_scanf_float+0x86>
 8007b2c:	e0e9      	b.n	8007d02 <_scanf_float+0x25a>
 8007b2e:	2301      	movs	r3, #1
 8007b30:	9302      	str	r3, [sp, #8]
 8007b32:	e185      	b.n	8007e40 <_scanf_float+0x398>
 8007b34:	0018      	movs	r0, r3
 8007b36:	3861      	subs	r0, #97	; 0x61
 8007b38:	280d      	cmp	r0, #13
 8007b3a:	d8e6      	bhi.n	8007b0a <_scanf_float+0x62>
 8007b3c:	f7f8 fafc 	bl	8000138 <__gnu_thumb1_case_shi>
 8007b40:	ffe50083 	.word	0xffe50083
 8007b44:	ffe5ffe5 	.word	0xffe5ffe5
 8007b48:	00a200b6 	.word	0x00a200b6
 8007b4c:	ffe5ffe5 	.word	0xffe5ffe5
 8007b50:	ffe50089 	.word	0xffe50089
 8007b54:	ffe5ffe5 	.word	0xffe5ffe5
 8007b58:	0065ffe5 	.word	0x0065ffe5
 8007b5c:	3841      	subs	r0, #65	; 0x41
 8007b5e:	e7eb      	b.n	8007b38 <_scanf_float+0x90>
 8007b60:	280e      	cmp	r0, #14
 8007b62:	d8d2      	bhi.n	8007b0a <_scanf_float+0x62>
 8007b64:	f7f8 fae8 	bl	8000138 <__gnu_thumb1_case_shi>
 8007b68:	ffd1004b 	.word	0xffd1004b
 8007b6c:	0098004b 	.word	0x0098004b
 8007b70:	0020ffd1 	.word	0x0020ffd1
 8007b74:	00400040 	.word	0x00400040
 8007b78:	00400040 	.word	0x00400040
 8007b7c:	00400040 	.word	0x00400040
 8007b80:	00400040 	.word	0x00400040
 8007b84:	0040      	.short	0x0040
 8007b86:	2b6e      	cmp	r3, #110	; 0x6e
 8007b88:	d809      	bhi.n	8007b9e <_scanf_float+0xf6>
 8007b8a:	2b60      	cmp	r3, #96	; 0x60
 8007b8c:	d8d2      	bhi.n	8007b34 <_scanf_float+0x8c>
 8007b8e:	2b54      	cmp	r3, #84	; 0x54
 8007b90:	d07d      	beq.n	8007c8e <_scanf_float+0x1e6>
 8007b92:	2b59      	cmp	r3, #89	; 0x59
 8007b94:	d1b9      	bne.n	8007b0a <_scanf_float+0x62>
 8007b96:	2c07      	cmp	r4, #7
 8007b98:	d1b7      	bne.n	8007b0a <_scanf_float+0x62>
 8007b9a:	2408      	movs	r4, #8
 8007b9c:	e02c      	b.n	8007bf8 <_scanf_float+0x150>
 8007b9e:	2b74      	cmp	r3, #116	; 0x74
 8007ba0:	d075      	beq.n	8007c8e <_scanf_float+0x1e6>
 8007ba2:	2b79      	cmp	r3, #121	; 0x79
 8007ba4:	d0f7      	beq.n	8007b96 <_scanf_float+0xee>
 8007ba6:	e7b0      	b.n	8007b0a <_scanf_float+0x62>
 8007ba8:	6831      	ldr	r1, [r6, #0]
 8007baa:	05c8      	lsls	r0, r1, #23
 8007bac:	d51c      	bpl.n	8007be8 <_scanf_float+0x140>
 8007bae:	2380      	movs	r3, #128	; 0x80
 8007bb0:	4399      	bics	r1, r3
 8007bb2:	9b00      	ldr	r3, [sp, #0]
 8007bb4:	6031      	str	r1, [r6, #0]
 8007bb6:	3301      	adds	r3, #1
 8007bb8:	9300      	str	r3, [sp, #0]
 8007bba:	9b05      	ldr	r3, [sp, #20]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d003      	beq.n	8007bc8 <_scanf_float+0x120>
 8007bc0:	3b01      	subs	r3, #1
 8007bc2:	3201      	adds	r2, #1
 8007bc4:	9305      	str	r3, [sp, #20]
 8007bc6:	60b2      	str	r2, [r6, #8]
 8007bc8:	68b3      	ldr	r3, [r6, #8]
 8007bca:	3b01      	subs	r3, #1
 8007bcc:	60b3      	str	r3, [r6, #8]
 8007bce:	6933      	ldr	r3, [r6, #16]
 8007bd0:	3301      	adds	r3, #1
 8007bd2:	6133      	str	r3, [r6, #16]
 8007bd4:	686b      	ldr	r3, [r5, #4]
 8007bd6:	3b01      	subs	r3, #1
 8007bd8:	606b      	str	r3, [r5, #4]
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	dc00      	bgt.n	8007be0 <_scanf_float+0x138>
 8007bde:	e086      	b.n	8007cee <_scanf_float+0x246>
 8007be0:	682b      	ldr	r3, [r5, #0]
 8007be2:	3301      	adds	r3, #1
 8007be4:	602b      	str	r3, [r5, #0]
 8007be6:	e782      	b.n	8007aee <_scanf_float+0x46>
 8007be8:	9a02      	ldr	r2, [sp, #8]
 8007bea:	1912      	adds	r2, r2, r4
 8007bec:	2a00      	cmp	r2, #0
 8007bee:	d18c      	bne.n	8007b0a <_scanf_float+0x62>
 8007bf0:	4a6d      	ldr	r2, [pc, #436]	; (8007da8 <_scanf_float+0x300>)
 8007bf2:	6831      	ldr	r1, [r6, #0]
 8007bf4:	400a      	ands	r2, r1
 8007bf6:	6032      	str	r2, [r6, #0]
 8007bf8:	703b      	strb	r3, [r7, #0]
 8007bfa:	3701      	adds	r7, #1
 8007bfc:	e7e4      	b.n	8007bc8 <_scanf_float+0x120>
 8007bfe:	2180      	movs	r1, #128	; 0x80
 8007c00:	6832      	ldr	r2, [r6, #0]
 8007c02:	420a      	tst	r2, r1
 8007c04:	d081      	beq.n	8007b0a <_scanf_float+0x62>
 8007c06:	438a      	bics	r2, r1
 8007c08:	e7f5      	b.n	8007bf6 <_scanf_float+0x14e>
 8007c0a:	9a02      	ldr	r2, [sp, #8]
 8007c0c:	2a00      	cmp	r2, #0
 8007c0e:	d10f      	bne.n	8007c30 <_scanf_float+0x188>
 8007c10:	9a00      	ldr	r2, [sp, #0]
 8007c12:	2a00      	cmp	r2, #0
 8007c14:	d10f      	bne.n	8007c36 <_scanf_float+0x18e>
 8007c16:	6832      	ldr	r2, [r6, #0]
 8007c18:	21e0      	movs	r1, #224	; 0xe0
 8007c1a:	0010      	movs	r0, r2
 8007c1c:	00c9      	lsls	r1, r1, #3
 8007c1e:	4008      	ands	r0, r1
 8007c20:	4288      	cmp	r0, r1
 8007c22:	d108      	bne.n	8007c36 <_scanf_float+0x18e>
 8007c24:	4961      	ldr	r1, [pc, #388]	; (8007dac <_scanf_float+0x304>)
 8007c26:	400a      	ands	r2, r1
 8007c28:	6032      	str	r2, [r6, #0]
 8007c2a:	2201      	movs	r2, #1
 8007c2c:	9202      	str	r2, [sp, #8]
 8007c2e:	e7e3      	b.n	8007bf8 <_scanf_float+0x150>
 8007c30:	9a02      	ldr	r2, [sp, #8]
 8007c32:	2a02      	cmp	r2, #2
 8007c34:	d059      	beq.n	8007cea <_scanf_float+0x242>
 8007c36:	2c01      	cmp	r4, #1
 8007c38:	d002      	beq.n	8007c40 <_scanf_float+0x198>
 8007c3a:	2c04      	cmp	r4, #4
 8007c3c:	d000      	beq.n	8007c40 <_scanf_float+0x198>
 8007c3e:	e764      	b.n	8007b0a <_scanf_float+0x62>
 8007c40:	3401      	adds	r4, #1
 8007c42:	b2e4      	uxtb	r4, r4
 8007c44:	e7d8      	b.n	8007bf8 <_scanf_float+0x150>
 8007c46:	9a02      	ldr	r2, [sp, #8]
 8007c48:	2a01      	cmp	r2, #1
 8007c4a:	d000      	beq.n	8007c4e <_scanf_float+0x1a6>
 8007c4c:	e75d      	b.n	8007b0a <_scanf_float+0x62>
 8007c4e:	2202      	movs	r2, #2
 8007c50:	e7ec      	b.n	8007c2c <_scanf_float+0x184>
 8007c52:	2c00      	cmp	r4, #0
 8007c54:	d110      	bne.n	8007c78 <_scanf_float+0x1d0>
 8007c56:	9a00      	ldr	r2, [sp, #0]
 8007c58:	2a00      	cmp	r2, #0
 8007c5a:	d000      	beq.n	8007c5e <_scanf_float+0x1b6>
 8007c5c:	e758      	b.n	8007b10 <_scanf_float+0x68>
 8007c5e:	6832      	ldr	r2, [r6, #0]
 8007c60:	21e0      	movs	r1, #224	; 0xe0
 8007c62:	0010      	movs	r0, r2
 8007c64:	00c9      	lsls	r1, r1, #3
 8007c66:	4008      	ands	r0, r1
 8007c68:	4288      	cmp	r0, r1
 8007c6a:	d000      	beq.n	8007c6e <_scanf_float+0x1c6>
 8007c6c:	e754      	b.n	8007b18 <_scanf_float+0x70>
 8007c6e:	494f      	ldr	r1, [pc, #316]	; (8007dac <_scanf_float+0x304>)
 8007c70:	3401      	adds	r4, #1
 8007c72:	400a      	ands	r2, r1
 8007c74:	6032      	str	r2, [r6, #0]
 8007c76:	e7bf      	b.n	8007bf8 <_scanf_float+0x150>
 8007c78:	21fd      	movs	r1, #253	; 0xfd
 8007c7a:	1ee2      	subs	r2, r4, #3
 8007c7c:	420a      	tst	r2, r1
 8007c7e:	d000      	beq.n	8007c82 <_scanf_float+0x1da>
 8007c80:	e743      	b.n	8007b0a <_scanf_float+0x62>
 8007c82:	e7dd      	b.n	8007c40 <_scanf_float+0x198>
 8007c84:	2c02      	cmp	r4, #2
 8007c86:	d000      	beq.n	8007c8a <_scanf_float+0x1e2>
 8007c88:	e73f      	b.n	8007b0a <_scanf_float+0x62>
 8007c8a:	2403      	movs	r4, #3
 8007c8c:	e7b4      	b.n	8007bf8 <_scanf_float+0x150>
 8007c8e:	2c06      	cmp	r4, #6
 8007c90:	d000      	beq.n	8007c94 <_scanf_float+0x1ec>
 8007c92:	e73a      	b.n	8007b0a <_scanf_float+0x62>
 8007c94:	2407      	movs	r4, #7
 8007c96:	e7af      	b.n	8007bf8 <_scanf_float+0x150>
 8007c98:	6832      	ldr	r2, [r6, #0]
 8007c9a:	0591      	lsls	r1, r2, #22
 8007c9c:	d400      	bmi.n	8007ca0 <_scanf_float+0x1f8>
 8007c9e:	e734      	b.n	8007b0a <_scanf_float+0x62>
 8007ca0:	4943      	ldr	r1, [pc, #268]	; (8007db0 <_scanf_float+0x308>)
 8007ca2:	400a      	ands	r2, r1
 8007ca4:	6032      	str	r2, [r6, #0]
 8007ca6:	9a00      	ldr	r2, [sp, #0]
 8007ca8:	9204      	str	r2, [sp, #16]
 8007caa:	e7a5      	b.n	8007bf8 <_scanf_float+0x150>
 8007cac:	21a0      	movs	r1, #160	; 0xa0
 8007cae:	2080      	movs	r0, #128	; 0x80
 8007cb0:	6832      	ldr	r2, [r6, #0]
 8007cb2:	00c9      	lsls	r1, r1, #3
 8007cb4:	4011      	ands	r1, r2
 8007cb6:	00c0      	lsls	r0, r0, #3
 8007cb8:	4281      	cmp	r1, r0
 8007cba:	d006      	beq.n	8007cca <_scanf_float+0x222>
 8007cbc:	4202      	tst	r2, r0
 8007cbe:	d100      	bne.n	8007cc2 <_scanf_float+0x21a>
 8007cc0:	e723      	b.n	8007b0a <_scanf_float+0x62>
 8007cc2:	9900      	ldr	r1, [sp, #0]
 8007cc4:	2900      	cmp	r1, #0
 8007cc6:	d100      	bne.n	8007cca <_scanf_float+0x222>
 8007cc8:	e726      	b.n	8007b18 <_scanf_float+0x70>
 8007cca:	0591      	lsls	r1, r2, #22
 8007ccc:	d404      	bmi.n	8007cd8 <_scanf_float+0x230>
 8007cce:	9900      	ldr	r1, [sp, #0]
 8007cd0:	9804      	ldr	r0, [sp, #16]
 8007cd2:	9708      	str	r7, [sp, #32]
 8007cd4:	1a09      	subs	r1, r1, r0
 8007cd6:	9107      	str	r1, [sp, #28]
 8007cd8:	4934      	ldr	r1, [pc, #208]	; (8007dac <_scanf_float+0x304>)
 8007cda:	400a      	ands	r2, r1
 8007cdc:	21c0      	movs	r1, #192	; 0xc0
 8007cde:	0049      	lsls	r1, r1, #1
 8007ce0:	430a      	orrs	r2, r1
 8007ce2:	6032      	str	r2, [r6, #0]
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	9200      	str	r2, [sp, #0]
 8007ce8:	e786      	b.n	8007bf8 <_scanf_float+0x150>
 8007cea:	2203      	movs	r2, #3
 8007cec:	e79e      	b.n	8007c2c <_scanf_float+0x184>
 8007cee:	23c0      	movs	r3, #192	; 0xc0
 8007cf0:	005b      	lsls	r3, r3, #1
 8007cf2:	0029      	movs	r1, r5
 8007cf4:	58f3      	ldr	r3, [r6, r3]
 8007cf6:	9801      	ldr	r0, [sp, #4]
 8007cf8:	4798      	blx	r3
 8007cfa:	2800      	cmp	r0, #0
 8007cfc:	d100      	bne.n	8007d00 <_scanf_float+0x258>
 8007cfe:	e6f6      	b.n	8007aee <_scanf_float+0x46>
 8007d00:	e703      	b.n	8007b0a <_scanf_float+0x62>
 8007d02:	3f01      	subs	r7, #1
 8007d04:	5933      	ldr	r3, [r6, r4]
 8007d06:	002a      	movs	r2, r5
 8007d08:	7839      	ldrb	r1, [r7, #0]
 8007d0a:	9801      	ldr	r0, [sp, #4]
 8007d0c:	4798      	blx	r3
 8007d0e:	6933      	ldr	r3, [r6, #16]
 8007d10:	3b01      	subs	r3, #1
 8007d12:	6133      	str	r3, [r6, #16]
 8007d14:	e707      	b.n	8007b26 <_scanf_float+0x7e>
 8007d16:	1e63      	subs	r3, r4, #1
 8007d18:	2b06      	cmp	r3, #6
 8007d1a:	d80e      	bhi.n	8007d3a <_scanf_float+0x292>
 8007d1c:	9702      	str	r7, [sp, #8]
 8007d1e:	2c02      	cmp	r4, #2
 8007d20:	d920      	bls.n	8007d64 <_scanf_float+0x2bc>
 8007d22:	1be3      	subs	r3, r4, r7
 8007d24:	b2db      	uxtb	r3, r3
 8007d26:	9305      	str	r3, [sp, #20]
 8007d28:	9b02      	ldr	r3, [sp, #8]
 8007d2a:	9a05      	ldr	r2, [sp, #20]
 8007d2c:	189b      	adds	r3, r3, r2
 8007d2e:	b2db      	uxtb	r3, r3
 8007d30:	2b03      	cmp	r3, #3
 8007d32:	d827      	bhi.n	8007d84 <_scanf_float+0x2dc>
 8007d34:	3c03      	subs	r4, #3
 8007d36:	b2e4      	uxtb	r4, r4
 8007d38:	1b3f      	subs	r7, r7, r4
 8007d3a:	6833      	ldr	r3, [r6, #0]
 8007d3c:	05da      	lsls	r2, r3, #23
 8007d3e:	d554      	bpl.n	8007dea <_scanf_float+0x342>
 8007d40:	055b      	lsls	r3, r3, #21
 8007d42:	d537      	bpl.n	8007db4 <_scanf_float+0x30c>
 8007d44:	24be      	movs	r4, #190	; 0xbe
 8007d46:	0064      	lsls	r4, r4, #1
 8007d48:	9b03      	ldr	r3, [sp, #12]
 8007d4a:	429f      	cmp	r7, r3
 8007d4c:	d800      	bhi.n	8007d50 <_scanf_float+0x2a8>
 8007d4e:	e6ee      	b.n	8007b2e <_scanf_float+0x86>
 8007d50:	3f01      	subs	r7, #1
 8007d52:	5933      	ldr	r3, [r6, r4]
 8007d54:	002a      	movs	r2, r5
 8007d56:	7839      	ldrb	r1, [r7, #0]
 8007d58:	9801      	ldr	r0, [sp, #4]
 8007d5a:	4798      	blx	r3
 8007d5c:	6933      	ldr	r3, [r6, #16]
 8007d5e:	3b01      	subs	r3, #1
 8007d60:	6133      	str	r3, [r6, #16]
 8007d62:	e7f1      	b.n	8007d48 <_scanf_float+0x2a0>
 8007d64:	24be      	movs	r4, #190	; 0xbe
 8007d66:	0064      	lsls	r4, r4, #1
 8007d68:	9b03      	ldr	r3, [sp, #12]
 8007d6a:	429f      	cmp	r7, r3
 8007d6c:	d800      	bhi.n	8007d70 <_scanf_float+0x2c8>
 8007d6e:	e6de      	b.n	8007b2e <_scanf_float+0x86>
 8007d70:	3f01      	subs	r7, #1
 8007d72:	5933      	ldr	r3, [r6, r4]
 8007d74:	002a      	movs	r2, r5
 8007d76:	7839      	ldrb	r1, [r7, #0]
 8007d78:	9801      	ldr	r0, [sp, #4]
 8007d7a:	4798      	blx	r3
 8007d7c:	6933      	ldr	r3, [r6, #16]
 8007d7e:	3b01      	subs	r3, #1
 8007d80:	6133      	str	r3, [r6, #16]
 8007d82:	e7f1      	b.n	8007d68 <_scanf_float+0x2c0>
 8007d84:	9b02      	ldr	r3, [sp, #8]
 8007d86:	002a      	movs	r2, r5
 8007d88:	3b01      	subs	r3, #1
 8007d8a:	7819      	ldrb	r1, [r3, #0]
 8007d8c:	9302      	str	r3, [sp, #8]
 8007d8e:	23be      	movs	r3, #190	; 0xbe
 8007d90:	005b      	lsls	r3, r3, #1
 8007d92:	58f3      	ldr	r3, [r6, r3]
 8007d94:	9801      	ldr	r0, [sp, #4]
 8007d96:	9309      	str	r3, [sp, #36]	; 0x24
 8007d98:	4798      	blx	r3
 8007d9a:	6933      	ldr	r3, [r6, #16]
 8007d9c:	3b01      	subs	r3, #1
 8007d9e:	6133      	str	r3, [r6, #16]
 8007da0:	e7c2      	b.n	8007d28 <_scanf_float+0x280>
 8007da2:	46c0      	nop			; (mov r8, r8)
 8007da4:	fffffeff 	.word	0xfffffeff
 8007da8:	fffffe7f 	.word	0xfffffe7f
 8007dac:	fffff87f 	.word	0xfffff87f
 8007db0:	fffffd7f 	.word	0xfffffd7f
 8007db4:	6933      	ldr	r3, [r6, #16]
 8007db6:	1e7c      	subs	r4, r7, #1
 8007db8:	7821      	ldrb	r1, [r4, #0]
 8007dba:	3b01      	subs	r3, #1
 8007dbc:	6133      	str	r3, [r6, #16]
 8007dbe:	2965      	cmp	r1, #101	; 0x65
 8007dc0:	d00c      	beq.n	8007ddc <_scanf_float+0x334>
 8007dc2:	2945      	cmp	r1, #69	; 0x45
 8007dc4:	d00a      	beq.n	8007ddc <_scanf_float+0x334>
 8007dc6:	23be      	movs	r3, #190	; 0xbe
 8007dc8:	005b      	lsls	r3, r3, #1
 8007dca:	58f3      	ldr	r3, [r6, r3]
 8007dcc:	002a      	movs	r2, r5
 8007dce:	9801      	ldr	r0, [sp, #4]
 8007dd0:	4798      	blx	r3
 8007dd2:	6933      	ldr	r3, [r6, #16]
 8007dd4:	1ebc      	subs	r4, r7, #2
 8007dd6:	3b01      	subs	r3, #1
 8007dd8:	7821      	ldrb	r1, [r4, #0]
 8007dda:	6133      	str	r3, [r6, #16]
 8007ddc:	23be      	movs	r3, #190	; 0xbe
 8007dde:	005b      	lsls	r3, r3, #1
 8007de0:	002a      	movs	r2, r5
 8007de2:	58f3      	ldr	r3, [r6, r3]
 8007de4:	9801      	ldr	r0, [sp, #4]
 8007de6:	4798      	blx	r3
 8007de8:	0027      	movs	r7, r4
 8007dea:	6832      	ldr	r2, [r6, #0]
 8007dec:	2310      	movs	r3, #16
 8007dee:	0011      	movs	r1, r2
 8007df0:	4019      	ands	r1, r3
 8007df2:	9102      	str	r1, [sp, #8]
 8007df4:	421a      	tst	r2, r3
 8007df6:	d158      	bne.n	8007eaa <_scanf_float+0x402>
 8007df8:	23c0      	movs	r3, #192	; 0xc0
 8007dfa:	7039      	strb	r1, [r7, #0]
 8007dfc:	6832      	ldr	r2, [r6, #0]
 8007dfe:	00db      	lsls	r3, r3, #3
 8007e00:	4013      	ands	r3, r2
 8007e02:	2280      	movs	r2, #128	; 0x80
 8007e04:	00d2      	lsls	r2, r2, #3
 8007e06:	4293      	cmp	r3, r2
 8007e08:	d11d      	bne.n	8007e46 <_scanf_float+0x39e>
 8007e0a:	9b04      	ldr	r3, [sp, #16]
 8007e0c:	9a00      	ldr	r2, [sp, #0]
 8007e0e:	9900      	ldr	r1, [sp, #0]
 8007e10:	1a9a      	subs	r2, r3, r2
 8007e12:	428b      	cmp	r3, r1
 8007e14:	d124      	bne.n	8007e60 <_scanf_float+0x3b8>
 8007e16:	2200      	movs	r2, #0
 8007e18:	9903      	ldr	r1, [sp, #12]
 8007e1a:	9801      	ldr	r0, [sp, #4]
 8007e1c:	f000 ff42 	bl	8008ca4 <_strtod_r>
 8007e20:	9b06      	ldr	r3, [sp, #24]
 8007e22:	000d      	movs	r5, r1
 8007e24:	6831      	ldr	r1, [r6, #0]
 8007e26:	0004      	movs	r4, r0
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	078a      	lsls	r2, r1, #30
 8007e2c:	d525      	bpl.n	8007e7a <_scanf_float+0x3d2>
 8007e2e:	1d1a      	adds	r2, r3, #4
 8007e30:	9906      	ldr	r1, [sp, #24]
 8007e32:	600a      	str	r2, [r1, #0]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	601c      	str	r4, [r3, #0]
 8007e38:	605d      	str	r5, [r3, #4]
 8007e3a:	68f3      	ldr	r3, [r6, #12]
 8007e3c:	3301      	adds	r3, #1
 8007e3e:	60f3      	str	r3, [r6, #12]
 8007e40:	9802      	ldr	r0, [sp, #8]
 8007e42:	b00b      	add	sp, #44	; 0x2c
 8007e44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e46:	9b07      	ldr	r3, [sp, #28]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d0e4      	beq.n	8007e16 <_scanf_float+0x36e>
 8007e4c:	9b08      	ldr	r3, [sp, #32]
 8007e4e:	9a02      	ldr	r2, [sp, #8]
 8007e50:	1c59      	adds	r1, r3, #1
 8007e52:	9801      	ldr	r0, [sp, #4]
 8007e54:	230a      	movs	r3, #10
 8007e56:	f000 ffbb 	bl	8008dd0 <_strtol_r>
 8007e5a:	9b07      	ldr	r3, [sp, #28]
 8007e5c:	9f08      	ldr	r7, [sp, #32]
 8007e5e:	1ac2      	subs	r2, r0, r3
 8007e60:	0033      	movs	r3, r6
 8007e62:	3370      	adds	r3, #112	; 0x70
 8007e64:	33ff      	adds	r3, #255	; 0xff
 8007e66:	429f      	cmp	r7, r3
 8007e68:	d302      	bcc.n	8007e70 <_scanf_float+0x3c8>
 8007e6a:	0037      	movs	r7, r6
 8007e6c:	376f      	adds	r7, #111	; 0x6f
 8007e6e:	37ff      	adds	r7, #255	; 0xff
 8007e70:	0038      	movs	r0, r7
 8007e72:	490f      	ldr	r1, [pc, #60]	; (8007eb0 <_scanf_float+0x408>)
 8007e74:	f000 f836 	bl	8007ee4 <siprintf>
 8007e78:	e7cd      	b.n	8007e16 <_scanf_float+0x36e>
 8007e7a:	1d1a      	adds	r2, r3, #4
 8007e7c:	0749      	lsls	r1, r1, #29
 8007e7e:	d4d7      	bmi.n	8007e30 <_scanf_float+0x388>
 8007e80:	9906      	ldr	r1, [sp, #24]
 8007e82:	0020      	movs	r0, r4
 8007e84:	600a      	str	r2, [r1, #0]
 8007e86:	681f      	ldr	r7, [r3, #0]
 8007e88:	0022      	movs	r2, r4
 8007e8a:	002b      	movs	r3, r5
 8007e8c:	0029      	movs	r1, r5
 8007e8e:	f7fa fe79 	bl	8002b84 <__aeabi_dcmpun>
 8007e92:	2800      	cmp	r0, #0
 8007e94:	d004      	beq.n	8007ea0 <_scanf_float+0x3f8>
 8007e96:	4807      	ldr	r0, [pc, #28]	; (8007eb4 <_scanf_float+0x40c>)
 8007e98:	f000 f820 	bl	8007edc <nanf>
 8007e9c:	6038      	str	r0, [r7, #0]
 8007e9e:	e7cc      	b.n	8007e3a <_scanf_float+0x392>
 8007ea0:	0020      	movs	r0, r4
 8007ea2:	0029      	movs	r1, r5
 8007ea4:	f7fa ff60 	bl	8002d68 <__aeabi_d2f>
 8007ea8:	e7f8      	b.n	8007e9c <_scanf_float+0x3f4>
 8007eaa:	2300      	movs	r3, #0
 8007eac:	e640      	b.n	8007b30 <_scanf_float+0x88>
 8007eae:	46c0      	nop			; (mov r8, r8)
 8007eb0:	0800c6aa 	.word	0x0800c6aa
 8007eb4:	0800cacb 	.word	0x0800cacb

08007eb8 <_sbrk_r>:
 8007eb8:	2300      	movs	r3, #0
 8007eba:	b570      	push	{r4, r5, r6, lr}
 8007ebc:	4d06      	ldr	r5, [pc, #24]	; (8007ed8 <_sbrk_r+0x20>)
 8007ebe:	0004      	movs	r4, r0
 8007ec0:	0008      	movs	r0, r1
 8007ec2:	602b      	str	r3, [r5, #0]
 8007ec4:	f7fc f95e 	bl	8004184 <_sbrk>
 8007ec8:	1c43      	adds	r3, r0, #1
 8007eca:	d103      	bne.n	8007ed4 <_sbrk_r+0x1c>
 8007ecc:	682b      	ldr	r3, [r5, #0]
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d000      	beq.n	8007ed4 <_sbrk_r+0x1c>
 8007ed2:	6023      	str	r3, [r4, #0]
 8007ed4:	bd70      	pop	{r4, r5, r6, pc}
 8007ed6:	46c0      	nop			; (mov r8, r8)
 8007ed8:	200009e0 	.word	0x200009e0

08007edc <nanf>:
 8007edc:	4800      	ldr	r0, [pc, #0]	; (8007ee0 <nanf+0x4>)
 8007ede:	4770      	bx	lr
 8007ee0:	7fc00000 	.word	0x7fc00000

08007ee4 <siprintf>:
 8007ee4:	b40e      	push	{r1, r2, r3}
 8007ee6:	b500      	push	{lr}
 8007ee8:	490b      	ldr	r1, [pc, #44]	; (8007f18 <siprintf+0x34>)
 8007eea:	b09c      	sub	sp, #112	; 0x70
 8007eec:	ab1d      	add	r3, sp, #116	; 0x74
 8007eee:	9002      	str	r0, [sp, #8]
 8007ef0:	9006      	str	r0, [sp, #24]
 8007ef2:	9107      	str	r1, [sp, #28]
 8007ef4:	9104      	str	r1, [sp, #16]
 8007ef6:	4809      	ldr	r0, [pc, #36]	; (8007f1c <siprintf+0x38>)
 8007ef8:	4909      	ldr	r1, [pc, #36]	; (8007f20 <siprintf+0x3c>)
 8007efa:	cb04      	ldmia	r3!, {r2}
 8007efc:	9105      	str	r1, [sp, #20]
 8007efe:	6800      	ldr	r0, [r0, #0]
 8007f00:	a902      	add	r1, sp, #8
 8007f02:	9301      	str	r3, [sp, #4]
 8007f04:	f002 ff4e 	bl	800ada4 <_svfiprintf_r>
 8007f08:	2300      	movs	r3, #0
 8007f0a:	9a02      	ldr	r2, [sp, #8]
 8007f0c:	7013      	strb	r3, [r2, #0]
 8007f0e:	b01c      	add	sp, #112	; 0x70
 8007f10:	bc08      	pop	{r3}
 8007f12:	b003      	add	sp, #12
 8007f14:	4718      	bx	r3
 8007f16:	46c0      	nop			; (mov r8, r8)
 8007f18:	7fffffff 	.word	0x7fffffff
 8007f1c:	20000054 	.word	0x20000054
 8007f20:	ffff0208 	.word	0xffff0208

08007f24 <siscanf>:
 8007f24:	b40e      	push	{r1, r2, r3}
 8007f26:	b530      	push	{r4, r5, lr}
 8007f28:	2381      	movs	r3, #129	; 0x81
 8007f2a:	b09c      	sub	sp, #112	; 0x70
 8007f2c:	466a      	mov	r2, sp
 8007f2e:	ac1f      	add	r4, sp, #124	; 0x7c
 8007f30:	009b      	lsls	r3, r3, #2
 8007f32:	cc20      	ldmia	r4!, {r5}
 8007f34:	8293      	strh	r3, [r2, #20]
 8007f36:	9002      	str	r0, [sp, #8]
 8007f38:	9006      	str	r0, [sp, #24]
 8007f3a:	f7f8 f8eb 	bl	8000114 <strlen>
 8007f3e:	4b0b      	ldr	r3, [pc, #44]	; (8007f6c <siscanf+0x48>)
 8007f40:	466a      	mov	r2, sp
 8007f42:	930b      	str	r3, [sp, #44]	; 0x2c
 8007f44:	2300      	movs	r3, #0
 8007f46:	9003      	str	r0, [sp, #12]
 8007f48:	9007      	str	r0, [sp, #28]
 8007f4a:	4809      	ldr	r0, [pc, #36]	; (8007f70 <siscanf+0x4c>)
 8007f4c:	930f      	str	r3, [sp, #60]	; 0x3c
 8007f4e:	9314      	str	r3, [sp, #80]	; 0x50
 8007f50:	3b01      	subs	r3, #1
 8007f52:	82d3      	strh	r3, [r2, #22]
 8007f54:	a902      	add	r1, sp, #8
 8007f56:	0023      	movs	r3, r4
 8007f58:	002a      	movs	r2, r5
 8007f5a:	6800      	ldr	r0, [r0, #0]
 8007f5c:	9401      	str	r4, [sp, #4]
 8007f5e:	f003 f87d 	bl	800b05c <__ssvfiscanf_r>
 8007f62:	b01c      	add	sp, #112	; 0x70
 8007f64:	bc30      	pop	{r4, r5}
 8007f66:	bc08      	pop	{r3}
 8007f68:	b003      	add	sp, #12
 8007f6a:	4718      	bx	r3
 8007f6c:	08007f9d 	.word	0x08007f9d
 8007f70:	20000054 	.word	0x20000054

08007f74 <__sread>:
 8007f74:	b570      	push	{r4, r5, r6, lr}
 8007f76:	000c      	movs	r4, r1
 8007f78:	250e      	movs	r5, #14
 8007f7a:	5f49      	ldrsh	r1, [r1, r5]
 8007f7c:	f003 fb4e 	bl	800b61c <_read_r>
 8007f80:	2800      	cmp	r0, #0
 8007f82:	db03      	blt.n	8007f8c <__sread+0x18>
 8007f84:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007f86:	181b      	adds	r3, r3, r0
 8007f88:	6563      	str	r3, [r4, #84]	; 0x54
 8007f8a:	bd70      	pop	{r4, r5, r6, pc}
 8007f8c:	89a3      	ldrh	r3, [r4, #12]
 8007f8e:	4a02      	ldr	r2, [pc, #8]	; (8007f98 <__sread+0x24>)
 8007f90:	4013      	ands	r3, r2
 8007f92:	81a3      	strh	r3, [r4, #12]
 8007f94:	e7f9      	b.n	8007f8a <__sread+0x16>
 8007f96:	46c0      	nop			; (mov r8, r8)
 8007f98:	ffffefff 	.word	0xffffefff

08007f9c <__seofread>:
 8007f9c:	2000      	movs	r0, #0
 8007f9e:	4770      	bx	lr

08007fa0 <__swrite>:
 8007fa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fa2:	001f      	movs	r7, r3
 8007fa4:	898b      	ldrh	r3, [r1, #12]
 8007fa6:	0005      	movs	r5, r0
 8007fa8:	000c      	movs	r4, r1
 8007faa:	0016      	movs	r6, r2
 8007fac:	05db      	lsls	r3, r3, #23
 8007fae:	d505      	bpl.n	8007fbc <__swrite+0x1c>
 8007fb0:	230e      	movs	r3, #14
 8007fb2:	5ec9      	ldrsh	r1, [r1, r3]
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	2302      	movs	r3, #2
 8007fb8:	f002 f952 	bl	800a260 <_lseek_r>
 8007fbc:	89a3      	ldrh	r3, [r4, #12]
 8007fbe:	4a05      	ldr	r2, [pc, #20]	; (8007fd4 <__swrite+0x34>)
 8007fc0:	0028      	movs	r0, r5
 8007fc2:	4013      	ands	r3, r2
 8007fc4:	81a3      	strh	r3, [r4, #12]
 8007fc6:	0032      	movs	r2, r6
 8007fc8:	230e      	movs	r3, #14
 8007fca:	5ee1      	ldrsh	r1, [r4, r3]
 8007fcc:	003b      	movs	r3, r7
 8007fce:	f000 ff03 	bl	8008dd8 <_write_r>
 8007fd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007fd4:	ffffefff 	.word	0xffffefff

08007fd8 <__sseek>:
 8007fd8:	b570      	push	{r4, r5, r6, lr}
 8007fda:	000c      	movs	r4, r1
 8007fdc:	250e      	movs	r5, #14
 8007fde:	5f49      	ldrsh	r1, [r1, r5]
 8007fe0:	f002 f93e 	bl	800a260 <_lseek_r>
 8007fe4:	89a3      	ldrh	r3, [r4, #12]
 8007fe6:	1c42      	adds	r2, r0, #1
 8007fe8:	d103      	bne.n	8007ff2 <__sseek+0x1a>
 8007fea:	4a05      	ldr	r2, [pc, #20]	; (8008000 <__sseek+0x28>)
 8007fec:	4013      	ands	r3, r2
 8007fee:	81a3      	strh	r3, [r4, #12]
 8007ff0:	bd70      	pop	{r4, r5, r6, pc}
 8007ff2:	2280      	movs	r2, #128	; 0x80
 8007ff4:	0152      	lsls	r2, r2, #5
 8007ff6:	4313      	orrs	r3, r2
 8007ff8:	81a3      	strh	r3, [r4, #12]
 8007ffa:	6560      	str	r0, [r4, #84]	; 0x54
 8007ffc:	e7f8      	b.n	8007ff0 <__sseek+0x18>
 8007ffe:	46c0      	nop			; (mov r8, r8)
 8008000:	ffffefff 	.word	0xffffefff

08008004 <__sclose>:
 8008004:	b510      	push	{r4, lr}
 8008006:	230e      	movs	r3, #14
 8008008:	5ec9      	ldrsh	r1, [r1, r3]
 800800a:	f000 fef9 	bl	8008e00 <_close_r>
 800800e:	bd10      	pop	{r4, pc}

08008010 <strcpy>:
 8008010:	0003      	movs	r3, r0
 8008012:	780a      	ldrb	r2, [r1, #0]
 8008014:	3101      	adds	r1, #1
 8008016:	701a      	strb	r2, [r3, #0]
 8008018:	3301      	adds	r3, #1
 800801a:	2a00      	cmp	r2, #0
 800801c:	d1f9      	bne.n	8008012 <strcpy+0x2>
 800801e:	4770      	bx	lr

08008020 <strstr>:
 8008020:	780a      	ldrb	r2, [r1, #0]
 8008022:	b530      	push	{r4, r5, lr}
 8008024:	2a00      	cmp	r2, #0
 8008026:	d10c      	bne.n	8008042 <strstr+0x22>
 8008028:	bd30      	pop	{r4, r5, pc}
 800802a:	429a      	cmp	r2, r3
 800802c:	d108      	bne.n	8008040 <strstr+0x20>
 800802e:	2301      	movs	r3, #1
 8008030:	5ccc      	ldrb	r4, [r1, r3]
 8008032:	2c00      	cmp	r4, #0
 8008034:	d0f8      	beq.n	8008028 <strstr+0x8>
 8008036:	5cc5      	ldrb	r5, [r0, r3]
 8008038:	42a5      	cmp	r5, r4
 800803a:	d101      	bne.n	8008040 <strstr+0x20>
 800803c:	3301      	adds	r3, #1
 800803e:	e7f7      	b.n	8008030 <strstr+0x10>
 8008040:	3001      	adds	r0, #1
 8008042:	7803      	ldrb	r3, [r0, #0]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d1f0      	bne.n	800802a <strstr+0xa>
 8008048:	0018      	movs	r0, r3
 800804a:	e7ed      	b.n	8008028 <strstr+0x8>

0800804c <sulp>:
 800804c:	b570      	push	{r4, r5, r6, lr}
 800804e:	0016      	movs	r6, r2
 8008050:	000d      	movs	r5, r1
 8008052:	f002 fcd3 	bl	800a9fc <__ulp>
 8008056:	2e00      	cmp	r6, #0
 8008058:	d00d      	beq.n	8008076 <sulp+0x2a>
 800805a:	236b      	movs	r3, #107	; 0x6b
 800805c:	006a      	lsls	r2, r5, #1
 800805e:	0d52      	lsrs	r2, r2, #21
 8008060:	1a9b      	subs	r3, r3, r2
 8008062:	2b00      	cmp	r3, #0
 8008064:	dd07      	ble.n	8008076 <sulp+0x2a>
 8008066:	2400      	movs	r4, #0
 8008068:	4a03      	ldr	r2, [pc, #12]	; (8008078 <sulp+0x2c>)
 800806a:	051b      	lsls	r3, r3, #20
 800806c:	189d      	adds	r5, r3, r2
 800806e:	002b      	movs	r3, r5
 8008070:	0022      	movs	r2, r4
 8008072:	f7f9 ff89 	bl	8001f88 <__aeabi_dmul>
 8008076:	bd70      	pop	{r4, r5, r6, pc}
 8008078:	3ff00000 	.word	0x3ff00000

0800807c <_strtod_l>:
 800807c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800807e:	001d      	movs	r5, r3
 8008080:	2300      	movs	r3, #0
 8008082:	b0a5      	sub	sp, #148	; 0x94
 8008084:	9320      	str	r3, [sp, #128]	; 0x80
 8008086:	4bac      	ldr	r3, [pc, #688]	; (8008338 <_strtod_l+0x2bc>)
 8008088:	9005      	str	r0, [sp, #20]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	9108      	str	r1, [sp, #32]
 800808e:	0018      	movs	r0, r3
 8008090:	9307      	str	r3, [sp, #28]
 8008092:	921b      	str	r2, [sp, #108]	; 0x6c
 8008094:	f7f8 f83e 	bl	8000114 <strlen>
 8008098:	2600      	movs	r6, #0
 800809a:	0004      	movs	r4, r0
 800809c:	2700      	movs	r7, #0
 800809e:	9b08      	ldr	r3, [sp, #32]
 80080a0:	931f      	str	r3, [sp, #124]	; 0x7c
 80080a2:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80080a4:	7813      	ldrb	r3, [r2, #0]
 80080a6:	2b2b      	cmp	r3, #43	; 0x2b
 80080a8:	d058      	beq.n	800815c <_strtod_l+0xe0>
 80080aa:	d844      	bhi.n	8008136 <_strtod_l+0xba>
 80080ac:	2b0d      	cmp	r3, #13
 80080ae:	d83d      	bhi.n	800812c <_strtod_l+0xb0>
 80080b0:	2b08      	cmp	r3, #8
 80080b2:	d83d      	bhi.n	8008130 <_strtod_l+0xb4>
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d047      	beq.n	8008148 <_strtod_l+0xcc>
 80080b8:	2300      	movs	r3, #0
 80080ba:	930e      	str	r3, [sp, #56]	; 0x38
 80080bc:	2200      	movs	r2, #0
 80080be:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80080c0:	920a      	str	r2, [sp, #40]	; 0x28
 80080c2:	9306      	str	r3, [sp, #24]
 80080c4:	781b      	ldrb	r3, [r3, #0]
 80080c6:	2b30      	cmp	r3, #48	; 0x30
 80080c8:	d000      	beq.n	80080cc <_strtod_l+0x50>
 80080ca:	e07f      	b.n	80081cc <_strtod_l+0x150>
 80080cc:	9b06      	ldr	r3, [sp, #24]
 80080ce:	3220      	adds	r2, #32
 80080d0:	785b      	ldrb	r3, [r3, #1]
 80080d2:	4393      	bics	r3, r2
 80080d4:	2b58      	cmp	r3, #88	; 0x58
 80080d6:	d000      	beq.n	80080da <_strtod_l+0x5e>
 80080d8:	e06e      	b.n	80081b8 <_strtod_l+0x13c>
 80080da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80080dc:	9502      	str	r5, [sp, #8]
 80080de:	9301      	str	r3, [sp, #4]
 80080e0:	ab20      	add	r3, sp, #128	; 0x80
 80080e2:	9300      	str	r3, [sp, #0]
 80080e4:	4a95      	ldr	r2, [pc, #596]	; (800833c <_strtod_l+0x2c0>)
 80080e6:	ab21      	add	r3, sp, #132	; 0x84
 80080e8:	9805      	ldr	r0, [sp, #20]
 80080ea:	a91f      	add	r1, sp, #124	; 0x7c
 80080ec:	f001 fdaa 	bl	8009c44 <__gethex>
 80080f0:	2307      	movs	r3, #7
 80080f2:	0005      	movs	r5, r0
 80080f4:	0004      	movs	r4, r0
 80080f6:	401d      	ands	r5, r3
 80080f8:	4218      	tst	r0, r3
 80080fa:	d006      	beq.n	800810a <_strtod_l+0x8e>
 80080fc:	2d06      	cmp	r5, #6
 80080fe:	d12f      	bne.n	8008160 <_strtod_l+0xe4>
 8008100:	9b06      	ldr	r3, [sp, #24]
 8008102:	3301      	adds	r3, #1
 8008104:	931f      	str	r3, [sp, #124]	; 0x7c
 8008106:	2300      	movs	r3, #0
 8008108:	930e      	str	r3, [sp, #56]	; 0x38
 800810a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800810c:	2b00      	cmp	r3, #0
 800810e:	d002      	beq.n	8008116 <_strtod_l+0x9a>
 8008110:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008112:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8008114:	601a      	str	r2, [r3, #0]
 8008116:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008118:	2b00      	cmp	r3, #0
 800811a:	d01c      	beq.n	8008156 <_strtod_l+0xda>
 800811c:	2380      	movs	r3, #128	; 0x80
 800811e:	0032      	movs	r2, r6
 8008120:	061b      	lsls	r3, r3, #24
 8008122:	18fb      	adds	r3, r7, r3
 8008124:	0010      	movs	r0, r2
 8008126:	0019      	movs	r1, r3
 8008128:	b025      	add	sp, #148	; 0x94
 800812a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800812c:	2b20      	cmp	r3, #32
 800812e:	d1c3      	bne.n	80080b8 <_strtod_l+0x3c>
 8008130:	3201      	adds	r2, #1
 8008132:	921f      	str	r2, [sp, #124]	; 0x7c
 8008134:	e7b5      	b.n	80080a2 <_strtod_l+0x26>
 8008136:	2b2d      	cmp	r3, #45	; 0x2d
 8008138:	d1be      	bne.n	80080b8 <_strtod_l+0x3c>
 800813a:	3b2c      	subs	r3, #44	; 0x2c
 800813c:	930e      	str	r3, [sp, #56]	; 0x38
 800813e:	1c53      	adds	r3, r2, #1
 8008140:	931f      	str	r3, [sp, #124]	; 0x7c
 8008142:	7853      	ldrb	r3, [r2, #1]
 8008144:	2b00      	cmp	r3, #0
 8008146:	d1b9      	bne.n	80080bc <_strtod_l+0x40>
 8008148:	9b08      	ldr	r3, [sp, #32]
 800814a:	931f      	str	r3, [sp, #124]	; 0x7c
 800814c:	2300      	movs	r3, #0
 800814e:	930e      	str	r3, [sp, #56]	; 0x38
 8008150:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008152:	2b00      	cmp	r3, #0
 8008154:	d1dc      	bne.n	8008110 <_strtod_l+0x94>
 8008156:	0032      	movs	r2, r6
 8008158:	003b      	movs	r3, r7
 800815a:	e7e3      	b.n	8008124 <_strtod_l+0xa8>
 800815c:	2300      	movs	r3, #0
 800815e:	e7ed      	b.n	800813c <_strtod_l+0xc0>
 8008160:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008162:	2a00      	cmp	r2, #0
 8008164:	d007      	beq.n	8008176 <_strtod_l+0xfa>
 8008166:	2135      	movs	r1, #53	; 0x35
 8008168:	a822      	add	r0, sp, #136	; 0x88
 800816a:	f002 fd48 	bl	800abfe <__copybits>
 800816e:	9920      	ldr	r1, [sp, #128]	; 0x80
 8008170:	9805      	ldr	r0, [sp, #20]
 8008172:	f002 f903 	bl	800a37c <_Bfree>
 8008176:	1e68      	subs	r0, r5, #1
 8008178:	2804      	cmp	r0, #4
 800817a:	d806      	bhi.n	800818a <_strtod_l+0x10e>
 800817c:	f7f7 ffd2 	bl	8000124 <__gnu_thumb1_case_uqi>
 8008180:	1816030b 	.word	0x1816030b
 8008184:	0b          	.byte	0x0b
 8008185:	00          	.byte	0x00
 8008186:	9e22      	ldr	r6, [sp, #136]	; 0x88
 8008188:	9f23      	ldr	r7, [sp, #140]	; 0x8c
 800818a:	0723      	lsls	r3, r4, #28
 800818c:	d5bd      	bpl.n	800810a <_strtod_l+0x8e>
 800818e:	2380      	movs	r3, #128	; 0x80
 8008190:	061b      	lsls	r3, r3, #24
 8008192:	431f      	orrs	r7, r3
 8008194:	e7b9      	b.n	800810a <_strtod_l+0x8e>
 8008196:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008198:	4a69      	ldr	r2, [pc, #420]	; (8008340 <_strtod_l+0x2c4>)
 800819a:	496a      	ldr	r1, [pc, #424]	; (8008344 <_strtod_l+0x2c8>)
 800819c:	401a      	ands	r2, r3
 800819e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80081a0:	9e22      	ldr	r6, [sp, #136]	; 0x88
 80081a2:	185b      	adds	r3, r3, r1
 80081a4:	051b      	lsls	r3, r3, #20
 80081a6:	431a      	orrs	r2, r3
 80081a8:	0017      	movs	r7, r2
 80081aa:	e7ee      	b.n	800818a <_strtod_l+0x10e>
 80081ac:	4f66      	ldr	r7, [pc, #408]	; (8008348 <_strtod_l+0x2cc>)
 80081ae:	e7ec      	b.n	800818a <_strtod_l+0x10e>
 80081b0:	2601      	movs	r6, #1
 80081b2:	4f66      	ldr	r7, [pc, #408]	; (800834c <_strtod_l+0x2d0>)
 80081b4:	4276      	negs	r6, r6
 80081b6:	e7e8      	b.n	800818a <_strtod_l+0x10e>
 80081b8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80081ba:	1c5a      	adds	r2, r3, #1
 80081bc:	921f      	str	r2, [sp, #124]	; 0x7c
 80081be:	785b      	ldrb	r3, [r3, #1]
 80081c0:	2b30      	cmp	r3, #48	; 0x30
 80081c2:	d0f9      	beq.n	80081b8 <_strtod_l+0x13c>
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d0a0      	beq.n	800810a <_strtod_l+0x8e>
 80081c8:	2301      	movs	r3, #1
 80081ca:	930a      	str	r3, [sp, #40]	; 0x28
 80081cc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80081ce:	220a      	movs	r2, #10
 80081d0:	9310      	str	r3, [sp, #64]	; 0x40
 80081d2:	2300      	movs	r3, #0
 80081d4:	930f      	str	r3, [sp, #60]	; 0x3c
 80081d6:	930b      	str	r3, [sp, #44]	; 0x2c
 80081d8:	9309      	str	r3, [sp, #36]	; 0x24
 80081da:	981f      	ldr	r0, [sp, #124]	; 0x7c
 80081dc:	7805      	ldrb	r5, [r0, #0]
 80081de:	002b      	movs	r3, r5
 80081e0:	3b30      	subs	r3, #48	; 0x30
 80081e2:	b2d9      	uxtb	r1, r3
 80081e4:	2909      	cmp	r1, #9
 80081e6:	d927      	bls.n	8008238 <_strtod_l+0x1bc>
 80081e8:	0022      	movs	r2, r4
 80081ea:	9907      	ldr	r1, [sp, #28]
 80081ec:	f003 fa6c 	bl	800b6c8 <strncmp>
 80081f0:	2800      	cmp	r0, #0
 80081f2:	d033      	beq.n	800825c <_strtod_l+0x1e0>
 80081f4:	2000      	movs	r0, #0
 80081f6:	002b      	movs	r3, r5
 80081f8:	4684      	mov	ip, r0
 80081fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80081fc:	900c      	str	r0, [sp, #48]	; 0x30
 80081fe:	9206      	str	r2, [sp, #24]
 8008200:	2220      	movs	r2, #32
 8008202:	0019      	movs	r1, r3
 8008204:	4391      	bics	r1, r2
 8008206:	000a      	movs	r2, r1
 8008208:	2100      	movs	r1, #0
 800820a:	9107      	str	r1, [sp, #28]
 800820c:	2a45      	cmp	r2, #69	; 0x45
 800820e:	d000      	beq.n	8008212 <_strtod_l+0x196>
 8008210:	e0c5      	b.n	800839e <_strtod_l+0x322>
 8008212:	9b06      	ldr	r3, [sp, #24]
 8008214:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008216:	4303      	orrs	r3, r0
 8008218:	4313      	orrs	r3, r2
 800821a:	428b      	cmp	r3, r1
 800821c:	d094      	beq.n	8008148 <_strtod_l+0xcc>
 800821e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008220:	9308      	str	r3, [sp, #32]
 8008222:	3301      	adds	r3, #1
 8008224:	931f      	str	r3, [sp, #124]	; 0x7c
 8008226:	9b08      	ldr	r3, [sp, #32]
 8008228:	785b      	ldrb	r3, [r3, #1]
 800822a:	2b2b      	cmp	r3, #43	; 0x2b
 800822c:	d076      	beq.n	800831c <_strtod_l+0x2a0>
 800822e:	000c      	movs	r4, r1
 8008230:	2b2d      	cmp	r3, #45	; 0x2d
 8008232:	d179      	bne.n	8008328 <_strtod_l+0x2ac>
 8008234:	2401      	movs	r4, #1
 8008236:	e072      	b.n	800831e <_strtod_l+0x2a2>
 8008238:	9909      	ldr	r1, [sp, #36]	; 0x24
 800823a:	2908      	cmp	r1, #8
 800823c:	dc09      	bgt.n	8008252 <_strtod_l+0x1d6>
 800823e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008240:	4351      	muls	r1, r2
 8008242:	185b      	adds	r3, r3, r1
 8008244:	930b      	str	r3, [sp, #44]	; 0x2c
 8008246:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008248:	3001      	adds	r0, #1
 800824a:	3301      	adds	r3, #1
 800824c:	9309      	str	r3, [sp, #36]	; 0x24
 800824e:	901f      	str	r0, [sp, #124]	; 0x7c
 8008250:	e7c3      	b.n	80081da <_strtod_l+0x15e>
 8008252:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008254:	4351      	muls	r1, r2
 8008256:	185b      	adds	r3, r3, r1
 8008258:	930f      	str	r3, [sp, #60]	; 0x3c
 800825a:	e7f4      	b.n	8008246 <_strtod_l+0x1ca>
 800825c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800825e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008260:	191c      	adds	r4, r3, r4
 8008262:	941f      	str	r4, [sp, #124]	; 0x7c
 8008264:	7823      	ldrb	r3, [r4, #0]
 8008266:	2a00      	cmp	r2, #0
 8008268:	d039      	beq.n	80082de <_strtod_l+0x262>
 800826a:	900c      	str	r0, [sp, #48]	; 0x30
 800826c:	9206      	str	r2, [sp, #24]
 800826e:	001a      	movs	r2, r3
 8008270:	3a30      	subs	r2, #48	; 0x30
 8008272:	2a09      	cmp	r2, #9
 8008274:	d912      	bls.n	800829c <_strtod_l+0x220>
 8008276:	2201      	movs	r2, #1
 8008278:	4694      	mov	ip, r2
 800827a:	e7c1      	b.n	8008200 <_strtod_l+0x184>
 800827c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800827e:	3001      	adds	r0, #1
 8008280:	1c5a      	adds	r2, r3, #1
 8008282:	921f      	str	r2, [sp, #124]	; 0x7c
 8008284:	785b      	ldrb	r3, [r3, #1]
 8008286:	2b30      	cmp	r3, #48	; 0x30
 8008288:	d0f8      	beq.n	800827c <_strtod_l+0x200>
 800828a:	001a      	movs	r2, r3
 800828c:	3a31      	subs	r2, #49	; 0x31
 800828e:	2a08      	cmp	r2, #8
 8008290:	d83f      	bhi.n	8008312 <_strtod_l+0x296>
 8008292:	900c      	str	r0, [sp, #48]	; 0x30
 8008294:	2000      	movs	r0, #0
 8008296:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8008298:	9006      	str	r0, [sp, #24]
 800829a:	9210      	str	r2, [sp, #64]	; 0x40
 800829c:	001a      	movs	r2, r3
 800829e:	1c41      	adds	r1, r0, #1
 80082a0:	3a30      	subs	r2, #48	; 0x30
 80082a2:	2b30      	cmp	r3, #48	; 0x30
 80082a4:	d015      	beq.n	80082d2 <_strtod_l+0x256>
 80082a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80082a8:	185b      	adds	r3, r3, r1
 80082aa:	210a      	movs	r1, #10
 80082ac:	930c      	str	r3, [sp, #48]	; 0x30
 80082ae:	9b06      	ldr	r3, [sp, #24]
 80082b0:	18c4      	adds	r4, r0, r3
 80082b2:	42a3      	cmp	r3, r4
 80082b4:	d115      	bne.n	80082e2 <_strtod_l+0x266>
 80082b6:	9906      	ldr	r1, [sp, #24]
 80082b8:	9b06      	ldr	r3, [sp, #24]
 80082ba:	3101      	adds	r1, #1
 80082bc:	1809      	adds	r1, r1, r0
 80082be:	181b      	adds	r3, r3, r0
 80082c0:	9106      	str	r1, [sp, #24]
 80082c2:	2b08      	cmp	r3, #8
 80082c4:	dc1b      	bgt.n	80082fe <_strtod_l+0x282>
 80082c6:	230a      	movs	r3, #10
 80082c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80082ca:	434b      	muls	r3, r1
 80082cc:	2100      	movs	r1, #0
 80082ce:	18d3      	adds	r3, r2, r3
 80082d0:	930b      	str	r3, [sp, #44]	; 0x2c
 80082d2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80082d4:	0008      	movs	r0, r1
 80082d6:	1c5a      	adds	r2, r3, #1
 80082d8:	921f      	str	r2, [sp, #124]	; 0x7c
 80082da:	785b      	ldrb	r3, [r3, #1]
 80082dc:	e7c7      	b.n	800826e <_strtod_l+0x1f2>
 80082de:	9809      	ldr	r0, [sp, #36]	; 0x24
 80082e0:	e7d1      	b.n	8008286 <_strtod_l+0x20a>
 80082e2:	2b08      	cmp	r3, #8
 80082e4:	dc04      	bgt.n	80082f0 <_strtod_l+0x274>
 80082e6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80082e8:	434d      	muls	r5, r1
 80082ea:	950b      	str	r5, [sp, #44]	; 0x2c
 80082ec:	3301      	adds	r3, #1
 80082ee:	e7e0      	b.n	80082b2 <_strtod_l+0x236>
 80082f0:	1c5d      	adds	r5, r3, #1
 80082f2:	2d10      	cmp	r5, #16
 80082f4:	dcfa      	bgt.n	80082ec <_strtod_l+0x270>
 80082f6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80082f8:	434d      	muls	r5, r1
 80082fa:	950f      	str	r5, [sp, #60]	; 0x3c
 80082fc:	e7f6      	b.n	80082ec <_strtod_l+0x270>
 80082fe:	9b06      	ldr	r3, [sp, #24]
 8008300:	2100      	movs	r1, #0
 8008302:	2b10      	cmp	r3, #16
 8008304:	dce5      	bgt.n	80082d2 <_strtod_l+0x256>
 8008306:	230a      	movs	r3, #10
 8008308:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800830a:	4343      	muls	r3, r0
 800830c:	18d3      	adds	r3, r2, r3
 800830e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008310:	e7df      	b.n	80082d2 <_strtod_l+0x256>
 8008312:	2200      	movs	r2, #0
 8008314:	920c      	str	r2, [sp, #48]	; 0x30
 8008316:	9206      	str	r2, [sp, #24]
 8008318:	3201      	adds	r2, #1
 800831a:	e7ad      	b.n	8008278 <_strtod_l+0x1fc>
 800831c:	2400      	movs	r4, #0
 800831e:	9b08      	ldr	r3, [sp, #32]
 8008320:	3302      	adds	r3, #2
 8008322:	931f      	str	r3, [sp, #124]	; 0x7c
 8008324:	9b08      	ldr	r3, [sp, #32]
 8008326:	789b      	ldrb	r3, [r3, #2]
 8008328:	001a      	movs	r2, r3
 800832a:	3a30      	subs	r2, #48	; 0x30
 800832c:	2a09      	cmp	r2, #9
 800832e:	d913      	bls.n	8008358 <_strtod_l+0x2dc>
 8008330:	9a08      	ldr	r2, [sp, #32]
 8008332:	921f      	str	r2, [sp, #124]	; 0x7c
 8008334:	2200      	movs	r2, #0
 8008336:	e031      	b.n	800839c <_strtod_l+0x320>
 8008338:	0800c8f8 	.word	0x0800c8f8
 800833c:	0800c6b0 	.word	0x0800c6b0
 8008340:	ffefffff 	.word	0xffefffff
 8008344:	00000433 	.word	0x00000433
 8008348:	7ff00000 	.word	0x7ff00000
 800834c:	7fffffff 	.word	0x7fffffff
 8008350:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008352:	1c5a      	adds	r2, r3, #1
 8008354:	921f      	str	r2, [sp, #124]	; 0x7c
 8008356:	785b      	ldrb	r3, [r3, #1]
 8008358:	2b30      	cmp	r3, #48	; 0x30
 800835a:	d0f9      	beq.n	8008350 <_strtod_l+0x2d4>
 800835c:	2200      	movs	r2, #0
 800835e:	9207      	str	r2, [sp, #28]
 8008360:	001a      	movs	r2, r3
 8008362:	3a31      	subs	r2, #49	; 0x31
 8008364:	2a08      	cmp	r2, #8
 8008366:	d81a      	bhi.n	800839e <_strtod_l+0x322>
 8008368:	3b30      	subs	r3, #48	; 0x30
 800836a:	001a      	movs	r2, r3
 800836c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800836e:	9307      	str	r3, [sp, #28]
 8008370:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008372:	1c59      	adds	r1, r3, #1
 8008374:	911f      	str	r1, [sp, #124]	; 0x7c
 8008376:	785b      	ldrb	r3, [r3, #1]
 8008378:	001d      	movs	r5, r3
 800837a:	3d30      	subs	r5, #48	; 0x30
 800837c:	2d09      	cmp	r5, #9
 800837e:	d939      	bls.n	80083f4 <_strtod_l+0x378>
 8008380:	9d07      	ldr	r5, [sp, #28]
 8008382:	1b49      	subs	r1, r1, r5
 8008384:	4db0      	ldr	r5, [pc, #704]	; (8008648 <_strtod_l+0x5cc>)
 8008386:	9507      	str	r5, [sp, #28]
 8008388:	2908      	cmp	r1, #8
 800838a:	dc03      	bgt.n	8008394 <_strtod_l+0x318>
 800838c:	9207      	str	r2, [sp, #28]
 800838e:	42aa      	cmp	r2, r5
 8008390:	dd00      	ble.n	8008394 <_strtod_l+0x318>
 8008392:	9507      	str	r5, [sp, #28]
 8008394:	2c00      	cmp	r4, #0
 8008396:	d002      	beq.n	800839e <_strtod_l+0x322>
 8008398:	9a07      	ldr	r2, [sp, #28]
 800839a:	4252      	negs	r2, r2
 800839c:	9207      	str	r2, [sp, #28]
 800839e:	9a06      	ldr	r2, [sp, #24]
 80083a0:	2a00      	cmp	r2, #0
 80083a2:	d14b      	bne.n	800843c <_strtod_l+0x3c0>
 80083a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80083a6:	4310      	orrs	r0, r2
 80083a8:	d000      	beq.n	80083ac <_strtod_l+0x330>
 80083aa:	e6ae      	b.n	800810a <_strtod_l+0x8e>
 80083ac:	4662      	mov	r2, ip
 80083ae:	2a00      	cmp	r2, #0
 80083b0:	d000      	beq.n	80083b4 <_strtod_l+0x338>
 80083b2:	e6c9      	b.n	8008148 <_strtod_l+0xcc>
 80083b4:	2b69      	cmp	r3, #105	; 0x69
 80083b6:	d025      	beq.n	8008404 <_strtod_l+0x388>
 80083b8:	dc21      	bgt.n	80083fe <_strtod_l+0x382>
 80083ba:	2b49      	cmp	r3, #73	; 0x49
 80083bc:	d022      	beq.n	8008404 <_strtod_l+0x388>
 80083be:	2b4e      	cmp	r3, #78	; 0x4e
 80083c0:	d000      	beq.n	80083c4 <_strtod_l+0x348>
 80083c2:	e6c1      	b.n	8008148 <_strtod_l+0xcc>
 80083c4:	49a1      	ldr	r1, [pc, #644]	; (800864c <_strtod_l+0x5d0>)
 80083c6:	a81f      	add	r0, sp, #124	; 0x7c
 80083c8:	f001 fe8a 	bl	800a0e0 <__match>
 80083cc:	2800      	cmp	r0, #0
 80083ce:	d100      	bne.n	80083d2 <_strtod_l+0x356>
 80083d0:	e6ba      	b.n	8008148 <_strtod_l+0xcc>
 80083d2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80083d4:	781b      	ldrb	r3, [r3, #0]
 80083d6:	2b28      	cmp	r3, #40	; 0x28
 80083d8:	d12a      	bne.n	8008430 <_strtod_l+0x3b4>
 80083da:	499d      	ldr	r1, [pc, #628]	; (8008650 <_strtod_l+0x5d4>)
 80083dc:	aa22      	add	r2, sp, #136	; 0x88
 80083de:	a81f      	add	r0, sp, #124	; 0x7c
 80083e0:	f001 fe92 	bl	800a108 <__hexnan>
 80083e4:	2805      	cmp	r0, #5
 80083e6:	d123      	bne.n	8008430 <_strtod_l+0x3b4>
 80083e8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80083ea:	4a9a      	ldr	r2, [pc, #616]	; (8008654 <_strtod_l+0x5d8>)
 80083ec:	9e22      	ldr	r6, [sp, #136]	; 0x88
 80083ee:	431a      	orrs	r2, r3
 80083f0:	0017      	movs	r7, r2
 80083f2:	e68a      	b.n	800810a <_strtod_l+0x8e>
 80083f4:	210a      	movs	r1, #10
 80083f6:	434a      	muls	r2, r1
 80083f8:	18d2      	adds	r2, r2, r3
 80083fa:	3a30      	subs	r2, #48	; 0x30
 80083fc:	e7b8      	b.n	8008370 <_strtod_l+0x2f4>
 80083fe:	2b6e      	cmp	r3, #110	; 0x6e
 8008400:	d0e0      	beq.n	80083c4 <_strtod_l+0x348>
 8008402:	e6a1      	b.n	8008148 <_strtod_l+0xcc>
 8008404:	4994      	ldr	r1, [pc, #592]	; (8008658 <_strtod_l+0x5dc>)
 8008406:	a81f      	add	r0, sp, #124	; 0x7c
 8008408:	f001 fe6a 	bl	800a0e0 <__match>
 800840c:	2800      	cmp	r0, #0
 800840e:	d100      	bne.n	8008412 <_strtod_l+0x396>
 8008410:	e69a      	b.n	8008148 <_strtod_l+0xcc>
 8008412:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008414:	4991      	ldr	r1, [pc, #580]	; (800865c <_strtod_l+0x5e0>)
 8008416:	3b01      	subs	r3, #1
 8008418:	a81f      	add	r0, sp, #124	; 0x7c
 800841a:	931f      	str	r3, [sp, #124]	; 0x7c
 800841c:	f001 fe60 	bl	800a0e0 <__match>
 8008420:	2800      	cmp	r0, #0
 8008422:	d102      	bne.n	800842a <_strtod_l+0x3ae>
 8008424:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008426:	3301      	adds	r3, #1
 8008428:	931f      	str	r3, [sp, #124]	; 0x7c
 800842a:	2600      	movs	r6, #0
 800842c:	4f89      	ldr	r7, [pc, #548]	; (8008654 <_strtod_l+0x5d8>)
 800842e:	e66c      	b.n	800810a <_strtod_l+0x8e>
 8008430:	488b      	ldr	r0, [pc, #556]	; (8008660 <_strtod_l+0x5e4>)
 8008432:	f003 f907 	bl	800b644 <nan>
 8008436:	0006      	movs	r6, r0
 8008438:	000f      	movs	r7, r1
 800843a:	e666      	b.n	800810a <_strtod_l+0x8e>
 800843c:	9b07      	ldr	r3, [sp, #28]
 800843e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008440:	1a9b      	subs	r3, r3, r2
 8008442:	930a      	str	r3, [sp, #40]	; 0x28
 8008444:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008446:	2b00      	cmp	r3, #0
 8008448:	d101      	bne.n	800844e <_strtod_l+0x3d2>
 800844a:	9b06      	ldr	r3, [sp, #24]
 800844c:	9309      	str	r3, [sp, #36]	; 0x24
 800844e:	9c06      	ldr	r4, [sp, #24]
 8008450:	2c10      	cmp	r4, #16
 8008452:	dd00      	ble.n	8008456 <_strtod_l+0x3da>
 8008454:	2410      	movs	r4, #16
 8008456:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8008458:	f7fa fc18 	bl	8002c8c <__aeabi_ui2d>
 800845c:	9b06      	ldr	r3, [sp, #24]
 800845e:	0006      	movs	r6, r0
 8008460:	000f      	movs	r7, r1
 8008462:	2b09      	cmp	r3, #9
 8008464:	dd15      	ble.n	8008492 <_strtod_l+0x416>
 8008466:	0022      	movs	r2, r4
 8008468:	4b7e      	ldr	r3, [pc, #504]	; (8008664 <_strtod_l+0x5e8>)
 800846a:	3a09      	subs	r2, #9
 800846c:	00d2      	lsls	r2, r2, #3
 800846e:	189b      	adds	r3, r3, r2
 8008470:	681a      	ldr	r2, [r3, #0]
 8008472:	685b      	ldr	r3, [r3, #4]
 8008474:	f7f9 fd88 	bl	8001f88 <__aeabi_dmul>
 8008478:	0006      	movs	r6, r0
 800847a:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800847c:	000f      	movs	r7, r1
 800847e:	f7fa fc05 	bl	8002c8c <__aeabi_ui2d>
 8008482:	0002      	movs	r2, r0
 8008484:	000b      	movs	r3, r1
 8008486:	0030      	movs	r0, r6
 8008488:	0039      	movs	r1, r7
 800848a:	f7f8 fe3f 	bl	800110c <__aeabi_dadd>
 800848e:	0006      	movs	r6, r0
 8008490:	000f      	movs	r7, r1
 8008492:	9b06      	ldr	r3, [sp, #24]
 8008494:	2b0f      	cmp	r3, #15
 8008496:	dc39      	bgt.n	800850c <_strtod_l+0x490>
 8008498:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800849a:	2b00      	cmp	r3, #0
 800849c:	d100      	bne.n	80084a0 <_strtod_l+0x424>
 800849e:	e634      	b.n	800810a <_strtod_l+0x8e>
 80084a0:	dd24      	ble.n	80084ec <_strtod_l+0x470>
 80084a2:	2b16      	cmp	r3, #22
 80084a4:	dc09      	bgt.n	80084ba <_strtod_l+0x43e>
 80084a6:	496f      	ldr	r1, [pc, #444]	; (8008664 <_strtod_l+0x5e8>)
 80084a8:	00db      	lsls	r3, r3, #3
 80084aa:	18c9      	adds	r1, r1, r3
 80084ac:	0032      	movs	r2, r6
 80084ae:	6808      	ldr	r0, [r1, #0]
 80084b0:	6849      	ldr	r1, [r1, #4]
 80084b2:	003b      	movs	r3, r7
 80084b4:	f7f9 fd68 	bl	8001f88 <__aeabi_dmul>
 80084b8:	e7bd      	b.n	8008436 <_strtod_l+0x3ba>
 80084ba:	2325      	movs	r3, #37	; 0x25
 80084bc:	9a06      	ldr	r2, [sp, #24]
 80084be:	1a9b      	subs	r3, r3, r2
 80084c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80084c2:	4293      	cmp	r3, r2
 80084c4:	db22      	blt.n	800850c <_strtod_l+0x490>
 80084c6:	240f      	movs	r4, #15
 80084c8:	9b06      	ldr	r3, [sp, #24]
 80084ca:	4d66      	ldr	r5, [pc, #408]	; (8008664 <_strtod_l+0x5e8>)
 80084cc:	1ae4      	subs	r4, r4, r3
 80084ce:	00e1      	lsls	r1, r4, #3
 80084d0:	1869      	adds	r1, r5, r1
 80084d2:	0032      	movs	r2, r6
 80084d4:	6808      	ldr	r0, [r1, #0]
 80084d6:	6849      	ldr	r1, [r1, #4]
 80084d8:	003b      	movs	r3, r7
 80084da:	f7f9 fd55 	bl	8001f88 <__aeabi_dmul>
 80084de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084e0:	1b1c      	subs	r4, r3, r4
 80084e2:	00e4      	lsls	r4, r4, #3
 80084e4:	192c      	adds	r4, r5, r4
 80084e6:	6822      	ldr	r2, [r4, #0]
 80084e8:	6863      	ldr	r3, [r4, #4]
 80084ea:	e7e3      	b.n	80084b4 <_strtod_l+0x438>
 80084ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084ee:	3316      	adds	r3, #22
 80084f0:	db0c      	blt.n	800850c <_strtod_l+0x490>
 80084f2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80084f4:	9a07      	ldr	r2, [sp, #28]
 80084f6:	0030      	movs	r0, r6
 80084f8:	1a9a      	subs	r2, r3, r2
 80084fa:	4b5a      	ldr	r3, [pc, #360]	; (8008664 <_strtod_l+0x5e8>)
 80084fc:	00d2      	lsls	r2, r2, #3
 80084fe:	189b      	adds	r3, r3, r2
 8008500:	0039      	movs	r1, r7
 8008502:	681a      	ldr	r2, [r3, #0]
 8008504:	685b      	ldr	r3, [r3, #4]
 8008506:	f7f9 f93d 	bl	8001784 <__aeabi_ddiv>
 800850a:	e794      	b.n	8008436 <_strtod_l+0x3ba>
 800850c:	9b06      	ldr	r3, [sp, #24]
 800850e:	1b1c      	subs	r4, r3, r4
 8008510:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008512:	18e4      	adds	r4, r4, r3
 8008514:	2c00      	cmp	r4, #0
 8008516:	dd72      	ble.n	80085fe <_strtod_l+0x582>
 8008518:	230f      	movs	r3, #15
 800851a:	0021      	movs	r1, r4
 800851c:	4019      	ands	r1, r3
 800851e:	421c      	tst	r4, r3
 8008520:	d00a      	beq.n	8008538 <_strtod_l+0x4bc>
 8008522:	00cb      	lsls	r3, r1, #3
 8008524:	494f      	ldr	r1, [pc, #316]	; (8008664 <_strtod_l+0x5e8>)
 8008526:	0032      	movs	r2, r6
 8008528:	18c9      	adds	r1, r1, r3
 800852a:	6808      	ldr	r0, [r1, #0]
 800852c:	6849      	ldr	r1, [r1, #4]
 800852e:	003b      	movs	r3, r7
 8008530:	f7f9 fd2a 	bl	8001f88 <__aeabi_dmul>
 8008534:	0006      	movs	r6, r0
 8008536:	000f      	movs	r7, r1
 8008538:	230f      	movs	r3, #15
 800853a:	439c      	bics	r4, r3
 800853c:	d04a      	beq.n	80085d4 <_strtod_l+0x558>
 800853e:	3326      	adds	r3, #38	; 0x26
 8008540:	33ff      	adds	r3, #255	; 0xff
 8008542:	429c      	cmp	r4, r3
 8008544:	dd22      	ble.n	800858c <_strtod_l+0x510>
 8008546:	2300      	movs	r3, #0
 8008548:	9306      	str	r3, [sp, #24]
 800854a:	9307      	str	r3, [sp, #28]
 800854c:	930b      	str	r3, [sp, #44]	; 0x2c
 800854e:	9309      	str	r3, [sp, #36]	; 0x24
 8008550:	2322      	movs	r3, #34	; 0x22
 8008552:	2600      	movs	r6, #0
 8008554:	9a05      	ldr	r2, [sp, #20]
 8008556:	4f3f      	ldr	r7, [pc, #252]	; (8008654 <_strtod_l+0x5d8>)
 8008558:	6013      	str	r3, [r2, #0]
 800855a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800855c:	42b3      	cmp	r3, r6
 800855e:	d100      	bne.n	8008562 <_strtod_l+0x4e6>
 8008560:	e5d3      	b.n	800810a <_strtod_l+0x8e>
 8008562:	9920      	ldr	r1, [sp, #128]	; 0x80
 8008564:	9805      	ldr	r0, [sp, #20]
 8008566:	f001 ff09 	bl	800a37c <_Bfree>
 800856a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800856c:	9805      	ldr	r0, [sp, #20]
 800856e:	f001 ff05 	bl	800a37c <_Bfree>
 8008572:	9907      	ldr	r1, [sp, #28]
 8008574:	9805      	ldr	r0, [sp, #20]
 8008576:	f001 ff01 	bl	800a37c <_Bfree>
 800857a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800857c:	9805      	ldr	r0, [sp, #20]
 800857e:	f001 fefd 	bl	800a37c <_Bfree>
 8008582:	9906      	ldr	r1, [sp, #24]
 8008584:	9805      	ldr	r0, [sp, #20]
 8008586:	f001 fef9 	bl	800a37c <_Bfree>
 800858a:	e5be      	b.n	800810a <_strtod_l+0x8e>
 800858c:	2300      	movs	r3, #0
 800858e:	0030      	movs	r0, r6
 8008590:	0039      	movs	r1, r7
 8008592:	4d35      	ldr	r5, [pc, #212]	; (8008668 <_strtod_l+0x5ec>)
 8008594:	1124      	asrs	r4, r4, #4
 8008596:	9308      	str	r3, [sp, #32]
 8008598:	2c01      	cmp	r4, #1
 800859a:	dc1e      	bgt.n	80085da <_strtod_l+0x55e>
 800859c:	2b00      	cmp	r3, #0
 800859e:	d001      	beq.n	80085a4 <_strtod_l+0x528>
 80085a0:	0006      	movs	r6, r0
 80085a2:	000f      	movs	r7, r1
 80085a4:	4b31      	ldr	r3, [pc, #196]	; (800866c <_strtod_l+0x5f0>)
 80085a6:	0032      	movs	r2, r6
 80085a8:	18ff      	adds	r7, r7, r3
 80085aa:	9b08      	ldr	r3, [sp, #32]
 80085ac:	00dd      	lsls	r5, r3, #3
 80085ae:	4b2e      	ldr	r3, [pc, #184]	; (8008668 <_strtod_l+0x5ec>)
 80085b0:	195d      	adds	r5, r3, r5
 80085b2:	6828      	ldr	r0, [r5, #0]
 80085b4:	6869      	ldr	r1, [r5, #4]
 80085b6:	003b      	movs	r3, r7
 80085b8:	f7f9 fce6 	bl	8001f88 <__aeabi_dmul>
 80085bc:	4b25      	ldr	r3, [pc, #148]	; (8008654 <_strtod_l+0x5d8>)
 80085be:	4a2c      	ldr	r2, [pc, #176]	; (8008670 <_strtod_l+0x5f4>)
 80085c0:	0006      	movs	r6, r0
 80085c2:	400b      	ands	r3, r1
 80085c4:	4293      	cmp	r3, r2
 80085c6:	d8be      	bhi.n	8008546 <_strtod_l+0x4ca>
 80085c8:	4a2a      	ldr	r2, [pc, #168]	; (8008674 <_strtod_l+0x5f8>)
 80085ca:	4293      	cmp	r3, r2
 80085cc:	d913      	bls.n	80085f6 <_strtod_l+0x57a>
 80085ce:	2601      	movs	r6, #1
 80085d0:	4f29      	ldr	r7, [pc, #164]	; (8008678 <_strtod_l+0x5fc>)
 80085d2:	4276      	negs	r6, r6
 80085d4:	2300      	movs	r3, #0
 80085d6:	9308      	str	r3, [sp, #32]
 80085d8:	e087      	b.n	80086ea <_strtod_l+0x66e>
 80085da:	2201      	movs	r2, #1
 80085dc:	4214      	tst	r4, r2
 80085de:	d004      	beq.n	80085ea <_strtod_l+0x56e>
 80085e0:	682a      	ldr	r2, [r5, #0]
 80085e2:	686b      	ldr	r3, [r5, #4]
 80085e4:	f7f9 fcd0 	bl	8001f88 <__aeabi_dmul>
 80085e8:	2301      	movs	r3, #1
 80085ea:	9a08      	ldr	r2, [sp, #32]
 80085ec:	1064      	asrs	r4, r4, #1
 80085ee:	3201      	adds	r2, #1
 80085f0:	9208      	str	r2, [sp, #32]
 80085f2:	3508      	adds	r5, #8
 80085f4:	e7d0      	b.n	8008598 <_strtod_l+0x51c>
 80085f6:	23d4      	movs	r3, #212	; 0xd4
 80085f8:	049b      	lsls	r3, r3, #18
 80085fa:	18cf      	adds	r7, r1, r3
 80085fc:	e7ea      	b.n	80085d4 <_strtod_l+0x558>
 80085fe:	2c00      	cmp	r4, #0
 8008600:	d0e8      	beq.n	80085d4 <_strtod_l+0x558>
 8008602:	4264      	negs	r4, r4
 8008604:	220f      	movs	r2, #15
 8008606:	0023      	movs	r3, r4
 8008608:	4013      	ands	r3, r2
 800860a:	4214      	tst	r4, r2
 800860c:	d00a      	beq.n	8008624 <_strtod_l+0x5a8>
 800860e:	00da      	lsls	r2, r3, #3
 8008610:	4b14      	ldr	r3, [pc, #80]	; (8008664 <_strtod_l+0x5e8>)
 8008612:	0030      	movs	r0, r6
 8008614:	189b      	adds	r3, r3, r2
 8008616:	0039      	movs	r1, r7
 8008618:	681a      	ldr	r2, [r3, #0]
 800861a:	685b      	ldr	r3, [r3, #4]
 800861c:	f7f9 f8b2 	bl	8001784 <__aeabi_ddiv>
 8008620:	0006      	movs	r6, r0
 8008622:	000f      	movs	r7, r1
 8008624:	1124      	asrs	r4, r4, #4
 8008626:	d0d5      	beq.n	80085d4 <_strtod_l+0x558>
 8008628:	2c1f      	cmp	r4, #31
 800862a:	dd27      	ble.n	800867c <_strtod_l+0x600>
 800862c:	2300      	movs	r3, #0
 800862e:	9306      	str	r3, [sp, #24]
 8008630:	9307      	str	r3, [sp, #28]
 8008632:	930b      	str	r3, [sp, #44]	; 0x2c
 8008634:	9309      	str	r3, [sp, #36]	; 0x24
 8008636:	2322      	movs	r3, #34	; 0x22
 8008638:	9a05      	ldr	r2, [sp, #20]
 800863a:	2600      	movs	r6, #0
 800863c:	6013      	str	r3, [r2, #0]
 800863e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008640:	2700      	movs	r7, #0
 8008642:	2b00      	cmp	r3, #0
 8008644:	d18d      	bne.n	8008562 <_strtod_l+0x4e6>
 8008646:	e560      	b.n	800810a <_strtod_l+0x8e>
 8008648:	00004e1f 	.word	0x00004e1f
 800864c:	0800c685 	.word	0x0800c685
 8008650:	0800c6c4 	.word	0x0800c6c4
 8008654:	7ff00000 	.word	0x7ff00000
 8008658:	0800c67d 	.word	0x0800c67d
 800865c:	0800c804 	.word	0x0800c804
 8008660:	0800cacb 	.word	0x0800cacb
 8008664:	0800c990 	.word	0x0800c990
 8008668:	0800c968 	.word	0x0800c968
 800866c:	fcb00000 	.word	0xfcb00000
 8008670:	7ca00000 	.word	0x7ca00000
 8008674:	7c900000 	.word	0x7c900000
 8008678:	7fefffff 	.word	0x7fefffff
 800867c:	2310      	movs	r3, #16
 800867e:	0022      	movs	r2, r4
 8008680:	401a      	ands	r2, r3
 8008682:	9208      	str	r2, [sp, #32]
 8008684:	421c      	tst	r4, r3
 8008686:	d001      	beq.n	800868c <_strtod_l+0x610>
 8008688:	335a      	adds	r3, #90	; 0x5a
 800868a:	9308      	str	r3, [sp, #32]
 800868c:	0030      	movs	r0, r6
 800868e:	0039      	movs	r1, r7
 8008690:	2300      	movs	r3, #0
 8008692:	4dc5      	ldr	r5, [pc, #788]	; (80089a8 <_strtod_l+0x92c>)
 8008694:	2201      	movs	r2, #1
 8008696:	4214      	tst	r4, r2
 8008698:	d004      	beq.n	80086a4 <_strtod_l+0x628>
 800869a:	682a      	ldr	r2, [r5, #0]
 800869c:	686b      	ldr	r3, [r5, #4]
 800869e:	f7f9 fc73 	bl	8001f88 <__aeabi_dmul>
 80086a2:	2301      	movs	r3, #1
 80086a4:	1064      	asrs	r4, r4, #1
 80086a6:	3508      	adds	r5, #8
 80086a8:	2c00      	cmp	r4, #0
 80086aa:	d1f3      	bne.n	8008694 <_strtod_l+0x618>
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d001      	beq.n	80086b4 <_strtod_l+0x638>
 80086b0:	0006      	movs	r6, r0
 80086b2:	000f      	movs	r7, r1
 80086b4:	9b08      	ldr	r3, [sp, #32]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d00f      	beq.n	80086da <_strtod_l+0x65e>
 80086ba:	236b      	movs	r3, #107	; 0x6b
 80086bc:	007a      	lsls	r2, r7, #1
 80086be:	0d52      	lsrs	r2, r2, #21
 80086c0:	0039      	movs	r1, r7
 80086c2:	1a9b      	subs	r3, r3, r2
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	dd08      	ble.n	80086da <_strtod_l+0x65e>
 80086c8:	2b1f      	cmp	r3, #31
 80086ca:	dc00      	bgt.n	80086ce <_strtod_l+0x652>
 80086cc:	e124      	b.n	8008918 <_strtod_l+0x89c>
 80086ce:	2600      	movs	r6, #0
 80086d0:	2b34      	cmp	r3, #52	; 0x34
 80086d2:	dc00      	bgt.n	80086d6 <_strtod_l+0x65a>
 80086d4:	e119      	b.n	800890a <_strtod_l+0x88e>
 80086d6:	27dc      	movs	r7, #220	; 0xdc
 80086d8:	04bf      	lsls	r7, r7, #18
 80086da:	2200      	movs	r2, #0
 80086dc:	2300      	movs	r3, #0
 80086de:	0030      	movs	r0, r6
 80086e0:	0039      	movs	r1, r7
 80086e2:	f7f7 feb9 	bl	8000458 <__aeabi_dcmpeq>
 80086e6:	2800      	cmp	r0, #0
 80086e8:	d1a0      	bne.n	800862c <_strtod_l+0x5b0>
 80086ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80086ec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80086ee:	9300      	str	r3, [sp, #0]
 80086f0:	9910      	ldr	r1, [sp, #64]	; 0x40
 80086f2:	9b06      	ldr	r3, [sp, #24]
 80086f4:	9805      	ldr	r0, [sp, #20]
 80086f6:	f001 fea9 	bl	800a44c <__s2b>
 80086fa:	900b      	str	r0, [sp, #44]	; 0x2c
 80086fc:	2800      	cmp	r0, #0
 80086fe:	d100      	bne.n	8008702 <_strtod_l+0x686>
 8008700:	e721      	b.n	8008546 <_strtod_l+0x4ca>
 8008702:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008704:	9907      	ldr	r1, [sp, #28]
 8008706:	17da      	asrs	r2, r3, #31
 8008708:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800870a:	1a5b      	subs	r3, r3, r1
 800870c:	401a      	ands	r2, r3
 800870e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008710:	9215      	str	r2, [sp, #84]	; 0x54
 8008712:	43db      	mvns	r3, r3
 8008714:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008716:	17db      	asrs	r3, r3, #31
 8008718:	401a      	ands	r2, r3
 800871a:	2300      	movs	r3, #0
 800871c:	921a      	str	r2, [sp, #104]	; 0x68
 800871e:	9306      	str	r3, [sp, #24]
 8008720:	9307      	str	r3, [sp, #28]
 8008722:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008724:	9805      	ldr	r0, [sp, #20]
 8008726:	6859      	ldr	r1, [r3, #4]
 8008728:	f001 fde4 	bl	800a2f4 <_Balloc>
 800872c:	9009      	str	r0, [sp, #36]	; 0x24
 800872e:	2800      	cmp	r0, #0
 8008730:	d100      	bne.n	8008734 <_strtod_l+0x6b8>
 8008732:	e70d      	b.n	8008550 <_strtod_l+0x4d4>
 8008734:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008736:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008738:	691b      	ldr	r3, [r3, #16]
 800873a:	310c      	adds	r1, #12
 800873c:	1c9a      	adds	r2, r3, #2
 800873e:	0092      	lsls	r2, r2, #2
 8008740:	300c      	adds	r0, #12
 8008742:	930c      	str	r3, [sp, #48]	; 0x30
 8008744:	f001 fdbd 	bl	800a2c2 <memcpy>
 8008748:	ab22      	add	r3, sp, #136	; 0x88
 800874a:	9301      	str	r3, [sp, #4]
 800874c:	ab21      	add	r3, sp, #132	; 0x84
 800874e:	9300      	str	r3, [sp, #0]
 8008750:	0032      	movs	r2, r6
 8008752:	003b      	movs	r3, r7
 8008754:	9805      	ldr	r0, [sp, #20]
 8008756:	9612      	str	r6, [sp, #72]	; 0x48
 8008758:	9713      	str	r7, [sp, #76]	; 0x4c
 800875a:	f002 f9c3 	bl	800aae4 <__d2b>
 800875e:	9020      	str	r0, [sp, #128]	; 0x80
 8008760:	2800      	cmp	r0, #0
 8008762:	d100      	bne.n	8008766 <_strtod_l+0x6ea>
 8008764:	e6f4      	b.n	8008550 <_strtod_l+0x4d4>
 8008766:	2101      	movs	r1, #1
 8008768:	9805      	ldr	r0, [sp, #20]
 800876a:	f001 ff03 	bl	800a574 <__i2b>
 800876e:	9007      	str	r0, [sp, #28]
 8008770:	2800      	cmp	r0, #0
 8008772:	d100      	bne.n	8008776 <_strtod_l+0x6fa>
 8008774:	e6ec      	b.n	8008550 <_strtod_l+0x4d4>
 8008776:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008778:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800877a:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800877c:	1ad4      	subs	r4, r2, r3
 800877e:	2b00      	cmp	r3, #0
 8008780:	db01      	blt.n	8008786 <_strtod_l+0x70a>
 8008782:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 8008784:	195d      	adds	r5, r3, r5
 8008786:	9908      	ldr	r1, [sp, #32]
 8008788:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800878a:	1a5b      	subs	r3, r3, r1
 800878c:	2136      	movs	r1, #54	; 0x36
 800878e:	189b      	adds	r3, r3, r2
 8008790:	1a8a      	subs	r2, r1, r2
 8008792:	4986      	ldr	r1, [pc, #536]	; (80089ac <_strtod_l+0x930>)
 8008794:	2001      	movs	r0, #1
 8008796:	468c      	mov	ip, r1
 8008798:	2100      	movs	r1, #0
 800879a:	3b01      	subs	r3, #1
 800879c:	9110      	str	r1, [sp, #64]	; 0x40
 800879e:	9014      	str	r0, [sp, #80]	; 0x50
 80087a0:	4563      	cmp	r3, ip
 80087a2:	da07      	bge.n	80087b4 <_strtod_l+0x738>
 80087a4:	4661      	mov	r1, ip
 80087a6:	1ac9      	subs	r1, r1, r3
 80087a8:	1a52      	subs	r2, r2, r1
 80087aa:	291f      	cmp	r1, #31
 80087ac:	dd00      	ble.n	80087b0 <_strtod_l+0x734>
 80087ae:	e0b8      	b.n	8008922 <_strtod_l+0x8a6>
 80087b0:	4088      	lsls	r0, r1
 80087b2:	9014      	str	r0, [sp, #80]	; 0x50
 80087b4:	18ab      	adds	r3, r5, r2
 80087b6:	930c      	str	r3, [sp, #48]	; 0x30
 80087b8:	18a4      	adds	r4, r4, r2
 80087ba:	9b08      	ldr	r3, [sp, #32]
 80087bc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80087be:	191c      	adds	r4, r3, r4
 80087c0:	002b      	movs	r3, r5
 80087c2:	4295      	cmp	r5, r2
 80087c4:	dd00      	ble.n	80087c8 <_strtod_l+0x74c>
 80087c6:	0013      	movs	r3, r2
 80087c8:	42a3      	cmp	r3, r4
 80087ca:	dd00      	ble.n	80087ce <_strtod_l+0x752>
 80087cc:	0023      	movs	r3, r4
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	dd04      	ble.n	80087dc <_strtod_l+0x760>
 80087d2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80087d4:	1ae4      	subs	r4, r4, r3
 80087d6:	1ad2      	subs	r2, r2, r3
 80087d8:	920c      	str	r2, [sp, #48]	; 0x30
 80087da:	1aed      	subs	r5, r5, r3
 80087dc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80087de:	2b00      	cmp	r3, #0
 80087e0:	dd17      	ble.n	8008812 <_strtod_l+0x796>
 80087e2:	001a      	movs	r2, r3
 80087e4:	9907      	ldr	r1, [sp, #28]
 80087e6:	9805      	ldr	r0, [sp, #20]
 80087e8:	f001 ff8a 	bl	800a700 <__pow5mult>
 80087ec:	9007      	str	r0, [sp, #28]
 80087ee:	2800      	cmp	r0, #0
 80087f0:	d100      	bne.n	80087f4 <_strtod_l+0x778>
 80087f2:	e6ad      	b.n	8008550 <_strtod_l+0x4d4>
 80087f4:	0001      	movs	r1, r0
 80087f6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80087f8:	9805      	ldr	r0, [sp, #20]
 80087fa:	f001 fed1 	bl	800a5a0 <__multiply>
 80087fe:	900f      	str	r0, [sp, #60]	; 0x3c
 8008800:	2800      	cmp	r0, #0
 8008802:	d100      	bne.n	8008806 <_strtod_l+0x78a>
 8008804:	e6a4      	b.n	8008550 <_strtod_l+0x4d4>
 8008806:	9920      	ldr	r1, [sp, #128]	; 0x80
 8008808:	9805      	ldr	r0, [sp, #20]
 800880a:	f001 fdb7 	bl	800a37c <_Bfree>
 800880e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008810:	9320      	str	r3, [sp, #128]	; 0x80
 8008812:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008814:	2b00      	cmp	r3, #0
 8008816:	dd00      	ble.n	800881a <_strtod_l+0x79e>
 8008818:	e089      	b.n	800892e <_strtod_l+0x8b2>
 800881a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800881c:	2b00      	cmp	r3, #0
 800881e:	dd08      	ble.n	8008832 <_strtod_l+0x7b6>
 8008820:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008822:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008824:	9805      	ldr	r0, [sp, #20]
 8008826:	f001 ff6b 	bl	800a700 <__pow5mult>
 800882a:	9009      	str	r0, [sp, #36]	; 0x24
 800882c:	2800      	cmp	r0, #0
 800882e:	d100      	bne.n	8008832 <_strtod_l+0x7b6>
 8008830:	e68e      	b.n	8008550 <_strtod_l+0x4d4>
 8008832:	2c00      	cmp	r4, #0
 8008834:	dd08      	ble.n	8008848 <_strtod_l+0x7cc>
 8008836:	0022      	movs	r2, r4
 8008838:	9909      	ldr	r1, [sp, #36]	; 0x24
 800883a:	9805      	ldr	r0, [sp, #20]
 800883c:	f001 ffbc 	bl	800a7b8 <__lshift>
 8008840:	9009      	str	r0, [sp, #36]	; 0x24
 8008842:	2800      	cmp	r0, #0
 8008844:	d100      	bne.n	8008848 <_strtod_l+0x7cc>
 8008846:	e683      	b.n	8008550 <_strtod_l+0x4d4>
 8008848:	2d00      	cmp	r5, #0
 800884a:	dd08      	ble.n	800885e <_strtod_l+0x7e2>
 800884c:	002a      	movs	r2, r5
 800884e:	9907      	ldr	r1, [sp, #28]
 8008850:	9805      	ldr	r0, [sp, #20]
 8008852:	f001 ffb1 	bl	800a7b8 <__lshift>
 8008856:	9007      	str	r0, [sp, #28]
 8008858:	2800      	cmp	r0, #0
 800885a:	d100      	bne.n	800885e <_strtod_l+0x7e2>
 800885c:	e678      	b.n	8008550 <_strtod_l+0x4d4>
 800885e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008860:	9920      	ldr	r1, [sp, #128]	; 0x80
 8008862:	9805      	ldr	r0, [sp, #20]
 8008864:	f002 f832 	bl	800a8cc <__mdiff>
 8008868:	9006      	str	r0, [sp, #24]
 800886a:	2800      	cmp	r0, #0
 800886c:	d100      	bne.n	8008870 <_strtod_l+0x7f4>
 800886e:	e66f      	b.n	8008550 <_strtod_l+0x4d4>
 8008870:	2200      	movs	r2, #0
 8008872:	68c3      	ldr	r3, [r0, #12]
 8008874:	9907      	ldr	r1, [sp, #28]
 8008876:	60c2      	str	r2, [r0, #12]
 8008878:	930f      	str	r3, [sp, #60]	; 0x3c
 800887a:	f002 f80b 	bl	800a894 <__mcmp>
 800887e:	2800      	cmp	r0, #0
 8008880:	da5f      	bge.n	8008942 <_strtod_l+0x8c6>
 8008882:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008884:	4333      	orrs	r3, r6
 8008886:	d000      	beq.n	800888a <_strtod_l+0x80e>
 8008888:	e08a      	b.n	80089a0 <_strtod_l+0x924>
 800888a:	033b      	lsls	r3, r7, #12
 800888c:	d000      	beq.n	8008890 <_strtod_l+0x814>
 800888e:	e087      	b.n	80089a0 <_strtod_l+0x924>
 8008890:	22d6      	movs	r2, #214	; 0xd6
 8008892:	4b47      	ldr	r3, [pc, #284]	; (80089b0 <_strtod_l+0x934>)
 8008894:	04d2      	lsls	r2, r2, #19
 8008896:	403b      	ands	r3, r7
 8008898:	4293      	cmp	r3, r2
 800889a:	d800      	bhi.n	800889e <_strtod_l+0x822>
 800889c:	e080      	b.n	80089a0 <_strtod_l+0x924>
 800889e:	9b06      	ldr	r3, [sp, #24]
 80088a0:	695b      	ldr	r3, [r3, #20]
 80088a2:	930a      	str	r3, [sp, #40]	; 0x28
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d104      	bne.n	80088b2 <_strtod_l+0x836>
 80088a8:	9b06      	ldr	r3, [sp, #24]
 80088aa:	691b      	ldr	r3, [r3, #16]
 80088ac:	930a      	str	r3, [sp, #40]	; 0x28
 80088ae:	2b01      	cmp	r3, #1
 80088b0:	dd76      	ble.n	80089a0 <_strtod_l+0x924>
 80088b2:	9906      	ldr	r1, [sp, #24]
 80088b4:	2201      	movs	r2, #1
 80088b6:	9805      	ldr	r0, [sp, #20]
 80088b8:	f001 ff7e 	bl	800a7b8 <__lshift>
 80088bc:	9907      	ldr	r1, [sp, #28]
 80088be:	9006      	str	r0, [sp, #24]
 80088c0:	f001 ffe8 	bl	800a894 <__mcmp>
 80088c4:	2800      	cmp	r0, #0
 80088c6:	dd6b      	ble.n	80089a0 <_strtod_l+0x924>
 80088c8:	9908      	ldr	r1, [sp, #32]
 80088ca:	003b      	movs	r3, r7
 80088cc:	4a38      	ldr	r2, [pc, #224]	; (80089b0 <_strtod_l+0x934>)
 80088ce:	2900      	cmp	r1, #0
 80088d0:	d100      	bne.n	80088d4 <_strtod_l+0x858>
 80088d2:	e092      	b.n	80089fa <_strtod_l+0x97e>
 80088d4:	0011      	movs	r1, r2
 80088d6:	20d6      	movs	r0, #214	; 0xd6
 80088d8:	4039      	ands	r1, r7
 80088da:	04c0      	lsls	r0, r0, #19
 80088dc:	4281      	cmp	r1, r0
 80088de:	dd00      	ble.n	80088e2 <_strtod_l+0x866>
 80088e0:	e08b      	b.n	80089fa <_strtod_l+0x97e>
 80088e2:	23dc      	movs	r3, #220	; 0xdc
 80088e4:	049b      	lsls	r3, r3, #18
 80088e6:	4299      	cmp	r1, r3
 80088e8:	dc00      	bgt.n	80088ec <_strtod_l+0x870>
 80088ea:	e6a4      	b.n	8008636 <_strtod_l+0x5ba>
 80088ec:	0030      	movs	r0, r6
 80088ee:	0039      	movs	r1, r7
 80088f0:	2200      	movs	r2, #0
 80088f2:	4b30      	ldr	r3, [pc, #192]	; (80089b4 <_strtod_l+0x938>)
 80088f4:	f7f9 fb48 	bl	8001f88 <__aeabi_dmul>
 80088f8:	0006      	movs	r6, r0
 80088fa:	000f      	movs	r7, r1
 80088fc:	4308      	orrs	r0, r1
 80088fe:	d000      	beq.n	8008902 <_strtod_l+0x886>
 8008900:	e62f      	b.n	8008562 <_strtod_l+0x4e6>
 8008902:	2322      	movs	r3, #34	; 0x22
 8008904:	9a05      	ldr	r2, [sp, #20]
 8008906:	6013      	str	r3, [r2, #0]
 8008908:	e62b      	b.n	8008562 <_strtod_l+0x4e6>
 800890a:	234b      	movs	r3, #75	; 0x4b
 800890c:	1a9a      	subs	r2, r3, r2
 800890e:	3b4c      	subs	r3, #76	; 0x4c
 8008910:	4093      	lsls	r3, r2
 8008912:	4019      	ands	r1, r3
 8008914:	000f      	movs	r7, r1
 8008916:	e6e0      	b.n	80086da <_strtod_l+0x65e>
 8008918:	2201      	movs	r2, #1
 800891a:	4252      	negs	r2, r2
 800891c:	409a      	lsls	r2, r3
 800891e:	4016      	ands	r6, r2
 8008920:	e6db      	b.n	80086da <_strtod_l+0x65e>
 8008922:	4925      	ldr	r1, [pc, #148]	; (80089b8 <_strtod_l+0x93c>)
 8008924:	1acb      	subs	r3, r1, r3
 8008926:	0001      	movs	r1, r0
 8008928:	4099      	lsls	r1, r3
 800892a:	9110      	str	r1, [sp, #64]	; 0x40
 800892c:	e741      	b.n	80087b2 <_strtod_l+0x736>
 800892e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008930:	9920      	ldr	r1, [sp, #128]	; 0x80
 8008932:	9805      	ldr	r0, [sp, #20]
 8008934:	f001 ff40 	bl	800a7b8 <__lshift>
 8008938:	9020      	str	r0, [sp, #128]	; 0x80
 800893a:	2800      	cmp	r0, #0
 800893c:	d000      	beq.n	8008940 <_strtod_l+0x8c4>
 800893e:	e76c      	b.n	800881a <_strtod_l+0x79e>
 8008940:	e606      	b.n	8008550 <_strtod_l+0x4d4>
 8008942:	970c      	str	r7, [sp, #48]	; 0x30
 8008944:	2800      	cmp	r0, #0
 8008946:	d176      	bne.n	8008a36 <_strtod_l+0x9ba>
 8008948:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800894a:	033b      	lsls	r3, r7, #12
 800894c:	0b1b      	lsrs	r3, r3, #12
 800894e:	2a00      	cmp	r2, #0
 8008950:	d038      	beq.n	80089c4 <_strtod_l+0x948>
 8008952:	4a1a      	ldr	r2, [pc, #104]	; (80089bc <_strtod_l+0x940>)
 8008954:	4293      	cmp	r3, r2
 8008956:	d138      	bne.n	80089ca <_strtod_l+0x94e>
 8008958:	2201      	movs	r2, #1
 800895a:	9b08      	ldr	r3, [sp, #32]
 800895c:	4252      	negs	r2, r2
 800895e:	0031      	movs	r1, r6
 8008960:	0010      	movs	r0, r2
 8008962:	2b00      	cmp	r3, #0
 8008964:	d00b      	beq.n	800897e <_strtod_l+0x902>
 8008966:	24d4      	movs	r4, #212	; 0xd4
 8008968:	4b11      	ldr	r3, [pc, #68]	; (80089b0 <_strtod_l+0x934>)
 800896a:	0010      	movs	r0, r2
 800896c:	403b      	ands	r3, r7
 800896e:	04e4      	lsls	r4, r4, #19
 8008970:	42a3      	cmp	r3, r4
 8008972:	d804      	bhi.n	800897e <_strtod_l+0x902>
 8008974:	306c      	adds	r0, #108	; 0x6c
 8008976:	0d1b      	lsrs	r3, r3, #20
 8008978:	1ac3      	subs	r3, r0, r3
 800897a:	409a      	lsls	r2, r3
 800897c:	0010      	movs	r0, r2
 800897e:	4281      	cmp	r1, r0
 8008980:	d123      	bne.n	80089ca <_strtod_l+0x94e>
 8008982:	4b0f      	ldr	r3, [pc, #60]	; (80089c0 <_strtod_l+0x944>)
 8008984:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008986:	429a      	cmp	r2, r3
 8008988:	d102      	bne.n	8008990 <_strtod_l+0x914>
 800898a:	1c4b      	adds	r3, r1, #1
 800898c:	d100      	bne.n	8008990 <_strtod_l+0x914>
 800898e:	e5df      	b.n	8008550 <_strtod_l+0x4d4>
 8008990:	4b07      	ldr	r3, [pc, #28]	; (80089b0 <_strtod_l+0x934>)
 8008992:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008994:	2600      	movs	r6, #0
 8008996:	401a      	ands	r2, r3
 8008998:	0013      	movs	r3, r2
 800899a:	2280      	movs	r2, #128	; 0x80
 800899c:	0352      	lsls	r2, r2, #13
 800899e:	189f      	adds	r7, r3, r2
 80089a0:	9b08      	ldr	r3, [sp, #32]
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d1a2      	bne.n	80088ec <_strtod_l+0x870>
 80089a6:	e5dc      	b.n	8008562 <_strtod_l+0x4e6>
 80089a8:	0800c6d8 	.word	0x0800c6d8
 80089ac:	fffffc02 	.word	0xfffffc02
 80089b0:	7ff00000 	.word	0x7ff00000
 80089b4:	39500000 	.word	0x39500000
 80089b8:	fffffbe2 	.word	0xfffffbe2
 80089bc:	000fffff 	.word	0x000fffff
 80089c0:	7fefffff 	.word	0x7fefffff
 80089c4:	4333      	orrs	r3, r6
 80089c6:	d100      	bne.n	80089ca <_strtod_l+0x94e>
 80089c8:	e77e      	b.n	80088c8 <_strtod_l+0x84c>
 80089ca:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d01d      	beq.n	8008a0c <_strtod_l+0x990>
 80089d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80089d2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80089d4:	4213      	tst	r3, r2
 80089d6:	d0e3      	beq.n	80089a0 <_strtod_l+0x924>
 80089d8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80089da:	0030      	movs	r0, r6
 80089dc:	0039      	movs	r1, r7
 80089de:	9a08      	ldr	r2, [sp, #32]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d017      	beq.n	8008a14 <_strtod_l+0x998>
 80089e4:	f7ff fb32 	bl	800804c <sulp>
 80089e8:	0002      	movs	r2, r0
 80089ea:	000b      	movs	r3, r1
 80089ec:	9812      	ldr	r0, [sp, #72]	; 0x48
 80089ee:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80089f0:	f7f8 fb8c 	bl	800110c <__aeabi_dadd>
 80089f4:	0006      	movs	r6, r0
 80089f6:	000f      	movs	r7, r1
 80089f8:	e7d2      	b.n	80089a0 <_strtod_l+0x924>
 80089fa:	2601      	movs	r6, #1
 80089fc:	4013      	ands	r3, r2
 80089fe:	4a99      	ldr	r2, [pc, #612]	; (8008c64 <_strtod_l+0xbe8>)
 8008a00:	4276      	negs	r6, r6
 8008a02:	189b      	adds	r3, r3, r2
 8008a04:	4a98      	ldr	r2, [pc, #608]	; (8008c68 <_strtod_l+0xbec>)
 8008a06:	431a      	orrs	r2, r3
 8008a08:	0017      	movs	r7, r2
 8008a0a:	e7c9      	b.n	80089a0 <_strtod_l+0x924>
 8008a0c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008a0e:	4233      	tst	r3, r6
 8008a10:	d0c6      	beq.n	80089a0 <_strtod_l+0x924>
 8008a12:	e7e1      	b.n	80089d8 <_strtod_l+0x95c>
 8008a14:	f7ff fb1a 	bl	800804c <sulp>
 8008a18:	0002      	movs	r2, r0
 8008a1a:	000b      	movs	r3, r1
 8008a1c:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008a1e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008a20:	f7f9 fd1e 	bl	8002460 <__aeabi_dsub>
 8008a24:	2200      	movs	r2, #0
 8008a26:	2300      	movs	r3, #0
 8008a28:	0006      	movs	r6, r0
 8008a2a:	000f      	movs	r7, r1
 8008a2c:	f7f7 fd14 	bl	8000458 <__aeabi_dcmpeq>
 8008a30:	2800      	cmp	r0, #0
 8008a32:	d0b5      	beq.n	80089a0 <_strtod_l+0x924>
 8008a34:	e5ff      	b.n	8008636 <_strtod_l+0x5ba>
 8008a36:	9907      	ldr	r1, [sp, #28]
 8008a38:	9806      	ldr	r0, [sp, #24]
 8008a3a:	f002 f8b7 	bl	800abac <__ratio>
 8008a3e:	2380      	movs	r3, #128	; 0x80
 8008a40:	2200      	movs	r2, #0
 8008a42:	05db      	lsls	r3, r3, #23
 8008a44:	0004      	movs	r4, r0
 8008a46:	000d      	movs	r5, r1
 8008a48:	f7f7 fd16 	bl	8000478 <__aeabi_dcmple>
 8008a4c:	2800      	cmp	r0, #0
 8008a4e:	d075      	beq.n	8008b3c <_strtod_l+0xac0>
 8008a50:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d047      	beq.n	8008ae6 <_strtod_l+0xa6a>
 8008a56:	2300      	movs	r3, #0
 8008a58:	4c84      	ldr	r4, [pc, #528]	; (8008c6c <_strtod_l+0xbf0>)
 8008a5a:	2500      	movs	r5, #0
 8008a5c:	9310      	str	r3, [sp, #64]	; 0x40
 8008a5e:	9411      	str	r4, [sp, #68]	; 0x44
 8008a60:	4c82      	ldr	r4, [pc, #520]	; (8008c6c <_strtod_l+0xbf0>)
 8008a62:	4a83      	ldr	r2, [pc, #524]	; (8008c70 <_strtod_l+0xbf4>)
 8008a64:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008a66:	4013      	ands	r3, r2
 8008a68:	9314      	str	r3, [sp, #80]	; 0x50
 8008a6a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008a6c:	4b81      	ldr	r3, [pc, #516]	; (8008c74 <_strtod_l+0xbf8>)
 8008a6e:	429a      	cmp	r2, r3
 8008a70:	d000      	beq.n	8008a74 <_strtod_l+0x9f8>
 8008a72:	e0ac      	b.n	8008bce <_strtod_l+0xb52>
 8008a74:	4a80      	ldr	r2, [pc, #512]	; (8008c78 <_strtod_l+0xbfc>)
 8008a76:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008a78:	4694      	mov	ip, r2
 8008a7a:	4463      	add	r3, ip
 8008a7c:	001f      	movs	r7, r3
 8008a7e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008a80:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008a82:	0030      	movs	r0, r6
 8008a84:	0039      	movs	r1, r7
 8008a86:	920c      	str	r2, [sp, #48]	; 0x30
 8008a88:	930d      	str	r3, [sp, #52]	; 0x34
 8008a8a:	f001 ffb7 	bl	800a9fc <__ulp>
 8008a8e:	0002      	movs	r2, r0
 8008a90:	000b      	movs	r3, r1
 8008a92:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008a94:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008a96:	f7f9 fa77 	bl	8001f88 <__aeabi_dmul>
 8008a9a:	0032      	movs	r2, r6
 8008a9c:	003b      	movs	r3, r7
 8008a9e:	f7f8 fb35 	bl	800110c <__aeabi_dadd>
 8008aa2:	4a73      	ldr	r2, [pc, #460]	; (8008c70 <_strtod_l+0xbf4>)
 8008aa4:	4b75      	ldr	r3, [pc, #468]	; (8008c7c <_strtod_l+0xc00>)
 8008aa6:	0006      	movs	r6, r0
 8008aa8:	400a      	ands	r2, r1
 8008aaa:	429a      	cmp	r2, r3
 8008aac:	d95e      	bls.n	8008b6c <_strtod_l+0xaf0>
 8008aae:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008ab0:	4b73      	ldr	r3, [pc, #460]	; (8008c80 <_strtod_l+0xc04>)
 8008ab2:	429a      	cmp	r2, r3
 8008ab4:	d103      	bne.n	8008abe <_strtod_l+0xa42>
 8008ab6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008ab8:	3301      	adds	r3, #1
 8008aba:	d100      	bne.n	8008abe <_strtod_l+0xa42>
 8008abc:	e548      	b.n	8008550 <_strtod_l+0x4d4>
 8008abe:	2601      	movs	r6, #1
 8008ac0:	4f6f      	ldr	r7, [pc, #444]	; (8008c80 <_strtod_l+0xc04>)
 8008ac2:	4276      	negs	r6, r6
 8008ac4:	9920      	ldr	r1, [sp, #128]	; 0x80
 8008ac6:	9805      	ldr	r0, [sp, #20]
 8008ac8:	f001 fc58 	bl	800a37c <_Bfree>
 8008acc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008ace:	9805      	ldr	r0, [sp, #20]
 8008ad0:	f001 fc54 	bl	800a37c <_Bfree>
 8008ad4:	9907      	ldr	r1, [sp, #28]
 8008ad6:	9805      	ldr	r0, [sp, #20]
 8008ad8:	f001 fc50 	bl	800a37c <_Bfree>
 8008adc:	9906      	ldr	r1, [sp, #24]
 8008ade:	9805      	ldr	r0, [sp, #20]
 8008ae0:	f001 fc4c 	bl	800a37c <_Bfree>
 8008ae4:	e61d      	b.n	8008722 <_strtod_l+0x6a6>
 8008ae6:	2e00      	cmp	r6, #0
 8008ae8:	d11c      	bne.n	8008b24 <_strtod_l+0xaa8>
 8008aea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008aec:	031b      	lsls	r3, r3, #12
 8008aee:	d11f      	bne.n	8008b30 <_strtod_l+0xab4>
 8008af0:	2200      	movs	r2, #0
 8008af2:	0020      	movs	r0, r4
 8008af4:	0029      	movs	r1, r5
 8008af6:	4b5d      	ldr	r3, [pc, #372]	; (8008c6c <_strtod_l+0xbf0>)
 8008af8:	f7f7 fcb4 	bl	8000464 <__aeabi_dcmplt>
 8008afc:	2800      	cmp	r0, #0
 8008afe:	d11a      	bne.n	8008b36 <_strtod_l+0xaba>
 8008b00:	0020      	movs	r0, r4
 8008b02:	0029      	movs	r1, r5
 8008b04:	2200      	movs	r2, #0
 8008b06:	4b5f      	ldr	r3, [pc, #380]	; (8008c84 <_strtod_l+0xc08>)
 8008b08:	f7f9 fa3e 	bl	8001f88 <__aeabi_dmul>
 8008b0c:	0005      	movs	r5, r0
 8008b0e:	000c      	movs	r4, r1
 8008b10:	2380      	movs	r3, #128	; 0x80
 8008b12:	061b      	lsls	r3, r3, #24
 8008b14:	18e3      	adds	r3, r4, r3
 8008b16:	951c      	str	r5, [sp, #112]	; 0x70
 8008b18:	931d      	str	r3, [sp, #116]	; 0x74
 8008b1a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8008b1c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008b1e:	9210      	str	r2, [sp, #64]	; 0x40
 8008b20:	9311      	str	r3, [sp, #68]	; 0x44
 8008b22:	e79e      	b.n	8008a62 <_strtod_l+0x9e6>
 8008b24:	2e01      	cmp	r6, #1
 8008b26:	d103      	bne.n	8008b30 <_strtod_l+0xab4>
 8008b28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d100      	bne.n	8008b30 <_strtod_l+0xab4>
 8008b2e:	e582      	b.n	8008636 <_strtod_l+0x5ba>
 8008b30:	2300      	movs	r3, #0
 8008b32:	4c55      	ldr	r4, [pc, #340]	; (8008c88 <_strtod_l+0xc0c>)
 8008b34:	e791      	b.n	8008a5a <_strtod_l+0x9de>
 8008b36:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008b38:	4c52      	ldr	r4, [pc, #328]	; (8008c84 <_strtod_l+0xc08>)
 8008b3a:	e7e9      	b.n	8008b10 <_strtod_l+0xa94>
 8008b3c:	2200      	movs	r2, #0
 8008b3e:	0020      	movs	r0, r4
 8008b40:	0029      	movs	r1, r5
 8008b42:	4b50      	ldr	r3, [pc, #320]	; (8008c84 <_strtod_l+0xc08>)
 8008b44:	f7f9 fa20 	bl	8001f88 <__aeabi_dmul>
 8008b48:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008b4a:	0005      	movs	r5, r0
 8008b4c:	000b      	movs	r3, r1
 8008b4e:	000c      	movs	r4, r1
 8008b50:	2a00      	cmp	r2, #0
 8008b52:	d107      	bne.n	8008b64 <_strtod_l+0xae8>
 8008b54:	2280      	movs	r2, #128	; 0x80
 8008b56:	0612      	lsls	r2, r2, #24
 8008b58:	188b      	adds	r3, r1, r2
 8008b5a:	9016      	str	r0, [sp, #88]	; 0x58
 8008b5c:	9317      	str	r3, [sp, #92]	; 0x5c
 8008b5e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008b60:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008b62:	e7dc      	b.n	8008b1e <_strtod_l+0xaa2>
 8008b64:	0002      	movs	r2, r0
 8008b66:	9216      	str	r2, [sp, #88]	; 0x58
 8008b68:	9317      	str	r3, [sp, #92]	; 0x5c
 8008b6a:	e7f8      	b.n	8008b5e <_strtod_l+0xae2>
 8008b6c:	23d4      	movs	r3, #212	; 0xd4
 8008b6e:	049b      	lsls	r3, r3, #18
 8008b70:	18cf      	adds	r7, r1, r3
 8008b72:	9b08      	ldr	r3, [sp, #32]
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d1a5      	bne.n	8008ac4 <_strtod_l+0xa48>
 8008b78:	4b3d      	ldr	r3, [pc, #244]	; (8008c70 <_strtod_l+0xbf4>)
 8008b7a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008b7c:	403b      	ands	r3, r7
 8008b7e:	429a      	cmp	r2, r3
 8008b80:	d1a0      	bne.n	8008ac4 <_strtod_l+0xa48>
 8008b82:	0028      	movs	r0, r5
 8008b84:	0021      	movs	r1, r4
 8008b86:	f7f7 fced 	bl	8000564 <__aeabi_d2lz>
 8008b8a:	f7f7 fd27 	bl	80005dc <__aeabi_l2d>
 8008b8e:	0002      	movs	r2, r0
 8008b90:	000b      	movs	r3, r1
 8008b92:	0028      	movs	r0, r5
 8008b94:	0021      	movs	r1, r4
 8008b96:	f7f9 fc63 	bl	8002460 <__aeabi_dsub>
 8008b9a:	033b      	lsls	r3, r7, #12
 8008b9c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008b9e:	0b1b      	lsrs	r3, r3, #12
 8008ba0:	4333      	orrs	r3, r6
 8008ba2:	4313      	orrs	r3, r2
 8008ba4:	0004      	movs	r4, r0
 8008ba6:	000d      	movs	r5, r1
 8008ba8:	4a38      	ldr	r2, [pc, #224]	; (8008c8c <_strtod_l+0xc10>)
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d055      	beq.n	8008c5a <_strtod_l+0xbde>
 8008bae:	4b38      	ldr	r3, [pc, #224]	; (8008c90 <_strtod_l+0xc14>)
 8008bb0:	f7f7 fc58 	bl	8000464 <__aeabi_dcmplt>
 8008bb4:	2800      	cmp	r0, #0
 8008bb6:	d000      	beq.n	8008bba <_strtod_l+0xb3e>
 8008bb8:	e4d3      	b.n	8008562 <_strtod_l+0x4e6>
 8008bba:	0020      	movs	r0, r4
 8008bbc:	0029      	movs	r1, r5
 8008bbe:	4a35      	ldr	r2, [pc, #212]	; (8008c94 <_strtod_l+0xc18>)
 8008bc0:	4b30      	ldr	r3, [pc, #192]	; (8008c84 <_strtod_l+0xc08>)
 8008bc2:	f7f7 fc63 	bl	800048c <__aeabi_dcmpgt>
 8008bc6:	2800      	cmp	r0, #0
 8008bc8:	d100      	bne.n	8008bcc <_strtod_l+0xb50>
 8008bca:	e77b      	b.n	8008ac4 <_strtod_l+0xa48>
 8008bcc:	e4c9      	b.n	8008562 <_strtod_l+0x4e6>
 8008bce:	9b08      	ldr	r3, [sp, #32]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d02b      	beq.n	8008c2c <_strtod_l+0xbb0>
 8008bd4:	23d4      	movs	r3, #212	; 0xd4
 8008bd6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008bd8:	04db      	lsls	r3, r3, #19
 8008bda:	429a      	cmp	r2, r3
 8008bdc:	d826      	bhi.n	8008c2c <_strtod_l+0xbb0>
 8008bde:	0028      	movs	r0, r5
 8008be0:	0021      	movs	r1, r4
 8008be2:	4a2d      	ldr	r2, [pc, #180]	; (8008c98 <_strtod_l+0xc1c>)
 8008be4:	4b2d      	ldr	r3, [pc, #180]	; (8008c9c <_strtod_l+0xc20>)
 8008be6:	f7f7 fc47 	bl	8000478 <__aeabi_dcmple>
 8008bea:	2800      	cmp	r0, #0
 8008bec:	d017      	beq.n	8008c1e <_strtod_l+0xba2>
 8008bee:	0028      	movs	r0, r5
 8008bf0:	0021      	movs	r1, r4
 8008bf2:	f7f7 fc99 	bl	8000528 <__aeabi_d2uiz>
 8008bf6:	2800      	cmp	r0, #0
 8008bf8:	d100      	bne.n	8008bfc <_strtod_l+0xb80>
 8008bfa:	3001      	adds	r0, #1
 8008bfc:	f7fa f846 	bl	8002c8c <__aeabi_ui2d>
 8008c00:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008c02:	0005      	movs	r5, r0
 8008c04:	000b      	movs	r3, r1
 8008c06:	000c      	movs	r4, r1
 8008c08:	2a00      	cmp	r2, #0
 8008c0a:	d122      	bne.n	8008c52 <_strtod_l+0xbd6>
 8008c0c:	2280      	movs	r2, #128	; 0x80
 8008c0e:	0612      	lsls	r2, r2, #24
 8008c10:	188b      	adds	r3, r1, r2
 8008c12:	9018      	str	r0, [sp, #96]	; 0x60
 8008c14:	9319      	str	r3, [sp, #100]	; 0x64
 8008c16:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008c18:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008c1a:	9210      	str	r2, [sp, #64]	; 0x40
 8008c1c:	9311      	str	r3, [sp, #68]	; 0x44
 8008c1e:	22d6      	movs	r2, #214	; 0xd6
 8008c20:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008c22:	04d2      	lsls	r2, r2, #19
 8008c24:	189b      	adds	r3, r3, r2
 8008c26:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008c28:	1a9b      	subs	r3, r3, r2
 8008c2a:	9311      	str	r3, [sp, #68]	; 0x44
 8008c2c:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008c2e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008c30:	9e10      	ldr	r6, [sp, #64]	; 0x40
 8008c32:	9f11      	ldr	r7, [sp, #68]	; 0x44
 8008c34:	f001 fee2 	bl	800a9fc <__ulp>
 8008c38:	0002      	movs	r2, r0
 8008c3a:	000b      	movs	r3, r1
 8008c3c:	0030      	movs	r0, r6
 8008c3e:	0039      	movs	r1, r7
 8008c40:	f7f9 f9a2 	bl	8001f88 <__aeabi_dmul>
 8008c44:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008c46:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008c48:	f7f8 fa60 	bl	800110c <__aeabi_dadd>
 8008c4c:	0006      	movs	r6, r0
 8008c4e:	000f      	movs	r7, r1
 8008c50:	e78f      	b.n	8008b72 <_strtod_l+0xaf6>
 8008c52:	0002      	movs	r2, r0
 8008c54:	9218      	str	r2, [sp, #96]	; 0x60
 8008c56:	9319      	str	r3, [sp, #100]	; 0x64
 8008c58:	e7dd      	b.n	8008c16 <_strtod_l+0xb9a>
 8008c5a:	4b11      	ldr	r3, [pc, #68]	; (8008ca0 <_strtod_l+0xc24>)
 8008c5c:	f7f7 fc02 	bl	8000464 <__aeabi_dcmplt>
 8008c60:	e7b1      	b.n	8008bc6 <_strtod_l+0xb4a>
 8008c62:	46c0      	nop			; (mov r8, r8)
 8008c64:	fff00000 	.word	0xfff00000
 8008c68:	000fffff 	.word	0x000fffff
 8008c6c:	3ff00000 	.word	0x3ff00000
 8008c70:	7ff00000 	.word	0x7ff00000
 8008c74:	7fe00000 	.word	0x7fe00000
 8008c78:	fcb00000 	.word	0xfcb00000
 8008c7c:	7c9fffff 	.word	0x7c9fffff
 8008c80:	7fefffff 	.word	0x7fefffff
 8008c84:	3fe00000 	.word	0x3fe00000
 8008c88:	bff00000 	.word	0xbff00000
 8008c8c:	94a03595 	.word	0x94a03595
 8008c90:	3fdfffff 	.word	0x3fdfffff
 8008c94:	35afe535 	.word	0x35afe535
 8008c98:	ffc00000 	.word	0xffc00000
 8008c9c:	41dfffff 	.word	0x41dfffff
 8008ca0:	3fcfffff 	.word	0x3fcfffff

08008ca4 <_strtod_r>:
 8008ca4:	b510      	push	{r4, lr}
 8008ca6:	4b02      	ldr	r3, [pc, #8]	; (8008cb0 <_strtod_r+0xc>)
 8008ca8:	f7ff f9e8 	bl	800807c <_strtod_l>
 8008cac:	bd10      	pop	{r4, pc}
 8008cae:	46c0      	nop			; (mov r8, r8)
 8008cb0:	200000bc 	.word	0x200000bc

08008cb4 <_strtol_l.constprop.0>:
 8008cb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008cb6:	b087      	sub	sp, #28
 8008cb8:	001e      	movs	r6, r3
 8008cba:	9005      	str	r0, [sp, #20]
 8008cbc:	9101      	str	r1, [sp, #4]
 8008cbe:	9202      	str	r2, [sp, #8]
 8008cc0:	2b01      	cmp	r3, #1
 8008cc2:	d045      	beq.n	8008d50 <_strtol_l.constprop.0+0x9c>
 8008cc4:	000b      	movs	r3, r1
 8008cc6:	2e24      	cmp	r6, #36	; 0x24
 8008cc8:	d842      	bhi.n	8008d50 <_strtol_l.constprop.0+0x9c>
 8008cca:	4a3f      	ldr	r2, [pc, #252]	; (8008dc8 <_strtol_l.constprop.0+0x114>)
 8008ccc:	2108      	movs	r1, #8
 8008cce:	4694      	mov	ip, r2
 8008cd0:	001a      	movs	r2, r3
 8008cd2:	4660      	mov	r0, ip
 8008cd4:	7814      	ldrb	r4, [r2, #0]
 8008cd6:	3301      	adds	r3, #1
 8008cd8:	5d00      	ldrb	r0, [r0, r4]
 8008cda:	001d      	movs	r5, r3
 8008cdc:	0007      	movs	r7, r0
 8008cde:	400f      	ands	r7, r1
 8008ce0:	4208      	tst	r0, r1
 8008ce2:	d1f5      	bne.n	8008cd0 <_strtol_l.constprop.0+0x1c>
 8008ce4:	2c2d      	cmp	r4, #45	; 0x2d
 8008ce6:	d13a      	bne.n	8008d5e <_strtol_l.constprop.0+0xaa>
 8008ce8:	2701      	movs	r7, #1
 8008cea:	781c      	ldrb	r4, [r3, #0]
 8008cec:	1c95      	adds	r5, r2, #2
 8008cee:	2e00      	cmp	r6, #0
 8008cf0:	d065      	beq.n	8008dbe <_strtol_l.constprop.0+0x10a>
 8008cf2:	2e10      	cmp	r6, #16
 8008cf4:	d109      	bne.n	8008d0a <_strtol_l.constprop.0+0x56>
 8008cf6:	2c30      	cmp	r4, #48	; 0x30
 8008cf8:	d107      	bne.n	8008d0a <_strtol_l.constprop.0+0x56>
 8008cfa:	2220      	movs	r2, #32
 8008cfc:	782b      	ldrb	r3, [r5, #0]
 8008cfe:	4393      	bics	r3, r2
 8008d00:	2b58      	cmp	r3, #88	; 0x58
 8008d02:	d157      	bne.n	8008db4 <_strtol_l.constprop.0+0x100>
 8008d04:	2610      	movs	r6, #16
 8008d06:	786c      	ldrb	r4, [r5, #1]
 8008d08:	3502      	adds	r5, #2
 8008d0a:	4b30      	ldr	r3, [pc, #192]	; (8008dcc <_strtol_l.constprop.0+0x118>)
 8008d0c:	0031      	movs	r1, r6
 8008d0e:	18fb      	adds	r3, r7, r3
 8008d10:	0018      	movs	r0, r3
 8008d12:	9303      	str	r3, [sp, #12]
 8008d14:	f7f7 faa0 	bl	8000258 <__aeabi_uidivmod>
 8008d18:	2300      	movs	r3, #0
 8008d1a:	2201      	movs	r2, #1
 8008d1c:	4684      	mov	ip, r0
 8008d1e:	0018      	movs	r0, r3
 8008d20:	9104      	str	r1, [sp, #16]
 8008d22:	4252      	negs	r2, r2
 8008d24:	0021      	movs	r1, r4
 8008d26:	3930      	subs	r1, #48	; 0x30
 8008d28:	2909      	cmp	r1, #9
 8008d2a:	d81d      	bhi.n	8008d68 <_strtol_l.constprop.0+0xb4>
 8008d2c:	000c      	movs	r4, r1
 8008d2e:	42a6      	cmp	r6, r4
 8008d30:	dd28      	ble.n	8008d84 <_strtol_l.constprop.0+0xd0>
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	db24      	blt.n	8008d80 <_strtol_l.constprop.0+0xcc>
 8008d36:	0013      	movs	r3, r2
 8008d38:	4584      	cmp	ip, r0
 8008d3a:	d306      	bcc.n	8008d4a <_strtol_l.constprop.0+0x96>
 8008d3c:	d102      	bne.n	8008d44 <_strtol_l.constprop.0+0x90>
 8008d3e:	9904      	ldr	r1, [sp, #16]
 8008d40:	42a1      	cmp	r1, r4
 8008d42:	db02      	blt.n	8008d4a <_strtol_l.constprop.0+0x96>
 8008d44:	2301      	movs	r3, #1
 8008d46:	4370      	muls	r0, r6
 8008d48:	1820      	adds	r0, r4, r0
 8008d4a:	782c      	ldrb	r4, [r5, #0]
 8008d4c:	3501      	adds	r5, #1
 8008d4e:	e7e9      	b.n	8008d24 <_strtol_l.constprop.0+0x70>
 8008d50:	f7fe f90a 	bl	8006f68 <__errno>
 8008d54:	2316      	movs	r3, #22
 8008d56:	6003      	str	r3, [r0, #0]
 8008d58:	2000      	movs	r0, #0
 8008d5a:	b007      	add	sp, #28
 8008d5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d5e:	2c2b      	cmp	r4, #43	; 0x2b
 8008d60:	d1c5      	bne.n	8008cee <_strtol_l.constprop.0+0x3a>
 8008d62:	781c      	ldrb	r4, [r3, #0]
 8008d64:	1c95      	adds	r5, r2, #2
 8008d66:	e7c2      	b.n	8008cee <_strtol_l.constprop.0+0x3a>
 8008d68:	0021      	movs	r1, r4
 8008d6a:	3941      	subs	r1, #65	; 0x41
 8008d6c:	2919      	cmp	r1, #25
 8008d6e:	d801      	bhi.n	8008d74 <_strtol_l.constprop.0+0xc0>
 8008d70:	3c37      	subs	r4, #55	; 0x37
 8008d72:	e7dc      	b.n	8008d2e <_strtol_l.constprop.0+0x7a>
 8008d74:	0021      	movs	r1, r4
 8008d76:	3961      	subs	r1, #97	; 0x61
 8008d78:	2919      	cmp	r1, #25
 8008d7a:	d803      	bhi.n	8008d84 <_strtol_l.constprop.0+0xd0>
 8008d7c:	3c57      	subs	r4, #87	; 0x57
 8008d7e:	e7d6      	b.n	8008d2e <_strtol_l.constprop.0+0x7a>
 8008d80:	0013      	movs	r3, r2
 8008d82:	e7e2      	b.n	8008d4a <_strtol_l.constprop.0+0x96>
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	da09      	bge.n	8008d9c <_strtol_l.constprop.0+0xe8>
 8008d88:	2322      	movs	r3, #34	; 0x22
 8008d8a:	9a05      	ldr	r2, [sp, #20]
 8008d8c:	9803      	ldr	r0, [sp, #12]
 8008d8e:	6013      	str	r3, [r2, #0]
 8008d90:	9b02      	ldr	r3, [sp, #8]
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d0e1      	beq.n	8008d5a <_strtol_l.constprop.0+0xa6>
 8008d96:	1e6b      	subs	r3, r5, #1
 8008d98:	9301      	str	r3, [sp, #4]
 8008d9a:	e007      	b.n	8008dac <_strtol_l.constprop.0+0xf8>
 8008d9c:	2f00      	cmp	r7, #0
 8008d9e:	d000      	beq.n	8008da2 <_strtol_l.constprop.0+0xee>
 8008da0:	4240      	negs	r0, r0
 8008da2:	9a02      	ldr	r2, [sp, #8]
 8008da4:	2a00      	cmp	r2, #0
 8008da6:	d0d8      	beq.n	8008d5a <_strtol_l.constprop.0+0xa6>
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d1f4      	bne.n	8008d96 <_strtol_l.constprop.0+0xe2>
 8008dac:	9b02      	ldr	r3, [sp, #8]
 8008dae:	9a01      	ldr	r2, [sp, #4]
 8008db0:	601a      	str	r2, [r3, #0]
 8008db2:	e7d2      	b.n	8008d5a <_strtol_l.constprop.0+0xa6>
 8008db4:	2430      	movs	r4, #48	; 0x30
 8008db6:	2e00      	cmp	r6, #0
 8008db8:	d1a7      	bne.n	8008d0a <_strtol_l.constprop.0+0x56>
 8008dba:	3608      	adds	r6, #8
 8008dbc:	e7a5      	b.n	8008d0a <_strtol_l.constprop.0+0x56>
 8008dbe:	2c30      	cmp	r4, #48	; 0x30
 8008dc0:	d09b      	beq.n	8008cfa <_strtol_l.constprop.0+0x46>
 8008dc2:	260a      	movs	r6, #10
 8008dc4:	e7a1      	b.n	8008d0a <_strtol_l.constprop.0+0x56>
 8008dc6:	46c0      	nop			; (mov r8, r8)
 8008dc8:	0800c701 	.word	0x0800c701
 8008dcc:	7fffffff 	.word	0x7fffffff

08008dd0 <_strtol_r>:
 8008dd0:	b510      	push	{r4, lr}
 8008dd2:	f7ff ff6f 	bl	8008cb4 <_strtol_l.constprop.0>
 8008dd6:	bd10      	pop	{r4, pc}

08008dd8 <_write_r>:
 8008dd8:	b570      	push	{r4, r5, r6, lr}
 8008dda:	0004      	movs	r4, r0
 8008ddc:	0008      	movs	r0, r1
 8008dde:	0011      	movs	r1, r2
 8008de0:	001a      	movs	r2, r3
 8008de2:	2300      	movs	r3, #0
 8008de4:	4d05      	ldr	r5, [pc, #20]	; (8008dfc <_write_r+0x24>)
 8008de6:	602b      	str	r3, [r5, #0]
 8008de8:	f7fb f983 	bl	80040f2 <_write>
 8008dec:	1c43      	adds	r3, r0, #1
 8008dee:	d103      	bne.n	8008df8 <_write_r+0x20>
 8008df0:	682b      	ldr	r3, [r5, #0]
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d000      	beq.n	8008df8 <_write_r+0x20>
 8008df6:	6023      	str	r3, [r4, #0]
 8008df8:	bd70      	pop	{r4, r5, r6, pc}
 8008dfa:	46c0      	nop			; (mov r8, r8)
 8008dfc:	200009e0 	.word	0x200009e0

08008e00 <_close_r>:
 8008e00:	2300      	movs	r3, #0
 8008e02:	b570      	push	{r4, r5, r6, lr}
 8008e04:	4d06      	ldr	r5, [pc, #24]	; (8008e20 <_close_r+0x20>)
 8008e06:	0004      	movs	r4, r0
 8008e08:	0008      	movs	r0, r1
 8008e0a:	602b      	str	r3, [r5, #0]
 8008e0c:	f7fb f98d 	bl	800412a <_close>
 8008e10:	1c43      	adds	r3, r0, #1
 8008e12:	d103      	bne.n	8008e1c <_close_r+0x1c>
 8008e14:	682b      	ldr	r3, [r5, #0]
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d000      	beq.n	8008e1c <_close_r+0x1c>
 8008e1a:	6023      	str	r3, [r4, #0]
 8008e1c:	bd70      	pop	{r4, r5, r6, pc}
 8008e1e:	46c0      	nop			; (mov r8, r8)
 8008e20:	200009e0 	.word	0x200009e0

08008e24 <quorem>:
 8008e24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008e26:	0006      	movs	r6, r0
 8008e28:	690b      	ldr	r3, [r1, #16]
 8008e2a:	6932      	ldr	r2, [r6, #16]
 8008e2c:	b087      	sub	sp, #28
 8008e2e:	2000      	movs	r0, #0
 8008e30:	9103      	str	r1, [sp, #12]
 8008e32:	429a      	cmp	r2, r3
 8008e34:	db65      	blt.n	8008f02 <quorem+0xde>
 8008e36:	3b01      	subs	r3, #1
 8008e38:	009c      	lsls	r4, r3, #2
 8008e3a:	9300      	str	r3, [sp, #0]
 8008e3c:	000b      	movs	r3, r1
 8008e3e:	3314      	adds	r3, #20
 8008e40:	9305      	str	r3, [sp, #20]
 8008e42:	191b      	adds	r3, r3, r4
 8008e44:	9304      	str	r3, [sp, #16]
 8008e46:	0033      	movs	r3, r6
 8008e48:	3314      	adds	r3, #20
 8008e4a:	9302      	str	r3, [sp, #8]
 8008e4c:	191c      	adds	r4, r3, r4
 8008e4e:	9b04      	ldr	r3, [sp, #16]
 8008e50:	6827      	ldr	r7, [r4, #0]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	0038      	movs	r0, r7
 8008e56:	1c5d      	adds	r5, r3, #1
 8008e58:	0029      	movs	r1, r5
 8008e5a:	9301      	str	r3, [sp, #4]
 8008e5c:	f7f7 f976 	bl	800014c <__udivsi3>
 8008e60:	9001      	str	r0, [sp, #4]
 8008e62:	42af      	cmp	r7, r5
 8008e64:	d324      	bcc.n	8008eb0 <quorem+0x8c>
 8008e66:	2500      	movs	r5, #0
 8008e68:	46ac      	mov	ip, r5
 8008e6a:	9802      	ldr	r0, [sp, #8]
 8008e6c:	9f05      	ldr	r7, [sp, #20]
 8008e6e:	cf08      	ldmia	r7!, {r3}
 8008e70:	9a01      	ldr	r2, [sp, #4]
 8008e72:	b299      	uxth	r1, r3
 8008e74:	4351      	muls	r1, r2
 8008e76:	0c1b      	lsrs	r3, r3, #16
 8008e78:	4353      	muls	r3, r2
 8008e7a:	1949      	adds	r1, r1, r5
 8008e7c:	0c0a      	lsrs	r2, r1, #16
 8008e7e:	189b      	adds	r3, r3, r2
 8008e80:	6802      	ldr	r2, [r0, #0]
 8008e82:	b289      	uxth	r1, r1
 8008e84:	b292      	uxth	r2, r2
 8008e86:	4462      	add	r2, ip
 8008e88:	1a52      	subs	r2, r2, r1
 8008e8a:	6801      	ldr	r1, [r0, #0]
 8008e8c:	0c1d      	lsrs	r5, r3, #16
 8008e8e:	0c09      	lsrs	r1, r1, #16
 8008e90:	b29b      	uxth	r3, r3
 8008e92:	1acb      	subs	r3, r1, r3
 8008e94:	1411      	asrs	r1, r2, #16
 8008e96:	185b      	adds	r3, r3, r1
 8008e98:	1419      	asrs	r1, r3, #16
 8008e9a:	b292      	uxth	r2, r2
 8008e9c:	041b      	lsls	r3, r3, #16
 8008e9e:	431a      	orrs	r2, r3
 8008ea0:	9b04      	ldr	r3, [sp, #16]
 8008ea2:	468c      	mov	ip, r1
 8008ea4:	c004      	stmia	r0!, {r2}
 8008ea6:	42bb      	cmp	r3, r7
 8008ea8:	d2e1      	bcs.n	8008e6e <quorem+0x4a>
 8008eaa:	6823      	ldr	r3, [r4, #0]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d030      	beq.n	8008f12 <quorem+0xee>
 8008eb0:	0030      	movs	r0, r6
 8008eb2:	9903      	ldr	r1, [sp, #12]
 8008eb4:	f001 fcee 	bl	800a894 <__mcmp>
 8008eb8:	2800      	cmp	r0, #0
 8008eba:	db21      	blt.n	8008f00 <quorem+0xdc>
 8008ebc:	0030      	movs	r0, r6
 8008ebe:	2400      	movs	r4, #0
 8008ec0:	9b01      	ldr	r3, [sp, #4]
 8008ec2:	9903      	ldr	r1, [sp, #12]
 8008ec4:	3301      	adds	r3, #1
 8008ec6:	9301      	str	r3, [sp, #4]
 8008ec8:	3014      	adds	r0, #20
 8008eca:	3114      	adds	r1, #20
 8008ecc:	6803      	ldr	r3, [r0, #0]
 8008ece:	c920      	ldmia	r1!, {r5}
 8008ed0:	b29a      	uxth	r2, r3
 8008ed2:	1914      	adds	r4, r2, r4
 8008ed4:	b2aa      	uxth	r2, r5
 8008ed6:	1aa2      	subs	r2, r4, r2
 8008ed8:	0c1b      	lsrs	r3, r3, #16
 8008eda:	0c2d      	lsrs	r5, r5, #16
 8008edc:	1414      	asrs	r4, r2, #16
 8008ede:	1b5b      	subs	r3, r3, r5
 8008ee0:	191b      	adds	r3, r3, r4
 8008ee2:	141c      	asrs	r4, r3, #16
 8008ee4:	b292      	uxth	r2, r2
 8008ee6:	041b      	lsls	r3, r3, #16
 8008ee8:	4313      	orrs	r3, r2
 8008eea:	c008      	stmia	r0!, {r3}
 8008eec:	9b04      	ldr	r3, [sp, #16]
 8008eee:	428b      	cmp	r3, r1
 8008ef0:	d2ec      	bcs.n	8008ecc <quorem+0xa8>
 8008ef2:	9b00      	ldr	r3, [sp, #0]
 8008ef4:	9a02      	ldr	r2, [sp, #8]
 8008ef6:	009b      	lsls	r3, r3, #2
 8008ef8:	18d3      	adds	r3, r2, r3
 8008efa:	681a      	ldr	r2, [r3, #0]
 8008efc:	2a00      	cmp	r2, #0
 8008efe:	d015      	beq.n	8008f2c <quorem+0x108>
 8008f00:	9801      	ldr	r0, [sp, #4]
 8008f02:	b007      	add	sp, #28
 8008f04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f06:	6823      	ldr	r3, [r4, #0]
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d106      	bne.n	8008f1a <quorem+0xf6>
 8008f0c:	9b00      	ldr	r3, [sp, #0]
 8008f0e:	3b01      	subs	r3, #1
 8008f10:	9300      	str	r3, [sp, #0]
 8008f12:	9b02      	ldr	r3, [sp, #8]
 8008f14:	3c04      	subs	r4, #4
 8008f16:	42a3      	cmp	r3, r4
 8008f18:	d3f5      	bcc.n	8008f06 <quorem+0xe2>
 8008f1a:	9b00      	ldr	r3, [sp, #0]
 8008f1c:	6133      	str	r3, [r6, #16]
 8008f1e:	e7c7      	b.n	8008eb0 <quorem+0x8c>
 8008f20:	681a      	ldr	r2, [r3, #0]
 8008f22:	2a00      	cmp	r2, #0
 8008f24:	d106      	bne.n	8008f34 <quorem+0x110>
 8008f26:	9a00      	ldr	r2, [sp, #0]
 8008f28:	3a01      	subs	r2, #1
 8008f2a:	9200      	str	r2, [sp, #0]
 8008f2c:	9a02      	ldr	r2, [sp, #8]
 8008f2e:	3b04      	subs	r3, #4
 8008f30:	429a      	cmp	r2, r3
 8008f32:	d3f5      	bcc.n	8008f20 <quorem+0xfc>
 8008f34:	9b00      	ldr	r3, [sp, #0]
 8008f36:	6133      	str	r3, [r6, #16]
 8008f38:	e7e2      	b.n	8008f00 <quorem+0xdc>
	...

08008f3c <_dtoa_r>:
 8008f3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008f3e:	b09d      	sub	sp, #116	; 0x74
 8008f40:	9202      	str	r2, [sp, #8]
 8008f42:	9303      	str	r3, [sp, #12]
 8008f44:	9b02      	ldr	r3, [sp, #8]
 8008f46:	9c03      	ldr	r4, [sp, #12]
 8008f48:	9308      	str	r3, [sp, #32]
 8008f4a:	9409      	str	r4, [sp, #36]	; 0x24
 8008f4c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008f4e:	0007      	movs	r7, r0
 8008f50:	9d25      	ldr	r5, [sp, #148]	; 0x94
 8008f52:	2c00      	cmp	r4, #0
 8008f54:	d10e      	bne.n	8008f74 <_dtoa_r+0x38>
 8008f56:	2010      	movs	r0, #16
 8008f58:	f7fe f830 	bl	8006fbc <malloc>
 8008f5c:	1e02      	subs	r2, r0, #0
 8008f5e:	6278      	str	r0, [r7, #36]	; 0x24
 8008f60:	d104      	bne.n	8008f6c <_dtoa_r+0x30>
 8008f62:	21ea      	movs	r1, #234	; 0xea
 8008f64:	4bc7      	ldr	r3, [pc, #796]	; (8009284 <_dtoa_r+0x348>)
 8008f66:	48c8      	ldr	r0, [pc, #800]	; (8009288 <_dtoa_r+0x34c>)
 8008f68:	f002 fc9a 	bl	800b8a0 <__assert_func>
 8008f6c:	6044      	str	r4, [r0, #4]
 8008f6e:	6084      	str	r4, [r0, #8]
 8008f70:	6004      	str	r4, [r0, #0]
 8008f72:	60c4      	str	r4, [r0, #12]
 8008f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f76:	6819      	ldr	r1, [r3, #0]
 8008f78:	2900      	cmp	r1, #0
 8008f7a:	d00a      	beq.n	8008f92 <_dtoa_r+0x56>
 8008f7c:	685a      	ldr	r2, [r3, #4]
 8008f7e:	2301      	movs	r3, #1
 8008f80:	4093      	lsls	r3, r2
 8008f82:	604a      	str	r2, [r1, #4]
 8008f84:	608b      	str	r3, [r1, #8]
 8008f86:	0038      	movs	r0, r7
 8008f88:	f001 f9f8 	bl	800a37c <_Bfree>
 8008f8c:	2200      	movs	r2, #0
 8008f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f90:	601a      	str	r2, [r3, #0]
 8008f92:	9b03      	ldr	r3, [sp, #12]
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	da20      	bge.n	8008fda <_dtoa_r+0x9e>
 8008f98:	2301      	movs	r3, #1
 8008f9a:	602b      	str	r3, [r5, #0]
 8008f9c:	9b03      	ldr	r3, [sp, #12]
 8008f9e:	005b      	lsls	r3, r3, #1
 8008fa0:	085b      	lsrs	r3, r3, #1
 8008fa2:	9309      	str	r3, [sp, #36]	; 0x24
 8008fa4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008fa6:	4bb9      	ldr	r3, [pc, #740]	; (800928c <_dtoa_r+0x350>)
 8008fa8:	4ab8      	ldr	r2, [pc, #736]	; (800928c <_dtoa_r+0x350>)
 8008faa:	402b      	ands	r3, r5
 8008fac:	4293      	cmp	r3, r2
 8008fae:	d117      	bne.n	8008fe0 <_dtoa_r+0xa4>
 8008fb0:	4bb7      	ldr	r3, [pc, #732]	; (8009290 <_dtoa_r+0x354>)
 8008fb2:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008fb4:	0328      	lsls	r0, r5, #12
 8008fb6:	6013      	str	r3, [r2, #0]
 8008fb8:	9b02      	ldr	r3, [sp, #8]
 8008fba:	0b00      	lsrs	r0, r0, #12
 8008fbc:	4318      	orrs	r0, r3
 8008fbe:	d101      	bne.n	8008fc4 <_dtoa_r+0x88>
 8008fc0:	f000 fdbf 	bl	8009b42 <_dtoa_r+0xc06>
 8008fc4:	48b3      	ldr	r0, [pc, #716]	; (8009294 <_dtoa_r+0x358>)
 8008fc6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008fc8:	9006      	str	r0, [sp, #24]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d002      	beq.n	8008fd4 <_dtoa_r+0x98>
 8008fce:	4bb2      	ldr	r3, [pc, #712]	; (8009298 <_dtoa_r+0x35c>)
 8008fd0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8008fd2:	6013      	str	r3, [r2, #0]
 8008fd4:	9806      	ldr	r0, [sp, #24]
 8008fd6:	b01d      	add	sp, #116	; 0x74
 8008fd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008fda:	2300      	movs	r3, #0
 8008fdc:	602b      	str	r3, [r5, #0]
 8008fde:	e7e1      	b.n	8008fa4 <_dtoa_r+0x68>
 8008fe0:	9b08      	ldr	r3, [sp, #32]
 8008fe2:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8008fe4:	9312      	str	r3, [sp, #72]	; 0x48
 8008fe6:	9413      	str	r4, [sp, #76]	; 0x4c
 8008fe8:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008fea:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008fec:	2200      	movs	r2, #0
 8008fee:	2300      	movs	r3, #0
 8008ff0:	f7f7 fa32 	bl	8000458 <__aeabi_dcmpeq>
 8008ff4:	1e04      	subs	r4, r0, #0
 8008ff6:	d009      	beq.n	800900c <_dtoa_r+0xd0>
 8008ff8:	2301      	movs	r3, #1
 8008ffa:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008ffc:	6013      	str	r3, [r2, #0]
 8008ffe:	4ba7      	ldr	r3, [pc, #668]	; (800929c <_dtoa_r+0x360>)
 8009000:	9306      	str	r3, [sp, #24]
 8009002:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009004:	2b00      	cmp	r3, #0
 8009006:	d0e5      	beq.n	8008fd4 <_dtoa_r+0x98>
 8009008:	4ba5      	ldr	r3, [pc, #660]	; (80092a0 <_dtoa_r+0x364>)
 800900a:	e7e1      	b.n	8008fd0 <_dtoa_r+0x94>
 800900c:	ab1a      	add	r3, sp, #104	; 0x68
 800900e:	9301      	str	r3, [sp, #4]
 8009010:	ab1b      	add	r3, sp, #108	; 0x6c
 8009012:	9300      	str	r3, [sp, #0]
 8009014:	0038      	movs	r0, r7
 8009016:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009018:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800901a:	f001 fd63 	bl	800aae4 <__d2b>
 800901e:	006e      	lsls	r6, r5, #1
 8009020:	9005      	str	r0, [sp, #20]
 8009022:	0d76      	lsrs	r6, r6, #21
 8009024:	d100      	bne.n	8009028 <_dtoa_r+0xec>
 8009026:	e07c      	b.n	8009122 <_dtoa_r+0x1e6>
 8009028:	9812      	ldr	r0, [sp, #72]	; 0x48
 800902a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800902c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800902e:	4a9d      	ldr	r2, [pc, #628]	; (80092a4 <_dtoa_r+0x368>)
 8009030:	031b      	lsls	r3, r3, #12
 8009032:	0b1b      	lsrs	r3, r3, #12
 8009034:	431a      	orrs	r2, r3
 8009036:	0011      	movs	r1, r2
 8009038:	4b9b      	ldr	r3, [pc, #620]	; (80092a8 <_dtoa_r+0x36c>)
 800903a:	9418      	str	r4, [sp, #96]	; 0x60
 800903c:	18f6      	adds	r6, r6, r3
 800903e:	2200      	movs	r2, #0
 8009040:	4b9a      	ldr	r3, [pc, #616]	; (80092ac <_dtoa_r+0x370>)
 8009042:	f7f9 fa0d 	bl	8002460 <__aeabi_dsub>
 8009046:	4a9a      	ldr	r2, [pc, #616]	; (80092b0 <_dtoa_r+0x374>)
 8009048:	4b9a      	ldr	r3, [pc, #616]	; (80092b4 <_dtoa_r+0x378>)
 800904a:	f7f8 ff9d 	bl	8001f88 <__aeabi_dmul>
 800904e:	4a9a      	ldr	r2, [pc, #616]	; (80092b8 <_dtoa_r+0x37c>)
 8009050:	4b9a      	ldr	r3, [pc, #616]	; (80092bc <_dtoa_r+0x380>)
 8009052:	f7f8 f85b 	bl	800110c <__aeabi_dadd>
 8009056:	0004      	movs	r4, r0
 8009058:	0030      	movs	r0, r6
 800905a:	000d      	movs	r5, r1
 800905c:	f7f9 fde6 	bl	8002c2c <__aeabi_i2d>
 8009060:	4a97      	ldr	r2, [pc, #604]	; (80092c0 <_dtoa_r+0x384>)
 8009062:	4b98      	ldr	r3, [pc, #608]	; (80092c4 <_dtoa_r+0x388>)
 8009064:	f7f8 ff90 	bl	8001f88 <__aeabi_dmul>
 8009068:	0002      	movs	r2, r0
 800906a:	000b      	movs	r3, r1
 800906c:	0020      	movs	r0, r4
 800906e:	0029      	movs	r1, r5
 8009070:	f7f8 f84c 	bl	800110c <__aeabi_dadd>
 8009074:	0004      	movs	r4, r0
 8009076:	000d      	movs	r5, r1
 8009078:	f7f9 fda2 	bl	8002bc0 <__aeabi_d2iz>
 800907c:	2200      	movs	r2, #0
 800907e:	9002      	str	r0, [sp, #8]
 8009080:	2300      	movs	r3, #0
 8009082:	0020      	movs	r0, r4
 8009084:	0029      	movs	r1, r5
 8009086:	f7f7 f9ed 	bl	8000464 <__aeabi_dcmplt>
 800908a:	2800      	cmp	r0, #0
 800908c:	d00b      	beq.n	80090a6 <_dtoa_r+0x16a>
 800908e:	9802      	ldr	r0, [sp, #8]
 8009090:	f7f9 fdcc 	bl	8002c2c <__aeabi_i2d>
 8009094:	002b      	movs	r3, r5
 8009096:	0022      	movs	r2, r4
 8009098:	f7f7 f9de 	bl	8000458 <__aeabi_dcmpeq>
 800909c:	4243      	negs	r3, r0
 800909e:	4158      	adcs	r0, r3
 80090a0:	9b02      	ldr	r3, [sp, #8]
 80090a2:	1a1b      	subs	r3, r3, r0
 80090a4:	9302      	str	r3, [sp, #8]
 80090a6:	2301      	movs	r3, #1
 80090a8:	9316      	str	r3, [sp, #88]	; 0x58
 80090aa:	9b02      	ldr	r3, [sp, #8]
 80090ac:	2b16      	cmp	r3, #22
 80090ae:	d80f      	bhi.n	80090d0 <_dtoa_r+0x194>
 80090b0:	9812      	ldr	r0, [sp, #72]	; 0x48
 80090b2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80090b4:	00da      	lsls	r2, r3, #3
 80090b6:	4b84      	ldr	r3, [pc, #528]	; (80092c8 <_dtoa_r+0x38c>)
 80090b8:	189b      	adds	r3, r3, r2
 80090ba:	681a      	ldr	r2, [r3, #0]
 80090bc:	685b      	ldr	r3, [r3, #4]
 80090be:	f7f7 f9d1 	bl	8000464 <__aeabi_dcmplt>
 80090c2:	2800      	cmp	r0, #0
 80090c4:	d049      	beq.n	800915a <_dtoa_r+0x21e>
 80090c6:	9b02      	ldr	r3, [sp, #8]
 80090c8:	3b01      	subs	r3, #1
 80090ca:	9302      	str	r3, [sp, #8]
 80090cc:	2300      	movs	r3, #0
 80090ce:	9316      	str	r3, [sp, #88]	; 0x58
 80090d0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80090d2:	1b9e      	subs	r6, r3, r6
 80090d4:	2300      	movs	r3, #0
 80090d6:	930a      	str	r3, [sp, #40]	; 0x28
 80090d8:	0033      	movs	r3, r6
 80090da:	3b01      	subs	r3, #1
 80090dc:	930d      	str	r3, [sp, #52]	; 0x34
 80090de:	d504      	bpl.n	80090ea <_dtoa_r+0x1ae>
 80090e0:	2301      	movs	r3, #1
 80090e2:	1b9b      	subs	r3, r3, r6
 80090e4:	930a      	str	r3, [sp, #40]	; 0x28
 80090e6:	2300      	movs	r3, #0
 80090e8:	930d      	str	r3, [sp, #52]	; 0x34
 80090ea:	9b02      	ldr	r3, [sp, #8]
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	db36      	blt.n	800915e <_dtoa_r+0x222>
 80090f0:	9a02      	ldr	r2, [sp, #8]
 80090f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80090f4:	4694      	mov	ip, r2
 80090f6:	4463      	add	r3, ip
 80090f8:	930d      	str	r3, [sp, #52]	; 0x34
 80090fa:	2300      	movs	r3, #0
 80090fc:	9215      	str	r2, [sp, #84]	; 0x54
 80090fe:	930e      	str	r3, [sp, #56]	; 0x38
 8009100:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009102:	2401      	movs	r4, #1
 8009104:	2b09      	cmp	r3, #9
 8009106:	d864      	bhi.n	80091d2 <_dtoa_r+0x296>
 8009108:	2b05      	cmp	r3, #5
 800910a:	dd02      	ble.n	8009112 <_dtoa_r+0x1d6>
 800910c:	2400      	movs	r4, #0
 800910e:	3b04      	subs	r3, #4
 8009110:	9322      	str	r3, [sp, #136]	; 0x88
 8009112:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009114:	1e98      	subs	r0, r3, #2
 8009116:	2803      	cmp	r0, #3
 8009118:	d864      	bhi.n	80091e4 <_dtoa_r+0x2a8>
 800911a:	f7f7 f803 	bl	8000124 <__gnu_thumb1_case_uqi>
 800911e:	3829      	.short	0x3829
 8009120:	5836      	.short	0x5836
 8009122:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8009124:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8009126:	189e      	adds	r6, r3, r2
 8009128:	4b68      	ldr	r3, [pc, #416]	; (80092cc <_dtoa_r+0x390>)
 800912a:	18f2      	adds	r2, r6, r3
 800912c:	2a20      	cmp	r2, #32
 800912e:	dd0f      	ble.n	8009150 <_dtoa_r+0x214>
 8009130:	2340      	movs	r3, #64	; 0x40
 8009132:	1a9b      	subs	r3, r3, r2
 8009134:	409d      	lsls	r5, r3
 8009136:	4b66      	ldr	r3, [pc, #408]	; (80092d0 <_dtoa_r+0x394>)
 8009138:	9802      	ldr	r0, [sp, #8]
 800913a:	18f3      	adds	r3, r6, r3
 800913c:	40d8      	lsrs	r0, r3
 800913e:	4328      	orrs	r0, r5
 8009140:	f7f9 fda4 	bl	8002c8c <__aeabi_ui2d>
 8009144:	2301      	movs	r3, #1
 8009146:	4c63      	ldr	r4, [pc, #396]	; (80092d4 <_dtoa_r+0x398>)
 8009148:	3e01      	subs	r6, #1
 800914a:	1909      	adds	r1, r1, r4
 800914c:	9318      	str	r3, [sp, #96]	; 0x60
 800914e:	e776      	b.n	800903e <_dtoa_r+0x102>
 8009150:	2320      	movs	r3, #32
 8009152:	9802      	ldr	r0, [sp, #8]
 8009154:	1a9b      	subs	r3, r3, r2
 8009156:	4098      	lsls	r0, r3
 8009158:	e7f2      	b.n	8009140 <_dtoa_r+0x204>
 800915a:	9016      	str	r0, [sp, #88]	; 0x58
 800915c:	e7b8      	b.n	80090d0 <_dtoa_r+0x194>
 800915e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009160:	9a02      	ldr	r2, [sp, #8]
 8009162:	1a9b      	subs	r3, r3, r2
 8009164:	930a      	str	r3, [sp, #40]	; 0x28
 8009166:	4253      	negs	r3, r2
 8009168:	930e      	str	r3, [sp, #56]	; 0x38
 800916a:	2300      	movs	r3, #0
 800916c:	9315      	str	r3, [sp, #84]	; 0x54
 800916e:	e7c7      	b.n	8009100 <_dtoa_r+0x1c4>
 8009170:	2300      	movs	r3, #0
 8009172:	930f      	str	r3, [sp, #60]	; 0x3c
 8009174:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009176:	930c      	str	r3, [sp, #48]	; 0x30
 8009178:	9307      	str	r3, [sp, #28]
 800917a:	2b00      	cmp	r3, #0
 800917c:	dc13      	bgt.n	80091a6 <_dtoa_r+0x26a>
 800917e:	2301      	movs	r3, #1
 8009180:	001a      	movs	r2, r3
 8009182:	930c      	str	r3, [sp, #48]	; 0x30
 8009184:	9307      	str	r3, [sp, #28]
 8009186:	9223      	str	r2, [sp, #140]	; 0x8c
 8009188:	e00d      	b.n	80091a6 <_dtoa_r+0x26a>
 800918a:	2301      	movs	r3, #1
 800918c:	e7f1      	b.n	8009172 <_dtoa_r+0x236>
 800918e:	2300      	movs	r3, #0
 8009190:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8009192:	930f      	str	r3, [sp, #60]	; 0x3c
 8009194:	4694      	mov	ip, r2
 8009196:	9b02      	ldr	r3, [sp, #8]
 8009198:	4463      	add	r3, ip
 800919a:	930c      	str	r3, [sp, #48]	; 0x30
 800919c:	3301      	adds	r3, #1
 800919e:	9307      	str	r3, [sp, #28]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	dc00      	bgt.n	80091a6 <_dtoa_r+0x26a>
 80091a4:	2301      	movs	r3, #1
 80091a6:	2200      	movs	r2, #0
 80091a8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80091aa:	6042      	str	r2, [r0, #4]
 80091ac:	3204      	adds	r2, #4
 80091ae:	0015      	movs	r5, r2
 80091b0:	3514      	adds	r5, #20
 80091b2:	6841      	ldr	r1, [r0, #4]
 80091b4:	429d      	cmp	r5, r3
 80091b6:	d919      	bls.n	80091ec <_dtoa_r+0x2b0>
 80091b8:	0038      	movs	r0, r7
 80091ba:	f001 f89b 	bl	800a2f4 <_Balloc>
 80091be:	9006      	str	r0, [sp, #24]
 80091c0:	2800      	cmp	r0, #0
 80091c2:	d117      	bne.n	80091f4 <_dtoa_r+0x2b8>
 80091c4:	21d5      	movs	r1, #213	; 0xd5
 80091c6:	0002      	movs	r2, r0
 80091c8:	4b43      	ldr	r3, [pc, #268]	; (80092d8 <_dtoa_r+0x39c>)
 80091ca:	0049      	lsls	r1, r1, #1
 80091cc:	e6cb      	b.n	8008f66 <_dtoa_r+0x2a>
 80091ce:	2301      	movs	r3, #1
 80091d0:	e7de      	b.n	8009190 <_dtoa_r+0x254>
 80091d2:	2300      	movs	r3, #0
 80091d4:	940f      	str	r4, [sp, #60]	; 0x3c
 80091d6:	9322      	str	r3, [sp, #136]	; 0x88
 80091d8:	3b01      	subs	r3, #1
 80091da:	930c      	str	r3, [sp, #48]	; 0x30
 80091dc:	9307      	str	r3, [sp, #28]
 80091de:	2200      	movs	r2, #0
 80091e0:	3313      	adds	r3, #19
 80091e2:	e7d0      	b.n	8009186 <_dtoa_r+0x24a>
 80091e4:	2301      	movs	r3, #1
 80091e6:	930f      	str	r3, [sp, #60]	; 0x3c
 80091e8:	3b02      	subs	r3, #2
 80091ea:	e7f6      	b.n	80091da <_dtoa_r+0x29e>
 80091ec:	3101      	adds	r1, #1
 80091ee:	6041      	str	r1, [r0, #4]
 80091f0:	0052      	lsls	r2, r2, #1
 80091f2:	e7dc      	b.n	80091ae <_dtoa_r+0x272>
 80091f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091f6:	9a06      	ldr	r2, [sp, #24]
 80091f8:	601a      	str	r2, [r3, #0]
 80091fa:	9b07      	ldr	r3, [sp, #28]
 80091fc:	2b0e      	cmp	r3, #14
 80091fe:	d900      	bls.n	8009202 <_dtoa_r+0x2c6>
 8009200:	e0eb      	b.n	80093da <_dtoa_r+0x49e>
 8009202:	2c00      	cmp	r4, #0
 8009204:	d100      	bne.n	8009208 <_dtoa_r+0x2cc>
 8009206:	e0e8      	b.n	80093da <_dtoa_r+0x49e>
 8009208:	9b02      	ldr	r3, [sp, #8]
 800920a:	2b00      	cmp	r3, #0
 800920c:	dd68      	ble.n	80092e0 <_dtoa_r+0x3a4>
 800920e:	001a      	movs	r2, r3
 8009210:	210f      	movs	r1, #15
 8009212:	4b2d      	ldr	r3, [pc, #180]	; (80092c8 <_dtoa_r+0x38c>)
 8009214:	400a      	ands	r2, r1
 8009216:	00d2      	lsls	r2, r2, #3
 8009218:	189b      	adds	r3, r3, r2
 800921a:	681d      	ldr	r5, [r3, #0]
 800921c:	685e      	ldr	r6, [r3, #4]
 800921e:	9b02      	ldr	r3, [sp, #8]
 8009220:	111c      	asrs	r4, r3, #4
 8009222:	2302      	movs	r3, #2
 8009224:	9310      	str	r3, [sp, #64]	; 0x40
 8009226:	9b02      	ldr	r3, [sp, #8]
 8009228:	05db      	lsls	r3, r3, #23
 800922a:	d50b      	bpl.n	8009244 <_dtoa_r+0x308>
 800922c:	4b2b      	ldr	r3, [pc, #172]	; (80092dc <_dtoa_r+0x3a0>)
 800922e:	400c      	ands	r4, r1
 8009230:	6a1a      	ldr	r2, [r3, #32]
 8009232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009234:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009236:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8009238:	f7f8 faa4 	bl	8001784 <__aeabi_ddiv>
 800923c:	2303      	movs	r3, #3
 800923e:	9008      	str	r0, [sp, #32]
 8009240:	9109      	str	r1, [sp, #36]	; 0x24
 8009242:	9310      	str	r3, [sp, #64]	; 0x40
 8009244:	4b25      	ldr	r3, [pc, #148]	; (80092dc <_dtoa_r+0x3a0>)
 8009246:	9314      	str	r3, [sp, #80]	; 0x50
 8009248:	2c00      	cmp	r4, #0
 800924a:	d108      	bne.n	800925e <_dtoa_r+0x322>
 800924c:	9808      	ldr	r0, [sp, #32]
 800924e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009250:	002a      	movs	r2, r5
 8009252:	0033      	movs	r3, r6
 8009254:	f7f8 fa96 	bl	8001784 <__aeabi_ddiv>
 8009258:	9008      	str	r0, [sp, #32]
 800925a:	9109      	str	r1, [sp, #36]	; 0x24
 800925c:	e05c      	b.n	8009318 <_dtoa_r+0x3dc>
 800925e:	2301      	movs	r3, #1
 8009260:	421c      	tst	r4, r3
 8009262:	d00b      	beq.n	800927c <_dtoa_r+0x340>
 8009264:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009266:	0028      	movs	r0, r5
 8009268:	3301      	adds	r3, #1
 800926a:	9310      	str	r3, [sp, #64]	; 0x40
 800926c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800926e:	0031      	movs	r1, r6
 8009270:	681a      	ldr	r2, [r3, #0]
 8009272:	685b      	ldr	r3, [r3, #4]
 8009274:	f7f8 fe88 	bl	8001f88 <__aeabi_dmul>
 8009278:	0005      	movs	r5, r0
 800927a:	000e      	movs	r6, r1
 800927c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800927e:	1064      	asrs	r4, r4, #1
 8009280:	3308      	adds	r3, #8
 8009282:	e7e0      	b.n	8009246 <_dtoa_r+0x30a>
 8009284:	0800c80e 	.word	0x0800c80e
 8009288:	0800c825 	.word	0x0800c825
 800928c:	7ff00000 	.word	0x7ff00000
 8009290:	0000270f 	.word	0x0000270f
 8009294:	0800c80a 	.word	0x0800c80a
 8009298:	0800c80d 	.word	0x0800c80d
 800929c:	0800ca79 	.word	0x0800ca79
 80092a0:	0800ca7a 	.word	0x0800ca7a
 80092a4:	3ff00000 	.word	0x3ff00000
 80092a8:	fffffc01 	.word	0xfffffc01
 80092ac:	3ff80000 	.word	0x3ff80000
 80092b0:	636f4361 	.word	0x636f4361
 80092b4:	3fd287a7 	.word	0x3fd287a7
 80092b8:	8b60c8b3 	.word	0x8b60c8b3
 80092bc:	3fc68a28 	.word	0x3fc68a28
 80092c0:	509f79fb 	.word	0x509f79fb
 80092c4:	3fd34413 	.word	0x3fd34413
 80092c8:	0800c990 	.word	0x0800c990
 80092cc:	00000432 	.word	0x00000432
 80092d0:	00000412 	.word	0x00000412
 80092d4:	fe100000 	.word	0xfe100000
 80092d8:	0800c880 	.word	0x0800c880
 80092dc:	0800c968 	.word	0x0800c968
 80092e0:	2302      	movs	r3, #2
 80092e2:	9310      	str	r3, [sp, #64]	; 0x40
 80092e4:	9b02      	ldr	r3, [sp, #8]
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d016      	beq.n	8009318 <_dtoa_r+0x3dc>
 80092ea:	9812      	ldr	r0, [sp, #72]	; 0x48
 80092ec:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80092ee:	425c      	negs	r4, r3
 80092f0:	230f      	movs	r3, #15
 80092f2:	4ab6      	ldr	r2, [pc, #728]	; (80095cc <_dtoa_r+0x690>)
 80092f4:	4023      	ands	r3, r4
 80092f6:	00db      	lsls	r3, r3, #3
 80092f8:	18d3      	adds	r3, r2, r3
 80092fa:	681a      	ldr	r2, [r3, #0]
 80092fc:	685b      	ldr	r3, [r3, #4]
 80092fe:	f7f8 fe43 	bl	8001f88 <__aeabi_dmul>
 8009302:	2601      	movs	r6, #1
 8009304:	2300      	movs	r3, #0
 8009306:	9008      	str	r0, [sp, #32]
 8009308:	9109      	str	r1, [sp, #36]	; 0x24
 800930a:	4db1      	ldr	r5, [pc, #708]	; (80095d0 <_dtoa_r+0x694>)
 800930c:	1124      	asrs	r4, r4, #4
 800930e:	2c00      	cmp	r4, #0
 8009310:	d000      	beq.n	8009314 <_dtoa_r+0x3d8>
 8009312:	e094      	b.n	800943e <_dtoa_r+0x502>
 8009314:	2b00      	cmp	r3, #0
 8009316:	d19f      	bne.n	8009258 <_dtoa_r+0x31c>
 8009318:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800931a:	2b00      	cmp	r3, #0
 800931c:	d100      	bne.n	8009320 <_dtoa_r+0x3e4>
 800931e:	e09b      	b.n	8009458 <_dtoa_r+0x51c>
 8009320:	9c08      	ldr	r4, [sp, #32]
 8009322:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8009324:	2200      	movs	r2, #0
 8009326:	0020      	movs	r0, r4
 8009328:	0029      	movs	r1, r5
 800932a:	4baa      	ldr	r3, [pc, #680]	; (80095d4 <_dtoa_r+0x698>)
 800932c:	f7f7 f89a 	bl	8000464 <__aeabi_dcmplt>
 8009330:	2800      	cmp	r0, #0
 8009332:	d100      	bne.n	8009336 <_dtoa_r+0x3fa>
 8009334:	e090      	b.n	8009458 <_dtoa_r+0x51c>
 8009336:	9b07      	ldr	r3, [sp, #28]
 8009338:	2b00      	cmp	r3, #0
 800933a:	d100      	bne.n	800933e <_dtoa_r+0x402>
 800933c:	e08c      	b.n	8009458 <_dtoa_r+0x51c>
 800933e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009340:	2b00      	cmp	r3, #0
 8009342:	dd46      	ble.n	80093d2 <_dtoa_r+0x496>
 8009344:	9b02      	ldr	r3, [sp, #8]
 8009346:	2200      	movs	r2, #0
 8009348:	0020      	movs	r0, r4
 800934a:	0029      	movs	r1, r5
 800934c:	1e5e      	subs	r6, r3, #1
 800934e:	4ba2      	ldr	r3, [pc, #648]	; (80095d8 <_dtoa_r+0x69c>)
 8009350:	f7f8 fe1a 	bl	8001f88 <__aeabi_dmul>
 8009354:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009356:	9008      	str	r0, [sp, #32]
 8009358:	9109      	str	r1, [sp, #36]	; 0x24
 800935a:	3301      	adds	r3, #1
 800935c:	9310      	str	r3, [sp, #64]	; 0x40
 800935e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009360:	9810      	ldr	r0, [sp, #64]	; 0x40
 8009362:	9c08      	ldr	r4, [sp, #32]
 8009364:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8009366:	9314      	str	r3, [sp, #80]	; 0x50
 8009368:	f7f9 fc60 	bl	8002c2c <__aeabi_i2d>
 800936c:	0022      	movs	r2, r4
 800936e:	002b      	movs	r3, r5
 8009370:	f7f8 fe0a 	bl	8001f88 <__aeabi_dmul>
 8009374:	2200      	movs	r2, #0
 8009376:	4b99      	ldr	r3, [pc, #612]	; (80095dc <_dtoa_r+0x6a0>)
 8009378:	f7f7 fec8 	bl	800110c <__aeabi_dadd>
 800937c:	9010      	str	r0, [sp, #64]	; 0x40
 800937e:	9111      	str	r1, [sp, #68]	; 0x44
 8009380:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009382:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009384:	9208      	str	r2, [sp, #32]
 8009386:	9309      	str	r3, [sp, #36]	; 0x24
 8009388:	4a95      	ldr	r2, [pc, #596]	; (80095e0 <_dtoa_r+0x6a4>)
 800938a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800938c:	4694      	mov	ip, r2
 800938e:	4463      	add	r3, ip
 8009390:	9317      	str	r3, [sp, #92]	; 0x5c
 8009392:	9309      	str	r3, [sp, #36]	; 0x24
 8009394:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009396:	2b00      	cmp	r3, #0
 8009398:	d161      	bne.n	800945e <_dtoa_r+0x522>
 800939a:	2200      	movs	r2, #0
 800939c:	0020      	movs	r0, r4
 800939e:	0029      	movs	r1, r5
 80093a0:	4b90      	ldr	r3, [pc, #576]	; (80095e4 <_dtoa_r+0x6a8>)
 80093a2:	f7f9 f85d 	bl	8002460 <__aeabi_dsub>
 80093a6:	9a08      	ldr	r2, [sp, #32]
 80093a8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80093aa:	0004      	movs	r4, r0
 80093ac:	000d      	movs	r5, r1
 80093ae:	f7f7 f86d 	bl	800048c <__aeabi_dcmpgt>
 80093b2:	2800      	cmp	r0, #0
 80093b4:	d000      	beq.n	80093b8 <_dtoa_r+0x47c>
 80093b6:	e2af      	b.n	8009918 <_dtoa_r+0x9dc>
 80093b8:	488b      	ldr	r0, [pc, #556]	; (80095e8 <_dtoa_r+0x6ac>)
 80093ba:	9911      	ldr	r1, [sp, #68]	; 0x44
 80093bc:	4684      	mov	ip, r0
 80093be:	4461      	add	r1, ip
 80093c0:	000b      	movs	r3, r1
 80093c2:	0020      	movs	r0, r4
 80093c4:	0029      	movs	r1, r5
 80093c6:	9a08      	ldr	r2, [sp, #32]
 80093c8:	f7f7 f84c 	bl	8000464 <__aeabi_dcmplt>
 80093cc:	2800      	cmp	r0, #0
 80093ce:	d000      	beq.n	80093d2 <_dtoa_r+0x496>
 80093d0:	e29f      	b.n	8009912 <_dtoa_r+0x9d6>
 80093d2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80093d4:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 80093d6:	9308      	str	r3, [sp, #32]
 80093d8:	9409      	str	r4, [sp, #36]	; 0x24
 80093da:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80093dc:	2b00      	cmp	r3, #0
 80093de:	da00      	bge.n	80093e2 <_dtoa_r+0x4a6>
 80093e0:	e172      	b.n	80096c8 <_dtoa_r+0x78c>
 80093e2:	9a02      	ldr	r2, [sp, #8]
 80093e4:	2a0e      	cmp	r2, #14
 80093e6:	dd00      	ble.n	80093ea <_dtoa_r+0x4ae>
 80093e8:	e16e      	b.n	80096c8 <_dtoa_r+0x78c>
 80093ea:	4b78      	ldr	r3, [pc, #480]	; (80095cc <_dtoa_r+0x690>)
 80093ec:	00d2      	lsls	r2, r2, #3
 80093ee:	189b      	adds	r3, r3, r2
 80093f0:	685c      	ldr	r4, [r3, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	930a      	str	r3, [sp, #40]	; 0x28
 80093f6:	940b      	str	r4, [sp, #44]	; 0x2c
 80093f8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	db00      	blt.n	8009400 <_dtoa_r+0x4c4>
 80093fe:	e0f7      	b.n	80095f0 <_dtoa_r+0x6b4>
 8009400:	9b07      	ldr	r3, [sp, #28]
 8009402:	2b00      	cmp	r3, #0
 8009404:	dd00      	ble.n	8009408 <_dtoa_r+0x4cc>
 8009406:	e0f3      	b.n	80095f0 <_dtoa_r+0x6b4>
 8009408:	d000      	beq.n	800940c <_dtoa_r+0x4d0>
 800940a:	e282      	b.n	8009912 <_dtoa_r+0x9d6>
 800940c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800940e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009410:	2200      	movs	r2, #0
 8009412:	4b74      	ldr	r3, [pc, #464]	; (80095e4 <_dtoa_r+0x6a8>)
 8009414:	f7f8 fdb8 	bl	8001f88 <__aeabi_dmul>
 8009418:	9a08      	ldr	r2, [sp, #32]
 800941a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800941c:	f7f7 f840 	bl	80004a0 <__aeabi_dcmpge>
 8009420:	9e07      	ldr	r6, [sp, #28]
 8009422:	0035      	movs	r5, r6
 8009424:	2800      	cmp	r0, #0
 8009426:	d000      	beq.n	800942a <_dtoa_r+0x4ee>
 8009428:	e259      	b.n	80098de <_dtoa_r+0x9a2>
 800942a:	9b06      	ldr	r3, [sp, #24]
 800942c:	9a06      	ldr	r2, [sp, #24]
 800942e:	3301      	adds	r3, #1
 8009430:	9308      	str	r3, [sp, #32]
 8009432:	2331      	movs	r3, #49	; 0x31
 8009434:	7013      	strb	r3, [r2, #0]
 8009436:	9b02      	ldr	r3, [sp, #8]
 8009438:	3301      	adds	r3, #1
 800943a:	9302      	str	r3, [sp, #8]
 800943c:	e254      	b.n	80098e8 <_dtoa_r+0x9ac>
 800943e:	4234      	tst	r4, r6
 8009440:	d007      	beq.n	8009452 <_dtoa_r+0x516>
 8009442:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009444:	3301      	adds	r3, #1
 8009446:	9310      	str	r3, [sp, #64]	; 0x40
 8009448:	682a      	ldr	r2, [r5, #0]
 800944a:	686b      	ldr	r3, [r5, #4]
 800944c:	f7f8 fd9c 	bl	8001f88 <__aeabi_dmul>
 8009450:	0033      	movs	r3, r6
 8009452:	1064      	asrs	r4, r4, #1
 8009454:	3508      	adds	r5, #8
 8009456:	e75a      	b.n	800930e <_dtoa_r+0x3d2>
 8009458:	9e02      	ldr	r6, [sp, #8]
 800945a:	9b07      	ldr	r3, [sp, #28]
 800945c:	e780      	b.n	8009360 <_dtoa_r+0x424>
 800945e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009460:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8009462:	1e5a      	subs	r2, r3, #1
 8009464:	4b59      	ldr	r3, [pc, #356]	; (80095cc <_dtoa_r+0x690>)
 8009466:	00d2      	lsls	r2, r2, #3
 8009468:	189b      	adds	r3, r3, r2
 800946a:	681a      	ldr	r2, [r3, #0]
 800946c:	685b      	ldr	r3, [r3, #4]
 800946e:	2900      	cmp	r1, #0
 8009470:	d051      	beq.n	8009516 <_dtoa_r+0x5da>
 8009472:	2000      	movs	r0, #0
 8009474:	495d      	ldr	r1, [pc, #372]	; (80095ec <_dtoa_r+0x6b0>)
 8009476:	f7f8 f985 	bl	8001784 <__aeabi_ddiv>
 800947a:	9a08      	ldr	r2, [sp, #32]
 800947c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800947e:	f7f8 ffef 	bl	8002460 <__aeabi_dsub>
 8009482:	9a06      	ldr	r2, [sp, #24]
 8009484:	9b06      	ldr	r3, [sp, #24]
 8009486:	4694      	mov	ip, r2
 8009488:	9317      	str	r3, [sp, #92]	; 0x5c
 800948a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800948c:	9010      	str	r0, [sp, #64]	; 0x40
 800948e:	9111      	str	r1, [sp, #68]	; 0x44
 8009490:	4463      	add	r3, ip
 8009492:	9319      	str	r3, [sp, #100]	; 0x64
 8009494:	0029      	movs	r1, r5
 8009496:	0020      	movs	r0, r4
 8009498:	f7f9 fb92 	bl	8002bc0 <__aeabi_d2iz>
 800949c:	9014      	str	r0, [sp, #80]	; 0x50
 800949e:	f7f9 fbc5 	bl	8002c2c <__aeabi_i2d>
 80094a2:	0002      	movs	r2, r0
 80094a4:	000b      	movs	r3, r1
 80094a6:	0020      	movs	r0, r4
 80094a8:	0029      	movs	r1, r5
 80094aa:	f7f8 ffd9 	bl	8002460 <__aeabi_dsub>
 80094ae:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80094b0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80094b2:	3301      	adds	r3, #1
 80094b4:	9308      	str	r3, [sp, #32]
 80094b6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80094b8:	0004      	movs	r4, r0
 80094ba:	3330      	adds	r3, #48	; 0x30
 80094bc:	7013      	strb	r3, [r2, #0]
 80094be:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80094c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80094c2:	000d      	movs	r5, r1
 80094c4:	f7f6 ffce 	bl	8000464 <__aeabi_dcmplt>
 80094c8:	2800      	cmp	r0, #0
 80094ca:	d175      	bne.n	80095b8 <_dtoa_r+0x67c>
 80094cc:	0022      	movs	r2, r4
 80094ce:	002b      	movs	r3, r5
 80094d0:	2000      	movs	r0, #0
 80094d2:	4940      	ldr	r1, [pc, #256]	; (80095d4 <_dtoa_r+0x698>)
 80094d4:	f7f8 ffc4 	bl	8002460 <__aeabi_dsub>
 80094d8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80094da:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80094dc:	f7f6 ffc2 	bl	8000464 <__aeabi_dcmplt>
 80094e0:	2800      	cmp	r0, #0
 80094e2:	d000      	beq.n	80094e6 <_dtoa_r+0x5aa>
 80094e4:	e0d2      	b.n	800968c <_dtoa_r+0x750>
 80094e6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80094e8:	9a08      	ldr	r2, [sp, #32]
 80094ea:	4293      	cmp	r3, r2
 80094ec:	d100      	bne.n	80094f0 <_dtoa_r+0x5b4>
 80094ee:	e770      	b.n	80093d2 <_dtoa_r+0x496>
 80094f0:	9810      	ldr	r0, [sp, #64]	; 0x40
 80094f2:	9911      	ldr	r1, [sp, #68]	; 0x44
 80094f4:	2200      	movs	r2, #0
 80094f6:	4b38      	ldr	r3, [pc, #224]	; (80095d8 <_dtoa_r+0x69c>)
 80094f8:	f7f8 fd46 	bl	8001f88 <__aeabi_dmul>
 80094fc:	4b36      	ldr	r3, [pc, #216]	; (80095d8 <_dtoa_r+0x69c>)
 80094fe:	9010      	str	r0, [sp, #64]	; 0x40
 8009500:	9111      	str	r1, [sp, #68]	; 0x44
 8009502:	2200      	movs	r2, #0
 8009504:	0020      	movs	r0, r4
 8009506:	0029      	movs	r1, r5
 8009508:	f7f8 fd3e 	bl	8001f88 <__aeabi_dmul>
 800950c:	9b08      	ldr	r3, [sp, #32]
 800950e:	0004      	movs	r4, r0
 8009510:	000d      	movs	r5, r1
 8009512:	9317      	str	r3, [sp, #92]	; 0x5c
 8009514:	e7be      	b.n	8009494 <_dtoa_r+0x558>
 8009516:	9808      	ldr	r0, [sp, #32]
 8009518:	9909      	ldr	r1, [sp, #36]	; 0x24
 800951a:	f7f8 fd35 	bl	8001f88 <__aeabi_dmul>
 800951e:	9a06      	ldr	r2, [sp, #24]
 8009520:	9b06      	ldr	r3, [sp, #24]
 8009522:	4694      	mov	ip, r2
 8009524:	9308      	str	r3, [sp, #32]
 8009526:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009528:	9010      	str	r0, [sp, #64]	; 0x40
 800952a:	9111      	str	r1, [sp, #68]	; 0x44
 800952c:	4463      	add	r3, ip
 800952e:	9319      	str	r3, [sp, #100]	; 0x64
 8009530:	0029      	movs	r1, r5
 8009532:	0020      	movs	r0, r4
 8009534:	f7f9 fb44 	bl	8002bc0 <__aeabi_d2iz>
 8009538:	9017      	str	r0, [sp, #92]	; 0x5c
 800953a:	f7f9 fb77 	bl	8002c2c <__aeabi_i2d>
 800953e:	0002      	movs	r2, r0
 8009540:	000b      	movs	r3, r1
 8009542:	0020      	movs	r0, r4
 8009544:	0029      	movs	r1, r5
 8009546:	f7f8 ff8b 	bl	8002460 <__aeabi_dsub>
 800954a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800954c:	9a08      	ldr	r2, [sp, #32]
 800954e:	3330      	adds	r3, #48	; 0x30
 8009550:	7013      	strb	r3, [r2, #0]
 8009552:	0013      	movs	r3, r2
 8009554:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009556:	3301      	adds	r3, #1
 8009558:	0004      	movs	r4, r0
 800955a:	000d      	movs	r5, r1
 800955c:	9308      	str	r3, [sp, #32]
 800955e:	4293      	cmp	r3, r2
 8009560:	d12c      	bne.n	80095bc <_dtoa_r+0x680>
 8009562:	9810      	ldr	r0, [sp, #64]	; 0x40
 8009564:	9911      	ldr	r1, [sp, #68]	; 0x44
 8009566:	9a06      	ldr	r2, [sp, #24]
 8009568:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800956a:	4694      	mov	ip, r2
 800956c:	4463      	add	r3, ip
 800956e:	2200      	movs	r2, #0
 8009570:	9308      	str	r3, [sp, #32]
 8009572:	4b1e      	ldr	r3, [pc, #120]	; (80095ec <_dtoa_r+0x6b0>)
 8009574:	f7f7 fdca 	bl	800110c <__aeabi_dadd>
 8009578:	0002      	movs	r2, r0
 800957a:	000b      	movs	r3, r1
 800957c:	0020      	movs	r0, r4
 800957e:	0029      	movs	r1, r5
 8009580:	f7f6 ff84 	bl	800048c <__aeabi_dcmpgt>
 8009584:	2800      	cmp	r0, #0
 8009586:	d000      	beq.n	800958a <_dtoa_r+0x64e>
 8009588:	e080      	b.n	800968c <_dtoa_r+0x750>
 800958a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800958c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800958e:	2000      	movs	r0, #0
 8009590:	4916      	ldr	r1, [pc, #88]	; (80095ec <_dtoa_r+0x6b0>)
 8009592:	f7f8 ff65 	bl	8002460 <__aeabi_dsub>
 8009596:	0002      	movs	r2, r0
 8009598:	000b      	movs	r3, r1
 800959a:	0020      	movs	r0, r4
 800959c:	0029      	movs	r1, r5
 800959e:	f7f6 ff61 	bl	8000464 <__aeabi_dcmplt>
 80095a2:	2800      	cmp	r0, #0
 80095a4:	d100      	bne.n	80095a8 <_dtoa_r+0x66c>
 80095a6:	e714      	b.n	80093d2 <_dtoa_r+0x496>
 80095a8:	9b08      	ldr	r3, [sp, #32]
 80095aa:	001a      	movs	r2, r3
 80095ac:	3a01      	subs	r2, #1
 80095ae:	9208      	str	r2, [sp, #32]
 80095b0:	7812      	ldrb	r2, [r2, #0]
 80095b2:	2a30      	cmp	r2, #48	; 0x30
 80095b4:	d0f8      	beq.n	80095a8 <_dtoa_r+0x66c>
 80095b6:	9308      	str	r3, [sp, #32]
 80095b8:	9602      	str	r6, [sp, #8]
 80095ba:	e055      	b.n	8009668 <_dtoa_r+0x72c>
 80095bc:	2200      	movs	r2, #0
 80095be:	4b06      	ldr	r3, [pc, #24]	; (80095d8 <_dtoa_r+0x69c>)
 80095c0:	f7f8 fce2 	bl	8001f88 <__aeabi_dmul>
 80095c4:	0004      	movs	r4, r0
 80095c6:	000d      	movs	r5, r1
 80095c8:	e7b2      	b.n	8009530 <_dtoa_r+0x5f4>
 80095ca:	46c0      	nop			; (mov r8, r8)
 80095cc:	0800c990 	.word	0x0800c990
 80095d0:	0800c968 	.word	0x0800c968
 80095d4:	3ff00000 	.word	0x3ff00000
 80095d8:	40240000 	.word	0x40240000
 80095dc:	401c0000 	.word	0x401c0000
 80095e0:	fcc00000 	.word	0xfcc00000
 80095e4:	40140000 	.word	0x40140000
 80095e8:	7cc00000 	.word	0x7cc00000
 80095ec:	3fe00000 	.word	0x3fe00000
 80095f0:	9b07      	ldr	r3, [sp, #28]
 80095f2:	9e06      	ldr	r6, [sp, #24]
 80095f4:	3b01      	subs	r3, #1
 80095f6:	199b      	adds	r3, r3, r6
 80095f8:	930c      	str	r3, [sp, #48]	; 0x30
 80095fa:	9c08      	ldr	r4, [sp, #32]
 80095fc:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80095fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009600:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009602:	0020      	movs	r0, r4
 8009604:	0029      	movs	r1, r5
 8009606:	f7f8 f8bd 	bl	8001784 <__aeabi_ddiv>
 800960a:	f7f9 fad9 	bl	8002bc0 <__aeabi_d2iz>
 800960e:	9007      	str	r0, [sp, #28]
 8009610:	f7f9 fb0c 	bl	8002c2c <__aeabi_i2d>
 8009614:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009616:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009618:	f7f8 fcb6 	bl	8001f88 <__aeabi_dmul>
 800961c:	0002      	movs	r2, r0
 800961e:	000b      	movs	r3, r1
 8009620:	0020      	movs	r0, r4
 8009622:	0029      	movs	r1, r5
 8009624:	f7f8 ff1c 	bl	8002460 <__aeabi_dsub>
 8009628:	0033      	movs	r3, r6
 800962a:	9a07      	ldr	r2, [sp, #28]
 800962c:	3601      	adds	r6, #1
 800962e:	3230      	adds	r2, #48	; 0x30
 8009630:	701a      	strb	r2, [r3, #0]
 8009632:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009634:	9608      	str	r6, [sp, #32]
 8009636:	429a      	cmp	r2, r3
 8009638:	d139      	bne.n	80096ae <_dtoa_r+0x772>
 800963a:	0002      	movs	r2, r0
 800963c:	000b      	movs	r3, r1
 800963e:	f7f7 fd65 	bl	800110c <__aeabi_dadd>
 8009642:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009644:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009646:	0004      	movs	r4, r0
 8009648:	000d      	movs	r5, r1
 800964a:	f7f6 ff1f 	bl	800048c <__aeabi_dcmpgt>
 800964e:	2800      	cmp	r0, #0
 8009650:	d11b      	bne.n	800968a <_dtoa_r+0x74e>
 8009652:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009654:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009656:	0020      	movs	r0, r4
 8009658:	0029      	movs	r1, r5
 800965a:	f7f6 fefd 	bl	8000458 <__aeabi_dcmpeq>
 800965e:	2800      	cmp	r0, #0
 8009660:	d002      	beq.n	8009668 <_dtoa_r+0x72c>
 8009662:	9b07      	ldr	r3, [sp, #28]
 8009664:	07db      	lsls	r3, r3, #31
 8009666:	d410      	bmi.n	800968a <_dtoa_r+0x74e>
 8009668:	0038      	movs	r0, r7
 800966a:	9905      	ldr	r1, [sp, #20]
 800966c:	f000 fe86 	bl	800a37c <_Bfree>
 8009670:	2300      	movs	r3, #0
 8009672:	9a08      	ldr	r2, [sp, #32]
 8009674:	9802      	ldr	r0, [sp, #8]
 8009676:	7013      	strb	r3, [r2, #0]
 8009678:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800967a:	3001      	adds	r0, #1
 800967c:	6018      	str	r0, [r3, #0]
 800967e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009680:	2b00      	cmp	r3, #0
 8009682:	d100      	bne.n	8009686 <_dtoa_r+0x74a>
 8009684:	e4a6      	b.n	8008fd4 <_dtoa_r+0x98>
 8009686:	601a      	str	r2, [r3, #0]
 8009688:	e4a4      	b.n	8008fd4 <_dtoa_r+0x98>
 800968a:	9e02      	ldr	r6, [sp, #8]
 800968c:	9b08      	ldr	r3, [sp, #32]
 800968e:	9308      	str	r3, [sp, #32]
 8009690:	3b01      	subs	r3, #1
 8009692:	781a      	ldrb	r2, [r3, #0]
 8009694:	2a39      	cmp	r2, #57	; 0x39
 8009696:	d106      	bne.n	80096a6 <_dtoa_r+0x76a>
 8009698:	9a06      	ldr	r2, [sp, #24]
 800969a:	429a      	cmp	r2, r3
 800969c:	d1f7      	bne.n	800968e <_dtoa_r+0x752>
 800969e:	2230      	movs	r2, #48	; 0x30
 80096a0:	9906      	ldr	r1, [sp, #24]
 80096a2:	3601      	adds	r6, #1
 80096a4:	700a      	strb	r2, [r1, #0]
 80096a6:	781a      	ldrb	r2, [r3, #0]
 80096a8:	3201      	adds	r2, #1
 80096aa:	701a      	strb	r2, [r3, #0]
 80096ac:	e784      	b.n	80095b8 <_dtoa_r+0x67c>
 80096ae:	2200      	movs	r2, #0
 80096b0:	4baa      	ldr	r3, [pc, #680]	; (800995c <_dtoa_r+0xa20>)
 80096b2:	f7f8 fc69 	bl	8001f88 <__aeabi_dmul>
 80096b6:	2200      	movs	r2, #0
 80096b8:	2300      	movs	r3, #0
 80096ba:	0004      	movs	r4, r0
 80096bc:	000d      	movs	r5, r1
 80096be:	f7f6 fecb 	bl	8000458 <__aeabi_dcmpeq>
 80096c2:	2800      	cmp	r0, #0
 80096c4:	d09b      	beq.n	80095fe <_dtoa_r+0x6c2>
 80096c6:	e7cf      	b.n	8009668 <_dtoa_r+0x72c>
 80096c8:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80096ca:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 80096cc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80096ce:	2d00      	cmp	r5, #0
 80096d0:	d012      	beq.n	80096f8 <_dtoa_r+0x7bc>
 80096d2:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80096d4:	2a01      	cmp	r2, #1
 80096d6:	dc66      	bgt.n	80097a6 <_dtoa_r+0x86a>
 80096d8:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80096da:	2a00      	cmp	r2, #0
 80096dc:	d05d      	beq.n	800979a <_dtoa_r+0x85e>
 80096de:	4aa0      	ldr	r2, [pc, #640]	; (8009960 <_dtoa_r+0xa24>)
 80096e0:	189b      	adds	r3, r3, r2
 80096e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80096e4:	2101      	movs	r1, #1
 80096e6:	18d2      	adds	r2, r2, r3
 80096e8:	920a      	str	r2, [sp, #40]	; 0x28
 80096ea:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80096ec:	0038      	movs	r0, r7
 80096ee:	18d3      	adds	r3, r2, r3
 80096f0:	930d      	str	r3, [sp, #52]	; 0x34
 80096f2:	f000 ff3f 	bl	800a574 <__i2b>
 80096f6:	0005      	movs	r5, r0
 80096f8:	2c00      	cmp	r4, #0
 80096fa:	dd0e      	ble.n	800971a <_dtoa_r+0x7de>
 80096fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80096fe:	2b00      	cmp	r3, #0
 8009700:	dd0b      	ble.n	800971a <_dtoa_r+0x7de>
 8009702:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009704:	0023      	movs	r3, r4
 8009706:	4294      	cmp	r4, r2
 8009708:	dd00      	ble.n	800970c <_dtoa_r+0x7d0>
 800970a:	0013      	movs	r3, r2
 800970c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800970e:	1ae4      	subs	r4, r4, r3
 8009710:	1ad2      	subs	r2, r2, r3
 8009712:	920a      	str	r2, [sp, #40]	; 0x28
 8009714:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009716:	1ad3      	subs	r3, r2, r3
 8009718:	930d      	str	r3, [sp, #52]	; 0x34
 800971a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800971c:	2b00      	cmp	r3, #0
 800971e:	d01f      	beq.n	8009760 <_dtoa_r+0x824>
 8009720:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009722:	2b00      	cmp	r3, #0
 8009724:	d054      	beq.n	80097d0 <_dtoa_r+0x894>
 8009726:	2e00      	cmp	r6, #0
 8009728:	dd11      	ble.n	800974e <_dtoa_r+0x812>
 800972a:	0029      	movs	r1, r5
 800972c:	0032      	movs	r2, r6
 800972e:	0038      	movs	r0, r7
 8009730:	f000 ffe6 	bl	800a700 <__pow5mult>
 8009734:	9a05      	ldr	r2, [sp, #20]
 8009736:	0001      	movs	r1, r0
 8009738:	0005      	movs	r5, r0
 800973a:	0038      	movs	r0, r7
 800973c:	f000 ff30 	bl	800a5a0 <__multiply>
 8009740:	9905      	ldr	r1, [sp, #20]
 8009742:	9014      	str	r0, [sp, #80]	; 0x50
 8009744:	0038      	movs	r0, r7
 8009746:	f000 fe19 	bl	800a37c <_Bfree>
 800974a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800974c:	9305      	str	r3, [sp, #20]
 800974e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009750:	1b9a      	subs	r2, r3, r6
 8009752:	42b3      	cmp	r3, r6
 8009754:	d004      	beq.n	8009760 <_dtoa_r+0x824>
 8009756:	0038      	movs	r0, r7
 8009758:	9905      	ldr	r1, [sp, #20]
 800975a:	f000 ffd1 	bl	800a700 <__pow5mult>
 800975e:	9005      	str	r0, [sp, #20]
 8009760:	2101      	movs	r1, #1
 8009762:	0038      	movs	r0, r7
 8009764:	f000 ff06 	bl	800a574 <__i2b>
 8009768:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800976a:	0006      	movs	r6, r0
 800976c:	2b00      	cmp	r3, #0
 800976e:	dd31      	ble.n	80097d4 <_dtoa_r+0x898>
 8009770:	001a      	movs	r2, r3
 8009772:	0001      	movs	r1, r0
 8009774:	0038      	movs	r0, r7
 8009776:	f000 ffc3 	bl	800a700 <__pow5mult>
 800977a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800977c:	0006      	movs	r6, r0
 800977e:	2b01      	cmp	r3, #1
 8009780:	dd2d      	ble.n	80097de <_dtoa_r+0x8a2>
 8009782:	2300      	movs	r3, #0
 8009784:	930e      	str	r3, [sp, #56]	; 0x38
 8009786:	6933      	ldr	r3, [r6, #16]
 8009788:	3303      	adds	r3, #3
 800978a:	009b      	lsls	r3, r3, #2
 800978c:	18f3      	adds	r3, r6, r3
 800978e:	6858      	ldr	r0, [r3, #4]
 8009790:	f000 fea8 	bl	800a4e4 <__hi0bits>
 8009794:	2320      	movs	r3, #32
 8009796:	1a18      	subs	r0, r3, r0
 8009798:	e039      	b.n	800980e <_dtoa_r+0x8d2>
 800979a:	2336      	movs	r3, #54	; 0x36
 800979c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800979e:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 80097a0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80097a2:	1a9b      	subs	r3, r3, r2
 80097a4:	e79d      	b.n	80096e2 <_dtoa_r+0x7a6>
 80097a6:	9b07      	ldr	r3, [sp, #28]
 80097a8:	1e5e      	subs	r6, r3, #1
 80097aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80097ac:	42b3      	cmp	r3, r6
 80097ae:	db07      	blt.n	80097c0 <_dtoa_r+0x884>
 80097b0:	1b9e      	subs	r6, r3, r6
 80097b2:	9b07      	ldr	r3, [sp, #28]
 80097b4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	da93      	bge.n	80096e2 <_dtoa_r+0x7a6>
 80097ba:	1ae4      	subs	r4, r4, r3
 80097bc:	2300      	movs	r3, #0
 80097be:	e790      	b.n	80096e2 <_dtoa_r+0x7a6>
 80097c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80097c2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80097c4:	1af3      	subs	r3, r6, r3
 80097c6:	18d3      	adds	r3, r2, r3
 80097c8:	960e      	str	r6, [sp, #56]	; 0x38
 80097ca:	9315      	str	r3, [sp, #84]	; 0x54
 80097cc:	2600      	movs	r6, #0
 80097ce:	e7f0      	b.n	80097b2 <_dtoa_r+0x876>
 80097d0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80097d2:	e7c0      	b.n	8009756 <_dtoa_r+0x81a>
 80097d4:	2300      	movs	r3, #0
 80097d6:	930e      	str	r3, [sp, #56]	; 0x38
 80097d8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80097da:	2b01      	cmp	r3, #1
 80097dc:	dc13      	bgt.n	8009806 <_dtoa_r+0x8ca>
 80097de:	2300      	movs	r3, #0
 80097e0:	930e      	str	r3, [sp, #56]	; 0x38
 80097e2:	9b08      	ldr	r3, [sp, #32]
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d10e      	bne.n	8009806 <_dtoa_r+0x8ca>
 80097e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097ea:	031b      	lsls	r3, r3, #12
 80097ec:	d10b      	bne.n	8009806 <_dtoa_r+0x8ca>
 80097ee:	4b5d      	ldr	r3, [pc, #372]	; (8009964 <_dtoa_r+0xa28>)
 80097f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80097f2:	4213      	tst	r3, r2
 80097f4:	d007      	beq.n	8009806 <_dtoa_r+0x8ca>
 80097f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80097f8:	3301      	adds	r3, #1
 80097fa:	930a      	str	r3, [sp, #40]	; 0x28
 80097fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80097fe:	3301      	adds	r3, #1
 8009800:	930d      	str	r3, [sp, #52]	; 0x34
 8009802:	2301      	movs	r3, #1
 8009804:	930e      	str	r3, [sp, #56]	; 0x38
 8009806:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009808:	2001      	movs	r0, #1
 800980a:	2b00      	cmp	r3, #0
 800980c:	d1bb      	bne.n	8009786 <_dtoa_r+0x84a>
 800980e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009810:	221f      	movs	r2, #31
 8009812:	1818      	adds	r0, r3, r0
 8009814:	0003      	movs	r3, r0
 8009816:	4013      	ands	r3, r2
 8009818:	4210      	tst	r0, r2
 800981a:	d046      	beq.n	80098aa <_dtoa_r+0x96e>
 800981c:	3201      	adds	r2, #1
 800981e:	1ad2      	subs	r2, r2, r3
 8009820:	2a04      	cmp	r2, #4
 8009822:	dd3f      	ble.n	80098a4 <_dtoa_r+0x968>
 8009824:	221c      	movs	r2, #28
 8009826:	1ad3      	subs	r3, r2, r3
 8009828:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800982a:	18e4      	adds	r4, r4, r3
 800982c:	18d2      	adds	r2, r2, r3
 800982e:	920a      	str	r2, [sp, #40]	; 0x28
 8009830:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009832:	18d3      	adds	r3, r2, r3
 8009834:	930d      	str	r3, [sp, #52]	; 0x34
 8009836:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009838:	2b00      	cmp	r3, #0
 800983a:	dd05      	ble.n	8009848 <_dtoa_r+0x90c>
 800983c:	001a      	movs	r2, r3
 800983e:	0038      	movs	r0, r7
 8009840:	9905      	ldr	r1, [sp, #20]
 8009842:	f000 ffb9 	bl	800a7b8 <__lshift>
 8009846:	9005      	str	r0, [sp, #20]
 8009848:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800984a:	2b00      	cmp	r3, #0
 800984c:	dd05      	ble.n	800985a <_dtoa_r+0x91e>
 800984e:	0031      	movs	r1, r6
 8009850:	001a      	movs	r2, r3
 8009852:	0038      	movs	r0, r7
 8009854:	f000 ffb0 	bl	800a7b8 <__lshift>
 8009858:	0006      	movs	r6, r0
 800985a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800985c:	2b00      	cmp	r3, #0
 800985e:	d026      	beq.n	80098ae <_dtoa_r+0x972>
 8009860:	0031      	movs	r1, r6
 8009862:	9805      	ldr	r0, [sp, #20]
 8009864:	f001 f816 	bl	800a894 <__mcmp>
 8009868:	2800      	cmp	r0, #0
 800986a:	da20      	bge.n	80098ae <_dtoa_r+0x972>
 800986c:	9b02      	ldr	r3, [sp, #8]
 800986e:	220a      	movs	r2, #10
 8009870:	3b01      	subs	r3, #1
 8009872:	9302      	str	r3, [sp, #8]
 8009874:	0038      	movs	r0, r7
 8009876:	2300      	movs	r3, #0
 8009878:	9905      	ldr	r1, [sp, #20]
 800987a:	f000 fda3 	bl	800a3c4 <__multadd>
 800987e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009880:	9005      	str	r0, [sp, #20]
 8009882:	2b00      	cmp	r3, #0
 8009884:	d100      	bne.n	8009888 <_dtoa_r+0x94c>
 8009886:	e166      	b.n	8009b56 <_dtoa_r+0xc1a>
 8009888:	2300      	movs	r3, #0
 800988a:	0029      	movs	r1, r5
 800988c:	220a      	movs	r2, #10
 800988e:	0038      	movs	r0, r7
 8009890:	f000 fd98 	bl	800a3c4 <__multadd>
 8009894:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009896:	0005      	movs	r5, r0
 8009898:	2b00      	cmp	r3, #0
 800989a:	dc47      	bgt.n	800992c <_dtoa_r+0x9f0>
 800989c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800989e:	2b02      	cmp	r3, #2
 80098a0:	dc0d      	bgt.n	80098be <_dtoa_r+0x982>
 80098a2:	e043      	b.n	800992c <_dtoa_r+0x9f0>
 80098a4:	2a04      	cmp	r2, #4
 80098a6:	d0c6      	beq.n	8009836 <_dtoa_r+0x8fa>
 80098a8:	0013      	movs	r3, r2
 80098aa:	331c      	adds	r3, #28
 80098ac:	e7bc      	b.n	8009828 <_dtoa_r+0x8ec>
 80098ae:	9b07      	ldr	r3, [sp, #28]
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	dc35      	bgt.n	8009920 <_dtoa_r+0x9e4>
 80098b4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80098b6:	2b02      	cmp	r3, #2
 80098b8:	dd32      	ble.n	8009920 <_dtoa_r+0x9e4>
 80098ba:	9b07      	ldr	r3, [sp, #28]
 80098bc:	930c      	str	r3, [sp, #48]	; 0x30
 80098be:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d10c      	bne.n	80098de <_dtoa_r+0x9a2>
 80098c4:	0031      	movs	r1, r6
 80098c6:	2205      	movs	r2, #5
 80098c8:	0038      	movs	r0, r7
 80098ca:	f000 fd7b 	bl	800a3c4 <__multadd>
 80098ce:	0006      	movs	r6, r0
 80098d0:	0001      	movs	r1, r0
 80098d2:	9805      	ldr	r0, [sp, #20]
 80098d4:	f000 ffde 	bl	800a894 <__mcmp>
 80098d8:	2800      	cmp	r0, #0
 80098da:	dd00      	ble.n	80098de <_dtoa_r+0x9a2>
 80098dc:	e5a5      	b.n	800942a <_dtoa_r+0x4ee>
 80098de:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80098e0:	43db      	mvns	r3, r3
 80098e2:	9302      	str	r3, [sp, #8]
 80098e4:	9b06      	ldr	r3, [sp, #24]
 80098e6:	9308      	str	r3, [sp, #32]
 80098e8:	2400      	movs	r4, #0
 80098ea:	0031      	movs	r1, r6
 80098ec:	0038      	movs	r0, r7
 80098ee:	f000 fd45 	bl	800a37c <_Bfree>
 80098f2:	2d00      	cmp	r5, #0
 80098f4:	d100      	bne.n	80098f8 <_dtoa_r+0x9bc>
 80098f6:	e6b7      	b.n	8009668 <_dtoa_r+0x72c>
 80098f8:	2c00      	cmp	r4, #0
 80098fa:	d005      	beq.n	8009908 <_dtoa_r+0x9cc>
 80098fc:	42ac      	cmp	r4, r5
 80098fe:	d003      	beq.n	8009908 <_dtoa_r+0x9cc>
 8009900:	0021      	movs	r1, r4
 8009902:	0038      	movs	r0, r7
 8009904:	f000 fd3a 	bl	800a37c <_Bfree>
 8009908:	0029      	movs	r1, r5
 800990a:	0038      	movs	r0, r7
 800990c:	f000 fd36 	bl	800a37c <_Bfree>
 8009910:	e6aa      	b.n	8009668 <_dtoa_r+0x72c>
 8009912:	2600      	movs	r6, #0
 8009914:	0035      	movs	r5, r6
 8009916:	e7e2      	b.n	80098de <_dtoa_r+0x9a2>
 8009918:	9602      	str	r6, [sp, #8]
 800991a:	9e14      	ldr	r6, [sp, #80]	; 0x50
 800991c:	0035      	movs	r5, r6
 800991e:	e584      	b.n	800942a <_dtoa_r+0x4ee>
 8009920:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009922:	2b00      	cmp	r3, #0
 8009924:	d100      	bne.n	8009928 <_dtoa_r+0x9ec>
 8009926:	e0ce      	b.n	8009ac6 <_dtoa_r+0xb8a>
 8009928:	9b07      	ldr	r3, [sp, #28]
 800992a:	930c      	str	r3, [sp, #48]	; 0x30
 800992c:	2c00      	cmp	r4, #0
 800992e:	dd05      	ble.n	800993c <_dtoa_r+0xa00>
 8009930:	0029      	movs	r1, r5
 8009932:	0022      	movs	r2, r4
 8009934:	0038      	movs	r0, r7
 8009936:	f000 ff3f 	bl	800a7b8 <__lshift>
 800993a:	0005      	movs	r5, r0
 800993c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800993e:	0028      	movs	r0, r5
 8009940:	2b00      	cmp	r3, #0
 8009942:	d022      	beq.n	800998a <_dtoa_r+0xa4e>
 8009944:	0038      	movs	r0, r7
 8009946:	6869      	ldr	r1, [r5, #4]
 8009948:	f000 fcd4 	bl	800a2f4 <_Balloc>
 800994c:	1e04      	subs	r4, r0, #0
 800994e:	d10f      	bne.n	8009970 <_dtoa_r+0xa34>
 8009950:	0002      	movs	r2, r0
 8009952:	4b05      	ldr	r3, [pc, #20]	; (8009968 <_dtoa_r+0xa2c>)
 8009954:	4905      	ldr	r1, [pc, #20]	; (800996c <_dtoa_r+0xa30>)
 8009956:	f7ff fb06 	bl	8008f66 <_dtoa_r+0x2a>
 800995a:	46c0      	nop			; (mov r8, r8)
 800995c:	40240000 	.word	0x40240000
 8009960:	00000433 	.word	0x00000433
 8009964:	7ff00000 	.word	0x7ff00000
 8009968:	0800c880 	.word	0x0800c880
 800996c:	000002ea 	.word	0x000002ea
 8009970:	0029      	movs	r1, r5
 8009972:	692b      	ldr	r3, [r5, #16]
 8009974:	310c      	adds	r1, #12
 8009976:	1c9a      	adds	r2, r3, #2
 8009978:	0092      	lsls	r2, r2, #2
 800997a:	300c      	adds	r0, #12
 800997c:	f000 fca1 	bl	800a2c2 <memcpy>
 8009980:	2201      	movs	r2, #1
 8009982:	0021      	movs	r1, r4
 8009984:	0038      	movs	r0, r7
 8009986:	f000 ff17 	bl	800a7b8 <__lshift>
 800998a:	9b06      	ldr	r3, [sp, #24]
 800998c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800998e:	930a      	str	r3, [sp, #40]	; 0x28
 8009990:	3b01      	subs	r3, #1
 8009992:	189b      	adds	r3, r3, r2
 8009994:	2201      	movs	r2, #1
 8009996:	002c      	movs	r4, r5
 8009998:	0005      	movs	r5, r0
 800999a:	9314      	str	r3, [sp, #80]	; 0x50
 800999c:	9b08      	ldr	r3, [sp, #32]
 800999e:	4013      	ands	r3, r2
 80099a0:	930f      	str	r3, [sp, #60]	; 0x3c
 80099a2:	0031      	movs	r1, r6
 80099a4:	9805      	ldr	r0, [sp, #20]
 80099a6:	f7ff fa3d 	bl	8008e24 <quorem>
 80099aa:	0003      	movs	r3, r0
 80099ac:	0021      	movs	r1, r4
 80099ae:	3330      	adds	r3, #48	; 0x30
 80099b0:	900d      	str	r0, [sp, #52]	; 0x34
 80099b2:	9805      	ldr	r0, [sp, #20]
 80099b4:	9307      	str	r3, [sp, #28]
 80099b6:	f000 ff6d 	bl	800a894 <__mcmp>
 80099ba:	002a      	movs	r2, r5
 80099bc:	900e      	str	r0, [sp, #56]	; 0x38
 80099be:	0031      	movs	r1, r6
 80099c0:	0038      	movs	r0, r7
 80099c2:	f000 ff83 	bl	800a8cc <__mdiff>
 80099c6:	68c3      	ldr	r3, [r0, #12]
 80099c8:	9008      	str	r0, [sp, #32]
 80099ca:	9310      	str	r3, [sp, #64]	; 0x40
 80099cc:	2301      	movs	r3, #1
 80099ce:	930c      	str	r3, [sp, #48]	; 0x30
 80099d0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d104      	bne.n	80099e0 <_dtoa_r+0xaa4>
 80099d6:	0001      	movs	r1, r0
 80099d8:	9805      	ldr	r0, [sp, #20]
 80099da:	f000 ff5b 	bl	800a894 <__mcmp>
 80099de:	900c      	str	r0, [sp, #48]	; 0x30
 80099e0:	0038      	movs	r0, r7
 80099e2:	9908      	ldr	r1, [sp, #32]
 80099e4:	f000 fcca 	bl	800a37c <_Bfree>
 80099e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80099ea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80099ec:	3301      	adds	r3, #1
 80099ee:	9308      	str	r3, [sp, #32]
 80099f0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80099f2:	4313      	orrs	r3, r2
 80099f4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80099f6:	4313      	orrs	r3, r2
 80099f8:	d10c      	bne.n	8009a14 <_dtoa_r+0xad8>
 80099fa:	9b07      	ldr	r3, [sp, #28]
 80099fc:	2b39      	cmp	r3, #57	; 0x39
 80099fe:	d026      	beq.n	8009a4e <_dtoa_r+0xb12>
 8009a00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	dd02      	ble.n	8009a0c <_dtoa_r+0xad0>
 8009a06:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009a08:	3331      	adds	r3, #49	; 0x31
 8009a0a:	9307      	str	r3, [sp, #28]
 8009a0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a0e:	9a07      	ldr	r2, [sp, #28]
 8009a10:	701a      	strb	r2, [r3, #0]
 8009a12:	e76a      	b.n	80098ea <_dtoa_r+0x9ae>
 8009a14:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	db04      	blt.n	8009a24 <_dtoa_r+0xae8>
 8009a1a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009a1c:	4313      	orrs	r3, r2
 8009a1e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009a20:	4313      	orrs	r3, r2
 8009a22:	d11f      	bne.n	8009a64 <_dtoa_r+0xb28>
 8009a24:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	ddf0      	ble.n	8009a0c <_dtoa_r+0xad0>
 8009a2a:	9905      	ldr	r1, [sp, #20]
 8009a2c:	2201      	movs	r2, #1
 8009a2e:	0038      	movs	r0, r7
 8009a30:	f000 fec2 	bl	800a7b8 <__lshift>
 8009a34:	0031      	movs	r1, r6
 8009a36:	9005      	str	r0, [sp, #20]
 8009a38:	f000 ff2c 	bl	800a894 <__mcmp>
 8009a3c:	2800      	cmp	r0, #0
 8009a3e:	dc03      	bgt.n	8009a48 <_dtoa_r+0xb0c>
 8009a40:	d1e4      	bne.n	8009a0c <_dtoa_r+0xad0>
 8009a42:	9b07      	ldr	r3, [sp, #28]
 8009a44:	07db      	lsls	r3, r3, #31
 8009a46:	d5e1      	bpl.n	8009a0c <_dtoa_r+0xad0>
 8009a48:	9b07      	ldr	r3, [sp, #28]
 8009a4a:	2b39      	cmp	r3, #57	; 0x39
 8009a4c:	d1db      	bne.n	8009a06 <_dtoa_r+0xaca>
 8009a4e:	2339      	movs	r3, #57	; 0x39
 8009a50:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009a52:	7013      	strb	r3, [r2, #0]
 8009a54:	9b08      	ldr	r3, [sp, #32]
 8009a56:	9308      	str	r3, [sp, #32]
 8009a58:	3b01      	subs	r3, #1
 8009a5a:	781a      	ldrb	r2, [r3, #0]
 8009a5c:	2a39      	cmp	r2, #57	; 0x39
 8009a5e:	d068      	beq.n	8009b32 <_dtoa_r+0xbf6>
 8009a60:	3201      	adds	r2, #1
 8009a62:	e7d5      	b.n	8009a10 <_dtoa_r+0xad4>
 8009a64:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	dd07      	ble.n	8009a7a <_dtoa_r+0xb3e>
 8009a6a:	9b07      	ldr	r3, [sp, #28]
 8009a6c:	2b39      	cmp	r3, #57	; 0x39
 8009a6e:	d0ee      	beq.n	8009a4e <_dtoa_r+0xb12>
 8009a70:	9b07      	ldr	r3, [sp, #28]
 8009a72:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009a74:	3301      	adds	r3, #1
 8009a76:	7013      	strb	r3, [r2, #0]
 8009a78:	e737      	b.n	80098ea <_dtoa_r+0x9ae>
 8009a7a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a7c:	9a07      	ldr	r2, [sp, #28]
 8009a7e:	701a      	strb	r2, [r3, #0]
 8009a80:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009a82:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009a84:	4293      	cmp	r3, r2
 8009a86:	d03e      	beq.n	8009b06 <_dtoa_r+0xbca>
 8009a88:	2300      	movs	r3, #0
 8009a8a:	220a      	movs	r2, #10
 8009a8c:	9905      	ldr	r1, [sp, #20]
 8009a8e:	0038      	movs	r0, r7
 8009a90:	f000 fc98 	bl	800a3c4 <__multadd>
 8009a94:	2300      	movs	r3, #0
 8009a96:	9005      	str	r0, [sp, #20]
 8009a98:	220a      	movs	r2, #10
 8009a9a:	0021      	movs	r1, r4
 8009a9c:	0038      	movs	r0, r7
 8009a9e:	42ac      	cmp	r4, r5
 8009aa0:	d106      	bne.n	8009ab0 <_dtoa_r+0xb74>
 8009aa2:	f000 fc8f 	bl	800a3c4 <__multadd>
 8009aa6:	0004      	movs	r4, r0
 8009aa8:	0005      	movs	r5, r0
 8009aaa:	9b08      	ldr	r3, [sp, #32]
 8009aac:	930a      	str	r3, [sp, #40]	; 0x28
 8009aae:	e778      	b.n	80099a2 <_dtoa_r+0xa66>
 8009ab0:	f000 fc88 	bl	800a3c4 <__multadd>
 8009ab4:	0029      	movs	r1, r5
 8009ab6:	0004      	movs	r4, r0
 8009ab8:	2300      	movs	r3, #0
 8009aba:	220a      	movs	r2, #10
 8009abc:	0038      	movs	r0, r7
 8009abe:	f000 fc81 	bl	800a3c4 <__multadd>
 8009ac2:	0005      	movs	r5, r0
 8009ac4:	e7f1      	b.n	8009aaa <_dtoa_r+0xb6e>
 8009ac6:	9b07      	ldr	r3, [sp, #28]
 8009ac8:	930c      	str	r3, [sp, #48]	; 0x30
 8009aca:	2400      	movs	r4, #0
 8009acc:	0031      	movs	r1, r6
 8009ace:	9805      	ldr	r0, [sp, #20]
 8009ad0:	f7ff f9a8 	bl	8008e24 <quorem>
 8009ad4:	9b06      	ldr	r3, [sp, #24]
 8009ad6:	3030      	adds	r0, #48	; 0x30
 8009ad8:	5518      	strb	r0, [r3, r4]
 8009ada:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009adc:	3401      	adds	r4, #1
 8009ade:	9007      	str	r0, [sp, #28]
 8009ae0:	42a3      	cmp	r3, r4
 8009ae2:	dd07      	ble.n	8009af4 <_dtoa_r+0xbb8>
 8009ae4:	2300      	movs	r3, #0
 8009ae6:	220a      	movs	r2, #10
 8009ae8:	0038      	movs	r0, r7
 8009aea:	9905      	ldr	r1, [sp, #20]
 8009aec:	f000 fc6a 	bl	800a3c4 <__multadd>
 8009af0:	9005      	str	r0, [sp, #20]
 8009af2:	e7eb      	b.n	8009acc <_dtoa_r+0xb90>
 8009af4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009af6:	2001      	movs	r0, #1
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	dd00      	ble.n	8009afe <_dtoa_r+0xbc2>
 8009afc:	0018      	movs	r0, r3
 8009afe:	2400      	movs	r4, #0
 8009b00:	9b06      	ldr	r3, [sp, #24]
 8009b02:	181b      	adds	r3, r3, r0
 8009b04:	9308      	str	r3, [sp, #32]
 8009b06:	9905      	ldr	r1, [sp, #20]
 8009b08:	2201      	movs	r2, #1
 8009b0a:	0038      	movs	r0, r7
 8009b0c:	f000 fe54 	bl	800a7b8 <__lshift>
 8009b10:	0031      	movs	r1, r6
 8009b12:	9005      	str	r0, [sp, #20]
 8009b14:	f000 febe 	bl	800a894 <__mcmp>
 8009b18:	2800      	cmp	r0, #0
 8009b1a:	dc9b      	bgt.n	8009a54 <_dtoa_r+0xb18>
 8009b1c:	d102      	bne.n	8009b24 <_dtoa_r+0xbe8>
 8009b1e:	9b07      	ldr	r3, [sp, #28]
 8009b20:	07db      	lsls	r3, r3, #31
 8009b22:	d497      	bmi.n	8009a54 <_dtoa_r+0xb18>
 8009b24:	9b08      	ldr	r3, [sp, #32]
 8009b26:	9308      	str	r3, [sp, #32]
 8009b28:	3b01      	subs	r3, #1
 8009b2a:	781a      	ldrb	r2, [r3, #0]
 8009b2c:	2a30      	cmp	r2, #48	; 0x30
 8009b2e:	d0fa      	beq.n	8009b26 <_dtoa_r+0xbea>
 8009b30:	e6db      	b.n	80098ea <_dtoa_r+0x9ae>
 8009b32:	9a06      	ldr	r2, [sp, #24]
 8009b34:	429a      	cmp	r2, r3
 8009b36:	d18e      	bne.n	8009a56 <_dtoa_r+0xb1a>
 8009b38:	9b02      	ldr	r3, [sp, #8]
 8009b3a:	3301      	adds	r3, #1
 8009b3c:	9302      	str	r3, [sp, #8]
 8009b3e:	2331      	movs	r3, #49	; 0x31
 8009b40:	e799      	b.n	8009a76 <_dtoa_r+0xb3a>
 8009b42:	4b09      	ldr	r3, [pc, #36]	; (8009b68 <_dtoa_r+0xc2c>)
 8009b44:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009b46:	9306      	str	r3, [sp, #24]
 8009b48:	4b08      	ldr	r3, [pc, #32]	; (8009b6c <_dtoa_r+0xc30>)
 8009b4a:	2a00      	cmp	r2, #0
 8009b4c:	d001      	beq.n	8009b52 <_dtoa_r+0xc16>
 8009b4e:	f7ff fa3f 	bl	8008fd0 <_dtoa_r+0x94>
 8009b52:	f7ff fa3f 	bl	8008fd4 <_dtoa_r+0x98>
 8009b56:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	dcb6      	bgt.n	8009aca <_dtoa_r+0xb8e>
 8009b5c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009b5e:	2b02      	cmp	r3, #2
 8009b60:	dd00      	ble.n	8009b64 <_dtoa_r+0xc28>
 8009b62:	e6ac      	b.n	80098be <_dtoa_r+0x982>
 8009b64:	e7b1      	b.n	8009aca <_dtoa_r+0xb8e>
 8009b66:	46c0      	nop			; (mov r8, r8)
 8009b68:	0800c801 	.word	0x0800c801
 8009b6c:	0800c809 	.word	0x0800c809

08009b70 <rshift>:
 8009b70:	0002      	movs	r2, r0
 8009b72:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009b74:	6904      	ldr	r4, [r0, #16]
 8009b76:	3214      	adds	r2, #20
 8009b78:	0013      	movs	r3, r2
 8009b7a:	b085      	sub	sp, #20
 8009b7c:	114f      	asrs	r7, r1, #5
 8009b7e:	42bc      	cmp	r4, r7
 8009b80:	dd31      	ble.n	8009be6 <rshift+0x76>
 8009b82:	00bb      	lsls	r3, r7, #2
 8009b84:	18d3      	adds	r3, r2, r3
 8009b86:	261f      	movs	r6, #31
 8009b88:	9301      	str	r3, [sp, #4]
 8009b8a:	000b      	movs	r3, r1
 8009b8c:	00a5      	lsls	r5, r4, #2
 8009b8e:	4033      	ands	r3, r6
 8009b90:	1955      	adds	r5, r2, r5
 8009b92:	9302      	str	r3, [sp, #8]
 8009b94:	4231      	tst	r1, r6
 8009b96:	d10c      	bne.n	8009bb2 <rshift+0x42>
 8009b98:	0016      	movs	r6, r2
 8009b9a:	9901      	ldr	r1, [sp, #4]
 8009b9c:	428d      	cmp	r5, r1
 8009b9e:	d838      	bhi.n	8009c12 <rshift+0xa2>
 8009ba0:	9901      	ldr	r1, [sp, #4]
 8009ba2:	2300      	movs	r3, #0
 8009ba4:	3903      	subs	r1, #3
 8009ba6:	428d      	cmp	r5, r1
 8009ba8:	d301      	bcc.n	8009bae <rshift+0x3e>
 8009baa:	1be3      	subs	r3, r4, r7
 8009bac:	009b      	lsls	r3, r3, #2
 8009bae:	18d3      	adds	r3, r2, r3
 8009bb0:	e019      	b.n	8009be6 <rshift+0x76>
 8009bb2:	2120      	movs	r1, #32
 8009bb4:	9b02      	ldr	r3, [sp, #8]
 8009bb6:	9e01      	ldr	r6, [sp, #4]
 8009bb8:	1acb      	subs	r3, r1, r3
 8009bba:	9303      	str	r3, [sp, #12]
 8009bbc:	ce02      	ldmia	r6!, {r1}
 8009bbe:	9b02      	ldr	r3, [sp, #8]
 8009bc0:	4694      	mov	ip, r2
 8009bc2:	40d9      	lsrs	r1, r3
 8009bc4:	9100      	str	r1, [sp, #0]
 8009bc6:	42b5      	cmp	r5, r6
 8009bc8:	d816      	bhi.n	8009bf8 <rshift+0x88>
 8009bca:	9e01      	ldr	r6, [sp, #4]
 8009bcc:	2300      	movs	r3, #0
 8009bce:	3601      	adds	r6, #1
 8009bd0:	42b5      	cmp	r5, r6
 8009bd2:	d302      	bcc.n	8009bda <rshift+0x6a>
 8009bd4:	1be3      	subs	r3, r4, r7
 8009bd6:	009b      	lsls	r3, r3, #2
 8009bd8:	3b04      	subs	r3, #4
 8009bda:	9900      	ldr	r1, [sp, #0]
 8009bdc:	18d3      	adds	r3, r2, r3
 8009bde:	6019      	str	r1, [r3, #0]
 8009be0:	2900      	cmp	r1, #0
 8009be2:	d000      	beq.n	8009be6 <rshift+0x76>
 8009be4:	3304      	adds	r3, #4
 8009be6:	1a99      	subs	r1, r3, r2
 8009be8:	1089      	asrs	r1, r1, #2
 8009bea:	6101      	str	r1, [r0, #16]
 8009bec:	4293      	cmp	r3, r2
 8009bee:	d101      	bne.n	8009bf4 <rshift+0x84>
 8009bf0:	2300      	movs	r3, #0
 8009bf2:	6143      	str	r3, [r0, #20]
 8009bf4:	b005      	add	sp, #20
 8009bf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009bf8:	6833      	ldr	r3, [r6, #0]
 8009bfa:	9903      	ldr	r1, [sp, #12]
 8009bfc:	408b      	lsls	r3, r1
 8009bfe:	9900      	ldr	r1, [sp, #0]
 8009c00:	4319      	orrs	r1, r3
 8009c02:	4663      	mov	r3, ip
 8009c04:	c302      	stmia	r3!, {r1}
 8009c06:	469c      	mov	ip, r3
 8009c08:	ce02      	ldmia	r6!, {r1}
 8009c0a:	9b02      	ldr	r3, [sp, #8]
 8009c0c:	40d9      	lsrs	r1, r3
 8009c0e:	9100      	str	r1, [sp, #0]
 8009c10:	e7d9      	b.n	8009bc6 <rshift+0x56>
 8009c12:	c908      	ldmia	r1!, {r3}
 8009c14:	c608      	stmia	r6!, {r3}
 8009c16:	e7c1      	b.n	8009b9c <rshift+0x2c>

08009c18 <__hexdig_fun>:
 8009c18:	0002      	movs	r2, r0
 8009c1a:	3a30      	subs	r2, #48	; 0x30
 8009c1c:	0003      	movs	r3, r0
 8009c1e:	2a09      	cmp	r2, #9
 8009c20:	d802      	bhi.n	8009c28 <__hexdig_fun+0x10>
 8009c22:	3b20      	subs	r3, #32
 8009c24:	b2d8      	uxtb	r0, r3
 8009c26:	4770      	bx	lr
 8009c28:	0002      	movs	r2, r0
 8009c2a:	3a61      	subs	r2, #97	; 0x61
 8009c2c:	2a05      	cmp	r2, #5
 8009c2e:	d801      	bhi.n	8009c34 <__hexdig_fun+0x1c>
 8009c30:	3b47      	subs	r3, #71	; 0x47
 8009c32:	e7f7      	b.n	8009c24 <__hexdig_fun+0xc>
 8009c34:	001a      	movs	r2, r3
 8009c36:	3a41      	subs	r2, #65	; 0x41
 8009c38:	2000      	movs	r0, #0
 8009c3a:	2a05      	cmp	r2, #5
 8009c3c:	d8f3      	bhi.n	8009c26 <__hexdig_fun+0xe>
 8009c3e:	3b27      	subs	r3, #39	; 0x27
 8009c40:	e7f0      	b.n	8009c24 <__hexdig_fun+0xc>
	...

08009c44 <__gethex>:
 8009c44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009c46:	b08d      	sub	sp, #52	; 0x34
 8009c48:	930a      	str	r3, [sp, #40]	; 0x28
 8009c4a:	4bbf      	ldr	r3, [pc, #764]	; (8009f48 <__gethex+0x304>)
 8009c4c:	9005      	str	r0, [sp, #20]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	9109      	str	r1, [sp, #36]	; 0x24
 8009c52:	0018      	movs	r0, r3
 8009c54:	9202      	str	r2, [sp, #8]
 8009c56:	9307      	str	r3, [sp, #28]
 8009c58:	f7f6 fa5c 	bl	8000114 <strlen>
 8009c5c:	2202      	movs	r2, #2
 8009c5e:	9b07      	ldr	r3, [sp, #28]
 8009c60:	4252      	negs	r2, r2
 8009c62:	181b      	adds	r3, r3, r0
 8009c64:	3b01      	subs	r3, #1
 8009c66:	781b      	ldrb	r3, [r3, #0]
 8009c68:	9003      	str	r0, [sp, #12]
 8009c6a:	930b      	str	r3, [sp, #44]	; 0x2c
 8009c6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c6e:	6819      	ldr	r1, [r3, #0]
 8009c70:	1c8b      	adds	r3, r1, #2
 8009c72:	1a52      	subs	r2, r2, r1
 8009c74:	18d1      	adds	r1, r2, r3
 8009c76:	9301      	str	r3, [sp, #4]
 8009c78:	9108      	str	r1, [sp, #32]
 8009c7a:	9901      	ldr	r1, [sp, #4]
 8009c7c:	3301      	adds	r3, #1
 8009c7e:	7808      	ldrb	r0, [r1, #0]
 8009c80:	2830      	cmp	r0, #48	; 0x30
 8009c82:	d0f7      	beq.n	8009c74 <__gethex+0x30>
 8009c84:	f7ff ffc8 	bl	8009c18 <__hexdig_fun>
 8009c88:	2300      	movs	r3, #0
 8009c8a:	001c      	movs	r4, r3
 8009c8c:	9304      	str	r3, [sp, #16]
 8009c8e:	4298      	cmp	r0, r3
 8009c90:	d11f      	bne.n	8009cd2 <__gethex+0x8e>
 8009c92:	9a03      	ldr	r2, [sp, #12]
 8009c94:	9907      	ldr	r1, [sp, #28]
 8009c96:	9801      	ldr	r0, [sp, #4]
 8009c98:	f001 fd16 	bl	800b6c8 <strncmp>
 8009c9c:	0007      	movs	r7, r0
 8009c9e:	42a0      	cmp	r0, r4
 8009ca0:	d000      	beq.n	8009ca4 <__gethex+0x60>
 8009ca2:	e06b      	b.n	8009d7c <__gethex+0x138>
 8009ca4:	9b01      	ldr	r3, [sp, #4]
 8009ca6:	9a03      	ldr	r2, [sp, #12]
 8009ca8:	5c98      	ldrb	r0, [r3, r2]
 8009caa:	189d      	adds	r5, r3, r2
 8009cac:	f7ff ffb4 	bl	8009c18 <__hexdig_fun>
 8009cb0:	2301      	movs	r3, #1
 8009cb2:	9304      	str	r3, [sp, #16]
 8009cb4:	42a0      	cmp	r0, r4
 8009cb6:	d030      	beq.n	8009d1a <__gethex+0xd6>
 8009cb8:	9501      	str	r5, [sp, #4]
 8009cba:	9b01      	ldr	r3, [sp, #4]
 8009cbc:	7818      	ldrb	r0, [r3, #0]
 8009cbe:	2830      	cmp	r0, #48	; 0x30
 8009cc0:	d009      	beq.n	8009cd6 <__gethex+0x92>
 8009cc2:	f7ff ffa9 	bl	8009c18 <__hexdig_fun>
 8009cc6:	4242      	negs	r2, r0
 8009cc8:	4142      	adcs	r2, r0
 8009cca:	2301      	movs	r3, #1
 8009ccc:	002c      	movs	r4, r5
 8009cce:	9204      	str	r2, [sp, #16]
 8009cd0:	9308      	str	r3, [sp, #32]
 8009cd2:	9d01      	ldr	r5, [sp, #4]
 8009cd4:	e004      	b.n	8009ce0 <__gethex+0x9c>
 8009cd6:	9b01      	ldr	r3, [sp, #4]
 8009cd8:	3301      	adds	r3, #1
 8009cda:	9301      	str	r3, [sp, #4]
 8009cdc:	e7ed      	b.n	8009cba <__gethex+0x76>
 8009cde:	3501      	adds	r5, #1
 8009ce0:	7828      	ldrb	r0, [r5, #0]
 8009ce2:	f7ff ff99 	bl	8009c18 <__hexdig_fun>
 8009ce6:	1e07      	subs	r7, r0, #0
 8009ce8:	d1f9      	bne.n	8009cde <__gethex+0x9a>
 8009cea:	0028      	movs	r0, r5
 8009cec:	9a03      	ldr	r2, [sp, #12]
 8009cee:	9907      	ldr	r1, [sp, #28]
 8009cf0:	f001 fcea 	bl	800b6c8 <strncmp>
 8009cf4:	2800      	cmp	r0, #0
 8009cf6:	d10e      	bne.n	8009d16 <__gethex+0xd2>
 8009cf8:	2c00      	cmp	r4, #0
 8009cfa:	d107      	bne.n	8009d0c <__gethex+0xc8>
 8009cfc:	9b03      	ldr	r3, [sp, #12]
 8009cfe:	18ed      	adds	r5, r5, r3
 8009d00:	002c      	movs	r4, r5
 8009d02:	7828      	ldrb	r0, [r5, #0]
 8009d04:	f7ff ff88 	bl	8009c18 <__hexdig_fun>
 8009d08:	2800      	cmp	r0, #0
 8009d0a:	d102      	bne.n	8009d12 <__gethex+0xce>
 8009d0c:	1b64      	subs	r4, r4, r5
 8009d0e:	00a7      	lsls	r7, r4, #2
 8009d10:	e003      	b.n	8009d1a <__gethex+0xd6>
 8009d12:	3501      	adds	r5, #1
 8009d14:	e7f5      	b.n	8009d02 <__gethex+0xbe>
 8009d16:	2c00      	cmp	r4, #0
 8009d18:	d1f8      	bne.n	8009d0c <__gethex+0xc8>
 8009d1a:	2220      	movs	r2, #32
 8009d1c:	782b      	ldrb	r3, [r5, #0]
 8009d1e:	002e      	movs	r6, r5
 8009d20:	4393      	bics	r3, r2
 8009d22:	2b50      	cmp	r3, #80	; 0x50
 8009d24:	d11d      	bne.n	8009d62 <__gethex+0x11e>
 8009d26:	786b      	ldrb	r3, [r5, #1]
 8009d28:	2b2b      	cmp	r3, #43	; 0x2b
 8009d2a:	d02c      	beq.n	8009d86 <__gethex+0x142>
 8009d2c:	2b2d      	cmp	r3, #45	; 0x2d
 8009d2e:	d02e      	beq.n	8009d8e <__gethex+0x14a>
 8009d30:	2300      	movs	r3, #0
 8009d32:	1c6e      	adds	r6, r5, #1
 8009d34:	9306      	str	r3, [sp, #24]
 8009d36:	7830      	ldrb	r0, [r6, #0]
 8009d38:	f7ff ff6e 	bl	8009c18 <__hexdig_fun>
 8009d3c:	1e43      	subs	r3, r0, #1
 8009d3e:	b2db      	uxtb	r3, r3
 8009d40:	2b18      	cmp	r3, #24
 8009d42:	d82b      	bhi.n	8009d9c <__gethex+0x158>
 8009d44:	3810      	subs	r0, #16
 8009d46:	0004      	movs	r4, r0
 8009d48:	7870      	ldrb	r0, [r6, #1]
 8009d4a:	f7ff ff65 	bl	8009c18 <__hexdig_fun>
 8009d4e:	1e43      	subs	r3, r0, #1
 8009d50:	b2db      	uxtb	r3, r3
 8009d52:	3601      	adds	r6, #1
 8009d54:	2b18      	cmp	r3, #24
 8009d56:	d91c      	bls.n	8009d92 <__gethex+0x14e>
 8009d58:	9b06      	ldr	r3, [sp, #24]
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d000      	beq.n	8009d60 <__gethex+0x11c>
 8009d5e:	4264      	negs	r4, r4
 8009d60:	193f      	adds	r7, r7, r4
 8009d62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d64:	601e      	str	r6, [r3, #0]
 8009d66:	9b04      	ldr	r3, [sp, #16]
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d019      	beq.n	8009da0 <__gethex+0x15c>
 8009d6c:	2600      	movs	r6, #0
 8009d6e:	9b08      	ldr	r3, [sp, #32]
 8009d70:	42b3      	cmp	r3, r6
 8009d72:	d100      	bne.n	8009d76 <__gethex+0x132>
 8009d74:	3606      	adds	r6, #6
 8009d76:	0030      	movs	r0, r6
 8009d78:	b00d      	add	sp, #52	; 0x34
 8009d7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d7c:	2301      	movs	r3, #1
 8009d7e:	2700      	movs	r7, #0
 8009d80:	9d01      	ldr	r5, [sp, #4]
 8009d82:	9304      	str	r3, [sp, #16]
 8009d84:	e7c9      	b.n	8009d1a <__gethex+0xd6>
 8009d86:	2300      	movs	r3, #0
 8009d88:	9306      	str	r3, [sp, #24]
 8009d8a:	1cae      	adds	r6, r5, #2
 8009d8c:	e7d3      	b.n	8009d36 <__gethex+0xf2>
 8009d8e:	2301      	movs	r3, #1
 8009d90:	e7fa      	b.n	8009d88 <__gethex+0x144>
 8009d92:	230a      	movs	r3, #10
 8009d94:	435c      	muls	r4, r3
 8009d96:	1824      	adds	r4, r4, r0
 8009d98:	3c10      	subs	r4, #16
 8009d9a:	e7d5      	b.n	8009d48 <__gethex+0x104>
 8009d9c:	002e      	movs	r6, r5
 8009d9e:	e7e0      	b.n	8009d62 <__gethex+0x11e>
 8009da0:	9b01      	ldr	r3, [sp, #4]
 8009da2:	9904      	ldr	r1, [sp, #16]
 8009da4:	1aeb      	subs	r3, r5, r3
 8009da6:	3b01      	subs	r3, #1
 8009da8:	2b07      	cmp	r3, #7
 8009daa:	dc0a      	bgt.n	8009dc2 <__gethex+0x17e>
 8009dac:	9805      	ldr	r0, [sp, #20]
 8009dae:	f000 faa1 	bl	800a2f4 <_Balloc>
 8009db2:	1e04      	subs	r4, r0, #0
 8009db4:	d108      	bne.n	8009dc8 <__gethex+0x184>
 8009db6:	0002      	movs	r2, r0
 8009db8:	21de      	movs	r1, #222	; 0xde
 8009dba:	4b64      	ldr	r3, [pc, #400]	; (8009f4c <__gethex+0x308>)
 8009dbc:	4864      	ldr	r0, [pc, #400]	; (8009f50 <__gethex+0x30c>)
 8009dbe:	f001 fd6f 	bl	800b8a0 <__assert_func>
 8009dc2:	3101      	adds	r1, #1
 8009dc4:	105b      	asrs	r3, r3, #1
 8009dc6:	e7ef      	b.n	8009da8 <__gethex+0x164>
 8009dc8:	0003      	movs	r3, r0
 8009dca:	3314      	adds	r3, #20
 8009dcc:	9304      	str	r3, [sp, #16]
 8009dce:	9309      	str	r3, [sp, #36]	; 0x24
 8009dd0:	2300      	movs	r3, #0
 8009dd2:	001e      	movs	r6, r3
 8009dd4:	9306      	str	r3, [sp, #24]
 8009dd6:	9b01      	ldr	r3, [sp, #4]
 8009dd8:	42ab      	cmp	r3, r5
 8009dda:	d340      	bcc.n	8009e5e <__gethex+0x21a>
 8009ddc:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8009dde:	9b04      	ldr	r3, [sp, #16]
 8009de0:	c540      	stmia	r5!, {r6}
 8009de2:	1aed      	subs	r5, r5, r3
 8009de4:	10ad      	asrs	r5, r5, #2
 8009de6:	0030      	movs	r0, r6
 8009de8:	6125      	str	r5, [r4, #16]
 8009dea:	f000 fb7b 	bl	800a4e4 <__hi0bits>
 8009dee:	9b02      	ldr	r3, [sp, #8]
 8009df0:	016d      	lsls	r5, r5, #5
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	1a2e      	subs	r6, r5, r0
 8009df6:	9301      	str	r3, [sp, #4]
 8009df8:	429e      	cmp	r6, r3
 8009dfa:	dd5a      	ble.n	8009eb2 <__gethex+0x26e>
 8009dfc:	1af6      	subs	r6, r6, r3
 8009dfe:	0031      	movs	r1, r6
 8009e00:	0020      	movs	r0, r4
 8009e02:	f000 ff1d 	bl	800ac40 <__any_on>
 8009e06:	1e05      	subs	r5, r0, #0
 8009e08:	d016      	beq.n	8009e38 <__gethex+0x1f4>
 8009e0a:	2501      	movs	r5, #1
 8009e0c:	211f      	movs	r1, #31
 8009e0e:	0028      	movs	r0, r5
 8009e10:	1e73      	subs	r3, r6, #1
 8009e12:	4019      	ands	r1, r3
 8009e14:	4088      	lsls	r0, r1
 8009e16:	0001      	movs	r1, r0
 8009e18:	115a      	asrs	r2, r3, #5
 8009e1a:	9804      	ldr	r0, [sp, #16]
 8009e1c:	0092      	lsls	r2, r2, #2
 8009e1e:	5812      	ldr	r2, [r2, r0]
 8009e20:	420a      	tst	r2, r1
 8009e22:	d009      	beq.n	8009e38 <__gethex+0x1f4>
 8009e24:	42ab      	cmp	r3, r5
 8009e26:	dd06      	ble.n	8009e36 <__gethex+0x1f2>
 8009e28:	0020      	movs	r0, r4
 8009e2a:	1eb1      	subs	r1, r6, #2
 8009e2c:	f000 ff08 	bl	800ac40 <__any_on>
 8009e30:	3502      	adds	r5, #2
 8009e32:	2800      	cmp	r0, #0
 8009e34:	d100      	bne.n	8009e38 <__gethex+0x1f4>
 8009e36:	2502      	movs	r5, #2
 8009e38:	0031      	movs	r1, r6
 8009e3a:	0020      	movs	r0, r4
 8009e3c:	f7ff fe98 	bl	8009b70 <rshift>
 8009e40:	19bf      	adds	r7, r7, r6
 8009e42:	9b02      	ldr	r3, [sp, #8]
 8009e44:	689b      	ldr	r3, [r3, #8]
 8009e46:	9303      	str	r3, [sp, #12]
 8009e48:	42bb      	cmp	r3, r7
 8009e4a:	da42      	bge.n	8009ed2 <__gethex+0x28e>
 8009e4c:	0021      	movs	r1, r4
 8009e4e:	9805      	ldr	r0, [sp, #20]
 8009e50:	f000 fa94 	bl	800a37c <_Bfree>
 8009e54:	2300      	movs	r3, #0
 8009e56:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009e58:	26a3      	movs	r6, #163	; 0xa3
 8009e5a:	6013      	str	r3, [r2, #0]
 8009e5c:	e78b      	b.n	8009d76 <__gethex+0x132>
 8009e5e:	1e6b      	subs	r3, r5, #1
 8009e60:	9308      	str	r3, [sp, #32]
 8009e62:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009e64:	781b      	ldrb	r3, [r3, #0]
 8009e66:	4293      	cmp	r3, r2
 8009e68:	d014      	beq.n	8009e94 <__gethex+0x250>
 8009e6a:	9b06      	ldr	r3, [sp, #24]
 8009e6c:	2b20      	cmp	r3, #32
 8009e6e:	d104      	bne.n	8009e7a <__gethex+0x236>
 8009e70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e72:	c340      	stmia	r3!, {r6}
 8009e74:	2600      	movs	r6, #0
 8009e76:	9309      	str	r3, [sp, #36]	; 0x24
 8009e78:	9606      	str	r6, [sp, #24]
 8009e7a:	9b08      	ldr	r3, [sp, #32]
 8009e7c:	7818      	ldrb	r0, [r3, #0]
 8009e7e:	f7ff fecb 	bl	8009c18 <__hexdig_fun>
 8009e82:	230f      	movs	r3, #15
 8009e84:	4018      	ands	r0, r3
 8009e86:	9b06      	ldr	r3, [sp, #24]
 8009e88:	9d08      	ldr	r5, [sp, #32]
 8009e8a:	4098      	lsls	r0, r3
 8009e8c:	3304      	adds	r3, #4
 8009e8e:	4306      	orrs	r6, r0
 8009e90:	9306      	str	r3, [sp, #24]
 8009e92:	e7a0      	b.n	8009dd6 <__gethex+0x192>
 8009e94:	2301      	movs	r3, #1
 8009e96:	9a03      	ldr	r2, [sp, #12]
 8009e98:	1a9d      	subs	r5, r3, r2
 8009e9a:	9b08      	ldr	r3, [sp, #32]
 8009e9c:	195d      	adds	r5, r3, r5
 8009e9e:	9b01      	ldr	r3, [sp, #4]
 8009ea0:	429d      	cmp	r5, r3
 8009ea2:	d3e2      	bcc.n	8009e6a <__gethex+0x226>
 8009ea4:	0028      	movs	r0, r5
 8009ea6:	9907      	ldr	r1, [sp, #28]
 8009ea8:	f001 fc0e 	bl	800b6c8 <strncmp>
 8009eac:	2800      	cmp	r0, #0
 8009eae:	d1dc      	bne.n	8009e6a <__gethex+0x226>
 8009eb0:	e791      	b.n	8009dd6 <__gethex+0x192>
 8009eb2:	9b01      	ldr	r3, [sp, #4]
 8009eb4:	2500      	movs	r5, #0
 8009eb6:	429e      	cmp	r6, r3
 8009eb8:	dac3      	bge.n	8009e42 <__gethex+0x1fe>
 8009eba:	1b9e      	subs	r6, r3, r6
 8009ebc:	0021      	movs	r1, r4
 8009ebe:	0032      	movs	r2, r6
 8009ec0:	9805      	ldr	r0, [sp, #20]
 8009ec2:	f000 fc79 	bl	800a7b8 <__lshift>
 8009ec6:	0003      	movs	r3, r0
 8009ec8:	3314      	adds	r3, #20
 8009eca:	0004      	movs	r4, r0
 8009ecc:	1bbf      	subs	r7, r7, r6
 8009ece:	9304      	str	r3, [sp, #16]
 8009ed0:	e7b7      	b.n	8009e42 <__gethex+0x1fe>
 8009ed2:	9b02      	ldr	r3, [sp, #8]
 8009ed4:	685e      	ldr	r6, [r3, #4]
 8009ed6:	42be      	cmp	r6, r7
 8009ed8:	dd71      	ble.n	8009fbe <__gethex+0x37a>
 8009eda:	9b01      	ldr	r3, [sp, #4]
 8009edc:	1bf6      	subs	r6, r6, r7
 8009ede:	42b3      	cmp	r3, r6
 8009ee0:	dc38      	bgt.n	8009f54 <__gethex+0x310>
 8009ee2:	9b02      	ldr	r3, [sp, #8]
 8009ee4:	68db      	ldr	r3, [r3, #12]
 8009ee6:	2b02      	cmp	r3, #2
 8009ee8:	d026      	beq.n	8009f38 <__gethex+0x2f4>
 8009eea:	2b03      	cmp	r3, #3
 8009eec:	d028      	beq.n	8009f40 <__gethex+0x2fc>
 8009eee:	2b01      	cmp	r3, #1
 8009ef0:	d119      	bne.n	8009f26 <__gethex+0x2e2>
 8009ef2:	9b01      	ldr	r3, [sp, #4]
 8009ef4:	42b3      	cmp	r3, r6
 8009ef6:	d116      	bne.n	8009f26 <__gethex+0x2e2>
 8009ef8:	2b01      	cmp	r3, #1
 8009efa:	d10d      	bne.n	8009f18 <__gethex+0x2d4>
 8009efc:	9b02      	ldr	r3, [sp, #8]
 8009efe:	2662      	movs	r6, #98	; 0x62
 8009f00:	685b      	ldr	r3, [r3, #4]
 8009f02:	9301      	str	r3, [sp, #4]
 8009f04:	9a01      	ldr	r2, [sp, #4]
 8009f06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f08:	601a      	str	r2, [r3, #0]
 8009f0a:	2301      	movs	r3, #1
 8009f0c:	9a04      	ldr	r2, [sp, #16]
 8009f0e:	6123      	str	r3, [r4, #16]
 8009f10:	6013      	str	r3, [r2, #0]
 8009f12:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009f14:	601c      	str	r4, [r3, #0]
 8009f16:	e72e      	b.n	8009d76 <__gethex+0x132>
 8009f18:	9901      	ldr	r1, [sp, #4]
 8009f1a:	0020      	movs	r0, r4
 8009f1c:	3901      	subs	r1, #1
 8009f1e:	f000 fe8f 	bl	800ac40 <__any_on>
 8009f22:	2800      	cmp	r0, #0
 8009f24:	d1ea      	bne.n	8009efc <__gethex+0x2b8>
 8009f26:	0021      	movs	r1, r4
 8009f28:	9805      	ldr	r0, [sp, #20]
 8009f2a:	f000 fa27 	bl	800a37c <_Bfree>
 8009f2e:	2300      	movs	r3, #0
 8009f30:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009f32:	2650      	movs	r6, #80	; 0x50
 8009f34:	6013      	str	r3, [r2, #0]
 8009f36:	e71e      	b.n	8009d76 <__gethex+0x132>
 8009f38:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d1f3      	bne.n	8009f26 <__gethex+0x2e2>
 8009f3e:	e7dd      	b.n	8009efc <__gethex+0x2b8>
 8009f40:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d1da      	bne.n	8009efc <__gethex+0x2b8>
 8009f46:	e7ee      	b.n	8009f26 <__gethex+0x2e2>
 8009f48:	0800c8f8 	.word	0x0800c8f8
 8009f4c:	0800c880 	.word	0x0800c880
 8009f50:	0800c891 	.word	0x0800c891
 8009f54:	1e77      	subs	r7, r6, #1
 8009f56:	2d00      	cmp	r5, #0
 8009f58:	d12f      	bne.n	8009fba <__gethex+0x376>
 8009f5a:	2f00      	cmp	r7, #0
 8009f5c:	d004      	beq.n	8009f68 <__gethex+0x324>
 8009f5e:	0039      	movs	r1, r7
 8009f60:	0020      	movs	r0, r4
 8009f62:	f000 fe6d 	bl	800ac40 <__any_on>
 8009f66:	0005      	movs	r5, r0
 8009f68:	231f      	movs	r3, #31
 8009f6a:	117a      	asrs	r2, r7, #5
 8009f6c:	401f      	ands	r7, r3
 8009f6e:	3b1e      	subs	r3, #30
 8009f70:	40bb      	lsls	r3, r7
 8009f72:	9904      	ldr	r1, [sp, #16]
 8009f74:	0092      	lsls	r2, r2, #2
 8009f76:	5852      	ldr	r2, [r2, r1]
 8009f78:	421a      	tst	r2, r3
 8009f7a:	d001      	beq.n	8009f80 <__gethex+0x33c>
 8009f7c:	2302      	movs	r3, #2
 8009f7e:	431d      	orrs	r5, r3
 8009f80:	9b01      	ldr	r3, [sp, #4]
 8009f82:	0031      	movs	r1, r6
 8009f84:	1b9b      	subs	r3, r3, r6
 8009f86:	2602      	movs	r6, #2
 8009f88:	0020      	movs	r0, r4
 8009f8a:	9301      	str	r3, [sp, #4]
 8009f8c:	f7ff fdf0 	bl	8009b70 <rshift>
 8009f90:	9b02      	ldr	r3, [sp, #8]
 8009f92:	685f      	ldr	r7, [r3, #4]
 8009f94:	2d00      	cmp	r5, #0
 8009f96:	d041      	beq.n	800a01c <__gethex+0x3d8>
 8009f98:	9b02      	ldr	r3, [sp, #8]
 8009f9a:	68db      	ldr	r3, [r3, #12]
 8009f9c:	2b02      	cmp	r3, #2
 8009f9e:	d010      	beq.n	8009fc2 <__gethex+0x37e>
 8009fa0:	2b03      	cmp	r3, #3
 8009fa2:	d012      	beq.n	8009fca <__gethex+0x386>
 8009fa4:	2b01      	cmp	r3, #1
 8009fa6:	d106      	bne.n	8009fb6 <__gethex+0x372>
 8009fa8:	07aa      	lsls	r2, r5, #30
 8009faa:	d504      	bpl.n	8009fb6 <__gethex+0x372>
 8009fac:	9a04      	ldr	r2, [sp, #16]
 8009fae:	6810      	ldr	r0, [r2, #0]
 8009fb0:	4305      	orrs	r5, r0
 8009fb2:	421d      	tst	r5, r3
 8009fb4:	d10c      	bne.n	8009fd0 <__gethex+0x38c>
 8009fb6:	2310      	movs	r3, #16
 8009fb8:	e02f      	b.n	800a01a <__gethex+0x3d6>
 8009fba:	2501      	movs	r5, #1
 8009fbc:	e7d4      	b.n	8009f68 <__gethex+0x324>
 8009fbe:	2601      	movs	r6, #1
 8009fc0:	e7e8      	b.n	8009f94 <__gethex+0x350>
 8009fc2:	2301      	movs	r3, #1
 8009fc4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009fc6:	1a9b      	subs	r3, r3, r2
 8009fc8:	9313      	str	r3, [sp, #76]	; 0x4c
 8009fca:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d0f2      	beq.n	8009fb6 <__gethex+0x372>
 8009fd0:	6923      	ldr	r3, [r4, #16]
 8009fd2:	2000      	movs	r0, #0
 8009fd4:	9303      	str	r3, [sp, #12]
 8009fd6:	009b      	lsls	r3, r3, #2
 8009fd8:	9304      	str	r3, [sp, #16]
 8009fda:	0023      	movs	r3, r4
 8009fdc:	9a04      	ldr	r2, [sp, #16]
 8009fde:	3314      	adds	r3, #20
 8009fe0:	1899      	adds	r1, r3, r2
 8009fe2:	681a      	ldr	r2, [r3, #0]
 8009fe4:	1c55      	adds	r5, r2, #1
 8009fe6:	d01e      	beq.n	800a026 <__gethex+0x3e2>
 8009fe8:	3201      	adds	r2, #1
 8009fea:	601a      	str	r2, [r3, #0]
 8009fec:	0023      	movs	r3, r4
 8009fee:	3314      	adds	r3, #20
 8009ff0:	2e02      	cmp	r6, #2
 8009ff2:	d140      	bne.n	800a076 <__gethex+0x432>
 8009ff4:	9a02      	ldr	r2, [sp, #8]
 8009ff6:	9901      	ldr	r1, [sp, #4]
 8009ff8:	6812      	ldr	r2, [r2, #0]
 8009ffa:	3a01      	subs	r2, #1
 8009ffc:	428a      	cmp	r2, r1
 8009ffe:	d10b      	bne.n	800a018 <__gethex+0x3d4>
 800a000:	114a      	asrs	r2, r1, #5
 800a002:	211f      	movs	r1, #31
 800a004:	9801      	ldr	r0, [sp, #4]
 800a006:	0092      	lsls	r2, r2, #2
 800a008:	4001      	ands	r1, r0
 800a00a:	2001      	movs	r0, #1
 800a00c:	0005      	movs	r5, r0
 800a00e:	408d      	lsls	r5, r1
 800a010:	58d3      	ldr	r3, [r2, r3]
 800a012:	422b      	tst	r3, r5
 800a014:	d000      	beq.n	800a018 <__gethex+0x3d4>
 800a016:	2601      	movs	r6, #1
 800a018:	2320      	movs	r3, #32
 800a01a:	431e      	orrs	r6, r3
 800a01c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a01e:	601c      	str	r4, [r3, #0]
 800a020:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a022:	601f      	str	r7, [r3, #0]
 800a024:	e6a7      	b.n	8009d76 <__gethex+0x132>
 800a026:	c301      	stmia	r3!, {r0}
 800a028:	4299      	cmp	r1, r3
 800a02a:	d8da      	bhi.n	8009fe2 <__gethex+0x39e>
 800a02c:	9b03      	ldr	r3, [sp, #12]
 800a02e:	68a2      	ldr	r2, [r4, #8]
 800a030:	4293      	cmp	r3, r2
 800a032:	db17      	blt.n	800a064 <__gethex+0x420>
 800a034:	6863      	ldr	r3, [r4, #4]
 800a036:	9805      	ldr	r0, [sp, #20]
 800a038:	1c59      	adds	r1, r3, #1
 800a03a:	f000 f95b 	bl	800a2f4 <_Balloc>
 800a03e:	1e05      	subs	r5, r0, #0
 800a040:	d103      	bne.n	800a04a <__gethex+0x406>
 800a042:	0002      	movs	r2, r0
 800a044:	2184      	movs	r1, #132	; 0x84
 800a046:	4b1c      	ldr	r3, [pc, #112]	; (800a0b8 <__gethex+0x474>)
 800a048:	e6b8      	b.n	8009dbc <__gethex+0x178>
 800a04a:	0021      	movs	r1, r4
 800a04c:	6923      	ldr	r3, [r4, #16]
 800a04e:	310c      	adds	r1, #12
 800a050:	1c9a      	adds	r2, r3, #2
 800a052:	0092      	lsls	r2, r2, #2
 800a054:	300c      	adds	r0, #12
 800a056:	f000 f934 	bl	800a2c2 <memcpy>
 800a05a:	0021      	movs	r1, r4
 800a05c:	9805      	ldr	r0, [sp, #20]
 800a05e:	f000 f98d 	bl	800a37c <_Bfree>
 800a062:	002c      	movs	r4, r5
 800a064:	6923      	ldr	r3, [r4, #16]
 800a066:	1c5a      	adds	r2, r3, #1
 800a068:	6122      	str	r2, [r4, #16]
 800a06a:	2201      	movs	r2, #1
 800a06c:	3304      	adds	r3, #4
 800a06e:	009b      	lsls	r3, r3, #2
 800a070:	18e3      	adds	r3, r4, r3
 800a072:	605a      	str	r2, [r3, #4]
 800a074:	e7ba      	b.n	8009fec <__gethex+0x3a8>
 800a076:	6922      	ldr	r2, [r4, #16]
 800a078:	9903      	ldr	r1, [sp, #12]
 800a07a:	428a      	cmp	r2, r1
 800a07c:	dd09      	ble.n	800a092 <__gethex+0x44e>
 800a07e:	2101      	movs	r1, #1
 800a080:	0020      	movs	r0, r4
 800a082:	f7ff fd75 	bl	8009b70 <rshift>
 800a086:	9b02      	ldr	r3, [sp, #8]
 800a088:	3701      	adds	r7, #1
 800a08a:	689b      	ldr	r3, [r3, #8]
 800a08c:	42bb      	cmp	r3, r7
 800a08e:	dac2      	bge.n	800a016 <__gethex+0x3d2>
 800a090:	e6dc      	b.n	8009e4c <__gethex+0x208>
 800a092:	221f      	movs	r2, #31
 800a094:	9d01      	ldr	r5, [sp, #4]
 800a096:	9901      	ldr	r1, [sp, #4]
 800a098:	2601      	movs	r6, #1
 800a09a:	4015      	ands	r5, r2
 800a09c:	4211      	tst	r1, r2
 800a09e:	d0bb      	beq.n	800a018 <__gethex+0x3d4>
 800a0a0:	9a04      	ldr	r2, [sp, #16]
 800a0a2:	189b      	adds	r3, r3, r2
 800a0a4:	3b04      	subs	r3, #4
 800a0a6:	6818      	ldr	r0, [r3, #0]
 800a0a8:	f000 fa1c 	bl	800a4e4 <__hi0bits>
 800a0ac:	2320      	movs	r3, #32
 800a0ae:	1b5d      	subs	r5, r3, r5
 800a0b0:	42a8      	cmp	r0, r5
 800a0b2:	dbe4      	blt.n	800a07e <__gethex+0x43a>
 800a0b4:	e7b0      	b.n	800a018 <__gethex+0x3d4>
 800a0b6:	46c0      	nop			; (mov r8, r8)
 800a0b8:	0800c880 	.word	0x0800c880

0800a0bc <L_shift>:
 800a0bc:	2308      	movs	r3, #8
 800a0be:	b570      	push	{r4, r5, r6, lr}
 800a0c0:	2520      	movs	r5, #32
 800a0c2:	1a9a      	subs	r2, r3, r2
 800a0c4:	0092      	lsls	r2, r2, #2
 800a0c6:	1aad      	subs	r5, r5, r2
 800a0c8:	6843      	ldr	r3, [r0, #4]
 800a0ca:	6806      	ldr	r6, [r0, #0]
 800a0cc:	001c      	movs	r4, r3
 800a0ce:	40ac      	lsls	r4, r5
 800a0d0:	40d3      	lsrs	r3, r2
 800a0d2:	4334      	orrs	r4, r6
 800a0d4:	6004      	str	r4, [r0, #0]
 800a0d6:	6043      	str	r3, [r0, #4]
 800a0d8:	3004      	adds	r0, #4
 800a0da:	4288      	cmp	r0, r1
 800a0dc:	d3f4      	bcc.n	800a0c8 <L_shift+0xc>
 800a0de:	bd70      	pop	{r4, r5, r6, pc}

0800a0e0 <__match>:
 800a0e0:	b530      	push	{r4, r5, lr}
 800a0e2:	6803      	ldr	r3, [r0, #0]
 800a0e4:	780c      	ldrb	r4, [r1, #0]
 800a0e6:	3301      	adds	r3, #1
 800a0e8:	2c00      	cmp	r4, #0
 800a0ea:	d102      	bne.n	800a0f2 <__match+0x12>
 800a0ec:	6003      	str	r3, [r0, #0]
 800a0ee:	2001      	movs	r0, #1
 800a0f0:	bd30      	pop	{r4, r5, pc}
 800a0f2:	781a      	ldrb	r2, [r3, #0]
 800a0f4:	0015      	movs	r5, r2
 800a0f6:	3d41      	subs	r5, #65	; 0x41
 800a0f8:	2d19      	cmp	r5, #25
 800a0fa:	d800      	bhi.n	800a0fe <__match+0x1e>
 800a0fc:	3220      	adds	r2, #32
 800a0fe:	3101      	adds	r1, #1
 800a100:	42a2      	cmp	r2, r4
 800a102:	d0ef      	beq.n	800a0e4 <__match+0x4>
 800a104:	2000      	movs	r0, #0
 800a106:	e7f3      	b.n	800a0f0 <__match+0x10>

0800a108 <__hexnan>:
 800a108:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a10a:	680b      	ldr	r3, [r1, #0]
 800a10c:	b08b      	sub	sp, #44	; 0x2c
 800a10e:	9201      	str	r2, [sp, #4]
 800a110:	9901      	ldr	r1, [sp, #4]
 800a112:	115a      	asrs	r2, r3, #5
 800a114:	0092      	lsls	r2, r2, #2
 800a116:	188a      	adds	r2, r1, r2
 800a118:	9202      	str	r2, [sp, #8]
 800a11a:	0019      	movs	r1, r3
 800a11c:	221f      	movs	r2, #31
 800a11e:	4011      	ands	r1, r2
 800a120:	9008      	str	r0, [sp, #32]
 800a122:	9106      	str	r1, [sp, #24]
 800a124:	4213      	tst	r3, r2
 800a126:	d002      	beq.n	800a12e <__hexnan+0x26>
 800a128:	9b02      	ldr	r3, [sp, #8]
 800a12a:	3304      	adds	r3, #4
 800a12c:	9302      	str	r3, [sp, #8]
 800a12e:	9b02      	ldr	r3, [sp, #8]
 800a130:	2500      	movs	r5, #0
 800a132:	1f1e      	subs	r6, r3, #4
 800a134:	0037      	movs	r7, r6
 800a136:	0034      	movs	r4, r6
 800a138:	9b08      	ldr	r3, [sp, #32]
 800a13a:	6035      	str	r5, [r6, #0]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	9507      	str	r5, [sp, #28]
 800a140:	9305      	str	r3, [sp, #20]
 800a142:	9503      	str	r5, [sp, #12]
 800a144:	9b05      	ldr	r3, [sp, #20]
 800a146:	3301      	adds	r3, #1
 800a148:	9309      	str	r3, [sp, #36]	; 0x24
 800a14a:	9b05      	ldr	r3, [sp, #20]
 800a14c:	785b      	ldrb	r3, [r3, #1]
 800a14e:	9304      	str	r3, [sp, #16]
 800a150:	2b00      	cmp	r3, #0
 800a152:	d028      	beq.n	800a1a6 <__hexnan+0x9e>
 800a154:	9804      	ldr	r0, [sp, #16]
 800a156:	f7ff fd5f 	bl	8009c18 <__hexdig_fun>
 800a15a:	2800      	cmp	r0, #0
 800a15c:	d154      	bne.n	800a208 <__hexnan+0x100>
 800a15e:	9b04      	ldr	r3, [sp, #16]
 800a160:	2b20      	cmp	r3, #32
 800a162:	d819      	bhi.n	800a198 <__hexnan+0x90>
 800a164:	9b03      	ldr	r3, [sp, #12]
 800a166:	9a07      	ldr	r2, [sp, #28]
 800a168:	4293      	cmp	r3, r2
 800a16a:	dd12      	ble.n	800a192 <__hexnan+0x8a>
 800a16c:	42bc      	cmp	r4, r7
 800a16e:	d206      	bcs.n	800a17e <__hexnan+0x76>
 800a170:	2d07      	cmp	r5, #7
 800a172:	dc04      	bgt.n	800a17e <__hexnan+0x76>
 800a174:	002a      	movs	r2, r5
 800a176:	0039      	movs	r1, r7
 800a178:	0020      	movs	r0, r4
 800a17a:	f7ff ff9f 	bl	800a0bc <L_shift>
 800a17e:	9b01      	ldr	r3, [sp, #4]
 800a180:	2508      	movs	r5, #8
 800a182:	429c      	cmp	r4, r3
 800a184:	d905      	bls.n	800a192 <__hexnan+0x8a>
 800a186:	1f27      	subs	r7, r4, #4
 800a188:	2500      	movs	r5, #0
 800a18a:	003c      	movs	r4, r7
 800a18c:	9b03      	ldr	r3, [sp, #12]
 800a18e:	603d      	str	r5, [r7, #0]
 800a190:	9307      	str	r3, [sp, #28]
 800a192:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a194:	9305      	str	r3, [sp, #20]
 800a196:	e7d5      	b.n	800a144 <__hexnan+0x3c>
 800a198:	9b04      	ldr	r3, [sp, #16]
 800a19a:	2b29      	cmp	r3, #41	; 0x29
 800a19c:	d159      	bne.n	800a252 <__hexnan+0x14a>
 800a19e:	9b05      	ldr	r3, [sp, #20]
 800a1a0:	9a08      	ldr	r2, [sp, #32]
 800a1a2:	3302      	adds	r3, #2
 800a1a4:	6013      	str	r3, [r2, #0]
 800a1a6:	9b03      	ldr	r3, [sp, #12]
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d052      	beq.n	800a252 <__hexnan+0x14a>
 800a1ac:	42bc      	cmp	r4, r7
 800a1ae:	d206      	bcs.n	800a1be <__hexnan+0xb6>
 800a1b0:	2d07      	cmp	r5, #7
 800a1b2:	dc04      	bgt.n	800a1be <__hexnan+0xb6>
 800a1b4:	002a      	movs	r2, r5
 800a1b6:	0039      	movs	r1, r7
 800a1b8:	0020      	movs	r0, r4
 800a1ba:	f7ff ff7f 	bl	800a0bc <L_shift>
 800a1be:	9b01      	ldr	r3, [sp, #4]
 800a1c0:	429c      	cmp	r4, r3
 800a1c2:	d935      	bls.n	800a230 <__hexnan+0x128>
 800a1c4:	001a      	movs	r2, r3
 800a1c6:	0023      	movs	r3, r4
 800a1c8:	cb02      	ldmia	r3!, {r1}
 800a1ca:	c202      	stmia	r2!, {r1}
 800a1cc:	429e      	cmp	r6, r3
 800a1ce:	d2fb      	bcs.n	800a1c8 <__hexnan+0xc0>
 800a1d0:	9b02      	ldr	r3, [sp, #8]
 800a1d2:	1c61      	adds	r1, r4, #1
 800a1d4:	1eda      	subs	r2, r3, #3
 800a1d6:	2304      	movs	r3, #4
 800a1d8:	4291      	cmp	r1, r2
 800a1da:	d805      	bhi.n	800a1e8 <__hexnan+0xe0>
 800a1dc:	9b02      	ldr	r3, [sp, #8]
 800a1de:	3b04      	subs	r3, #4
 800a1e0:	1b1b      	subs	r3, r3, r4
 800a1e2:	089b      	lsrs	r3, r3, #2
 800a1e4:	3301      	adds	r3, #1
 800a1e6:	009b      	lsls	r3, r3, #2
 800a1e8:	9a01      	ldr	r2, [sp, #4]
 800a1ea:	18d3      	adds	r3, r2, r3
 800a1ec:	2200      	movs	r2, #0
 800a1ee:	c304      	stmia	r3!, {r2}
 800a1f0:	429e      	cmp	r6, r3
 800a1f2:	d2fc      	bcs.n	800a1ee <__hexnan+0xe6>
 800a1f4:	6833      	ldr	r3, [r6, #0]
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d104      	bne.n	800a204 <__hexnan+0xfc>
 800a1fa:	9b01      	ldr	r3, [sp, #4]
 800a1fc:	429e      	cmp	r6, r3
 800a1fe:	d126      	bne.n	800a24e <__hexnan+0x146>
 800a200:	2301      	movs	r3, #1
 800a202:	6033      	str	r3, [r6, #0]
 800a204:	2005      	movs	r0, #5
 800a206:	e025      	b.n	800a254 <__hexnan+0x14c>
 800a208:	9b03      	ldr	r3, [sp, #12]
 800a20a:	3501      	adds	r5, #1
 800a20c:	3301      	adds	r3, #1
 800a20e:	9303      	str	r3, [sp, #12]
 800a210:	2d08      	cmp	r5, #8
 800a212:	dd06      	ble.n	800a222 <__hexnan+0x11a>
 800a214:	9b01      	ldr	r3, [sp, #4]
 800a216:	429c      	cmp	r4, r3
 800a218:	d9bb      	bls.n	800a192 <__hexnan+0x8a>
 800a21a:	2300      	movs	r3, #0
 800a21c:	2501      	movs	r5, #1
 800a21e:	3c04      	subs	r4, #4
 800a220:	6023      	str	r3, [r4, #0]
 800a222:	220f      	movs	r2, #15
 800a224:	6823      	ldr	r3, [r4, #0]
 800a226:	4010      	ands	r0, r2
 800a228:	011b      	lsls	r3, r3, #4
 800a22a:	4318      	orrs	r0, r3
 800a22c:	6020      	str	r0, [r4, #0]
 800a22e:	e7b0      	b.n	800a192 <__hexnan+0x8a>
 800a230:	9b06      	ldr	r3, [sp, #24]
 800a232:	2b00      	cmp	r3, #0
 800a234:	d0de      	beq.n	800a1f4 <__hexnan+0xec>
 800a236:	2120      	movs	r1, #32
 800a238:	9a06      	ldr	r2, [sp, #24]
 800a23a:	9b02      	ldr	r3, [sp, #8]
 800a23c:	1a89      	subs	r1, r1, r2
 800a23e:	2201      	movs	r2, #1
 800a240:	4252      	negs	r2, r2
 800a242:	40ca      	lsrs	r2, r1
 800a244:	3b04      	subs	r3, #4
 800a246:	6819      	ldr	r1, [r3, #0]
 800a248:	400a      	ands	r2, r1
 800a24a:	601a      	str	r2, [r3, #0]
 800a24c:	e7d2      	b.n	800a1f4 <__hexnan+0xec>
 800a24e:	3e04      	subs	r6, #4
 800a250:	e7d0      	b.n	800a1f4 <__hexnan+0xec>
 800a252:	2004      	movs	r0, #4
 800a254:	b00b      	add	sp, #44	; 0x2c
 800a256:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a258 <_localeconv_r>:
 800a258:	4800      	ldr	r0, [pc, #0]	; (800a25c <_localeconv_r+0x4>)
 800a25a:	4770      	bx	lr
 800a25c:	200001ac 	.word	0x200001ac

0800a260 <_lseek_r>:
 800a260:	b570      	push	{r4, r5, r6, lr}
 800a262:	0004      	movs	r4, r0
 800a264:	0008      	movs	r0, r1
 800a266:	0011      	movs	r1, r2
 800a268:	001a      	movs	r2, r3
 800a26a:	2300      	movs	r3, #0
 800a26c:	4d05      	ldr	r5, [pc, #20]	; (800a284 <_lseek_r+0x24>)
 800a26e:	602b      	str	r3, [r5, #0]
 800a270:	f7f9 ff7c 	bl	800416c <_lseek>
 800a274:	1c43      	adds	r3, r0, #1
 800a276:	d103      	bne.n	800a280 <_lseek_r+0x20>
 800a278:	682b      	ldr	r3, [r5, #0]
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d000      	beq.n	800a280 <_lseek_r+0x20>
 800a27e:	6023      	str	r3, [r4, #0]
 800a280:	bd70      	pop	{r4, r5, r6, pc}
 800a282:	46c0      	nop			; (mov r8, r8)
 800a284:	200009e0 	.word	0x200009e0

0800a288 <__ascii_mbtowc>:
 800a288:	b082      	sub	sp, #8
 800a28a:	2900      	cmp	r1, #0
 800a28c:	d100      	bne.n	800a290 <__ascii_mbtowc+0x8>
 800a28e:	a901      	add	r1, sp, #4
 800a290:	1e10      	subs	r0, r2, #0
 800a292:	d006      	beq.n	800a2a2 <__ascii_mbtowc+0x1a>
 800a294:	2b00      	cmp	r3, #0
 800a296:	d006      	beq.n	800a2a6 <__ascii_mbtowc+0x1e>
 800a298:	7813      	ldrb	r3, [r2, #0]
 800a29a:	600b      	str	r3, [r1, #0]
 800a29c:	7810      	ldrb	r0, [r2, #0]
 800a29e:	1e43      	subs	r3, r0, #1
 800a2a0:	4198      	sbcs	r0, r3
 800a2a2:	b002      	add	sp, #8
 800a2a4:	4770      	bx	lr
 800a2a6:	2002      	movs	r0, #2
 800a2a8:	4240      	negs	r0, r0
 800a2aa:	e7fa      	b.n	800a2a2 <__ascii_mbtowc+0x1a>

0800a2ac <memchr>:
 800a2ac:	b2c9      	uxtb	r1, r1
 800a2ae:	1882      	adds	r2, r0, r2
 800a2b0:	4290      	cmp	r0, r2
 800a2b2:	d101      	bne.n	800a2b8 <memchr+0xc>
 800a2b4:	2000      	movs	r0, #0
 800a2b6:	4770      	bx	lr
 800a2b8:	7803      	ldrb	r3, [r0, #0]
 800a2ba:	428b      	cmp	r3, r1
 800a2bc:	d0fb      	beq.n	800a2b6 <memchr+0xa>
 800a2be:	3001      	adds	r0, #1
 800a2c0:	e7f6      	b.n	800a2b0 <memchr+0x4>

0800a2c2 <memcpy>:
 800a2c2:	2300      	movs	r3, #0
 800a2c4:	b510      	push	{r4, lr}
 800a2c6:	429a      	cmp	r2, r3
 800a2c8:	d100      	bne.n	800a2cc <memcpy+0xa>
 800a2ca:	bd10      	pop	{r4, pc}
 800a2cc:	5ccc      	ldrb	r4, [r1, r3]
 800a2ce:	54c4      	strb	r4, [r0, r3]
 800a2d0:	3301      	adds	r3, #1
 800a2d2:	e7f8      	b.n	800a2c6 <memcpy+0x4>

0800a2d4 <__malloc_lock>:
 800a2d4:	b510      	push	{r4, lr}
 800a2d6:	4802      	ldr	r0, [pc, #8]	; (800a2e0 <__malloc_lock+0xc>)
 800a2d8:	f001 fcdf 	bl	800bc9a <__retarget_lock_acquire_recursive>
 800a2dc:	bd10      	pop	{r4, pc}
 800a2de:	46c0      	nop			; (mov r8, r8)
 800a2e0:	200009e4 	.word	0x200009e4

0800a2e4 <__malloc_unlock>:
 800a2e4:	b510      	push	{r4, lr}
 800a2e6:	4802      	ldr	r0, [pc, #8]	; (800a2f0 <__malloc_unlock+0xc>)
 800a2e8:	f001 fcd8 	bl	800bc9c <__retarget_lock_release_recursive>
 800a2ec:	bd10      	pop	{r4, pc}
 800a2ee:	46c0      	nop			; (mov r8, r8)
 800a2f0:	200009e4 	.word	0x200009e4

0800a2f4 <_Balloc>:
 800a2f4:	b570      	push	{r4, r5, r6, lr}
 800a2f6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a2f8:	0006      	movs	r6, r0
 800a2fa:	000c      	movs	r4, r1
 800a2fc:	2d00      	cmp	r5, #0
 800a2fe:	d10e      	bne.n	800a31e <_Balloc+0x2a>
 800a300:	2010      	movs	r0, #16
 800a302:	f7fc fe5b 	bl	8006fbc <malloc>
 800a306:	1e02      	subs	r2, r0, #0
 800a308:	6270      	str	r0, [r6, #36]	; 0x24
 800a30a:	d104      	bne.n	800a316 <_Balloc+0x22>
 800a30c:	2166      	movs	r1, #102	; 0x66
 800a30e:	4b19      	ldr	r3, [pc, #100]	; (800a374 <_Balloc+0x80>)
 800a310:	4819      	ldr	r0, [pc, #100]	; (800a378 <_Balloc+0x84>)
 800a312:	f001 fac5 	bl	800b8a0 <__assert_func>
 800a316:	6045      	str	r5, [r0, #4]
 800a318:	6085      	str	r5, [r0, #8]
 800a31a:	6005      	str	r5, [r0, #0]
 800a31c:	60c5      	str	r5, [r0, #12]
 800a31e:	6a75      	ldr	r5, [r6, #36]	; 0x24
 800a320:	68eb      	ldr	r3, [r5, #12]
 800a322:	2b00      	cmp	r3, #0
 800a324:	d013      	beq.n	800a34e <_Balloc+0x5a>
 800a326:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a328:	00a2      	lsls	r2, r4, #2
 800a32a:	68db      	ldr	r3, [r3, #12]
 800a32c:	189b      	adds	r3, r3, r2
 800a32e:	6818      	ldr	r0, [r3, #0]
 800a330:	2800      	cmp	r0, #0
 800a332:	d118      	bne.n	800a366 <_Balloc+0x72>
 800a334:	2101      	movs	r1, #1
 800a336:	000d      	movs	r5, r1
 800a338:	40a5      	lsls	r5, r4
 800a33a:	1d6a      	adds	r2, r5, #5
 800a33c:	0030      	movs	r0, r6
 800a33e:	0092      	lsls	r2, r2, #2
 800a340:	f000 fca1 	bl	800ac86 <_calloc_r>
 800a344:	2800      	cmp	r0, #0
 800a346:	d00c      	beq.n	800a362 <_Balloc+0x6e>
 800a348:	6044      	str	r4, [r0, #4]
 800a34a:	6085      	str	r5, [r0, #8]
 800a34c:	e00d      	b.n	800a36a <_Balloc+0x76>
 800a34e:	2221      	movs	r2, #33	; 0x21
 800a350:	2104      	movs	r1, #4
 800a352:	0030      	movs	r0, r6
 800a354:	f000 fc97 	bl	800ac86 <_calloc_r>
 800a358:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a35a:	60e8      	str	r0, [r5, #12]
 800a35c:	68db      	ldr	r3, [r3, #12]
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d1e1      	bne.n	800a326 <_Balloc+0x32>
 800a362:	2000      	movs	r0, #0
 800a364:	bd70      	pop	{r4, r5, r6, pc}
 800a366:	6802      	ldr	r2, [r0, #0]
 800a368:	601a      	str	r2, [r3, #0]
 800a36a:	2300      	movs	r3, #0
 800a36c:	6103      	str	r3, [r0, #16]
 800a36e:	60c3      	str	r3, [r0, #12]
 800a370:	e7f8      	b.n	800a364 <_Balloc+0x70>
 800a372:	46c0      	nop			; (mov r8, r8)
 800a374:	0800c80e 	.word	0x0800c80e
 800a378:	0800c90c 	.word	0x0800c90c

0800a37c <_Bfree>:
 800a37c:	b570      	push	{r4, r5, r6, lr}
 800a37e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a380:	0005      	movs	r5, r0
 800a382:	000c      	movs	r4, r1
 800a384:	2e00      	cmp	r6, #0
 800a386:	d10e      	bne.n	800a3a6 <_Bfree+0x2a>
 800a388:	2010      	movs	r0, #16
 800a38a:	f7fc fe17 	bl	8006fbc <malloc>
 800a38e:	1e02      	subs	r2, r0, #0
 800a390:	6268      	str	r0, [r5, #36]	; 0x24
 800a392:	d104      	bne.n	800a39e <_Bfree+0x22>
 800a394:	218a      	movs	r1, #138	; 0x8a
 800a396:	4b09      	ldr	r3, [pc, #36]	; (800a3bc <_Bfree+0x40>)
 800a398:	4809      	ldr	r0, [pc, #36]	; (800a3c0 <_Bfree+0x44>)
 800a39a:	f001 fa81 	bl	800b8a0 <__assert_func>
 800a39e:	6046      	str	r6, [r0, #4]
 800a3a0:	6086      	str	r6, [r0, #8]
 800a3a2:	6006      	str	r6, [r0, #0]
 800a3a4:	60c6      	str	r6, [r0, #12]
 800a3a6:	2c00      	cmp	r4, #0
 800a3a8:	d007      	beq.n	800a3ba <_Bfree+0x3e>
 800a3aa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a3ac:	6862      	ldr	r2, [r4, #4]
 800a3ae:	68db      	ldr	r3, [r3, #12]
 800a3b0:	0092      	lsls	r2, r2, #2
 800a3b2:	189b      	adds	r3, r3, r2
 800a3b4:	681a      	ldr	r2, [r3, #0]
 800a3b6:	6022      	str	r2, [r4, #0]
 800a3b8:	601c      	str	r4, [r3, #0]
 800a3ba:	bd70      	pop	{r4, r5, r6, pc}
 800a3bc:	0800c80e 	.word	0x0800c80e
 800a3c0:	0800c90c 	.word	0x0800c90c

0800a3c4 <__multadd>:
 800a3c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a3c6:	000e      	movs	r6, r1
 800a3c8:	9001      	str	r0, [sp, #4]
 800a3ca:	000c      	movs	r4, r1
 800a3cc:	001d      	movs	r5, r3
 800a3ce:	2000      	movs	r0, #0
 800a3d0:	690f      	ldr	r7, [r1, #16]
 800a3d2:	3614      	adds	r6, #20
 800a3d4:	6833      	ldr	r3, [r6, #0]
 800a3d6:	3001      	adds	r0, #1
 800a3d8:	b299      	uxth	r1, r3
 800a3da:	4351      	muls	r1, r2
 800a3dc:	0c1b      	lsrs	r3, r3, #16
 800a3de:	4353      	muls	r3, r2
 800a3e0:	1949      	adds	r1, r1, r5
 800a3e2:	0c0d      	lsrs	r5, r1, #16
 800a3e4:	195b      	adds	r3, r3, r5
 800a3e6:	0c1d      	lsrs	r5, r3, #16
 800a3e8:	b289      	uxth	r1, r1
 800a3ea:	041b      	lsls	r3, r3, #16
 800a3ec:	185b      	adds	r3, r3, r1
 800a3ee:	c608      	stmia	r6!, {r3}
 800a3f0:	4287      	cmp	r7, r0
 800a3f2:	dcef      	bgt.n	800a3d4 <__multadd+0x10>
 800a3f4:	2d00      	cmp	r5, #0
 800a3f6:	d022      	beq.n	800a43e <__multadd+0x7a>
 800a3f8:	68a3      	ldr	r3, [r4, #8]
 800a3fa:	42bb      	cmp	r3, r7
 800a3fc:	dc19      	bgt.n	800a432 <__multadd+0x6e>
 800a3fe:	6863      	ldr	r3, [r4, #4]
 800a400:	9801      	ldr	r0, [sp, #4]
 800a402:	1c59      	adds	r1, r3, #1
 800a404:	f7ff ff76 	bl	800a2f4 <_Balloc>
 800a408:	1e06      	subs	r6, r0, #0
 800a40a:	d105      	bne.n	800a418 <__multadd+0x54>
 800a40c:	0002      	movs	r2, r0
 800a40e:	21b5      	movs	r1, #181	; 0xb5
 800a410:	4b0c      	ldr	r3, [pc, #48]	; (800a444 <__multadd+0x80>)
 800a412:	480d      	ldr	r0, [pc, #52]	; (800a448 <__multadd+0x84>)
 800a414:	f001 fa44 	bl	800b8a0 <__assert_func>
 800a418:	0021      	movs	r1, r4
 800a41a:	6923      	ldr	r3, [r4, #16]
 800a41c:	310c      	adds	r1, #12
 800a41e:	1c9a      	adds	r2, r3, #2
 800a420:	0092      	lsls	r2, r2, #2
 800a422:	300c      	adds	r0, #12
 800a424:	f7ff ff4d 	bl	800a2c2 <memcpy>
 800a428:	0021      	movs	r1, r4
 800a42a:	9801      	ldr	r0, [sp, #4]
 800a42c:	f7ff ffa6 	bl	800a37c <_Bfree>
 800a430:	0034      	movs	r4, r6
 800a432:	1d3b      	adds	r3, r7, #4
 800a434:	009b      	lsls	r3, r3, #2
 800a436:	18e3      	adds	r3, r4, r3
 800a438:	605d      	str	r5, [r3, #4]
 800a43a:	1c7b      	adds	r3, r7, #1
 800a43c:	6123      	str	r3, [r4, #16]
 800a43e:	0020      	movs	r0, r4
 800a440:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a442:	46c0      	nop			; (mov r8, r8)
 800a444:	0800c880 	.word	0x0800c880
 800a448:	0800c90c 	.word	0x0800c90c

0800a44c <__s2b>:
 800a44c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a44e:	0006      	movs	r6, r0
 800a450:	0018      	movs	r0, r3
 800a452:	000c      	movs	r4, r1
 800a454:	3008      	adds	r0, #8
 800a456:	2109      	movs	r1, #9
 800a458:	9301      	str	r3, [sp, #4]
 800a45a:	0015      	movs	r5, r2
 800a45c:	f7f5 ff00 	bl	8000260 <__divsi3>
 800a460:	2301      	movs	r3, #1
 800a462:	2100      	movs	r1, #0
 800a464:	4283      	cmp	r3, r0
 800a466:	db0a      	blt.n	800a47e <__s2b+0x32>
 800a468:	0030      	movs	r0, r6
 800a46a:	f7ff ff43 	bl	800a2f4 <_Balloc>
 800a46e:	1e01      	subs	r1, r0, #0
 800a470:	d108      	bne.n	800a484 <__s2b+0x38>
 800a472:	0002      	movs	r2, r0
 800a474:	4b19      	ldr	r3, [pc, #100]	; (800a4dc <__s2b+0x90>)
 800a476:	481a      	ldr	r0, [pc, #104]	; (800a4e0 <__s2b+0x94>)
 800a478:	31ce      	adds	r1, #206	; 0xce
 800a47a:	f001 fa11 	bl	800b8a0 <__assert_func>
 800a47e:	005b      	lsls	r3, r3, #1
 800a480:	3101      	adds	r1, #1
 800a482:	e7ef      	b.n	800a464 <__s2b+0x18>
 800a484:	9b08      	ldr	r3, [sp, #32]
 800a486:	6143      	str	r3, [r0, #20]
 800a488:	2301      	movs	r3, #1
 800a48a:	6103      	str	r3, [r0, #16]
 800a48c:	2d09      	cmp	r5, #9
 800a48e:	dd18      	ble.n	800a4c2 <__s2b+0x76>
 800a490:	0023      	movs	r3, r4
 800a492:	3309      	adds	r3, #9
 800a494:	001f      	movs	r7, r3
 800a496:	9300      	str	r3, [sp, #0]
 800a498:	1964      	adds	r4, r4, r5
 800a49a:	783b      	ldrb	r3, [r7, #0]
 800a49c:	220a      	movs	r2, #10
 800a49e:	0030      	movs	r0, r6
 800a4a0:	3b30      	subs	r3, #48	; 0x30
 800a4a2:	f7ff ff8f 	bl	800a3c4 <__multadd>
 800a4a6:	3701      	adds	r7, #1
 800a4a8:	0001      	movs	r1, r0
 800a4aa:	42a7      	cmp	r7, r4
 800a4ac:	d1f5      	bne.n	800a49a <__s2b+0x4e>
 800a4ae:	002c      	movs	r4, r5
 800a4b0:	9b00      	ldr	r3, [sp, #0]
 800a4b2:	3c08      	subs	r4, #8
 800a4b4:	191c      	adds	r4, r3, r4
 800a4b6:	002f      	movs	r7, r5
 800a4b8:	9b01      	ldr	r3, [sp, #4]
 800a4ba:	429f      	cmp	r7, r3
 800a4bc:	db04      	blt.n	800a4c8 <__s2b+0x7c>
 800a4be:	0008      	movs	r0, r1
 800a4c0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a4c2:	2509      	movs	r5, #9
 800a4c4:	340a      	adds	r4, #10
 800a4c6:	e7f6      	b.n	800a4b6 <__s2b+0x6a>
 800a4c8:	1b63      	subs	r3, r4, r5
 800a4ca:	5ddb      	ldrb	r3, [r3, r7]
 800a4cc:	220a      	movs	r2, #10
 800a4ce:	0030      	movs	r0, r6
 800a4d0:	3b30      	subs	r3, #48	; 0x30
 800a4d2:	f7ff ff77 	bl	800a3c4 <__multadd>
 800a4d6:	3701      	adds	r7, #1
 800a4d8:	0001      	movs	r1, r0
 800a4da:	e7ed      	b.n	800a4b8 <__s2b+0x6c>
 800a4dc:	0800c880 	.word	0x0800c880
 800a4e0:	0800c90c 	.word	0x0800c90c

0800a4e4 <__hi0bits>:
 800a4e4:	0003      	movs	r3, r0
 800a4e6:	0c02      	lsrs	r2, r0, #16
 800a4e8:	2000      	movs	r0, #0
 800a4ea:	4282      	cmp	r2, r0
 800a4ec:	d101      	bne.n	800a4f2 <__hi0bits+0xe>
 800a4ee:	041b      	lsls	r3, r3, #16
 800a4f0:	3010      	adds	r0, #16
 800a4f2:	0e1a      	lsrs	r2, r3, #24
 800a4f4:	d101      	bne.n	800a4fa <__hi0bits+0x16>
 800a4f6:	3008      	adds	r0, #8
 800a4f8:	021b      	lsls	r3, r3, #8
 800a4fa:	0f1a      	lsrs	r2, r3, #28
 800a4fc:	d101      	bne.n	800a502 <__hi0bits+0x1e>
 800a4fe:	3004      	adds	r0, #4
 800a500:	011b      	lsls	r3, r3, #4
 800a502:	0f9a      	lsrs	r2, r3, #30
 800a504:	d101      	bne.n	800a50a <__hi0bits+0x26>
 800a506:	3002      	adds	r0, #2
 800a508:	009b      	lsls	r3, r3, #2
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	db03      	blt.n	800a516 <__hi0bits+0x32>
 800a50e:	3001      	adds	r0, #1
 800a510:	005b      	lsls	r3, r3, #1
 800a512:	d400      	bmi.n	800a516 <__hi0bits+0x32>
 800a514:	2020      	movs	r0, #32
 800a516:	4770      	bx	lr

0800a518 <__lo0bits>:
 800a518:	6803      	ldr	r3, [r0, #0]
 800a51a:	0002      	movs	r2, r0
 800a51c:	2107      	movs	r1, #7
 800a51e:	0018      	movs	r0, r3
 800a520:	4008      	ands	r0, r1
 800a522:	420b      	tst	r3, r1
 800a524:	d00d      	beq.n	800a542 <__lo0bits+0x2a>
 800a526:	3906      	subs	r1, #6
 800a528:	2000      	movs	r0, #0
 800a52a:	420b      	tst	r3, r1
 800a52c:	d105      	bne.n	800a53a <__lo0bits+0x22>
 800a52e:	3002      	adds	r0, #2
 800a530:	4203      	tst	r3, r0
 800a532:	d003      	beq.n	800a53c <__lo0bits+0x24>
 800a534:	40cb      	lsrs	r3, r1
 800a536:	0008      	movs	r0, r1
 800a538:	6013      	str	r3, [r2, #0]
 800a53a:	4770      	bx	lr
 800a53c:	089b      	lsrs	r3, r3, #2
 800a53e:	6013      	str	r3, [r2, #0]
 800a540:	e7fb      	b.n	800a53a <__lo0bits+0x22>
 800a542:	b299      	uxth	r1, r3
 800a544:	2900      	cmp	r1, #0
 800a546:	d101      	bne.n	800a54c <__lo0bits+0x34>
 800a548:	2010      	movs	r0, #16
 800a54a:	0c1b      	lsrs	r3, r3, #16
 800a54c:	b2d9      	uxtb	r1, r3
 800a54e:	2900      	cmp	r1, #0
 800a550:	d101      	bne.n	800a556 <__lo0bits+0x3e>
 800a552:	3008      	adds	r0, #8
 800a554:	0a1b      	lsrs	r3, r3, #8
 800a556:	0719      	lsls	r1, r3, #28
 800a558:	d101      	bne.n	800a55e <__lo0bits+0x46>
 800a55a:	3004      	adds	r0, #4
 800a55c:	091b      	lsrs	r3, r3, #4
 800a55e:	0799      	lsls	r1, r3, #30
 800a560:	d101      	bne.n	800a566 <__lo0bits+0x4e>
 800a562:	3002      	adds	r0, #2
 800a564:	089b      	lsrs	r3, r3, #2
 800a566:	07d9      	lsls	r1, r3, #31
 800a568:	d4e9      	bmi.n	800a53e <__lo0bits+0x26>
 800a56a:	3001      	adds	r0, #1
 800a56c:	085b      	lsrs	r3, r3, #1
 800a56e:	d1e6      	bne.n	800a53e <__lo0bits+0x26>
 800a570:	2020      	movs	r0, #32
 800a572:	e7e2      	b.n	800a53a <__lo0bits+0x22>

0800a574 <__i2b>:
 800a574:	b510      	push	{r4, lr}
 800a576:	000c      	movs	r4, r1
 800a578:	2101      	movs	r1, #1
 800a57a:	f7ff febb 	bl	800a2f4 <_Balloc>
 800a57e:	2800      	cmp	r0, #0
 800a580:	d106      	bne.n	800a590 <__i2b+0x1c>
 800a582:	21a0      	movs	r1, #160	; 0xa0
 800a584:	0002      	movs	r2, r0
 800a586:	4b04      	ldr	r3, [pc, #16]	; (800a598 <__i2b+0x24>)
 800a588:	4804      	ldr	r0, [pc, #16]	; (800a59c <__i2b+0x28>)
 800a58a:	0049      	lsls	r1, r1, #1
 800a58c:	f001 f988 	bl	800b8a0 <__assert_func>
 800a590:	2301      	movs	r3, #1
 800a592:	6144      	str	r4, [r0, #20]
 800a594:	6103      	str	r3, [r0, #16]
 800a596:	bd10      	pop	{r4, pc}
 800a598:	0800c880 	.word	0x0800c880
 800a59c:	0800c90c 	.word	0x0800c90c

0800a5a0 <__multiply>:
 800a5a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a5a2:	690b      	ldr	r3, [r1, #16]
 800a5a4:	0014      	movs	r4, r2
 800a5a6:	6912      	ldr	r2, [r2, #16]
 800a5a8:	000d      	movs	r5, r1
 800a5aa:	b089      	sub	sp, #36	; 0x24
 800a5ac:	4293      	cmp	r3, r2
 800a5ae:	da01      	bge.n	800a5b4 <__multiply+0x14>
 800a5b0:	0025      	movs	r5, r4
 800a5b2:	000c      	movs	r4, r1
 800a5b4:	692f      	ldr	r7, [r5, #16]
 800a5b6:	6926      	ldr	r6, [r4, #16]
 800a5b8:	6869      	ldr	r1, [r5, #4]
 800a5ba:	19bb      	adds	r3, r7, r6
 800a5bc:	9302      	str	r3, [sp, #8]
 800a5be:	68ab      	ldr	r3, [r5, #8]
 800a5c0:	19ba      	adds	r2, r7, r6
 800a5c2:	4293      	cmp	r3, r2
 800a5c4:	da00      	bge.n	800a5c8 <__multiply+0x28>
 800a5c6:	3101      	adds	r1, #1
 800a5c8:	f7ff fe94 	bl	800a2f4 <_Balloc>
 800a5cc:	9001      	str	r0, [sp, #4]
 800a5ce:	2800      	cmp	r0, #0
 800a5d0:	d106      	bne.n	800a5e0 <__multiply+0x40>
 800a5d2:	215e      	movs	r1, #94	; 0x5e
 800a5d4:	0002      	movs	r2, r0
 800a5d6:	4b48      	ldr	r3, [pc, #288]	; (800a6f8 <__multiply+0x158>)
 800a5d8:	4848      	ldr	r0, [pc, #288]	; (800a6fc <__multiply+0x15c>)
 800a5da:	31ff      	adds	r1, #255	; 0xff
 800a5dc:	f001 f960 	bl	800b8a0 <__assert_func>
 800a5e0:	9b01      	ldr	r3, [sp, #4]
 800a5e2:	2200      	movs	r2, #0
 800a5e4:	3314      	adds	r3, #20
 800a5e6:	469c      	mov	ip, r3
 800a5e8:	19bb      	adds	r3, r7, r6
 800a5ea:	009b      	lsls	r3, r3, #2
 800a5ec:	4463      	add	r3, ip
 800a5ee:	9303      	str	r3, [sp, #12]
 800a5f0:	4663      	mov	r3, ip
 800a5f2:	9903      	ldr	r1, [sp, #12]
 800a5f4:	428b      	cmp	r3, r1
 800a5f6:	d32c      	bcc.n	800a652 <__multiply+0xb2>
 800a5f8:	002b      	movs	r3, r5
 800a5fa:	0022      	movs	r2, r4
 800a5fc:	3314      	adds	r3, #20
 800a5fe:	00bf      	lsls	r7, r7, #2
 800a600:	3214      	adds	r2, #20
 800a602:	9306      	str	r3, [sp, #24]
 800a604:	00b6      	lsls	r6, r6, #2
 800a606:	19db      	adds	r3, r3, r7
 800a608:	9304      	str	r3, [sp, #16]
 800a60a:	1993      	adds	r3, r2, r6
 800a60c:	9307      	str	r3, [sp, #28]
 800a60e:	2304      	movs	r3, #4
 800a610:	9305      	str	r3, [sp, #20]
 800a612:	002b      	movs	r3, r5
 800a614:	9904      	ldr	r1, [sp, #16]
 800a616:	3315      	adds	r3, #21
 800a618:	9200      	str	r2, [sp, #0]
 800a61a:	4299      	cmp	r1, r3
 800a61c:	d305      	bcc.n	800a62a <__multiply+0x8a>
 800a61e:	1b4b      	subs	r3, r1, r5
 800a620:	3b15      	subs	r3, #21
 800a622:	089b      	lsrs	r3, r3, #2
 800a624:	3301      	adds	r3, #1
 800a626:	009b      	lsls	r3, r3, #2
 800a628:	9305      	str	r3, [sp, #20]
 800a62a:	9b07      	ldr	r3, [sp, #28]
 800a62c:	9a00      	ldr	r2, [sp, #0]
 800a62e:	429a      	cmp	r2, r3
 800a630:	d311      	bcc.n	800a656 <__multiply+0xb6>
 800a632:	9b02      	ldr	r3, [sp, #8]
 800a634:	2b00      	cmp	r3, #0
 800a636:	dd06      	ble.n	800a646 <__multiply+0xa6>
 800a638:	9b03      	ldr	r3, [sp, #12]
 800a63a:	3b04      	subs	r3, #4
 800a63c:	9303      	str	r3, [sp, #12]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	9300      	str	r3, [sp, #0]
 800a642:	2b00      	cmp	r3, #0
 800a644:	d053      	beq.n	800a6ee <__multiply+0x14e>
 800a646:	9b01      	ldr	r3, [sp, #4]
 800a648:	9a02      	ldr	r2, [sp, #8]
 800a64a:	0018      	movs	r0, r3
 800a64c:	611a      	str	r2, [r3, #16]
 800a64e:	b009      	add	sp, #36	; 0x24
 800a650:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a652:	c304      	stmia	r3!, {r2}
 800a654:	e7cd      	b.n	800a5f2 <__multiply+0x52>
 800a656:	9b00      	ldr	r3, [sp, #0]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	b298      	uxth	r0, r3
 800a65c:	2800      	cmp	r0, #0
 800a65e:	d01b      	beq.n	800a698 <__multiply+0xf8>
 800a660:	4667      	mov	r7, ip
 800a662:	2400      	movs	r4, #0
 800a664:	9e06      	ldr	r6, [sp, #24]
 800a666:	ce02      	ldmia	r6!, {r1}
 800a668:	683a      	ldr	r2, [r7, #0]
 800a66a:	b28b      	uxth	r3, r1
 800a66c:	4343      	muls	r3, r0
 800a66e:	b292      	uxth	r2, r2
 800a670:	189b      	adds	r3, r3, r2
 800a672:	191b      	adds	r3, r3, r4
 800a674:	0c0c      	lsrs	r4, r1, #16
 800a676:	4344      	muls	r4, r0
 800a678:	683a      	ldr	r2, [r7, #0]
 800a67a:	0c11      	lsrs	r1, r2, #16
 800a67c:	1861      	adds	r1, r4, r1
 800a67e:	0c1c      	lsrs	r4, r3, #16
 800a680:	1909      	adds	r1, r1, r4
 800a682:	0c0c      	lsrs	r4, r1, #16
 800a684:	b29b      	uxth	r3, r3
 800a686:	0409      	lsls	r1, r1, #16
 800a688:	430b      	orrs	r3, r1
 800a68a:	c708      	stmia	r7!, {r3}
 800a68c:	9b04      	ldr	r3, [sp, #16]
 800a68e:	42b3      	cmp	r3, r6
 800a690:	d8e9      	bhi.n	800a666 <__multiply+0xc6>
 800a692:	4663      	mov	r3, ip
 800a694:	9a05      	ldr	r2, [sp, #20]
 800a696:	509c      	str	r4, [r3, r2]
 800a698:	9b00      	ldr	r3, [sp, #0]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	0c1e      	lsrs	r6, r3, #16
 800a69e:	d020      	beq.n	800a6e2 <__multiply+0x142>
 800a6a0:	4663      	mov	r3, ip
 800a6a2:	002c      	movs	r4, r5
 800a6a4:	4660      	mov	r0, ip
 800a6a6:	2700      	movs	r7, #0
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	3414      	adds	r4, #20
 800a6ac:	6822      	ldr	r2, [r4, #0]
 800a6ae:	b29b      	uxth	r3, r3
 800a6b0:	b291      	uxth	r1, r2
 800a6b2:	4371      	muls	r1, r6
 800a6b4:	6802      	ldr	r2, [r0, #0]
 800a6b6:	0c12      	lsrs	r2, r2, #16
 800a6b8:	1889      	adds	r1, r1, r2
 800a6ba:	19cf      	adds	r7, r1, r7
 800a6bc:	0439      	lsls	r1, r7, #16
 800a6be:	430b      	orrs	r3, r1
 800a6c0:	6003      	str	r3, [r0, #0]
 800a6c2:	cc02      	ldmia	r4!, {r1}
 800a6c4:	6843      	ldr	r3, [r0, #4]
 800a6c6:	0c09      	lsrs	r1, r1, #16
 800a6c8:	4371      	muls	r1, r6
 800a6ca:	b29b      	uxth	r3, r3
 800a6cc:	0c3f      	lsrs	r7, r7, #16
 800a6ce:	18cb      	adds	r3, r1, r3
 800a6d0:	9a04      	ldr	r2, [sp, #16]
 800a6d2:	19db      	adds	r3, r3, r7
 800a6d4:	0c1f      	lsrs	r7, r3, #16
 800a6d6:	3004      	adds	r0, #4
 800a6d8:	42a2      	cmp	r2, r4
 800a6da:	d8e7      	bhi.n	800a6ac <__multiply+0x10c>
 800a6dc:	4662      	mov	r2, ip
 800a6de:	9905      	ldr	r1, [sp, #20]
 800a6e0:	5053      	str	r3, [r2, r1]
 800a6e2:	9b00      	ldr	r3, [sp, #0]
 800a6e4:	3304      	adds	r3, #4
 800a6e6:	9300      	str	r3, [sp, #0]
 800a6e8:	2304      	movs	r3, #4
 800a6ea:	449c      	add	ip, r3
 800a6ec:	e79d      	b.n	800a62a <__multiply+0x8a>
 800a6ee:	9b02      	ldr	r3, [sp, #8]
 800a6f0:	3b01      	subs	r3, #1
 800a6f2:	9302      	str	r3, [sp, #8]
 800a6f4:	e79d      	b.n	800a632 <__multiply+0x92>
 800a6f6:	46c0      	nop			; (mov r8, r8)
 800a6f8:	0800c880 	.word	0x0800c880
 800a6fc:	0800c90c 	.word	0x0800c90c

0800a700 <__pow5mult>:
 800a700:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a702:	2303      	movs	r3, #3
 800a704:	0015      	movs	r5, r2
 800a706:	0007      	movs	r7, r0
 800a708:	000e      	movs	r6, r1
 800a70a:	401a      	ands	r2, r3
 800a70c:	421d      	tst	r5, r3
 800a70e:	d008      	beq.n	800a722 <__pow5mult+0x22>
 800a710:	4925      	ldr	r1, [pc, #148]	; (800a7a8 <__pow5mult+0xa8>)
 800a712:	3a01      	subs	r2, #1
 800a714:	0092      	lsls	r2, r2, #2
 800a716:	5852      	ldr	r2, [r2, r1]
 800a718:	2300      	movs	r3, #0
 800a71a:	0031      	movs	r1, r6
 800a71c:	f7ff fe52 	bl	800a3c4 <__multadd>
 800a720:	0006      	movs	r6, r0
 800a722:	10ad      	asrs	r5, r5, #2
 800a724:	d03d      	beq.n	800a7a2 <__pow5mult+0xa2>
 800a726:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 800a728:	2c00      	cmp	r4, #0
 800a72a:	d10f      	bne.n	800a74c <__pow5mult+0x4c>
 800a72c:	2010      	movs	r0, #16
 800a72e:	f7fc fc45 	bl	8006fbc <malloc>
 800a732:	1e02      	subs	r2, r0, #0
 800a734:	6278      	str	r0, [r7, #36]	; 0x24
 800a736:	d105      	bne.n	800a744 <__pow5mult+0x44>
 800a738:	21d7      	movs	r1, #215	; 0xd7
 800a73a:	4b1c      	ldr	r3, [pc, #112]	; (800a7ac <__pow5mult+0xac>)
 800a73c:	481c      	ldr	r0, [pc, #112]	; (800a7b0 <__pow5mult+0xb0>)
 800a73e:	0049      	lsls	r1, r1, #1
 800a740:	f001 f8ae 	bl	800b8a0 <__assert_func>
 800a744:	6044      	str	r4, [r0, #4]
 800a746:	6084      	str	r4, [r0, #8]
 800a748:	6004      	str	r4, [r0, #0]
 800a74a:	60c4      	str	r4, [r0, #12]
 800a74c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a74e:	689c      	ldr	r4, [r3, #8]
 800a750:	9301      	str	r3, [sp, #4]
 800a752:	2c00      	cmp	r4, #0
 800a754:	d108      	bne.n	800a768 <__pow5mult+0x68>
 800a756:	0038      	movs	r0, r7
 800a758:	4916      	ldr	r1, [pc, #88]	; (800a7b4 <__pow5mult+0xb4>)
 800a75a:	f7ff ff0b 	bl	800a574 <__i2b>
 800a75e:	9b01      	ldr	r3, [sp, #4]
 800a760:	0004      	movs	r4, r0
 800a762:	6098      	str	r0, [r3, #8]
 800a764:	2300      	movs	r3, #0
 800a766:	6003      	str	r3, [r0, #0]
 800a768:	2301      	movs	r3, #1
 800a76a:	421d      	tst	r5, r3
 800a76c:	d00a      	beq.n	800a784 <__pow5mult+0x84>
 800a76e:	0031      	movs	r1, r6
 800a770:	0022      	movs	r2, r4
 800a772:	0038      	movs	r0, r7
 800a774:	f7ff ff14 	bl	800a5a0 <__multiply>
 800a778:	0031      	movs	r1, r6
 800a77a:	9001      	str	r0, [sp, #4]
 800a77c:	0038      	movs	r0, r7
 800a77e:	f7ff fdfd 	bl	800a37c <_Bfree>
 800a782:	9e01      	ldr	r6, [sp, #4]
 800a784:	106d      	asrs	r5, r5, #1
 800a786:	d00c      	beq.n	800a7a2 <__pow5mult+0xa2>
 800a788:	6820      	ldr	r0, [r4, #0]
 800a78a:	2800      	cmp	r0, #0
 800a78c:	d107      	bne.n	800a79e <__pow5mult+0x9e>
 800a78e:	0022      	movs	r2, r4
 800a790:	0021      	movs	r1, r4
 800a792:	0038      	movs	r0, r7
 800a794:	f7ff ff04 	bl	800a5a0 <__multiply>
 800a798:	2300      	movs	r3, #0
 800a79a:	6020      	str	r0, [r4, #0]
 800a79c:	6003      	str	r3, [r0, #0]
 800a79e:	0004      	movs	r4, r0
 800a7a0:	e7e2      	b.n	800a768 <__pow5mult+0x68>
 800a7a2:	0030      	movs	r0, r6
 800a7a4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a7a6:	46c0      	nop			; (mov r8, r8)
 800a7a8:	0800ca58 	.word	0x0800ca58
 800a7ac:	0800c80e 	.word	0x0800c80e
 800a7b0:	0800c90c 	.word	0x0800c90c
 800a7b4:	00000271 	.word	0x00000271

0800a7b8 <__lshift>:
 800a7b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a7ba:	000c      	movs	r4, r1
 800a7bc:	0017      	movs	r7, r2
 800a7be:	6923      	ldr	r3, [r4, #16]
 800a7c0:	1155      	asrs	r5, r2, #5
 800a7c2:	b087      	sub	sp, #28
 800a7c4:	18eb      	adds	r3, r5, r3
 800a7c6:	9302      	str	r3, [sp, #8]
 800a7c8:	3301      	adds	r3, #1
 800a7ca:	9301      	str	r3, [sp, #4]
 800a7cc:	6849      	ldr	r1, [r1, #4]
 800a7ce:	68a3      	ldr	r3, [r4, #8]
 800a7d0:	9004      	str	r0, [sp, #16]
 800a7d2:	9a01      	ldr	r2, [sp, #4]
 800a7d4:	4293      	cmp	r3, r2
 800a7d6:	db10      	blt.n	800a7fa <__lshift+0x42>
 800a7d8:	9804      	ldr	r0, [sp, #16]
 800a7da:	f7ff fd8b 	bl	800a2f4 <_Balloc>
 800a7de:	2300      	movs	r3, #0
 800a7e0:	0002      	movs	r2, r0
 800a7e2:	0006      	movs	r6, r0
 800a7e4:	0019      	movs	r1, r3
 800a7e6:	3214      	adds	r2, #20
 800a7e8:	4298      	cmp	r0, r3
 800a7ea:	d10c      	bne.n	800a806 <__lshift+0x4e>
 800a7ec:	21da      	movs	r1, #218	; 0xda
 800a7ee:	0002      	movs	r2, r0
 800a7f0:	4b26      	ldr	r3, [pc, #152]	; (800a88c <__lshift+0xd4>)
 800a7f2:	4827      	ldr	r0, [pc, #156]	; (800a890 <__lshift+0xd8>)
 800a7f4:	31ff      	adds	r1, #255	; 0xff
 800a7f6:	f001 f853 	bl	800b8a0 <__assert_func>
 800a7fa:	3101      	adds	r1, #1
 800a7fc:	005b      	lsls	r3, r3, #1
 800a7fe:	e7e8      	b.n	800a7d2 <__lshift+0x1a>
 800a800:	0098      	lsls	r0, r3, #2
 800a802:	5011      	str	r1, [r2, r0]
 800a804:	3301      	adds	r3, #1
 800a806:	42ab      	cmp	r3, r5
 800a808:	dbfa      	blt.n	800a800 <__lshift+0x48>
 800a80a:	43eb      	mvns	r3, r5
 800a80c:	17db      	asrs	r3, r3, #31
 800a80e:	401d      	ands	r5, r3
 800a810:	211f      	movs	r1, #31
 800a812:	0023      	movs	r3, r4
 800a814:	0038      	movs	r0, r7
 800a816:	00ad      	lsls	r5, r5, #2
 800a818:	1955      	adds	r5, r2, r5
 800a81a:	6922      	ldr	r2, [r4, #16]
 800a81c:	3314      	adds	r3, #20
 800a81e:	0092      	lsls	r2, r2, #2
 800a820:	4008      	ands	r0, r1
 800a822:	4684      	mov	ip, r0
 800a824:	189a      	adds	r2, r3, r2
 800a826:	420f      	tst	r7, r1
 800a828:	d02a      	beq.n	800a880 <__lshift+0xc8>
 800a82a:	3101      	adds	r1, #1
 800a82c:	1a09      	subs	r1, r1, r0
 800a82e:	9105      	str	r1, [sp, #20]
 800a830:	2100      	movs	r1, #0
 800a832:	9503      	str	r5, [sp, #12]
 800a834:	4667      	mov	r7, ip
 800a836:	6818      	ldr	r0, [r3, #0]
 800a838:	40b8      	lsls	r0, r7
 800a83a:	4301      	orrs	r1, r0
 800a83c:	9803      	ldr	r0, [sp, #12]
 800a83e:	c002      	stmia	r0!, {r1}
 800a840:	cb02      	ldmia	r3!, {r1}
 800a842:	9003      	str	r0, [sp, #12]
 800a844:	9805      	ldr	r0, [sp, #20]
 800a846:	40c1      	lsrs	r1, r0
 800a848:	429a      	cmp	r2, r3
 800a84a:	d8f3      	bhi.n	800a834 <__lshift+0x7c>
 800a84c:	0020      	movs	r0, r4
 800a84e:	3015      	adds	r0, #21
 800a850:	2304      	movs	r3, #4
 800a852:	4282      	cmp	r2, r0
 800a854:	d304      	bcc.n	800a860 <__lshift+0xa8>
 800a856:	1b13      	subs	r3, r2, r4
 800a858:	3b15      	subs	r3, #21
 800a85a:	089b      	lsrs	r3, r3, #2
 800a85c:	3301      	adds	r3, #1
 800a85e:	009b      	lsls	r3, r3, #2
 800a860:	50e9      	str	r1, [r5, r3]
 800a862:	2900      	cmp	r1, #0
 800a864:	d002      	beq.n	800a86c <__lshift+0xb4>
 800a866:	9b02      	ldr	r3, [sp, #8]
 800a868:	3302      	adds	r3, #2
 800a86a:	9301      	str	r3, [sp, #4]
 800a86c:	9b01      	ldr	r3, [sp, #4]
 800a86e:	9804      	ldr	r0, [sp, #16]
 800a870:	3b01      	subs	r3, #1
 800a872:	0021      	movs	r1, r4
 800a874:	6133      	str	r3, [r6, #16]
 800a876:	f7ff fd81 	bl	800a37c <_Bfree>
 800a87a:	0030      	movs	r0, r6
 800a87c:	b007      	add	sp, #28
 800a87e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a880:	cb02      	ldmia	r3!, {r1}
 800a882:	c502      	stmia	r5!, {r1}
 800a884:	429a      	cmp	r2, r3
 800a886:	d8fb      	bhi.n	800a880 <__lshift+0xc8>
 800a888:	e7f0      	b.n	800a86c <__lshift+0xb4>
 800a88a:	46c0      	nop			; (mov r8, r8)
 800a88c:	0800c880 	.word	0x0800c880
 800a890:	0800c90c 	.word	0x0800c90c

0800a894 <__mcmp>:
 800a894:	6902      	ldr	r2, [r0, #16]
 800a896:	690b      	ldr	r3, [r1, #16]
 800a898:	b530      	push	{r4, r5, lr}
 800a89a:	0004      	movs	r4, r0
 800a89c:	1ad0      	subs	r0, r2, r3
 800a89e:	429a      	cmp	r2, r3
 800a8a0:	d10d      	bne.n	800a8be <__mcmp+0x2a>
 800a8a2:	009b      	lsls	r3, r3, #2
 800a8a4:	3414      	adds	r4, #20
 800a8a6:	3114      	adds	r1, #20
 800a8a8:	18e2      	adds	r2, r4, r3
 800a8aa:	18c9      	adds	r1, r1, r3
 800a8ac:	3a04      	subs	r2, #4
 800a8ae:	3904      	subs	r1, #4
 800a8b0:	6815      	ldr	r5, [r2, #0]
 800a8b2:	680b      	ldr	r3, [r1, #0]
 800a8b4:	429d      	cmp	r5, r3
 800a8b6:	d003      	beq.n	800a8c0 <__mcmp+0x2c>
 800a8b8:	2001      	movs	r0, #1
 800a8ba:	429d      	cmp	r5, r3
 800a8bc:	d303      	bcc.n	800a8c6 <__mcmp+0x32>
 800a8be:	bd30      	pop	{r4, r5, pc}
 800a8c0:	4294      	cmp	r4, r2
 800a8c2:	d3f3      	bcc.n	800a8ac <__mcmp+0x18>
 800a8c4:	e7fb      	b.n	800a8be <__mcmp+0x2a>
 800a8c6:	4240      	negs	r0, r0
 800a8c8:	e7f9      	b.n	800a8be <__mcmp+0x2a>
	...

0800a8cc <__mdiff>:
 800a8cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a8ce:	000e      	movs	r6, r1
 800a8d0:	0007      	movs	r7, r0
 800a8d2:	0011      	movs	r1, r2
 800a8d4:	0030      	movs	r0, r6
 800a8d6:	b087      	sub	sp, #28
 800a8d8:	0014      	movs	r4, r2
 800a8da:	f7ff ffdb 	bl	800a894 <__mcmp>
 800a8de:	1e05      	subs	r5, r0, #0
 800a8e0:	d110      	bne.n	800a904 <__mdiff+0x38>
 800a8e2:	0001      	movs	r1, r0
 800a8e4:	0038      	movs	r0, r7
 800a8e6:	f7ff fd05 	bl	800a2f4 <_Balloc>
 800a8ea:	1e02      	subs	r2, r0, #0
 800a8ec:	d104      	bne.n	800a8f8 <__mdiff+0x2c>
 800a8ee:	4b40      	ldr	r3, [pc, #256]	; (800a9f0 <__mdiff+0x124>)
 800a8f0:	4940      	ldr	r1, [pc, #256]	; (800a9f4 <__mdiff+0x128>)
 800a8f2:	4841      	ldr	r0, [pc, #260]	; (800a9f8 <__mdiff+0x12c>)
 800a8f4:	f000 ffd4 	bl	800b8a0 <__assert_func>
 800a8f8:	2301      	movs	r3, #1
 800a8fa:	6145      	str	r5, [r0, #20]
 800a8fc:	6103      	str	r3, [r0, #16]
 800a8fe:	0010      	movs	r0, r2
 800a900:	b007      	add	sp, #28
 800a902:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a904:	2301      	movs	r3, #1
 800a906:	9301      	str	r3, [sp, #4]
 800a908:	2800      	cmp	r0, #0
 800a90a:	db04      	blt.n	800a916 <__mdiff+0x4a>
 800a90c:	0023      	movs	r3, r4
 800a90e:	0034      	movs	r4, r6
 800a910:	001e      	movs	r6, r3
 800a912:	2300      	movs	r3, #0
 800a914:	9301      	str	r3, [sp, #4]
 800a916:	0038      	movs	r0, r7
 800a918:	6861      	ldr	r1, [r4, #4]
 800a91a:	f7ff fceb 	bl	800a2f4 <_Balloc>
 800a91e:	1e02      	subs	r2, r0, #0
 800a920:	d103      	bne.n	800a92a <__mdiff+0x5e>
 800a922:	2190      	movs	r1, #144	; 0x90
 800a924:	4b32      	ldr	r3, [pc, #200]	; (800a9f0 <__mdiff+0x124>)
 800a926:	0089      	lsls	r1, r1, #2
 800a928:	e7e3      	b.n	800a8f2 <__mdiff+0x26>
 800a92a:	9b01      	ldr	r3, [sp, #4]
 800a92c:	2700      	movs	r7, #0
 800a92e:	60c3      	str	r3, [r0, #12]
 800a930:	6920      	ldr	r0, [r4, #16]
 800a932:	3414      	adds	r4, #20
 800a934:	9401      	str	r4, [sp, #4]
 800a936:	9b01      	ldr	r3, [sp, #4]
 800a938:	0084      	lsls	r4, r0, #2
 800a93a:	191b      	adds	r3, r3, r4
 800a93c:	0034      	movs	r4, r6
 800a93e:	9302      	str	r3, [sp, #8]
 800a940:	6933      	ldr	r3, [r6, #16]
 800a942:	3414      	adds	r4, #20
 800a944:	0099      	lsls	r1, r3, #2
 800a946:	1863      	adds	r3, r4, r1
 800a948:	9303      	str	r3, [sp, #12]
 800a94a:	0013      	movs	r3, r2
 800a94c:	3314      	adds	r3, #20
 800a94e:	469c      	mov	ip, r3
 800a950:	9305      	str	r3, [sp, #20]
 800a952:	9b01      	ldr	r3, [sp, #4]
 800a954:	9304      	str	r3, [sp, #16]
 800a956:	9b04      	ldr	r3, [sp, #16]
 800a958:	cc02      	ldmia	r4!, {r1}
 800a95a:	cb20      	ldmia	r3!, {r5}
 800a95c:	9304      	str	r3, [sp, #16]
 800a95e:	b2ab      	uxth	r3, r5
 800a960:	19df      	adds	r7, r3, r7
 800a962:	b28b      	uxth	r3, r1
 800a964:	1afb      	subs	r3, r7, r3
 800a966:	0c09      	lsrs	r1, r1, #16
 800a968:	0c2d      	lsrs	r5, r5, #16
 800a96a:	1a6d      	subs	r5, r5, r1
 800a96c:	1419      	asrs	r1, r3, #16
 800a96e:	186d      	adds	r5, r5, r1
 800a970:	4661      	mov	r1, ip
 800a972:	142f      	asrs	r7, r5, #16
 800a974:	b29b      	uxth	r3, r3
 800a976:	042d      	lsls	r5, r5, #16
 800a978:	432b      	orrs	r3, r5
 800a97a:	c108      	stmia	r1!, {r3}
 800a97c:	9b03      	ldr	r3, [sp, #12]
 800a97e:	468c      	mov	ip, r1
 800a980:	42a3      	cmp	r3, r4
 800a982:	d8e8      	bhi.n	800a956 <__mdiff+0x8a>
 800a984:	0031      	movs	r1, r6
 800a986:	9c03      	ldr	r4, [sp, #12]
 800a988:	3115      	adds	r1, #21
 800a98a:	2304      	movs	r3, #4
 800a98c:	428c      	cmp	r4, r1
 800a98e:	d304      	bcc.n	800a99a <__mdiff+0xce>
 800a990:	1ba3      	subs	r3, r4, r6
 800a992:	3b15      	subs	r3, #21
 800a994:	089b      	lsrs	r3, r3, #2
 800a996:	3301      	adds	r3, #1
 800a998:	009b      	lsls	r3, r3, #2
 800a99a:	9901      	ldr	r1, [sp, #4]
 800a99c:	18cc      	adds	r4, r1, r3
 800a99e:	9905      	ldr	r1, [sp, #20]
 800a9a0:	0026      	movs	r6, r4
 800a9a2:	18cb      	adds	r3, r1, r3
 800a9a4:	469c      	mov	ip, r3
 800a9a6:	9902      	ldr	r1, [sp, #8]
 800a9a8:	428e      	cmp	r6, r1
 800a9aa:	d310      	bcc.n	800a9ce <__mdiff+0x102>
 800a9ac:	9e02      	ldr	r6, [sp, #8]
 800a9ae:	1ee1      	subs	r1, r4, #3
 800a9b0:	2500      	movs	r5, #0
 800a9b2:	428e      	cmp	r6, r1
 800a9b4:	d304      	bcc.n	800a9c0 <__mdiff+0xf4>
 800a9b6:	0031      	movs	r1, r6
 800a9b8:	3103      	adds	r1, #3
 800a9ba:	1b0c      	subs	r4, r1, r4
 800a9bc:	08a4      	lsrs	r4, r4, #2
 800a9be:	00a5      	lsls	r5, r4, #2
 800a9c0:	195b      	adds	r3, r3, r5
 800a9c2:	3b04      	subs	r3, #4
 800a9c4:	6819      	ldr	r1, [r3, #0]
 800a9c6:	2900      	cmp	r1, #0
 800a9c8:	d00f      	beq.n	800a9ea <__mdiff+0x11e>
 800a9ca:	6110      	str	r0, [r2, #16]
 800a9cc:	e797      	b.n	800a8fe <__mdiff+0x32>
 800a9ce:	ce02      	ldmia	r6!, {r1}
 800a9d0:	b28d      	uxth	r5, r1
 800a9d2:	19ed      	adds	r5, r5, r7
 800a9d4:	0c0f      	lsrs	r7, r1, #16
 800a9d6:	1429      	asrs	r1, r5, #16
 800a9d8:	1879      	adds	r1, r7, r1
 800a9da:	140f      	asrs	r7, r1, #16
 800a9dc:	b2ad      	uxth	r5, r5
 800a9de:	0409      	lsls	r1, r1, #16
 800a9e0:	430d      	orrs	r5, r1
 800a9e2:	4661      	mov	r1, ip
 800a9e4:	c120      	stmia	r1!, {r5}
 800a9e6:	468c      	mov	ip, r1
 800a9e8:	e7dd      	b.n	800a9a6 <__mdiff+0xda>
 800a9ea:	3801      	subs	r0, #1
 800a9ec:	e7e9      	b.n	800a9c2 <__mdiff+0xf6>
 800a9ee:	46c0      	nop			; (mov r8, r8)
 800a9f0:	0800c880 	.word	0x0800c880
 800a9f4:	00000232 	.word	0x00000232
 800a9f8:	0800c90c 	.word	0x0800c90c

0800a9fc <__ulp>:
 800a9fc:	4b0f      	ldr	r3, [pc, #60]	; (800aa3c <__ulp+0x40>)
 800a9fe:	4019      	ands	r1, r3
 800aa00:	4b0f      	ldr	r3, [pc, #60]	; (800aa40 <__ulp+0x44>)
 800aa02:	18c9      	adds	r1, r1, r3
 800aa04:	2900      	cmp	r1, #0
 800aa06:	dd04      	ble.n	800aa12 <__ulp+0x16>
 800aa08:	2200      	movs	r2, #0
 800aa0a:	000b      	movs	r3, r1
 800aa0c:	0010      	movs	r0, r2
 800aa0e:	0019      	movs	r1, r3
 800aa10:	4770      	bx	lr
 800aa12:	4249      	negs	r1, r1
 800aa14:	2200      	movs	r2, #0
 800aa16:	2300      	movs	r3, #0
 800aa18:	1509      	asrs	r1, r1, #20
 800aa1a:	2913      	cmp	r1, #19
 800aa1c:	dc04      	bgt.n	800aa28 <__ulp+0x2c>
 800aa1e:	2080      	movs	r0, #128	; 0x80
 800aa20:	0300      	lsls	r0, r0, #12
 800aa22:	4108      	asrs	r0, r1
 800aa24:	0003      	movs	r3, r0
 800aa26:	e7f1      	b.n	800aa0c <__ulp+0x10>
 800aa28:	3914      	subs	r1, #20
 800aa2a:	2001      	movs	r0, #1
 800aa2c:	291e      	cmp	r1, #30
 800aa2e:	dc02      	bgt.n	800aa36 <__ulp+0x3a>
 800aa30:	2080      	movs	r0, #128	; 0x80
 800aa32:	0600      	lsls	r0, r0, #24
 800aa34:	40c8      	lsrs	r0, r1
 800aa36:	0002      	movs	r2, r0
 800aa38:	e7e8      	b.n	800aa0c <__ulp+0x10>
 800aa3a:	46c0      	nop			; (mov r8, r8)
 800aa3c:	7ff00000 	.word	0x7ff00000
 800aa40:	fcc00000 	.word	0xfcc00000

0800aa44 <__b2d>:
 800aa44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aa46:	0006      	movs	r6, r0
 800aa48:	6903      	ldr	r3, [r0, #16]
 800aa4a:	3614      	adds	r6, #20
 800aa4c:	009b      	lsls	r3, r3, #2
 800aa4e:	18f3      	adds	r3, r6, r3
 800aa50:	1f1d      	subs	r5, r3, #4
 800aa52:	682c      	ldr	r4, [r5, #0]
 800aa54:	000f      	movs	r7, r1
 800aa56:	0020      	movs	r0, r4
 800aa58:	9301      	str	r3, [sp, #4]
 800aa5a:	f7ff fd43 	bl	800a4e4 <__hi0bits>
 800aa5e:	2320      	movs	r3, #32
 800aa60:	1a1b      	subs	r3, r3, r0
 800aa62:	491f      	ldr	r1, [pc, #124]	; (800aae0 <__b2d+0x9c>)
 800aa64:	603b      	str	r3, [r7, #0]
 800aa66:	280a      	cmp	r0, #10
 800aa68:	dc16      	bgt.n	800aa98 <__b2d+0x54>
 800aa6a:	230b      	movs	r3, #11
 800aa6c:	0027      	movs	r7, r4
 800aa6e:	1a1b      	subs	r3, r3, r0
 800aa70:	40df      	lsrs	r7, r3
 800aa72:	4339      	orrs	r1, r7
 800aa74:	469c      	mov	ip, r3
 800aa76:	000b      	movs	r3, r1
 800aa78:	2100      	movs	r1, #0
 800aa7a:	42ae      	cmp	r6, r5
 800aa7c:	d202      	bcs.n	800aa84 <__b2d+0x40>
 800aa7e:	9901      	ldr	r1, [sp, #4]
 800aa80:	3908      	subs	r1, #8
 800aa82:	6809      	ldr	r1, [r1, #0]
 800aa84:	3015      	adds	r0, #21
 800aa86:	4084      	lsls	r4, r0
 800aa88:	4660      	mov	r0, ip
 800aa8a:	40c1      	lsrs	r1, r0
 800aa8c:	430c      	orrs	r4, r1
 800aa8e:	0022      	movs	r2, r4
 800aa90:	0010      	movs	r0, r2
 800aa92:	0019      	movs	r1, r3
 800aa94:	b003      	add	sp, #12
 800aa96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aa98:	2700      	movs	r7, #0
 800aa9a:	42ae      	cmp	r6, r5
 800aa9c:	d202      	bcs.n	800aaa4 <__b2d+0x60>
 800aa9e:	9d01      	ldr	r5, [sp, #4]
 800aaa0:	3d08      	subs	r5, #8
 800aaa2:	682f      	ldr	r7, [r5, #0]
 800aaa4:	230b      	movs	r3, #11
 800aaa6:	425b      	negs	r3, r3
 800aaa8:	469c      	mov	ip, r3
 800aaaa:	4484      	add	ip, r0
 800aaac:	280b      	cmp	r0, #11
 800aaae:	d013      	beq.n	800aad8 <__b2d+0x94>
 800aab0:	4663      	mov	r3, ip
 800aab2:	2020      	movs	r0, #32
 800aab4:	409c      	lsls	r4, r3
 800aab6:	1ac0      	subs	r0, r0, r3
 800aab8:	003b      	movs	r3, r7
 800aaba:	40c3      	lsrs	r3, r0
 800aabc:	431c      	orrs	r4, r3
 800aabe:	4321      	orrs	r1, r4
 800aac0:	000b      	movs	r3, r1
 800aac2:	2100      	movs	r1, #0
 800aac4:	42b5      	cmp	r5, r6
 800aac6:	d901      	bls.n	800aacc <__b2d+0x88>
 800aac8:	3d04      	subs	r5, #4
 800aaca:	6829      	ldr	r1, [r5, #0]
 800aacc:	4664      	mov	r4, ip
 800aace:	40c1      	lsrs	r1, r0
 800aad0:	40a7      	lsls	r7, r4
 800aad2:	430f      	orrs	r7, r1
 800aad4:	003a      	movs	r2, r7
 800aad6:	e7db      	b.n	800aa90 <__b2d+0x4c>
 800aad8:	4321      	orrs	r1, r4
 800aada:	000b      	movs	r3, r1
 800aadc:	e7fa      	b.n	800aad4 <__b2d+0x90>
 800aade:	46c0      	nop			; (mov r8, r8)
 800aae0:	3ff00000 	.word	0x3ff00000

0800aae4 <__d2b>:
 800aae4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aae6:	2101      	movs	r1, #1
 800aae8:	0014      	movs	r4, r2
 800aaea:	001e      	movs	r6, r3
 800aaec:	9f08      	ldr	r7, [sp, #32]
 800aaee:	f7ff fc01 	bl	800a2f4 <_Balloc>
 800aaf2:	1e05      	subs	r5, r0, #0
 800aaf4:	d105      	bne.n	800ab02 <__d2b+0x1e>
 800aaf6:	0002      	movs	r2, r0
 800aaf8:	4b26      	ldr	r3, [pc, #152]	; (800ab94 <__d2b+0xb0>)
 800aafa:	4927      	ldr	r1, [pc, #156]	; (800ab98 <__d2b+0xb4>)
 800aafc:	4827      	ldr	r0, [pc, #156]	; (800ab9c <__d2b+0xb8>)
 800aafe:	f000 fecf 	bl	800b8a0 <__assert_func>
 800ab02:	0333      	lsls	r3, r6, #12
 800ab04:	0076      	lsls	r6, r6, #1
 800ab06:	0b1b      	lsrs	r3, r3, #12
 800ab08:	0d76      	lsrs	r6, r6, #21
 800ab0a:	d124      	bne.n	800ab56 <__d2b+0x72>
 800ab0c:	9301      	str	r3, [sp, #4]
 800ab0e:	2c00      	cmp	r4, #0
 800ab10:	d027      	beq.n	800ab62 <__d2b+0x7e>
 800ab12:	4668      	mov	r0, sp
 800ab14:	9400      	str	r4, [sp, #0]
 800ab16:	f7ff fcff 	bl	800a518 <__lo0bits>
 800ab1a:	9c00      	ldr	r4, [sp, #0]
 800ab1c:	2800      	cmp	r0, #0
 800ab1e:	d01e      	beq.n	800ab5e <__d2b+0x7a>
 800ab20:	9b01      	ldr	r3, [sp, #4]
 800ab22:	2120      	movs	r1, #32
 800ab24:	001a      	movs	r2, r3
 800ab26:	1a09      	subs	r1, r1, r0
 800ab28:	408a      	lsls	r2, r1
 800ab2a:	40c3      	lsrs	r3, r0
 800ab2c:	4322      	orrs	r2, r4
 800ab2e:	616a      	str	r2, [r5, #20]
 800ab30:	9301      	str	r3, [sp, #4]
 800ab32:	9c01      	ldr	r4, [sp, #4]
 800ab34:	61ac      	str	r4, [r5, #24]
 800ab36:	1e63      	subs	r3, r4, #1
 800ab38:	419c      	sbcs	r4, r3
 800ab3a:	3401      	adds	r4, #1
 800ab3c:	612c      	str	r4, [r5, #16]
 800ab3e:	2e00      	cmp	r6, #0
 800ab40:	d018      	beq.n	800ab74 <__d2b+0x90>
 800ab42:	4b17      	ldr	r3, [pc, #92]	; (800aba0 <__d2b+0xbc>)
 800ab44:	18f6      	adds	r6, r6, r3
 800ab46:	2335      	movs	r3, #53	; 0x35
 800ab48:	1836      	adds	r6, r6, r0
 800ab4a:	1a18      	subs	r0, r3, r0
 800ab4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab4e:	603e      	str	r6, [r7, #0]
 800ab50:	6018      	str	r0, [r3, #0]
 800ab52:	0028      	movs	r0, r5
 800ab54:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ab56:	2280      	movs	r2, #128	; 0x80
 800ab58:	0352      	lsls	r2, r2, #13
 800ab5a:	4313      	orrs	r3, r2
 800ab5c:	e7d6      	b.n	800ab0c <__d2b+0x28>
 800ab5e:	616c      	str	r4, [r5, #20]
 800ab60:	e7e7      	b.n	800ab32 <__d2b+0x4e>
 800ab62:	a801      	add	r0, sp, #4
 800ab64:	f7ff fcd8 	bl	800a518 <__lo0bits>
 800ab68:	2401      	movs	r4, #1
 800ab6a:	9b01      	ldr	r3, [sp, #4]
 800ab6c:	612c      	str	r4, [r5, #16]
 800ab6e:	616b      	str	r3, [r5, #20]
 800ab70:	3020      	adds	r0, #32
 800ab72:	e7e4      	b.n	800ab3e <__d2b+0x5a>
 800ab74:	4b0b      	ldr	r3, [pc, #44]	; (800aba4 <__d2b+0xc0>)
 800ab76:	18c0      	adds	r0, r0, r3
 800ab78:	4b0b      	ldr	r3, [pc, #44]	; (800aba8 <__d2b+0xc4>)
 800ab7a:	6038      	str	r0, [r7, #0]
 800ab7c:	18e3      	adds	r3, r4, r3
 800ab7e:	009b      	lsls	r3, r3, #2
 800ab80:	18eb      	adds	r3, r5, r3
 800ab82:	6958      	ldr	r0, [r3, #20]
 800ab84:	f7ff fcae 	bl	800a4e4 <__hi0bits>
 800ab88:	0164      	lsls	r4, r4, #5
 800ab8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab8c:	1a24      	subs	r4, r4, r0
 800ab8e:	601c      	str	r4, [r3, #0]
 800ab90:	e7df      	b.n	800ab52 <__d2b+0x6e>
 800ab92:	46c0      	nop			; (mov r8, r8)
 800ab94:	0800c880 	.word	0x0800c880
 800ab98:	0000030a 	.word	0x0000030a
 800ab9c:	0800c90c 	.word	0x0800c90c
 800aba0:	fffffbcd 	.word	0xfffffbcd
 800aba4:	fffffbce 	.word	0xfffffbce
 800aba8:	3fffffff 	.word	0x3fffffff

0800abac <__ratio>:
 800abac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800abae:	b087      	sub	sp, #28
 800abb0:	000f      	movs	r7, r1
 800abb2:	a904      	add	r1, sp, #16
 800abb4:	0006      	movs	r6, r0
 800abb6:	f7ff ff45 	bl	800aa44 <__b2d>
 800abba:	9000      	str	r0, [sp, #0]
 800abbc:	9101      	str	r1, [sp, #4]
 800abbe:	9c00      	ldr	r4, [sp, #0]
 800abc0:	9d01      	ldr	r5, [sp, #4]
 800abc2:	0038      	movs	r0, r7
 800abc4:	a905      	add	r1, sp, #20
 800abc6:	f7ff ff3d 	bl	800aa44 <__b2d>
 800abca:	9002      	str	r0, [sp, #8]
 800abcc:	9103      	str	r1, [sp, #12]
 800abce:	9a02      	ldr	r2, [sp, #8]
 800abd0:	9b03      	ldr	r3, [sp, #12]
 800abd2:	6931      	ldr	r1, [r6, #16]
 800abd4:	6938      	ldr	r0, [r7, #16]
 800abd6:	9e05      	ldr	r6, [sp, #20]
 800abd8:	1a08      	subs	r0, r1, r0
 800abda:	9904      	ldr	r1, [sp, #16]
 800abdc:	0140      	lsls	r0, r0, #5
 800abde:	1b89      	subs	r1, r1, r6
 800abe0:	1841      	adds	r1, r0, r1
 800abe2:	0508      	lsls	r0, r1, #20
 800abe4:	2900      	cmp	r1, #0
 800abe6:	dd07      	ble.n	800abf8 <__ratio+0x4c>
 800abe8:	9901      	ldr	r1, [sp, #4]
 800abea:	1845      	adds	r5, r0, r1
 800abec:	0020      	movs	r0, r4
 800abee:	0029      	movs	r1, r5
 800abf0:	f7f6 fdc8 	bl	8001784 <__aeabi_ddiv>
 800abf4:	b007      	add	sp, #28
 800abf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800abf8:	9903      	ldr	r1, [sp, #12]
 800abfa:	1a0b      	subs	r3, r1, r0
 800abfc:	e7f6      	b.n	800abec <__ratio+0x40>

0800abfe <__copybits>:
 800abfe:	b570      	push	{r4, r5, r6, lr}
 800ac00:	0014      	movs	r4, r2
 800ac02:	0005      	movs	r5, r0
 800ac04:	3901      	subs	r1, #1
 800ac06:	6913      	ldr	r3, [r2, #16]
 800ac08:	1149      	asrs	r1, r1, #5
 800ac0a:	3101      	adds	r1, #1
 800ac0c:	0089      	lsls	r1, r1, #2
 800ac0e:	3414      	adds	r4, #20
 800ac10:	009b      	lsls	r3, r3, #2
 800ac12:	1841      	adds	r1, r0, r1
 800ac14:	18e3      	adds	r3, r4, r3
 800ac16:	42a3      	cmp	r3, r4
 800ac18:	d80d      	bhi.n	800ac36 <__copybits+0x38>
 800ac1a:	0014      	movs	r4, r2
 800ac1c:	3411      	adds	r4, #17
 800ac1e:	2500      	movs	r5, #0
 800ac20:	429c      	cmp	r4, r3
 800ac22:	d803      	bhi.n	800ac2c <__copybits+0x2e>
 800ac24:	1a9b      	subs	r3, r3, r2
 800ac26:	3b11      	subs	r3, #17
 800ac28:	089b      	lsrs	r3, r3, #2
 800ac2a:	009d      	lsls	r5, r3, #2
 800ac2c:	2300      	movs	r3, #0
 800ac2e:	1940      	adds	r0, r0, r5
 800ac30:	4281      	cmp	r1, r0
 800ac32:	d803      	bhi.n	800ac3c <__copybits+0x3e>
 800ac34:	bd70      	pop	{r4, r5, r6, pc}
 800ac36:	cc40      	ldmia	r4!, {r6}
 800ac38:	c540      	stmia	r5!, {r6}
 800ac3a:	e7ec      	b.n	800ac16 <__copybits+0x18>
 800ac3c:	c008      	stmia	r0!, {r3}
 800ac3e:	e7f7      	b.n	800ac30 <__copybits+0x32>

0800ac40 <__any_on>:
 800ac40:	0002      	movs	r2, r0
 800ac42:	6900      	ldr	r0, [r0, #16]
 800ac44:	b510      	push	{r4, lr}
 800ac46:	3214      	adds	r2, #20
 800ac48:	114b      	asrs	r3, r1, #5
 800ac4a:	4298      	cmp	r0, r3
 800ac4c:	db13      	blt.n	800ac76 <__any_on+0x36>
 800ac4e:	dd0c      	ble.n	800ac6a <__any_on+0x2a>
 800ac50:	241f      	movs	r4, #31
 800ac52:	0008      	movs	r0, r1
 800ac54:	4020      	ands	r0, r4
 800ac56:	4221      	tst	r1, r4
 800ac58:	d007      	beq.n	800ac6a <__any_on+0x2a>
 800ac5a:	0099      	lsls	r1, r3, #2
 800ac5c:	588c      	ldr	r4, [r1, r2]
 800ac5e:	0021      	movs	r1, r4
 800ac60:	40c1      	lsrs	r1, r0
 800ac62:	4081      	lsls	r1, r0
 800ac64:	2001      	movs	r0, #1
 800ac66:	428c      	cmp	r4, r1
 800ac68:	d104      	bne.n	800ac74 <__any_on+0x34>
 800ac6a:	009b      	lsls	r3, r3, #2
 800ac6c:	18d3      	adds	r3, r2, r3
 800ac6e:	4293      	cmp	r3, r2
 800ac70:	d803      	bhi.n	800ac7a <__any_on+0x3a>
 800ac72:	2000      	movs	r0, #0
 800ac74:	bd10      	pop	{r4, pc}
 800ac76:	0003      	movs	r3, r0
 800ac78:	e7f7      	b.n	800ac6a <__any_on+0x2a>
 800ac7a:	3b04      	subs	r3, #4
 800ac7c:	6819      	ldr	r1, [r3, #0]
 800ac7e:	2900      	cmp	r1, #0
 800ac80:	d0f5      	beq.n	800ac6e <__any_on+0x2e>
 800ac82:	2001      	movs	r0, #1
 800ac84:	e7f6      	b.n	800ac74 <__any_on+0x34>

0800ac86 <_calloc_r>:
 800ac86:	b570      	push	{r4, r5, r6, lr}
 800ac88:	0c13      	lsrs	r3, r2, #16
 800ac8a:	0c0d      	lsrs	r5, r1, #16
 800ac8c:	d11e      	bne.n	800accc <_calloc_r+0x46>
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d10c      	bne.n	800acac <_calloc_r+0x26>
 800ac92:	b289      	uxth	r1, r1
 800ac94:	b294      	uxth	r4, r2
 800ac96:	434c      	muls	r4, r1
 800ac98:	0021      	movs	r1, r4
 800ac9a:	f7fc fa21 	bl	80070e0 <_malloc_r>
 800ac9e:	1e05      	subs	r5, r0, #0
 800aca0:	d01b      	beq.n	800acda <_calloc_r+0x54>
 800aca2:	0022      	movs	r2, r4
 800aca4:	2100      	movs	r1, #0
 800aca6:	f7fc f9a6 	bl	8006ff6 <memset>
 800acaa:	e016      	b.n	800acda <_calloc_r+0x54>
 800acac:	1c1d      	adds	r5, r3, #0
 800acae:	1c0b      	adds	r3, r1, #0
 800acb0:	b292      	uxth	r2, r2
 800acb2:	b289      	uxth	r1, r1
 800acb4:	b29c      	uxth	r4, r3
 800acb6:	4351      	muls	r1, r2
 800acb8:	b2ab      	uxth	r3, r5
 800acba:	4363      	muls	r3, r4
 800acbc:	0c0c      	lsrs	r4, r1, #16
 800acbe:	191c      	adds	r4, r3, r4
 800acc0:	0c22      	lsrs	r2, r4, #16
 800acc2:	d107      	bne.n	800acd4 <_calloc_r+0x4e>
 800acc4:	0424      	lsls	r4, r4, #16
 800acc6:	b289      	uxth	r1, r1
 800acc8:	430c      	orrs	r4, r1
 800acca:	e7e5      	b.n	800ac98 <_calloc_r+0x12>
 800accc:	2b00      	cmp	r3, #0
 800acce:	d101      	bne.n	800acd4 <_calloc_r+0x4e>
 800acd0:	1c13      	adds	r3, r2, #0
 800acd2:	e7ed      	b.n	800acb0 <_calloc_r+0x2a>
 800acd4:	230c      	movs	r3, #12
 800acd6:	2500      	movs	r5, #0
 800acd8:	6003      	str	r3, [r0, #0]
 800acda:	0028      	movs	r0, r5
 800acdc:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ace0 <__ssputs_r>:
 800ace0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ace2:	688e      	ldr	r6, [r1, #8]
 800ace4:	b085      	sub	sp, #20
 800ace6:	0007      	movs	r7, r0
 800ace8:	000c      	movs	r4, r1
 800acea:	9203      	str	r2, [sp, #12]
 800acec:	9301      	str	r3, [sp, #4]
 800acee:	429e      	cmp	r6, r3
 800acf0:	d83c      	bhi.n	800ad6c <__ssputs_r+0x8c>
 800acf2:	2390      	movs	r3, #144	; 0x90
 800acf4:	898a      	ldrh	r2, [r1, #12]
 800acf6:	00db      	lsls	r3, r3, #3
 800acf8:	421a      	tst	r2, r3
 800acfa:	d034      	beq.n	800ad66 <__ssputs_r+0x86>
 800acfc:	6909      	ldr	r1, [r1, #16]
 800acfe:	6823      	ldr	r3, [r4, #0]
 800ad00:	6960      	ldr	r0, [r4, #20]
 800ad02:	1a5b      	subs	r3, r3, r1
 800ad04:	9302      	str	r3, [sp, #8]
 800ad06:	2303      	movs	r3, #3
 800ad08:	4343      	muls	r3, r0
 800ad0a:	0fdd      	lsrs	r5, r3, #31
 800ad0c:	18ed      	adds	r5, r5, r3
 800ad0e:	9b01      	ldr	r3, [sp, #4]
 800ad10:	9802      	ldr	r0, [sp, #8]
 800ad12:	3301      	adds	r3, #1
 800ad14:	181b      	adds	r3, r3, r0
 800ad16:	106d      	asrs	r5, r5, #1
 800ad18:	42ab      	cmp	r3, r5
 800ad1a:	d900      	bls.n	800ad1e <__ssputs_r+0x3e>
 800ad1c:	001d      	movs	r5, r3
 800ad1e:	0553      	lsls	r3, r2, #21
 800ad20:	d532      	bpl.n	800ad88 <__ssputs_r+0xa8>
 800ad22:	0029      	movs	r1, r5
 800ad24:	0038      	movs	r0, r7
 800ad26:	f7fc f9db 	bl	80070e0 <_malloc_r>
 800ad2a:	1e06      	subs	r6, r0, #0
 800ad2c:	d109      	bne.n	800ad42 <__ssputs_r+0x62>
 800ad2e:	230c      	movs	r3, #12
 800ad30:	603b      	str	r3, [r7, #0]
 800ad32:	2340      	movs	r3, #64	; 0x40
 800ad34:	2001      	movs	r0, #1
 800ad36:	89a2      	ldrh	r2, [r4, #12]
 800ad38:	4240      	negs	r0, r0
 800ad3a:	4313      	orrs	r3, r2
 800ad3c:	81a3      	strh	r3, [r4, #12]
 800ad3e:	b005      	add	sp, #20
 800ad40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad42:	9a02      	ldr	r2, [sp, #8]
 800ad44:	6921      	ldr	r1, [r4, #16]
 800ad46:	f7ff fabc 	bl	800a2c2 <memcpy>
 800ad4a:	89a3      	ldrh	r3, [r4, #12]
 800ad4c:	4a14      	ldr	r2, [pc, #80]	; (800ada0 <__ssputs_r+0xc0>)
 800ad4e:	401a      	ands	r2, r3
 800ad50:	2380      	movs	r3, #128	; 0x80
 800ad52:	4313      	orrs	r3, r2
 800ad54:	81a3      	strh	r3, [r4, #12]
 800ad56:	9b02      	ldr	r3, [sp, #8]
 800ad58:	6126      	str	r6, [r4, #16]
 800ad5a:	18f6      	adds	r6, r6, r3
 800ad5c:	6026      	str	r6, [r4, #0]
 800ad5e:	6165      	str	r5, [r4, #20]
 800ad60:	9e01      	ldr	r6, [sp, #4]
 800ad62:	1aed      	subs	r5, r5, r3
 800ad64:	60a5      	str	r5, [r4, #8]
 800ad66:	9b01      	ldr	r3, [sp, #4]
 800ad68:	429e      	cmp	r6, r3
 800ad6a:	d900      	bls.n	800ad6e <__ssputs_r+0x8e>
 800ad6c:	9e01      	ldr	r6, [sp, #4]
 800ad6e:	0032      	movs	r2, r6
 800ad70:	9903      	ldr	r1, [sp, #12]
 800ad72:	6820      	ldr	r0, [r4, #0]
 800ad74:	f7fc f92c 	bl	8006fd0 <memmove>
 800ad78:	68a3      	ldr	r3, [r4, #8]
 800ad7a:	2000      	movs	r0, #0
 800ad7c:	1b9b      	subs	r3, r3, r6
 800ad7e:	60a3      	str	r3, [r4, #8]
 800ad80:	6823      	ldr	r3, [r4, #0]
 800ad82:	199e      	adds	r6, r3, r6
 800ad84:	6026      	str	r6, [r4, #0]
 800ad86:	e7da      	b.n	800ad3e <__ssputs_r+0x5e>
 800ad88:	002a      	movs	r2, r5
 800ad8a:	0038      	movs	r0, r7
 800ad8c:	f000 ff87 	bl	800bc9e <_realloc_r>
 800ad90:	1e06      	subs	r6, r0, #0
 800ad92:	d1e0      	bne.n	800ad56 <__ssputs_r+0x76>
 800ad94:	0038      	movs	r0, r7
 800ad96:	6921      	ldr	r1, [r4, #16]
 800ad98:	f7fc f936 	bl	8007008 <_free_r>
 800ad9c:	e7c7      	b.n	800ad2e <__ssputs_r+0x4e>
 800ad9e:	46c0      	nop			; (mov r8, r8)
 800ada0:	fffffb7f 	.word	0xfffffb7f

0800ada4 <_svfiprintf_r>:
 800ada4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ada6:	b0a1      	sub	sp, #132	; 0x84
 800ada8:	9003      	str	r0, [sp, #12]
 800adaa:	001d      	movs	r5, r3
 800adac:	898b      	ldrh	r3, [r1, #12]
 800adae:	000f      	movs	r7, r1
 800adb0:	0016      	movs	r6, r2
 800adb2:	061b      	lsls	r3, r3, #24
 800adb4:	d511      	bpl.n	800adda <_svfiprintf_r+0x36>
 800adb6:	690b      	ldr	r3, [r1, #16]
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d10e      	bne.n	800adda <_svfiprintf_r+0x36>
 800adbc:	2140      	movs	r1, #64	; 0x40
 800adbe:	f7fc f98f 	bl	80070e0 <_malloc_r>
 800adc2:	6038      	str	r0, [r7, #0]
 800adc4:	6138      	str	r0, [r7, #16]
 800adc6:	2800      	cmp	r0, #0
 800adc8:	d105      	bne.n	800add6 <_svfiprintf_r+0x32>
 800adca:	230c      	movs	r3, #12
 800adcc:	9a03      	ldr	r2, [sp, #12]
 800adce:	3801      	subs	r0, #1
 800add0:	6013      	str	r3, [r2, #0]
 800add2:	b021      	add	sp, #132	; 0x84
 800add4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800add6:	2340      	movs	r3, #64	; 0x40
 800add8:	617b      	str	r3, [r7, #20]
 800adda:	2300      	movs	r3, #0
 800addc:	ac08      	add	r4, sp, #32
 800adde:	6163      	str	r3, [r4, #20]
 800ade0:	3320      	adds	r3, #32
 800ade2:	7663      	strb	r3, [r4, #25]
 800ade4:	3310      	adds	r3, #16
 800ade6:	76a3      	strb	r3, [r4, #26]
 800ade8:	9507      	str	r5, [sp, #28]
 800adea:	0035      	movs	r5, r6
 800adec:	782b      	ldrb	r3, [r5, #0]
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d001      	beq.n	800adf6 <_svfiprintf_r+0x52>
 800adf2:	2b25      	cmp	r3, #37	; 0x25
 800adf4:	d147      	bne.n	800ae86 <_svfiprintf_r+0xe2>
 800adf6:	1bab      	subs	r3, r5, r6
 800adf8:	9305      	str	r3, [sp, #20]
 800adfa:	42b5      	cmp	r5, r6
 800adfc:	d00c      	beq.n	800ae18 <_svfiprintf_r+0x74>
 800adfe:	0032      	movs	r2, r6
 800ae00:	0039      	movs	r1, r7
 800ae02:	9803      	ldr	r0, [sp, #12]
 800ae04:	f7ff ff6c 	bl	800ace0 <__ssputs_r>
 800ae08:	1c43      	adds	r3, r0, #1
 800ae0a:	d100      	bne.n	800ae0e <_svfiprintf_r+0x6a>
 800ae0c:	e0ae      	b.n	800af6c <_svfiprintf_r+0x1c8>
 800ae0e:	6962      	ldr	r2, [r4, #20]
 800ae10:	9b05      	ldr	r3, [sp, #20]
 800ae12:	4694      	mov	ip, r2
 800ae14:	4463      	add	r3, ip
 800ae16:	6163      	str	r3, [r4, #20]
 800ae18:	782b      	ldrb	r3, [r5, #0]
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d100      	bne.n	800ae20 <_svfiprintf_r+0x7c>
 800ae1e:	e0a5      	b.n	800af6c <_svfiprintf_r+0x1c8>
 800ae20:	2201      	movs	r2, #1
 800ae22:	2300      	movs	r3, #0
 800ae24:	4252      	negs	r2, r2
 800ae26:	6062      	str	r2, [r4, #4]
 800ae28:	a904      	add	r1, sp, #16
 800ae2a:	3254      	adds	r2, #84	; 0x54
 800ae2c:	1852      	adds	r2, r2, r1
 800ae2e:	1c6e      	adds	r6, r5, #1
 800ae30:	6023      	str	r3, [r4, #0]
 800ae32:	60e3      	str	r3, [r4, #12]
 800ae34:	60a3      	str	r3, [r4, #8]
 800ae36:	7013      	strb	r3, [r2, #0]
 800ae38:	65a3      	str	r3, [r4, #88]	; 0x58
 800ae3a:	2205      	movs	r2, #5
 800ae3c:	7831      	ldrb	r1, [r6, #0]
 800ae3e:	4854      	ldr	r0, [pc, #336]	; (800af90 <_svfiprintf_r+0x1ec>)
 800ae40:	f7ff fa34 	bl	800a2ac <memchr>
 800ae44:	1c75      	adds	r5, r6, #1
 800ae46:	2800      	cmp	r0, #0
 800ae48:	d11f      	bne.n	800ae8a <_svfiprintf_r+0xe6>
 800ae4a:	6822      	ldr	r2, [r4, #0]
 800ae4c:	06d3      	lsls	r3, r2, #27
 800ae4e:	d504      	bpl.n	800ae5a <_svfiprintf_r+0xb6>
 800ae50:	2353      	movs	r3, #83	; 0x53
 800ae52:	a904      	add	r1, sp, #16
 800ae54:	185b      	adds	r3, r3, r1
 800ae56:	2120      	movs	r1, #32
 800ae58:	7019      	strb	r1, [r3, #0]
 800ae5a:	0713      	lsls	r3, r2, #28
 800ae5c:	d504      	bpl.n	800ae68 <_svfiprintf_r+0xc4>
 800ae5e:	2353      	movs	r3, #83	; 0x53
 800ae60:	a904      	add	r1, sp, #16
 800ae62:	185b      	adds	r3, r3, r1
 800ae64:	212b      	movs	r1, #43	; 0x2b
 800ae66:	7019      	strb	r1, [r3, #0]
 800ae68:	7833      	ldrb	r3, [r6, #0]
 800ae6a:	2b2a      	cmp	r3, #42	; 0x2a
 800ae6c:	d016      	beq.n	800ae9c <_svfiprintf_r+0xf8>
 800ae6e:	0035      	movs	r5, r6
 800ae70:	2100      	movs	r1, #0
 800ae72:	200a      	movs	r0, #10
 800ae74:	68e3      	ldr	r3, [r4, #12]
 800ae76:	782a      	ldrb	r2, [r5, #0]
 800ae78:	1c6e      	adds	r6, r5, #1
 800ae7a:	3a30      	subs	r2, #48	; 0x30
 800ae7c:	2a09      	cmp	r2, #9
 800ae7e:	d94e      	bls.n	800af1e <_svfiprintf_r+0x17a>
 800ae80:	2900      	cmp	r1, #0
 800ae82:	d111      	bne.n	800aea8 <_svfiprintf_r+0x104>
 800ae84:	e017      	b.n	800aeb6 <_svfiprintf_r+0x112>
 800ae86:	3501      	adds	r5, #1
 800ae88:	e7b0      	b.n	800adec <_svfiprintf_r+0x48>
 800ae8a:	4b41      	ldr	r3, [pc, #260]	; (800af90 <_svfiprintf_r+0x1ec>)
 800ae8c:	6822      	ldr	r2, [r4, #0]
 800ae8e:	1ac0      	subs	r0, r0, r3
 800ae90:	2301      	movs	r3, #1
 800ae92:	4083      	lsls	r3, r0
 800ae94:	4313      	orrs	r3, r2
 800ae96:	002e      	movs	r6, r5
 800ae98:	6023      	str	r3, [r4, #0]
 800ae9a:	e7ce      	b.n	800ae3a <_svfiprintf_r+0x96>
 800ae9c:	9b07      	ldr	r3, [sp, #28]
 800ae9e:	1d19      	adds	r1, r3, #4
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	9107      	str	r1, [sp, #28]
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	db01      	blt.n	800aeac <_svfiprintf_r+0x108>
 800aea8:	930b      	str	r3, [sp, #44]	; 0x2c
 800aeaa:	e004      	b.n	800aeb6 <_svfiprintf_r+0x112>
 800aeac:	425b      	negs	r3, r3
 800aeae:	60e3      	str	r3, [r4, #12]
 800aeb0:	2302      	movs	r3, #2
 800aeb2:	4313      	orrs	r3, r2
 800aeb4:	6023      	str	r3, [r4, #0]
 800aeb6:	782b      	ldrb	r3, [r5, #0]
 800aeb8:	2b2e      	cmp	r3, #46	; 0x2e
 800aeba:	d10a      	bne.n	800aed2 <_svfiprintf_r+0x12e>
 800aebc:	786b      	ldrb	r3, [r5, #1]
 800aebe:	2b2a      	cmp	r3, #42	; 0x2a
 800aec0:	d135      	bne.n	800af2e <_svfiprintf_r+0x18a>
 800aec2:	9b07      	ldr	r3, [sp, #28]
 800aec4:	3502      	adds	r5, #2
 800aec6:	1d1a      	adds	r2, r3, #4
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	9207      	str	r2, [sp, #28]
 800aecc:	2b00      	cmp	r3, #0
 800aece:	db2b      	blt.n	800af28 <_svfiprintf_r+0x184>
 800aed0:	9309      	str	r3, [sp, #36]	; 0x24
 800aed2:	4e30      	ldr	r6, [pc, #192]	; (800af94 <_svfiprintf_r+0x1f0>)
 800aed4:	2203      	movs	r2, #3
 800aed6:	0030      	movs	r0, r6
 800aed8:	7829      	ldrb	r1, [r5, #0]
 800aeda:	f7ff f9e7 	bl	800a2ac <memchr>
 800aede:	2800      	cmp	r0, #0
 800aee0:	d006      	beq.n	800aef0 <_svfiprintf_r+0x14c>
 800aee2:	2340      	movs	r3, #64	; 0x40
 800aee4:	1b80      	subs	r0, r0, r6
 800aee6:	4083      	lsls	r3, r0
 800aee8:	6822      	ldr	r2, [r4, #0]
 800aeea:	3501      	adds	r5, #1
 800aeec:	4313      	orrs	r3, r2
 800aeee:	6023      	str	r3, [r4, #0]
 800aef0:	7829      	ldrb	r1, [r5, #0]
 800aef2:	2206      	movs	r2, #6
 800aef4:	4828      	ldr	r0, [pc, #160]	; (800af98 <_svfiprintf_r+0x1f4>)
 800aef6:	1c6e      	adds	r6, r5, #1
 800aef8:	7621      	strb	r1, [r4, #24]
 800aefa:	f7ff f9d7 	bl	800a2ac <memchr>
 800aefe:	2800      	cmp	r0, #0
 800af00:	d03c      	beq.n	800af7c <_svfiprintf_r+0x1d8>
 800af02:	4b26      	ldr	r3, [pc, #152]	; (800af9c <_svfiprintf_r+0x1f8>)
 800af04:	2b00      	cmp	r3, #0
 800af06:	d125      	bne.n	800af54 <_svfiprintf_r+0x1b0>
 800af08:	2207      	movs	r2, #7
 800af0a:	9b07      	ldr	r3, [sp, #28]
 800af0c:	3307      	adds	r3, #7
 800af0e:	4393      	bics	r3, r2
 800af10:	3308      	adds	r3, #8
 800af12:	9307      	str	r3, [sp, #28]
 800af14:	6963      	ldr	r3, [r4, #20]
 800af16:	9a04      	ldr	r2, [sp, #16]
 800af18:	189b      	adds	r3, r3, r2
 800af1a:	6163      	str	r3, [r4, #20]
 800af1c:	e765      	b.n	800adea <_svfiprintf_r+0x46>
 800af1e:	4343      	muls	r3, r0
 800af20:	0035      	movs	r5, r6
 800af22:	2101      	movs	r1, #1
 800af24:	189b      	adds	r3, r3, r2
 800af26:	e7a6      	b.n	800ae76 <_svfiprintf_r+0xd2>
 800af28:	2301      	movs	r3, #1
 800af2a:	425b      	negs	r3, r3
 800af2c:	e7d0      	b.n	800aed0 <_svfiprintf_r+0x12c>
 800af2e:	2300      	movs	r3, #0
 800af30:	200a      	movs	r0, #10
 800af32:	001a      	movs	r2, r3
 800af34:	3501      	adds	r5, #1
 800af36:	6063      	str	r3, [r4, #4]
 800af38:	7829      	ldrb	r1, [r5, #0]
 800af3a:	1c6e      	adds	r6, r5, #1
 800af3c:	3930      	subs	r1, #48	; 0x30
 800af3e:	2909      	cmp	r1, #9
 800af40:	d903      	bls.n	800af4a <_svfiprintf_r+0x1a6>
 800af42:	2b00      	cmp	r3, #0
 800af44:	d0c5      	beq.n	800aed2 <_svfiprintf_r+0x12e>
 800af46:	9209      	str	r2, [sp, #36]	; 0x24
 800af48:	e7c3      	b.n	800aed2 <_svfiprintf_r+0x12e>
 800af4a:	4342      	muls	r2, r0
 800af4c:	0035      	movs	r5, r6
 800af4e:	2301      	movs	r3, #1
 800af50:	1852      	adds	r2, r2, r1
 800af52:	e7f1      	b.n	800af38 <_svfiprintf_r+0x194>
 800af54:	ab07      	add	r3, sp, #28
 800af56:	9300      	str	r3, [sp, #0]
 800af58:	003a      	movs	r2, r7
 800af5a:	0021      	movs	r1, r4
 800af5c:	4b10      	ldr	r3, [pc, #64]	; (800afa0 <_svfiprintf_r+0x1fc>)
 800af5e:	9803      	ldr	r0, [sp, #12]
 800af60:	f7fc f9de 	bl	8007320 <_printf_float>
 800af64:	9004      	str	r0, [sp, #16]
 800af66:	9b04      	ldr	r3, [sp, #16]
 800af68:	3301      	adds	r3, #1
 800af6a:	d1d3      	bne.n	800af14 <_svfiprintf_r+0x170>
 800af6c:	89bb      	ldrh	r3, [r7, #12]
 800af6e:	980d      	ldr	r0, [sp, #52]	; 0x34
 800af70:	065b      	lsls	r3, r3, #25
 800af72:	d400      	bmi.n	800af76 <_svfiprintf_r+0x1d2>
 800af74:	e72d      	b.n	800add2 <_svfiprintf_r+0x2e>
 800af76:	2001      	movs	r0, #1
 800af78:	4240      	negs	r0, r0
 800af7a:	e72a      	b.n	800add2 <_svfiprintf_r+0x2e>
 800af7c:	ab07      	add	r3, sp, #28
 800af7e:	9300      	str	r3, [sp, #0]
 800af80:	003a      	movs	r2, r7
 800af82:	0021      	movs	r1, r4
 800af84:	4b06      	ldr	r3, [pc, #24]	; (800afa0 <_svfiprintf_r+0x1fc>)
 800af86:	9803      	ldr	r0, [sp, #12]
 800af88:	f7fc fc7c 	bl	8007884 <_printf_i>
 800af8c:	e7ea      	b.n	800af64 <_svfiprintf_r+0x1c0>
 800af8e:	46c0      	nop			; (mov r8, r8)
 800af90:	0800ca64 	.word	0x0800ca64
 800af94:	0800ca6a 	.word	0x0800ca6a
 800af98:	0800ca6e 	.word	0x0800ca6e
 800af9c:	08007321 	.word	0x08007321
 800afa0:	0800ace1 	.word	0x0800ace1

0800afa4 <_sungetc_r>:
 800afa4:	b570      	push	{r4, r5, r6, lr}
 800afa6:	0014      	movs	r4, r2
 800afa8:	1c4b      	adds	r3, r1, #1
 800afaa:	d103      	bne.n	800afb4 <_sungetc_r+0x10>
 800afac:	2501      	movs	r5, #1
 800afae:	426d      	negs	r5, r5
 800afb0:	0028      	movs	r0, r5
 800afb2:	bd70      	pop	{r4, r5, r6, pc}
 800afb4:	8993      	ldrh	r3, [r2, #12]
 800afb6:	2220      	movs	r2, #32
 800afb8:	4393      	bics	r3, r2
 800afba:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800afbc:	81a3      	strh	r3, [r4, #12]
 800afbe:	b2ce      	uxtb	r6, r1
 800afc0:	6863      	ldr	r3, [r4, #4]
 800afc2:	b2cd      	uxtb	r5, r1
 800afc4:	2a00      	cmp	r2, #0
 800afc6:	d010      	beq.n	800afea <_sungetc_r+0x46>
 800afc8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800afca:	429a      	cmp	r2, r3
 800afcc:	dd07      	ble.n	800afde <_sungetc_r+0x3a>
 800afce:	6823      	ldr	r3, [r4, #0]
 800afd0:	3b01      	subs	r3, #1
 800afd2:	6023      	str	r3, [r4, #0]
 800afd4:	701e      	strb	r6, [r3, #0]
 800afd6:	6863      	ldr	r3, [r4, #4]
 800afd8:	3301      	adds	r3, #1
 800afda:	6063      	str	r3, [r4, #4]
 800afdc:	e7e8      	b.n	800afb0 <_sungetc_r+0xc>
 800afde:	0021      	movs	r1, r4
 800afe0:	f000 fc12 	bl	800b808 <__submore>
 800afe4:	2800      	cmp	r0, #0
 800afe6:	d0f2      	beq.n	800afce <_sungetc_r+0x2a>
 800afe8:	e7e0      	b.n	800afac <_sungetc_r+0x8>
 800afea:	6921      	ldr	r1, [r4, #16]
 800afec:	6822      	ldr	r2, [r4, #0]
 800afee:	2900      	cmp	r1, #0
 800aff0:	d007      	beq.n	800b002 <_sungetc_r+0x5e>
 800aff2:	4291      	cmp	r1, r2
 800aff4:	d205      	bcs.n	800b002 <_sungetc_r+0x5e>
 800aff6:	1e51      	subs	r1, r2, #1
 800aff8:	7808      	ldrb	r0, [r1, #0]
 800affa:	42a8      	cmp	r0, r5
 800affc:	d101      	bne.n	800b002 <_sungetc_r+0x5e>
 800affe:	6021      	str	r1, [r4, #0]
 800b000:	e7ea      	b.n	800afd8 <_sungetc_r+0x34>
 800b002:	6423      	str	r3, [r4, #64]	; 0x40
 800b004:	0023      	movs	r3, r4
 800b006:	3344      	adds	r3, #68	; 0x44
 800b008:	6363      	str	r3, [r4, #52]	; 0x34
 800b00a:	2303      	movs	r3, #3
 800b00c:	63a3      	str	r3, [r4, #56]	; 0x38
 800b00e:	0023      	movs	r3, r4
 800b010:	3346      	adds	r3, #70	; 0x46
 800b012:	63e2      	str	r2, [r4, #60]	; 0x3c
 800b014:	701e      	strb	r6, [r3, #0]
 800b016:	6023      	str	r3, [r4, #0]
 800b018:	2301      	movs	r3, #1
 800b01a:	e7de      	b.n	800afda <_sungetc_r+0x36>

0800b01c <__ssrefill_r>:
 800b01c:	b510      	push	{r4, lr}
 800b01e:	000c      	movs	r4, r1
 800b020:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800b022:	2900      	cmp	r1, #0
 800b024:	d00e      	beq.n	800b044 <__ssrefill_r+0x28>
 800b026:	0023      	movs	r3, r4
 800b028:	3344      	adds	r3, #68	; 0x44
 800b02a:	4299      	cmp	r1, r3
 800b02c:	d001      	beq.n	800b032 <__ssrefill_r+0x16>
 800b02e:	f7fb ffeb 	bl	8007008 <_free_r>
 800b032:	2000      	movs	r0, #0
 800b034:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b036:	6360      	str	r0, [r4, #52]	; 0x34
 800b038:	6063      	str	r3, [r4, #4]
 800b03a:	4283      	cmp	r3, r0
 800b03c:	d002      	beq.n	800b044 <__ssrefill_r+0x28>
 800b03e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800b040:	6023      	str	r3, [r4, #0]
 800b042:	bd10      	pop	{r4, pc}
 800b044:	6923      	ldr	r3, [r4, #16]
 800b046:	2001      	movs	r0, #1
 800b048:	6023      	str	r3, [r4, #0]
 800b04a:	2300      	movs	r3, #0
 800b04c:	89a2      	ldrh	r2, [r4, #12]
 800b04e:	6063      	str	r3, [r4, #4]
 800b050:	3320      	adds	r3, #32
 800b052:	4313      	orrs	r3, r2
 800b054:	81a3      	strh	r3, [r4, #12]
 800b056:	4240      	negs	r0, r0
 800b058:	e7f3      	b.n	800b042 <__ssrefill_r+0x26>
	...

0800b05c <__ssvfiscanf_r>:
 800b05c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b05e:	4cb8      	ldr	r4, [pc, #736]	; (800b340 <__ssvfiscanf_r+0x2e4>)
 800b060:	0006      	movs	r6, r0
 800b062:	44a5      	add	sp, r4
 800b064:	000c      	movs	r4, r1
 800b066:	2100      	movs	r1, #0
 800b068:	9146      	str	r1, [sp, #280]	; 0x118
 800b06a:	9147      	str	r1, [sp, #284]	; 0x11c
 800b06c:	a903      	add	r1, sp, #12
 800b06e:	9148      	str	r1, [sp, #288]	; 0x120
 800b070:	21be      	movs	r1, #190	; 0xbe
 800b072:	48b4      	ldr	r0, [pc, #720]	; (800b344 <__ssvfiscanf_r+0x2e8>)
 800b074:	0049      	lsls	r1, r1, #1
 800b076:	ad43      	add	r5, sp, #268	; 0x10c
 800b078:	5068      	str	r0, [r5, r1]
 800b07a:	25c0      	movs	r5, #192	; 0xc0
 800b07c:	49b2      	ldr	r1, [pc, #712]	; (800b348 <__ssvfiscanf_r+0x2ec>)
 800b07e:	006d      	lsls	r5, r5, #1
 800b080:	a843      	add	r0, sp, #268	; 0x10c
 800b082:	5141      	str	r1, [r0, r5]
 800b084:	9302      	str	r3, [sp, #8]
 800b086:	7813      	ldrb	r3, [r2, #0]
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d100      	bne.n	800b08e <__ssvfiscanf_r+0x32>
 800b08c:	e155      	b.n	800b33a <__ssvfiscanf_r+0x2de>
 800b08e:	49af      	ldr	r1, [pc, #700]	; (800b34c <__ssvfiscanf_r+0x2f0>)
 800b090:	2508      	movs	r5, #8
 800b092:	5cc8      	ldrb	r0, [r1, r3]
 800b094:	2108      	movs	r1, #8
 800b096:	1c57      	adds	r7, r2, #1
 800b098:	4001      	ands	r1, r0
 800b09a:	4228      	tst	r0, r5
 800b09c:	d020      	beq.n	800b0e0 <__ssvfiscanf_r+0x84>
 800b09e:	6863      	ldr	r3, [r4, #4]
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	dd12      	ble.n	800b0ca <__ssvfiscanf_r+0x6e>
 800b0a4:	6823      	ldr	r3, [r4, #0]
 800b0a6:	49a9      	ldr	r1, [pc, #676]	; (800b34c <__ssvfiscanf_r+0x2f0>)
 800b0a8:	781a      	ldrb	r2, [r3, #0]
 800b0aa:	5c8a      	ldrb	r2, [r1, r2]
 800b0ac:	2108      	movs	r1, #8
 800b0ae:	420a      	tst	r2, r1
 800b0b0:	d101      	bne.n	800b0b6 <__ssvfiscanf_r+0x5a>
 800b0b2:	003a      	movs	r2, r7
 800b0b4:	e7e7      	b.n	800b086 <__ssvfiscanf_r+0x2a>
 800b0b6:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 800b0b8:	3301      	adds	r3, #1
 800b0ba:	9200      	str	r2, [sp, #0]
 800b0bc:	3201      	adds	r2, #1
 800b0be:	9247      	str	r2, [sp, #284]	; 0x11c
 800b0c0:	6862      	ldr	r2, [r4, #4]
 800b0c2:	6023      	str	r3, [r4, #0]
 800b0c4:	3a01      	subs	r2, #1
 800b0c6:	6062      	str	r2, [r4, #4]
 800b0c8:	e7e9      	b.n	800b09e <__ssvfiscanf_r+0x42>
 800b0ca:	22c0      	movs	r2, #192	; 0xc0
 800b0cc:	ab43      	add	r3, sp, #268	; 0x10c
 800b0ce:	0052      	lsls	r2, r2, #1
 800b0d0:	589b      	ldr	r3, [r3, r2]
 800b0d2:	0021      	movs	r1, r4
 800b0d4:	0030      	movs	r0, r6
 800b0d6:	9300      	str	r3, [sp, #0]
 800b0d8:	4798      	blx	r3
 800b0da:	2800      	cmp	r0, #0
 800b0dc:	d0e2      	beq.n	800b0a4 <__ssvfiscanf_r+0x48>
 800b0de:	e7e8      	b.n	800b0b2 <__ssvfiscanf_r+0x56>
 800b0e0:	001d      	movs	r5, r3
 800b0e2:	2b25      	cmp	r3, #37	; 0x25
 800b0e4:	d164      	bne.n	800b1b0 <__ssvfiscanf_r+0x154>
 800b0e6:	9145      	str	r1, [sp, #276]	; 0x114
 800b0e8:	9143      	str	r1, [sp, #268]	; 0x10c
 800b0ea:	7853      	ldrb	r3, [r2, #1]
 800b0ec:	2b2a      	cmp	r3, #42	; 0x2a
 800b0ee:	d102      	bne.n	800b0f6 <__ssvfiscanf_r+0x9a>
 800b0f0:	3b1a      	subs	r3, #26
 800b0f2:	9343      	str	r3, [sp, #268]	; 0x10c
 800b0f4:	1c97      	adds	r7, r2, #2
 800b0f6:	003d      	movs	r5, r7
 800b0f8:	220a      	movs	r2, #10
 800b0fa:	7829      	ldrb	r1, [r5, #0]
 800b0fc:	1c6b      	adds	r3, r5, #1
 800b0fe:	9300      	str	r3, [sp, #0]
 800b100:	000b      	movs	r3, r1
 800b102:	3b30      	subs	r3, #48	; 0x30
 800b104:	2b09      	cmp	r3, #9
 800b106:	d91f      	bls.n	800b148 <__ssvfiscanf_r+0xec>
 800b108:	4f91      	ldr	r7, [pc, #580]	; (800b350 <__ssvfiscanf_r+0x2f4>)
 800b10a:	2203      	movs	r2, #3
 800b10c:	0038      	movs	r0, r7
 800b10e:	f7ff f8cd 	bl	800a2ac <memchr>
 800b112:	2800      	cmp	r0, #0
 800b114:	d007      	beq.n	800b126 <__ssvfiscanf_r+0xca>
 800b116:	2301      	movs	r3, #1
 800b118:	1bc0      	subs	r0, r0, r7
 800b11a:	4083      	lsls	r3, r0
 800b11c:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 800b11e:	9d00      	ldr	r5, [sp, #0]
 800b120:	4313      	orrs	r3, r2
 800b122:	9201      	str	r2, [sp, #4]
 800b124:	9343      	str	r3, [sp, #268]	; 0x10c
 800b126:	1c6f      	adds	r7, r5, #1
 800b128:	782d      	ldrb	r5, [r5, #0]
 800b12a:	2d78      	cmp	r5, #120	; 0x78
 800b12c:	d807      	bhi.n	800b13e <__ssvfiscanf_r+0xe2>
 800b12e:	2d57      	cmp	r5, #87	; 0x57
 800b130:	d812      	bhi.n	800b158 <__ssvfiscanf_r+0xfc>
 800b132:	2d25      	cmp	r5, #37	; 0x25
 800b134:	d03c      	beq.n	800b1b0 <__ssvfiscanf_r+0x154>
 800b136:	d836      	bhi.n	800b1a6 <__ssvfiscanf_r+0x14a>
 800b138:	2d00      	cmp	r5, #0
 800b13a:	d100      	bne.n	800b13e <__ssvfiscanf_r+0xe2>
 800b13c:	e0fa      	b.n	800b334 <__ssvfiscanf_r+0x2d8>
 800b13e:	2303      	movs	r3, #3
 800b140:	9349      	str	r3, [sp, #292]	; 0x124
 800b142:	3307      	adds	r3, #7
 800b144:	9344      	str	r3, [sp, #272]	; 0x110
 800b146:	e06d      	b.n	800b224 <__ssvfiscanf_r+0x1c8>
 800b148:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800b14a:	9d00      	ldr	r5, [sp, #0]
 800b14c:	9301      	str	r3, [sp, #4]
 800b14e:	4353      	muls	r3, r2
 800b150:	3b30      	subs	r3, #48	; 0x30
 800b152:	185b      	adds	r3, r3, r1
 800b154:	9345      	str	r3, [sp, #276]	; 0x114
 800b156:	e7d0      	b.n	800b0fa <__ssvfiscanf_r+0x9e>
 800b158:	0028      	movs	r0, r5
 800b15a:	3858      	subs	r0, #88	; 0x58
 800b15c:	2820      	cmp	r0, #32
 800b15e:	d8ee      	bhi.n	800b13e <__ssvfiscanf_r+0xe2>
 800b160:	f7f4 ffea 	bl	8000138 <__gnu_thumb1_case_shi>
 800b164:	ffed0051 	.word	0xffed0051
 800b168:	0087ffed 	.word	0x0087ffed
 800b16c:	ffedffed 	.word	0xffedffed
 800b170:	ffedffed 	.word	0xffedffed
 800b174:	ffedffed 	.word	0xffedffed
 800b178:	0095ffed 	.word	0x0095ffed
 800b17c:	0024007d 	.word	0x0024007d
 800b180:	00240024 	.word	0x00240024
 800b184:	007fffed 	.word	0x007fffed
 800b188:	ffedffed 	.word	0xffedffed
 800b18c:	ffedffed 	.word	0xffedffed
 800b190:	0083009f 	.word	0x0083009f
 800b194:	ffed004b 	.word	0xffed004b
 800b198:	009dffed 	.word	0x009dffed
 800b19c:	007dffed 	.word	0x007dffed
 800b1a0:	ffedffed 	.word	0xffedffed
 800b1a4:	0051      	.short	0x0051
 800b1a6:	3d45      	subs	r5, #69	; 0x45
 800b1a8:	2d02      	cmp	r5, #2
 800b1aa:	d8c8      	bhi.n	800b13e <__ssvfiscanf_r+0xe2>
 800b1ac:	2305      	movs	r3, #5
 800b1ae:	e06c      	b.n	800b28a <__ssvfiscanf_r+0x22e>
 800b1b0:	6863      	ldr	r3, [r4, #4]
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	dd0e      	ble.n	800b1d4 <__ssvfiscanf_r+0x178>
 800b1b6:	6823      	ldr	r3, [r4, #0]
 800b1b8:	781a      	ldrb	r2, [r3, #0]
 800b1ba:	42aa      	cmp	r2, r5
 800b1bc:	d000      	beq.n	800b1c0 <__ssvfiscanf_r+0x164>
 800b1be:	e0bc      	b.n	800b33a <__ssvfiscanf_r+0x2de>
 800b1c0:	3301      	adds	r3, #1
 800b1c2:	6862      	ldr	r2, [r4, #4]
 800b1c4:	6023      	str	r3, [r4, #0]
 800b1c6:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800b1c8:	3a01      	subs	r2, #1
 800b1ca:	9300      	str	r3, [sp, #0]
 800b1cc:	3301      	adds	r3, #1
 800b1ce:	6062      	str	r2, [r4, #4]
 800b1d0:	9347      	str	r3, [sp, #284]	; 0x11c
 800b1d2:	e76e      	b.n	800b0b2 <__ssvfiscanf_r+0x56>
 800b1d4:	22c0      	movs	r2, #192	; 0xc0
 800b1d6:	ab43      	add	r3, sp, #268	; 0x10c
 800b1d8:	0052      	lsls	r2, r2, #1
 800b1da:	589b      	ldr	r3, [r3, r2]
 800b1dc:	0021      	movs	r1, r4
 800b1de:	0030      	movs	r0, r6
 800b1e0:	9300      	str	r3, [sp, #0]
 800b1e2:	4798      	blx	r3
 800b1e4:	2800      	cmp	r0, #0
 800b1e6:	d0e6      	beq.n	800b1b6 <__ssvfiscanf_r+0x15a>
 800b1e8:	9846      	ldr	r0, [sp, #280]	; 0x118
 800b1ea:	2800      	cmp	r0, #0
 800b1ec:	d000      	beq.n	800b1f0 <__ssvfiscanf_r+0x194>
 800b1ee:	e09d      	b.n	800b32c <__ssvfiscanf_r+0x2d0>
 800b1f0:	3801      	subs	r0, #1
 800b1f2:	23a5      	movs	r3, #165	; 0xa5
 800b1f4:	009b      	lsls	r3, r3, #2
 800b1f6:	449d      	add	sp, r3
 800b1f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b1fa:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800b1fc:	9300      	str	r3, [sp, #0]
 800b1fe:	2320      	movs	r3, #32
 800b200:	9a00      	ldr	r2, [sp, #0]
 800b202:	4313      	orrs	r3, r2
 800b204:	9343      	str	r3, [sp, #268]	; 0x10c
 800b206:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800b208:	9300      	str	r3, [sp, #0]
 800b20a:	2380      	movs	r3, #128	; 0x80
 800b20c:	9a00      	ldr	r2, [sp, #0]
 800b20e:	009b      	lsls	r3, r3, #2
 800b210:	4313      	orrs	r3, r2
 800b212:	9343      	str	r3, [sp, #268]	; 0x10c
 800b214:	2310      	movs	r3, #16
 800b216:	9344      	str	r3, [sp, #272]	; 0x110
 800b218:	236e      	movs	r3, #110	; 0x6e
 800b21a:	42ab      	cmp	r3, r5
 800b21c:	41ad      	sbcs	r5, r5
 800b21e:	426d      	negs	r5, r5
 800b220:	3503      	adds	r5, #3
 800b222:	9549      	str	r5, [sp, #292]	; 0x124
 800b224:	6863      	ldr	r3, [r4, #4]
 800b226:	2b00      	cmp	r3, #0
 800b228:	dd4a      	ble.n	800b2c0 <__ssvfiscanf_r+0x264>
 800b22a:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800b22c:	9300      	str	r3, [sp, #0]
 800b22e:	065b      	lsls	r3, r3, #25
 800b230:	d406      	bmi.n	800b240 <__ssvfiscanf_r+0x1e4>
 800b232:	6823      	ldr	r3, [r4, #0]
 800b234:	4945      	ldr	r1, [pc, #276]	; (800b34c <__ssvfiscanf_r+0x2f0>)
 800b236:	781a      	ldrb	r2, [r3, #0]
 800b238:	5c8a      	ldrb	r2, [r1, r2]
 800b23a:	2108      	movs	r1, #8
 800b23c:	420a      	tst	r2, r1
 800b23e:	d14a      	bne.n	800b2d6 <__ssvfiscanf_r+0x27a>
 800b240:	9b49      	ldr	r3, [sp, #292]	; 0x124
 800b242:	2b02      	cmp	r3, #2
 800b244:	dc5e      	bgt.n	800b304 <__ssvfiscanf_r+0x2a8>
 800b246:	0022      	movs	r2, r4
 800b248:	0030      	movs	r0, r6
 800b24a:	ab02      	add	r3, sp, #8
 800b24c:	a943      	add	r1, sp, #268	; 0x10c
 800b24e:	f000 f883 	bl	800b358 <_scanf_chars>
 800b252:	2801      	cmp	r0, #1
 800b254:	d071      	beq.n	800b33a <__ssvfiscanf_r+0x2de>
 800b256:	2802      	cmp	r0, #2
 800b258:	d000      	beq.n	800b25c <__ssvfiscanf_r+0x200>
 800b25a:	e72a      	b.n	800b0b2 <__ssvfiscanf_r+0x56>
 800b25c:	e7c4      	b.n	800b1e8 <__ssvfiscanf_r+0x18c>
 800b25e:	230a      	movs	r3, #10
 800b260:	e7d9      	b.n	800b216 <__ssvfiscanf_r+0x1ba>
 800b262:	2300      	movs	r3, #0
 800b264:	2503      	movs	r5, #3
 800b266:	9344      	str	r3, [sp, #272]	; 0x110
 800b268:	e7db      	b.n	800b222 <__ssvfiscanf_r+0x1c6>
 800b26a:	2308      	movs	r3, #8
 800b26c:	2504      	movs	r5, #4
 800b26e:	9344      	str	r3, [sp, #272]	; 0x110
 800b270:	e7d7      	b.n	800b222 <__ssvfiscanf_r+0x1c6>
 800b272:	0039      	movs	r1, r7
 800b274:	a803      	add	r0, sp, #12
 800b276:	f000 f9eb 	bl	800b650 <__sccl>
 800b27a:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800b27c:	0007      	movs	r7, r0
 800b27e:	9300      	str	r3, [sp, #0]
 800b280:	2340      	movs	r3, #64	; 0x40
 800b282:	9a00      	ldr	r2, [sp, #0]
 800b284:	4313      	orrs	r3, r2
 800b286:	9343      	str	r3, [sp, #268]	; 0x10c
 800b288:	2301      	movs	r3, #1
 800b28a:	9349      	str	r3, [sp, #292]	; 0x124
 800b28c:	e7ca      	b.n	800b224 <__ssvfiscanf_r+0x1c8>
 800b28e:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800b290:	9300      	str	r3, [sp, #0]
 800b292:	2340      	movs	r3, #64	; 0x40
 800b294:	9a00      	ldr	r2, [sp, #0]
 800b296:	4313      	orrs	r3, r2
 800b298:	9343      	str	r3, [sp, #268]	; 0x10c
 800b29a:	2300      	movs	r3, #0
 800b29c:	e7f5      	b.n	800b28a <__ssvfiscanf_r+0x22e>
 800b29e:	2302      	movs	r3, #2
 800b2a0:	e7f3      	b.n	800b28a <__ssvfiscanf_r+0x22e>
 800b2a2:	9843      	ldr	r0, [sp, #268]	; 0x10c
 800b2a4:	06c3      	lsls	r3, r0, #27
 800b2a6:	d500      	bpl.n	800b2aa <__ssvfiscanf_r+0x24e>
 800b2a8:	e703      	b.n	800b0b2 <__ssvfiscanf_r+0x56>
 800b2aa:	9b02      	ldr	r3, [sp, #8]
 800b2ac:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 800b2ae:	1d19      	adds	r1, r3, #4
 800b2b0:	9102      	str	r1, [sp, #8]
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	07c5      	lsls	r5, r0, #31
 800b2b6:	d501      	bpl.n	800b2bc <__ssvfiscanf_r+0x260>
 800b2b8:	801a      	strh	r2, [r3, #0]
 800b2ba:	e6fa      	b.n	800b0b2 <__ssvfiscanf_r+0x56>
 800b2bc:	601a      	str	r2, [r3, #0]
 800b2be:	e6f8      	b.n	800b0b2 <__ssvfiscanf_r+0x56>
 800b2c0:	22c0      	movs	r2, #192	; 0xc0
 800b2c2:	ab43      	add	r3, sp, #268	; 0x10c
 800b2c4:	0052      	lsls	r2, r2, #1
 800b2c6:	589b      	ldr	r3, [r3, r2]
 800b2c8:	0021      	movs	r1, r4
 800b2ca:	0030      	movs	r0, r6
 800b2cc:	9300      	str	r3, [sp, #0]
 800b2ce:	4798      	blx	r3
 800b2d0:	2800      	cmp	r0, #0
 800b2d2:	d0aa      	beq.n	800b22a <__ssvfiscanf_r+0x1ce>
 800b2d4:	e788      	b.n	800b1e8 <__ssvfiscanf_r+0x18c>
 800b2d6:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 800b2d8:	9200      	str	r2, [sp, #0]
 800b2da:	3201      	adds	r2, #1
 800b2dc:	9247      	str	r2, [sp, #284]	; 0x11c
 800b2de:	6862      	ldr	r2, [r4, #4]
 800b2e0:	3a01      	subs	r2, #1
 800b2e2:	6062      	str	r2, [r4, #4]
 800b2e4:	2a00      	cmp	r2, #0
 800b2e6:	dd02      	ble.n	800b2ee <__ssvfiscanf_r+0x292>
 800b2e8:	3301      	adds	r3, #1
 800b2ea:	6023      	str	r3, [r4, #0]
 800b2ec:	e7a1      	b.n	800b232 <__ssvfiscanf_r+0x1d6>
 800b2ee:	22c0      	movs	r2, #192	; 0xc0
 800b2f0:	ab43      	add	r3, sp, #268	; 0x10c
 800b2f2:	0052      	lsls	r2, r2, #1
 800b2f4:	589b      	ldr	r3, [r3, r2]
 800b2f6:	0021      	movs	r1, r4
 800b2f8:	0030      	movs	r0, r6
 800b2fa:	9300      	str	r3, [sp, #0]
 800b2fc:	4798      	blx	r3
 800b2fe:	2800      	cmp	r0, #0
 800b300:	d097      	beq.n	800b232 <__ssvfiscanf_r+0x1d6>
 800b302:	e771      	b.n	800b1e8 <__ssvfiscanf_r+0x18c>
 800b304:	2b04      	cmp	r3, #4
 800b306:	dc06      	bgt.n	800b316 <__ssvfiscanf_r+0x2ba>
 800b308:	0022      	movs	r2, r4
 800b30a:	0030      	movs	r0, r6
 800b30c:	ab02      	add	r3, sp, #8
 800b30e:	a943      	add	r1, sp, #268	; 0x10c
 800b310:	f000 f880 	bl	800b414 <_scanf_i>
 800b314:	e79d      	b.n	800b252 <__ssvfiscanf_r+0x1f6>
 800b316:	4b0f      	ldr	r3, [pc, #60]	; (800b354 <__ssvfiscanf_r+0x2f8>)
 800b318:	2b00      	cmp	r3, #0
 800b31a:	d100      	bne.n	800b31e <__ssvfiscanf_r+0x2c2>
 800b31c:	e6c9      	b.n	800b0b2 <__ssvfiscanf_r+0x56>
 800b31e:	0022      	movs	r2, r4
 800b320:	0030      	movs	r0, r6
 800b322:	ab02      	add	r3, sp, #8
 800b324:	a943      	add	r1, sp, #268	; 0x10c
 800b326:	f7fc fbbf 	bl	8007aa8 <_scanf_float>
 800b32a:	e792      	b.n	800b252 <__ssvfiscanf_r+0x1f6>
 800b32c:	89a3      	ldrh	r3, [r4, #12]
 800b32e:	065b      	lsls	r3, r3, #25
 800b330:	d400      	bmi.n	800b334 <__ssvfiscanf_r+0x2d8>
 800b332:	e75e      	b.n	800b1f2 <__ssvfiscanf_r+0x196>
 800b334:	2001      	movs	r0, #1
 800b336:	4240      	negs	r0, r0
 800b338:	e75b      	b.n	800b1f2 <__ssvfiscanf_r+0x196>
 800b33a:	9846      	ldr	r0, [sp, #280]	; 0x118
 800b33c:	e759      	b.n	800b1f2 <__ssvfiscanf_r+0x196>
 800b33e:	46c0      	nop			; (mov r8, r8)
 800b340:	fffffd6c 	.word	0xfffffd6c
 800b344:	0800afa5 	.word	0x0800afa5
 800b348:	0800b01d 	.word	0x0800b01d
 800b34c:	0800c701 	.word	0x0800c701
 800b350:	0800ca6a 	.word	0x0800ca6a
 800b354:	08007aa9 	.word	0x08007aa9

0800b358 <_scanf_chars>:
 800b358:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b35a:	0015      	movs	r5, r2
 800b35c:	688a      	ldr	r2, [r1, #8]
 800b35e:	000c      	movs	r4, r1
 800b360:	9001      	str	r0, [sp, #4]
 800b362:	2a00      	cmp	r2, #0
 800b364:	d105      	bne.n	800b372 <_scanf_chars+0x1a>
 800b366:	6989      	ldr	r1, [r1, #24]
 800b368:	3201      	adds	r2, #1
 800b36a:	2900      	cmp	r1, #0
 800b36c:	d000      	beq.n	800b370 <_scanf_chars+0x18>
 800b36e:	3a02      	subs	r2, #2
 800b370:	60a2      	str	r2, [r4, #8]
 800b372:	6822      	ldr	r2, [r4, #0]
 800b374:	06d2      	lsls	r2, r2, #27
 800b376:	d403      	bmi.n	800b380 <_scanf_chars+0x28>
 800b378:	681a      	ldr	r2, [r3, #0]
 800b37a:	1d11      	adds	r1, r2, #4
 800b37c:	6019      	str	r1, [r3, #0]
 800b37e:	6817      	ldr	r7, [r2, #0]
 800b380:	2600      	movs	r6, #0
 800b382:	69a0      	ldr	r0, [r4, #24]
 800b384:	2800      	cmp	r0, #0
 800b386:	d013      	beq.n	800b3b0 <_scanf_chars+0x58>
 800b388:	2801      	cmp	r0, #1
 800b38a:	d108      	bne.n	800b39e <_scanf_chars+0x46>
 800b38c:	682b      	ldr	r3, [r5, #0]
 800b38e:	6962      	ldr	r2, [r4, #20]
 800b390:	781b      	ldrb	r3, [r3, #0]
 800b392:	5cd3      	ldrb	r3, [r2, r3]
 800b394:	2b00      	cmp	r3, #0
 800b396:	d10b      	bne.n	800b3b0 <_scanf_chars+0x58>
 800b398:	2e00      	cmp	r6, #0
 800b39a:	d038      	beq.n	800b40e <_scanf_chars+0xb6>
 800b39c:	e026      	b.n	800b3ec <_scanf_chars+0x94>
 800b39e:	2802      	cmp	r0, #2
 800b3a0:	d124      	bne.n	800b3ec <_scanf_chars+0x94>
 800b3a2:	682b      	ldr	r3, [r5, #0]
 800b3a4:	4a1a      	ldr	r2, [pc, #104]	; (800b410 <_scanf_chars+0xb8>)
 800b3a6:	781b      	ldrb	r3, [r3, #0]
 800b3a8:	5cd3      	ldrb	r3, [r2, r3]
 800b3aa:	2208      	movs	r2, #8
 800b3ac:	4213      	tst	r3, r2
 800b3ae:	d11d      	bne.n	800b3ec <_scanf_chars+0x94>
 800b3b0:	2210      	movs	r2, #16
 800b3b2:	6823      	ldr	r3, [r4, #0]
 800b3b4:	3601      	adds	r6, #1
 800b3b6:	4213      	tst	r3, r2
 800b3b8:	d103      	bne.n	800b3c2 <_scanf_chars+0x6a>
 800b3ba:	682b      	ldr	r3, [r5, #0]
 800b3bc:	781b      	ldrb	r3, [r3, #0]
 800b3be:	703b      	strb	r3, [r7, #0]
 800b3c0:	3701      	adds	r7, #1
 800b3c2:	682a      	ldr	r2, [r5, #0]
 800b3c4:	686b      	ldr	r3, [r5, #4]
 800b3c6:	3201      	adds	r2, #1
 800b3c8:	602a      	str	r2, [r5, #0]
 800b3ca:	68a2      	ldr	r2, [r4, #8]
 800b3cc:	3b01      	subs	r3, #1
 800b3ce:	3a01      	subs	r2, #1
 800b3d0:	606b      	str	r3, [r5, #4]
 800b3d2:	60a2      	str	r2, [r4, #8]
 800b3d4:	2a00      	cmp	r2, #0
 800b3d6:	d009      	beq.n	800b3ec <_scanf_chars+0x94>
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	dcd2      	bgt.n	800b382 <_scanf_chars+0x2a>
 800b3dc:	23c0      	movs	r3, #192	; 0xc0
 800b3de:	005b      	lsls	r3, r3, #1
 800b3e0:	0029      	movs	r1, r5
 800b3e2:	58e3      	ldr	r3, [r4, r3]
 800b3e4:	9801      	ldr	r0, [sp, #4]
 800b3e6:	4798      	blx	r3
 800b3e8:	2800      	cmp	r0, #0
 800b3ea:	d0ca      	beq.n	800b382 <_scanf_chars+0x2a>
 800b3ec:	6822      	ldr	r2, [r4, #0]
 800b3ee:	2310      	movs	r3, #16
 800b3f0:	0011      	movs	r1, r2
 800b3f2:	4019      	ands	r1, r3
 800b3f4:	421a      	tst	r2, r3
 800b3f6:	d106      	bne.n	800b406 <_scanf_chars+0xae>
 800b3f8:	68e3      	ldr	r3, [r4, #12]
 800b3fa:	3301      	adds	r3, #1
 800b3fc:	60e3      	str	r3, [r4, #12]
 800b3fe:	69a3      	ldr	r3, [r4, #24]
 800b400:	2b00      	cmp	r3, #0
 800b402:	d000      	beq.n	800b406 <_scanf_chars+0xae>
 800b404:	7039      	strb	r1, [r7, #0]
 800b406:	2000      	movs	r0, #0
 800b408:	6923      	ldr	r3, [r4, #16]
 800b40a:	199e      	adds	r6, r3, r6
 800b40c:	6126      	str	r6, [r4, #16]
 800b40e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b410:	0800c701 	.word	0x0800c701

0800b414 <_scanf_i>:
 800b414:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b416:	000c      	movs	r4, r1
 800b418:	b08d      	sub	sp, #52	; 0x34
 800b41a:	9302      	str	r3, [sp, #8]
 800b41c:	4b79      	ldr	r3, [pc, #484]	; (800b604 <_scanf_i+0x1f0>)
 800b41e:	0016      	movs	r6, r2
 800b420:	9005      	str	r0, [sp, #20]
 800b422:	aa09      	add	r2, sp, #36	; 0x24
 800b424:	cb23      	ldmia	r3!, {r0, r1, r5}
 800b426:	c223      	stmia	r2!, {r0, r1, r5}
 800b428:	4b77      	ldr	r3, [pc, #476]	; (800b608 <_scanf_i+0x1f4>)
 800b42a:	9306      	str	r3, [sp, #24]
 800b42c:	69a3      	ldr	r3, [r4, #24]
 800b42e:	2b03      	cmp	r3, #3
 800b430:	d001      	beq.n	800b436 <_scanf_i+0x22>
 800b432:	4b76      	ldr	r3, [pc, #472]	; (800b60c <_scanf_i+0x1f8>)
 800b434:	9306      	str	r3, [sp, #24]
 800b436:	22ae      	movs	r2, #174	; 0xae
 800b438:	2000      	movs	r0, #0
 800b43a:	68a3      	ldr	r3, [r4, #8]
 800b43c:	0052      	lsls	r2, r2, #1
 800b43e:	1e59      	subs	r1, r3, #1
 800b440:	9004      	str	r0, [sp, #16]
 800b442:	4291      	cmp	r1, r2
 800b444:	d905      	bls.n	800b452 <_scanf_i+0x3e>
 800b446:	3b5e      	subs	r3, #94	; 0x5e
 800b448:	3bff      	subs	r3, #255	; 0xff
 800b44a:	9304      	str	r3, [sp, #16]
 800b44c:	235e      	movs	r3, #94	; 0x5e
 800b44e:	33ff      	adds	r3, #255	; 0xff
 800b450:	60a3      	str	r3, [r4, #8]
 800b452:	0023      	movs	r3, r4
 800b454:	331c      	adds	r3, #28
 800b456:	9301      	str	r3, [sp, #4]
 800b458:	23d0      	movs	r3, #208	; 0xd0
 800b45a:	2700      	movs	r7, #0
 800b45c:	6822      	ldr	r2, [r4, #0]
 800b45e:	011b      	lsls	r3, r3, #4
 800b460:	4313      	orrs	r3, r2
 800b462:	6023      	str	r3, [r4, #0]
 800b464:	9b01      	ldr	r3, [sp, #4]
 800b466:	9303      	str	r3, [sp, #12]
 800b468:	6833      	ldr	r3, [r6, #0]
 800b46a:	a809      	add	r0, sp, #36	; 0x24
 800b46c:	7819      	ldrb	r1, [r3, #0]
 800b46e:	00bb      	lsls	r3, r7, #2
 800b470:	2202      	movs	r2, #2
 800b472:	5818      	ldr	r0, [r3, r0]
 800b474:	f7fe ff1a 	bl	800a2ac <memchr>
 800b478:	2800      	cmp	r0, #0
 800b47a:	d02b      	beq.n	800b4d4 <_scanf_i+0xc0>
 800b47c:	2f01      	cmp	r7, #1
 800b47e:	d162      	bne.n	800b546 <_scanf_i+0x132>
 800b480:	6863      	ldr	r3, [r4, #4]
 800b482:	2b00      	cmp	r3, #0
 800b484:	d106      	bne.n	800b494 <_scanf_i+0x80>
 800b486:	3308      	adds	r3, #8
 800b488:	6822      	ldr	r2, [r4, #0]
 800b48a:	6063      	str	r3, [r4, #4]
 800b48c:	33f9      	adds	r3, #249	; 0xf9
 800b48e:	33ff      	adds	r3, #255	; 0xff
 800b490:	4313      	orrs	r3, r2
 800b492:	6023      	str	r3, [r4, #0]
 800b494:	4b5e      	ldr	r3, [pc, #376]	; (800b610 <_scanf_i+0x1fc>)
 800b496:	6822      	ldr	r2, [r4, #0]
 800b498:	4013      	ands	r3, r2
 800b49a:	6023      	str	r3, [r4, #0]
 800b49c:	68a3      	ldr	r3, [r4, #8]
 800b49e:	1e5a      	subs	r2, r3, #1
 800b4a0:	60a2      	str	r2, [r4, #8]
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d016      	beq.n	800b4d4 <_scanf_i+0xc0>
 800b4a6:	6833      	ldr	r3, [r6, #0]
 800b4a8:	1c5a      	adds	r2, r3, #1
 800b4aa:	6032      	str	r2, [r6, #0]
 800b4ac:	781b      	ldrb	r3, [r3, #0]
 800b4ae:	9a03      	ldr	r2, [sp, #12]
 800b4b0:	7013      	strb	r3, [r2, #0]
 800b4b2:	6873      	ldr	r3, [r6, #4]
 800b4b4:	1c55      	adds	r5, r2, #1
 800b4b6:	3b01      	subs	r3, #1
 800b4b8:	6073      	str	r3, [r6, #4]
 800b4ba:	9503      	str	r5, [sp, #12]
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	dc09      	bgt.n	800b4d4 <_scanf_i+0xc0>
 800b4c0:	23c0      	movs	r3, #192	; 0xc0
 800b4c2:	005b      	lsls	r3, r3, #1
 800b4c4:	58e3      	ldr	r3, [r4, r3]
 800b4c6:	0031      	movs	r1, r6
 800b4c8:	9805      	ldr	r0, [sp, #20]
 800b4ca:	9307      	str	r3, [sp, #28]
 800b4cc:	4798      	blx	r3
 800b4ce:	2800      	cmp	r0, #0
 800b4d0:	d000      	beq.n	800b4d4 <_scanf_i+0xc0>
 800b4d2:	e081      	b.n	800b5d8 <_scanf_i+0x1c4>
 800b4d4:	3701      	adds	r7, #1
 800b4d6:	2f03      	cmp	r7, #3
 800b4d8:	d1c6      	bne.n	800b468 <_scanf_i+0x54>
 800b4da:	6863      	ldr	r3, [r4, #4]
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d101      	bne.n	800b4e4 <_scanf_i+0xd0>
 800b4e0:	330a      	adds	r3, #10
 800b4e2:	6063      	str	r3, [r4, #4]
 800b4e4:	2110      	movs	r1, #16
 800b4e6:	2700      	movs	r7, #0
 800b4e8:	6863      	ldr	r3, [r4, #4]
 800b4ea:	6960      	ldr	r0, [r4, #20]
 800b4ec:	1ac9      	subs	r1, r1, r3
 800b4ee:	4b49      	ldr	r3, [pc, #292]	; (800b614 <_scanf_i+0x200>)
 800b4f0:	18c9      	adds	r1, r1, r3
 800b4f2:	f000 f8ad 	bl	800b650 <__sccl>
 800b4f6:	9d03      	ldr	r5, [sp, #12]
 800b4f8:	68a3      	ldr	r3, [r4, #8]
 800b4fa:	6822      	ldr	r2, [r4, #0]
 800b4fc:	9303      	str	r3, [sp, #12]
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d041      	beq.n	800b586 <_scanf_i+0x172>
 800b502:	6831      	ldr	r1, [r6, #0]
 800b504:	6963      	ldr	r3, [r4, #20]
 800b506:	7808      	ldrb	r0, [r1, #0]
 800b508:	5c1b      	ldrb	r3, [r3, r0]
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d03b      	beq.n	800b586 <_scanf_i+0x172>
 800b50e:	2830      	cmp	r0, #48	; 0x30
 800b510:	d129      	bne.n	800b566 <_scanf_i+0x152>
 800b512:	2380      	movs	r3, #128	; 0x80
 800b514:	011b      	lsls	r3, r3, #4
 800b516:	421a      	tst	r2, r3
 800b518:	d025      	beq.n	800b566 <_scanf_i+0x152>
 800b51a:	9b04      	ldr	r3, [sp, #16]
 800b51c:	3701      	adds	r7, #1
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d005      	beq.n	800b52e <_scanf_i+0x11a>
 800b522:	001a      	movs	r2, r3
 800b524:	9b03      	ldr	r3, [sp, #12]
 800b526:	3a01      	subs	r2, #1
 800b528:	3301      	adds	r3, #1
 800b52a:	9204      	str	r2, [sp, #16]
 800b52c:	60a3      	str	r3, [r4, #8]
 800b52e:	6873      	ldr	r3, [r6, #4]
 800b530:	3b01      	subs	r3, #1
 800b532:	6073      	str	r3, [r6, #4]
 800b534:	2b00      	cmp	r3, #0
 800b536:	dd1d      	ble.n	800b574 <_scanf_i+0x160>
 800b538:	6833      	ldr	r3, [r6, #0]
 800b53a:	3301      	adds	r3, #1
 800b53c:	6033      	str	r3, [r6, #0]
 800b53e:	68a3      	ldr	r3, [r4, #8]
 800b540:	3b01      	subs	r3, #1
 800b542:	60a3      	str	r3, [r4, #8]
 800b544:	e7d8      	b.n	800b4f8 <_scanf_i+0xe4>
 800b546:	2f02      	cmp	r7, #2
 800b548:	d1a8      	bne.n	800b49c <_scanf_i+0x88>
 800b54a:	21c0      	movs	r1, #192	; 0xc0
 800b54c:	2380      	movs	r3, #128	; 0x80
 800b54e:	6822      	ldr	r2, [r4, #0]
 800b550:	00c9      	lsls	r1, r1, #3
 800b552:	4011      	ands	r1, r2
 800b554:	009b      	lsls	r3, r3, #2
 800b556:	4299      	cmp	r1, r3
 800b558:	d1bf      	bne.n	800b4da <_scanf_i+0xc6>
 800b55a:	3bf1      	subs	r3, #241	; 0xf1
 800b55c:	3bff      	subs	r3, #255	; 0xff
 800b55e:	6063      	str	r3, [r4, #4]
 800b560:	33f0      	adds	r3, #240	; 0xf0
 800b562:	4313      	orrs	r3, r2
 800b564:	e799      	b.n	800b49a <_scanf_i+0x86>
 800b566:	4b2c      	ldr	r3, [pc, #176]	; (800b618 <_scanf_i+0x204>)
 800b568:	4013      	ands	r3, r2
 800b56a:	6023      	str	r3, [r4, #0]
 800b56c:	780b      	ldrb	r3, [r1, #0]
 800b56e:	702b      	strb	r3, [r5, #0]
 800b570:	3501      	adds	r5, #1
 800b572:	e7dc      	b.n	800b52e <_scanf_i+0x11a>
 800b574:	23c0      	movs	r3, #192	; 0xc0
 800b576:	005b      	lsls	r3, r3, #1
 800b578:	58e3      	ldr	r3, [r4, r3]
 800b57a:	0031      	movs	r1, r6
 800b57c:	9805      	ldr	r0, [sp, #20]
 800b57e:	9303      	str	r3, [sp, #12]
 800b580:	4798      	blx	r3
 800b582:	2800      	cmp	r0, #0
 800b584:	d0db      	beq.n	800b53e <_scanf_i+0x12a>
 800b586:	6823      	ldr	r3, [r4, #0]
 800b588:	05db      	lsls	r3, r3, #23
 800b58a:	d50e      	bpl.n	800b5aa <_scanf_i+0x196>
 800b58c:	9b01      	ldr	r3, [sp, #4]
 800b58e:	429d      	cmp	r5, r3
 800b590:	d907      	bls.n	800b5a2 <_scanf_i+0x18e>
 800b592:	23be      	movs	r3, #190	; 0xbe
 800b594:	3d01      	subs	r5, #1
 800b596:	005b      	lsls	r3, r3, #1
 800b598:	0032      	movs	r2, r6
 800b59a:	7829      	ldrb	r1, [r5, #0]
 800b59c:	58e3      	ldr	r3, [r4, r3]
 800b59e:	9805      	ldr	r0, [sp, #20]
 800b5a0:	4798      	blx	r3
 800b5a2:	9b01      	ldr	r3, [sp, #4]
 800b5a4:	2001      	movs	r0, #1
 800b5a6:	429d      	cmp	r5, r3
 800b5a8:	d029      	beq.n	800b5fe <_scanf_i+0x1ea>
 800b5aa:	6821      	ldr	r1, [r4, #0]
 800b5ac:	2310      	movs	r3, #16
 800b5ae:	000a      	movs	r2, r1
 800b5b0:	401a      	ands	r2, r3
 800b5b2:	4219      	tst	r1, r3
 800b5b4:	d11c      	bne.n	800b5f0 <_scanf_i+0x1dc>
 800b5b6:	702a      	strb	r2, [r5, #0]
 800b5b8:	6863      	ldr	r3, [r4, #4]
 800b5ba:	9901      	ldr	r1, [sp, #4]
 800b5bc:	9805      	ldr	r0, [sp, #20]
 800b5be:	9e06      	ldr	r6, [sp, #24]
 800b5c0:	47b0      	blx	r6
 800b5c2:	9b02      	ldr	r3, [sp, #8]
 800b5c4:	6821      	ldr	r1, [r4, #0]
 800b5c6:	681b      	ldr	r3, [r3, #0]
 800b5c8:	068a      	lsls	r2, r1, #26
 800b5ca:	d507      	bpl.n	800b5dc <_scanf_i+0x1c8>
 800b5cc:	1d1a      	adds	r2, r3, #4
 800b5ce:	9902      	ldr	r1, [sp, #8]
 800b5d0:	600a      	str	r2, [r1, #0]
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	6018      	str	r0, [r3, #0]
 800b5d6:	e008      	b.n	800b5ea <_scanf_i+0x1d6>
 800b5d8:	2700      	movs	r7, #0
 800b5da:	e7d4      	b.n	800b586 <_scanf_i+0x172>
 800b5dc:	1d1a      	adds	r2, r3, #4
 800b5de:	07ce      	lsls	r6, r1, #31
 800b5e0:	d5f5      	bpl.n	800b5ce <_scanf_i+0x1ba>
 800b5e2:	9902      	ldr	r1, [sp, #8]
 800b5e4:	600a      	str	r2, [r1, #0]
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	8018      	strh	r0, [r3, #0]
 800b5ea:	68e3      	ldr	r3, [r4, #12]
 800b5ec:	3301      	adds	r3, #1
 800b5ee:	60e3      	str	r3, [r4, #12]
 800b5f0:	2000      	movs	r0, #0
 800b5f2:	9b01      	ldr	r3, [sp, #4]
 800b5f4:	1aed      	subs	r5, r5, r3
 800b5f6:	6923      	ldr	r3, [r4, #16]
 800b5f8:	19ef      	adds	r7, r5, r7
 800b5fa:	19df      	adds	r7, r3, r7
 800b5fc:	6127      	str	r7, [r4, #16]
 800b5fe:	b00d      	add	sp, #52	; 0x34
 800b600:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b602:	46c0      	nop			; (mov r8, r8)
 800b604:	0800c4e0 	.word	0x0800c4e0
 800b608:	08008dd1 	.word	0x08008dd1
 800b60c:	0800b801 	.word	0x0800b801
 800b610:	fffffaff 	.word	0xfffffaff
 800b614:	0800ca7e 	.word	0x0800ca7e
 800b618:	fffff6ff 	.word	0xfffff6ff

0800b61c <_read_r>:
 800b61c:	b570      	push	{r4, r5, r6, lr}
 800b61e:	0004      	movs	r4, r0
 800b620:	0008      	movs	r0, r1
 800b622:	0011      	movs	r1, r2
 800b624:	001a      	movs	r2, r3
 800b626:	2300      	movs	r3, #0
 800b628:	4d05      	ldr	r5, [pc, #20]	; (800b640 <_read_r+0x24>)
 800b62a:	602b      	str	r3, [r5, #0]
 800b62c:	f7f8 fd44 	bl	80040b8 <_read>
 800b630:	1c43      	adds	r3, r0, #1
 800b632:	d103      	bne.n	800b63c <_read_r+0x20>
 800b634:	682b      	ldr	r3, [r5, #0]
 800b636:	2b00      	cmp	r3, #0
 800b638:	d000      	beq.n	800b63c <_read_r+0x20>
 800b63a:	6023      	str	r3, [r4, #0]
 800b63c:	bd70      	pop	{r4, r5, r6, pc}
 800b63e:	46c0      	nop			; (mov r8, r8)
 800b640:	200009e0 	.word	0x200009e0

0800b644 <nan>:
 800b644:	2000      	movs	r0, #0
 800b646:	4901      	ldr	r1, [pc, #4]	; (800b64c <nan+0x8>)
 800b648:	4770      	bx	lr
 800b64a:	46c0      	nop			; (mov r8, r8)
 800b64c:	7ff80000 	.word	0x7ff80000

0800b650 <__sccl>:
 800b650:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b652:	780b      	ldrb	r3, [r1, #0]
 800b654:	0004      	movs	r4, r0
 800b656:	2b5e      	cmp	r3, #94	; 0x5e
 800b658:	d00c      	beq.n	800b674 <__sccl+0x24>
 800b65a:	1c48      	adds	r0, r1, #1
 800b65c:	2100      	movs	r1, #0
 800b65e:	0022      	movs	r2, r4
 800b660:	1c65      	adds	r5, r4, #1
 800b662:	35ff      	adds	r5, #255	; 0xff
 800b664:	7011      	strb	r1, [r2, #0]
 800b666:	3201      	adds	r2, #1
 800b668:	42aa      	cmp	r2, r5
 800b66a:	d1fb      	bne.n	800b664 <__sccl+0x14>
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	d105      	bne.n	800b67c <__sccl+0x2c>
 800b670:	3801      	subs	r0, #1
 800b672:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b674:	784b      	ldrb	r3, [r1, #1]
 800b676:	1c88      	adds	r0, r1, #2
 800b678:	2101      	movs	r1, #1
 800b67a:	e7f0      	b.n	800b65e <__sccl+0xe>
 800b67c:	2201      	movs	r2, #1
 800b67e:	262d      	movs	r6, #45	; 0x2d
 800b680:	4051      	eors	r1, r2
 800b682:	0002      	movs	r2, r0
 800b684:	54e1      	strb	r1, [r4, r3]
 800b686:	7815      	ldrb	r5, [r2, #0]
 800b688:	1c50      	adds	r0, r2, #1
 800b68a:	2d2d      	cmp	r5, #45	; 0x2d
 800b68c:	d009      	beq.n	800b6a2 <__sccl+0x52>
 800b68e:	2d5d      	cmp	r5, #93	; 0x5d
 800b690:	d0ef      	beq.n	800b672 <__sccl+0x22>
 800b692:	2d00      	cmp	r5, #0
 800b694:	d101      	bne.n	800b69a <__sccl+0x4a>
 800b696:	0010      	movs	r0, r2
 800b698:	e7eb      	b.n	800b672 <__sccl+0x22>
 800b69a:	002b      	movs	r3, r5
 800b69c:	e7f1      	b.n	800b682 <__sccl+0x32>
 800b69e:	0033      	movs	r3, r6
 800b6a0:	e7ef      	b.n	800b682 <__sccl+0x32>
 800b6a2:	7855      	ldrb	r5, [r2, #1]
 800b6a4:	2d5d      	cmp	r5, #93	; 0x5d
 800b6a6:	d0fa      	beq.n	800b69e <__sccl+0x4e>
 800b6a8:	42ab      	cmp	r3, r5
 800b6aa:	dcf8      	bgt.n	800b69e <__sccl+0x4e>
 800b6ac:	0018      	movs	r0, r3
 800b6ae:	3202      	adds	r2, #2
 800b6b0:	3001      	adds	r0, #1
 800b6b2:	5421      	strb	r1, [r4, r0]
 800b6b4:	4285      	cmp	r5, r0
 800b6b6:	dcfb      	bgt.n	800b6b0 <__sccl+0x60>
 800b6b8:	2000      	movs	r0, #0
 800b6ba:	1c5f      	adds	r7, r3, #1
 800b6bc:	42ab      	cmp	r3, r5
 800b6be:	da01      	bge.n	800b6c4 <__sccl+0x74>
 800b6c0:	1ae8      	subs	r0, r5, r3
 800b6c2:	3801      	subs	r0, #1
 800b6c4:	183b      	adds	r3, r7, r0
 800b6c6:	e7de      	b.n	800b686 <__sccl+0x36>

0800b6c8 <strncmp>:
 800b6c8:	b530      	push	{r4, r5, lr}
 800b6ca:	0005      	movs	r5, r0
 800b6cc:	1e10      	subs	r0, r2, #0
 800b6ce:	d008      	beq.n	800b6e2 <strncmp+0x1a>
 800b6d0:	2400      	movs	r4, #0
 800b6d2:	3a01      	subs	r2, #1
 800b6d4:	5d2b      	ldrb	r3, [r5, r4]
 800b6d6:	5d08      	ldrb	r0, [r1, r4]
 800b6d8:	4283      	cmp	r3, r0
 800b6da:	d101      	bne.n	800b6e0 <strncmp+0x18>
 800b6dc:	4294      	cmp	r4, r2
 800b6de:	d101      	bne.n	800b6e4 <strncmp+0x1c>
 800b6e0:	1a18      	subs	r0, r3, r0
 800b6e2:	bd30      	pop	{r4, r5, pc}
 800b6e4:	3401      	adds	r4, #1
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d1f4      	bne.n	800b6d4 <strncmp+0xc>
 800b6ea:	e7f9      	b.n	800b6e0 <strncmp+0x18>

0800b6ec <_strtoul_l.constprop.0>:
 800b6ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b6ee:	b087      	sub	sp, #28
 800b6f0:	9202      	str	r2, [sp, #8]
 800b6f2:	4a42      	ldr	r2, [pc, #264]	; (800b7fc <_strtoul_l.constprop.0+0x110>)
 800b6f4:	001e      	movs	r6, r3
 800b6f6:	9101      	str	r1, [sp, #4]
 800b6f8:	000b      	movs	r3, r1
 800b6fa:	4694      	mov	ip, r2
 800b6fc:	2108      	movs	r1, #8
 800b6fe:	9005      	str	r0, [sp, #20]
 800b700:	001a      	movs	r2, r3
 800b702:	4660      	mov	r0, ip
 800b704:	7814      	ldrb	r4, [r2, #0]
 800b706:	3301      	adds	r3, #1
 800b708:	5d00      	ldrb	r0, [r0, r4]
 800b70a:	001d      	movs	r5, r3
 800b70c:	0007      	movs	r7, r0
 800b70e:	400f      	ands	r7, r1
 800b710:	4208      	tst	r0, r1
 800b712:	d1f5      	bne.n	800b700 <_strtoul_l.constprop.0+0x14>
 800b714:	2c2d      	cmp	r4, #45	; 0x2d
 800b716:	d13a      	bne.n	800b78e <_strtoul_l.constprop.0+0xa2>
 800b718:	2701      	movs	r7, #1
 800b71a:	781c      	ldrb	r4, [r3, #0]
 800b71c:	1c95      	adds	r5, r2, #2
 800b71e:	2e00      	cmp	r6, #0
 800b720:	d067      	beq.n	800b7f2 <_strtoul_l.constprop.0+0x106>
 800b722:	2e10      	cmp	r6, #16
 800b724:	d109      	bne.n	800b73a <_strtoul_l.constprop.0+0x4e>
 800b726:	2c30      	cmp	r4, #48	; 0x30
 800b728:	d107      	bne.n	800b73a <_strtoul_l.constprop.0+0x4e>
 800b72a:	2220      	movs	r2, #32
 800b72c:	782b      	ldrb	r3, [r5, #0]
 800b72e:	4393      	bics	r3, r2
 800b730:	2b58      	cmp	r3, #88	; 0x58
 800b732:	d159      	bne.n	800b7e8 <_strtoul_l.constprop.0+0xfc>
 800b734:	2610      	movs	r6, #16
 800b736:	786c      	ldrb	r4, [r5, #1]
 800b738:	3502      	adds	r5, #2
 800b73a:	2001      	movs	r0, #1
 800b73c:	0031      	movs	r1, r6
 800b73e:	4240      	negs	r0, r0
 800b740:	f7f4 fd04 	bl	800014c <__udivsi3>
 800b744:	9003      	str	r0, [sp, #12]
 800b746:	2001      	movs	r0, #1
 800b748:	0031      	movs	r1, r6
 800b74a:	4240      	negs	r0, r0
 800b74c:	f7f4 fd84 	bl	8000258 <__aeabi_uidivmod>
 800b750:	2300      	movs	r3, #0
 800b752:	9104      	str	r1, [sp, #16]
 800b754:	2101      	movs	r1, #1
 800b756:	2201      	movs	r2, #1
 800b758:	0018      	movs	r0, r3
 800b75a:	468c      	mov	ip, r1
 800b75c:	4252      	negs	r2, r2
 800b75e:	0021      	movs	r1, r4
 800b760:	3930      	subs	r1, #48	; 0x30
 800b762:	2909      	cmp	r1, #9
 800b764:	d818      	bhi.n	800b798 <_strtoul_l.constprop.0+0xac>
 800b766:	000c      	movs	r4, r1
 800b768:	42a6      	cmp	r6, r4
 800b76a:	dd23      	ble.n	800b7b4 <_strtoul_l.constprop.0+0xc8>
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	db1f      	blt.n	800b7b0 <_strtoul_l.constprop.0+0xc4>
 800b770:	9903      	ldr	r1, [sp, #12]
 800b772:	0013      	movs	r3, r2
 800b774:	4281      	cmp	r1, r0
 800b776:	d307      	bcc.n	800b788 <_strtoul_l.constprop.0+0x9c>
 800b778:	d103      	bne.n	800b782 <_strtoul_l.constprop.0+0x96>
 800b77a:	9904      	ldr	r1, [sp, #16]
 800b77c:	0013      	movs	r3, r2
 800b77e:	42a1      	cmp	r1, r4
 800b780:	db02      	blt.n	800b788 <_strtoul_l.constprop.0+0x9c>
 800b782:	4663      	mov	r3, ip
 800b784:	4370      	muls	r0, r6
 800b786:	1820      	adds	r0, r4, r0
 800b788:	782c      	ldrb	r4, [r5, #0]
 800b78a:	3501      	adds	r5, #1
 800b78c:	e7e7      	b.n	800b75e <_strtoul_l.constprop.0+0x72>
 800b78e:	2c2b      	cmp	r4, #43	; 0x2b
 800b790:	d1c5      	bne.n	800b71e <_strtoul_l.constprop.0+0x32>
 800b792:	781c      	ldrb	r4, [r3, #0]
 800b794:	1c95      	adds	r5, r2, #2
 800b796:	e7c2      	b.n	800b71e <_strtoul_l.constprop.0+0x32>
 800b798:	0021      	movs	r1, r4
 800b79a:	3941      	subs	r1, #65	; 0x41
 800b79c:	2919      	cmp	r1, #25
 800b79e:	d801      	bhi.n	800b7a4 <_strtoul_l.constprop.0+0xb8>
 800b7a0:	3c37      	subs	r4, #55	; 0x37
 800b7a2:	e7e1      	b.n	800b768 <_strtoul_l.constprop.0+0x7c>
 800b7a4:	0021      	movs	r1, r4
 800b7a6:	3961      	subs	r1, #97	; 0x61
 800b7a8:	2919      	cmp	r1, #25
 800b7aa:	d803      	bhi.n	800b7b4 <_strtoul_l.constprop.0+0xc8>
 800b7ac:	3c57      	subs	r4, #87	; 0x57
 800b7ae:	e7db      	b.n	800b768 <_strtoul_l.constprop.0+0x7c>
 800b7b0:	0013      	movs	r3, r2
 800b7b2:	e7e9      	b.n	800b788 <_strtoul_l.constprop.0+0x9c>
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	da09      	bge.n	800b7cc <_strtoul_l.constprop.0+0xe0>
 800b7b8:	2322      	movs	r3, #34	; 0x22
 800b7ba:	2001      	movs	r0, #1
 800b7bc:	9a05      	ldr	r2, [sp, #20]
 800b7be:	4240      	negs	r0, r0
 800b7c0:	6013      	str	r3, [r2, #0]
 800b7c2:	9b02      	ldr	r3, [sp, #8]
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d109      	bne.n	800b7dc <_strtoul_l.constprop.0+0xf0>
 800b7c8:	b007      	add	sp, #28
 800b7ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b7cc:	2f00      	cmp	r7, #0
 800b7ce:	d000      	beq.n	800b7d2 <_strtoul_l.constprop.0+0xe6>
 800b7d0:	4240      	negs	r0, r0
 800b7d2:	9a02      	ldr	r2, [sp, #8]
 800b7d4:	2a00      	cmp	r2, #0
 800b7d6:	d0f7      	beq.n	800b7c8 <_strtoul_l.constprop.0+0xdc>
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d001      	beq.n	800b7e0 <_strtoul_l.constprop.0+0xf4>
 800b7dc:	1e6b      	subs	r3, r5, #1
 800b7de:	9301      	str	r3, [sp, #4]
 800b7e0:	9b02      	ldr	r3, [sp, #8]
 800b7e2:	9a01      	ldr	r2, [sp, #4]
 800b7e4:	601a      	str	r2, [r3, #0]
 800b7e6:	e7ef      	b.n	800b7c8 <_strtoul_l.constprop.0+0xdc>
 800b7e8:	2430      	movs	r4, #48	; 0x30
 800b7ea:	2e00      	cmp	r6, #0
 800b7ec:	d1a5      	bne.n	800b73a <_strtoul_l.constprop.0+0x4e>
 800b7ee:	3608      	adds	r6, #8
 800b7f0:	e7a3      	b.n	800b73a <_strtoul_l.constprop.0+0x4e>
 800b7f2:	2c30      	cmp	r4, #48	; 0x30
 800b7f4:	d099      	beq.n	800b72a <_strtoul_l.constprop.0+0x3e>
 800b7f6:	260a      	movs	r6, #10
 800b7f8:	e79f      	b.n	800b73a <_strtoul_l.constprop.0+0x4e>
 800b7fa:	46c0      	nop			; (mov r8, r8)
 800b7fc:	0800c701 	.word	0x0800c701

0800b800 <_strtoul_r>:
 800b800:	b510      	push	{r4, lr}
 800b802:	f7ff ff73 	bl	800b6ec <_strtoul_l.constprop.0>
 800b806:	bd10      	pop	{r4, pc}

0800b808 <__submore>:
 800b808:	000b      	movs	r3, r1
 800b80a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b80c:	6b4d      	ldr	r5, [r1, #52]	; 0x34
 800b80e:	3344      	adds	r3, #68	; 0x44
 800b810:	000c      	movs	r4, r1
 800b812:	429d      	cmp	r5, r3
 800b814:	d11c      	bne.n	800b850 <__submore+0x48>
 800b816:	2680      	movs	r6, #128	; 0x80
 800b818:	00f6      	lsls	r6, r6, #3
 800b81a:	0031      	movs	r1, r6
 800b81c:	f7fb fc60 	bl	80070e0 <_malloc_r>
 800b820:	2800      	cmp	r0, #0
 800b822:	d102      	bne.n	800b82a <__submore+0x22>
 800b824:	2001      	movs	r0, #1
 800b826:	4240      	negs	r0, r0
 800b828:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b82a:	0023      	movs	r3, r4
 800b82c:	6360      	str	r0, [r4, #52]	; 0x34
 800b82e:	63a6      	str	r6, [r4, #56]	; 0x38
 800b830:	3346      	adds	r3, #70	; 0x46
 800b832:	781a      	ldrb	r2, [r3, #0]
 800b834:	4b10      	ldr	r3, [pc, #64]	; (800b878 <__submore+0x70>)
 800b836:	54c2      	strb	r2, [r0, r3]
 800b838:	0023      	movs	r3, r4
 800b83a:	3345      	adds	r3, #69	; 0x45
 800b83c:	781a      	ldrb	r2, [r3, #0]
 800b83e:	4b0f      	ldr	r3, [pc, #60]	; (800b87c <__submore+0x74>)
 800b840:	54c2      	strb	r2, [r0, r3]
 800b842:	782a      	ldrb	r2, [r5, #0]
 800b844:	4b0e      	ldr	r3, [pc, #56]	; (800b880 <__submore+0x78>)
 800b846:	54c2      	strb	r2, [r0, r3]
 800b848:	18c0      	adds	r0, r0, r3
 800b84a:	6020      	str	r0, [r4, #0]
 800b84c:	2000      	movs	r0, #0
 800b84e:	e7eb      	b.n	800b828 <__submore+0x20>
 800b850:	6b8e      	ldr	r6, [r1, #56]	; 0x38
 800b852:	0029      	movs	r1, r5
 800b854:	0073      	lsls	r3, r6, #1
 800b856:	001a      	movs	r2, r3
 800b858:	9301      	str	r3, [sp, #4]
 800b85a:	f000 fa20 	bl	800bc9e <_realloc_r>
 800b85e:	1e05      	subs	r5, r0, #0
 800b860:	d0e0      	beq.n	800b824 <__submore+0x1c>
 800b862:	1987      	adds	r7, r0, r6
 800b864:	0001      	movs	r1, r0
 800b866:	0032      	movs	r2, r6
 800b868:	0038      	movs	r0, r7
 800b86a:	f7fe fd2a 	bl	800a2c2 <memcpy>
 800b86e:	9b01      	ldr	r3, [sp, #4]
 800b870:	6027      	str	r7, [r4, #0]
 800b872:	6365      	str	r5, [r4, #52]	; 0x34
 800b874:	63a3      	str	r3, [r4, #56]	; 0x38
 800b876:	e7e9      	b.n	800b84c <__submore+0x44>
 800b878:	000003ff 	.word	0x000003ff
 800b87c:	000003fe 	.word	0x000003fe
 800b880:	000003fd 	.word	0x000003fd

0800b884 <__ascii_wctomb>:
 800b884:	0003      	movs	r3, r0
 800b886:	1e08      	subs	r0, r1, #0
 800b888:	d005      	beq.n	800b896 <__ascii_wctomb+0x12>
 800b88a:	2aff      	cmp	r2, #255	; 0xff
 800b88c:	d904      	bls.n	800b898 <__ascii_wctomb+0x14>
 800b88e:	228a      	movs	r2, #138	; 0x8a
 800b890:	2001      	movs	r0, #1
 800b892:	601a      	str	r2, [r3, #0]
 800b894:	4240      	negs	r0, r0
 800b896:	4770      	bx	lr
 800b898:	2001      	movs	r0, #1
 800b89a:	700a      	strb	r2, [r1, #0]
 800b89c:	e7fb      	b.n	800b896 <__ascii_wctomb+0x12>
	...

0800b8a0 <__assert_func>:
 800b8a0:	b530      	push	{r4, r5, lr}
 800b8a2:	0014      	movs	r4, r2
 800b8a4:	001a      	movs	r2, r3
 800b8a6:	4b09      	ldr	r3, [pc, #36]	; (800b8cc <__assert_func+0x2c>)
 800b8a8:	0005      	movs	r5, r0
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	b085      	sub	sp, #20
 800b8ae:	68d8      	ldr	r0, [r3, #12]
 800b8b0:	4b07      	ldr	r3, [pc, #28]	; (800b8d0 <__assert_func+0x30>)
 800b8b2:	2c00      	cmp	r4, #0
 800b8b4:	d101      	bne.n	800b8ba <__assert_func+0x1a>
 800b8b6:	4b07      	ldr	r3, [pc, #28]	; (800b8d4 <__assert_func+0x34>)
 800b8b8:	001c      	movs	r4, r3
 800b8ba:	9301      	str	r3, [sp, #4]
 800b8bc:	9100      	str	r1, [sp, #0]
 800b8be:	002b      	movs	r3, r5
 800b8c0:	4905      	ldr	r1, [pc, #20]	; (800b8d8 <__assert_func+0x38>)
 800b8c2:	9402      	str	r4, [sp, #8]
 800b8c4:	f000 f9b8 	bl	800bc38 <fiprintf>
 800b8c8:	f000 fc48 	bl	800c15c <abort>
 800b8cc:	20000054 	.word	0x20000054
 800b8d0:	0800ca90 	.word	0x0800ca90
 800b8d4:	0800cacb 	.word	0x0800cacb
 800b8d8:	0800ca9d 	.word	0x0800ca9d

0800b8dc <__sflush_r>:
 800b8dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b8de:	898b      	ldrh	r3, [r1, #12]
 800b8e0:	0005      	movs	r5, r0
 800b8e2:	000c      	movs	r4, r1
 800b8e4:	071a      	lsls	r2, r3, #28
 800b8e6:	d45f      	bmi.n	800b9a8 <__sflush_r+0xcc>
 800b8e8:	684a      	ldr	r2, [r1, #4]
 800b8ea:	2a00      	cmp	r2, #0
 800b8ec:	dc04      	bgt.n	800b8f8 <__sflush_r+0x1c>
 800b8ee:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800b8f0:	2a00      	cmp	r2, #0
 800b8f2:	dc01      	bgt.n	800b8f8 <__sflush_r+0x1c>
 800b8f4:	2000      	movs	r0, #0
 800b8f6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b8f8:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800b8fa:	2f00      	cmp	r7, #0
 800b8fc:	d0fa      	beq.n	800b8f4 <__sflush_r+0x18>
 800b8fe:	2200      	movs	r2, #0
 800b900:	2180      	movs	r1, #128	; 0x80
 800b902:	682e      	ldr	r6, [r5, #0]
 800b904:	602a      	str	r2, [r5, #0]
 800b906:	001a      	movs	r2, r3
 800b908:	0149      	lsls	r1, r1, #5
 800b90a:	400a      	ands	r2, r1
 800b90c:	420b      	tst	r3, r1
 800b90e:	d034      	beq.n	800b97a <__sflush_r+0x9e>
 800b910:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b912:	89a3      	ldrh	r3, [r4, #12]
 800b914:	075b      	lsls	r3, r3, #29
 800b916:	d506      	bpl.n	800b926 <__sflush_r+0x4a>
 800b918:	6863      	ldr	r3, [r4, #4]
 800b91a:	1ac0      	subs	r0, r0, r3
 800b91c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d001      	beq.n	800b926 <__sflush_r+0x4a>
 800b922:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b924:	1ac0      	subs	r0, r0, r3
 800b926:	0002      	movs	r2, r0
 800b928:	6a21      	ldr	r1, [r4, #32]
 800b92a:	2300      	movs	r3, #0
 800b92c:	0028      	movs	r0, r5
 800b92e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800b930:	47b8      	blx	r7
 800b932:	89a1      	ldrh	r1, [r4, #12]
 800b934:	1c43      	adds	r3, r0, #1
 800b936:	d106      	bne.n	800b946 <__sflush_r+0x6a>
 800b938:	682b      	ldr	r3, [r5, #0]
 800b93a:	2b1d      	cmp	r3, #29
 800b93c:	d831      	bhi.n	800b9a2 <__sflush_r+0xc6>
 800b93e:	4a2c      	ldr	r2, [pc, #176]	; (800b9f0 <__sflush_r+0x114>)
 800b940:	40da      	lsrs	r2, r3
 800b942:	07d3      	lsls	r3, r2, #31
 800b944:	d52d      	bpl.n	800b9a2 <__sflush_r+0xc6>
 800b946:	2300      	movs	r3, #0
 800b948:	6063      	str	r3, [r4, #4]
 800b94a:	6923      	ldr	r3, [r4, #16]
 800b94c:	6023      	str	r3, [r4, #0]
 800b94e:	04cb      	lsls	r3, r1, #19
 800b950:	d505      	bpl.n	800b95e <__sflush_r+0x82>
 800b952:	1c43      	adds	r3, r0, #1
 800b954:	d102      	bne.n	800b95c <__sflush_r+0x80>
 800b956:	682b      	ldr	r3, [r5, #0]
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d100      	bne.n	800b95e <__sflush_r+0x82>
 800b95c:	6560      	str	r0, [r4, #84]	; 0x54
 800b95e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b960:	602e      	str	r6, [r5, #0]
 800b962:	2900      	cmp	r1, #0
 800b964:	d0c6      	beq.n	800b8f4 <__sflush_r+0x18>
 800b966:	0023      	movs	r3, r4
 800b968:	3344      	adds	r3, #68	; 0x44
 800b96a:	4299      	cmp	r1, r3
 800b96c:	d002      	beq.n	800b974 <__sflush_r+0x98>
 800b96e:	0028      	movs	r0, r5
 800b970:	f7fb fb4a 	bl	8007008 <_free_r>
 800b974:	2000      	movs	r0, #0
 800b976:	6360      	str	r0, [r4, #52]	; 0x34
 800b978:	e7bd      	b.n	800b8f6 <__sflush_r+0x1a>
 800b97a:	2301      	movs	r3, #1
 800b97c:	0028      	movs	r0, r5
 800b97e:	6a21      	ldr	r1, [r4, #32]
 800b980:	47b8      	blx	r7
 800b982:	1c43      	adds	r3, r0, #1
 800b984:	d1c5      	bne.n	800b912 <__sflush_r+0x36>
 800b986:	682b      	ldr	r3, [r5, #0]
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d0c2      	beq.n	800b912 <__sflush_r+0x36>
 800b98c:	2b1d      	cmp	r3, #29
 800b98e:	d001      	beq.n	800b994 <__sflush_r+0xb8>
 800b990:	2b16      	cmp	r3, #22
 800b992:	d101      	bne.n	800b998 <__sflush_r+0xbc>
 800b994:	602e      	str	r6, [r5, #0]
 800b996:	e7ad      	b.n	800b8f4 <__sflush_r+0x18>
 800b998:	2340      	movs	r3, #64	; 0x40
 800b99a:	89a2      	ldrh	r2, [r4, #12]
 800b99c:	4313      	orrs	r3, r2
 800b99e:	81a3      	strh	r3, [r4, #12]
 800b9a0:	e7a9      	b.n	800b8f6 <__sflush_r+0x1a>
 800b9a2:	2340      	movs	r3, #64	; 0x40
 800b9a4:	430b      	orrs	r3, r1
 800b9a6:	e7fa      	b.n	800b99e <__sflush_r+0xc2>
 800b9a8:	690f      	ldr	r7, [r1, #16]
 800b9aa:	2f00      	cmp	r7, #0
 800b9ac:	d0a2      	beq.n	800b8f4 <__sflush_r+0x18>
 800b9ae:	680a      	ldr	r2, [r1, #0]
 800b9b0:	600f      	str	r7, [r1, #0]
 800b9b2:	1bd2      	subs	r2, r2, r7
 800b9b4:	9201      	str	r2, [sp, #4]
 800b9b6:	2200      	movs	r2, #0
 800b9b8:	079b      	lsls	r3, r3, #30
 800b9ba:	d100      	bne.n	800b9be <__sflush_r+0xe2>
 800b9bc:	694a      	ldr	r2, [r1, #20]
 800b9be:	60a2      	str	r2, [r4, #8]
 800b9c0:	9b01      	ldr	r3, [sp, #4]
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	dc00      	bgt.n	800b9c8 <__sflush_r+0xec>
 800b9c6:	e795      	b.n	800b8f4 <__sflush_r+0x18>
 800b9c8:	003a      	movs	r2, r7
 800b9ca:	0028      	movs	r0, r5
 800b9cc:	9b01      	ldr	r3, [sp, #4]
 800b9ce:	6a21      	ldr	r1, [r4, #32]
 800b9d0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b9d2:	47b0      	blx	r6
 800b9d4:	2800      	cmp	r0, #0
 800b9d6:	dc06      	bgt.n	800b9e6 <__sflush_r+0x10a>
 800b9d8:	2340      	movs	r3, #64	; 0x40
 800b9da:	2001      	movs	r0, #1
 800b9dc:	89a2      	ldrh	r2, [r4, #12]
 800b9de:	4240      	negs	r0, r0
 800b9e0:	4313      	orrs	r3, r2
 800b9e2:	81a3      	strh	r3, [r4, #12]
 800b9e4:	e787      	b.n	800b8f6 <__sflush_r+0x1a>
 800b9e6:	9b01      	ldr	r3, [sp, #4]
 800b9e8:	183f      	adds	r7, r7, r0
 800b9ea:	1a1b      	subs	r3, r3, r0
 800b9ec:	9301      	str	r3, [sp, #4]
 800b9ee:	e7e7      	b.n	800b9c0 <__sflush_r+0xe4>
 800b9f0:	20400001 	.word	0x20400001

0800b9f4 <_fflush_r>:
 800b9f4:	690b      	ldr	r3, [r1, #16]
 800b9f6:	b570      	push	{r4, r5, r6, lr}
 800b9f8:	0005      	movs	r5, r0
 800b9fa:	000c      	movs	r4, r1
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	d102      	bne.n	800ba06 <_fflush_r+0x12>
 800ba00:	2500      	movs	r5, #0
 800ba02:	0028      	movs	r0, r5
 800ba04:	bd70      	pop	{r4, r5, r6, pc}
 800ba06:	2800      	cmp	r0, #0
 800ba08:	d004      	beq.n	800ba14 <_fflush_r+0x20>
 800ba0a:	6983      	ldr	r3, [r0, #24]
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	d101      	bne.n	800ba14 <_fflush_r+0x20>
 800ba10:	f000 f892 	bl	800bb38 <__sinit>
 800ba14:	4b14      	ldr	r3, [pc, #80]	; (800ba68 <_fflush_r+0x74>)
 800ba16:	429c      	cmp	r4, r3
 800ba18:	d11b      	bne.n	800ba52 <_fflush_r+0x5e>
 800ba1a:	686c      	ldr	r4, [r5, #4]
 800ba1c:	220c      	movs	r2, #12
 800ba1e:	5ea3      	ldrsh	r3, [r4, r2]
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d0ed      	beq.n	800ba00 <_fflush_r+0xc>
 800ba24:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ba26:	07d2      	lsls	r2, r2, #31
 800ba28:	d404      	bmi.n	800ba34 <_fflush_r+0x40>
 800ba2a:	059b      	lsls	r3, r3, #22
 800ba2c:	d402      	bmi.n	800ba34 <_fflush_r+0x40>
 800ba2e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ba30:	f000 f933 	bl	800bc9a <__retarget_lock_acquire_recursive>
 800ba34:	0028      	movs	r0, r5
 800ba36:	0021      	movs	r1, r4
 800ba38:	f7ff ff50 	bl	800b8dc <__sflush_r>
 800ba3c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ba3e:	0005      	movs	r5, r0
 800ba40:	07db      	lsls	r3, r3, #31
 800ba42:	d4de      	bmi.n	800ba02 <_fflush_r+0xe>
 800ba44:	89a3      	ldrh	r3, [r4, #12]
 800ba46:	059b      	lsls	r3, r3, #22
 800ba48:	d4db      	bmi.n	800ba02 <_fflush_r+0xe>
 800ba4a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ba4c:	f000 f926 	bl	800bc9c <__retarget_lock_release_recursive>
 800ba50:	e7d7      	b.n	800ba02 <_fflush_r+0xe>
 800ba52:	4b06      	ldr	r3, [pc, #24]	; (800ba6c <_fflush_r+0x78>)
 800ba54:	429c      	cmp	r4, r3
 800ba56:	d101      	bne.n	800ba5c <_fflush_r+0x68>
 800ba58:	68ac      	ldr	r4, [r5, #8]
 800ba5a:	e7df      	b.n	800ba1c <_fflush_r+0x28>
 800ba5c:	4b04      	ldr	r3, [pc, #16]	; (800ba70 <_fflush_r+0x7c>)
 800ba5e:	429c      	cmp	r4, r3
 800ba60:	d1dc      	bne.n	800ba1c <_fflush_r+0x28>
 800ba62:	68ec      	ldr	r4, [r5, #12]
 800ba64:	e7da      	b.n	800ba1c <_fflush_r+0x28>
 800ba66:	46c0      	nop			; (mov r8, r8)
 800ba68:	0800caec 	.word	0x0800caec
 800ba6c:	0800cb0c 	.word	0x0800cb0c
 800ba70:	0800cacc 	.word	0x0800cacc

0800ba74 <std>:
 800ba74:	2300      	movs	r3, #0
 800ba76:	b510      	push	{r4, lr}
 800ba78:	0004      	movs	r4, r0
 800ba7a:	6003      	str	r3, [r0, #0]
 800ba7c:	6043      	str	r3, [r0, #4]
 800ba7e:	6083      	str	r3, [r0, #8]
 800ba80:	8181      	strh	r1, [r0, #12]
 800ba82:	6643      	str	r3, [r0, #100]	; 0x64
 800ba84:	0019      	movs	r1, r3
 800ba86:	81c2      	strh	r2, [r0, #14]
 800ba88:	6103      	str	r3, [r0, #16]
 800ba8a:	6143      	str	r3, [r0, #20]
 800ba8c:	6183      	str	r3, [r0, #24]
 800ba8e:	2208      	movs	r2, #8
 800ba90:	305c      	adds	r0, #92	; 0x5c
 800ba92:	f7fb fab0 	bl	8006ff6 <memset>
 800ba96:	4b05      	ldr	r3, [pc, #20]	; (800baac <std+0x38>)
 800ba98:	6224      	str	r4, [r4, #32]
 800ba9a:	6263      	str	r3, [r4, #36]	; 0x24
 800ba9c:	4b04      	ldr	r3, [pc, #16]	; (800bab0 <std+0x3c>)
 800ba9e:	62a3      	str	r3, [r4, #40]	; 0x28
 800baa0:	4b04      	ldr	r3, [pc, #16]	; (800bab4 <std+0x40>)
 800baa2:	62e3      	str	r3, [r4, #44]	; 0x2c
 800baa4:	4b04      	ldr	r3, [pc, #16]	; (800bab8 <std+0x44>)
 800baa6:	6323      	str	r3, [r4, #48]	; 0x30
 800baa8:	bd10      	pop	{r4, pc}
 800baaa:	46c0      	nop			; (mov r8, r8)
 800baac:	08007f75 	.word	0x08007f75
 800bab0:	08007fa1 	.word	0x08007fa1
 800bab4:	08007fd9 	.word	0x08007fd9
 800bab8:	08008005 	.word	0x08008005

0800babc <_cleanup_r>:
 800babc:	b510      	push	{r4, lr}
 800babe:	4902      	ldr	r1, [pc, #8]	; (800bac8 <_cleanup_r+0xc>)
 800bac0:	f000 f8ca 	bl	800bc58 <_fwalk_reent>
 800bac4:	bd10      	pop	{r4, pc}
 800bac6:	46c0      	nop			; (mov r8, r8)
 800bac8:	0800b9f5 	.word	0x0800b9f5

0800bacc <__sfmoreglue>:
 800bacc:	b570      	push	{r4, r5, r6, lr}
 800bace:	2568      	movs	r5, #104	; 0x68
 800bad0:	1e4a      	subs	r2, r1, #1
 800bad2:	4355      	muls	r5, r2
 800bad4:	000e      	movs	r6, r1
 800bad6:	0029      	movs	r1, r5
 800bad8:	3174      	adds	r1, #116	; 0x74
 800bada:	f7fb fb01 	bl	80070e0 <_malloc_r>
 800bade:	1e04      	subs	r4, r0, #0
 800bae0:	d008      	beq.n	800baf4 <__sfmoreglue+0x28>
 800bae2:	2100      	movs	r1, #0
 800bae4:	002a      	movs	r2, r5
 800bae6:	6001      	str	r1, [r0, #0]
 800bae8:	6046      	str	r6, [r0, #4]
 800baea:	300c      	adds	r0, #12
 800baec:	60a0      	str	r0, [r4, #8]
 800baee:	3268      	adds	r2, #104	; 0x68
 800baf0:	f7fb fa81 	bl	8006ff6 <memset>
 800baf4:	0020      	movs	r0, r4
 800baf6:	bd70      	pop	{r4, r5, r6, pc}

0800baf8 <__sfp_lock_acquire>:
 800baf8:	b510      	push	{r4, lr}
 800bafa:	4802      	ldr	r0, [pc, #8]	; (800bb04 <__sfp_lock_acquire+0xc>)
 800bafc:	f000 f8cd 	bl	800bc9a <__retarget_lock_acquire_recursive>
 800bb00:	bd10      	pop	{r4, pc}
 800bb02:	46c0      	nop			; (mov r8, r8)
 800bb04:	200009e5 	.word	0x200009e5

0800bb08 <__sfp_lock_release>:
 800bb08:	b510      	push	{r4, lr}
 800bb0a:	4802      	ldr	r0, [pc, #8]	; (800bb14 <__sfp_lock_release+0xc>)
 800bb0c:	f000 f8c6 	bl	800bc9c <__retarget_lock_release_recursive>
 800bb10:	bd10      	pop	{r4, pc}
 800bb12:	46c0      	nop			; (mov r8, r8)
 800bb14:	200009e5 	.word	0x200009e5

0800bb18 <__sinit_lock_acquire>:
 800bb18:	b510      	push	{r4, lr}
 800bb1a:	4802      	ldr	r0, [pc, #8]	; (800bb24 <__sinit_lock_acquire+0xc>)
 800bb1c:	f000 f8bd 	bl	800bc9a <__retarget_lock_acquire_recursive>
 800bb20:	bd10      	pop	{r4, pc}
 800bb22:	46c0      	nop			; (mov r8, r8)
 800bb24:	200009e6 	.word	0x200009e6

0800bb28 <__sinit_lock_release>:
 800bb28:	b510      	push	{r4, lr}
 800bb2a:	4802      	ldr	r0, [pc, #8]	; (800bb34 <__sinit_lock_release+0xc>)
 800bb2c:	f000 f8b6 	bl	800bc9c <__retarget_lock_release_recursive>
 800bb30:	bd10      	pop	{r4, pc}
 800bb32:	46c0      	nop			; (mov r8, r8)
 800bb34:	200009e6 	.word	0x200009e6

0800bb38 <__sinit>:
 800bb38:	b513      	push	{r0, r1, r4, lr}
 800bb3a:	0004      	movs	r4, r0
 800bb3c:	f7ff ffec 	bl	800bb18 <__sinit_lock_acquire>
 800bb40:	69a3      	ldr	r3, [r4, #24]
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d002      	beq.n	800bb4c <__sinit+0x14>
 800bb46:	f7ff ffef 	bl	800bb28 <__sinit_lock_release>
 800bb4a:	bd13      	pop	{r0, r1, r4, pc}
 800bb4c:	64a3      	str	r3, [r4, #72]	; 0x48
 800bb4e:	64e3      	str	r3, [r4, #76]	; 0x4c
 800bb50:	6523      	str	r3, [r4, #80]	; 0x50
 800bb52:	4b13      	ldr	r3, [pc, #76]	; (800bba0 <__sinit+0x68>)
 800bb54:	4a13      	ldr	r2, [pc, #76]	; (800bba4 <__sinit+0x6c>)
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	62a2      	str	r2, [r4, #40]	; 0x28
 800bb5a:	9301      	str	r3, [sp, #4]
 800bb5c:	42a3      	cmp	r3, r4
 800bb5e:	d101      	bne.n	800bb64 <__sinit+0x2c>
 800bb60:	2301      	movs	r3, #1
 800bb62:	61a3      	str	r3, [r4, #24]
 800bb64:	0020      	movs	r0, r4
 800bb66:	f000 f81f 	bl	800bba8 <__sfp>
 800bb6a:	6060      	str	r0, [r4, #4]
 800bb6c:	0020      	movs	r0, r4
 800bb6e:	f000 f81b 	bl	800bba8 <__sfp>
 800bb72:	60a0      	str	r0, [r4, #8]
 800bb74:	0020      	movs	r0, r4
 800bb76:	f000 f817 	bl	800bba8 <__sfp>
 800bb7a:	2200      	movs	r2, #0
 800bb7c:	2104      	movs	r1, #4
 800bb7e:	60e0      	str	r0, [r4, #12]
 800bb80:	6860      	ldr	r0, [r4, #4]
 800bb82:	f7ff ff77 	bl	800ba74 <std>
 800bb86:	2201      	movs	r2, #1
 800bb88:	2109      	movs	r1, #9
 800bb8a:	68a0      	ldr	r0, [r4, #8]
 800bb8c:	f7ff ff72 	bl	800ba74 <std>
 800bb90:	2202      	movs	r2, #2
 800bb92:	2112      	movs	r1, #18
 800bb94:	68e0      	ldr	r0, [r4, #12]
 800bb96:	f7ff ff6d 	bl	800ba74 <std>
 800bb9a:	2301      	movs	r3, #1
 800bb9c:	61a3      	str	r3, [r4, #24]
 800bb9e:	e7d2      	b.n	800bb46 <__sinit+0xe>
 800bba0:	0800c674 	.word	0x0800c674
 800bba4:	0800babd 	.word	0x0800babd

0800bba8 <__sfp>:
 800bba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbaa:	0007      	movs	r7, r0
 800bbac:	f7ff ffa4 	bl	800baf8 <__sfp_lock_acquire>
 800bbb0:	4b1f      	ldr	r3, [pc, #124]	; (800bc30 <__sfp+0x88>)
 800bbb2:	681e      	ldr	r6, [r3, #0]
 800bbb4:	69b3      	ldr	r3, [r6, #24]
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d102      	bne.n	800bbc0 <__sfp+0x18>
 800bbba:	0030      	movs	r0, r6
 800bbbc:	f7ff ffbc 	bl	800bb38 <__sinit>
 800bbc0:	3648      	adds	r6, #72	; 0x48
 800bbc2:	68b4      	ldr	r4, [r6, #8]
 800bbc4:	6873      	ldr	r3, [r6, #4]
 800bbc6:	3b01      	subs	r3, #1
 800bbc8:	d504      	bpl.n	800bbd4 <__sfp+0x2c>
 800bbca:	6833      	ldr	r3, [r6, #0]
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	d022      	beq.n	800bc16 <__sfp+0x6e>
 800bbd0:	6836      	ldr	r6, [r6, #0]
 800bbd2:	e7f6      	b.n	800bbc2 <__sfp+0x1a>
 800bbd4:	220c      	movs	r2, #12
 800bbd6:	5ea5      	ldrsh	r5, [r4, r2]
 800bbd8:	2d00      	cmp	r5, #0
 800bbda:	d11a      	bne.n	800bc12 <__sfp+0x6a>
 800bbdc:	0020      	movs	r0, r4
 800bbde:	4b15      	ldr	r3, [pc, #84]	; (800bc34 <__sfp+0x8c>)
 800bbe0:	3058      	adds	r0, #88	; 0x58
 800bbe2:	60e3      	str	r3, [r4, #12]
 800bbe4:	6665      	str	r5, [r4, #100]	; 0x64
 800bbe6:	f000 f857 	bl	800bc98 <__retarget_lock_init_recursive>
 800bbea:	f7ff ff8d 	bl	800bb08 <__sfp_lock_release>
 800bbee:	0020      	movs	r0, r4
 800bbf0:	2208      	movs	r2, #8
 800bbf2:	0029      	movs	r1, r5
 800bbf4:	6025      	str	r5, [r4, #0]
 800bbf6:	60a5      	str	r5, [r4, #8]
 800bbf8:	6065      	str	r5, [r4, #4]
 800bbfa:	6125      	str	r5, [r4, #16]
 800bbfc:	6165      	str	r5, [r4, #20]
 800bbfe:	61a5      	str	r5, [r4, #24]
 800bc00:	305c      	adds	r0, #92	; 0x5c
 800bc02:	f7fb f9f8 	bl	8006ff6 <memset>
 800bc06:	6365      	str	r5, [r4, #52]	; 0x34
 800bc08:	63a5      	str	r5, [r4, #56]	; 0x38
 800bc0a:	64a5      	str	r5, [r4, #72]	; 0x48
 800bc0c:	64e5      	str	r5, [r4, #76]	; 0x4c
 800bc0e:	0020      	movs	r0, r4
 800bc10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bc12:	3468      	adds	r4, #104	; 0x68
 800bc14:	e7d7      	b.n	800bbc6 <__sfp+0x1e>
 800bc16:	2104      	movs	r1, #4
 800bc18:	0038      	movs	r0, r7
 800bc1a:	f7ff ff57 	bl	800bacc <__sfmoreglue>
 800bc1e:	1e04      	subs	r4, r0, #0
 800bc20:	6030      	str	r0, [r6, #0]
 800bc22:	d1d5      	bne.n	800bbd0 <__sfp+0x28>
 800bc24:	f7ff ff70 	bl	800bb08 <__sfp_lock_release>
 800bc28:	230c      	movs	r3, #12
 800bc2a:	603b      	str	r3, [r7, #0]
 800bc2c:	e7ef      	b.n	800bc0e <__sfp+0x66>
 800bc2e:	46c0      	nop			; (mov r8, r8)
 800bc30:	0800c674 	.word	0x0800c674
 800bc34:	ffff0001 	.word	0xffff0001

0800bc38 <fiprintf>:
 800bc38:	b40e      	push	{r1, r2, r3}
 800bc3a:	b503      	push	{r0, r1, lr}
 800bc3c:	0001      	movs	r1, r0
 800bc3e:	ab03      	add	r3, sp, #12
 800bc40:	4804      	ldr	r0, [pc, #16]	; (800bc54 <fiprintf+0x1c>)
 800bc42:	cb04      	ldmia	r3!, {r2}
 800bc44:	6800      	ldr	r0, [r0, #0]
 800bc46:	9301      	str	r3, [sp, #4]
 800bc48:	f000 f880 	bl	800bd4c <_vfiprintf_r>
 800bc4c:	b002      	add	sp, #8
 800bc4e:	bc08      	pop	{r3}
 800bc50:	b003      	add	sp, #12
 800bc52:	4718      	bx	r3
 800bc54:	20000054 	.word	0x20000054

0800bc58 <_fwalk_reent>:
 800bc58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bc5a:	0004      	movs	r4, r0
 800bc5c:	0006      	movs	r6, r0
 800bc5e:	2700      	movs	r7, #0
 800bc60:	9101      	str	r1, [sp, #4]
 800bc62:	3448      	adds	r4, #72	; 0x48
 800bc64:	6863      	ldr	r3, [r4, #4]
 800bc66:	68a5      	ldr	r5, [r4, #8]
 800bc68:	9300      	str	r3, [sp, #0]
 800bc6a:	9b00      	ldr	r3, [sp, #0]
 800bc6c:	3b01      	subs	r3, #1
 800bc6e:	9300      	str	r3, [sp, #0]
 800bc70:	d504      	bpl.n	800bc7c <_fwalk_reent+0x24>
 800bc72:	6824      	ldr	r4, [r4, #0]
 800bc74:	2c00      	cmp	r4, #0
 800bc76:	d1f5      	bne.n	800bc64 <_fwalk_reent+0xc>
 800bc78:	0038      	movs	r0, r7
 800bc7a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bc7c:	89ab      	ldrh	r3, [r5, #12]
 800bc7e:	2b01      	cmp	r3, #1
 800bc80:	d908      	bls.n	800bc94 <_fwalk_reent+0x3c>
 800bc82:	220e      	movs	r2, #14
 800bc84:	5eab      	ldrsh	r3, [r5, r2]
 800bc86:	3301      	adds	r3, #1
 800bc88:	d004      	beq.n	800bc94 <_fwalk_reent+0x3c>
 800bc8a:	0029      	movs	r1, r5
 800bc8c:	0030      	movs	r0, r6
 800bc8e:	9b01      	ldr	r3, [sp, #4]
 800bc90:	4798      	blx	r3
 800bc92:	4307      	orrs	r7, r0
 800bc94:	3568      	adds	r5, #104	; 0x68
 800bc96:	e7e8      	b.n	800bc6a <_fwalk_reent+0x12>

0800bc98 <__retarget_lock_init_recursive>:
 800bc98:	4770      	bx	lr

0800bc9a <__retarget_lock_acquire_recursive>:
 800bc9a:	4770      	bx	lr

0800bc9c <__retarget_lock_release_recursive>:
 800bc9c:	4770      	bx	lr

0800bc9e <_realloc_r>:
 800bc9e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bca0:	0007      	movs	r7, r0
 800bca2:	000e      	movs	r6, r1
 800bca4:	0014      	movs	r4, r2
 800bca6:	2900      	cmp	r1, #0
 800bca8:	d105      	bne.n	800bcb6 <_realloc_r+0x18>
 800bcaa:	0011      	movs	r1, r2
 800bcac:	f7fb fa18 	bl	80070e0 <_malloc_r>
 800bcb0:	0005      	movs	r5, r0
 800bcb2:	0028      	movs	r0, r5
 800bcb4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bcb6:	2a00      	cmp	r2, #0
 800bcb8:	d103      	bne.n	800bcc2 <_realloc_r+0x24>
 800bcba:	f7fb f9a5 	bl	8007008 <_free_r>
 800bcbe:	0025      	movs	r5, r4
 800bcc0:	e7f7      	b.n	800bcb2 <_realloc_r+0x14>
 800bcc2:	f000 fabf 	bl	800c244 <_malloc_usable_size_r>
 800bcc6:	9001      	str	r0, [sp, #4]
 800bcc8:	4284      	cmp	r4, r0
 800bcca:	d803      	bhi.n	800bcd4 <_realloc_r+0x36>
 800bccc:	0035      	movs	r5, r6
 800bcce:	0843      	lsrs	r3, r0, #1
 800bcd0:	42a3      	cmp	r3, r4
 800bcd2:	d3ee      	bcc.n	800bcb2 <_realloc_r+0x14>
 800bcd4:	0021      	movs	r1, r4
 800bcd6:	0038      	movs	r0, r7
 800bcd8:	f7fb fa02 	bl	80070e0 <_malloc_r>
 800bcdc:	1e05      	subs	r5, r0, #0
 800bcde:	d0e8      	beq.n	800bcb2 <_realloc_r+0x14>
 800bce0:	9b01      	ldr	r3, [sp, #4]
 800bce2:	0022      	movs	r2, r4
 800bce4:	429c      	cmp	r4, r3
 800bce6:	d900      	bls.n	800bcea <_realloc_r+0x4c>
 800bce8:	001a      	movs	r2, r3
 800bcea:	0031      	movs	r1, r6
 800bcec:	0028      	movs	r0, r5
 800bcee:	f7fe fae8 	bl	800a2c2 <memcpy>
 800bcf2:	0031      	movs	r1, r6
 800bcf4:	0038      	movs	r0, r7
 800bcf6:	f7fb f987 	bl	8007008 <_free_r>
 800bcfa:	e7da      	b.n	800bcb2 <_realloc_r+0x14>

0800bcfc <__sfputc_r>:
 800bcfc:	6893      	ldr	r3, [r2, #8]
 800bcfe:	b510      	push	{r4, lr}
 800bd00:	3b01      	subs	r3, #1
 800bd02:	6093      	str	r3, [r2, #8]
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	da04      	bge.n	800bd12 <__sfputc_r+0x16>
 800bd08:	6994      	ldr	r4, [r2, #24]
 800bd0a:	42a3      	cmp	r3, r4
 800bd0c:	db07      	blt.n	800bd1e <__sfputc_r+0x22>
 800bd0e:	290a      	cmp	r1, #10
 800bd10:	d005      	beq.n	800bd1e <__sfputc_r+0x22>
 800bd12:	6813      	ldr	r3, [r2, #0]
 800bd14:	1c58      	adds	r0, r3, #1
 800bd16:	6010      	str	r0, [r2, #0]
 800bd18:	7019      	strb	r1, [r3, #0]
 800bd1a:	0008      	movs	r0, r1
 800bd1c:	bd10      	pop	{r4, pc}
 800bd1e:	f000 f94f 	bl	800bfc0 <__swbuf_r>
 800bd22:	0001      	movs	r1, r0
 800bd24:	e7f9      	b.n	800bd1a <__sfputc_r+0x1e>

0800bd26 <__sfputs_r>:
 800bd26:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd28:	0006      	movs	r6, r0
 800bd2a:	000f      	movs	r7, r1
 800bd2c:	0014      	movs	r4, r2
 800bd2e:	18d5      	adds	r5, r2, r3
 800bd30:	42ac      	cmp	r4, r5
 800bd32:	d101      	bne.n	800bd38 <__sfputs_r+0x12>
 800bd34:	2000      	movs	r0, #0
 800bd36:	e007      	b.n	800bd48 <__sfputs_r+0x22>
 800bd38:	7821      	ldrb	r1, [r4, #0]
 800bd3a:	003a      	movs	r2, r7
 800bd3c:	0030      	movs	r0, r6
 800bd3e:	f7ff ffdd 	bl	800bcfc <__sfputc_r>
 800bd42:	3401      	adds	r4, #1
 800bd44:	1c43      	adds	r3, r0, #1
 800bd46:	d1f3      	bne.n	800bd30 <__sfputs_r+0xa>
 800bd48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bd4c <_vfiprintf_r>:
 800bd4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bd4e:	b0a1      	sub	sp, #132	; 0x84
 800bd50:	0006      	movs	r6, r0
 800bd52:	000c      	movs	r4, r1
 800bd54:	001f      	movs	r7, r3
 800bd56:	9203      	str	r2, [sp, #12]
 800bd58:	2800      	cmp	r0, #0
 800bd5a:	d004      	beq.n	800bd66 <_vfiprintf_r+0x1a>
 800bd5c:	6983      	ldr	r3, [r0, #24]
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d101      	bne.n	800bd66 <_vfiprintf_r+0x1a>
 800bd62:	f7ff fee9 	bl	800bb38 <__sinit>
 800bd66:	4b8e      	ldr	r3, [pc, #568]	; (800bfa0 <_vfiprintf_r+0x254>)
 800bd68:	429c      	cmp	r4, r3
 800bd6a:	d11c      	bne.n	800bda6 <_vfiprintf_r+0x5a>
 800bd6c:	6874      	ldr	r4, [r6, #4]
 800bd6e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bd70:	07db      	lsls	r3, r3, #31
 800bd72:	d405      	bmi.n	800bd80 <_vfiprintf_r+0x34>
 800bd74:	89a3      	ldrh	r3, [r4, #12]
 800bd76:	059b      	lsls	r3, r3, #22
 800bd78:	d402      	bmi.n	800bd80 <_vfiprintf_r+0x34>
 800bd7a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bd7c:	f7ff ff8d 	bl	800bc9a <__retarget_lock_acquire_recursive>
 800bd80:	89a3      	ldrh	r3, [r4, #12]
 800bd82:	071b      	lsls	r3, r3, #28
 800bd84:	d502      	bpl.n	800bd8c <_vfiprintf_r+0x40>
 800bd86:	6923      	ldr	r3, [r4, #16]
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	d11d      	bne.n	800bdc8 <_vfiprintf_r+0x7c>
 800bd8c:	0021      	movs	r1, r4
 800bd8e:	0030      	movs	r0, r6
 800bd90:	f000 f96c 	bl	800c06c <__swsetup_r>
 800bd94:	2800      	cmp	r0, #0
 800bd96:	d017      	beq.n	800bdc8 <_vfiprintf_r+0x7c>
 800bd98:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bd9a:	07db      	lsls	r3, r3, #31
 800bd9c:	d50d      	bpl.n	800bdba <_vfiprintf_r+0x6e>
 800bd9e:	2001      	movs	r0, #1
 800bda0:	4240      	negs	r0, r0
 800bda2:	b021      	add	sp, #132	; 0x84
 800bda4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bda6:	4b7f      	ldr	r3, [pc, #508]	; (800bfa4 <_vfiprintf_r+0x258>)
 800bda8:	429c      	cmp	r4, r3
 800bdaa:	d101      	bne.n	800bdb0 <_vfiprintf_r+0x64>
 800bdac:	68b4      	ldr	r4, [r6, #8]
 800bdae:	e7de      	b.n	800bd6e <_vfiprintf_r+0x22>
 800bdb0:	4b7d      	ldr	r3, [pc, #500]	; (800bfa8 <_vfiprintf_r+0x25c>)
 800bdb2:	429c      	cmp	r4, r3
 800bdb4:	d1db      	bne.n	800bd6e <_vfiprintf_r+0x22>
 800bdb6:	68f4      	ldr	r4, [r6, #12]
 800bdb8:	e7d9      	b.n	800bd6e <_vfiprintf_r+0x22>
 800bdba:	89a3      	ldrh	r3, [r4, #12]
 800bdbc:	059b      	lsls	r3, r3, #22
 800bdbe:	d4ee      	bmi.n	800bd9e <_vfiprintf_r+0x52>
 800bdc0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bdc2:	f7ff ff6b 	bl	800bc9c <__retarget_lock_release_recursive>
 800bdc6:	e7ea      	b.n	800bd9e <_vfiprintf_r+0x52>
 800bdc8:	2300      	movs	r3, #0
 800bdca:	ad08      	add	r5, sp, #32
 800bdcc:	616b      	str	r3, [r5, #20]
 800bdce:	3320      	adds	r3, #32
 800bdd0:	766b      	strb	r3, [r5, #25]
 800bdd2:	3310      	adds	r3, #16
 800bdd4:	76ab      	strb	r3, [r5, #26]
 800bdd6:	9707      	str	r7, [sp, #28]
 800bdd8:	9f03      	ldr	r7, [sp, #12]
 800bdda:	783b      	ldrb	r3, [r7, #0]
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	d001      	beq.n	800bde4 <_vfiprintf_r+0x98>
 800bde0:	2b25      	cmp	r3, #37	; 0x25
 800bde2:	d14e      	bne.n	800be82 <_vfiprintf_r+0x136>
 800bde4:	9b03      	ldr	r3, [sp, #12]
 800bde6:	1afb      	subs	r3, r7, r3
 800bde8:	9305      	str	r3, [sp, #20]
 800bdea:	9b03      	ldr	r3, [sp, #12]
 800bdec:	429f      	cmp	r7, r3
 800bdee:	d00d      	beq.n	800be0c <_vfiprintf_r+0xc0>
 800bdf0:	9b05      	ldr	r3, [sp, #20]
 800bdf2:	0021      	movs	r1, r4
 800bdf4:	0030      	movs	r0, r6
 800bdf6:	9a03      	ldr	r2, [sp, #12]
 800bdf8:	f7ff ff95 	bl	800bd26 <__sfputs_r>
 800bdfc:	1c43      	adds	r3, r0, #1
 800bdfe:	d100      	bne.n	800be02 <_vfiprintf_r+0xb6>
 800be00:	e0b5      	b.n	800bf6e <_vfiprintf_r+0x222>
 800be02:	696a      	ldr	r2, [r5, #20]
 800be04:	9b05      	ldr	r3, [sp, #20]
 800be06:	4694      	mov	ip, r2
 800be08:	4463      	add	r3, ip
 800be0a:	616b      	str	r3, [r5, #20]
 800be0c:	783b      	ldrb	r3, [r7, #0]
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d100      	bne.n	800be14 <_vfiprintf_r+0xc8>
 800be12:	e0ac      	b.n	800bf6e <_vfiprintf_r+0x222>
 800be14:	2201      	movs	r2, #1
 800be16:	1c7b      	adds	r3, r7, #1
 800be18:	9303      	str	r3, [sp, #12]
 800be1a:	2300      	movs	r3, #0
 800be1c:	4252      	negs	r2, r2
 800be1e:	606a      	str	r2, [r5, #4]
 800be20:	a904      	add	r1, sp, #16
 800be22:	3254      	adds	r2, #84	; 0x54
 800be24:	1852      	adds	r2, r2, r1
 800be26:	602b      	str	r3, [r5, #0]
 800be28:	60eb      	str	r3, [r5, #12]
 800be2a:	60ab      	str	r3, [r5, #8]
 800be2c:	7013      	strb	r3, [r2, #0]
 800be2e:	65ab      	str	r3, [r5, #88]	; 0x58
 800be30:	9b03      	ldr	r3, [sp, #12]
 800be32:	2205      	movs	r2, #5
 800be34:	7819      	ldrb	r1, [r3, #0]
 800be36:	485d      	ldr	r0, [pc, #372]	; (800bfac <_vfiprintf_r+0x260>)
 800be38:	f7fe fa38 	bl	800a2ac <memchr>
 800be3c:	9b03      	ldr	r3, [sp, #12]
 800be3e:	1c5f      	adds	r7, r3, #1
 800be40:	2800      	cmp	r0, #0
 800be42:	d120      	bne.n	800be86 <_vfiprintf_r+0x13a>
 800be44:	682a      	ldr	r2, [r5, #0]
 800be46:	06d3      	lsls	r3, r2, #27
 800be48:	d504      	bpl.n	800be54 <_vfiprintf_r+0x108>
 800be4a:	2353      	movs	r3, #83	; 0x53
 800be4c:	a904      	add	r1, sp, #16
 800be4e:	185b      	adds	r3, r3, r1
 800be50:	2120      	movs	r1, #32
 800be52:	7019      	strb	r1, [r3, #0]
 800be54:	0713      	lsls	r3, r2, #28
 800be56:	d504      	bpl.n	800be62 <_vfiprintf_r+0x116>
 800be58:	2353      	movs	r3, #83	; 0x53
 800be5a:	a904      	add	r1, sp, #16
 800be5c:	185b      	adds	r3, r3, r1
 800be5e:	212b      	movs	r1, #43	; 0x2b
 800be60:	7019      	strb	r1, [r3, #0]
 800be62:	9b03      	ldr	r3, [sp, #12]
 800be64:	781b      	ldrb	r3, [r3, #0]
 800be66:	2b2a      	cmp	r3, #42	; 0x2a
 800be68:	d016      	beq.n	800be98 <_vfiprintf_r+0x14c>
 800be6a:	2100      	movs	r1, #0
 800be6c:	68eb      	ldr	r3, [r5, #12]
 800be6e:	9f03      	ldr	r7, [sp, #12]
 800be70:	783a      	ldrb	r2, [r7, #0]
 800be72:	1c78      	adds	r0, r7, #1
 800be74:	3a30      	subs	r2, #48	; 0x30
 800be76:	4684      	mov	ip, r0
 800be78:	2a09      	cmp	r2, #9
 800be7a:	d94f      	bls.n	800bf1c <_vfiprintf_r+0x1d0>
 800be7c:	2900      	cmp	r1, #0
 800be7e:	d111      	bne.n	800bea4 <_vfiprintf_r+0x158>
 800be80:	e017      	b.n	800beb2 <_vfiprintf_r+0x166>
 800be82:	3701      	adds	r7, #1
 800be84:	e7a9      	b.n	800bdda <_vfiprintf_r+0x8e>
 800be86:	4b49      	ldr	r3, [pc, #292]	; (800bfac <_vfiprintf_r+0x260>)
 800be88:	682a      	ldr	r2, [r5, #0]
 800be8a:	1ac0      	subs	r0, r0, r3
 800be8c:	2301      	movs	r3, #1
 800be8e:	4083      	lsls	r3, r0
 800be90:	4313      	orrs	r3, r2
 800be92:	602b      	str	r3, [r5, #0]
 800be94:	9703      	str	r7, [sp, #12]
 800be96:	e7cb      	b.n	800be30 <_vfiprintf_r+0xe4>
 800be98:	9b07      	ldr	r3, [sp, #28]
 800be9a:	1d19      	adds	r1, r3, #4
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	9107      	str	r1, [sp, #28]
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	db01      	blt.n	800bea8 <_vfiprintf_r+0x15c>
 800bea4:	930b      	str	r3, [sp, #44]	; 0x2c
 800bea6:	e004      	b.n	800beb2 <_vfiprintf_r+0x166>
 800bea8:	425b      	negs	r3, r3
 800beaa:	60eb      	str	r3, [r5, #12]
 800beac:	2302      	movs	r3, #2
 800beae:	4313      	orrs	r3, r2
 800beb0:	602b      	str	r3, [r5, #0]
 800beb2:	783b      	ldrb	r3, [r7, #0]
 800beb4:	2b2e      	cmp	r3, #46	; 0x2e
 800beb6:	d10a      	bne.n	800bece <_vfiprintf_r+0x182>
 800beb8:	787b      	ldrb	r3, [r7, #1]
 800beba:	2b2a      	cmp	r3, #42	; 0x2a
 800bebc:	d137      	bne.n	800bf2e <_vfiprintf_r+0x1e2>
 800bebe:	9b07      	ldr	r3, [sp, #28]
 800bec0:	3702      	adds	r7, #2
 800bec2:	1d1a      	adds	r2, r3, #4
 800bec4:	681b      	ldr	r3, [r3, #0]
 800bec6:	9207      	str	r2, [sp, #28]
 800bec8:	2b00      	cmp	r3, #0
 800beca:	db2d      	blt.n	800bf28 <_vfiprintf_r+0x1dc>
 800becc:	9309      	str	r3, [sp, #36]	; 0x24
 800bece:	2203      	movs	r2, #3
 800bed0:	7839      	ldrb	r1, [r7, #0]
 800bed2:	4837      	ldr	r0, [pc, #220]	; (800bfb0 <_vfiprintf_r+0x264>)
 800bed4:	f7fe f9ea 	bl	800a2ac <memchr>
 800bed8:	2800      	cmp	r0, #0
 800beda:	d007      	beq.n	800beec <_vfiprintf_r+0x1a0>
 800bedc:	4b34      	ldr	r3, [pc, #208]	; (800bfb0 <_vfiprintf_r+0x264>)
 800bede:	682a      	ldr	r2, [r5, #0]
 800bee0:	1ac0      	subs	r0, r0, r3
 800bee2:	2340      	movs	r3, #64	; 0x40
 800bee4:	4083      	lsls	r3, r0
 800bee6:	4313      	orrs	r3, r2
 800bee8:	3701      	adds	r7, #1
 800beea:	602b      	str	r3, [r5, #0]
 800beec:	7839      	ldrb	r1, [r7, #0]
 800beee:	1c7b      	adds	r3, r7, #1
 800bef0:	2206      	movs	r2, #6
 800bef2:	4830      	ldr	r0, [pc, #192]	; (800bfb4 <_vfiprintf_r+0x268>)
 800bef4:	9303      	str	r3, [sp, #12]
 800bef6:	7629      	strb	r1, [r5, #24]
 800bef8:	f7fe f9d8 	bl	800a2ac <memchr>
 800befc:	2800      	cmp	r0, #0
 800befe:	d045      	beq.n	800bf8c <_vfiprintf_r+0x240>
 800bf00:	4b2d      	ldr	r3, [pc, #180]	; (800bfb8 <_vfiprintf_r+0x26c>)
 800bf02:	2b00      	cmp	r3, #0
 800bf04:	d127      	bne.n	800bf56 <_vfiprintf_r+0x20a>
 800bf06:	2207      	movs	r2, #7
 800bf08:	9b07      	ldr	r3, [sp, #28]
 800bf0a:	3307      	adds	r3, #7
 800bf0c:	4393      	bics	r3, r2
 800bf0e:	3308      	adds	r3, #8
 800bf10:	9307      	str	r3, [sp, #28]
 800bf12:	696b      	ldr	r3, [r5, #20]
 800bf14:	9a04      	ldr	r2, [sp, #16]
 800bf16:	189b      	adds	r3, r3, r2
 800bf18:	616b      	str	r3, [r5, #20]
 800bf1a:	e75d      	b.n	800bdd8 <_vfiprintf_r+0x8c>
 800bf1c:	210a      	movs	r1, #10
 800bf1e:	434b      	muls	r3, r1
 800bf20:	4667      	mov	r7, ip
 800bf22:	189b      	adds	r3, r3, r2
 800bf24:	3909      	subs	r1, #9
 800bf26:	e7a3      	b.n	800be70 <_vfiprintf_r+0x124>
 800bf28:	2301      	movs	r3, #1
 800bf2a:	425b      	negs	r3, r3
 800bf2c:	e7ce      	b.n	800becc <_vfiprintf_r+0x180>
 800bf2e:	2300      	movs	r3, #0
 800bf30:	001a      	movs	r2, r3
 800bf32:	3701      	adds	r7, #1
 800bf34:	606b      	str	r3, [r5, #4]
 800bf36:	7839      	ldrb	r1, [r7, #0]
 800bf38:	1c78      	adds	r0, r7, #1
 800bf3a:	3930      	subs	r1, #48	; 0x30
 800bf3c:	4684      	mov	ip, r0
 800bf3e:	2909      	cmp	r1, #9
 800bf40:	d903      	bls.n	800bf4a <_vfiprintf_r+0x1fe>
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	d0c3      	beq.n	800bece <_vfiprintf_r+0x182>
 800bf46:	9209      	str	r2, [sp, #36]	; 0x24
 800bf48:	e7c1      	b.n	800bece <_vfiprintf_r+0x182>
 800bf4a:	230a      	movs	r3, #10
 800bf4c:	435a      	muls	r2, r3
 800bf4e:	4667      	mov	r7, ip
 800bf50:	1852      	adds	r2, r2, r1
 800bf52:	3b09      	subs	r3, #9
 800bf54:	e7ef      	b.n	800bf36 <_vfiprintf_r+0x1ea>
 800bf56:	ab07      	add	r3, sp, #28
 800bf58:	9300      	str	r3, [sp, #0]
 800bf5a:	0022      	movs	r2, r4
 800bf5c:	0029      	movs	r1, r5
 800bf5e:	0030      	movs	r0, r6
 800bf60:	4b16      	ldr	r3, [pc, #88]	; (800bfbc <_vfiprintf_r+0x270>)
 800bf62:	f7fb f9dd 	bl	8007320 <_printf_float>
 800bf66:	9004      	str	r0, [sp, #16]
 800bf68:	9b04      	ldr	r3, [sp, #16]
 800bf6a:	3301      	adds	r3, #1
 800bf6c:	d1d1      	bne.n	800bf12 <_vfiprintf_r+0x1c6>
 800bf6e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bf70:	07db      	lsls	r3, r3, #31
 800bf72:	d405      	bmi.n	800bf80 <_vfiprintf_r+0x234>
 800bf74:	89a3      	ldrh	r3, [r4, #12]
 800bf76:	059b      	lsls	r3, r3, #22
 800bf78:	d402      	bmi.n	800bf80 <_vfiprintf_r+0x234>
 800bf7a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bf7c:	f7ff fe8e 	bl	800bc9c <__retarget_lock_release_recursive>
 800bf80:	89a3      	ldrh	r3, [r4, #12]
 800bf82:	065b      	lsls	r3, r3, #25
 800bf84:	d500      	bpl.n	800bf88 <_vfiprintf_r+0x23c>
 800bf86:	e70a      	b.n	800bd9e <_vfiprintf_r+0x52>
 800bf88:	980d      	ldr	r0, [sp, #52]	; 0x34
 800bf8a:	e70a      	b.n	800bda2 <_vfiprintf_r+0x56>
 800bf8c:	ab07      	add	r3, sp, #28
 800bf8e:	9300      	str	r3, [sp, #0]
 800bf90:	0022      	movs	r2, r4
 800bf92:	0029      	movs	r1, r5
 800bf94:	0030      	movs	r0, r6
 800bf96:	4b09      	ldr	r3, [pc, #36]	; (800bfbc <_vfiprintf_r+0x270>)
 800bf98:	f7fb fc74 	bl	8007884 <_printf_i>
 800bf9c:	e7e3      	b.n	800bf66 <_vfiprintf_r+0x21a>
 800bf9e:	46c0      	nop			; (mov r8, r8)
 800bfa0:	0800caec 	.word	0x0800caec
 800bfa4:	0800cb0c 	.word	0x0800cb0c
 800bfa8:	0800cacc 	.word	0x0800cacc
 800bfac:	0800ca64 	.word	0x0800ca64
 800bfb0:	0800ca6a 	.word	0x0800ca6a
 800bfb4:	0800ca6e 	.word	0x0800ca6e
 800bfb8:	08007321 	.word	0x08007321
 800bfbc:	0800bd27 	.word	0x0800bd27

0800bfc0 <__swbuf_r>:
 800bfc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bfc2:	0005      	movs	r5, r0
 800bfc4:	000e      	movs	r6, r1
 800bfc6:	0014      	movs	r4, r2
 800bfc8:	2800      	cmp	r0, #0
 800bfca:	d004      	beq.n	800bfd6 <__swbuf_r+0x16>
 800bfcc:	6983      	ldr	r3, [r0, #24]
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d101      	bne.n	800bfd6 <__swbuf_r+0x16>
 800bfd2:	f7ff fdb1 	bl	800bb38 <__sinit>
 800bfd6:	4b22      	ldr	r3, [pc, #136]	; (800c060 <__swbuf_r+0xa0>)
 800bfd8:	429c      	cmp	r4, r3
 800bfda:	d12e      	bne.n	800c03a <__swbuf_r+0x7a>
 800bfdc:	686c      	ldr	r4, [r5, #4]
 800bfde:	69a3      	ldr	r3, [r4, #24]
 800bfe0:	60a3      	str	r3, [r4, #8]
 800bfe2:	89a3      	ldrh	r3, [r4, #12]
 800bfe4:	071b      	lsls	r3, r3, #28
 800bfe6:	d532      	bpl.n	800c04e <__swbuf_r+0x8e>
 800bfe8:	6923      	ldr	r3, [r4, #16]
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d02f      	beq.n	800c04e <__swbuf_r+0x8e>
 800bfee:	6823      	ldr	r3, [r4, #0]
 800bff0:	6922      	ldr	r2, [r4, #16]
 800bff2:	b2f7      	uxtb	r7, r6
 800bff4:	1a98      	subs	r0, r3, r2
 800bff6:	6963      	ldr	r3, [r4, #20]
 800bff8:	b2f6      	uxtb	r6, r6
 800bffa:	4283      	cmp	r3, r0
 800bffc:	dc05      	bgt.n	800c00a <__swbuf_r+0x4a>
 800bffe:	0021      	movs	r1, r4
 800c000:	0028      	movs	r0, r5
 800c002:	f7ff fcf7 	bl	800b9f4 <_fflush_r>
 800c006:	2800      	cmp	r0, #0
 800c008:	d127      	bne.n	800c05a <__swbuf_r+0x9a>
 800c00a:	68a3      	ldr	r3, [r4, #8]
 800c00c:	3001      	adds	r0, #1
 800c00e:	3b01      	subs	r3, #1
 800c010:	60a3      	str	r3, [r4, #8]
 800c012:	6823      	ldr	r3, [r4, #0]
 800c014:	1c5a      	adds	r2, r3, #1
 800c016:	6022      	str	r2, [r4, #0]
 800c018:	701f      	strb	r7, [r3, #0]
 800c01a:	6963      	ldr	r3, [r4, #20]
 800c01c:	4283      	cmp	r3, r0
 800c01e:	d004      	beq.n	800c02a <__swbuf_r+0x6a>
 800c020:	89a3      	ldrh	r3, [r4, #12]
 800c022:	07db      	lsls	r3, r3, #31
 800c024:	d507      	bpl.n	800c036 <__swbuf_r+0x76>
 800c026:	2e0a      	cmp	r6, #10
 800c028:	d105      	bne.n	800c036 <__swbuf_r+0x76>
 800c02a:	0021      	movs	r1, r4
 800c02c:	0028      	movs	r0, r5
 800c02e:	f7ff fce1 	bl	800b9f4 <_fflush_r>
 800c032:	2800      	cmp	r0, #0
 800c034:	d111      	bne.n	800c05a <__swbuf_r+0x9a>
 800c036:	0030      	movs	r0, r6
 800c038:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c03a:	4b0a      	ldr	r3, [pc, #40]	; (800c064 <__swbuf_r+0xa4>)
 800c03c:	429c      	cmp	r4, r3
 800c03e:	d101      	bne.n	800c044 <__swbuf_r+0x84>
 800c040:	68ac      	ldr	r4, [r5, #8]
 800c042:	e7cc      	b.n	800bfde <__swbuf_r+0x1e>
 800c044:	4b08      	ldr	r3, [pc, #32]	; (800c068 <__swbuf_r+0xa8>)
 800c046:	429c      	cmp	r4, r3
 800c048:	d1c9      	bne.n	800bfde <__swbuf_r+0x1e>
 800c04a:	68ec      	ldr	r4, [r5, #12]
 800c04c:	e7c7      	b.n	800bfde <__swbuf_r+0x1e>
 800c04e:	0021      	movs	r1, r4
 800c050:	0028      	movs	r0, r5
 800c052:	f000 f80b 	bl	800c06c <__swsetup_r>
 800c056:	2800      	cmp	r0, #0
 800c058:	d0c9      	beq.n	800bfee <__swbuf_r+0x2e>
 800c05a:	2601      	movs	r6, #1
 800c05c:	4276      	negs	r6, r6
 800c05e:	e7ea      	b.n	800c036 <__swbuf_r+0x76>
 800c060:	0800caec 	.word	0x0800caec
 800c064:	0800cb0c 	.word	0x0800cb0c
 800c068:	0800cacc 	.word	0x0800cacc

0800c06c <__swsetup_r>:
 800c06c:	4b37      	ldr	r3, [pc, #220]	; (800c14c <__swsetup_r+0xe0>)
 800c06e:	b570      	push	{r4, r5, r6, lr}
 800c070:	681d      	ldr	r5, [r3, #0]
 800c072:	0006      	movs	r6, r0
 800c074:	000c      	movs	r4, r1
 800c076:	2d00      	cmp	r5, #0
 800c078:	d005      	beq.n	800c086 <__swsetup_r+0x1a>
 800c07a:	69ab      	ldr	r3, [r5, #24]
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	d102      	bne.n	800c086 <__swsetup_r+0x1a>
 800c080:	0028      	movs	r0, r5
 800c082:	f7ff fd59 	bl	800bb38 <__sinit>
 800c086:	4b32      	ldr	r3, [pc, #200]	; (800c150 <__swsetup_r+0xe4>)
 800c088:	429c      	cmp	r4, r3
 800c08a:	d10f      	bne.n	800c0ac <__swsetup_r+0x40>
 800c08c:	686c      	ldr	r4, [r5, #4]
 800c08e:	230c      	movs	r3, #12
 800c090:	5ee2      	ldrsh	r2, [r4, r3]
 800c092:	b293      	uxth	r3, r2
 800c094:	0711      	lsls	r1, r2, #28
 800c096:	d42d      	bmi.n	800c0f4 <__swsetup_r+0x88>
 800c098:	06d9      	lsls	r1, r3, #27
 800c09a:	d411      	bmi.n	800c0c0 <__swsetup_r+0x54>
 800c09c:	2309      	movs	r3, #9
 800c09e:	2001      	movs	r0, #1
 800c0a0:	6033      	str	r3, [r6, #0]
 800c0a2:	3337      	adds	r3, #55	; 0x37
 800c0a4:	4313      	orrs	r3, r2
 800c0a6:	81a3      	strh	r3, [r4, #12]
 800c0a8:	4240      	negs	r0, r0
 800c0aa:	bd70      	pop	{r4, r5, r6, pc}
 800c0ac:	4b29      	ldr	r3, [pc, #164]	; (800c154 <__swsetup_r+0xe8>)
 800c0ae:	429c      	cmp	r4, r3
 800c0b0:	d101      	bne.n	800c0b6 <__swsetup_r+0x4a>
 800c0b2:	68ac      	ldr	r4, [r5, #8]
 800c0b4:	e7eb      	b.n	800c08e <__swsetup_r+0x22>
 800c0b6:	4b28      	ldr	r3, [pc, #160]	; (800c158 <__swsetup_r+0xec>)
 800c0b8:	429c      	cmp	r4, r3
 800c0ba:	d1e8      	bne.n	800c08e <__swsetup_r+0x22>
 800c0bc:	68ec      	ldr	r4, [r5, #12]
 800c0be:	e7e6      	b.n	800c08e <__swsetup_r+0x22>
 800c0c0:	075b      	lsls	r3, r3, #29
 800c0c2:	d513      	bpl.n	800c0ec <__swsetup_r+0x80>
 800c0c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c0c6:	2900      	cmp	r1, #0
 800c0c8:	d008      	beq.n	800c0dc <__swsetup_r+0x70>
 800c0ca:	0023      	movs	r3, r4
 800c0cc:	3344      	adds	r3, #68	; 0x44
 800c0ce:	4299      	cmp	r1, r3
 800c0d0:	d002      	beq.n	800c0d8 <__swsetup_r+0x6c>
 800c0d2:	0030      	movs	r0, r6
 800c0d4:	f7fa ff98 	bl	8007008 <_free_r>
 800c0d8:	2300      	movs	r3, #0
 800c0da:	6363      	str	r3, [r4, #52]	; 0x34
 800c0dc:	2224      	movs	r2, #36	; 0x24
 800c0de:	89a3      	ldrh	r3, [r4, #12]
 800c0e0:	4393      	bics	r3, r2
 800c0e2:	81a3      	strh	r3, [r4, #12]
 800c0e4:	2300      	movs	r3, #0
 800c0e6:	6063      	str	r3, [r4, #4]
 800c0e8:	6923      	ldr	r3, [r4, #16]
 800c0ea:	6023      	str	r3, [r4, #0]
 800c0ec:	2308      	movs	r3, #8
 800c0ee:	89a2      	ldrh	r2, [r4, #12]
 800c0f0:	4313      	orrs	r3, r2
 800c0f2:	81a3      	strh	r3, [r4, #12]
 800c0f4:	6923      	ldr	r3, [r4, #16]
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d10b      	bne.n	800c112 <__swsetup_r+0xa6>
 800c0fa:	21a0      	movs	r1, #160	; 0xa0
 800c0fc:	2280      	movs	r2, #128	; 0x80
 800c0fe:	89a3      	ldrh	r3, [r4, #12]
 800c100:	0089      	lsls	r1, r1, #2
 800c102:	0092      	lsls	r2, r2, #2
 800c104:	400b      	ands	r3, r1
 800c106:	4293      	cmp	r3, r2
 800c108:	d003      	beq.n	800c112 <__swsetup_r+0xa6>
 800c10a:	0021      	movs	r1, r4
 800c10c:	0030      	movs	r0, r6
 800c10e:	f000 f855 	bl	800c1bc <__smakebuf_r>
 800c112:	220c      	movs	r2, #12
 800c114:	5ea3      	ldrsh	r3, [r4, r2]
 800c116:	2001      	movs	r0, #1
 800c118:	001a      	movs	r2, r3
 800c11a:	b299      	uxth	r1, r3
 800c11c:	4002      	ands	r2, r0
 800c11e:	4203      	tst	r3, r0
 800c120:	d00f      	beq.n	800c142 <__swsetup_r+0xd6>
 800c122:	2200      	movs	r2, #0
 800c124:	60a2      	str	r2, [r4, #8]
 800c126:	6962      	ldr	r2, [r4, #20]
 800c128:	4252      	negs	r2, r2
 800c12a:	61a2      	str	r2, [r4, #24]
 800c12c:	2000      	movs	r0, #0
 800c12e:	6922      	ldr	r2, [r4, #16]
 800c130:	4282      	cmp	r2, r0
 800c132:	d1ba      	bne.n	800c0aa <__swsetup_r+0x3e>
 800c134:	060a      	lsls	r2, r1, #24
 800c136:	d5b8      	bpl.n	800c0aa <__swsetup_r+0x3e>
 800c138:	2240      	movs	r2, #64	; 0x40
 800c13a:	4313      	orrs	r3, r2
 800c13c:	81a3      	strh	r3, [r4, #12]
 800c13e:	3801      	subs	r0, #1
 800c140:	e7b3      	b.n	800c0aa <__swsetup_r+0x3e>
 800c142:	0788      	lsls	r0, r1, #30
 800c144:	d400      	bmi.n	800c148 <__swsetup_r+0xdc>
 800c146:	6962      	ldr	r2, [r4, #20]
 800c148:	60a2      	str	r2, [r4, #8]
 800c14a:	e7ef      	b.n	800c12c <__swsetup_r+0xc0>
 800c14c:	20000054 	.word	0x20000054
 800c150:	0800caec 	.word	0x0800caec
 800c154:	0800cb0c 	.word	0x0800cb0c
 800c158:	0800cacc 	.word	0x0800cacc

0800c15c <abort>:
 800c15c:	2006      	movs	r0, #6
 800c15e:	b510      	push	{r4, lr}
 800c160:	f000 f8a2 	bl	800c2a8 <raise>
 800c164:	2001      	movs	r0, #1
 800c166:	f7f7 ff9b 	bl	80040a0 <_exit>
	...

0800c16c <__swhatbuf_r>:
 800c16c:	b570      	push	{r4, r5, r6, lr}
 800c16e:	000e      	movs	r6, r1
 800c170:	001d      	movs	r5, r3
 800c172:	230e      	movs	r3, #14
 800c174:	5ec9      	ldrsh	r1, [r1, r3]
 800c176:	0014      	movs	r4, r2
 800c178:	b096      	sub	sp, #88	; 0x58
 800c17a:	2900      	cmp	r1, #0
 800c17c:	da08      	bge.n	800c190 <__swhatbuf_r+0x24>
 800c17e:	220c      	movs	r2, #12
 800c180:	5eb3      	ldrsh	r3, [r6, r2]
 800c182:	2200      	movs	r2, #0
 800c184:	602a      	str	r2, [r5, #0]
 800c186:	061b      	lsls	r3, r3, #24
 800c188:	d411      	bmi.n	800c1ae <__swhatbuf_r+0x42>
 800c18a:	2380      	movs	r3, #128	; 0x80
 800c18c:	00db      	lsls	r3, r3, #3
 800c18e:	e00f      	b.n	800c1b0 <__swhatbuf_r+0x44>
 800c190:	466a      	mov	r2, sp
 800c192:	f000 f8a9 	bl	800c2e8 <_fstat_r>
 800c196:	2800      	cmp	r0, #0
 800c198:	dbf1      	blt.n	800c17e <__swhatbuf_r+0x12>
 800c19a:	23f0      	movs	r3, #240	; 0xf0
 800c19c:	9901      	ldr	r1, [sp, #4]
 800c19e:	021b      	lsls	r3, r3, #8
 800c1a0:	4019      	ands	r1, r3
 800c1a2:	4b05      	ldr	r3, [pc, #20]	; (800c1b8 <__swhatbuf_r+0x4c>)
 800c1a4:	18c9      	adds	r1, r1, r3
 800c1a6:	424b      	negs	r3, r1
 800c1a8:	4159      	adcs	r1, r3
 800c1aa:	6029      	str	r1, [r5, #0]
 800c1ac:	e7ed      	b.n	800c18a <__swhatbuf_r+0x1e>
 800c1ae:	2340      	movs	r3, #64	; 0x40
 800c1b0:	2000      	movs	r0, #0
 800c1b2:	6023      	str	r3, [r4, #0]
 800c1b4:	b016      	add	sp, #88	; 0x58
 800c1b6:	bd70      	pop	{r4, r5, r6, pc}
 800c1b8:	ffffe000 	.word	0xffffe000

0800c1bc <__smakebuf_r>:
 800c1bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c1be:	2602      	movs	r6, #2
 800c1c0:	898b      	ldrh	r3, [r1, #12]
 800c1c2:	0005      	movs	r5, r0
 800c1c4:	000c      	movs	r4, r1
 800c1c6:	4233      	tst	r3, r6
 800c1c8:	d006      	beq.n	800c1d8 <__smakebuf_r+0x1c>
 800c1ca:	0023      	movs	r3, r4
 800c1cc:	3347      	adds	r3, #71	; 0x47
 800c1ce:	6023      	str	r3, [r4, #0]
 800c1d0:	6123      	str	r3, [r4, #16]
 800c1d2:	2301      	movs	r3, #1
 800c1d4:	6163      	str	r3, [r4, #20]
 800c1d6:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800c1d8:	466a      	mov	r2, sp
 800c1da:	ab01      	add	r3, sp, #4
 800c1dc:	f7ff ffc6 	bl	800c16c <__swhatbuf_r>
 800c1e0:	9900      	ldr	r1, [sp, #0]
 800c1e2:	0007      	movs	r7, r0
 800c1e4:	0028      	movs	r0, r5
 800c1e6:	f7fa ff7b 	bl	80070e0 <_malloc_r>
 800c1ea:	2800      	cmp	r0, #0
 800c1ec:	d108      	bne.n	800c200 <__smakebuf_r+0x44>
 800c1ee:	220c      	movs	r2, #12
 800c1f0:	5ea3      	ldrsh	r3, [r4, r2]
 800c1f2:	059a      	lsls	r2, r3, #22
 800c1f4:	d4ef      	bmi.n	800c1d6 <__smakebuf_r+0x1a>
 800c1f6:	2203      	movs	r2, #3
 800c1f8:	4393      	bics	r3, r2
 800c1fa:	431e      	orrs	r6, r3
 800c1fc:	81a6      	strh	r6, [r4, #12]
 800c1fe:	e7e4      	b.n	800c1ca <__smakebuf_r+0xe>
 800c200:	4b0f      	ldr	r3, [pc, #60]	; (800c240 <__smakebuf_r+0x84>)
 800c202:	62ab      	str	r3, [r5, #40]	; 0x28
 800c204:	2380      	movs	r3, #128	; 0x80
 800c206:	89a2      	ldrh	r2, [r4, #12]
 800c208:	6020      	str	r0, [r4, #0]
 800c20a:	4313      	orrs	r3, r2
 800c20c:	81a3      	strh	r3, [r4, #12]
 800c20e:	9b00      	ldr	r3, [sp, #0]
 800c210:	6120      	str	r0, [r4, #16]
 800c212:	6163      	str	r3, [r4, #20]
 800c214:	9b01      	ldr	r3, [sp, #4]
 800c216:	2b00      	cmp	r3, #0
 800c218:	d00d      	beq.n	800c236 <__smakebuf_r+0x7a>
 800c21a:	0028      	movs	r0, r5
 800c21c:	230e      	movs	r3, #14
 800c21e:	5ee1      	ldrsh	r1, [r4, r3]
 800c220:	f000 f874 	bl	800c30c <_isatty_r>
 800c224:	2800      	cmp	r0, #0
 800c226:	d006      	beq.n	800c236 <__smakebuf_r+0x7a>
 800c228:	2203      	movs	r2, #3
 800c22a:	89a3      	ldrh	r3, [r4, #12]
 800c22c:	4393      	bics	r3, r2
 800c22e:	001a      	movs	r2, r3
 800c230:	2301      	movs	r3, #1
 800c232:	4313      	orrs	r3, r2
 800c234:	81a3      	strh	r3, [r4, #12]
 800c236:	89a0      	ldrh	r0, [r4, #12]
 800c238:	4307      	orrs	r7, r0
 800c23a:	81a7      	strh	r7, [r4, #12]
 800c23c:	e7cb      	b.n	800c1d6 <__smakebuf_r+0x1a>
 800c23e:	46c0      	nop			; (mov r8, r8)
 800c240:	0800babd 	.word	0x0800babd

0800c244 <_malloc_usable_size_r>:
 800c244:	1f0b      	subs	r3, r1, #4
 800c246:	681b      	ldr	r3, [r3, #0]
 800c248:	1f18      	subs	r0, r3, #4
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	da01      	bge.n	800c252 <_malloc_usable_size_r+0xe>
 800c24e:	580b      	ldr	r3, [r1, r0]
 800c250:	18c0      	adds	r0, r0, r3
 800c252:	4770      	bx	lr

0800c254 <_raise_r>:
 800c254:	b570      	push	{r4, r5, r6, lr}
 800c256:	0004      	movs	r4, r0
 800c258:	000d      	movs	r5, r1
 800c25a:	291f      	cmp	r1, #31
 800c25c:	d904      	bls.n	800c268 <_raise_r+0x14>
 800c25e:	2316      	movs	r3, #22
 800c260:	6003      	str	r3, [r0, #0]
 800c262:	2001      	movs	r0, #1
 800c264:	4240      	negs	r0, r0
 800c266:	bd70      	pop	{r4, r5, r6, pc}
 800c268:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d004      	beq.n	800c278 <_raise_r+0x24>
 800c26e:	008a      	lsls	r2, r1, #2
 800c270:	189b      	adds	r3, r3, r2
 800c272:	681a      	ldr	r2, [r3, #0]
 800c274:	2a00      	cmp	r2, #0
 800c276:	d108      	bne.n	800c28a <_raise_r+0x36>
 800c278:	0020      	movs	r0, r4
 800c27a:	f000 f831 	bl	800c2e0 <_getpid_r>
 800c27e:	002a      	movs	r2, r5
 800c280:	0001      	movs	r1, r0
 800c282:	0020      	movs	r0, r4
 800c284:	f000 f81a 	bl	800c2bc <_kill_r>
 800c288:	e7ed      	b.n	800c266 <_raise_r+0x12>
 800c28a:	2000      	movs	r0, #0
 800c28c:	2a01      	cmp	r2, #1
 800c28e:	d0ea      	beq.n	800c266 <_raise_r+0x12>
 800c290:	1c51      	adds	r1, r2, #1
 800c292:	d103      	bne.n	800c29c <_raise_r+0x48>
 800c294:	2316      	movs	r3, #22
 800c296:	3001      	adds	r0, #1
 800c298:	6023      	str	r3, [r4, #0]
 800c29a:	e7e4      	b.n	800c266 <_raise_r+0x12>
 800c29c:	2400      	movs	r4, #0
 800c29e:	0028      	movs	r0, r5
 800c2a0:	601c      	str	r4, [r3, #0]
 800c2a2:	4790      	blx	r2
 800c2a4:	0020      	movs	r0, r4
 800c2a6:	e7de      	b.n	800c266 <_raise_r+0x12>

0800c2a8 <raise>:
 800c2a8:	b510      	push	{r4, lr}
 800c2aa:	4b03      	ldr	r3, [pc, #12]	; (800c2b8 <raise+0x10>)
 800c2ac:	0001      	movs	r1, r0
 800c2ae:	6818      	ldr	r0, [r3, #0]
 800c2b0:	f7ff ffd0 	bl	800c254 <_raise_r>
 800c2b4:	bd10      	pop	{r4, pc}
 800c2b6:	46c0      	nop			; (mov r8, r8)
 800c2b8:	20000054 	.word	0x20000054

0800c2bc <_kill_r>:
 800c2bc:	2300      	movs	r3, #0
 800c2be:	b570      	push	{r4, r5, r6, lr}
 800c2c0:	4d06      	ldr	r5, [pc, #24]	; (800c2dc <_kill_r+0x20>)
 800c2c2:	0004      	movs	r4, r0
 800c2c4:	0008      	movs	r0, r1
 800c2c6:	0011      	movs	r1, r2
 800c2c8:	602b      	str	r3, [r5, #0]
 800c2ca:	f7f7 fed9 	bl	8004080 <_kill>
 800c2ce:	1c43      	adds	r3, r0, #1
 800c2d0:	d103      	bne.n	800c2da <_kill_r+0x1e>
 800c2d2:	682b      	ldr	r3, [r5, #0]
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	d000      	beq.n	800c2da <_kill_r+0x1e>
 800c2d8:	6023      	str	r3, [r4, #0]
 800c2da:	bd70      	pop	{r4, r5, r6, pc}
 800c2dc:	200009e0 	.word	0x200009e0

0800c2e0 <_getpid_r>:
 800c2e0:	b510      	push	{r4, lr}
 800c2e2:	f7f7 fec7 	bl	8004074 <_getpid>
 800c2e6:	bd10      	pop	{r4, pc}

0800c2e8 <_fstat_r>:
 800c2e8:	2300      	movs	r3, #0
 800c2ea:	b570      	push	{r4, r5, r6, lr}
 800c2ec:	4d06      	ldr	r5, [pc, #24]	; (800c308 <_fstat_r+0x20>)
 800c2ee:	0004      	movs	r4, r0
 800c2f0:	0008      	movs	r0, r1
 800c2f2:	0011      	movs	r1, r2
 800c2f4:	602b      	str	r3, [r5, #0]
 800c2f6:	f7f7 ff22 	bl	800413e <_fstat>
 800c2fa:	1c43      	adds	r3, r0, #1
 800c2fc:	d103      	bne.n	800c306 <_fstat_r+0x1e>
 800c2fe:	682b      	ldr	r3, [r5, #0]
 800c300:	2b00      	cmp	r3, #0
 800c302:	d000      	beq.n	800c306 <_fstat_r+0x1e>
 800c304:	6023      	str	r3, [r4, #0]
 800c306:	bd70      	pop	{r4, r5, r6, pc}
 800c308:	200009e0 	.word	0x200009e0

0800c30c <_isatty_r>:
 800c30c:	2300      	movs	r3, #0
 800c30e:	b570      	push	{r4, r5, r6, lr}
 800c310:	4d06      	ldr	r5, [pc, #24]	; (800c32c <_isatty_r+0x20>)
 800c312:	0004      	movs	r4, r0
 800c314:	0008      	movs	r0, r1
 800c316:	602b      	str	r3, [r5, #0]
 800c318:	f7f7 ff1f 	bl	800415a <_isatty>
 800c31c:	1c43      	adds	r3, r0, #1
 800c31e:	d103      	bne.n	800c328 <_isatty_r+0x1c>
 800c320:	682b      	ldr	r3, [r5, #0]
 800c322:	2b00      	cmp	r3, #0
 800c324:	d000      	beq.n	800c328 <_isatty_r+0x1c>
 800c326:	6023      	str	r3, [r4, #0]
 800c328:	bd70      	pop	{r4, r5, r6, pc}
 800c32a:	46c0      	nop			; (mov r8, r8)
 800c32c:	200009e0 	.word	0x200009e0

0800c330 <_init>:
 800c330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c332:	46c0      	nop			; (mov r8, r8)
 800c334:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c336:	bc08      	pop	{r3}
 800c338:	469e      	mov	lr, r3
 800c33a:	4770      	bx	lr

0800c33c <_fini>:
 800c33c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c33e:	46c0      	nop			; (mov r8, r8)
 800c340:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c342:	bc08      	pop	{r3}
 800c344:	469e      	mov	lr, r3
 800c346:	4770      	bx	lr
