#ifndef __STATION_SDIO_H
#define __STATION_SDIO_H
#define STATION_SDIO_BASE_ADDR 0x05000000
#define STATION_SDIO_MTP_WIDTH 524288
#define STATION_SDIO_MTP_WIDTH_IN_BYTE 65536
#define STATION_SDIO_MTP_OFFSET 0x00000000
#define STATION_SDIO_MTP_ADDR 0x05000000
#define STATION_SDIO_MTP_TIME_CONFIG_WIDTH 64
#define STATION_SDIO_MTP_TIME_CONFIG_WIDTH_IN_BYTE 8
#define STATION_SDIO_MTP_TIME_CONFIG_OFFSET__DEPTH_0 0x00010000
#define STATION_SDIO_MTP_TIME_CONFIG_ADDR__DEPTH_0 0x05010000
#define STATION_SDIO_MTP_TIME_CONFIG_OFFSET__DEPTH_1 0x00010008
#define STATION_SDIO_MTP_TIME_CONFIG_ADDR__DEPTH_1 0x05010008
#define STATION_SDIO_MTP_TIME_CONFIG_OFFSET__DEPTH_2 0x00010010
#define STATION_SDIO_MTP_TIME_CONFIG_ADDR__DEPTH_2 0x05010010
#define STATION_SDIO_MTP_TIME_CONFIG_OFFSET__DEPTH_3 0x00010018
#define STATION_SDIO_MTP_TIME_CONFIG_ADDR__DEPTH_3 0x05010018
#define STATION_SDIO_MTP_MARGIN_CONFIG_WIDTH 32
#define STATION_SDIO_MTP_MARGIN_CONFIG_WIDTH_IN_BYTE 4
#define STATION_SDIO_MTP_MARGIN_CONFIG_OFFSET 0x00010020
#define STATION_SDIO_MTP_MARGIN_CONFIG_ADDR 0x05010020
#define STATION_SDIO_MTP_SEC_CONFIG_WIDTH 32
#define STATION_SDIO_MTP_SEC_CONFIG_WIDTH_IN_BYTE 4
#define STATION_SDIO_MTP_SEC_CONFIG_OFFSET 0x00010028
#define STATION_SDIO_MTP_SEC_CONFIG_ADDR 0x05010028
#define STATION_SDIO_MTP_DEEP_STANDBY_WIDTH 2
#define STATION_SDIO_MTP_DEEP_STANDBY_WIDTH_IN_BYTE 1
#define STATION_SDIO_MTP_DEEP_STANDBY_OFFSET 0x00010030
#define STATION_SDIO_MTP_DEEP_STANDBY_ADDR 0x05010030
#define STATION_SDIO_MTP_SEC_ERASE_WIDTH 2
#define STATION_SDIO_MTP_SEC_ERASE_WIDTH_IN_BYTE 1
#define STATION_SDIO_MTP_SEC_ERASE_OFFSET 0x00010038
#define STATION_SDIO_MTP_SEC_ERASE_ADDR 0x05010038
#define STATION_SDIO_MTP_CHIP_ERASE_WIDTH 2
#define STATION_SDIO_MTP_CHIP_ERASE_WIDTH_IN_BYTE 1
#define STATION_SDIO_MTP_CHIP_ERASE_OFFSET 0x00010040
#define STATION_SDIO_MTP_CHIP_ERASE_ADDR 0x05010040
#define STATION_SDIO_MTP_SEL_COL_STRESS_WIDTH 2
#define STATION_SDIO_MTP_SEL_COL_STRESS_WIDTH_IN_BYTE 1
#define STATION_SDIO_MTP_SEL_COL_STRESS_OFFSET 0x00010048
#define STATION_SDIO_MTP_SEL_COL_STRESS_ADDR 0x05010048
#define STATION_SDIO_MTP_PSE_MODE_WIDTH 1
#define STATION_SDIO_MTP_PSE_MODE_WIDTH_IN_BYTE 1
#define STATION_SDIO_MTP_PSE_MODE_OFFSET 0x00010050
#define STATION_SDIO_MTP_PSE_MODE_ADDR 0x05010050
#define STATION_SDIO_MTP_IDLE_WIDTH 1
#define STATION_SDIO_MTP_IDLE_WIDTH_IN_BYTE 1
#define STATION_SDIO_MTP_IDLE_OFFSET 0x00010058
#define STATION_SDIO_MTP_IDLE_ADDR 0x05010058


#ifdef USE_STATION_ENUM_ARRAY
enum station_sdio_addr_enum {
  station_sdio_mtp_addr_enum = 0x05000000,
  station_sdio_mtp_time_config_addr__depth_0_enum = 0x05010000,
  station_sdio_mtp_time_config_addr__depth_1_enum = 0x05010008,
  station_sdio_mtp_time_config_addr__depth_2_enum = 0x05010010,
  station_sdio_mtp_time_config_addr__depth_3_enum = 0x05010018,
  station_sdio_mtp_margin_config_addr_enum = 0x05010020,
  station_sdio_mtp_sec_config_addr_enum = 0x05010028,
  station_sdio_mtp_deep_standby_addr_enum = 0x05010030,
  station_sdio_mtp_sec_erase_addr_enum = 0x05010038,
  station_sdio_mtp_chip_erase_addr_enum = 0x05010040,
  station_sdio_mtp_sel_col_stress_addr_enum = 0x05010048,
  station_sdio_mtp_pse_mode_addr_enum = 0x05010050,
  station_sdio_mtp_idle_addr_enum = 0x05010058};
static char station_sdio_addr_name_array[13][128] = {
  "STATION_SDIO_MTP_ADDR_ENUM",
  "STATION_SDIO_MTP_TIME_CONFIG_ADDR__DEPTH_0_ENUM",
  "STATION_SDIO_MTP_TIME_CONFIG_ADDR__DEPTH_1_ENUM",
  "STATION_SDIO_MTP_TIME_CONFIG_ADDR__DEPTH_2_ENUM",
  "STATION_SDIO_MTP_TIME_CONFIG_ADDR__DEPTH_3_ENUM",
  "STATION_SDIO_MTP_MARGIN_CONFIG_ADDR_ENUM",
  "STATION_SDIO_MTP_SEC_CONFIG_ADDR_ENUM",
  "STATION_SDIO_MTP_DEEP_STANDBY_ADDR_ENUM",
  "STATION_SDIO_MTP_SEC_ERASE_ADDR_ENUM",
  "STATION_SDIO_MTP_CHIP_ERASE_ADDR_ENUM",
  "STATION_SDIO_MTP_SEL_COL_STRESS_ADDR_ENUM",
  "STATION_SDIO_MTP_PSE_MODE_ADDR_ENUM",
  "STATION_SDIO_MTP_IDLE_ADDR_ENUM"};
static uint64_t station_sdio_addr_array[13] = {
  0x05000000,
  0x05010000,
  0x05010008,
  0x05010010,
  0x05010018,
  0x05010020,
  0x05010028,
  0x05010030,
  0x05010038,
  0x05010040,
  0x05010048,
  0x05010050,
  0x05010058};
#endif

#endif
