module tf(input t, reset, clk, output reg q);
always@(posedge clk, negedge reset)
if (~reset)
	q <= 0;
else
	case(t)
		0: q <= q;
		1: q <= !q;
	endcase
endmodule
