Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Dec 01 19:21:25 2022
| Host         : DESKTOP-G71MN7O running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file BCD_7Seg_control_sets_placed.rpt
| Design       : BCD_7Seg
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              57 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+---------------+-----------------------+------------------+----------------+
|      Clock Signal      | Enable Signal |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+------------------------+---------------+-----------------------+------------------+----------------+
|  clk_16khz             |               |                       |                1 |              2 |
|  clk_1hz               |               | clickcount[3]_i_1_n_0 |                1 |              4 |
|  fourth_reg[3]_i_2_n_0 |               |                       |                4 |             16 |
|  clk_IBUF_BUFG         |               |                       |               12 |             39 |
+------------------------+---------------+-----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


