
*** Running vivado
    with args -log finn_design_MVAU_hls_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source finn_design_MVAU_hls_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source finn_design_MVAU_hls_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ug_lab/finn/finn-rtllib/memstream'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_0_nwarn1of'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_0_m4tsajpn'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_1_ce0phr1n'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_xb56_y14'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_2_md_geplu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_0__m9uugb_'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_3_d7gay76z'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_fegyvytd'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_4_z2phmwkt'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_0_4ucdkcbi/project_MVAU_hls_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_5_v0u59d5q'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_2eop8rfu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_6_08mvw34m'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingMaxPool_hls_0_9fxgdm82/project_StreamingMaxPool_hls_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_7_cc_qe40p'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_1_zfv65kux'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_8_i8h3cc93'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_exbgsvmw'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_9_g39pvxnr'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_93_d4s_i'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_10_v_an4hwg'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_4_uq_dcmmv'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_11_n9hqx_9q'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_1_4z9tob4g/project_MVAU_hls_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_12_3bg1zlmb'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_5_gxxih1y7'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_13_ysxez98f'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingMaxPool_hls_1_5u5657md/project_StreamingMaxPool_hls_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_14_v1tc3b4o'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_2_l3u0ieyj'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_15_n066kz74'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_6_rmh661_y'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_16_tq29gxt1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_zj9rsa76'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_17_0r5o755y'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_7_v8az255t'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_18_0p7kylb4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_2_f4g_g298/project_MVAU_hls_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_19_3mz5jxq9'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_8_arjoxkaz'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_20_sjken06n'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingMaxPool_hls_2_ma79cjy7/project_StreamingMaxPool_hls_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_21_fk_wu8kg'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_3_awquvonm'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_22_s1qyqruq'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_9_1ak4tvi0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_23_sar4u60w'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_3_kgxam4t7'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_24_t5ax6bpu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_10_q6chrc9m'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_25_9iwrc41r'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_3_3x5e4_l0/project_MVAU_hls_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_26_i1thacc5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_11_5g7eb0n5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_27_a4j1sl04'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingMaxPool_hls_3_t0395dtr/project_StreamingMaxPool_hls_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_28_68ew_70i'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_4_qwowe7as'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_29_movoptca'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_12_emcgwqz8'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_30_mbzs867v'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_4_bj9ztzhu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_31_do5uzo8p'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_13_rcbhwr8r'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_32_9simff0k'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_4_bf8hvydk/project_MVAU_hls_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_33_wzqr9_0f'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_14_ujar58mh'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_34_v4q_8w0b'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingMaxPool_hls_4_wjfji4l7/project_StreamingMaxPool_hls_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_35_rm7qjnsx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_5_fe9ourd6'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_36_xnwbg58o'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_15_fh06umud'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_37_b9s3au7x'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_5_ojizvlo5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_38_exe95kjt'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_16_jlddzc49'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_39_iobks8ch'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_5_z_abwm0r/project_MVAU_hls_5/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_40_o2rinf8o'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_17_uwet2jtm'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_41_bg5j4_on'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_6_0n5o4tx5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_42_aei_pg0x'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_18_kdka0bt_'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_43_3nonuy78'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_6_ipt78yet'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_44_yw00fymr'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_19_cel8waiz'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_45_lh8rqd51'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_6_4xmley2e/project_MVAU_hls_6/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_46_j235m_9j'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_7_qsx_7bko/project_MVAU_hls_7/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_47__66qt0z7'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_20_liukhrfo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_48_fbubumj8'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_7_kvaz2c7r'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_49_e1jambqq'.
INFO: [Common 17-14] Message 'IP_Flow 19-1700' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: finn_design_MVAU_hls_0_0
Command: synth_design -top finn_design_MVAU_hls_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 764719
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1969.375 ; gain = 371.699 ; free physical = 485 ; free virtual = 4983
Synthesis current peak Physical Memory [PSS] (MB): peak = 1156.682; parent = 1035.307; children = 121.375
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2941.703; parent = 1969.379; children = 972.324
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'finn_design_MVAU_hls_0_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/synth/finn_design_MVAU_hls_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_0_4ucdkcbi/project_MVAU_hls_0/sol1/impl/ip/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_0_4ucdkcbi/project_MVAU_hls_0/sol1/impl/ip/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_0_4ucdkcbi/project_MVAU_hls_0/sol1/impl/ip/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_0_4ucdkcbi/project_MVAU_hls_0/sol1/impl/ip/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_0_4ucdkcbi/project_MVAU_hls_0/sol1/impl/ip/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_0_4ucdkcbi/project_MVAU_hls_0/sol1/impl/ip/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_0_4ucdkcbi/project_MVAU_hls_0/sol1/impl/ip/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.dat' is read successfully [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_0_mux_32_72_1_1' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_mux_32_72_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_0_mux_32_72_1_1' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_mux_32_72_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_0_mul_8ns_8s_16_1_1' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_mul_8ns_8s_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_0_mul_8ns_8s_16_1_1' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_mul_8ns_8s_16_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_0_mac_muladd_8ns_8s_19s_19_4_1' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_mac_muladd_8ns_8s_19s_19_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_0_mac_muladd_8ns_8s_19s_19_4_1_DSP48_2' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_mac_muladd_8ns_8s_19s_19_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_0_mac_muladd_8ns_8s_19s_19_4_1_DSP48_2' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_mac_muladd_8ns_8s_19s_19_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_0_mac_muladd_8ns_8s_19s_19_4_1' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_mac_muladd_8ns_8s_19s_19_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_0_flow_control_loop_pipe_sequential_init' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_0_flow_control_loop_pipe_sequential_init' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v:10]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_0_regslice_both' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_0_regslice_both' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_0_regslice_both__parameterized0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_0_regslice_both__parameterized0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_MVAU_hls_0_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/synth/finn_design_MVAU_hls_0_0.v:53]
WARNING: [Synth 8-7129] Port rst in module MVAU_hls_0_mac_muladd_8ns_8s_19s_19_4_1_DSP48_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2043.344 ; gain = 445.668 ; free physical = 428 ; free virtual = 3315
Synthesis current peak Physical Memory [PSS] (MB): peak = 1156.682; parent = 1035.307; children = 121.375
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3015.672; parent = 2043.348; children = 972.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2061.156 ; gain = 463.480 ; free physical = 361 ; free virtual = 2974
Synthesis current peak Physical Memory [PSS] (MB): peak = 1156.682; parent = 1035.307; children = 121.375
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3033.484; parent = 2061.160; children = 972.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2061.156 ; gain = 463.480 ; free physical = 344 ; free virtual = 2955
Synthesis current peak Physical Memory [PSS] (MB): peak = 1156.682; parent = 1035.307; children = 121.375
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3033.484; parent = 2061.160; children = 972.324
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2061.156 ; gain = 0.000 ; free physical = 308 ; free virtual = 2858
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/constraints/MVAU_hls_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/constraints/MVAU_hls_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_MVAU_hls_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_MVAU_hls_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2218.906 ; gain = 0.000 ; free physical = 259 ; free virtual = 2294
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2218.906 ; gain = 0.000 ; free physical = 269 ; free virtual = 2281
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2218.906 ; gain = 621.230 ; free physical = 1348 ; free virtual = 3570
Synthesis current peak Physical Memory [PSS] (MB): peak = 1156.682; parent = 1035.307; children = 121.375
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3191.234; parent = 2218.910; children = 972.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2218.906 ; gain = 621.230 ; free physical = 1362 ; free virtual = 3584
Synthesis current peak Physical Memory [PSS] (MB): peak = 1156.682; parent = 1035.307; children = 121.375
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3191.234; parent = 2218.910; children = 972.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_MVAU_hls_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2218.906 ; gain = 621.230 ; free physical = 1453 ; free virtual = 3677
Synthesis current peak Physical Memory [PSS] (MB): peak = 1156.682; parent = 1035.307; children = 121.375
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3191.234; parent = 2218.910; children = 972.324
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_2_reg_987_pp0_iter4_reg_reg' and it is trimmed from '32' to '3' bits. [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v:799]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_2_reg_987_pp0_iter3_reg_reg' and it is trimmed from '32' to '3' bits. [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v:789]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_2_reg_987_pp0_iter2_reg_reg' and it is trimmed from '32' to '3' bits. [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v:775]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_2_reg_987_pp0_iter1_reg_reg' and it is trimmed from '32' to '3' bits. [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v:761]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_2_reg_987_reg' and it is trimmed from '32' to '3' bits. [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v:745]
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter2_fsm_reg' in module 'MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter3_fsm_reg' in module 'MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter4_fsm_reg' in module 'MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter5_fsm_reg' in module 'MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter6_fsm_reg' in module 'MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter7_fsm_reg' in module 'MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter2_fsm_reg' in module 'MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                               01 |                               01
  ap_ST_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter3_fsm_reg' in module 'MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                               01 |                               01
  ap_ST_iter4_fsm_state5 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter4_fsm_reg' in module 'MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter7_fsm_state0 |                               01 |                               01
  ap_ST_iter7_fsm_state8 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter7_fsm_reg' in module 'MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
  ap_ST_iter5_fsm_state6 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter5_fsm_reg' in module 'MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
  ap_ST_iter6_fsm_state7 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter6_fsm_reg' in module 'MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2218.906 ; gain = 621.230 ; free physical = 1879 ; free virtual = 4146
Synthesis current peak Physical Memory [PSS] (MB): peak = 1156.682; parent = 1035.307; children = 121.375
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3191.234; parent = 2218.910; children = 972.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   22 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 1     
	   3 Input   19 Bit       Adders := 1     
	   5 Input    3 Bit       Adders := 1     
	   3 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               72 Bit    Registers := 8     
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 7     
	               17 Bit    Registers := 1     
	               14 Bit    Registers := 10    
	               13 Bit    Registers := 4     
	                8 Bit    Registers := 31    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input   72 Bit        Muxes := 5     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 2     
	   9 Input   14 Bit        Muxes := 5     
	   9 Input   13 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 7     
	   2 Input    2 Bit        Muxes := 23    
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_19s_19_4_1_U10/MVAU_hls_0_mac_muladd_8ns_8s_19s_19_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_mac_muladd_8ns_8s_19s_19_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_17s_18_4_1_U8/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U7/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U7/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_17s_18_4_1_U9/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U6/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U6/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U5/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U5/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U7/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U6/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U5/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U7/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U6/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U5/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_17s_18_4_1_U9/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '18' bits. [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_17s_18_4_1_U8/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '18' bits. [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_17s_18_4_1_U9/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '18' bits. [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_17s_18_4_1_U8/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '18' bits. [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_19s_19_4_1_U10/MVAU_hls_0_mac_muladd_8ns_8s_19s_19_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '19' bits. [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_mac_muladd_8ns_8s_19s_19_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_19s_19_4_1_U10/MVAU_hls_0_mac_muladd_8ns_8s_19s_19_4_1_DSP48_2_U/a_reg_reg' and it is trimmed from '25' to '19' bits. [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1baf/hdl/verilog/MVAU_hls_0_mac_muladd_8ns_8s_19s_19_4_1.v:31]
DSP Report: Generating DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_19s_19_4_1_U10/MVAU_hls_0_mac_muladd_8ns_8s_19s_19_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (0 or C)+(A''*B'')'.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_19s_19_4_1_U10/MVAU_hls_0_mac_muladd_8ns_8s_19s_19_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_19s_19_4_1_U10/MVAU_hls_0_mac_muladd_8ns_8s_19s_19_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_19s_19_4_1_U10/MVAU_hls_0_mac_muladd_8ns_8s_19s_19_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_19s_19_4_1_U10/MVAU_hls_0_mac_muladd_8ns_8s_19s_19_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_19s_19_4_1_U10/MVAU_hls_0_mac_muladd_8ns_8s_19s_19_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_19s_19_4_1_U10/MVAU_hls_0_mac_muladd_8ns_8s_19s_19_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_19s_19_4_1_U10/MVAU_hls_0_mac_muladd_8ns_8s_19s_19_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_19s_19_4_1_U10/MVAU_hls_0_mac_muladd_8ns_8s_19s_19_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_19s_19_4_1_U10/MVAU_hls_0_mac_muladd_8ns_8s_19s_19_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_19s_19_4_1_U10/MVAU_hls_0_mac_muladd_8ns_8s_19s_19_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_19s_19_4_1_U10/MVAU_hls_0_mac_muladd_8ns_8s_19s_19_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_19s_19_4_1_U10/MVAU_hls_0_mac_muladd_8ns_8s_19s_19_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_19s_19_4_1_U10/MVAU_hls_0_mac_muladd_8ns_8s_19s_19_4_1_DSP48_2_U/p is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_19s_19_4_1_U10/MVAU_hls_0_mac_muladd_8ns_8s_19s_19_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_19s_19_4_1_U10/MVAU_hls_0_mac_muladd_8ns_8s_19s_19_4_1_DSP48_2_U/p is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_19s_19_4_1_U10/MVAU_hls_0_mac_muladd_8ns_8s_19s_19_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_19s_19_4_1_U10/MVAU_hls_0_mac_muladd_8ns_8s_19s_19_4_1_DSP48_2_U/m is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_19s_19_4_1_U10/MVAU_hls_0_mac_muladd_8ns_8s_19s_19_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mul_8ns_8s_16_1_1_U4/dout, operation Mode is: A''*B''.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/local_temp_V_13_reg_1046_pp0_iter1_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mul_8ns_8s_16_1_1_U4/dout.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/local_temp_V_13_reg_1046_pp0_iter2_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mul_8ns_8s_16_1_1_U4/dout.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mul_8ns_8s_16_1_1_U4/dout is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mul_8ns_8s_16_1_1_U4/dout.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mul_8ns_8s_16_1_1_U4/dout is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mul_8ns_8s_16_1_1_U4/dout.
DSP Report: operator grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mul_8ns_8s_16_1_1_U4/dout is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mul_8ns_8s_16_1_1_U4/dout.
DSP Report: Generating DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U6/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U6/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U6/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U6/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U6/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U6/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U6/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U6/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U6/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U6/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U6/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U6/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U6/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U6/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U6/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U6/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/m is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U6/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_17s_18_4_1_U9/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_17s_18_4_1_U9/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_17s_18_4_1_U9/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_17s_18_4_1_U9/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_17s_18_4_1_U9/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_17s_18_4_1_U9/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_17s_18_4_1_U9/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_17s_18_4_1_U9/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_17s_18_4_1_U9/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_17s_18_4_1_U9/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_17s_18_4_1_U9/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_17s_18_4_1_U9/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_17s_18_4_1_U9/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_17s_18_4_1_U9/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1_U/p is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_17s_18_4_1_U9/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_17s_18_4_1_U9/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1_U/m is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_17s_18_4_1_U9/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mul_8ns_8s_16_1_1_U3/dout, operation Mode is: A''*B''.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/local_temp_V_11_reg_1036_pp0_iter1_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mul_8ns_8s_16_1_1_U3/dout.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/local_temp_V_11_reg_1036_pp0_iter2_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mul_8ns_8s_16_1_1_U3/dout.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mul_8ns_8s_16_1_1_U3/dout is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mul_8ns_8s_16_1_1_U3/dout.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mul_8ns_8s_16_1_1_U3/dout is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mul_8ns_8s_16_1_1_U3/dout.
DSP Report: operator grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mul_8ns_8s_16_1_1_U3/dout is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mul_8ns_8s_16_1_1_U3/dout.
DSP Report: Generating DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U5/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U5/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U5/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U5/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U5/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U5/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U5/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U5/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U5/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U5/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U5/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U5/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U5/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U5/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U5/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U5/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/m is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U5/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mul_8ns_8s_16_1_1_U2/dout, operation Mode is: A''*B''.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/local_temp_V_9_reg_1026_pp0_iter1_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mul_8ns_8s_16_1_1_U2/dout.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/local_temp_V_9_reg_1026_pp0_iter2_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mul_8ns_8s_16_1_1_U2/dout.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mul_8ns_8s_16_1_1_U2/dout is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mul_8ns_8s_16_1_1_U2/dout.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mul_8ns_8s_16_1_1_U2/dout is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mul_8ns_8s_16_1_1_U2/dout.
DSP Report: operator grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mul_8ns_8s_16_1_1_U2/dout is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mul_8ns_8s_16_1_1_U2/dout.
DSP Report: Generating DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U7/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U7/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U7/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U7/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U7/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U7/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U7/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U7/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U7/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U7/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U7/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U7/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U7/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U7/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U7/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U7/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/m is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_16s_17_4_1_U7/MVAU_hls_0_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_17s_18_4_1_U8/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_17s_18_4_1_U8/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_17s_18_4_1_U8/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_17s_18_4_1_U8/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_17s_18_4_1_U8/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_17s_18_4_1_U8/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_17s_18_4_1_U8/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_17s_18_4_1_U8/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_17s_18_4_1_U8/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_17s_18_4_1_U8/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_17s_18_4_1_U8/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_17s_18_4_1_U8/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_17s_18_4_1_U8/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_17s_18_4_1_U8/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1_U/p is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_17s_18_4_1_U8/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_17s_18_4_1_U8/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1_U/m is absorbed into DSP grp_Matrix_Vector_Activate_Stream_Batch_fu_44/mac_muladd_8ns_8s_17s_18_4_1_U8/MVAU_hls_0_mac_muladd_8ns_8s_17s_18_4_1_DSP48_1_U/p_reg_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 2218.906 ; gain = 621.230 ; free physical = 630 ; free virtual = 3089
Synthesis current peak Physical Memory [PSS] (MB): peak = 1156.682; parent = 1035.307; children = 121.375
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3191.234; parent = 2218.910; children = 972.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MVAU_hls_0  | (0 or C)+(A''*B'')' | 19     | 9      | 19     | -      | 19     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|MVAU_hls_0  | A''*B''             | 9      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MVAU_hls_0  | (C+(A''*B'')')'     | 17     | 9      | 16     | -      | 17     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|MVAU_hls_0  | (C+(A''*B'')')'     | 18     | 9      | 17     | -      | 18     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|MVAU_hls_0  | A''*B''             | 9      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MVAU_hls_0  | (C+(A''*B'')')'     | 9      | 9      | 16     | -      | 17     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|MVAU_hls_0  | A''*B''             | 9      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MVAU_hls_0  | (C+(A''*B'')')'     | 17     | 9      | 16     | -      | 17     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|MVAU_hls_0  | (C+(A''*B'')')'     | 18     | 9      | 17     | -      | 18     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 2218.906 ; gain = 621.230 ; free physical = 1363 ; free virtual = 3939
Synthesis current peak Physical Memory [PSS] (MB): peak = 1255.548; parent = 1142.416; children = 121.375
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3191.234; parent = 2218.910; children = 972.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 2218.906 ; gain = 621.230 ; free physical = 13356 ; free virtual = 16092
Synthesis current peak Physical Memory [PSS] (MB): peak = 1298.475; parent = 1185.344; children = 121.375
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3191.234; parent = 2218.910; children = 972.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 2218.906 ; gain = 621.230 ; free physical = 13218 ; free virtual = 15972
Synthesis current peak Physical Memory [PSS] (MB): peak = 1298.666; parent = 1185.535; children = 121.375
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3191.234; parent = 2218.910; children = 972.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 2218.906 ; gain = 621.230 ; free physical = 11787 ; free virtual = 14782
Synthesis current peak Physical Memory [PSS] (MB): peak = 1298.666; parent = 1185.535; children = 121.375
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3191.234; parent = 2218.910; children = 972.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 2218.906 ; gain = 621.230 ; free physical = 11771 ; free virtual = 14766
Synthesis current peak Physical Memory [PSS] (MB): peak = 1298.666; parent = 1185.535; children = 121.375
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3191.234; parent = 2218.910; children = 972.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 2218.906 ; gain = 621.230 ; free physical = 11769 ; free virtual = 14748
Synthesis current peak Physical Memory [PSS] (MB): peak = 1298.666; parent = 1185.535; children = 121.375
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3191.234; parent = 2218.910; children = 972.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 2218.906 ; gain = 621.230 ; free physical = 11707 ; free virtual = 14686
Synthesis current peak Physical Memory [PSS] (MB): peak = 1298.666; parent = 1185.535; children = 121.375
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3191.234; parent = 2218.910; children = 972.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 2218.906 ; gain = 621.230 ; free physical = 11629 ; free virtual = 14612
Synthesis current peak Physical Memory [PSS] (MB): peak = 1298.666; parent = 1185.535; children = 121.375
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3191.234; parent = 2218.910; children = 972.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 2218.906 ; gain = 621.230 ; free physical = 11603 ; free virtual = 14588
Synthesis current peak Physical Memory [PSS] (MB): peak = 1298.666; parent = 1185.535; children = 121.375
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3191.234; parent = 2218.910; children = 972.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MVAU_hls_0  | (C+(A''*B'')')' | 8      | 18     | 48     | -      | 17     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|MVAU_hls_0  | (C+(A''*B'')')' | 8      | 18     | 48     | -      | 17     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|MVAU_hls_0  | (C+(A''*B'')')' | 8      | 18     | 48     | -      | 17     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|MVAU_hls_0  | (C+(A''*B'')')' | 8      | 18     | 48     | -      | 18     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|MVAU_hls_0  | (C+(A''*B'')')' | 8      | 18     | 48     | -      | 18     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|MVAU_hls_0  | Dynamic         | -      | -      | -      | -      | 19     | -    | -    | -    | -    | -     | 1    | 1    | 
|MVAU_hls_0  | A''*B''         | 8      | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MVAU_hls_0  | A''*B''         | 8      | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MVAU_hls_0  | A''*B''         | 8      | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    53|
|2     |DSP48E1 |     9|
|4     |LUT1    |    10|
|5     |LUT2    |    52|
|6     |LUT3    |   348|
|7     |LUT4    |   151|
|8     |LUT5    |   104|
|9     |LUT6    |   113|
|10    |FDRE    |   998|
|11    |FDSE    |    12|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 2218.906 ; gain = 621.230 ; free physical = 11633 ; free virtual = 14618
Synthesis current peak Physical Memory [PSS] (MB): peak = 1298.666; parent = 1185.535; children = 121.375
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3191.234; parent = 2218.910; children = 972.324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:37 . Memory (MB): peak = 2218.906 ; gain = 463.480 ; free physical = 11550 ; free virtual = 14537
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 2218.906 ; gain = 621.230 ; free physical = 11479 ; free virtual = 14466
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2218.906 ; gain = 0.000 ; free physical = 11455 ; free virtual = 14445
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2218.906 ; gain = 0.000 ; free physical = 11089 ; free virtual = 14078
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 24bb8f43
INFO: [Common 17-83] Releasing license: Synthesis
185 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 2218.906 ; gain = 952.824 ; free physical = 11135 ; free virtual = 14126
INFO: [Common 17-1381] The checkpoint '/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_MVAU_hls_0_0_synth_1/finn_design_MVAU_hls_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP finn_design_MVAU_hls_0_0, cache-ID = e797751937540cfd
INFO: [Coretcl 2-1174] Renamed 28 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_MVAU_hls_0_0_synth_1/finn_design_MVAU_hls_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file finn_design_MVAU_hls_0_0_utilization_synth.rpt -pb finn_design_MVAU_hls_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 16 18:37:56 2026...
