{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 20 14:50:47 2025 " "Info: Processing started: Thu Nov 20 14:50:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ctrl_unit_rv32i -c ctrl_unit_rv32i --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ctrl_unit_rv32i -c ctrl_unit_rv32i --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "opcode\[1\] cu_loadtype\[0\] 11.828 ns Longest " "Info: Longest tpd from source pin \"opcode\[1\]\" to destination pin \"cu_loadtype\[0\]\" is 11.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns opcode\[1\] 1 PIN PIN_A8 9 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A8; Fanout = 9; PIN Node = 'opcode\[1\]'" {  } { { "d:/apps/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus/bin/TimingClosureFloorplan.fld" "" "" { opcode[1] } "NODE_NAME" } } { "ctrl_unit_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/1_Lab/Tugas_1/ctrl_unit_rv32i.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.635 ns) + CELL(0.346 ns) 5.838 ns WideOr10~1 2 COMB LCCOMB_X35_Y18_N2 6 " "Info: 2: + IC(4.635 ns) + CELL(0.346 ns) = 5.838 ns; Loc. = LCCOMB_X35_Y18_N2; Fanout = 6; COMB Node = 'WideOr10~1'" {  } { { "d:/apps/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus/bin/TimingClosureFloorplan.fld" "" "4.981 ns" { opcode[1] WideOr10~1 } "NODE_NAME" } } { "ctrl_unit_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/1_Lab/Tugas_1/ctrl_unit_rv32i.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.378 ns) 7.597 ns cu_loadtype~0 3 COMB LCCOMB_X18_Y16_N16 1 " "Info: 3: + IC(1.381 ns) + CELL(0.378 ns) = 7.597 ns; Loc. = LCCOMB_X18_Y16_N16; Fanout = 1; COMB Node = 'cu_loadtype~0'" {  } { { "d:/apps/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus/bin/TimingClosureFloorplan.fld" "" "1.759 ns" { WideOr10~1 cu_loadtype~0 } "NODE_NAME" } } { "ctrl_unit_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/1_Lab/Tugas_1/ctrl_unit_rv32i.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.249 ns) + CELL(1.982 ns) 11.828 ns cu_loadtype\[0\] 4 PIN PIN_AB7 0 " "Info: 4: + IC(2.249 ns) + CELL(1.982 ns) = 11.828 ns; Loc. = PIN_AB7; Fanout = 0; PIN Node = 'cu_loadtype\[0\]'" {  } { { "d:/apps/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus/bin/TimingClosureFloorplan.fld" "" "4.231 ns" { cu_loadtype~0 cu_loadtype[0] } "NODE_NAME" } } { "ctrl_unit_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/1_Lab/Tugas_1/ctrl_unit_rv32i.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.563 ns ( 30.12 % ) " "Info: Total cell delay = 3.563 ns ( 30.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.265 ns ( 69.88 % ) " "Info: Total interconnect delay = 8.265 ns ( 69.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartus/bin/TimingClosureFloorplan.fld" "" "11.828 ns" { opcode[1] WideOr10~1 cu_loadtype~0 cu_loadtype[0] } "NODE_NAME" } } { "d:/apps/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartus/bin/Technology_Viewer.qrui" "11.828 ns" { opcode[1] {} opcode[1]~combout {} WideOr10~1 {} cu_loadtype~0 {} cu_loadtype[0] {} } { 0.000ns 0.000ns 4.635ns 1.381ns 2.249ns } { 0.000ns 0.857ns 0.346ns 0.378ns 1.982ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 20 14:50:48 2025 " "Info: Processing ended: Thu Nov 20 14:50:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
