Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Apr 17 17:35:37 2018
| Host         : ECTET-1360-04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.214        0.000                      0                 4133        0.019        0.000                      0                 4133        9.020        0.000                       0                  1718  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         13.214        0.000                      0                 3731        0.019        0.000                      0                 3731        9.020        0.000                       0                  1718  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              14.773        0.000                      0                  402        0.623        0.000                      0                  402  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.214ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg7_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.136ns  (logic 1.706ns (27.803%)  route 4.430ns (72.197%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.203     5.609    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X4Y58          LUT5 (Prop_lut5_I1_O)        0.124     5.733 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           1.050     6.783    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X7Y59          LUT4 (Prop_lut4_I1_O)        0.124     6.907 r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg1[3]_i_2/O
                         net (fo=50, routed)          1.575     8.482    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.606 r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg7[7]_i_1/O
                         net (fo=8, routed)           0.602     9.209    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg7[7]
    SLICE_X13Y44         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg7_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        1.507    22.700    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y44         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg7_reg[0]/C
                         clock pessimism              0.230    22.930    
                         clock uncertainty           -0.302    22.628    
    SLICE_X13Y44         FDRE (Setup_fdre_C_CE)      -0.205    22.423    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg7_reg[0]
  -------------------------------------------------------------------
                         required time                         22.423    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                 13.214    

Slack (MET) :             13.214ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg7_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.136ns  (logic 1.706ns (27.803%)  route 4.430ns (72.197%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.203     5.609    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X4Y58          LUT5 (Prop_lut5_I1_O)        0.124     5.733 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           1.050     6.783    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X7Y59          LUT4 (Prop_lut4_I1_O)        0.124     6.907 r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg1[3]_i_2/O
                         net (fo=50, routed)          1.575     8.482    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.606 r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg7[7]_i_1/O
                         net (fo=8, routed)           0.602     9.209    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg7[7]
    SLICE_X13Y44         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg7_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        1.507    22.700    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y44         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg7_reg[1]/C
                         clock pessimism              0.230    22.930    
                         clock uncertainty           -0.302    22.628    
    SLICE_X13Y44         FDRE (Setup_fdre_C_CE)      -0.205    22.423    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg7_reg[1]
  -------------------------------------------------------------------
                         required time                         22.423    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                 13.214    

Slack (MET) :             13.214ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg7_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.136ns  (logic 1.706ns (27.803%)  route 4.430ns (72.197%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.203     5.609    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X4Y58          LUT5 (Prop_lut5_I1_O)        0.124     5.733 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           1.050     6.783    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X7Y59          LUT4 (Prop_lut4_I1_O)        0.124     6.907 r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg1[3]_i_2/O
                         net (fo=50, routed)          1.575     8.482    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.606 r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg7[7]_i_1/O
                         net (fo=8, routed)           0.602     9.209    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg7[7]
    SLICE_X13Y44         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg7_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        1.507    22.700    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y44         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg7_reg[2]/C
                         clock pessimism              0.230    22.930    
                         clock uncertainty           -0.302    22.628    
    SLICE_X13Y44         FDRE (Setup_fdre_C_CE)      -0.205    22.423    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg7_reg[2]
  -------------------------------------------------------------------
                         required time                         22.423    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                 13.214    

Slack (MET) :             13.214ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg7_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.136ns  (logic 1.706ns (27.803%)  route 4.430ns (72.197%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.203     5.609    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X4Y58          LUT5 (Prop_lut5_I1_O)        0.124     5.733 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           1.050     6.783    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X7Y59          LUT4 (Prop_lut4_I1_O)        0.124     6.907 r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg1[3]_i_2/O
                         net (fo=50, routed)          1.575     8.482    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.606 r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg7[7]_i_1/O
                         net (fo=8, routed)           0.602     9.209    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg7[7]
    SLICE_X13Y44         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg7_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        1.507    22.700    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y44         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg7_reg[3]/C
                         clock pessimism              0.230    22.930    
                         clock uncertainty           -0.302    22.628    
    SLICE_X13Y44         FDRE (Setup_fdre_C_CE)      -0.205    22.423    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg7_reg[3]
  -------------------------------------------------------------------
                         required time                         22.423    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                 13.214    

Slack (MET) :             13.214ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg7_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.136ns  (logic 1.706ns (27.803%)  route 4.430ns (72.197%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.203     5.609    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X4Y58          LUT5 (Prop_lut5_I1_O)        0.124     5.733 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           1.050     6.783    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X7Y59          LUT4 (Prop_lut4_I1_O)        0.124     6.907 r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg1[3]_i_2/O
                         net (fo=50, routed)          1.575     8.482    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.606 r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg7[7]_i_1/O
                         net (fo=8, routed)           0.602     9.209    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg7[7]
    SLICE_X13Y44         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg7_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        1.507    22.700    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y44         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg7_reg[5]/C
                         clock pessimism              0.230    22.930    
                         clock uncertainty           -0.302    22.628    
    SLICE_X13Y44         FDRE (Setup_fdre_C_CE)      -0.205    22.423    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg7_reg[5]
  -------------------------------------------------------------------
                         required time                         22.423    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                 13.214    

Slack (MET) :             13.229ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.810ns  (logic 0.642ns (11.049%)  route 5.168ns (88.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 22.731 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        1.673     2.981    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X16Y42         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.518     3.499 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.949     4.448    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.572 r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/out_enable_i_1/O
                         net (fo=390, routed)         4.219     8.791    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in
    SLICE_X4Y59          FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        1.539    22.731    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y59          FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
                         clock pessimism              0.116    22.847    
                         clock uncertainty           -0.302    22.545    
    SLICE_X4Y59          FDRE (Setup_fdre_C_R)       -0.524    22.021    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[2]
  -------------------------------------------------------------------
                         required time                         22.021    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                 13.229    

Slack (MET) :             13.229ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.810ns  (logic 0.642ns (11.049%)  route 5.168ns (88.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 22.731 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        1.673     2.981    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X16Y42         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.518     3.499 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.949     4.448    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.572 r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/out_enable_i_1/O
                         net (fo=390, routed)         4.219     8.791    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in
    SLICE_X4Y59          FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        1.539    22.731    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y59          FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
                         clock pessimism              0.116    22.847    
                         clock uncertainty           -0.302    22.545    
    SLICE_X4Y59          FDRE (Setup_fdre_C_R)       -0.524    22.021    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[3]
  -------------------------------------------------------------------
                         required time                         22.021    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                 13.229    

Slack (MET) :             13.229ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.810ns  (logic 0.642ns (11.049%)  route 5.168ns (88.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 22.731 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        1.673     2.981    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X16Y42         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.518     3.499 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.949     4.448    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.572 r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/out_enable_i_1/O
                         net (fo=390, routed)         4.219     8.791    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in
    SLICE_X4Y59          FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        1.539    22.731    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y59          FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
                         clock pessimism              0.116    22.847    
                         clock uncertainty           -0.302    22.545    
    SLICE_X4Y59          FDRE (Setup_fdre_C_R)       -0.524    22.021    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[4]
  -------------------------------------------------------------------
                         required time                         22.021    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                 13.229    

Slack (MET) :             13.229ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.810ns  (logic 0.642ns (11.049%)  route 5.168ns (88.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 22.731 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        1.673     2.981    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X16Y42         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.518     3.499 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.949     4.448    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.572 r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/out_enable_i_1/O
                         net (fo=390, routed)         4.219     8.791    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in
    SLICE_X4Y59          FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        1.539    22.731    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y59          FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[5]/C
                         clock pessimism              0.116    22.847    
                         clock uncertainty           -0.302    22.545    
    SLICE_X4Y59          FDRE (Setup_fdre_C_R)       -0.524    22.021    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[5]
  -------------------------------------------------------------------
                         required time                         22.021    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                 13.229    

Slack (MET) :             13.238ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.224ns  (logic 0.870ns (16.653%)  route 4.354ns (83.347%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 22.781 - 20.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        1.718     3.026    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X5Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.419     3.445 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=41, routed)          2.504     5.949    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/Q[1]
    SLICE_X4Y57          LUT6 (Prop_lut6_I3_O)        0.299     6.248 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.823     7.072    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_reg_1
    SLICE_X4Y56          LUT5 (Prop_lut5_I1_O)        0.152     7.224 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.027     8.250    design_1_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        1.589    22.781    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.116    22.897    
                         clock uncertainty           -0.302    22.595    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -1.107    21.488    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         21.488    
                         arrival time                          -8.250    
  -------------------------------------------------------------------
                         slack                                 13.238    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg12_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.048%)  route 0.220ns (60.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        0.557     0.898    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/clock_i
    SLICE_X23Y57         FDCE                                         r  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y57         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[20]/Q
                         net (fo=1, routed)           0.220     1.259    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/enc_c[20]
    SLICE_X17Y59         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg12_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        0.829     1.199    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y59         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg12_reg[20]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X17Y59         FDRE (Hold_fdre_C_D)         0.075     1.240    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg12_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg12_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.099%)  route 0.229ns (61.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        0.558     0.899    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/clock_i
    SLICE_X23Y54         FDCE                                         r  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDCE (Prop_fdce_C_Q)         0.141     1.040 r  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[17]/Q
                         net (fo=1, routed)           0.229     1.269    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/enc_c[17]
    SLICE_X19Y56         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg12_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        0.830     1.200    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y56         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg12_reg[17]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X19Y56         FDRE (Hold_fdre_C_D)         0.076     1.242    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg12_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg12_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.742%)  route 0.223ns (61.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        0.557     0.898    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/clock_i
    SLICE_X22Y59         FDCE                                         r  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y59         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[28]/Q
                         net (fo=1, routed)           0.223     1.262    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/enc_c[28]
    SLICE_X16Y60         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg12_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        0.828     1.198    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y60         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg12_reg[28]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X16Y60         FDRE (Hold_fdre_C_D)         0.063     1.227    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg12_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg12_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        0.559     0.900    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/clock_i
    SLICE_X21Y50         FDCE                                         r  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[1]/Q
                         net (fo=1, routed)           0.228     1.269    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/enc_c[1]
    SLICE_X20Y46         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg12_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        0.830     1.200    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y46         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg12_reg[1]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X20Y46         FDRE (Hold_fdre_C_D)         0.063     1.234    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg12_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/echo_pulse_measurer_2/U0/echo_pulse_measurer_inst/echo_pulse_length_o_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/slv_reg2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.063%)  route 0.169ns (56.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        0.567     0.908    design_1_i/echo_pulse_measurer_2/U0/echo_pulse_measurer_inst/clock_i
    SLICE_X7Y48          FDCE                                         r  design_1_i/echo_pulse_measurer_2/U0/echo_pulse_measurer_inst/echo_pulse_length_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDCE (Prop_fdce_C_Q)         0.128     1.036 r  design_1_i/echo_pulse_measurer_2/U0/echo_pulse_measurer_inst/echo_pulse_length_o_reg[15]/Q
                         net (fo=1, routed)           0.169     1.205    design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/pulse_len_b[15]
    SLICE_X9Y50          FDRE                                         r  design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/slv_reg2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        0.834     1.204    design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y50          FDRE                                         r  design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)        -0.007     1.168    design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/slv_reg2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg12_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.496%)  route 0.235ns (62.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        0.558     0.899    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/clock_i
    SLICE_X23Y56         FDCE                                         r  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y56         FDCE (Prop_fdce_C_Q)         0.141     1.040 r  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[22]/Q
                         net (fo=1, routed)           0.235     1.275    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/enc_c[22]
    SLICE_X17Y59         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg12_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        0.829     1.199    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y59         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg12_reg[22]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X17Y59         FDRE (Hold_fdre_C_D)         0.071     1.236    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg12_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg12_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.290%)  route 0.227ns (61.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        0.559     0.900    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/clock_i
    SLICE_X21Y50         FDCE                                         r  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[0]/Q
                         net (fo=1, routed)           0.227     1.268    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/enc_c[0]
    SLICE_X20Y46         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg12_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        0.830     1.200    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y46         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X20Y46         FDRE (Hold_fdre_C_D)         0.052     1.223    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg12_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/encoder_reader_top_1/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg11_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (40.949%)  route 0.236ns (59.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        0.562     0.903    design_1_i/encoder_reader_top_1/U0/encoder_pulse_counter_inst/clock_i
    SLICE_X16Y52         FDCE                                         r  design_1_i/encoder_reader_top_1/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y52         FDCE (Prop_fdce_C_Q)         0.164     1.067 r  design_1_i/encoder_reader_top_1/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[6]/Q
                         net (fo=1, routed)           0.236     1.303    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/enc_b[6]
    SLICE_X16Y46         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg11_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        0.831     1.201    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y46         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg11_reg[6]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X16Y46         FDRE (Hold_fdre_C_D)         0.085     1.257    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg11_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/echo_pulse_measurer_1/U0/echo_pulse_measurer_inst/echo_pulse_length_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/slv_reg3_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.277%)  route 0.248ns (63.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        0.567     0.908    design_1_i/echo_pulse_measurer_1/U0/echo_pulse_measurer_inst/clock_i
    SLICE_X11Y49         FDCE                                         r  design_1_i/echo_pulse_measurer_1/U0/echo_pulse_measurer_inst/echo_pulse_length_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDCE (Prop_fdce_C_Q)         0.141     1.049 r  design_1_i/echo_pulse_measurer_1/U0/echo_pulse_measurer_inst/echo_pulse_length_o_reg[11]/Q
                         net (fo=1, routed)           0.248     1.296    design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/pulse_len_c[11]
    SLICE_X11Y50         FDRE                                         r  design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/slv_reg3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        0.834     1.204    design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y50         FDRE                                         r  design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/slv_reg3_reg[11]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.066     1.241    design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/slv_reg3_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.752%)  route 0.186ns (59.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.186     1.237    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[5]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[5])
                                                     -0.053     1.181    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X13Y47   design_1_i/echo_pulse_measurer_1/U0/echo_pulse_measurer_inst/current_clock_count_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X13Y50   design_1_i/echo_pulse_measurer_1/U0/echo_pulse_measurer_inst/current_clock_count_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X13Y50   design_1_i/echo_pulse_measurer_1/U0/echo_pulse_measurer_inst/current_clock_count_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X13Y50   design_1_i/echo_pulse_measurer_1/U0/echo_pulse_measurer_inst/current_clock_count_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X13Y50   design_1_i/echo_pulse_measurer_1/U0/echo_pulse_measurer_inst/current_clock_count_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X13Y50   design_1_i/echo_pulse_measurer_1/U0/echo_pulse_measurer_inst/current_clock_count_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X13Y48   design_1_i/echo_pulse_measurer_1/U0/echo_pulse_measurer_inst/current_clock_count_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X7Y46    design_1_i/echo_pulse_measurer_2/U0/echo_pulse_measurer_inst/echo_pulse_length_ready_o_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X8Y49    design_1_i/echo_pulse_measurer_2/U0/echo_pulse_measurer_inst/enable_reg/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y46    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y46    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y46    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       14.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.623ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.773ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/current_pulse_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 0.642ns (14.818%)  route 3.691ns (85.182%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 22.678 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        1.673     2.981    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X16Y42         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.518     3.499 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.919     5.418    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/reset_n_i
    SLICE_X16Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.542 f  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o[30]_i_3/O
                         net (fo=63, routed)          1.772     7.314    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[30]_0
    SLICE_X23Y50         FDCE                                         f  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/current_pulse_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        1.486    22.678    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/clock_i
    SLICE_X23Y50         FDCE                                         r  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/current_pulse_count_reg[4]/C
                         clock pessimism              0.116    22.794    
                         clock uncertainty           -0.302    22.492    
    SLICE_X23Y50         FDCE (Recov_fdce_C_CLR)     -0.405    22.087    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/current_pulse_count_reg[4]
  -------------------------------------------------------------------
                         required time                         22.087    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                 14.773    

Slack (MET) :             14.902ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.642ns (15.272%)  route 3.562ns (84.728%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 22.678 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        1.673     2.981    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X16Y42         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.518     3.499 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.919     5.418    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/reset_n_i
    SLICE_X16Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.542 f  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o[30]_i_3/O
                         net (fo=63, routed)          1.643     7.185    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[30]_0
    SLICE_X22Y51         FDCE                                         f  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        1.486    22.678    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/clock_i
    SLICE_X22Y51         FDCE                                         r  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[2]/C
                         clock pessimism              0.116    22.794    
                         clock uncertainty           -0.302    22.492    
    SLICE_X22Y51         FDCE (Recov_fdce_C_CLR)     -0.405    22.087    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[2]
  -------------------------------------------------------------------
                         required time                         22.087    
                         arrival time                          -7.185    
  -------------------------------------------------------------------
                         slack                                 14.902    

Slack (MET) :             14.902ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.642ns (15.272%)  route 3.562ns (84.728%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 22.678 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        1.673     2.981    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X16Y42         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.518     3.499 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.919     5.418    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/reset_n_i
    SLICE_X16Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.542 f  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o[30]_i_3/O
                         net (fo=63, routed)          1.643     7.185    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[30]_0
    SLICE_X22Y51         FDCE                                         f  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        1.486    22.678    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/clock_i
    SLICE_X22Y51         FDCE                                         r  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[4]/C
                         clock pessimism              0.116    22.794    
                         clock uncertainty           -0.302    22.492    
    SLICE_X22Y51         FDCE (Recov_fdce_C_CLR)     -0.405    22.087    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[4]
  -------------------------------------------------------------------
                         required time                         22.087    
                         arrival time                          -7.185    
  -------------------------------------------------------------------
                         slack                                 14.902    

Slack (MET) :             14.902ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.642ns (15.272%)  route 3.562ns (84.728%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 22.678 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        1.673     2.981    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X16Y42         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.518     3.499 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.919     5.418    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/reset_n_i
    SLICE_X16Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.542 f  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o[30]_i_3/O
                         net (fo=63, routed)          1.643     7.185    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[30]_0
    SLICE_X22Y51         FDCE                                         f  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        1.486    22.678    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/clock_i
    SLICE_X22Y51         FDCE                                         r  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[7]/C
                         clock pessimism              0.116    22.794    
                         clock uncertainty           -0.302    22.492    
    SLICE_X22Y51         FDCE (Recov_fdce_C_CLR)     -0.405    22.087    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[7]
  -------------------------------------------------------------------
                         required time                         22.087    
                         arrival time                          -7.185    
  -------------------------------------------------------------------
                         slack                                 14.902    

Slack (MET) :             14.906ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/current_pulse_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.642ns (15.287%)  route 3.558ns (84.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 22.678 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        1.673     2.981    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X16Y42         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.518     3.499 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.919     5.418    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/reset_n_i
    SLICE_X16Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.542 f  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o[30]_i_3/O
                         net (fo=63, routed)          1.639     7.181    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[30]_0
    SLICE_X23Y51         FDCE                                         f  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/current_pulse_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        1.486    22.678    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/clock_i
    SLICE_X23Y51         FDCE                                         r  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/current_pulse_count_reg[1]/C
                         clock pessimism              0.116    22.794    
                         clock uncertainty           -0.302    22.492    
    SLICE_X23Y51         FDCE (Recov_fdce_C_CLR)     -0.405    22.087    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/current_pulse_count_reg[1]
  -------------------------------------------------------------------
                         required time                         22.087    
                         arrival time                          -7.181    
  -------------------------------------------------------------------
                         slack                                 14.906    

Slack (MET) :             14.906ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/current_pulse_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.642ns (15.287%)  route 3.558ns (84.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 22.678 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        1.673     2.981    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X16Y42         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.518     3.499 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.919     5.418    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/reset_n_i
    SLICE_X16Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.542 f  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o[30]_i_3/O
                         net (fo=63, routed)          1.639     7.181    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[30]_0
    SLICE_X23Y51         FDCE                                         f  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/current_pulse_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        1.486    22.678    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/clock_i
    SLICE_X23Y51         FDCE                                         r  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/current_pulse_count_reg[2]/C
                         clock pessimism              0.116    22.794    
                         clock uncertainty           -0.302    22.492    
    SLICE_X23Y51         FDCE (Recov_fdce_C_CLR)     -0.405    22.087    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/current_pulse_count_reg[2]
  -------------------------------------------------------------------
                         required time                         22.087    
                         arrival time                          -7.181    
  -------------------------------------------------------------------
                         slack                                 14.906    

Slack (MET) :             14.906ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/current_pulse_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.642ns (15.287%)  route 3.558ns (84.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 22.678 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        1.673     2.981    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X16Y42         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.518     3.499 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.919     5.418    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/reset_n_i
    SLICE_X16Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.542 f  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o[30]_i_3/O
                         net (fo=63, routed)          1.639     7.181    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[30]_0
    SLICE_X23Y51         FDCE                                         f  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/current_pulse_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        1.486    22.678    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/clock_i
    SLICE_X23Y51         FDCE                                         r  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/current_pulse_count_reg[3]/C
                         clock pessimism              0.116    22.794    
                         clock uncertainty           -0.302    22.492    
    SLICE_X23Y51         FDCE (Recov_fdce_C_CLR)     -0.405    22.087    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/current_pulse_count_reg[3]
  -------------------------------------------------------------------
                         required time                         22.087    
                         arrival time                          -7.181    
  -------------------------------------------------------------------
                         slack                                 14.906    

Slack (MET) :             14.906ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/current_pulse_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.642ns (15.287%)  route 3.558ns (84.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 22.678 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        1.673     2.981    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X16Y42         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.518     3.499 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.919     5.418    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/reset_n_i
    SLICE_X16Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.542 f  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o[30]_i_3/O
                         net (fo=63, routed)          1.639     7.181    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[30]_0
    SLICE_X23Y51         FDCE                                         f  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/current_pulse_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        1.486    22.678    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/clock_i
    SLICE_X23Y51         FDCE                                         r  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/current_pulse_count_reg[5]/C
                         clock pessimism              0.116    22.794    
                         clock uncertainty           -0.302    22.492    
    SLICE_X23Y51         FDCE (Recov_fdce_C_CLR)     -0.405    22.087    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/current_pulse_count_reg[5]
  -------------------------------------------------------------------
                         required time                         22.087    
                         arrival time                          -7.181    
  -------------------------------------------------------------------
                         slack                                 14.906    

Slack (MET) :             14.906ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/current_pulse_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.642ns (15.287%)  route 3.558ns (84.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 22.678 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        1.673     2.981    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X16Y42         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.518     3.499 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.919     5.418    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/reset_n_i
    SLICE_X16Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.542 f  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o[30]_i_3/O
                         net (fo=63, routed)          1.639     7.181    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[30]_0
    SLICE_X23Y51         FDCE                                         f  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/current_pulse_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        1.486    22.678    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/clock_i
    SLICE_X23Y51         FDCE                                         r  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/current_pulse_count_reg[6]/C
                         clock pessimism              0.116    22.794    
                         clock uncertainty           -0.302    22.492    
    SLICE_X23Y51         FDCE (Recov_fdce_C_CLR)     -0.405    22.087    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/current_pulse_count_reg[6]
  -------------------------------------------------------------------
                         required time                         22.087    
                         arrival time                          -7.181    
  -------------------------------------------------------------------
                         slack                                 14.906    

Slack (MET) :             14.918ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 0.642ns (15.315%)  route 3.550ns (84.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        1.673     2.981    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X16Y42         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.518     3.499 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.919     5.418    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/reset_n_i
    SLICE_X16Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.542 f  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o[30]_i_3/O
                         net (fo=63, routed)          1.631     7.173    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[30]_0
    SLICE_X21Y50         FDCE                                         f  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        1.490    22.682    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/clock_i
    SLICE_X21Y50         FDCE                                         r  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[0]/C
                         clock pessimism              0.116    22.798    
                         clock uncertainty           -0.302    22.496    
    SLICE_X21Y50         FDCE (Recov_fdce_C_CLR)     -0.405    22.091    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[0]
  -------------------------------------------------------------------
                         required time                         22.091    
                         arrival time                          -7.173    
  -------------------------------------------------------------------
                         slack                                 14.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/current_pulse_count_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.209ns (26.160%)  route 0.590ns (73.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        0.562     0.903    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X16Y42         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.435     1.502    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/reset_n_i
    SLICE_X17Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.547 f  design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o[30]_i_3/O
                         net (fo=63, routed)          0.154     1.701    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[30]_0
    SLICE_X15Y53         FDCE                                         f  design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/current_pulse_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        0.830     1.200    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/clock_i
    SLICE_X15Y53         FDCE                                         r  design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/current_pulse_count_reg[8]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X15Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.079    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/current_pulse_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.209ns (26.160%)  route 0.590ns (73.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        0.562     0.903    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X16Y42         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.435     1.502    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/reset_n_i
    SLICE_X17Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.547 f  design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o[30]_i_3/O
                         net (fo=63, routed)          0.154     1.701    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[30]_0
    SLICE_X15Y53         FDCE                                         f  design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        0.830     1.200    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/clock_i
    SLICE_X15Y53         FDCE                                         r  design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[12]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X15Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.079    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.209ns (26.160%)  route 0.590ns (73.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        0.562     0.903    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X16Y42         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.435     1.502    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/reset_n_i
    SLICE_X17Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.547 f  design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o[30]_i_3/O
                         net (fo=63, routed)          0.154     1.701    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[30]_0
    SLICE_X15Y53         FDCE                                         f  design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        0.830     1.200    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/clock_i
    SLICE_X15Y53         FDCE                                         r  design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[8]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X15Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.079    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/current_pulse_count_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.209ns (24.767%)  route 0.635ns (75.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        0.562     0.903    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X16Y42         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.435     1.502    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/reset_n_i
    SLICE_X17Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.547 f  design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o[30]_i_3/O
                         net (fo=63, routed)          0.199     1.746    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[30]_0
    SLICE_X18Y54         FDCE                                         f  design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/current_pulse_count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        0.830     1.200    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/clock_i
    SLICE_X18Y54         FDCE                                         r  design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/current_pulse_count_reg[14]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X18Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.079    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/current_pulse_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.209ns (24.767%)  route 0.635ns (75.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        0.562     0.903    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X16Y42         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.435     1.502    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/reset_n_i
    SLICE_X17Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.547 f  design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o[30]_i_3/O
                         net (fo=63, routed)          0.199     1.746    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[30]_0
    SLICE_X18Y54         FDCE                                         f  design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        0.830     1.200    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/clock_i
    SLICE_X18Y54         FDCE                                         r  design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[14]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X18Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.079    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/enable_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.209ns (24.492%)  route 0.644ns (75.508%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        0.562     0.903    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X16Y42         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.435     1.502    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/reset_n_i
    SLICE_X17Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.547 f  design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o[30]_i_3/O
                         net (fo=63, routed)          0.209     1.756    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[30]_0
    SLICE_X15Y52         FDCE                                         f  design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        0.831     1.201    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/clock_i
    SLICE_X15Y52         FDCE                                         r  design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/enable_reg/C
                         clock pessimism             -0.029     1.172    
    SLICE_X15Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.080    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/enable_reg
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.209ns (23.933%)  route 0.664ns (76.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        0.562     0.903    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X16Y42         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.435     1.502    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/reset_n_i
    SLICE_X17Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.547 f  design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o[30]_i_3/O
                         net (fo=63, routed)          0.229     1.776    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[30]_0
    SLICE_X15Y51         FDCE                                         f  design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        0.831     1.201    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/clock_i
    SLICE_X15Y51         FDCE                                         r  design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[2]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X15Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.080    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.209ns (23.933%)  route 0.664ns (76.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        0.562     0.903    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X16Y42         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.435     1.502    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/reset_n_i
    SLICE_X17Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.547 f  design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o[30]_i_3/O
                         net (fo=63, routed)          0.229     1.776    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[30]_0
    SLICE_X15Y51         FDCE                                         f  design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        0.831     1.201    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/clock_i
    SLICE_X15Y51         FDCE                                         r  design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[3]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X15Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.080    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.209ns (23.933%)  route 0.664ns (76.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        0.562     0.903    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X16Y42         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.435     1.502    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/reset_n_i
    SLICE_X17Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.547 f  design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o[30]_i_3/O
                         net (fo=63, routed)          0.229     1.776    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[30]_0
    SLICE_X15Y51         FDCE                                         f  design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        0.831     1.201    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/clock_i
    SLICE_X15Y51         FDCE                                         r  design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[4]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X15Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.080    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.209ns (23.933%)  route 0.664ns (76.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        0.562     0.903    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X16Y42         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.435     1.502    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/reset_n_i
    SLICE_X17Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.547 f  design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o[30]_i_3/O
                         net (fo=63, routed)          0.229     1.776    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[30]_0
    SLICE_X15Y51         FDCE                                         f  design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1718, routed)        0.831     1.201    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/clock_i
    SLICE_X15Y51         FDCE                                         r  design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[6]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X15Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.080    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.696    





