{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 14 02:18:05 2023 " "Info: Processing started: Mon Aug 14 02:18:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Room -c Room --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Room -c Room --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Counter:inst\|Edge_TFF:inst7\|Edge_DFF:inst\|First_DFF:inst1\|inst3~1 " "Warning: Node \"Counter:inst\|Edge_TFF:inst7\|Edge_DFF:inst\|First_DFF:inst1\|inst3~1\" is a latch" {  } { { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 128 576 640 176 "inst3" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Counter:inst\|Edge_TFF:inst7\|Edge_DFF:inst\|First_DFF:inst2\|inst4~6 " "Warning: Node \"Counter:inst\|Edge_TFF:inst7\|Edge_DFF:inst\|First_DFF:inst2\|inst4~6\" is a latch" {  } { { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2 " "Warning: Node \"Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2\" is a latch" {  } { { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst1\|inst4~1 " "Warning: Node \"Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst1\|inst4~1\" is a latch" {  } { { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Counter:inst\|Edge_TFF:inst16\|Edge_DFF:inst\|First_DFF:inst1\|inst4~1 " "Warning: Node \"Counter:inst\|Edge_TFF:inst16\|Edge_DFF:inst\|First_DFF:inst1\|inst4~1\" is a latch" {  } { { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst1\|inst3~1 " "Warning: Node \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst1\|inst3~1\" is a latch" {  } { { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 128 576 640 176 "inst3" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Counter:inst\|Edge_TFF:inst16\|Edge_DFF:inst\|First_DFF:inst2\|inst4~4 " "Warning: Node \"Counter:inst\|Edge_TFF:inst16\|Edge_DFF:inst\|First_DFF:inst2\|inst4~4\" is a latch" {  } { { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "10 " "Warning: Found combinational loop of 10 nodes" { { "Warning" "WTAN_SCC_NODE" "inst2 " "Warning: Node \"inst2\"" {  } { { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 264 336 400 312 "inst2" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2 " "Warning: Node \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2\"" {  } { { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~3 " "Warning: Node \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~3\"" {  } { { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~4 " "Warning: Node \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~4\"" {  } { { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~1 " "Warning: Node \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~1\"" {  } { { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst1\|inst4 " "Warning: Node \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst1\|inst4\"" {  } { { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Counter:inst\|inst18 " "Warning: Node \"Counter:inst\|inst18\"" {  } { { "Counter.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Counter.bdf" { { 88 2096 2160 168 "inst18" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "inst4 " "Warning: Node \"inst4\"" {  } { { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 232 416 480 280 "inst4" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Counter:inst\|Edge_TFF:inst7\|Edge_DFF:inst\|First_DFF:inst2\|inst4~3 " "Warning: Node \"Counter:inst\|Edge_TFF:inst7\|Edge_DFF:inst\|First_DFF:inst2\|inst4~3\"" {  } { { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Counter:inst\|inst17~1 " "Warning: Node \"Counter:inst\|inst17~1\"" {  } { { "Counter.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Counter.bdf" { { -8 2104 2168 72 "inst17" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 264 336 400 312 "inst2" "" } } } } { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } } { "Counter.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Counter.bdf" { { 88 2096 2160 168 "inst18" "" } } } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 232 416 480 280 "inst4" "" } } } } { "Counter.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Counter.bdf" { { -8 2104 2168 72 "inst17" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 96 -96 72 112 "CLOCK" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK register Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst1\|inst3~1 register Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2 63.67 MHz 15.706 ns Internal " "Info: Clock \"CLOCK\" has Internal fmax of 63.67 MHz between source register \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst1\|inst3~1\" and destination register \"Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2\" (period= 15.706 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.750 ns + Longest register register " "Info: + Longest register to register delay is 6.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst1\|inst3~1 1 REG LCCOMB_X2_Y20_N24 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X2_Y20_N24; Fanout = 9; REG Node = 'Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst1\|inst3~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 } "NODE_NAME" } } { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 128 576 640 176 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.421 ns) 5.421 ns inst2 2 COMB LOOP LCCOMB_X3_Y20_N0 5 " "Info: 2: + IC(0.000 ns) + CELL(5.421 ns) = 5.421 ns; Loc. = LCCOMB_X3_Y20_N0; Fanout = 5; COMB LOOP Node = 'inst2'" { { "Info" "ITDB_PART_OF_SCC" "inst4 LCCOMB_X3_Y20_N22 " "Info: Loc. = LCCOMB_X3_Y20_N22; Node \"inst4\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~4 LCCOMB_X2_Y20_N14 " "Info: Loc. = LCCOMB_X2_Y20_N14; Node \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~4\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~3 LCCOMB_X3_Y20_N24 " "Info: Loc. = LCCOMB_X3_Y20_N24; Node \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~3\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "inst2 LCCOMB_X3_Y20_N0 " "Info: Loc. = LCCOMB_X3_Y20_N0; Node \"inst2\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|inst18 LCCOMB_X3_Y20_N26 " "Info: Loc. = LCCOMB_X3_Y20_N26; Node \"Counter:inst\|inst18\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|inst18 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|inst17~1 LCCOMB_X2_Y20_N30 " "Info: Loc. = LCCOMB_X2_Y20_N30; Node \"Counter:inst\|inst17~1\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|inst17~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst1\|inst4 LCCOMB_X2_Y20_N0 " "Info: Loc. = LCCOMB_X2_Y20_N0; Node \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst1\|inst4\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~1 LCCOMB_X2_Y20_N4 " "Info: Loc. = LCCOMB_X2_Y20_N4; Node \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~1\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst7\|Edge_DFF:inst\|First_DFF:inst2\|inst4~3 LCCOMB_X3_Y20_N2 " "Info: Loc. = LCCOMB_X3_Y20_N2; Node \"Counter:inst\|Edge_TFF:inst7\|Edge_DFF:inst\|First_DFF:inst2\|inst4~3\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2 LCCOMB_X3_Y20_N14 " "Info: Loc. = LCCOMB_X3_Y20_N14; Node \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 232 416 480 280 "inst4" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~4 } "NODE_NAME" } } { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 264 336 400 312 "inst2" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|inst18 } "NODE_NAME" } } { "Counter.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Counter.bdf" { { 88 2096 2160 168 "inst18" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|inst17~1 } "NODE_NAME" } } { "Counter.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Counter.bdf" { { -8 2104 2168 72 "inst17" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst4 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.421 ns" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 inst2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.516 ns) 6.258 ns Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst2\|inst4~1 3 COMB LCCOMB_X3_Y20_N10 1 " "Info: 3: + IC(0.321 ns) + CELL(0.516 ns) = 6.258 ns; Loc. = LCCOMB_X3_Y20_N10; Fanout = 1; COMB Node = 'Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst2\|inst4~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { inst2 Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~1 } "NODE_NAME" } } { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.178 ns) 6.750 ns Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2 4 REG LCCOMB_X3_Y20_N12 3 " "Info: 4: + IC(0.314 ns) + CELL(0.178 ns) = 6.750 ns; Loc. = LCCOMB_X3_Y20_N12; Fanout = 3; REG Node = 'Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.492 ns" { Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~1 Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 } "NODE_NAME" } } { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.115 ns ( 90.59 % ) " "Info: Total cell delay = 6.115 ns ( 90.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.635 ns ( 9.41 % ) " "Info: Total interconnect delay = 0.635 ns ( 9.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.750 ns" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 inst2 Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~1 Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.750 ns" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 {} inst2 {} Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~1 {} Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 {} } { 0.000ns 0.000ns 0.321ns 0.314ns } { 0.000ns 5.421ns 0.516ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.116 ns - Smallest " "Info: - Smallest clock skew is 0.116 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.944 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 2.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK 1 CLK PIN_M1 17 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 17; CLK Node = 'CLOCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 96 -96 72 112 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 96 -96 72 112 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.358 ns) + CELL(0.322 ns) 2.944 ns Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2 3 REG LCCOMB_X3_Y20_N12 3 " "Info: 3: + IC(1.358 ns) + CELL(0.322 ns) = 2.944 ns; Loc. = LCCOMB_X3_Y20_N12; Fanout = 3; REG Node = 'Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { CLOCK~clkctrl Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 } "NODE_NAME" } } { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.348 ns ( 45.79 % ) " "Info: Total cell delay = 1.348 ns ( 45.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.596 ns ( 54.21 % ) " "Info: Total interconnect delay = 1.596 ns ( 54.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.944 ns" { CLOCK CLOCK~clkctrl Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.944 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 {} } { 0.000ns 0.000ns 0.238ns 1.358ns } { 0.000ns 1.026ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.828 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 2.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK 1 CLK PIN_M1 17 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 17; CLK Node = 'CLOCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 96 -96 72 112 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 96 -96 72 112 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.178 ns) 2.828 ns Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst1\|inst3~1 3 REG LCCOMB_X2_Y20_N24 9 " "Info: 3: + IC(1.386 ns) + CELL(0.178 ns) = 2.828 ns; Loc. = LCCOMB_X2_Y20_N24; Fanout = 9; REG Node = 'Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst1\|inst3~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { CLOCK~clkctrl Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 } "NODE_NAME" } } { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 128 576 640 176 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.204 ns ( 42.57 % ) " "Info: Total cell delay = 1.204 ns ( 42.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.624 ns ( 57.43 % ) " "Info: Total interconnect delay = 1.624 ns ( 57.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { CLOCK CLOCK~clkctrl Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 {} } { 0.000ns 0.000ns 0.238ns 1.386ns } { 0.000ns 1.026ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.944 ns" { CLOCK CLOCK~clkctrl Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.944 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 {} } { 0.000ns 0.000ns 0.238ns 1.358ns } { 0.000ns 1.026ns 0.000ns 0.322ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { CLOCK CLOCK~clkctrl Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 {} } { 0.000ns 0.000ns 0.238ns 1.386ns } { 0.000ns 1.026ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 128 576 640 176 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.219 ns + " "Info: + Micro setup delay of destination is 1.219 ns" {  } { { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 128 576 640 176 "inst3" "" } } } } { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.750 ns" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 inst2 Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~1 Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.750 ns" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 {} inst2 {} Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~1 {} Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 {} } { 0.000ns 0.000ns 0.321ns 0.314ns } { 0.000ns 5.421ns 0.516ns 0.178ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.944 ns" { CLOCK CLOCK~clkctrl Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.944 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 {} } { 0.000ns 0.000ns 0.238ns 1.358ns } { 0.000ns 1.026ns 0.000ns 0.322ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { CLOCK CLOCK~clkctrl Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst3~1 {} } { 0.000ns 0.000ns 0.238ns 1.386ns } { 0.000ns 1.026ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2 ENTER CLOCK 14.125 ns register " "Info: tsu for register \"Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2\" (data pin = \"ENTER\", clock pin = \"CLOCK\") is 14.125 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.850 ns + Longest pin register " "Info: + Longest pin to register delay is 15.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.853 ns) 0.853 ns ENTER 1 PIN PIN_Y16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.853 ns) = 0.853 ns; Loc. = PIN_Y16; Fanout = 1; PIN Node = 'ENTER'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENTER } "NODE_NAME" } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 216 -96 72 232 "ENTER" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.368 ns) + CELL(0.322 ns) 8.543 ns inst18~0 2 COMB LCCOMB_X2_Y20_N2 9 " "Info: 2: + IC(7.368 ns) + CELL(0.322 ns) = 8.543 ns; Loc. = LCCOMB_X2_Y20_N2; Fanout = 9; COMB Node = 'inst18~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.690 ns" { ENTER inst18~0 } "NODE_NAME" } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { -48 824 888 32 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.314 ns) 14.857 ns Counter:inst\|inst18 3 COMB LOOP LCCOMB_X3_Y20_N26 4 " "Info: 3: + IC(0.000 ns) + CELL(6.314 ns) = 14.857 ns; Loc. = LCCOMB_X3_Y20_N26; Fanout = 4; COMB LOOP Node = 'Counter:inst\|inst18'" { { "Info" "ITDB_PART_OF_SCC" "inst4 LCCOMB_X3_Y20_N22 " "Info: Loc. = LCCOMB_X3_Y20_N22; Node \"inst4\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~4 LCCOMB_X2_Y20_N14 " "Info: Loc. = LCCOMB_X2_Y20_N14; Node \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~4\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~3 LCCOMB_X3_Y20_N24 " "Info: Loc. = LCCOMB_X3_Y20_N24; Node \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~3\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "inst2 LCCOMB_X3_Y20_N0 " "Info: Loc. = LCCOMB_X3_Y20_N0; Node \"inst2\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|inst18 LCCOMB_X3_Y20_N26 " "Info: Loc. = LCCOMB_X3_Y20_N26; Node \"Counter:inst\|inst18\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|inst18 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|inst17~1 LCCOMB_X2_Y20_N30 " "Info: Loc. = LCCOMB_X2_Y20_N30; Node \"Counter:inst\|inst17~1\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|inst17~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst1\|inst4 LCCOMB_X2_Y20_N0 " "Info: Loc. = LCCOMB_X2_Y20_N0; Node \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst1\|inst4\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~1 LCCOMB_X2_Y20_N4 " "Info: Loc. = LCCOMB_X2_Y20_N4; Node \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~1\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst7\|Edge_DFF:inst\|First_DFF:inst2\|inst4~3 LCCOMB_X3_Y20_N2 " "Info: Loc. = LCCOMB_X3_Y20_N2; Node \"Counter:inst\|Edge_TFF:inst7\|Edge_DFF:inst\|First_DFF:inst2\|inst4~3\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2 LCCOMB_X3_Y20_N14 " "Info: Loc. = LCCOMB_X3_Y20_N14; Node \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 232 416 480 280 "inst4" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~4 } "NODE_NAME" } } { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 264 336 400 312 "inst2" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|inst18 } "NODE_NAME" } } { "Counter.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Counter.bdf" { { 88 2096 2160 168 "inst18" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|inst17~1 } "NODE_NAME" } } { "Counter.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Counter.bdf" { { -8 2104 2168 72 "inst17" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst4 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.314 ns" { inst18~0 Counter:inst|inst18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.178 ns) 15.358 ns Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst2\|inst4~1 4 COMB LCCOMB_X3_Y20_N10 1 " "Info: 4: + IC(0.323 ns) + CELL(0.178 ns) = 15.358 ns; Loc. = LCCOMB_X3_Y20_N10; Fanout = 1; COMB Node = 'Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst2\|inst4~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { Counter:inst|inst18 Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~1 } "NODE_NAME" } } { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.178 ns) 15.850 ns Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2 5 REG LCCOMB_X3_Y20_N12 3 " "Info: 5: + IC(0.314 ns) + CELL(0.178 ns) = 15.850 ns; Loc. = LCCOMB_X3_Y20_N12; Fanout = 3; REG Node = 'Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.492 ns" { Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~1 Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 } "NODE_NAME" } } { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.845 ns ( 49.50 % ) " "Info: Total cell delay = 7.845 ns ( 49.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.005 ns ( 50.50 % ) " "Info: Total interconnect delay = 8.005 ns ( 50.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.850 ns" { ENTER inst18~0 Counter:inst|inst18 Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~1 Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.850 ns" { ENTER {} ENTER~combout {} inst18~0 {} Counter:inst|inst18 {} Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~1 {} Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 {} } { 0.000ns 0.000ns 7.368ns 0.000ns 0.323ns 0.314ns } { 0.000ns 0.853ns 0.322ns 6.314ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.219 ns + " "Info: + Micro setup delay of destination is 1.219 ns" {  } { { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.944 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to destination register is 2.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK 1 CLK PIN_M1 17 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 17; CLK Node = 'CLOCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 96 -96 72 112 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 96 -96 72 112 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.358 ns) + CELL(0.322 ns) 2.944 ns Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2 3 REG LCCOMB_X3_Y20_N12 3 " "Info: 3: + IC(1.358 ns) + CELL(0.322 ns) = 2.944 ns; Loc. = LCCOMB_X3_Y20_N12; Fanout = 3; REG Node = 'Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { CLOCK~clkctrl Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 } "NODE_NAME" } } { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.348 ns ( 45.79 % ) " "Info: Total cell delay = 1.348 ns ( 45.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.596 ns ( 54.21 % ) " "Info: Total interconnect delay = 1.596 ns ( 54.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.944 ns" { CLOCK CLOCK~clkctrl Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.944 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 {} } { 0.000ns 0.000ns 0.238ns 1.358ns } { 0.000ns 1.026ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.850 ns" { ENTER inst18~0 Counter:inst|inst18 Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~1 Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.850 ns" { ENTER {} ENTER~combout {} inst18~0 {} Counter:inst|inst18 {} Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~1 {} Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 {} } { 0.000ns 0.000ns 7.368ns 0.000ns 0.323ns 0.314ns } { 0.000ns 0.853ns 0.322ns 6.314ns 0.178ns 0.178ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.944 ns" { CLOCK CLOCK~clkctrl Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.944 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 {} } { 0.000ns 0.000ns 0.238ns 1.358ns } { 0.000ns 1.026ns 0.000ns 0.322ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK CLOSE Counter:inst\|Edge_TFF:inst7\|Edge_DFF:inst\|First_DFF:inst2\|inst4~6 13.867 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"CLOSE\" through register \"Counter:inst\|Edge_TFF:inst7\|Edge_DFF:inst\|First_DFF:inst2\|inst4~6\" is 13.867 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.828 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 2.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK 1 CLK PIN_M1 17 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 17; CLK Node = 'CLOCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 96 -96 72 112 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 96 -96 72 112 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.178 ns) 2.828 ns Counter:inst\|Edge_TFF:inst7\|Edge_DFF:inst\|First_DFF:inst2\|inst4~6 3 REG LCCOMB_X2_Y20_N26 3 " "Info: 3: + IC(1.386 ns) + CELL(0.178 ns) = 2.828 ns; Loc. = LCCOMB_X2_Y20_N26; Fanout = 3; REG Node = 'Counter:inst\|Edge_TFF:inst7\|Edge_DFF:inst\|First_DFF:inst2\|inst4~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { CLOCK~clkctrl Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~6 } "NODE_NAME" } } { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.204 ns ( 42.57 % ) " "Info: Total cell delay = 1.204 ns ( 42.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.624 ns ( 57.43 % ) " "Info: Total interconnect delay = 1.624 ns ( 57.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { CLOCK CLOCK~clkctrl Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~6 {} } { 0.000ns 0.000ns 0.238ns 1.386ns } { 0.000ns 1.026ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.039 ns + Longest register pin " "Info: + Longest register to pin delay is 11.039 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter:inst\|Edge_TFF:inst7\|Edge_DFF:inst\|First_DFF:inst2\|inst4~6 1 REG LCCOMB_X2_Y20_N26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X2_Y20_N26; Fanout = 3; REG Node = 'Counter:inst\|Edge_TFF:inst7\|Edge_DFF:inst\|First_DFF:inst2\|inst4~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~6 } "NODE_NAME" } } { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.556 ns) + CELL(0.516 ns) 1.072 ns Counter:inst\|inst17~0 2 COMB LCCOMB_X3_Y20_N28 9 " "Info: 2: + IC(0.556 ns) + CELL(0.516 ns) = 1.072 ns; Loc. = LCCOMB_X3_Y20_N28; Fanout = 9; COMB Node = 'Counter:inst\|inst17~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~6 Counter:inst|inst17~0 } "NODE_NAME" } } { "Counter.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Counter.bdf" { { -8 2104 2168 72 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.821 ns) 5.893 ns Counter:inst\|inst18 3 COMB LOOP LCCOMB_X3_Y20_N26 4 " "Info: 3: + IC(0.000 ns) + CELL(4.821 ns) = 5.893 ns; Loc. = LCCOMB_X3_Y20_N26; Fanout = 4; COMB LOOP Node = 'Counter:inst\|inst18'" { { "Info" "ITDB_PART_OF_SCC" "inst4 LCCOMB_X3_Y20_N22 " "Info: Loc. = LCCOMB_X3_Y20_N22; Node \"inst4\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~4 LCCOMB_X2_Y20_N14 " "Info: Loc. = LCCOMB_X2_Y20_N14; Node \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~4\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~3 LCCOMB_X3_Y20_N24 " "Info: Loc. = LCCOMB_X3_Y20_N24; Node \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~3\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "inst2 LCCOMB_X3_Y20_N0 " "Info: Loc. = LCCOMB_X3_Y20_N0; Node \"inst2\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|inst18 LCCOMB_X3_Y20_N26 " "Info: Loc. = LCCOMB_X3_Y20_N26; Node \"Counter:inst\|inst18\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|inst18 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|inst17~1 LCCOMB_X2_Y20_N30 " "Info: Loc. = LCCOMB_X2_Y20_N30; Node \"Counter:inst\|inst17~1\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|inst17~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst1\|inst4 LCCOMB_X2_Y20_N0 " "Info: Loc. = LCCOMB_X2_Y20_N0; Node \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst1\|inst4\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~1 LCCOMB_X2_Y20_N4 " "Info: Loc. = LCCOMB_X2_Y20_N4; Node \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~1\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst7\|Edge_DFF:inst\|First_DFF:inst2\|inst4~3 LCCOMB_X3_Y20_N2 " "Info: Loc. = LCCOMB_X3_Y20_N2; Node \"Counter:inst\|Edge_TFF:inst7\|Edge_DFF:inst\|First_DFF:inst2\|inst4~3\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2 LCCOMB_X3_Y20_N14 " "Info: Loc. = LCCOMB_X3_Y20_N14; Node \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 232 416 480 280 "inst4" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~4 } "NODE_NAME" } } { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 264 336 400 312 "inst2" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|inst18 } "NODE_NAME" } } { "Counter.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Counter.bdf" { { 88 2096 2160 168 "inst18" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|inst17~1 } "NODE_NAME" } } { "Counter.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Counter.bdf" { { -8 2104 2168 72 "inst17" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst4 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.821 ns" { Counter:inst|inst17~0 Counter:inst|inst18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.130 ns) + CELL(3.016 ns) 11.039 ns CLOSE 4 PIN PIN_AB4 0 " "Info: 4: + IC(2.130 ns) + CELL(3.016 ns) = 11.039 ns; Loc. = PIN_AB4; Fanout = 0; PIN Node = 'CLOSE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.146 ns" { Counter:inst|inst18 CLOSE } "NODE_NAME" } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 256 912 1088 272 "CLOSE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.353 ns ( 75.67 % ) " "Info: Total cell delay = 8.353 ns ( 75.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.686 ns ( 24.33 % ) " "Info: Total interconnect delay = 2.686 ns ( 24.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.039 ns" { Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~6 Counter:inst|inst17~0 Counter:inst|inst18 CLOSE } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.039 ns" { Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~6 {} Counter:inst|inst17~0 {} Counter:inst|inst18 {} CLOSE {} } { 0.000ns 0.556ns 0.000ns 2.130ns } { 0.000ns 0.516ns 4.821ns 3.016ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { CLOCK CLOCK~clkctrl Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~6 {} } { 0.000ns 0.000ns 0.238ns 1.386ns } { 0.000ns 1.026ns 0.000ns 0.178ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.039 ns" { Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~6 Counter:inst|inst17~0 Counter:inst|inst18 CLOSE } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.039 ns" { Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~6 {} Counter:inst|inst17~0 {} Counter:inst|inst18 {} CLOSE {} } { 0.000ns 0.556ns 0.000ns 2.130ns } { 0.000ns 0.516ns 4.821ns 3.016ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ENTER CLOSE 20.003 ns Longest " "Info: Longest tpd from source pin \"ENTER\" to destination pin \"CLOSE\" is 20.003 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.853 ns) 0.853 ns ENTER 1 PIN PIN_Y16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.853 ns) = 0.853 ns; Loc. = PIN_Y16; Fanout = 1; PIN Node = 'ENTER'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENTER } "NODE_NAME" } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 216 -96 72 232 "ENTER" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.368 ns) + CELL(0.322 ns) 8.543 ns inst18~0 2 COMB LCCOMB_X2_Y20_N2 9 " "Info: 2: + IC(7.368 ns) + CELL(0.322 ns) = 8.543 ns; Loc. = LCCOMB_X2_Y20_N2; Fanout = 9; COMB Node = 'inst18~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.690 ns" { ENTER inst18~0 } "NODE_NAME" } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { -48 824 888 32 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.314 ns) 14.857 ns Counter:inst\|inst18 3 COMB LOOP LCCOMB_X3_Y20_N26 4 " "Info: 3: + IC(0.000 ns) + CELL(6.314 ns) = 14.857 ns; Loc. = LCCOMB_X3_Y20_N26; Fanout = 4; COMB LOOP Node = 'Counter:inst\|inst18'" { { "Info" "ITDB_PART_OF_SCC" "inst4 LCCOMB_X3_Y20_N22 " "Info: Loc. = LCCOMB_X3_Y20_N22; Node \"inst4\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~4 LCCOMB_X2_Y20_N14 " "Info: Loc. = LCCOMB_X2_Y20_N14; Node \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~4\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~3 LCCOMB_X3_Y20_N24 " "Info: Loc. = LCCOMB_X3_Y20_N24; Node \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~3\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "inst2 LCCOMB_X3_Y20_N0 " "Info: Loc. = LCCOMB_X3_Y20_N0; Node \"inst2\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|inst18 LCCOMB_X3_Y20_N26 " "Info: Loc. = LCCOMB_X3_Y20_N26; Node \"Counter:inst\|inst18\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|inst18 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|inst17~1 LCCOMB_X2_Y20_N30 " "Info: Loc. = LCCOMB_X2_Y20_N30; Node \"Counter:inst\|inst17~1\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|inst17~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst1\|inst4 LCCOMB_X2_Y20_N0 " "Info: Loc. = LCCOMB_X2_Y20_N0; Node \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst1\|inst4\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~1 LCCOMB_X2_Y20_N4 " "Info: Loc. = LCCOMB_X2_Y20_N4; Node \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~1\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst7\|Edge_DFF:inst\|First_DFF:inst2\|inst4~3 LCCOMB_X3_Y20_N2 " "Info: Loc. = LCCOMB_X3_Y20_N2; Node \"Counter:inst\|Edge_TFF:inst7\|Edge_DFF:inst\|First_DFF:inst2\|inst4~3\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2 LCCOMB_X3_Y20_N14 " "Info: Loc. = LCCOMB_X3_Y20_N14; Node \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 232 416 480 280 "inst4" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~4 } "NODE_NAME" } } { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 264 336 400 312 "inst2" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|inst18 } "NODE_NAME" } } { "Counter.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Counter.bdf" { { 88 2096 2160 168 "inst18" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|inst17~1 } "NODE_NAME" } } { "Counter.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Counter.bdf" { { -8 2104 2168 72 "inst17" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst4 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.314 ns" { inst18~0 Counter:inst|inst18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.130 ns) + CELL(3.016 ns) 20.003 ns CLOSE 4 PIN PIN_AB4 0 " "Info: 4: + IC(2.130 ns) + CELL(3.016 ns) = 20.003 ns; Loc. = PIN_AB4; Fanout = 0; PIN Node = 'CLOSE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.146 ns" { Counter:inst|inst18 CLOSE } "NODE_NAME" } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 256 912 1088 272 "CLOSE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.505 ns ( 52.52 % ) " "Info: Total cell delay = 10.505 ns ( 52.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.498 ns ( 47.48 % ) " "Info: Total interconnect delay = 9.498 ns ( 47.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "20.003 ns" { ENTER inst18~0 Counter:inst|inst18 CLOSE } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "20.003 ns" { ENTER {} ENTER~combout {} inst18~0 {} Counter:inst|inst18 {} CLOSE {} } { 0.000ns 0.000ns 7.368ns 0.000ns 2.130ns } { 0.000ns 0.853ns 0.322ns 6.314ns 3.016ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2 CLOCK CLOCK -2.002 ns register " "Info: th for register \"Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2\" (data pin = \"CLOCK\", clock pin = \"CLOCK\") is -2.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.944 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to destination register is 2.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK 1 CLK PIN_M1 17 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 17; CLK Node = 'CLOCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 96 -96 72 112 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 96 -96 72 112 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.358 ns) + CELL(0.322 ns) 2.944 ns Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2 3 REG LCCOMB_X3_Y20_N12 3 " "Info: 3: + IC(1.358 ns) + CELL(0.322 ns) = 2.944 ns; Loc. = LCCOMB_X3_Y20_N12; Fanout = 3; REG Node = 'Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { CLOCK~clkctrl Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 } "NODE_NAME" } } { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.348 ns ( 45.79 % ) " "Info: Total cell delay = 1.348 ns ( 45.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.596 ns ( 54.21 % ) " "Info: Total interconnect delay = 1.596 ns ( 54.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.944 ns" { CLOCK CLOCK~clkctrl Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.944 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 {} } { 0.000ns 0.000ns 0.238ns 1.358ns } { 0.000ns 1.026ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.946 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.946 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK 1 CLK PIN_M1 17 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 17; CLK Node = 'CLOCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 96 -96 72 112 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.749 ns) + CELL(0.542 ns) 3.317 ns Counter:inst\|Edge_TFF:inst7\|Edge_DFF:inst\|First_DFF:inst1\|inst4 2 COMB LCCOMB_X3_Y20_N16 9 " "Info: 2: + IC(1.749 ns) + CELL(0.542 ns) = 3.317 ns; Loc. = LCCOMB_X3_Y20_N16; Fanout = 9; COMB Node = 'Counter:inst\|Edge_TFF:inst7\|Edge_DFF:inst\|First_DFF:inst1\|inst4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.291 ns" { CLOCK Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst1|inst4 } "NODE_NAME" } } { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.636 ns) 3.953 ns Counter:inst\|inst18 3 COMB LOOP LCCOMB_X3_Y20_N26 4 " "Info: 3: + IC(0.000 ns) + CELL(0.636 ns) = 3.953 ns; Loc. = LCCOMB_X3_Y20_N26; Fanout = 4; COMB LOOP Node = 'Counter:inst\|inst18'" { { "Info" "ITDB_PART_OF_SCC" "inst4 LCCOMB_X3_Y20_N22 " "Info: Loc. = LCCOMB_X3_Y20_N22; Node \"inst4\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~4 LCCOMB_X2_Y20_N14 " "Info: Loc. = LCCOMB_X2_Y20_N14; Node \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~4\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~3 LCCOMB_X3_Y20_N24 " "Info: Loc. = LCCOMB_X3_Y20_N24; Node \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~3\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "inst2 LCCOMB_X3_Y20_N0 " "Info: Loc. = LCCOMB_X3_Y20_N0; Node \"inst2\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|inst18 LCCOMB_X3_Y20_N26 " "Info: Loc. = LCCOMB_X3_Y20_N26; Node \"Counter:inst\|inst18\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|inst18 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|inst17~1 LCCOMB_X2_Y20_N30 " "Info: Loc. = LCCOMB_X2_Y20_N30; Node \"Counter:inst\|inst17~1\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|inst17~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst1\|inst4 LCCOMB_X2_Y20_N0 " "Info: Loc. = LCCOMB_X2_Y20_N0; Node \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst1\|inst4\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~1 LCCOMB_X2_Y20_N4 " "Info: Loc. = LCCOMB_X2_Y20_N4; Node \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~1\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst7\|Edge_DFF:inst\|First_DFF:inst2\|inst4~3 LCCOMB_X3_Y20_N2 " "Info: Loc. = LCCOMB_X3_Y20_N2; Node \"Counter:inst\|Edge_TFF:inst7\|Edge_DFF:inst\|First_DFF:inst2\|inst4~3\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2 LCCOMB_X3_Y20_N14 " "Info: Loc. = LCCOMB_X3_Y20_N14; Node \"Counter:inst\|Edge_TFF:inst11\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 232 416 480 280 "inst4" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~4 } "NODE_NAME" } } { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "Main_room.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Main_room.bdf" { { 264 336 400 312 "inst2" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|inst18 } "NODE_NAME" } } { "Counter.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Counter.bdf" { { 88 2096 2160 168 "inst18" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|inst17~1 } "NODE_NAME" } } { "Counter.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/Counter.bdf" { { -8 2104 2168 72 "inst17" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst1|inst4 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst2|inst4~3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|Edge_TFF:inst11|Edge_DFF:inst|First_DFF:inst2|inst4~2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst1|inst4 Counter:inst|inst18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.178 ns) 4.454 ns Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst2\|inst4~1 4 COMB LCCOMB_X3_Y20_N10 1 " "Info: 4: + IC(0.323 ns) + CELL(0.178 ns) = 4.454 ns; Loc. = LCCOMB_X3_Y20_N10; Fanout = 1; COMB Node = 'Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst2\|inst4~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { Counter:inst|inst18 Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~1 } "NODE_NAME" } } { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.178 ns) 4.946 ns Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2 5 REG LCCOMB_X3_Y20_N12 3 " "Info: 5: + IC(0.314 ns) + CELL(0.178 ns) = 4.946 ns; Loc. = LCCOMB_X3_Y20_N12; Fanout = 3; REG Node = 'Counter:inst\|Edge_TFF:inst\|Edge_DFF:inst\|First_DFF:inst2\|inst4~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.492 ns" { Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~1 Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 } "NODE_NAME" } } { "First_DFF.bdf" "" { Schematic "D:/Term 06/Digital System Design/DSD_P2/First_DFF.bdf" { { 224 576 640 272 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.560 ns ( 51.76 % ) " "Info: Total cell delay = 2.560 ns ( 51.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.386 ns ( 48.24 % ) " "Info: Total interconnect delay = 2.386 ns ( 48.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.946 ns" { CLOCK Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst1|inst4 Counter:inst|inst18 Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~1 Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.946 ns" { CLOCK {} CLOCK~combout {} Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst1|inst4 {} Counter:inst|inst18 {} Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~1 {} Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 {} } { 0.000ns 0.000ns 1.749ns 0.000ns 0.323ns 0.314ns } { 0.000ns 1.026ns 0.542ns 0.636ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.944 ns" { CLOCK CLOCK~clkctrl Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.944 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 {} } { 0.000ns 0.000ns 0.238ns 1.358ns } { 0.000ns 1.026ns 0.000ns 0.322ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.946 ns" { CLOCK Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst1|inst4 Counter:inst|inst18 Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~1 Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.946 ns" { CLOCK {} CLOCK~combout {} Counter:inst|Edge_TFF:inst7|Edge_DFF:inst|First_DFF:inst1|inst4 {} Counter:inst|inst18 {} Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~1 {} Counter:inst|Edge_TFF:inst|Edge_DFF:inst|First_DFF:inst2|inst4~2 {} } { 0.000ns 0.000ns 1.749ns 0.000ns 0.323ns 0.314ns } { 0.000ns 1.026ns 0.542ns 0.636ns 0.178ns 0.178ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 20 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 14 02:18:07 2023 " "Info: Processing ended: Mon Aug 14 02:18:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
