cd D:/GitHub/Advanced/MPSoC-FinTech/sim/vhdl/tests/model/dnc/write_heads/msim

do D:/GitHub/Advanced/MPSoC-FinTech/sim/vhdl/tests/model/dnc/write_heads/msim/macros/design.do
do D:/GitHub/Advanced/MPSoC-FinTech/sim/vhdl/tests/model/dnc/write_heads/msim/macros/verification.do