sv work ../../../../../../bench/verilog/tests/core/wb/main/vlog_tap_generator.sv
sv work ../../../../../../bench/verilog/tests/core/wb/main/vlog_tb_utils.sv

sv work ../../../../../../bench/verilog/tests/bfm/wb/mpsoc_msi_wb_bfm_master.sv
sv work ../../../../../../bench/verilog/tests/bfm/wb/mpsoc_msi_wb_bfm_memory.sv
sv work ../../../../../../bench/verilog/tests/bfm/wb/mpsoc_msi_wb_bfm_slave.sv
sv work ../../../../../../bench/verilog/tests/bfm/wb/mpsoc_msi_wb_bfm_transactor.sv
sv work ../../../../../../bench/verilog/tests/bfm/wb/wb_bfm_tb.sv