--------------------------------------------------------------------------------
-- Copyright (c) 1995-2007 Xilinx, Inc.
-- All Right Reserved.
--------------------------------------------------------------------------------
--   ____  ____ 
--  /   /\/   / 
-- /___/  \  /    Vendor: Xilinx 
-- \   \   \/     Version : 9.2i
--  \   \         Application : ISE
--  /   /         Filename : test_writeback.ant
-- /___/   /\     Timestamp : Sat Dec 17 19:28:46 2011
-- \   \  /  \ 
--  \___\/\___\ 
--
--Command: 
--Design Name: test_writeback
--Device: Xilinx
--

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
USE IEEE.STD_LOGIC_TEXTIO.ALL;
USE STD.TEXTIO.ALL;

ENTITY test_writeback IS
END test_writeback;

ARCHITECTURE testbench_arch OF test_writeback IS
    FILE RESULTS: TEXT OPEN WRITE_MODE IS "C:\Users\1\Documents\Materias\mips-pipeline-svn\test_writeback.ano";

    COMPONENT writeback
        PORT (
            clk : In std_logic;
            reset : In std_logic;
            WB : In std_logic_vector (1 DownTo 0);
            Dato_leido : In std_logic_vector (31 DownTo 0);
            AluResult : In std_logic_vector (31 DownTo 0);
            EscDato : In std_logic_vector (4 DownTo 0);
            EscDato_out : Out std_logic_vector (4 DownTo 0);
            Mux_out : Out std_logic_vector (31 DownTo 0);
            EscrReg : Out std_logic
        );
    END COMPONENT;

    SIGNAL clk : std_logic := '0';
    SIGNAL reset : std_logic := '0';
    SIGNAL WB : std_logic_vector (1 DownTo 0) := "00";
    SIGNAL Dato_leido : std_logic_vector (31 DownTo 0) := "00000000000000000000000000000000";
    SIGNAL AluResult : std_logic_vector (31 DownTo 0) := "00000000000000000000000000000000";
    SIGNAL EscDato : std_logic_vector (4 DownTo 0) := "00000";
    SIGNAL EscDato_out : std_logic_vector (4 DownTo 0) := "00000";
    SIGNAL Mux_out : std_logic_vector (31 DownTo 0) := "00000000000000000000000000000000";
    SIGNAL EscrReg : std_logic := '0';

    SHARED VARIABLE TX_ERROR : INTEGER := 0;
    SHARED VARIABLE TX_OUT : LINE;

    constant PERIOD : time := 200 ns;
    constant DUTY_CYCLE : real := 0.5;
    constant OFFSET : time := 100 ns;

    BEGIN
        UUT : writeback
        PORT MAP (
            clk => clk,
            reset => reset,
            WB => WB,
            Dato_leido => Dato_leido,
            AluResult => AluResult,
            EscDato => EscDato,
            EscDato_out => EscDato_out,
            Mux_out => Mux_out,
            EscrReg => EscrReg
        );

        PROCESS    -- clock process for clk
        BEGIN
            WAIT for OFFSET;
            CLOCK_LOOP : LOOP
                clk <= '0';
                WAIT FOR (PERIOD - (PERIOD * DUTY_CYCLE));
                clk <= '1';
                WAIT FOR (PERIOD * DUTY_CYCLE);
            END LOOP CLOCK_LOOP;
        END PROCESS;

        PROCESS    -- Annotation process for clk
            VARIABLE TX_TIME : INTEGER := 0;

            PROCEDURE ANNOTATE_EscDato_out(
                TX_TIME : INTEGER
            ) IS
                VARIABLE TX_STR : String(1 to 4096);
                VARIABLE TX_LOC : LINE;
            BEGIN
                STD.TEXTIO.write(TX_LOC, string'("Annotate["));
                STD.TEXTIO.write(TX_LOC, TX_TIME);
                STD.TEXTIO.write(TX_LOC, string'(", EscDato_out, "));
                IEEE.STD_LOGIC_TEXTIO.write(TX_LOC, EscDato_out);
                STD.TEXTIO.write(TX_LOC, string'("]"));
                TX_STR(TX_LOC.all'range) := TX_LOC.all;
                STD.TEXTIO.writeline(RESULTS, TX_LOC);
                STD.TEXTIO.Deallocate(TX_LOC);
            END;
            PROCEDURE ANNOTATE_Mux_out(
                TX_TIME : INTEGER
            ) IS
                VARIABLE TX_STR : String(1 to 4096);
                VARIABLE TX_LOC : LINE;
            BEGIN
                STD.TEXTIO.write(TX_LOC, string'("Annotate["));
                STD.TEXTIO.write(TX_LOC, TX_TIME);
                STD.TEXTIO.write(TX_LOC, string'(", Mux_out, "));
                IEEE.STD_LOGIC_TEXTIO.write(TX_LOC, Mux_out);
                STD.TEXTIO.write(TX_LOC, string'("]"));
                TX_STR(TX_LOC.all'range) := TX_LOC.all;
                STD.TEXTIO.writeline(RESULTS, TX_LOC);
                STD.TEXTIO.Deallocate(TX_LOC);
            END;
            PROCEDURE ANNOTATE_EscrReg(
                TX_TIME : INTEGER
            ) IS
                VARIABLE TX_STR : String(1 to 4096);
                VARIABLE TX_LOC : LINE;
            BEGIN
                STD.TEXTIO.write(TX_LOC, string'("Annotate["));
                STD.TEXTIO.write(TX_LOC, TX_TIME);
                STD.TEXTIO.write(TX_LOC, string'(", EscrReg, "));
                IEEE.STD_LOGIC_TEXTIO.write(TX_LOC, EscrReg);
                STD.TEXTIO.write(TX_LOC, string'("]"));
                TX_STR(TX_LOC.all'range) := TX_LOC.all;
                STD.TEXTIO.writeline(RESULTS, TX_LOC);
                STD.TEXTIO.Deallocate(TX_LOC);
            END;
        BEGIN
            WAIT for 1 fs;
            ANNOTATE_EscDato_out(0);
            ANNOTATE_Mux_out(0);
            ANNOTATE_EscrReg(0);
            WAIT for OFFSET;
            TX_TIME := TX_TIME + 100;
            ANNO_LOOP : LOOP
                --Rising Edge
                WAIT for 115 ns;
                TX_TIME := TX_TIME + 115;
                ANNOTATE_EscDato_out(TX_TIME);
                ANNOTATE_Mux_out(TX_TIME);
                ANNOTATE_EscrReg(TX_TIME);
                WAIT for 85 ns;
                TX_TIME := TX_TIME + 85;
            END LOOP ANNO_LOOP;
        END PROCESS;

        PROCESS
            BEGIN
                -- -------------  Current Time:  100ns
                WAIT FOR 100 ns;
                reset <= '1';
                Dato_leido <= "00000000000000000000101010101010";
                AluResult <= "00000000000000000000101110111011";
                -- -------------------------------------
                -- -------------  Current Time:  185ns
                WAIT FOR 85 ns;
                reset <= '0';
                WB <= "10";
                -- -------------------------------------
                -- -------------  Current Time:  785ns
                WAIT FOR 600 ns;
                WB <= "00";
                -- -------------------------------------
                WAIT FOR 2415 ns;

                STD.TEXTIO.write(TX_OUT, string'("Total[]"));
                STD.TEXTIO.writeline(RESULTS, TX_OUT);
                ASSERT (FALSE) REPORT
                    "Success! Simulation for annotation completed"
                    SEVERITY FAILURE;
            END PROCESS;

    END testbench_arch;

