// Seed: 4171952862
`define pp_6 0
module module_0 (
    output id_0,
    input logic id_1,
    output id_2,
    input wor id_3,
    output logic id_4,
    input id_5
);
  assign id_2 = id_3[1];
  logic id_6;
  logic id_7;
  logic id_8;
  logic id_9 = 1'h0;
  type_17(
      id_4, 1
  );
endmodule
