===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 11.9486 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.7513 ( 25.0%)    3.7513 ( 31.4%)  FIR Parser
    6.0734 ( 40.5%)    4.0980 ( 34.3%)  'firrtl.circuit' Pipeline
    1.3978 (  9.3%)    0.7000 (  5.9%)    'firrtl.module' Pipeline
    1.3954 (  9.3%)    0.6985 (  5.8%)      CSE
    0.0009 (  0.0%)    0.0005 (  0.0%)        (A) DominanceInfo
    0.1205 (  0.8%)    0.1205 (  1.0%)    InferWidths
    0.5213 (  3.5%)    0.5213 (  4.4%)    LowerFIRRTLTypes
    2.4852 ( 16.6%)    1.2468 ( 10.4%)    'firrtl.module' Pipeline
    1.1762 (  7.8%)    0.6530 (  5.5%)      ExpandWhens
    1.3048 (  8.7%)    0.7133 (  6.0%)      SimpleCanonicalizer
    1.4722 (  9.8%)    1.4722 ( 12.3%)    IMConstProp
    0.0443 (  0.3%)    0.0443 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0004 (  0.0%)    0.0004 (  0.0%)    BlackBoxReader
    0.0616 (  0.4%)    0.0308 (  0.3%)    'firrtl.module' Pipeline
    0.0585 (  0.4%)    0.0293 (  0.2%)      CheckWidths
    1.0402 (  6.9%)    1.0402 (  8.7%)  LowerFIRRTLToHW
    0.2425 (  1.6%)    0.2425 (  2.0%)  HWMemSimImpl
    1.8191 ( 12.1%)    0.9098 (  7.6%)  'hw.module' Pipeline
    0.0822 (  0.5%)    0.0444 (  0.4%)    HWCleanup
    0.7506 (  5.0%)    0.3853 (  3.2%)    CSE
    0.0010 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    0.9792 (  6.5%)    0.4956 (  4.1%)    SimpleCanonicalizer
    0.4079 (  2.7%)    0.4079 (  3.4%)  HWLegalizeNames
    0.3067 (  2.0%)    0.1536 (  1.3%)  'hw.module' Pipeline
    0.3035 (  2.0%)    0.1518 (  1.3%)    PrettifyVerilog
    1.3364 (  8.9%)    1.3364 ( 11.2%)  Output
    0.0045 (  0.0%)    0.0045 (  0.0%)  Rest
   14.9874 (100.0%)   11.9486 (100.0%)  Total

{
  totalTime: 11.983,
  maxMemory: 778645504
}
