#include "lolevel.h"
#include "platform.h"
#include "core.h"

// debug
//#define CAPTSEQ_DEBUG_LOG 1

#define USE_STUBS_NRFLAG 1
#define NR_AUTO (0) // For sx700v100e; method from G16 -- default value if NRTBL.SetDarkSubType not used is -1 (0 probalby works the same), set to enable auto
static long *nrflag = (long*)0x0001b8e4 ; // sx700v100e 0x0001b8e0 + 0x04   found at 0xfc3145fc

#ifdef CAPTSEQ_DEBUG_LOG
extern void _LogCameraEvent(int id,const char *fmt,...);   // debug
extern int active_raw_buffer;
extern char *hook_raw_image_addr(void);

void log_remote_hook(void)
{
    _LogCameraEvent(0x60,"Remote Hook:");
}

void log_raw_hook(void) {
#ifdef VARIABLE_RAW_BUFFER
    _LogCameraEvent(0x60,"Raw Hook: arb:%d rb:0x%08x rbc:0x%08x",active_raw_buffer,hook_raw_image_addr(),current_raw_addr2);
#else
    _LogCameraEvent(0x60,"Raw Hook: arb:%d rb:0x%08x",active_raw_buffer,hook_raw_image_addr());
#endif
}

void log_capt_seq1(int m)
{
    _LogCameraEvent(0x60,"Capture Sequence Start: m:%d arb:%d rb:0x%08x i:%04d",
                    m,
                    active_raw_buffer,
                    hook_raw_image_addr(),
                    get_exposure_counter());
}
void log_capt_seq2(int m)
{
    _LogCameraEvent(0x60,"Capture Sequence End: m:%d arb:%d rb:0x%08x i:%04d",
                    m,
                    active_raw_buffer,
                    hook_raw_image_addr(),
                    get_exposure_counter());
}
void log_capt_seq3(void)
{
    _LogCameraEvent(0x60,"Capture Sequence Override: arb:%d rb:0x%08x i:%04d",
                    active_raw_buffer,
                    hook_raw_image_addr(),
                    get_exposure_counter());

}
#endif

#include "../../../generic/capt_seq.c"


//***  capt_seq_task *****

//  sx700v100d -f=chdk -s=task_CaptSeq -c=174 
// task_CaptSeq 0xfc12ded5
void __attribute__((naked,noinline)) capt_seq_task() {
    asm volatile (
"    push    {r3, r4, r5, r6, r7, lr}\n"
"    ldr     r4, =0x00037518\n"
"    movs    r6, #0\n"
"    ldr     r5, =0x0000ba6c\n"
"loc_fc12dedc:\n"
"    movs    r2, #0\n"
"    mov     r1, sp\n"
"    ldr     r0, [r5, #4]\n"
"    blx     sub_fc29b440\n" // j_ReceiveMessageQueue
"    lsls    r0, r0, #0x1f\n"
"    beq     loc_fc12defe\n"
"    movw    r2, #0x429\n"
"    ldr     r1, =0xfc12db64\n" //  *"SsShootTask.c"
"    movs    r0, #0\n"
"    blx     sub_fc29b538\n" // j_DebugAssert
"    blx     sub_fc29b458\n" // -> ExitTask
"    pop     {r3, r4, r5, r6, r7, pc}\n"
"loc_fc12defe:\n"
"    ldr     r0, [sp]\n"
"    ldr     r0, [r0]\n"
"    cmp     r0, #1\n"
"    beq     loc_fc12df16\n"
"    cmp     r0, #0x2a\n"
"    beq     loc_fc12df16\n"
"    cmp     r0, #0x1e\n"
"    beq     loc_fc12df16\n"
"    cmp     r0, #0x21\n"
"    beq     loc_fc12df16\n"
"    bl      sub_fc1ba538\n"
"loc_fc12df16:\n"
#ifdef CAPTSEQ_DEBUG_LOG
// debug message
"ldr     r0, [sp]\n"
"ldr     r0, [r0]\n"
"bl log_capt_seq1\n"
#endif
"    ldr     r0, [sp]\n"
"    ldr     r1, [r0]\n"
"    cmp     r1, #0x2c\n"
"    bhs     loc_fc12dffe\n"
"    tbb     [pc, r1]\n" // (jumptable r1 44 elements)
"branchtable_fc12df22:\n"
"    .byte((loc_fc12df4e - branchtable_fc12df22) / 2)\n" // (case 0)
"    .byte((loc_fc12df62 - branchtable_fc12df22) / 2)\n" // (case 1)
"    .byte((loc_fc12df6a - branchtable_fc12df22) / 2)\n" // (case 2)
"    .byte((loc_fc12df78 - branchtable_fc12df22) / 2)\n" // (case 3)
"    .byte((loc_fc12df72 - branchtable_fc12df22) / 2)\n" // (case 4)
"    .byte((loc_fc12df80 - branchtable_fc12df22) / 2)\n" // (case 5)
"    .byte((loc_fc12df86 - branchtable_fc12df22) / 2)\n" // (case 6)
"    .byte((loc_fc12df8c - branchtable_fc12df22) / 2)\n" // (case 7)
"    .byte((loc_fc12df94 - branchtable_fc12df22) / 2)\n" // (case 8)
"    .byte((loc_fc12dfd0 - branchtable_fc12df22) / 2)\n" // (case 9)
"    .byte((loc_fc12df9e - branchtable_fc12df22) / 2)\n" // (case 10)
"    .byte((loc_fc12dfa6 - branchtable_fc12df22) / 2)\n" // (case 11)
"    .byte((loc_fc12dfac - branchtable_fc12df22) / 2)\n" // (case 12)
"    .byte((loc_fc12dfb4 - branchtable_fc12df22) / 2)\n" // (case 13)
"    .byte((loc_fc12dfc4 - branchtable_fc12df22) / 2)\n" // (case 14)
"    .byte((loc_fc12dfca - branchtable_fc12df22) / 2)\n" // (case 15)
"    .byte((loc_fc12dfd6 - branchtable_fc12df22) / 2)\n" // (case 16)
"    .byte((loc_fc12dfdc - branchtable_fc12df22) / 2)\n" // (case 17)
"    .byte((loc_fc12dfe2 - branchtable_fc12df22) / 2)\n" // (case 18)
"    .byte((loc_fc12dfe8 - branchtable_fc12df22) / 2)\n" // (case 19)
"    .byte((loc_fc12dfee - branchtable_fc12df22) / 2)\n" // (case 20)
"    .byte((loc_fc12dff4 - branchtable_fc12df22) / 2)\n" // (case 21)
"    .byte((loc_fc12dff8 - branchtable_fc12df22) / 2)\n" // (case 22)
"    .byte((loc_fc12e000 - branchtable_fc12df22) / 2)\n" // (case 23)
"    .byte((loc_fc12e006 - branchtable_fc12df22) / 2)\n" // (case 24)
"    .byte((loc_fc12e00c - branchtable_fc12df22) / 2)\n" // (case 25)
"    .byte((loc_fc12e012 - branchtable_fc12df22) / 2)\n" // (case 26)
"    .byte((loc_fc12e018 - branchtable_fc12df22) / 2)\n" // (case 27)
"    .byte((loc_fc12e020 - branchtable_fc12df22) / 2)\n" // (case 28)
"    .byte((loc_fc12e026 - branchtable_fc12df22) / 2)\n" // (case 29)
"    .byte((loc_fc12e02a - branchtable_fc12df22) / 2)\n" // (case 30)
"    .byte((loc_fc12e032 - branchtable_fc12df22) / 2)\n" // (case 31)
"    .byte((loc_fc12e038 - branchtable_fc12df22) / 2)\n" // (case 32)
"    .byte((loc_fc12e03e - branchtable_fc12df22) / 2)\n" // (case 33)
"    .byte((loc_fc12e044 - branchtable_fc12df22) / 2)\n" // (case 34)
"    .byte((loc_fc12e04a - branchtable_fc12df22) / 2)\n" // (case 35)
"    .byte((loc_fc12e050 - branchtable_fc12df22) / 2)\n" // (case 36)
"    .byte((loc_fc12e056 - branchtable_fc12df22) / 2)\n" // (case 37)
"    .byte((loc_fc12e05e - branchtable_fc12df22) / 2)\n" // (case 38)
"    .byte((loc_fc12e064 - branchtable_fc12df22) / 2)\n" // (case 39)
"    .byte((loc_fc12e06e - branchtable_fc12df22) / 2)\n" // (case 40)
"    .byte((loc_fc12e09a - branchtable_fc12df22) / 2)\n" // (case 41)
"    .byte((loc_fc12e0a0 - branchtable_fc12df22) / 2)\n" // (case 42)
"    .byte((loc_fc12e0ba - branchtable_fc12df22) / 2)\n" // (case 43)
".align 1\n"
"loc_fc12df4e:\n" // case 0: preshoot, quick press shoot
"    bl      sub_fc12e3f2\n"
#ifdef CAPTSEQ_DEBUG_LOG
"bl log_capt_seq3\n"
#endif
"    BL      shooting_expo_param_override\n" // +
"    bl      sub_fc12bbfa\n"
"    ldr     r0, [r4, #0x28]\n"
"    cmp     r0, #0\n"
"    beq     loc_fc12df60\n"
//"    bl      sub_fc1b9426\n"
"    bl      sub_fc1b9426_my\n" // quick press
"loc_fc12df60:\n"
"    b       loc_fc12e0ba\n"
"loc_fc12df62:\n"  // case 1: normal shoot
"    ldr     r0, [r0, #0x10]\n"
//"    bl      sub_fc1b929a\n"
"    bl      sub_fc1b929a_my\n" // +
"    b       loc_fc12e0ba\n"
"loc_fc12df6a:\n"
"    movs    r0, #1\n"
"    bl      sub_fc12e672\n"
"    b       loc_fc12e0ba\n"
"loc_fc12df72:\n"
"    bl      sub_fc12e1be\n"
"    b       loc_fc12df7c\n"
"loc_fc12df78:\n"
"    bl      sub_fc12e3de\n"
"loc_fc12df7c:\n"
"    str     r6, [r4, #0x28]\n"
"    b       loc_fc12e0ba\n"
"loc_fc12df80:\n"
"    bl      sub_fc12e3e2\n"
"    b       loc_fc12e0ba\n"
"loc_fc12df86:\n"
"    bl      sub_fc12e57a\n"
"    b       loc_fc12df98\n"
"loc_fc12df8c:\n"
"    ldr     r0, [r0, #0x10]\n"
"    bl      sub_fc1b949a\n"
"    b       loc_fc12e0ba\n"
"loc_fc12df94:\n"
"    bl      sub_fc12e600\n"
"loc_fc12df98:\n"
"    bl      sub_fc12bbfa\n"
"    b       loc_fc12e0ba\n"
"loc_fc12df9e:\n"
"    ldr     r0, [r4, #0x50]\n"
"    bl      sub_fc12ebd8\n"
"    b       loc_fc12e0ba\n"
"loc_fc12dfa6:\n"
"    bl      sub_fc12ee6c\n"
"    b       loc_fc12e0ba\n"
"loc_fc12dfac:\n"
"    ldr     r0, [r0, #0xc]\n"
"    bl      sub_fc12eeb8\n"
"    b       loc_fc12e0ba\n"
"loc_fc12dfb4:\n"
"    bl      sub_fc12f032\n"
"    b       loc_fc12e0ba\n"
// literal pool in original firmware
".ltorg\n"
/*
"    movs    r0, r0\n"
"    strb    r0, [r3, #0x14]\n"
"    movs    r3, r0\n"
"    rev16   r4, r5\n"
"    movs    r0, r0\n"
*/
"loc_fc12dfc4:\n"
"    bl      sub_fc12f3f4\n"
"    b       loc_fc12e0ba\n"
"loc_fc12dfca:\n"
"    bl      sub_fc12f484\n"
"    b       loc_fc12e0ba\n"
"loc_fc12dfd0:\n"
"    bl      sub_fc12e3de\n"
"    b       loc_fc12e0ba\n"
"loc_fc12dfd6:\n"
"    bl      sub_fc1b8874\n"
"    b       loc_fc12e0ba\n"
"loc_fc12dfdc:\n"
"    bl      sub_fc1b8a02\n"
"    b       loc_fc12e0ba\n"
"loc_fc12dfe2:\n"
"    bl      sub_fc1b8a76\n"
"    b       loc_fc12e0ba\n"
"loc_fc12dfe8:\n"
"    bl      sub_fc1b8b08\n"
"    b       loc_fc12e0ba\n"
"loc_fc12dfee:\n"
"    bl      sub_fc1b8ba4\n"
"    b       loc_fc12e0ba\n"
"loc_fc12dff4:\n"
"    movs    r0, #0\n"
"    b       loc_fc12e01a\n"
"loc_fc12dff8:\n"
"    bl      sub_fc1b8e98\n"
"    b       loc_fc12e0ba\n"
"loc_fc12dffe:\n"
"    b       loc_fc12e0ac\n"
"loc_fc12e000:\n"
"    bl      sub_fc1b8ef6\n"
"    b       loc_fc12e0ba\n"
"loc_fc12e006:\n"
"    bl      sub_fc1b8efa\n"
"    b       loc_fc12e0ba\n"
"loc_fc12e00c:\n"
"    bl      sub_fc1b8f0c\n"
"    b       loc_fc12e0ba\n"
"loc_fc12e012:\n"
"    bl      sub_fc1b8f88\n"
"    b       loc_fc12e0ba\n"
"loc_fc12e018:\n"
"    movs    r0, #1\n"
"loc_fc12e01a:\n"
"    bl      sub_fc1b8d8c\n"
"    b       loc_fc12e0ba\n"
"loc_fc12e020:\n"
"    bl      sub_fc12e77e\n"
"    b       loc_fc12e0ba\n"
"loc_fc12e026:\n"
"    movs    r0, #0\n"
"    b       loc_fc12e02c\n"
"loc_fc12e02a:\n"
"    ldr     r0, [r0, #0xc]\n"
"loc_fc12e02c:\n"
"    bl      sub_fc12e7ce\n"
"    b       loc_fc12e0ba\n"
"loc_fc12e032:\n"
"    bl      sub_fc1b8cc0\n"
"    b       loc_fc12e0ba\n"
"loc_fc12e038:\n"
"    bl      sub_fc1b8d22\n"
"    b       loc_fc12e0ba\n"
"loc_fc12e03e:\n"
"    bl      sub_fc1b9ef6\n"
"    b       loc_fc12e0ba\n"
"loc_fc12e044:\n"
"    bl      sub_fc12c430\n"
"    b       loc_fc12e0ba\n"
"loc_fc12e04a:\n"
"    bl      sub_fc131580\n"
"    b       loc_fc12e0ba\n"
"loc_fc12e050:\n"
"    bl      sub_fc131630\n"
"    b       loc_fc12e0ba\n"
"loc_fc12e056:\n"
"    ldr     r0, [r0, #0xc]\n"
"    bl      sub_fc1b9048\n"
"    b       loc_fc12e0ba\n"
"loc_fc12e05e:\n"
"    bl      sub_fc1b90aa\n"
"    b       loc_fc12e0ba\n"
"loc_fc12e064:\n"
"    bl      sub_fc131720\n"
"    bl      sub_fc13166e\n"
"    b       loc_fc12e0ba\n"
"loc_fc12e06e:\n"
"    movs    r0, #1\n"
"    bl      sub_fc1b9b38\n"
"    movs    r0, #1\n"
"    bl      sub_fc1b9c02\n"
"    ldrh.w  r0, [r4, #0x198]\n"
"    cmp     r0, #4\n"
"    beq     loc_fc12e08c\n"
"    ldrh    r0, [r4]\n"
"    sub.w   r1, r0, #0x4200\n"
"    subs    r1, #0x31\n"
"    bne     loc_fc12e0ba\n"
"loc_fc12e08c:\n"
"    bl      sub_fc131630\n"
"    bl      sub_fc131b10\n"
"    bl      sub_fc131958\n"
"    b       loc_fc12e0ba\n"
"loc_fc12e09a:\n"
"    movs    r2, #0\n"
"    movs    r1, #0x10\n"
"    b       loc_fc12e0a4\n"
"loc_fc12e0a0:\n"
"    movs    r2, #0\n"
"    movs    r1, #0xf\n"
"loc_fc12e0a4:\n"
"    movs    r0, #0\n"
"    bl      sub_fc12c5fc\n"
"    b       loc_fc12e0ba\n"
"loc_fc12e0ac:\n"
"    movw    r2, #0x54d\n"
"    ldr     r1, =0xfc12db64\n" //  *"SsShootTask.c"
"    movs    r0, #0\n"
"    blx     sub_fc29b538\n" // j_DebugAssert
"loc_fc12e0ba:\n"
// debug after message handled
#ifdef CAPTSEQ_DEBUG_LOG
"ldr     r0, [sp]\n"
"ldr     r0, [r0]\n"
"bl log_capt_seq2\n"
#endif
"    bl      capt_seq_hook_set_nr\n" //  ---->> dark frame control
"    ldr     r0, [sp]\n"
"    ldr     r1, [r0, #4]\n"
"    ldr     r0, [r5]\n"
"    blx     sub_fc29b420\n" // j_SetEventFlag
"    ldr     r7, [sp]\n"
"    ldr     r0, [r7, #8]\n"
"    cbnz    r0, loc_fc12e0d8\n"
"    movw    r2, #0x11e\n"
"    ldr     r1, =0xfc12db64\n" //  *"SsShootTask.c"
"    movs    r0, #0\n"
"    blx     sub_fc29b538\n" // j_DebugAssert
"loc_fc12e0d8:\n"
"    str     r6, [r7, #8]\n"
"    b       loc_fc12dedc\n"
".ltorg\n"
    );
}

// Quick Press
// sx700v100d -f=chdk -s=0xfc1b9427 -c=39
void __attribute__((naked,noinline)) sub_fc1b9426_my() {
    asm volatile (
"    push    {r4, r5, r6, lr}\n"
"    bl      sub_fc12d5f8\n"
"    mov     r4, r0\n"
"    movs    r0, #0xc\n"
"    bl      sub_fc2b71dc\n"
"    ldr     r6, =0x00014778\n"
"    lsls    r0, r0, #0x1f\n"
"    mov.w   r5, #1\n"
"    bne     loc_fc1b9496\n"
"    bl      sub_fc2b720e\n"
"    lsls    r0, r0, #0x1f\n"
"    bne     loc_fc1b9496\n"
"    bl      sub_fc12e3e6\n"
"    bl      sub_fc12ff64\n"
"    mov     r1, r4\n"
"    bl      sub_fc12ffaa\n"
"    movs    r2, #4\n"
"    movw    r0, #0x10e\n"
"    add.w   r1, r4, #0x50\n"
"    bl      _SetPropertyCase\n" //  (270)
"    movs    r2, #4\n"
"    movs    r0, #0x2c\n"
"    add.w   r1, r4, #0x54\n"
"    bl      _SetPropertyCase\n" //  (44)
"    movs    r2, #4\n"
"    movs    r0, #0x3f\n"
"    add.w   r1, r4, #8\n"
"    bl      _SetPropertyCase\n" //  (63)
"    bl      sub_fc1b9cf2\n"
"    mvn     r1, #0x1000\n"
"    blx     sub_fc29b460\n" // j_ClearEventFlag
"    mov     r0, r4\n"
"    bl      sub_fc36f908\n"
"    mov     r0, r4\n"
//"    bl      sub_fc36fb9e\n"
"    bl      sub_fc36fb9e_my\n" // ->
"    lsls    r0, r0, #0x1f\n"
"    beq     loc_fc1b9498\n"
"loc_fc1b9496:\n"
"    str     r5, [r6]\n"
"loc_fc1b9498:\n"
"    pop     {r4, r5, r6, pc}\n"
".ltorg\n"
    );
}

// sx700v100d -f=chdk -s=0xfc1b929b -c=147
void __attribute__((naked,noinline)) sub_fc1b929a_my() { // SUB2
    asm volatile (
"    push    {r2, r3, r4, r5, r6, lr}\n"
"    ldr     r6, =0x00037518\n"
"    mov     r4, r0\n"
"    movs    r5, #0\n"
"    ldr     r0, [r6, #0x28]\n"
"    cbz     r0, loc_fc1b92c2\n"
"    ldr     r0, =0x00014778\n"
"    ldr     r0, [r0]\n"
"    cbz     r0, loc_fc1b92ae\n"
"    movs    r5, #0x1d\n"
"loc_fc1b92ae:\n"
"    mov     r2, r4\n"
"    movs    r1, #1\n"
"    mov     r0, r5\n"
"    bl      sub_fc12c5fc\n"
"    mov     r1, r5\n"
"    mov     r0, r4\n"
"    bl      sub_fc1ba396\n"
"    b       loc_fc1b9420\n"
"loc_fc1b92c2:\n"
"    bl      sub_fc12ff64\n"
"    mov     r1, r4\n"
"    bl      sub_fc12ffaa\n"
"    movs    r2, #4\n"
"    movw    r0, #0x10e\n"
"    add.w   r1, r4, #0x50\n"
"    bl      _SetPropertyCase\n" //  (270)
"    movs    r2, #4\n"
"    movs    r0, #0x2c\n"
"    add.w   r1, r4, #0x54\n"
"    bl      _SetPropertyCase\n" //  (44)
"    ldr.w   r0, [r6, #0x12c]\n"
"    cbz     r0, loc_fc1b931a\n"
"    ldrh.w  r0, [r6, #0x196]\n"
"    cmp     r0, #3\n"
"    beq     loc_fc1b92fa\n"
"    ldr     r0, [r4, #8]\n"
"    cmp     r0, #1\n"
"    bhi     loc_fc1b9306\n"
"loc_fc1b92fa:\n"
"    ldr.w   r0, [r6, #0x104]\n"
"    cbz     r0, loc_fc1b931a\n"
"    ldr     r0, [r4, #0xc]\n"
"    cmp     r0, #1\n"
"    bls     loc_fc1b931a\n"
"loc_fc1b9306:\n"
"    ldr.w   r0, [r6, #0xe4]\n"
"    cbnz    r0, loc_fc1b9332\n"
"    bl      sub_fc11a472\n"
"    lsls    r0, r0, #0x1f\n"
"    beq     loc_fc1b9332\n"
"    bl      sub_fc2b7248\n"
"    b       loc_fc1b9330\n"
"loc_fc1b931a:\n"
"    movs    r0, #0xc\n"
"    bl      sub_fc2b71dc\n"
"    lsls    r0, r0, #0x1f\n"
"    bne     loc_fc1b932c\n"
"    bl      sub_fc2b720e\n"
"    lsls    r0, r0, #0x1f\n"
"    beq     loc_fc1b9332\n"
"loc_fc1b932c:\n"
"    bl      sub_fc12c426\n"
"loc_fc1b9330:\n"
"    movs    r5, #1\n"
"loc_fc1b9332:\n"
"    lsls    r0, r5, #0x1f\n"
"    bne     loc_fc1b940e\n"
"    mov     r0, r4\n"
"    bl      sub_fc1b9f40\n"
"    bl      sub_fc1b9cf2\n"
"    mvn     r1, #0x1000\n"
"    blx     sub_fc29b460\n" // j_ClearEventFlag
"    mov     r0, r4\n"
"    bl      sub_fc36f1a0\n"
"    mov     r5, r0\n"
"    lsls    r0, r0, #0x1f\n"
"    bne     loc_fc1b940e\n"
"    bl      sub_fc12e3e6\n"
"    mov     r0, r4\n"
"    bl      sub_fc36f908\n"
"    ldr.w   r0, [r6, #0x128]\n"
"    cbnz    r0, loc_fc1b9372\n"
"    ldrh.w  r0, [r6, #0x196]\n"
"    cmp     r0, #3\n"
"    beq     loc_fc1b9372\n"
"    ldr     r0, [r4, #8]\n"
"    cmp     r0, #1\n"
"    bhi     loc_fc1b9378\n"
"loc_fc1b9372:\n"
"    movs    r0, #2\n"
"    bl      sub_fc1342ba\n"
"loc_fc1b9378:\n"
"    ldr.w   r0, [r6, #0xa0]\n"
"    cmp     r0, #0\n"
"    beq     loc_fc1b93ea\n"
"    ldrh.w  r0, [r6, #0x196]\n"
"    movw    r5, #0x1000\n"
"    cmp     r0, #3\n"
"    beq     loc_fc1b93a8\n"
"    ldr     r0, [r4, #8]\n"
"    cmp     r0, #1\n"
"    bls     loc_fc1b93a8\n"
"    bl      sub_fc1b9cf2\n"
"    movw    r3, #0x119\n"
"    movw    r2, #0x3a98\n"
"    mov     r1, r5\n"
"    str     r3, [sp]\n"
"    ldr     r3, =0xfc1b9570\n" //  *"SsCaptureCtrl.c"
"    bl      sub_fc2b73b4\n"
"loc_fc1b93a8:\n"
"    movs    r2, #4\n"
"    movw    r0, #0x180\n"
"    add     r1, sp, #4\n"
"    bl      _GetPropertyCase\n" //  (384)
"    lsls    r0, r0, #0x1f\n"
"    beq     loc_fc1b93c4\n"
"    movs    r0, #0\n"
"    movw    r2, #0x11d\n"
"    ldr     r1, =0xfc1b9570\n" //  *"SsCaptureCtrl.c"
"    blx     sub_fc29b538\n" // j_DebugAssert
"loc_fc1b93c4:\n"
"    ldr     r0, [sp, #4]\n"
"    cbnz    r0, loc_fc1b93d4\n"
"    bl      sub_fc1b9cf2\n"
"    mov     r1, r5\n"
"    blx     sub_fc29b420\n" // j_SetEventFlag
"    b       loc_fc1b93ea\n"
"loc_fc1b93d4:\n"
"    bl      sub_fc1b9cf2\n"
"    mov     r1, r5\n"
"    blx     sub_fc29b460\n" // j_ClearEventFlag
"    ldr     r2, =0xfc1b9289\n"
"    mov     r3, r5\n"
"    ldr     r0, [sp, #4]\n"
"    mov     r1, r2\n"
"    bl      sub_fc3005e0\n"
"loc_fc1b93ea:\n"
"    ldr.w   r0, [r6, #0xac]\n"
"    cbz     r0, loc_fc1b93f8\n"
"    mov     r0, r4\n"
"    bl      sub_fc36ffe4\n"
"    b       loc_fc1b9420\n"
"loc_fc1b93f8:\n"
"    ldr.w   r0, [r6, #0xb0]\n"
"    cmp     r0, #0\n"
"    mov     r0, r4\n"
"    beq     loc_fc1b9408\n"
"    bl      sub_fc3702de\n"
"    b       loc_fc1b9420\n"
"loc_fc1b9408:\n"
//"    bl      sub_fc36fb9e\n"
"    bl      sub_fc36fb9e_my\n" // ->
"    b       loc_fc1b9420\n"
"loc_fc1b940e:\n"
"    movs    r1, #1\n"
"    mov     r2, r4\n"
"    mov     r0, r5\n"
"    bl      sub_fc12c5fc\n"
"    mov     r1, r5\n"
"    mov     r0, r4\n"
"    bl      sub_fc1ba4cc\n"
"loc_fc1b9420:\n"
"    movs    r0, #0\n"
"    str     r0, [r6, #0x28]\n"
"    pop     {r2, r3, r4, r5, r6, pc}\n"
".ltorg\n"
    );
}


// sx700v100d -f=chdk -s=0xfc36fb9f -c=188
void __attribute__((naked,noinline)) sub_fc36fb9e_my() { // SUB3
    asm volatile (
"    push.w  {r2, r3, r4, r5, r6, r7, r8, sb, sl, lr}\n"
"    ldr     r7, =0x00037518\n"
"    mov     r4, r0\n"
"    ldr.w   r0, [r7, #0x164]\n"
"    cbz     r0, loc_fc36fbba\n"
"    ldrh.w  r0, [r7, #0x196]\n"
"    cmp     r0, #3\n"
"    beq     loc_fc36fbba\n"
"    ldr     r0, [r4, #8]\n"
"    cmp     r0, #1\n"
"    bhi     loc_fc36fbc4\n"
"loc_fc36fbba:\n"
"    mov     r0, r4\n"
"    bl      sub_fc36f89e\n"
"    bl      sub_fc1b9962\n"
"loc_fc36fbc4:\n"
"    ldr.w   r0, [r7, #0x9c]\n"
"    cbnz    r0, loc_fc36fbe0\n"
"    ldrh.w  r0, [r7, #0x196]\n"
"    cmp     r0, #3\n"
"    beq     loc_fc36fbd8\n"
"    ldr     r0, [r4, #8]\n"
"    cmp     r0, #1\n"
"    bhi     loc_fc36fbe0\n"
"loc_fc36fbd8:\n"
"    bl      sub_fc12e7ca\n"
"    bl      sub_fc1b95a2\n"
"loc_fc36fbe0:\n"
"    movs    r2, #4\n"
"    movw    r0, #0x12f\n"
"    add     r1, sp, #4\n"
"    bl      _GetPropertyCase\n" //  (303)
"    lsls    r0, r0, #0x1f\n"
"    beq     loc_fc36fbfc\n"
"    movs    r0, #0\n"
"    movw    r2, #0x18c\n"
"    ldr     r1, =0xfc36ff48\n" //  *"SsStandardCaptureSeq.c"
"    blx     sub_fc29b538\n" // j_DebugAssert
"loc_fc36fbfc:\n"
"    ldr     r0, [sp, #4]\n"
"    ubfx    r0, r0, #8, #8\n"
"    cmp     r0, #6\n"
"    bne     loc_fc36fc0c\n"
"    ldr     r0, =0xfc36fb77\n"
"    movs    r1, #0\n"
"    b       loc_fc36fc10\n"
"loc_fc36fc0c:\n"
"    ldr     r0, =0xfc36f5c7\n"
"    mov     r1, r4\n"
"loc_fc36fc10:\n"
"    bl      sub_fc14f878\n"
"    mov     r0, r4\n"
"    bl      sub_fc36f9b4\n"
"    ldr     r1, =0x00023450\n"
"    movs    r2, #4\n"
"    movs    r0, #0x8a\n"
"    bl      _GetPropertyCase\n" //  (138)
"    lsls    r0, r0, #0x1f\n"
"    beq     loc_fc36fc34\n"
"    movs    r0, #0\n"
"    movw    r2, #0x19b\n"
"    ldr     r1, =0xfc36ff48\n" //  *"SsStandardCaptureSeq.c"
"    blx     sub_fc29b538\n" // j_DebugAssert
"loc_fc36fc34:\n"
"    bl      sub_fc130afc\n"
"    bl      sub_fc36fa50\n"
"    movs    r1, #0\n"
"    mov     r0, r4\n"
"    bl      sub_fc36ff1a\n"
"    mov     r6, r0\n"
"    bl      wait_until_remote_button_is_released\n" // ---->> remote hook
#ifdef CAPT_SEQ_DEBUG
"    bl      log_remote_hook\n"   // ---->>
#endif
"    ldr     r0, [sp, #4]\n"
"    ubfx    r0, r0, #8, #8\n"
"    cmp     r0, #6\n"
"    bne     loc_fc36fc54\n"
"    ldr     r2, =0xfc36f72f\n"
"    b       loc_fc36fc56\n"
"loc_fc36fc54:\n"
"    ldr     r2, =0xfc36f7b7\n"
"loc_fc36fc56:\n"
"    ldrh    r0, [r4, #0x18]\n"
"    ldr     r5, =0x00023450\n"
"    cbz     r0, loc_fc36fc64\n"
"    cmp     r0, #1\n"
"    beq     loc_fc36fc7a\n"
"    cmp     r0, #4\n"
"    bne     loc_fc36fcde\n"
"loc_fc36fc64:\n"
"    str     r6, [sp]\n"
"    mov     r3, r2\n"
"    ldr     r1, [r4, #0x54]\n"
"    mov     r0, r4\n"
"    ldr     r2, [r5]\n"
"    bl      sub_fc36f492\n"
"    mov     r5, r0\n"
"    bl      sub_fc14d3f4\n"
"    b       loc_fc36fcec\n"
"loc_fc36fc7a:\n"
"    str     r6, [sp]\n"
"    mov     r3, r2\n"
"    ldr     r1, [r4, #0x54]\n"
"    mov     r8, r5\n"
"    ldr     r2, [r5]\n"
"    mov     r0, r4\n"
"    bl      sub_fc36f4de\n"
"    movs    r1, #0\n"
"    mov     r5, r0\n"
"    movs    r0, #0x45\n"
"    bl      sub_fc25cd04\n"
"    lsls    r0, r5, #0x1f\n"
"    bne     loc_fc36fcec\n"
"    ldr.w   r0, [r7, #0xf8]\n"
"    cbz     r0, loc_fc36fcae\n"
"    ldr     r1, [r4, #8]\n"
"    ldr     r2, =0x001caa04\n"
"    ldr     r0, [r4, #0x54]\n"
"    add.w   r1, r2, r1, lsl #2\n"
"    str     r0, [r1, #-0x4]\n"
"    b       loc_fc36fcd8\n"
"loc_fc36fcae:\n"
"    ldr     r0, =0xfc36fb77\n"
"    movs    r1, #0\n"
"    bl      sub_fc14f878\n"
"    movs    r1, #1\n"
"    mov     r0, r4\n"
"    bl      sub_fc36ff1a\n"
"    mov     r6, r0\n"
"    ldr.w   r0, [r8]\n"
"    mov     r5, r8\n"
"    bl      sub_fc36f840\n"
"    ldr     r1, [r4, #0x54]\n"
"    mov     r3, r6\n"
"    ldr     r2, [r5]\n"
"    mov     r0, r4\n"
"    bl      sub_fc36f52e\n"
"    mov     r5, r0\n"
"loc_fc36fcd8:\n"
"    bl      sub_fc36f43c\n"
"    b       loc_fc36fcec\n"
"loc_fc36fcde:\n"
"    movs    r0, #0\n"
"    movw    r2, #0x1d5\n"
"    ldr     r1, =0xfc36ff48\n" //  *"SsStandardCaptureSeq.c"
"    blx     sub_fc29b538\n" // j_DebugAssert
"    movs    r5, #0x1d\n"
"loc_fc36fcec:\n"
"    bl      sub_fc36fa54\n"
"    ldr.w   r8, =0xfc36fb77\n"
"    lsls    r0, r5, #0x1f\n"
"    bne     loc_fc36fd48\n"
"    ldr.w   r0, [r7, #0x100]\n"
"    cbnz    r0, loc_fc36fd14\n"
"    mov     r0, r4\n"
"    bl      sub_fc1ba95e\n"
"    lsls    r0, r0, #0x1f\n"
"    beq     loc_fc36fd14\n"
"    movs    r0, #0\n"
"    movw    r2, #0x1ef\n"
"    ldr     r1, =0xfc36ff48\n" //  *"SsStandardCaptureSeq.c"
"    blx     sub_fc29b538\n" // j_DebugAssert
"loc_fc36fd14:\n"
#ifdef CAPT_SEQ_DEBUG
"  BL log_raw_hook\n"                  // ---->>
#endif
"    BL      capt_seq_hook_raw_here\n" // ---->>
"    mov     r0, r4\n"
"    bl      sub_fc36fa40\n"
"    mov     r0, r4\n"
"    bl      sub_fc36fa14\n"
"    cmp     r6, r8\n"
"    beq     loc_fc36fd48\n"
"    bl      sub_fc1b9cf2\n"
"    movs    r1, #4\n"
"    movw    sb, #0x1fc\n"
"    ldr     r3, =0xfc36ff48\n" //  *"SsStandardCaptureSeq.c"
"    movw    r2, #0x3a98\n"
"    str.w   sb, [sp]\n"
"    bl      sub_fc2b73b4\n"
"    cbz     r0, loc_fc36fd48\n"
"    movs    r0, #0\n"
"    mov     r2, sb\n"
"    ldr     r1, =0xfc36ff48\n" //  *"SsStandardCaptureSeq.c"
"    blx     sub_fc29b538\n" // j_DebugAssert
"loc_fc36fd48:\n"
"    movs    r1, #1\n"
"    mov     r2, r4\n"
"    mov     r0, r5\n"
"    bl      sub_fc12c5fc\n"
"    ldr     r0, [r7, #0x28]\n"
"    cmp     r0, #0\n"
"    mov     r0, r8\n"
"    beq     loc_fc36fd6e\n"
"    cmp     r6, r0\n"
"    beq     loc_fc36fd62\n"
"    movs    r1, #1\n"
"    b       loc_fc36fd64\n"
"loc_fc36fd62:\n"
"    movs    r1, #0\n"
"loc_fc36fd64:\n"
"    mov     r2, r5\n"
"    mov     r0, r4\n"
"    bl      sub_fc1ba354\n"
"    b       loc_fc36fd80\n"
"loc_fc36fd6e:\n"
"    cmp     r6, r0\n"
"    beq     loc_fc36fd76\n"
"    movs    r1, #1\n"
"    b       loc_fc36fd78\n"
"loc_fc36fd76:\n"
"    movs    r1, #0\n"
"loc_fc36fd78:\n"
"    mov     r2, r5\n"
"    mov     r0, r4\n"
"    bl      sub_fc1ba30e\n"
"loc_fc36fd80:\n"
"    mov     r0, r5\n"
"    pop.w   {r2, r3, r4, r5, r6, r7, r8, sb, sl, pc}\n"
".ltorg\n"
    );
}


// TODO below C&P from 100e
// *******  exp_drv_task  *******
// Likley not needed in sx700hs, so if 0

#if 0
// sx700v100e -f=chdk -s=task_ExpDrv -c=425
// ?? note, breaks on literal pool around ????
// task_ExpDrv 0xfc276991
void __attribute__((naked,noinline)) exp_drv_task() {
    asm volatile (
"    push.w  {r4, r5, r6, r7, r8, sb, sl, fp, lr}\n"
"    sub     sp, #0x2c\n"
"    ldr.w   sb, =0x0000d6d4\n"
"    ldr.w   sl, =0xfffff400\n"
"    movs    r0, #0\n"
"    ldr     r6, =0x0005a258\n"
"    add.w   r8, sp, #0x1c\n"
"    movw    fp, #0xbb8\n"
"    str     r0, [sp, #0xc]\n"
"loc_fc2769ac:\n"
"    ldr.w   r0, [sb, #0x20]\n"
"    movs    r2, #0\n"
"    add     r1, sp, #0x28\n"
"    mov     r4, sb\n"
"    blx     sub_fc29b34c\n" // j_ReceiveMessageQueue
"    ldr     r0, [sp, #0xc]\n"
"    cmp     r0, #1\n"
"    bne     loc_fc2769e0\n"
"    ldr     r0, [sp, #0x28]\n"
"    ldr     r0, [r0]\n"
"    cmp     r0, #0x14\n"
"loc_fc2769c6:\n"
"    beq     loc_fc276ac6\n"
"    cmp     r0, #0x15\n"
"    beq     loc_fc2769c6\n"
"    cmp     r0, #0x16\n"
"    beq     loc_fc2769c6\n"
"    cmp     r0, #0x17\n"
"    beq     loc_fc276ad2\n"
"    cmp     r0, #0x2a\n"
"    beq     loc_fc276a7c\n"
"    movs    r0, #0\n"
"    add     r1, sp, #0xc\n"
"    bl      sub_fc27694c\n"
"loc_fc2769e0:\n"
"    ldr     r0, [sp, #0x28]\n"
"    ldr     r1, [r0]\n"
"    cmp     r1, #0x30\n"
"    bne     loc_fc2769fe\n"
"    bl      sub_fc277736\n"
"    ldr.w   r0, [sb, #0x1c]\n"
"    movs    r1, #1\n"
"    blx     sub_fc29b32c\n" // j_SetEventFlag
"    blx     sub_fc29b364\n" // -> ExitTask
"    add     sp, #0x2c\n"
//"    b       loc_fc2766f4\n"                         // branches to pop.w
"    ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}\n"  // substitute this instead
"loc_fc2769fe:\n"
"    cmp     r1, #0x2f\n"
"    bne     loc_fc276a10\n"
"    add.w   r0, r0, #0xa8\n"
"    ldrd    r2, r1, [r0]\n"
"    mov     r0, r1\n"
"    blx     r2\n"
"    b       loc_fc276e1e\n"
"loc_fc276a10:\n"
"    cmp     r1, #0x28\n"
"    bne     loc_fc276a46\n"
"    ldr     r0, [r4, #0x1c]\n"
"    movs    r1, #0x80\n"
"    blx     sub_fc29b36c\n" // j_ClearEventFlag
"    ldr     r0, =0xfc2728c1\n"
"    movs    r1, #0x80\n"
"    bl      sub_fc129792\n"
"    ldr     r0, [r4, #0x1c]\n"
"    movs    r1, #0x80\n"
"    mov     r2, fp\n"
"    blx     sub_fc29b29c\n" // j_WaitForAllEventFlag
"    lsls    r0, r0, #0x1f\n"
"    beq     loc_fc276a38\n"
"    movw    r2, #0x1732\n"
"    b       loc_fc276ac4\n"
"loc_fc276a38:\n"
"    ldr     r1, [sp, #0x28]\n"
"    add.w   r1, r1, #0xa8\n"
"    ldrd    r1, r0, [r1]\n"
"    blx     r1\n"
"    b       loc_fc276e1e\n"
"loc_fc276a46:\n"
"    cmp     r1, #0x29\n"
"    bne     loc_fc276a78\n"
"    add     r1, sp, #0xc\n"
"    bl      sub_fc27694c\n"
"    movw    r5, #0x100\n"
"    ldr     r0, [r4, #0x1c]\n"
"    mov     r1, r5\n"
"    blx     sub_fc29b36c\n" // j_ClearEventFlag
"    ldr     r0, =0xfc2728cb\n"
"    mov     r1, r5\n"
"    bl      sub_fc12a112\n"
"    ldr     r0, [r4, #0x1c]\n"
"    mov     r2, fp\n"
"    mov     r1, r5\n"
"    blx     sub_fc29b29c\n" // j_WaitForAllEventFlag
"    lsls    r0, r0, #0x1f\n"
"    beq     loc_fc276a38\n"
"    movw    r2, #0x173c\n"
"    b       loc_fc276ac4\n"
"loc_fc276a78:\n"
"    cmp     r1, #0x2a\n"
"    bne     loc_fc276a86\n"
"loc_fc276a7c:\n"
"    ldr     r0, [sp, #0x28]\n"
"    add     r1, sp, #0xc\n"
"    bl      sub_fc27694c\n"
"    b       loc_fc276a38\n"
"loc_fc276a86:\n"
"    cmp     r1, #0x2d\n"
"    bne     loc_fc276a98\n"
"    bl      sub_fc149b16\n"
"    bl      sub_fc14a49c\n"
"    bl      sub_fc14a182\n"
"    b       loc_fc276a38\n"
"loc_fc276a98:\n"
"    cmp     r1, #0x2e\n"
"    bne     loc_fc276ad2\n"
"    ldr     r0, [r4, #0x1c]\n"
"    movs    r1, #4\n"
"    blx     sub_fc29b36c\n" // j_ClearEventFlag
"    ldr     r1, =0xfc2728df\n"
"    movs    r2, #4\n"
"    mov     r0, sl\n"
"    bl      sub_fc272c2c\n"
"    bl      sub_fc14987a\n"
"    ldr     r0, [r4, #0x1c]\n"
"    movs    r1, #4\n"
"    mov     r2, fp\n"
"    blx     sub_fc29b404\n" // j_WaitForAnyEventFlag
"    lsls    r0, r0, #0x1f\n"
"    beq     loc_fc276a38\n"
"    movw    r2, #0x1774\n"
"loc_fc276ac4:\n"
"    b       loc_fc276ac8\n"
"loc_fc276ac6:\n"
"    b       loc_fc276ad2\n"
"loc_fc276ac8:\n"
"    ldr     r1, =0xfc2730b0\n" //  **"ExpDrv.c"
"    movs    r0, #0\n"
"    blx     sub_fc29b444\n" // j_DebugAssert
"    b       loc_fc276a38\n"
"loc_fc276ad2:\n"
"    ldr     r0, [sp, #0x28]\n"
"    movs    r5, #1\n"
"    ldr     r1, [r0]\n"
"    cmp     r1, #0x12\n"
"    beq     loc_fc276ae0\n"
"    cmp     r1, #0x13\n"
"    bne     loc_fc276b1e\n"
"loc_fc276ae0:\n"
"    ldr.w   r1, [r0, #0x94]\n"
"    mov     r4, r8\n"
"    add.w   r1, r1, r1, lsl #1\n"
"    add.w   r1, r0, r1, lsl #2\n"
"    subs    r1, #8\n"
"    ldm     r1!, {r2, r3, r7}\n"
"    stm     r4!, {r2, r3, r7}\n"
"    bl      sub_fc275288\n"
"    ldr     r0, [sp, #0x28]\n"
"    add.w   r0, r0, #0x94\n"
"    ldrd    r3, r2, [r0, #0x14]\n"
"    ldr     r1, [r0]\n"
"    sub.w   r0, r0, #0x90\n"
"    blx     r3\n"
"    ldr     r0, [sp, #0x28]\n"
"    bl      sub_fc27791e\n"
"    ldr     r0, [sp, #0x28]\n"
"    add.w   r0, r0, #0x94\n"
"    ldr     r1, [r0]\n"
"    ldrd    r3, r2, [r0, #0x1c]\n"
"    b       loc_fc276d40\n"
"loc_fc276b1e:\n"
"    cmp     r1, #0x14\n"
"    beq     loc_fc276b2e\n"
"    cmp     r1, #0x15\n"
"    beq     loc_fc276b2e\n"
"    cmp     r1, #0x16\n"
"    beq     loc_fc276b2e\n"
"    cmp     r1, #0x17\n"
"    bne     loc_fc276ba0\n"
"loc_fc276b2e:\n"
"    add     r3, sp, #0xc\n"
"    mov     r2, sp\n"
"    add     r1, sp, #0x1c\n"
"    bl      sub_fc27547e\n"
"    cmp     r0, #1\n"
"    mov     r4, r0\n"
"    beq     loc_fc276b42\n"
"    cmp     r4, #5\n"
"    bne     loc_fc276b58\n"
"loc_fc276b42:\n"
"    ldr     r0, [sp, #0x28]\n"
"    mov     r2, r4\n"
"    add.w   r0, r0, #0x94\n"
"    ldrd    r7, r3, [r0, #0x14]\n"
"    ldr     r1, [r0]\n"
"    sub.w   r0, r0, #0x90\n"
"    blx     r7\n"
"    b       loc_fc276b7e\n"
"loc_fc276b58:\n"
"    cmp     r4, #2\n"
"    beq     loc_fc276b60\n"
"    cmp     r4, #6\n"
"    bne     loc_fc276b8a\n"
"loc_fc276b60:\n"
"    ldr     r0, [sp, #0x28]\n"
"    mov     r2, r4\n"
"    add.w   r0, r0, #0x94\n"
"    ldrd    r7, r3, [r0, #0x14]\n"
"    ldr     r1, [r0]\n"
"    sub.w   r0, r0, #0x90\n"
"    blx     r7\n"
"    ldr     r0, [sp, #0x28]\n"
"    add     r1, sp, #0x1c\n"
"    mov     r2, sp\n"
"    bl      sub_fc2766f8\n"
"loc_fc276b7e:\n"
"    ldr     r2, [sp, #0xc]\n"
"    mov     r1, r4\n"
"    ldr     r0, [sp, #0x28]\n"
"    bl      sub_fc276904\n"
"    b       loc_fc276d46\n"
"loc_fc276b8a:\n"
"    ldr     r0, [sp, #0x28]\n"
"    mov     r2, r4\n"
"    add.w   r0, r0, #0x94\n"
"    ldrd    r7, r3, [r0, #0x14]\n"
"    ldr     r1, [r0]\n"
"    sub.w   r0, r0, #0x90\n"
"    blx     r7\n"
"    b       loc_fc276d46\n"
"loc_fc276ba0:\n"
"    cmp     r1, #0x24\n"
"    beq     loc_fc276ba8\n"
"    cmp     r1, #0x25\n"
"    bne     loc_fc276bda\n"
"loc_fc276ba8:\n"
"    ldr.w   r1, [r0, #0x94]\n"
"    mov     r4, r8\n"
"    add.w   r1, r1, r1, lsl #1\n"
"    add.w   r1, r0, r1, lsl #2\n"
"    subs    r1, #8\n"
"    ldm     r1!, {r2, r3, r7}\n"
"    stm     r4!, {r2, r3, r7}\n"
"    bl      sub_fc274402\n"
"    ldr     r0, [sp, #0x28]\n"
"    add.w   r0, r0, #0x94\n"
"    ldrd    r3, r2, [r0, #0x14]\n"
"    ldr     r1, [r0]\n"
"    sub.w   r0, r0, #0x90\n"
"    blx     r3\n"
"    ldr     r0, [sp, #0x28]\n"
"    bl      sub_fc2747dc\n"
"    b       loc_fc276d46\n"
"loc_fc276bda:\n"
"    adds    r1, r0, #4\n"
"    mov     r4, r8\n"
"    ldm     r1!, {r2, r3, r7}\n"
"    stm     r4!, {r2, r3, r7}\n"
"    ldr     r1, [r0]\n"
"    cmp     r1, #0x28\n"
"    bhs     loc_fc276c18\n"
"    tbb     [pc, r1]\n" // (jumptable r1 40 elements)
"branchtable_fc276bec:\n"
"    .byte((loc_fc276c14 - branchtable_fc276bec) / 2)\n" // (case 0)
"    .byte((loc_fc276c14 - branchtable_fc276bec) / 2)\n" // (case 1)
"    .byte((loc_fc276c1a - branchtable_fc276bec) / 2)\n" // (case 2)
"    .byte((loc_fc276c20 - branchtable_fc276bec) / 2)\n" // (case 3)
"    .byte((loc_fc276c20 - branchtable_fc276bec) / 2)\n" // (case 4)
"    .byte((loc_fc276c20 - branchtable_fc276bec) / 2)\n" // (case 5)
"    .byte((loc_fc276c14 - branchtable_fc276bec) / 2)\n" // (case 6)
"    .byte((loc_fc276c1a - branchtable_fc276bec) / 2)\n" // (case 7)
"    .byte((loc_fc276c20 - branchtable_fc276bec) / 2)\n" // (case 8)
"    .byte((loc_fc276c20 - branchtable_fc276bec) / 2)\n" // (case 9)
"    .byte((loc_fc276c32 - branchtable_fc276bec) / 2)\n" // (case 10)
"    .byte((loc_fc276c32 - branchtable_fc276bec) / 2)\n" // (case 11)
"    .byte((loc_fc276d24 - branchtable_fc276bec) / 2)\n" // (case 12)
"    .byte((loc_fc276d2a - branchtable_fc276bec) / 2)\n" // (case 13)
"    .byte((loc_fc276d2a - branchtable_fc276bec) / 2)\n" // (case 14)
"    .byte((loc_fc276d2a - branchtable_fc276bec) / 2)\n" // (case 15)
"    .byte((loc_fc276d2a - branchtable_fc276bec) / 2)\n" // (case 16)
"    .byte((loc_fc276d30 - branchtable_fc276bec) / 2)\n" // (case 17)
"    .byte((loc_fc276d34 - branchtable_fc276bec) / 2)\n" // (case 18)
"    .byte((loc_fc276d34 - branchtable_fc276bec) / 2)\n" // (case 19)
"    .byte((loc_fc276d34 - branchtable_fc276bec) / 2)\n" // (case 20)
"    .byte((loc_fc276d34 - branchtable_fc276bec) / 2)\n" // (case 21)
"    .byte((loc_fc276d34 - branchtable_fc276bec) / 2)\n" // (case 22)
"    .byte((loc_fc276d34 - branchtable_fc276bec) / 2)\n" // (case 23)
"    .byte((loc_fc276c26 - branchtable_fc276bec) / 2)\n" // (case 24)
"    .byte((loc_fc276c2c - branchtable_fc276bec) / 2)\n" // (case 25)
"    .byte((loc_fc276c2c - branchtable_fc276bec) / 2)\n" // (case 26)
"    .byte((loc_fc276c2c - branchtable_fc276bec) / 2)\n" // (case 27)
"    .byte((loc_fc276c3a - branchtable_fc276bec) / 2)\n" // (case 28)
"    .byte((loc_fc276c3a - branchtable_fc276bec) / 2)\n" // (case 29)
"    .byte((loc_fc276c40 - branchtable_fc276bec) / 2)\n" // (case 30)
"    .byte((loc_fc276c94 - branchtable_fc276bec) / 2)\n" // (case 31)
"    .byte((loc_fc276cbe - branchtable_fc276bec) / 2)\n" // (case 32)
"    .byte((loc_fc276ce8 - branchtable_fc276bec) / 2)\n" // (case 33)
"    .byte((loc_fc276d12 - branchtable_fc276bec) / 2)\n" // (case 34)
"    .byte((loc_fc276d12 - branchtable_fc276bec) / 2)\n" // (case 35)
"    .byte((loc_fc276d34 - branchtable_fc276bec) / 2)\n" // (case 36)
"    .byte((loc_fc276d34 - branchtable_fc276bec) / 2)\n" // (case 37)
"    .byte((loc_fc276d18 - branchtable_fc276bec) / 2)\n" // (case 38)
"    .byte((loc_fc276d1e - branchtable_fc276bec) / 2)\n" // (case 39)
".align 1\n"
"loc_fc276c14:\n"
"    bl      sub_fc272e48\n"
"loc_fc276c18:\n"
"    b       loc_fc276d34\n"
"loc_fc276c1a:\n"
"    bl      sub_fc2730d0\n"
"    b       loc_fc276d34\n"
"loc_fc276c20:\n"
"    bl      sub_fc2732ca\n"
"    b       loc_fc276d34\n"
"loc_fc276c26:\n"
"    bl      sub_fc27356a\n"
"    b       loc_fc276d34\n"
"loc_fc276c2c:\n"
"    bl      sub_fc27371a\n"
"    b       loc_fc276d34\n"
"loc_fc276c32:\n"
//"    bl      sub_fc273b48\n"
"    bl      sub_fc273b48_my\n"           // --->
"    movs    r5, #0\n"
"    b       loc_fc276d34\n"
"loc_fc276c3a:\n"
"    bl      sub_fc273c42\n"
"    b       loc_fc276d34\n"
"loc_fc276c40:\n"
"    ldrh    r1, [r0, #4]\n"
"    strh.w  r1, [sp, #0x1c]\n"
"    ldrh    r1, [r6, #2]\n"
"    strh.w  r1, [sp, #0x1e]\n"
"    ldrh    r1, [r6, #4]\n"
"    strh.w  r1, [sp, #0x20]\n"
"    ldrh    r1, [r6, #6]\n"
"    strh.w  r1, [sp, #0x22]\n"
"    ldrh    r1, [r0, #0xc]\n"
"    strh.w  r1, [sp, #0x24]\n"
"    ldrh    r1, [r6, #0xa]\n"
"    strh.w  r1, [sp, #0x26]\n"
"    bl      sub_fc27414e\n"
"    b       loc_fc276d34\n"
".ltorg\n"
/* literals pool bad disassembly
"    movs    r0, r0\n"
"    adds    r0, #0xb0\n"
"    stc2    p8, c2, [r7], #-0x2dc\n"
"    stc2    p9, c2, [r7], #-0x2c\n"
"    stc2    p6, c13, [r7], #-0x350\n"
"    movs    r0, r0\n"
"    cmp     r0, #0xd5\n"
"    stc2    p2, c10, [r7], #-0x160\n"
"    movs    r5, r0\n"
"    bl      sub_fbe77c86\n"
"    cmp     r0, #0xc1\n"
"    stc2    p8, c2, [r7], #-0x32c\n"
"    stc2    p8, c2, [r7], #-0x37c\n"
"    stc2    p8, c8, [r7], #-0x204\n"
*/
"loc_fc276c94:\n"
"    ldrh    r1, [r0, #4]\n"
"    strh.w  r1, [sp, #0x1c]\n"
"    strh.w  r1, [sp, #0x1c]\n"
"    ldrh    r1, [r6, #2]\n"
"    strh.w  r1, [sp, #0x1e]\n"
"    ldrh    r1, [r6, #4]\n"
"    strh.w  r1, [sp, #0x20]\n"
"    ldrh    r1, [r6, #6]\n"
"    strh.w  r1, [sp, #0x22]\n"
"    ldrh    r1, [r6, #8]\n"
"    strh.w  r1, [sp, #0x24]\n"
"    ldrh    r1, [r6, #0xa]\n"
"    strh.w  r1, [sp, #0x26]\n"
"    bl      sub_fc2777b2\n"
"    b       loc_fc276d34\n"
"loc_fc276cbe:\n"
"    ldrh    r1, [r6]\n"
"    strh.w  r1, [sp, #0x1c]\n"
"    ldrh    r1, [r0, #6]\n"
"    strh.w  r1, [sp, #0x1e]\n"
"    ldrh    r1, [r6, #4]\n"
"    strh.w  r1, [sp, #0x20]\n"
"    ldrh    r1, [r6, #6]\n"
"    strh.w  r1, [sp, #0x22]\n"
"    ldrh    r1, [r6, #8]\n"
"    strh.w  r1, [sp, #0x24]\n"
"    ldrh    r1, [r6, #0xa]\n"
"    strh.w  r1, [sp, #0x26]\n"
"    bl      sub_fc277838\n"
"    b       loc_fc276d34\n"
"loc_fc276ce8:\n"
"    ldrh    r1, [r6]\n"
"    strh.w  r1, [sp, #0x1c]\n"
"    ldrh    r1, [r6, #2]\n"
"    strh.w  r1, [sp, #0x1e]\n"
"    ldrh    r1, [r6, #4]\n"
"    strh.w  r1, [sp, #0x20]\n"
"    ldrh    r1, [r6, #6]\n"
"    strh.w  r1, [sp, #0x22]\n"
"    ldrh    r1, [r0, #0xc]\n"
"    strh.w  r1, [sp, #0x24]\n"
"    ldrh    r1, [r6, #0xa]\n"
"    strh.w  r1, [sp, #0x26]\n"
"    bl      sub_fc2778ae\n"
"    b       loc_fc276d34\n"
"loc_fc276d12:\n"
"    bl      sub_fc27422c\n"
"    b       loc_fc276d34\n"
"loc_fc276d18:\n"
"    bl      sub_fc2748a4\n"
"    b       loc_fc276d34\n"
"loc_fc276d1e:\n"
"    bl      sub_fc274c82\n"
"    b       loc_fc276d34\n"
"loc_fc276d24:\n"
"    bl      sub_fc274e60\n"
"    b       loc_fc276d34\n"
"loc_fc276d2a:\n"
"    bl      sub_fc274fda\n"
"    b       loc_fc276d34\n"
"loc_fc276d30:\n"
"    bl      sub_fc2750f6\n"
"loc_fc276d34:\n"
"    ldr     r0, [sp, #0x28]\n"
"    add.w   r0, r0, #0x94\n"
"    ldrd    r3, r2, [r0, #0x14]\n"
"    ldr     r1, [r0]\n"
"loc_fc276d40:\n"
"    sub.w   r0, r0, #0x90\n"
"    blx     r3\n"
"loc_fc276d46:\n"
"    ldr     r0, [sp, #0x28]\n"
"    ldr     r0, [r0]\n"
"    cmp     r0, #0x10\n"
"    beq     loc_fc276d6a\n"
"    bgt     loc_fc276d5e\n"
"    cmp     r0, #1\n"
"    beq     loc_fc276d6a\n"
"    cmp     r0, #4\n"
"    beq     loc_fc276d6a\n"
"    cmp     r0, #0xe\n"
"    bne     loc_fc276d9c\n"
"    b       loc_fc276d6a\n"
"loc_fc276d5e:\n"
"    cmp     r0, #0x13\n"
"    beq     loc_fc276d6a\n"
"    cmp     r0, #0x17\n"
"    beq     loc_fc276d6a\n"
"    cmp     r0, #0x1a\n"
"    bne     loc_fc276d9c\n"
"loc_fc276d6a:\n"
"    ldrsh.w r0, [r6]\n"
"    mov     r2, sl\n"
"    cmp     r0, sl\n"
"    beq     loc_fc276d7c\n"
"    ldrsh.w r1, [r6, #8]\n"
"    cmp     r1, r2\n"
"    bne     loc_fc276d94\n"
"loc_fc276d7c:\n"
"    add     r0, sp, #0x10\n"
"    bl      sub_fc2d6990\n"
"    ldrh.w  r0, [sp, #0x10]\n"
"    strh.w  r0, [sp, #0x1c]\n"
"    ldrh.w  r0, [sp, #0x18]\n"
"    strh.w  r0, [sp, #0x24]\n"
"    b       loc_fc276d9c\n"
"loc_fc276d94:\n"
"    strh.w  r0, [sp, #0x1c]\n"
"    strh.w  r1, [sp, #0x24]\n"
"loc_fc276d9c:\n"
"    cmp     r5, #1\n"
"    ldr     r0, [sp, #0x28]\n"
"    bne     loc_fc276dd4\n"
"    movs    r2, #0xc\n"
"    ldr.w   r1, [r0, #0x94]\n"
"    add.w   r1, r1, r1, lsl #1\n"
"    add.w   r4, r0, r1, lsl #2\n"
"    ldr     r0, =0x0005a258\n"
"    subs    r4, #8\n"
"    add     r1, sp, #0x1c\n"
"    blx     sub_fc29b45c\n"
"    ldr     r0, =0x0005a258\n"
"    movs    r2, #0xc\n"
"    add     r1, sp, #0x1c\n"
"    adds    r0, #0xc\n"
"    blx     sub_fc29b45c\n"
"    ldr     r0, =0x0005a258\n"
"    movs    r2, #0xc\n"
"    mov     r1, r4\n"
"    adds    r0, #0x18\n"
"    blx     sub_fc29b45c\n"
"    b       loc_fc276e1e\n"
"loc_fc276dd4:\n"
"    ldr     r0, [r0]\n"
"    mov.w   r3, #1\n"
"    cmp     r0, #0xb\n"
"    bne     loc_fc276dfe\n"
"    movs    r2, #0\n"
"    mov     r1, r3\n"
"    strd    r2, r3, [sp]\n"
"    movs    r0, #0\n"
"    mov     r2, r3\n"
"    bl      sub_fc272ca8\n"
"    movs    r3, #1\n"
"    movs    r2, #0\n"
"    mov     r1, r3\n"
"    movs    r0, #0\n"
"    strd    r2, r3, [sp]\n"
"    mov     r2, r3\n"
"    b       loc_fc276e1a\n"
"loc_fc276dfe:\n"
"    movs    r2, #1\n"
"    strd    r2, r3, [sp]\n"
"    mov     r3, r2\n"
"    mov     r1, r2\n"
"    mov     r0, r2\n"
"    bl      sub_fc272ca8\n"
"    movs    r3, #1\n"
"    str     r3, [sp]\n"
"    mov     r2, r3\n"
"    mov     r1, r3\n"
"    mov     r0, r3\n"
"    str     r3, [sp, #4]\n"
"loc_fc276e1a:\n"
"    bl      sub_fc272dce\n"
"loc_fc276e1e:\n"
"    ldr     r0, [sp, #0x28]\n"
"    bl      sub_fc277736\n"
"    b       loc_fc2769ac\n"
".ltorg\n"
    );
}

// Used by ExpDrv
// sx700v100e -f=chdk -s=0xfc273b49 -c=52
void __attribute__((naked,noinline)) sub_fc273b48_my() {
    asm volatile (
"    push.w  {r4, r5, r6, r7, r8, lr}\n"
"    ldr     r7, =0x0000d6d4\n"
"    movs    r1, #0x3e\n"
"    mov     r4, r0\n"
"    ldr     r0, [r7, #0x1c]\n"
"    blx     sub_fc29b36c\n" // j_ClearEventFlag
"    movs    r2, #0\n"
"    ldrsh.w r0, [r4, #4]\n"
"    movs    r3, #1\n"
"    mov     r1, r2\n"
"    bl      sub_fc272920\n"
"    mov     r6, r0\n"
"    ldrsh.w r0, [r4, #6]\n"
"    bl      sub_fc272abe\n"
"    ldrsh.w r0, [r4, #8]\n"
"    bl      sub_fc272b02\n"
"    ldrsh.w r0, [r4, #0xa]\n"
"    bl      sub_fc272b46\n"
"    ldrsh.w r0, [r4, #0xc]\n"
"    movs    r1, #0\n"
"    bl      sub_fc272b8a\n"
"    mov     r5, r0\n"
"    ldr     r0, [r4]\n"
"    ldr.w   r8, =0x0005a270\n"
"    cmp     r0, #0xb\n"
"    bne     loc_fc273b9c\n"
"    movs    r6, #0\n"
"    mov     r5, r6\n"
"    b       loc_fc273bb4\n"
"loc_fc273b9c:\n"
"    cmp     r6, #1\n"
"    bne     loc_fc273bb4\n"
"    ldrsh.w r0, [r4, #4]\n"
"    movs    r2, #2\n"
"    ldr     r1, =0xfc2728b7\n"
"    bl      sub_fc129982\n"
"    strh    r0, [r4, #4]\n"
"    movs    r0, #0\n"
"    str     r0, [r7, #0x28]\n"
"    b       loc_fc273bba\n"
"loc_fc273bb4:\n"
"    ldrh.w  r0, [r8]\n"
"    strh    r0, [r4, #4]\n"
"loc_fc273bba:\n"
"    cmp     r5, #1\n"
"    bne     loc_fc273bcc\n"
"    ldrsh.w r0, [r4, #0xc]\n"
"    movs    r2, #0x20\n"
"    ldr     r1, =0xfc27290b\n"
"    bl      sub_fc277788\n"
"    b       loc_fc273bd0\n"
"loc_fc273bcc:\n"
"    ldrh.w  r0, [r8, #8]\n"
"loc_fc273bd0:\n"
"    strh    r0, [r4, #0xc]\n"
"    ldrsh.w r0, [r4, #6]\n"
"    bl      sub_fc1498d4_my\n" // ->
"    ldr     pc, =0xfc273bdb\n" // continue in firmware, thumb
".ltorg\n"
    );
}

// Used by sub_fc273b48_my following from ExpDrv
// sx700v100e -f=chdk -s=0xfc1498d5 -c=35
void __attribute__((naked,noinline)) sub_fc1498d4_my() {
asm volatile (
"    push    {r4, r5, r6, lr}\n"
"    ldr     r5, =0x0000d2b4\n"
"    mov     r4, r0\n"
"    ldr     r0, [r5, #4]\n"
"    cmp     r0, #1\n"
"    beq     loc_fc1498ec\n"
"    movs    r0, #0\n"
"    movw    r2, #0x168\n"
"    ldr     r1, =0xfc149980\n" //  *"Shutter.c"
"    blx     sub_fc29b444\n" // j_DebugAssert
"loc_fc1498ec:\n"
"    ldr     r0, =0xfffff400\n"
"    cmp     r4, r0\n"
"    bne     loc_fc1498f6\n"
"    ldrsh.w r4, [r5, #2]\n"
"loc_fc1498f6:\n"
"    strh    r4, [r5, #2]\n"
"    cmp     r4, r0\n"
"    bne     loc_fc149908\n"
"    movs    r0, #0\n"
"    movw    r2, #0x16e\n"
"    ldr     r1, =0xfc149980\n" //  *"Shutter.c"
"    blx     sub_fc29b444\n" // j_DebugAssert
"loc_fc149908:\n"
"    mov     r0, r4\n"
//"    bl      fc313636\n" 
"    bl      sub_fc313636\n" // ?? _apex2us
//"    bl      apex2us\n"
"    mov     r4, r0\n" 
"    bl      sub_fc184f1a\n" 
"    mov     r0, r4\n"
"    bl      sub_fc1891ba\n"
"    lsls    r0, r0, #0x1f\n"
"    beq     loc_fc14992e\n"
"    pop.w   {r4, r5, r6, lr}\n"
"    movs    r0, #0\n"
"    movw    r2, #0x173\n"
"    ldr     r1, =0xfc149980\n" //  *"Shutter.c"
//"    b.w     loc_fc29aa60\n" // -> DebugAssert
"    ldr     pc,=0xfc29aa61\n" // -> DebugAssert  << replaced with thumb code
"loc_fc14992e:\n"
"    pop     {r4, r5, r6, pc}\n"
".ltorg\n"
    );
}
#endif

