Microsemi Libero Software
Version: 11.1.0.14
Release: v11.1


 Netlist Reading Time = 0.0 seconds
Imported the file:
   C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\Wupu30K-InitializationwithR2SINK\synthesis\WuPu.edn

The Import command succeeded ( 00:00:08 )
Info: The design C:\Users\Victor
      Ros\Documents\Cookies\wake_up_radio\Wupu30K-InitializationwithR2SINK\designer\impl1\WuPu.\
      adb was last modified by software version 11.1.0.14.
Opened an existing Libero design C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\Wupu30K-InitializationwithR2SINK\designer\impl1\WuPu.adb.
'BA_NAME' set to 'WuPu_ba'
'KEEP_EXISTING_PHYSICAL_CONSTRAINTS' set to '1'
'SDC_IMPORT_MERGE' set to '1'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\Wupu30K-InitializationwithR2SINK\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'

The Execute Script command succeeded ( 00:00:00 )
Variable COB_DO_COB = 0
Warning: The following files already exist:
         
         C:\Users\Victor
         Ros\Documents\Cookies\wake_up_radio\Wupu30K-InitializationwithR2SINK\designer\impl1\Wu\
         Pu.pdb
         
         Do you want to replace the files? [YES]
=====================================================================
Parameters used to run compile:
===============================

Family      : IGLOO
Device      : AGL030V5
Package     : 100 VQFP
Source      : C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\Wupu30K-InitializationwithR2SINK\synthesis\WuPu.edn
Format      : EDIF
Topcell     : WuPu
Speed grade : STD
Temp        : 0:25:70
Voltage     : 1.58:1.50:1.42

Keep Existing Physical Constraints : Yes
Keep Existing Timing Constraints   : Yes

pdc_abort_on_error                 : Yes
pdc_eco_display_unmatched_objects  : No
pdc_eco_max_warnings               : 10000

demote_globals                     : No
promote_globals                    : No
localclock_max_shared_instances    : 12
localclock_buffer_tree_max_fanout  : 12

combine_register                   : No
delete_buffer_tree                 : No

report_high_fanout_nets_limit      : 10

=====================================================================
Compile starts ...

Warning: CMP201: Net BIBUF_0_Y drives no load.
Combiner is turned off (switch COB_DO_COB = 0). Skipping optimizations. Only netlist
legalization will be performed.
WARNING: Combiner is turned-off, tie-off will not be done
WARNING: Combiner is turned-off, logic combining will not be done
WARNING: Combiner is turned-off, gobbler will not be done

Netlist Optimization Report
===========================

Optimized macros:
  - Dangling net drivers:   0
  - Buffers:                0
  - Inverters:              1
  - Tieoff:                 0
  - Logic combining:        0

    Total macros optimized  1

There were 0 error(s) and 1 warning(s) in this design.
=====================================================================

Reading previous post-compile physical placement constraints.


There were 0 error(s) and 0 warning(s).

=====================================================================

Reading user pdc (Physical Design Constraints) file(s) postcompile


There were 0 error(s) and 0 warning(s) in reading the user pdc.

=====================================================================
Compile report:
===============

    CORE                       Used:    660  Total:    768   (85.94%)
    IO (W/ clocks)             Used:     32  Total:     77   (41.56%)
    GLOBAL (Chip)              Used:      3  Total:      6   (50.00%)
    Low Static ICC             Used:      1  Total:      1   (100.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Global Information:

    Type            | Used   | Total
    ----------------|--------|--------------
    Chip global     | 3      | 6  (50.00%)*

    (*) Chip globals may be assigned to Quadrant globals using the Multi-View Navigator (MVN)
        or Physical Design Constraints (PDC).
        They may also be assigned to Quadrant globals automatically during Layout.

Core Information:

    Type    | Instances    | Core tiles
    --------|--------------|-----------
    COMB    | 513          | 513
    SEQ     | 147          | 147

I/O Function:

    Type                          | w/o register  | w/ register  | w/ DDR register
    ------------------------------|---------------|--------------|----------------
    Input I/O                     | 12            | 0            | 0
    Output I/O                    | 19            | 0            | 0
    Bidirectional I/O             | 1             | 0            | 0
    Differential Input I/O Pairs  | 0             | 0            | 0
    Differential Output I/O Pairs | 0             | 0            | 0

I/O Technology:

                                    |   Voltages    |             I/Os
    --------------------------------|-------|-------|-------|--------|--------------
    I/O Standard(s)                 | Vcci  | Vref  | Input | Output | Bidirectional
    --------------------------------|-------|-------|-------|--------|--------------
    LVCMOS15                        | 1.50v | N/A   | 12    | 19     | 1

I/O Placement:

    Locked  :  32 ( 100.00% )
    Placed  :   0
    UnPlaced:   0

Net information report:
=======================

The following nets have been assigned to a chip global resource:
    Fanout  Type          Name
    --------------------------
    155     SET/RESET_NET Net   : RESETZB_c
                          Driver: INBUF_0_RNI3ULF
                          Source: NETLIST
    132     CLK_NET       Net   : CLK_GATED_c
                          Driver:
LowPowerManagement_0/LowPowerManagement_wrapper_inst/U0/Primary_Filter_Instance/Gate_For_Clock_\
Gating_Clkint
                          Source: NETLIST
    14      CLK_NET       Net   : CLK_GATED_0
                          Driver: RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3_RNIFSD1
                          Source: NETLIST

High fanout nets in the post compile netlist:
    Fanout  Type          Name
    --------------------------
    23      INT_NET       Net   : md_v4_0_new_data
                          Driver: md_v4_0/newDataEdgeAux_RNIU13O
    19      INT_NET       Net   : MoM_unit_0/state[2]
                          Driver: MoM_unit_0/state[2]
    18      INT_NET       Net   : Decoder_hk_0
                          Driver: command_process_0/newMessage
    15      INT_NET       Net   : bit_error_1
                          Driver: md_v4_0/error_flag
    14      INT_NET       Net   : manchesterEncoderComplete_0/load_i_1
                          Driver:
manchesterEncoderComplete_0/manchester_encoder_ctrl_0/state_RNIN7UC2[3]
    13      INT_NET       Net   : MoM_unit_0.state[4]
                          Driver: MoM_unit_0/state[4]
    13      INT_NET       Net   : manchesterEncoderComplete_0_TX_Active
                          Driver: manchesterEncoderComplete_0/manchester_encoder_0/encoder_busy
    13      INT_NET       Net   : md_v4_0_RX_end
                          Driver: md_v4_0/error_type_RNISNJH
    13      INT_NET       Net   : command_process_0/un2_m1_e_1
                          Driver: command_process_0/newMessage_RNI0CDL1
    13      INT_NET       Net   : command_process_0/newMessage_RNINR191
                          Driver: command_process_0/newMessage_RNINR191

Nets that are candidates for clock assignment and the resulting fanout:
    Fanout  Type          Name
    --------------------------
    23      INT_NET       Net   : md_v4_0_new_data
                          Driver: md_v4_0/newDataEdgeAux_RNIU13O
    19      INT_NET       Net   : MoM_unit_0/state[2]
                          Driver: MoM_unit_0/state[2]
    18      INT_NET       Net   : Decoder_hk_0
                          Driver: command_process_0/newMessage
    15      INT_NET       Net   : bit_error_1
                          Driver: md_v4_0/error_flag
    14      INT_NET       Net   : manchesterEncoderComplete_0/load_i_1
                          Driver:
manchesterEncoderComplete_0/manchester_encoder_ctrl_0/state_RNIN7UC2[3]
    13      INT_NET       Net   : MoM_unit_0.state[4]
                          Driver: MoM_unit_0/state[4]
    13      INT_NET       Net   : manchesterEncoderComplete_0_TX_Active
                          Driver: manchesterEncoderComplete_0/manchester_encoder_0/encoder_busy
    13      INT_NET       Net   : md_v4_0_RX_end
                          Driver: md_v4_0/error_type_RNISNJH
    13      INT_NET       Net   : command_process_0/un2_m1_e_1
                          Driver: command_process_0/newMessage_RNI0CDL1
    13      INT_NET       Net   : command_process_0/newMessage_RNINR191
                          Driver: command_process_0/newMessage_RNINR191
====================
Flash*Freeze report:
====================

Info: This design uses Flash*Freeze type 2.
The Flash*Freeze port name is "Wakeup".

====================

The Compile command succeeded ( 00:00:03 )
***** Layout Variables *********************************************

Mode: TIMING_DRIVEN
Power-driven Layout: OFF
Incremental Placement: OFF
Incremental Route: OFF



Running I/O Bank Assigner.

I/O Bank Assigner completed successfully.
 

Planning global net placement...

Global net placement completed successfully.

                        o - o - o - o - o - o

Timing-driven Placer Started: Tue Sep 17 15:36:23 2013

Placer Finished: Tue Sep 17 15:36:34 2013
Total Placer CPU Time:     00:00:11

                        o - o - o - o - o - o

INFO: NO_TOP_AGGREGATION option enabled
While analyzing gated clock network, ambiguities have been found on gates
RingOscillator_0/muxSwitcthRing_0/MX2_Result:Y, RingOscillator_0/AO14_0:Y,
RingOscillator_0/AO14_1:Y, RingOscillator_0/AO14_2:Y, RingOscillator_0/AO14_12:Y,
RingOscillator_0/AO14_13:Y, RingOscillator_0/AO14_16:Y, RingOscillator_0/AO14_3:Y,
RingOscillator_0/AO14_4:Y, RingOscillator_0/AO14_5:Y, RingOscillator_0/AO14_17:Y,
RingOscillator_0/AO14_18:Y, RingOscillator_0/AO14_19:Y, RingOscillator_0/AO14_6:Y,
RingOscillator_0/AO14_7:Y, RingOscillator_0/AO14_8:Y, RingOscillator_0/AO14_20:Y,
RingOscillator_0/AO14_21:Y, RingOscillator_0/AO14_22:Y, RingOscillator_0/AO14_9:Y,
RingOscillator_0/AO14_10:Y, RingOscillator_0/AO14_11:Y, RingOscillator_0/AO14_23:Y,
RingOscillator_0/AO14_14:Y, RingOscillator_0/AO14_15:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
Info: Combinational loops have been detected in the design.
      To view the details, go to Tools->Reports->Timing->Combinational_Loops

Timing-driven Router 
Design: WuPu                            Started: Tue Sep 17 15:36:38 2013

While analyzing gated clock network, ambiguities have been found on gates
RingOscillator_0/muxSwitcthRing_0/MX2_Result:Y, RingOscillator_0/AO14_0:Y,
RingOscillator_0/AO14_1:Y, RingOscillator_0/AO14_2:Y, RingOscillator_0/AO14_12:Y,
RingOscillator_0/AO14_13:Y, RingOscillator_0/AO14_16:Y, RingOscillator_0/AO14_3:Y,
RingOscillator_0/AO14_4:Y, RingOscillator_0/AO14_5:Y, RingOscillator_0/AO14_17:Y,
RingOscillator_0/AO14_18:Y, RingOscillator_0/AO14_19:Y, RingOscillator_0/AO14_6:Y,
RingOscillator_0/AO14_7:Y, RingOscillator_0/AO14_8:Y, RingOscillator_0/AO14_20:Y,
RingOscillator_0/AO14_21:Y, RingOscillator_0/AO14_22:Y, RingOscillator_0/AO14_9:Y,
RingOscillator_0/AO14_10:Y, RingOscillator_0/AO14_11:Y, RingOscillator_0/AO14_23:Y,
RingOscillator_0/AO14_14:Y, RingOscillator_0/AO14_15:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
Info:  Combinational loops have been detected in the design.
       To view the details, go to Tools->Reports->Timing->Combinational_Loops
 
While analyzing gated clock network, ambiguities have been found on gates
RingOscillator_0/muxSwitcthRing_0/MX2_Result:Y, RingOscillator_0/AO14_0:Y,
RingOscillator_0/AO14_1:Y, RingOscillator_0/AO14_2:Y, RingOscillator_0/AO14_12:Y,
RingOscillator_0/AO14_13:Y, RingOscillator_0/AO14_16:Y, RingOscillator_0/AO14_3:Y,
RingOscillator_0/AO14_4:Y, RingOscillator_0/AO14_5:Y, RingOscillator_0/AO14_17:Y,
RingOscillator_0/AO14_18:Y, RingOscillator_0/AO14_19:Y, RingOscillator_0/AO14_6:Y,
RingOscillator_0/AO14_7:Y, RingOscillator_0/AO14_8:Y, RingOscillator_0/AO14_20:Y,
RingOscillator_0/AO14_21:Y, RingOscillator_0/AO14_22:Y, RingOscillator_0/AO14_9:Y,
RingOscillator_0/AO14_10:Y, RingOscillator_0/AO14_11:Y, RingOscillator_0/AO14_23:Y,
RingOscillator_0/AO14_14:Y, RingOscillator_0/AO14_15:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
Info:  Combinational loops have been detected in the design.
       To view the details, go to Tools->Reports->Timing->Combinational_Loops
Iterative improvement...
While analyzing gated clock network, ambiguities have been found on gates
RingOscillator_0/muxSwitcthRing_0/MX2_Result:Y, RingOscillator_0/AO14_0:Y,
RingOscillator_0/AO14_1:Y, RingOscillator_0/AO14_2:Y, RingOscillator_0/AO14_12:Y,
RingOscillator_0/AO14_13:Y, RingOscillator_0/AO14_16:Y, RingOscillator_0/AO14_3:Y,
RingOscillator_0/AO14_4:Y, RingOscillator_0/AO14_5:Y, RingOscillator_0/AO14_17:Y,
RingOscillator_0/AO14_18:Y, RingOscillator_0/AO14_19:Y, RingOscillator_0/AO14_6:Y,
RingOscillator_0/AO14_7:Y, RingOscillator_0/AO14_8:Y, RingOscillator_0/AO14_20:Y,
RingOscillator_0/AO14_21:Y, RingOscillator_0/AO14_22:Y, RingOscillator_0/AO14_9:Y,
RingOscillator_0/AO14_10:Y, RingOscillator_0/AO14_11:Y, RingOscillator_0/AO14_23:Y,
RingOscillator_0/AO14_14:Y, RingOscillator_0/AO14_15:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
Info:  Combinational loops have been detected in the design.
       To view the details, go to Tools->Reports->Timing->Combinational_Loops

Timing-driven Router completed successfully.

Design: WuPu                            
Finished: Tue Sep 17 15:36:43 2013
Total CPU Time:     00:00:04            Total Elapsed Time: 00:00:05
Total Memory Usage: 97.3 Mbytes
                        o - o - o - o - o - o

Loading the Timing data for the design.
While analyzing gated clock network, ambiguities have been found on gates
RingOscillator_0/muxSwitcthRing_0/MX2_Result:Y, RingOscillator_0/AO14_0:Y,
RingOscillator_0/AO14_1:Y, RingOscillator_0/AO14_2:Y, RingOscillator_0/AO14_12:Y,
RingOscillator_0/AO14_13:Y, RingOscillator_0/AO14_16:Y, RingOscillator_0/AO14_3:Y,
RingOscillator_0/AO14_4:Y, RingOscillator_0/AO14_5:Y, RingOscillator_0/AO14_17:Y,
RingOscillator_0/AO14_18:Y, RingOscillator_0/AO14_19:Y, RingOscillator_0/AO14_6:Y,
RingOscillator_0/AO14_7:Y, RingOscillator_0/AO14_8:Y, RingOscillator_0/AO14_20:Y,
RingOscillator_0/AO14_21:Y, RingOscillator_0/AO14_22:Y, RingOscillator_0/AO14_9:Y,
RingOscillator_0/AO14_10:Y, RingOscillator_0/AO14_11:Y, RingOscillator_0/AO14_23:Y,
RingOscillator_0/AO14_14:Y, RingOscillator_0/AO14_15:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
Info: Combinational loops have been detected in the design.
      To view the details, go to Tools->Reports->Timing->Combinational_Loops
Finished loading the Timing data.

The Layout command succeeded ( 00:00:26 )
INFO: NO_TOP_AGGREGATION option enabled

The Export-map command succeeded ( 00:00:04 )
Warning: Overwriting the existing file: C:\Users\Victor
         Ros\Documents\Cookies\wake_up_radio\Wupu30K-InitializationwithR2SINK\designer\impl1\Wu\
         Pu.pdb.
Wrote to the file: C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\Wupu30K-InitializationwithR2SINK\designer\impl1\WuPu.pdb
CHECKSUM: 223C

The Generate programming file command succeeded ( 00:00:36 )
Design saved to file C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\Wupu30K-InitializationwithR2SINK\designer\impl1\WuPu.adb.
Design closed.

