// Seed: 1997942412
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  input wire id_25;
  input wire id_24;
  output wire id_23;
  input wire id_22;
  output wire id_21;
  output wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_6 = id_3;
  wire id_26;
endmodule
module module_1 #(
    parameter id_4 = 32'd84
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5
);
  input wire id_5;
  input wire _id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6;
  wire id_7;
  ;
  wire id_8;
  wire [1 'b0 : id_4] id_9;
  logic [1 : id_4] id_10;
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_6,
      id_5,
      id_9,
      id_9,
      id_6,
      id_7,
      id_11,
      id_11,
      id_9,
      id_8,
      id_1,
      id_6,
      id_1,
      id_9,
      id_3,
      id_8,
      id_6,
      id_3,
      id_7,
      id_7,
      id_11,
      id_8,
      id_1,
      id_9
  );
  logic id_12;
  logic id_13;
  ;
endmodule
