# gf180mcu_ic_1x1_sram_u8b24k Memory Map

## Overview

| Parameter | Value |
|-----------|-------|
| Total Capacity | 24576 words |
| Data Width | 8 bits |
| Address Width | 15 bits |
| Address Range | 0x0000 - 0x5FFF |

## Memory Organization

The memory consists of 48 SRAM macros, each providing
512 x 8-bit storage.

### SRAM Block Map

| Block | SRAM Index | Start Address | End Address | Size |
|-------|------------|---------------|-------------|------|
| SRAM 0 | 0 | 0x0000 | 0x01FF | 512 words |
| SRAM 1 | 1 | 0x0200 | 0x03FF | 512 words |
| SRAM 2 | 2 | 0x0400 | 0x05FF | 512 words |
| SRAM 3 | 3 | 0x0600 | 0x07FF | 512 words |
| SRAM 4 | 4 | 0x0800 | 0x09FF | 512 words |
| SRAM 5 | 5 | 0x0A00 | 0x0BFF | 512 words |
| SRAM 6 | 6 | 0x0C00 | 0x0DFF | 512 words |
| SRAM 7 | 7 | 0x0E00 | 0x0FFF | 512 words |
| SRAM 8 | 8 | 0x1000 | 0x11FF | 512 words |
| SRAM 9 | 9 | 0x1200 | 0x13FF | 512 words |
| SRAM 10 | 10 | 0x1400 | 0x15FF | 512 words |
| SRAM 11 | 11 | 0x1600 | 0x17FF | 512 words |
| SRAM 12 | 12 | 0x1800 | 0x19FF | 512 words |
| SRAM 13 | 13 | 0x1A00 | 0x1BFF | 512 words |
| SRAM 14 | 14 | 0x1C00 | 0x1DFF | 512 words |
| SRAM 15 | 15 | 0x1E00 | 0x1FFF | 512 words |
| SRAM 16 | 16 | 0x2000 | 0x21FF | 512 words |
| SRAM 17 | 17 | 0x2200 | 0x23FF | 512 words |
| SRAM 18 | 18 | 0x2400 | 0x25FF | 512 words |
| SRAM 19 | 19 | 0x2600 | 0x27FF | 512 words |
| SRAM 20 | 20 | 0x2800 | 0x29FF | 512 words |
| SRAM 21 | 21 | 0x2A00 | 0x2BFF | 512 words |
| SRAM 22 | 22 | 0x2C00 | 0x2DFF | 512 words |
| SRAM 23 | 23 | 0x2E00 | 0x2FFF | 512 words |
| SRAM 24 | 24 | 0x3000 | 0x31FF | 512 words |
| SRAM 25 | 25 | 0x3200 | 0x33FF | 512 words |
| SRAM 26 | 26 | 0x3400 | 0x35FF | 512 words |
| SRAM 27 | 27 | 0x3600 | 0x37FF | 512 words |
| SRAM 28 | 28 | 0x3800 | 0x39FF | 512 words |
| SRAM 29 | 29 | 0x3A00 | 0x3BFF | 512 words |
| SRAM 30 | 30 | 0x3C00 | 0x3DFF | 512 words |
| SRAM 31 | 31 | 0x3E00 | 0x3FFF | 512 words |
| SRAM 32 | 32 | 0x4000 | 0x41FF | 512 words |
| SRAM 33 | 33 | 0x4200 | 0x43FF | 512 words |
| SRAM 34 | 34 | 0x4400 | 0x45FF | 512 words |
| SRAM 35 | 35 | 0x4600 | 0x47FF | 512 words |
| SRAM 36 | 36 | 0x4800 | 0x49FF | 512 words |
| SRAM 37 | 37 | 0x4A00 | 0x4BFF | 512 words |
| SRAM 38 | 38 | 0x4C00 | 0x4DFF | 512 words |
| SRAM 39 | 39 | 0x4E00 | 0x4FFF | 512 words |
| SRAM 40 | 40 | 0x5000 | 0x51FF | 512 words |
| SRAM 41 | 41 | 0x5200 | 0x53FF | 512 words |
| SRAM 42 | 42 | 0x5400 | 0x55FF | 512 words |
| SRAM 43 | 43 | 0x5600 | 0x57FF | 512 words |
| SRAM 44 | 44 | 0x5800 | 0x59FF | 512 words |
| SRAM 45 | 45 | 0x5A00 | 0x5BFF | 512 words |
| SRAM 46 | 46 | 0x5C00 | 0x5DFF | 512 words |
| SRAM 47 | 47 | 0x5E00 | 0x5FFF | 512 words |

## Address Decoding

```
Address Bus [14:0]
     |
     +---> Upper bits [14:9] --> SRAM Select (48 blocks)
     |
     +---> Lower bits [8:0] --> Word Address (512 words)
```

### Decoding Logic

- SRAM select bits: 6
- Word address bits: 9
- Total address bits: 15

## Memory Layout Diagram

```
+-------------------+ 0x5FFF (24575)
|                   |
|   SRAM 47         |
|                   |
+-------------------+ 0x5E00
|       ...         |
+-------------------+
|                   |
|   SRAM 1          |
|                   |
+-------------------+ 0x0200 (512)
|                   |
|   SRAM 0          |
|                   |
+-------------------+ 0x0000 (0)
```

## Access Examples

### First SRAM (Block 0)
- Address range: 0x0000 - 0x01FF
- Example: Write to address 0x0000
  ```
  addr = 0x0000
  din  = 0xAB
  ce_n = 0
  we_n = 0
  ```

### Last SRAM (Block 47)
- Address range: 0x5E00 - 0x5FFF
- Example: Read from last address
  ```
  addr = 0x5FFF
  ce_n = 0
  we_n = 1
  // dout available after tAA
  ```

## Notes

1. All addresses are word addresses (not byte addresses)
2. Out-of-range addresses (>= 0x6000) are undefined
3. Address decoding is combinational, selected on clock edge

---

*Generated by sram-forge*