============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Sat Nov 11 14:11:47 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../al_ip/MCU.v
HDL-1007 : analyze verilog file ../../al_ip/divider_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/divider_gate.v(209)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/divider_gate.v(216)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/divider_gate.v(223)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/divider_gate.v(230)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/divider_gate.v(237)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/divider_gate.v(244)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/divider_gate.v(251)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/divider_gate.v(258)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/divider_gate.v(265)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/divider_gate.v(272)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/divider_gate.v(279)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/divider_gate.v(286)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/divider_gate.v(293)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/divider_gate.v(300)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/divider_gate.v(307)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/divider_gate.v(314)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/divider_gate.v(321)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/divider_gate.v(328)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/divider_gate.v(335)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/divider_gate.v(342)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/divider_gate.v(349)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/divider_gate.v(356)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/divider_gate.v(363)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/divider_gate.v(370)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/divider_gate.v(377)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1424)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1431)
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../hall_sensor.v
HDL-1007 : analyze verilog file ../../TOP.v
HDL-1007 : analyze verilog file ../../AS5600_sensor.v
HDL-1007 : analyze verilog file ../../ahb_foc_controller.v
RUN-1001 : Project manager successfully analyzed 10 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_top
SYN-5055 WARNING: The kept net u_mcu/hsize_int[2] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[2]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[1] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[1]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[0] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[0]
SYN-5055 WARNING: The kept net u_mcu/hrdata[31] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[31]
SYN-5055 WARNING: The kept net u_mcu/hrdata[30] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[30]
SYN-5055 WARNING: The kept net u_mcu/hrdata[29] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[29]
SYN-5055 WARNING: The kept net u_mcu/hrdata[28] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[28]
SYN-5055 WARNING: The kept net u_mcu/hrdata[27] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[27]
SYN-5055 WARNING: The kept net u_mcu/hrdata[26] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[26]
SYN-5055 WARNING: The kept net u_mcu/hrdata[25] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[25]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_mcu/hclk driven by BUFG (956 clock/control pins, 1 other pins).
SYN-4027 : Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/u_divider/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/u_divider/clk as clock net
SYN-4025 : Tag rtl::Net u_mcu/hclk as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk to drive 38 clock pins.
PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 2285 instances
RUN-0007 : 896 luts, 1192 seqs, 127 mslices, 35 lslices, 27 pads, 0 brams, 1 dsps
RUN-1001 : There are total 2492 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1990 nets have 2 pins
RUN-1001 : 331 nets have [3 - 5] pins
RUN-1001 : 60 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 78 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     59      
RUN-1001 :   No   |  No   |  Yes  |     170     
RUN-1001 :   No   |  Yes  |  No   |     29      
RUN-1001 :   Yes  |  No   |  No   |     14      
RUN-1001 :   Yes  |  No   |  Yes  |     920     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |  33   |     3      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 38
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2283 instances, 896 luts, 1192 seqs, 162 slices, 33 macros(162 instances: 127 mslices 35 lslices)
PHY-3001 : Huge net I_rstn_dup_3 with 1101 pins
PHY-0007 : Cell area utilization is 20%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 303824
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 20%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 212665, overlap = 2.125
PHY-3002 : Step(2): len = 168750, overlap = 2.3125
PHY-3002 : Step(3): len = 119585, overlap = 9.0625
PHY-3002 : Step(4): len = 101206, overlap = 26.1562
PHY-3002 : Step(5): len = 80205.8, overlap = 33.75
PHY-3002 : Step(6): len = 76026.9, overlap = 36.8438
PHY-3002 : Step(7): len = 64798.3, overlap = 39.5312
PHY-3002 : Step(8): len = 62429.1, overlap = 41.5312
PHY-3002 : Step(9): len = 61816.8, overlap = 43.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.41541e-05
PHY-3002 : Step(10): len = 58855.1, overlap = 41.1562
PHY-3002 : Step(11): len = 58667.2, overlap = 40.0938
PHY-3002 : Step(12): len = 59255.1, overlap = 32.1562
PHY-3002 : Step(13): len = 60511.6, overlap = 26.1562
PHY-3002 : Step(14): len = 57591.1, overlap = 22.1562
PHY-3002 : Step(15): len = 56515.1, overlap = 21.4062
PHY-3002 : Step(16): len = 54500, overlap = 23.7812
PHY-3002 : Step(17): len = 52893.6, overlap = 22.7812
PHY-3002 : Step(18): len = 53178.5, overlap = 23.5
PHY-3002 : Step(19): len = 53198.3, overlap = 26.1562
PHY-3002 : Step(20): len = 53491.9, overlap = 24.3125
PHY-3002 : Step(21): len = 53805.7, overlap = 27.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.83082e-05
PHY-3002 : Step(22): len = 51329.8, overlap = 27.6875
PHY-3002 : Step(23): len = 51273.2, overlap = 27.7188
PHY-3002 : Step(24): len = 51016.6, overlap = 28.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.11381e-05
PHY-3002 : Step(25): len = 50711.6, overlap = 28.7812
PHY-3002 : Step(26): len = 50802.2, overlap = 28.7188
PHY-3002 : Step(27): len = 51529.4, overlap = 26.1875
PHY-3002 : Step(28): len = 52576.7, overlap = 26.1875
PHY-3002 : Step(29): len = 52597.1, overlap = 27.3438
PHY-3002 : Step(30): len = 52590.4, overlap = 26.125
PHY-3002 : Step(31): len = 52422.4, overlap = 26.5938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000102276
PHY-3002 : Step(32): len = 51567.8, overlap = 28.0312
PHY-3002 : Step(33): len = 51509.7, overlap = 27.7812
PHY-3002 : Step(34): len = 51400.2, overlap = 27.9375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000204552
PHY-3002 : Step(35): len = 51472.2, overlap = 26.7188
PHY-3002 : Step(36): len = 51515.2, overlap = 26.4375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002880s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 26%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.59708e-06
PHY-3002 : Step(37): len = 52034.6, overlap = 68
PHY-3002 : Step(38): len = 52601.7, overlap = 67.875
PHY-3002 : Step(39): len = 46516.1, overlap = 67
PHY-3002 : Step(40): len = 47432.7, overlap = 71.0625
PHY-3002 : Step(41): len = 47466.2, overlap = 91.125
PHY-3002 : Step(42): len = 43811.7, overlap = 101.5
PHY-3002 : Step(43): len = 41882.9, overlap = 108.125
PHY-3002 : Step(44): len = 42408, overlap = 115.25
PHY-3002 : Step(45): len = 40458.4, overlap = 114.781
PHY-3002 : Step(46): len = 39009.1, overlap = 113.125
PHY-3002 : Step(47): len = 39658.1, overlap = 111.938
PHY-3002 : Step(48): len = 39394.2, overlap = 108.375
PHY-3002 : Step(49): len = 40017.4, overlap = 108.812
PHY-3002 : Step(50): len = 40534.6, overlap = 107.125
PHY-3002 : Step(51): len = 41156.7, overlap = 98.2188
PHY-3002 : Step(52): len = 39824, overlap = 88.8438
PHY-3002 : Step(53): len = 38282.5, overlap = 83.875
PHY-3002 : Step(54): len = 38174.1, overlap = 87.875
PHY-3002 : Step(55): len = 38794.2, overlap = 93.9688
PHY-3002 : Step(56): len = 36562.6, overlap = 99.1562
PHY-3002 : Step(57): len = 33989.9, overlap = 98.4375
PHY-3002 : Step(58): len = 34373.6, overlap = 98.0938
PHY-3002 : Step(59): len = 34756.2, overlap = 101.875
PHY-3002 : Step(60): len = 34237.9, overlap = 95
PHY-3002 : Step(61): len = 31399.3, overlap = 93.0312
PHY-3002 : Step(62): len = 30973.3, overlap = 90.7188
PHY-3002 : Step(63): len = 30949.4, overlap = 89.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.19417e-06
PHY-3002 : Step(64): len = 29687, overlap = 89.9688
PHY-3002 : Step(65): len = 30200.2, overlap = 88.1875
PHY-3002 : Step(66): len = 30200.2, overlap = 88.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.33971e-06
PHY-3002 : Step(67): len = 31221, overlap = 85.3125
PHY-3002 : Step(68): len = 32247, overlap = 81.8125
PHY-3002 : Step(69): len = 33076.4, overlap = 70.125
PHY-3002 : Step(70): len = 32913.5, overlap = 65.7812
PHY-3002 : Step(71): len = 31923.1, overlap = 66.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.86794e-05
PHY-3002 : Step(72): len = 33434.7, overlap = 58.7188
PHY-3002 : Step(73): len = 34018.7, overlap = 54.75
PHY-3002 : Step(74): len = 33644.3, overlap = 52.1562
PHY-3002 : Step(75): len = 33833.3, overlap = 51.5
PHY-3002 : Step(76): len = 34177.4, overlap = 50.625
PHY-3002 : Step(77): len = 34337, overlap = 50.125
PHY-3002 : Step(78): len = 33866.9, overlap = 50.2188
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 26%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.21554e-05
PHY-3002 : Step(79): len = 36002.6, overlap = 102.812
PHY-3002 : Step(80): len = 36941.8, overlap = 100.906
PHY-3002 : Step(81): len = 36416.9, overlap = 97.0938
PHY-3002 : Step(82): len = 36103.2, overlap = 97.5938
PHY-3002 : Step(83): len = 34132.9, overlap = 95.0625
PHY-3002 : Step(84): len = 34192.3, overlap = 94.4375
PHY-3002 : Step(85): len = 33763.5, overlap = 97.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.43108e-05
PHY-3002 : Step(86): len = 33293.9, overlap = 96.9688
PHY-3002 : Step(87): len = 34127.5, overlap = 95.4688
PHY-3002 : Step(88): len = 34622.5, overlap = 92.5312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.86215e-05
PHY-3002 : Step(89): len = 34377.8, overlap = 89.6875
PHY-3002 : Step(90): len = 34820.2, overlap = 88.6562
PHY-3002 : Step(91): len = 35286, overlap = 80.6562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.55289e-05
PHY-3002 : Step(92): len = 35936.3, overlap = 79.875
PHY-3002 : Step(93): len = 36575.9, overlap = 76.6562
PHY-3002 : Step(94): len = 37559.2, overlap = 74.8125
PHY-3002 : Step(95): len = 37057.3, overlap = 71.7812
PHY-3002 : Step(96): len = 36906.9, overlap = 69.875
PHY-3002 : Step(97): len = 36798.1, overlap = 70.7812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000191058
PHY-3002 : Step(98): len = 37520.4, overlap = 68.0938
PHY-3002 : Step(99): len = 37991.3, overlap = 66.8125
PHY-3002 : Step(100): len = 38601.7, overlap = 67.0938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000309131
PHY-3002 : Step(101): len = 38605.1, overlap = 66.2188
PHY-3002 : Step(102): len = 38605.1, overlap = 66.2188
PHY-3002 : Step(103): len = 38824, overlap = 64.5938
PHY-3002 : Step(104): len = 38824, overlap = 64.5938
PHY-3002 : Step(105): len = 38989.8, overlap = 62.9062
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000500175
PHY-3002 : Step(106): len = 39464.2, overlap = 61.25
PHY-3002 : Step(107): len = 41350.1, overlap = 59.4062
PHY-3002 : Step(108): len = 42984.1, overlap = 54.4375
PHY-3002 : Step(109): len = 42933.8, overlap = 57.625
PHY-3002 : Step(110): len = 42670.6, overlap = 54.875
PHY-3002 : Step(111): len = 42365, overlap = 56
PHY-3002 : Step(112): len = 42278.9, overlap = 55.3125
PHY-3002 : Step(113): len = 42259.5, overlap = 53.8125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000854484
PHY-3002 : Step(114): len = 42346.8, overlap = 55.5
PHY-3002 : Step(115): len = 42699, overlap = 55.3438
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00138256
PHY-3002 : Step(116): len = 42910.6, overlap = 53.5
PHY-3002 : Step(117): len = 43226.4, overlap = 53.1562
PHY-3002 : Step(118): len = 44166.9, overlap = 52.3125
PHY-3002 : Step(119): len = 44786.7, overlap = 52.5938
PHY-3002 : Step(120): len = 44993, overlap = 53.0625
PHY-3002 : Step(121): len = 45111.8, overlap = 52
PHY-3002 : Step(122): len = 45235.6, overlap = 53.1562
PHY-3002 : Step(123): len = 45336.4, overlap = 50.9688
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00223697
PHY-3002 : Step(124): len = 45544.3, overlap = 51.3438
PHY-3002 : Step(125): len = 45868.4, overlap = 51.6562
PHY-3002 : Step(126): len = 46036, overlap = 49.875
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00361942
PHY-3002 : Step(127): len = 46186.4, overlap = 50.1562
PHY-3002 : Step(128): len = 46405.6, overlap = 49.625
PHY-3002 : Step(129): len = 46933.6, overlap = 48.3438
PHY-3002 : Step(130): len = 47706.5, overlap = 47.2812
PHY-3002 : Step(131): len = 48099.8, overlap = 45.9375
PHY-3002 : Step(132): len = 48202.8, overlap = 46.375
PHY-3002 : Step(133): len = 48331.2, overlap = 45.7812
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00585623
PHY-3002 : Step(134): len = 48378.1, overlap = 46.2188
PHY-3002 : Step(135): len = 48536.5, overlap = 45.0938
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 45.09 peak overflow 1.81
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/2492.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 69536, over cnt = 379(3%), over = 1248, worst = 15
PHY-1001 : End global iterations;  0.240280s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (39.0%)

PHY-1001 : Congestion index: top1 = 58.96, top5 = 46.28, top10 = 39.84, top15 = 35.42.
PHY-1001 : End incremental global routing;  0.275697s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (39.7%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11240, tnet num: 2490, tinst num: 2283, tnode num: 15701, tedge num: 18011.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.329150s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (23.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.652489s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (33.5%)

OPT-1001 : Current memory(MB): used = 201, reserve = 173, peak = 201.
OPT-1001 : End physical optimization;  0.677148s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (34.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 896 LUT to BLE ...
SYN-4008 : Packed 896 LUT and 193 SEQ to BLE.
SYN-4003 : Packing 999 remaining SEQ's ...
SYN-4005 : Packed 668 SEQ with LUT/SLICE
SYN-4006 : 59 single LUT's are left
SYN-4006 : 331 single SEQ's are left
SYN-4011 : Packing model "fpga_top" (AL_USER_NORMAL) with 1227/1494 primitive instances ...
PHY-3001 : End packing;  0.151060s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (41.4%)

PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 994 instances
RUN-1001 : 480 mslices, 479 lslices, 27 pads, 0 brams, 1 dsps
RUN-1001 : There are total 2321 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1775 nets have 2 pins
RUN-1001 : 367 nets have [3 - 5] pins
RUN-1001 : 69 nets have [6 - 10] pins
RUN-1001 : 18 nets have [11 - 20] pins
RUN-1001 : 80 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 992 instances, 959 slices, 33 macros(162 instances: 127 mslices 35 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : After packing: Len = 52201, Over = 81.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 39%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.73399e-05
PHY-3002 : Step(136): len = 48349.1, overlap = 86
PHY-3002 : Step(137): len = 47914.4, overlap = 89
PHY-3002 : Step(138): len = 46874.2, overlap = 90.5
PHY-3002 : Step(139): len = 46412.2, overlap = 95.75
PHY-3002 : Step(140): len = 45502.6, overlap = 97.25
PHY-3002 : Step(141): len = 45006, overlap = 95.25
PHY-3002 : Step(142): len = 44694.4, overlap = 97.75
PHY-3002 : Step(143): len = 44123.4, overlap = 95.5
PHY-3002 : Step(144): len = 44062.5, overlap = 94.75
PHY-3002 : Step(145): len = 43620.1, overlap = 97.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.46797e-05
PHY-3002 : Step(146): len = 44952.4, overlap = 88.25
PHY-3002 : Step(147): len = 45727.1, overlap = 87.5
PHY-3002 : Step(148): len = 45764.7, overlap = 86.75
PHY-3002 : Step(149): len = 45773.5, overlap = 87
PHY-3002 : Step(150): len = 45669.1, overlap = 83.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000100696
PHY-3002 : Step(151): len = 46455.8, overlap = 86
PHY-3002 : Step(152): len = 48043.9, overlap = 80.75
PHY-3002 : Step(153): len = 48905.2, overlap = 79
PHY-3002 : Step(154): len = 48885.2, overlap = 76
PHY-3002 : Step(155): len = 48873.9, overlap = 72.25
PHY-3002 : Step(156): len = 49043.7, overlap = 72.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.154580s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (30.3%)

PHY-3001 : Trial Legalized: Len = 83381.2
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 38%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000141838
PHY-3002 : Step(157): len = 63973.3, overlap = 63.75
PHY-3002 : Step(158): len = 62766.3, overlap = 62.25
PHY-3002 : Step(159): len = 58961.9, overlap = 58.5
PHY-3002 : Step(160): len = 56834.3, overlap = 58.5
PHY-3002 : Step(161): len = 55505.7, overlap = 54.5
PHY-3002 : Step(162): len = 54487.3, overlap = 52.25
PHY-3002 : Step(163): len = 53994.4, overlap = 52.5
PHY-3002 : Step(164): len = 53573.5, overlap = 49.25
PHY-3002 : Step(165): len = 53046.7, overlap = 51.5
PHY-3002 : Step(166): len = 52711.2, overlap = 53.75
PHY-3002 : Step(167): len = 52376.4, overlap = 53.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000273507
PHY-3002 : Step(168): len = 52844.7, overlap = 52.5
PHY-3002 : Step(169): len = 53588.2, overlap = 51.25
PHY-3002 : Step(170): len = 53802.9, overlap = 48.75
PHY-3002 : Step(171): len = 53967, overlap = 49.25
PHY-3002 : Step(172): len = 54268.7, overlap = 48.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000442534
PHY-3002 : Step(173): len = 54712.1, overlap = 49.25
PHY-3002 : Step(174): len = 55354.3, overlap = 46.5
PHY-3002 : Step(175): len = 56513.3, overlap = 45.5
PHY-3002 : Step(176): len = 56854.1, overlap = 45.5
PHY-3002 : Step(177): len = 56972.6, overlap = 44.25
PHY-3002 : Step(178): len = 57074.1, overlap = 43.75
PHY-3002 : Step(179): len = 57256.5, overlap = 45.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005289s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 60233.3, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 930 tiles.
PHY-3001 : End spreading;  0.008001s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 14 instances has been re-located, deltaX = 8, deltaY = 11, maxDist = 2.
PHY-3001 : Final: Len = 60451.3, Over = 0
RUN-1003 : finish command "place" in  6.113963s wall, 1.421875s user + 0.375000s system = 1.796875s CPU (29.4%)

RUN-1004 : used memory is 178 MB, reserved memory is 149 MB, peak memory is 202 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 994 instances
RUN-1001 : 480 mslices, 479 lslices, 27 pads, 0 brams, 1 dsps
RUN-1001 : There are total 2321 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1775 nets have 2 pins
RUN-1001 : 367 nets have [3 - 5] pins
RUN-1001 : 69 nets have [6 - 10] pins
RUN-1001 : 18 nets have [11 - 20] pins
RUN-1001 : 80 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 9967, tnet num: 2319, tinst num: 992, tnode num: 13323, tedge num: 16299.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 480 mslices, 479 lslices, 27 pads, 0 brams, 1 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2319 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 1584 clock pins, and constraint 3350 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 81824, over cnt = 339(3%), over = 501, worst = 6
PHY-1002 : len = 84856, over cnt = 101(0%), over = 117, worst = 5
PHY-1002 : len = 86392, over cnt = 14(0%), over = 15, worst = 2
PHY-1002 : len = 86624, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 86704, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.439888s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (17.8%)

PHY-1001 : Congestion index: top1 = 51.32, top5 = 42.70, top10 = 38.23, top15 = 35.26.
PHY-1001 : End global routing;  0.489086s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (25.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 243, reserve = 215, peak = 243.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_mcu/hclk will be merged with clock u_pll/clk0_buf
PHY-1001 : net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/u_divider/clk will be routed on clock mesh
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk_syn_4 will be merged with clock u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 330, reserve = 303, peak = 330.
PHY-1001 : End build detailed router design. 1.809889s wall, 0.687500s user + 0.031250s system = 0.718750s CPU (39.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 22392, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.347156s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (27.0%)

PHY-1001 : Current memory(MB): used = 342, reserve = 315, peak = 342.
PHY-1001 : End phase 1; 0.348982s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (26.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 79% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 274976, over cnt = 591(0%), over = 616, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 344, reserve = 317, peak = 344.
PHY-1001 : End initial routed; 2.379441s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (32.2%)

PHY-1001 : Current memory(MB): used = 344, reserve = 317, peak = 344.
PHY-1001 : End phase 2; 2.379490s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (32.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 254032, over cnt = 201(0%), over = 202, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.242903s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (44.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 250848, over cnt = 24(0%), over = 24, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.416545s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (45.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 250888, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.077386s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (40.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 250960, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.043322s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 250960, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.051077s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (30.6%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 250960, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.072970s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (21.4%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 250960, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.120977s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (12.9%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 250960, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.027074s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 250960, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.027543s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 250960, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.069373s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (22.5%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 250960, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.116966s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (53.4%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 250960, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.184030s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (25.5%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 250968, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.032903s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 250968, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 14; 0.020463s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (76.4%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-1001 : 216 feed throughs used by 100 nets
PHY-1001 : End commit to database; 0.386587s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (36.4%)

PHY-1001 : Current memory(MB): used = 359, reserve = 333, peak = 359.
PHY-1001 : End phase 3; 2.957449s wall, 1.109375s user + 0.015625s system = 1.125000s CPU (38.0%)

PHY-1003 : Routed, final wirelength = 250968
PHY-1001 : Current memory(MB): used = 360, reserve = 334, peak = 360.
PHY-1001 : End export database. 0.009293s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  7.621443s wall, 2.703125s user + 0.062500s system = 2.765625s CPU (36.3%)

RUN-1003 : finish command "route" in  8.613627s wall, 3.031250s user + 0.062500s system = 3.093750s CPU (35.9%)

RUN-1004 : used memory is 304 MB, reserved memory is 282 MB, peak memory is 360 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: fpga_top Device: SF1S60CG121I***

IO Statistics
#IO                        21
  #input                   10
  #output                  10
  #inout                    1

Utilization Statistics
#lut                     1269   out of   5824   21.79%
#reg                     1193   out of   5824   20.48%
#le                      1599
  #lut only               406   out of   1599   25.39%
  #reg only               330   out of   1599   20.64%
  #lut&reg                863   out of   1599   53.97%
#dsp                        1   out of     10   10.00%
#bram                       0   out of     26    0.00%
  #bram9k                   0
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       21   out of     55   38.18%
  #ireg                     0
  #oreg                     5
  #treg                     1
#pll                        1   out of      2   50.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                                              Type               DriverType         Driver                                                                      Fanout
#1        u_pll/clk0_buf                                                        GCLK               pll                u_pll/pll_inst.clkc0                                                        633
#2        u_ahb_foc_controller/u_foc_controller/u_hall_encoder/u_divider/clk    GCLK               pll                u_pll/pll_inst.clkc1                                                        133
#3        u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk            GCLK               mslice             u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk_reg_syn_12.q0    30
#4        I_clk_25m_dup_1                                                       GCLK               io                 I_clk_25m_syn_2.di                                                          1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_u       INPUT        G10        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_v       INPUT        H11        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_w       INPUT        H10        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP       NONE     
    I_rstn        INPUT         J2        LVCMOS18          N/A          PULLUP       NONE     
  I_spi_miso      INPUT         B9        LVCMOS18          N/A          PULLUP       NONE     
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP       NONE     
  O_i2c_scl      OUTPUT         G3        LVCMOS18           8            NONE        OREG     
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE        NONE     
   O_pwm_a       OUTPUT        C10        LVCMOS18           8            NONE        NONE     
   O_pwm_b       OUTPUT        C11        LVCMOS18           8            NONE        NONE     
   O_pwm_c       OUTPUT        E11        LVCMOS18           8            NONE        NONE     
   O_pwm_en      OUTPUT        F11        LVCMOS18           8            NONE        NONE     
  O_spi_mosi     OUTPUT         B8        LVCMOS18           8            NONE        OREG     
  O_spi_sck      OUTPUT         A9        LVCMOS18           8            NONE        OREG     
   O_spi_ss      OUTPUT         A8        LVCMOS18           8            NONE        OREG     
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE        NONE     
  IO_i2c_sda      INOUT         H3        LVCMOS18           8           PULLUP     OREG;TREG  
  hold_n_io3     OUTPUT        S6_1       LVCMOS18           8            NONE        NONE     
   mosi_io0       INOUT        S6_5       LVCMOS18           8           PULLUP       NONE     

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------+
|Instance               |Module             |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------+
|top                    |fpga_top           |1599   |1107    |162     |1199    |0       |1       |
|  u_ahb_foc_controller |ahb_foc_controller |1591   |1103    |158     |1191    |0       |1       |
|    u_foc_controller   |foc_controller     |634    |426     |158     |245     |0       |1       |
|      u_adc_ad7928     |adc_ad7928         |55     |51      |4       |24      |0       |0       |
|      u_as5600_encoder |as5600_encoder     |275    |176     |85      |64      |0       |1       |
|        u_as5600_read  |i2c_register_read  |275    |176     |85      |64      |0       |0       |
|      u_hall_encoder   |hall_encoder       |169    |107     |33      |100     |0       |0       |
|        u_divider      |Divider            |108    |67      |18      |67      |0       |0       |
|  u_mcu                |MCU                |0      |0       |0       |0       |0       |0       |
|  u_pll                |pll                |0      |0       |0       |0       |0       |0       |
+------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       1754  
    #2          2       194   
    #3          3       128   
    #4          4        44   
    #5        5-10       70   
    #6        11-50      94   
    #7       51-100      2    
    #8       101-500     4    
    #9        >500       1    
  Average     2.98            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 992
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 2321, pip num: 22500
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 216
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 726 valid insts, and 60066 bits set as '1'.
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  2.197227s wall, 8.640625s user + 0.031250s system = 8.671875s CPU (394.7%)

RUN-1004 : used memory is 306 MB, reserved memory is 283 MB, peak memory is 491 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231111_141147.log"
