// Seed: 2446288517
module module_0;
  wire id_1;
  wor  id_2;
  always @(id_2 && 1'b0 or 1) id_2 = 1;
  assign module_1.type_0 = 0;
  wire id_4;
  wire id_5;
  wire id_6 = 1'd0;
endmodule
module module_1 (
    input logic id_0,
    input supply1 id_1,
    input uwire id_2,
    input wand id_3,
    input tri0 id_4
);
  assign id_6 = id_0;
  tri0 id_7;
  always @(1 or negedge 1) begin : LABEL_0
    id_7 = id_3;
    id_6 = new[1];
  end
  module_0 modCall_1 ();
endmodule
