 -a -ls -r  -mg mega_x86 8 mega.elb mega.dbg mega.itf mega.cli mega.rep mega.ext -lc "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg" -w sim_clk_gen_v1_0_2 -b sim_clk_gen_v1_0_2  -i "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\.cxl.ip/incl" -O2 -o "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\sim_clk_gen_v1_0_2" -p "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\sim_clk_gen_v1_0_2" -tmp "C:\Users\lucas\AppData\Local\Temp\4668_1816311859" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\sim_clk_gen_v1_0\hdl\sim_clk_gen_v1_0_vl_rfs.v"   -u "C:\Aldec\Active-HDL-Student-Edition\bin/systf" 