Analysis & Synthesis report for ProcessadorSR
Fri Jun 17 13:51:32 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |ProcessadorSR|control:inst10|pres_state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated
 17. Parameter Settings for User Entity Instance: rom_4096_14:inst6|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: BUSMUX:inst9
 19. Parameter Settings for User Entity Instance: Port_io:inst8
 20. Parameter Settings for User Entity Instance: Port_io:inst14
 21. altsyncram Parameter Settings by Entity Instance
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jun 17 13:51:32 2022        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; ProcessadorSR                                ;
; Top-level Entity Name              ; ProcessadorSR                                ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 4,334                                        ;
;     Total combinational functions  ; 2,249                                        ;
;     Dedicated logic registers      ; 2,222                                        ;
; Total registers                    ; 2222                                         ;
; Total pins                         ; 63                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 57,344                                       ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; ProcessadorSR      ; ProcessadorSR      ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                    ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; addr_mux.vhd                     ; yes             ; User VHDL File                     ; C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/addr_mux.vhd           ;
; alu.vhd                          ; yes             ; User VHDL File                     ; C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/alu.vhd                ;
; fsr_reg.vhd                      ; yes             ; User VHDL File                     ; C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/fsr_reg.vhd            ;
; pc_reg.vhd                       ; yes             ; User VHDL File                     ; C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/pc_reg.vhd             ;
; port_io.vhd                      ; yes             ; User VHDL File                     ; C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/port_io.vhd            ;
; ram_mem.vhd                      ; yes             ; User VHDL File                     ; C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ram_mem.vhd            ;
; status_reg.vhd                   ; yes             ; User VHDL File                     ; C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/status_reg.vhd         ;
; w_reg.vhd                        ; yes             ; User VHDL File                     ; C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/w_reg.vhd              ;
; control.vhd                      ; yes             ; User VHDL File                     ; C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/control.vhd            ;
; test.mif                         ; yes             ; User Memory Initialization File    ; C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/test.mif               ;
; rom_4096_14.vhd                  ; yes             ; User Wizard-Generated File         ; C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/rom_4096_14.vhd        ;
; ProcessadorSR.bdf                ; yes             ; User Block Diagram/Schematic File  ; C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf      ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf                                                                  ;
; db/altsyncram_4271.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/db/altsyncram_4271.tdf ;
; busmux.tdf                       ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/busmux.tdf                                                                      ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf                                                                     ;
; db/mux_smc.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/db/mux_smc.tdf         ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 4,334 ;
;                                             ;       ;
; Total combinational functions               ; 2249  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 1901  ;
;     -- 3 input functions                    ; 269   ;
;     -- <=2 input functions                  ; 79    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 2200  ;
;     -- arithmetic mode                      ; 49    ;
;                                             ;       ;
; Total registers                             ; 2222  ;
;     -- Dedicated logic registers            ; 2222  ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 63    ;
; Total memory bits                           ; 57344 ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 2236  ;
; Total fan-out                               ; 17694 ;
; Average fan-out                             ; 3.89  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                    ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                             ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------+--------------+
; |ProcessadorSR                            ; 2249 (0)          ; 2222 (0)     ; 57344       ; 0            ; 0       ; 0         ; 63   ; 0            ; |ProcessadorSR                                                                                  ; work         ;
;    |ALU:inst|                             ; 180 (180)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorSR|ALU:inst                                                                         ; work         ;
;    |FSR_reg:inst4|                        ; 3 (3)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorSR|FSR_reg:inst4                                                                    ;              ;
;    |PC_reg:inst13|                        ; 211 (211)         ; 116 (116)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorSR|PC_reg:inst13                                                                    ; work         ;
;    |Port_io:inst14|                       ; 32 (32)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorSR|Port_io:inst14                                                                   ;              ;
;    |Port_io:inst8|                        ; 32 (32)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorSR|Port_io:inst8                                                                    ;              ;
;    |Status_reg:inst2|                     ; 12 (12)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorSR|Status_reg:inst2                                                                 ; work         ;
;    |add_mux:inst3|                        ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorSR|add_mux:inst3                                                                    ; work         ;
;    |busmux:inst9|                         ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorSR|busmux:inst9                                                                     ;              ;
;       |lpm_mux:$00000|                    ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorSR|busmux:inst9|lpm_mux:$00000                                                      ;              ;
;          |mux_smc:auto_generated|         ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorSR|busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated                               ;              ;
;    |control:inst10|                       ; 65 (65)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorSR|control:inst10                                                                   ;              ;
;    |ram_mem:inst5|                        ; 1683 (1683)       ; 2048 (2048)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorSR|ram_mem:inst5                                                                    ;              ;
;    |rom_4096_14:inst6|                    ; 0 (0)             ; 0 (0)        ; 57344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorSR|rom_4096_14:inst6                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 57344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorSR|rom_4096_14:inst6|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_4271:auto_generated| ; 0 (0)             ; 0 (0)        ; 57344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorSR|rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated ; work         ;
;    |w_reg:inst1|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcessadorSR|w_reg:inst1                                                                      ;              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+----------+
; Name                                                                                        ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF      ;
+---------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+----------+
; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 14           ; --           ; --           ; 57344 ; test.mif ;
+---------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+----------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------+
; State Machine - |ProcessadorSR|control:inst10|pres_state                               ;
+-----------------------+-----------------------+-----------------------+----------------+
; Name                  ; pres_state.fet_dec_ex ; pres_state.fetch_only ; pres_state.rst ;
+-----------------------+-----------------------+-----------------------+----------------+
; pres_state.rst        ; 0                     ; 0                     ; 0              ;
; pres_state.fetch_only ; 0                     ; 1                     ; 1              ;
; pres_state.fet_dec_ex ; 1                     ; 0                     ; 1              ;
+-----------------------+-----------------------+-----------------------+----------------+


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+-----------------------------------------------------+----------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal  ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------+------------------------+
; Port_io:inst8|latch[4]                              ; control:inst10|rd_en ; yes                    ;
; Port_io:inst14|latch[4]                             ; control:inst10|rd_en ; yes                    ;
; Port_io:inst8|latch[3]                              ; control:inst10|rd_en ; yes                    ;
; Port_io:inst14|latch[3]                             ; control:inst10|rd_en ; yes                    ;
; Port_io:inst8|latch[2]                              ; control:inst10|rd_en ; yes                    ;
; Port_io:inst14|latch[2]                             ; control:inst10|rd_en ; yes                    ;
; Port_io:inst8|latch[1]                              ; control:inst10|rd_en ; yes                    ;
; Port_io:inst14|latch[1]                             ; control:inst10|rd_en ; yes                    ;
; Port_io:inst8|latch[0]                              ; control:inst10|rd_en ; yes                    ;
; Port_io:inst14|latch[0]                             ; control:inst10|rd_en ; yes                    ;
; Port_io:inst8|latch[5]                              ; control:inst10|rd_en ; yes                    ;
; Port_io:inst14|latch[5]                             ; control:inst10|rd_en ; yes                    ;
; Port_io:inst8|latch[7]                              ; control:inst10|rd_en ; yes                    ;
; Port_io:inst14|latch[7]                             ; control:inst10|rd_en ; yes                    ;
; Port_io:inst8|latch[6]                              ; control:inst10|rd_en ; yes                    ;
; Port_io:inst14|latch[6]                             ; control:inst10|rd_en ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                      ;                        ;
+-----------------------------------------------------+----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+----------------------------------------+---------------------------------------------+
; Register name                          ; Reason for Removal                          ;
+----------------------------------------+---------------------------------------------+
; PC_reg:inst13|PC[12]                   ; Lost fanout                                 ;
; PC_reg:inst13|stack_reg[0][12]         ; Lost fanout                                 ;
; PC_reg:inst13|stack_reg[1][12]         ; Lost fanout                                 ;
; PC_reg:inst13|stack_reg[2][12]         ; Lost fanout                                 ;
; PC_reg:inst13|stack_reg[3][12]         ; Lost fanout                                 ;
; PC_reg:inst13|stack_reg[4][12]         ; Lost fanout                                 ;
; PC_reg:inst13|stack_reg[5][12]         ; Lost fanout                                 ;
; PC_reg:inst13|stack_reg[6][12]         ; Lost fanout                                 ;
; PC_reg:inst13|stack_reg[7][12]         ; Lost fanout                                 ;
; Status_reg:inst2|registrador[3]        ; Merged with Status_reg:inst2|registrador[4] ;
; Total Number of Removed Registers = 10 ;                                             ;
+----------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                 ;
+----------------------+--------------------+-----------------------------------------------------------------+
; Register name        ; Reason for Removal ; Registers Removed due to This Register                          ;
+----------------------+--------------------+-----------------------------------------------------------------+
; PC_reg:inst13|PC[12] ; Lost Fanouts       ; PC_reg:inst13|stack_reg[0][12], PC_reg:inst13|stack_reg[1][12], ;
;                      ;                    ; PC_reg:inst13|stack_reg[2][12], PC_reg:inst13|stack_reg[3][12], ;
;                      ;                    ; PC_reg:inst13|stack_reg[4][12], PC_reg:inst13|stack_reg[5][12], ;
;                      ;                    ; PC_reg:inst13|stack_reg[6][12], PC_reg:inst13|stack_reg[7][12]  ;
+----------------------+--------------------+-----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2222  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 2222  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2219  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; Port_io:inst8|tris_reg[0]               ; 2       ;
; Port_io:inst14|tris_reg[0]              ; 2       ;
; Port_io:inst8|tris_reg[3]               ; 2       ;
; Port_io:inst14|tris_reg[3]              ; 2       ;
; Port_io:inst8|tris_reg[5]               ; 2       ;
; Port_io:inst14|tris_reg[5]              ; 2       ;
; Port_io:inst8|tris_reg[1]               ; 2       ;
; Port_io:inst14|tris_reg[1]              ; 2       ;
; Port_io:inst8|tris_reg[7]               ; 2       ;
; Port_io:inst14|tris_reg[7]              ; 2       ;
; Port_io:inst8|tris_reg[2]               ; 2       ;
; Port_io:inst14|tris_reg[2]              ; 2       ;
; Port_io:inst8|tris_reg[4]               ; 2       ;
; Port_io:inst14|tris_reg[4]              ; 2       ;
; Port_io:inst8|tris_reg[6]               ; 2       ;
; Port_io:inst14|tris_reg[6]              ; 2       ;
; Total number of inverted registers = 16 ;         ;
+-----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |ProcessadorSR|PC_reg:inst13|stack_reg[7][6] ;
; 3:1                ; 91 bits   ; 182 LEs       ; 91 LEs               ; 91 LEs                 ; Yes        ; |ProcessadorSR|PC_reg:inst13|stack_reg[5][7] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ProcessadorSR|PC_reg:inst13|PC[11]          ;
; 6:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |ProcessadorSR|PC_reg:inst13|PC[1]           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ProcessadorSR|control:inst10|wr_dc_en       ;
; 5:1                ; 11 bits   ; 33 LEs        ; 33 LEs               ; 0 LEs                  ; No         ; |ProcessadorSR|PC_reg:inst13|nextpc_out[10]  ;
; 16:1               ; 6 bits    ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |ProcessadorSR|ALU:inst|r_out[4]             ;
; 38:1               ; 2 bits    ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; No         ; |ProcessadorSR|control:inst10|next_state     ;
; 256:1              ; 8 bits    ; 1360 LEs      ; 1360 LEs             ; 0 LEs                  ; No         ; |ProcessadorSR|ram_mem:inst5|dbus_out[6]     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom_4096_14:inst6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                            ;
; WIDTH_A                            ; 14                   ; Signed Integer                     ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                     ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                     ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Untyped                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; test.mif             ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_4271      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst9 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; WIDTH          ; 8     ; Untyped                          ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Port_io:inst8 ;
+----------------+-----------+-------------------------------+
; Parameter Name ; Value     ; Type                          ;
+----------------+-----------+-------------------------------+
; port_addr      ; 000000111 ; Unsigned Binary               ;
; tris_addr      ; 010000110 ; Unsigned Binary               ;
; alt_port_addr  ; 100000110 ; Unsigned Binary               ;
; alt_tris_addr  ; 110000110 ; Unsigned Binary               ;
+----------------+-----------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Port_io:inst14 ;
+----------------+-----------+--------------------------------+
; Parameter Name ; Value     ; Type                           ;
+----------------+-----------+--------------------------------+
; port_addr      ; 000000101 ; Unsigned Binary                ;
; tris_addr      ; 010000101 ; Unsigned Binary                ;
; alt_port_addr  ; 000000101 ; Unsigned Binary                ;
; alt_tris_addr  ; 010000101 ; Unsigned Binary                ;
+----------------+-----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                              ;
+-------------------------------------------+---------------------------------------------------+
; Name                                      ; Value                                             ;
+-------------------------------------------+---------------------------------------------------+
; Number of entity instances                ; 1                                                 ;
; Entity Instance                           ; rom_4096_14:inst6|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 14                                                ;
;     -- NUMWORDS_A                         ; 4096                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                            ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
+-------------------------------------------+---------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Jun 17 13:51:03 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProcessadorSR -c ProcessadorSR
Info: Found 2 design units, including 1 entities, in source file addr_mux.vhd
    Info: Found design unit 1: add_mux-Arch1
    Info: Found entity 1: add_mux
Info: Found 2 design units, including 1 entities, in source file alu.vhd
    Info: Found design unit 1: ALU-Arch1
    Info: Found entity 1: ALU
Info: Found 2 design units, including 1 entities, in source file fsr_reg.vhd
    Info: Found design unit 1: FSR_reg-Arch1
    Info: Found entity 1: FSR_reg
Info: Found 2 design units, including 1 entities, in source file pc_reg.vhd
    Info: Found design unit 1: PC_reg-arch1
    Info: Found entity 1: PC_reg
Info: Found 2 design units, including 1 entities, in source file port_io.vhd
    Info: Found design unit 1: Port_io-arch
    Info: Found entity 1: Port_io
Info: Found 2 design units, including 1 entities, in source file ram_mem.vhd
    Info: Found design unit 1: ram_mem-arch1
    Info: Found entity 1: ram_mem
Info: Found 2 design units, including 1 entities, in source file status_reg.vhd
    Info: Found design unit 1: Status_reg-Arch1
    Info: Found entity 1: Status_reg
Info: Found 2 design units, including 1 entities, in source file w_reg.vhd
    Info: Found design unit 1: w_reg-Arch1
    Info: Found entity 1: w_reg
Info: Found 2 design units, including 1 entities, in source file control.vhd
    Info: Found design unit 1: control-arch
    Info: Found entity 1: control
Info: Found 2 design units, including 1 entities, in source file rom_4096_14.vhd
    Info: Found design unit 1: rom_4096_14-SYN
    Info: Found entity 1: rom_4096_14
Info: Found 1 design units, including 1 entities, in source file processadorsr.bdf
    Info: Found entity 1: ProcessadorSR
Info: Elaborating entity "ProcessadorSR" for the top level hierarchy
Info: Elaborating entity "control" for hierarchy "control:inst10"
Info: Elaborating entity "ALU" for hierarchy "ALU:inst"
Info: Elaborating entity "Status_reg" for hierarchy "Status_reg:inst2"
Info: Elaborating entity "add_mux" for hierarchy "add_mux:inst3"
Info: Elaborating entity "rom_4096_14" for hierarchy "rom_4096_14:inst6"
Info: Elaborating entity "altsyncram" for hierarchy "rom_4096_14:inst6|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "rom_4096_14:inst6|altsyncram:altsyncram_component"
Info: Instantiated megafunction "rom_4096_14:inst6|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "test.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "4096"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "12"
    Info: Parameter "width_a" = "14"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4271.tdf
    Info: Found entity 1: altsyncram_4271
Info: Elaborating entity "altsyncram_4271" for hierarchy "rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated"
Info: Elaborating entity "PC_reg" for hierarchy "PC_reg:inst13"
Info: Elaborating entity "FSR_reg" for hierarchy "FSR_reg:inst4"
Info: Elaborating entity "BUSMUX" for hierarchy "BUSMUX:inst9"
Info: Elaborated megafunction instantiation "BUSMUX:inst9"
Info: Instantiated megafunction "BUSMUX:inst9" with the following parameter:
    Info: Parameter "WIDTH" = "8"
Info: Elaborating entity "lpm_mux" for hierarchy "BUSMUX:inst9|lpm_mux:$00000"
Info: Elaborated megafunction instantiation "BUSMUX:inst9|lpm_mux:$00000", which is child of megafunction instantiation "BUSMUX:inst9"
Info: Found 1 design units, including 1 entities, in source file db/mux_smc.tdf
    Info: Found entity 1: mux_smc
Info: Elaborating entity "mux_smc" for hierarchy "BUSMUX:inst9|lpm_mux:$00000|mux_smc:auto_generated"
Info: Elaborating entity "Port_io" for hierarchy "Port_io:inst8"
Info (10041): Inferred latch for "latch[0]" at port_io.vhd(67)
Info (10041): Inferred latch for "latch[1]" at port_io.vhd(67)
Info (10041): Inferred latch for "latch[2]" at port_io.vhd(67)
Info (10041): Inferred latch for "latch[3]" at port_io.vhd(67)
Info (10041): Inferred latch for "latch[4]" at port_io.vhd(67)
Info (10041): Inferred latch for "latch[5]" at port_io.vhd(67)
Info (10041): Inferred latch for "latch[6]" at port_io.vhd(67)
Info (10041): Inferred latch for "latch[7]" at port_io.vhd(67)
Info: Elaborating entity "Port_io" for hierarchy "Port_io:inst14"
Info (10041): Inferred latch for "latch[0]" at port_io.vhd(67)
Info (10041): Inferred latch for "latch[1]" at port_io.vhd(67)
Info (10041): Inferred latch for "latch[2]" at port_io.vhd(67)
Info (10041): Inferred latch for "latch[3]" at port_io.vhd(67)
Info (10041): Inferred latch for "latch[4]" at port_io.vhd(67)
Info (10041): Inferred latch for "latch[5]" at port_io.vhd(67)
Info (10041): Inferred latch for "latch[6]" at port_io.vhd(67)
Info (10041): Inferred latch for "latch[7]" at port_io.vhd(67)
Info: Elaborating entity "ram_mem" for hierarchy "ram_mem:inst5"
Info: Elaborating entity "w_reg" for hierarchy "w_reg:inst1"
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted the fan-out from the tri-state buffer "PC_reg:inst13|dbus_out[4]" to the node "busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "PC_reg:inst13|dbus_out[3]" to the node "busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "PC_reg:inst13|dbus_out[2]" to the node "busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "PC_reg:inst13|dbus_out[1]" to the node "busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "PC_reg:inst13|dbus_out[0]" to the node "busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[0]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "PC_reg:inst13|dbus_out[5]" to the node "busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[5]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "PC_reg:inst13|dbus_out[7]" to the node "busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "PC_reg:inst13|dbus_out[6]" to the node "busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[6]" into an OR gate
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: 9 registers lost all their fanouts during netlist optimizations. The first 9 are displayed below.
    Info: Register "PC_reg:inst13|PC[12]" lost all its fanouts during netlist optimizations.
    Info: Register "PC_reg:inst13|stack_reg[0][12]" lost all its fanouts during netlist optimizations.
    Info: Register "PC_reg:inst13|stack_reg[1][12]" lost all its fanouts during netlist optimizations.
    Info: Register "PC_reg:inst13|stack_reg[2][12]" lost all its fanouts during netlist optimizations.
    Info: Register "PC_reg:inst13|stack_reg[3][12]" lost all its fanouts during netlist optimizations.
    Info: Register "PC_reg:inst13|stack_reg[4][12]" lost all its fanouts during netlist optimizations.
    Info: Register "PC_reg:inst13|stack_reg[5][12]" lost all its fanouts during netlist optimizations.
    Info: Register "PC_reg:inst13|stack_reg[6][12]" lost all its fanouts during netlist optimizations.
    Info: Register "PC_reg:inst13|stack_reg[7][12]" lost all its fanouts during netlist optimizations.
Info: Implemented 4419 device resources after synthesis - the final resource count might be different
    Info: Implemented 2 input pins
    Info: Implemented 45 output pins
    Info: Implemented 16 bidirectional pins
    Info: Implemented 4342 logic cells
    Info: Implemented 14 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 260 megabytes
    Info: Processing ended: Fri Jun 17 13:51:32 2022
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:28


