;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 121, 100
	ADD 3, -270
	JMN 3, -270
	DAT #121, <100
	SUB #512, @4
	JMZ 12, #-10
	SUB -51, <-0
	SPL 210, 30
	JMZ @503, @-2
	SUB #270, <1
	SUB #270, <1
	JMZ 0, <332
	JMZ 12, #-10
	CMP 20, @12
	SPL 30, <700
	SUB 303, 5
	MOV -1, <-0
	MOV -30, 0
	MOV -30, 0
	MOV -1, <-20
	MOV 30, 700
	CMP 20, @12
	MOV #630, 8
	MOV -30, 0
	MOV -30, 0
	SUB #12, @10
	SUB @-81, <-0
	SUB @-81, <-0
	SUB @-81, <-0
	DAT #3, #-470
	SUB #12, @0
	CMP 1, <-1
	JMN 1, @-1
	MOV #812, @-5
	JMN 1, @-1
	MOV #812, @-5
	JMP 121, 100
	SPL 0, <332
	SPL 0, <332
	JMP 121, 100
	CMP -287, <-156
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, <332
	SPL 0, <332
