$date
	Sun Aug 18 04:41:49 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module lemming_1_tb $end
$var wire 1 ! WALK_RIGHT $end
$var wire 1 " WALK_LEFT $end
$var reg 1 # ARESET $end
$var reg 1 $ BUMP_LEFT $end
$var reg 1 % BUMP_RIGHT $end
$var reg 1 & CLK $end
$scope module uut $end
$var wire 1 # areset $end
$var wire 1 $ bump_left $end
$var wire 1 % bump_right $end
$var wire 1 & clk $end
$var reg 1 ' dum $end
$var reg 1 " walk_left $end
$var reg 1 ! walk_right $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1'
0&
1%
1$
1#
1"
0!
$end
#1
1&
#2
0&
#3
0'
1!
0"
1&
0#
#4
0&
#5
1'
1"
0!
1&
#6
0&
#7
0'
1!
0"
1&
#8
0&
#9
1'
1"
0!
1&
#10
0&
#11
1&
1#
#12
0&
#13
1&
#14
0&
0#
#15
0'
1!
0"
1&
#16
0&
#17
1'
1"
0!
1&
#18
0&
#19
0'
1!
0"
1&
#20
0&
0$
#21
1'
1"
0!
1&
#22
0&
#23
1&
#24
0&
1$
0%
#25
0'
1!
0"
1&
#26
0&
#27
1&
#28
0&
#29
1&
#30
0&
#31
1&
#32
0&
#33
1&
#34
0&
#35
1&
#36
0&
#37
1&
#38
0&
#39
1&
#40
0&
#41
1&
#42
0&
#43
1&
#44
0&
#45
1&
#46
0&
#47
1&
#48
0&
#49
1&
#50
0&
