Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Sat Mar  2 17:55:19 2019
| Host         : camilo-X455LAB running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    32 |
| Unused register locations in slices containing registers |   134 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           17 |
|      4 |            1 |
|      8 |            3 |
|     10 |            2 |
|     12 |            1 |
|     14 |            2 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              82 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              10 |            1 |
| Yes          | No                    | No                     |             158 |           37 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+-------------------------------------------------+-----------------------------------+------------------+----------------+
|                         Clock Signal                        |                  Enable Signal                  |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------+-------------------------------------------------+-----------------------------------+------------------+----------------+
|  AudVid_ClockManager/cm1/SD_WorkCLK                         | SD_SPI/WorkSpi/Data[0]_i_1__0_n_0               |                                   |                1 |              2 |
|  SD_SPI/spiInitClock/CLK                                    | SD_SPI/InitSpi/Data[4]_i_1_n_0                  |                                   |                1 |              2 |
|  SD_SPI/spiInitClock/CLK                                    | SD_SPI/InitSpi/Data[2]_i_1_n_0                  |                                   |                1 |              2 |
|  SD_SPI/spiInitClock/CLK                                    | SD_SPI/InitSpi/Data[1]_i_1_n_0                  |                                   |                1 |              2 |
|  SD_SPI/spiInitClock/CLK                                    | SD_SPI/InitSpi/Data[3]_i_1_n_0                  |                                   |                1 |              2 |
|  AudVid_ClockManager/cm1/SD_WorkCLK                         | SD_SPI/WorkSpi/Data[4]_i_1__0_n_0               |                                   |                1 |              2 |
|  AudVid_ClockManager/cm1/SD_WorkCLK                         | SD_SPI/WorkSpi/Data[1]_i_1__0_n_0               |                                   |                1 |              2 |
|  AudVid_ClockManager/cm1/SD_WorkCLK                         | SD_SPI/WorkSpi/Data[2]_i_1__0_n_0               |                                   |                1 |              2 |
|  AudVid_ClockManager/cm1/SD_WorkCLK                         | SD_SPI/WorkSpi/Data[3]_i_1__0_n_0               |                                   |                1 |              2 |
|  AudVid_ClockManager/cm1/SD_WorkCLK                         | SD_SPI/WorkSpi/Data[5]_i_1__0_n_0               |                                   |                1 |              2 |
|  AudVid_ClockManager/cm1/SD_WorkCLK                         | SD_SPI/WorkSpi/Data[7]_i_1__0_n_0               |                                   |                1 |              2 |
|  AudVid_ClockManager/cm1/SD_WorkCLK                         | SD_SPI/WorkSpi/Data[6]_i_1__0_n_0               |                                   |                1 |              2 |
|  SD_SPI/spiInitClock/CLK                                    | SD_SPI/InitSpi/Data[5]_i_1_n_0                  |                                   |                1 |              2 |
|  AudVid_ClockManager/cm1/SD_WorkCLK                         |                                                 |                                   |                1 |              2 |
|  SD_SPI/spiInitClock/CLK                                    | SD_SPI/InitSpi/Data[6]_i_1_n_0                  |                                   |                1 |              2 |
|  SD_SPI/spiInitClock/CLK                                    | SD_SPI/InitSpi/Data[7]_i_1_n_0                  |                                   |                1 |              2 |
|  SD_SPI/spiInitClock/CLK                                    | SD_SPI/InitSpi/Data[0]_i_1_n_0                  |                                   |                1 |              2 |
|  Init_DataClock                                             |                                                 |                                   |                1 |              4 |
| ~SD_SPI/spiInitClock/CLK                                    |                                                 |                                   |                2 |              8 |
| ~AudVid_ClockManager/cm1/SD_WorkCLK                         |                                                 |                                   |                2 |              8 |
|  SD_SPI/WorkSpi/Work_OutputData_reg[1]                      | SD_SPI/WorkSpi/FSM_sequential_Work_Count_reg[0] |                                   |                1 |              8 |
|  SD_SPI/WorkSpi/Work_OutputData_reg[1]                      | SD_SPI/Work_OutputData[7]_i_2_n_0               | SD_SPI/Work_OutputData[7]_i_1_n_0 |                2 |             10 |
|  AudVid_ClockManager/cm1/SD_WorkCLK                         |                                                 | SD_SPI/spiInitClock/clear         |                1 |             10 |
|  SD_SPI/WorkSpi/Work_OutputData_reg[1]                      |                                                 |                                   |                4 |             12 |
|  Init_DataClock                                             | SD_SPI/Init_UtilCount_1                         | SD_SPI/Init_UtilCount[6]_i_1_n_0  |                2 |             14 |
|  Init_DataClock                                             | SD_SPI/Init_OutputData                          |                                   |                4 |             14 |
|  AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk |                                                 |                                   |                1 |             16 |
| ~SD_SPI/spiInitClock/CLK                                    | SD_SPI/InitSpi/Data[0]_i_1_n_0                  |                                   |                3 |             16 |
| ~AudVid_ClockManager/cm1/SD_WorkCLK                         | SD_SPI/WorkSpi/Data[0]_i_1__0_n_0               |                                   |                2 |             16 |
|  SD_SPI/WorkSpi/Work_OutputData_reg[1]                      | SD_SPI/Work_UtilCount_0                         |                                   |                4 |             20 |
|  SD_SPI/EnableDataRead                                      |                                                 |                                   |                3 |             32 |
|  Init_DataClock                                             | SD_SPI/InitSpi/FSM_onehot_Init_Count_reg[0]     |                                   |                7 |             52 |
+-------------------------------------------------------------+-------------------------------------------------+-----------------------------------+------------------+----------------+


