Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto daa0aa3d48f24d9b88fc48cda9a55c53 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ECE574_HW0_tb_behav xil_defaultlib.ECE574_HW0_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.OR2Gate
Compiling module xil_defaultlib.AND2Gate
Compiling module xil_defaultlib.structuralDesign
Compiling module xil_defaultlib.proceduralDesign
Compiling module xil_defaultlib.ECE574_HW0_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ECE574_HW0_tb_behav
