Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\_PolySU\Proj_ASE\Proj_ASE\DE10_Lite_Computer_YD\Computer_System.qsys --block-symbol-file --output-directory=D:\_PolySU\Proj_ASE\Proj_ASE\DE10_Lite_Computer_YD\Computer_System --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading DE10_Lite_Computer_YD/Computer_System.qsys
Progress: Reading input file
Progress: Adding Arduino_GPIO [altera_avalon_pio 18.1]
Progress: Parameterizing module Arduino_GPIO
Progress: Adding Arduino_Reset_N [altera_avalon_pio 18.1]
Progress: Parameterizing module Arduino_Reset_N
Progress: Adding HEX3_HEX0 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding HEX5_HEX4 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX5_HEX4
Progress: Adding Interval_Timer [altera_avalon_timer 18.1]
Progress: Parameterizing module Interval_Timer
Progress: Adding Interval_Timer_2 [altera_avalon_timer 18.1]
Progress: Parameterizing module Interval_Timer_2
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG_UART
Progress: Adding JTAG_to_FPGA_Bridge [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module JTAG_to_FPGA_Bridge
Progress: Adding LEDs [altera_avalon_pio 18.1]
Progress: Parameterizing module LEDs
Progress: Adding Nios2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module Nios2
Progress: Adding Nios2_Floating_Point [altera_nios_custom_instr_floating_point 18.1]
Progress: Parameterizing module Nios2_Floating_Point
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding Pushbuttons [altera_avalon_pio 18.1]
Progress: Parameterizing module Pushbuttons
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module SDRAM
Progress: Adding Slider_Switches [altera_avalon_pio 18.1]
Progress: Parameterizing module Slider_Switches
Progress: Adding SysID [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module SysID
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module System_PLL
Progress: Adding VGA_Subsystem [VGA_Subsystem 1.0]
Progress: Parameterizing module VGA_Subsystem
Progress: Adding Video_PLL [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module Video_PLL
Progress: Adding neopixel_0 [neopixel 1.0]
Progress: Parameterizing module neopixel_0
Progress: Adding servo_0 [servo 1.0]
Progress: Parameterizing module servo_0
Progress: Adding telemetre_0 [telemetre 1.0]
Progress: Parameterizing module telemetre_0
Progress: Adding uart_0 [uart 1.0]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Computer_System.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Computer_System.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Computer_System.SysID: Time stamp will be automatically updated when this component is generated.
Info: Computer_System.System_PLL: Refclk Freq: 50.0
Info: Computer_System.VGA_Subsystem.Char_Buf_Subsystem.Char_Buf_RGB_Resampler: RGB Resampling: 1 (bits) x 1 (planes) -> 10 (bits) x 4 (planes)
Info: Computer_System.VGA_Subsystem.Char_Buf_Subsystem.Char_Buf_Scaler: Change in Resolution: 80 x 60 -> 640 x 480
Warning: Computer_System.VGA_Subsystem.Char_Buf_Subsystem.Char_Buf_RGB_Resampler: Char_Buf_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master
Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 4 (bits) per color plane
Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: Computer_System.VGA_Subsystem.VGA_Pixel_Scaler: Change in Resolution: 160 x 120 -> 640 x 480
Info: Computer_System.VGA_Subsystem.VGA_Pixel_Scaler.avalon_scaler_source/VGA_Alpha_Blender.avalon_background_sink: The source has a channel signal of 4 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\_PolySU\Proj_ASE\Proj_ASE\DE10_Lite_Computer_YD\Computer_System.qsys --synthesis=VERILOG --output-directory=D:\_PolySU\Proj_ASE\Proj_ASE\DE10_Lite_Computer_YD\Computer_System\synthesis --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading DE10_Lite_Computer_YD/Computer_System.qsys
Progress: Reading input file
Progress: Adding Arduino_GPIO [altera_avalon_pio 18.1]
Progress: Parameterizing module Arduino_GPIO
Progress: Adding Arduino_Reset_N [altera_avalon_pio 18.1]
Progress: Parameterizing module Arduino_Reset_N
Progress: Adding HEX3_HEX0 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding HEX5_HEX4 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX5_HEX4
Progress: Adding Interval_Timer [altera_avalon_timer 18.1]
Progress: Parameterizing module Interval_Timer
Progress: Adding Interval_Timer_2 [altera_avalon_timer 18.1]
Progress: Parameterizing module Interval_Timer_2
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG_UART
Progress: Adding JTAG_to_FPGA_Bridge [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module JTAG_to_FPGA_Bridge
Progress: Adding LEDs [altera_avalon_pio 18.1]
Progress: Parameterizing module LEDs
Progress: Adding Nios2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module Nios2
Progress: Adding Nios2_Floating_Point [altera_nios_custom_instr_floating_point 18.1]
Progress: Parameterizing module Nios2_Floating_Point
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding Pushbuttons [altera_avalon_pio 18.1]
Progress: Parameterizing module Pushbuttons
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module SDRAM
Progress: Adding Slider_Switches [altera_avalon_pio 18.1]
Progress: Parameterizing module Slider_Switches
Progress: Adding SysID [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module SysID
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module System_PLL
Progress: Adding VGA_Subsystem [VGA_Subsystem 1.0]
Progress: Parameterizing module VGA_Subsystem
Progress: Adding Video_PLL [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module Video_PLL
Progress: Adding neopixel_0 [neopixel 1.0]
Progress: Parameterizing module neopixel_0
Progress: Adding servo_0 [servo 1.0]
Progress: Parameterizing module servo_0
Progress: Adding telemetre_0 [telemetre 1.0]
Progress: Parameterizing module telemetre_0
Progress: Adding uart_0 [uart 1.0]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Computer_System.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Computer_System.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Computer_System.SysID: Time stamp will be automatically updated when this component is generated.
Info: Computer_System.System_PLL: Refclk Freq: 50.0
Info: Computer_System.VGA_Subsystem.Char_Buf_Subsystem.Char_Buf_RGB_Resampler: RGB Resampling: 1 (bits) x 1 (planes) -> 10 (bits) x 4 (planes)
Info: Computer_System.VGA_Subsystem.Char_Buf_Subsystem.Char_Buf_Scaler: Change in Resolution: 80 x 60 -> 640 x 480
Warning: Computer_System.VGA_Subsystem.Char_Buf_Subsystem.Char_Buf_RGB_Resampler: Char_Buf_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master
Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 4 (bits) per color plane
Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: Computer_System.VGA_Subsystem.VGA_Pixel_Scaler: Change in Resolution: 160 x 120 -> 640 x 480
Info: Computer_System.VGA_Subsystem.VGA_Pixel_Scaler.avalon_scaler_source/VGA_Alpha_Blender.avalon_background_sink: The source has a channel signal of 4 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: Computer_System: Generating Computer_System "Computer_System" for QUARTUS_SYNTH
Warning: Computer_System: "No matching role found for Nios2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: Computer_System: "No matching role found for Nios2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Info: Arduino_GPIO: Starting RTL generation for module 'Computer_System_Arduino_GPIO'
Info: Arduino_GPIO:   Generation command is [exec D:/apps/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/apps/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/apps/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/apps/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/apps/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/apps/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/apps/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/apps/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Arduino_GPIO --dir=C:/Users/danie/AppData/Local/Temp/alt0100_7203857583980253745.dir/0007_Arduino_GPIO_gen/ --quartus_dir=D:/apps/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt0100_7203857583980253745.dir/0007_Arduino_GPIO_gen//Computer_System_Arduino_GPIO_component_configuration.pl  --do_build_sim=0  ]
Info: Arduino_GPIO: Done RTL generation for module 'Computer_System_Arduino_GPIO'
Info: Arduino_GPIO: "Computer_System" instantiated altera_avalon_pio "Arduino_GPIO"
Info: Arduino_Reset_N: Starting RTL generation for module 'Computer_System_Arduino_Reset_N'
Info: Arduino_Reset_N:   Generation command is [exec D:/apps/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/apps/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/apps/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/apps/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/apps/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/apps/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/apps/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/apps/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Arduino_Reset_N --dir=C:/Users/danie/AppData/Local/Temp/alt0100_7203857583980253745.dir/0008_Arduino_Reset_N_gen/ --quartus_dir=D:/apps/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt0100_7203857583980253745.dir/0008_Arduino_Reset_N_gen//Computer_System_Arduino_Reset_N_component_configuration.pl  --do_build_sim=0  ]
Info: Arduino_Reset_N: Done RTL generation for module 'Computer_System_Arduino_Reset_N'
Info: Arduino_Reset_N: "Computer_System" instantiated altera_avalon_pio "Arduino_Reset_N"
Info: HEX3_HEX0: Starting RTL generation for module 'Computer_System_HEX3_HEX0'
Info: HEX3_HEX0:   Generation command is [exec D:/apps/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/apps/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/apps/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/apps/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/apps/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/apps/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/apps/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/apps/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=C:/Users/danie/AppData/Local/Temp/alt0100_7203857583980253745.dir/0009_HEX3_HEX0_gen/ --quartus_dir=D:/apps/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt0100_7203857583980253745.dir/0009_HEX3_HEX0_gen//Computer_System_HEX3_HEX0_component_configuration.pl  --do_build_sim=0  ]
Info: HEX3_HEX0: Done RTL generation for module 'Computer_System_HEX3_HEX0'
Info: HEX3_HEX0: "Computer_System" instantiated altera_avalon_pio "HEX3_HEX0"
Info: HEX5_HEX4: Starting RTL generation for module 'Computer_System_HEX5_HEX4'
Info: HEX5_HEX4:   Generation command is [exec D:/apps/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/apps/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/apps/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/apps/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/apps/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/apps/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/apps/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/apps/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX5_HEX4 --dir=C:/Users/danie/AppData/Local/Temp/alt0100_7203857583980253745.dir/0010_HEX5_HEX4_gen/ --quartus_dir=D:/apps/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt0100_7203857583980253745.dir/0010_HEX5_HEX4_gen//Computer_System_HEX5_HEX4_component_configuration.pl  --do_build_sim=0  ]
Info: HEX5_HEX4: Done RTL generation for module 'Computer_System_HEX5_HEX4'
Info: HEX5_HEX4: "Computer_System" instantiated altera_avalon_pio "HEX5_HEX4"
Info: Interval_Timer: Starting RTL generation for module 'Computer_System_Interval_Timer'
Info: Interval_Timer:   Generation command is [exec D:/Apps/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I D:/Apps/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I D:/apps/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/apps/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/apps/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/apps/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/apps/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/apps/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Computer_System_Interval_Timer --dir=C:/Users/danie/AppData/Local/Temp/alt0100_7203857583980253745.dir/0011_Interval_Timer_gen/ --quartus_dir=D:/apps/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt0100_7203857583980253745.dir/0011_Interval_Timer_gen//Computer_System_Interval_Timer_component_configuration.pl  --do_build_sim=0  ]
Info: Interval_Timer: Done RTL generation for module 'Computer_System_Interval_Timer'
Info: Interval_Timer: "Computer_System" instantiated altera_avalon_timer "Interval_Timer"
Info: JTAG_UART: Starting RTL generation for module 'Computer_System_JTAG_UART'
Info: JTAG_UART:   Generation command is [exec D:/apps/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/apps/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/apps/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/apps/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/apps/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/apps/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/apps/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/apps/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Computer_System_JTAG_UART --dir=C:/Users/danie/AppData/Local/Temp/alt0100_7203857583980253745.dir/0012_JTAG_UART_gen/ --quartus_dir=D:/apps/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt0100_7203857583980253745.dir/0012_JTAG_UART_gen//Computer_System_JTAG_UART_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG_UART: Done RTL generation for module 'Computer_System_JTAG_UART'
Info: JTAG_UART: "Computer_System" instantiated altera_avalon_jtag_uart "JTAG_UART"
Info: JTAG_to_FPGA_Bridge: "Computer_System" instantiated altera_jtag_avalon_master "JTAG_to_FPGA_Bridge"
Info: LEDs: Starting RTL generation for module 'Computer_System_LEDs'
Info: LEDs:   Generation command is [exec D:/apps/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/apps/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/apps/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/apps/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/apps/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/apps/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/apps/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/apps/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_LEDs --dir=C:/Users/danie/AppData/Local/Temp/alt0100_7203857583980253745.dir/0013_LEDs_gen/ --quartus_dir=D:/apps/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt0100_7203857583980253745.dir/0013_LEDs_gen//Computer_System_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info: LEDs: Done RTL generation for module 'Computer_System_LEDs'
Info: LEDs: "Computer_System" instantiated altera_avalon_pio "LEDs"
Info: Nios2: "Computer_System" instantiated altera_nios2_gen2 "Nios2"
Info: Nios2_Floating_Point: "Computer_System" instantiated altera_nios_custom_instr_floating_point "Nios2_Floating_Point"
Info: Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM'
Info: Onchip_SRAM:   Generation command is [exec D:/apps/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/apps/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/apps/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/apps/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/apps/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/apps/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/apps/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/apps/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=C:/Users/danie/AppData/Local/Temp/alt0100_7203857583980253745.dir/0014_Onchip_SRAM_gen/ --quartus_dir=D:/apps/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt0100_7203857583980253745.dir/0014_Onchip_SRAM_gen//Computer_System_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  ]
Info: Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM'
Info: Onchip_SRAM: "Computer_System" instantiated altera_avalon_onchip_memory2 "Onchip_SRAM"
Info: Pushbuttons: Starting RTL generation for module 'Computer_System_Pushbuttons'
Info: Pushbuttons:   Generation command is [exec D:/apps/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/apps/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/apps/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/apps/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/apps/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/apps/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/apps/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/apps/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Pushbuttons --dir=C:/Users/danie/AppData/Local/Temp/alt0100_7203857583980253745.dir/0015_Pushbuttons_gen/ --quartus_dir=D:/apps/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt0100_7203857583980253745.dir/0015_Pushbuttons_gen//Computer_System_Pushbuttons_component_configuration.pl  --do_build_sim=0  ]
Info: Pushbuttons: Done RTL generation for module 'Computer_System_Pushbuttons'
Info: Pushbuttons: "Computer_System" instantiated altera_avalon_pio "Pushbuttons"
Info: SDRAM: Starting RTL generation for module 'Computer_System_SDRAM'
Info: SDRAM:   Generation command is [exec D:/apps/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/apps/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/apps/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/apps/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/apps/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/apps/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/apps/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/apps/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=C:/Users/danie/AppData/Local/Temp/alt0100_7203857583980253745.dir/0016_SDRAM_gen/ --quartus_dir=D:/apps/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt0100_7203857583980253745.dir/0016_SDRAM_gen//Computer_System_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM: Done RTL generation for module 'Computer_System_SDRAM'
Info: SDRAM: "Computer_System" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: Slider_Switches: Starting RTL generation for module 'Computer_System_Slider_Switches'
Info: Slider_Switches:   Generation command is [exec D:/apps/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/apps/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/apps/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/apps/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/apps/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/apps/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/apps/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/apps/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=C:/Users/danie/AppData/Local/Temp/alt0100_7203857583980253745.dir/0017_Slider_Switches_gen/ --quartus_dir=D:/apps/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt0100_7203857583980253745.dir/0017_Slider_Switches_gen//Computer_System_Slider_Switches_component_configuration.pl  --do_build_sim=0  ]
Info: Slider_Switches: Done RTL generation for module 'Computer_System_Slider_Switches'
Info: Slider_Switches: "Computer_System" instantiated altera_avalon_pio "Slider_Switches"
Info: SysID: "Computer_System" instantiated altera_avalon_sysid_qsys "SysID"
Info: System_PLL: "Computer_System" instantiated altera_up_avalon_sys_sdram_pll "System_PLL"
Info: avalon_st_adapter: Inserting channel_adapter: channel_adapter_0
Info: VGA_Subsystem: "Computer_System" instantiated VGA_Subsystem "VGA_Subsystem"
Info: Video_PLL: "Computer_System" instantiated altera_up_avalon_video_pll "Video_PLL"
Info: neopixel_0: "Computer_System" instantiated neopixel "neopixel_0"
Info: servo_0: "Computer_System" instantiated servo "servo_0"
Info: telemetre_0: "Computer_System" instantiated telemetre "telemetre_0"
Info: uart_0: "Computer_System" instantiated uart "uart_0"
Info: Nios2_custom_instruction_master_translator: "Computer_System" instantiated altera_customins_master_translator "Nios2_custom_instruction_master_translator"
Info: Nios2_custom_instruction_master_multi_xconnect: "Computer_System" instantiated altera_customins_xconnect "Nios2_custom_instruction_master_multi_xconnect"
Info: Nios2_custom_instruction_master_multi_slave_translator0: "Computer_System" instantiated altera_customins_slave_translator "Nios2_custom_instruction_master_multi_slave_translator0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_022: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Computer_System" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Computer_System" instantiated altera_reset_controller "rst_controller"
Info: jtag_phy_embedded_in_jtag_master: "JTAG_to_FPGA_Bridge" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "JTAG_to_FPGA_Bridge" instantiated timing_adapter "timing_adt"
Info: fifo: "JTAG_to_FPGA_Bridge" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "JTAG_to_FPGA_Bridge" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "JTAG_to_FPGA_Bridge" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "JTAG_to_FPGA_Bridge" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "JTAG_to_FPGA_Bridge" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "JTAG_to_FPGA_Bridge" instantiated channel_adapter "p2b_adapter"
Info: cpu: Starting RTL generation for module 'Computer_System_Nios2_cpu'
Info: cpu:   Generation command is [exec D:/Apps/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I D:/Apps/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I D:/apps/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/apps/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/apps/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/apps/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/apps/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/apps/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/apps/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/apps/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Computer_System_Nios2_cpu --dir=C:/Users/danie/AppData/Local/Temp/alt0100_7203857583980253745.dir/0036_cpu_gen/ --quartus_bindir=D:/Apps/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/danie/AppData/Local/Temp/alt0100_7203857583980253745.dir/0036_cpu_gen//Computer_System_Nios2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2025.01.12 03:45:02 (*) Starting Nios II generation
Info: cpu: # 2025.01.12 03:45:02 (*)   Checking for plaintext license.
Info: cpu: # 2025.01.12 03:45:04 (*)   Couldn't query license setup in Quartus directory D:/Apps/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2025.01.12 03:45:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2025.01.12 03:45:04 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2025.01.12 03:45:04 (*)   Plaintext license not found.
Info: cpu: # 2025.01.12 03:45:04 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2025.01.12 03:45:04 (*)   Elaborating CPU configuration settings
Info: cpu: # 2025.01.12 03:45:04 (*)   Creating all objects for CPU
Info: cpu: # 2025.01.12 03:45:06 (*)   Generating RTL from CPU objects
Info: cpu: # 2025.01.12 03:45:06 (*)   Creating plain-text RTL
Info: cpu: # 2025.01.12 03:45:06 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Computer_System_Nios2_cpu'
Info: cpu: "Nios2" instantiated altera_nios2_gen2_unit "cpu"
Info: sys_pll: "System_PLL" instantiated altera_up_altpll "sys_pll"
Info: reset_from_locked: "System_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has address signal 32 bit wide, but the slave is 11 bit wide.
Info: Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has lock signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has readdata signal 8 bit wide, but the slave is 32 bit wide.
Info: Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Char_Buf_Subsystem: "VGA_Subsystem" instantiated Char_Buf_Subsystem "Char_Buf_Subsystem"
Info: VGA_Alpha_Blender: Starting Generation of the Alpha Blender
Info: VGA_Alpha_Blender: "VGA_Subsystem" instantiated altera_up_avalon_video_alpha_blender "VGA_Alpha_Blender"
Info: VGA_Controller: Starting Generation of VGA Controller
Info: VGA_Controller: "VGA_Subsystem" instantiated altera_up_avalon_video_vga_controller "VGA_Controller"
Info: VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer
Info: VGA_Dual_Clock_FIFO: "VGA_Subsystem" instantiated altera_up_avalon_video_dual_clock_buffer "VGA_Dual_Clock_FIFO"
Info: VGA_Pixel_DMA: Starting Generation of Video DMA Controller
Info: VGA_Pixel_DMA: "VGA_Subsystem" instantiated altera_up_avalon_video_dma_controller "VGA_Pixel_DMA"
Info: VGA_Pixel_FIFO: Starting Generation of the Dual Clock Buffer
Info: VGA_Pixel_FIFO: "VGA_Subsystem" instantiated altera_up_avalon_video_dual_clock_buffer "VGA_Pixel_FIFO"
Info: VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler
Info: VGA_Pixel_RGB_Resampler: "VGA_Subsystem" instantiated altera_up_avalon_video_rgb_resampler "VGA_Pixel_RGB_Resampler"
Info: VGA_Pixel_Scaler: Starting Generation of Video Scaler
Info: VGA_Pixel_Scaler: "VGA_Subsystem" instantiated altera_up_avalon_video_scaler "VGA_Pixel_Scaler"
Info: avalon_st_adapter: "VGA_Subsystem" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: Nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "Nios2_data_master_translator"
Info: JTAG_UART_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "JTAG_UART_avalon_jtag_slave_translator"
Info: Nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "Nios2_data_master_agent"
Info: JTAG_UART_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "JTAG_UART_avalon_jtag_slave_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_012: "mm_interconnect_0" instantiated altera_merlin_router "router_012"
Info: router_015: "mm_interconnect_0" instantiated altera_merlin_router "router_015"
Info: router_026: "mm_interconnect_0" instantiated altera_merlin_router "router_026"
Info: JTAG_to_FPGA_Bridge_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "JTAG_to_FPGA_Bridge_master_limiter"
Info: Reusing file D:/_PolySU/Proj_ASE/Proj_ASE/DE10_Lite_Computer_YD/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file D:/_PolySU/Proj_ASE/Proj_ASE/DE10_Lite_Computer_YD/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: SDRAM_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SDRAM_s1_burst_adapter"
Info: Reusing file D:/_PolySU/Proj_ASE/Proj_ASE/DE10_Lite_Computer_YD/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file D:/_PolySU/Proj_ASE/Proj_ASE/DE10_Lite_Computer_YD/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/_PolySU/Proj_ASE/Proj_ASE/DE10_Lite_Computer_YD/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_011: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_011"
Info: Reusing file D:/_PolySU/Proj_ASE/Proj_ASE/DE10_Lite_Computer_YD/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_011: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_011"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/_PolySU/Proj_ASE/Proj_ASE/DE10_Lite_Computer_YD/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/_PolySU/Proj_ASE/Proj_ASE/DE10_Lite_Computer_YD/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file D:/_PolySU/Proj_ASE/Proj_ASE/DE10_Lite_Computer_YD/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_003"
Info: Reusing file D:/_PolySU/Proj_ASE/Proj_ASE/DE10_Lite_Computer_YD/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: Nios2_data_master_to_SDRAM_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "Nios2_data_master_to_SDRAM_s1_cmd_width_adapter"
Info: Reusing file D:/_PolySU/Proj_ASE/Proj_ASE/DE10_Lite_Computer_YD/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/_PolySU/Proj_ASE/Proj_ASE/DE10_Lite_Computer_YD/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_011: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_011"
Info: ASCII_to_Image: Starting Generation of ASCII to Image Stream Converter
Info: ASCII_to_Image: "Char_Buf_Subsystem" instantiated altera_up_avalon_video_ascii_to_image "ASCII_to_Image"
Info: Char_Buf_DMA: Starting Generation of Video DMA Controller
Info: Char_Buf_DMA: "Char_Buf_Subsystem" instantiated altera_up_avalon_video_dma_controller "Char_Buf_DMA"
Info: Reusing file D:/_PolySU/Proj_ASE/Proj_ASE/DE10_Lite_Computer_YD/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v
Info: Reusing file D:/_PolySU/Proj_ASE/Proj_ASE/DE10_Lite_Computer_YD/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v
Info: Reusing file D:/_PolySU/Proj_ASE/Proj_ASE/DE10_Lite_Computer_YD/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v
Info: Char_Buf_RGB_Resampler: Starting Generation of Video RGB Resampler
Info: Char_Buf_RGB_Resampler: "Char_Buf_Subsystem" instantiated altera_up_avalon_video_rgb_resampler "Char_Buf_RGB_Resampler"
Info: Char_Buf_Scaler: Starting Generation of Video Scaler
Info: Char_Buf_Scaler: "Char_Buf_Subsystem" instantiated altera_up_avalon_video_scaler "Char_Buf_Scaler"
Info: Reusing file D:/_PolySU/Proj_ASE/Proj_ASE/DE10_Lite_Computer_YD/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v
Info: Reusing file D:/_PolySU/Proj_ASE/Proj_ASE/DE10_Lite_Computer_YD/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v
Info: Reusing file D:/_PolySU/Proj_ASE/Proj_ASE/DE10_Lite_Computer_YD/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v
Info: Onchip_SRAM: Starting RTL generation for module 'Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM'
Info: Onchip_SRAM:   Generation command is [exec D:/apps/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/apps/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/apps/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/apps/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/apps/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/apps/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/apps/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/apps/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM --dir=C:/Users/danie/AppData/Local/Temp/alt0100_7203857583980253745.dir/0080_Onchip_SRAM_gen/ --quartus_dir=D:/apps/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt0100_7203857583980253745.dir/0080_Onchip_SRAM_gen//Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  ]
Info: Onchip_SRAM: Done RTL generation for module 'Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM'
Info: Onchip_SRAM: "Char_Buf_Subsystem" instantiated altera_avalon_onchip_memory2 "Onchip_SRAM"
Info: Set_Black_Transparent: Starting Generation of Video Change Alpha Value IP Core
Info: Set_Black_Transparent: "Char_Buf_Subsystem" instantiated altera_up_avalon_video_change_alpha "Set_Black_Transparent"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Char_Buf_Subsystem" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: channel_adapter_0: "avalon_st_adapter" instantiated channel_adapter "channel_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_011" instantiated error_adapter "error_adapter_0"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/_PolySU/Proj_ASE/Proj_ASE/DE10_Lite_Computer_YD/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/_PolySU/Proj_ASE/Proj_ASE/DE10_Lite_Computer_YD/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: Computer_System: Done "Computer_System" with 96 modules, 142 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
