
*** Running vivado
    with args -log clock_24_7seg.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source clock_24_7seg.tcl -notrace


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:23:50 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source clock_24_7seg.tcl -notrace
Command: link_design -top clock_24_7seg -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/exposedbuckle48/Documents/Semester_5/DSD/Project/Vivado_Project/Basys3_Master.xdc]
Finished Parsing XDC File [/home/exposedbuckle48/Documents/Semester_5/DSD/Project/Vivado_Project/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1602.789 ; gain = 249.051 ; free physical = 2317 ; free virtual = 20876
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1650.805 ; gain = 48.016 ; free physical = 2308 ; free virtual = 20867

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 280083765

Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 2112.305 ; gain = 461.500 ; free physical = 1907 ; free virtual = 20484

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 251f0d1fa

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2112.305 ; gain = 0.000 ; free physical = 1907 ; free virtual = 20485
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 251f0d1fa

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2112.305 ; gain = 0.000 ; free physical = 1907 ; free virtual = 20485
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 182850872

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2112.305 ; gain = 0.000 ; free physical = 1907 ; free virtual = 20485
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 182850872

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2112.305 ; gain = 0.000 ; free physical = 1907 ; free virtual = 20485
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 141b281f8

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2112.305 ; gain = 0.000 ; free physical = 1907 ; free virtual = 20485
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 141b281f8

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2112.305 ; gain = 0.000 ; free physical = 1907 ; free virtual = 20485
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2112.305 ; gain = 0.000 ; free physical = 1907 ; free virtual = 20485
Ending Logic Optimization Task | Checksum: 141b281f8

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2112.305 ; gain = 0.000 ; free physical = 1907 ; free virtual = 20485

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 141b281f8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2112.305 ; gain = 0.000 ; free physical = 1907 ; free virtual = 20485

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 141b281f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2112.305 ; gain = 0.000 ; free physical = 1907 ; free virtual = 20485
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 2112.305 ; gain = 509.516 ; free physical = 1907 ; free virtual = 20485
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2144.320 ; gain = 0.000 ; free physical = 1905 ; free virtual = 20483
INFO: [Common 17-1381] The checkpoint '/home/exposedbuckle48/Documents/Semester_5/DSD/Project/Vivado_Project/Final_Project/Final_Project.runs/impl_1/clock_24_7seg_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file clock_24_7seg_drc_opted.rpt -pb clock_24_7seg_drc_opted.pb -rpx clock_24_7seg_drc_opted.rpx
Command: report_drc -file clock_24_7seg_drc_opted.rpt -pb clock_24_7seg_drc_opted.pb -rpx clock_24_7seg_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/exposedbuckle48/Documents/Semester_5/DSD/Project/Vivado_Project/Final_Project/Final_Project.runs/impl_1/clock_24_7seg_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2192.344 ; gain = 0.000 ; free physical = 1890 ; free virtual = 20469
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 118d035ca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2192.344 ; gain = 0.000 ; free physical = 1890 ; free virtual = 20469
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2192.344 ; gain = 0.000 ; free physical = 1890 ; free virtual = 20469

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-568] A LUT 'BCD[15]_i_3' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	BCD_reg[8] {FDCE}
	BCD_reg[9] {FDCE}
	BCD_reg[10] {FDCE}
	BCD_reg[11] {FDCE}
	BCD_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'BCD[23]_i_3' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	BCD_reg[16] {FDCE}
	BCD_reg[17] {FDCE}
	BCD_reg[21] {FDCE}
	BCD_reg[22] {FDCE}
	BCD_reg[23] {FDCE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14c66b6a6

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2192.344 ; gain = 0.000 ; free physical = 1888 ; free virtual = 20470

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1bd599d8a

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2192.344 ; gain = 0.000 ; free physical = 1888 ; free virtual = 20470

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1bd599d8a

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2192.344 ; gain = 0.000 ; free physical = 1888 ; free virtual = 20471
Phase 1 Placer Initialization | Checksum: 1bd599d8a

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2192.344 ; gain = 0.000 ; free physical = 1888 ; free virtual = 20471

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1bd599d8a

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2192.344 ; gain = 0.000 ; free physical = 1887 ; free virtual = 20469
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 232c41bd9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2192.344 ; gain = 0.000 ; free physical = 1880 ; free virtual = 20463

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 232c41bd9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2192.344 ; gain = 0.000 ; free physical = 1880 ; free virtual = 20463

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19623d03f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2192.344 ; gain = 0.000 ; free physical = 1880 ; free virtual = 20463

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d1b9fefe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2192.344 ; gain = 0.000 ; free physical = 1880 ; free virtual = 20463

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d1b9fefe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2192.344 ; gain = 0.000 ; free physical = 1880 ; free virtual = 20463

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 11b20e456

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2192.344 ; gain = 0.000 ; free physical = 1877 ; free virtual = 20461

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 11b20e456

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2192.344 ; gain = 0.000 ; free physical = 1877 ; free virtual = 20461

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 11b20e456

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2192.344 ; gain = 0.000 ; free physical = 1877 ; free virtual = 20461
Phase 3 Detail Placement | Checksum: 11b20e456

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2192.344 ; gain = 0.000 ; free physical = 1877 ; free virtual = 20461

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 11b20e456

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2192.344 ; gain = 0.000 ; free physical = 1877 ; free virtual = 20461

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11b20e456

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2192.344 ; gain = 0.000 ; free physical = 1877 ; free virtual = 20461

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 11b20e456

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2192.344 ; gain = 0.000 ; free physical = 1877 ; free virtual = 20461

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 117604fb5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2192.344 ; gain = 0.000 ; free physical = 1877 ; free virtual = 20461
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 117604fb5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2192.344 ; gain = 0.000 ; free physical = 1877 ; free virtual = 20461
Ending Placer Task | Checksum: bc62abba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2192.344 ; gain = 0.000 ; free physical = 1882 ; free virtual = 20466
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2192.344 ; gain = 0.000 ; free physical = 1882 ; free virtual = 20467
INFO: [Common 17-1381] The checkpoint '/home/exposedbuckle48/Documents/Semester_5/DSD/Project/Vivado_Project/Final_Project/Final_Project.runs/impl_1/clock_24_7seg_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file clock_24_7seg_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2192.344 ; gain = 0.000 ; free physical = 1869 ; free virtual = 20454
INFO: [runtcl-4] Executing : report_utilization -file clock_24_7seg_utilization_placed.rpt -pb clock_24_7seg_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2192.344 ; gain = 0.000 ; free physical = 1877 ; free virtual = 20462
INFO: [runtcl-4] Executing : report_control_sets -verbose -file clock_24_7seg_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2192.344 ; gain = 0.000 ; free physical = 1876 ; free virtual = 20460
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 1f836d46 ConstDB: 0 ShapeSum: 9cdf3e74 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1942289c8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2242.996 ; gain = 50.652 ; free physical = 1762 ; free virtual = 20347
Post Restoration Checksum: NetGraph: f616cabe NumContArr: 9e0bbf0a Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1942289c8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2256.996 ; gain = 64.652 ; free physical = 1750 ; free virtual = 20335

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1942289c8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2256.996 ; gain = 64.652 ; free physical = 1750 ; free virtual = 20335
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: b9334181

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2263.996 ; gain = 71.652 ; free physical = 1743 ; free virtual = 20328

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: b0b63a11

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2263.996 ; gain = 71.652 ; free physical = 1742 ; free virtual = 20327

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 18c720689

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2263.996 ; gain = 71.652 ; free physical = 1743 ; free virtual = 20329
Phase 4 Rip-up And Reroute | Checksum: 18c720689

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2263.996 ; gain = 71.652 ; free physical = 1743 ; free virtual = 20329

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 18c720689

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2263.996 ; gain = 71.652 ; free physical = 1743 ; free virtual = 20329

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 18c720689

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2263.996 ; gain = 71.652 ; free physical = 1743 ; free virtual = 20329
Phase 6 Post Hold Fix | Checksum: 18c720689

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2263.996 ; gain = 71.652 ; free physical = 1743 ; free virtual = 20329

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.121103 %
  Global Horizontal Routing Utilization  = 0.0871942 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 23.4234%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 35.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 19.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 18c720689

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2263.996 ; gain = 71.652 ; free physical = 1743 ; free virtual = 20328

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18c720689

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2265.996 ; gain = 73.652 ; free physical = 1743 ; free virtual = 20328

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 150321649

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2265.996 ; gain = 73.652 ; free physical = 1743 ; free virtual = 20328
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2265.996 ; gain = 73.652 ; free physical = 1758 ; free virtual = 20344

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2265.996 ; gain = 73.652 ; free physical = 1758 ; free virtual = 20344
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2265.996 ; gain = 0.000 ; free physical = 1758 ; free virtual = 20345
INFO: [Common 17-1381] The checkpoint '/home/exposedbuckle48/Documents/Semester_5/DSD/Project/Vivado_Project/Final_Project/Final_Project.runs/impl_1/clock_24_7seg_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file clock_24_7seg_drc_routed.rpt -pb clock_24_7seg_drc_routed.pb -rpx clock_24_7seg_drc_routed.rpx
Command: report_drc -file clock_24_7seg_drc_routed.rpt -pb clock_24_7seg_drc_routed.pb -rpx clock_24_7seg_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/exposedbuckle48/Documents/Semester_5/DSD/Project/Vivado_Project/Final_Project/Final_Project.runs/impl_1/clock_24_7seg_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file clock_24_7seg_methodology_drc_routed.rpt -pb clock_24_7seg_methodology_drc_routed.pb -rpx clock_24_7seg_methodology_drc_routed.rpx
Command: report_methodology -file clock_24_7seg_methodology_drc_routed.rpt -pb clock_24_7seg_methodology_drc_routed.pb -rpx clock_24_7seg_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/exposedbuckle48/Documents/Semester_5/DSD/Project/Vivado_Project/Final_Project/Final_Project.runs/impl_1/clock_24_7seg_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file clock_24_7seg_power_routed.rpt -pb clock_24_7seg_power_summary_routed.pb -rpx clock_24_7seg_power_routed.rpx
Command: report_power -file clock_24_7seg_power_routed.rpt -pb clock_24_7seg_power_summary_routed.pb -rpx clock_24_7seg_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
66 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file clock_24_7seg_route_status.rpt -pb clock_24_7seg_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file clock_24_7seg_timing_summary_routed.rpt -pb clock_24_7seg_timing_summary_routed.pb -rpx clock_24_7seg_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file clock_24_7seg_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file clock_24_7seg_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file clock_24_7seg_bus_skew_routed.rpt -pb clock_24_7seg_bus_skew_routed.pb -rpx clock_24_7seg_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force clock_24_7seg.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC PDRC-153] Gated clock check: Net HOUR_CLK is a gated clock net sourced by a combinational pin BCD[23]_i_3/O, cell BCD[23]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net MINUTE_CLK is a gated clock net sourced by a combinational pin BCD[15]_i_3/O, cell BCD[15]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT BCD[15]_i_3 is driving clock pin of 8 cells. This could lead to large hold time violations. First few involved cells are:
    BCD_reg[10] {FDCE}
    BCD_reg[11] {FDCE}
    BCD_reg[12] {FDCE}
    BCD_reg[13] {FDCE}
    BCD_reg[14] {FDCE}
    BCD_reg[15] {FDCE}
    BCD_reg[8] {FDCE}
    BCD_reg[9] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT BCD[23]_i_3 is driving clock pin of 8 cells. This could lead to large hold time violations. First few involved cells are:
    BCD_reg[16] {FDCE}
    BCD_reg[17] {FDCE}
    BCD_reg[18] {FDCE}
    BCD_reg[19] {FDCE}
    BCD_reg[20] {FDCE}
    BCD_reg[21] {FDCE}
    BCD_reg[22] {FDCE}
    BCD_reg[23] {FDCE}
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./clock_24_7seg.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/exposedbuckle48/Documents/Semester_5/DSD/Project/Vivado_Project/Final_Project/Final_Project.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Dec  8 11:15:10 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:02:21 . Memory (MB): peak = 2606.691 ; gain = 283.641 ; free physical = 751 ; free virtual = 19866
INFO: [Common 17-206] Exiting Vivado at Sat Dec  8 11:15:10 2018...
