{"vcs1":{"timestamp_begin":1726067699.234895567, "rt":1.13, "ut":0.30, "st":0.22}}
{"vcselab":{"timestamp_begin":1726067700.439452513, "rt":0.78, "ut":0.27, "st":0.15}}
{"link":{"timestamp_begin":1726067701.290254979, "rt":0.32, "ut":0.13, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726067698.667249540}
{"VCS_COMP_START_TIME": 1726067698.667249540}
{"VCS_COMP_END_TIME": 1726067703.858235901}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 330176}}
{"stitch_vcselab": {"peak_mem": 223284}}
