Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2.1 (win64) Build 1957588 Wed Aug  9 16:32:24 MDT 2017
| Date         : Thu Nov 30 13:40:52 2017
| Host         : F211-63 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file game_top_timing_summary_routed.rpt -rpx game_top_timing_summary_routed.rpx
| Design       : game_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.18 2017-07-26
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 29 register/latch pins with no clock driven by root clock pin: display/vcount_reg[0]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: display/vcount_reg[1]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: display/vcount_reg[2]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: display/vcount_reg[3]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: display/vcount_reg[4]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: display/vcount_reg[5]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: display/vcount_reg[6]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: display/vcount_reg[7]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: display/vcount_reg[8]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: display/vcount_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 87 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 48 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -18.344     -109.459                      6                   97        0.048        0.000                      0                   97        3.000        0.000                       0                    54  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 4.696}        9.392           106.469         
  clkfbout_clk_wiz_0    {0.000 35.000}       70.000          14.286          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 4.696}        9.392           106.469         
  clkfbout_clk_wiz_0_1  {0.000 35.000}       70.000          14.286          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        -18.344     -109.459                      6                   97        0.256        0.000                      0                   97        4.196        0.000                       0                    50  
  clkfbout_clk_wiz_0                                                                                                                                                     30.000        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      -18.342     -109.448                      6                   97        0.256        0.000                      0                   97        4.196        0.000                       0                    50  
  clkfbout_clk_wiz_0_1                                                                                                                                                   30.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        -18.344     -109.459                      6                   97        0.048        0.000                      0                   97  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      -18.344     -109.459                      6                   97        0.048        0.000                      0                   97  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            6  Failing Endpoints,  Worst Slack      -18.344ns,  Total Violation     -109.459ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.344ns  (required time - arrival time)
  Source:                 display/curr_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.526ns  (logic 15.463ns (56.176%)  route 12.063ns (43.824%))
  Logic Levels:           35  (CARRY4=16 DSP48E1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.046 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.795    -0.745    display/clk_out1
    SLICE_X54Y38         FDRE                                         r  display/curr_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  display/curr_x_reg[0]/Q
                         net (fo=17, routed)          0.470     0.243    display/curr_x[0]
    SLICE_X55Y38         LUT3 (Prop_lut3_I0_O)        0.124     0.367 r  display/R_pix_r[3]_i_328/O
                         net (fo=3, routed)           0.425     0.792    display/R_pix_r[3]_i_328_n_0
    SLICE_X55Y36         LUT5 (Prop_lut5_I1_O)        0.124     0.916 r  display/R_pix_r[3]_i_246/O
                         net (fo=2, routed)           0.534     1.450    display/R_pix_r[3]_i_246_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.970 r  display/R_pix_r_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000     1.970    display/R_pix_r_reg[3]_i_160_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.209 r  display/R_pix_r_reg[3]_i_77/O[2]
                         net (fo=29, routed)          1.188     3.397    display_n_6
    SLICE_X52Y38         LUT6 (Prop_lut6_I0_O)        0.301     3.698 r  R_pix_r[3]_i_294/O
                         net (fo=1, routed)           0.489     4.187    R_pix_r[3]_i_294_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.585 r  R_pix_r_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000     4.585    R_pix_r_reg[3]_i_206_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.807 r  R_pix_r_reg[3]_i_110/O[0]
                         net (fo=24, routed)          0.661     5.468    display/curr_x_reg[5]_0[0]
    SLICE_X53Y40         LUT4 (Prop_lut4_I3_O)        0.299     5.767 r  display/R_pix_r[3]_i_203/O
                         net (fo=1, routed)           0.000     5.767    display/R_pix_r[3]_i_203_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     6.081 f  display/R_pix_r_reg[3]_i_109/CO[2]
                         net (fo=23, routed)          0.521     6.603    display/R_pix_r_reg[3]_i_109_n_1
    SLICE_X54Y39         LUT6 (Prop_lut6_I2_O)        0.313     6.916 r  display/R_pix_r[3]_i_73/O
                         net (fo=19, routed)          0.555     7.471    display/R_pix_r[3]_i_73_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I2_O)        0.124     7.595 r  display/R_pix_r[3]_i_26/O
                         net (fo=9, routed)           0.454     8.049    display/draw_mod/A[5]
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  display/draw_r2__2_i_67/O
                         net (fo=5, routed)           0.480     8.653    display/draw_r2__2_i_67_n_0
    SLICE_X55Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.777 r  display/draw_r2__2_i_74/O
                         net (fo=1, routed)           0.000     8.777    display/draw_r2__2_i_74_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.357 r  display/draw_r2__2_i_69/O[2]
                         net (fo=3, routed)           0.469     9.826    display/draw_r2__2_i_69_n_5
    SLICE_X55Y43         LUT3 (Prop_lut3_I1_O)        0.302    10.128 r  display/draw_r2__2_i_53/O
                         net (fo=1, routed)           0.481    10.609    display/draw_r2__2_i_53_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.013 r  display/draw_r2__2_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.013    display/draw_r2__2_i_47_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.232 r  display/draw_r2__2_i_46/O[0]
                         net (fo=1, routed)           0.623    11.855    display/draw_mod/reset_reg6[10]
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.295    12.150 r  display/draw_r2__2_i_24/O
                         net (fo=1, routed)           0.000    12.150    display/draw_r2__2_i_24_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.730 r  display/draw_r2__2_i_17/O[2]
                         net (fo=1, routed)           0.586    13.317    display/draw_mod/reset_reg5[11]
    SLICE_X58Y42         LUT2 (Prop_lut2_I1_O)        0.302    13.619 r  display/draw_r2__2_i_6/O
                         net (fo=1, routed)           0.000    13.619    display/draw_r2__2_i_6_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.999 r  display/draw_r2__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.999    display/draw_r2__2_i_2_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.218 r  display/draw_r2__2_i_1/O[0]
                         net (fo=50, routed)          0.768    14.985    draw_mod/curr_x_reg[10][12]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    19.192 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.194    draw_mod/draw_r2__3_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.712 r  draw_mod/draw_r2__4/P[0]
                         net (fo=2, routed)           0.972    21.685    draw_mod/draw_r2__4_n_105
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124    21.809 r  draw_mod/R_pix_r[3]_i_272/O
                         net (fo=1, routed)           0.000    21.809    draw_mod/R_pix_r[3]_i_272_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.342 r  draw_mod/R_pix_r_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    22.342    draw_mod/R_pix_r_reg[3]_i_188_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.459 r  draw_mod/R_pix_r_reg[3]_i_193/CO[3]
                         net (fo=1, routed)           0.000    22.459    draw_mod/R_pix_r_reg[3]_i_193_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.678 r  draw_mod/R_pix_r_reg[3]_i_169/O[0]
                         net (fo=2, routed)           0.766    23.443    draw_mod_n_38
    SLICE_X59Y45         LUT2 (Prop_lut2_I0_O)        0.295    23.738 r  R_pix_r[3]_i_173/O
                         net (fo=1, routed)           0.000    23.738    draw_mod/draw_r2__4_1[0]
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.270 r  draw_mod/R_pix_r_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.270    draw_mod/R_pix_r_reg[3]_i_78_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.492 r  draw_mod/R_pix_r_reg[3]_i_31/O[0]
                         net (fo=1, routed)           0.572    25.064    display/draw_r1[28]
    SLICE_X61Y43         LUT4 (Prop_lut4_I0_O)        0.299    25.363 r  display/R_pix_r[3]_i_91/O
                         net (fo=1, routed)           0.294    25.657    display/R_pix_r[3]_i_91_n_0
    SLICE_X61Y44         LUT4 (Prop_lut4_I0_O)        0.124    25.781 r  display/R_pix_r[3]_i_34/O
                         net (fo=1, routed)           0.263    26.044    display/R_pix_r[3]_i_34_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I3_O)        0.124    26.168 r  display/R_pix_r[3]_i_7/O
                         net (fo=6, routed)           0.489    26.657    display/R_pix_r[3]_i_7_n_0
    SLICE_X61Y43         LUT5 (Prop_lut5_I2_O)        0.124    26.781 r  display/R_pix_g[2]_i_1/O
                         net (fo=1, routed)           0.000    26.781    display/tmpG[2]
    SLICE_X61Y43         FDRE                                         r  display/R_pix_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.674     8.046    display/clk_out1
    SLICE_X61Y43         FDRE                                         r  display/R_pix_g_reg[2]/C
                         clock pessimism              0.568     8.614    
                         clock uncertainty           -0.208     8.405    
    SLICE_X61Y43         FDRE (Setup_fdre_C_D)        0.032     8.437    display/R_pix_g_reg[2]
  -------------------------------------------------------------------
                         required time                          8.437    
                         arrival time                         -26.781    
  -------------------------------------------------------------------
                         slack                                -18.344    

Slack (VIOLATED) :        -18.314ns  (required time - arrival time)
  Source:                 display/curr_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.543ns  (logic 15.463ns (56.141%)  route 12.080ns (43.859%))
  Logic Levels:           35  (CARRY4=16 DSP48E1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.046 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.795    -0.745    display/clk_out1
    SLICE_X54Y38         FDRE                                         r  display/curr_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  display/curr_x_reg[0]/Q
                         net (fo=17, routed)          0.470     0.243    display/curr_x[0]
    SLICE_X55Y38         LUT3 (Prop_lut3_I0_O)        0.124     0.367 r  display/R_pix_r[3]_i_328/O
                         net (fo=3, routed)           0.425     0.792    display/R_pix_r[3]_i_328_n_0
    SLICE_X55Y36         LUT5 (Prop_lut5_I1_O)        0.124     0.916 r  display/R_pix_r[3]_i_246/O
                         net (fo=2, routed)           0.534     1.450    display/R_pix_r[3]_i_246_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.970 r  display/R_pix_r_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000     1.970    display/R_pix_r_reg[3]_i_160_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.209 r  display/R_pix_r_reg[3]_i_77/O[2]
                         net (fo=29, routed)          1.188     3.397    display_n_6
    SLICE_X52Y38         LUT6 (Prop_lut6_I0_O)        0.301     3.698 r  R_pix_r[3]_i_294/O
                         net (fo=1, routed)           0.489     4.187    R_pix_r[3]_i_294_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.585 r  R_pix_r_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000     4.585    R_pix_r_reg[3]_i_206_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.807 r  R_pix_r_reg[3]_i_110/O[0]
                         net (fo=24, routed)          0.661     5.468    display/curr_x_reg[5]_0[0]
    SLICE_X53Y40         LUT4 (Prop_lut4_I3_O)        0.299     5.767 r  display/R_pix_r[3]_i_203/O
                         net (fo=1, routed)           0.000     5.767    display/R_pix_r[3]_i_203_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     6.081 f  display/R_pix_r_reg[3]_i_109/CO[2]
                         net (fo=23, routed)          0.521     6.603    display/R_pix_r_reg[3]_i_109_n_1
    SLICE_X54Y39         LUT6 (Prop_lut6_I2_O)        0.313     6.916 r  display/R_pix_r[3]_i_73/O
                         net (fo=19, routed)          0.555     7.471    display/R_pix_r[3]_i_73_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I2_O)        0.124     7.595 r  display/R_pix_r[3]_i_26/O
                         net (fo=9, routed)           0.454     8.049    display/draw_mod/A[5]
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  display/draw_r2__2_i_67/O
                         net (fo=5, routed)           0.480     8.653    display/draw_r2__2_i_67_n_0
    SLICE_X55Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.777 r  display/draw_r2__2_i_74/O
                         net (fo=1, routed)           0.000     8.777    display/draw_r2__2_i_74_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.357 r  display/draw_r2__2_i_69/O[2]
                         net (fo=3, routed)           0.469     9.826    display/draw_r2__2_i_69_n_5
    SLICE_X55Y43         LUT3 (Prop_lut3_I1_O)        0.302    10.128 r  display/draw_r2__2_i_53/O
                         net (fo=1, routed)           0.481    10.609    display/draw_r2__2_i_53_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.013 r  display/draw_r2__2_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.013    display/draw_r2__2_i_47_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.232 r  display/draw_r2__2_i_46/O[0]
                         net (fo=1, routed)           0.623    11.855    display/draw_mod/reset_reg6[10]
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.295    12.150 r  display/draw_r2__2_i_24/O
                         net (fo=1, routed)           0.000    12.150    display/draw_r2__2_i_24_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.730 r  display/draw_r2__2_i_17/O[2]
                         net (fo=1, routed)           0.586    13.317    display/draw_mod/reset_reg5[11]
    SLICE_X58Y42         LUT2 (Prop_lut2_I1_O)        0.302    13.619 r  display/draw_r2__2_i_6/O
                         net (fo=1, routed)           0.000    13.619    display/draw_r2__2_i_6_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.999 r  display/draw_r2__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.999    display/draw_r2__2_i_2_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.218 r  display/draw_r2__2_i_1/O[0]
                         net (fo=50, routed)          0.768    14.985    draw_mod/curr_x_reg[10][12]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    19.192 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.194    draw_mod/draw_r2__3_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.712 r  draw_mod/draw_r2__4/P[0]
                         net (fo=2, routed)           0.972    21.685    draw_mod/draw_r2__4_n_105
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124    21.809 r  draw_mod/R_pix_r[3]_i_272/O
                         net (fo=1, routed)           0.000    21.809    draw_mod/R_pix_r[3]_i_272_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.342 r  draw_mod/R_pix_r_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    22.342    draw_mod/R_pix_r_reg[3]_i_188_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.459 r  draw_mod/R_pix_r_reg[3]_i_193/CO[3]
                         net (fo=1, routed)           0.000    22.459    draw_mod/R_pix_r_reg[3]_i_193_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.678 r  draw_mod/R_pix_r_reg[3]_i_169/O[0]
                         net (fo=2, routed)           0.766    23.443    draw_mod_n_38
    SLICE_X59Y45         LUT2 (Prop_lut2_I0_O)        0.295    23.738 r  R_pix_r[3]_i_173/O
                         net (fo=1, routed)           0.000    23.738    draw_mod/draw_r2__4_1[0]
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.270 r  draw_mod/R_pix_r_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.270    draw_mod/R_pix_r_reg[3]_i_78_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.492 r  draw_mod/R_pix_r_reg[3]_i_31/O[0]
                         net (fo=1, routed)           0.572    25.064    display/draw_r1[28]
    SLICE_X61Y43         LUT4 (Prop_lut4_I0_O)        0.299    25.363 r  display/R_pix_r[3]_i_91/O
                         net (fo=1, routed)           0.294    25.657    display/R_pix_r[3]_i_91_n_0
    SLICE_X61Y44         LUT4 (Prop_lut4_I0_O)        0.124    25.781 r  display/R_pix_r[3]_i_34/O
                         net (fo=1, routed)           0.263    26.044    display/R_pix_r[3]_i_34_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I3_O)        0.124    26.168 r  display/R_pix_r[3]_i_7/O
                         net (fo=6, routed)           0.506    26.675    display/R_pix_r[3]_i_7_n_0
    SLICE_X60Y44         LUT5 (Prop_lut5_I2_O)        0.124    26.799 r  display/R_pix_r[2]_i_1/O
                         net (fo=1, routed)           0.000    26.799    display/tmpR[2]
    SLICE_X60Y44         FDRE                                         r  display/R_pix_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.674     8.046    display/clk_out1
    SLICE_X60Y44         FDRE                                         r  display/R_pix_r_reg[2]/C
                         clock pessimism              0.568     8.614    
                         clock uncertainty           -0.208     8.405    
    SLICE_X60Y44         FDRE (Setup_fdre_C_D)        0.079     8.484    display/R_pix_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.484    
                         arrival time                         -26.799    
  -------------------------------------------------------------------
                         slack                                -18.314    

Slack (VIOLATED) :        -18.284ns  (required time - arrival time)
  Source:                 display/curr_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.513ns  (logic 15.463ns (56.203%)  route 12.050ns (43.797%))
  Logic Levels:           35  (CARRY4=16 DSP48E1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.046 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.795    -0.745    display/clk_out1
    SLICE_X54Y38         FDRE                                         r  display/curr_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  display/curr_x_reg[0]/Q
                         net (fo=17, routed)          0.470     0.243    display/curr_x[0]
    SLICE_X55Y38         LUT3 (Prop_lut3_I0_O)        0.124     0.367 r  display/R_pix_r[3]_i_328/O
                         net (fo=3, routed)           0.425     0.792    display/R_pix_r[3]_i_328_n_0
    SLICE_X55Y36         LUT5 (Prop_lut5_I1_O)        0.124     0.916 r  display/R_pix_r[3]_i_246/O
                         net (fo=2, routed)           0.534     1.450    display/R_pix_r[3]_i_246_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.970 r  display/R_pix_r_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000     1.970    display/R_pix_r_reg[3]_i_160_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.209 r  display/R_pix_r_reg[3]_i_77/O[2]
                         net (fo=29, routed)          1.188     3.397    display_n_6
    SLICE_X52Y38         LUT6 (Prop_lut6_I0_O)        0.301     3.698 r  R_pix_r[3]_i_294/O
                         net (fo=1, routed)           0.489     4.187    R_pix_r[3]_i_294_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.585 r  R_pix_r_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000     4.585    R_pix_r_reg[3]_i_206_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.807 r  R_pix_r_reg[3]_i_110/O[0]
                         net (fo=24, routed)          0.661     5.468    display/curr_x_reg[5]_0[0]
    SLICE_X53Y40         LUT4 (Prop_lut4_I3_O)        0.299     5.767 r  display/R_pix_r[3]_i_203/O
                         net (fo=1, routed)           0.000     5.767    display/R_pix_r[3]_i_203_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     6.081 f  display/R_pix_r_reg[3]_i_109/CO[2]
                         net (fo=23, routed)          0.521     6.603    display/R_pix_r_reg[3]_i_109_n_1
    SLICE_X54Y39         LUT6 (Prop_lut6_I2_O)        0.313     6.916 r  display/R_pix_r[3]_i_73/O
                         net (fo=19, routed)          0.555     7.471    display/R_pix_r[3]_i_73_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I2_O)        0.124     7.595 r  display/R_pix_r[3]_i_26/O
                         net (fo=9, routed)           0.454     8.049    display/draw_mod/A[5]
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  display/draw_r2__2_i_67/O
                         net (fo=5, routed)           0.480     8.653    display/draw_r2__2_i_67_n_0
    SLICE_X55Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.777 r  display/draw_r2__2_i_74/O
                         net (fo=1, routed)           0.000     8.777    display/draw_r2__2_i_74_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.357 r  display/draw_r2__2_i_69/O[2]
                         net (fo=3, routed)           0.469     9.826    display/draw_r2__2_i_69_n_5
    SLICE_X55Y43         LUT3 (Prop_lut3_I1_O)        0.302    10.128 r  display/draw_r2__2_i_53/O
                         net (fo=1, routed)           0.481    10.609    display/draw_r2__2_i_53_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.013 r  display/draw_r2__2_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.013    display/draw_r2__2_i_47_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.232 r  display/draw_r2__2_i_46/O[0]
                         net (fo=1, routed)           0.623    11.855    display/draw_mod/reset_reg6[10]
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.295    12.150 r  display/draw_r2__2_i_24/O
                         net (fo=1, routed)           0.000    12.150    display/draw_r2__2_i_24_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.730 r  display/draw_r2__2_i_17/O[2]
                         net (fo=1, routed)           0.586    13.317    display/draw_mod/reset_reg5[11]
    SLICE_X58Y42         LUT2 (Prop_lut2_I1_O)        0.302    13.619 r  display/draw_r2__2_i_6/O
                         net (fo=1, routed)           0.000    13.619    display/draw_r2__2_i_6_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.999 r  display/draw_r2__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.999    display/draw_r2__2_i_2_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.218 r  display/draw_r2__2_i_1/O[0]
                         net (fo=50, routed)          0.768    14.985    draw_mod/curr_x_reg[10][12]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    19.192 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.194    draw_mod/draw_r2__3_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.712 r  draw_mod/draw_r2__4/P[0]
                         net (fo=2, routed)           0.972    21.685    draw_mod/draw_r2__4_n_105
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124    21.809 r  draw_mod/R_pix_r[3]_i_272/O
                         net (fo=1, routed)           0.000    21.809    draw_mod/R_pix_r[3]_i_272_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.342 r  draw_mod/R_pix_r_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    22.342    draw_mod/R_pix_r_reg[3]_i_188_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.459 r  draw_mod/R_pix_r_reg[3]_i_193/CO[3]
                         net (fo=1, routed)           0.000    22.459    draw_mod/R_pix_r_reg[3]_i_193_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.678 r  draw_mod/R_pix_r_reg[3]_i_169/O[0]
                         net (fo=2, routed)           0.766    23.443    draw_mod_n_38
    SLICE_X59Y45         LUT2 (Prop_lut2_I0_O)        0.295    23.738 r  R_pix_r[3]_i_173/O
                         net (fo=1, routed)           0.000    23.738    draw_mod/draw_r2__4_1[0]
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.270 r  draw_mod/R_pix_r_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.270    draw_mod/R_pix_r_reg[3]_i_78_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.492 r  draw_mod/R_pix_r_reg[3]_i_31/O[0]
                         net (fo=1, routed)           0.572    25.064    display/draw_r1[28]
    SLICE_X61Y43         LUT4 (Prop_lut4_I0_O)        0.299    25.363 r  display/R_pix_r[3]_i_91/O
                         net (fo=1, routed)           0.294    25.657    display/R_pix_r[3]_i_91_n_0
    SLICE_X61Y44         LUT4 (Prop_lut4_I0_O)        0.124    25.781 r  display/R_pix_r[3]_i_34/O
                         net (fo=1, routed)           0.263    26.044    display/R_pix_r[3]_i_34_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I3_O)        0.124    26.168 r  display/R_pix_r[3]_i_7/O
                         net (fo=6, routed)           0.476    26.644    display/R_pix_r[3]_i_7_n_0
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124    26.768 r  display/R_pix_r[1]_i_1/O
                         net (fo=1, routed)           0.000    26.768    display/tmpR[1]
    SLICE_X60Y43         FDRE                                         r  display/R_pix_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.674     8.046    display/clk_out1
    SLICE_X60Y43         FDRE                                         r  display/R_pix_r_reg[1]/C
                         clock pessimism              0.568     8.614    
                         clock uncertainty           -0.208     8.405    
    SLICE_X60Y43         FDRE (Setup_fdre_C_D)        0.079     8.484    display/R_pix_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.484    
                         arrival time                         -26.768    
  -------------------------------------------------------------------
                         slack                                -18.284    

Slack (VIOLATED) :        -18.268ns  (required time - arrival time)
  Source:                 display/curr_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.536ns  (logic 15.456ns (56.130%)  route 12.080ns (43.870%))
  Logic Levels:           35  (CARRY4=16 DSP48E1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.046 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.795    -0.745    display/clk_out1
    SLICE_X54Y38         FDRE                                         r  display/curr_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  display/curr_x_reg[0]/Q
                         net (fo=17, routed)          0.470     0.243    display/curr_x[0]
    SLICE_X55Y38         LUT3 (Prop_lut3_I0_O)        0.124     0.367 r  display/R_pix_r[3]_i_328/O
                         net (fo=3, routed)           0.425     0.792    display/R_pix_r[3]_i_328_n_0
    SLICE_X55Y36         LUT5 (Prop_lut5_I1_O)        0.124     0.916 r  display/R_pix_r[3]_i_246/O
                         net (fo=2, routed)           0.534     1.450    display/R_pix_r[3]_i_246_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.970 r  display/R_pix_r_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000     1.970    display/R_pix_r_reg[3]_i_160_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.209 r  display/R_pix_r_reg[3]_i_77/O[2]
                         net (fo=29, routed)          1.188     3.397    display_n_6
    SLICE_X52Y38         LUT6 (Prop_lut6_I0_O)        0.301     3.698 r  R_pix_r[3]_i_294/O
                         net (fo=1, routed)           0.489     4.187    R_pix_r[3]_i_294_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.585 r  R_pix_r_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000     4.585    R_pix_r_reg[3]_i_206_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.807 r  R_pix_r_reg[3]_i_110/O[0]
                         net (fo=24, routed)          0.661     5.468    display/curr_x_reg[5]_0[0]
    SLICE_X53Y40         LUT4 (Prop_lut4_I3_O)        0.299     5.767 r  display/R_pix_r[3]_i_203/O
                         net (fo=1, routed)           0.000     5.767    display/R_pix_r[3]_i_203_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     6.081 f  display/R_pix_r_reg[3]_i_109/CO[2]
                         net (fo=23, routed)          0.521     6.603    display/R_pix_r_reg[3]_i_109_n_1
    SLICE_X54Y39         LUT6 (Prop_lut6_I2_O)        0.313     6.916 r  display/R_pix_r[3]_i_73/O
                         net (fo=19, routed)          0.555     7.471    display/R_pix_r[3]_i_73_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I2_O)        0.124     7.595 r  display/R_pix_r[3]_i_26/O
                         net (fo=9, routed)           0.454     8.049    display/draw_mod/A[5]
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  display/draw_r2__2_i_67/O
                         net (fo=5, routed)           0.480     8.653    display/draw_r2__2_i_67_n_0
    SLICE_X55Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.777 r  display/draw_r2__2_i_74/O
                         net (fo=1, routed)           0.000     8.777    display/draw_r2__2_i_74_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.357 r  display/draw_r2__2_i_69/O[2]
                         net (fo=3, routed)           0.469     9.826    display/draw_r2__2_i_69_n_5
    SLICE_X55Y43         LUT3 (Prop_lut3_I1_O)        0.302    10.128 r  display/draw_r2__2_i_53/O
                         net (fo=1, routed)           0.481    10.609    display/draw_r2__2_i_53_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.013 r  display/draw_r2__2_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.013    display/draw_r2__2_i_47_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.232 r  display/draw_r2__2_i_46/O[0]
                         net (fo=1, routed)           0.623    11.855    display/draw_mod/reset_reg6[10]
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.295    12.150 r  display/draw_r2__2_i_24/O
                         net (fo=1, routed)           0.000    12.150    display/draw_r2__2_i_24_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.730 r  display/draw_r2__2_i_17/O[2]
                         net (fo=1, routed)           0.586    13.317    display/draw_mod/reset_reg5[11]
    SLICE_X58Y42         LUT2 (Prop_lut2_I1_O)        0.302    13.619 r  display/draw_r2__2_i_6/O
                         net (fo=1, routed)           0.000    13.619    display/draw_r2__2_i_6_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.999 r  display/draw_r2__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.999    display/draw_r2__2_i_2_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.218 r  display/draw_r2__2_i_1/O[0]
                         net (fo=50, routed)          0.768    14.985    draw_mod/curr_x_reg[10][12]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    19.192 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.194    draw_mod/draw_r2__3_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.712 r  draw_mod/draw_r2__4/P[0]
                         net (fo=2, routed)           0.972    21.685    draw_mod/draw_r2__4_n_105
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124    21.809 r  draw_mod/R_pix_r[3]_i_272/O
                         net (fo=1, routed)           0.000    21.809    draw_mod/R_pix_r[3]_i_272_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.342 r  draw_mod/R_pix_r_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    22.342    draw_mod/R_pix_r_reg[3]_i_188_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.459 r  draw_mod/R_pix_r_reg[3]_i_193/CO[3]
                         net (fo=1, routed)           0.000    22.459    draw_mod/R_pix_r_reg[3]_i_193_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.678 r  draw_mod/R_pix_r_reg[3]_i_169/O[0]
                         net (fo=2, routed)           0.766    23.443    draw_mod_n_38
    SLICE_X59Y45         LUT2 (Prop_lut2_I0_O)        0.295    23.738 r  R_pix_r[3]_i_173/O
                         net (fo=1, routed)           0.000    23.738    draw_mod/draw_r2__4_1[0]
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.270 r  draw_mod/R_pix_r_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.270    draw_mod/R_pix_r_reg[3]_i_78_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.492 r  draw_mod/R_pix_r_reg[3]_i_31/O[0]
                         net (fo=1, routed)           0.572    25.064    display/draw_r1[28]
    SLICE_X61Y43         LUT4 (Prop_lut4_I0_O)        0.299    25.363 r  display/R_pix_r[3]_i_91/O
                         net (fo=1, routed)           0.294    25.657    display/R_pix_r[3]_i_91_n_0
    SLICE_X61Y44         LUT4 (Prop_lut4_I0_O)        0.124    25.781 r  display/R_pix_r[3]_i_34/O
                         net (fo=1, routed)           0.263    26.044    display/R_pix_r[3]_i_34_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I3_O)        0.124    26.168 r  display/R_pix_r[3]_i_7/O
                         net (fo=6, routed)           0.506    26.675    display/R_pix_r[3]_i_7_n_0
    SLICE_X60Y44         LUT5 (Prop_lut5_I0_O)        0.117    26.792 r  display/R_pix_b[0]_i_1/O
                         net (fo=1, routed)           0.000    26.792    display/tmpB[0]
    SLICE_X60Y44         FDRE                                         r  display/R_pix_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.674     8.046    display/clk_out1
    SLICE_X60Y44         FDRE                                         r  display/R_pix_b_reg[0]/C
                         clock pessimism              0.568     8.614    
                         clock uncertainty           -0.208     8.405    
    SLICE_X60Y44         FDRE (Setup_fdre_C_D)        0.118     8.523    display/R_pix_b_reg[0]
  -------------------------------------------------------------------
                         required time                          8.523    
                         arrival time                         -26.792    
  -------------------------------------------------------------------
                         slack                                -18.268    

Slack (VIOLATED) :        -18.203ns  (required time - arrival time)
  Source:                 display/curr_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.432ns  (logic 15.463ns (56.368%)  route 11.969ns (43.632%))
  Logic Levels:           35  (CARRY4=16 DSP48E1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.046 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.795    -0.745    display/clk_out1
    SLICE_X54Y38         FDRE                                         r  display/curr_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  display/curr_x_reg[0]/Q
                         net (fo=17, routed)          0.470     0.243    display/curr_x[0]
    SLICE_X55Y38         LUT3 (Prop_lut3_I0_O)        0.124     0.367 r  display/R_pix_r[3]_i_328/O
                         net (fo=3, routed)           0.425     0.792    display/R_pix_r[3]_i_328_n_0
    SLICE_X55Y36         LUT5 (Prop_lut5_I1_O)        0.124     0.916 r  display/R_pix_r[3]_i_246/O
                         net (fo=2, routed)           0.534     1.450    display/R_pix_r[3]_i_246_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.970 r  display/R_pix_r_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000     1.970    display/R_pix_r_reg[3]_i_160_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.209 r  display/R_pix_r_reg[3]_i_77/O[2]
                         net (fo=29, routed)          1.188     3.397    display_n_6
    SLICE_X52Y38         LUT6 (Prop_lut6_I0_O)        0.301     3.698 r  R_pix_r[3]_i_294/O
                         net (fo=1, routed)           0.489     4.187    R_pix_r[3]_i_294_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.585 r  R_pix_r_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000     4.585    R_pix_r_reg[3]_i_206_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.807 r  R_pix_r_reg[3]_i_110/O[0]
                         net (fo=24, routed)          0.661     5.468    display/curr_x_reg[5]_0[0]
    SLICE_X53Y40         LUT4 (Prop_lut4_I3_O)        0.299     5.767 r  display/R_pix_r[3]_i_203/O
                         net (fo=1, routed)           0.000     5.767    display/R_pix_r[3]_i_203_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     6.081 f  display/R_pix_r_reg[3]_i_109/CO[2]
                         net (fo=23, routed)          0.521     6.603    display/R_pix_r_reg[3]_i_109_n_1
    SLICE_X54Y39         LUT6 (Prop_lut6_I2_O)        0.313     6.916 r  display/R_pix_r[3]_i_73/O
                         net (fo=19, routed)          0.555     7.471    display/R_pix_r[3]_i_73_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I2_O)        0.124     7.595 r  display/R_pix_r[3]_i_26/O
                         net (fo=9, routed)           0.454     8.049    display/draw_mod/A[5]
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  display/draw_r2__2_i_67/O
                         net (fo=5, routed)           0.480     8.653    display/draw_r2__2_i_67_n_0
    SLICE_X55Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.777 r  display/draw_r2__2_i_74/O
                         net (fo=1, routed)           0.000     8.777    display/draw_r2__2_i_74_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.357 r  display/draw_r2__2_i_69/O[2]
                         net (fo=3, routed)           0.469     9.826    display/draw_r2__2_i_69_n_5
    SLICE_X55Y43         LUT3 (Prop_lut3_I1_O)        0.302    10.128 r  display/draw_r2__2_i_53/O
                         net (fo=1, routed)           0.481    10.609    display/draw_r2__2_i_53_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.013 r  display/draw_r2__2_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.013    display/draw_r2__2_i_47_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.232 r  display/draw_r2__2_i_46/O[0]
                         net (fo=1, routed)           0.623    11.855    display/draw_mod/reset_reg6[10]
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.295    12.150 r  display/draw_r2__2_i_24/O
                         net (fo=1, routed)           0.000    12.150    display/draw_r2__2_i_24_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.730 r  display/draw_r2__2_i_17/O[2]
                         net (fo=1, routed)           0.586    13.317    display/draw_mod/reset_reg5[11]
    SLICE_X58Y42         LUT2 (Prop_lut2_I1_O)        0.302    13.619 r  display/draw_r2__2_i_6/O
                         net (fo=1, routed)           0.000    13.619    display/draw_r2__2_i_6_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.999 r  display/draw_r2__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.999    display/draw_r2__2_i_2_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.218 r  display/draw_r2__2_i_1/O[0]
                         net (fo=50, routed)          0.768    14.985    draw_mod/curr_x_reg[10][12]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    19.192 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.194    draw_mod/draw_r2__3_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.712 r  draw_mod/draw_r2__4/P[0]
                         net (fo=2, routed)           0.972    21.685    draw_mod/draw_r2__4_n_105
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124    21.809 r  draw_mod/R_pix_r[3]_i_272/O
                         net (fo=1, routed)           0.000    21.809    draw_mod/R_pix_r[3]_i_272_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.342 r  draw_mod/R_pix_r_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    22.342    draw_mod/R_pix_r_reg[3]_i_188_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.459 r  draw_mod/R_pix_r_reg[3]_i_193/CO[3]
                         net (fo=1, routed)           0.000    22.459    draw_mod/R_pix_r_reg[3]_i_193_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.678 r  draw_mod/R_pix_r_reg[3]_i_169/O[0]
                         net (fo=2, routed)           0.766    23.443    draw_mod_n_38
    SLICE_X59Y45         LUT2 (Prop_lut2_I0_O)        0.295    23.738 r  R_pix_r[3]_i_173/O
                         net (fo=1, routed)           0.000    23.738    draw_mod/draw_r2__4_1[0]
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.270 r  draw_mod/R_pix_r_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.270    draw_mod/R_pix_r_reg[3]_i_78_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.492 r  draw_mod/R_pix_r_reg[3]_i_31/O[0]
                         net (fo=1, routed)           0.572    25.064    display/draw_r1[28]
    SLICE_X61Y43         LUT4 (Prop_lut4_I0_O)        0.299    25.363 r  display/R_pix_r[3]_i_91/O
                         net (fo=1, routed)           0.294    25.657    display/R_pix_r[3]_i_91_n_0
    SLICE_X61Y44         LUT4 (Prop_lut4_I0_O)        0.124    25.781 r  display/R_pix_r[3]_i_34/O
                         net (fo=1, routed)           0.263    26.044    display/R_pix_r[3]_i_34_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I3_O)        0.124    26.168 r  display/R_pix_r[3]_i_7/O
                         net (fo=6, routed)           0.395    26.564    display/R_pix_r[3]_i_7_n_0
    SLICE_X60Y44         LUT6 (Prop_lut6_I5_O)        0.124    26.688 r  display/R_pix_r[3]_i_1/O
                         net (fo=1, routed)           0.000    26.688    display/tmpR[3]
    SLICE_X60Y44         FDRE                                         r  display/R_pix_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.674     8.046    display/clk_out1
    SLICE_X60Y44         FDRE                                         r  display/R_pix_r_reg[3]/C
                         clock pessimism              0.568     8.614    
                         clock uncertainty           -0.208     8.405    
    SLICE_X60Y44         FDRE (Setup_fdre_C_D)        0.079     8.484    display/R_pix_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.484    
                         arrival time                         -26.688    
  -------------------------------------------------------------------
                         slack                                -18.203    

Slack (VIOLATED) :        -18.047ns  (required time - arrival time)
  Source:                 display/curr_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.226ns  (logic 15.463ns (56.795%)  route 11.763ns (43.205%))
  Logic Levels:           35  (CARRY4=16 DSP48E1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.046 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.795    -0.745    display/clk_out1
    SLICE_X54Y38         FDRE                                         r  display/curr_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  display/curr_x_reg[0]/Q
                         net (fo=17, routed)          0.470     0.243    display/curr_x[0]
    SLICE_X55Y38         LUT3 (Prop_lut3_I0_O)        0.124     0.367 r  display/R_pix_r[3]_i_328/O
                         net (fo=3, routed)           0.425     0.792    display/R_pix_r[3]_i_328_n_0
    SLICE_X55Y36         LUT5 (Prop_lut5_I1_O)        0.124     0.916 r  display/R_pix_r[3]_i_246/O
                         net (fo=2, routed)           0.534     1.450    display/R_pix_r[3]_i_246_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.970 r  display/R_pix_r_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000     1.970    display/R_pix_r_reg[3]_i_160_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.209 r  display/R_pix_r_reg[3]_i_77/O[2]
                         net (fo=29, routed)          1.188     3.397    display_n_6
    SLICE_X52Y38         LUT6 (Prop_lut6_I0_O)        0.301     3.698 r  R_pix_r[3]_i_294/O
                         net (fo=1, routed)           0.489     4.187    R_pix_r[3]_i_294_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.585 r  R_pix_r_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000     4.585    R_pix_r_reg[3]_i_206_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.807 r  R_pix_r_reg[3]_i_110/O[0]
                         net (fo=24, routed)          0.661     5.468    display/curr_x_reg[5]_0[0]
    SLICE_X53Y40         LUT4 (Prop_lut4_I3_O)        0.299     5.767 r  display/R_pix_r[3]_i_203/O
                         net (fo=1, routed)           0.000     5.767    display/R_pix_r[3]_i_203_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     6.081 f  display/R_pix_r_reg[3]_i_109/CO[2]
                         net (fo=23, routed)          0.521     6.603    display/R_pix_r_reg[3]_i_109_n_1
    SLICE_X54Y39         LUT6 (Prop_lut6_I2_O)        0.313     6.916 r  display/R_pix_r[3]_i_73/O
                         net (fo=19, routed)          0.555     7.471    display/R_pix_r[3]_i_73_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I2_O)        0.124     7.595 r  display/R_pix_r[3]_i_26/O
                         net (fo=9, routed)           0.454     8.049    display/draw_mod/A[5]
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  display/draw_r2__2_i_67/O
                         net (fo=5, routed)           0.480     8.653    display/draw_r2__2_i_67_n_0
    SLICE_X55Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.777 r  display/draw_r2__2_i_74/O
                         net (fo=1, routed)           0.000     8.777    display/draw_r2__2_i_74_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.357 r  display/draw_r2__2_i_69/O[2]
                         net (fo=3, routed)           0.469     9.826    display/draw_r2__2_i_69_n_5
    SLICE_X55Y43         LUT3 (Prop_lut3_I1_O)        0.302    10.128 r  display/draw_r2__2_i_53/O
                         net (fo=1, routed)           0.481    10.609    display/draw_r2__2_i_53_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.013 r  display/draw_r2__2_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.013    display/draw_r2__2_i_47_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.232 r  display/draw_r2__2_i_46/O[0]
                         net (fo=1, routed)           0.623    11.855    display/draw_mod/reset_reg6[10]
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.295    12.150 r  display/draw_r2__2_i_24/O
                         net (fo=1, routed)           0.000    12.150    display/draw_r2__2_i_24_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.730 r  display/draw_r2__2_i_17/O[2]
                         net (fo=1, routed)           0.586    13.317    display/draw_mod/reset_reg5[11]
    SLICE_X58Y42         LUT2 (Prop_lut2_I1_O)        0.302    13.619 r  display/draw_r2__2_i_6/O
                         net (fo=1, routed)           0.000    13.619    display/draw_r2__2_i_6_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.999 r  display/draw_r2__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.999    display/draw_r2__2_i_2_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.218 r  display/draw_r2__2_i_1/O[0]
                         net (fo=50, routed)          0.768    14.985    draw_mod/curr_x_reg[10][12]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    19.192 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.194    draw_mod/draw_r2__3_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.712 r  draw_mod/draw_r2__4/P[0]
                         net (fo=2, routed)           0.972    21.685    draw_mod/draw_r2__4_n_105
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124    21.809 r  draw_mod/R_pix_r[3]_i_272/O
                         net (fo=1, routed)           0.000    21.809    draw_mod/R_pix_r[3]_i_272_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.342 r  draw_mod/R_pix_r_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    22.342    draw_mod/R_pix_r_reg[3]_i_188_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.459 r  draw_mod/R_pix_r_reg[3]_i_193/CO[3]
                         net (fo=1, routed)           0.000    22.459    draw_mod/R_pix_r_reg[3]_i_193_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.678 r  draw_mod/R_pix_r_reg[3]_i_169/O[0]
                         net (fo=2, routed)           0.766    23.443    draw_mod_n_38
    SLICE_X59Y45         LUT2 (Prop_lut2_I0_O)        0.295    23.738 r  R_pix_r[3]_i_173/O
                         net (fo=1, routed)           0.000    23.738    draw_mod/draw_r2__4_1[0]
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.270 r  draw_mod/R_pix_r_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.270    draw_mod/R_pix_r_reg[3]_i_78_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.492 r  draw_mod/R_pix_r_reg[3]_i_31/O[0]
                         net (fo=1, routed)           0.572    25.064    display/draw_r1[28]
    SLICE_X61Y43         LUT4 (Prop_lut4_I0_O)        0.299    25.363 r  display/R_pix_r[3]_i_91/O
                         net (fo=1, routed)           0.294    25.657    display/R_pix_r[3]_i_91_n_0
    SLICE_X61Y44         LUT4 (Prop_lut4_I0_O)        0.124    25.781 r  display/R_pix_r[3]_i_34/O
                         net (fo=1, routed)           0.263    26.044    display/R_pix_r[3]_i_34_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I3_O)        0.124    26.168 r  display/R_pix_r[3]_i_7/O
                         net (fo=6, routed)           0.189    26.357    display/R_pix_r[3]_i_7_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I2_O)        0.124    26.481 r  display/R_pix_g[1]_i_1/O
                         net (fo=1, routed)           0.000    26.481    display/tmpG[1]
    SLICE_X61Y44         FDRE                                         r  display/R_pix_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.674     8.046    display/clk_out1
    SLICE_X61Y44         FDRE                                         r  display/R_pix_g_reg[1]/C
                         clock pessimism              0.568     8.614    
                         clock uncertainty           -0.208     8.405    
    SLICE_X61Y44         FDRE (Setup_fdre_C_D)        0.029     8.434    display/R_pix_g_reg[1]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                         -26.481    
  -------------------------------------------------------------------
                         slack                                -18.047    

Slack (MET) :             2.582ns  (required time - arrival time)
  Source:                 display/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.261ns  (logic 0.828ns (13.226%)  route 5.433ns (86.774%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 8.038 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.818    -0.722    display/clk_out1
    SLICE_X27Y44         FDRE                                         r  display/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  display/vcount_reg[5]/Q
                         net (fo=17, routed)          1.607     1.342    display/vcount_reg_n_0_[5]
    SLICE_X31Y43         LUT6 (Prop_lut6_I2_O)        0.124     1.466 r  display/curr_x[10]_i_6/O
                         net (fo=1, routed)           0.768     2.234    display/curr_x[10]_i_6_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     2.358 r  display/curr_x[10]_i_4/O
                         net (fo=1, routed)           0.801     3.158    display/curr_x[10]_i_4_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.282 r  display/curr_x[10]_i_1/O
                         net (fo=27, routed)          2.256     5.539    display/pix_r1
    SLICE_X57Y37         FDRE                                         r  display/curr_x_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.666     8.038    display/clk_out1
    SLICE_X57Y37         FDRE                                         r  display/curr_x_reg[9]/C
                         clock pessimism              0.496     8.534    
                         clock uncertainty           -0.208     8.325    
    SLICE_X57Y37         FDRE (Setup_fdre_C_CE)      -0.205     8.120    display/curr_x_reg[9]
  -------------------------------------------------------------------
                         required time                          8.120    
                         arrival time                          -5.539    
  -------------------------------------------------------------------
                         slack                                  2.582    

Slack (MET) :             2.586ns  (required time - arrival time)
  Source:                 display/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.257ns  (logic 0.828ns (13.232%)  route 5.429ns (86.768%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.039 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.818    -0.722    display/clk_out1
    SLICE_X27Y44         FDRE                                         r  display/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  display/vcount_reg[5]/Q
                         net (fo=17, routed)          1.607     1.342    display/vcount_reg_n_0_[5]
    SLICE_X31Y43         LUT6 (Prop_lut6_I2_O)        0.124     1.466 r  display/curr_x[10]_i_6/O
                         net (fo=1, routed)           0.768     2.234    display/curr_x[10]_i_6_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     2.358 r  display/curr_x[10]_i_4/O
                         net (fo=1, routed)           0.801     3.158    display/curr_x[10]_i_4_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.282 r  display/curr_x[10]_i_1/O
                         net (fo=27, routed)          2.253     5.536    display/pix_r1
    SLICE_X57Y38         FDRE                                         r  display/curr_x_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.667     8.039    display/clk_out1
    SLICE_X57Y38         FDRE                                         r  display/curr_x_reg[10]/C
                         clock pessimism              0.496     8.535    
                         clock uncertainty           -0.208     8.326    
    SLICE_X57Y38         FDRE (Setup_fdre_C_CE)      -0.205     8.121    display/curr_x_reg[10]
  -------------------------------------------------------------------
                         required time                          8.121    
                         arrival time                          -5.536    
  -------------------------------------------------------------------
                         slack                                  2.586    

Slack (MET) :             2.586ns  (required time - arrival time)
  Source:                 display/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.257ns  (logic 0.828ns (13.232%)  route 5.429ns (86.768%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.039 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.818    -0.722    display/clk_out1
    SLICE_X27Y44         FDRE                                         r  display/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  display/vcount_reg[5]/Q
                         net (fo=17, routed)          1.607     1.342    display/vcount_reg_n_0_[5]
    SLICE_X31Y43         LUT6 (Prop_lut6_I2_O)        0.124     1.466 r  display/curr_x[10]_i_6/O
                         net (fo=1, routed)           0.768     2.234    display/curr_x[10]_i_6_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     2.358 r  display/curr_x[10]_i_4/O
                         net (fo=1, routed)           0.801     3.158    display/curr_x[10]_i_4_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.282 r  display/curr_x[10]_i_1/O
                         net (fo=27, routed)          2.253     5.536    display/pix_r1
    SLICE_X57Y38         FDRE                                         r  display/curr_x_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.667     8.039    display/clk_out1
    SLICE_X57Y38         FDRE                                         r  display/curr_x_reg[8]/C
                         clock pessimism              0.496     8.535    
                         clock uncertainty           -0.208     8.326    
    SLICE_X57Y38         FDRE (Setup_fdre_C_CE)      -0.205     8.121    display/curr_x_reg[8]
  -------------------------------------------------------------------
                         required time                          8.121    
                         arrival time                          -5.536    
  -------------------------------------------------------------------
                         slack                                  2.586    

Slack (MET) :             3.030ns  (required time - arrival time)
  Source:                 display/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.810ns  (logic 0.828ns (14.250%)  route 4.982ns (85.750%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 8.036 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.818    -0.722    display/clk_out1
    SLICE_X27Y44         FDRE                                         r  display/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  display/vcount_reg[5]/Q
                         net (fo=17, routed)          1.607     1.342    display/vcount_reg_n_0_[5]
    SLICE_X31Y43         LUT6 (Prop_lut6_I2_O)        0.124     1.466 r  display/curr_x[10]_i_6/O
                         net (fo=1, routed)           0.768     2.234    display/curr_x[10]_i_6_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     2.358 r  display/curr_x[10]_i_4/O
                         net (fo=1, routed)           0.801     3.158    display/curr_x[10]_i_4_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.282 r  display/curr_x[10]_i_1/O
                         net (fo=27, routed)          1.806     5.089    display/pix_r1
    SLICE_X55Y36         FDRE                                         r  display/curr_x_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.664     8.036    display/clk_out1
    SLICE_X55Y36         FDRE                                         r  display/curr_x_reg[6]/C
                         clock pessimism              0.496     8.532    
                         clock uncertainty           -0.208     8.323    
    SLICE_X55Y36         FDRE (Setup_fdre_C_CE)      -0.205     8.118    display/curr_x_reg[6]
  -------------------------------------------------------------------
                         required time                          8.118    
                         arrival time                          -5.089    
  -------------------------------------------------------------------
                         slack                                  3.030    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.635    -0.529    display/clk_out1
    SLICE_X31Y37         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.180    -0.207    display/hcount_reg_n_0_[8]
    SLICE_X31Y37         LUT5 (Prop_lut5_I1_O)        0.042    -0.165 r  display/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    display/data0[9]
    SLICE_X31Y37         FDRE                                         r  display/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.908    -0.765    display/clk_out1
    SLICE_X31Y37         FDRE                                         r  display/hcount_reg[9]/C
                         clock pessimism              0.237    -0.529    
    SLICE_X31Y37         FDRE (Hold_fdre_C_D)         0.107    -0.422    display/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.638    -0.526    display/clk_out1
    SLICE_X28Y43         FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  display/vcount_reg[0]/Q
                         net (fo=17, routed)          0.185    -0.200    display/vcount_reg_n_0_[0]
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.042    -0.158 r  display/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    display/vcount[0]_i_1_n_0
    SLICE_X28Y43         FDRE                                         r  display/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.913    -0.760    display/clk_out1
    SLICE_X28Y43         FDRE                                         r  display/vcount_reg[0]/C
                         clock pessimism              0.235    -0.526    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.105    -0.421    display/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.635    -0.529    display/clk_out1
    SLICE_X31Y37         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.180    -0.207    display/hcount_reg_n_0_[8]
    SLICE_X31Y37         LUT4 (Prop_lut4_I3_O)        0.045    -0.162 r  display/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    display/data0[8]
    SLICE_X31Y37         FDRE                                         r  display/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.908    -0.765    display/clk_out1
    SLICE_X31Y37         FDRE                                         r  display/hcount_reg[8]/C
                         clock pessimism              0.237    -0.529    
    SLICE_X31Y37         FDRE (Hold_fdre_C_D)         0.091    -0.438    display/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.912%)  route 0.194ns (51.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.636    -0.528    display/clk_out1
    SLICE_X33Y38         FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           0.194    -0.192    display/hcount_reg_n_0_[1]
    SLICE_X32Y38         LUT6 (Prop_lut6_I2_O)        0.045    -0.147 r  display/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    display/data0[5]
    SLICE_X32Y38         FDRE                                         r  display/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.910    -0.763    display/clk_out1
    SLICE_X32Y38         FDRE                                         r  display/hcount_reg[5]/C
                         clock pessimism              0.249    -0.515    
    SLICE_X32Y38         FDRE (Hold_fdre_C_D)         0.091    -0.424    display/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.635    -0.529    display/clk_out1
    SLICE_X32Y37         FDRE                                         r  display/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.388 f  display/hcount_reg[0]/Q
                         net (fo=9, routed)           0.185    -0.203    display/hcount_reg_n_0_[0]
    SLICE_X32Y37         LUT1 (Prop_lut1_I0_O)        0.045    -0.158 r  display/hcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    display/hcount[0]
    SLICE_X32Y37         FDRE                                         r  display/hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.908    -0.765    display/clk_out1
    SLICE_X32Y37         FDRE                                         r  display/hcount_reg[0]/C
                         clock pessimism              0.237    -0.529    
    SLICE_X32Y37         FDRE (Hold_fdre_C_D)         0.091    -0.438    display/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 display/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.183ns (46.676%)  route 0.209ns (53.324%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.638    -0.526    display/clk_out1
    SLICE_X32Y43         FDRE                                         r  display/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  display/vcount_reg[3]/Q
                         net (fo=14, routed)          0.209    -0.176    display/vcount_reg_n_0_[3]
    SLICE_X32Y43         LUT4 (Prop_lut4_I3_O)        0.042    -0.134 r  display/vcount[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.134    display/curr_y0[3]
    SLICE_X32Y43         FDRE                                         r  display/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.912    -0.761    display/clk_out1
    SLICE_X32Y43         FDRE                                         r  display/vcount_reg[3]/C
                         clock pessimism              0.236    -0.526    
    SLICE_X32Y43         FDRE (Hold_fdre_C_D)         0.101    -0.425    display/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.866%)  route 0.203ns (52.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.639    -0.525    display/clk_out1
    SLICE_X27Y43         FDRE                                         r  display/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  display/vcount_reg[7]/Q
                         net (fo=12, routed)          0.203    -0.181    display/vcount_reg_n_0_[7]
    SLICE_X27Y43         LUT6 (Prop_lut6_I5_O)        0.045    -0.136 r  display/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    display/vcount[7]_i_1_n_0
    SLICE_X27Y43         FDRE                                         r  display/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.915    -0.758    display/clk_out1
    SLICE_X27Y43         FDRE                                         r  display/vcount_reg[7]/C
                         clock pessimism              0.234    -0.525    
    SLICE_X27Y43         FDRE (Hold_fdre_C_D)         0.091    -0.434    display/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.621%)  route 0.205ns (52.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.639    -0.525    display/clk_out1
    SLICE_X27Y43         FDRE                                         r  display/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  display/vcount_reg[7]/Q
                         net (fo=12, routed)          0.205    -0.179    display/vcount_reg_n_0_[7]
    SLICE_X27Y43         LUT6 (Prop_lut6_I2_O)        0.045    -0.134 r  display/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    display/vcount[8]_i_1_n_0
    SLICE_X27Y43         FDRE                                         r  display/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.915    -0.758    display/clk_out1
    SLICE_X27Y43         FDRE                                         r  display/vcount_reg[8]/C
                         clock pessimism              0.234    -0.525    
    SLICE_X27Y43         FDRE (Hold_fdre_C_D)         0.092    -0.433    display/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 display/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.066%)  route 0.209ns (52.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.639    -0.525    display/clk_out1
    SLICE_X26Y43         FDRE                                         r  display/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  display/vcount_reg[9]/Q
                         net (fo=7, routed)           0.209    -0.174    display/vcount_reg_n_0_[9]
    SLICE_X26Y43         LUT6 (Prop_lut6_I5_O)        0.045    -0.129 r  display/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.129    display/vcount[9]_i_2_n_0
    SLICE_X26Y43         FDRE                                         r  display/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.915    -0.758    display/clk_out1
    SLICE_X26Y43         FDRE                                         r  display/vcount_reg[9]/C
                         clock pessimism              0.234    -0.525    
    SLICE_X26Y43         FDRE (Hold_fdre_C_D)         0.091    -0.434    display/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 display/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.195%)  route 0.200ns (51.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.638    -0.526    display/clk_out1
    SLICE_X29Y43         FDRE                                         r  display/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  display/vcount_reg[1]/Q
                         net (fo=14, routed)          0.132    -0.252    display/vcount_reg_n_0_[1]
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.207 r  display/vcount[1]_i_1/O
                         net (fo=2, routed)           0.068    -0.140    display/curr_y0[1]
    SLICE_X29Y43         FDRE                                         r  display/vcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.913    -0.760    display/clk_out1
    SLICE_X29Y43         FDRE                                         r  display/vcount_reg[1]/C
                         clock pessimism              0.235    -0.526    
    SLICE_X29Y43         FDRE (Hold_fdre_C_D)         0.070    -0.456    display/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.696 }
Period(ns):         9.392
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.392       7.237      BUFGCTRL_X0Y16   disp_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.392       8.143      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X60Y44     display/R_pix_b_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X61Y44     display/R_pix_g_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X61Y43     display/R_pix_g_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X60Y43     display/R_pix_r_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X60Y44     display/R_pix_r_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X60Y44     display/R_pix_r_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X54Y38     display/curr_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X57Y38     display/curr_x_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.392       203.968    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X60Y44     display/R_pix_b_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X61Y44     display/R_pix_g_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X61Y43     display/R_pix_g_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X60Y43     display/R_pix_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X60Y44     display/R_pix_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X60Y44     display/R_pix_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X52Y36     display/curr_x_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X52Y36     display/curr_x_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X55Y36     display/curr_x_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X55Y36     display/curr_x_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X60Y44     display/R_pix_b_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X61Y44     display/R_pix_g_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X61Y43     display/R_pix_g_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X60Y43     display/R_pix_r_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X60Y44     display/R_pix_r_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X60Y44     display/R_pix_r_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X54Y38     display/curr_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X54Y38     display/curr_x_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X54Y38     display/curr_x_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X57Y37     display/curr_x_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y17   disp_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            6  Failing Endpoints,  Worst Slack      -18.342ns,  Total Violation     -109.448ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.342ns  (required time - arrival time)
  Source:                 display/curr_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.526ns  (logic 15.463ns (56.176%)  route 12.063ns (43.824%))
  Logic Levels:           35  (CARRY4=16 DSP48E1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.046 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.795    -0.745    display/clk_out1
    SLICE_X54Y38         FDRE                                         r  display/curr_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  display/curr_x_reg[0]/Q
                         net (fo=17, routed)          0.470     0.243    display/curr_x[0]
    SLICE_X55Y38         LUT3 (Prop_lut3_I0_O)        0.124     0.367 r  display/R_pix_r[3]_i_328/O
                         net (fo=3, routed)           0.425     0.792    display/R_pix_r[3]_i_328_n_0
    SLICE_X55Y36         LUT5 (Prop_lut5_I1_O)        0.124     0.916 r  display/R_pix_r[3]_i_246/O
                         net (fo=2, routed)           0.534     1.450    display/R_pix_r[3]_i_246_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.970 r  display/R_pix_r_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000     1.970    display/R_pix_r_reg[3]_i_160_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.209 r  display/R_pix_r_reg[3]_i_77/O[2]
                         net (fo=29, routed)          1.188     3.397    display_n_6
    SLICE_X52Y38         LUT6 (Prop_lut6_I0_O)        0.301     3.698 r  R_pix_r[3]_i_294/O
                         net (fo=1, routed)           0.489     4.187    R_pix_r[3]_i_294_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.585 r  R_pix_r_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000     4.585    R_pix_r_reg[3]_i_206_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.807 r  R_pix_r_reg[3]_i_110/O[0]
                         net (fo=24, routed)          0.661     5.468    display/curr_x_reg[5]_0[0]
    SLICE_X53Y40         LUT4 (Prop_lut4_I3_O)        0.299     5.767 r  display/R_pix_r[3]_i_203/O
                         net (fo=1, routed)           0.000     5.767    display/R_pix_r[3]_i_203_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     6.081 f  display/R_pix_r_reg[3]_i_109/CO[2]
                         net (fo=23, routed)          0.521     6.603    display/R_pix_r_reg[3]_i_109_n_1
    SLICE_X54Y39         LUT6 (Prop_lut6_I2_O)        0.313     6.916 r  display/R_pix_r[3]_i_73/O
                         net (fo=19, routed)          0.555     7.471    display/R_pix_r[3]_i_73_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I2_O)        0.124     7.595 r  display/R_pix_r[3]_i_26/O
                         net (fo=9, routed)           0.454     8.049    display/draw_mod/A[5]
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  display/draw_r2__2_i_67/O
                         net (fo=5, routed)           0.480     8.653    display/draw_r2__2_i_67_n_0
    SLICE_X55Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.777 r  display/draw_r2__2_i_74/O
                         net (fo=1, routed)           0.000     8.777    display/draw_r2__2_i_74_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.357 r  display/draw_r2__2_i_69/O[2]
                         net (fo=3, routed)           0.469     9.826    display/draw_r2__2_i_69_n_5
    SLICE_X55Y43         LUT3 (Prop_lut3_I1_O)        0.302    10.128 r  display/draw_r2__2_i_53/O
                         net (fo=1, routed)           0.481    10.609    display/draw_r2__2_i_53_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.013 r  display/draw_r2__2_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.013    display/draw_r2__2_i_47_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.232 r  display/draw_r2__2_i_46/O[0]
                         net (fo=1, routed)           0.623    11.855    display/draw_mod/reset_reg6[10]
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.295    12.150 r  display/draw_r2__2_i_24/O
                         net (fo=1, routed)           0.000    12.150    display/draw_r2__2_i_24_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.730 r  display/draw_r2__2_i_17/O[2]
                         net (fo=1, routed)           0.586    13.317    display/draw_mod/reset_reg5[11]
    SLICE_X58Y42         LUT2 (Prop_lut2_I1_O)        0.302    13.619 r  display/draw_r2__2_i_6/O
                         net (fo=1, routed)           0.000    13.619    display/draw_r2__2_i_6_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.999 r  display/draw_r2__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.999    display/draw_r2__2_i_2_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.218 r  display/draw_r2__2_i_1/O[0]
                         net (fo=50, routed)          0.768    14.985    draw_mod/curr_x_reg[10][12]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    19.192 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.194    draw_mod/draw_r2__3_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.712 r  draw_mod/draw_r2__4/P[0]
                         net (fo=2, routed)           0.972    21.685    draw_mod/draw_r2__4_n_105
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124    21.809 r  draw_mod/R_pix_r[3]_i_272/O
                         net (fo=1, routed)           0.000    21.809    draw_mod/R_pix_r[3]_i_272_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.342 r  draw_mod/R_pix_r_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    22.342    draw_mod/R_pix_r_reg[3]_i_188_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.459 r  draw_mod/R_pix_r_reg[3]_i_193/CO[3]
                         net (fo=1, routed)           0.000    22.459    draw_mod/R_pix_r_reg[3]_i_193_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.678 r  draw_mod/R_pix_r_reg[3]_i_169/O[0]
                         net (fo=2, routed)           0.766    23.443    draw_mod_n_38
    SLICE_X59Y45         LUT2 (Prop_lut2_I0_O)        0.295    23.738 r  R_pix_r[3]_i_173/O
                         net (fo=1, routed)           0.000    23.738    draw_mod/draw_r2__4_1[0]
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.270 r  draw_mod/R_pix_r_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.270    draw_mod/R_pix_r_reg[3]_i_78_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.492 r  draw_mod/R_pix_r_reg[3]_i_31/O[0]
                         net (fo=1, routed)           0.572    25.064    display/draw_r1[28]
    SLICE_X61Y43         LUT4 (Prop_lut4_I0_O)        0.299    25.363 r  display/R_pix_r[3]_i_91/O
                         net (fo=1, routed)           0.294    25.657    display/R_pix_r[3]_i_91_n_0
    SLICE_X61Y44         LUT4 (Prop_lut4_I0_O)        0.124    25.781 r  display/R_pix_r[3]_i_34/O
                         net (fo=1, routed)           0.263    26.044    display/R_pix_r[3]_i_34_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I3_O)        0.124    26.168 r  display/R_pix_r[3]_i_7/O
                         net (fo=6, routed)           0.489    26.657    display/R_pix_r[3]_i_7_n_0
    SLICE_X61Y43         LUT5 (Prop_lut5_I2_O)        0.124    26.781 r  display/R_pix_g[2]_i_1/O
                         net (fo=1, routed)           0.000    26.781    display/tmpG[2]
    SLICE_X61Y43         FDRE                                         r  display/R_pix_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.674     8.046    display/clk_out1
    SLICE_X61Y43         FDRE                                         r  display/R_pix_g_reg[2]/C
                         clock pessimism              0.568     8.614    
                         clock uncertainty           -0.206     8.407    
    SLICE_X61Y43         FDRE (Setup_fdre_C_D)        0.032     8.439    display/R_pix_g_reg[2]
  -------------------------------------------------------------------
                         required time                          8.439    
                         arrival time                         -26.781    
  -------------------------------------------------------------------
                         slack                                -18.342    

Slack (VIOLATED) :        -18.312ns  (required time - arrival time)
  Source:                 display/curr_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.543ns  (logic 15.463ns (56.141%)  route 12.080ns (43.859%))
  Logic Levels:           35  (CARRY4=16 DSP48E1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.046 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.795    -0.745    display/clk_out1
    SLICE_X54Y38         FDRE                                         r  display/curr_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  display/curr_x_reg[0]/Q
                         net (fo=17, routed)          0.470     0.243    display/curr_x[0]
    SLICE_X55Y38         LUT3 (Prop_lut3_I0_O)        0.124     0.367 r  display/R_pix_r[3]_i_328/O
                         net (fo=3, routed)           0.425     0.792    display/R_pix_r[3]_i_328_n_0
    SLICE_X55Y36         LUT5 (Prop_lut5_I1_O)        0.124     0.916 r  display/R_pix_r[3]_i_246/O
                         net (fo=2, routed)           0.534     1.450    display/R_pix_r[3]_i_246_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.970 r  display/R_pix_r_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000     1.970    display/R_pix_r_reg[3]_i_160_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.209 r  display/R_pix_r_reg[3]_i_77/O[2]
                         net (fo=29, routed)          1.188     3.397    display_n_6
    SLICE_X52Y38         LUT6 (Prop_lut6_I0_O)        0.301     3.698 r  R_pix_r[3]_i_294/O
                         net (fo=1, routed)           0.489     4.187    R_pix_r[3]_i_294_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.585 r  R_pix_r_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000     4.585    R_pix_r_reg[3]_i_206_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.807 r  R_pix_r_reg[3]_i_110/O[0]
                         net (fo=24, routed)          0.661     5.468    display/curr_x_reg[5]_0[0]
    SLICE_X53Y40         LUT4 (Prop_lut4_I3_O)        0.299     5.767 r  display/R_pix_r[3]_i_203/O
                         net (fo=1, routed)           0.000     5.767    display/R_pix_r[3]_i_203_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     6.081 f  display/R_pix_r_reg[3]_i_109/CO[2]
                         net (fo=23, routed)          0.521     6.603    display/R_pix_r_reg[3]_i_109_n_1
    SLICE_X54Y39         LUT6 (Prop_lut6_I2_O)        0.313     6.916 r  display/R_pix_r[3]_i_73/O
                         net (fo=19, routed)          0.555     7.471    display/R_pix_r[3]_i_73_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I2_O)        0.124     7.595 r  display/R_pix_r[3]_i_26/O
                         net (fo=9, routed)           0.454     8.049    display/draw_mod/A[5]
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  display/draw_r2__2_i_67/O
                         net (fo=5, routed)           0.480     8.653    display/draw_r2__2_i_67_n_0
    SLICE_X55Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.777 r  display/draw_r2__2_i_74/O
                         net (fo=1, routed)           0.000     8.777    display/draw_r2__2_i_74_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.357 r  display/draw_r2__2_i_69/O[2]
                         net (fo=3, routed)           0.469     9.826    display/draw_r2__2_i_69_n_5
    SLICE_X55Y43         LUT3 (Prop_lut3_I1_O)        0.302    10.128 r  display/draw_r2__2_i_53/O
                         net (fo=1, routed)           0.481    10.609    display/draw_r2__2_i_53_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.013 r  display/draw_r2__2_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.013    display/draw_r2__2_i_47_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.232 r  display/draw_r2__2_i_46/O[0]
                         net (fo=1, routed)           0.623    11.855    display/draw_mod/reset_reg6[10]
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.295    12.150 r  display/draw_r2__2_i_24/O
                         net (fo=1, routed)           0.000    12.150    display/draw_r2__2_i_24_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.730 r  display/draw_r2__2_i_17/O[2]
                         net (fo=1, routed)           0.586    13.317    display/draw_mod/reset_reg5[11]
    SLICE_X58Y42         LUT2 (Prop_lut2_I1_O)        0.302    13.619 r  display/draw_r2__2_i_6/O
                         net (fo=1, routed)           0.000    13.619    display/draw_r2__2_i_6_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.999 r  display/draw_r2__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.999    display/draw_r2__2_i_2_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.218 r  display/draw_r2__2_i_1/O[0]
                         net (fo=50, routed)          0.768    14.985    draw_mod/curr_x_reg[10][12]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    19.192 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.194    draw_mod/draw_r2__3_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.712 r  draw_mod/draw_r2__4/P[0]
                         net (fo=2, routed)           0.972    21.685    draw_mod/draw_r2__4_n_105
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124    21.809 r  draw_mod/R_pix_r[3]_i_272/O
                         net (fo=1, routed)           0.000    21.809    draw_mod/R_pix_r[3]_i_272_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.342 r  draw_mod/R_pix_r_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    22.342    draw_mod/R_pix_r_reg[3]_i_188_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.459 r  draw_mod/R_pix_r_reg[3]_i_193/CO[3]
                         net (fo=1, routed)           0.000    22.459    draw_mod/R_pix_r_reg[3]_i_193_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.678 r  draw_mod/R_pix_r_reg[3]_i_169/O[0]
                         net (fo=2, routed)           0.766    23.443    draw_mod_n_38
    SLICE_X59Y45         LUT2 (Prop_lut2_I0_O)        0.295    23.738 r  R_pix_r[3]_i_173/O
                         net (fo=1, routed)           0.000    23.738    draw_mod/draw_r2__4_1[0]
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.270 r  draw_mod/R_pix_r_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.270    draw_mod/R_pix_r_reg[3]_i_78_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.492 r  draw_mod/R_pix_r_reg[3]_i_31/O[0]
                         net (fo=1, routed)           0.572    25.064    display/draw_r1[28]
    SLICE_X61Y43         LUT4 (Prop_lut4_I0_O)        0.299    25.363 r  display/R_pix_r[3]_i_91/O
                         net (fo=1, routed)           0.294    25.657    display/R_pix_r[3]_i_91_n_0
    SLICE_X61Y44         LUT4 (Prop_lut4_I0_O)        0.124    25.781 r  display/R_pix_r[3]_i_34/O
                         net (fo=1, routed)           0.263    26.044    display/R_pix_r[3]_i_34_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I3_O)        0.124    26.168 r  display/R_pix_r[3]_i_7/O
                         net (fo=6, routed)           0.506    26.675    display/R_pix_r[3]_i_7_n_0
    SLICE_X60Y44         LUT5 (Prop_lut5_I2_O)        0.124    26.799 r  display/R_pix_r[2]_i_1/O
                         net (fo=1, routed)           0.000    26.799    display/tmpR[2]
    SLICE_X60Y44         FDRE                                         r  display/R_pix_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.674     8.046    display/clk_out1
    SLICE_X60Y44         FDRE                                         r  display/R_pix_r_reg[2]/C
                         clock pessimism              0.568     8.614    
                         clock uncertainty           -0.206     8.407    
    SLICE_X60Y44         FDRE (Setup_fdre_C_D)        0.079     8.486    display/R_pix_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.486    
                         arrival time                         -26.799    
  -------------------------------------------------------------------
                         slack                                -18.312    

Slack (VIOLATED) :        -18.282ns  (required time - arrival time)
  Source:                 display/curr_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.513ns  (logic 15.463ns (56.203%)  route 12.050ns (43.797%))
  Logic Levels:           35  (CARRY4=16 DSP48E1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.046 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.795    -0.745    display/clk_out1
    SLICE_X54Y38         FDRE                                         r  display/curr_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  display/curr_x_reg[0]/Q
                         net (fo=17, routed)          0.470     0.243    display/curr_x[0]
    SLICE_X55Y38         LUT3 (Prop_lut3_I0_O)        0.124     0.367 r  display/R_pix_r[3]_i_328/O
                         net (fo=3, routed)           0.425     0.792    display/R_pix_r[3]_i_328_n_0
    SLICE_X55Y36         LUT5 (Prop_lut5_I1_O)        0.124     0.916 r  display/R_pix_r[3]_i_246/O
                         net (fo=2, routed)           0.534     1.450    display/R_pix_r[3]_i_246_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.970 r  display/R_pix_r_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000     1.970    display/R_pix_r_reg[3]_i_160_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.209 r  display/R_pix_r_reg[3]_i_77/O[2]
                         net (fo=29, routed)          1.188     3.397    display_n_6
    SLICE_X52Y38         LUT6 (Prop_lut6_I0_O)        0.301     3.698 r  R_pix_r[3]_i_294/O
                         net (fo=1, routed)           0.489     4.187    R_pix_r[3]_i_294_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.585 r  R_pix_r_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000     4.585    R_pix_r_reg[3]_i_206_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.807 r  R_pix_r_reg[3]_i_110/O[0]
                         net (fo=24, routed)          0.661     5.468    display/curr_x_reg[5]_0[0]
    SLICE_X53Y40         LUT4 (Prop_lut4_I3_O)        0.299     5.767 r  display/R_pix_r[3]_i_203/O
                         net (fo=1, routed)           0.000     5.767    display/R_pix_r[3]_i_203_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     6.081 f  display/R_pix_r_reg[3]_i_109/CO[2]
                         net (fo=23, routed)          0.521     6.603    display/R_pix_r_reg[3]_i_109_n_1
    SLICE_X54Y39         LUT6 (Prop_lut6_I2_O)        0.313     6.916 r  display/R_pix_r[3]_i_73/O
                         net (fo=19, routed)          0.555     7.471    display/R_pix_r[3]_i_73_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I2_O)        0.124     7.595 r  display/R_pix_r[3]_i_26/O
                         net (fo=9, routed)           0.454     8.049    display/draw_mod/A[5]
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  display/draw_r2__2_i_67/O
                         net (fo=5, routed)           0.480     8.653    display/draw_r2__2_i_67_n_0
    SLICE_X55Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.777 r  display/draw_r2__2_i_74/O
                         net (fo=1, routed)           0.000     8.777    display/draw_r2__2_i_74_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.357 r  display/draw_r2__2_i_69/O[2]
                         net (fo=3, routed)           0.469     9.826    display/draw_r2__2_i_69_n_5
    SLICE_X55Y43         LUT3 (Prop_lut3_I1_O)        0.302    10.128 r  display/draw_r2__2_i_53/O
                         net (fo=1, routed)           0.481    10.609    display/draw_r2__2_i_53_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.013 r  display/draw_r2__2_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.013    display/draw_r2__2_i_47_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.232 r  display/draw_r2__2_i_46/O[0]
                         net (fo=1, routed)           0.623    11.855    display/draw_mod/reset_reg6[10]
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.295    12.150 r  display/draw_r2__2_i_24/O
                         net (fo=1, routed)           0.000    12.150    display/draw_r2__2_i_24_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.730 r  display/draw_r2__2_i_17/O[2]
                         net (fo=1, routed)           0.586    13.317    display/draw_mod/reset_reg5[11]
    SLICE_X58Y42         LUT2 (Prop_lut2_I1_O)        0.302    13.619 r  display/draw_r2__2_i_6/O
                         net (fo=1, routed)           0.000    13.619    display/draw_r2__2_i_6_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.999 r  display/draw_r2__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.999    display/draw_r2__2_i_2_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.218 r  display/draw_r2__2_i_1/O[0]
                         net (fo=50, routed)          0.768    14.985    draw_mod/curr_x_reg[10][12]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    19.192 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.194    draw_mod/draw_r2__3_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.712 r  draw_mod/draw_r2__4/P[0]
                         net (fo=2, routed)           0.972    21.685    draw_mod/draw_r2__4_n_105
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124    21.809 r  draw_mod/R_pix_r[3]_i_272/O
                         net (fo=1, routed)           0.000    21.809    draw_mod/R_pix_r[3]_i_272_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.342 r  draw_mod/R_pix_r_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    22.342    draw_mod/R_pix_r_reg[3]_i_188_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.459 r  draw_mod/R_pix_r_reg[3]_i_193/CO[3]
                         net (fo=1, routed)           0.000    22.459    draw_mod/R_pix_r_reg[3]_i_193_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.678 r  draw_mod/R_pix_r_reg[3]_i_169/O[0]
                         net (fo=2, routed)           0.766    23.443    draw_mod_n_38
    SLICE_X59Y45         LUT2 (Prop_lut2_I0_O)        0.295    23.738 r  R_pix_r[3]_i_173/O
                         net (fo=1, routed)           0.000    23.738    draw_mod/draw_r2__4_1[0]
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.270 r  draw_mod/R_pix_r_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.270    draw_mod/R_pix_r_reg[3]_i_78_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.492 r  draw_mod/R_pix_r_reg[3]_i_31/O[0]
                         net (fo=1, routed)           0.572    25.064    display/draw_r1[28]
    SLICE_X61Y43         LUT4 (Prop_lut4_I0_O)        0.299    25.363 r  display/R_pix_r[3]_i_91/O
                         net (fo=1, routed)           0.294    25.657    display/R_pix_r[3]_i_91_n_0
    SLICE_X61Y44         LUT4 (Prop_lut4_I0_O)        0.124    25.781 r  display/R_pix_r[3]_i_34/O
                         net (fo=1, routed)           0.263    26.044    display/R_pix_r[3]_i_34_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I3_O)        0.124    26.168 r  display/R_pix_r[3]_i_7/O
                         net (fo=6, routed)           0.476    26.644    display/R_pix_r[3]_i_7_n_0
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124    26.768 r  display/R_pix_r[1]_i_1/O
                         net (fo=1, routed)           0.000    26.768    display/tmpR[1]
    SLICE_X60Y43         FDRE                                         r  display/R_pix_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.674     8.046    display/clk_out1
    SLICE_X60Y43         FDRE                                         r  display/R_pix_r_reg[1]/C
                         clock pessimism              0.568     8.614    
                         clock uncertainty           -0.206     8.407    
    SLICE_X60Y43         FDRE (Setup_fdre_C_D)        0.079     8.486    display/R_pix_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.486    
                         arrival time                         -26.768    
  -------------------------------------------------------------------
                         slack                                -18.282    

Slack (VIOLATED) :        -18.266ns  (required time - arrival time)
  Source:                 display/curr_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.536ns  (logic 15.456ns (56.130%)  route 12.080ns (43.870%))
  Logic Levels:           35  (CARRY4=16 DSP48E1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.046 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.795    -0.745    display/clk_out1
    SLICE_X54Y38         FDRE                                         r  display/curr_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  display/curr_x_reg[0]/Q
                         net (fo=17, routed)          0.470     0.243    display/curr_x[0]
    SLICE_X55Y38         LUT3 (Prop_lut3_I0_O)        0.124     0.367 r  display/R_pix_r[3]_i_328/O
                         net (fo=3, routed)           0.425     0.792    display/R_pix_r[3]_i_328_n_0
    SLICE_X55Y36         LUT5 (Prop_lut5_I1_O)        0.124     0.916 r  display/R_pix_r[3]_i_246/O
                         net (fo=2, routed)           0.534     1.450    display/R_pix_r[3]_i_246_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.970 r  display/R_pix_r_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000     1.970    display/R_pix_r_reg[3]_i_160_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.209 r  display/R_pix_r_reg[3]_i_77/O[2]
                         net (fo=29, routed)          1.188     3.397    display_n_6
    SLICE_X52Y38         LUT6 (Prop_lut6_I0_O)        0.301     3.698 r  R_pix_r[3]_i_294/O
                         net (fo=1, routed)           0.489     4.187    R_pix_r[3]_i_294_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.585 r  R_pix_r_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000     4.585    R_pix_r_reg[3]_i_206_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.807 r  R_pix_r_reg[3]_i_110/O[0]
                         net (fo=24, routed)          0.661     5.468    display/curr_x_reg[5]_0[0]
    SLICE_X53Y40         LUT4 (Prop_lut4_I3_O)        0.299     5.767 r  display/R_pix_r[3]_i_203/O
                         net (fo=1, routed)           0.000     5.767    display/R_pix_r[3]_i_203_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     6.081 f  display/R_pix_r_reg[3]_i_109/CO[2]
                         net (fo=23, routed)          0.521     6.603    display/R_pix_r_reg[3]_i_109_n_1
    SLICE_X54Y39         LUT6 (Prop_lut6_I2_O)        0.313     6.916 r  display/R_pix_r[3]_i_73/O
                         net (fo=19, routed)          0.555     7.471    display/R_pix_r[3]_i_73_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I2_O)        0.124     7.595 r  display/R_pix_r[3]_i_26/O
                         net (fo=9, routed)           0.454     8.049    display/draw_mod/A[5]
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  display/draw_r2__2_i_67/O
                         net (fo=5, routed)           0.480     8.653    display/draw_r2__2_i_67_n_0
    SLICE_X55Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.777 r  display/draw_r2__2_i_74/O
                         net (fo=1, routed)           0.000     8.777    display/draw_r2__2_i_74_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.357 r  display/draw_r2__2_i_69/O[2]
                         net (fo=3, routed)           0.469     9.826    display/draw_r2__2_i_69_n_5
    SLICE_X55Y43         LUT3 (Prop_lut3_I1_O)        0.302    10.128 r  display/draw_r2__2_i_53/O
                         net (fo=1, routed)           0.481    10.609    display/draw_r2__2_i_53_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.013 r  display/draw_r2__2_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.013    display/draw_r2__2_i_47_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.232 r  display/draw_r2__2_i_46/O[0]
                         net (fo=1, routed)           0.623    11.855    display/draw_mod/reset_reg6[10]
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.295    12.150 r  display/draw_r2__2_i_24/O
                         net (fo=1, routed)           0.000    12.150    display/draw_r2__2_i_24_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.730 r  display/draw_r2__2_i_17/O[2]
                         net (fo=1, routed)           0.586    13.317    display/draw_mod/reset_reg5[11]
    SLICE_X58Y42         LUT2 (Prop_lut2_I1_O)        0.302    13.619 r  display/draw_r2__2_i_6/O
                         net (fo=1, routed)           0.000    13.619    display/draw_r2__2_i_6_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.999 r  display/draw_r2__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.999    display/draw_r2__2_i_2_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.218 r  display/draw_r2__2_i_1/O[0]
                         net (fo=50, routed)          0.768    14.985    draw_mod/curr_x_reg[10][12]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    19.192 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.194    draw_mod/draw_r2__3_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.712 r  draw_mod/draw_r2__4/P[0]
                         net (fo=2, routed)           0.972    21.685    draw_mod/draw_r2__4_n_105
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124    21.809 r  draw_mod/R_pix_r[3]_i_272/O
                         net (fo=1, routed)           0.000    21.809    draw_mod/R_pix_r[3]_i_272_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.342 r  draw_mod/R_pix_r_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    22.342    draw_mod/R_pix_r_reg[3]_i_188_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.459 r  draw_mod/R_pix_r_reg[3]_i_193/CO[3]
                         net (fo=1, routed)           0.000    22.459    draw_mod/R_pix_r_reg[3]_i_193_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.678 r  draw_mod/R_pix_r_reg[3]_i_169/O[0]
                         net (fo=2, routed)           0.766    23.443    draw_mod_n_38
    SLICE_X59Y45         LUT2 (Prop_lut2_I0_O)        0.295    23.738 r  R_pix_r[3]_i_173/O
                         net (fo=1, routed)           0.000    23.738    draw_mod/draw_r2__4_1[0]
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.270 r  draw_mod/R_pix_r_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.270    draw_mod/R_pix_r_reg[3]_i_78_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.492 r  draw_mod/R_pix_r_reg[3]_i_31/O[0]
                         net (fo=1, routed)           0.572    25.064    display/draw_r1[28]
    SLICE_X61Y43         LUT4 (Prop_lut4_I0_O)        0.299    25.363 r  display/R_pix_r[3]_i_91/O
                         net (fo=1, routed)           0.294    25.657    display/R_pix_r[3]_i_91_n_0
    SLICE_X61Y44         LUT4 (Prop_lut4_I0_O)        0.124    25.781 r  display/R_pix_r[3]_i_34/O
                         net (fo=1, routed)           0.263    26.044    display/R_pix_r[3]_i_34_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I3_O)        0.124    26.168 r  display/R_pix_r[3]_i_7/O
                         net (fo=6, routed)           0.506    26.675    display/R_pix_r[3]_i_7_n_0
    SLICE_X60Y44         LUT5 (Prop_lut5_I0_O)        0.117    26.792 r  display/R_pix_b[0]_i_1/O
                         net (fo=1, routed)           0.000    26.792    display/tmpB[0]
    SLICE_X60Y44         FDRE                                         r  display/R_pix_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.674     8.046    display/clk_out1
    SLICE_X60Y44         FDRE                                         r  display/R_pix_b_reg[0]/C
                         clock pessimism              0.568     8.614    
                         clock uncertainty           -0.206     8.407    
    SLICE_X60Y44         FDRE (Setup_fdre_C_D)        0.118     8.525    display/R_pix_b_reg[0]
  -------------------------------------------------------------------
                         required time                          8.525    
                         arrival time                         -26.792    
  -------------------------------------------------------------------
                         slack                                -18.266    

Slack (VIOLATED) :        -18.201ns  (required time - arrival time)
  Source:                 display/curr_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.432ns  (logic 15.463ns (56.368%)  route 11.969ns (43.632%))
  Logic Levels:           35  (CARRY4=16 DSP48E1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.046 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.795    -0.745    display/clk_out1
    SLICE_X54Y38         FDRE                                         r  display/curr_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  display/curr_x_reg[0]/Q
                         net (fo=17, routed)          0.470     0.243    display/curr_x[0]
    SLICE_X55Y38         LUT3 (Prop_lut3_I0_O)        0.124     0.367 r  display/R_pix_r[3]_i_328/O
                         net (fo=3, routed)           0.425     0.792    display/R_pix_r[3]_i_328_n_0
    SLICE_X55Y36         LUT5 (Prop_lut5_I1_O)        0.124     0.916 r  display/R_pix_r[3]_i_246/O
                         net (fo=2, routed)           0.534     1.450    display/R_pix_r[3]_i_246_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.970 r  display/R_pix_r_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000     1.970    display/R_pix_r_reg[3]_i_160_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.209 r  display/R_pix_r_reg[3]_i_77/O[2]
                         net (fo=29, routed)          1.188     3.397    display_n_6
    SLICE_X52Y38         LUT6 (Prop_lut6_I0_O)        0.301     3.698 r  R_pix_r[3]_i_294/O
                         net (fo=1, routed)           0.489     4.187    R_pix_r[3]_i_294_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.585 r  R_pix_r_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000     4.585    R_pix_r_reg[3]_i_206_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.807 r  R_pix_r_reg[3]_i_110/O[0]
                         net (fo=24, routed)          0.661     5.468    display/curr_x_reg[5]_0[0]
    SLICE_X53Y40         LUT4 (Prop_lut4_I3_O)        0.299     5.767 r  display/R_pix_r[3]_i_203/O
                         net (fo=1, routed)           0.000     5.767    display/R_pix_r[3]_i_203_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     6.081 f  display/R_pix_r_reg[3]_i_109/CO[2]
                         net (fo=23, routed)          0.521     6.603    display/R_pix_r_reg[3]_i_109_n_1
    SLICE_X54Y39         LUT6 (Prop_lut6_I2_O)        0.313     6.916 r  display/R_pix_r[3]_i_73/O
                         net (fo=19, routed)          0.555     7.471    display/R_pix_r[3]_i_73_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I2_O)        0.124     7.595 r  display/R_pix_r[3]_i_26/O
                         net (fo=9, routed)           0.454     8.049    display/draw_mod/A[5]
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  display/draw_r2__2_i_67/O
                         net (fo=5, routed)           0.480     8.653    display/draw_r2__2_i_67_n_0
    SLICE_X55Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.777 r  display/draw_r2__2_i_74/O
                         net (fo=1, routed)           0.000     8.777    display/draw_r2__2_i_74_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.357 r  display/draw_r2__2_i_69/O[2]
                         net (fo=3, routed)           0.469     9.826    display/draw_r2__2_i_69_n_5
    SLICE_X55Y43         LUT3 (Prop_lut3_I1_O)        0.302    10.128 r  display/draw_r2__2_i_53/O
                         net (fo=1, routed)           0.481    10.609    display/draw_r2__2_i_53_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.013 r  display/draw_r2__2_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.013    display/draw_r2__2_i_47_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.232 r  display/draw_r2__2_i_46/O[0]
                         net (fo=1, routed)           0.623    11.855    display/draw_mod/reset_reg6[10]
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.295    12.150 r  display/draw_r2__2_i_24/O
                         net (fo=1, routed)           0.000    12.150    display/draw_r2__2_i_24_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.730 r  display/draw_r2__2_i_17/O[2]
                         net (fo=1, routed)           0.586    13.317    display/draw_mod/reset_reg5[11]
    SLICE_X58Y42         LUT2 (Prop_lut2_I1_O)        0.302    13.619 r  display/draw_r2__2_i_6/O
                         net (fo=1, routed)           0.000    13.619    display/draw_r2__2_i_6_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.999 r  display/draw_r2__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.999    display/draw_r2__2_i_2_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.218 r  display/draw_r2__2_i_1/O[0]
                         net (fo=50, routed)          0.768    14.985    draw_mod/curr_x_reg[10][12]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    19.192 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.194    draw_mod/draw_r2__3_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.712 r  draw_mod/draw_r2__4/P[0]
                         net (fo=2, routed)           0.972    21.685    draw_mod/draw_r2__4_n_105
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124    21.809 r  draw_mod/R_pix_r[3]_i_272/O
                         net (fo=1, routed)           0.000    21.809    draw_mod/R_pix_r[3]_i_272_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.342 r  draw_mod/R_pix_r_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    22.342    draw_mod/R_pix_r_reg[3]_i_188_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.459 r  draw_mod/R_pix_r_reg[3]_i_193/CO[3]
                         net (fo=1, routed)           0.000    22.459    draw_mod/R_pix_r_reg[3]_i_193_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.678 r  draw_mod/R_pix_r_reg[3]_i_169/O[0]
                         net (fo=2, routed)           0.766    23.443    draw_mod_n_38
    SLICE_X59Y45         LUT2 (Prop_lut2_I0_O)        0.295    23.738 r  R_pix_r[3]_i_173/O
                         net (fo=1, routed)           0.000    23.738    draw_mod/draw_r2__4_1[0]
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.270 r  draw_mod/R_pix_r_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.270    draw_mod/R_pix_r_reg[3]_i_78_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.492 r  draw_mod/R_pix_r_reg[3]_i_31/O[0]
                         net (fo=1, routed)           0.572    25.064    display/draw_r1[28]
    SLICE_X61Y43         LUT4 (Prop_lut4_I0_O)        0.299    25.363 r  display/R_pix_r[3]_i_91/O
                         net (fo=1, routed)           0.294    25.657    display/R_pix_r[3]_i_91_n_0
    SLICE_X61Y44         LUT4 (Prop_lut4_I0_O)        0.124    25.781 r  display/R_pix_r[3]_i_34/O
                         net (fo=1, routed)           0.263    26.044    display/R_pix_r[3]_i_34_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I3_O)        0.124    26.168 r  display/R_pix_r[3]_i_7/O
                         net (fo=6, routed)           0.395    26.564    display/R_pix_r[3]_i_7_n_0
    SLICE_X60Y44         LUT6 (Prop_lut6_I5_O)        0.124    26.688 r  display/R_pix_r[3]_i_1/O
                         net (fo=1, routed)           0.000    26.688    display/tmpR[3]
    SLICE_X60Y44         FDRE                                         r  display/R_pix_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.674     8.046    display/clk_out1
    SLICE_X60Y44         FDRE                                         r  display/R_pix_r_reg[3]/C
                         clock pessimism              0.568     8.614    
                         clock uncertainty           -0.206     8.407    
    SLICE_X60Y44         FDRE (Setup_fdre_C_D)        0.079     8.486    display/R_pix_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.486    
                         arrival time                         -26.688    
  -------------------------------------------------------------------
                         slack                                -18.201    

Slack (VIOLATED) :        -18.045ns  (required time - arrival time)
  Source:                 display/curr_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.226ns  (logic 15.463ns (56.795%)  route 11.763ns (43.205%))
  Logic Levels:           35  (CARRY4=16 DSP48E1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.046 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.795    -0.745    display/clk_out1
    SLICE_X54Y38         FDRE                                         r  display/curr_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  display/curr_x_reg[0]/Q
                         net (fo=17, routed)          0.470     0.243    display/curr_x[0]
    SLICE_X55Y38         LUT3 (Prop_lut3_I0_O)        0.124     0.367 r  display/R_pix_r[3]_i_328/O
                         net (fo=3, routed)           0.425     0.792    display/R_pix_r[3]_i_328_n_0
    SLICE_X55Y36         LUT5 (Prop_lut5_I1_O)        0.124     0.916 r  display/R_pix_r[3]_i_246/O
                         net (fo=2, routed)           0.534     1.450    display/R_pix_r[3]_i_246_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.970 r  display/R_pix_r_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000     1.970    display/R_pix_r_reg[3]_i_160_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.209 r  display/R_pix_r_reg[3]_i_77/O[2]
                         net (fo=29, routed)          1.188     3.397    display_n_6
    SLICE_X52Y38         LUT6 (Prop_lut6_I0_O)        0.301     3.698 r  R_pix_r[3]_i_294/O
                         net (fo=1, routed)           0.489     4.187    R_pix_r[3]_i_294_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.585 r  R_pix_r_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000     4.585    R_pix_r_reg[3]_i_206_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.807 r  R_pix_r_reg[3]_i_110/O[0]
                         net (fo=24, routed)          0.661     5.468    display/curr_x_reg[5]_0[0]
    SLICE_X53Y40         LUT4 (Prop_lut4_I3_O)        0.299     5.767 r  display/R_pix_r[3]_i_203/O
                         net (fo=1, routed)           0.000     5.767    display/R_pix_r[3]_i_203_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     6.081 f  display/R_pix_r_reg[3]_i_109/CO[2]
                         net (fo=23, routed)          0.521     6.603    display/R_pix_r_reg[3]_i_109_n_1
    SLICE_X54Y39         LUT6 (Prop_lut6_I2_O)        0.313     6.916 r  display/R_pix_r[3]_i_73/O
                         net (fo=19, routed)          0.555     7.471    display/R_pix_r[3]_i_73_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I2_O)        0.124     7.595 r  display/R_pix_r[3]_i_26/O
                         net (fo=9, routed)           0.454     8.049    display/draw_mod/A[5]
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  display/draw_r2__2_i_67/O
                         net (fo=5, routed)           0.480     8.653    display/draw_r2__2_i_67_n_0
    SLICE_X55Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.777 r  display/draw_r2__2_i_74/O
                         net (fo=1, routed)           0.000     8.777    display/draw_r2__2_i_74_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.357 r  display/draw_r2__2_i_69/O[2]
                         net (fo=3, routed)           0.469     9.826    display/draw_r2__2_i_69_n_5
    SLICE_X55Y43         LUT3 (Prop_lut3_I1_O)        0.302    10.128 r  display/draw_r2__2_i_53/O
                         net (fo=1, routed)           0.481    10.609    display/draw_r2__2_i_53_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.013 r  display/draw_r2__2_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.013    display/draw_r2__2_i_47_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.232 r  display/draw_r2__2_i_46/O[0]
                         net (fo=1, routed)           0.623    11.855    display/draw_mod/reset_reg6[10]
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.295    12.150 r  display/draw_r2__2_i_24/O
                         net (fo=1, routed)           0.000    12.150    display/draw_r2__2_i_24_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.730 r  display/draw_r2__2_i_17/O[2]
                         net (fo=1, routed)           0.586    13.317    display/draw_mod/reset_reg5[11]
    SLICE_X58Y42         LUT2 (Prop_lut2_I1_O)        0.302    13.619 r  display/draw_r2__2_i_6/O
                         net (fo=1, routed)           0.000    13.619    display/draw_r2__2_i_6_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.999 r  display/draw_r2__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.999    display/draw_r2__2_i_2_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.218 r  display/draw_r2__2_i_1/O[0]
                         net (fo=50, routed)          0.768    14.985    draw_mod/curr_x_reg[10][12]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    19.192 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.194    draw_mod/draw_r2__3_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.712 r  draw_mod/draw_r2__4/P[0]
                         net (fo=2, routed)           0.972    21.685    draw_mod/draw_r2__4_n_105
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124    21.809 r  draw_mod/R_pix_r[3]_i_272/O
                         net (fo=1, routed)           0.000    21.809    draw_mod/R_pix_r[3]_i_272_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.342 r  draw_mod/R_pix_r_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    22.342    draw_mod/R_pix_r_reg[3]_i_188_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.459 r  draw_mod/R_pix_r_reg[3]_i_193/CO[3]
                         net (fo=1, routed)           0.000    22.459    draw_mod/R_pix_r_reg[3]_i_193_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.678 r  draw_mod/R_pix_r_reg[3]_i_169/O[0]
                         net (fo=2, routed)           0.766    23.443    draw_mod_n_38
    SLICE_X59Y45         LUT2 (Prop_lut2_I0_O)        0.295    23.738 r  R_pix_r[3]_i_173/O
                         net (fo=1, routed)           0.000    23.738    draw_mod/draw_r2__4_1[0]
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.270 r  draw_mod/R_pix_r_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.270    draw_mod/R_pix_r_reg[3]_i_78_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.492 r  draw_mod/R_pix_r_reg[3]_i_31/O[0]
                         net (fo=1, routed)           0.572    25.064    display/draw_r1[28]
    SLICE_X61Y43         LUT4 (Prop_lut4_I0_O)        0.299    25.363 r  display/R_pix_r[3]_i_91/O
                         net (fo=1, routed)           0.294    25.657    display/R_pix_r[3]_i_91_n_0
    SLICE_X61Y44         LUT4 (Prop_lut4_I0_O)        0.124    25.781 r  display/R_pix_r[3]_i_34/O
                         net (fo=1, routed)           0.263    26.044    display/R_pix_r[3]_i_34_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I3_O)        0.124    26.168 r  display/R_pix_r[3]_i_7/O
                         net (fo=6, routed)           0.189    26.357    display/R_pix_r[3]_i_7_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I2_O)        0.124    26.481 r  display/R_pix_g[1]_i_1/O
                         net (fo=1, routed)           0.000    26.481    display/tmpG[1]
    SLICE_X61Y44         FDRE                                         r  display/R_pix_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.674     8.046    display/clk_out1
    SLICE_X61Y44         FDRE                                         r  display/R_pix_g_reg[1]/C
                         clock pessimism              0.568     8.614    
                         clock uncertainty           -0.206     8.407    
    SLICE_X61Y44         FDRE (Setup_fdre_C_D)        0.029     8.436    display/R_pix_g_reg[1]
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                         -26.481    
  -------------------------------------------------------------------
                         slack                                -18.045    

Slack (MET) :             2.584ns  (required time - arrival time)
  Source:                 display/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.261ns  (logic 0.828ns (13.226%)  route 5.433ns (86.774%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 8.038 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.818    -0.722    display/clk_out1
    SLICE_X27Y44         FDRE                                         r  display/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  display/vcount_reg[5]/Q
                         net (fo=17, routed)          1.607     1.342    display/vcount_reg_n_0_[5]
    SLICE_X31Y43         LUT6 (Prop_lut6_I2_O)        0.124     1.466 r  display/curr_x[10]_i_6/O
                         net (fo=1, routed)           0.768     2.234    display/curr_x[10]_i_6_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     2.358 r  display/curr_x[10]_i_4/O
                         net (fo=1, routed)           0.801     3.158    display/curr_x[10]_i_4_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.282 r  display/curr_x[10]_i_1/O
                         net (fo=27, routed)          2.256     5.539    display/pix_r1
    SLICE_X57Y37         FDRE                                         r  display/curr_x_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.666     8.038    display/clk_out1
    SLICE_X57Y37         FDRE                                         r  display/curr_x_reg[9]/C
                         clock pessimism              0.496     8.534    
                         clock uncertainty           -0.206     8.327    
    SLICE_X57Y37         FDRE (Setup_fdre_C_CE)      -0.205     8.122    display/curr_x_reg[9]
  -------------------------------------------------------------------
                         required time                          8.122    
                         arrival time                          -5.539    
  -------------------------------------------------------------------
                         slack                                  2.584    

Slack (MET) :             2.588ns  (required time - arrival time)
  Source:                 display/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.257ns  (logic 0.828ns (13.232%)  route 5.429ns (86.768%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.039 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.818    -0.722    display/clk_out1
    SLICE_X27Y44         FDRE                                         r  display/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  display/vcount_reg[5]/Q
                         net (fo=17, routed)          1.607     1.342    display/vcount_reg_n_0_[5]
    SLICE_X31Y43         LUT6 (Prop_lut6_I2_O)        0.124     1.466 r  display/curr_x[10]_i_6/O
                         net (fo=1, routed)           0.768     2.234    display/curr_x[10]_i_6_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     2.358 r  display/curr_x[10]_i_4/O
                         net (fo=1, routed)           0.801     3.158    display/curr_x[10]_i_4_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.282 r  display/curr_x[10]_i_1/O
                         net (fo=27, routed)          2.253     5.536    display/pix_r1
    SLICE_X57Y38         FDRE                                         r  display/curr_x_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.667     8.039    display/clk_out1
    SLICE_X57Y38         FDRE                                         r  display/curr_x_reg[10]/C
                         clock pessimism              0.496     8.535    
                         clock uncertainty           -0.206     8.328    
    SLICE_X57Y38         FDRE (Setup_fdre_C_CE)      -0.205     8.123    display/curr_x_reg[10]
  -------------------------------------------------------------------
                         required time                          8.123    
                         arrival time                          -5.536    
  -------------------------------------------------------------------
                         slack                                  2.588    

Slack (MET) :             2.588ns  (required time - arrival time)
  Source:                 display/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.257ns  (logic 0.828ns (13.232%)  route 5.429ns (86.768%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.039 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.818    -0.722    display/clk_out1
    SLICE_X27Y44         FDRE                                         r  display/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  display/vcount_reg[5]/Q
                         net (fo=17, routed)          1.607     1.342    display/vcount_reg_n_0_[5]
    SLICE_X31Y43         LUT6 (Prop_lut6_I2_O)        0.124     1.466 r  display/curr_x[10]_i_6/O
                         net (fo=1, routed)           0.768     2.234    display/curr_x[10]_i_6_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     2.358 r  display/curr_x[10]_i_4/O
                         net (fo=1, routed)           0.801     3.158    display/curr_x[10]_i_4_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.282 r  display/curr_x[10]_i_1/O
                         net (fo=27, routed)          2.253     5.536    display/pix_r1
    SLICE_X57Y38         FDRE                                         r  display/curr_x_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.667     8.039    display/clk_out1
    SLICE_X57Y38         FDRE                                         r  display/curr_x_reg[8]/C
                         clock pessimism              0.496     8.535    
                         clock uncertainty           -0.206     8.328    
    SLICE_X57Y38         FDRE (Setup_fdre_C_CE)      -0.205     8.123    display/curr_x_reg[8]
  -------------------------------------------------------------------
                         required time                          8.123    
                         arrival time                          -5.536    
  -------------------------------------------------------------------
                         slack                                  2.588    

Slack (MET) :             3.032ns  (required time - arrival time)
  Source:                 display/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.810ns  (logic 0.828ns (14.250%)  route 4.982ns (85.750%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 8.036 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.818    -0.722    display/clk_out1
    SLICE_X27Y44         FDRE                                         r  display/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  display/vcount_reg[5]/Q
                         net (fo=17, routed)          1.607     1.342    display/vcount_reg_n_0_[5]
    SLICE_X31Y43         LUT6 (Prop_lut6_I2_O)        0.124     1.466 r  display/curr_x[10]_i_6/O
                         net (fo=1, routed)           0.768     2.234    display/curr_x[10]_i_6_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     2.358 r  display/curr_x[10]_i_4/O
                         net (fo=1, routed)           0.801     3.158    display/curr_x[10]_i_4_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.282 r  display/curr_x[10]_i_1/O
                         net (fo=27, routed)          1.806     5.089    display/pix_r1
    SLICE_X55Y36         FDRE                                         r  display/curr_x_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.664     8.036    display/clk_out1
    SLICE_X55Y36         FDRE                                         r  display/curr_x_reg[6]/C
                         clock pessimism              0.496     8.532    
                         clock uncertainty           -0.206     8.325    
    SLICE_X55Y36         FDRE (Setup_fdre_C_CE)      -0.205     8.120    display/curr_x_reg[6]
  -------------------------------------------------------------------
                         required time                          8.120    
                         arrival time                          -5.089    
  -------------------------------------------------------------------
                         slack                                  3.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.635    -0.529    display/clk_out1
    SLICE_X31Y37         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.180    -0.207    display/hcount_reg_n_0_[8]
    SLICE_X31Y37         LUT5 (Prop_lut5_I1_O)        0.042    -0.165 r  display/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    display/data0[9]
    SLICE_X31Y37         FDRE                                         r  display/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.908    -0.765    display/clk_out1
    SLICE_X31Y37         FDRE                                         r  display/hcount_reg[9]/C
                         clock pessimism              0.237    -0.529    
    SLICE_X31Y37         FDRE (Hold_fdre_C_D)         0.107    -0.422    display/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.638    -0.526    display/clk_out1
    SLICE_X28Y43         FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  display/vcount_reg[0]/Q
                         net (fo=17, routed)          0.185    -0.200    display/vcount_reg_n_0_[0]
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.042    -0.158 r  display/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    display/vcount[0]_i_1_n_0
    SLICE_X28Y43         FDRE                                         r  display/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.913    -0.760    display/clk_out1
    SLICE_X28Y43         FDRE                                         r  display/vcount_reg[0]/C
                         clock pessimism              0.235    -0.526    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.105    -0.421    display/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.635    -0.529    display/clk_out1
    SLICE_X31Y37         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.180    -0.207    display/hcount_reg_n_0_[8]
    SLICE_X31Y37         LUT4 (Prop_lut4_I3_O)        0.045    -0.162 r  display/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    display/data0[8]
    SLICE_X31Y37         FDRE                                         r  display/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.908    -0.765    display/clk_out1
    SLICE_X31Y37         FDRE                                         r  display/hcount_reg[8]/C
                         clock pessimism              0.237    -0.529    
    SLICE_X31Y37         FDRE (Hold_fdre_C_D)         0.091    -0.438    display/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.912%)  route 0.194ns (51.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.636    -0.528    display/clk_out1
    SLICE_X33Y38         FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           0.194    -0.192    display/hcount_reg_n_0_[1]
    SLICE_X32Y38         LUT6 (Prop_lut6_I2_O)        0.045    -0.147 r  display/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    display/data0[5]
    SLICE_X32Y38         FDRE                                         r  display/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.910    -0.763    display/clk_out1
    SLICE_X32Y38         FDRE                                         r  display/hcount_reg[5]/C
                         clock pessimism              0.249    -0.515    
    SLICE_X32Y38         FDRE (Hold_fdre_C_D)         0.091    -0.424    display/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.635    -0.529    display/clk_out1
    SLICE_X32Y37         FDRE                                         r  display/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.388 f  display/hcount_reg[0]/Q
                         net (fo=9, routed)           0.185    -0.203    display/hcount_reg_n_0_[0]
    SLICE_X32Y37         LUT1 (Prop_lut1_I0_O)        0.045    -0.158 r  display/hcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    display/hcount[0]
    SLICE_X32Y37         FDRE                                         r  display/hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.908    -0.765    display/clk_out1
    SLICE_X32Y37         FDRE                                         r  display/hcount_reg[0]/C
                         clock pessimism              0.237    -0.529    
    SLICE_X32Y37         FDRE (Hold_fdre_C_D)         0.091    -0.438    display/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 display/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.183ns (46.676%)  route 0.209ns (53.324%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.638    -0.526    display/clk_out1
    SLICE_X32Y43         FDRE                                         r  display/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  display/vcount_reg[3]/Q
                         net (fo=14, routed)          0.209    -0.176    display/vcount_reg_n_0_[3]
    SLICE_X32Y43         LUT4 (Prop_lut4_I3_O)        0.042    -0.134 r  display/vcount[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.134    display/curr_y0[3]
    SLICE_X32Y43         FDRE                                         r  display/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.912    -0.761    display/clk_out1
    SLICE_X32Y43         FDRE                                         r  display/vcount_reg[3]/C
                         clock pessimism              0.236    -0.526    
    SLICE_X32Y43         FDRE (Hold_fdre_C_D)         0.101    -0.425    display/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.866%)  route 0.203ns (52.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.639    -0.525    display/clk_out1
    SLICE_X27Y43         FDRE                                         r  display/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  display/vcount_reg[7]/Q
                         net (fo=12, routed)          0.203    -0.181    display/vcount_reg_n_0_[7]
    SLICE_X27Y43         LUT6 (Prop_lut6_I5_O)        0.045    -0.136 r  display/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    display/vcount[7]_i_1_n_0
    SLICE_X27Y43         FDRE                                         r  display/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.915    -0.758    display/clk_out1
    SLICE_X27Y43         FDRE                                         r  display/vcount_reg[7]/C
                         clock pessimism              0.234    -0.525    
    SLICE_X27Y43         FDRE (Hold_fdre_C_D)         0.091    -0.434    display/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.621%)  route 0.205ns (52.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.639    -0.525    display/clk_out1
    SLICE_X27Y43         FDRE                                         r  display/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  display/vcount_reg[7]/Q
                         net (fo=12, routed)          0.205    -0.179    display/vcount_reg_n_0_[7]
    SLICE_X27Y43         LUT6 (Prop_lut6_I2_O)        0.045    -0.134 r  display/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    display/vcount[8]_i_1_n_0
    SLICE_X27Y43         FDRE                                         r  display/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.915    -0.758    display/clk_out1
    SLICE_X27Y43         FDRE                                         r  display/vcount_reg[8]/C
                         clock pessimism              0.234    -0.525    
    SLICE_X27Y43         FDRE (Hold_fdre_C_D)         0.092    -0.433    display/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 display/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.066%)  route 0.209ns (52.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.639    -0.525    display/clk_out1
    SLICE_X26Y43         FDRE                                         r  display/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  display/vcount_reg[9]/Q
                         net (fo=7, routed)           0.209    -0.174    display/vcount_reg_n_0_[9]
    SLICE_X26Y43         LUT6 (Prop_lut6_I5_O)        0.045    -0.129 r  display/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.129    display/vcount[9]_i_2_n_0
    SLICE_X26Y43         FDRE                                         r  display/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.915    -0.758    display/clk_out1
    SLICE_X26Y43         FDRE                                         r  display/vcount_reg[9]/C
                         clock pessimism              0.234    -0.525    
    SLICE_X26Y43         FDRE (Hold_fdre_C_D)         0.091    -0.434    display/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 display/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.195%)  route 0.200ns (51.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.638    -0.526    display/clk_out1
    SLICE_X29Y43         FDRE                                         r  display/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  display/vcount_reg[1]/Q
                         net (fo=14, routed)          0.132    -0.252    display/vcount_reg_n_0_[1]
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.207 r  display/vcount[1]_i_1/O
                         net (fo=2, routed)           0.068    -0.140    display/curr_y0[1]
    SLICE_X29Y43         FDRE                                         r  display/vcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.913    -0.760    display/clk_out1
    SLICE_X29Y43         FDRE                                         r  display/vcount_reg[1]/C
                         clock pessimism              0.235    -0.526    
    SLICE_X29Y43         FDRE (Hold_fdre_C_D)         0.070    -0.456    display/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.696 }
Period(ns):         9.392
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.392       7.237      BUFGCTRL_X0Y16   disp_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.392       8.143      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X60Y44     display/R_pix_b_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X61Y44     display/R_pix_g_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X61Y43     display/R_pix_g_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X60Y43     display/R_pix_r_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X60Y44     display/R_pix_r_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X60Y44     display/R_pix_r_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X54Y38     display/curr_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X57Y38     display/curr_x_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.392       203.968    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X60Y44     display/R_pix_b_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X61Y44     display/R_pix_g_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X61Y43     display/R_pix_g_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X60Y43     display/R_pix_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X60Y44     display/R_pix_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X60Y44     display/R_pix_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X52Y36     display/curr_x_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X52Y36     display/curr_x_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X55Y36     display/curr_x_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X55Y36     display/curr_x_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X60Y44     display/R_pix_b_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X61Y44     display/R_pix_g_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X61Y43     display/R_pix_g_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X60Y43     display/R_pix_r_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X60Y44     display/R_pix_r_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X60Y44     display/R_pix_r_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X54Y38     display/curr_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X54Y38     display/curr_x_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X54Y38     display/curr_x_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X57Y37     display/curr_x_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y17   disp_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            6  Failing Endpoints,  Worst Slack      -18.344ns,  Total Violation     -109.459ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.344ns  (required time - arrival time)
  Source:                 display/curr_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.526ns  (logic 15.463ns (56.176%)  route 12.063ns (43.824%))
  Logic Levels:           35  (CARRY4=16 DSP48E1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.046 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.795    -0.745    display/clk_out1
    SLICE_X54Y38         FDRE                                         r  display/curr_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  display/curr_x_reg[0]/Q
                         net (fo=17, routed)          0.470     0.243    display/curr_x[0]
    SLICE_X55Y38         LUT3 (Prop_lut3_I0_O)        0.124     0.367 r  display/R_pix_r[3]_i_328/O
                         net (fo=3, routed)           0.425     0.792    display/R_pix_r[3]_i_328_n_0
    SLICE_X55Y36         LUT5 (Prop_lut5_I1_O)        0.124     0.916 r  display/R_pix_r[3]_i_246/O
                         net (fo=2, routed)           0.534     1.450    display/R_pix_r[3]_i_246_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.970 r  display/R_pix_r_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000     1.970    display/R_pix_r_reg[3]_i_160_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.209 r  display/R_pix_r_reg[3]_i_77/O[2]
                         net (fo=29, routed)          1.188     3.397    display_n_6
    SLICE_X52Y38         LUT6 (Prop_lut6_I0_O)        0.301     3.698 r  R_pix_r[3]_i_294/O
                         net (fo=1, routed)           0.489     4.187    R_pix_r[3]_i_294_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.585 r  R_pix_r_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000     4.585    R_pix_r_reg[3]_i_206_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.807 r  R_pix_r_reg[3]_i_110/O[0]
                         net (fo=24, routed)          0.661     5.468    display/curr_x_reg[5]_0[0]
    SLICE_X53Y40         LUT4 (Prop_lut4_I3_O)        0.299     5.767 r  display/R_pix_r[3]_i_203/O
                         net (fo=1, routed)           0.000     5.767    display/R_pix_r[3]_i_203_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     6.081 f  display/R_pix_r_reg[3]_i_109/CO[2]
                         net (fo=23, routed)          0.521     6.603    display/R_pix_r_reg[3]_i_109_n_1
    SLICE_X54Y39         LUT6 (Prop_lut6_I2_O)        0.313     6.916 r  display/R_pix_r[3]_i_73/O
                         net (fo=19, routed)          0.555     7.471    display/R_pix_r[3]_i_73_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I2_O)        0.124     7.595 r  display/R_pix_r[3]_i_26/O
                         net (fo=9, routed)           0.454     8.049    display/draw_mod/A[5]
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  display/draw_r2__2_i_67/O
                         net (fo=5, routed)           0.480     8.653    display/draw_r2__2_i_67_n_0
    SLICE_X55Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.777 r  display/draw_r2__2_i_74/O
                         net (fo=1, routed)           0.000     8.777    display/draw_r2__2_i_74_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.357 r  display/draw_r2__2_i_69/O[2]
                         net (fo=3, routed)           0.469     9.826    display/draw_r2__2_i_69_n_5
    SLICE_X55Y43         LUT3 (Prop_lut3_I1_O)        0.302    10.128 r  display/draw_r2__2_i_53/O
                         net (fo=1, routed)           0.481    10.609    display/draw_r2__2_i_53_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.013 r  display/draw_r2__2_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.013    display/draw_r2__2_i_47_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.232 r  display/draw_r2__2_i_46/O[0]
                         net (fo=1, routed)           0.623    11.855    display/draw_mod/reset_reg6[10]
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.295    12.150 r  display/draw_r2__2_i_24/O
                         net (fo=1, routed)           0.000    12.150    display/draw_r2__2_i_24_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.730 r  display/draw_r2__2_i_17/O[2]
                         net (fo=1, routed)           0.586    13.317    display/draw_mod/reset_reg5[11]
    SLICE_X58Y42         LUT2 (Prop_lut2_I1_O)        0.302    13.619 r  display/draw_r2__2_i_6/O
                         net (fo=1, routed)           0.000    13.619    display/draw_r2__2_i_6_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.999 r  display/draw_r2__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.999    display/draw_r2__2_i_2_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.218 r  display/draw_r2__2_i_1/O[0]
                         net (fo=50, routed)          0.768    14.985    draw_mod/curr_x_reg[10][12]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    19.192 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.194    draw_mod/draw_r2__3_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.712 r  draw_mod/draw_r2__4/P[0]
                         net (fo=2, routed)           0.972    21.685    draw_mod/draw_r2__4_n_105
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124    21.809 r  draw_mod/R_pix_r[3]_i_272/O
                         net (fo=1, routed)           0.000    21.809    draw_mod/R_pix_r[3]_i_272_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.342 r  draw_mod/R_pix_r_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    22.342    draw_mod/R_pix_r_reg[3]_i_188_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.459 r  draw_mod/R_pix_r_reg[3]_i_193/CO[3]
                         net (fo=1, routed)           0.000    22.459    draw_mod/R_pix_r_reg[3]_i_193_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.678 r  draw_mod/R_pix_r_reg[3]_i_169/O[0]
                         net (fo=2, routed)           0.766    23.443    draw_mod_n_38
    SLICE_X59Y45         LUT2 (Prop_lut2_I0_O)        0.295    23.738 r  R_pix_r[3]_i_173/O
                         net (fo=1, routed)           0.000    23.738    draw_mod/draw_r2__4_1[0]
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.270 r  draw_mod/R_pix_r_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.270    draw_mod/R_pix_r_reg[3]_i_78_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.492 r  draw_mod/R_pix_r_reg[3]_i_31/O[0]
                         net (fo=1, routed)           0.572    25.064    display/draw_r1[28]
    SLICE_X61Y43         LUT4 (Prop_lut4_I0_O)        0.299    25.363 r  display/R_pix_r[3]_i_91/O
                         net (fo=1, routed)           0.294    25.657    display/R_pix_r[3]_i_91_n_0
    SLICE_X61Y44         LUT4 (Prop_lut4_I0_O)        0.124    25.781 r  display/R_pix_r[3]_i_34/O
                         net (fo=1, routed)           0.263    26.044    display/R_pix_r[3]_i_34_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I3_O)        0.124    26.168 r  display/R_pix_r[3]_i_7/O
                         net (fo=6, routed)           0.489    26.657    display/R_pix_r[3]_i_7_n_0
    SLICE_X61Y43         LUT5 (Prop_lut5_I2_O)        0.124    26.781 r  display/R_pix_g[2]_i_1/O
                         net (fo=1, routed)           0.000    26.781    display/tmpG[2]
    SLICE_X61Y43         FDRE                                         r  display/R_pix_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.674     8.046    display/clk_out1
    SLICE_X61Y43         FDRE                                         r  display/R_pix_g_reg[2]/C
                         clock pessimism              0.568     8.614    
                         clock uncertainty           -0.208     8.405    
    SLICE_X61Y43         FDRE (Setup_fdre_C_D)        0.032     8.437    display/R_pix_g_reg[2]
  -------------------------------------------------------------------
                         required time                          8.437    
                         arrival time                         -26.781    
  -------------------------------------------------------------------
                         slack                                -18.344    

Slack (VIOLATED) :        -18.314ns  (required time - arrival time)
  Source:                 display/curr_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.543ns  (logic 15.463ns (56.141%)  route 12.080ns (43.859%))
  Logic Levels:           35  (CARRY4=16 DSP48E1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.046 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.795    -0.745    display/clk_out1
    SLICE_X54Y38         FDRE                                         r  display/curr_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  display/curr_x_reg[0]/Q
                         net (fo=17, routed)          0.470     0.243    display/curr_x[0]
    SLICE_X55Y38         LUT3 (Prop_lut3_I0_O)        0.124     0.367 r  display/R_pix_r[3]_i_328/O
                         net (fo=3, routed)           0.425     0.792    display/R_pix_r[3]_i_328_n_0
    SLICE_X55Y36         LUT5 (Prop_lut5_I1_O)        0.124     0.916 r  display/R_pix_r[3]_i_246/O
                         net (fo=2, routed)           0.534     1.450    display/R_pix_r[3]_i_246_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.970 r  display/R_pix_r_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000     1.970    display/R_pix_r_reg[3]_i_160_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.209 r  display/R_pix_r_reg[3]_i_77/O[2]
                         net (fo=29, routed)          1.188     3.397    display_n_6
    SLICE_X52Y38         LUT6 (Prop_lut6_I0_O)        0.301     3.698 r  R_pix_r[3]_i_294/O
                         net (fo=1, routed)           0.489     4.187    R_pix_r[3]_i_294_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.585 r  R_pix_r_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000     4.585    R_pix_r_reg[3]_i_206_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.807 r  R_pix_r_reg[3]_i_110/O[0]
                         net (fo=24, routed)          0.661     5.468    display/curr_x_reg[5]_0[0]
    SLICE_X53Y40         LUT4 (Prop_lut4_I3_O)        0.299     5.767 r  display/R_pix_r[3]_i_203/O
                         net (fo=1, routed)           0.000     5.767    display/R_pix_r[3]_i_203_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     6.081 f  display/R_pix_r_reg[3]_i_109/CO[2]
                         net (fo=23, routed)          0.521     6.603    display/R_pix_r_reg[3]_i_109_n_1
    SLICE_X54Y39         LUT6 (Prop_lut6_I2_O)        0.313     6.916 r  display/R_pix_r[3]_i_73/O
                         net (fo=19, routed)          0.555     7.471    display/R_pix_r[3]_i_73_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I2_O)        0.124     7.595 r  display/R_pix_r[3]_i_26/O
                         net (fo=9, routed)           0.454     8.049    display/draw_mod/A[5]
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  display/draw_r2__2_i_67/O
                         net (fo=5, routed)           0.480     8.653    display/draw_r2__2_i_67_n_0
    SLICE_X55Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.777 r  display/draw_r2__2_i_74/O
                         net (fo=1, routed)           0.000     8.777    display/draw_r2__2_i_74_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.357 r  display/draw_r2__2_i_69/O[2]
                         net (fo=3, routed)           0.469     9.826    display/draw_r2__2_i_69_n_5
    SLICE_X55Y43         LUT3 (Prop_lut3_I1_O)        0.302    10.128 r  display/draw_r2__2_i_53/O
                         net (fo=1, routed)           0.481    10.609    display/draw_r2__2_i_53_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.013 r  display/draw_r2__2_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.013    display/draw_r2__2_i_47_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.232 r  display/draw_r2__2_i_46/O[0]
                         net (fo=1, routed)           0.623    11.855    display/draw_mod/reset_reg6[10]
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.295    12.150 r  display/draw_r2__2_i_24/O
                         net (fo=1, routed)           0.000    12.150    display/draw_r2__2_i_24_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.730 r  display/draw_r2__2_i_17/O[2]
                         net (fo=1, routed)           0.586    13.317    display/draw_mod/reset_reg5[11]
    SLICE_X58Y42         LUT2 (Prop_lut2_I1_O)        0.302    13.619 r  display/draw_r2__2_i_6/O
                         net (fo=1, routed)           0.000    13.619    display/draw_r2__2_i_6_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.999 r  display/draw_r2__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.999    display/draw_r2__2_i_2_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.218 r  display/draw_r2__2_i_1/O[0]
                         net (fo=50, routed)          0.768    14.985    draw_mod/curr_x_reg[10][12]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    19.192 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.194    draw_mod/draw_r2__3_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.712 r  draw_mod/draw_r2__4/P[0]
                         net (fo=2, routed)           0.972    21.685    draw_mod/draw_r2__4_n_105
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124    21.809 r  draw_mod/R_pix_r[3]_i_272/O
                         net (fo=1, routed)           0.000    21.809    draw_mod/R_pix_r[3]_i_272_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.342 r  draw_mod/R_pix_r_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    22.342    draw_mod/R_pix_r_reg[3]_i_188_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.459 r  draw_mod/R_pix_r_reg[3]_i_193/CO[3]
                         net (fo=1, routed)           0.000    22.459    draw_mod/R_pix_r_reg[3]_i_193_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.678 r  draw_mod/R_pix_r_reg[3]_i_169/O[0]
                         net (fo=2, routed)           0.766    23.443    draw_mod_n_38
    SLICE_X59Y45         LUT2 (Prop_lut2_I0_O)        0.295    23.738 r  R_pix_r[3]_i_173/O
                         net (fo=1, routed)           0.000    23.738    draw_mod/draw_r2__4_1[0]
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.270 r  draw_mod/R_pix_r_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.270    draw_mod/R_pix_r_reg[3]_i_78_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.492 r  draw_mod/R_pix_r_reg[3]_i_31/O[0]
                         net (fo=1, routed)           0.572    25.064    display/draw_r1[28]
    SLICE_X61Y43         LUT4 (Prop_lut4_I0_O)        0.299    25.363 r  display/R_pix_r[3]_i_91/O
                         net (fo=1, routed)           0.294    25.657    display/R_pix_r[3]_i_91_n_0
    SLICE_X61Y44         LUT4 (Prop_lut4_I0_O)        0.124    25.781 r  display/R_pix_r[3]_i_34/O
                         net (fo=1, routed)           0.263    26.044    display/R_pix_r[3]_i_34_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I3_O)        0.124    26.168 r  display/R_pix_r[3]_i_7/O
                         net (fo=6, routed)           0.506    26.675    display/R_pix_r[3]_i_7_n_0
    SLICE_X60Y44         LUT5 (Prop_lut5_I2_O)        0.124    26.799 r  display/R_pix_r[2]_i_1/O
                         net (fo=1, routed)           0.000    26.799    display/tmpR[2]
    SLICE_X60Y44         FDRE                                         r  display/R_pix_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.674     8.046    display/clk_out1
    SLICE_X60Y44         FDRE                                         r  display/R_pix_r_reg[2]/C
                         clock pessimism              0.568     8.614    
                         clock uncertainty           -0.208     8.405    
    SLICE_X60Y44         FDRE (Setup_fdre_C_D)        0.079     8.484    display/R_pix_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.484    
                         arrival time                         -26.799    
  -------------------------------------------------------------------
                         slack                                -18.314    

Slack (VIOLATED) :        -18.284ns  (required time - arrival time)
  Source:                 display/curr_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.513ns  (logic 15.463ns (56.203%)  route 12.050ns (43.797%))
  Logic Levels:           35  (CARRY4=16 DSP48E1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.046 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.795    -0.745    display/clk_out1
    SLICE_X54Y38         FDRE                                         r  display/curr_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  display/curr_x_reg[0]/Q
                         net (fo=17, routed)          0.470     0.243    display/curr_x[0]
    SLICE_X55Y38         LUT3 (Prop_lut3_I0_O)        0.124     0.367 r  display/R_pix_r[3]_i_328/O
                         net (fo=3, routed)           0.425     0.792    display/R_pix_r[3]_i_328_n_0
    SLICE_X55Y36         LUT5 (Prop_lut5_I1_O)        0.124     0.916 r  display/R_pix_r[3]_i_246/O
                         net (fo=2, routed)           0.534     1.450    display/R_pix_r[3]_i_246_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.970 r  display/R_pix_r_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000     1.970    display/R_pix_r_reg[3]_i_160_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.209 r  display/R_pix_r_reg[3]_i_77/O[2]
                         net (fo=29, routed)          1.188     3.397    display_n_6
    SLICE_X52Y38         LUT6 (Prop_lut6_I0_O)        0.301     3.698 r  R_pix_r[3]_i_294/O
                         net (fo=1, routed)           0.489     4.187    R_pix_r[3]_i_294_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.585 r  R_pix_r_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000     4.585    R_pix_r_reg[3]_i_206_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.807 r  R_pix_r_reg[3]_i_110/O[0]
                         net (fo=24, routed)          0.661     5.468    display/curr_x_reg[5]_0[0]
    SLICE_X53Y40         LUT4 (Prop_lut4_I3_O)        0.299     5.767 r  display/R_pix_r[3]_i_203/O
                         net (fo=1, routed)           0.000     5.767    display/R_pix_r[3]_i_203_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     6.081 f  display/R_pix_r_reg[3]_i_109/CO[2]
                         net (fo=23, routed)          0.521     6.603    display/R_pix_r_reg[3]_i_109_n_1
    SLICE_X54Y39         LUT6 (Prop_lut6_I2_O)        0.313     6.916 r  display/R_pix_r[3]_i_73/O
                         net (fo=19, routed)          0.555     7.471    display/R_pix_r[3]_i_73_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I2_O)        0.124     7.595 r  display/R_pix_r[3]_i_26/O
                         net (fo=9, routed)           0.454     8.049    display/draw_mod/A[5]
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  display/draw_r2__2_i_67/O
                         net (fo=5, routed)           0.480     8.653    display/draw_r2__2_i_67_n_0
    SLICE_X55Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.777 r  display/draw_r2__2_i_74/O
                         net (fo=1, routed)           0.000     8.777    display/draw_r2__2_i_74_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.357 r  display/draw_r2__2_i_69/O[2]
                         net (fo=3, routed)           0.469     9.826    display/draw_r2__2_i_69_n_5
    SLICE_X55Y43         LUT3 (Prop_lut3_I1_O)        0.302    10.128 r  display/draw_r2__2_i_53/O
                         net (fo=1, routed)           0.481    10.609    display/draw_r2__2_i_53_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.013 r  display/draw_r2__2_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.013    display/draw_r2__2_i_47_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.232 r  display/draw_r2__2_i_46/O[0]
                         net (fo=1, routed)           0.623    11.855    display/draw_mod/reset_reg6[10]
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.295    12.150 r  display/draw_r2__2_i_24/O
                         net (fo=1, routed)           0.000    12.150    display/draw_r2__2_i_24_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.730 r  display/draw_r2__2_i_17/O[2]
                         net (fo=1, routed)           0.586    13.317    display/draw_mod/reset_reg5[11]
    SLICE_X58Y42         LUT2 (Prop_lut2_I1_O)        0.302    13.619 r  display/draw_r2__2_i_6/O
                         net (fo=1, routed)           0.000    13.619    display/draw_r2__2_i_6_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.999 r  display/draw_r2__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.999    display/draw_r2__2_i_2_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.218 r  display/draw_r2__2_i_1/O[0]
                         net (fo=50, routed)          0.768    14.985    draw_mod/curr_x_reg[10][12]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    19.192 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.194    draw_mod/draw_r2__3_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.712 r  draw_mod/draw_r2__4/P[0]
                         net (fo=2, routed)           0.972    21.685    draw_mod/draw_r2__4_n_105
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124    21.809 r  draw_mod/R_pix_r[3]_i_272/O
                         net (fo=1, routed)           0.000    21.809    draw_mod/R_pix_r[3]_i_272_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.342 r  draw_mod/R_pix_r_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    22.342    draw_mod/R_pix_r_reg[3]_i_188_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.459 r  draw_mod/R_pix_r_reg[3]_i_193/CO[3]
                         net (fo=1, routed)           0.000    22.459    draw_mod/R_pix_r_reg[3]_i_193_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.678 r  draw_mod/R_pix_r_reg[3]_i_169/O[0]
                         net (fo=2, routed)           0.766    23.443    draw_mod_n_38
    SLICE_X59Y45         LUT2 (Prop_lut2_I0_O)        0.295    23.738 r  R_pix_r[3]_i_173/O
                         net (fo=1, routed)           0.000    23.738    draw_mod/draw_r2__4_1[0]
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.270 r  draw_mod/R_pix_r_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.270    draw_mod/R_pix_r_reg[3]_i_78_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.492 r  draw_mod/R_pix_r_reg[3]_i_31/O[0]
                         net (fo=1, routed)           0.572    25.064    display/draw_r1[28]
    SLICE_X61Y43         LUT4 (Prop_lut4_I0_O)        0.299    25.363 r  display/R_pix_r[3]_i_91/O
                         net (fo=1, routed)           0.294    25.657    display/R_pix_r[3]_i_91_n_0
    SLICE_X61Y44         LUT4 (Prop_lut4_I0_O)        0.124    25.781 r  display/R_pix_r[3]_i_34/O
                         net (fo=1, routed)           0.263    26.044    display/R_pix_r[3]_i_34_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I3_O)        0.124    26.168 r  display/R_pix_r[3]_i_7/O
                         net (fo=6, routed)           0.476    26.644    display/R_pix_r[3]_i_7_n_0
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124    26.768 r  display/R_pix_r[1]_i_1/O
                         net (fo=1, routed)           0.000    26.768    display/tmpR[1]
    SLICE_X60Y43         FDRE                                         r  display/R_pix_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.674     8.046    display/clk_out1
    SLICE_X60Y43         FDRE                                         r  display/R_pix_r_reg[1]/C
                         clock pessimism              0.568     8.614    
                         clock uncertainty           -0.208     8.405    
    SLICE_X60Y43         FDRE (Setup_fdre_C_D)        0.079     8.484    display/R_pix_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.484    
                         arrival time                         -26.768    
  -------------------------------------------------------------------
                         slack                                -18.284    

Slack (VIOLATED) :        -18.268ns  (required time - arrival time)
  Source:                 display/curr_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.536ns  (logic 15.456ns (56.130%)  route 12.080ns (43.870%))
  Logic Levels:           35  (CARRY4=16 DSP48E1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.046 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.795    -0.745    display/clk_out1
    SLICE_X54Y38         FDRE                                         r  display/curr_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  display/curr_x_reg[0]/Q
                         net (fo=17, routed)          0.470     0.243    display/curr_x[0]
    SLICE_X55Y38         LUT3 (Prop_lut3_I0_O)        0.124     0.367 r  display/R_pix_r[3]_i_328/O
                         net (fo=3, routed)           0.425     0.792    display/R_pix_r[3]_i_328_n_0
    SLICE_X55Y36         LUT5 (Prop_lut5_I1_O)        0.124     0.916 r  display/R_pix_r[3]_i_246/O
                         net (fo=2, routed)           0.534     1.450    display/R_pix_r[3]_i_246_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.970 r  display/R_pix_r_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000     1.970    display/R_pix_r_reg[3]_i_160_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.209 r  display/R_pix_r_reg[3]_i_77/O[2]
                         net (fo=29, routed)          1.188     3.397    display_n_6
    SLICE_X52Y38         LUT6 (Prop_lut6_I0_O)        0.301     3.698 r  R_pix_r[3]_i_294/O
                         net (fo=1, routed)           0.489     4.187    R_pix_r[3]_i_294_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.585 r  R_pix_r_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000     4.585    R_pix_r_reg[3]_i_206_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.807 r  R_pix_r_reg[3]_i_110/O[0]
                         net (fo=24, routed)          0.661     5.468    display/curr_x_reg[5]_0[0]
    SLICE_X53Y40         LUT4 (Prop_lut4_I3_O)        0.299     5.767 r  display/R_pix_r[3]_i_203/O
                         net (fo=1, routed)           0.000     5.767    display/R_pix_r[3]_i_203_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     6.081 f  display/R_pix_r_reg[3]_i_109/CO[2]
                         net (fo=23, routed)          0.521     6.603    display/R_pix_r_reg[3]_i_109_n_1
    SLICE_X54Y39         LUT6 (Prop_lut6_I2_O)        0.313     6.916 r  display/R_pix_r[3]_i_73/O
                         net (fo=19, routed)          0.555     7.471    display/R_pix_r[3]_i_73_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I2_O)        0.124     7.595 r  display/R_pix_r[3]_i_26/O
                         net (fo=9, routed)           0.454     8.049    display/draw_mod/A[5]
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  display/draw_r2__2_i_67/O
                         net (fo=5, routed)           0.480     8.653    display/draw_r2__2_i_67_n_0
    SLICE_X55Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.777 r  display/draw_r2__2_i_74/O
                         net (fo=1, routed)           0.000     8.777    display/draw_r2__2_i_74_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.357 r  display/draw_r2__2_i_69/O[2]
                         net (fo=3, routed)           0.469     9.826    display/draw_r2__2_i_69_n_5
    SLICE_X55Y43         LUT3 (Prop_lut3_I1_O)        0.302    10.128 r  display/draw_r2__2_i_53/O
                         net (fo=1, routed)           0.481    10.609    display/draw_r2__2_i_53_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.013 r  display/draw_r2__2_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.013    display/draw_r2__2_i_47_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.232 r  display/draw_r2__2_i_46/O[0]
                         net (fo=1, routed)           0.623    11.855    display/draw_mod/reset_reg6[10]
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.295    12.150 r  display/draw_r2__2_i_24/O
                         net (fo=1, routed)           0.000    12.150    display/draw_r2__2_i_24_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.730 r  display/draw_r2__2_i_17/O[2]
                         net (fo=1, routed)           0.586    13.317    display/draw_mod/reset_reg5[11]
    SLICE_X58Y42         LUT2 (Prop_lut2_I1_O)        0.302    13.619 r  display/draw_r2__2_i_6/O
                         net (fo=1, routed)           0.000    13.619    display/draw_r2__2_i_6_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.999 r  display/draw_r2__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.999    display/draw_r2__2_i_2_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.218 r  display/draw_r2__2_i_1/O[0]
                         net (fo=50, routed)          0.768    14.985    draw_mod/curr_x_reg[10][12]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    19.192 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.194    draw_mod/draw_r2__3_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.712 r  draw_mod/draw_r2__4/P[0]
                         net (fo=2, routed)           0.972    21.685    draw_mod/draw_r2__4_n_105
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124    21.809 r  draw_mod/R_pix_r[3]_i_272/O
                         net (fo=1, routed)           0.000    21.809    draw_mod/R_pix_r[3]_i_272_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.342 r  draw_mod/R_pix_r_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    22.342    draw_mod/R_pix_r_reg[3]_i_188_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.459 r  draw_mod/R_pix_r_reg[3]_i_193/CO[3]
                         net (fo=1, routed)           0.000    22.459    draw_mod/R_pix_r_reg[3]_i_193_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.678 r  draw_mod/R_pix_r_reg[3]_i_169/O[0]
                         net (fo=2, routed)           0.766    23.443    draw_mod_n_38
    SLICE_X59Y45         LUT2 (Prop_lut2_I0_O)        0.295    23.738 r  R_pix_r[3]_i_173/O
                         net (fo=1, routed)           0.000    23.738    draw_mod/draw_r2__4_1[0]
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.270 r  draw_mod/R_pix_r_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.270    draw_mod/R_pix_r_reg[3]_i_78_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.492 r  draw_mod/R_pix_r_reg[3]_i_31/O[0]
                         net (fo=1, routed)           0.572    25.064    display/draw_r1[28]
    SLICE_X61Y43         LUT4 (Prop_lut4_I0_O)        0.299    25.363 r  display/R_pix_r[3]_i_91/O
                         net (fo=1, routed)           0.294    25.657    display/R_pix_r[3]_i_91_n_0
    SLICE_X61Y44         LUT4 (Prop_lut4_I0_O)        0.124    25.781 r  display/R_pix_r[3]_i_34/O
                         net (fo=1, routed)           0.263    26.044    display/R_pix_r[3]_i_34_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I3_O)        0.124    26.168 r  display/R_pix_r[3]_i_7/O
                         net (fo=6, routed)           0.506    26.675    display/R_pix_r[3]_i_7_n_0
    SLICE_X60Y44         LUT5 (Prop_lut5_I0_O)        0.117    26.792 r  display/R_pix_b[0]_i_1/O
                         net (fo=1, routed)           0.000    26.792    display/tmpB[0]
    SLICE_X60Y44         FDRE                                         r  display/R_pix_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.674     8.046    display/clk_out1
    SLICE_X60Y44         FDRE                                         r  display/R_pix_b_reg[0]/C
                         clock pessimism              0.568     8.614    
                         clock uncertainty           -0.208     8.405    
    SLICE_X60Y44         FDRE (Setup_fdre_C_D)        0.118     8.523    display/R_pix_b_reg[0]
  -------------------------------------------------------------------
                         required time                          8.523    
                         arrival time                         -26.792    
  -------------------------------------------------------------------
                         slack                                -18.268    

Slack (VIOLATED) :        -18.203ns  (required time - arrival time)
  Source:                 display/curr_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.432ns  (logic 15.463ns (56.368%)  route 11.969ns (43.632%))
  Logic Levels:           35  (CARRY4=16 DSP48E1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.046 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.795    -0.745    display/clk_out1
    SLICE_X54Y38         FDRE                                         r  display/curr_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  display/curr_x_reg[0]/Q
                         net (fo=17, routed)          0.470     0.243    display/curr_x[0]
    SLICE_X55Y38         LUT3 (Prop_lut3_I0_O)        0.124     0.367 r  display/R_pix_r[3]_i_328/O
                         net (fo=3, routed)           0.425     0.792    display/R_pix_r[3]_i_328_n_0
    SLICE_X55Y36         LUT5 (Prop_lut5_I1_O)        0.124     0.916 r  display/R_pix_r[3]_i_246/O
                         net (fo=2, routed)           0.534     1.450    display/R_pix_r[3]_i_246_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.970 r  display/R_pix_r_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000     1.970    display/R_pix_r_reg[3]_i_160_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.209 r  display/R_pix_r_reg[3]_i_77/O[2]
                         net (fo=29, routed)          1.188     3.397    display_n_6
    SLICE_X52Y38         LUT6 (Prop_lut6_I0_O)        0.301     3.698 r  R_pix_r[3]_i_294/O
                         net (fo=1, routed)           0.489     4.187    R_pix_r[3]_i_294_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.585 r  R_pix_r_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000     4.585    R_pix_r_reg[3]_i_206_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.807 r  R_pix_r_reg[3]_i_110/O[0]
                         net (fo=24, routed)          0.661     5.468    display/curr_x_reg[5]_0[0]
    SLICE_X53Y40         LUT4 (Prop_lut4_I3_O)        0.299     5.767 r  display/R_pix_r[3]_i_203/O
                         net (fo=1, routed)           0.000     5.767    display/R_pix_r[3]_i_203_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     6.081 f  display/R_pix_r_reg[3]_i_109/CO[2]
                         net (fo=23, routed)          0.521     6.603    display/R_pix_r_reg[3]_i_109_n_1
    SLICE_X54Y39         LUT6 (Prop_lut6_I2_O)        0.313     6.916 r  display/R_pix_r[3]_i_73/O
                         net (fo=19, routed)          0.555     7.471    display/R_pix_r[3]_i_73_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I2_O)        0.124     7.595 r  display/R_pix_r[3]_i_26/O
                         net (fo=9, routed)           0.454     8.049    display/draw_mod/A[5]
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  display/draw_r2__2_i_67/O
                         net (fo=5, routed)           0.480     8.653    display/draw_r2__2_i_67_n_0
    SLICE_X55Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.777 r  display/draw_r2__2_i_74/O
                         net (fo=1, routed)           0.000     8.777    display/draw_r2__2_i_74_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.357 r  display/draw_r2__2_i_69/O[2]
                         net (fo=3, routed)           0.469     9.826    display/draw_r2__2_i_69_n_5
    SLICE_X55Y43         LUT3 (Prop_lut3_I1_O)        0.302    10.128 r  display/draw_r2__2_i_53/O
                         net (fo=1, routed)           0.481    10.609    display/draw_r2__2_i_53_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.013 r  display/draw_r2__2_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.013    display/draw_r2__2_i_47_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.232 r  display/draw_r2__2_i_46/O[0]
                         net (fo=1, routed)           0.623    11.855    display/draw_mod/reset_reg6[10]
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.295    12.150 r  display/draw_r2__2_i_24/O
                         net (fo=1, routed)           0.000    12.150    display/draw_r2__2_i_24_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.730 r  display/draw_r2__2_i_17/O[2]
                         net (fo=1, routed)           0.586    13.317    display/draw_mod/reset_reg5[11]
    SLICE_X58Y42         LUT2 (Prop_lut2_I1_O)        0.302    13.619 r  display/draw_r2__2_i_6/O
                         net (fo=1, routed)           0.000    13.619    display/draw_r2__2_i_6_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.999 r  display/draw_r2__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.999    display/draw_r2__2_i_2_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.218 r  display/draw_r2__2_i_1/O[0]
                         net (fo=50, routed)          0.768    14.985    draw_mod/curr_x_reg[10][12]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    19.192 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.194    draw_mod/draw_r2__3_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.712 r  draw_mod/draw_r2__4/P[0]
                         net (fo=2, routed)           0.972    21.685    draw_mod/draw_r2__4_n_105
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124    21.809 r  draw_mod/R_pix_r[3]_i_272/O
                         net (fo=1, routed)           0.000    21.809    draw_mod/R_pix_r[3]_i_272_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.342 r  draw_mod/R_pix_r_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    22.342    draw_mod/R_pix_r_reg[3]_i_188_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.459 r  draw_mod/R_pix_r_reg[3]_i_193/CO[3]
                         net (fo=1, routed)           0.000    22.459    draw_mod/R_pix_r_reg[3]_i_193_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.678 r  draw_mod/R_pix_r_reg[3]_i_169/O[0]
                         net (fo=2, routed)           0.766    23.443    draw_mod_n_38
    SLICE_X59Y45         LUT2 (Prop_lut2_I0_O)        0.295    23.738 r  R_pix_r[3]_i_173/O
                         net (fo=1, routed)           0.000    23.738    draw_mod/draw_r2__4_1[0]
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.270 r  draw_mod/R_pix_r_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.270    draw_mod/R_pix_r_reg[3]_i_78_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.492 r  draw_mod/R_pix_r_reg[3]_i_31/O[0]
                         net (fo=1, routed)           0.572    25.064    display/draw_r1[28]
    SLICE_X61Y43         LUT4 (Prop_lut4_I0_O)        0.299    25.363 r  display/R_pix_r[3]_i_91/O
                         net (fo=1, routed)           0.294    25.657    display/R_pix_r[3]_i_91_n_0
    SLICE_X61Y44         LUT4 (Prop_lut4_I0_O)        0.124    25.781 r  display/R_pix_r[3]_i_34/O
                         net (fo=1, routed)           0.263    26.044    display/R_pix_r[3]_i_34_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I3_O)        0.124    26.168 r  display/R_pix_r[3]_i_7/O
                         net (fo=6, routed)           0.395    26.564    display/R_pix_r[3]_i_7_n_0
    SLICE_X60Y44         LUT6 (Prop_lut6_I5_O)        0.124    26.688 r  display/R_pix_r[3]_i_1/O
                         net (fo=1, routed)           0.000    26.688    display/tmpR[3]
    SLICE_X60Y44         FDRE                                         r  display/R_pix_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.674     8.046    display/clk_out1
    SLICE_X60Y44         FDRE                                         r  display/R_pix_r_reg[3]/C
                         clock pessimism              0.568     8.614    
                         clock uncertainty           -0.208     8.405    
    SLICE_X60Y44         FDRE (Setup_fdre_C_D)        0.079     8.484    display/R_pix_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.484    
                         arrival time                         -26.688    
  -------------------------------------------------------------------
                         slack                                -18.203    

Slack (VIOLATED) :        -18.047ns  (required time - arrival time)
  Source:                 display/curr_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.226ns  (logic 15.463ns (56.795%)  route 11.763ns (43.205%))
  Logic Levels:           35  (CARRY4=16 DSP48E1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.046 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.795    -0.745    display/clk_out1
    SLICE_X54Y38         FDRE                                         r  display/curr_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  display/curr_x_reg[0]/Q
                         net (fo=17, routed)          0.470     0.243    display/curr_x[0]
    SLICE_X55Y38         LUT3 (Prop_lut3_I0_O)        0.124     0.367 r  display/R_pix_r[3]_i_328/O
                         net (fo=3, routed)           0.425     0.792    display/R_pix_r[3]_i_328_n_0
    SLICE_X55Y36         LUT5 (Prop_lut5_I1_O)        0.124     0.916 r  display/R_pix_r[3]_i_246/O
                         net (fo=2, routed)           0.534     1.450    display/R_pix_r[3]_i_246_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.970 r  display/R_pix_r_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000     1.970    display/R_pix_r_reg[3]_i_160_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.209 r  display/R_pix_r_reg[3]_i_77/O[2]
                         net (fo=29, routed)          1.188     3.397    display_n_6
    SLICE_X52Y38         LUT6 (Prop_lut6_I0_O)        0.301     3.698 r  R_pix_r[3]_i_294/O
                         net (fo=1, routed)           0.489     4.187    R_pix_r[3]_i_294_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.585 r  R_pix_r_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000     4.585    R_pix_r_reg[3]_i_206_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.807 r  R_pix_r_reg[3]_i_110/O[0]
                         net (fo=24, routed)          0.661     5.468    display/curr_x_reg[5]_0[0]
    SLICE_X53Y40         LUT4 (Prop_lut4_I3_O)        0.299     5.767 r  display/R_pix_r[3]_i_203/O
                         net (fo=1, routed)           0.000     5.767    display/R_pix_r[3]_i_203_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     6.081 f  display/R_pix_r_reg[3]_i_109/CO[2]
                         net (fo=23, routed)          0.521     6.603    display/R_pix_r_reg[3]_i_109_n_1
    SLICE_X54Y39         LUT6 (Prop_lut6_I2_O)        0.313     6.916 r  display/R_pix_r[3]_i_73/O
                         net (fo=19, routed)          0.555     7.471    display/R_pix_r[3]_i_73_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I2_O)        0.124     7.595 r  display/R_pix_r[3]_i_26/O
                         net (fo=9, routed)           0.454     8.049    display/draw_mod/A[5]
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  display/draw_r2__2_i_67/O
                         net (fo=5, routed)           0.480     8.653    display/draw_r2__2_i_67_n_0
    SLICE_X55Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.777 r  display/draw_r2__2_i_74/O
                         net (fo=1, routed)           0.000     8.777    display/draw_r2__2_i_74_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.357 r  display/draw_r2__2_i_69/O[2]
                         net (fo=3, routed)           0.469     9.826    display/draw_r2__2_i_69_n_5
    SLICE_X55Y43         LUT3 (Prop_lut3_I1_O)        0.302    10.128 r  display/draw_r2__2_i_53/O
                         net (fo=1, routed)           0.481    10.609    display/draw_r2__2_i_53_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.013 r  display/draw_r2__2_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.013    display/draw_r2__2_i_47_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.232 r  display/draw_r2__2_i_46/O[0]
                         net (fo=1, routed)           0.623    11.855    display/draw_mod/reset_reg6[10]
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.295    12.150 r  display/draw_r2__2_i_24/O
                         net (fo=1, routed)           0.000    12.150    display/draw_r2__2_i_24_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.730 r  display/draw_r2__2_i_17/O[2]
                         net (fo=1, routed)           0.586    13.317    display/draw_mod/reset_reg5[11]
    SLICE_X58Y42         LUT2 (Prop_lut2_I1_O)        0.302    13.619 r  display/draw_r2__2_i_6/O
                         net (fo=1, routed)           0.000    13.619    display/draw_r2__2_i_6_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.999 r  display/draw_r2__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.999    display/draw_r2__2_i_2_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.218 r  display/draw_r2__2_i_1/O[0]
                         net (fo=50, routed)          0.768    14.985    draw_mod/curr_x_reg[10][12]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    19.192 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.194    draw_mod/draw_r2__3_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.712 r  draw_mod/draw_r2__4/P[0]
                         net (fo=2, routed)           0.972    21.685    draw_mod/draw_r2__4_n_105
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124    21.809 r  draw_mod/R_pix_r[3]_i_272/O
                         net (fo=1, routed)           0.000    21.809    draw_mod/R_pix_r[3]_i_272_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.342 r  draw_mod/R_pix_r_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    22.342    draw_mod/R_pix_r_reg[3]_i_188_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.459 r  draw_mod/R_pix_r_reg[3]_i_193/CO[3]
                         net (fo=1, routed)           0.000    22.459    draw_mod/R_pix_r_reg[3]_i_193_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.678 r  draw_mod/R_pix_r_reg[3]_i_169/O[0]
                         net (fo=2, routed)           0.766    23.443    draw_mod_n_38
    SLICE_X59Y45         LUT2 (Prop_lut2_I0_O)        0.295    23.738 r  R_pix_r[3]_i_173/O
                         net (fo=1, routed)           0.000    23.738    draw_mod/draw_r2__4_1[0]
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.270 r  draw_mod/R_pix_r_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.270    draw_mod/R_pix_r_reg[3]_i_78_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.492 r  draw_mod/R_pix_r_reg[3]_i_31/O[0]
                         net (fo=1, routed)           0.572    25.064    display/draw_r1[28]
    SLICE_X61Y43         LUT4 (Prop_lut4_I0_O)        0.299    25.363 r  display/R_pix_r[3]_i_91/O
                         net (fo=1, routed)           0.294    25.657    display/R_pix_r[3]_i_91_n_0
    SLICE_X61Y44         LUT4 (Prop_lut4_I0_O)        0.124    25.781 r  display/R_pix_r[3]_i_34/O
                         net (fo=1, routed)           0.263    26.044    display/R_pix_r[3]_i_34_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I3_O)        0.124    26.168 r  display/R_pix_r[3]_i_7/O
                         net (fo=6, routed)           0.189    26.357    display/R_pix_r[3]_i_7_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I2_O)        0.124    26.481 r  display/R_pix_g[1]_i_1/O
                         net (fo=1, routed)           0.000    26.481    display/tmpG[1]
    SLICE_X61Y44         FDRE                                         r  display/R_pix_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.674     8.046    display/clk_out1
    SLICE_X61Y44         FDRE                                         r  display/R_pix_g_reg[1]/C
                         clock pessimism              0.568     8.614    
                         clock uncertainty           -0.208     8.405    
    SLICE_X61Y44         FDRE (Setup_fdre_C_D)        0.029     8.434    display/R_pix_g_reg[1]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                         -26.481    
  -------------------------------------------------------------------
                         slack                                -18.047    

Slack (MET) :             2.582ns  (required time - arrival time)
  Source:                 display/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.261ns  (logic 0.828ns (13.226%)  route 5.433ns (86.774%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 8.038 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.818    -0.722    display/clk_out1
    SLICE_X27Y44         FDRE                                         r  display/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  display/vcount_reg[5]/Q
                         net (fo=17, routed)          1.607     1.342    display/vcount_reg_n_0_[5]
    SLICE_X31Y43         LUT6 (Prop_lut6_I2_O)        0.124     1.466 r  display/curr_x[10]_i_6/O
                         net (fo=1, routed)           0.768     2.234    display/curr_x[10]_i_6_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     2.358 r  display/curr_x[10]_i_4/O
                         net (fo=1, routed)           0.801     3.158    display/curr_x[10]_i_4_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.282 r  display/curr_x[10]_i_1/O
                         net (fo=27, routed)          2.256     5.539    display/pix_r1
    SLICE_X57Y37         FDRE                                         r  display/curr_x_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.666     8.038    display/clk_out1
    SLICE_X57Y37         FDRE                                         r  display/curr_x_reg[9]/C
                         clock pessimism              0.496     8.534    
                         clock uncertainty           -0.208     8.325    
    SLICE_X57Y37         FDRE (Setup_fdre_C_CE)      -0.205     8.120    display/curr_x_reg[9]
  -------------------------------------------------------------------
                         required time                          8.120    
                         arrival time                          -5.539    
  -------------------------------------------------------------------
                         slack                                  2.582    

Slack (MET) :             2.586ns  (required time - arrival time)
  Source:                 display/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.257ns  (logic 0.828ns (13.232%)  route 5.429ns (86.768%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.039 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.818    -0.722    display/clk_out1
    SLICE_X27Y44         FDRE                                         r  display/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  display/vcount_reg[5]/Q
                         net (fo=17, routed)          1.607     1.342    display/vcount_reg_n_0_[5]
    SLICE_X31Y43         LUT6 (Prop_lut6_I2_O)        0.124     1.466 r  display/curr_x[10]_i_6/O
                         net (fo=1, routed)           0.768     2.234    display/curr_x[10]_i_6_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     2.358 r  display/curr_x[10]_i_4/O
                         net (fo=1, routed)           0.801     3.158    display/curr_x[10]_i_4_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.282 r  display/curr_x[10]_i_1/O
                         net (fo=27, routed)          2.253     5.536    display/pix_r1
    SLICE_X57Y38         FDRE                                         r  display/curr_x_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.667     8.039    display/clk_out1
    SLICE_X57Y38         FDRE                                         r  display/curr_x_reg[10]/C
                         clock pessimism              0.496     8.535    
                         clock uncertainty           -0.208     8.326    
    SLICE_X57Y38         FDRE (Setup_fdre_C_CE)      -0.205     8.121    display/curr_x_reg[10]
  -------------------------------------------------------------------
                         required time                          8.121    
                         arrival time                          -5.536    
  -------------------------------------------------------------------
                         slack                                  2.586    

Slack (MET) :             2.586ns  (required time - arrival time)
  Source:                 display/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.257ns  (logic 0.828ns (13.232%)  route 5.429ns (86.768%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.039 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.818    -0.722    display/clk_out1
    SLICE_X27Y44         FDRE                                         r  display/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  display/vcount_reg[5]/Q
                         net (fo=17, routed)          1.607     1.342    display/vcount_reg_n_0_[5]
    SLICE_X31Y43         LUT6 (Prop_lut6_I2_O)        0.124     1.466 r  display/curr_x[10]_i_6/O
                         net (fo=1, routed)           0.768     2.234    display/curr_x[10]_i_6_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     2.358 r  display/curr_x[10]_i_4/O
                         net (fo=1, routed)           0.801     3.158    display/curr_x[10]_i_4_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.282 r  display/curr_x[10]_i_1/O
                         net (fo=27, routed)          2.253     5.536    display/pix_r1
    SLICE_X57Y38         FDRE                                         r  display/curr_x_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.667     8.039    display/clk_out1
    SLICE_X57Y38         FDRE                                         r  display/curr_x_reg[8]/C
                         clock pessimism              0.496     8.535    
                         clock uncertainty           -0.208     8.326    
    SLICE_X57Y38         FDRE (Setup_fdre_C_CE)      -0.205     8.121    display/curr_x_reg[8]
  -------------------------------------------------------------------
                         required time                          8.121    
                         arrival time                          -5.536    
  -------------------------------------------------------------------
                         slack                                  2.586    

Slack (MET) :             3.030ns  (required time - arrival time)
  Source:                 display/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.810ns  (logic 0.828ns (14.250%)  route 4.982ns (85.750%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 8.036 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.818    -0.722    display/clk_out1
    SLICE_X27Y44         FDRE                                         r  display/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  display/vcount_reg[5]/Q
                         net (fo=17, routed)          1.607     1.342    display/vcount_reg_n_0_[5]
    SLICE_X31Y43         LUT6 (Prop_lut6_I2_O)        0.124     1.466 r  display/curr_x[10]_i_6/O
                         net (fo=1, routed)           0.768     2.234    display/curr_x[10]_i_6_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     2.358 r  display/curr_x[10]_i_4/O
                         net (fo=1, routed)           0.801     3.158    display/curr_x[10]_i_4_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.282 r  display/curr_x[10]_i_1/O
                         net (fo=27, routed)          1.806     5.089    display/pix_r1
    SLICE_X55Y36         FDRE                                         r  display/curr_x_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.664     8.036    display/clk_out1
    SLICE_X55Y36         FDRE                                         r  display/curr_x_reg[6]/C
                         clock pessimism              0.496     8.532    
                         clock uncertainty           -0.208     8.323    
    SLICE_X55Y36         FDRE (Setup_fdre_C_CE)      -0.205     8.118    display/curr_x_reg[6]
  -------------------------------------------------------------------
                         required time                          8.118    
                         arrival time                          -5.089    
  -------------------------------------------------------------------
                         slack                                  3.030    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.635    -0.529    display/clk_out1
    SLICE_X31Y37         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.180    -0.207    display/hcount_reg_n_0_[8]
    SLICE_X31Y37         LUT5 (Prop_lut5_I1_O)        0.042    -0.165 r  display/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    display/data0[9]
    SLICE_X31Y37         FDRE                                         r  display/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.908    -0.765    display/clk_out1
    SLICE_X31Y37         FDRE                                         r  display/hcount_reg[9]/C
                         clock pessimism              0.237    -0.529    
                         clock uncertainty            0.208    -0.320    
    SLICE_X31Y37         FDRE (Hold_fdre_C_D)         0.107    -0.213    display/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.638    -0.526    display/clk_out1
    SLICE_X28Y43         FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  display/vcount_reg[0]/Q
                         net (fo=17, routed)          0.185    -0.200    display/vcount_reg_n_0_[0]
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.042    -0.158 r  display/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    display/vcount[0]_i_1_n_0
    SLICE_X28Y43         FDRE                                         r  display/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.913    -0.760    display/clk_out1
    SLICE_X28Y43         FDRE                                         r  display/vcount_reg[0]/C
                         clock pessimism              0.235    -0.526    
                         clock uncertainty            0.208    -0.317    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.105    -0.212    display/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.635    -0.529    display/clk_out1
    SLICE_X31Y37         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.180    -0.207    display/hcount_reg_n_0_[8]
    SLICE_X31Y37         LUT4 (Prop_lut4_I3_O)        0.045    -0.162 r  display/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    display/data0[8]
    SLICE_X31Y37         FDRE                                         r  display/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.908    -0.765    display/clk_out1
    SLICE_X31Y37         FDRE                                         r  display/hcount_reg[8]/C
                         clock pessimism              0.237    -0.529    
                         clock uncertainty            0.208    -0.320    
    SLICE_X31Y37         FDRE (Hold_fdre_C_D)         0.091    -0.229    display/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.912%)  route 0.194ns (51.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.636    -0.528    display/clk_out1
    SLICE_X33Y38         FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           0.194    -0.192    display/hcount_reg_n_0_[1]
    SLICE_X32Y38         LUT6 (Prop_lut6_I2_O)        0.045    -0.147 r  display/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    display/data0[5]
    SLICE_X32Y38         FDRE                                         r  display/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.910    -0.763    display/clk_out1
    SLICE_X32Y38         FDRE                                         r  display/hcount_reg[5]/C
                         clock pessimism              0.249    -0.515    
                         clock uncertainty            0.208    -0.306    
    SLICE_X32Y38         FDRE (Hold_fdre_C_D)         0.091    -0.215    display/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.635    -0.529    display/clk_out1
    SLICE_X32Y37         FDRE                                         r  display/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.388 f  display/hcount_reg[0]/Q
                         net (fo=9, routed)           0.185    -0.203    display/hcount_reg_n_0_[0]
    SLICE_X32Y37         LUT1 (Prop_lut1_I0_O)        0.045    -0.158 r  display/hcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    display/hcount[0]
    SLICE_X32Y37         FDRE                                         r  display/hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.908    -0.765    display/clk_out1
    SLICE_X32Y37         FDRE                                         r  display/hcount_reg[0]/C
                         clock pessimism              0.237    -0.529    
                         clock uncertainty            0.208    -0.320    
    SLICE_X32Y37         FDRE (Hold_fdre_C_D)         0.091    -0.229    display/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 display/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.183ns (46.676%)  route 0.209ns (53.324%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.638    -0.526    display/clk_out1
    SLICE_X32Y43         FDRE                                         r  display/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  display/vcount_reg[3]/Q
                         net (fo=14, routed)          0.209    -0.176    display/vcount_reg_n_0_[3]
    SLICE_X32Y43         LUT4 (Prop_lut4_I3_O)        0.042    -0.134 r  display/vcount[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.134    display/curr_y0[3]
    SLICE_X32Y43         FDRE                                         r  display/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.912    -0.761    display/clk_out1
    SLICE_X32Y43         FDRE                                         r  display/vcount_reg[3]/C
                         clock pessimism              0.236    -0.526    
                         clock uncertainty            0.208    -0.317    
    SLICE_X32Y43         FDRE (Hold_fdre_C_D)         0.101    -0.216    display/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.866%)  route 0.203ns (52.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.639    -0.525    display/clk_out1
    SLICE_X27Y43         FDRE                                         r  display/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  display/vcount_reg[7]/Q
                         net (fo=12, routed)          0.203    -0.181    display/vcount_reg_n_0_[7]
    SLICE_X27Y43         LUT6 (Prop_lut6_I5_O)        0.045    -0.136 r  display/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    display/vcount[7]_i_1_n_0
    SLICE_X27Y43         FDRE                                         r  display/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.915    -0.758    display/clk_out1
    SLICE_X27Y43         FDRE                                         r  display/vcount_reg[7]/C
                         clock pessimism              0.234    -0.525    
                         clock uncertainty            0.208    -0.316    
    SLICE_X27Y43         FDRE (Hold_fdre_C_D)         0.091    -0.225    display/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.621%)  route 0.205ns (52.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.639    -0.525    display/clk_out1
    SLICE_X27Y43         FDRE                                         r  display/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  display/vcount_reg[7]/Q
                         net (fo=12, routed)          0.205    -0.179    display/vcount_reg_n_0_[7]
    SLICE_X27Y43         LUT6 (Prop_lut6_I2_O)        0.045    -0.134 r  display/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    display/vcount[8]_i_1_n_0
    SLICE_X27Y43         FDRE                                         r  display/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.915    -0.758    display/clk_out1
    SLICE_X27Y43         FDRE                                         r  display/vcount_reg[8]/C
                         clock pessimism              0.234    -0.525    
                         clock uncertainty            0.208    -0.316    
    SLICE_X27Y43         FDRE (Hold_fdre_C_D)         0.092    -0.224    display/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 display/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.066%)  route 0.209ns (52.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.639    -0.525    display/clk_out1
    SLICE_X26Y43         FDRE                                         r  display/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  display/vcount_reg[9]/Q
                         net (fo=7, routed)           0.209    -0.174    display/vcount_reg_n_0_[9]
    SLICE_X26Y43         LUT6 (Prop_lut6_I5_O)        0.045    -0.129 r  display/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.129    display/vcount[9]_i_2_n_0
    SLICE_X26Y43         FDRE                                         r  display/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.915    -0.758    display/clk_out1
    SLICE_X26Y43         FDRE                                         r  display/vcount_reg[9]/C
                         clock pessimism              0.234    -0.525    
                         clock uncertainty            0.208    -0.316    
    SLICE_X26Y43         FDRE (Hold_fdre_C_D)         0.091    -0.225    display/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 display/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.195%)  route 0.200ns (51.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.638    -0.526    display/clk_out1
    SLICE_X29Y43         FDRE                                         r  display/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  display/vcount_reg[1]/Q
                         net (fo=14, routed)          0.132    -0.252    display/vcount_reg_n_0_[1]
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.207 r  display/vcount[1]_i_1/O
                         net (fo=2, routed)           0.068    -0.140    display/curr_y0[1]
    SLICE_X29Y43         FDRE                                         r  display/vcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.913    -0.760    display/clk_out1
    SLICE_X29Y43         FDRE                                         r  display/vcount_reg[1]/C
                         clock pessimism              0.235    -0.526    
                         clock uncertainty            0.208    -0.317    
    SLICE_X29Y43         FDRE (Hold_fdre_C_D)         0.070    -0.247    display/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.108    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            6  Failing Endpoints,  Worst Slack      -18.344ns,  Total Violation     -109.459ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.344ns  (required time - arrival time)
  Source:                 display/curr_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.526ns  (logic 15.463ns (56.176%)  route 12.063ns (43.824%))
  Logic Levels:           35  (CARRY4=16 DSP48E1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.046 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.795    -0.745    display/clk_out1
    SLICE_X54Y38         FDRE                                         r  display/curr_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  display/curr_x_reg[0]/Q
                         net (fo=17, routed)          0.470     0.243    display/curr_x[0]
    SLICE_X55Y38         LUT3 (Prop_lut3_I0_O)        0.124     0.367 r  display/R_pix_r[3]_i_328/O
                         net (fo=3, routed)           0.425     0.792    display/R_pix_r[3]_i_328_n_0
    SLICE_X55Y36         LUT5 (Prop_lut5_I1_O)        0.124     0.916 r  display/R_pix_r[3]_i_246/O
                         net (fo=2, routed)           0.534     1.450    display/R_pix_r[3]_i_246_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.970 r  display/R_pix_r_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000     1.970    display/R_pix_r_reg[3]_i_160_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.209 r  display/R_pix_r_reg[3]_i_77/O[2]
                         net (fo=29, routed)          1.188     3.397    display_n_6
    SLICE_X52Y38         LUT6 (Prop_lut6_I0_O)        0.301     3.698 r  R_pix_r[3]_i_294/O
                         net (fo=1, routed)           0.489     4.187    R_pix_r[3]_i_294_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.585 r  R_pix_r_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000     4.585    R_pix_r_reg[3]_i_206_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.807 r  R_pix_r_reg[3]_i_110/O[0]
                         net (fo=24, routed)          0.661     5.468    display/curr_x_reg[5]_0[0]
    SLICE_X53Y40         LUT4 (Prop_lut4_I3_O)        0.299     5.767 r  display/R_pix_r[3]_i_203/O
                         net (fo=1, routed)           0.000     5.767    display/R_pix_r[3]_i_203_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     6.081 f  display/R_pix_r_reg[3]_i_109/CO[2]
                         net (fo=23, routed)          0.521     6.603    display/R_pix_r_reg[3]_i_109_n_1
    SLICE_X54Y39         LUT6 (Prop_lut6_I2_O)        0.313     6.916 r  display/R_pix_r[3]_i_73/O
                         net (fo=19, routed)          0.555     7.471    display/R_pix_r[3]_i_73_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I2_O)        0.124     7.595 r  display/R_pix_r[3]_i_26/O
                         net (fo=9, routed)           0.454     8.049    display/draw_mod/A[5]
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  display/draw_r2__2_i_67/O
                         net (fo=5, routed)           0.480     8.653    display/draw_r2__2_i_67_n_0
    SLICE_X55Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.777 r  display/draw_r2__2_i_74/O
                         net (fo=1, routed)           0.000     8.777    display/draw_r2__2_i_74_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.357 r  display/draw_r2__2_i_69/O[2]
                         net (fo=3, routed)           0.469     9.826    display/draw_r2__2_i_69_n_5
    SLICE_X55Y43         LUT3 (Prop_lut3_I1_O)        0.302    10.128 r  display/draw_r2__2_i_53/O
                         net (fo=1, routed)           0.481    10.609    display/draw_r2__2_i_53_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.013 r  display/draw_r2__2_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.013    display/draw_r2__2_i_47_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.232 r  display/draw_r2__2_i_46/O[0]
                         net (fo=1, routed)           0.623    11.855    display/draw_mod/reset_reg6[10]
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.295    12.150 r  display/draw_r2__2_i_24/O
                         net (fo=1, routed)           0.000    12.150    display/draw_r2__2_i_24_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.730 r  display/draw_r2__2_i_17/O[2]
                         net (fo=1, routed)           0.586    13.317    display/draw_mod/reset_reg5[11]
    SLICE_X58Y42         LUT2 (Prop_lut2_I1_O)        0.302    13.619 r  display/draw_r2__2_i_6/O
                         net (fo=1, routed)           0.000    13.619    display/draw_r2__2_i_6_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.999 r  display/draw_r2__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.999    display/draw_r2__2_i_2_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.218 r  display/draw_r2__2_i_1/O[0]
                         net (fo=50, routed)          0.768    14.985    draw_mod/curr_x_reg[10][12]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    19.192 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.194    draw_mod/draw_r2__3_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.712 r  draw_mod/draw_r2__4/P[0]
                         net (fo=2, routed)           0.972    21.685    draw_mod/draw_r2__4_n_105
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124    21.809 r  draw_mod/R_pix_r[3]_i_272/O
                         net (fo=1, routed)           0.000    21.809    draw_mod/R_pix_r[3]_i_272_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.342 r  draw_mod/R_pix_r_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    22.342    draw_mod/R_pix_r_reg[3]_i_188_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.459 r  draw_mod/R_pix_r_reg[3]_i_193/CO[3]
                         net (fo=1, routed)           0.000    22.459    draw_mod/R_pix_r_reg[3]_i_193_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.678 r  draw_mod/R_pix_r_reg[3]_i_169/O[0]
                         net (fo=2, routed)           0.766    23.443    draw_mod_n_38
    SLICE_X59Y45         LUT2 (Prop_lut2_I0_O)        0.295    23.738 r  R_pix_r[3]_i_173/O
                         net (fo=1, routed)           0.000    23.738    draw_mod/draw_r2__4_1[0]
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.270 r  draw_mod/R_pix_r_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.270    draw_mod/R_pix_r_reg[3]_i_78_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.492 r  draw_mod/R_pix_r_reg[3]_i_31/O[0]
                         net (fo=1, routed)           0.572    25.064    display/draw_r1[28]
    SLICE_X61Y43         LUT4 (Prop_lut4_I0_O)        0.299    25.363 r  display/R_pix_r[3]_i_91/O
                         net (fo=1, routed)           0.294    25.657    display/R_pix_r[3]_i_91_n_0
    SLICE_X61Y44         LUT4 (Prop_lut4_I0_O)        0.124    25.781 r  display/R_pix_r[3]_i_34/O
                         net (fo=1, routed)           0.263    26.044    display/R_pix_r[3]_i_34_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I3_O)        0.124    26.168 r  display/R_pix_r[3]_i_7/O
                         net (fo=6, routed)           0.489    26.657    display/R_pix_r[3]_i_7_n_0
    SLICE_X61Y43         LUT5 (Prop_lut5_I2_O)        0.124    26.781 r  display/R_pix_g[2]_i_1/O
                         net (fo=1, routed)           0.000    26.781    display/tmpG[2]
    SLICE_X61Y43         FDRE                                         r  display/R_pix_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.674     8.046    display/clk_out1
    SLICE_X61Y43         FDRE                                         r  display/R_pix_g_reg[2]/C
                         clock pessimism              0.568     8.614    
                         clock uncertainty           -0.208     8.405    
    SLICE_X61Y43         FDRE (Setup_fdre_C_D)        0.032     8.437    display/R_pix_g_reg[2]
  -------------------------------------------------------------------
                         required time                          8.437    
                         arrival time                         -26.781    
  -------------------------------------------------------------------
                         slack                                -18.344    

Slack (VIOLATED) :        -18.314ns  (required time - arrival time)
  Source:                 display/curr_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.543ns  (logic 15.463ns (56.141%)  route 12.080ns (43.859%))
  Logic Levels:           35  (CARRY4=16 DSP48E1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.046 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.795    -0.745    display/clk_out1
    SLICE_X54Y38         FDRE                                         r  display/curr_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  display/curr_x_reg[0]/Q
                         net (fo=17, routed)          0.470     0.243    display/curr_x[0]
    SLICE_X55Y38         LUT3 (Prop_lut3_I0_O)        0.124     0.367 r  display/R_pix_r[3]_i_328/O
                         net (fo=3, routed)           0.425     0.792    display/R_pix_r[3]_i_328_n_0
    SLICE_X55Y36         LUT5 (Prop_lut5_I1_O)        0.124     0.916 r  display/R_pix_r[3]_i_246/O
                         net (fo=2, routed)           0.534     1.450    display/R_pix_r[3]_i_246_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.970 r  display/R_pix_r_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000     1.970    display/R_pix_r_reg[3]_i_160_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.209 r  display/R_pix_r_reg[3]_i_77/O[2]
                         net (fo=29, routed)          1.188     3.397    display_n_6
    SLICE_X52Y38         LUT6 (Prop_lut6_I0_O)        0.301     3.698 r  R_pix_r[3]_i_294/O
                         net (fo=1, routed)           0.489     4.187    R_pix_r[3]_i_294_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.585 r  R_pix_r_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000     4.585    R_pix_r_reg[3]_i_206_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.807 r  R_pix_r_reg[3]_i_110/O[0]
                         net (fo=24, routed)          0.661     5.468    display/curr_x_reg[5]_0[0]
    SLICE_X53Y40         LUT4 (Prop_lut4_I3_O)        0.299     5.767 r  display/R_pix_r[3]_i_203/O
                         net (fo=1, routed)           0.000     5.767    display/R_pix_r[3]_i_203_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     6.081 f  display/R_pix_r_reg[3]_i_109/CO[2]
                         net (fo=23, routed)          0.521     6.603    display/R_pix_r_reg[3]_i_109_n_1
    SLICE_X54Y39         LUT6 (Prop_lut6_I2_O)        0.313     6.916 r  display/R_pix_r[3]_i_73/O
                         net (fo=19, routed)          0.555     7.471    display/R_pix_r[3]_i_73_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I2_O)        0.124     7.595 r  display/R_pix_r[3]_i_26/O
                         net (fo=9, routed)           0.454     8.049    display/draw_mod/A[5]
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  display/draw_r2__2_i_67/O
                         net (fo=5, routed)           0.480     8.653    display/draw_r2__2_i_67_n_0
    SLICE_X55Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.777 r  display/draw_r2__2_i_74/O
                         net (fo=1, routed)           0.000     8.777    display/draw_r2__2_i_74_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.357 r  display/draw_r2__2_i_69/O[2]
                         net (fo=3, routed)           0.469     9.826    display/draw_r2__2_i_69_n_5
    SLICE_X55Y43         LUT3 (Prop_lut3_I1_O)        0.302    10.128 r  display/draw_r2__2_i_53/O
                         net (fo=1, routed)           0.481    10.609    display/draw_r2__2_i_53_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.013 r  display/draw_r2__2_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.013    display/draw_r2__2_i_47_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.232 r  display/draw_r2__2_i_46/O[0]
                         net (fo=1, routed)           0.623    11.855    display/draw_mod/reset_reg6[10]
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.295    12.150 r  display/draw_r2__2_i_24/O
                         net (fo=1, routed)           0.000    12.150    display/draw_r2__2_i_24_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.730 r  display/draw_r2__2_i_17/O[2]
                         net (fo=1, routed)           0.586    13.317    display/draw_mod/reset_reg5[11]
    SLICE_X58Y42         LUT2 (Prop_lut2_I1_O)        0.302    13.619 r  display/draw_r2__2_i_6/O
                         net (fo=1, routed)           0.000    13.619    display/draw_r2__2_i_6_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.999 r  display/draw_r2__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.999    display/draw_r2__2_i_2_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.218 r  display/draw_r2__2_i_1/O[0]
                         net (fo=50, routed)          0.768    14.985    draw_mod/curr_x_reg[10][12]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    19.192 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.194    draw_mod/draw_r2__3_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.712 r  draw_mod/draw_r2__4/P[0]
                         net (fo=2, routed)           0.972    21.685    draw_mod/draw_r2__4_n_105
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124    21.809 r  draw_mod/R_pix_r[3]_i_272/O
                         net (fo=1, routed)           0.000    21.809    draw_mod/R_pix_r[3]_i_272_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.342 r  draw_mod/R_pix_r_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    22.342    draw_mod/R_pix_r_reg[3]_i_188_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.459 r  draw_mod/R_pix_r_reg[3]_i_193/CO[3]
                         net (fo=1, routed)           0.000    22.459    draw_mod/R_pix_r_reg[3]_i_193_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.678 r  draw_mod/R_pix_r_reg[3]_i_169/O[0]
                         net (fo=2, routed)           0.766    23.443    draw_mod_n_38
    SLICE_X59Y45         LUT2 (Prop_lut2_I0_O)        0.295    23.738 r  R_pix_r[3]_i_173/O
                         net (fo=1, routed)           0.000    23.738    draw_mod/draw_r2__4_1[0]
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.270 r  draw_mod/R_pix_r_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.270    draw_mod/R_pix_r_reg[3]_i_78_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.492 r  draw_mod/R_pix_r_reg[3]_i_31/O[0]
                         net (fo=1, routed)           0.572    25.064    display/draw_r1[28]
    SLICE_X61Y43         LUT4 (Prop_lut4_I0_O)        0.299    25.363 r  display/R_pix_r[3]_i_91/O
                         net (fo=1, routed)           0.294    25.657    display/R_pix_r[3]_i_91_n_0
    SLICE_X61Y44         LUT4 (Prop_lut4_I0_O)        0.124    25.781 r  display/R_pix_r[3]_i_34/O
                         net (fo=1, routed)           0.263    26.044    display/R_pix_r[3]_i_34_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I3_O)        0.124    26.168 r  display/R_pix_r[3]_i_7/O
                         net (fo=6, routed)           0.506    26.675    display/R_pix_r[3]_i_7_n_0
    SLICE_X60Y44         LUT5 (Prop_lut5_I2_O)        0.124    26.799 r  display/R_pix_r[2]_i_1/O
                         net (fo=1, routed)           0.000    26.799    display/tmpR[2]
    SLICE_X60Y44         FDRE                                         r  display/R_pix_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.674     8.046    display/clk_out1
    SLICE_X60Y44         FDRE                                         r  display/R_pix_r_reg[2]/C
                         clock pessimism              0.568     8.614    
                         clock uncertainty           -0.208     8.405    
    SLICE_X60Y44         FDRE (Setup_fdre_C_D)        0.079     8.484    display/R_pix_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.484    
                         arrival time                         -26.799    
  -------------------------------------------------------------------
                         slack                                -18.314    

Slack (VIOLATED) :        -18.284ns  (required time - arrival time)
  Source:                 display/curr_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.513ns  (logic 15.463ns (56.203%)  route 12.050ns (43.797%))
  Logic Levels:           35  (CARRY4=16 DSP48E1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.046 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.795    -0.745    display/clk_out1
    SLICE_X54Y38         FDRE                                         r  display/curr_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  display/curr_x_reg[0]/Q
                         net (fo=17, routed)          0.470     0.243    display/curr_x[0]
    SLICE_X55Y38         LUT3 (Prop_lut3_I0_O)        0.124     0.367 r  display/R_pix_r[3]_i_328/O
                         net (fo=3, routed)           0.425     0.792    display/R_pix_r[3]_i_328_n_0
    SLICE_X55Y36         LUT5 (Prop_lut5_I1_O)        0.124     0.916 r  display/R_pix_r[3]_i_246/O
                         net (fo=2, routed)           0.534     1.450    display/R_pix_r[3]_i_246_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.970 r  display/R_pix_r_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000     1.970    display/R_pix_r_reg[3]_i_160_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.209 r  display/R_pix_r_reg[3]_i_77/O[2]
                         net (fo=29, routed)          1.188     3.397    display_n_6
    SLICE_X52Y38         LUT6 (Prop_lut6_I0_O)        0.301     3.698 r  R_pix_r[3]_i_294/O
                         net (fo=1, routed)           0.489     4.187    R_pix_r[3]_i_294_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.585 r  R_pix_r_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000     4.585    R_pix_r_reg[3]_i_206_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.807 r  R_pix_r_reg[3]_i_110/O[0]
                         net (fo=24, routed)          0.661     5.468    display/curr_x_reg[5]_0[0]
    SLICE_X53Y40         LUT4 (Prop_lut4_I3_O)        0.299     5.767 r  display/R_pix_r[3]_i_203/O
                         net (fo=1, routed)           0.000     5.767    display/R_pix_r[3]_i_203_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     6.081 f  display/R_pix_r_reg[3]_i_109/CO[2]
                         net (fo=23, routed)          0.521     6.603    display/R_pix_r_reg[3]_i_109_n_1
    SLICE_X54Y39         LUT6 (Prop_lut6_I2_O)        0.313     6.916 r  display/R_pix_r[3]_i_73/O
                         net (fo=19, routed)          0.555     7.471    display/R_pix_r[3]_i_73_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I2_O)        0.124     7.595 r  display/R_pix_r[3]_i_26/O
                         net (fo=9, routed)           0.454     8.049    display/draw_mod/A[5]
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  display/draw_r2__2_i_67/O
                         net (fo=5, routed)           0.480     8.653    display/draw_r2__2_i_67_n_0
    SLICE_X55Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.777 r  display/draw_r2__2_i_74/O
                         net (fo=1, routed)           0.000     8.777    display/draw_r2__2_i_74_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.357 r  display/draw_r2__2_i_69/O[2]
                         net (fo=3, routed)           0.469     9.826    display/draw_r2__2_i_69_n_5
    SLICE_X55Y43         LUT3 (Prop_lut3_I1_O)        0.302    10.128 r  display/draw_r2__2_i_53/O
                         net (fo=1, routed)           0.481    10.609    display/draw_r2__2_i_53_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.013 r  display/draw_r2__2_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.013    display/draw_r2__2_i_47_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.232 r  display/draw_r2__2_i_46/O[0]
                         net (fo=1, routed)           0.623    11.855    display/draw_mod/reset_reg6[10]
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.295    12.150 r  display/draw_r2__2_i_24/O
                         net (fo=1, routed)           0.000    12.150    display/draw_r2__2_i_24_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.730 r  display/draw_r2__2_i_17/O[2]
                         net (fo=1, routed)           0.586    13.317    display/draw_mod/reset_reg5[11]
    SLICE_X58Y42         LUT2 (Prop_lut2_I1_O)        0.302    13.619 r  display/draw_r2__2_i_6/O
                         net (fo=1, routed)           0.000    13.619    display/draw_r2__2_i_6_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.999 r  display/draw_r2__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.999    display/draw_r2__2_i_2_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.218 r  display/draw_r2__2_i_1/O[0]
                         net (fo=50, routed)          0.768    14.985    draw_mod/curr_x_reg[10][12]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    19.192 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.194    draw_mod/draw_r2__3_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.712 r  draw_mod/draw_r2__4/P[0]
                         net (fo=2, routed)           0.972    21.685    draw_mod/draw_r2__4_n_105
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124    21.809 r  draw_mod/R_pix_r[3]_i_272/O
                         net (fo=1, routed)           0.000    21.809    draw_mod/R_pix_r[3]_i_272_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.342 r  draw_mod/R_pix_r_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    22.342    draw_mod/R_pix_r_reg[3]_i_188_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.459 r  draw_mod/R_pix_r_reg[3]_i_193/CO[3]
                         net (fo=1, routed)           0.000    22.459    draw_mod/R_pix_r_reg[3]_i_193_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.678 r  draw_mod/R_pix_r_reg[3]_i_169/O[0]
                         net (fo=2, routed)           0.766    23.443    draw_mod_n_38
    SLICE_X59Y45         LUT2 (Prop_lut2_I0_O)        0.295    23.738 r  R_pix_r[3]_i_173/O
                         net (fo=1, routed)           0.000    23.738    draw_mod/draw_r2__4_1[0]
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.270 r  draw_mod/R_pix_r_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.270    draw_mod/R_pix_r_reg[3]_i_78_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.492 r  draw_mod/R_pix_r_reg[3]_i_31/O[0]
                         net (fo=1, routed)           0.572    25.064    display/draw_r1[28]
    SLICE_X61Y43         LUT4 (Prop_lut4_I0_O)        0.299    25.363 r  display/R_pix_r[3]_i_91/O
                         net (fo=1, routed)           0.294    25.657    display/R_pix_r[3]_i_91_n_0
    SLICE_X61Y44         LUT4 (Prop_lut4_I0_O)        0.124    25.781 r  display/R_pix_r[3]_i_34/O
                         net (fo=1, routed)           0.263    26.044    display/R_pix_r[3]_i_34_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I3_O)        0.124    26.168 r  display/R_pix_r[3]_i_7/O
                         net (fo=6, routed)           0.476    26.644    display/R_pix_r[3]_i_7_n_0
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124    26.768 r  display/R_pix_r[1]_i_1/O
                         net (fo=1, routed)           0.000    26.768    display/tmpR[1]
    SLICE_X60Y43         FDRE                                         r  display/R_pix_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.674     8.046    display/clk_out1
    SLICE_X60Y43         FDRE                                         r  display/R_pix_r_reg[1]/C
                         clock pessimism              0.568     8.614    
                         clock uncertainty           -0.208     8.405    
    SLICE_X60Y43         FDRE (Setup_fdre_C_D)        0.079     8.484    display/R_pix_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.484    
                         arrival time                         -26.768    
  -------------------------------------------------------------------
                         slack                                -18.284    

Slack (VIOLATED) :        -18.268ns  (required time - arrival time)
  Source:                 display/curr_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.536ns  (logic 15.456ns (56.130%)  route 12.080ns (43.870%))
  Logic Levels:           35  (CARRY4=16 DSP48E1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.046 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.795    -0.745    display/clk_out1
    SLICE_X54Y38         FDRE                                         r  display/curr_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  display/curr_x_reg[0]/Q
                         net (fo=17, routed)          0.470     0.243    display/curr_x[0]
    SLICE_X55Y38         LUT3 (Prop_lut3_I0_O)        0.124     0.367 r  display/R_pix_r[3]_i_328/O
                         net (fo=3, routed)           0.425     0.792    display/R_pix_r[3]_i_328_n_0
    SLICE_X55Y36         LUT5 (Prop_lut5_I1_O)        0.124     0.916 r  display/R_pix_r[3]_i_246/O
                         net (fo=2, routed)           0.534     1.450    display/R_pix_r[3]_i_246_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.970 r  display/R_pix_r_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000     1.970    display/R_pix_r_reg[3]_i_160_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.209 r  display/R_pix_r_reg[3]_i_77/O[2]
                         net (fo=29, routed)          1.188     3.397    display_n_6
    SLICE_X52Y38         LUT6 (Prop_lut6_I0_O)        0.301     3.698 r  R_pix_r[3]_i_294/O
                         net (fo=1, routed)           0.489     4.187    R_pix_r[3]_i_294_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.585 r  R_pix_r_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000     4.585    R_pix_r_reg[3]_i_206_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.807 r  R_pix_r_reg[3]_i_110/O[0]
                         net (fo=24, routed)          0.661     5.468    display/curr_x_reg[5]_0[0]
    SLICE_X53Y40         LUT4 (Prop_lut4_I3_O)        0.299     5.767 r  display/R_pix_r[3]_i_203/O
                         net (fo=1, routed)           0.000     5.767    display/R_pix_r[3]_i_203_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     6.081 f  display/R_pix_r_reg[3]_i_109/CO[2]
                         net (fo=23, routed)          0.521     6.603    display/R_pix_r_reg[3]_i_109_n_1
    SLICE_X54Y39         LUT6 (Prop_lut6_I2_O)        0.313     6.916 r  display/R_pix_r[3]_i_73/O
                         net (fo=19, routed)          0.555     7.471    display/R_pix_r[3]_i_73_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I2_O)        0.124     7.595 r  display/R_pix_r[3]_i_26/O
                         net (fo=9, routed)           0.454     8.049    display/draw_mod/A[5]
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  display/draw_r2__2_i_67/O
                         net (fo=5, routed)           0.480     8.653    display/draw_r2__2_i_67_n_0
    SLICE_X55Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.777 r  display/draw_r2__2_i_74/O
                         net (fo=1, routed)           0.000     8.777    display/draw_r2__2_i_74_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.357 r  display/draw_r2__2_i_69/O[2]
                         net (fo=3, routed)           0.469     9.826    display/draw_r2__2_i_69_n_5
    SLICE_X55Y43         LUT3 (Prop_lut3_I1_O)        0.302    10.128 r  display/draw_r2__2_i_53/O
                         net (fo=1, routed)           0.481    10.609    display/draw_r2__2_i_53_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.013 r  display/draw_r2__2_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.013    display/draw_r2__2_i_47_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.232 r  display/draw_r2__2_i_46/O[0]
                         net (fo=1, routed)           0.623    11.855    display/draw_mod/reset_reg6[10]
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.295    12.150 r  display/draw_r2__2_i_24/O
                         net (fo=1, routed)           0.000    12.150    display/draw_r2__2_i_24_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.730 r  display/draw_r2__2_i_17/O[2]
                         net (fo=1, routed)           0.586    13.317    display/draw_mod/reset_reg5[11]
    SLICE_X58Y42         LUT2 (Prop_lut2_I1_O)        0.302    13.619 r  display/draw_r2__2_i_6/O
                         net (fo=1, routed)           0.000    13.619    display/draw_r2__2_i_6_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.999 r  display/draw_r2__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.999    display/draw_r2__2_i_2_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.218 r  display/draw_r2__2_i_1/O[0]
                         net (fo=50, routed)          0.768    14.985    draw_mod/curr_x_reg[10][12]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    19.192 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.194    draw_mod/draw_r2__3_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.712 r  draw_mod/draw_r2__4/P[0]
                         net (fo=2, routed)           0.972    21.685    draw_mod/draw_r2__4_n_105
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124    21.809 r  draw_mod/R_pix_r[3]_i_272/O
                         net (fo=1, routed)           0.000    21.809    draw_mod/R_pix_r[3]_i_272_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.342 r  draw_mod/R_pix_r_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    22.342    draw_mod/R_pix_r_reg[3]_i_188_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.459 r  draw_mod/R_pix_r_reg[3]_i_193/CO[3]
                         net (fo=1, routed)           0.000    22.459    draw_mod/R_pix_r_reg[3]_i_193_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.678 r  draw_mod/R_pix_r_reg[3]_i_169/O[0]
                         net (fo=2, routed)           0.766    23.443    draw_mod_n_38
    SLICE_X59Y45         LUT2 (Prop_lut2_I0_O)        0.295    23.738 r  R_pix_r[3]_i_173/O
                         net (fo=1, routed)           0.000    23.738    draw_mod/draw_r2__4_1[0]
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.270 r  draw_mod/R_pix_r_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.270    draw_mod/R_pix_r_reg[3]_i_78_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.492 r  draw_mod/R_pix_r_reg[3]_i_31/O[0]
                         net (fo=1, routed)           0.572    25.064    display/draw_r1[28]
    SLICE_X61Y43         LUT4 (Prop_lut4_I0_O)        0.299    25.363 r  display/R_pix_r[3]_i_91/O
                         net (fo=1, routed)           0.294    25.657    display/R_pix_r[3]_i_91_n_0
    SLICE_X61Y44         LUT4 (Prop_lut4_I0_O)        0.124    25.781 r  display/R_pix_r[3]_i_34/O
                         net (fo=1, routed)           0.263    26.044    display/R_pix_r[3]_i_34_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I3_O)        0.124    26.168 r  display/R_pix_r[3]_i_7/O
                         net (fo=6, routed)           0.506    26.675    display/R_pix_r[3]_i_7_n_0
    SLICE_X60Y44         LUT5 (Prop_lut5_I0_O)        0.117    26.792 r  display/R_pix_b[0]_i_1/O
                         net (fo=1, routed)           0.000    26.792    display/tmpB[0]
    SLICE_X60Y44         FDRE                                         r  display/R_pix_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.674     8.046    display/clk_out1
    SLICE_X60Y44         FDRE                                         r  display/R_pix_b_reg[0]/C
                         clock pessimism              0.568     8.614    
                         clock uncertainty           -0.208     8.405    
    SLICE_X60Y44         FDRE (Setup_fdre_C_D)        0.118     8.523    display/R_pix_b_reg[0]
  -------------------------------------------------------------------
                         required time                          8.523    
                         arrival time                         -26.792    
  -------------------------------------------------------------------
                         slack                                -18.268    

Slack (VIOLATED) :        -18.203ns  (required time - arrival time)
  Source:                 display/curr_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.432ns  (logic 15.463ns (56.368%)  route 11.969ns (43.632%))
  Logic Levels:           35  (CARRY4=16 DSP48E1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.046 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.795    -0.745    display/clk_out1
    SLICE_X54Y38         FDRE                                         r  display/curr_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  display/curr_x_reg[0]/Q
                         net (fo=17, routed)          0.470     0.243    display/curr_x[0]
    SLICE_X55Y38         LUT3 (Prop_lut3_I0_O)        0.124     0.367 r  display/R_pix_r[3]_i_328/O
                         net (fo=3, routed)           0.425     0.792    display/R_pix_r[3]_i_328_n_0
    SLICE_X55Y36         LUT5 (Prop_lut5_I1_O)        0.124     0.916 r  display/R_pix_r[3]_i_246/O
                         net (fo=2, routed)           0.534     1.450    display/R_pix_r[3]_i_246_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.970 r  display/R_pix_r_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000     1.970    display/R_pix_r_reg[3]_i_160_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.209 r  display/R_pix_r_reg[3]_i_77/O[2]
                         net (fo=29, routed)          1.188     3.397    display_n_6
    SLICE_X52Y38         LUT6 (Prop_lut6_I0_O)        0.301     3.698 r  R_pix_r[3]_i_294/O
                         net (fo=1, routed)           0.489     4.187    R_pix_r[3]_i_294_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.585 r  R_pix_r_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000     4.585    R_pix_r_reg[3]_i_206_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.807 r  R_pix_r_reg[3]_i_110/O[0]
                         net (fo=24, routed)          0.661     5.468    display/curr_x_reg[5]_0[0]
    SLICE_X53Y40         LUT4 (Prop_lut4_I3_O)        0.299     5.767 r  display/R_pix_r[3]_i_203/O
                         net (fo=1, routed)           0.000     5.767    display/R_pix_r[3]_i_203_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     6.081 f  display/R_pix_r_reg[3]_i_109/CO[2]
                         net (fo=23, routed)          0.521     6.603    display/R_pix_r_reg[3]_i_109_n_1
    SLICE_X54Y39         LUT6 (Prop_lut6_I2_O)        0.313     6.916 r  display/R_pix_r[3]_i_73/O
                         net (fo=19, routed)          0.555     7.471    display/R_pix_r[3]_i_73_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I2_O)        0.124     7.595 r  display/R_pix_r[3]_i_26/O
                         net (fo=9, routed)           0.454     8.049    display/draw_mod/A[5]
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  display/draw_r2__2_i_67/O
                         net (fo=5, routed)           0.480     8.653    display/draw_r2__2_i_67_n_0
    SLICE_X55Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.777 r  display/draw_r2__2_i_74/O
                         net (fo=1, routed)           0.000     8.777    display/draw_r2__2_i_74_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.357 r  display/draw_r2__2_i_69/O[2]
                         net (fo=3, routed)           0.469     9.826    display/draw_r2__2_i_69_n_5
    SLICE_X55Y43         LUT3 (Prop_lut3_I1_O)        0.302    10.128 r  display/draw_r2__2_i_53/O
                         net (fo=1, routed)           0.481    10.609    display/draw_r2__2_i_53_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.013 r  display/draw_r2__2_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.013    display/draw_r2__2_i_47_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.232 r  display/draw_r2__2_i_46/O[0]
                         net (fo=1, routed)           0.623    11.855    display/draw_mod/reset_reg6[10]
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.295    12.150 r  display/draw_r2__2_i_24/O
                         net (fo=1, routed)           0.000    12.150    display/draw_r2__2_i_24_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.730 r  display/draw_r2__2_i_17/O[2]
                         net (fo=1, routed)           0.586    13.317    display/draw_mod/reset_reg5[11]
    SLICE_X58Y42         LUT2 (Prop_lut2_I1_O)        0.302    13.619 r  display/draw_r2__2_i_6/O
                         net (fo=1, routed)           0.000    13.619    display/draw_r2__2_i_6_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.999 r  display/draw_r2__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.999    display/draw_r2__2_i_2_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.218 r  display/draw_r2__2_i_1/O[0]
                         net (fo=50, routed)          0.768    14.985    draw_mod/curr_x_reg[10][12]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    19.192 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.194    draw_mod/draw_r2__3_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.712 r  draw_mod/draw_r2__4/P[0]
                         net (fo=2, routed)           0.972    21.685    draw_mod/draw_r2__4_n_105
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124    21.809 r  draw_mod/R_pix_r[3]_i_272/O
                         net (fo=1, routed)           0.000    21.809    draw_mod/R_pix_r[3]_i_272_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.342 r  draw_mod/R_pix_r_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    22.342    draw_mod/R_pix_r_reg[3]_i_188_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.459 r  draw_mod/R_pix_r_reg[3]_i_193/CO[3]
                         net (fo=1, routed)           0.000    22.459    draw_mod/R_pix_r_reg[3]_i_193_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.678 r  draw_mod/R_pix_r_reg[3]_i_169/O[0]
                         net (fo=2, routed)           0.766    23.443    draw_mod_n_38
    SLICE_X59Y45         LUT2 (Prop_lut2_I0_O)        0.295    23.738 r  R_pix_r[3]_i_173/O
                         net (fo=1, routed)           0.000    23.738    draw_mod/draw_r2__4_1[0]
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.270 r  draw_mod/R_pix_r_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.270    draw_mod/R_pix_r_reg[3]_i_78_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.492 r  draw_mod/R_pix_r_reg[3]_i_31/O[0]
                         net (fo=1, routed)           0.572    25.064    display/draw_r1[28]
    SLICE_X61Y43         LUT4 (Prop_lut4_I0_O)        0.299    25.363 r  display/R_pix_r[3]_i_91/O
                         net (fo=1, routed)           0.294    25.657    display/R_pix_r[3]_i_91_n_0
    SLICE_X61Y44         LUT4 (Prop_lut4_I0_O)        0.124    25.781 r  display/R_pix_r[3]_i_34/O
                         net (fo=1, routed)           0.263    26.044    display/R_pix_r[3]_i_34_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I3_O)        0.124    26.168 r  display/R_pix_r[3]_i_7/O
                         net (fo=6, routed)           0.395    26.564    display/R_pix_r[3]_i_7_n_0
    SLICE_X60Y44         LUT6 (Prop_lut6_I5_O)        0.124    26.688 r  display/R_pix_r[3]_i_1/O
                         net (fo=1, routed)           0.000    26.688    display/tmpR[3]
    SLICE_X60Y44         FDRE                                         r  display/R_pix_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.674     8.046    display/clk_out1
    SLICE_X60Y44         FDRE                                         r  display/R_pix_r_reg[3]/C
                         clock pessimism              0.568     8.614    
                         clock uncertainty           -0.208     8.405    
    SLICE_X60Y44         FDRE (Setup_fdre_C_D)        0.079     8.484    display/R_pix_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.484    
                         arrival time                         -26.688    
  -------------------------------------------------------------------
                         slack                                -18.203    

Slack (VIOLATED) :        -18.047ns  (required time - arrival time)
  Source:                 display/curr_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.226ns  (logic 15.463ns (56.795%)  route 11.763ns (43.205%))
  Logic Levels:           35  (CARRY4=16 DSP48E1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.046 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.795    -0.745    display/clk_out1
    SLICE_X54Y38         FDRE                                         r  display/curr_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  display/curr_x_reg[0]/Q
                         net (fo=17, routed)          0.470     0.243    display/curr_x[0]
    SLICE_X55Y38         LUT3 (Prop_lut3_I0_O)        0.124     0.367 r  display/R_pix_r[3]_i_328/O
                         net (fo=3, routed)           0.425     0.792    display/R_pix_r[3]_i_328_n_0
    SLICE_X55Y36         LUT5 (Prop_lut5_I1_O)        0.124     0.916 r  display/R_pix_r[3]_i_246/O
                         net (fo=2, routed)           0.534     1.450    display/R_pix_r[3]_i_246_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.970 r  display/R_pix_r_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000     1.970    display/R_pix_r_reg[3]_i_160_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.209 r  display/R_pix_r_reg[3]_i_77/O[2]
                         net (fo=29, routed)          1.188     3.397    display_n_6
    SLICE_X52Y38         LUT6 (Prop_lut6_I0_O)        0.301     3.698 r  R_pix_r[3]_i_294/O
                         net (fo=1, routed)           0.489     4.187    R_pix_r[3]_i_294_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.585 r  R_pix_r_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000     4.585    R_pix_r_reg[3]_i_206_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.807 r  R_pix_r_reg[3]_i_110/O[0]
                         net (fo=24, routed)          0.661     5.468    display/curr_x_reg[5]_0[0]
    SLICE_X53Y40         LUT4 (Prop_lut4_I3_O)        0.299     5.767 r  display/R_pix_r[3]_i_203/O
                         net (fo=1, routed)           0.000     5.767    display/R_pix_r[3]_i_203_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     6.081 f  display/R_pix_r_reg[3]_i_109/CO[2]
                         net (fo=23, routed)          0.521     6.603    display/R_pix_r_reg[3]_i_109_n_1
    SLICE_X54Y39         LUT6 (Prop_lut6_I2_O)        0.313     6.916 r  display/R_pix_r[3]_i_73/O
                         net (fo=19, routed)          0.555     7.471    display/R_pix_r[3]_i_73_n_0
    SLICE_X56Y43         LUT4 (Prop_lut4_I2_O)        0.124     7.595 r  display/R_pix_r[3]_i_26/O
                         net (fo=9, routed)           0.454     8.049    display/draw_mod/A[5]
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  display/draw_r2__2_i_67/O
                         net (fo=5, routed)           0.480     8.653    display/draw_r2__2_i_67_n_0
    SLICE_X55Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.777 r  display/draw_r2__2_i_74/O
                         net (fo=1, routed)           0.000     8.777    display/draw_r2__2_i_74_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.357 r  display/draw_r2__2_i_69/O[2]
                         net (fo=3, routed)           0.469     9.826    display/draw_r2__2_i_69_n_5
    SLICE_X55Y43         LUT3 (Prop_lut3_I1_O)        0.302    10.128 r  display/draw_r2__2_i_53/O
                         net (fo=1, routed)           0.481    10.609    display/draw_r2__2_i_53_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.013 r  display/draw_r2__2_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.013    display/draw_r2__2_i_47_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.232 r  display/draw_r2__2_i_46/O[0]
                         net (fo=1, routed)           0.623    11.855    display/draw_mod/reset_reg6[10]
    SLICE_X57Y42         LUT2 (Prop_lut2_I1_O)        0.295    12.150 r  display/draw_r2__2_i_24/O
                         net (fo=1, routed)           0.000    12.150    display/draw_r2__2_i_24_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.730 r  display/draw_r2__2_i_17/O[2]
                         net (fo=1, routed)           0.586    13.317    display/draw_mod/reset_reg5[11]
    SLICE_X58Y42         LUT2 (Prop_lut2_I1_O)        0.302    13.619 r  display/draw_r2__2_i_6/O
                         net (fo=1, routed)           0.000    13.619    display/draw_r2__2_i_6_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.999 r  display/draw_r2__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.999    display/draw_r2__2_i_2_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.218 r  display/draw_r2__2_i_1/O[0]
                         net (fo=50, routed)          0.768    14.985    draw_mod/curr_x_reg[10][12]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    19.192 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.194    draw_mod/draw_r2__3_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.712 r  draw_mod/draw_r2__4/P[0]
                         net (fo=2, routed)           0.972    21.685    draw_mod/draw_r2__4_n_105
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.124    21.809 r  draw_mod/R_pix_r[3]_i_272/O
                         net (fo=1, routed)           0.000    21.809    draw_mod/R_pix_r[3]_i_272_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.342 r  draw_mod/R_pix_r_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    22.342    draw_mod/R_pix_r_reg[3]_i_188_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.459 r  draw_mod/R_pix_r_reg[3]_i_193/CO[3]
                         net (fo=1, routed)           0.000    22.459    draw_mod/R_pix_r_reg[3]_i_193_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.678 r  draw_mod/R_pix_r_reg[3]_i_169/O[0]
                         net (fo=2, routed)           0.766    23.443    draw_mod_n_38
    SLICE_X59Y45         LUT2 (Prop_lut2_I0_O)        0.295    23.738 r  R_pix_r[3]_i_173/O
                         net (fo=1, routed)           0.000    23.738    draw_mod/draw_r2__4_1[0]
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.270 r  draw_mod/R_pix_r_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.270    draw_mod/R_pix_r_reg[3]_i_78_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.492 r  draw_mod/R_pix_r_reg[3]_i_31/O[0]
                         net (fo=1, routed)           0.572    25.064    display/draw_r1[28]
    SLICE_X61Y43         LUT4 (Prop_lut4_I0_O)        0.299    25.363 r  display/R_pix_r[3]_i_91/O
                         net (fo=1, routed)           0.294    25.657    display/R_pix_r[3]_i_91_n_0
    SLICE_X61Y44         LUT4 (Prop_lut4_I0_O)        0.124    25.781 r  display/R_pix_r[3]_i_34/O
                         net (fo=1, routed)           0.263    26.044    display/R_pix_r[3]_i_34_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I3_O)        0.124    26.168 r  display/R_pix_r[3]_i_7/O
                         net (fo=6, routed)           0.189    26.357    display/R_pix_r[3]_i_7_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I2_O)        0.124    26.481 r  display/R_pix_g[1]_i_1/O
                         net (fo=1, routed)           0.000    26.481    display/tmpG[1]
    SLICE_X61Y44         FDRE                                         r  display/R_pix_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.674     8.046    display/clk_out1
    SLICE_X61Y44         FDRE                                         r  display/R_pix_g_reg[1]/C
                         clock pessimism              0.568     8.614    
                         clock uncertainty           -0.208     8.405    
    SLICE_X61Y44         FDRE (Setup_fdre_C_D)        0.029     8.434    display/R_pix_g_reg[1]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                         -26.481    
  -------------------------------------------------------------------
                         slack                                -18.047    

Slack (MET) :             2.582ns  (required time - arrival time)
  Source:                 display/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.261ns  (logic 0.828ns (13.226%)  route 5.433ns (86.774%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 8.038 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.818    -0.722    display/clk_out1
    SLICE_X27Y44         FDRE                                         r  display/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  display/vcount_reg[5]/Q
                         net (fo=17, routed)          1.607     1.342    display/vcount_reg_n_0_[5]
    SLICE_X31Y43         LUT6 (Prop_lut6_I2_O)        0.124     1.466 r  display/curr_x[10]_i_6/O
                         net (fo=1, routed)           0.768     2.234    display/curr_x[10]_i_6_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     2.358 r  display/curr_x[10]_i_4/O
                         net (fo=1, routed)           0.801     3.158    display/curr_x[10]_i_4_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.282 r  display/curr_x[10]_i_1/O
                         net (fo=27, routed)          2.256     5.539    display/pix_r1
    SLICE_X57Y37         FDRE                                         r  display/curr_x_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.666     8.038    display/clk_out1
    SLICE_X57Y37         FDRE                                         r  display/curr_x_reg[9]/C
                         clock pessimism              0.496     8.534    
                         clock uncertainty           -0.208     8.325    
    SLICE_X57Y37         FDRE (Setup_fdre_C_CE)      -0.205     8.120    display/curr_x_reg[9]
  -------------------------------------------------------------------
                         required time                          8.120    
                         arrival time                          -5.539    
  -------------------------------------------------------------------
                         slack                                  2.582    

Slack (MET) :             2.586ns  (required time - arrival time)
  Source:                 display/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.257ns  (logic 0.828ns (13.232%)  route 5.429ns (86.768%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.039 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.818    -0.722    display/clk_out1
    SLICE_X27Y44         FDRE                                         r  display/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  display/vcount_reg[5]/Q
                         net (fo=17, routed)          1.607     1.342    display/vcount_reg_n_0_[5]
    SLICE_X31Y43         LUT6 (Prop_lut6_I2_O)        0.124     1.466 r  display/curr_x[10]_i_6/O
                         net (fo=1, routed)           0.768     2.234    display/curr_x[10]_i_6_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     2.358 r  display/curr_x[10]_i_4/O
                         net (fo=1, routed)           0.801     3.158    display/curr_x[10]_i_4_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.282 r  display/curr_x[10]_i_1/O
                         net (fo=27, routed)          2.253     5.536    display/pix_r1
    SLICE_X57Y38         FDRE                                         r  display/curr_x_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.667     8.039    display/clk_out1
    SLICE_X57Y38         FDRE                                         r  display/curr_x_reg[10]/C
                         clock pessimism              0.496     8.535    
                         clock uncertainty           -0.208     8.326    
    SLICE_X57Y38         FDRE (Setup_fdre_C_CE)      -0.205     8.121    display/curr_x_reg[10]
  -------------------------------------------------------------------
                         required time                          8.121    
                         arrival time                          -5.536    
  -------------------------------------------------------------------
                         slack                                  2.586    

Slack (MET) :             2.586ns  (required time - arrival time)
  Source:                 display/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.257ns  (logic 0.828ns (13.232%)  route 5.429ns (86.768%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.039 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.818    -0.722    display/clk_out1
    SLICE_X27Y44         FDRE                                         r  display/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  display/vcount_reg[5]/Q
                         net (fo=17, routed)          1.607     1.342    display/vcount_reg_n_0_[5]
    SLICE_X31Y43         LUT6 (Prop_lut6_I2_O)        0.124     1.466 r  display/curr_x[10]_i_6/O
                         net (fo=1, routed)           0.768     2.234    display/curr_x[10]_i_6_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     2.358 r  display/curr_x[10]_i_4/O
                         net (fo=1, routed)           0.801     3.158    display/curr_x[10]_i_4_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.282 r  display/curr_x[10]_i_1/O
                         net (fo=27, routed)          2.253     5.536    display/pix_r1
    SLICE_X57Y38         FDRE                                         r  display/curr_x_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.667     8.039    display/clk_out1
    SLICE_X57Y38         FDRE                                         r  display/curr_x_reg[8]/C
                         clock pessimism              0.496     8.535    
                         clock uncertainty           -0.208     8.326    
    SLICE_X57Y38         FDRE (Setup_fdre_C_CE)      -0.205     8.121    display/curr_x_reg[8]
  -------------------------------------------------------------------
                         required time                          8.121    
                         arrival time                          -5.536    
  -------------------------------------------------------------------
                         slack                                  2.586    

Slack (MET) :             3.030ns  (required time - arrival time)
  Source:                 display/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.810ns  (logic 0.828ns (14.250%)  route 4.982ns (85.750%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 8.036 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.818    -0.722    display/clk_out1
    SLICE_X27Y44         FDRE                                         r  display/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  display/vcount_reg[5]/Q
                         net (fo=17, routed)          1.607     1.342    display/vcount_reg_n_0_[5]
    SLICE_X31Y43         LUT6 (Prop_lut6_I2_O)        0.124     1.466 r  display/curr_x[10]_i_6/O
                         net (fo=1, routed)           0.768     2.234    display/curr_x[10]_i_6_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     2.358 r  display/curr_x[10]_i_4/O
                         net (fo=1, routed)           0.801     3.158    display/curr_x[10]_i_4_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.282 r  display/curr_x[10]_i_1/O
                         net (fo=27, routed)          1.806     5.089    display/pix_r1
    SLICE_X55Y36         FDRE                                         r  display/curr_x_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.664     8.036    display/clk_out1
    SLICE_X55Y36         FDRE                                         r  display/curr_x_reg[6]/C
                         clock pessimism              0.496     8.532    
                         clock uncertainty           -0.208     8.323    
    SLICE_X55Y36         FDRE (Setup_fdre_C_CE)      -0.205     8.118    display/curr_x_reg[6]
  -------------------------------------------------------------------
                         required time                          8.118    
                         arrival time                          -5.089    
  -------------------------------------------------------------------
                         slack                                  3.030    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.635    -0.529    display/clk_out1
    SLICE_X31Y37         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.180    -0.207    display/hcount_reg_n_0_[8]
    SLICE_X31Y37         LUT5 (Prop_lut5_I1_O)        0.042    -0.165 r  display/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    display/data0[9]
    SLICE_X31Y37         FDRE                                         r  display/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.908    -0.765    display/clk_out1
    SLICE_X31Y37         FDRE                                         r  display/hcount_reg[9]/C
                         clock pessimism              0.237    -0.529    
                         clock uncertainty            0.208    -0.320    
    SLICE_X31Y37         FDRE (Hold_fdre_C_D)         0.107    -0.213    display/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.638    -0.526    display/clk_out1
    SLICE_X28Y43         FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  display/vcount_reg[0]/Q
                         net (fo=17, routed)          0.185    -0.200    display/vcount_reg_n_0_[0]
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.042    -0.158 r  display/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    display/vcount[0]_i_1_n_0
    SLICE_X28Y43         FDRE                                         r  display/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.913    -0.760    display/clk_out1
    SLICE_X28Y43         FDRE                                         r  display/vcount_reg[0]/C
                         clock pessimism              0.235    -0.526    
                         clock uncertainty            0.208    -0.317    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.105    -0.212    display/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.635    -0.529    display/clk_out1
    SLICE_X31Y37         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.180    -0.207    display/hcount_reg_n_0_[8]
    SLICE_X31Y37         LUT4 (Prop_lut4_I3_O)        0.045    -0.162 r  display/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    display/data0[8]
    SLICE_X31Y37         FDRE                                         r  display/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.908    -0.765    display/clk_out1
    SLICE_X31Y37         FDRE                                         r  display/hcount_reg[8]/C
                         clock pessimism              0.237    -0.529    
                         clock uncertainty            0.208    -0.320    
    SLICE_X31Y37         FDRE (Hold_fdre_C_D)         0.091    -0.229    display/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.912%)  route 0.194ns (51.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.636    -0.528    display/clk_out1
    SLICE_X33Y38         FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           0.194    -0.192    display/hcount_reg_n_0_[1]
    SLICE_X32Y38         LUT6 (Prop_lut6_I2_O)        0.045    -0.147 r  display/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    display/data0[5]
    SLICE_X32Y38         FDRE                                         r  display/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.910    -0.763    display/clk_out1
    SLICE_X32Y38         FDRE                                         r  display/hcount_reg[5]/C
                         clock pessimism              0.249    -0.515    
                         clock uncertainty            0.208    -0.306    
    SLICE_X32Y38         FDRE (Hold_fdre_C_D)         0.091    -0.215    display/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.635    -0.529    display/clk_out1
    SLICE_X32Y37         FDRE                                         r  display/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.388 f  display/hcount_reg[0]/Q
                         net (fo=9, routed)           0.185    -0.203    display/hcount_reg_n_0_[0]
    SLICE_X32Y37         LUT1 (Prop_lut1_I0_O)        0.045    -0.158 r  display/hcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    display/hcount[0]
    SLICE_X32Y37         FDRE                                         r  display/hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.908    -0.765    display/clk_out1
    SLICE_X32Y37         FDRE                                         r  display/hcount_reg[0]/C
                         clock pessimism              0.237    -0.529    
                         clock uncertainty            0.208    -0.320    
    SLICE_X32Y37         FDRE (Hold_fdre_C_D)         0.091    -0.229    display/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 display/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.183ns (46.676%)  route 0.209ns (53.324%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.638    -0.526    display/clk_out1
    SLICE_X32Y43         FDRE                                         r  display/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  display/vcount_reg[3]/Q
                         net (fo=14, routed)          0.209    -0.176    display/vcount_reg_n_0_[3]
    SLICE_X32Y43         LUT4 (Prop_lut4_I3_O)        0.042    -0.134 r  display/vcount[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.134    display/curr_y0[3]
    SLICE_X32Y43         FDRE                                         r  display/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.912    -0.761    display/clk_out1
    SLICE_X32Y43         FDRE                                         r  display/vcount_reg[3]/C
                         clock pessimism              0.236    -0.526    
                         clock uncertainty            0.208    -0.317    
    SLICE_X32Y43         FDRE (Hold_fdre_C_D)         0.101    -0.216    display/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.866%)  route 0.203ns (52.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.639    -0.525    display/clk_out1
    SLICE_X27Y43         FDRE                                         r  display/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  display/vcount_reg[7]/Q
                         net (fo=12, routed)          0.203    -0.181    display/vcount_reg_n_0_[7]
    SLICE_X27Y43         LUT6 (Prop_lut6_I5_O)        0.045    -0.136 r  display/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    display/vcount[7]_i_1_n_0
    SLICE_X27Y43         FDRE                                         r  display/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.915    -0.758    display/clk_out1
    SLICE_X27Y43         FDRE                                         r  display/vcount_reg[7]/C
                         clock pessimism              0.234    -0.525    
                         clock uncertainty            0.208    -0.316    
    SLICE_X27Y43         FDRE (Hold_fdre_C_D)         0.091    -0.225    display/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.621%)  route 0.205ns (52.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.639    -0.525    display/clk_out1
    SLICE_X27Y43         FDRE                                         r  display/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  display/vcount_reg[7]/Q
                         net (fo=12, routed)          0.205    -0.179    display/vcount_reg_n_0_[7]
    SLICE_X27Y43         LUT6 (Prop_lut6_I2_O)        0.045    -0.134 r  display/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    display/vcount[8]_i_1_n_0
    SLICE_X27Y43         FDRE                                         r  display/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.915    -0.758    display/clk_out1
    SLICE_X27Y43         FDRE                                         r  display/vcount_reg[8]/C
                         clock pessimism              0.234    -0.525    
                         clock uncertainty            0.208    -0.316    
    SLICE_X27Y43         FDRE (Hold_fdre_C_D)         0.092    -0.224    display/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 display/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.066%)  route 0.209ns (52.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.639    -0.525    display/clk_out1
    SLICE_X26Y43         FDRE                                         r  display/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  display/vcount_reg[9]/Q
                         net (fo=7, routed)           0.209    -0.174    display/vcount_reg_n_0_[9]
    SLICE_X26Y43         LUT6 (Prop_lut6_I5_O)        0.045    -0.129 r  display/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.129    display/vcount[9]_i_2_n_0
    SLICE_X26Y43         FDRE                                         r  display/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.915    -0.758    display/clk_out1
    SLICE_X26Y43         FDRE                                         r  display/vcount_reg[9]/C
                         clock pessimism              0.234    -0.525    
                         clock uncertainty            0.208    -0.316    
    SLICE_X26Y43         FDRE (Hold_fdre_C_D)         0.091    -0.225    display/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 display/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.195%)  route 0.200ns (51.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.638    -0.526    display/clk_out1
    SLICE_X29Y43         FDRE                                         r  display/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  display/vcount_reg[1]/Q
                         net (fo=14, routed)          0.132    -0.252    display/vcount_reg_n_0_[1]
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.207 r  display/vcount[1]_i_1/O
                         net (fo=2, routed)           0.068    -0.140    display/curr_y0[1]
    SLICE_X29Y43         FDRE                                         r  display/vcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.913    -0.760    display/clk_out1
    SLICE_X29Y43         FDRE                                         r  display/vcount_reg[1]/C
                         clock pessimism              0.235    -0.526    
                         clock uncertainty            0.208    -0.317    
    SLICE_X29Y43         FDRE (Hold_fdre_C_D)         0.070    -0.247    display/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.108    





