#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Nov  5 12:31:05 2018
# Process ID: 2518
# Current directory: /home/avin/Documents/embedded_lab3
# Command line: vivado
# Log file: /home/avin/Documents/embedded_lab3/vivado.log
# Journal file: /home/avin/Documents/embedded_lab3/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/avin/Documents/embedded_lab3/lab_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 6172.922 ; gain = 111.543 ; free physical = 4993 ; free virtual = 10515
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_2/new/sender_tb.vhd
update_compile_order -fileset sim_1
set_property top sender_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sender_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj sender_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/sender.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sender
INFO: [VRFC 10-163] Analyzing VHDL file "/home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/imports/new/sender_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sender_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 2c5416204d464916b30b217abbae60d7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot sender_tb_behav xil_defaultlib.sender_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.sender [sender_default]
Compiling architecture behavioral of entity xil_defaultlib.sender_tb
Built simulation snapshot sender_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim/xsim.dir/sender_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim/xsim.dir/sender_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Nov  5 12:36:13 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Nov  5 12:36:13 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sender_tb_behav -key {Behavioral:sim_1:Functional:sender_tb} -tclbatch {sender_tb.tcl} -view {/home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg
WARNING: Simulation object /echo_tb/word was not found in the design.
WARNING: Simulation object /echo_tb/clk was not found in the design.
WARNING: Simulation object /echo_tb/en was not found in the design.
WARNING: Simulation object /echo_tb/send was not found in the design.
WARNING: Simulation object /echo_tb/rdy was not found in the design.
WARNING: Simulation object /echo_tb/newChar was not found in the design.
WARNING: Simulation object /echo_tb/charIn was not found in the design.
WARNING: Simulation object /echo_tb/charOut was not found in the design.
WARNING: Simulation object /echo_tb/dut/curr was not found in the design.
source sender_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5ms
Error: Send/Receive MISMATCH at time: 26056000 ps
expected: 118
received: 0
Time: 26056 ns  Iteration: 1  Process: /sender_tb/line__54  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/imports/new/sender_tb.vhd
Error: Send/Receive MISMATCH at time: 52120000 ps
expected: 114
received: 118
Time: 52120 ns  Iteration: 1  Process: /sender_tb/line__54  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/imports/new/sender_tb.vhd
Error: Send/Receive MISMATCH at time: 78184000 ps
expected: 50
received: 118
Time: 78184 ns  Iteration: 1  Process: /sender_tb/line__54  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/imports/new/sender_tb.vhd
Error: Send/Receive MISMATCH at time: 104248000 ps
expected: 53
received: 114
Time: 104248 ns  Iteration: 1  Process: /sender_tb/line__54  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/imports/new/sender_tb.vhd
Error: Send/Receive MISMATCH at time: 130312000 ps
expected: 48
received: 114
Time: 130312 ns  Iteration: 1  Process: /sender_tb/line__54  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/imports/new/sender_tb.vhd
ERROR: Index 5 out of bound 0 to 4
Time: 156376 ns  Iteration: 1  Process: /sender_tb/line__54
  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/imports/new/sender_tb.vhd

HDL Line: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/imports/new/sender_tb.vhd:67
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sender_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5ms
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 6319.781 ; gain = 55.805 ; free physical = 4877 ; free virtual = 10515
save_wave_config {/home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sender_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj sender_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 2c5416204d464916b30b217abbae60d7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot sender_tb_behav xil_defaultlib.sender_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sender_tb_behav -key {Behavioral:sim_1:Functional:sender_tb} -tclbatch {sender_tb.tcl} -view {/home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg
source sender_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5ms
Error: Send/Receive MISMATCH at time: 26056000 ps
expected: 118
received: 0
Time: 26056 ns  Iteration: 1  Process: /sender_tb/line__54  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/imports/new/sender_tb.vhd
Error: Send/Receive MISMATCH at time: 52120000 ps
expected: 114
received: 118
Time: 52120 ns  Iteration: 1  Process: /sender_tb/line__54  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/imports/new/sender_tb.vhd
Error: Send/Receive MISMATCH at time: 78184000 ps
expected: 50
received: 118
Time: 78184 ns  Iteration: 1  Process: /sender_tb/line__54  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/imports/new/sender_tb.vhd
Error: Send/Receive MISMATCH at time: 104248000 ps
expected: 53
received: 114
Time: 104248 ns  Iteration: 1  Process: /sender_tb/line__54  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/imports/new/sender_tb.vhd
Error: Send/Receive MISMATCH at time: 130312000 ps
expected: 48
received: 114
Time: 130312 ns  Iteration: 1  Process: /sender_tb/line__54  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/imports/new/sender_tb.vhd
ERROR: Index 5 out of bound 0 to 4
Time: 156376 ns  Iteration: 1  Process: /sender_tb/line__54
  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/imports/new/sender_tb.vhd

HDL Line: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/imports/new/sender_tb.vhd:67
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sender_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5ms
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 10 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 10 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 10 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sender_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj sender_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/imports/new/sender_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sender_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 2c5416204d464916b30b217abbae60d7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot sender_tb_behav xil_defaultlib.sender_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.sender [sender_default]
Compiling architecture behavioral of entity xil_defaultlib.sender_tb
Built simulation snapshot sender_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sender_tb_behav -key {Behavioral:sim_1:Functional:sender_tb} -tclbatch {sender_tb.tcl} -view {/home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg
source sender_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5ms
Error: Send/Receive MISMATCH at time: 26056000 ps
expected: 118
received: 0
Time: 26056 ns  Iteration: 1  Process: /sender_tb/line__54  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/imports/new/sender_tb.vhd
Error: Send/Receive MISMATCH at time: 52120000 ps
expected: 114
received: 118
Time: 52120 ns  Iteration: 1  Process: /sender_tb/line__54  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/imports/new/sender_tb.vhd
Error: Send/Receive MISMATCH at time: 78184000 ps
expected: 50
received: 118
Time: 78184 ns  Iteration: 1  Process: /sender_tb/line__54  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/imports/new/sender_tb.vhd
Error: Send/Receive MISMATCH at time: 104248000 ps
expected: 53
received: 114
Time: 104248 ns  Iteration: 1  Process: /sender_tb/line__54  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/imports/new/sender_tb.vhd
Error: Send/Receive MISMATCH at time: 130312000 ps
expected: 48
received: 114
Time: 130312 ns  Iteration: 1  Process: /sender_tb/line__54  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/imports/new/sender_tb.vhd
Failure: End of testbench
Time: 131312 ns  Iteration: 0  Process: /sender_tb/line__54  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/imports/new/sender_tb.vhd
$finish called at time : 131312 ns : File "/home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/imports/new/sender_tb.vhd" Line 77
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sender_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sender_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj sender_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/imports/new/sender_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sender_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 2c5416204d464916b30b217abbae60d7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot sender_tb_behav xil_defaultlib.sender_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.sender [sender_default]
Compiling architecture behavioral of entity xil_defaultlib.sender_tb
Built simulation snapshot sender_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sender_tb_behav -key {Behavioral:sim_1:Functional:sender_tb} -tclbatch {sender_tb.tcl} -view {/home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg
source sender_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5ms
Error: Send/Receive MISMATCH at time: 17368000 ps
expected: 118
received: 0
Time: 17368 ns  Iteration: 1  Process: /sender_tb/line__54  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/imports/new/sender_tb.vhd
Error: Send/Receive MISMATCH at time: 34748000 ps
expected: 114
received: 118
Time: 34748 ns  Iteration: 3  Process: /sender_tb/line__54  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/imports/new/sender_tb.vhd
Error: Send/Receive MISMATCH at time: 52120000 ps
expected: 50
received: 118
Time: 52120 ns  Iteration: 1  Process: /sender_tb/line__54  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/imports/new/sender_tb.vhd
Error: Send/Receive MISMATCH at time: 69496000 ps
expected: 53
received: 118
Time: 69496 ns  Iteration: 1  Process: /sender_tb/line__54  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/imports/new/sender_tb.vhd
Error: Send/Receive MISMATCH at time: 86872000 ps
expected: 48
received: 118
Time: 86872 ns  Iteration: 1  Process: /sender_tb/line__54  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/imports/new/sender_tb.vhd
Failure: End of testbench
Time: 87872 ns  Iteration: 0  Process: /sender_tb/line__54  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/imports/new/sender_tb.vhd
$finish called at time : 87872 ns : File "/home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/imports/new/sender_tb.vhd" Line 76
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sender_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sender_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj sender_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/imports/new/sender_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sender_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 2c5416204d464916b30b217abbae60d7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot sender_tb_behav xil_defaultlib.sender_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.sender [sender_default]
Compiling architecture behavioral of entity xil_defaultlib.sender_tb
Built simulation snapshot sender_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sender_tb_behav -key {Behavioral:sim_1:Functional:sender_tb} -tclbatch {sender_tb.tcl} -view {/home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg
source sender_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5ms
Error: Send/Receive MISMATCH at time: 34744000 ps
expected: 118
received: 0
Time: 34744 ns  Iteration: 1  Process: /sender_tb/line__54  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/imports/new/sender_tb.vhd
Error: Send/Receive MISMATCH at time: 69496000 ps
expected: 114
received: 118
Time: 69496 ns  Iteration: 1  Process: /sender_tb/line__54  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/imports/new/sender_tb.vhd
Error: Send/Receive MISMATCH at time: 104248000 ps
expected: 50
received: 114
Time: 104248 ns  Iteration: 1  Process: /sender_tb/line__54  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/imports/new/sender_tb.vhd
Error: Send/Receive MISMATCH at time: 139000000 ps
expected: 53
received: 50
Time: 139 us  Iteration: 1  Process: /sender_tb/line__54  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/imports/new/sender_tb.vhd
Error: Send/Receive MISMATCH at time: 173752000 ps
expected: 48
received: 53
Time: 173752 ns  Iteration: 1  Process: /sender_tb/line__54  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/imports/new/sender_tb.vhd
Failure: End of testbench
Time: 174752 ns  Iteration: 0  Process: /sender_tb/line__54  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/imports/new/sender_tb.vhd
$finish called at time : 174752 ns : File "/home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/imports/new/sender_tb.vhd" Line 78
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sender_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov  5 12:41:54 2018...
