{
 "cells": [
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Fixed Point\n",
    "\n",
    "example for what a fixed point class implemented in CoHDL could look like"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "from __future__ import annotations\n",
    "\n",
    "from cohdl import (\n",
    "    Signed,\n",
    "    Port,\n",
    "    Entity,\n",
    "    Temporary,\n",
    "    BitVector,\n",
    "    Null,\n",
    "    static_assert,\n",
    "    AssignMode\n",
    ")\n",
    "\n",
    "from cohdl import std"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "# helper function to resize signed value with optional zero padding\n",
    "def resize(signed: Signed, width, zeros=0):\n",
    "    static_assert(signed.width + zeros <= width)\n",
    "    if zeros == 0:\n",
    "        return Temporary[Signed[width]](signed)\n",
    "    else:\n",
    "        padded = signed.bitvector @ BitVector[zeros](Null)\n",
    "        return Temporary[Signed[width]](padded.signed)\n",
    "\n",
    "class Fixed(std.AssignableType):\n",
    "    def __init__(self, value: Signed, exponent: int = 0):\n",
    "        self._val = value.signed\n",
    "        self._exp = exponent\n",
    "    \n",
    "    # define assignment operators (see assignable_type section of the introduction)\n",
    "    def _assign_(self, source, mode: AssignMode):\n",
    "        if isinstance(source, Fixed):\n",
    "            exp_dif = source._exp -self._exp\n",
    "            static_assert(exp_dif >= 0)\n",
    "            static_assert(self.max_bit() >= source.max_bit())\n",
    "\n",
    "            # assign resized and zero padded value according to exponent\n",
    "            self._val._assign_(resize(source._val, self._val.width, zeros=exp_dif), mode)\n",
    "        else:\n",
    "            # if source is a plain Signed\n",
    "            # wrap it in a fix with zero exponent\n",
    "            # and reuse above code\n",
    "            self._assign_(Fixed(source), mode)\n",
    "\n",
    "    def max_bit(self):\n",
    "        return self._val.width + self._exp - 1\n",
    "\n",
    "    # obtain integer part as a signed value\n",
    "    def integer(self):\n",
    "        exp = self._exp\n",
    "\n",
    "        if exp > 0:\n",
    "            # create integer part by adding zeros\n",
    "            return resize(self._val, width=exp + self._val.width, zeros=exp)\n",
    "        else:\n",
    "            frac = -exp\n",
    "            if frac >= self._val.width:\n",
    "                # return zero because there is no integer part\n",
    "                return Temporary[Signed[1]](0)\n",
    "            else:\n",
    "                # create integer part by ignoring fraction bits\n",
    "                return Temporary(self._val.msb(rest=frac).signed)\n",
    "\n",
    "    def __add__(self, other: Fixed | Signed):\n",
    "        if isinstance(other, Fixed):\n",
    "            if self._exp == other._exp:\n",
    "                return Fixed(self._val + other._val, self._exp)\n",
    "            elif self._exp < other._exp:\n",
    "                # determine required target width\n",
    "                # from difference in exponents and signal widths\n",
    "                exp_dif = other._exp - self._exp\n",
    "                min_bit = self._exp\n",
    "                max_bit = max(self.max_bit() + exp_dif, other.max_bit())\n",
    "\n",
    "                result_width = max_bit - min_bit + 1\n",
    "                return Fixed(\n",
    "                    resize(self._val, result_width)\n",
    "                    + resize(other._val, result_width, exp_dif),\n",
    "                    self._exp,\n",
    "                )\n",
    "            else:\n",
    "                # add in opposite order to reuse above implementation\n",
    "                return other + self\n",
    "        else:\n",
    "            # wrap other in a Fixed with zero exponent\n",
    "            # to reuse above implementation\n",
    "            return self + Fixed(other)\n",
    "\n",
    "    def __str__(self):\n",
    "        return f\"Fixed({self._val}, {self._exp})\""
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "a = 5s\n",
      "b = -10s\n",
      "Temporary[Signed[9:0]](-35s)  ==  -35\n"
     ]
    }
   ],
   "source": [
    "# CoHDL builtins can be used in normal Python code to\n",
    "# test basic logic (but there is no simulation support\n",
    "# for synthesizable contexts)\n",
    "\n",
    "a = Signed[8](5)\n",
    "b = Signed[8](-10)\n",
    "\n",
    "print(\"a =\", a)\n",
    "print(\"b =\", b)\n",
    "\n",
    "fa = Fixed(a)\n",
    "fb = Fixed(b, 2)\n",
    "\n",
    "fr = fa + fb\n",
    "print(fr.integer(), \" == \", 5 + -10*2**2)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity MyEntity is\n",
      "  port (\n",
      "    a : in signed(7 downto 0);\n",
      "    b : in signed(7 downto 0);\n",
      "    c : out signed(15 downto 0);\n",
      "    d : out signed(15 downto 0)\n",
      "    );\n",
      "end MyEntity;\n",
      "\n",
      "\n",
      "architecture arch_MyEntity of MyEntity is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_c : signed(15 downto 0);\n",
      "  signal buffer_d : signed(15 downto 0);\n",
      "  signal temp : signed(13 downto 0);\n",
      "  signal temp_1 : std_logic_vector(13 downto 0);\n",
      "  signal temp_2 : signed(13 downto 0);\n",
      "  signal value : signed(13 downto 0);\n",
      "  signal temp_3 : signed(15 downto 0);\n",
      "  signal temp_4 : std_logic_vector(9 downto 0);\n",
      "  signal temp_5 : signed(15 downto 0);\n",
      "  signal value_1 : signed(15 downto 0);\n",
      "  signal temp_6 : signed(13 downto 0);\n",
      "  signal temp_7 : signed(15 downto 0);\n",
      "  signal temp_8 : std_logic_vector(9 downto 0);\n",
      "  signal temp_9 : signed(15 downto 0);\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  c <= buffer_c;\n",
      "  d <= buffer_d;\n",
      "  \n",
      "  -- CONCURRENT BLOCK (logic)\n",
      "  temp <= resize(a, 14);\n",
      "  temp_1 <= (std_logic_vector(b)) & (\"000000\");\n",
      "  temp_2 <= signed(temp_1);\n",
      "  value <= (temp) + (temp_2);\n",
      "  temp_3 <= resize(value, 16);\n",
      "  temp_4 <= (std_logic_vector(b)) & (\"00\");\n",
      "  temp_5 <= resize(signed(temp_4), 16);\n",
      "  value_1 <= (temp_3) + (temp_5);\n",
      "  temp_6 <= signed(value_1(15 downto 2));\n",
      "  buffer_c <= resize(temp_6, 16);\n",
      "  \n",
      "  -- CONCURRENT BLOCK (logic_assignment)\n",
      "  temp_7 <= resize(a, 16);\n",
      "  buffer_d <= temp_7;\n",
      "  temp_8 <= (std_logic_vector(a)) & (\"00\");\n",
      "  temp_9 <= resize(signed(temp_8), 16);\n",
      "  buffer_d <= temp_9;\n",
      "end architecture arch_MyEntity;\n"
     ]
    }
   ],
   "source": [
    "# example usage of Fixed class\n",
    "\n",
    "class MyEntity(Entity):\n",
    "    a = Port.input(Signed[8])\n",
    "    b = Port.input(Signed[8])\n",
    "\n",
    "    c = Port.output(Signed[16])\n",
    "    d = Port.output(Signed[16])\n",
    "\n",
    "    def architecture(self):\n",
    "        fa = Fixed(self.a, -2)\n",
    "\n",
    "        @std.concurrent\n",
    "        def logic():\n",
    "            fb = Fixed(self.b, 4)\n",
    "            x = fa + fb\n",
    "            y = x + self.b\n",
    "            self.c <<= y.integer()\n",
    "        \n",
    "        @std.concurrent\n",
    "        def logic_assignment():\n",
    "            fixed_result = Fixed(self.d, -2)\n",
    "\n",
    "            # Fixed and Signed objects can be assigned\n",
    "            fixed_result <<= fa\n",
    "            fixed_result.next = self.a\n",
    "\n",
    "print(std.VhdlCompiler.to_string(MyEntity))"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "venv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.1"
  },
  "orig_nbformat": 4,
  "vscode": {
   "interpreter": {
    "hash": "60ab8bcd754584b08389d6b054437a32e700a496bfd0359bc451192bf91e662c"
   }
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
