// Seed: 2241190200
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  supply0 id_4 = 1'b0;
  wire id_5;
  generate
    integer id_6, id_7 = id_3 - id_7;
  endgenerate
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  input wire id_23;
  output wire id_22;
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  inout wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_24;
  always_ff @(*) begin : LABEL_0
    id_13 <= 1;
    id_2  <= 1 == id_18;
    if (id_23) id_8 <= "";
  end
  id_25 :
  assert property (@(posedge id_15) 1)
  else $display(id_13, id_21, ~id_14, 1'b0, id_12++, 1, 1);
  wire id_26;
  module_0 modCall_1 (
      id_20,
      id_11
  );
  assign modCall_1.type_8 = 0;
endmodule
