INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yeha1518/dev/hdl/xilinx_fifo_test/xilinx_fifo_test.srcs/sim_1/new/fifo_test_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_test_top_tb'
