INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:39:54 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.704ns  (required time - arrival time)
  Source:                 fork5/control/generateBlocks[0].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@3.835ns period=7.670ns})
  Destination:            buffer11/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.835ns period=7.670ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.670ns  (clk rise@7.670ns - clk rise@0.000ns)
  Data Path Delay:        8.121ns  (logic 1.927ns (23.729%)  route 6.194ns (76.271%))
  Logic Levels:           23  (CARRY4=7 LUT3=2 LUT4=2 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.153 - 7.670 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1656, unset)         0.508     0.508    fork5/control/generateBlocks[0].regblock/clk
                         FDSE                                         r  fork5/control/generateBlocks[0].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     0.734 f  fork5/control/generateBlocks[0].regblock/transmitValue_reg/Q
                         net (fo=3, unplaced)         0.519     1.253    control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_52
                         LUT6 (Prop_lut6_I0_O)        0.119     1.372 f  control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_i_2__55/O
                         net (fo=7, unplaced)         0.279     1.651    control_merge0/tehb/control/outputValid_reg_2
                         LUT3 (Prop_lut3_I1_O)        0.043     1.694 f  control_merge0/tehb/control/feature_loadAddr[9]_INST_0_i_2/O
                         net (fo=141, unplaced)       0.330     2.024    control_merge0/tehb/control/outputValid_reg_0
                         LUT5 (Prop_lut5_I1_O)        0.043     2.067 f  control_merge0/tehb/control/feature_loadAddr[0]_INST_0_i_1/O
                         net (fo=8, unplaced)         0.415     2.482    cmpi0/buffer11_outs[0]
                         LUT4 (Prop_lut4_I1_O)        0.049     2.531 r  cmpi0/memEnd_valid_i_51/O
                         net (fo=1, unplaced)         0.000     2.531    cmpi0/memEnd_valid_i_51_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     2.815 r  cmpi0/memEnd_valid_reg_i_31/CO[3]
                         net (fo=1, unplaced)         0.007     2.822    cmpi0/memEnd_valid_reg_i_31_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.872 r  cmpi0/memEnd_valid_reg_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     2.872    cmpi0/memEnd_valid_reg_i_14_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.922 r  cmpi0/memEnd_valid_reg_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.922    cmpi0/memEnd_valid_reg_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.972 r  cmpi0/memEnd_valid_reg_i_3/CO[3]
                         net (fo=84, unplaced)        0.683     3.655    init0/control/result[0]
                         LUT5 (Prop_lut5_I2_O)        0.043     3.698 r  init0/control/start_ready_INST_0_i_17/O
                         net (fo=78, unplaced)        0.337     4.035    init0/control/dataReg_reg[0]
                         LUT6 (Prop_lut6_I0_O)        0.043     4.078 r  init0/control/transmitValue_i_3__1/O
                         net (fo=26, unplaced)        0.310     4.388    cmpi6/p_2_in
                         LUT6 (Prop_lut6_I4_O)        0.043     4.431 r  cmpi6/Memory[1][0]_i_24/O
                         net (fo=1, unplaced)         0.244     4.675    cmpi6/Memory[1][0]_i_24_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     4.718 r  cmpi6/Memory[1][0]_i_16/O
                         net (fo=1, unplaced)         0.000     4.718    cmpi6/Memory[1][0]_i_16_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     4.964 r  cmpi6/Memory_reg[1][0]_i_7/CO[3]
                         net (fo=1, unplaced)         0.007     4.971    cmpi6/Memory_reg[1][0]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.021 r  cmpi6/Memory_reg[1][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.021    cmpi6/Memory_reg[1][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     5.143 f  cmpi6/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=8, unplaced)         0.282     5.425    buffer71/fifo/result[0]
                         LUT5 (Prop_lut5_I0_O)        0.122     5.547 f  buffer71/fifo/Head[0]_i_5/O
                         net (fo=3, unplaced)         0.262     5.809    buffer71/fifo/buffer71_outs
                         LUT6 (Prop_lut6_I5_O)        0.043     5.852 r  buffer71/fifo/hist_loadEn_INST_0_i_8/O
                         net (fo=3, unplaced)         0.262     6.114    buffer71/fifo/transmitValue_reg_0
                         LUT4 (Prop_lut4_I0_O)        0.043     6.157 r  buffer71/fifo/transmitValue_i_3__21/O
                         net (fo=2, unplaced)         0.255     6.412    buffer71/fifo/transmitValue_i_3__21_n_0
                         LUT6 (Prop_lut6_I4_O)        0.043     6.455 f  buffer71/fifo/transmitValue_i_2__37/O
                         net (fo=12, unplaced)        0.292     6.747    fork6/control/generateBlocks[3].regblock/buffer51_outs_ready
                         LUT3 (Prop_lut3_I2_O)        0.043     6.790 r  fork6/control/generateBlocks[3].regblock/fullReg_i_13/O
                         net (fo=1, unplaced)         0.377     7.167    fork6/control/generateBlocks[0].regblock/fullReg_i_3_0
                         LUT5 (Prop_lut5_I1_O)        0.043     7.210 f  fork6/control/generateBlocks[0].regblock/fullReg_i_5__0/O
                         net (fo=1, unplaced)         0.705     7.915    fork6/control/generateBlocks[0].regblock/fullReg_i_5__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     7.958 f  fork6/control/generateBlocks[0].regblock/fullReg_i_3/O
                         net (fo=27, unplaced)        0.311     8.269    control_merge0/fork_valid/generateBlocks[1].regblock/cmpi0_result_ready
                         LUT6 (Prop_lut6_I1_O)        0.043     8.312 r  control_merge0/fork_valid/generateBlocks[1].regblock/dataReg[31]_i_1__0/O
                         net (fo=32, unplaced)        0.317     8.629    buffer11/E[0]
                         FDRE                                         r  buffer11/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.670     7.670 r  
                                                      0.000     7.670 r  clk (IN)
                         net (fo=1656, unset)         0.483     8.153    buffer11/clk
                         FDRE                                         r  buffer11/dataReg_reg[0]/C
                         clock pessimism              0.000     8.153    
                         clock uncertainty           -0.035     8.117    
                         FDRE (Setup_fdre_C_CE)      -0.192     7.925    buffer11/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                 -0.704    




