{"NewCanvasWithFileWaveSheetInfoAndNewConns": [[[{"Id": "eae3be5a-4bcc-4d1e-8e1f-a99c09133d02", "Type": {"Custom": {"Name": "NAME2", "InputLabels": [["A", 2]], "OutputLabels": [["Y", 2]], "Form": {"Verilog": "NAME2"}, "Description": null}}, "Label": "NAME2.1", "InputPorts": [{"Id": "c8aa180d-fdd0-4ab3-890b-71a11aace068", "PortNumber": 0, "PortType": "Input", "HostId": "eae3be5a-4bcc-4d1e-8e1f-a99c09133d02"}], "OutputPorts": [{"Id": "a03758b8-1fd8-4ad1-b5cc-f1b1205d4e0a", "PortNumber": 0, "PortType": "Output", "HostId": "eae3be5a-4bcc-4d1e-8e1f-a99c09133d02"}], "X": 1690, "Y": 1730, "H": 70, "W": 120, "SymbolInfo": {"LabelBoundingBox": null, "LabelRotation": null, "STransform": {"Rotation": "Degree0", "flipped": false}, "ReversedInputPorts": false, "PortOrientation": {"a03758b8-1fd8-4ad1-b5cc-f1b1205d4e0a": "Right", "c8aa180d-fdd0-4ab3-890b-71a11aace068": "Left"}, "PortOrder": {"Top": [], "Bottom": [], "Left": ["c8aa180d-fdd0-4ab3-890b-71a11aace068"], "Right": ["a03758b8-1fd8-4ad1-b5cc-f1b1205d4e0a"]}, "HScale": null, "VScale": null}}], []], {"SelectedWaves": [], "Radix": "Hex", "WaveformColumnWidth": 360, "SelectedRams": null, "SelectedFRams": [], "WSConfig": {"LastClock": 2000, "FirstClock": 0, "FontSize": 15, "FontWeight": 500}, "ClkWidth": null, "Cursor": null, "LastClk": null, "DisplayedPortIds": null}, {"Form": "User", "Description": null}, "2024-11-06T13:46:08.45+00:00"] }