cycle|warning|required DUM,mov|edx|dword|ptr|rdi|+|const_1|	|mov|eax|1|	|and|edx|const_4|	|cmp|edx|const_0|	|je|const_5|	|ret|	|CONS|<Bool|__le__|__add__|reg_rdi|const_1|const_3|>	|<Bool|__eq__|__add__|reg_rdi|const_1|const_2|>	|<Bool|__eq__|__and__|mem_0|const_4|const_0|>	,DUM
cycle|warning|required DUM,mov|edx|dword|ptr|rdi|+|const_1|	|mov|eax|1|	|and|edx|const_4|	|cmp|edx|const_0|	|je|const_5|	|xor|eax|eax|	|cmp|edx|const_4|	|je|const_7|	|cmp|qword|ptr|rsi|+|const_6|0|	|setne|al|	|ret|	|CONS|<Bool|__eq__|reg_rdi|const_9|>	|<Bool|__eq__|Extract|0|0|mem_0|1|>	|<Bool|__eq__|Extract|4|4|mem_0|1|>	|<Bool|__le__|__add__|reg_rsi|const_6|const_3|>	|<Bool|__eq__|__add__|reg_rsi|const_6|const_8|>	,DUM
cycle|warning|required DUM,mov|edx|dword|ptr|rdi|+|const_1|	|mov|eax|1|	|and|edx|const_4|	|cmp|edx|const_0|	|je|const_5|	|xor|eax|eax|	|cmp|edx|const_4|	|je|const_7|	|ret|	|CONS|<Bool|__le__|__add__|reg_rdi|const_1|const_3|>	|<Bool|__eq__|__add__|reg_rdi|const_1|const_2|>	|<Bool|__ne__|__and__|mem_0|const_4|const_0|>	|<Bool|__ne__|Extract|31|0|Concat|const_10|Extract|4|4|mem_0|0|Extract|0|0|mem_0|const_4|>	,DUM
