
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 29000000
Number of CPUs: 1
LLC sets: 4096
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 1600 MT/s

CPU 0 runs /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-342870169847-trace.gz
CPU 0 Bimodal branch predictor
CPU 0 L1D next line prefetcher
CPU 0 L2C IP-based stride prefetcher

Warmup complete CPU 0 instructions: 1000001 cycles: 666937 (Simulation time: 0 hr 0 min 3 sec) 

Heartbeat CPU 0 instructions: 10000000 cycles: 8922836 heartbeat IPC: 1.12072 cumulative IPC: 1.09013 (Simulation time: 0 hr 0 min 38 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 18217554 heartbeat IPC: 1.07588 cumulative IPC: 1.08258 (Simulation time: 0 hr 1 min 16 sec) 
*** Reached end of trace for Core: 0 Repeating trace: /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-342870169847-trace.gz
Heartbeat CPU 0 instructions: 30000000 cycles: 27340189 heartbeat IPC: 1.09617 cumulative IPC: 1.08723 (Simulation time: 0 hr 1 min 53 sec) 
Finished CPU 0 instructions: 29000001 cycles: 26673253 cumulative IPC: 1.08723 (Simulation time: 0 hr 1 min 53 sec) 

CPU 0 Branch Prediction Accuracy: 99.6017% MPKI: 0.189793

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.08723 instructions: 29000001 cycles: 26673253
L1D TOTAL     ACCESS:   17629952  HIT:   17466254  MISS:     163698
L1D LOAD      ACCESS:    9285694  HIT:    9278930  MISS:       6764
L1D RFO       ACCESS:    2580108  HIT:    2550367  MISS:      29741
L1D PREFETCH  ACCESS:    5764150  HIT:    5636957  MISS:     127193
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    9694120  ISSUED:    9580783  USEFUL:     126725  USELESS:       5167
L1I TOTAL     ACCESS:    7401242  HIT:    7400911  MISS:        331
L1I LOAD      ACCESS:    7401242  HIT:    7400911  MISS:        331
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C TOTAL     ACCESS:     252270  HIT:     159162  MISS:      93108
L2C LOAD      ACCESS:       7080  HIT:       6101  MISS:        979
L2C RFO       ACCESS:      29658  HIT:        161  MISS:      29497
L2C PREFETCH  ACCESS:     129795  HIT:      67167  MISS:      62628
L2C WRITEBACK ACCESS:      85737  HIT:      85733  MISS:          4
L2C PREFETCH  REQUESTED:       2883  ISSUED:       2883  USEFUL:       1271  USELESS:      61383
LLC TOTAL     ACCESS:     178349  HIT:     115005  MISS:      63344
LLC LOAD      ACCESS:        979  HIT:        523  MISS:        456
LLC RFO       ACCESS:      29497  HIT:       8014  MISS:      21483
LLC PREFETCH  ACCESS:      62628  HIT:      21223  MISS:      41405
LLC WRITEBACK ACCESS:      85245  HIT:      85245  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        349  USELESS:       3824
Major fault: 0 Minor fault: 1068
CPU 0 L1D next line prefetcher final stats
CPU 0 L2C PC-based stride prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      58263  ROW_BUFFER_MISS:       5080
 DBUS_CONGESTED:      10803
 WQ ROW_BUFFER_HIT:       2733  ROW_BUFFER_MISS:       2796  FULL:          0

 AVG_CONGESTED_CYCLE: 13
