0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/velic/OneDrive/Desktop/project_38/solution2/sim/verilog/AESL_autofifo_t_last.v,1685105266,systemVerilog,,,,AESL_autofifo_t_last,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/OneDrive/Desktop/project_38/solution2/sim/verilog/AESL_axi_s_in_samples.v,1685105266,systemVerilog,,,,AESL_axi_s_in_samples,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/OneDrive/Desktop/project_38/solution2/sim/verilog/AESL_axi_s_out_samples.v,1685105266,systemVerilog,,,,AESL_axi_s_out_samples,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/OneDrive/Desktop/project_38/solution2/sim/verilog/AESL_deadlock_idx0_monitor.v,1685105266,systemVerilog,,,,AESL_deadlock_idx0_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/OneDrive/Desktop/project_38/solution2/sim/verilog/AESL_deadlock_kernel_monitor_top.v,1685105266,systemVerilog,,,,AESL_deadlock_kernel_monitor_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/OneDrive/Desktop/project_38/solution2/sim/verilog/AESL_fifo.v,1685105266,systemVerilog,,,,fifo,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/OneDrive/Desktop/project_38/solution2/sim/verilog/csv_file_dump.svh,1685105266,verilog,,,,,,,,,,,,
C:/Users/velic/OneDrive/Desktop/project_38/solution2/sim/verilog/cyclic_prefix_removal.autotb.v,1685105266,systemVerilog,,,C:/Users/velic/OneDrive/Desktop/project_38/solution2/sim/verilog/fifo_para.vh,apatb_cyclic_prefix_removal_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/OneDrive/Desktop/project_38/solution2/sim/verilog/cyclic_prefix_removal.v,1685105200,systemVerilog,,,,cyclic_prefix_removal,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/OneDrive/Desktop/project_38/solution2/sim/verilog/cyclic_prefix_removal_arr_real_RAM_AUTO_1R1W.v,1685105200,systemVerilog,,,,cyclic_prefix_removal_arr_real_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/OneDrive/Desktop/project_38/solution2/sim/verilog/cyclic_prefix_removal_cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2.v,1685105199,systemVerilog,,,,cyclic_prefix_removal_cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/OneDrive/Desktop/project_38/solution2/sim/verilog/cyclic_prefix_removal_cyclic_prefix_removal_Pipeline_VITIS_LOOP_9_1.v,1685105199,systemVerilog,,,,cyclic_prefix_removal_cyclic_prefix_removal_Pipeline_VITIS_LOOP_9_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/OneDrive/Desktop/project_38/solution2/sim/verilog/cyclic_prefix_removal_flow_control_loop_pipe_sequential_init.v,1685105201,systemVerilog,,,,cyclic_prefix_removal_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/OneDrive/Desktop/project_38/solution2/sim/verilog/cyclic_prefix_removal_regslice_both.v,1685105201,systemVerilog,,,,cyclic_prefix_removal_regslice_both;cyclic_prefix_removal_regslice_both_w1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/OneDrive/Desktop/project_38/solution2/sim/verilog/dataflow_monitor.sv,1685105266,systemVerilog,C:/Users/velic/OneDrive/Desktop/project_38/solution2/sim/verilog/nodf_module_interface.svh;C:/Users/velic/OneDrive/Desktop/project_38/solution2/sim/verilog/upc_loop_interface.svh,,C:/Users/velic/OneDrive/Desktop/project_38/solution2/sim/verilog/dump_file_agent.svh;C:/Users/velic/OneDrive/Desktop/project_38/solution2/sim/verilog/csv_file_dump.svh;C:/Users/velic/OneDrive/Desktop/project_38/solution2/sim/verilog/sample_agent.svh;C:/Users/velic/OneDrive/Desktop/project_38/solution2/sim/verilog/loop_sample_agent.svh;C:/Users/velic/OneDrive/Desktop/project_38/solution2/sim/verilog/sample_manager.svh;C:/Users/velic/OneDrive/Desktop/project_38/solution2/sim/verilog/nodf_module_interface.svh;C:/Users/velic/OneDrive/Desktop/project_38/solution2/sim/verilog/nodf_module_monitor.svh;C:/Users/velic/OneDrive/Desktop/project_38/solution2/sim/verilog/upc_loop_interface.svh;C:/Users/velic/OneDrive/Desktop/project_38/solution2/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/OneDrive/Desktop/project_38/solution2/sim/verilog/dump_file_agent.svh,1685105266,verilog,,,,,,,,,,,,
C:/Users/velic/OneDrive/Desktop/project_38/solution2/sim/verilog/fifo_para.vh,1685105266,verilog,,,,,,,,,,,,
C:/Users/velic/OneDrive/Desktop/project_38/solution2/sim/verilog/loop_sample_agent.svh,1685105266,verilog,,,,,,,,,,,,
C:/Users/velic/OneDrive/Desktop/project_38/solution2/sim/verilog/nodf_module_interface.svh,1685105266,verilog,,,,nodf_module_intf,,,,,,,,
C:/Users/velic/OneDrive/Desktop/project_38/solution2/sim/verilog/nodf_module_monitor.svh,1685105266,verilog,,,,,,,,,,,,
C:/Users/velic/OneDrive/Desktop/project_38/solution2/sim/verilog/sample_agent.svh,1685105266,verilog,,,,,,,,,,,,
C:/Users/velic/OneDrive/Desktop/project_38/solution2/sim/verilog/sample_manager.svh,1685105266,verilog,,,,,,,,,,,,
C:/Users/velic/OneDrive/Desktop/project_38/solution2/sim/verilog/upc_loop_interface.svh,1685105266,verilog,,,,upc_loop_intf,,,,,,,,
C:/Users/velic/OneDrive/Desktop/project_38/solution2/sim/verilog/upc_loop_monitor.svh,1685105266,verilog,,,,,,,,,,,,
