library (skywater_dlyline_tt_25_1p000_0p900) {
    /* misc. attributes */
    technology (cmos);
    delay_model : table_lookup;
    library_features(report_delay_calculation, report_power_calculation);
    date : "Mon Feb 24 23:31:09 2020";
    comment : "Generated by bag3_liberty.";
    revision : "2020.0";
    in_place_swap_mode : "match_footprint";

    /* units */
    capacitive_load_unit(1, ff);
    voltage_unit : "1V";
    current_unit : "1mA";
    time_unit : "1ps";
    pulling_resistance_unit : "1kohm";
    leakage_power_unit : "1uW";

    /* delay thresholds */
    slew_derate_from_library : 1;
    input_threshold_pct_fall : 50;
    input_threshold_pct_rise : 50;
    output_threshold_pct_fall : 50;
    output_threshold_pct_rise : 50;
    slew_lower_threshold_pct_fall : 10;
    slew_lower_threshold_pct_rise : 10;
    slew_upper_threshold_pct_fall : 90;
    slew_upper_threshold_pct_rise : 90;

    /* default values */
    default_threshold_voltage_group : nom;
    default_fanout_load : 1;
    default_cell_leakage_power : 0;
    default_inout_pin_cap : 0;
    default_input_pin_cap : 0;
    default_output_pin_cap : 0;
    default_leakage_power_density : 0;
    default_max_transition : 5000;

    /* voltage types */
    voltage_map(VDDCORE, 1);
    input_voltage(VDDCORE) {
        vil : 0;
        vih : 1;
        vimin : 0;
        vimax : 1;
    }
    output_voltage(VDDCORE) {
        vol : 0;
        voh : 1;
        vomin : 0;
        vomax : 1;
    }

    voltage_map(VDDIO, 0.9);
    input_voltage(VDDIO) {
        vil : 0;
        vih : 0.9;
        vimin : 0;
        vimax : 0.9;
    }
    output_voltage(VDDIO) {
        vol : 0;
        voh : 0.9;
        vomin : 0;
        vomax : 0.9;
    }

    voltage_map(VSS, 0);

    /* operating conditions */
    operating_conditions ("tt_25_1p000_0p900") {
        process : 1.0;
        temperature : 25.0;
        voltage : 1;
        tree_type : "balanced_tree";
    }
    default_operating_conditions : tt_25_1p000_0p900;
    nom_process : 1.0;
    nom_temperature : 25.0;
    nom_voltage : 1;

    /* lookup tables */
    lu_table_template (CONSTRAINT) {
        variable_1 : constrained_pin_transition;
        variable_2 : related_pin_transition;
        index_1 ("20, 40, 160");
        index_2 ("20, 40, 160");
    }
    lu_table_template (DELAY) {
        variable_1 : input_net_transition;
        variable_2 : total_output_net_capacitance;
        index_1 ("20, 60, 120");
        index_2 ("1, 10, 40");
    }
    maxcap_lut_template (MAX_CAP) {
        variable_1 : frequency;
        index_1 ("5e-05, 0.0004, 0.0016");
    }
    lu_table_template (DRIVE_WVFM) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ("20, 40, 160");
        index_2 ("0, 0.5, 1");
    }

    /* normalized driver waveforms */
    normalized_driver_waveform(DRIVE_WVFM) {
        driver_waveform_name : "driver_waveform";
        index_1 ("20, 40, 160");
        index_2 ("0, 0.5, 1");
        values( \
            "0, 10, 20", \
            "0, 20, 40", \
            "0, 80, 160" \
        );
    }

    /* bus types */
    type (bus_63_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 64;
        bit_from : 63;
        bit_to : 0;
        downto : true;
    }

    /* custom attributes */
    define(cell_description, cell, string);

    /* cells */
    cell (skywater_dlyline) {
        /* attributes */
        cell_description : "AIB DCC DelayLine.";

        /* supply pins */
        pg_pin (VDD) {
            pg_type : primary_power;
            voltage_name : VDDCORE;
            direction : inout;
            std_cell_main_rail : true;
        }
        pg_pin (VSS) {
            pg_type : primary_ground;
            voltage_name : VSS;
            direction : inout;
            std_cell_main_rail : true;
        }

        /* IO pins */
        pin (b63) {
            direction : input;
            related_power_pin : VDD;
            related_ground_pin : VSS;
            input_voltage : VDDCORE;
            driver_waveform_rise : "driver_waveform";
            driver_waveform_fall : "driver_waveform";
            capacitance : 1.716;
            fall_capacitance : 1.572;
            fall_capacitance_range(1.257, 1.886);
            rise_capacitance : 1.86;
            rise_capacitance_range(1.488, 2.232);
            max_transition : 120;
        } /* end pin b63 */

        pin (dlyin) {
            direction : input;
            clock : true;
            related_power_pin : VDD;
            related_ground_pin : VSS;
            input_voltage : VDDCORE;
            driver_waveform_rise : "driver_waveform";
            driver_waveform_fall : "driver_waveform";
            capacitance : 2.63;
            fall_capacitance : 2.489;
            fall_capacitance_range(1.991, 2.987);
            rise_capacitance : 2.772;
            rise_capacitance_range(2.218, 3.326);
            max_transition : 120;
        } /* end pin dlyin */

        pin (a63) {
            direction : output;
            related_power_pin : VDD;
            related_ground_pin : VSS;
            output_voltage : VDDCORE;
            power_down_function : "!VDD+VSS";
            max_fanout : 20;
            max_capacitance : 10;
            min_capacitance : 0.4311;

            max_cap(MAX_CAP) {
                index_1 ("5e-05, 0.0004, 0.0016");
                values("10, 10, 10");
                }

            timing () {
                related_pin : "dlyin";
                timing_type : combinational;
                timing_sense : positive_unate;

                cell_fall(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "0, 0, 0", \
                        "0, 0, 0", \
                        "0, 0, 0" \
                    );
                } /* end data cell_fall */

                cell_rise(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "0, 0, 0", \
                        "0, 0, 0", \
                        "0, 0, 0" \
                    );
                } /* end data cell_rise */

                fall_transition(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "0, 0, 0", \
                        "0, 0, 0", \
                        "0, 0, 0" \
                    );
                } /* end data fall_transition */

                rise_transition(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "0, 0, 0", \
                        "0, 0, 0", \
                        "0, 0, 0" \
                    );
                } /* end data rise_transition */
            } /* end timing combinational */
        } /* end pin a63 */

        pin (dlyout) {
            direction : output;
            related_power_pin : VDD;
            related_ground_pin : VSS;
            output_voltage : VDDCORE;
            function : "dlyin";
            power_down_function : "!VDD+VSS";
            max_fanout : 20;
            max_capacitance : 10;
            min_capacitance : 0.4311;

            max_cap(MAX_CAP) {
                index_1 ("5e-05, 0.0004, 0.0016");
                values("10, 10, 10");
                }

            timing () {
                related_pin : "dlyin";
                timing_type : combinational;
                timing_sense : positive_unate;

                cell_fall(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "1000, 1000, 1000", \
                        "1000, 1000, 1000", \
                        "1000, 1000, 1000" \
                    );
                } /* end data cell_fall */

                cell_rise(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "1000, 1000, 1000", \
                        "1000, 1000, 1000", \
                        "1000, 1000, 1000" \
                    );
                } /* end data cell_rise */

                fall_transition(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "100, 100, 100", \
                        "100, 100, 100", \
                        "100, 100, 100" \
                    );
                } /* end data fall_transition */

                rise_transition(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "100, 100, 100", \
                        "100, 100, 100", \
                        "100, 100, 100" \
                    );
                } /* end data rise_transition */
            } /* end timing combinational */
        } /* end pin dlyout */

        /* IO buses */
        bus (bk) {
            bus_type : bus_63_to_0;
            direction : input;

            /* IO pins */
            pin (bk[63]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[63] */

            pin (bk[62]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[62] */

            pin (bk[61]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[61] */

            pin (bk[60]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[60] */

            pin (bk[59]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[59] */

            pin (bk[58]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[58] */

            pin (bk[57]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[57] */

            pin (bk[56]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[56] */

            pin (bk[55]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[55] */

            pin (bk[54]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[54] */

            pin (bk[53]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[53] */

            pin (bk[52]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[52] */

            pin (bk[51]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[51] */

            pin (bk[50]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[50] */

            pin (bk[49]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[49] */

            pin (bk[48]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[48] */

            pin (bk[47]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[47] */

            pin (bk[46]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[46] */

            pin (bk[45]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[45] */

            pin (bk[44]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[44] */

            pin (bk[43]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[43] */

            pin (bk[42]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[42] */

            pin (bk[41]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[41] */

            pin (bk[40]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[40] */

            pin (bk[39]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[39] */

            pin (bk[38]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[38] */

            pin (bk[37]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[37] */

            pin (bk[36]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[36] */

            pin (bk[35]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[35] */

            pin (bk[34]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[34] */

            pin (bk[33]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[33] */

            pin (bk[32]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[32] */

            pin (bk[31]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[31] */

            pin (bk[30]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[30] */

            pin (bk[29]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[29] */

            pin (bk[28]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[28] */

            pin (bk[27]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[27] */

            pin (bk[26]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[26] */

            pin (bk[25]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[25] */

            pin (bk[24]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[24] */

            pin (bk[23]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[23] */

            pin (bk[22]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[22] */

            pin (bk[21]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[21] */

            pin (bk[20]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[20] */

            pin (bk[19]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[19] */

            pin (bk[18]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[18] */

            pin (bk[17]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[17] */

            pin (bk[16]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[16] */

            pin (bk[15]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[15] */

            pin (bk[14]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[14] */

            pin (bk[13]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[13] */

            pin (bk[12]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[12] */

            pin (bk[11]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[11] */

            pin (bk[10]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[10] */

            pin (bk[9]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[9] */

            pin (bk[8]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[8] */

            pin (bk[7]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[7] */

            pin (bk[6]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[6] */

            pin (bk[5]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[5] */

            pin (bk[4]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[4] */

            pin (bk[3]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[3] */

            pin (bk[2]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[2] */

            pin (bk[1]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[1] */

            pin (bk[0]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8622;
                fall_capacitance : 0.8145;
                fall_capacitance_range(0.6516, 0.9774);
                rise_capacitance : 0.91;
                rise_capacitance_range(0.728, 1.092);
                max_transition : 160;

                timing () {
                    related_pin : "dlyin";
                    timing_type : setup_falling;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "737, 737, 753", \
                            "753, 753, 769", \
                            "801, 801, 801" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "801, 801, 737", \
                            "801, 801, 737", \
                            "833, 833, 801" \
                        );
                    } /* end data rise_constraint */
                } /* end timing setup_falling */

                timing () {
                    related_pin : "dlyin";
                    timing_type : hold_rising;

                    fall_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "425, 457, 489", \
                            "425, 425, 489", \
                            "361, 377, 457" \
                        );
                    } /* end data fall_constraint */

                    rise_constraint(CONSTRAINT) {
                        index_1 ("20, 40, 160");
                        index_2 ("20, 40, 160");
                        values( \
                            "489, 489, 521", \
                            "457, 457, 521", \
                            "425, 425, 457" \
                        );
                    } /* end data rise_constraint */
                } /* end timing hold_rising */
            } /* end pin bk[0] */
        } /* end bus bk[63:0] */
    } /* end cell skywater_dlyline */
} /* end library skywater_dlyline_tt_25_1p000_0p900 */
