Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Jan 23 16:48:55 2022
| Host         : DESKTOP-R9KAKAD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  16          
TIMING-20  Warning   Non-clocked latch              146         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7107)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (259)
5. checking no_input_delay (6)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (32)

1. checking no_clock (7107)
---------------------------
 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[0]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[10]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[11]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[12]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[13]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[14]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[15]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[16]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[17]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[18]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[19]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[1]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[20]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[21]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[22]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[23]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[24]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[25]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[26]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[27]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[28]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[29]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[2]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[30]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[31]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[3]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[4]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[5]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[6]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[7]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[8]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: led1_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[13]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[15]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[16]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[17]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[18]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[19]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[20]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[21]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[22]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[23]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[24]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[25]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[26]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[28]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[30]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[31]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[9]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: playerYint_reg[10]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: playerYint_reg[11]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: playerYint_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[13]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[15]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[16]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[17]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[18]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[19]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[20]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[21]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[22]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[23]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[24]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[25]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[26]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[28]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[30]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[31]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (259)
--------------------------------------------------
 There are 259 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (32)
-----------------------------
 There are 32 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.424        0.000                      0                  496        0.129        0.000                      0                  496        4.500        0.000                       0                   237  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.424        0.000                      0                  496        0.129        0.000                      0                  496        4.500        0.000                       0                   237  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.424ns  (required time - arrival time)
  Source:                 nexttargetXint_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetXint_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.535ns  (logic 1.871ns (28.632%)  route 4.664ns (71.368%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.559     5.080    clk_IBUF_BUFG
    SLICE_X43Y34         FDRE                                         r  nexttargetXint_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  nexttargetXint_reg[6]/Q
                         net (fo=10, routed)          1.132     6.668    nexttargetXint_reg_n_0_[6]
    SLICE_X43Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.792 r  nexttargetXint[31]_i_68/O
                         net (fo=1, routed)           0.000     6.792    nexttargetXint[31]_i_68_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.190 r  nexttargetXint_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.190    nexttargetXint_reg[31]_i_51_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.304 r  nexttargetXint_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.304    nexttargetXint_reg[31]_i_34_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.418 r  nexttargetXint_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.418    nexttargetXint_reg[31]_i_11_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.646 f  nexttargetXint_reg[31]_i_3/CO[2]
                         net (fo=39, routed)          0.949     8.595    nexttargetXint_reg[31]_i_3_n_1
    SLICE_X37Y34         LUT6 (Prop_lut6_I4_O)        0.313     8.908 r  nexttargetXint[31]_i_5/O
                         net (fo=29, routed)          2.583    11.491    nexttargetXint[31]_i_5_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.615 r  nexttargetXint[25]_i_1/O
                         net (fo=1, routed)           0.000    11.615    nexttargetXint0_in[25]
    SLICE_X39Y42         FDRE                                         r  nexttargetXint_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.444    14.785    clk_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  nexttargetXint_reg[25]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X39Y42         FDRE (Setup_fdre_C_D)        0.029    15.039    nexttargetXint_reg[25]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -11.615    
  -------------------------------------------------------------------
                         slack                                  3.424    

Slack (MET) :             3.649ns  (required time - arrival time)
  Source:                 nexttargetXint_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetXint_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.314ns  (logic 2.067ns (32.738%)  route 4.247ns (67.262%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.557     5.078    clk_IBUF_BUFG
    SLICE_X38Y33         FDRE                                         r  nexttargetXint_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  nexttargetXint_reg[2]/Q
                         net (fo=9, routed)           0.948     6.545    nexttargetXint_reg_n_0_[2]
    SLICE_X43Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.669 r  nexttargetXint[31]_i_70/O
                         net (fo=1, routed)           0.000     6.669    nexttargetXint[31]_i_70_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.201 r  nexttargetXint_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.201    nexttargetXint_reg[31]_i_51_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  nexttargetXint_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.315    nexttargetXint_reg[31]_i_34_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  nexttargetXint_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.429    nexttargetXint_reg[31]_i_11_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.657 f  nexttargetXint_reg[31]_i_3/CO[2]
                         net (fo=39, routed)          0.949     8.605    nexttargetXint_reg[31]_i_3_n_1
    SLICE_X37Y34         LUT6 (Prop_lut6_I4_O)        0.313     8.918 r  nexttargetXint[31]_i_5/O
                         net (fo=29, routed)          2.350    11.268    nexttargetXint[31]_i_5_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.392 r  nexttargetXint[29]_i_1/O
                         net (fo=1, routed)           0.000    11.392    nexttargetXint0_in[29]
    SLICE_X40Y42         FDRE                                         r  nexttargetXint_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X40Y42         FDRE                                         r  nexttargetXint_reg[29]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X40Y42         FDRE (Setup_fdre_C_D)        0.029    15.041    nexttargetXint_reg[29]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -11.392    
  -------------------------------------------------------------------
                         slack                                  3.649    

Slack (MET) :             3.713ns  (required time - arrival time)
  Source:                 nexttargetXint_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetXint_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.252ns  (logic 2.067ns (33.063%)  route 4.185ns (66.937%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.557     5.078    clk_IBUF_BUFG
    SLICE_X38Y33         FDRE                                         r  nexttargetXint_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  nexttargetXint_reg[2]/Q
                         net (fo=9, routed)           0.948     6.545    nexttargetXint_reg_n_0_[2]
    SLICE_X43Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.669 r  nexttargetXint[31]_i_70/O
                         net (fo=1, routed)           0.000     6.669    nexttargetXint[31]_i_70_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.201 r  nexttargetXint_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.201    nexttargetXint_reg[31]_i_51_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  nexttargetXint_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.315    nexttargetXint_reg[31]_i_34_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  nexttargetXint_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.429    nexttargetXint_reg[31]_i_11_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.657 f  nexttargetXint_reg[31]_i_3/CO[2]
                         net (fo=39, routed)          0.949     8.605    nexttargetXint_reg[31]_i_3_n_1
    SLICE_X37Y34         LUT6 (Prop_lut6_I4_O)        0.313     8.918 r  nexttargetXint[31]_i_5/O
                         net (fo=29, routed)          2.288    11.206    nexttargetXint[31]_i_5_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.330 r  nexttargetXint[30]_i_1/O
                         net (fo=1, routed)           0.000    11.330    nexttargetXint0_in[30]
    SLICE_X40Y42         FDRE                                         r  nexttargetXint_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X40Y42         FDRE                                         r  nexttargetXint_reg[30]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X40Y42         FDRE (Setup_fdre_C_D)        0.031    15.043    nexttargetXint_reg[30]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -11.330    
  -------------------------------------------------------------------
                         slack                                  3.713    

Slack (MET) :             3.774ns  (required time - arrival time)
  Source:                 nexttargetXint_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetXint_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 2.295ns (37.084%)  route 3.894ns (62.916%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.557     5.078    clk_IBUF_BUFG
    SLICE_X38Y33         FDRE                                         r  nexttargetXint_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  nexttargetXint_reg[2]/Q
                         net (fo=9, routed)           0.948     6.545    nexttargetXint_reg_n_0_[2]
    SLICE_X43Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.669 r  nexttargetXint[31]_i_70/O
                         net (fo=1, routed)           0.000     6.669    nexttargetXint[31]_i_70_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.201 r  nexttargetXint_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.201    nexttargetXint_reg[31]_i_51_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  nexttargetXint_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.315    nexttargetXint_reg[31]_i_34_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  nexttargetXint_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.429    nexttargetXint_reg[31]_i_11_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.657 f  nexttargetXint_reg[31]_i_3/CO[2]
                         net (fo=39, routed)          1.096     8.752    nexttargetXint_reg[31]_i_3_n_1
    SLICE_X37Y33         LUT4 (Prop_lut4_I3_O)        0.339     9.091 r  nexttargetXint[31]_i_7/O
                         net (fo=29, routed)          1.850    10.941    nexttargetXint[31]_i_7_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I2_O)        0.326    11.267 r  nexttargetXint[28]_i_1/O
                         net (fo=1, routed)           0.000    11.267    nexttargetXint0_in[28]
    SLICE_X43Y41         FDRE                                         r  nexttargetXint_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  nexttargetXint_reg[28]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X43Y41         FDRE (Setup_fdre_C_D)        0.029    15.041    nexttargetXint_reg[28]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -11.267    
  -------------------------------------------------------------------
                         slack                                  3.774    

Slack (MET) :             3.908ns  (required time - arrival time)
  Source:                 playerYint_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetYint_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.103ns  (logic 1.873ns (30.689%)  route 4.230ns (69.311%))
  Logic Levels:           6  (CARRY4=3 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.558     5.079    clk_IBUF_BUFG
    SLICE_X32Y34         FDRE                                         r  playerYint_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  playerYint_reg[0]/Q
                         net (fo=12, routed)          1.198     6.733    playerYint_reg_n_0_[0]
    SLICE_X34Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.857 r  nexttargetYint[31]_i_57/O
                         net (fo=1, routed)           0.000     6.857    nexttargetYint[31]_i_57_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.370 r  nexttargetYint_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000     7.370    nexttargetYint_reg[31]_i_40_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.487 r  nexttargetYint_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.487    nexttargetYint_reg[31]_i_18_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.716 f  nexttargetYint_reg[31]_i_4/CO[2]
                         net (fo=7, routed)           1.061     8.777    nexttargetYint_reg[31]_i_4_n_1
    SLICE_X34Y34         LUT6 (Prop_lut6_I1_O)        0.310     9.087 r  nexttargetYint[31]_i_5/O
                         net (fo=29, routed)          1.971    11.058    nexttargetYint[31]_i_5_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.182 r  nexttargetYint[25]_i_1/O
                         net (fo=1, routed)           0.000    11.182    nexttargetYint0_in[25]
    SLICE_X34Y45         FDRE                                         r  nexttargetYint_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.444    14.785    clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  nexttargetYint_reg[25]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.081    15.091    nexttargetYint_reg[25]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -11.182    
  -------------------------------------------------------------------
                         slack                                  3.908    

Slack (MET) :             3.924ns  (required time - arrival time)
  Source:                 nexttargetYint_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetYint_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.961ns  (logic 2.335ns (39.171%)  route 3.626ns (60.829%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.561     5.082    clk_IBUF_BUFG
    SLICE_X34Y38         FDRE                                         r  nexttargetYint_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.518     5.600 f  nexttargetYint_reg[4]/Q
                         net (fo=7, routed)           1.064     6.664    nexttargetYint_reg_n_0_[4]
    SLICE_X29Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.788 r  nexttargetYint[31]_i_63/O
                         net (fo=1, routed)           0.000     6.788    nexttargetYint[31]_i_63_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.338 r  nexttargetYint_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.338    nexttargetYint_reg[31]_i_45_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 r  nexttargetYint_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.452    nexttargetYint_reg[31]_i_31_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.566 r  nexttargetYint_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.566    nexttargetYint_reg[31]_i_11_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.794 f  nexttargetYint_reg[31]_i_3/CO[2]
                         net (fo=10, routed)          1.036     8.829    nexttargetYint_reg[31]_i_3_n_1
    SLICE_X34Y34         LUT4 (Prop_lut4_I3_O)        0.339     9.168 r  nexttargetYint[31]_i_7/O
                         net (fo=29, routed)          1.527    10.695    nexttargetYint[31]_i_7_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I3_O)        0.348    11.043 r  nexttargetYint[17]_i_1/O
                         net (fo=1, routed)           0.000    11.043    nexttargetYint0_in[17]
    SLICE_X36Y42         FDRE                                         r  nexttargetYint_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.444    14.785    clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  nexttargetYint_reg[17]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X36Y42         FDRE (Setup_fdre_C_D)        0.029    14.967    nexttargetYint_reg[17]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -11.043    
  -------------------------------------------------------------------
                         slack                                  3.924    

Slack (MET) :             3.924ns  (required time - arrival time)
  Source:                 debounceDwn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetXint_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.047ns  (logic 0.828ns (13.692%)  route 5.219ns (86.308%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.557     5.078    clk_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  debounceDwn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  debounceDwn_reg/Q
                         net (fo=40, routed)          1.645     7.180    debounceDwn
    SLICE_X38Y42         LUT2 (Prop_lut2_I0_O)        0.124     7.304 r  playerYint[0]_i_2/O
                         net (fo=35, routed)          3.141    10.445    playerYint[0]_i_2_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.124    10.569 r  nexttargetXint[9]_i_2/O
                         net (fo=1, routed)           0.433    11.002    nexttargetXint[9]_i_2_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.124    11.126 r  nexttargetXint[9]_i_1/O
                         net (fo=1, routed)           0.000    11.126    nexttargetXint0_in[9]
    SLICE_X37Y35         FDRE                                         r  nexttargetXint_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  nexttargetXint_reg[9]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X37Y35         FDRE (Setup_fdre_C_D)        0.029    15.050    nexttargetXint_reg[9]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -11.126    
  -------------------------------------------------------------------
                         slack                                  3.924    

Slack (MET) :             3.930ns  (required time - arrival time)
  Source:                 nexttargetXint_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetXint_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.034ns  (logic 2.295ns (38.032%)  route 3.739ns (61.968%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.557     5.078    clk_IBUF_BUFG
    SLICE_X38Y33         FDRE                                         r  nexttargetXint_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  nexttargetXint_reg[2]/Q
                         net (fo=9, routed)           0.948     6.545    nexttargetXint_reg_n_0_[2]
    SLICE_X43Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.669 r  nexttargetXint[31]_i_70/O
                         net (fo=1, routed)           0.000     6.669    nexttargetXint[31]_i_70_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.201 r  nexttargetXint_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.201    nexttargetXint_reg[31]_i_51_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  nexttargetXint_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.315    nexttargetXint_reg[31]_i_34_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  nexttargetXint_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.429    nexttargetXint_reg[31]_i_11_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.657 f  nexttargetXint_reg[31]_i_3/CO[2]
                         net (fo=39, routed)          1.096     8.752    nexttargetXint_reg[31]_i_3_n_1
    SLICE_X37Y33         LUT4 (Prop_lut4_I3_O)        0.339     9.091 r  nexttargetXint[31]_i_7/O
                         net (fo=29, routed)          1.695    10.787    nexttargetXint[31]_i_7_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I2_O)        0.326    11.113 r  nexttargetXint[23]_i_1/O
                         net (fo=1, routed)           0.000    11.113    nexttargetXint0_in[23]
    SLICE_X44Y39         FDRE                                         r  nexttargetXint_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X44Y39         FDRE                                         r  nexttargetXint_reg[23]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X44Y39         FDRE (Setup_fdre_C_D)        0.031    15.043    nexttargetXint_reg[23]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -11.113    
  -------------------------------------------------------------------
                         slack                                  3.930    

Slack (MET) :             3.931ns  (required time - arrival time)
  Source:                 nexttargetXint_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetXint_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.032ns  (logic 2.295ns (38.049%)  route 3.737ns (61.951%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.557     5.078    clk_IBUF_BUFG
    SLICE_X38Y33         FDRE                                         r  nexttargetXint_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  nexttargetXint_reg[2]/Q
                         net (fo=9, routed)           0.948     6.545    nexttargetXint_reg_n_0_[2]
    SLICE_X43Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.669 r  nexttargetXint[31]_i_70/O
                         net (fo=1, routed)           0.000     6.669    nexttargetXint[31]_i_70_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.201 r  nexttargetXint_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.201    nexttargetXint_reg[31]_i_51_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  nexttargetXint_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.315    nexttargetXint_reg[31]_i_34_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  nexttargetXint_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.429    nexttargetXint_reg[31]_i_11_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.657 f  nexttargetXint_reg[31]_i_3/CO[2]
                         net (fo=39, routed)          1.096     8.752    nexttargetXint_reg[31]_i_3_n_1
    SLICE_X37Y33         LUT4 (Prop_lut4_I3_O)        0.339     9.091 r  nexttargetXint[31]_i_7/O
                         net (fo=29, routed)          1.693    10.784    nexttargetXint[31]_i_7_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I2_O)        0.326    11.110 r  nexttargetXint[21]_i_1/O
                         net (fo=1, routed)           0.000    11.110    nexttargetXint0_in[21]
    SLICE_X44Y39         FDRE                                         r  nexttargetXint_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X44Y39         FDRE                                         r  nexttargetXint_reg[21]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X44Y39         FDRE (Setup_fdre_C_D)        0.029    15.041    nexttargetXint_reg[21]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -11.110    
  -------------------------------------------------------------------
                         slack                                  3.931    

Slack (MET) :             3.959ns  (required time - arrival time)
  Source:                 playerYint_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playerYint_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 1.961ns (35.923%)  route 3.498ns (64.077%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X30Y39         FDRE                                         r  playerYint_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  playerYint_reg[5]/Q
                         net (fo=7, routed)           1.128     6.730    playerYint_reg_n_0_[5]
    SLICE_X28Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.854 r  playerYint[31]_i_38/O
                         net (fo=1, routed)           0.000     6.854    playerYint[31]_i_38_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.404 r  playerYint_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.404    playerYint_reg[31]_i_24_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.518 r  playerYint_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.518    playerYint_reg[31]_i_15_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.632 r  playerYint_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.632    playerYint_reg[31]_i_8_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.860 r  playerYint_reg[31]_i_4/CO[2]
                         net (fo=4, routed)           1.206     9.067    playerYint1
    SLICE_X34Y36         LUT3 (Prop_lut3_I0_O)        0.313     9.380 r  playerYint[31]_i_1/O
                         net (fo=29, routed)          1.163    10.543    playerYint[31]_i_1_n_0
    SLICE_X30Y45         FDRE                                         r  playerYint_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  playerYint_reg[29]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y45         FDRE (Setup_fdre_C_R)       -0.524    14.502    playerYint_reg[29]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -10.543    
  -------------------------------------------------------------------
                         slack                                  3.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 playerXint_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playerXint_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.308ns (62.178%)  route 0.187ns (37.822%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  playerXint_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  playerXint_reg[0]/Q
                         net (fo=12, routed)          0.187     1.769    playerXint_reg_n_0_[0]
    SLICE_X35Y33         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167     1.936 r  playerXint_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.936    playerXint_reg[4]_i_1_n_5
    SLICE_X35Y33         FDRE                                         r  playerXint_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.824     1.951    clk_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  playerXint_reg[3]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X35Y33         FDRE (Hold_fdre_C_D)         0.105     1.807    playerXint_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 debounceR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playerXint_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.251ns (49.293%)  route 0.258ns (50.707%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  debounceR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  debounceR_reg/Q
                         net (fo=66, routed)          0.258     1.844    debounceR
    SLICE_X35Y40         LUT3 (Prop_lut3_I1_O)        0.045     1.889 r  playerXint[31]_i_8/O
                         net (fo=1, routed)           0.000     1.889    playerXint[31]_i_8_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.954 r  playerXint_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000     1.954    playerXint_reg[31]_i_3_n_6
    SLICE_X35Y40         FDRE                                         r  playerXint_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.830     1.957    clk_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  playerXint_reg[30]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.105     1.813    playerXint_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 debounceR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playerXint_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.256ns (49.786%)  route 0.258ns (50.214%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  debounceR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  debounceR_reg/Q
                         net (fo=66, routed)          0.258     1.844    debounceR
    SLICE_X35Y40         LUT3 (Prop_lut3_I1_O)        0.045     1.889 r  playerXint[31]_i_9/O
                         net (fo=1, routed)           0.000     1.889    playerXint[31]_i_9_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.959 r  playerXint_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     1.959    playerXint_reg[31]_i_3_n_7
    SLICE_X35Y40         FDRE                                         r  playerXint_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.830     1.957    clk_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  playerXint_reg[29]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.105     1.813    playerXint_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 playerXint_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playerXint_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.330ns (63.786%)  route 0.187ns (36.214%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  playerXint_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  playerXint_reg[0]/Q
                         net (fo=12, routed)          0.187     1.769    playerXint_reg_n_0_[0]
    SLICE_X35Y33         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.189     1.958 r  playerXint_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.958    playerXint_reg[4]_i_1_n_4
    SLICE_X35Y33         FDRE                                         r  playerXint_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.824     1.951    clk_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  playerXint_reg[4]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X35Y33         FDRE (Hold_fdre_C_D)         0.105     1.807    playerXint_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 playerXint_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playerXint_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.368ns (66.264%)  route 0.187ns (33.736%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  playerXint_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  playerXint_reg[0]/Q
                         net (fo=12, routed)          0.187     1.769    playerXint_reg_n_0_[0]
    SLICE_X35Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     1.942 r  playerXint_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.942    playerXint_reg[4]_i_1_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.996 r  playerXint_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.996    playerXint_reg[8]_i_1_n_7
    SLICE_X35Y34         FDRE                                         r  playerXint_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.825     1.952    clk_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  playerXint_reg[5]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X35Y34         FDRE (Hold_fdre_C_D)         0.105     1.808    playerXint_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 debounceR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playerXint_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.300ns (53.744%)  route 0.258ns (46.256%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  debounceR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  debounceR_reg/Q
                         net (fo=66, routed)          0.258     1.844    debounceR
    SLICE_X35Y40         LUT2 (Prop_lut2_I0_O)        0.045     1.889 r  playerXint[31]_i_5/O
                         net (fo=1, routed)           0.000     1.889    playerXint[31]_i_5_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.114     2.003 r  playerXint_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     2.003    playerXint_reg[31]_i_3_n_5
    SLICE_X35Y40         FDRE                                         r  playerXint_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.830     1.957    clk_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  playerXint_reg[31]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.105     1.813    playerXint_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 playerXint_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playerXint_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.379ns (66.919%)  route 0.187ns (33.081%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  playerXint_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  playerXint_reg[0]/Q
                         net (fo=12, routed)          0.187     1.769    playerXint_reg_n_0_[0]
    SLICE_X35Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     1.942 r  playerXint_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.942    playerXint_reg[4]_i_1_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.007 r  playerXint_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.007    playerXint_reg[8]_i_1_n_5
    SLICE_X35Y34         FDRE                                         r  playerXint_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.825     1.952    clk_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  playerXint_reg[7]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X35Y34         FDRE (Hold_fdre_C_D)         0.105     1.808    playerXint_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 playerXint_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playerXint_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.404ns (68.318%)  route 0.187ns (31.682%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  playerXint_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  playerXint_reg[0]/Q
                         net (fo=12, routed)          0.187     1.769    playerXint_reg_n_0_[0]
    SLICE_X35Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     1.942 r  playerXint_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.942    playerXint_reg[4]_i_1_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.032 r  playerXint_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.032    playerXint_reg[8]_i_1_n_6
    SLICE_X35Y34         FDRE                                         r  playerXint_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.825     1.952    clk_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  playerXint_reg[6]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X35Y34         FDRE (Hold_fdre_C_D)         0.105     1.808    playerXint_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 playerXint_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playerXint_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.404ns (68.318%)  route 0.187ns (31.682%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  playerXint_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  playerXint_reg[0]/Q
                         net (fo=12, routed)          0.187     1.769    playerXint_reg_n_0_[0]
    SLICE_X35Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     1.942 r  playerXint_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.942    playerXint_reg[4]_i_1_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.032 r  playerXint_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.032    playerXint_reg[8]_i_1_n_4
    SLICE_X35Y34         FDRE                                         r  playerXint_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.825     1.952    clk_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  playerXint_reg[8]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X35Y34         FDRE (Hold_fdre_C_D)         0.105     1.808    playerXint_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 playerXint_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playerXint_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.407ns (68.478%)  route 0.187ns (31.522%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  playerXint_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  playerXint_reg[0]/Q
                         net (fo=12, routed)          0.187     1.769    playerXint_reg_n_0_[0]
    SLICE_X35Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     1.942 r  playerXint_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.942    playerXint_reg[4]_i_1_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.981 r  playerXint_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.981    playerXint_reg[8]_i_1_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.035 r  playerXint_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.035    playerXint_reg[12]_i_1_n_7
    SLICE_X35Y35         FDRE                                         r  playerXint_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X35Y35         FDRE                                         r  playerXint_reg[9]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X35Y35         FDRE (Hold_fdre_C_D)         0.105     1.809    playerXint_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y48   counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y48   counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y48   counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y48   counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y48   counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y48   counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y47   counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y47   counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y33   debounceDwn_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y48   counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y48   counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y48   counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y48   counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y48   counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y48   counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y48   counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y48   counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y48   counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y48   counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y48   counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y48   counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y48   counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y48   counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y48   counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y48   counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y48   counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y48   counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y48   counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y48   counter_reg[4]/C



