#pragma once

// Table 11-1 from Volume 3A of the Intel manuals
// 64 bytes for all CPUs we care about, i.e., Xeon and i3/i5/i7
#define CACHE_LINE_SIZE 64
