## Synthesis
Convert the RTL code into a gate-level netlist using a synthesis tool. This step maps the design to a specific technology library, optimizing for timing, area, and power.
The result is a gate-level representation of the design, which can be further optimized.

![syn1](https://github.com/user-attachments/assets/1980f818-3a3d-43dc-a178-30482afd9d68)
![syn2](https://github.com/user-attachments/assets/006b0e5b-c38e-4925-80d5-cdec335e8ab5)
