Warning: file 'memory.vmh' for memory 'mem' has a gap at addresses 14 to 65535.
Warning: file 'memory.vmh' for memory 'mem' has a gap at addresses 14 to 4294967295.

cycle          0
Fetch : from Pc          0 , updatedPC:          0, inst : %x, 
addi r12 = r 0 0xfffffffd

Cycle          0 ----------------------------------------------------

cycle          1
do decoded
Fetch : from Pc          4 , updatedPC:          4, inst : %x, 
sltiu r15 = r12 0xfffffffc

Cycle          1 ----------------------------------------------------

cycle          2
Execute done
Fetch : from Pc          8 , updatedPC:          8, inst : %x, 
sltiu r16 = r12 0xfffffffe

Cycle          2 ----------------------------------------------------
Write Back done

cycle          3
do decoded
Fetch : from Pc         12 , updatedPC:         12, inst : %x, 
sltiu r17 = r12 0x5

Cycle          3 ----------------------------------------------------

cycle          4
Execute done

Cycle          4 ----------------------------------------------------
Write Back done

cycle          5
do decoded
Fetch : from Pc         16 , updatedPC:         16, inst : %x, 
add r10 = r15 r16

Cycle          5 ----------------------------------------------------

cycle          6
Execute done

Cycle          6 ----------------------------------------------------
Write Back done

cycle          7
do decoded
Fetch : from Pc         20 , updatedPC:         20, inst : %x, 
add r10 = r10 r17

Cycle          7 ----------------------------------------------------

cycle          8
Execute done

Cycle          8 ----------------------------------------------------
Write Back done

cycle          9
do decoded
Fetch : from Pc         24 , updatedPC:         24, inst : %x, 
addi r10 = r10 0xffffffff

Cycle          9 ----------------------------------------------------

cycle         10
Execute done

Cycle         10 ----------------------------------------------------
Write Back done

cycle         11
do decoded
Fetch : from Pc         28 , updatedPC:         28, inst : %x, 
csrrw r 0 csr0x780 r10

Cycle         11 ----------------------------------------------------

cycle         12
Execute done

Cycle         12 ----------------------------------------------------
Write Back done

cycle         13
do decoded
Fetch : from Pc         32 , updatedPC:         32, inst : %x, 
addi r 0 = r 0 0x0

Cycle         13 ----------------------------------------------------

cycle         14
Execute done

Cycle         14 ----------------------------------------------------
Write Back done

cycle         15
do decoded
Fetch : from Pc         36 , updatedPC:         36, inst : %x, 
addi r 0 = r 0 0x0

Cycle         15 ----------------------------------------------------

cycle         16
Execute done

Cycle         16 ----------------------------------------------------
Write Back done
