
                             Synplify (R) Premier 

                Version O-2018.09-SP1 for RHEL64 - Nov 27, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Starting:    /vol/synopsys/fpga/O-2018.09-SP1/linux_a_64/mbin/synplify
Install:     /vol/synopsys/fpga/O-2018.09-SP1
Hostname:    joker.ece.northwestern.edu
Date:        Fri Mar  8 10:28:17 2024
Version:     O-2018.09-SP1

Arguments:   -product synplify_premier
ProductType: synplify_premier

License checkout: synplifypremierdp
License: synplifypremierdp from server synopsyslm.ece.northwestern.edu (Using premium license)
Licensed Vendor: All FPGA
License Option: ident



/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/Multiplier.prjlog file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_2/Multiplier.srr"
Running: rev_2 in foreground

Running Multiplier|rev_2

Running Flow: compile (Compile) on Multiplier|rev_2
# Fri Mar  8 10:28:50 2024

Running Flow: compile_flow (Compile Process) on Multiplier|rev_2
# Fri Mar  8 10:28:50 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on Multiplier|rev_2
# Fri Mar  8 10:28:50 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_2/synwork/Multiplier_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_2/Multiplier.srs

compiler completed
# Fri Mar  8 10:28:54 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on Multiplier|rev_2
# Fri Mar  8 10:28:54 2024

multi_srs_gen completed
# Fri Mar  8 10:28:54 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_2/synwork/Multiplier_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_2/Multiplier.srs
Complete: Compile Process on Multiplier|rev_2

Running: premap (Premap) on Multiplier|rev_2
# Fri Mar  8 10:28:54 2024

premap completed with warnings
# Fri Mar  8 10:28:54 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on Multiplier|rev_2

Running Flow: map (Map) on Multiplier|rev_2
# Fri Mar  8 10:28:54 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on Multiplier|rev_2
# Fri Mar  8 10:28:54 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_2/synwork/Multiplier_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_2/Multiplier.srm

fpga_mapper completed with warnings
# Fri Mar  8 10:28:57 2024

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on Multiplier|rev_2
Complete: Logic Synthesis on Multiplier|rev_2
01WARNING:  No database file, or it is out of date.
INFO:  Resetting Correlation database
WARNING:  No database file, or it is out of date.
INFO:  Target Implementation: /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/Multiplier.prj|rev_2
INFO:  **** *_synplify.sdc verification mode  *****
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_2/Multiplier.srr to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_2/backup/Multiplier.srr
log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_2/Multiplier.srr"
Running: timing in foreground

running timing analysis on /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_2/Multiplier.srd

Running: timing (Timing Analysis) on Multiplier|rev_2
# Fri Mar  8 10:29:05 2024

timing completed with warnings
# Fri Mar  8 10:29:06 2024

Return Code: 1
Run Time:00h:00m:01s
INFO:  Running with: effort = high, paths per endpoint = 1, sorted by = slack, QOR mode = 1 
 
INFO:  Exiting after *.itd file creation, correlation check not run. 
 
0
/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_2/sdc_verif_slack.xml /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_2/sdc_verif_slack_match.xmllog file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_2/Multiplier.srr"
Running: rev_2 in foreground

Running Multiplier|rev_2

Running Flow: compile (Compile) on Multiplier|rev_2
# Fri Mar  8 10:30:38 2024

Running Flow: compile_flow (Compile Process) on Multiplier|rev_2
# Fri Mar  8 10:30:38 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on Multiplier|rev_2
# Fri Mar  8 10:30:38 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_2/synwork/Multiplier_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_2/Multiplier.srs

compiler completed
# Fri Mar  8 10:30:42 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on Multiplier|rev_2
# Fri Mar  8 10:30:42 2024

multi_srs_gen completed
# Fri Mar  8 10:30:42 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_2/synwork/Multiplier_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_2/Multiplier.srs
Complete: Compile Process on Multiplier|rev_2

Running: premap (Premap) on Multiplier|rev_2
# Fri Mar  8 10:30:42 2024

premap completed with warnings
# Fri Mar  8 10:30:43 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on Multiplier|rev_2

Running Flow: map (Map) on Multiplier|rev_2
# Fri Mar  8 10:30:43 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on Multiplier|rev_2
# Fri Mar  8 10:30:43 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_2/synwork/Multiplier_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_2/Multiplier.srm

fpga_mapper completed with warnings
# Fri Mar  8 10:30:44 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on Multiplier|rev_2
Complete: Logic Synthesis on Multiplier|rev_2
0log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_2/Multiplier.srr"
Running: rev_2 in foreground

Running Multiplier|rev_2

Running Flow: compile (Compile) on Multiplier|rev_2
# Fri Mar  8 10:31:31 2024

Running Flow: compile_flow (Compile Process) on Multiplier|rev_2
# Fri Mar  8 10:31:31 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on Multiplier|rev_2
# Fri Mar  8 10:31:31 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_2/synwork/Multiplier_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_2/Multiplier.srs

compiler completed
# Fri Mar  8 10:31:35 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on Multiplier|rev_2
# Fri Mar  8 10:31:35 2024

multi_srs_gen completed
# Fri Mar  8 10:31:35 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_2/synwork/Multiplier_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_2/Multiplier.srs
Complete: Compile Process on Multiplier|rev_2

Running: premap (Premap) on Multiplier|rev_2
# Fri Mar  8 10:31:35 2024
Warning: The design file /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_2/synwork/Multiplier_mult.srs has been modified.
As a result the open design d:0 is out of date.
Continued use can yield inconsistent results.


premap completed with warnings
# Fri Mar  8 10:31:40 2024

Return Code: 1
Run Time:00h:00m:05s
Complete: Compile on Multiplier|rev_2

Running Flow: map (Map) on Multiplier|rev_2
# Fri Mar  8 10:31:40 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on Multiplier|rev_2
# Fri Mar  8 10:31:40 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_2/synwork/Multiplier_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_2/Multiplier.srm

fpga_mapper completed with warnings
# Fri Mar  8 10:31:42 2024

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on Multiplier|rev_2
Complete: Logic Synthesis on Multiplier|rev_2
0log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_2/Multiplier.srr"
Running: rev_2 in foreground

Running Multiplier|rev_2

Running Flow: compile (Compile) on Multiplier|rev_2
# Fri Mar  8 10:31:44 2024

Running Flow: compile_flow (Compile Process) on Multiplier|rev_2
# Fri Mar  8 10:31:44 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on Multiplier|rev_2
# Fri Mar  8 10:31:44 2024

compiler completed
# Fri Mar  8 10:31:47 2024

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on Multiplier|rev_2
# Fri Mar  8 10:31:47 2024
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on Multiplier|rev_2

Running: premap (Premap) on Multiplier|rev_2
# Fri Mar  8 10:31:47 2024
Up-To-Date: premap. No run necessary
Complete: Compile on Multiplier|rev_2

Running Flow: map (Map) on Multiplier|rev_2
# Fri Mar  8 10:31:47 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on Multiplier|rev_2
# Fri Mar  8 10:31:47 2024
Up-To-Date: fpga_mapper. No run necessary
Complete: Map on Multiplier|rev_2
Complete: Logic Synthesis on Multiplier|rev_2
0exit status=0
License checkin: synplifypremierdp
