Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Dec  1 20:30:33 2023
| Host         : Isaac_Geng running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tlc_controller_verl_timing_summary_routed.rpt -pb tlc_controller_verl_timing_summary_routed.pb -rpx tlc_controller_verl_timing_summary_routed.rpx -warn_on_violation
| Design       : tlc_controller_verl
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   6           
TIMING-20  Warning   Non-clocked latch               8           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: FSM/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FSM/FSM_sequential_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.226        0.000                      0                   33        0.247        0.000                      0                   33        7.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 8.000}      20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        17.226        0.000                      0                   33        0.247        0.000                      0                   33        7.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       17.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.226ns  (required time - arrival time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.829ns  (logic 2.200ns (77.760%)  route 0.629ns (22.240%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 24.970 - 20.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.748     5.417    Clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     5.935 r  Count_reg[1]/Q
                         net (fo=1, routed)           0.629     6.564    Count_reg_n_0_[1]
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.221 r  Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    Count_reg[0]_i_1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.338 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.338    Count_reg[4]_i_1_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.455 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.455    Count_reg[8]_i_1_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.572 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.572    Count_reg[12]_i_1_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.689 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.689    Count_reg[16]_i_1_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.806 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.806    Count_reg[20]_i_1_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.923 r  Count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.923    Count_reg[24]_i_1_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.246 r  Count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.246    Count_reg[28]_i_1_n_6
    SLICE_X42Y39         FDRE                                         r  Count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.577    24.970    Clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  Count_reg[29]/C
                         clock pessimism              0.429    25.399    
                         clock uncertainty           -0.035    25.363    
    SLICE_X42Y39         FDRE (Setup_fdre_C_D)        0.109    25.472    Count_reg[29]
  -------------------------------------------------------------------
                         required time                         25.472    
                         arrival time                          -8.246    
  -------------------------------------------------------------------
                         slack                                 17.226    

Slack (MET) :             17.310ns  (required time - arrival time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.745ns  (logic 2.116ns (77.080%)  route 0.629ns (22.920%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 24.970 - 20.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.748     5.417    Clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     5.935 r  Count_reg[1]/Q
                         net (fo=1, routed)           0.629     6.564    Count_reg_n_0_[1]
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.221 r  Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    Count_reg[0]_i_1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.338 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.338    Count_reg[4]_i_1_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.455 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.455    Count_reg[8]_i_1_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.572 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.572    Count_reg[12]_i_1_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.689 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.689    Count_reg[16]_i_1_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.806 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.806    Count_reg[20]_i_1_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.923 r  Count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.923    Count_reg[24]_i_1_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.162 r  Count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.162    Count_reg[28]_i_1_n_5
    SLICE_X42Y39         FDRE                                         r  Count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.577    24.970    Clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  Count_reg[30]/C
                         clock pessimism              0.429    25.399    
                         clock uncertainty           -0.035    25.363    
    SLICE_X42Y39         FDRE (Setup_fdre_C_D)        0.109    25.472    Count_reg[30]
  -------------------------------------------------------------------
                         required time                         25.472    
                         arrival time                          -8.162    
  -------------------------------------------------------------------
                         slack                                 17.310    

Slack (MET) :             17.330ns  (required time - arrival time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 2.096ns (76.911%)  route 0.629ns (23.089%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 24.970 - 20.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.748     5.417    Clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     5.935 r  Count_reg[1]/Q
                         net (fo=1, routed)           0.629     6.564    Count_reg_n_0_[1]
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.221 r  Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    Count_reg[0]_i_1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.338 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.338    Count_reg[4]_i_1_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.455 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.455    Count_reg[8]_i_1_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.572 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.572    Count_reg[12]_i_1_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.689 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.689    Count_reg[16]_i_1_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.806 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.806    Count_reg[20]_i_1_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.923 r  Count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.923    Count_reg[24]_i_1_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.142 r  Count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.142    Count_reg[28]_i_1_n_7
    SLICE_X42Y39         FDRE                                         r  Count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.577    24.970    Clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  Count_reg[28]/C
                         clock pessimism              0.429    25.399    
                         clock uncertainty           -0.035    25.363    
    SLICE_X42Y39         FDRE (Setup_fdre_C_D)        0.109    25.472    Count_reg[28]
  -------------------------------------------------------------------
                         required time                         25.472    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                 17.330    

Slack (MET) :             17.342ns  (required time - arrival time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 2.083ns (76.801%)  route 0.629ns (23.199%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 24.969 - 20.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.748     5.417    Clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     5.935 r  Count_reg[1]/Q
                         net (fo=1, routed)           0.629     6.564    Count_reg_n_0_[1]
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.221 r  Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    Count_reg[0]_i_1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.338 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.338    Count_reg[4]_i_1_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.455 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.455    Count_reg[8]_i_1_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.572 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.572    Count_reg[12]_i_1_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.689 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.689    Count_reg[16]_i_1_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.806 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.806    Count_reg[20]_i_1_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.129 r  Count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.129    Count_reg[24]_i_1_n_6
    SLICE_X42Y38         FDRE                                         r  Count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.576    24.969    Clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  Count_reg[25]/C
                         clock pessimism              0.429    25.398    
                         clock uncertainty           -0.035    25.362    
    SLICE_X42Y38         FDRE (Setup_fdre_C_D)        0.109    25.471    Count_reg[25]
  -------------------------------------------------------------------
                         required time                         25.471    
                         arrival time                          -8.129    
  -------------------------------------------------------------------
                         slack                                 17.342    

Slack (MET) :             17.350ns  (required time - arrival time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.704ns  (logic 2.075ns (76.732%)  route 0.629ns (23.268%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 24.969 - 20.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.748     5.417    Clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     5.935 r  Count_reg[1]/Q
                         net (fo=1, routed)           0.629     6.564    Count_reg_n_0_[1]
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.221 r  Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    Count_reg[0]_i_1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.338 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.338    Count_reg[4]_i_1_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.455 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.455    Count_reg[8]_i_1_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.572 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.572    Count_reg[12]_i_1_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.689 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.689    Count_reg[16]_i_1_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.806 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.806    Count_reg[20]_i_1_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.121 r  Count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.121    Count_reg[24]_i_1_n_4
    SLICE_X42Y38         FDRE                                         r  Count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.576    24.969    Clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  Count_reg[27]/C
                         clock pessimism              0.429    25.398    
                         clock uncertainty           -0.035    25.362    
    SLICE_X42Y38         FDRE (Setup_fdre_C_D)        0.109    25.471    Count_reg[27]
  -------------------------------------------------------------------
                         required time                         25.471    
                         arrival time                          -8.121    
  -------------------------------------------------------------------
                         slack                                 17.350    

Slack (MET) :             17.426ns  (required time - arrival time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 1.999ns (76.059%)  route 0.629ns (23.941%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 24.969 - 20.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.748     5.417    Clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     5.935 r  Count_reg[1]/Q
                         net (fo=1, routed)           0.629     6.564    Count_reg_n_0_[1]
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.221 r  Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    Count_reg[0]_i_1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.338 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.338    Count_reg[4]_i_1_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.455 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.455    Count_reg[8]_i_1_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.572 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.572    Count_reg[12]_i_1_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.689 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.689    Count_reg[16]_i_1_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.806 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.806    Count_reg[20]_i_1_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.045 r  Count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.045    Count_reg[24]_i_1_n_5
    SLICE_X42Y38         FDRE                                         r  Count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.576    24.969    Clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  Count_reg[26]/C
                         clock pessimism              0.429    25.398    
                         clock uncertainty           -0.035    25.362    
    SLICE_X42Y38         FDRE (Setup_fdre_C_D)        0.109    25.471    Count_reg[26]
  -------------------------------------------------------------------
                         required time                         25.471    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                 17.426    

Slack (MET) :             17.446ns  (required time - arrival time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 1.979ns (75.876%)  route 0.629ns (24.124%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 24.969 - 20.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.748     5.417    Clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     5.935 r  Count_reg[1]/Q
                         net (fo=1, routed)           0.629     6.564    Count_reg_n_0_[1]
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.221 r  Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    Count_reg[0]_i_1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.338 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.338    Count_reg[4]_i_1_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.455 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.455    Count_reg[8]_i_1_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.572 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.572    Count_reg[12]_i_1_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.689 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.689    Count_reg[16]_i_1_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.806 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.806    Count_reg[20]_i_1_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.025 r  Count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.025    Count_reg[24]_i_1_n_7
    SLICE_X42Y38         FDRE                                         r  Count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.576    24.969    Clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  Count_reg[24]/C
                         clock pessimism              0.429    25.398    
                         clock uncertainty           -0.035    25.362    
    SLICE_X42Y38         FDRE (Setup_fdre_C_D)        0.109    25.471    Count_reg[24]
  -------------------------------------------------------------------
                         required time                         25.471    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                 17.446    

Slack (MET) :             17.458ns  (required time - arrival time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 1.966ns (75.755%)  route 0.629ns (24.245%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 24.968 - 20.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.748     5.417    Clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     5.935 r  Count_reg[1]/Q
                         net (fo=1, routed)           0.629     6.564    Count_reg_n_0_[1]
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.221 r  Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    Count_reg[0]_i_1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.338 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.338    Count_reg[4]_i_1_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.455 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.455    Count_reg[8]_i_1_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.572 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.572    Count_reg[12]_i_1_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.689 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.689    Count_reg[16]_i_1_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.012 r  Count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.012    Count_reg[20]_i_1_n_6
    SLICE_X42Y37         FDRE                                         r  Count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575    24.968    Clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  Count_reg[21]/C
                         clock pessimism              0.429    25.397    
                         clock uncertainty           -0.035    25.361    
    SLICE_X42Y37         FDRE (Setup_fdre_C_D)        0.109    25.470    Count_reg[21]
  -------------------------------------------------------------------
                         required time                         25.470    
                         arrival time                          -8.012    
  -------------------------------------------------------------------
                         slack                                 17.458    

Slack (MET) :             17.466ns  (required time - arrival time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 1.958ns (75.680%)  route 0.629ns (24.320%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 24.968 - 20.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.748     5.417    Clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     5.935 r  Count_reg[1]/Q
                         net (fo=1, routed)           0.629     6.564    Count_reg_n_0_[1]
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.221 r  Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    Count_reg[0]_i_1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.338 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.338    Count_reg[4]_i_1_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.455 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.455    Count_reg[8]_i_1_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.572 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.572    Count_reg[12]_i_1_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.689 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.689    Count_reg[16]_i_1_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.004 r  Count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.004    Count_reg[20]_i_1_n_4
    SLICE_X42Y37         FDRE                                         r  Count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575    24.968    Clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  Count_reg[23]/C
                         clock pessimism              0.429    25.397    
                         clock uncertainty           -0.035    25.361    
    SLICE_X42Y37         FDRE (Setup_fdre_C_D)        0.109    25.470    Count_reg[23]
  -------------------------------------------------------------------
                         required time                         25.470    
                         arrival time                          -8.004    
  -------------------------------------------------------------------
                         slack                                 17.466    

Slack (MET) :             17.542ns  (required time - arrival time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 1.882ns (74.944%)  route 0.629ns (25.056%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 24.968 - 20.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.748     5.417    Clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     5.935 r  Count_reg[1]/Q
                         net (fo=1, routed)           0.629     6.564    Count_reg_n_0_[1]
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.221 r  Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    Count_reg[0]_i_1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.338 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.338    Count_reg[4]_i_1_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.455 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.455    Count_reg[8]_i_1_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.572 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.572    Count_reg[12]_i_1_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.689 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.689    Count_reg[16]_i_1_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.928 r  Count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.928    Count_reg[20]_i_1_n_5
    SLICE_X42Y37         FDRE                                         r  Count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575    24.968    Clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  Count_reg[22]/C
                         clock pessimism              0.429    25.397    
                         clock uncertainty           -0.035    25.361    
    SLICE_X42Y37         FDRE (Setup_fdre_C_D)        0.109    25.470    Count_reg[22]
  -------------------------------------------------------------------
                         required time                         25.470    
                         arrival time                          -7.928    
  -------------------------------------------------------------------
                         slack                                 17.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 syncfarmSensor/buff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncfarmSensor/buff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.591     1.503    syncfarmSensor/Clk_IBUF_BUFG
    SLICE_X41Y37         FDRE                                         r  syncfarmSensor/buff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  syncfarmSensor/buff1_reg/Q
                         net (fo=1, routed)           0.176     1.821    syncfarmSensor/buff1
    SLICE_X41Y37         FDRE                                         r  syncfarmSensor/buff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.859     2.018    syncfarmSensor/Clk_IBUF_BUFG
    SLICE_X41Y37         FDRE                                         r  syncfarmSensor/buff2_reg/C
                         clock pessimism             -0.515     1.503    
    SLICE_X41Y37         FDRE (Hold_fdre_C_D)         0.070     1.573    syncfarmSensor/buff2_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.588     1.500    Clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  Count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.779    Count_reg_n_0_[2]
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.889 r  Count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.889    Count_reg[0]_i_1_n_5
    SLICE_X42Y32         FDRE                                         r  Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.855     2.014    Clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  Count_reg[2]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)         0.134     1.634    Count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.589     1.501    Clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  Count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.780    Count_reg_n_0_[6]
    SLICE_X42Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.890 r  Count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.890    Count_reg[4]_i_1_n_5
    SLICE_X42Y33         FDRE                                         r  Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.856     2.015    Clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  Count_reg[6]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.134     1.635    Count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.590     1.502    Clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  Count_reg[10]/Q
                         net (fo=5, routed)           0.127     1.793    Count_reg[10]
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.903 r  Count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    Count_reg[8]_i_1_n_5
    SLICE_X42Y34         FDRE                                         r  Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.857     2.016    Clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  Count_reg[10]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X42Y34         FDRE (Hold_fdre_C_D)         0.134     1.636    Count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.591     1.503    Clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  Count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  Count_reg[22]/Q
                         net (fo=5, routed)           0.127     1.794    Count_reg[22]
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.904 r  Count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.904    Count_reg[20]_i_1_n_5
    SLICE_X42Y37         FDRE                                         r  Count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.859     2.018    Clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  Count_reg[22]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.134     1.637    Count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.590     1.502    Clk_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  Count_reg[18]/Q
                         net (fo=6, routed)           0.127     1.793    Count_reg[18]
    SLICE_X42Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.903 r  Count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    Count_reg[16]_i_1_n_5
    SLICE_X42Y36         FDRE                                         r  Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.858     2.017    Clk_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  Count_reg[18]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X42Y36         FDRE (Hold_fdre_C_D)         0.134     1.636    Count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.590     1.502    Clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  Count_reg[14]/Q
                         net (fo=5, routed)           0.127     1.793    Count_reg[14]
    SLICE_X42Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.903 r  Count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    Count_reg[12]_i_1_n_5
    SLICE_X42Y35         FDRE                                         r  Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.858     2.017    Clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  Count_reg[14]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X42Y35         FDRE (Hold_fdre_C_D)         0.134     1.636    Count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 syncfarmSensor/buff0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncfarmSensor/buff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.347%)  route 0.200ns (58.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.591     1.503    syncfarmSensor/Clk_IBUF_BUFG
    SLICE_X41Y37         FDRE                                         r  syncfarmSensor/buff0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  syncfarmSensor/buff0_reg/Q
                         net (fo=1, routed)           0.200     1.844    syncfarmSensor/buff0
    SLICE_X41Y37         FDRE                                         r  syncfarmSensor/buff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.859     2.018    syncfarmSensor/Clk_IBUF_BUFG
    SLICE_X41Y37         FDRE                                         r  syncfarmSensor/buff1_reg/C
                         clock pessimism             -0.515     1.503    
    SLICE_X41Y37         FDRE (Hold_fdre_C_D)         0.066     1.569    syncfarmSensor/buff1_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 Count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.400%)  route 0.139ns (33.600%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.592     1.504    Clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  Count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  Count_reg[30]/Q
                         net (fo=5, routed)           0.139     1.807    Count_reg[30]
    SLICE_X42Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.917 r  Count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.917    Count_reg[28]_i_1_n_5
    SLICE_X42Y39         FDRE                                         r  Count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.861     2.020    Clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  Count_reg[30]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X42Y39         FDRE (Hold_fdre_C_D)         0.134     1.638    Count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 Count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.380%)  route 0.139ns (33.620%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.592     1.504    Clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  Count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  Count_reg[26]/Q
                         net (fo=5, routed)           0.139     1.807    Count_reg[26]
    SLICE_X42Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.917 r  Count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.917    Count_reg[24]_i_1_n_5
    SLICE_X42Y38         FDRE                                         r  Count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.861     2.020    Clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  Count_reg[26]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X42Y38         FDRE (Hold_fdre_C_D)         0.134     1.638    Count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 8.000 }
Period(ns):         20.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y32    Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y34    Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y34    Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y35    Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y35    Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y35    Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y35    Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y36    Count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y36    Count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X42Y32    Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X42Y32    Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X42Y34    Count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X42Y34    Count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X42Y34    Count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X42Y34    Count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X42Y35    Count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X42Y35    Count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X42Y35    Count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X42Y35    Count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X42Y32    Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X42Y32    Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X42Y34    Count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X42Y34    Count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X42Y34    Count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X42Y34    Count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X42Y35    Count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X42Y35    Count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X42Y35    Count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X42Y35    Count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM/highwaySignal_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            highwaySignal[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.947ns  (logic 4.252ns (53.511%)  route 3.694ns (46.489%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         LDCE                         0.000     0.000 r  FSM/highwaySignal_reg[0]/G
    SLICE_X41Y39         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  FSM/highwaySignal_reg[0]/Q
                         net (fo=1, routed)           3.694     4.461    highwaySignal_OBUF[0]
    G14                  OBUF (Prop_obuf_I_O)         3.485     7.947 r  highwaySignal_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.947    highwaySignal[0]
    G14                                                               r  highwaySignal[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/highwaySignal_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            highwaySignal[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.909ns  (logic 4.277ns (54.078%)  route 3.632ns (45.922%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         LDCE                         0.000     0.000 r  FSM/highwaySignal_reg[1]/G
    SLICE_X41Y39         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  FSM/highwaySignal_reg[1]/Q
                         net (fo=1, routed)           3.632     4.399    highwaySignal_OBUF[1]
    D18                  OBUF (Prop_obuf_I_O)         3.510     7.909 r  highwaySignal_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.909    highwaySignal[1]
    D18                                                               r  highwaySignal[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/RstCount_reg/G
                            (positive level-sensitive latch)
  Destination:            JB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.949ns  (logic 4.312ns (62.046%)  route 2.637ns (37.954%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         LDCE                         0.000     0.000 r  FSM/RstCount_reg/G
    SLICE_X40Y38         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  FSM/RstCount_reg/Q
                         net (fo=32, routed)          2.637     3.404    JB_OBUF[3]
    V20                  OBUF (Prop_obuf_I_O)         3.545     6.949 r  JB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.949    JB[3]
    V20                                                               r  JB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/farmSignal_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            farmSignal[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.551ns  (logic 4.298ns (65.611%)  route 2.253ns (34.389%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         LDCE                         0.000     0.000 r  FSM/farmSignal_reg[0]/G
    SLICE_X41Y39         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  FSM/farmSignal_reg[0]/Q
                         net (fo=1, routed)           2.253     3.020    farmSignal_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531     6.551 r  farmSignal_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.551    farmSignal[0]
    M14                                                               r  farmSignal[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/farmSignal_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            farmSignal[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.394ns  (logic 4.306ns (67.347%)  route 2.088ns (32.653%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         LDCE                         0.000     0.000 r  FSM/farmSignal_reg[1]/G
    SLICE_X41Y39         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  FSM/farmSignal_reg[1]/Q
                         net (fo=1, routed)           2.088     2.855    farmSignal_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.539     6.394 r  farmSignal_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.394    farmSignal[1]
    M15                                                               r  farmSignal[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM/farmSignal_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            farmSignal[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 1.465ns (73.959%)  route 0.516ns (26.041%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         LDCE                         0.000     0.000 r  FSM/farmSignal_reg[1]/G
    SLICE_X41Y39         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  FSM/farmSignal_reg[1]/Q
                         net (fo=1, routed)           0.516     0.741    farmSignal_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.240     1.981 r  farmSignal_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.981    farmSignal[1]
    M15                                                               r  farmSignal[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/farmSignal_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            farmSignal[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.021ns  (logic 1.457ns (72.099%)  route 0.564ns (27.901%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         LDCE                         0.000     0.000 r  FSM/farmSignal_reg[0]/G
    SLICE_X41Y39         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  FSM/farmSignal_reg[0]/Q
                         net (fo=1, routed)           0.564     0.789    farmSignal_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.232     2.021 r  farmSignal_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.021    farmSignal[0]
    M14                                                               r  farmSignal[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/RstCount_reg/G
                            (positive level-sensitive latch)
  Destination:            JB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.260ns  (logic 1.470ns (65.065%)  route 0.789ns (34.935%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         LDCE                         0.000     0.000 r  FSM/RstCount_reg/G
    SLICE_X40Y38         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  FSM/RstCount_reg/Q
                         net (fo=32, routed)          0.789     1.014    JB_OBUF[3]
    V20                  OBUF (Prop_obuf_I_O)         1.245     2.260 r  JB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.260    JB[3]
    V20                                                               r  JB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/highwaySignal_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            highwaySignal[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.607ns  (logic 1.436ns (55.084%)  route 1.171ns (44.916%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         LDCE                         0.000     0.000 r  FSM/highwaySignal_reg[1]/G
    SLICE_X41Y39         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  FSM/highwaySignal_reg[1]/Q
                         net (fo=1, routed)           1.171     1.396    highwaySignal_OBUF[1]
    D18                  OBUF (Prop_obuf_I_O)         1.211     2.607 r  highwaySignal_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.607    highwaySignal[1]
    D18                                                               r  highwaySignal[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/highwaySignal_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            highwaySignal[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.617ns  (logic 1.412ns (53.943%)  route 1.205ns (46.057%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         LDCE                         0.000     0.000 r  FSM/highwaySignal_reg[0]/G
    SLICE_X41Y39         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  FSM/highwaySignal_reg[0]/Q
                         net (fo=1, routed)           1.205     1.430    highwaySignal_OBUF[0]
    G14                  OBUF (Prop_obuf_I_O)         1.187     2.617 r  highwaySignal_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.617    highwaySignal[0]
    G14                                                               r  highwaySignal[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            JB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.709ns  (logic 4.265ns (55.317%)  route 3.445ns (44.683%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.754     5.423    FSM/Clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  FSM/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.419     5.842 r  FSM/FSM_sequential_state_reg[2]/Q
                         net (fo=17, routed)          0.953     6.795    FSM/state__0[2]
    SLICE_X40Y38         LUT3 (Prop_lut3_I2_O)        0.299     7.094 r  FSM/JB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.492     9.586    JB_OBUF[2]
    W20                  OBUF (Prop_obuf_I_O)         3.547    13.132 r  JB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.132    JB[2]
    W20                                                               r  JB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            JB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.575ns  (logic 4.346ns (57.379%)  route 3.229ns (42.621%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.754     5.423    FSM/Clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  FSM/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456     5.879 f  FSM/FSM_sequential_state_reg[0]/Q
                         net (fo=15, routed)          0.908     6.786    FSM/state__0[0]
    SLICE_X41Y38         LUT3 (Prop_lut3_I2_O)        0.149     6.935 r  FSM/JB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.321     9.256    JB_OBUF[0]
    U20                  OBUF (Prop_obuf_I_O)         3.741    12.998 r  JB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.998    JB[0]
    U20                                                               r  JB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            JB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.318ns  (logic 4.117ns (56.262%)  route 3.201ns (43.738%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.754     5.423    FSM/Clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  FSM/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456     5.879 r  FSM/FSM_sequential_state_reg[0]/Q
                         net (fo=15, routed)          0.903     6.781    FSM/state__0[0]
    SLICE_X41Y38         LUT3 (Prop_lut3_I2_O)        0.124     6.905 r  FSM/JB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.298     9.204    JB_OBUF[1]
    T20                  OBUF (Prop_obuf_I_O)         3.537    12.741 r  JB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.741    JB[1]
    T20                                                               r  JB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            FSM/FSM_sequential_nextState_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.107ns  (logic 1.366ns (22.368%)  route 4.741ns (77.632%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.752     5.421    Clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  Count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518     5.939 r  Count_reg[13]/Q
                         net (fo=6, routed)           1.121     7.059    FSM/Count_reg[6]
    SLICE_X40Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.183 r  FSM/highwaySignal_reg[0]_i_9/O
                         net (fo=1, routed)           0.801     7.985    FSM/highwaySignal_reg[0]_i_9_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124     8.109 r  FSM/highwaySignal_reg[0]_i_4/O
                         net (fo=1, routed)           0.810     8.919    syncfarmSensor/highwaySignal_reg[0]_i_1_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.043 r  syncfarmSensor/highwaySignal_reg[0]_i_2/O
                         net (fo=3, routed)           0.851     9.894    FSM/nextState12_out
    SLICE_X39Y38         LUT4 (Prop_lut4_I2_O)        0.150    10.044 r  FSM/FSM_sequential_nextState_reg[1]_i_2/O
                         net (fo=2, routed)           0.668    10.712    FSM/FSM_sequential_nextState_reg[1]_i_2_n_0
    SLICE_X39Y38         LUT5 (Prop_lut5_I0_O)        0.326    11.038 r  FSM/FSM_sequential_nextState_reg[1]_i_1/O
                         net (fo=1, routed)           0.490    11.528    FSM/nextState__1[1]
    SLICE_X40Y38         LDCE                                         r  FSM/FSM_sequential_nextState_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            FSM/farmSignal_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.939ns  (logic 1.628ns (27.411%)  route 4.311ns (72.589%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.753     5.422    Clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  Count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518     5.940 f  Count_reg[23]/Q
                         net (fo=5, routed)           0.831     6.771    FSM/Count_reg[16]
    SLICE_X41Y37         LUT2 (Prop_lut2_I0_O)        0.152     6.923 f  FSM/FSM_sequential_nextState_reg[0]_i_8/O
                         net (fo=1, routed)           0.860     7.782    FSM/FSM_sequential_nextState_reg[0]_i_8_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I0_O)        0.326     8.108 f  FSM/FSM_sequential_nextState_reg[0]_i_6/O
                         net (fo=1, routed)           0.801     8.909    FSM/FSM_sequential_nextState_reg[0]_i_6_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.033 f  FSM/FSM_sequential_nextState_reg[0]_i_5/O
                         net (fo=2, routed)           0.668     9.701    syncfarmSensor/farmSignal_reg[0]_i_1
    SLICE_X41Y39         LUT3 (Prop_lut3_I0_O)        0.152     9.853 f  syncfarmSensor/FSM_sequential_nextState_reg[0]_i_2/O
                         net (fo=2, routed)           0.817    10.670    FSM/farmSignal_reg[0]_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I2_O)        0.356    11.026 r  FSM/farmSignal_reg[0]_i_1/O
                         net (fo=1, routed)           0.335    11.361    FSM/farmSignal_reg[0]_i_1_n_0
    SLICE_X41Y39         LDCE                                         r  FSM/farmSignal_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            FSM/FSM_sequential_nextState_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.877ns  (logic 1.138ns (19.363%)  route 4.739ns (80.637%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.752     5.421    Clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  Count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518     5.939 f  Count_reg[13]/Q
                         net (fo=6, routed)           1.121     7.059    FSM/Count_reg[6]
    SLICE_X40Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.183 f  FSM/highwaySignal_reg[0]_i_9/O
                         net (fo=1, routed)           0.801     7.985    FSM/highwaySignal_reg[0]_i_9_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124     8.109 f  FSM/highwaySignal_reg[0]_i_4/O
                         net (fo=1, routed)           0.810     8.919    syncfarmSensor/highwaySignal_reg[0]_i_1_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.043 f  syncfarmSensor/highwaySignal_reg[0]_i_2/O
                         net (fo=3, routed)           0.851     9.894    FSM/nextState12_out
    SLICE_X39Y38         LUT5 (Prop_lut5_I1_O)        0.124    10.018 r  FSM/FSM_sequential_nextState_reg[0]_i_4/O
                         net (fo=1, routed)           0.670    10.689    FSM/FSM_sequential_nextState_reg[0]_i_4_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.813 r  FSM/FSM_sequential_nextState_reg[0]_i_1/O
                         net (fo=1, routed)           0.485    11.298    FSM/nextState__1[0]
    SLICE_X40Y38         LDCE                                         r  FSM/FSM_sequential_nextState_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            FSM/RstCount_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.611ns  (logic 1.366ns (24.346%)  route 4.245ns (75.654%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.752     5.421    Clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  Count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518     5.939 r  Count_reg[13]/Q
                         net (fo=6, routed)           1.121     7.059    FSM/Count_reg[6]
    SLICE_X40Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.183 r  FSM/highwaySignal_reg[0]_i_9/O
                         net (fo=1, routed)           0.801     7.985    FSM/highwaySignal_reg[0]_i_9_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124     8.109 r  FSM/highwaySignal_reg[0]_i_4/O
                         net (fo=1, routed)           0.810     8.919    syncfarmSensor/highwaySignal_reg[0]_i_1_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.043 r  syncfarmSensor/highwaySignal_reg[0]_i_2/O
                         net (fo=3, routed)           0.851     9.894    FSM/nextState12_out
    SLICE_X39Y38         LUT4 (Prop_lut4_I2_O)        0.150    10.044 r  FSM/FSM_sequential_nextState_reg[1]_i_2/O
                         net (fo=2, routed)           0.661    10.706    FSM/FSM_sequential_nextState_reg[1]_i_2_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.326    11.032 r  FSM/RstCount_reg_i_1/O
                         net (fo=1, routed)           0.000    11.032    FSM/RstCount_reg_i_1_n_0
    SLICE_X40Y38         LDCE                                         r  FSM/RstCount_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            FSM/farmSignal_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.373ns  (logic 1.374ns (25.573%)  route 3.999ns (74.427%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.750     5.419    Clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518     5.937 r  Count_reg[9]/Q
                         net (fo=5, routed)           1.102     7.039    FSM/Count_reg[2]
    SLICE_X40Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.163 f  FSM/FSM_sequential_nextState_reg[1]_i_7/O
                         net (fo=1, routed)           0.639     7.803    FSM/FSM_sequential_nextState_reg[1]_i_7_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I4_O)        0.124     7.927 r  FSM/FSM_sequential_nextState_reg[1]_i_6/O
                         net (fo=1, routed)           0.300     8.227    FSM/FSM_sequential_nextState_reg[1]_i_6_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I3_O)        0.124     8.351 r  FSM/FSM_sequential_nextState_reg[1]_i_3/O
                         net (fo=5, routed)           0.842     9.192    FSM/FSM_sequential_nextState_reg[1]_i_3_n_0
    SLICE_X39Y38         LUT4 (Prop_lut4_I3_O)        0.152     9.344 r  FSM/FSM_sequential_nextState_reg[2]_i_3/O
                         net (fo=3, routed)           0.596     9.940    FSM/FSM_sequential_nextState_reg[2]_i_3_n_0
    SLICE_X40Y38         LUT5 (Prop_lut5_I0_O)        0.332    10.272 r  FSM/farmSignal_reg[1]_i_1/O
                         net (fo=1, routed)           0.519    10.792    FSM/farmSignal_reg[1]_i_1_n_0
    SLICE_X41Y39         LDCE                                         r  FSM/farmSignal_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            FSM/highwaySignal_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.209ns  (logic 1.014ns (19.467%)  route 4.195ns (80.533%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.752     5.421    Clk_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  Count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518     5.939 f  Count_reg[16]/Q
                         net (fo=5, routed)           1.112     7.051    FSM/Count_reg[9]
    SLICE_X40Y37         LUT4 (Prop_lut4_I3_O)        0.124     7.175 f  FSM/FSM_sequential_nextState_reg[2]_i_8/O
                         net (fo=1, routed)           0.579     7.754    FSM/FSM_sequential_nextState_reg[2]_i_8_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I1_O)        0.124     7.878 f  FSM/FSM_sequential_nextState_reg[2]_i_6/O
                         net (fo=1, routed)           0.948     8.826    FSM/FSM_sequential_nextState_reg[2]_i_6_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.124     8.950 f  FSM/FSM_sequential_nextState_reg[2]_i_4/O
                         net (fo=10, routed)          0.896     9.845    FSM/nextState1__18
    SLICE_X39Y38         LUT5 (Prop_lut5_I1_O)        0.124     9.969 r  FSM/highwaySignal_reg[1]_i_1/O
                         net (fo=1, routed)           0.660    10.630    FSM/highwaySignal_reg[1]_i_1_n_0
    SLICE_X41Y39         LDCE                                         r  FSM/highwaySignal_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            FSM/highwaySignal_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.050ns  (logic 1.014ns (20.081%)  route 4.036ns (79.919%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.752     5.421    Clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  Count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518     5.939 f  Count_reg[13]/Q
                         net (fo=6, routed)           1.121     7.059    FSM/Count_reg[6]
    SLICE_X40Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.183 f  FSM/highwaySignal_reg[0]_i_9/O
                         net (fo=1, routed)           0.801     7.985    FSM/highwaySignal_reg[0]_i_9_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124     8.109 f  FSM/highwaySignal_reg[0]_i_4/O
                         net (fo=1, routed)           0.810     8.919    syncfarmSensor/highwaySignal_reg[0]_i_1_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.043 f  syncfarmSensor/highwaySignal_reg[0]_i_2/O
                         net (fo=3, routed)           0.973    10.016    FSM/nextState12_out
    SLICE_X41Y38         LUT5 (Prop_lut5_I1_O)        0.124    10.140 r  FSM/highwaySignal_reg[0]_i_1/O
                         net (fo=1, routed)           0.331    10.470    FSM/highwaySignal_reg[0]_i_1_n_0
    SLICE_X41Y39         LDCE                                         r  FSM/highwaySignal_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            FSM/highwaySignal_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.486ns  (logic 0.186ns (38.233%)  route 0.300ns (61.767%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.592     1.504    FSM/Clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  FSM/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  FSM/FSM_sequential_state_reg[1]/Q
                         net (fo=15, routed)          0.191     1.836    FSM/state__0[1]
    SLICE_X41Y38         LUT5 (Prop_lut5_I4_O)        0.045     1.881 r  FSM/highwaySignal_reg[0]_i_1/O
                         net (fo=1, routed)           0.110     1.991    FSM/highwaySignal_reg[0]_i_1_n_0
    SLICE_X41Y39         LDCE                                         r  FSM/highwaySignal_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            FSM/farmSignal_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.498ns  (logic 0.192ns (38.550%)  route 0.306ns (61.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.592     1.504    FSM/Clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  FSM/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  FSM/FSM_sequential_state_reg[1]/Q
                         net (fo=15, routed)          0.191     1.836    FSM/state__0[1]
    SLICE_X41Y38         LUT5 (Prop_lut5_I4_O)        0.051     1.887 r  FSM/farmSignal_reg[0]_i_1/O
                         net (fo=1, routed)           0.115     2.002    FSM/farmSignal_reg[0]_i_1_n_0
    SLICE_X41Y39         LDCE                                         r  FSM/farmSignal_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            FSM/FSM_sequential_nextState_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.530ns  (logic 0.225ns (42.433%)  route 0.305ns (57.567%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.592     1.504    FSM/Clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  FSM/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.128     1.632 r  FSM/FSM_sequential_state_reg[2]/Q
                         net (fo=17, routed)          0.305     1.937    FSM/state__0[2]
    SLICE_X40Y38         LUT4 (Prop_lut4_I3_O)        0.097     2.034 r  FSM/FSM_sequential_nextState_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.034    FSM/nextState__1[2]
    SLICE_X40Y38         LDCE                                         r  FSM/FSM_sequential_nextState_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            FSM/FSM_sequential_nextState_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.540ns  (logic 0.186ns (34.459%)  route 0.354ns (65.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.592     1.504    FSM/Clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  FSM/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  FSM/FSM_sequential_state_reg[0]/Q
                         net (fo=15, routed)          0.186     1.831    FSM/state__0[0]
    SLICE_X39Y38         LUT5 (Prop_lut5_I1_O)        0.045     1.876 r  FSM/FSM_sequential_nextState_reg[1]_i_1/O
                         net (fo=1, routed)           0.168     2.044    FSM/nextState__1[1]
    SLICE_X40Y38         LDCE                                         r  FSM/FSM_sequential_nextState_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            FSM/RstCount_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.580ns  (logic 0.296ns (51.056%)  route 0.284ns (48.944%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.592     1.504    FSM/Clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  FSM/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  FSM/FSM_sequential_state_reg[1]/Q
                         net (fo=15, routed)          0.143     1.789    FSM/state__0[1]
    SLICE_X40Y38         LUT5 (Prop_lut5_I2_O)        0.048     1.837 r  FSM/RstCount_reg_i_4/O
                         net (fo=1, routed)           0.140     1.977    FSM/RstCount_reg_i_4_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.107     2.084 r  FSM/RstCount_reg_i_1/O
                         net (fo=1, routed)           0.000     2.084    FSM/RstCount_reg_i_1_n_0
    SLICE_X40Y38         LDCE                                         r  FSM/RstCount_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            FSM/FSM_sequential_nextState_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.592ns  (logic 0.227ns (38.360%)  route 0.365ns (61.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.592     1.504    FSM/Clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  FSM/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.128     1.632 r  FSM/FSM_sequential_state_reg[2]/Q
                         net (fo=17, routed)          0.188     1.821    FSM/state__0[2]
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.099     1.920 r  FSM/FSM_sequential_nextState_reg[0]_i_1/O
                         net (fo=1, routed)           0.176     2.096    FSM/nextState__1[0]
    SLICE_X40Y38         LDCE                                         r  FSM/FSM_sequential_nextState_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            FSM/farmSignal_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.629ns  (logic 0.186ns (29.582%)  route 0.443ns (70.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.592     1.504    FSM/Clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  FSM/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  FSM/FSM_sequential_state_reg[1]/Q
                         net (fo=15, routed)          0.272     1.917    FSM/state__0[1]
    SLICE_X40Y38         LUT5 (Prop_lut5_I4_O)        0.045     1.962 r  FSM/farmSignal_reg[1]_i_1/O
                         net (fo=1, routed)           0.170     2.133    FSM/farmSignal_reg[1]_i_1_n_0
    SLICE_X41Y39         LDCE                                         r  FSM/farmSignal_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            FSM/highwaySignal_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.656ns  (logic 0.186ns (28.351%)  route 0.470ns (71.649%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.592     1.504    FSM/Clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  FSM/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  FSM/FSM_sequential_state_reg[0]/Q
                         net (fo=15, routed)          0.230     1.875    FSM/state__0[0]
    SLICE_X39Y38         LUT5 (Prop_lut5_I0_O)        0.045     1.920 r  FSM/highwaySignal_reg[1]_i_1/O
                         net (fo=1, routed)           0.240     2.160    FSM/highwaySignal_reg[1]_i_1_n_0
    SLICE_X41Y39         LDCE                                         r  FSM/highwaySignal_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            JB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.230ns  (logic 1.424ns (63.863%)  route 0.806ns (36.137%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.592     1.504    FSM/Clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  FSM/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  FSM/FSM_sequential_state_reg[1]/Q
                         net (fo=15, routed)          0.191     1.836    FSM/state__0[1]
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.045     1.881 r  FSM/JB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.615     2.496    JB_OBUF[1]
    T20                  OBUF (Prop_obuf_I_O)         1.238     3.734 r  JB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.734    JB[1]
    T20                                                               r  JB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            JB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.271ns  (logic 1.433ns (63.102%)  route 0.838ns (36.898%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.592     1.504    FSM/Clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  FSM/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  FSM/FSM_sequential_state_reg[1]/Q
                         net (fo=15, routed)          0.143     1.789    FSM/state__0[1]
    SLICE_X40Y38         LUT3 (Prop_lut3_I1_O)        0.045     1.834 r  FSM/JB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.695     2.528    JB_OBUF[2]
    W20                  OBUF (Prop_obuf_I_O)         1.247     3.776 r  JB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.776    JB[2]
    W20                                                               r  JB[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            FSM/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.031ns  (logic 1.613ns (40.015%)  route 2.418ns (59.985%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  Rst_IBUF_inst/O
                         net (fo=3, routed)           2.418     3.907    FSM/Rst_IBUF
    SLICE_X41Y38         LUT2 (Prop_lut2_I1_O)        0.124     4.031 r  FSM/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.031    FSM/FSM_sequential_state[0]_i_1_n_0
    SLICE_X41Y38         FDRE                                         r  FSM/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.576     4.969    FSM/Clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  FSM/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            FSM/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.861ns  (logic 1.613ns (41.777%)  route 2.248ns (58.223%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  Rst_IBUF_inst/O
                         net (fo=3, routed)           2.248     3.737    FSM/Rst_IBUF
    SLICE_X41Y38         LUT2 (Prop_lut2_I1_O)        0.124     3.861 r  FSM/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.861    FSM/FSM_sequential_state[1]_i_1_n_0
    SLICE_X41Y38         FDRE                                         r  FSM/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.576     4.969    FSM/Clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  FSM/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            FSM/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.855ns  (logic 1.607ns (41.686%)  route 2.248ns (58.314%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  Rst_IBUF_inst/O
                         net (fo=3, routed)           2.248     3.737    FSM/Rst_IBUF
    SLICE_X41Y38         LUT2 (Prop_lut2_I1_O)        0.118     3.855 r  FSM/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.855    FSM/FSM_sequential_state[2]_i_1_n_0
    SLICE_X41Y38         FDRE                                         r  FSM/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.576     4.969    FSM/Clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  FSM/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 farmSensor
                            (input port)
  Destination:            syncfarmSensor/buff0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.313ns  (logic 1.453ns (43.871%)  route 1.860ns (56.129%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  farmSensor (IN)
                         net (fo=0)                   0.000     0.000    farmSensor
    P16                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  farmSensor_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.313    syncfarmSensor/farmSensor_IBUF
    SLICE_X41Y37         FDRE                                         r  syncfarmSensor/buff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575     4.968    syncfarmSensor/Clk_IBUF_BUFG
    SLICE_X41Y37         FDRE                                         r  syncfarmSensor/buff0_reg/C

Slack:                    inf
  Source:                 FSM/RstCount_reg/G
                            (positive level-sensitive latch)
  Destination:            Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.793ns  (logic 0.767ns (42.788%)  route 1.026ns (57.212%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         LDCE                         0.000     0.000 r  FSM/RstCount_reg/G
    SLICE_X40Y38         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  FSM/RstCount_reg/Q
                         net (fo=32, routed)          1.026     1.793    JB_OBUF[3]
    SLICE_X42Y32         FDRE                                         r  Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.571     4.964    Clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  Count_reg[0]/C

Slack:                    inf
  Source:                 FSM/RstCount_reg/G
                            (positive level-sensitive latch)
  Destination:            Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.793ns  (logic 0.767ns (42.788%)  route 1.026ns (57.212%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         LDCE                         0.000     0.000 r  FSM/RstCount_reg/G
    SLICE_X40Y38         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  FSM/RstCount_reg/Q
                         net (fo=32, routed)          1.026     1.793    JB_OBUF[3]
    SLICE_X42Y32         FDRE                                         r  Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.571     4.964    Clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  Count_reg[1]/C

Slack:                    inf
  Source:                 FSM/RstCount_reg/G
                            (positive level-sensitive latch)
  Destination:            Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.793ns  (logic 0.767ns (42.788%)  route 1.026ns (57.212%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         LDCE                         0.000     0.000 r  FSM/RstCount_reg/G
    SLICE_X40Y38         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  FSM/RstCount_reg/Q
                         net (fo=32, routed)          1.026     1.793    JB_OBUF[3]
    SLICE_X42Y32         FDRE                                         r  Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.571     4.964    Clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  Count_reg[2]/C

Slack:                    inf
  Source:                 FSM/RstCount_reg/G
                            (positive level-sensitive latch)
  Destination:            Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.793ns  (logic 0.767ns (42.788%)  route 1.026ns (57.212%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         LDCE                         0.000     0.000 r  FSM/RstCount_reg/G
    SLICE_X40Y38         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  FSM/RstCount_reg/Q
                         net (fo=32, routed)          1.026     1.793    JB_OBUF[3]
    SLICE_X42Y32         FDRE                                         r  Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.571     4.964    Clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  Count_reg[3]/C

Slack:                    inf
  Source:                 FSM/RstCount_reg/G
                            (positive level-sensitive latch)
  Destination:            Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.744ns  (logic 0.767ns (43.990%)  route 0.977ns (56.010%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         LDCE                         0.000     0.000 r  FSM/RstCount_reg/G
    SLICE_X40Y38         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  FSM/RstCount_reg/Q
                         net (fo=32, routed)          0.977     1.744    JB_OBUF[3]
    SLICE_X42Y33         FDRE                                         r  Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.572     4.964    Clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  Count_reg[4]/C

Slack:                    inf
  Source:                 FSM/RstCount_reg/G
                            (positive level-sensitive latch)
  Destination:            Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.744ns  (logic 0.767ns (43.990%)  route 0.977ns (56.010%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         LDCE                         0.000     0.000 r  FSM/RstCount_reg/G
    SLICE_X40Y38         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  FSM/RstCount_reg/Q
                         net (fo=32, routed)          0.977     1.744    JB_OBUF[3]
    SLICE_X42Y33         FDRE                                         r  Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.572     4.964    Clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  Count_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM/FSM_sequential_nextState_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            FSM/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.270ns (75.698%)  route 0.087ns (24.302%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         LDCE                         0.000     0.000 r  FSM/FSM_sequential_nextState_reg[0]/G
    SLICE_X40Y38         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  FSM/FSM_sequential_nextState_reg[0]/Q
                         net (fo=1, routed)           0.087     0.312    FSM/nextState__0[0]
    SLICE_X41Y38         LUT2 (Prop_lut2_I0_O)        0.045     0.357 r  FSM/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.357    FSM/FSM_sequential_state[0]_i_1_n_0
    SLICE_X41Y38         FDRE                                         r  FSM/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.861     2.020    FSM/Clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  FSM/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 FSM/FSM_sequential_nextState_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            FSM/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.270ns (66.351%)  route 0.137ns (33.649%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         LDCE                         0.000     0.000 r  FSM/FSM_sequential_nextState_reg[1]/G
    SLICE_X40Y38         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  FSM/FSM_sequential_nextState_reg[1]/Q
                         net (fo=1, routed)           0.137     0.362    FSM/nextState__0[1]
    SLICE_X41Y38         LUT2 (Prop_lut2_I0_O)        0.045     0.407 r  FSM/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.407    FSM/FSM_sequential_state[1]_i_1_n_0
    SLICE_X41Y38         FDRE                                         r  FSM/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.861     2.020    FSM/Clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  FSM/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 FSM/RstCount_reg/G
                            (positive level-sensitive latch)
  Destination:            Count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.225ns (55.276%)  route 0.182ns (44.724%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         LDCE                         0.000     0.000 r  FSM/RstCount_reg/G
    SLICE_X40Y38         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  FSM/RstCount_reg/Q
                         net (fo=32, routed)          0.182     0.407    JB_OBUF[3]
    SLICE_X42Y39         FDRE                                         r  Count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.861     2.020    Clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  Count_reg[28]/C

Slack:                    inf
  Source:                 FSM/RstCount_reg/G
                            (positive level-sensitive latch)
  Destination:            Count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.225ns (55.276%)  route 0.182ns (44.724%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         LDCE                         0.000     0.000 r  FSM/RstCount_reg/G
    SLICE_X40Y38         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  FSM/RstCount_reg/Q
                         net (fo=32, routed)          0.182     0.407    JB_OBUF[3]
    SLICE_X42Y39         FDRE                                         r  Count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.861     2.020    Clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  Count_reg[29]/C

Slack:                    inf
  Source:                 FSM/RstCount_reg/G
                            (positive level-sensitive latch)
  Destination:            Count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.225ns (55.276%)  route 0.182ns (44.724%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         LDCE                         0.000     0.000 r  FSM/RstCount_reg/G
    SLICE_X40Y38         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  FSM/RstCount_reg/Q
                         net (fo=32, routed)          0.182     0.407    JB_OBUF[3]
    SLICE_X42Y39         FDRE                                         r  Count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.861     2.020    Clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  Count_reg[30]/C

Slack:                    inf
  Source:                 FSM/RstCount_reg/G
                            (positive level-sensitive latch)
  Destination:            Count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.225ns (47.637%)  route 0.247ns (52.363%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         LDCE                         0.000     0.000 r  FSM/RstCount_reg/G
    SLICE_X40Y38         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  FSM/RstCount_reg/Q
                         net (fo=32, routed)          0.247     0.472    JB_OBUF[3]
    SLICE_X42Y38         FDRE                                         r  Count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.861     2.020    Clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  Count_reg[24]/C

Slack:                    inf
  Source:                 FSM/RstCount_reg/G
                            (positive level-sensitive latch)
  Destination:            Count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.225ns (47.637%)  route 0.247ns (52.363%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         LDCE                         0.000     0.000 r  FSM/RstCount_reg/G
    SLICE_X40Y38         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  FSM/RstCount_reg/Q
                         net (fo=32, routed)          0.247     0.472    JB_OBUF[3]
    SLICE_X42Y38         FDRE                                         r  Count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.861     2.020    Clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  Count_reg[25]/C

Slack:                    inf
  Source:                 FSM/RstCount_reg/G
                            (positive level-sensitive latch)
  Destination:            Count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.225ns (47.637%)  route 0.247ns (52.363%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         LDCE                         0.000     0.000 r  FSM/RstCount_reg/G
    SLICE_X40Y38         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  FSM/RstCount_reg/Q
                         net (fo=32, routed)          0.247     0.472    JB_OBUF[3]
    SLICE_X42Y38         FDRE                                         r  Count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.861     2.020    Clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  Count_reg[26]/C

Slack:                    inf
  Source:                 FSM/RstCount_reg/G
                            (positive level-sensitive latch)
  Destination:            Count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.225ns (47.637%)  route 0.247ns (52.363%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         LDCE                         0.000     0.000 r  FSM/RstCount_reg/G
    SLICE_X40Y38         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  FSM/RstCount_reg/Q
                         net (fo=32, routed)          0.247     0.472    JB_OBUF[3]
    SLICE_X42Y38         FDRE                                         r  Count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.861     2.020    Clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  Count_reg[27]/C

Slack:                    inf
  Source:                 FSM/RstCount_reg/G
                            (positive level-sensitive latch)
  Destination:            Count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.485ns  (logic 0.225ns (46.364%)  route 0.260ns (53.636%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         LDCE                         0.000     0.000 r  FSM/RstCount_reg/G
    SLICE_X40Y38         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  FSM/RstCount_reg/Q
                         net (fo=32, routed)          0.260     0.485    JB_OBUF[3]
    SLICE_X42Y37         FDRE                                         r  Count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.859     2.018    Clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  Count_reg[20]/C





