

================================================================
== Vitis HLS Report for 'generic_tanh_double_s'
================================================================
* Date:           Wed Jan  1 00:01:10 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        MorrisLecar
* Solution:       MorrisLecar (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 11.594 ns |   2.70 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|      121| 34.781 ns | 1.403 us |    3|  121|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |            Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type   |
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_exp_generic_double_s_fu_87  |exp_generic_double_s  |       28|       28| 0.325 us | 0.325 us |    1|    1| function |
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    476|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        5|   43|    4640|   5274|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|   1564|    -|
|Register         |        -|    -|    1036|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        5|   43|    5676|   7314|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   19|       5|     13|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |                Instance                |               Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |dadddsub_64ns_64ns_64_7_full_dsp_1_U15  |dadddsub_64ns_64ns_64_7_full_dsp_1  |        0|   3|   630|  1141|    0|
    |dcmp_64ns_64ns_1_2_no_dsp_1_U18         |dcmp_64ns_64ns_1_2_no_dsp_1         |        0|   0|     0|     0|    0|
    |ddiv_64ns_64ns_64_59_no_dsp_1_U17       |ddiv_64ns_64ns_64_59_no_dsp_1       |        0|   0|     0|     0|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U16       |dmul_64ns_64ns_64_7_max_dsp_1       |        0|  11|   342|   586|    0|
    |grp_exp_generic_double_s_fu_87          |exp_generic_double_s                |        5|  29|  3668|  3547|    0|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Total                                   |                                    |        5|  43|  4640|  5274|    0|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |and_ln75_fu_208_p2      |    and   |   0|  0|   2|           1|           1|
    |grp_fu_121_p2           |   icmp   |   0|  0|  13|          11|           1|
    |icmp_ln828_4_fu_196_p2  |   icmp   |   0|  0|  13|          11|          10|
    |icmp_ln828_5_fu_202_p2  |   icmp   |   0|  0|  29|          52|           1|
    |icmp_ln828_fu_184_p2    |   icmp   |   0|  0|  13|          11|           2|
    |icmp_ln832_fu_214_p2    |   icmp   |   0|  0|  29|          52|           1|
    |icmp_ln836_fu_279_p2    |   icmp   |   0|  0|  13|          11|          10|
    |icmp_ln844_2_fu_220_p2  |   icmp   |   0|  0|  13|          11|          10|
    |icmp_ln844_fu_190_p2    |   icmp   |   0|  0|  13|          11|          10|
    |icmp_ln848_fu_267_p2    |   icmp   |   0|  0|  13|          11|          10|
    |select_ln108_fu_305_p3  |  select  |   0|  0|  64|           1|          64|
    |select_ln67_fu_327_p3   |  select  |   0|  0|  63|           1|          63|
    |x_6_fu_237_p3           |  select  |   0|  0|  64|           1|          64|
    |xor_ln10_fu_273_p2      |    xor   |   0|  0|   2|           1|           1|
    |xor_ln112_fu_295_p2     |    xor   |   0|  0|  65|          64|          65|
    |xor_ln95_fu_316_p2      |    xor   |   0|  0|  65|          64|          65|
    |xor_ln9_fu_285_p2       |    xor   |   0|  0|   2|           1|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 476|         315|         379|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+------+-----------+-----+-----------+
    |                Name                |  LUT | Input Size| Bits| Total Bits|
    +------------------------------------+------+-----------+-----+-----------+
    |ap_NS_fsm                           |  1409|        316|    1|        316|
    |ap_phi_mux_resultf_4_phi_fu_74_p10  |     9|          2|   64|        128|
    |ap_return                           |     9|          2|   64|        128|
    |expx_reg_58                         |     9|          2|   64|        128|
    |grp_fu_111_p0                       |    15|          3|   64|        192|
    |grp_fu_98_opcode                    |    15|          3|    2|          6|
    |grp_fu_98_p0                        |    38|          7|   64|        448|
    |grp_fu_98_p1                        |    33|          6|   64|        384|
    |resultf_4_reg_70                    |    27|          5|   64|        320|
    +------------------------------------+------+-----------+-----+-----------+
    |Total                               |  1564|        346|  451|       2050|
    +------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+-----+----+-----+-----------+
    |                     Name                    |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------+-----+----+-----+-----------+
    |abst_in_reg_349                              |   63|   0|   64|          1|
    |and_ln75_reg_365                             |    1|   0|    1|          0|
    |ap_CS_fsm                                    |  315|   0|  315|          0|
    |ap_return_preg                               |   64|   0|   64|          0|
    |expx_reg_58                                  |   64|   0|   64|          0|
    |grp_exp_generic_double_s_fu_87_ap_start_reg  |    1|   0|    1|          0|
    |icmp_ln828_reg_357                           |    1|   0|    1|          0|
    |icmp_ln832_reg_369                           |    1|   0|    1|          0|
    |icmp_ln844_2_reg_378                         |    1|   0|    1|          0|
    |icmp_ln844_reg_361                           |    1|   0|    1|          0|
    |p_Repl2_s_reg_339                            |   11|   0|   11|          0|
    |p_Result_47_reg_344                          |   63|   0|   63|          0|
    |p_Result_s_reg_334                           |    1|   0|    1|          0|
    |reg_126                                      |   64|   0|   64|          0|
    |reg_132                                      |   64|   0|   64|          0|
    |reg_138                                      |   64|   0|   64|          0|
    |resultf_4_reg_70                             |   64|   0|   64|          0|
    |resultf_reg_414                              |   64|   0|   64|          0|
    |tmp_6_reg_374                                |    1|   0|    1|          0|
    |tmp_reg_404                                  |   64|   0|   64|          0|
    |x_6_reg_388                                  |   64|   0|   64|          0|
    +---------------------------------------------+-----+----+-----+-----------+
    |Total                                        | 1036|   0| 1037|          1|
    +---------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | generic_tanh<double> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | generic_tanh<double> | return value |
|ap_start   |  in |    1| ap_ctrl_hs | generic_tanh<double> | return value |
|ap_done    | out |    1| ap_ctrl_hs | generic_tanh<double> | return value |
|ap_idle    | out |    1| ap_ctrl_hs | generic_tanh<double> | return value |
|ap_ready   | out |    1| ap_ctrl_hs | generic_tanh<double> | return value |
|ap_return  | out |   64| ap_ctrl_hs | generic_tanh<double> | return value |
|t_in       |  in |   64|   ap_none  |         t_in         |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 315
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 196 182 2 
2 --> 3 
3 --> 4 122 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 49 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 123 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 122 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 122 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 122 

* FSM state operations: 

State 1 <SV = 0> <Delay = 11.5>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%t_in_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %t_in" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57]   --->   Operation 316 'read' 't_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast i64 %t_in_read" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:482]   --->   Operation 317 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %p_Val2_s, i32"   --->   Operation 318 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%p_Repl2_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %p_Val2_s, i32, i32"   --->   Operation 319 'partselect' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%p_Repl2_8 = trunc i64 %p_Val2_s"   --->   Operation 320 'trunc' 'p_Repl2_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%p_Result_47 = trunc i64 %p_Val2_s"   --->   Operation 321 'trunc' 'p_Result_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln368 = zext i63 %p_Result_47"   --->   Operation 322 'zext' 'zext_ln368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%abst_in = bitcast i64 %zext_ln368" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:520]   --->   Operation 323 'bitcast' 'abst_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (1.88ns)   --->   "%icmp_ln828 = icmp_eq  i11 %p_Repl2_s, i11"   --->   Operation 324 'icmp' 'icmp_ln828' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln828, void, void" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:65]   --->   Operation 325 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (1.88ns)   --->   "%icmp_ln844 = icmp_ult  i11 %p_Repl2_s, i11"   --->   Operation 326 'icmp' 'icmp_ln844' <Predicate = (!icmp_ln828)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln844, void, void %._crit_edge" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:74]   --->   Operation 327 'br' 'br_ln74' <Predicate = (!icmp_ln828)> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (1.88ns)   --->   "%icmp_ln828_4 = icmp_eq  i11 %p_Repl2_s, i11"   --->   Operation 328 'icmp' 'icmp_ln828_4' <Predicate = (!icmp_ln828 & !icmp_ln844)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 329 [1/1] (2.89ns)   --->   "%icmp_ln828_5 = icmp_eq  i52 %p_Repl2_8, i52"   --->   Operation 329 'icmp' 'icmp_ln828_5' <Predicate = (!icmp_ln828 & !icmp_ln844)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.97ns)   --->   "%and_ln75 = and i1 %icmp_ln828_4, i1 %icmp_ln828_5" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:75]   --->   Operation 330 'and' 'and_ln75' <Predicate = (!icmp_ln828 & !icmp_ln844)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %and_ln75, void, void %._crit_edge" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:75]   --->   Operation 331 'br' 'br_ln75' <Predicate = (!icmp_ln828 & !icmp_ln844)> <Delay = 0.00>
ST_1 : Operation 332 [2/2] (5.46ns)   --->   "%tmp_6 = fcmp_olt  i64 %abst_in, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:80]   --->   Operation 332 'dcmp' 'tmp_6' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 94 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 333 [7/7] (7.29ns)   --->   "%add = dadd i64 %abst_in, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 333 'dadd' 'add' <Predicate = (!icmp_ln828 & and_ln75) | (!icmp_ln828 & icmp_ln844)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 334 [1/1] (2.89ns)   --->   "%icmp_ln832 = icmp_ne  i52 %p_Repl2_8, i52"   --->   Operation 334 'icmp' 'icmp_ln832' <Predicate = (icmp_ln828)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.46>
ST_2 : Operation 335 [1/2] (5.46ns)   --->   "%tmp_6 = fcmp_olt  i64 %abst_in, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:80]   --->   Operation 335 'dcmp' 'tmp_6' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 94 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.90>
ST_3 : Operation 336 [1/1] (1.90ns)   --->   "%br_ln80 = br i1 %tmp_6, void %._crit_edge3, void" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:80]   --->   Operation 336 'br' 'br_ln80' <Predicate = true> <Delay = 1.90>
ST_3 : Operation 337 [1/1] (1.88ns)   --->   "%icmp_ln844_2 = icmp_ult  i11 %p_Repl2_s, i11"   --->   Operation 337 'icmp' 'icmp_ln844_2' <Predicate = (tmp_6)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.29>
ST_4 : Operation 338 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1, i63 %p_Result_47" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:84]   --->   Operation 338 'bitconcatenate' 'or_ln' <Predicate = (icmp_ln844_2)> <Delay = 0.00>
ST_4 : Operation 339 [1/1] (0.00ns)   --->   "%bitcast_ln84 = bitcast i64 %or_ln" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:84]   --->   Operation 339 'bitcast' 'bitcast_ln84' <Predicate = (icmp_ln844_2)> <Delay = 0.00>
ST_4 : Operation 340 [7/7] (7.29ns)   --->   "%x = dsub i64 %bitcast_ln84, i64 %abst_in" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:84]   --->   Operation 340 'dsub' 'x' <Predicate = (icmp_ln844_2)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 341 [7/7] (7.29ns)   --->   "%x_4 = dadd i64 %abst_in, i64 %abst_in" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:87]   --->   Operation 341 'dadd' 'x_4' <Predicate = (!icmp_ln844_2)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.29>
ST_5 : Operation 342 [6/7] (7.29ns)   --->   "%x = dsub i64 %bitcast_ln84, i64 %abst_in" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:84]   --->   Operation 342 'dsub' 'x' <Predicate = (icmp_ln844_2)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 343 [6/7] (7.29ns)   --->   "%x_4 = dadd i64 %abst_in, i64 %abst_in" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:87]   --->   Operation 343 'dadd' 'x_4' <Predicate = (!icmp_ln844_2)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 344 [5/7] (7.29ns)   --->   "%x = dsub i64 %bitcast_ln84, i64 %abst_in" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:84]   --->   Operation 344 'dsub' 'x' <Predicate = (icmp_ln844_2)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 345 [5/7] (7.29ns)   --->   "%x_4 = dadd i64 %abst_in, i64 %abst_in" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:87]   --->   Operation 345 'dadd' 'x_4' <Predicate = (!icmp_ln844_2)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 346 [4/7] (7.29ns)   --->   "%x = dsub i64 %bitcast_ln84, i64 %abst_in" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:84]   --->   Operation 346 'dsub' 'x' <Predicate = (icmp_ln844_2)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 347 [4/7] (7.29ns)   --->   "%x_4 = dadd i64 %abst_in, i64 %abst_in" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:87]   --->   Operation 347 'dadd' 'x_4' <Predicate = (!icmp_ln844_2)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 348 [3/7] (7.29ns)   --->   "%x = dsub i64 %bitcast_ln84, i64 %abst_in" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:84]   --->   Operation 348 'dsub' 'x' <Predicate = (icmp_ln844_2)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 349 [3/7] (7.29ns)   --->   "%x_4 = dadd i64 %abst_in, i64 %abst_in" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:87]   --->   Operation 349 'dadd' 'x_4' <Predicate = (!icmp_ln844_2)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.29>
ST_9 : Operation 350 [2/7] (7.29ns)   --->   "%x = dsub i64 %bitcast_ln84, i64 %abst_in" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:84]   --->   Operation 350 'dsub' 'x' <Predicate = (icmp_ln844_2)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 351 [2/7] (7.29ns)   --->   "%x_4 = dadd i64 %abst_in, i64 %abst_in" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:87]   --->   Operation 351 'dadd' 'x_4' <Predicate = (!icmp_ln844_2)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.29>
ST_10 : Operation 352 [1/7] (7.29ns)   --->   "%x = dsub i64 %bitcast_ln84, i64 %abst_in" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:84]   --->   Operation 352 'dsub' 'x' <Predicate = (icmp_ln844_2)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 353 [1/7] (7.29ns)   --->   "%x_4 = dadd i64 %abst_in, i64 %abst_in" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:87]   --->   Operation 353 'dadd' 'x_4' <Predicate = (!icmp_ln844_2)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.10>
ST_11 : Operation 354 [1/1] (1.48ns)   --->   "%x_6 = select i1 %icmp_ln844_2, i64 %x, i64 %x_4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:83]   --->   Operation 354 'select' 'x_6' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 355 [1/1] (0.00ns)   --->   "%p_Val2_23 = bitcast i64 %x_6" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:482]   --->   Operation 355 'bitcast' 'p_Val2_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 356 [1/1] (0.00ns)   --->   "%p_Result_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %p_Val2_23, i32"   --->   Operation 356 'bitselect' 'p_Result_48' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 357 [1/1] (0.00ns)   --->   "%p_Repl2_9 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %p_Val2_23, i32, i32"   --->   Operation 357 'partselect' 'p_Repl2_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %p_Result_48, void %.critedge, void" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:9]   --->   Operation 358 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 359 [1/1] (1.88ns)   --->   "%icmp_ln848 = icmp_ult  i11 %p_Repl2_9, i11"   --->   Operation 359 'icmp' 'icmp_ln848' <Predicate = (!p_Result_48)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 360 [1/1] (1.88ns)   --->   "%icmp_ln832_2 = icmp_eq  i11 %p_Repl2_9, i11"   --->   Operation 360 'icmp' 'icmp_ln832_2' <Predicate = (!p_Result_48)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 361 [1/1] (0.97ns)   --->   "%xor_ln10 = xor i1 %icmp_ln832_2, i1 %icmp_ln848" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:10]   --->   Operation 361 'xor' 'xor_ln10' <Predicate = (!p_Result_48)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 362 [1/1] (1.76ns)   --->   "%br_ln10 = br i1 %xor_ln10, void %.critedge44.i, void %_ZN11exp_reduce_5expm1Ed.exit" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:10]   --->   Operation 362 'br' 'br_ln10' <Predicate = (!p_Result_48)> <Delay = 1.76>
ST_11 : Operation 363 [1/1] (1.88ns)   --->   "%icmp_ln836 = icmp_ult  i11 %p_Repl2_9, i11"   --->   Operation 363 'icmp' 'icmp_ln836' <Predicate = (p_Result_48)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 364 [1/1] (1.88ns)   --->   "%icmp_ln832_1 = icmp_eq  i11 %p_Repl2_9, i11"   --->   Operation 364 'icmp' 'icmp_ln832_1' <Predicate = (p_Result_48)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 365 [1/1] (0.97ns)   --->   "%xor_ln9 = xor i1 %icmp_ln832_1, i1 %icmp_ln836" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:9]   --->   Operation 365 'xor' 'xor_ln9' <Predicate = (p_Result_48)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 366 [1/1] (1.76ns)   --->   "%br_ln9 = br i1 %xor_ln9, void %.critedge44.i, void %_ZN11exp_reduce_5expm1Ed.exit" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:9]   --->   Operation 366 'br' 'br_ln9' <Predicate = (p_Result_48)> <Delay = 1.76>

State 12 <SV = 11> <Delay = 4.21>
ST_12 : Operation 367 [29/29] (4.21ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_6, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 367 'call' 'tmp' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 7.08>
ST_13 : Operation 368 [28/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_6, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 368 'call' 'tmp' <Predicate = true> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 7.08>
ST_14 : Operation 369 [27/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_6, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 369 'call' 'tmp' <Predicate = true> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 7.08>
ST_15 : Operation 370 [26/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_6, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 370 'call' 'tmp' <Predicate = true> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 7.08>
ST_16 : Operation 371 [25/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_6, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 371 'call' 'tmp' <Predicate = true> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 7.08>
ST_17 : Operation 372 [24/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_6, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 372 'call' 'tmp' <Predicate = true> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 7.08>
ST_18 : Operation 373 [23/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_6, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 373 'call' 'tmp' <Predicate = true> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 7.08>
ST_19 : Operation 374 [22/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_6, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 374 'call' 'tmp' <Predicate = true> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 7.08>
ST_20 : Operation 375 [21/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_6, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 375 'call' 'tmp' <Predicate = true> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 7.08>
ST_21 : Operation 376 [20/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_6, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 376 'call' 'tmp' <Predicate = true> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 7.08>
ST_22 : Operation 377 [19/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_6, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 377 'call' 'tmp' <Predicate = true> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 7.08>
ST_23 : Operation 378 [18/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_6, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 378 'call' 'tmp' <Predicate = true> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 7.08>
ST_24 : Operation 379 [17/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_6, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 379 'call' 'tmp' <Predicate = true> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 7.08>
ST_25 : Operation 380 [16/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_6, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 380 'call' 'tmp' <Predicate = true> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 7.08>
ST_26 : Operation 381 [15/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_6, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 381 'call' 'tmp' <Predicate = true> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 7.08>
ST_27 : Operation 382 [14/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_6, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 382 'call' 'tmp' <Predicate = true> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 7.08>
ST_28 : Operation 383 [13/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_6, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 383 'call' 'tmp' <Predicate = true> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 7.08>
ST_29 : Operation 384 [12/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_6, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 384 'call' 'tmp' <Predicate = true> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 7.08>
ST_30 : Operation 385 [11/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_6, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 385 'call' 'tmp' <Predicate = true> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 7.08>
ST_31 : Operation 386 [10/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_6, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 386 'call' 'tmp' <Predicate = true> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 7.08>
ST_32 : Operation 387 [9/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_6, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 387 'call' 'tmp' <Predicate = true> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 7.08>
ST_33 : Operation 388 [8/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_6, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 388 'call' 'tmp' <Predicate = true> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 7.08>
ST_34 : Operation 389 [7/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_6, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 389 'call' 'tmp' <Predicate = true> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 7.08>
ST_35 : Operation 390 [6/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_6, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 390 'call' 'tmp' <Predicate = true> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 7.08>
ST_36 : Operation 391 [5/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_6, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 391 'call' 'tmp' <Predicate = true> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 7.08>
ST_37 : Operation 392 [4/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_6, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 392 'call' 'tmp' <Predicate = true> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 7.08>
ST_38 : Operation 393 [3/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_6, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 393 'call' 'tmp' <Predicate = true> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 7.08>
ST_39 : Operation 394 [2/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_6, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 394 'call' 'tmp' <Predicate = true> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 5.53>
ST_40 : Operation 395 [1/29] (5.53ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_6, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 395 'call' 'tmp' <Predicate = true> <Delay = 5.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 7.29>
ST_41 : Operation 396 [7/7] (7.29ns)   --->   "%sub_i = dadd i64 %tmp, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 396 'dadd' 'sub_i' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.29>
ST_42 : Operation 397 [6/7] (7.29ns)   --->   "%sub_i = dadd i64 %tmp, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 397 'dadd' 'sub_i' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.29>
ST_43 : Operation 398 [5/7] (7.29ns)   --->   "%sub_i = dadd i64 %tmp, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 398 'dadd' 'sub_i' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.29>
ST_44 : Operation 399 [4/7] (7.29ns)   --->   "%sub_i = dadd i64 %tmp, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 399 'dadd' 'sub_i' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.29>
ST_45 : Operation 400 [3/7] (7.29ns)   --->   "%sub_i = dadd i64 %tmp, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 400 'dadd' 'sub_i' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.29>
ST_46 : Operation 401 [2/7] (7.29ns)   --->   "%sub_i = dadd i64 %tmp, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 401 'dadd' 'sub_i' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.29>
ST_47 : Operation 402 [1/7] (7.29ns)   --->   "%sub_i = dadd i64 %tmp, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 402 'dadd' 'sub_i' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 1.76>
ST_48 : Operation 403 [1/1] (1.76ns)   --->   "%br_ln11 = br void %_ZN11exp_reduce_5expm1Ed.exit" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 403 'br' 'br_ln11' <Predicate = true> <Delay = 1.76>

State 49 <SV = 48> <Delay = 7.29>
ST_49 : Operation 404 [1/1] (0.00ns)   --->   "%expx = phi i64 %sub_i, void %.critedge44.i, i64 %x_6, void, i64 %x_6, void %.critedge"   --->   Operation 404 'phi' 'expx' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 405 [7/7] (7.29ns)   --->   "%add4 = dadd i64 %expx, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 405 'dadd' 'add4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.29>
ST_50 : Operation 406 [6/7] (7.29ns)   --->   "%add4 = dadd i64 %expx, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 406 'dadd' 'add4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.29>
ST_51 : Operation 407 [5/7] (7.29ns)   --->   "%add4 = dadd i64 %expx, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 407 'dadd' 'add4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.29>
ST_52 : Operation 408 [4/7] (7.29ns)   --->   "%add4 = dadd i64 %expx, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 408 'dadd' 'add4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.29>
ST_53 : Operation 409 [3/7] (7.29ns)   --->   "%add4 = dadd i64 %expx, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 409 'dadd' 'add4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.29>
ST_54 : Operation 410 [2/7] (7.29ns)   --->   "%add4 = dadd i64 %expx, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 410 'dadd' 'add4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.29>
ST_55 : Operation 411 [1/7] (7.29ns)   --->   "%add4 = dadd i64 %expx, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 411 'dadd' 'add4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 412 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln844_2, void, void" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:92]   --->   Operation 412 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>

State 56 <SV = 55> <Delay = 4.55>
ST_56 : Operation 413 [59/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 413 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 4.55>
ST_57 : Operation 414 [58/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 414 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 4.55>
ST_58 : Operation 415 [57/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 415 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 4.55>
ST_59 : Operation 416 [56/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 416 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.55>
ST_60 : Operation 417 [55/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 417 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 4.55>
ST_61 : Operation 418 [54/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 418 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 4.55>
ST_62 : Operation 419 [53/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 419 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 4.55>
ST_63 : Operation 420 [52/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 420 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 4.55>
ST_64 : Operation 421 [51/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 421 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 4.55>
ST_65 : Operation 422 [50/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 422 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 4.55>
ST_66 : Operation 423 [49/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 423 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 4.55>
ST_67 : Operation 424 [48/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 424 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 4.55>
ST_68 : Operation 425 [47/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 425 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 4.55>
ST_69 : Operation 426 [46/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 426 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 4.55>
ST_70 : Operation 427 [45/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 427 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 4.55>
ST_71 : Operation 428 [44/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 428 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 4.55>
ST_72 : Operation 429 [43/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 429 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 4.55>
ST_73 : Operation 430 [42/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 430 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 4.55>
ST_74 : Operation 431 [41/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 431 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 4.55>
ST_75 : Operation 432 [40/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 432 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 4.55>
ST_76 : Operation 433 [39/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 433 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 4.55>
ST_77 : Operation 434 [38/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 434 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 4.55>
ST_78 : Operation 435 [37/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 435 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 4.55>
ST_79 : Operation 436 [36/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 436 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 4.55>
ST_80 : Operation 437 [35/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 437 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 4.55>
ST_81 : Operation 438 [34/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 438 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 4.55>
ST_82 : Operation 439 [33/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 439 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 4.55>
ST_83 : Operation 440 [32/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 440 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 4.55>
ST_84 : Operation 441 [31/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 441 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 4.55>
ST_85 : Operation 442 [30/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 442 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 4.55>
ST_86 : Operation 443 [29/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 443 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 4.55>
ST_87 : Operation 444 [28/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 444 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 4.55>
ST_88 : Operation 445 [27/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 445 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 4.55>
ST_89 : Operation 446 [26/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 446 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 4.55>
ST_90 : Operation 447 [25/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 447 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 4.55>
ST_91 : Operation 448 [24/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 448 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 4.55>
ST_92 : Operation 449 [23/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 449 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 4.55>
ST_93 : Operation 450 [22/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 450 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 4.55>
ST_94 : Operation 451 [21/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 451 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 4.55>
ST_95 : Operation 452 [20/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 452 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 4.55>
ST_96 : Operation 453 [19/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 453 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 4.55>
ST_97 : Operation 454 [18/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 454 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 4.55>
ST_98 : Operation 455 [17/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 455 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 4.55>
ST_99 : Operation 456 [16/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 456 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 4.55>
ST_100 : Operation 457 [15/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 457 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 4.55>
ST_101 : Operation 458 [14/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 458 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 4.55>
ST_102 : Operation 459 [13/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 459 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 4.55>
ST_103 : Operation 460 [12/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 460 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 4.55>
ST_104 : Operation 461 [11/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 461 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 4.55>
ST_105 : Operation 462 [10/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 462 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 4.55>
ST_106 : Operation 463 [9/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 463 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 4.55>
ST_107 : Operation 464 [8/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 464 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 4.55>
ST_108 : Operation 465 [7/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 465 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 4.55>
ST_109 : Operation 466 [6/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 466 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 4.55>
ST_110 : Operation 467 [5/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 467 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 4.55>
ST_111 : Operation 468 [4/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 468 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 4.55>
ST_112 : Operation 469 [3/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 469 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 4.55>
ST_113 : Operation 470 [2/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 470 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 4.55>
ST_114 : Operation 471 [1/59] (4.55ns)   --->   "%div = ddiv i64, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 471 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 7.29>
ST_115 : Operation 472 [7/7] (7.29ns)   --->   "%resultf_6 = dsub i64, i64 %div" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 472 'dsub' 'resultf_6' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 7.29>
ST_116 : Operation 473 [6/7] (7.29ns)   --->   "%resultf_6 = dsub i64, i64 %div" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 473 'dsub' 'resultf_6' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 7.29>
ST_117 : Operation 474 [5/7] (7.29ns)   --->   "%resultf_6 = dsub i64, i64 %div" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 474 'dsub' 'resultf_6' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 7.29>
ST_118 : Operation 475 [4/7] (7.29ns)   --->   "%resultf_6 = dsub i64, i64 %div" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 475 'dsub' 'resultf_6' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 7.29>
ST_119 : Operation 476 [3/7] (7.29ns)   --->   "%resultf_6 = dsub i64, i64 %div" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 476 'dsub' 'resultf_6' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 7.29>
ST_120 : Operation 477 [2/7] (7.29ns)   --->   "%resultf_6 = dsub i64, i64 %div" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 477 'dsub' 'resultf_6' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 7.29>
ST_121 : Operation 478 [1/7] (7.29ns)   --->   "%resultf_6 = dsub i64, i64 %div" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 478 'dsub' 'resultf_6' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 3.38>
ST_122 : Operation 479 [1/1] (1.90ns)   --->   "%br_ln0 = br void %._crit_edge3"   --->   Operation 479 'br' 'br_ln0' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_6 & !icmp_ln844_2)> <Delay = 1.90>
ST_122 : Operation 480 [1/1] (0.00ns)   --->   "%resultf_4 = phi i64 %resultf, void %._crit_edge, i64 %resultf_5, void, i64 %resultf_6, void, i64 %select_ln67, void, i64, void"   --->   Operation 480 'phi' 'resultf_4' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node select_ln108)   --->   "%bitcast_ln112 = bitcast i64 %resultf_4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:112]   --->   Operation 481 'bitcast' 'bitcast_ln112' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_122 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node select_ln108)   --->   "%xor_ln112 = xor i64 %bitcast_ln112, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:112]   --->   Operation 482 'xor' 'xor_ln112' <Predicate = (p_Result_s)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node select_ln108)   --->   "%bitcast_ln112_2 = bitcast i64 %xor_ln112" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:112]   --->   Operation 483 'bitcast' 'bitcast_ln112_2' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_122 : Operation 484 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln108 = select i1 %p_Result_s, i64 %bitcast_ln112_2, i64 %resultf_4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:108]   --->   Operation 484 'select' 'select_ln108' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_122 : Operation 485 [1/1] (0.00ns)   --->   "%ret_ln114 = ret i64 %select_ln108" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:114]   --->   Operation 485 'ret' 'ret_ln114' <Predicate = true> <Delay = 0.00>

State 123 <SV = 55> <Delay = 5.54>
ST_123 : Operation 486 [1/1] (0.00ns)   --->   "%bitcast_ln95 = bitcast i64 %expx" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 486 'bitcast' 'bitcast_ln95' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 487 [1/1] (0.99ns)   --->   "%xor_ln95 = xor i64 %bitcast_ln95, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 487 'xor' 'xor_ln95' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 488 [1/1] (0.00ns)   --->   "%bitcast_ln95_2 = bitcast i64 %xor_ln95" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 488 'bitcast' 'bitcast_ln95_2' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 489 [59/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 489 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 56> <Delay = 4.55>
ST_124 : Operation 490 [58/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 490 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 57> <Delay = 4.55>
ST_125 : Operation 491 [57/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 491 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 58> <Delay = 4.55>
ST_126 : Operation 492 [56/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 492 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 59> <Delay = 4.55>
ST_127 : Operation 493 [55/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 493 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 60> <Delay = 4.55>
ST_128 : Operation 494 [54/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 494 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 61> <Delay = 4.55>
ST_129 : Operation 495 [53/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 495 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 62> <Delay = 4.55>
ST_130 : Operation 496 [52/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 496 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 63> <Delay = 4.55>
ST_131 : Operation 497 [51/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 497 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 64> <Delay = 4.55>
ST_132 : Operation 498 [50/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 498 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 65> <Delay = 4.55>
ST_133 : Operation 499 [49/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 499 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 66> <Delay = 4.55>
ST_134 : Operation 500 [48/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 500 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 67> <Delay = 4.55>
ST_135 : Operation 501 [47/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 501 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 68> <Delay = 4.55>
ST_136 : Operation 502 [46/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 502 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 69> <Delay = 4.55>
ST_137 : Operation 503 [45/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 503 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 70> <Delay = 4.55>
ST_138 : Operation 504 [44/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 504 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 71> <Delay = 4.55>
ST_139 : Operation 505 [43/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 505 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 72> <Delay = 4.55>
ST_140 : Operation 506 [42/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 506 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 73> <Delay = 4.55>
ST_141 : Operation 507 [41/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 507 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 74> <Delay = 4.55>
ST_142 : Operation 508 [40/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 508 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 75> <Delay = 4.55>
ST_143 : Operation 509 [39/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 509 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 76> <Delay = 4.55>
ST_144 : Operation 510 [38/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 510 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 77> <Delay = 4.55>
ST_145 : Operation 511 [37/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 511 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 78> <Delay = 4.55>
ST_146 : Operation 512 [36/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 512 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 79> <Delay = 4.55>
ST_147 : Operation 513 [35/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 513 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 80> <Delay = 4.55>
ST_148 : Operation 514 [34/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 514 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 81> <Delay = 4.55>
ST_149 : Operation 515 [33/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 515 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 82> <Delay = 4.55>
ST_150 : Operation 516 [32/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 516 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 83> <Delay = 4.55>
ST_151 : Operation 517 [31/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 517 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 84> <Delay = 4.55>
ST_152 : Operation 518 [30/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 518 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 85> <Delay = 4.55>
ST_153 : Operation 519 [29/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 519 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 86> <Delay = 4.55>
ST_154 : Operation 520 [28/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 520 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 87> <Delay = 4.55>
ST_155 : Operation 521 [27/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 521 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 88> <Delay = 4.55>
ST_156 : Operation 522 [26/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 522 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 89> <Delay = 4.55>
ST_157 : Operation 523 [25/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 523 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 90> <Delay = 4.55>
ST_158 : Operation 524 [24/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 524 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 91> <Delay = 4.55>
ST_159 : Operation 525 [23/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 525 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 92> <Delay = 4.55>
ST_160 : Operation 526 [22/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 526 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 93> <Delay = 4.55>
ST_161 : Operation 527 [21/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 527 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 94> <Delay = 4.55>
ST_162 : Operation 528 [20/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 528 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 95> <Delay = 4.55>
ST_163 : Operation 529 [19/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 529 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 96> <Delay = 4.55>
ST_164 : Operation 530 [18/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 530 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 97> <Delay = 4.55>
ST_165 : Operation 531 [17/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 531 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 98> <Delay = 4.55>
ST_166 : Operation 532 [16/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 532 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 99> <Delay = 4.55>
ST_167 : Operation 533 [15/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 533 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 100> <Delay = 4.55>
ST_168 : Operation 534 [14/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 534 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 101> <Delay = 4.55>
ST_169 : Operation 535 [13/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 535 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 102> <Delay = 4.55>
ST_170 : Operation 536 [12/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 536 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 103> <Delay = 4.55>
ST_171 : Operation 537 [11/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 537 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 104> <Delay = 4.55>
ST_172 : Operation 538 [10/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 538 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 105> <Delay = 4.55>
ST_173 : Operation 539 [9/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 539 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 106> <Delay = 4.55>
ST_174 : Operation 540 [8/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 540 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 107> <Delay = 4.55>
ST_175 : Operation 541 [7/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 541 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 108> <Delay = 4.55>
ST_176 : Operation 542 [6/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 542 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 109> <Delay = 4.55>
ST_177 : Operation 543 [5/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 543 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 110> <Delay = 4.55>
ST_178 : Operation 544 [4/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 544 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 111> <Delay = 4.55>
ST_179 : Operation 545 [3/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 545 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 112> <Delay = 4.55>
ST_180 : Operation 546 [2/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 546 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 113> <Delay = 4.55>
ST_181 : Operation 547 [1/59] (4.55ns)   --->   "%resultf_5 = ddiv i64 %bitcast_ln95_2, i64 %add4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 547 'ddiv' 'resultf_5' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 95 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 548 [1/1] (1.90ns)   --->   "%br_ln96 = br void %._crit_edge3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:96]   --->   Operation 548 'br' 'br_ln96' <Predicate = true> <Delay = 1.90>

State 182 <SV = 1> <Delay = 7.29>
ST_182 : Operation 549 [6/7] (7.29ns)   --->   "%add = dadd i64 %abst_in, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 549 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 2> <Delay = 7.29>
ST_183 : Operation 550 [5/7] (7.29ns)   --->   "%add = dadd i64 %abst_in, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 550 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 3> <Delay = 7.29>
ST_184 : Operation 551 [4/7] (7.29ns)   --->   "%add = dadd i64 %abst_in, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 551 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 4> <Delay = 7.29>
ST_185 : Operation 552 [3/7] (7.29ns)   --->   "%add = dadd i64 %abst_in, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 552 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 5> <Delay = 7.29>
ST_186 : Operation 553 [2/7] (7.29ns)   --->   "%add = dadd i64 %abst_in, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 553 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 6> <Delay = 7.29>
ST_187 : Operation 554 [1/7] (7.29ns)   --->   "%add = dadd i64 %abst_in, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 554 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 7> <Delay = 6.71>
ST_188 : Operation 555 [7/7] (6.71ns)   --->   "%resultf = dmul i64 %abst_in, i64 %add" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 555 'dmul' 'resultf' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 8> <Delay = 6.71>
ST_189 : Operation 556 [6/7] (6.71ns)   --->   "%resultf = dmul i64 %abst_in, i64 %add" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 556 'dmul' 'resultf' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 9> <Delay = 6.71>
ST_190 : Operation 557 [5/7] (6.71ns)   --->   "%resultf = dmul i64 %abst_in, i64 %add" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 557 'dmul' 'resultf' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 10> <Delay = 6.71>
ST_191 : Operation 558 [4/7] (6.71ns)   --->   "%resultf = dmul i64 %abst_in, i64 %add" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 558 'dmul' 'resultf' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 11> <Delay = 6.71>
ST_192 : Operation 559 [3/7] (6.71ns)   --->   "%resultf = dmul i64 %abst_in, i64 %add" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 559 'dmul' 'resultf' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 12> <Delay = 6.71>
ST_193 : Operation 560 [2/7] (6.71ns)   --->   "%resultf = dmul i64 %abst_in, i64 %add" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 560 'dmul' 'resultf' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 13> <Delay = 6.71>
ST_194 : Operation 561 [1/7] (6.71ns)   --->   "%resultf = dmul i64 %abst_in, i64 %add" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 561 'dmul' 'resultf' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 14> <Delay = 1.90>
ST_195 : Operation 562 [1/1] (1.90ns)   --->   "%br_ln79 = br void %._crit_edge3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:79]   --->   Operation 562 'br' 'br_ln79' <Predicate = true> <Delay = 1.90>

State 196 <SV = 1> <Delay = 0.00>

State 197 <SV = 2> <Delay = 0.00>

State 198 <SV = 3> <Delay = 0.00>

State 199 <SV = 4> <Delay = 0.00>

State 200 <SV = 5> <Delay = 0.00>

State 201 <SV = 6> <Delay = 0.00>

State 202 <SV = 7> <Delay = 0.00>

State 203 <SV = 8> <Delay = 0.00>

State 204 <SV = 9> <Delay = 0.00>

State 205 <SV = 10> <Delay = 0.00>

State 206 <SV = 11> <Delay = 0.00>

State 207 <SV = 12> <Delay = 0.00>

State 208 <SV = 13> <Delay = 0.00>

State 209 <SV = 14> <Delay = 0.00>

State 210 <SV = 15> <Delay = 0.00>

State 211 <SV = 16> <Delay = 0.00>

State 212 <SV = 17> <Delay = 0.00>

State 213 <SV = 18> <Delay = 0.00>

State 214 <SV = 19> <Delay = 0.00>

State 215 <SV = 20> <Delay = 0.00>

State 216 <SV = 21> <Delay = 0.00>

State 217 <SV = 22> <Delay = 0.00>

State 218 <SV = 23> <Delay = 0.00>

State 219 <SV = 24> <Delay = 0.00>

State 220 <SV = 25> <Delay = 0.00>

State 221 <SV = 26> <Delay = 0.00>

State 222 <SV = 27> <Delay = 0.00>

State 223 <SV = 28> <Delay = 0.00>

State 224 <SV = 29> <Delay = 0.00>

State 225 <SV = 30> <Delay = 0.00>

State 226 <SV = 31> <Delay = 0.00>

State 227 <SV = 32> <Delay = 0.00>

State 228 <SV = 33> <Delay = 0.00>

State 229 <SV = 34> <Delay = 0.00>

State 230 <SV = 35> <Delay = 0.00>

State 231 <SV = 36> <Delay = 0.00>

State 232 <SV = 37> <Delay = 0.00>

State 233 <SV = 38> <Delay = 0.00>

State 234 <SV = 39> <Delay = 0.00>

State 235 <SV = 40> <Delay = 0.00>

State 236 <SV = 41> <Delay = 0.00>

State 237 <SV = 42> <Delay = 0.00>

State 238 <SV = 43> <Delay = 0.00>

State 239 <SV = 44> <Delay = 0.00>

State 240 <SV = 45> <Delay = 0.00>

State 241 <SV = 46> <Delay = 0.00>

State 242 <SV = 47> <Delay = 0.00>

State 243 <SV = 48> <Delay = 0.00>

State 244 <SV = 49> <Delay = 0.00>

State 245 <SV = 50> <Delay = 0.00>

State 246 <SV = 51> <Delay = 0.00>

State 247 <SV = 52> <Delay = 0.00>

State 248 <SV = 53> <Delay = 0.00>

State 249 <SV = 54> <Delay = 0.00>

State 250 <SV = 55> <Delay = 0.00>

State 251 <SV = 56> <Delay = 0.00>

State 252 <SV = 57> <Delay = 0.00>

State 253 <SV = 58> <Delay = 0.00>

State 254 <SV = 59> <Delay = 0.00>

State 255 <SV = 60> <Delay = 0.00>

State 256 <SV = 61> <Delay = 0.00>

State 257 <SV = 62> <Delay = 0.00>

State 258 <SV = 63> <Delay = 0.00>

State 259 <SV = 64> <Delay = 0.00>

State 260 <SV = 65> <Delay = 0.00>

State 261 <SV = 66> <Delay = 0.00>

State 262 <SV = 67> <Delay = 0.00>

State 263 <SV = 68> <Delay = 0.00>

State 264 <SV = 69> <Delay = 0.00>

State 265 <SV = 70> <Delay = 0.00>

State 266 <SV = 71> <Delay = 0.00>

State 267 <SV = 72> <Delay = 0.00>

State 268 <SV = 73> <Delay = 0.00>

State 269 <SV = 74> <Delay = 0.00>

State 270 <SV = 75> <Delay = 0.00>

State 271 <SV = 76> <Delay = 0.00>

State 272 <SV = 77> <Delay = 0.00>

State 273 <SV = 78> <Delay = 0.00>

State 274 <SV = 79> <Delay = 0.00>

State 275 <SV = 80> <Delay = 0.00>

State 276 <SV = 81> <Delay = 0.00>

State 277 <SV = 82> <Delay = 0.00>

State 278 <SV = 83> <Delay = 0.00>

State 279 <SV = 84> <Delay = 0.00>

State 280 <SV = 85> <Delay = 0.00>

State 281 <SV = 86> <Delay = 0.00>

State 282 <SV = 87> <Delay = 0.00>

State 283 <SV = 88> <Delay = 0.00>

State 284 <SV = 89> <Delay = 0.00>

State 285 <SV = 90> <Delay = 0.00>

State 286 <SV = 91> <Delay = 0.00>

State 287 <SV = 92> <Delay = 0.00>

State 288 <SV = 93> <Delay = 0.00>

State 289 <SV = 94> <Delay = 0.00>

State 290 <SV = 95> <Delay = 0.00>

State 291 <SV = 96> <Delay = 0.00>

State 292 <SV = 97> <Delay = 0.00>

State 293 <SV = 98> <Delay = 0.00>

State 294 <SV = 99> <Delay = 0.00>

State 295 <SV = 100> <Delay = 0.00>

State 296 <SV = 101> <Delay = 0.00>

State 297 <SV = 102> <Delay = 0.00>

State 298 <SV = 103> <Delay = 0.00>

State 299 <SV = 104> <Delay = 0.00>

State 300 <SV = 105> <Delay = 0.00>

State 301 <SV = 106> <Delay = 0.00>

State 302 <SV = 107> <Delay = 0.00>

State 303 <SV = 108> <Delay = 0.00>

State 304 <SV = 109> <Delay = 0.00>

State 305 <SV = 110> <Delay = 0.00>

State 306 <SV = 111> <Delay = 0.00>

State 307 <SV = 112> <Delay = 0.00>

State 308 <SV = 113> <Delay = 0.00>

State 309 <SV = 114> <Delay = 0.00>

State 310 <SV = 115> <Delay = 0.00>

State 311 <SV = 116> <Delay = 0.00>

State 312 <SV = 117> <Delay = 0.00>

State 313 <SV = 118> <Delay = 0.00>

State 314 <SV = 119> <Delay = 0.00>

State 315 <SV = 120> <Delay = 1.90>
ST_315 : Operation 563 [1/1] (1.48ns)   --->   "%select_ln67 = select i1 %icmp_ln832, i64, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:67]   --->   Operation 563 'select' 'select_ln67' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_315 : Operation 564 [1/1] (1.90ns)   --->   "%br_ln67 = br void %._crit_edge3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:67]   --->   Operation 564 'br' 'br_ln67' <Predicate = true> <Delay = 1.90>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_in_read       (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_s        (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s      (bitselect     ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
p_Repl2_s       (partselect    ) [ 0011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Repl2_8       (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_47     (trunc         ) [ 0011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln368      (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
abst_in         (bitcast       ) [ 0011111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln828      (icmp          ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln65         (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln844      (icmp          ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln74         (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln828_4    (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln828_5    (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln75        (and           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln75         (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln832      (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_6           (dcmp          ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln80         (br            ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
icmp_ln844_2    (icmp          ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln           (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln84    (bitcast       ) [ 0000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x               (dsub          ) [ 0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_4             (dadd          ) [ 0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_6             (select        ) [ 0000000000011111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_23       (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_48     (bitselect     ) [ 0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Repl2_9       (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln9          (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln848      (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln832_2    (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln10        (xor           ) [ 0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln10         (br            ) [ 0000000000011111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln836      (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln832_1    (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln9         (xor           ) [ 0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln9          (br            ) [ 0000000000011111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp             (call          ) [ 0000000000000000000000000000000000000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_i           (dadd          ) [ 0000000000010000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln11         (br            ) [ 0000000000010000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
expx            (phi           ) [ 0000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add4            (dadd          ) [ 0000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111000000001111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln92         (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
div             (ddiv          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
resultf_6       (dsub          ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000100000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
br_ln0          (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
resultf_4       (phi           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln112   (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln112       (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln112_2 (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln108    (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln114       (ret           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln95    (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln95        (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln95_2  (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
resultf_5       (ddiv          ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000100000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
br_ln96         (br            ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000100000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
add             (dadd          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
resultf         (dmul          ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000100000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
br_ln79         (br            ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000100000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
select_ln67     (select        ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000100000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
br_ln67         (br            ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000100000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_generic<double>"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="t_in_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="64" slack="0"/>
<pin id="54" dir="0" index="1" bw="64" slack="0"/>
<pin id="55" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_in_read/1 "/>
</bind>
</comp>

<comp id="58" class="1005" name="expx_reg_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="64" slack="1"/>
<pin id="60" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="expx (phireg) "/>
</bind>
</comp>

<comp id="61" class="1004" name="expx_phi_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="64" slack="2"/>
<pin id="63" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="64" slack="38"/>
<pin id="65" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="66" dir="0" index="4" bw="64" slack="38"/>
<pin id="67" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="expx/49 "/>
</bind>
</comp>

<comp id="70" class="1005" name="resultf_4_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="119"/>
<pin id="72" dir="1" index="1" bw="64" slack="119"/>
</pin_list>
<bind>
<opset="resultf_4 (phireg) "/>
</bind>
</comp>

<comp id="74" class="1004" name="resultf_4_phi_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="108"/>
<pin id="76" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="64" slack="8"/>
<pin id="78" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="79" dir="0" index="4" bw="64" slack="1"/>
<pin id="80" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="6" bw="64" slack="1"/>
<pin id="82" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="83" dir="0" index="8" bw="64" slack="119"/>
<pin id="84" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="10" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="resultf_4/122 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_exp_generic_double_s_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="64" slack="0"/>
<pin id="89" dir="0" index="1" bw="64" slack="1"/>
<pin id="90" dir="0" index="2" bw="58" slack="0"/>
<pin id="91" dir="0" index="3" bw="26" slack="0"/>
<pin id="92" dir="0" index="4" bw="42" slack="0"/>
<pin id="93" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/12 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="add/1 x/4 x_4/4 sub_i/41 add4/49 resultf_6/115 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="64" slack="7"/>
<pin id="109" dir="0" index="1" bw="64" slack="1"/>
<pin id="110" dir="1" index="2" bw="64" slack="108"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="resultf/188 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="64" slack="0"/>
<pin id="113" dir="0" index="1" bw="64" slack="1"/>
<pin id="114" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="div/56 resultf_5/123 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="11" slack="0"/>
<pin id="123" dir="0" index="1" bw="11" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln832_2/11 icmp_ln832_1/11 "/>
</bind>
</comp>

<comp id="126" class="1005" name="reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="1"/>
<pin id="128" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x x_4 add4 add "/>
</bind>
</comp>

<comp id="132" class="1005" name="reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="1"/>
<pin id="134" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_i resultf_6 "/>
</bind>
</comp>

<comp id="138" class="1005" name="reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="1"/>
<pin id="140" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="div resultf_5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_Val2_s_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_Result_s_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="0" index="2" bw="7" slack="0"/>
<pin id="152" dir="1" index="3" bw="1" slack="121"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_Repl2_s_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="11" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="0" index="2" bw="7" slack="0"/>
<pin id="160" dir="0" index="3" bw="7" slack="0"/>
<pin id="161" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Repl2_s/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_Repl2_8_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Repl2_8/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="p_Result_47_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_47/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln368_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="63" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="abst_in_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="63" slack="0"/>
<pin id="180" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="abst_in/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln828_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="11" slack="0"/>
<pin id="186" dir="0" index="1" bw="11" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="121"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln828/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="icmp_ln844_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="11" slack="0"/>
<pin id="192" dir="0" index="1" bw="11" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="121"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln844/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln828_4_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="11" slack="0"/>
<pin id="198" dir="0" index="1" bw="11" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln828_4/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln828_5_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="52" slack="0"/>
<pin id="204" dir="0" index="1" bw="52" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln828_5/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="and_ln75_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="121"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln75/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln832_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="52" slack="0"/>
<pin id="216" dir="0" index="1" bw="52" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="120"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln832/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln844_2_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="11" slack="2"/>
<pin id="222" dir="0" index="1" bw="11" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln844_2/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="or_ln_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="63" slack="3"/>
<pin id="229" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="bitcast_ln84_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln84/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="x_6_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="8"/>
<pin id="239" dir="0" index="1" bw="64" slack="1"/>
<pin id="240" dir="0" index="2" bw="64" slack="1"/>
<pin id="241" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_6/11 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_Val2_23_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_23/11 "/>
</bind>
</comp>

<comp id="248" class="1004" name="p_Result_48_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="64" slack="0"/>
<pin id="251" dir="0" index="2" bw="7" slack="0"/>
<pin id="252" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_48/11 "/>
</bind>
</comp>

<comp id="256" class="1004" name="p_Repl2_9_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="11" slack="0"/>
<pin id="258" dir="0" index="1" bw="64" slack="0"/>
<pin id="259" dir="0" index="2" bw="7" slack="0"/>
<pin id="260" dir="0" index="3" bw="7" slack="0"/>
<pin id="261" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Repl2_9/11 "/>
</bind>
</comp>

<comp id="267" class="1004" name="icmp_ln848_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="11" slack="0"/>
<pin id="269" dir="0" index="1" bw="11" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln848/11 "/>
</bind>
</comp>

<comp id="273" class="1004" name="xor_ln10_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln10/11 "/>
</bind>
</comp>

<comp id="279" class="1004" name="icmp_ln836_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="11" slack="0"/>
<pin id="281" dir="0" index="1" bw="11" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln836/11 "/>
</bind>
</comp>

<comp id="285" class="1004" name="xor_ln9_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln9/11 "/>
</bind>
</comp>

<comp id="291" class="1004" name="bitcast_ln112_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="0"/>
<pin id="293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln112/122 "/>
</bind>
</comp>

<comp id="295" class="1004" name="xor_ln112_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="0"/>
<pin id="297" dir="0" index="1" bw="64" slack="0"/>
<pin id="298" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112/122 "/>
</bind>
</comp>

<comp id="301" class="1004" name="bitcast_ln112_2_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="0"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln112_2/122 "/>
</bind>
</comp>

<comp id="305" class="1004" name="select_ln108_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="121"/>
<pin id="307" dir="0" index="1" bw="64" slack="0"/>
<pin id="308" dir="0" index="2" bw="64" slack="0"/>
<pin id="309" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln108/122 "/>
</bind>
</comp>

<comp id="312" class="1004" name="bitcast_ln95_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="7"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln95/123 "/>
</bind>
</comp>

<comp id="316" class="1004" name="xor_ln95_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="0"/>
<pin id="318" dir="0" index="1" bw="64" slack="0"/>
<pin id="319" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln95/123 "/>
</bind>
</comp>

<comp id="322" class="1004" name="bitcast_ln95_2_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="0"/>
<pin id="324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln95_2/123 "/>
</bind>
</comp>

<comp id="327" class="1004" name="select_ln67_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="120"/>
<pin id="329" dir="0" index="1" bw="64" slack="0"/>
<pin id="330" dir="0" index="2" bw="64" slack="0"/>
<pin id="331" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln67/315 "/>
</bind>
</comp>

<comp id="334" class="1005" name="p_Result_s_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="121"/>
<pin id="336" dir="1" index="1" bw="1" slack="121"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="339" class="1005" name="p_Repl2_s_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="11" slack="2"/>
<pin id="341" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="p_Repl2_s "/>
</bind>
</comp>

<comp id="344" class="1005" name="p_Result_47_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="63" slack="3"/>
<pin id="346" dir="1" index="1" bw="63" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_47 "/>
</bind>
</comp>

<comp id="349" class="1005" name="abst_in_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="64" slack="1"/>
<pin id="351" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="abst_in "/>
</bind>
</comp>

<comp id="357" class="1005" name="icmp_ln828_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="121"/>
<pin id="359" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln828 "/>
</bind>
</comp>

<comp id="361" class="1005" name="icmp_ln844_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="121"/>
<pin id="363" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln844 "/>
</bind>
</comp>

<comp id="365" class="1005" name="and_ln75_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="121"/>
<pin id="367" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln75 "/>
</bind>
</comp>

<comp id="369" class="1005" name="icmp_ln832_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="120"/>
<pin id="371" dir="1" index="1" bw="1" slack="120"/>
</pin_list>
<bind>
<opset="icmp_ln832 "/>
</bind>
</comp>

<comp id="374" class="1005" name="tmp_6_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="1"/>
<pin id="376" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="378" class="1005" name="icmp_ln844_2_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="1"/>
<pin id="380" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="icmp_ln844_2 "/>
</bind>
</comp>

<comp id="383" class="1005" name="bitcast_ln84_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="64" slack="1"/>
<pin id="385" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln84 "/>
</bind>
</comp>

<comp id="388" class="1005" name="x_6_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="64" slack="1"/>
<pin id="390" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_6 "/>
</bind>
</comp>

<comp id="404" class="1005" name="tmp_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="64" slack="1"/>
<pin id="406" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="409" class="1005" name="bitcast_ln95_2_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="1"/>
<pin id="411" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln95_2 "/>
</bind>
</comp>

<comp id="414" class="1005" name="resultf_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="64" slack="108"/>
<pin id="416" dir="1" index="1" bw="64" slack="108"/>
</pin_list>
<bind>
<opset="resultf "/>
</bind>
</comp>

<comp id="419" class="1005" name="select_ln67_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="64" slack="1"/>
<pin id="421" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln67 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="69"><net_src comp="61" pin="6"/><net_sink comp="58" pin=0"/></net>

<net id="73"><net_src comp="28" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="86"><net_src comp="70" pin="1"/><net_sink comp="74" pin=8"/></net>

<net id="94"><net_src comp="42" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="87" pin=3"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="87" pin=4"/></net>

<net id="102"><net_src comp="28" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="103"><net_src comp="44" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="104"><net_src comp="61" pin="6"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="46" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="106"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="115"><net_src comp="46" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="38" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="129"><net_src comp="98" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="131"><net_src comp="126" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="135"><net_src comp="98" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="74" pin=4"/></net>

<net id="141"><net_src comp="111" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="143"><net_src comp="138" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="147"><net_src comp="52" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="144" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="164"><net_src comp="16" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="156" pin=3"/></net>

<net id="169"><net_src comp="144" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="144" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="188"><net_src comp="156" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="156" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="22" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="156" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="22" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="166" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="24" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="196" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="202" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="166" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="24" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="30" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="32" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="34" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="225" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="242"><net_src comp="126" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="243"><net_src comp="126" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="247"><net_src comp="237" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="10" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="12" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="262"><net_src comp="14" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="244" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="264"><net_src comp="16" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="265"><net_src comp="18" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="266"><net_src comp="256" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="271"><net_src comp="256" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="36" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="121" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="267" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="256" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="40" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="121" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="279" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="74" pin="10"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="48" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="301" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="311"><net_src comp="74" pin="10"/><net_sink comp="305" pin=2"/></net>

<net id="315"><net_src comp="58" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="48" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="316" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="332"><net_src comp="50" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="333"><net_src comp="28" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="337"><net_src comp="148" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="342"><net_src comp="156" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="347"><net_src comp="170" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="352"><net_src comp="178" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="355"><net_src comp="349" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="356"><net_src comp="349" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="360"><net_src comp="184" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="190" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="208" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="214" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="377"><net_src comp="116" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="220" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="386"><net_src comp="232" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="391"><net_src comp="237" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="393"><net_src comp="388" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="394"><net_src comp="388" pin="1"/><net_sink comp="61" pin=4"/></net>

<net id="407"><net_src comp="87" pin="5"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="412"><net_src comp="322" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="417"><net_src comp="107" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="422"><net_src comp="327" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="74" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {}
	Port: table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {}
	Port: table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {}
 - Input state : 
	Port: generic_tanh<double> : t_in | {1 }
	Port: generic_tanh<double> : table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {32 33 }
	Port: generic_tanh<double> : table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {22 23 }
	Port: generic_tanh<double> : table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {26 27 }
  - Chain level:
	State 1
		p_Result_s : 1
		p_Repl2_s : 1
		p_Repl2_8 : 1
		p_Result_47 : 1
		zext_ln368 : 2
		abst_in : 3
		icmp_ln828 : 2
		br_ln65 : 3
		icmp_ln844 : 2
		br_ln74 : 3
		icmp_ln828_4 : 2
		icmp_ln828_5 : 2
		and_ln75 : 3
		br_ln75 : 3
		tmp_6 : 4
		add : 4
		icmp_ln832 : 2
	State 2
	State 3
	State 4
		bitcast_ln84 : 1
		x : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		p_Val2_23 : 1
		p_Result_48 : 2
		p_Repl2_9 : 2
		br_ln9 : 3
		icmp_ln848 : 3
		icmp_ln832_2 : 3
		xor_ln10 : 4
		br_ln10 : 4
		icmp_ln836 : 3
		icmp_ln832_1 : 3
		xor_ln9 : 4
		br_ln9 : 4
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
		add4 : 1
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
		resultf_4 : 1
		bitcast_ln112 : 2
		xor_ln112 : 3
		bitcast_ln112_2 : 3
		select_ln108 : 4
		ret_ln114 : 5
	State 123
		xor_ln95 : 1
		bitcast_ln95_2 : 1
		resultf_5 : 2
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   | grp_exp_generic_double_s_fu_87 |    29   | 21.2737 |   3394  |   3108  |
|----------|--------------------------------|---------|---------|---------|---------|
|   dadd   |            grp_fu_98           |    3    |    0    |   630   |   1141  |
|----------|--------------------------------|---------|---------|---------|---------|
|   dmul   |           grp_fu_107           |    11   |    0    |   342   |   586   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           x_6_fu_237           |    0    |    0    |    0    |    64   |
|  select  |       select_ln108_fu_305      |    0    |    0    |    0    |    64   |
|          |       select_ln67_fu_327       |    0    |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           grp_fu_121           |    0    |    0    |    0    |    13   |
|          |        icmp_ln828_fu_184       |    0    |    0    |    0    |    13   |
|          |        icmp_ln844_fu_190       |    0    |    0    |    0    |    13   |
|          |       icmp_ln828_4_fu_196      |    0    |    0    |    0    |    13   |
|   icmp   |       icmp_ln828_5_fu_202      |    0    |    0    |    0    |    29   |
|          |        icmp_ln832_fu_214       |    0    |    0    |    0    |    29   |
|          |       icmp_ln844_2_fu_220      |    0    |    0    |    0    |    13   |
|          |        icmp_ln848_fu_267       |    0    |    0    |    0    |    13   |
|          |        icmp_ln836_fu_279       |    0    |    0    |    0    |    13   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |         xor_ln10_fu_273        |    0    |    0    |    0    |    2    |
|    xor   |         xor_ln9_fu_285         |    0    |    0    |    0    |    2    |
|          |        xor_ln112_fu_295        |    0    |    0    |    0    |    64   |
|          |         xor_ln95_fu_316        |    0    |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|---------|
|    and   |         and_ln75_fu_208        |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|
|   read   |      t_in_read_read_fu_52      |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   ddiv   |           grp_fu_111           |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   dcmp   |           grp_fu_116           |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
| bitselect|        p_Result_s_fu_148       |    0    |    0    |    0    |    0    |
|          |       p_Result_48_fu_248       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|partselect|        p_Repl2_s_fu_156        |    0    |    0    |    0    |    0    |
|          |        p_Repl2_9_fu_256        |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   trunc  |        p_Repl2_8_fu_166        |    0    |    0    |    0    |    0    |
|          |       p_Result_47_fu_170       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   zext   |        zext_ln368_fu_174       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|bitconcatenate|          or_ln_fu_225          |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    43   | 21.2737 |   4366  |   5310  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    abst_in_reg_349   |   64   |
|   and_ln75_reg_365   |    1   |
| bitcast_ln84_reg_383 |   64   |
|bitcast_ln95_2_reg_409|   64   |
|      expx_reg_58     |   64   |
|  icmp_ln828_reg_357  |    1   |
|  icmp_ln832_reg_369  |    1   |
| icmp_ln844_2_reg_378 |    1   |
|  icmp_ln844_reg_361  |    1   |
|   p_Repl2_s_reg_339  |   11   |
|  p_Result_47_reg_344 |   63   |
|  p_Result_s_reg_334  |    1   |
|        reg_126       |   64   |
|        reg_132       |   64   |
|        reg_138       |   64   |
|   resultf_4_reg_70   |   64   |
|    resultf_reg_414   |   64   |
|  select_ln67_reg_419 |   64   |
|     tmp_6_reg_374    |    1   |
|      tmp_reg_404     |   64   |
|      x_6_reg_388     |   64   |
+----------------------+--------+
|         Total        |   849  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  grp_fu_98 |  p0  |   7  |  64  |   448  ||    38   |
|  grp_fu_98 |  p1  |   5  |  64  |   320  ||    15   |
| grp_fu_111 |  p0  |   3  |  64  |   192  ||    15   |
| grp_fu_116 |  p0  |   2  |  64  |   128  ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |  1088  ||  7.4667 ||    77   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   43   |   21   |  4366  |  5310  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   77   |
|  Register |    -   |    -   |   849  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   43   |   28   |  5215  |  5387  |
+-----------+--------+--------+--------+--------+
