<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<!-- saved from url=(0016)http://localhost -->
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en-us" lang="en-us">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8"/>
<meta name="DC.Type" content="topic"/>
<meta name="DC.Title" content="MKL_NUM_STRIPES"/>
<meta name="DC.subject" content="environment variables, to control threading algorithm for ?gemm"/>
<meta name="keywords" content="environment variables, to control threading algorithm for ?gemm"/>
<meta name="DC.Relation" scheme="URI" content="GUID-0073DDBD-3239-44B2-AD92-87A533733E11.html"/>
<meta name="DC.Format" content="XHTML"/>
<meta name="DC.Identifier" content="GUID-A9D25F87-AF9D-4BAB-B994-D631C149F785"/>
<meta name="DC.Language" content="en-US"/>
<link rel="stylesheet" type="text/css" href="intel_css_styles.css"/>
<title>MKL_NUM_STRIPES</title>

</head>
<body id="GUID-A9D25F87-AF9D-4BAB-B994-D631C149F785">
 <!-- ==============(Start:NavScript)================= -->
 <script src="NavScript.js" language="JavaScript1.2" type="text/javascript"></script>
 <script language="JavaScript1.2" type="text/javascript">WriteNavLink(0);</script>
 <!-- ==============(End:NavScript)================= -->
<p id="header_text" style="margin-bottom : 20pt"><em> Math Kernel Library Developer Guide</em></p>


<h1 class="topictitle1"><span class="keyword">MKL_NUM_STRIPES</span></h1>
<div id="GUID-38F0ECD7-7FC4-4356-A152-3E7323E1A9F6"><p id="GUID-4CEC39EA-D72C-4079-8DCA-F04067F8FC58">The 
		<samp class="codeph" id="GUID-BB8EE86F-3346-4E11-B090-D3EAE8DB0185">MKL_NUM_STRIPES</samp>environment variable controls the Intel&reg; oneAPI Math Kernel Library threading algorithm for<span class="option">?gemm</span> functions. When 
  <span class="keyword"> MKL_NUM_STRIPES</span> is set to a positive integer value 
  <var>nstripes</var>, Intel&reg; oneAPI Math Kernel Library tries to use a number of partitions equal to<var>nstripes</var> along the leading dimension of the output matrix.
  
  </p>
<p>The following table explains how the value 
	 <var>nstripes</var> of 
	 <span class="keyword">MKL_NUM_STRIPES</span>defines the partitioning algorithm used by Intel&reg; oneAPI Math Kernel Library for<span class="option">?gemm</span> output matrix; 
  <var>max_threads_for_mkl</var>denotes the maximum number of OpenMP threads for Intel&reg; oneAPI Math Kernel Library:
<div class="tablenoborder"><table cellpadding="4" summary="" id="GUID-B786DB7B-6082-4A15-8368-8F418C598A64" frame="hsides" border="1" rules="all"><thead align="left"><tr><th class="cellrowborder" valign="top" width="NaN%" id="d23613e87">Value of 
				<p><span class="keyword"> MKL_NUM_STRIPES</span></p>
</th>
<th class="row-nocellborder" colspan="2" valign="top" id="d23613e92"><p>Partitioning Algorithm 
				</p>
</th>
</tr>
</thead>
<tbody><tr><td class="cellrowborder" valign="top" width="NaN%" headers="d23613e87 "><p>1 &lt; 
				  <var>nstripes</var> &lt;
				  (<var>max_threads_for_mkl</var>/2) 
				</p>
</td>
<td class="row-nocellborder" colspan="2" valign="top" headers="d23613e92 "><p>2D partitioning with the number of partitions equal to 
				  <var>nstripes</var>: 
				</p>
<ul id="GUID-8858945E-D659-48A8-83B2-DD4923C911E9"><li>Horizontal, for column-major
					 ordering. 
				  </li>
<li>Vertical, for row-major ordering. 
				  </li>
</ul>
</td>
</tr>
<tr><td class="cellrowborder" valign="top" width="NaN%" headers="d23613e87 "><p><var>nstripes</var> = 1 
				</p>
</td>
<td class="row-nocellborder" colspan="2" valign="top" headers="d23613e92 "><p>1D partitioning algorithm along the opposite direction of the
				  leading dimension. 
				</p>
</td>
</tr>
<tr><td class="cellrowborder" valign="top" width="NaN%" headers="d23613e87 "><p><var>nstripes</var> ≥
				  (<var>max_threads_for_mkl</var> /2) 
				</p>
</td>
<td class="row-nocellborder" colspan="2" valign="top" headers="d23613e92 "><p>1D partitioning algorithm along the leading dimension. 
				</p>
</td>
</tr>
<tr><td class="cellrowborder" valign="top" width="NaN%" headers="d23613e87 "><p><var>nstripes</var> &lt; 0 
				</p>
</td>
<td class="row-nocellborder" colspan="2" valign="top" headers="d23613e92 "><p>The default Intel&reg; oneAPI Math Kernel Library threading algorithm.</p>
</td>
</tr>
</tbody>
</table>
</div>
</p>
<p>The following figure shows the partitioning of an output matrix for 
	 <var>nstripes</var> = 4 and a total number of 8 OpenMP threads for
	 column-major and row-major orderings: 
  </p>
<br/><img src="GUID-B568F054-734C-4C46-9741-4B16146FA9A2-low.png"/><br/><p id="GUID-1D9AEEEC-466D-4918-809E-21464019F84A">You can
	 use support functions 
  <span class="option">mkl_set_num_stripes</span> and 
  <span class="option">mkl_get_num_stripes</span> to set and query the number of stripes,
  respectively. 
  </p>
<p>
<div class="tablenoborder"><table cellpadding="4" summary="" id="d25e46" frame="border" border="1" cellspacing="0" rules="all"><thead align="left"><tr><th class="cellrowborder" align="left" valign="top" width="100%" id="d23613e171"><p id="d25e52">Optimization Notice 
              </p>
</th>
</tr>
</thead>
<tbody><tr><td class="bgcolor(#f5f5f5)" bgcolor="#f5f5f5" valign="top" width="100%" headers="d23613e171 "><p>Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. 
              </p>
<p> Notice revision #20110804 
              </p>
</td>
</tr>
</tbody>
</table>
</div>
 This notice covers the following instruction sets: SSE2, SSE4.2, AVX2, AVX-512. 
    </p>
</div>

<div class="familylinks">
<div class="parentlink"><strong>Parent topic:</strong> <a href="GUID-0073DDBD-3239-44B2-AD92-87A533733E11.html">Using Additional Threading Control</a></div>
</div>
<div/>
</body>
</html>
