"use strict";(self.webpackChunknotes=self.webpackChunknotes||[]).push([["79230"],{24452(e,n,i){i.r(n),i.d(n,{metadata:()=>l,default:()=>g,frontMatter:()=>s,contentTitle:()=>t,toc:()=>c,assets:()=>d});var l=JSON.parse('{"id":"language/verilog/types","title":"Data Types","description":"Keywords","source":"@site/content/language/verilog/types.md","sourceDirName":"language/verilog","slug":"/language/verilog/types","permalink":"/notes/language/verilog/types","draft":false,"unlisted":false,"editUrl":"https://github.com/sabertazimi/notes/edit/main/content/language/verilog/types.md","tags":[{"inline":true,"label":"Language","permalink":"/notes/tags/language"},{"inline":true,"label":"Verilog","permalink":"/notes/tags/verilog"},{"inline":true,"label":"Data","permalink":"/notes/tags/data"},{"inline":true,"label":"Type","permalink":"/notes/tags/type"}],"version":"current","lastUpdatedBy":"Sabertaz","lastUpdatedAt":1769518084000,"sidebarPosition":4,"frontMatter":{"sidebar_position":4,"tags":["Language","Verilog","Data","Type"]},"sidebar":"tutorialSidebar","previous":{"title":"Module","permalink":"/notes/language/verilog/module"},"next":{"title":"Gate","permalink":"/notes/language/verilog/gate"}}'),r=i(62615),a=i(30416);let s={sidebar_position:4,tags:["Language","Verilog","Data","Type"]},t="Data Types",d={},c=[{value:"Keywords",id:"keywords",level:2},{value:"\u5E38\u91CF",id:"\u5E38\u91CF",level:2},{value:"\u5411\u91CF",id:"\u5411\u91CF",level:2},{value:"\u90E8\u5206\u4F4D\u9009",id:"\u90E8\u5206\u4F4D\u9009",level:3},{value:"\u6570\u5B57",id:"\u6570\u5B57",level:2},{value:"\u6709\u7B26\u53F7\u6570",id:"\u6709\u7B26\u53F7\u6570",level:3},{value:"\u65E0\u7B26\u53F7\u6570",id:"\u65E0\u7B26\u53F7\u6570",level:3},{value:"Register",id:"register",level:2},{value:"Integer",id:"integer",level:3},{value:"Real",id:"real",level:3},{value:"Net",id:"net",level:2},{value:"Macro",id:"macro",level:2}];function o(e){let n={code:"code",h1:"h1",h2:"h2",h3:"h3",header:"header",li:"li",p:"p",pre:"pre",ul:"ul",...(0,a.R)(),...e.components};return(0,r.jsxs)(r.Fragment,{children:[(0,r.jsx)(n.header,{children:(0,r.jsx)(n.h1,{id:"data-types",children:"Data Types"})}),"\n",(0,r.jsx)(n.h2,{id:"keywords",children:"Keywords"}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"module\ninput, output, inout\nwire, reg, parameter\nalways@(), assign\nposedge, negedge\nif-else, case, begin ... end\n"})}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"port, signal\n"})}),"\n",(0,r.jsx)(n.h2,{id:"\u5E38\u91CF",children:"\u5E38\u91CF"}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsx)(n.li,{children:"0: \u903B\u8F91 0"}),"\n",(0,r.jsx)(n.li,{children:"1: \u903B\u8F91 1"}),"\n",(0,r.jsx)(n.li,{children:"x/X: Unknown/Floating"}),"\n",(0,r.jsx)(n.li,{children:"z/Z: \u9AD8\u963B\u6297\u72B6\u6001(High Impedance)"}),"\n",(0,r.jsx)(n.li,{children:"parameter: #define"}),"\n"]}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"localparam idle = 2'b00;\nparameter Bit = 8, cnt_up = 1'b1;\n\noutput [Bit - 1:0] A;\nreg [Bit - 1:0] A;\n\nA = A + cnt_up;\n"})}),"\n",(0,r.jsx)(n.h2,{id:"\u5411\u91CF",children:"\u5411\u91CF"}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"[MSB: LSB] \u6216 [LSB: MSB]\n"})}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"output [3:0] A;    // 4 bit\nreg [0:3] B, C;    // 4 bit\nwire [63:0] D;    // 64 bit\nwire E;               // 1 bit\n\nA[2:1] = B[0] & C[1:2];    // A[2] = B[0] & C[1], A[1] = B[0] & C[2]\nB[0:1] = 0;\nC = 4'b1011;                   // C[0] = 1, C[1] = 0, C[2] = 1, C[3] = 1\n"})}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"integer [7:0] A [3:0];        // 4\u5143\u7D20\u6570\u7EC4. \u6BCF\u4E2A\u5143\u7D20\u4E3A16bit\u5143\nreg B [3:0] [15:0];            // arr[4][16]\u6570\u7EC4, \u6BCF\u4E2A\u5143\u7D20\u4E3A1bit\u5143\nreg [7:0] C [3:0] [15:0];    // arr[4][16]\u6570\u7EC4, \u6BCF\u4E2A\u5143\u7D20\u4E3A8bit\u5143\n\nA[3] = 0;                     // \u7F6E\u96F6A\u4E2D\u7B2C\u4E09\u4E2A\u5143\u7D20(8 bit)\nA = 0;                        // \u7F6E\u96F6A\nB[1][0] = 1;                  // B[1][0](1 bit)\u7F6E1\nC[0][0][3:0] = 4'b0010;      // C[0][0] \u4F4E4bit\u4E3A0010\nC[2][8][5] = 1;               // C[2][8] \u7B2C5bit\u4E3A1\n"})}),"\n",(0,r.jsx)(n.h3,{id:"\u90E8\u5206\u4F4D\u9009",children:"\u90E8\u5206\u4F4D\u9009"}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"vector[base_expr+: const_width];\nvector[base_expr-: const_width];\n\ninst_mode[mark+:2]; // => mark,mark+1\ngpio_mode[mark-:4]; // => mark,mark-1,mark-2,mark-3\n"})}),"\n",(0,r.jsx)(n.h2,{id:"\u6570\u5B57",children:"\u6570\u5B57"}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"// size ' signed base value\n<Bits\u957F\u5EA6>'[signed]<\u8FDB\u5236><\u6570\u503C>\n"})}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsx)(n.li,{children:"\u4F4D\u957F\u4E0D\u80FD\u7528\u8868\u8FBE\u5F0F\u8868\u793A,\u53EA\u53EF\u7528\u56FA\u5B9A\u7684 parameter"}),"\n"]}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"Num = 5'b01101;               // \u4E8C\u8FDB\u5236\nNum = 22;                     // \u5341\u8FDB\u5236\nNum = 12'b0000_1111_0000;    // \u53EF\u8BFB\u6027\nNum = 4'hf;                  // \u5341\u516D\u8FDB\u5236(1111)\nNum = 4'bxxx1;              // \u524D\u4E09\u4F4D\u672A\u77E5\nNum = 4'bz01;               // \u524D\u4E24\u4F4D\u4E3Az, \u540E\u4E24\u4F4D\u4E3A01\n"})}),"\n",(0,r.jsx)(n.h3,{id:"\u6709\u7B26\u53F7\u6570",children:"\u6709\u7B26\u53F7\u6570"}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsx)(n.li,{children:"signed reg"}),"\n",(0,r.jsx)(n.li,{children:"signed wire"}),"\n",(0,r.jsx)(n.li,{children:"integer"}),"\n",(0,r.jsx)(n.li,{children:"'sxx"}),"\n"]}),"\n",(0,r.jsx)(n.h3,{id:"\u65E0\u7B26\u53F7\u6570",children:"\u65E0\u7B26\u53F7\u6570"}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsx)(n.li,{children:"reg"}),"\n",(0,r.jsx)(n.li,{children:"wire"}),"\n",(0,r.jsx)(n.li,{children:"'xx"}),"\n"]}),"\n",(0,r.jsx)(n.h2,{id:"register",children:"Register"}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsx)(n.li,{children:"reg/integer/time/real/realtime"}),"\n",(0,r.jsx)(n.li,{children:"\u6709\u8BB0\u5FC6\u6027"}),"\n",(0,r.jsx)(n.li,{children:"\u9ED8\u8BA4\u503C: x"}),"\n"]}),"\n",(0,r.jsx)(n.h3,{id:"integer",children:"Integer"}),"\n",(0,r.jsx)(n.p,{children:"\u957F\u5EA6\u4E3A 32 Bit, \u8865\u7801\u8868\u793A, \u5E38\u7528\u4E8E\u8BA1\u6570\u5668"}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"always @(posedge CLK)\n    begin\n        integer i;\n        for (i = 0;i <= 7; i = i + 1) tmp[i] = In;\n    end\n"})}),"\n",(0,r.jsx)(n.h3,{id:"real",children:"Real"}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsx)(n.li,{children:"real \u9ED8\u8BA4\u503C\u4E3A 0,\u4E0D\u53EF\u4E3A x/z"}),"\n",(0,r.jsx)(n.li,{children:"\u4E0D\u53EF\u58F0\u660E\u4F4D\u5BBD"}),"\n"]}),"\n",(0,r.jsx)(n.h2,{id:"net",children:"Net"}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsx)(n.li,{children:"wire/wand/wor"}),"\n",(0,r.jsx)(n.li,{children:"\u5C40\u90E8\u53D8\u91CF, \u6CA1\u6709\u8BB0\u5FC6\u6027"}),"\n",(0,r.jsx)(n.li,{children:"\u9ED8\u8BA4\u503C: z"}),"\n",(0,r.jsx)(n.li,{children:"wire \u95F4\u4E0D\u53EF\u76F4\u63A5\u76F8\u8FDE, wand/wor \u95F4\u53EF\u76F4\u63A5\u76F8\u8FDE"}),"\n",(0,r.jsx)(n.li,{children:"\u53EF\u7528 wire \u5B9A\u4E49\u5C40\u90E8\u53D8\u91CF"}),"\n"]}),"\n",(0,r.jsx)(n.h2,{id:"macro",children:"Macro"}),"\n",(0,r.jsxs)(n.p,{children:["\u5C06\u591A\u4E2A define \u5B8F,\u653E\u81F3 ",(0,r.jsx)(n.code,{children:"_defines.v"}),", \u4F5C\u4E3A\u5168\u5C40\u5B8F."]})]})}function g(e={}){let{wrapper:n}={...(0,a.R)(),...e.components};return n?(0,r.jsx)(n,{...e,children:(0,r.jsx)(o,{...e})}):o(e)}},30416(e,n,i){i.d(n,{R:()=>s,x:()=>t});var l=i(59471);let r={},a=l.createContext(r);function s(e){let n=l.useContext(a);return l.useMemo(function(){return"function"==typeof e?e(n):{...n,...e}},[n,e])}function t(e){let n;return n=e.disableParentContext?"function"==typeof e.components?e.components(r):e.components||r:s(e.components),l.createElement(a.Provider,{value:n},e.children)}}}]);