
trabajofinal/out/trabajofinal.elf:     file format elf32-littlearm
trabajofinal/out/trabajofinal.elf
architecture: armv7e-m, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a001b89

Program Header:
0x70000001 off    0x00012294 vaddr 0x1a002294 paddr 0x1a002294 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00000000 vaddr 0x10000000 paddr 0x10000000 align 2**16
         filesz 0x000000b4 memsz 0x00000244 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x0000229c memsz 0x0000229c flags r-x
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a00229c align 2**16
         filesz 0x000000cc memsz 0x000000cc flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002294  1a000000  1a000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000cc  10000000  1a00229c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  000200cc  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  000200cc  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  000200cc  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  000200cc  2**2
                  CONTENTS
  6 .bss          00000174  100000d0  100000d0  000000d0  2**3
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  000200cc  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  000200cc  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  000200cc  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  000200cc  2**2
                  CONTENTS
 11 .ARM.exidx    00000008  1a002294  1a002294  00012294  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 12 .uninit_RESERVED 00000000  10000000  10000000  000200cc  2**2
                  CONTENTS
 13 .noinit_RAM2  00000000  10080000  10080000  000200cc  2**2
                  CONTENTS
 14 .noinit_RAM3  00000000  20000000  20000000  000200cc  2**2
                  CONTENTS
 15 .noinit_RAM4  00000000  20008000  20008000  000200cc  2**2
                  CONTENTS
 16 .noinit_RAM5  00000000  2000c000  2000c000  000200cc  2**2
                  CONTENTS
 17 .noinit       00000000  10000244  10000244  000200cc  2**2
                  CONTENTS
 18 .debug_info   0001ccb6  00000000  00000000  000200cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_abbrev 0000471e  00000000  00000000  0003cd82  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_loc    00008048  00000000  00000000  000414a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_aranges 00000970  00000000  00000000  000494e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_ranges 000009e8  00000000  00000000  00049e58  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_macro  0000adb5  00000000  00000000  0004a840  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_line   00010bd8  00000000  00000000  000555f5  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_str    0001f766  00000000  00000000  000661cd  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .comment      000000d0  00000000  00000000  00085933  2**0
                  CONTENTS, READONLY
 27 .ARM.attributes 00000032  00000000  00000000  00085a03  2**0
                  CONTENTS, READONLY
 28 .debug_frame  000017ec  00000000  00000000  00085a38  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
100000d0 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a002294 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10000244 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 cr_startup_lpc43xx.c
00000000 l    df *ABS*	00000000 sapi_uart.c
1a0006e4 l     F .text	000000bc uartProcessIRQ
100000d8 l     O .bss	00000004 rxIsrCallbackUART0
100000dc l     O .bss	00000004 rxIsrCallbackUART2
100000e0 l     O .bss	00000004 rxIsrCallbackUART3
100000e4 l     O .bss	00000004 txIsrCallbackUART0
100000e8 l     O .bss	00000004 txIsrCallbackUART2
100000ec l     O .bss	00000004 txIsrCallbackUART3
1a001f6c l     O .text	00000048 lpcUarts
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 trabajofinal.c
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 sapi_timer.c
1a000578 l     F .text	00000002 errorOcurred
1a00057a l     F .text	00000002 doNothing
10000004 l     O .data	00000040 timer_dd
00000000 l    df *ABS*	00000000 sapi_delay.c
00000000 l    df *ABS*	00000000 sapi_tick.c
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a000948 l     F .text	00000034 gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_adc.c
00000000 l    df *ABS*	00000000 sapi_ultrasonic_hcsr04.c
1a000c48 l     F .text	00000010 clearInterrupt
1a000c58 l     F .text	0000005c serveInterrupt
10000044 l     O .data	00000048 ultrasonicSensors
1a0020ec l     O .text	00000003 ultrasonicSensorsIrqMap
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
1000008c l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 board_sysinit.c
1a0020f0 l     O .text	0000000c InitClkStates
1a0020fc l     O .text	00000098 pinmuxing
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 board.c
1a000dbc l     F .text	00000044 Board_LED_Init
1a000e00 l     F .text	00000040 Board_TEC_Init
1a000e40 l     F .text	00000040 Board_GPIO_Init
1a000e80 l     F .text	00000038 Board_SPI_Init
1a000eb8 l     F .text	00000024 Board_I2C_Init
1a000edc l     F .text	00000030 Board_ADC_Init
1a002198 l     O .text	00000008 GpioButtons
1a0021a0 l     O .text	0000000c GpioLeds
1a0021ac l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a000f6c l     F .text	00000014 Chip_SSP_GetClockIndex
1a000f80 l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000094 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 fpu_init.c
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a0010f4 l     F .text	00000014 Chip_ADC_GetClockIndex
1a001108 l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a0021c4 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a00142c l     F .text	000000a0 pll_calc_divs
1a0014cc l     F .text	0000010c pll_get_frac
1a0015d8 l     F .text	0000004c Chip_Clock_FindBaseClock
1a00184c l     F .text	00000022 Chip_Clock_GetDivRate
100000f8 l     O .bss	00000008 audio_usb_pll_freq
1a002218 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a0019ec l     F .text	0000002c Chip_UART_GetIndex
1a002284 l     O .text	00000008 UART_BClock
1a00228c l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 
1a002294 l       .bss_RAM5	00000000 __init_array_end
1a002294 l       .bss_RAM5	00000000 __preinit_array_end
1a002294 l       .bss_RAM5	00000000 __init_array_start
1a002294 l       .bss_RAM5	00000000 __preinit_array_start
1a001670 g     F .text	0000001c Chip_Clock_GetDividerSource
1a0005fc g     F .text	00000044 TIMER2_IRQHandler
1a00018e  w    F .text	00000002 DebugMon_Handler
1a000194  w    F .text	00000002 RIT_IRQHandler
1a0011a0 g     F .text	00000016 Chip_ADC_DeInit
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a000194  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a000194  w    F .text	00000002 FLASH_EEPROM_IRQHandler
100000d5 g     O .bss	00000001 valor1
1a000194  w    F .text	00000002 I2C0_IRQHandler
1a0006a4 g     F .text	0000003e delayRead
100000f0 g     O .bss	00000004 callBackFuncParams
1a000184  w    F .text	00000002 HardFault_Handler
1a000000 g       *ABS*	00000000 __vectors_start__
1a001268 g     F .text	0000000c Chip_ADC_SetResolution
1a000918 g     F .text	00000030 SysTick_Handler
1a001a6c g     F .text	00000040 Chip_UART_SetBaud
1a000194  w    F .text	00000002 SDIO_IRQHandler
1a000194  w    F .text	00000002 ATIMER_IRQHandler
1a000190  w    F .text	00000002 PendSV_Handler
1a000182  w    F .text	00000002 NMI_Handler
1a00229c g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
10000100 g     O .bss	00000002 muestra
1a000194  w    F .text	00000002 I2C1_IRQHandler
1a000194  w    F .text	00000002 UART1_IRQHandler
1a000194  w    F .text	00000002 GPIO5_IRQHandler
1a000194  w    F .text	00000002 CAN1_IRQHandler
53ff5cd4 g       *ABS*	00000000 __valid_user_code_checksum
1a00229c g       .ARM.exidx	00000000 _etext
1a000194  w    F .text	00000002 USB1_IRQHandler
1a000194  w    F .text	00000002 I2S0_IRQHandler
100000d4 g     O .bss	00000001 tempo
1a000640 g     F .text	00000044 TIMER3_IRQHandler
1a0018ee g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a000178 g     F .text	0000000a UART0_IRQHandler
1a0001b4 g     F .text	00000012 bss_init
1a000194  w    F .text	00000002 SGPIO_IRQHandler
10000000 g     O .data	00000001 band1
1a001c10 g     F .text	00000000 .hidden __aeabi_uldivmod
10000244 g       .noinit	00000000 _noinit
10000240 g     O .bss	00000004 SystemCoreClock
1a001a18 g     F .text	00000054 Chip_UART_Init
1a000194  w    F .text	00000002 ADC0_IRQHandler
1a001148 g     F .text	00000018 readAdcVal
1a00018a  w    F .text	00000002 UsageFault_Handler
1a0019a0 g     F .text	0000004c Chip_Clock_GetRate
1a000194  w    F .text	00000002 GPIO6_IRQHandler
10000230 g     O .bss	00000008 tickCounter
1a000d28 g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a001c40 g     F .text	000002d0 .hidden __udivmoddi4
1a002194 g     O .text	00000004 ExtRateIn
1a000194  w    F .text	00000002 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1a000cbe g     F .text	0000000a GPIO1_IRQHandler
1a000194  w    F .text	00000002 SSP0_IRQHandler
1a002294 g       .ARM.exidx	00000000 __exidx_start
1a0002fc g     O .text	00000004 CRP_WORD
1a00113a g     F .text	0000000e setStartMode
1a001f14 g     F .text	00000048 __libc_init_array
1a000b64 g     F .text	0000008c adcInit
1a000194  w    F .text	00000002 ADC1_IRQHandler
1a000f30 g     F .text	0000003c Board_Init
1a001c0c g     F .text	00000002 _init
1a000114 g       .text	00000000 __data_section_table
1a000194  w    F .text	00000002 RTC_IRQHandler
10000244 g       .bss	00000000 _ebss
1a001274 g     F .text	0000002a Chip_ADC_EnableChannel
1a00057c g     F .text	00000040 TIMER0_IRQHandler
1a00089c g     F .text	0000007c tickInit
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a000194  w    F .text	00000002 SPI_IRQHandler
1a001064 g     F .text	00000038 Chip_I2C_SetClockRate
1a000194  w    F .text	00000002 LCD_IRQHandler
1a001624 g     F .text	0000004c Chip_Clock_EnableCrystal
1a0011b6 g     F .text	00000008 Chip_ADC_ReadValue
10008000 g       *ABS*	00000000 __top_RamLoc32
1a000196 g     F .text	0000001e data_init
1a001216 g     F .text	00000020 Chip_ADC_SetStartMode
1a0005bc g     F .text	00000040 TIMER1_IRQHandler
1a001040 g     F .text	00000024 Chip_I2C_Init
1a000862 g     F .text	0000000a UART2_IRQHandler
1a000380 g     F .text	0000008c lecturateclado
1a0017e0 g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a001fb4 g     O .text	00000136 gpioPinsInit
100000d2 g     O .bss	00000002 i
1a000848 g     F .text	0000001a uartWriteByte
1a000f98 g     F .text	00000012 Chip_SSP_SetClockRate
1a000cc8 g     F .text	0000000a GPIO2_IRQHandler
1a000bf0 g     F .text	00000058 adcRead
1a0018c8 g     F .text	00000026 Chip_Clock_GetBaseClock
100000d0 g       .bss	00000000 _bss
1a0011be g     F .text	00000036 Chip_ADC_ReadStatus
1a001236 g     F .text	00000032 Chip_ADC_SetSampleRate
1a000684 g     F .text	00000020 delayInit
1a000194  w    F .text	00000002 I2S1_IRQHandler
1a000faa g     F .text	0000003e Chip_SSP_SetBitRate
1a00109c g     F .text	00000002 Chip_GPIO_Init
1a0021c0 g     O .text	00000004 OscRateIn
1a000300 g     F .text	00000048 lecturaADC
1a0007cc g     F .text	0000007c uartInit
10000244 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a000194  w    F .text	00000002 SSP1_IRQHandler
1a000178 g       .text	00000000 __bss_section_table_end
1a00097c g     F .text	00000194 gpioInit
10000104 g     O .bss	0000012c muestra8
1a001f10  w    F .text	00000002 .hidden __aeabi_ldiv0
1a000194  w    F .text	00000002 USB0_IRQHandler
1a00196c g     F .text	00000034 Chip_Clock_Disable
1a000194  w    F .text	00000002 GPIO3_IRQHandler
1a000194  w    F .text	00000002 SCT_IRQHandler
1a00168c g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a001f5c g     F .text	00000010 memset
1a000186  w    F .text	00000002 MemManage_Handler
1a00040c g     F .text	00000078 main
100000d6 g     O .bss	00000001 valor4
1a000194  w    F .text	00000002 WDT_IRQHandler
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a00018c  w    F .text	00000002 SVC_Handler
10000090 g     O .data	00000004 DWT_CTRL
1a0007a0 g     F .text	00000018 uartTxReady
100000d0 g     O .bss	00000001 band4
1a000194  w    F .text	00000002 GPIO7_IRQHandler
1a0018fc g     F .text	0000003c Chip_Clock_EnableOpts
1a0016a8 g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a0010a0 g     F .text	00000054 fpuInit
1a001760 g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a000da0 g     F .text	0000001c SystemInit
1a000194  w    F .text	00000002 SPIFI_IRQHandler
1a000194  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a001160 g     F .text	00000040 Chip_ADC_Init
1a000cf0 g     F .text	00000038 Board_SetupMuxing
1a001aac g     F .text	000000dc Chip_UART_SetBaudFDR
1a000878 g     F .text	0000000c tickRead
10000238 g     O .bss	00000008 tickRateMS
1a00129e g     F .text	00000022 Chip_ADC_SetBurstCmd
1a000194  w    F .text	00000002 ETH_IRQHandler
100000f4 g     O .bss	00000004 tickHookFunction
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a0007b8 g     F .text	00000014 uartTxWrite
1a000194  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
10000244 g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a000fe8 g     F .text	00000038 Chip_SSP_Init
1a000194  w    F .text	00000002 GINT0_IRQHandler
1a000194  w    F .text	00000002 DAC_IRQHandler
1a000f0c g     F .text	00000024 Board_Debug_Init
1a000348 g     F .text	00000038 enviodatos
1a0011f4 g     F .text	00000022 Chip_ADC_Int_SetChannelCmd
100000cc g       .data	00000000 _edata
1a001020 g     F .text	00000020 Chip_I2C_EventHandler
1a000194  w    F .text	00000002 M0SUB_IRQHandler
1a0012c0 g     F .text	00000158 Chip_SetupCoreClock
1a000cb4 g     F .text	0000000a GPIO0_IRQHandler
1a000000 g     O .text	00000114 g_pfnVectors
1a001b88 g     F .text	00000084 ResetISR
1a001418 g     F .text	00000014 SystemCoreClockUpdate
1a000194  w    F .text	00000002 DMA_IRQHandler
1a000194  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
100000d1 g     O .bss	00000001 bandenviar
1a001f10  w    F .text	00000002 .hidden __aeabi_idiv0
1a000188  w    F .text	00000002 BusFault_Handler
1a001938 g     F .text	00000034 Chip_Clock_Enable
1a00086c g     F .text	0000000a UART3_IRQHandler
1a000194  w    F .text	00000002 MCPWM_IRQHandler
1a000194  w    F .text	00000002 M0APP_IRQHandler
1a000b10 g     F .text	00000054 gpioRead
1a000484 g     F .text	000000f4 boardInit
1a000194  w    F .text	00000002 GINT1_IRQHandler
1a000884 g     F .text	00000018 tickPowerSet
1a001870 g     F .text	00000058 Chip_Clock_SetBaseClock
1a000cd4 g     F .text	0000001c cyclesCounterInit
1a000194  w    F .text	00000002 GPIO4_IRQHandler
1a000d94 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 89 1b 00 1a 83 01 00 1a 85 01 00 1a     ................
1a000010:	87 01 00 1a 89 01 00 1a 8b 01 00 1a d4 5c ff 53     .............\.S
	...
1a00002c:	8d 01 00 1a 8f 01 00 1a 00 00 00 00 91 01 00 1a     ................
1a00003c:	19 09 00 1a 95 01 00 1a 95 01 00 1a 95 01 00 1a     ................
1a00004c:	00 00 00 00 95 01 00 1a 95 01 00 1a 95 01 00 1a     ................
1a00005c:	95 01 00 1a 95 01 00 1a 95 01 00 1a 95 01 00 1a     ................
1a00006c:	95 01 00 1a 7d 05 00 1a bd 05 00 1a fd 05 00 1a     ....}...........
1a00007c:	41 06 00 1a 95 01 00 1a 95 01 00 1a 95 01 00 1a     A...............
1a00008c:	95 01 00 1a 95 01 00 1a 95 01 00 1a 95 01 00 1a     ................
1a00009c:	95 01 00 1a 79 01 00 1a 95 01 00 1a 63 08 00 1a     ....y.......c...
1a0000ac:	6d 08 00 1a 95 01 00 1a 95 01 00 1a 95 01 00 1a     m...............
1a0000bc:	95 01 00 1a b5 0c 00 1a bf 0c 00 1a c9 0c 00 1a     ................
1a0000cc:	95 01 00 1a 95 01 00 1a 95 01 00 1a 95 01 00 1a     ................
1a0000dc:	95 01 00 1a 95 01 00 1a 95 01 00 1a 95 01 00 1a     ................
1a0000ec:	95 01 00 1a 00 00 00 00 95 01 00 1a 95 01 00 1a     ................
1a0000fc:	95 01 00 1a 00 00 00 00 95 01 00 1a 95 01 00 1a     ................
1a00010c:	95 01 00 1a 95 01 00 1a                             ........

1a000114 <__data_section_table>:
1a000114:	1a00229c 	.word	0x1a00229c
1a000118:	10000000 	.word	0x10000000
1a00011c:	000000cc 	.word	0x000000cc
1a000120:	1a00229c 	.word	0x1a00229c
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a00229c 	.word	0x1a00229c
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a00229c 	.word	0x1a00229c
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a00229c 	.word	0x1a00229c
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	100000d0 	.word	0x100000d0
1a000154:	00000174 	.word	0x00000174
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <UART0_IRQHandler>:
1a000178:	b508      	push	{r3, lr}
1a00017a:	2000      	movs	r0, #0
1a00017c:	f000 fab2 	bl	1a0006e4 <uartProcessIRQ>
1a000180:	bd08      	pop	{r3, pc}

1a000182 <NMI_Handler>:
1a000182:	e7fe      	b.n	1a000182 <NMI_Handler>

1a000184 <HardFault_Handler>:
1a000184:	e7fe      	b.n	1a000184 <HardFault_Handler>

1a000186 <MemManage_Handler>:
1a000186:	e7fe      	b.n	1a000186 <MemManage_Handler>

1a000188 <BusFault_Handler>:
1a000188:	e7fe      	b.n	1a000188 <BusFault_Handler>

1a00018a <UsageFault_Handler>:
1a00018a:	e7fe      	b.n	1a00018a <UsageFault_Handler>

1a00018c <SVC_Handler>:
1a00018c:	e7fe      	b.n	1a00018c <SVC_Handler>

1a00018e <DebugMon_Handler>:
1a00018e:	e7fe      	b.n	1a00018e <DebugMon_Handler>

1a000190 <PendSV_Handler>:
1a000190:	e7fe      	b.n	1a000190 <PendSV_Handler>
1a000192:	e7fe      	b.n	1a000192 <PendSV_Handler+0x2>

1a000194 <ADC0_IRQHandler>:
1a000194:	e7fe      	b.n	1a000194 <ADC0_IRQHandler>

1a000196 <data_init>:
1a000196:	2300      	movs	r3, #0
1a000198:	4293      	cmp	r3, r2
1a00019a:	d20a      	bcs.n	1a0001b2 <data_init+0x1c>
1a00019c:	b410      	push	{r4}
1a00019e:	f850 4b04 	ldr.w	r4, [r0], #4
1a0001a2:	f841 4b04 	str.w	r4, [r1], #4
1a0001a6:	3304      	adds	r3, #4
1a0001a8:	4293      	cmp	r3, r2
1a0001aa:	d3f8      	bcc.n	1a00019e <data_init+0x8>
1a0001ac:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001b0:	4770      	bx	lr
1a0001b2:	4770      	bx	lr

1a0001b4 <bss_init>:
1a0001b4:	2300      	movs	r3, #0
1a0001b6:	428b      	cmp	r3, r1
1a0001b8:	d204      	bcs.n	1a0001c4 <bss_init+0x10>
1a0001ba:	2200      	movs	r2, #0
1a0001bc:	f840 2b04 	str.w	r2, [r0], #4
1a0001c0:	3304      	adds	r3, #4
1a0001c2:	e7f8      	b.n	1a0001b6 <bss_init+0x2>
1a0001c4:	4770      	bx	lr
1a0001c6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ca:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ce:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001da:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001de:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ea:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ee:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fa:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fe:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000202:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000206:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000212:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000216:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000222:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000226:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000232:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000236:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000242:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000246:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000252:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000256:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000262:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000266:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000272:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000276:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000282:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000286:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000292:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000296:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002aa:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ae:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ba:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002be:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ca:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ce:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002da:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002de:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ea:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ee:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002fa:	Address 0x1a0002fa is out of bounds.


1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <lecturaADC>:
void onTimer(void *unused) {
	gpioToggle(LEDG);
}
*/
void lecturaADC()
{
1a000300:	b508      	push	{r3, lr}
   if (bandenviar==0) {
1a000302:	4b0d      	ldr	r3, [pc, #52]	; (1a000338 <lecturaADC+0x38>)
1a000304:	781b      	ldrb	r3, [r3, #0]
1a000306:	b103      	cbz	r3, 1a00030a <lecturaADC+0xa>
      if(i==256) {
         i=0;
         bandenviar=1;
      }
   }
}
1a000308:	bd08      	pop	{r3, pc}
      muestra = adcRead(CH1);
1a00030a:	2041      	movs	r0, #65	; 0x41
1a00030c:	f000 fc70 	bl	1a000bf0 <adcRead>
1a000310:	4b0a      	ldr	r3, [pc, #40]	; (1a00033c <lecturaADC+0x3c>)
1a000312:	8018      	strh	r0, [r3, #0]
      muestra8[i] = (muestra*256)/1024;
1a000314:	1080      	asrs	r0, r0, #2
1a000316:	4a0a      	ldr	r2, [pc, #40]	; (1a000340 <lecturaADC+0x40>)
1a000318:	8813      	ldrh	r3, [r2, #0]
1a00031a:	490a      	ldr	r1, [pc, #40]	; (1a000344 <lecturaADC+0x44>)
1a00031c:	54c8      	strb	r0, [r1, r3]
      i=i+1;
1a00031e:	3301      	adds	r3, #1
1a000320:	b29b      	uxth	r3, r3
1a000322:	8013      	strh	r3, [r2, #0]
      if(i==256) {
1a000324:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
1a000328:	d1ee      	bne.n	1a000308 <lecturaADC+0x8>
         i=0;
1a00032a:	4613      	mov	r3, r2
1a00032c:	2200      	movs	r2, #0
1a00032e:	801a      	strh	r2, [r3, #0]
         bandenviar=1;
1a000330:	4b01      	ldr	r3, [pc, #4]	; (1a000338 <lecturaADC+0x38>)
1a000332:	2201      	movs	r2, #1
1a000334:	701a      	strb	r2, [r3, #0]
}
1a000336:	e7e7      	b.n	1a000308 <lecturaADC+0x8>
1a000338:	100000d1 	.word	0x100000d1
1a00033c:	10000100 	.word	0x10000100
1a000340:	100000d2 	.word	0x100000d2
1a000344:	10000104 	.word	0x10000104

1a000348 <enviodatos>:

void enviodatos()
{
1a000348:	b510      	push	{r4, lr}
   /* Conversión de muestra entera a ascii con base decimal */
   //itoa(muestra, uartBuff, 10); /* 10 significa decimal */
   /* Enviar muestra y Enter */
   //uartWriteString(UART_USB, muestra);
   uartWriteByte(UART_232, muestra8[i]);
1a00034a:	4c0a      	ldr	r4, [pc, #40]	; (1a000374 <enviodatos+0x2c>)
1a00034c:	8823      	ldrh	r3, [r4, #0]
1a00034e:	4a0a      	ldr	r2, [pc, #40]	; (1a000378 <enviodatos+0x30>)
1a000350:	5cd1      	ldrb	r1, [r2, r3]
1a000352:	2005      	movs	r0, #5
1a000354:	f000 fa78 	bl	1a000848 <uartWriteByte>
   //uartWriteString(UART_USB, uartBuff);
   //uartWriteString( UART_USB, muestra );
   //uartWriteString(UART_232, "\r\n");
   //uartWriteString(UART_USB, "\r\n");
   i=i+1;
1a000358:	8823      	ldrh	r3, [r4, #0]
1a00035a:	3301      	adds	r3, #1
1a00035c:	b29b      	uxth	r3, r3
1a00035e:	8023      	strh	r3, [r4, #0]
   if (i==256) {
1a000360:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
1a000364:	d000      	beq.n	1a000368 <enviodatos+0x20>
      i=0;
      bandenviar=0;
   }
}
1a000366:	bd10      	pop	{r4, pc}
      i=0;
1a000368:	2300      	movs	r3, #0
1a00036a:	8023      	strh	r3, [r4, #0]
      bandenviar=0;
1a00036c:	4a03      	ldr	r2, [pc, #12]	; (1a00037c <enviodatos+0x34>)
1a00036e:	7013      	strb	r3, [r2, #0]
}
1a000370:	e7f9      	b.n	1a000366 <enviodatos+0x1e>
1a000372:	bf00      	nop
1a000374:	100000d2 	.word	0x100000d2
1a000378:	10000104 	.word	0x10000104
1a00037c:	100000d1 	.word	0x100000d1

1a000380 <lecturateclado>:


void lecturateclado()
{
1a000380:	b510      	push	{r4, lr}
   valor1 = !gpioRead(TEC1);
1a000382:	2024      	movs	r0, #36	; 0x24
1a000384:	f000 fbc4 	bl	1a000b10 <gpioRead>
1a000388:	fab0 f080 	clz	r0, r0
1a00038c:	0940      	lsrs	r0, r0, #5
1a00038e:	4c1a      	ldr	r4, [pc, #104]	; (1a0003f8 <lecturateclado+0x78>)
1a000390:	7020      	strb	r0, [r4, #0]
   valor4 = !gpioRead(TEC4);
1a000392:	2027      	movs	r0, #39	; 0x27
1a000394:	f000 fbbc 	bl	1a000b10 <gpioRead>
1a000398:	fab0 f080 	clz	r0, r0
1a00039c:	0940      	lsrs	r0, r0, #5
1a00039e:	4b17      	ldr	r3, [pc, #92]	; (1a0003fc <lecturateclado+0x7c>)
1a0003a0:	7018      	strb	r0, [r3, #0]
   if ((valor1 == 1) && (band1 == 0)) {
1a0003a2:	7823      	ldrb	r3, [r4, #0]
1a0003a4:	2b01      	cmp	r3, #1
1a0003a6:	d00a      	beq.n	1a0003be <lecturateclado+0x3e>
      band1 = 1;
      band4 = 0;
   } else if ((valor4 == 1) && (band4 == 0)) {
1a0003a8:	b1a0      	cbz	r0, 1a0003d4 <lecturateclado+0x54>
1a0003aa:	4b15      	ldr	r3, [pc, #84]	; (1a000400 <lecturateclado+0x80>)
1a0003ac:	781b      	ldrb	r3, [r3, #0]
1a0003ae:	b98b      	cbnz	r3, 1a0003d4 <lecturateclado+0x54>
      band4 = 1;
1a0003b0:	4b13      	ldr	r3, [pc, #76]	; (1a000400 <lecturateclado+0x80>)
1a0003b2:	2201      	movs	r2, #1
1a0003b4:	701a      	strb	r2, [r3, #0]
      band1 = 0;
1a0003b6:	4b13      	ldr	r3, [pc, #76]	; (1a000404 <lecturateclado+0x84>)
1a0003b8:	2200      	movs	r2, #0
1a0003ba:	701a      	strb	r2, [r3, #0]
1a0003bc:	e011      	b.n	1a0003e2 <lecturateclado+0x62>
   if ((valor1 == 1) && (band1 == 0)) {
1a0003be:	4b11      	ldr	r3, [pc, #68]	; (1a000404 <lecturateclado+0x84>)
1a0003c0:	781b      	ldrb	r3, [r3, #0]
1a0003c2:	2b00      	cmp	r3, #0
1a0003c4:	d1f0      	bne.n	1a0003a8 <lecturateclado+0x28>
      band1 = 1;
1a0003c6:	4b0f      	ldr	r3, [pc, #60]	; (1a000404 <lecturateclado+0x84>)
1a0003c8:	2201      	movs	r2, #1
1a0003ca:	701a      	strb	r2, [r3, #0]
      band4 = 0;
1a0003cc:	4b0c      	ldr	r3, [pc, #48]	; (1a000400 <lecturateclado+0x80>)
1a0003ce:	2200      	movs	r2, #0
1a0003d0:	701a      	strb	r2, [r3, #0]
1a0003d2:	e006      	b.n	1a0003e2 <lecturateclado+0x62>
   } else if ((!gpioRead(TEC2)) == 1) {
1a0003d4:	2025      	movs	r0, #37	; 0x25
1a0003d6:	f000 fb9b 	bl	1a000b10 <gpioRead>
1a0003da:	b918      	cbnz	r0, 1a0003e4 <lecturateclado+0x64>
      tempo = 1;
1a0003dc:	4b0a      	ldr	r3, [pc, #40]	; (1a000408 <lecturateclado+0x88>)
1a0003de:	2201      	movs	r2, #1
1a0003e0:	701a      	strb	r2, [r3, #0]
   } else if ((!gpioRead(TEC3)) == 1) {
      tempo = 2;
   }
}
1a0003e2:	bd10      	pop	{r4, pc}
   } else if ((!gpioRead(TEC3)) == 1) {
1a0003e4:	2026      	movs	r0, #38	; 0x26
1a0003e6:	f000 fb93 	bl	1a000b10 <gpioRead>
1a0003ea:	2800      	cmp	r0, #0
1a0003ec:	d1f9      	bne.n	1a0003e2 <lecturateclado+0x62>
      tempo = 2;
1a0003ee:	4b06      	ldr	r3, [pc, #24]	; (1a000408 <lecturateclado+0x88>)
1a0003f0:	2202      	movs	r2, #2
1a0003f2:	701a      	strb	r2, [r3, #0]
}
1a0003f4:	e7f5      	b.n	1a0003e2 <lecturateclado+0x62>
1a0003f6:	bf00      	nop
1a0003f8:	100000d5 	.word	0x100000d5
1a0003fc:	100000d6 	.word	0x100000d6
1a000400:	100000d0 	.word	0x100000d0
1a000404:	10000000 	.word	0x10000000
1a000408:	100000d4 	.word	0x100000d4

1a00040c <main>:
{
1a00040c:	b500      	push	{lr}
1a00040e:	b087      	sub	sp, #28
   boardConfig();
1a000410:	f000 f838 	bl	1a000484 <boardInit>
   uartConfig(UART_USB, 230400);
1a000414:	f44f 3161 	mov.w	r1, #230400	; 0x38400
1a000418:	2003      	movs	r0, #3
1a00041a:	f000 f9d7 	bl	1a0007cc <uartInit>
   uartConfig(UART_232, 230400);
1a00041e:	f44f 3161 	mov.w	r1, #230400	; 0x38400
1a000422:	2005      	movs	r0, #5
1a000424:	f000 f9d2 	bl	1a0007cc <uartInit>
   adcConfig(ADC_ENABLE); /* ADC */
1a000428:	2000      	movs	r0, #0
1a00042a:	f000 fb9b 	bl	1a000b64 <adcInit>
   delayConfig(&delay, 100);
1a00042e:	2264      	movs	r2, #100	; 0x64
1a000430:	2300      	movs	r3, #0
1a000432:	4668      	mov	r0, sp
1a000434:	f000 f926 	bl	1a000684 <delayInit>
1a000438:	e00a      	b.n	1a000450 <main+0x44>
            delayConfig(&delay, 0.1);
1a00043a:	2200      	movs	r2, #0
1a00043c:	2300      	movs	r3, #0
1a00043e:	4668      	mov	r0, sp
1a000440:	f000 f920 	bl	1a000684 <delayInit>
         lecturaADC();
1a000444:	f7ff ff5c 	bl	1a000300 <lecturaADC>
      if(bandenviar==1) {
1a000448:	4b0c      	ldr	r3, [pc, #48]	; (1a00047c <main+0x70>)
1a00044a:	781b      	ldrb	r3, [r3, #0]
1a00044c:	2b01      	cmp	r3, #1
1a00044e:	d012      	beq.n	1a000476 <main+0x6a>
      lecturateclado();
1a000450:	f7ff ff96 	bl	1a000380 <lecturateclado>
      if (delayRead(&delay)) {
1a000454:	4668      	mov	r0, sp
1a000456:	f000 f925 	bl	1a0006a4 <delayRead>
1a00045a:	2800      	cmp	r0, #0
1a00045c:	d0f4      	beq.n	1a000448 <main+0x3c>
         if (tempo == 1) {
1a00045e:	4b08      	ldr	r3, [pc, #32]	; (1a000480 <main+0x74>)
1a000460:	781b      	ldrb	r3, [r3, #0]
1a000462:	2b01      	cmp	r3, #1
1a000464:	d0e9      	beq.n	1a00043a <main+0x2e>
         } else if (tempo == 2) {
1a000466:	2b02      	cmp	r3, #2
1a000468:	d1ec      	bne.n	1a000444 <main+0x38>
            delayConfig(&delay, 1);
1a00046a:	2201      	movs	r2, #1
1a00046c:	2300      	movs	r3, #0
1a00046e:	4668      	mov	r0, sp
1a000470:	f000 f908 	bl	1a000684 <delayInit>
1a000474:	e7e6      	b.n	1a000444 <main+0x38>
         enviodatos();
1a000476:	f7ff ff67 	bl	1a000348 <enviodatos>
1a00047a:	e7e9      	b.n	1a000450 <main+0x44>
1a00047c:	100000d1 	.word	0x100000d1
1a000480:	100000d4 	.word	0x100000d4

1a000484 <boardInit>:
1a000484:	b508      	push	{r3, lr}
1a000486:	f000 ffc7 	bl	1a001418 <SystemCoreClockUpdate>
1a00048a:	4b3a      	ldr	r3, [pc, #232]	; (1a000574 <boardInit+0xf0>)
1a00048c:	6818      	ldr	r0, [r3, #0]
1a00048e:	f000 fc21 	bl	1a000cd4 <cyclesCounterInit>
1a000492:	2001      	movs	r0, #1
1a000494:	2100      	movs	r1, #0
1a000496:	f000 fa01 	bl	1a00089c <tickInit>
1a00049a:	2105      	movs	r1, #5
1a00049c:	2000      	movs	r0, #0
1a00049e:	f000 fa6d 	bl	1a00097c <gpioInit>
1a0004a2:	2100      	movs	r1, #0
1a0004a4:	2024      	movs	r0, #36	; 0x24
1a0004a6:	f000 fa69 	bl	1a00097c <gpioInit>
1a0004aa:	2100      	movs	r1, #0
1a0004ac:	2025      	movs	r0, #37	; 0x25
1a0004ae:	f000 fa65 	bl	1a00097c <gpioInit>
1a0004b2:	2100      	movs	r1, #0
1a0004b4:	2026      	movs	r0, #38	; 0x26
1a0004b6:	f000 fa61 	bl	1a00097c <gpioInit>
1a0004ba:	2100      	movs	r1, #0
1a0004bc:	2027      	movs	r0, #39	; 0x27
1a0004be:	f000 fa5d 	bl	1a00097c <gpioInit>
1a0004c2:	2101      	movs	r1, #1
1a0004c4:	2028      	movs	r0, #40	; 0x28
1a0004c6:	f000 fa59 	bl	1a00097c <gpioInit>
1a0004ca:	2101      	movs	r1, #1
1a0004cc:	2029      	movs	r0, #41	; 0x29
1a0004ce:	f000 fa55 	bl	1a00097c <gpioInit>
1a0004d2:	2101      	movs	r1, #1
1a0004d4:	202a      	movs	r0, #42	; 0x2a
1a0004d6:	f000 fa51 	bl	1a00097c <gpioInit>
1a0004da:	2101      	movs	r1, #1
1a0004dc:	202b      	movs	r0, #43	; 0x2b
1a0004de:	f000 fa4d 	bl	1a00097c <gpioInit>
1a0004e2:	2101      	movs	r1, #1
1a0004e4:	202c      	movs	r0, #44	; 0x2c
1a0004e6:	f000 fa49 	bl	1a00097c <gpioInit>
1a0004ea:	2101      	movs	r1, #1
1a0004ec:	202d      	movs	r0, #45	; 0x2d
1a0004ee:	f000 fa45 	bl	1a00097c <gpioInit>
1a0004f2:	2100      	movs	r1, #0
1a0004f4:	202e      	movs	r0, #46	; 0x2e
1a0004f6:	f000 fa41 	bl	1a00097c <gpioInit>
1a0004fa:	2100      	movs	r1, #0
1a0004fc:	202f      	movs	r0, #47	; 0x2f
1a0004fe:	f000 fa3d 	bl	1a00097c <gpioInit>
1a000502:	2100      	movs	r1, #0
1a000504:	2030      	movs	r0, #48	; 0x30
1a000506:	f000 fa39 	bl	1a00097c <gpioInit>
1a00050a:	2100      	movs	r1, #0
1a00050c:	2031      	movs	r0, #49	; 0x31
1a00050e:	f000 fa35 	bl	1a00097c <gpioInit>
1a000512:	2100      	movs	r1, #0
1a000514:	2032      	movs	r0, #50	; 0x32
1a000516:	f000 fa31 	bl	1a00097c <gpioInit>
1a00051a:	2100      	movs	r1, #0
1a00051c:	2033      	movs	r0, #51	; 0x33
1a00051e:	f000 fa2d 	bl	1a00097c <gpioInit>
1a000522:	2100      	movs	r1, #0
1a000524:	2034      	movs	r0, #52	; 0x34
1a000526:	f000 fa29 	bl	1a00097c <gpioInit>
1a00052a:	2100      	movs	r1, #0
1a00052c:	2035      	movs	r0, #53	; 0x35
1a00052e:	f000 fa25 	bl	1a00097c <gpioInit>
1a000532:	2101      	movs	r1, #1
1a000534:	2036      	movs	r0, #54	; 0x36
1a000536:	f000 fa21 	bl	1a00097c <gpioInit>
1a00053a:	2101      	movs	r1, #1
1a00053c:	2037      	movs	r0, #55	; 0x37
1a00053e:	f000 fa1d 	bl	1a00097c <gpioInit>
1a000542:	2101      	movs	r1, #1
1a000544:	2038      	movs	r0, #56	; 0x38
1a000546:	f000 fa19 	bl	1a00097c <gpioInit>
1a00054a:	2101      	movs	r1, #1
1a00054c:	2039      	movs	r0, #57	; 0x39
1a00054e:	f000 fa15 	bl	1a00097c <gpioInit>
1a000552:	2101      	movs	r1, #1
1a000554:	203a      	movs	r0, #58	; 0x3a
1a000556:	f000 fa11 	bl	1a00097c <gpioInit>
1a00055a:	2101      	movs	r1, #1
1a00055c:	203b      	movs	r0, #59	; 0x3b
1a00055e:	f000 fa0d 	bl	1a00097c <gpioInit>
1a000562:	2101      	movs	r1, #1
1a000564:	203c      	movs	r0, #60	; 0x3c
1a000566:	f000 fa09 	bl	1a00097c <gpioInit>
1a00056a:	2101      	movs	r1, #1
1a00056c:	203d      	movs	r0, #61	; 0x3d
1a00056e:	f000 fa05 	bl	1a00097c <gpioInit>
1a000572:	bd08      	pop	{r3, pc}
1a000574:	10000240 	.word	0x10000240

1a000578 <errorOcurred>:
1a000578:	e7fe      	b.n	1a000578 <errorOcurred>

1a00057a <doNothing>:
1a00057a:	4770      	bx	lr

1a00057c <TIMER0_IRQHandler>:
1a00057c:	b538      	push	{r3, r4, r5, lr}
1a00057e:	2400      	movs	r4, #0
1a000580:	e001      	b.n	1a000586 <TIMER0_IRQHandler+0xa>
1a000582:	3401      	adds	r4, #1
1a000584:	b2e4      	uxtb	r4, r4
1a000586:	2c03      	cmp	r4, #3
1a000588:	d812      	bhi.n	1a0005b0 <TIMER0_IRQHandler+0x34>
1a00058a:	b265      	sxtb	r5, r4
1a00058c:	4b09      	ldr	r3, [pc, #36]	; (1a0005b4 <TIMER0_IRQHandler+0x38>)
1a00058e:	681a      	ldr	r2, [r3, #0]
1a000590:	f004 010f 	and.w	r1, r4, #15
1a000594:	2301      	movs	r3, #1
1a000596:	408b      	lsls	r3, r1
1a000598:	421a      	tst	r2, r3
1a00059a:	d0f2      	beq.n	1a000582 <TIMER0_IRQHandler+0x6>
1a00059c:	4b06      	ldr	r3, [pc, #24]	; (1a0005b8 <TIMER0_IRQHandler+0x3c>)
1a00059e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
1a0005a2:	2000      	movs	r0, #0
1a0005a4:	4798      	blx	r3
1a0005a6:	2301      	movs	r3, #1
1a0005a8:	40ab      	lsls	r3, r5
1a0005aa:	4a02      	ldr	r2, [pc, #8]	; (1a0005b4 <TIMER0_IRQHandler+0x38>)
1a0005ac:	6013      	str	r3, [r2, #0]
1a0005ae:	e7e8      	b.n	1a000582 <TIMER0_IRQHandler+0x6>
1a0005b0:	bd38      	pop	{r3, r4, r5, pc}
1a0005b2:	bf00      	nop
1a0005b4:	40084000 	.word	0x40084000
1a0005b8:	10000004 	.word	0x10000004

1a0005bc <TIMER1_IRQHandler>:
1a0005bc:	b538      	push	{r3, r4, r5, lr}
1a0005be:	2400      	movs	r4, #0
1a0005c0:	e001      	b.n	1a0005c6 <TIMER1_IRQHandler+0xa>
1a0005c2:	3401      	adds	r4, #1
1a0005c4:	b2e4      	uxtb	r4, r4
1a0005c6:	2c03      	cmp	r4, #3
1a0005c8:	d813      	bhi.n	1a0005f2 <TIMER1_IRQHandler+0x36>
1a0005ca:	b265      	sxtb	r5, r4
1a0005cc:	4b09      	ldr	r3, [pc, #36]	; (1a0005f4 <TIMER1_IRQHandler+0x38>)
1a0005ce:	681a      	ldr	r2, [r3, #0]
1a0005d0:	f004 010f 	and.w	r1, r4, #15
1a0005d4:	2301      	movs	r3, #1
1a0005d6:	408b      	lsls	r3, r1
1a0005d8:	421a      	tst	r2, r3
1a0005da:	d0f2      	beq.n	1a0005c2 <TIMER1_IRQHandler+0x6>
1a0005dc:	1d23      	adds	r3, r4, #4
1a0005de:	4a06      	ldr	r2, [pc, #24]	; (1a0005f8 <TIMER1_IRQHandler+0x3c>)
1a0005e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a0005e4:	2000      	movs	r0, #0
1a0005e6:	4798      	blx	r3
1a0005e8:	2301      	movs	r3, #1
1a0005ea:	40ab      	lsls	r3, r5
1a0005ec:	4a01      	ldr	r2, [pc, #4]	; (1a0005f4 <TIMER1_IRQHandler+0x38>)
1a0005ee:	6013      	str	r3, [r2, #0]
1a0005f0:	e7e7      	b.n	1a0005c2 <TIMER1_IRQHandler+0x6>
1a0005f2:	bd38      	pop	{r3, r4, r5, pc}
1a0005f4:	40085000 	.word	0x40085000
1a0005f8:	10000004 	.word	0x10000004

1a0005fc <TIMER2_IRQHandler>:
1a0005fc:	b538      	push	{r3, r4, r5, lr}
1a0005fe:	2400      	movs	r4, #0
1a000600:	e001      	b.n	1a000606 <TIMER2_IRQHandler+0xa>
1a000602:	3401      	adds	r4, #1
1a000604:	b2e4      	uxtb	r4, r4
1a000606:	2c03      	cmp	r4, #3
1a000608:	d814      	bhi.n	1a000634 <TIMER2_IRQHandler+0x38>
1a00060a:	b265      	sxtb	r5, r4
1a00060c:	4b0a      	ldr	r3, [pc, #40]	; (1a000638 <TIMER2_IRQHandler+0x3c>)
1a00060e:	681a      	ldr	r2, [r3, #0]
1a000610:	f004 010f 	and.w	r1, r4, #15
1a000614:	2301      	movs	r3, #1
1a000616:	408b      	lsls	r3, r1
1a000618:	421a      	tst	r2, r3
1a00061a:	d0f2      	beq.n	1a000602 <TIMER2_IRQHandler+0x6>
1a00061c:	f104 0308 	add.w	r3, r4, #8
1a000620:	4a06      	ldr	r2, [pc, #24]	; (1a00063c <TIMER2_IRQHandler+0x40>)
1a000622:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a000626:	2000      	movs	r0, #0
1a000628:	4798      	blx	r3
1a00062a:	2301      	movs	r3, #1
1a00062c:	40ab      	lsls	r3, r5
1a00062e:	4a02      	ldr	r2, [pc, #8]	; (1a000638 <TIMER2_IRQHandler+0x3c>)
1a000630:	6013      	str	r3, [r2, #0]
1a000632:	e7e6      	b.n	1a000602 <TIMER2_IRQHandler+0x6>
1a000634:	bd38      	pop	{r3, r4, r5, pc}
1a000636:	bf00      	nop
1a000638:	400c3000 	.word	0x400c3000
1a00063c:	10000004 	.word	0x10000004

1a000640 <TIMER3_IRQHandler>:
1a000640:	b538      	push	{r3, r4, r5, lr}
1a000642:	2400      	movs	r4, #0
1a000644:	e001      	b.n	1a00064a <TIMER3_IRQHandler+0xa>
1a000646:	3401      	adds	r4, #1
1a000648:	b2e4      	uxtb	r4, r4
1a00064a:	2c03      	cmp	r4, #3
1a00064c:	d814      	bhi.n	1a000678 <TIMER3_IRQHandler+0x38>
1a00064e:	b265      	sxtb	r5, r4
1a000650:	4b0a      	ldr	r3, [pc, #40]	; (1a00067c <TIMER3_IRQHandler+0x3c>)
1a000652:	681a      	ldr	r2, [r3, #0]
1a000654:	f004 010f 	and.w	r1, r4, #15
1a000658:	2301      	movs	r3, #1
1a00065a:	408b      	lsls	r3, r1
1a00065c:	421a      	tst	r2, r3
1a00065e:	d0f2      	beq.n	1a000646 <TIMER3_IRQHandler+0x6>
1a000660:	f104 030c 	add.w	r3, r4, #12
1a000664:	4a06      	ldr	r2, [pc, #24]	; (1a000680 <TIMER3_IRQHandler+0x40>)
1a000666:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a00066a:	2000      	movs	r0, #0
1a00066c:	4798      	blx	r3
1a00066e:	2301      	movs	r3, #1
1a000670:	40ab      	lsls	r3, r5
1a000672:	4a02      	ldr	r2, [pc, #8]	; (1a00067c <TIMER3_IRQHandler+0x3c>)
1a000674:	6013      	str	r3, [r2, #0]
1a000676:	e7e6      	b.n	1a000646 <TIMER3_IRQHandler+0x6>
1a000678:	bd38      	pop	{r3, r4, r5, pc}
1a00067a:	bf00      	nop
1a00067c:	400c4000 	.word	0x400c4000
1a000680:	10000004 	.word	0x10000004

1a000684 <delayInit>:
1a000684:	b510      	push	{r4, lr}
1a000686:	4604      	mov	r4, r0
1a000688:	4610      	mov	r0, r2
1a00068a:	4619      	mov	r1, r3
1a00068c:	4b04      	ldr	r3, [pc, #16]	; (1a0006a0 <delayInit+0x1c>)
1a00068e:	e9d3 2300 	ldrd	r2, r3, [r3]
1a000692:	f001 fabd 	bl	1a001c10 <__aeabi_uldivmod>
1a000696:	e9c4 0102 	strd	r0, r1, [r4, #8]
1a00069a:	2300      	movs	r3, #0
1a00069c:	7423      	strb	r3, [r4, #16]
1a00069e:	bd10      	pop	{r4, pc}
1a0006a0:	10000238 	.word	0x10000238

1a0006a4 <delayRead>:
1a0006a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a0006a6:	4604      	mov	r4, r0
1a0006a8:	7c05      	ldrb	r5, [r0, #16]
1a0006aa:	b93d      	cbnz	r5, 1a0006bc <delayRead+0x18>
1a0006ac:	f000 f8e4 	bl	1a000878 <tickRead>
1a0006b0:	e9c4 0100 	strd	r0, r1, [r4]
1a0006b4:	2301      	movs	r3, #1
1a0006b6:	7423      	strb	r3, [r4, #16]
1a0006b8:	4628      	mov	r0, r5
1a0006ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a0006bc:	f000 f8dc 	bl	1a000878 <tickRead>
1a0006c0:	6823      	ldr	r3, [r4, #0]
1a0006c2:	6862      	ldr	r2, [r4, #4]
1a0006c4:	1ac6      	subs	r6, r0, r3
1a0006c6:	eb61 0702 	sbc.w	r7, r1, r2
1a0006ca:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
1a0006ce:	429f      	cmp	r7, r3
1a0006d0:	bf08      	it	eq
1a0006d2:	4296      	cmpeq	r6, r2
1a0006d4:	d303      	bcc.n	1a0006de <delayRead+0x3a>
1a0006d6:	2300      	movs	r3, #0
1a0006d8:	7423      	strb	r3, [r4, #16]
1a0006da:	2501      	movs	r5, #1
1a0006dc:	e7ec      	b.n	1a0006b8 <delayRead+0x14>
1a0006de:	2500      	movs	r5, #0
1a0006e0:	e7ea      	b.n	1a0006b8 <delayRead+0x14>
1a0006e2:	Address 0x1a0006e2 is out of bounds.


1a0006e4 <uartProcessIRQ>:
1a0006e4:	b570      	push	{r4, r5, r6, lr}
1a0006e6:	4604      	mov	r4, r0
1a0006e8:	eb00 0240 	add.w	r2, r0, r0, lsl #1
1a0006ec:	0093      	lsls	r3, r2, #2
1a0006ee:	4a25      	ldr	r2, [pc, #148]	; (1a000784 <uartProcessIRQ+0xa0>)
1a0006f0:	58d6      	ldr	r6, [r2, r3]
1a0006f2:	6975      	ldr	r5, [r6, #20]
1a0006f4:	b2ed      	uxtb	r5, r5
1a0006f6:	f015 0f01 	tst.w	r5, #1
1a0006fa:	d00b      	beq.n	1a000714 <uartProcessIRQ+0x30>
1a0006fc:	b930      	cbnz	r0, 1a00070c <uartProcessIRQ+0x28>
1a0006fe:	4b22      	ldr	r3, [pc, #136]	; (1a000788 <uartProcessIRQ+0xa4>)
1a000700:	681b      	ldr	r3, [r3, #0]
1a000702:	b11b      	cbz	r3, 1a00070c <uartProcessIRQ+0x28>
1a000704:	4b20      	ldr	r3, [pc, #128]	; (1a000788 <uartProcessIRQ+0xa4>)
1a000706:	681b      	ldr	r3, [r3, #0]
1a000708:	2000      	movs	r0, #0
1a00070a:	4798      	blx	r3
1a00070c:	2c03      	cmp	r4, #3
1a00070e:	d015      	beq.n	1a00073c <uartProcessIRQ+0x58>
1a000710:	2c05      	cmp	r4, #5
1a000712:	d01c      	beq.n	1a00074e <uartProcessIRQ+0x6a>
1a000714:	f015 0f20 	tst.w	r5, #32
1a000718:	d00f      	beq.n	1a00073a <uartProcessIRQ+0x56>
1a00071a:	6873      	ldr	r3, [r6, #4]
1a00071c:	f013 0f02 	tst.w	r3, #2
1a000720:	d00b      	beq.n	1a00073a <uartProcessIRQ+0x56>
1a000722:	b934      	cbnz	r4, 1a000732 <uartProcessIRQ+0x4e>
1a000724:	4b19      	ldr	r3, [pc, #100]	; (1a00078c <uartProcessIRQ+0xa8>)
1a000726:	681b      	ldr	r3, [r3, #0]
1a000728:	b11b      	cbz	r3, 1a000732 <uartProcessIRQ+0x4e>
1a00072a:	4b18      	ldr	r3, [pc, #96]	; (1a00078c <uartProcessIRQ+0xa8>)
1a00072c:	681b      	ldr	r3, [r3, #0]
1a00072e:	2000      	movs	r0, #0
1a000730:	4798      	blx	r3
1a000732:	2c03      	cmp	r4, #3
1a000734:	d014      	beq.n	1a000760 <uartProcessIRQ+0x7c>
1a000736:	2c05      	cmp	r4, #5
1a000738:	d01b      	beq.n	1a000772 <uartProcessIRQ+0x8e>
1a00073a:	bd70      	pop	{r4, r5, r6, pc}
1a00073c:	4b14      	ldr	r3, [pc, #80]	; (1a000790 <uartProcessIRQ+0xac>)
1a00073e:	681b      	ldr	r3, [r3, #0]
1a000740:	2b00      	cmp	r3, #0
1a000742:	d0e5      	beq.n	1a000710 <uartProcessIRQ+0x2c>
1a000744:	4b12      	ldr	r3, [pc, #72]	; (1a000790 <uartProcessIRQ+0xac>)
1a000746:	681b      	ldr	r3, [r3, #0]
1a000748:	2000      	movs	r0, #0
1a00074a:	4798      	blx	r3
1a00074c:	e7e0      	b.n	1a000710 <uartProcessIRQ+0x2c>
1a00074e:	4b11      	ldr	r3, [pc, #68]	; (1a000794 <uartProcessIRQ+0xb0>)
1a000750:	681b      	ldr	r3, [r3, #0]
1a000752:	2b00      	cmp	r3, #0
1a000754:	d0de      	beq.n	1a000714 <uartProcessIRQ+0x30>
1a000756:	4b0f      	ldr	r3, [pc, #60]	; (1a000794 <uartProcessIRQ+0xb0>)
1a000758:	681b      	ldr	r3, [r3, #0]
1a00075a:	2000      	movs	r0, #0
1a00075c:	4798      	blx	r3
1a00075e:	e7d9      	b.n	1a000714 <uartProcessIRQ+0x30>
1a000760:	4b0d      	ldr	r3, [pc, #52]	; (1a000798 <uartProcessIRQ+0xb4>)
1a000762:	681b      	ldr	r3, [r3, #0]
1a000764:	2b00      	cmp	r3, #0
1a000766:	d0e6      	beq.n	1a000736 <uartProcessIRQ+0x52>
1a000768:	4b0b      	ldr	r3, [pc, #44]	; (1a000798 <uartProcessIRQ+0xb4>)
1a00076a:	681b      	ldr	r3, [r3, #0]
1a00076c:	2000      	movs	r0, #0
1a00076e:	4798      	blx	r3
1a000770:	e7e1      	b.n	1a000736 <uartProcessIRQ+0x52>
1a000772:	4b0a      	ldr	r3, [pc, #40]	; (1a00079c <uartProcessIRQ+0xb8>)
1a000774:	681b      	ldr	r3, [r3, #0]
1a000776:	2b00      	cmp	r3, #0
1a000778:	d0df      	beq.n	1a00073a <uartProcessIRQ+0x56>
1a00077a:	4b08      	ldr	r3, [pc, #32]	; (1a00079c <uartProcessIRQ+0xb8>)
1a00077c:	681b      	ldr	r3, [r3, #0]
1a00077e:	2000      	movs	r0, #0
1a000780:	4798      	blx	r3
1a000782:	e7da      	b.n	1a00073a <uartProcessIRQ+0x56>
1a000784:	1a001f6c 	.word	0x1a001f6c
1a000788:	100000d8 	.word	0x100000d8
1a00078c:	100000e4 	.word	0x100000e4
1a000790:	100000dc 	.word	0x100000dc
1a000794:	100000e0 	.word	0x100000e0
1a000798:	100000e8 	.word	0x100000e8
1a00079c:	100000ec 	.word	0x100000ec

1a0007a0 <uartTxReady>:
1a0007a0:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a0007a4:	0083      	lsls	r3, r0, #2
1a0007a6:	4a03      	ldr	r2, [pc, #12]	; (1a0007b4 <uartTxReady+0x14>)
1a0007a8:	58d3      	ldr	r3, [r2, r3]
1a0007aa:	6958      	ldr	r0, [r3, #20]
1a0007ac:	f000 0020 	and.w	r0, r0, #32
1a0007b0:	4770      	bx	lr
1a0007b2:	bf00      	nop
1a0007b4:	1a001f6c 	.word	0x1a001f6c

1a0007b8 <uartTxWrite>:
1a0007b8:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a0007bc:	0083      	lsls	r3, r0, #2
1a0007be:	4a02      	ldr	r2, [pc, #8]	; (1a0007c8 <uartTxWrite+0x10>)
1a0007c0:	58d3      	ldr	r3, [r2, r3]
1a0007c2:	6019      	str	r1, [r3, #0]
1a0007c4:	4770      	bx	lr
1a0007c6:	bf00      	nop
1a0007c8:	1a001f6c 	.word	0x1a001f6c

1a0007cc <uartInit>:
1a0007cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a0007d0:	4680      	mov	r8, r0
1a0007d2:	4689      	mov	r9, r1
1a0007d4:	4c19      	ldr	r4, [pc, #100]	; (1a00083c <uartInit+0x70>)
1a0007d6:	0045      	lsls	r5, r0, #1
1a0007d8:	182a      	adds	r2, r5, r0
1a0007da:	0093      	lsls	r3, r2, #2
1a0007dc:	18e6      	adds	r6, r4, r3
1a0007de:	58e7      	ldr	r7, [r4, r3]
1a0007e0:	4638      	mov	r0, r7
1a0007e2:	f001 f919 	bl	1a001a18 <Chip_UART_Init>
1a0007e6:	4649      	mov	r1, r9
1a0007e8:	4638      	mov	r0, r7
1a0007ea:	f001 f93f 	bl	1a001a6c <Chip_UART_SetBaud>
1a0007ee:	2307      	movs	r3, #7
1a0007f0:	60bb      	str	r3, [r7, #8]
1a0007f2:	683b      	ldr	r3, [r7, #0]
1a0007f4:	2301      	movs	r3, #1
1a0007f6:	65fb      	str	r3, [r7, #92]	; 0x5c
1a0007f8:	7930      	ldrb	r0, [r6, #4]
1a0007fa:	7973      	ldrb	r3, [r6, #5]
1a0007fc:	79b2      	ldrb	r2, [r6, #6]
1a0007fe:	f042 0218 	orr.w	r2, r2, #24
1a000802:	490f      	ldr	r1, [pc, #60]	; (1a000840 <uartInit+0x74>)
1a000804:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a000808:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a00080c:	79f0      	ldrb	r0, [r6, #7]
1a00080e:	7a33      	ldrb	r3, [r6, #8]
1a000810:	7a72      	ldrb	r2, [r6, #9]
1a000812:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a000816:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a00081a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a00081e:	f1b8 0f01 	cmp.w	r8, #1
1a000822:	d001      	beq.n	1a000828 <uartInit+0x5c>
1a000824:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a000828:	4a06      	ldr	r2, [pc, #24]	; (1a000844 <uartInit+0x78>)
1a00082a:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
1a00082c:	f043 0330 	orr.w	r3, r3, #48	; 0x30
1a000830:	64d3      	str	r3, [r2, #76]	; 0x4c
1a000832:	221a      	movs	r2, #26
1a000834:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
1a000838:	e7f4      	b.n	1a000824 <uartInit+0x58>
1a00083a:	bf00      	nop
1a00083c:	1a001f6c 	.word	0x1a001f6c
1a000840:	40086000 	.word	0x40086000
1a000844:	40081000 	.word	0x40081000

1a000848 <uartWriteByte>:
1a000848:	b538      	push	{r3, r4, r5, lr}
1a00084a:	4604      	mov	r4, r0
1a00084c:	460d      	mov	r5, r1
1a00084e:	4620      	mov	r0, r4
1a000850:	f7ff ffa6 	bl	1a0007a0 <uartTxReady>
1a000854:	2800      	cmp	r0, #0
1a000856:	d0fa      	beq.n	1a00084e <uartWriteByte+0x6>
1a000858:	4629      	mov	r1, r5
1a00085a:	4620      	mov	r0, r4
1a00085c:	f7ff ffac 	bl	1a0007b8 <uartTxWrite>
1a000860:	bd38      	pop	{r3, r4, r5, pc}

1a000862 <UART2_IRQHandler>:
1a000862:	b508      	push	{r3, lr}
1a000864:	2003      	movs	r0, #3
1a000866:	f7ff ff3d 	bl	1a0006e4 <uartProcessIRQ>
1a00086a:	bd08      	pop	{r3, pc}

1a00086c <UART3_IRQHandler>:
1a00086c:	b508      	push	{r3, lr}
1a00086e:	2005      	movs	r0, #5
1a000870:	f7ff ff38 	bl	1a0006e4 <uartProcessIRQ>
1a000874:	bd08      	pop	{r3, pc}
1a000876:	Address 0x1a000876 is out of bounds.


1a000878 <tickRead>:
1a000878:	4b01      	ldr	r3, [pc, #4]	; (1a000880 <tickRead+0x8>)
1a00087a:	e9d3 0100 	ldrd	r0, r1, [r3]
1a00087e:	4770      	bx	lr
1a000880:	10000230 	.word	0x10000230

1a000884 <tickPowerSet>:
1a000884:	b118      	cbz	r0, 1a00088e <tickPowerSet+0xa>
1a000886:	4b04      	ldr	r3, [pc, #16]	; (1a000898 <tickPowerSet+0x14>)
1a000888:	2207      	movs	r2, #7
1a00088a:	601a      	str	r2, [r3, #0]
1a00088c:	4770      	bx	lr
1a00088e:	4b02      	ldr	r3, [pc, #8]	; (1a000898 <tickPowerSet+0x14>)
1a000890:	2200      	movs	r2, #0
1a000892:	601a      	str	r2, [r3, #0]
1a000894:	4770      	bx	lr
1a000896:	bf00      	nop
1a000898:	e000e010 	.word	0xe000e010

1a00089c <tickInit>:
1a00089c:	b538      	push	{r3, r4, r5, lr}
1a00089e:	ea50 0401 	orrs.w	r4, r0, r1
1a0008a2:	d02a      	beq.n	1a0008fa <tickInit+0x5e>
1a0008a4:	f110 32ff 	adds.w	r2, r0, #4294967295
1a0008a8:	f141 33ff 	adc.w	r3, r1, #4294967295
1a0008ac:	2b00      	cmp	r3, #0
1a0008ae:	bf08      	it	eq
1a0008b0:	2a32      	cmpeq	r2, #50	; 0x32
1a0008b2:	d227      	bcs.n	1a000904 <tickInit+0x68>
1a0008b4:	4b14      	ldr	r3, [pc, #80]	; (1a000908 <tickInit+0x6c>)
1a0008b6:	e9c3 0100 	strd	r0, r1, [r3]
1a0008ba:	4b14      	ldr	r3, [pc, #80]	; (1a00090c <tickInit+0x70>)
1a0008bc:	681b      	ldr	r3, [r3, #0]
1a0008be:	fba3 4500 	umull	r4, r5, r3, r0
1a0008c2:	fb03 5501 	mla	r5, r3, r1, r5
1a0008c6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a0008ca:	2300      	movs	r3, #0
1a0008cc:	4620      	mov	r0, r4
1a0008ce:	4629      	mov	r1, r5
1a0008d0:	f001 f99e 	bl	1a001c10 <__aeabi_uldivmod>
1a0008d4:	3801      	subs	r0, #1
1a0008d6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
1a0008da:	d209      	bcs.n	1a0008f0 <tickInit+0x54>
1a0008dc:	4b0c      	ldr	r3, [pc, #48]	; (1a000910 <tickInit+0x74>)
1a0008de:	6058      	str	r0, [r3, #4]
1a0008e0:	4a0c      	ldr	r2, [pc, #48]	; (1a000914 <tickInit+0x78>)
1a0008e2:	21e0      	movs	r1, #224	; 0xe0
1a0008e4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
1a0008e8:	2200      	movs	r2, #0
1a0008ea:	609a      	str	r2, [r3, #8]
1a0008ec:	2207      	movs	r2, #7
1a0008ee:	601a      	str	r2, [r3, #0]
1a0008f0:	2001      	movs	r0, #1
1a0008f2:	f7ff ffc7 	bl	1a000884 <tickPowerSet>
1a0008f6:	2001      	movs	r0, #1
1a0008f8:	bd38      	pop	{r3, r4, r5, pc}
1a0008fa:	2000      	movs	r0, #0
1a0008fc:	f7ff ffc2 	bl	1a000884 <tickPowerSet>
1a000900:	2000      	movs	r0, #0
1a000902:	e7f9      	b.n	1a0008f8 <tickInit+0x5c>
1a000904:	2000      	movs	r0, #0
1a000906:	e7f7      	b.n	1a0008f8 <tickInit+0x5c>
1a000908:	10000238 	.word	0x10000238
1a00090c:	10000240 	.word	0x10000240
1a000910:	e000e010 	.word	0xe000e010
1a000914:	e000ed00 	.word	0xe000ed00

1a000918 <SysTick_Handler>:
1a000918:	b538      	push	{r3, r4, r5, lr}
1a00091a:	4908      	ldr	r1, [pc, #32]	; (1a00093c <SysTick_Handler+0x24>)
1a00091c:	e9d1 2300 	ldrd	r2, r3, [r1]
1a000920:	1c54      	adds	r4, r2, #1
1a000922:	f143 0500 	adc.w	r5, r3, #0
1a000926:	e9c1 4500 	strd	r4, r5, [r1]
1a00092a:	4b05      	ldr	r3, [pc, #20]	; (1a000940 <SysTick_Handler+0x28>)
1a00092c:	681b      	ldr	r3, [r3, #0]
1a00092e:	b123      	cbz	r3, 1a00093a <SysTick_Handler+0x22>
1a000930:	4b03      	ldr	r3, [pc, #12]	; (1a000940 <SysTick_Handler+0x28>)
1a000932:	681b      	ldr	r3, [r3, #0]
1a000934:	4a03      	ldr	r2, [pc, #12]	; (1a000944 <SysTick_Handler+0x2c>)
1a000936:	6810      	ldr	r0, [r2, #0]
1a000938:	4798      	blx	r3
1a00093a:	bd38      	pop	{r3, r4, r5, pc}
1a00093c:	10000230 	.word	0x10000230
1a000940:	100000f4 	.word	0x100000f4
1a000944:	100000f0 	.word	0x100000f0

1a000948 <gpioObtainPinInit>:
1a000948:	b430      	push	{r4, r5}
1a00094a:	4d0b      	ldr	r5, [pc, #44]	; (1a000978 <gpioObtainPinInit+0x30>)
1a00094c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a000950:	182c      	adds	r4, r5, r0
1a000952:	5628      	ldrsb	r0, [r5, r0]
1a000954:	7008      	strb	r0, [r1, #0]
1a000956:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a00095a:	7011      	strb	r1, [r2, #0]
1a00095c:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a000960:	701a      	strb	r2, [r3, #0]
1a000962:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a000966:	9b02      	ldr	r3, [sp, #8]
1a000968:	701a      	strb	r2, [r3, #0]
1a00096a:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a00096e:	9b03      	ldr	r3, [sp, #12]
1a000970:	701a      	strb	r2, [r3, #0]
1a000972:	bc30      	pop	{r4, r5}
1a000974:	4770      	bx	lr
1a000976:	bf00      	nop
1a000978:	1a001fb4 	.word	0x1a001fb4

1a00097c <gpioInit>:
1a00097c:	b570      	push	{r4, r5, r6, lr}
1a00097e:	b084      	sub	sp, #16
1a000980:	460c      	mov	r4, r1
1a000982:	2300      	movs	r3, #0
1a000984:	f88d 300f 	strb.w	r3, [sp, #15]
1a000988:	f88d 300e 	strb.w	r3, [sp, #14]
1a00098c:	f88d 300d 	strb.w	r3, [sp, #13]
1a000990:	f88d 300c 	strb.w	r3, [sp, #12]
1a000994:	f88d 300b 	strb.w	r3, [sp, #11]
1a000998:	f10d 030b 	add.w	r3, sp, #11
1a00099c:	9301      	str	r3, [sp, #4]
1a00099e:	ab03      	add	r3, sp, #12
1a0009a0:	9300      	str	r3, [sp, #0]
1a0009a2:	f10d 030d 	add.w	r3, sp, #13
1a0009a6:	f10d 020e 	add.w	r2, sp, #14
1a0009aa:	f10d 010f 	add.w	r1, sp, #15
1a0009ae:	f7ff ffcb 	bl	1a000948 <gpioObtainPinInit>
1a0009b2:	2c05      	cmp	r4, #5
1a0009b4:	f200 80a5 	bhi.w	1a000b02 <gpioInit+0x186>
1a0009b8:	e8df f004 	tbb	[pc, r4]
1a0009bc:	45278109 	.word	0x45278109
1a0009c0:	0363      	.short	0x0363
1a0009c2:	4851      	ldr	r0, [pc, #324]	; (1a000b08 <gpioInit+0x18c>)
1a0009c4:	f000 fb6a 	bl	1a00109c <Chip_GPIO_Init>
1a0009c8:	2001      	movs	r0, #1
1a0009ca:	b004      	add	sp, #16
1a0009cc:	bd70      	pop	{r4, r5, r6, pc}
1a0009ce:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0009d2:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0009d6:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0009da:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a0009de:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0009e2:	494a      	ldr	r1, [pc, #296]	; (1a000b0c <gpioInit+0x190>)
1a0009e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a0009e8:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0009ec:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0009f0:	2001      	movs	r0, #1
1a0009f2:	fa00 f102 	lsl.w	r1, r0, r2
1a0009f6:	4c44      	ldr	r4, [pc, #272]	; (1a000b08 <gpioInit+0x18c>)
1a0009f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0009fc:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a000a00:	ea22 0201 	bic.w	r2, r2, r1
1a000a04:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a000a08:	e7df      	b.n	1a0009ca <gpioInit+0x4e>
1a000a0a:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a000a0e:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a000a12:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a000a16:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a000a1a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a000a1e:	493b      	ldr	r1, [pc, #236]	; (1a000b0c <gpioInit+0x190>)
1a000a20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a000a24:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a000a28:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a000a2c:	2001      	movs	r0, #1
1a000a2e:	fa00 f102 	lsl.w	r1, r0, r2
1a000a32:	4c35      	ldr	r4, [pc, #212]	; (1a000b08 <gpioInit+0x18c>)
1a000a34:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a000a38:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a000a3c:	ea22 0201 	bic.w	r2, r2, r1
1a000a40:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a000a44:	e7c1      	b.n	1a0009ca <gpioInit+0x4e>
1a000a46:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a000a4a:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a000a4e:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a000a52:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a000a56:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a000a5a:	492c      	ldr	r1, [pc, #176]	; (1a000b0c <gpioInit+0x190>)
1a000a5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a000a60:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a000a64:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a000a68:	2001      	movs	r0, #1
1a000a6a:	fa00 f102 	lsl.w	r1, r0, r2
1a000a6e:	4c26      	ldr	r4, [pc, #152]	; (1a000b08 <gpioInit+0x18c>)
1a000a70:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a000a74:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a000a78:	ea22 0201 	bic.w	r2, r2, r1
1a000a7c:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a000a80:	e7a3      	b.n	1a0009ca <gpioInit+0x4e>
1a000a82:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a000a86:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a000a8a:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a000a8e:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a000a92:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a000a96:	491d      	ldr	r1, [pc, #116]	; (1a000b0c <gpioInit+0x190>)
1a000a98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a000a9c:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a000aa0:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a000aa4:	2001      	movs	r0, #1
1a000aa6:	fa00 f102 	lsl.w	r1, r0, r2
1a000aaa:	4c17      	ldr	r4, [pc, #92]	; (1a000b08 <gpioInit+0x18c>)
1a000aac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a000ab0:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a000ab4:	ea22 0201 	bic.w	r2, r2, r1
1a000ab8:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a000abc:	e785      	b.n	1a0009ca <gpioInit+0x4e>
1a000abe:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a000ac2:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a000ac6:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a000aca:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a000ace:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a000ad2:	490e      	ldr	r1, [pc, #56]	; (1a000b0c <gpioInit+0x190>)
1a000ad4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a000ad8:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a000adc:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a000ae0:	2001      	movs	r0, #1
1a000ae2:	fa00 f102 	lsl.w	r1, r0, r2
1a000ae6:	4b08      	ldr	r3, [pc, #32]	; (1a000b08 <gpioInit+0x18c>)
1a000ae8:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a000aec:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
1a000af0:	4331      	orrs	r1, r6
1a000af2:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
1a000af6:	b2d2      	uxtb	r2, r2
1a000af8:	eb03 1344 	add.w	r3, r3, r4, lsl #5
1a000afc:	2100      	movs	r1, #0
1a000afe:	5499      	strb	r1, [r3, r2]
1a000b00:	e763      	b.n	1a0009ca <gpioInit+0x4e>
1a000b02:	2000      	movs	r0, #0
1a000b04:	e761      	b.n	1a0009ca <gpioInit+0x4e>
1a000b06:	bf00      	nop
1a000b08:	400f4000 	.word	0x400f4000
1a000b0c:	40086000 	.word	0x40086000

1a000b10 <gpioRead>:
1a000b10:	b500      	push	{lr}
1a000b12:	b085      	sub	sp, #20
1a000b14:	2300      	movs	r3, #0
1a000b16:	f88d 300f 	strb.w	r3, [sp, #15]
1a000b1a:	f88d 300e 	strb.w	r3, [sp, #14]
1a000b1e:	f88d 300d 	strb.w	r3, [sp, #13]
1a000b22:	f88d 300c 	strb.w	r3, [sp, #12]
1a000b26:	f88d 300b 	strb.w	r3, [sp, #11]
1a000b2a:	f10d 030b 	add.w	r3, sp, #11
1a000b2e:	9301      	str	r3, [sp, #4]
1a000b30:	ab03      	add	r3, sp, #12
1a000b32:	9300      	str	r3, [sp, #0]
1a000b34:	f10d 030d 	add.w	r3, sp, #13
1a000b38:	f10d 020e 	add.w	r2, sp, #14
1a000b3c:	f10d 010f 	add.w	r1, sp, #15
1a000b40:	f7ff ff02 	bl	1a000948 <gpioObtainPinInit>
1a000b44:	f99d 300c 	ldrsb.w	r3, [sp, #12]
1a000b48:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a000b4c:	015b      	lsls	r3, r3, #5
1a000b4e:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a000b52:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a000b56:	5c98      	ldrb	r0, [r3, r2]
1a000b58:	3000      	adds	r0, #0
1a000b5a:	bf18      	it	ne
1a000b5c:	2001      	movne	r0, #1
1a000b5e:	b005      	add	sp, #20
1a000b60:	f85d fb04 	ldr.w	pc, [sp], #4

1a000b64 <adcInit>:
1a000b64:	b510      	push	{r4, lr}
1a000b66:	b082      	sub	sp, #8
1a000b68:	b118      	cbz	r0, 1a000b72 <adcInit+0xe>
1a000b6a:	2801      	cmp	r0, #1
1a000b6c:	d038      	beq.n	1a000be0 <adcInit+0x7c>
1a000b6e:	b002      	add	sp, #8
1a000b70:	bd10      	pop	{r4, pc}
1a000b72:	4c1d      	ldr	r4, [pc, #116]	; (1a000be8 <adcInit+0x84>)
1a000b74:	4669      	mov	r1, sp
1a000b76:	4620      	mov	r0, r4
1a000b78:	f000 faf2 	bl	1a001160 <Chip_ADC_Init>
1a000b7c:	2100      	movs	r1, #0
1a000b7e:	4620      	mov	r0, r4
1a000b80:	f000 fb8d 	bl	1a00129e <Chip_ADC_SetBurstCmd>
1a000b84:	4a19      	ldr	r2, [pc, #100]	; (1a000bec <adcInit+0x88>)
1a000b86:	4669      	mov	r1, sp
1a000b88:	4620      	mov	r0, r4
1a000b8a:	f000 fb54 	bl	1a001236 <Chip_ADC_SetSampleRate>
1a000b8e:	2200      	movs	r2, #0
1a000b90:	2101      	movs	r1, #1
1a000b92:	4620      	mov	r0, r4
1a000b94:	f000 fb6e 	bl	1a001274 <Chip_ADC_EnableChannel>
1a000b98:	2200      	movs	r2, #0
1a000b9a:	2101      	movs	r1, #1
1a000b9c:	4620      	mov	r0, r4
1a000b9e:	f000 fb29 	bl	1a0011f4 <Chip_ADC_Int_SetChannelCmd>
1a000ba2:	2200      	movs	r2, #0
1a000ba4:	2102      	movs	r1, #2
1a000ba6:	4620      	mov	r0, r4
1a000ba8:	f000 fb64 	bl	1a001274 <Chip_ADC_EnableChannel>
1a000bac:	2200      	movs	r2, #0
1a000bae:	2102      	movs	r1, #2
1a000bb0:	4620      	mov	r0, r4
1a000bb2:	f000 fb1f 	bl	1a0011f4 <Chip_ADC_Int_SetChannelCmd>
1a000bb6:	2200      	movs	r2, #0
1a000bb8:	2103      	movs	r1, #3
1a000bba:	4620      	mov	r0, r4
1a000bbc:	f000 fb5a 	bl	1a001274 <Chip_ADC_EnableChannel>
1a000bc0:	2200      	movs	r2, #0
1a000bc2:	2103      	movs	r1, #3
1a000bc4:	4620      	mov	r0, r4
1a000bc6:	f000 fb15 	bl	1a0011f4 <Chip_ADC_Int_SetChannelCmd>
1a000bca:	2200      	movs	r2, #0
1a000bcc:	2104      	movs	r1, #4
1a000bce:	4620      	mov	r0, r4
1a000bd0:	f000 fb50 	bl	1a001274 <Chip_ADC_EnableChannel>
1a000bd4:	2200      	movs	r2, #0
1a000bd6:	2104      	movs	r1, #4
1a000bd8:	4620      	mov	r0, r4
1a000bda:	f000 fb0b 	bl	1a0011f4 <Chip_ADC_Int_SetChannelCmd>
1a000bde:	e7c6      	b.n	1a000b6e <adcInit+0xa>
1a000be0:	4801      	ldr	r0, [pc, #4]	; (1a000be8 <adcInit+0x84>)
1a000be2:	f000 fadd 	bl	1a0011a0 <Chip_ADC_DeInit>
1a000be6:	e7c2      	b.n	1a000b6e <adcInit+0xa>
1a000be8:	400e3000 	.word	0x400e3000
1a000bec:	00030d40 	.word	0x00030d40

1a000bf0 <adcRead>:
1a000bf0:	b570      	push	{r4, r5, r6, lr}
1a000bf2:	b082      	sub	sp, #8
1a000bf4:	f1c0 0042 	rsb	r0, r0, #66	; 0x42
1a000bf8:	b2c4      	uxtb	r4, r0
1a000bfa:	2600      	movs	r6, #0
1a000bfc:	f8ad 6006 	strh.w	r6, [sp, #6]
1a000c00:	4d10      	ldr	r5, [pc, #64]	; (1a000c44 <adcRead+0x54>)
1a000c02:	2201      	movs	r2, #1
1a000c04:	4621      	mov	r1, r4
1a000c06:	4628      	mov	r0, r5
1a000c08:	f000 fb34 	bl	1a001274 <Chip_ADC_EnableChannel>
1a000c0c:	4632      	mov	r2, r6
1a000c0e:	2101      	movs	r1, #1
1a000c10:	4628      	mov	r0, r5
1a000c12:	f000 fb00 	bl	1a001216 <Chip_ADC_SetStartMode>
1a000c16:	2200      	movs	r2, #0
1a000c18:	4621      	mov	r1, r4
1a000c1a:	480a      	ldr	r0, [pc, #40]	; (1a000c44 <adcRead+0x54>)
1a000c1c:	f000 facf 	bl	1a0011be <Chip_ADC_ReadStatus>
1a000c20:	2801      	cmp	r0, #1
1a000c22:	d1f8      	bne.n	1a000c16 <adcRead+0x26>
1a000c24:	4d07      	ldr	r5, [pc, #28]	; (1a000c44 <adcRead+0x54>)
1a000c26:	f10d 0206 	add.w	r2, sp, #6
1a000c2a:	4621      	mov	r1, r4
1a000c2c:	4628      	mov	r0, r5
1a000c2e:	f000 fac2 	bl	1a0011b6 <Chip_ADC_ReadValue>
1a000c32:	2200      	movs	r2, #0
1a000c34:	4621      	mov	r1, r4
1a000c36:	4628      	mov	r0, r5
1a000c38:	f000 fb1c 	bl	1a001274 <Chip_ADC_EnableChannel>
1a000c3c:	f8bd 0006 	ldrh.w	r0, [sp, #6]
1a000c40:	b002      	add	sp, #8
1a000c42:	bd70      	pop	{r4, r5, r6, pc}
1a000c44:	400e3000 	.word	0x400e3000

1a000c48 <clearInterrupt>:
1a000c48:	2301      	movs	r3, #1
1a000c4a:	fa03 f000 	lsl.w	r0, r3, r0
1a000c4e:	4b01      	ldr	r3, [pc, #4]	; (1a000c54 <clearInterrupt+0xc>)
1a000c50:	6258      	str	r0, [r3, #36]	; 0x24
1a000c52:	4770      	bx	lr
1a000c54:	40087000 	.word	0x40087000

1a000c58 <serveInterrupt>:
1a000c58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a000c5a:	4b12      	ldr	r3, [pc, #72]	; (1a000ca4 <serveInterrupt+0x4c>)
1a000c5c:	5c1a      	ldrb	r2, [r3, r0]
1a000c5e:	4b12      	ldr	r3, [pc, #72]	; (1a000ca8 <serveInterrupt+0x50>)
1a000c60:	69d9      	ldr	r1, [r3, #28]
1a000c62:	2301      	movs	r3, #1
1a000c64:	4083      	lsls	r3, r0
1a000c66:	420b      	tst	r3, r1
1a000c68:	d00c      	beq.n	1a000c84 <serveInterrupt+0x2c>
1a000c6a:	4910      	ldr	r1, [pc, #64]	; (1a000cac <serveInterrupt+0x54>)
1a000c6c:	688c      	ldr	r4, [r1, #8]
1a000c6e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
1a000c72:	00d1      	lsls	r1, r2, #3
1a000c74:	4a0e      	ldr	r2, [pc, #56]	; (1a000cb0 <serveInterrupt+0x58>)
1a000c76:	440a      	add	r2, r1
1a000c78:	6054      	str	r4, [r2, #4]
1a000c7a:	4a0b      	ldr	r2, [pc, #44]	; (1a000ca8 <serveInterrupt+0x50>)
1a000c7c:	61d3      	str	r3, [r2, #28]
1a000c7e:	f7ff ffe3 	bl	1a000c48 <clearInterrupt>
1a000c82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a000c84:	4909      	ldr	r1, [pc, #36]	; (1a000cac <serveInterrupt+0x54>)
1a000c86:	688e      	ldr	r6, [r1, #8]
1a000c88:	4d09      	ldr	r5, [pc, #36]	; (1a000cb0 <serveInterrupt+0x58>)
1a000c8a:	0051      	lsls	r1, r2, #1
1a000c8c:	188f      	adds	r7, r1, r2
1a000c8e:	00fc      	lsls	r4, r7, #3
1a000c90:	4627      	mov	r7, r4
1a000c92:	442c      	add	r4, r5
1a000c94:	60a6      	str	r6, [r4, #8]
1a000c96:	6864      	ldr	r4, [r4, #4]
1a000c98:	1b36      	subs	r6, r6, r4
1a000c9a:	443d      	add	r5, r7
1a000c9c:	60ee      	str	r6, [r5, #12]
1a000c9e:	4a02      	ldr	r2, [pc, #8]	; (1a000ca8 <serveInterrupt+0x50>)
1a000ca0:	6213      	str	r3, [r2, #32]
1a000ca2:	e7ec      	b.n	1a000c7e <serveInterrupt+0x26>
1a000ca4:	1a0020ec 	.word	0x1a0020ec
1a000ca8:	40087000 	.word	0x40087000
1a000cac:	40084000 	.word	0x40084000
1a000cb0:	10000044 	.word	0x10000044

1a000cb4 <GPIO0_IRQHandler>:
1a000cb4:	b508      	push	{r3, lr}
1a000cb6:	2000      	movs	r0, #0
1a000cb8:	f7ff ffce 	bl	1a000c58 <serveInterrupt>
1a000cbc:	bd08      	pop	{r3, pc}

1a000cbe <GPIO1_IRQHandler>:
1a000cbe:	b508      	push	{r3, lr}
1a000cc0:	2001      	movs	r0, #1
1a000cc2:	f7ff ffc9 	bl	1a000c58 <serveInterrupt>
1a000cc6:	bd08      	pop	{r3, pc}

1a000cc8 <GPIO2_IRQHandler>:
1a000cc8:	b508      	push	{r3, lr}
1a000cca:	2002      	movs	r0, #2
1a000ccc:	f7ff ffc4 	bl	1a000c58 <serveInterrupt>
1a000cd0:	bd08      	pop	{r3, pc}
1a000cd2:	Address 0x1a000cd2 is out of bounds.


1a000cd4 <cyclesCounterInit>:
1a000cd4:	4b04      	ldr	r3, [pc, #16]	; (1a000ce8 <cyclesCounterInit+0x14>)
1a000cd6:	6018      	str	r0, [r3, #0]
1a000cd8:	4b04      	ldr	r3, [pc, #16]	; (1a000cec <cyclesCounterInit+0x18>)
1a000cda:	681a      	ldr	r2, [r3, #0]
1a000cdc:	6813      	ldr	r3, [r2, #0]
1a000cde:	f043 0301 	orr.w	r3, r3, #1
1a000ce2:	6013      	str	r3, [r2, #0]
1a000ce4:	2001      	movs	r0, #1
1a000ce6:	4770      	bx	lr
1a000ce8:	1000008c 	.word	0x1000008c
1a000cec:	10000090 	.word	0x10000090

1a000cf0 <Board_SetupMuxing>:
1a000cf0:	2300      	movs	r3, #0
1a000cf2:	2b25      	cmp	r3, #37	; 0x25
1a000cf4:	d812      	bhi.n	1a000d1c <Board_SetupMuxing+0x2c>
1a000cf6:	b410      	push	{r4}
1a000cf8:	4a09      	ldr	r2, [pc, #36]	; (1a000d20 <Board_SetupMuxing+0x30>)
1a000cfa:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a000cfe:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a000d02:	784a      	ldrb	r2, [r1, #1]
1a000d04:	8848      	ldrh	r0, [r1, #2]
1a000d06:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a000d0a:	4906      	ldr	r1, [pc, #24]	; (1a000d24 <Board_SetupMuxing+0x34>)
1a000d0c:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
1a000d10:	3301      	adds	r3, #1
1a000d12:	2b25      	cmp	r3, #37	; 0x25
1a000d14:	d9f0      	bls.n	1a000cf8 <Board_SetupMuxing+0x8>
1a000d16:	f85d 4b04 	ldr.w	r4, [sp], #4
1a000d1a:	4770      	bx	lr
1a000d1c:	4770      	bx	lr
1a000d1e:	bf00      	nop
1a000d20:	1a0020fc 	.word	0x1a0020fc
1a000d24:	40086000 	.word	0x40086000

1a000d28 <Board_SetupClocking>:
1a000d28:	b510      	push	{r4, lr}
1a000d2a:	4a17      	ldr	r2, [pc, #92]	; (1a000d88 <Board_SetupClocking+0x60>)
1a000d2c:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a000d30:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a000d34:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a000d38:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
1a000d3c:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a000d40:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a000d44:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a000d48:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
1a000d4c:	2201      	movs	r2, #1
1a000d4e:	490f      	ldr	r1, [pc, #60]	; (1a000d8c <Board_SetupClocking+0x64>)
1a000d50:	2006      	movs	r0, #6
1a000d52:	f000 fab5 	bl	1a0012c0 <Chip_SetupCoreClock>
1a000d56:	2400      	movs	r4, #0
1a000d58:	2c02      	cmp	r4, #2
1a000d5a:	d80b      	bhi.n	1a000d74 <Board_SetupClocking+0x4c>
1a000d5c:	480c      	ldr	r0, [pc, #48]	; (1a000d90 <Board_SetupClocking+0x68>)
1a000d5e:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a000d62:	78cb      	ldrb	r3, [r1, #3]
1a000d64:	788a      	ldrb	r2, [r1, #2]
1a000d66:	7849      	ldrb	r1, [r1, #1]
1a000d68:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a000d6c:	f000 fd80 	bl	1a001870 <Chip_Clock_SetBaseClock>
1a000d70:	3401      	adds	r4, #1
1a000d72:	e7f1      	b.n	1a000d58 <Board_SetupClocking+0x30>
1a000d74:	4b04      	ldr	r3, [pc, #16]	; (1a000d88 <Board_SetupClocking+0x60>)
1a000d76:	685a      	ldr	r2, [r3, #4]
1a000d78:	f022 020c 	bic.w	r2, r2, #12
1a000d7c:	605a      	str	r2, [r3, #4]
1a000d7e:	685a      	ldr	r2, [r3, #4]
1a000d80:	f042 0203 	orr.w	r2, r2, #3
1a000d84:	605a      	str	r2, [r3, #4]
1a000d86:	bd10      	pop	{r4, pc}
1a000d88:	40043000 	.word	0x40043000
1a000d8c:	0c28cb00 	.word	0x0c28cb00
1a000d90:	1a0020f0 	.word	0x1a0020f0

1a000d94 <Board_SystemInit>:
1a000d94:	b508      	push	{r3, lr}
1a000d96:	f7ff ffab 	bl	1a000cf0 <Board_SetupMuxing>
1a000d9a:	f7ff ffc5 	bl	1a000d28 <Board_SetupClocking>
1a000d9e:	bd08      	pop	{r3, pc}

1a000da0 <SystemInit>:
1a000da0:	b508      	push	{r3, lr}
1a000da2:	4a04      	ldr	r2, [pc, #16]	; (1a000db4 <SystemInit+0x14>)
1a000da4:	4b04      	ldr	r3, [pc, #16]	; (1a000db8 <SystemInit+0x18>)
1a000da6:	601a      	str	r2, [r3, #0]
1a000da8:	f000 f97a 	bl	1a0010a0 <fpuInit>
1a000dac:	f7ff fff2 	bl	1a000d94 <Board_SystemInit>
1a000db0:	bd08      	pop	{r3, pc}
1a000db2:	bf00      	nop
1a000db4:	1a000000 	.word	0x1a000000
1a000db8:	e000ed08 	.word	0xe000ed08

1a000dbc <Board_LED_Init>:
1a000dbc:	2200      	movs	r2, #0
1a000dbe:	2a05      	cmp	r2, #5
1a000dc0:	d819      	bhi.n	1a000df6 <Board_LED_Init+0x3a>
1a000dc2:	b470      	push	{r4, r5, r6}
1a000dc4:	490c      	ldr	r1, [pc, #48]	; (1a000df8 <Board_LED_Init+0x3c>)
1a000dc6:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a000dca:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a000dce:	784c      	ldrb	r4, [r1, #1]
1a000dd0:	4b0a      	ldr	r3, [pc, #40]	; (1a000dfc <Board_LED_Init+0x40>)
1a000dd2:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a000dd6:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a000dda:	2001      	movs	r0, #1
1a000ddc:	40a0      	lsls	r0, r4
1a000dde:	4301      	orrs	r1, r0
1a000de0:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
1a000de4:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a000de8:	2100      	movs	r1, #0
1a000dea:	5519      	strb	r1, [r3, r4]
1a000dec:	3201      	adds	r2, #1
1a000dee:	2a05      	cmp	r2, #5
1a000df0:	d9e8      	bls.n	1a000dc4 <Board_LED_Init+0x8>
1a000df2:	bc70      	pop	{r4, r5, r6}
1a000df4:	4770      	bx	lr
1a000df6:	4770      	bx	lr
1a000df8:	1a0021a0 	.word	0x1a0021a0
1a000dfc:	400f4000 	.word	0x400f4000

1a000e00 <Board_TEC_Init>:
1a000e00:	2300      	movs	r3, #0
1a000e02:	2b03      	cmp	r3, #3
1a000e04:	d816      	bhi.n	1a000e34 <Board_TEC_Init+0x34>
1a000e06:	b430      	push	{r4, r5}
1a000e08:	490b      	ldr	r1, [pc, #44]	; (1a000e38 <Board_TEC_Init+0x38>)
1a000e0a:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a000e0e:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a000e12:	784d      	ldrb	r5, [r1, #1]
1a000e14:	4c09      	ldr	r4, [pc, #36]	; (1a000e3c <Board_TEC_Init+0x3c>)
1a000e16:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a000e1a:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a000e1e:	2001      	movs	r0, #1
1a000e20:	40a8      	lsls	r0, r5
1a000e22:	ea21 0100 	bic.w	r1, r1, r0
1a000e26:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
1a000e2a:	3301      	adds	r3, #1
1a000e2c:	2b03      	cmp	r3, #3
1a000e2e:	d9eb      	bls.n	1a000e08 <Board_TEC_Init+0x8>
1a000e30:	bc30      	pop	{r4, r5}
1a000e32:	4770      	bx	lr
1a000e34:	4770      	bx	lr
1a000e36:	bf00      	nop
1a000e38:	1a002198 	.word	0x1a002198
1a000e3c:	400f4000 	.word	0x400f4000

1a000e40 <Board_GPIO_Init>:
1a000e40:	2300      	movs	r3, #0
1a000e42:	2b08      	cmp	r3, #8
1a000e44:	d816      	bhi.n	1a000e74 <Board_GPIO_Init+0x34>
1a000e46:	b430      	push	{r4, r5}
1a000e48:	490b      	ldr	r1, [pc, #44]	; (1a000e78 <Board_GPIO_Init+0x38>)
1a000e4a:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a000e4e:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a000e52:	784d      	ldrb	r5, [r1, #1]
1a000e54:	4c09      	ldr	r4, [pc, #36]	; (1a000e7c <Board_GPIO_Init+0x3c>)
1a000e56:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a000e5a:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a000e5e:	2001      	movs	r0, #1
1a000e60:	40a8      	lsls	r0, r5
1a000e62:	ea21 0100 	bic.w	r1, r1, r0
1a000e66:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
1a000e6a:	3301      	adds	r3, #1
1a000e6c:	2b08      	cmp	r3, #8
1a000e6e:	d9eb      	bls.n	1a000e48 <Board_GPIO_Init+0x8>
1a000e70:	bc30      	pop	{r4, r5}
1a000e72:	4770      	bx	lr
1a000e74:	4770      	bx	lr
1a000e76:	bf00      	nop
1a000e78:	1a0021ac 	.word	0x1a0021ac
1a000e7c:	400f4000 	.word	0x400f4000

1a000e80 <Board_SPI_Init>:
1a000e80:	b510      	push	{r4, lr}
1a000e82:	4c0b      	ldr	r4, [pc, #44]	; (1a000eb0 <Board_SPI_Init+0x30>)
1a000e84:	4620      	mov	r0, r4
1a000e86:	f000 f8af 	bl	1a000fe8 <Chip_SSP_Init>
1a000e8a:	6863      	ldr	r3, [r4, #4]
1a000e8c:	f023 0304 	bic.w	r3, r3, #4
1a000e90:	6063      	str	r3, [r4, #4]
1a000e92:	6823      	ldr	r3, [r4, #0]
1a000e94:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a000e98:	f043 0307 	orr.w	r3, r3, #7
1a000e9c:	6023      	str	r3, [r4, #0]
1a000e9e:	4905      	ldr	r1, [pc, #20]	; (1a000eb4 <Board_SPI_Init+0x34>)
1a000ea0:	4620      	mov	r0, r4
1a000ea2:	f000 f882 	bl	1a000faa <Chip_SSP_SetBitRate>
1a000ea6:	6863      	ldr	r3, [r4, #4]
1a000ea8:	f043 0302 	orr.w	r3, r3, #2
1a000eac:	6063      	str	r3, [r4, #4]
1a000eae:	bd10      	pop	{r4, pc}
1a000eb0:	400c5000 	.word	0x400c5000
1a000eb4:	000186a0 	.word	0x000186a0

1a000eb8 <Board_I2C_Init>:
1a000eb8:	b508      	push	{r3, lr}
1a000eba:	2000      	movs	r0, #0
1a000ebc:	f000 f8c0 	bl	1a001040 <Chip_I2C_Init>
1a000ec0:	4b04      	ldr	r3, [pc, #16]	; (1a000ed4 <Board_I2C_Init+0x1c>)
1a000ec2:	f640 0208 	movw	r2, #2056	; 0x808
1a000ec6:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
1a000eca:	4903      	ldr	r1, [pc, #12]	; (1a000ed8 <Board_I2C_Init+0x20>)
1a000ecc:	2000      	movs	r0, #0
1a000ece:	f000 f8c9 	bl	1a001064 <Chip_I2C_SetClockRate>
1a000ed2:	bd08      	pop	{r3, pc}
1a000ed4:	40086000 	.word	0x40086000
1a000ed8:	000f4240 	.word	0x000f4240

1a000edc <Board_ADC_Init>:
1a000edc:	b510      	push	{r4, lr}
1a000ede:	b082      	sub	sp, #8
1a000ee0:	4c08      	ldr	r4, [pc, #32]	; (1a000f04 <Board_ADC_Init+0x28>)
1a000ee2:	4669      	mov	r1, sp
1a000ee4:	4620      	mov	r0, r4
1a000ee6:	f000 f93b 	bl	1a001160 <Chip_ADC_Init>
1a000eea:	4a07      	ldr	r2, [pc, #28]	; (1a000f08 <Board_ADC_Init+0x2c>)
1a000eec:	4669      	mov	r1, sp
1a000eee:	4620      	mov	r0, r4
1a000ef0:	f000 f9a1 	bl	1a001236 <Chip_ADC_SetSampleRate>
1a000ef4:	2200      	movs	r2, #0
1a000ef6:	4669      	mov	r1, sp
1a000ef8:	4620      	mov	r0, r4
1a000efa:	f000 f9b5 	bl	1a001268 <Chip_ADC_SetResolution>
1a000efe:	b002      	add	sp, #8
1a000f00:	bd10      	pop	{r4, pc}
1a000f02:	bf00      	nop
1a000f04:	400e3000 	.word	0x400e3000
1a000f08:	00061a80 	.word	0x00061a80

1a000f0c <Board_Debug_Init>:
1a000f0c:	b510      	push	{r4, lr}
1a000f0e:	4c07      	ldr	r4, [pc, #28]	; (1a000f2c <Board_Debug_Init+0x20>)
1a000f10:	4620      	mov	r0, r4
1a000f12:	f000 fd81 	bl	1a001a18 <Chip_UART_Init>
1a000f16:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a000f1a:	4620      	mov	r0, r4
1a000f1c:	f000 fdc6 	bl	1a001aac <Chip_UART_SetBaudFDR>
1a000f20:	2303      	movs	r3, #3
1a000f22:	60e3      	str	r3, [r4, #12]
1a000f24:	2301      	movs	r3, #1
1a000f26:	65e3      	str	r3, [r4, #92]	; 0x5c
1a000f28:	bd10      	pop	{r4, pc}
1a000f2a:	bf00      	nop
1a000f2c:	400c1000 	.word	0x400c1000

1a000f30 <Board_Init>:
1a000f30:	b508      	push	{r3, lr}
1a000f32:	f7ff ffeb 	bl	1a000f0c <Board_Debug_Init>
1a000f36:	480b      	ldr	r0, [pc, #44]	; (1a000f64 <Board_Init+0x34>)
1a000f38:	f000 f8b0 	bl	1a00109c <Chip_GPIO_Init>
1a000f3c:	f7ff ff3e 	bl	1a000dbc <Board_LED_Init>
1a000f40:	f7ff ff5e 	bl	1a000e00 <Board_TEC_Init>
1a000f44:	f7ff ff9c 	bl	1a000e80 <Board_SPI_Init>
1a000f48:	f7ff ff7a 	bl	1a000e40 <Board_GPIO_Init>
1a000f4c:	f7ff ffb4 	bl	1a000eb8 <Board_I2C_Init>
1a000f50:	f7ff ffc4 	bl	1a000edc <Board_ADC_Init>
1a000f54:	4a04      	ldr	r2, [pc, #16]	; (1a000f68 <Board_Init+0x38>)
1a000f56:	f8d2 312c 	ldr.w	r3, [r2, #300]	; 0x12c
1a000f5a:	f043 0304 	orr.w	r3, r3, #4
1a000f5e:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c
1a000f62:	bd08      	pop	{r3, pc}
1a000f64:	400f4000 	.word	0x400f4000
1a000f68:	40043000 	.word	0x40043000

1a000f6c <Chip_SSP_GetClockIndex>:
1a000f6c:	4b03      	ldr	r3, [pc, #12]	; (1a000f7c <Chip_SSP_GetClockIndex+0x10>)
1a000f6e:	4298      	cmp	r0, r3
1a000f70:	d001      	beq.n	1a000f76 <Chip_SSP_GetClockIndex+0xa>
1a000f72:	2083      	movs	r0, #131	; 0x83
1a000f74:	4770      	bx	lr
1a000f76:	20a5      	movs	r0, #165	; 0xa5
1a000f78:	4770      	bx	lr
1a000f7a:	bf00      	nop
1a000f7c:	400c5000 	.word	0x400c5000

1a000f80 <Chip_SSP_GetPeriphClockIndex>:
1a000f80:	4b04      	ldr	r3, [pc, #16]	; (1a000f94 <Chip_SSP_GetPeriphClockIndex+0x14>)
1a000f82:	4298      	cmp	r0, r3
1a000f84:	d002      	beq.n	1a000f8c <Chip_SSP_GetPeriphClockIndex+0xc>
1a000f86:	f240 2002 	movw	r0, #514	; 0x202
1a000f8a:	4770      	bx	lr
1a000f8c:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a000f90:	4770      	bx	lr
1a000f92:	bf00      	nop
1a000f94:	400c5000 	.word	0x400c5000

1a000f98 <Chip_SSP_SetClockRate>:
1a000f98:	6803      	ldr	r3, [r0, #0]
1a000f9a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
1a000f9e:	0209      	lsls	r1, r1, #8
1a000fa0:	b289      	uxth	r1, r1
1a000fa2:	4319      	orrs	r1, r3
1a000fa4:	6001      	str	r1, [r0, #0]
1a000fa6:	6102      	str	r2, [r0, #16]
1a000fa8:	4770      	bx	lr

1a000faa <Chip_SSP_SetBitRate>:
1a000faa:	b570      	push	{r4, r5, r6, lr}
1a000fac:	4606      	mov	r6, r0
1a000fae:	460d      	mov	r5, r1
1a000fb0:	f7ff ffe6 	bl	1a000f80 <Chip_SSP_GetPeriphClockIndex>
1a000fb4:	f000 fcf4 	bl	1a0019a0 <Chip_Clock_GetRate>
1a000fb8:	2202      	movs	r2, #2
1a000fba:	f04f 33ff 	mov.w	r3, #4294967295
1a000fbe:	2100      	movs	r1, #0
1a000fc0:	e000      	b.n	1a000fc4 <Chip_SSP_SetBitRate+0x1a>
1a000fc2:	4621      	mov	r1, r4
1a000fc4:	42ab      	cmp	r3, r5
1a000fc6:	d90b      	bls.n	1a000fe0 <Chip_SSP_SetBitRate+0x36>
1a000fc8:	1c4c      	adds	r4, r1, #1
1a000fca:	fb02 f304 	mul.w	r3, r2, r4
1a000fce:	fbb0 f3f3 	udiv	r3, r0, r3
1a000fd2:	429d      	cmp	r5, r3
1a000fd4:	d2f6      	bcs.n	1a000fc4 <Chip_SSP_SetBitRate+0x1a>
1a000fd6:	2cff      	cmp	r4, #255	; 0xff
1a000fd8:	d9f3      	bls.n	1a000fc2 <Chip_SSP_SetBitRate+0x18>
1a000fda:	3202      	adds	r2, #2
1a000fdc:	2100      	movs	r1, #0
1a000fde:	e7f1      	b.n	1a000fc4 <Chip_SSP_SetBitRate+0x1a>
1a000fe0:	4630      	mov	r0, r6
1a000fe2:	f7ff ffd9 	bl	1a000f98 <Chip_SSP_SetClockRate>
1a000fe6:	bd70      	pop	{r4, r5, r6, pc}

1a000fe8 <Chip_SSP_Init>:
1a000fe8:	b510      	push	{r4, lr}
1a000fea:	4604      	mov	r4, r0
1a000fec:	f7ff ffbe 	bl	1a000f6c <Chip_SSP_GetClockIndex>
1a000ff0:	f000 fca2 	bl	1a001938 <Chip_Clock_Enable>
1a000ff4:	4620      	mov	r0, r4
1a000ff6:	f7ff ffc3 	bl	1a000f80 <Chip_SSP_GetPeriphClockIndex>
1a000ffa:	f000 fc9d 	bl	1a001938 <Chip_Clock_Enable>
1a000ffe:	6863      	ldr	r3, [r4, #4]
1a001000:	f023 0304 	bic.w	r3, r3, #4
1a001004:	6063      	str	r3, [r4, #4]
1a001006:	6823      	ldr	r3, [r4, #0]
1a001008:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a00100c:	f043 0307 	orr.w	r3, r3, #7
1a001010:	6023      	str	r3, [r4, #0]
1a001012:	4902      	ldr	r1, [pc, #8]	; (1a00101c <Chip_SSP_Init+0x34>)
1a001014:	4620      	mov	r0, r4
1a001016:	f7ff ffc8 	bl	1a000faa <Chip_SSP_SetBitRate>
1a00101a:	bd10      	pop	{r4, pc}
1a00101c:	000186a0 	.word	0x000186a0

1a001020 <Chip_I2C_EventHandler>:
1a001020:	2901      	cmp	r1, #1
1a001022:	d109      	bne.n	1a001038 <Chip_I2C_EventHandler+0x18>
1a001024:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a001028:	0082      	lsls	r2, r0, #2
1a00102a:	4b04      	ldr	r3, [pc, #16]	; (1a00103c <Chip_I2C_EventHandler+0x1c>)
1a00102c:	4413      	add	r3, r2
1a00102e:	691a      	ldr	r2, [r3, #16]
1a001030:	7d13      	ldrb	r3, [r2, #20]
1a001032:	b2db      	uxtb	r3, r3
1a001034:	2b04      	cmp	r3, #4
1a001036:	d0fb      	beq.n	1a001030 <Chip_I2C_EventHandler+0x10>
1a001038:	4770      	bx	lr
1a00103a:	bf00      	nop
1a00103c:	10000094 	.word	0x10000094

1a001040 <Chip_I2C_Init>:
1a001040:	b570      	push	{r4, r5, r6, lr}
1a001042:	4605      	mov	r5, r0
1a001044:	4e06      	ldr	r6, [pc, #24]	; (1a001060 <Chip_I2C_Init+0x20>)
1a001046:	00c4      	lsls	r4, r0, #3
1a001048:	1a22      	subs	r2, r4, r0
1a00104a:	0093      	lsls	r3, r2, #2
1a00104c:	4433      	add	r3, r6
1a00104e:	8898      	ldrh	r0, [r3, #4]
1a001050:	f000 fc72 	bl	1a001938 <Chip_Clock_Enable>
1a001054:	1b64      	subs	r4, r4, r5
1a001056:	00a3      	lsls	r3, r4, #2
1a001058:	58f3      	ldr	r3, [r6, r3]
1a00105a:	226c      	movs	r2, #108	; 0x6c
1a00105c:	619a      	str	r2, [r3, #24]
1a00105e:	bd70      	pop	{r4, r5, r6, pc}
1a001060:	10000094 	.word	0x10000094

1a001064 <Chip_I2C_SetClockRate>:
1a001064:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a001068:	460c      	mov	r4, r1
1a00106a:	4e0b      	ldr	r6, [pc, #44]	; (1a001098 <Chip_I2C_SetClockRate+0x34>)
1a00106c:	00c5      	lsls	r5, r0, #3
1a00106e:	1a2b      	subs	r3, r5, r0
1a001070:	ea4f 0883 	mov.w	r8, r3, lsl #2
1a001074:	eb06 0308 	add.w	r3, r6, r8
1a001078:	8898      	ldrh	r0, [r3, #4]
1a00107a:	f000 fc91 	bl	1a0019a0 <Chip_Clock_GetRate>
1a00107e:	fbb0 f0f4 	udiv	r0, r0, r4
1a001082:	f856 3008 	ldr.w	r3, [r6, r8]
1a001086:	0842      	lsrs	r2, r0, #1
1a001088:	611a      	str	r2, [r3, #16]
1a00108a:	f856 3008 	ldr.w	r3, [r6, r8]
1a00108e:	691a      	ldr	r2, [r3, #16]
1a001090:	1a80      	subs	r0, r0, r2
1a001092:	6158      	str	r0, [r3, #20]
1a001094:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a001098:	10000094 	.word	0x10000094

1a00109c <Chip_GPIO_Init>:
1a00109c:	4770      	bx	lr
1a00109e:	Address 0x1a00109e is out of bounds.


1a0010a0 <fpuInit>:
1a0010a0:	b084      	sub	sp, #16
1a0010a2:	4b0f      	ldr	r3, [pc, #60]	; (1a0010e0 <fpuInit+0x40>)
1a0010a4:	681b      	ldr	r3, [r3, #0]
1a0010a6:	9302      	str	r3, [sp, #8]
1a0010a8:	4b0e      	ldr	r3, [pc, #56]	; (1a0010e4 <fpuInit+0x44>)
1a0010aa:	681b      	ldr	r3, [r3, #0]
1a0010ac:	9301      	str	r3, [sp, #4]
1a0010ae:	9a02      	ldr	r2, [sp, #8]
1a0010b0:	4b0d      	ldr	r3, [pc, #52]	; (1a0010e8 <fpuInit+0x48>)
1a0010b2:	429a      	cmp	r2, r3
1a0010b4:	d00c      	beq.n	1a0010d0 <fpuInit+0x30>
1a0010b6:	2300      	movs	r3, #0
1a0010b8:	b143      	cbz	r3, 1a0010cc <fpuInit+0x2c>
1a0010ba:	4a0c      	ldr	r2, [pc, #48]	; (1a0010ec <fpuInit+0x4c>)
1a0010bc:	6813      	ldr	r3, [r2, #0]
1a0010be:	9303      	str	r3, [sp, #12]
1a0010c0:	9b03      	ldr	r3, [sp, #12]
1a0010c2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a0010c6:	9303      	str	r3, [sp, #12]
1a0010c8:	9b03      	ldr	r3, [sp, #12]
1a0010ca:	6013      	str	r3, [r2, #0]
1a0010cc:	b004      	add	sp, #16
1a0010ce:	4770      	bx	lr
1a0010d0:	9a01      	ldr	r2, [sp, #4]
1a0010d2:	4b07      	ldr	r3, [pc, #28]	; (1a0010f0 <fpuInit+0x50>)
1a0010d4:	429a      	cmp	r2, r3
1a0010d6:	d001      	beq.n	1a0010dc <fpuInit+0x3c>
1a0010d8:	2300      	movs	r3, #0
1a0010da:	e7ed      	b.n	1a0010b8 <fpuInit+0x18>
1a0010dc:	2301      	movs	r3, #1
1a0010de:	e7eb      	b.n	1a0010b8 <fpuInit+0x18>
1a0010e0:	e000ef40 	.word	0xe000ef40
1a0010e4:	e000ef44 	.word	0xe000ef44
1a0010e8:	10110021 	.word	0x10110021
1a0010ec:	e000ed88 	.word	0xe000ed88
1a0010f0:	11000011 	.word	0x11000011

1a0010f4 <Chip_ADC_GetClockIndex>:
1a0010f4:	4b03      	ldr	r3, [pc, #12]	; (1a001104 <Chip_ADC_GetClockIndex+0x10>)
1a0010f6:	4298      	cmp	r0, r3
1a0010f8:	d001      	beq.n	1a0010fe <Chip_ADC_GetClockIndex+0xa>
1a0010fa:	2003      	movs	r0, #3
1a0010fc:	4770      	bx	lr
1a0010fe:	2004      	movs	r0, #4
1a001100:	4770      	bx	lr
1a001102:	bf00      	nop
1a001104:	400e4000 	.word	0x400e4000

1a001108 <getClkDiv>:
1a001108:	b570      	push	{r4, r5, r6, lr}
1a00110a:	460d      	mov	r5, r1
1a00110c:	4614      	mov	r4, r2
1a00110e:	461e      	mov	r6, r3
1a001110:	f7ff fff0 	bl	1a0010f4 <Chip_ADC_GetClockIndex>
1a001114:	f000 fc44 	bl	1a0019a0 <Chip_Clock_GetRate>
1a001118:	b155      	cbz	r5, 1a001130 <getClkDiv+0x28>
1a00111a:	fb04 f406 	mul.w	r4, r4, r6
1a00111e:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a001122:	0064      	lsls	r4, r4, #1
1a001124:	fbb0 f0f4 	udiv	r0, r0, r4
1a001128:	b2c0      	uxtb	r0, r0
1a00112a:	3801      	subs	r0, #1
1a00112c:	b2c0      	uxtb	r0, r0
1a00112e:	bd70      	pop	{r4, r5, r6, pc}
1a001130:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a001134:	eb04 0443 	add.w	r4, r4, r3, lsl #1
1a001138:	e7f1      	b.n	1a00111e <getClkDiv+0x16>

1a00113a <setStartMode>:
1a00113a:	6803      	ldr	r3, [r0, #0]
1a00113c:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
1a001140:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
1a001144:	6001      	str	r1, [r0, #0]
1a001146:	4770      	bx	lr

1a001148 <readAdcVal>:
1a001148:	3104      	adds	r1, #4
1a00114a:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
1a00114e:	2b00      	cmp	r3, #0
1a001150:	da04      	bge.n	1a00115c <readAdcVal+0x14>
1a001152:	f3c3 1389 	ubfx	r3, r3, #6, #10
1a001156:	8013      	strh	r3, [r2, #0]
1a001158:	2001      	movs	r0, #1
1a00115a:	4770      	bx	lr
1a00115c:	2000      	movs	r0, #0
1a00115e:	4770      	bx	lr

1a001160 <Chip_ADC_Init>:
1a001160:	b538      	push	{r3, r4, r5, lr}
1a001162:	4605      	mov	r5, r0
1a001164:	460c      	mov	r4, r1
1a001166:	f7ff ffc5 	bl	1a0010f4 <Chip_ADC_GetClockIndex>
1a00116a:	2301      	movs	r3, #1
1a00116c:	461a      	mov	r2, r3
1a00116e:	4619      	mov	r1, r3
1a001170:	f000 fbc4 	bl	1a0018fc <Chip_Clock_EnableOpts>
1a001174:	2100      	movs	r1, #0
1a001176:	60e9      	str	r1, [r5, #12]
1a001178:	4a08      	ldr	r2, [pc, #32]	; (1a00119c <Chip_ADC_Init+0x3c>)
1a00117a:	6022      	str	r2, [r4, #0]
1a00117c:	7121      	strb	r1, [r4, #4]
1a00117e:	7161      	strb	r1, [r4, #5]
1a001180:	230b      	movs	r3, #11
1a001182:	4628      	mov	r0, r5
1a001184:	f7ff ffc0 	bl	1a001108 <getClkDiv>
1a001188:	0200      	lsls	r0, r0, #8
1a00118a:	f440 1300 	orr.w	r3, r0, #2097152	; 0x200000
1a00118e:	7920      	ldrb	r0, [r4, #4]
1a001190:	0440      	lsls	r0, r0, #17
1a001192:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a001196:	4318      	orrs	r0, r3
1a001198:	6028      	str	r0, [r5, #0]
1a00119a:	bd38      	pop	{r3, r4, r5, pc}
1a00119c:	00061a80 	.word	0x00061a80

1a0011a0 <Chip_ADC_DeInit>:
1a0011a0:	b508      	push	{r3, lr}
1a0011a2:	f44f 7280 	mov.w	r2, #256	; 0x100
1a0011a6:	60c2      	str	r2, [r0, #12]
1a0011a8:	2200      	movs	r2, #0
1a0011aa:	6002      	str	r2, [r0, #0]
1a0011ac:	f7ff ffa2 	bl	1a0010f4 <Chip_ADC_GetClockIndex>
1a0011b0:	f000 fbdc 	bl	1a00196c <Chip_Clock_Disable>
1a0011b4:	bd08      	pop	{r3, pc}

1a0011b6 <Chip_ADC_ReadValue>:
1a0011b6:	b508      	push	{r3, lr}
1a0011b8:	f7ff ffc6 	bl	1a001148 <readAdcVal>
1a0011bc:	bd08      	pop	{r3, pc}

1a0011be <Chip_ADC_ReadStatus>:
1a0011be:	2a01      	cmp	r2, #1
1a0011c0:	d00a      	beq.n	1a0011d8 <Chip_ADC_ReadStatus+0x1a>
1a0011c2:	b11a      	cbz	r2, 1a0011cc <Chip_ADC_ReadStatus+0xe>
1a0011c4:	2a02      	cmp	r2, #2
1a0011c6:	d00f      	beq.n	1a0011e8 <Chip_ADC_ReadStatus+0x2a>
1a0011c8:	2000      	movs	r0, #0
1a0011ca:	4770      	bx	lr
1a0011cc:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a0011ce:	40c8      	lsrs	r0, r1
1a0011d0:	f000 0001 	and.w	r0, r0, #1
1a0011d4:	b2c0      	uxtb	r0, r0
1a0011d6:	4770      	bx	lr
1a0011d8:	3108      	adds	r1, #8
1a0011da:	b2c9      	uxtb	r1, r1
1a0011dc:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a0011de:	40c8      	lsrs	r0, r1
1a0011e0:	f000 0001 	and.w	r0, r0, #1
1a0011e4:	b2c0      	uxtb	r0, r0
1a0011e6:	4770      	bx	lr
1a0011e8:	6b03      	ldr	r3, [r0, #48]	; 0x30
1a0011ea:	0c1b      	lsrs	r3, r3, #16
1a0011ec:	bf14      	ite	ne
1a0011ee:	2001      	movne	r0, #1
1a0011f0:	2000      	moveq	r0, #0
1a0011f2:	4770      	bx	lr

1a0011f4 <Chip_ADC_Int_SetChannelCmd>:
1a0011f4:	2a01      	cmp	r2, #1
1a0011f6:	d006      	beq.n	1a001206 <Chip_ADC_Int_SetChannelCmd+0x12>
1a0011f8:	68c3      	ldr	r3, [r0, #12]
1a0011fa:	2201      	movs	r2, #1
1a0011fc:	408a      	lsls	r2, r1
1a0011fe:	ea23 0302 	bic.w	r3, r3, r2
1a001202:	60c3      	str	r3, [r0, #12]
1a001204:	4770      	bx	lr
1a001206:	b410      	push	{r4}
1a001208:	68c4      	ldr	r4, [r0, #12]
1a00120a:	408a      	lsls	r2, r1
1a00120c:	4314      	orrs	r4, r2
1a00120e:	60c4      	str	r4, [r0, #12]
1a001210:	f85d 4b04 	ldr.w	r4, [sp], #4
1a001214:	4770      	bx	lr

1a001216 <Chip_ADC_SetStartMode>:
1a001216:	b508      	push	{r3, lr}
1a001218:	2901      	cmp	r1, #1
1a00121a:	d904      	bls.n	1a001226 <Chip_ADC_SetStartMode+0x10>
1a00121c:	b132      	cbz	r2, 1a00122c <Chip_ADC_SetStartMode+0x16>
1a00121e:	6803      	ldr	r3, [r0, #0]
1a001220:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
1a001224:	6003      	str	r3, [r0, #0]
1a001226:	f7ff ff88 	bl	1a00113a <setStartMode>
1a00122a:	bd08      	pop	{r3, pc}
1a00122c:	6803      	ldr	r3, [r0, #0]
1a00122e:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
1a001232:	6003      	str	r3, [r0, #0]
1a001234:	e7f7      	b.n	1a001226 <Chip_ADC_SetStartMode+0x10>

1a001236 <Chip_ADC_SetSampleRate>:
1a001236:	b570      	push	{r4, r5, r6, lr}
1a001238:	4605      	mov	r5, r0
1a00123a:	460e      	mov	r6, r1
1a00123c:	6804      	ldr	r4, [r0, #0]
1a00123e:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a001242:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
1a001246:	600a      	str	r2, [r1, #0]
1a001248:	790b      	ldrb	r3, [r1, #4]
1a00124a:	f1c3 030b 	rsb	r3, r3, #11
1a00124e:	b2db      	uxtb	r3, r3
1a001250:	7949      	ldrb	r1, [r1, #5]
1a001252:	f7ff ff59 	bl	1a001108 <getClkDiv>
1a001256:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
1a00125a:	7933      	ldrb	r3, [r6, #4]
1a00125c:	045b      	lsls	r3, r3, #17
1a00125e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
1a001262:	4303      	orrs	r3, r0
1a001264:	602b      	str	r3, [r5, #0]
1a001266:	bd70      	pop	{r4, r5, r6, pc}

1a001268 <Chip_ADC_SetResolution>:
1a001268:	b508      	push	{r3, lr}
1a00126a:	710a      	strb	r2, [r1, #4]
1a00126c:	680a      	ldr	r2, [r1, #0]
1a00126e:	f7ff ffe2 	bl	1a001236 <Chip_ADC_SetSampleRate>
1a001272:	bd08      	pop	{r3, pc}

1a001274 <Chip_ADC_EnableChannel>:
1a001274:	2a01      	cmp	r2, #1
1a001276:	d00a      	beq.n	1a00128e <Chip_ADC_EnableChannel+0x1a>
1a001278:	6802      	ldr	r2, [r0, #0]
1a00127a:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
1a00127e:	6002      	str	r2, [r0, #0]
1a001280:	6803      	ldr	r3, [r0, #0]
1a001282:	2201      	movs	r2, #1
1a001284:	408a      	lsls	r2, r1
1a001286:	ea23 0302 	bic.w	r3, r3, r2
1a00128a:	6003      	str	r3, [r0, #0]
1a00128c:	4770      	bx	lr
1a00128e:	b410      	push	{r4}
1a001290:	6804      	ldr	r4, [r0, #0]
1a001292:	408a      	lsls	r2, r1
1a001294:	4314      	orrs	r4, r2
1a001296:	6004      	str	r4, [r0, #0]
1a001298:	f85d 4b04 	ldr.w	r4, [sp], #4
1a00129c:	4770      	bx	lr

1a00129e <Chip_ADC_SetBurstCmd>:
1a00129e:	b538      	push	{r3, r4, r5, lr}
1a0012a0:	4604      	mov	r4, r0
1a0012a2:	460d      	mov	r5, r1
1a0012a4:	2100      	movs	r1, #0
1a0012a6:	f7ff ff48 	bl	1a00113a <setStartMode>
1a0012aa:	b925      	cbnz	r5, 1a0012b6 <Chip_ADC_SetBurstCmd+0x18>
1a0012ac:	6823      	ldr	r3, [r4, #0]
1a0012ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
1a0012b2:	6023      	str	r3, [r4, #0]
1a0012b4:	bd38      	pop	{r3, r4, r5, pc}
1a0012b6:	6823      	ldr	r3, [r4, #0]
1a0012b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
1a0012bc:	6023      	str	r3, [r4, #0]
1a0012be:	e7f9      	b.n	1a0012b4 <Chip_ADC_SetBurstCmd+0x16>

1a0012c0 <Chip_SetupCoreClock>:
1a0012c0:	b570      	push	{r4, r5, r6, lr}
1a0012c2:	b08a      	sub	sp, #40	; 0x28
1a0012c4:	4605      	mov	r5, r0
1a0012c6:	460e      	mov	r6, r1
1a0012c8:	4614      	mov	r4, r2
1a0012ca:	f242 7310 	movw	r3, #10000	; 0x2710
1a0012ce:	9309      	str	r3, [sp, #36]	; 0x24
1a0012d0:	2806      	cmp	r0, #6
1a0012d2:	d018      	beq.n	1a001306 <Chip_SetupCoreClock+0x46>
1a0012d4:	2300      	movs	r3, #0
1a0012d6:	2201      	movs	r2, #1
1a0012d8:	4629      	mov	r1, r5
1a0012da:	2004      	movs	r0, #4
1a0012dc:	f000 fac8 	bl	1a001870 <Chip_Clock_SetBaseClock>
1a0012e0:	4a4a      	ldr	r2, [pc, #296]	; (1a00140c <Chip_SetupCoreClock+0x14c>)
1a0012e2:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a0012e4:	f043 0301 	orr.w	r3, r3, #1
1a0012e8:	6453      	str	r3, [r2, #68]	; 0x44
1a0012ea:	f88d 5008 	strb.w	r5, [sp, #8]
1a0012ee:	a901      	add	r1, sp, #4
1a0012f0:	4630      	mov	r0, r6
1a0012f2:	f000 fa35 	bl	1a001760 <Chip_Clock_CalcMainPLLValue>
1a0012f6:	4b46      	ldr	r3, [pc, #280]	; (1a001410 <Chip_SetupCoreClock+0x150>)
1a0012f8:	429e      	cmp	r6, r3
1a0012fa:	d916      	bls.n	1a00132a <Chip_SetupCoreClock+0x6a>
1a0012fc:	9b01      	ldr	r3, [sp, #4]
1a0012fe:	f013 0f40 	tst.w	r3, #64	; 0x40
1a001302:	d003      	beq.n	1a00130c <Chip_SetupCoreClock+0x4c>
1a001304:	e7fe      	b.n	1a001304 <Chip_SetupCoreClock+0x44>
1a001306:	f000 f98d 	bl	1a001624 <Chip_Clock_EnableCrystal>
1a00130a:	e7e3      	b.n	1a0012d4 <Chip_SetupCoreClock+0x14>
1a00130c:	f013 0f80 	tst.w	r3, #128	; 0x80
1a001310:	d005      	beq.n	1a00131e <Chip_SetupCoreClock+0x5e>
1a001312:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a001316:	9301      	str	r3, [sp, #4]
1a001318:	2500      	movs	r5, #0
1a00131a:	2601      	movs	r6, #1
1a00131c:	e007      	b.n	1a00132e <Chip_SetupCoreClock+0x6e>
1a00131e:	9b04      	ldr	r3, [sp, #16]
1a001320:	3301      	adds	r3, #1
1a001322:	9304      	str	r3, [sp, #16]
1a001324:	2501      	movs	r5, #1
1a001326:	2600      	movs	r6, #0
1a001328:	e001      	b.n	1a00132e <Chip_SetupCoreClock+0x6e>
1a00132a:	2500      	movs	r5, #0
1a00132c:	462e      	mov	r6, r5
1a00132e:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a001332:	9b01      	ldr	r3, [sp, #4]
1a001334:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a001338:	9a05      	ldr	r2, [sp, #20]
1a00133a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a00133e:	9a03      	ldr	r2, [sp, #12]
1a001340:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a001344:	9a04      	ldr	r2, [sp, #16]
1a001346:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a00134a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a00134e:	4a2f      	ldr	r2, [pc, #188]	; (1a00140c <Chip_SetupCoreClock+0x14c>)
1a001350:	6453      	str	r3, [r2, #68]	; 0x44
1a001352:	4b2e      	ldr	r3, [pc, #184]	; (1a00140c <Chip_SetupCoreClock+0x14c>)
1a001354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
1a001356:	f013 0f01 	tst.w	r3, #1
1a00135a:	d0fa      	beq.n	1a001352 <Chip_SetupCoreClock+0x92>
1a00135c:	2300      	movs	r3, #0
1a00135e:	2201      	movs	r2, #1
1a001360:	2109      	movs	r1, #9
1a001362:	2004      	movs	r0, #4
1a001364:	f000 fa84 	bl	1a001870 <Chip_Clock_SetBaseClock>
1a001368:	b306      	cbz	r6, 1a0013ac <Chip_SetupCoreClock+0xec>
1a00136a:	f242 7310 	movw	r3, #10000	; 0x2710
1a00136e:	9309      	str	r3, [sp, #36]	; 0x24
1a001370:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a001372:	1e5a      	subs	r2, r3, #1
1a001374:	9209      	str	r2, [sp, #36]	; 0x24
1a001376:	2b00      	cmp	r3, #0
1a001378:	d1fa      	bne.n	1a001370 <Chip_SetupCoreClock+0xb0>
1a00137a:	9b01      	ldr	r3, [sp, #4]
1a00137c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a001380:	9301      	str	r3, [sp, #4]
1a001382:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a001386:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a00138a:	9a05      	ldr	r2, [sp, #20]
1a00138c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a001390:	9a03      	ldr	r2, [sp, #12]
1a001392:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a001396:	9a04      	ldr	r2, [sp, #16]
1a001398:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a00139c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a0013a0:	4a1a      	ldr	r2, [pc, #104]	; (1a00140c <Chip_SetupCoreClock+0x14c>)
1a0013a2:	6453      	str	r3, [r2, #68]	; 0x44
1a0013a4:	2c00      	cmp	r4, #0
1a0013a6:	d12e      	bne.n	1a001406 <Chip_SetupCoreClock+0x146>
1a0013a8:	b00a      	add	sp, #40	; 0x28
1a0013aa:	bd70      	pop	{r4, r5, r6, pc}
1a0013ac:	2d00      	cmp	r5, #0
1a0013ae:	d0f9      	beq.n	1a0013a4 <Chip_SetupCoreClock+0xe4>
1a0013b0:	f242 7310 	movw	r3, #10000	; 0x2710
1a0013b4:	9309      	str	r3, [sp, #36]	; 0x24
1a0013b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a0013b8:	1e5a      	subs	r2, r3, #1
1a0013ba:	9209      	str	r2, [sp, #36]	; 0x24
1a0013bc:	2b00      	cmp	r3, #0
1a0013be:	d1fa      	bne.n	1a0013b6 <Chip_SetupCoreClock+0xf6>
1a0013c0:	9b04      	ldr	r3, [sp, #16]
1a0013c2:	1e5a      	subs	r2, r3, #1
1a0013c4:	9204      	str	r2, [sp, #16]
1a0013c6:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a0013ca:	9b01      	ldr	r3, [sp, #4]
1a0013cc:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a0013d0:	9905      	ldr	r1, [sp, #20]
1a0013d2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a0013d6:	9903      	ldr	r1, [sp, #12]
1a0013d8:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a0013dc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a0013e0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a0013e4:	4a09      	ldr	r2, [pc, #36]	; (1a00140c <Chip_SetupCoreClock+0x14c>)
1a0013e6:	6453      	str	r3, [r2, #68]	; 0x44
1a0013e8:	e7dc      	b.n	1a0013a4 <Chip_SetupCoreClock+0xe4>
1a0013ea:	480a      	ldr	r0, [pc, #40]	; (1a001414 <Chip_SetupCoreClock+0x154>)
1a0013ec:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a0013f0:	78cb      	ldrb	r3, [r1, #3]
1a0013f2:	788a      	ldrb	r2, [r1, #2]
1a0013f4:	7849      	ldrb	r1, [r1, #1]
1a0013f6:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a0013fa:	f000 fa39 	bl	1a001870 <Chip_Clock_SetBaseClock>
1a0013fe:	3401      	adds	r4, #1
1a001400:	2c11      	cmp	r4, #17
1a001402:	d9f2      	bls.n	1a0013ea <Chip_SetupCoreClock+0x12a>
1a001404:	e7d0      	b.n	1a0013a8 <Chip_SetupCoreClock+0xe8>
1a001406:	2400      	movs	r4, #0
1a001408:	e7fa      	b.n	1a001400 <Chip_SetupCoreClock+0x140>
1a00140a:	bf00      	nop
1a00140c:	40050000 	.word	0x40050000
1a001410:	068e7780 	.word	0x068e7780
1a001414:	1a0021c4 	.word	0x1a0021c4

1a001418 <SystemCoreClockUpdate>:
1a001418:	b508      	push	{r3, lr}
1a00141a:	2069      	movs	r0, #105	; 0x69
1a00141c:	f000 fac0 	bl	1a0019a0 <Chip_Clock_GetRate>
1a001420:	4b01      	ldr	r3, [pc, #4]	; (1a001428 <SystemCoreClockUpdate+0x10>)
1a001422:	6018      	str	r0, [r3, #0]
1a001424:	bd08      	pop	{r3, pc}
1a001426:	bf00      	nop
1a001428:	10000240 	.word	0x10000240

1a00142c <pll_calc_divs>:
1a00142c:	b4f0      	push	{r4, r5, r6, r7}
1a00142e:	680b      	ldr	r3, [r1, #0]
1a001430:	f013 0f80 	tst.w	r3, #128	; 0x80
1a001434:	d002      	beq.n	1a00143c <pll_calc_divs+0x10>
1a001436:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a00143a:	600b      	str	r3, [r1, #0]
1a00143c:	4607      	mov	r7, r0
1a00143e:	2501      	movs	r5, #1
1a001440:	e03a      	b.n	1a0014b8 <pll_calc_divs+0x8c>
1a001442:	694b      	ldr	r3, [r1, #20]
1a001444:	fb03 f302 	mul.w	r3, r3, r2
1a001448:	fbb3 f3f5 	udiv	r3, r3, r5
1a00144c:	e01c      	b.n	1a001488 <pll_calc_divs+0x5c>
1a00144e:	461c      	mov	r4, r3
1a001450:	ebb0 0c04 	subs.w	ip, r0, r4
1a001454:	d427      	bmi.n	1a0014a6 <pll_calc_divs+0x7a>
1a001456:	4567      	cmp	r7, ip
1a001458:	d906      	bls.n	1a001468 <pll_calc_divs+0x3c>
1a00145a:	608d      	str	r5, [r1, #8]
1a00145c:	1c77      	adds	r7, r6, #1
1a00145e:	60cf      	str	r7, [r1, #12]
1a001460:	610a      	str	r2, [r1, #16]
1a001462:	618c      	str	r4, [r1, #24]
1a001464:	61cb      	str	r3, [r1, #28]
1a001466:	4667      	mov	r7, ip
1a001468:	3201      	adds	r2, #1
1a00146a:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a00146e:	dc1d      	bgt.n	1a0014ac <pll_calc_divs+0x80>
1a001470:	680c      	ldr	r4, [r1, #0]
1a001472:	f014 0f40 	tst.w	r4, #64	; 0x40
1a001476:	d0e4      	beq.n	1a001442 <pll_calc_divs+0x16>
1a001478:	1c73      	adds	r3, r6, #1
1a00147a:	fa02 fc03 	lsl.w	ip, r2, r3
1a00147e:	694b      	ldr	r3, [r1, #20]
1a001480:	fb03 f30c 	mul.w	r3, r3, ip
1a001484:	fbb3 f3f5 	udiv	r3, r3, r5
1a001488:	f8df c038 	ldr.w	ip, [pc, #56]	; 1a0014c4 <pll_calc_divs+0x98>
1a00148c:	4563      	cmp	r3, ip
1a00148e:	d9eb      	bls.n	1a001468 <pll_calc_divs+0x3c>
1a001490:	f8df c034 	ldr.w	ip, [pc, #52]	; 1a0014c8 <pll_calc_divs+0x9c>
1a001494:	4563      	cmp	r3, ip
1a001496:	d809      	bhi.n	1a0014ac <pll_calc_divs+0x80>
1a001498:	f014 0f80 	tst.w	r4, #128	; 0x80
1a00149c:	d1d7      	bne.n	1a00144e <pll_calc_divs+0x22>
1a00149e:	1c74      	adds	r4, r6, #1
1a0014a0:	fa23 f404 	lsr.w	r4, r3, r4
1a0014a4:	e7d4      	b.n	1a001450 <pll_calc_divs+0x24>
1a0014a6:	f1cc 0c00 	rsb	ip, ip, #0
1a0014aa:	e7d4      	b.n	1a001456 <pll_calc_divs+0x2a>
1a0014ac:	3601      	adds	r6, #1
1a0014ae:	2e03      	cmp	r6, #3
1a0014b0:	dc01      	bgt.n	1a0014b6 <pll_calc_divs+0x8a>
1a0014b2:	2201      	movs	r2, #1
1a0014b4:	e7d9      	b.n	1a00146a <pll_calc_divs+0x3e>
1a0014b6:	3501      	adds	r5, #1
1a0014b8:	2d04      	cmp	r5, #4
1a0014ba:	dc01      	bgt.n	1a0014c0 <pll_calc_divs+0x94>
1a0014bc:	2600      	movs	r6, #0
1a0014be:	e7f6      	b.n	1a0014ae <pll_calc_divs+0x82>
1a0014c0:	bcf0      	pop	{r4, r5, r6, r7}
1a0014c2:	4770      	bx	lr
1a0014c4:	094c5eff 	.word	0x094c5eff
1a0014c8:	1312d000 	.word	0x1312d000

1a0014cc <pll_get_frac>:
1a0014cc:	b5f0      	push	{r4, r5, r6, r7, lr}
1a0014ce:	b099      	sub	sp, #100	; 0x64
1a0014d0:	4605      	mov	r5, r0
1a0014d2:	460c      	mov	r4, r1
1a0014d4:	225c      	movs	r2, #92	; 0x5c
1a0014d6:	2100      	movs	r1, #0
1a0014d8:	a801      	add	r0, sp, #4
1a0014da:	f000 fd3f 	bl	1a001f5c <memset>
1a0014de:	2380      	movs	r3, #128	; 0x80
1a0014e0:	9300      	str	r3, [sp, #0]
1a0014e2:	6963      	ldr	r3, [r4, #20]
1a0014e4:	9305      	str	r3, [sp, #20]
1a0014e6:	7923      	ldrb	r3, [r4, #4]
1a0014e8:	f88d 3004 	strb.w	r3, [sp, #4]
1a0014ec:	4669      	mov	r1, sp
1a0014ee:	4628      	mov	r0, r5
1a0014f0:	f7ff ff9c 	bl	1a00142c <pll_calc_divs>
1a0014f4:	9b06      	ldr	r3, [sp, #24]
1a0014f6:	42ab      	cmp	r3, r5
1a0014f8:	d027      	beq.n	1a00154a <pll_get_frac+0x7e>
1a0014fa:	1aeb      	subs	r3, r5, r3
1a0014fc:	d42e      	bmi.n	1a00155c <pll_get_frac+0x90>
1a0014fe:	461e      	mov	r6, r3
1a001500:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a001502:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a001506:	9310      	str	r3, [sp, #64]	; 0x40
1a001508:	6963      	ldr	r3, [r4, #20]
1a00150a:	9315      	str	r3, [sp, #84]	; 0x54
1a00150c:	7923      	ldrb	r3, [r4, #4]
1a00150e:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
1a001512:	a910      	add	r1, sp, #64	; 0x40
1a001514:	4628      	mov	r0, r5
1a001516:	f7ff ff89 	bl	1a00142c <pll_calc_divs>
1a00151a:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a00151c:	42ab      	cmp	r3, r5
1a00151e:	d01f      	beq.n	1a001560 <pll_get_frac+0x94>
1a001520:	1aeb      	subs	r3, r5, r3
1a001522:	d425      	bmi.n	1a001570 <pll_get_frac+0xa4>
1a001524:	461f      	mov	r7, r3
1a001526:	4b2b      	ldr	r3, [pc, #172]	; (1a0015d4 <pll_get_frac+0x108>)
1a001528:	429d      	cmp	r5, r3
1a00152a:	d923      	bls.n	1a001574 <pll_get_frac+0xa8>
1a00152c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a00152e:	1aed      	subs	r5, r5, r3
1a001530:	d433      	bmi.n	1a00159a <pll_get_frac+0xce>
1a001532:	42ae      	cmp	r6, r5
1a001534:	dc3b      	bgt.n	1a0015ae <pll_get_frac+0xe2>
1a001536:	42be      	cmp	r6, r7
1a001538:	dc31      	bgt.n	1a00159e <pll_get_frac+0xd2>
1a00153a:	466d      	mov	r5, sp
1a00153c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00153e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001540:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001544:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a001548:	e006      	b.n	1a001558 <pll_get_frac+0x8c>
1a00154a:	466d      	mov	r5, sp
1a00154c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00154e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001550:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001554:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a001558:	b019      	add	sp, #100	; 0x64
1a00155a:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a00155c:	425b      	negs	r3, r3
1a00155e:	e7ce      	b.n	1a0014fe <pll_get_frac+0x32>
1a001560:	ad10      	add	r5, sp, #64	; 0x40
1a001562:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001564:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001566:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a00156a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a00156e:	e7f3      	b.n	1a001558 <pll_get_frac+0x8c>
1a001570:	425b      	negs	r3, r3
1a001572:	e7d7      	b.n	1a001524 <pll_get_frac+0x58>
1a001574:	2340      	movs	r3, #64	; 0x40
1a001576:	9308      	str	r3, [sp, #32]
1a001578:	6963      	ldr	r3, [r4, #20]
1a00157a:	930d      	str	r3, [sp, #52]	; 0x34
1a00157c:	a908      	add	r1, sp, #32
1a00157e:	4628      	mov	r0, r5
1a001580:	f7ff ff54 	bl	1a00142c <pll_calc_divs>
1a001584:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a001586:	42ab      	cmp	r3, r5
1a001588:	d1d0      	bne.n	1a00152c <pll_get_frac+0x60>
1a00158a:	ad08      	add	r5, sp, #32
1a00158c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00158e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001590:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001594:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a001598:	e7de      	b.n	1a001558 <pll_get_frac+0x8c>
1a00159a:	426d      	negs	r5, r5
1a00159c:	e7c9      	b.n	1a001532 <pll_get_frac+0x66>
1a00159e:	ad10      	add	r5, sp, #64	; 0x40
1a0015a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0015a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0015a4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0015a8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0015ac:	e7d4      	b.n	1a001558 <pll_get_frac+0x8c>
1a0015ae:	42af      	cmp	r7, r5
1a0015b0:	db07      	blt.n	1a0015c2 <pll_get_frac+0xf6>
1a0015b2:	ad08      	add	r5, sp, #32
1a0015b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0015b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0015b8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0015bc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0015c0:	e7ca      	b.n	1a001558 <pll_get_frac+0x8c>
1a0015c2:	ad10      	add	r5, sp, #64	; 0x40
1a0015c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0015c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0015c8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0015cc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0015d0:	e7c2      	b.n	1a001558 <pll_get_frac+0x8c>
1a0015d2:	bf00      	nop
1a0015d4:	068e7780 	.word	0x068e7780

1a0015d8 <Chip_Clock_FindBaseClock>:
1a0015d8:	b430      	push	{r4, r5}
1a0015da:	4605      	mov	r5, r0
1a0015dc:	2300      	movs	r3, #0
1a0015de:	201c      	movs	r0, #28
1a0015e0:	e000      	b.n	1a0015e4 <Chip_Clock_FindBaseClock+0xc>
1a0015e2:	3301      	adds	r3, #1
1a0015e4:	281c      	cmp	r0, #28
1a0015e6:	d118      	bne.n	1a00161a <Chip_Clock_FindBaseClock+0x42>
1a0015e8:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a0015ec:	0051      	lsls	r1, r2, #1
1a0015ee:	4a0c      	ldr	r2, [pc, #48]	; (1a001620 <Chip_Clock_FindBaseClock+0x48>)
1a0015f0:	440a      	add	r2, r1
1a0015f2:	7914      	ldrb	r4, [r2, #4]
1a0015f4:	4284      	cmp	r4, r0
1a0015f6:	d010      	beq.n	1a00161a <Chip_Clock_FindBaseClock+0x42>
1a0015f8:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a0015fc:	004a      	lsls	r2, r1, #1
1a0015fe:	4908      	ldr	r1, [pc, #32]	; (1a001620 <Chip_Clock_FindBaseClock+0x48>)
1a001600:	5a8a      	ldrh	r2, [r1, r2]
1a001602:	42aa      	cmp	r2, r5
1a001604:	d8ed      	bhi.n	1a0015e2 <Chip_Clock_FindBaseClock+0xa>
1a001606:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a00160a:	0051      	lsls	r1, r2, #1
1a00160c:	4a04      	ldr	r2, [pc, #16]	; (1a001620 <Chip_Clock_FindBaseClock+0x48>)
1a00160e:	440a      	add	r2, r1
1a001610:	8852      	ldrh	r2, [r2, #2]
1a001612:	42aa      	cmp	r2, r5
1a001614:	d3e5      	bcc.n	1a0015e2 <Chip_Clock_FindBaseClock+0xa>
1a001616:	4620      	mov	r0, r4
1a001618:	e7e4      	b.n	1a0015e4 <Chip_Clock_FindBaseClock+0xc>
1a00161a:	bc30      	pop	{r4, r5}
1a00161c:	4770      	bx	lr
1a00161e:	bf00      	nop
1a001620:	1a002218 	.word	0x1a002218

1a001624 <Chip_Clock_EnableCrystal>:
1a001624:	b082      	sub	sp, #8
1a001626:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a00162a:	9301      	str	r3, [sp, #4]
1a00162c:	4a0d      	ldr	r2, [pc, #52]	; (1a001664 <Chip_Clock_EnableCrystal+0x40>)
1a00162e:	6993      	ldr	r3, [r2, #24]
1a001630:	f023 0102 	bic.w	r1, r3, #2
1a001634:	6992      	ldr	r2, [r2, #24]
1a001636:	428a      	cmp	r2, r1
1a001638:	d001      	beq.n	1a00163e <Chip_Clock_EnableCrystal+0x1a>
1a00163a:	4a0a      	ldr	r2, [pc, #40]	; (1a001664 <Chip_Clock_EnableCrystal+0x40>)
1a00163c:	6191      	str	r1, [r2, #24]
1a00163e:	f023 0303 	bic.w	r3, r3, #3
1a001642:	4a09      	ldr	r2, [pc, #36]	; (1a001668 <Chip_Clock_EnableCrystal+0x44>)
1a001644:	6811      	ldr	r1, [r2, #0]
1a001646:	4a09      	ldr	r2, [pc, #36]	; (1a00166c <Chip_Clock_EnableCrystal+0x48>)
1a001648:	4291      	cmp	r1, r2
1a00164a:	d901      	bls.n	1a001650 <Chip_Clock_EnableCrystal+0x2c>
1a00164c:	f043 0304 	orr.w	r3, r3, #4
1a001650:	4a04      	ldr	r2, [pc, #16]	; (1a001664 <Chip_Clock_EnableCrystal+0x40>)
1a001652:	6193      	str	r3, [r2, #24]
1a001654:	9b01      	ldr	r3, [sp, #4]
1a001656:	1e5a      	subs	r2, r3, #1
1a001658:	9201      	str	r2, [sp, #4]
1a00165a:	2b00      	cmp	r3, #0
1a00165c:	d1fa      	bne.n	1a001654 <Chip_Clock_EnableCrystal+0x30>
1a00165e:	b002      	add	sp, #8
1a001660:	4770      	bx	lr
1a001662:	bf00      	nop
1a001664:	40050000 	.word	0x40050000
1a001668:	1a0021c0 	.word	0x1a0021c0
1a00166c:	01312cff 	.word	0x01312cff

1a001670 <Chip_Clock_GetDividerSource>:
1a001670:	3012      	adds	r0, #18
1a001672:	4b05      	ldr	r3, [pc, #20]	; (1a001688 <Chip_Clock_GetDividerSource+0x18>)
1a001674:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
1a001678:	f010 0f01 	tst.w	r0, #1
1a00167c:	d102      	bne.n	1a001684 <Chip_Clock_GetDividerSource+0x14>
1a00167e:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a001682:	4770      	bx	lr
1a001684:	2011      	movs	r0, #17
1a001686:	4770      	bx	lr
1a001688:	40050000 	.word	0x40050000

1a00168c <Chip_Clock_GetDividerDivisor>:
1a00168c:	f100 0212 	add.w	r2, r0, #18
1a001690:	4b03      	ldr	r3, [pc, #12]	; (1a0016a0 <Chip_Clock_GetDividerDivisor+0x14>)
1a001692:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a001696:	4b03      	ldr	r3, [pc, #12]	; (1a0016a4 <Chip_Clock_GetDividerDivisor+0x18>)
1a001698:	5c18      	ldrb	r0, [r3, r0]
1a00169a:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a00169e:	4770      	bx	lr
1a0016a0:	40050000 	.word	0x40050000
1a0016a4:	1a002210 	.word	0x1a002210

1a0016a8 <Chip_Clock_GetClockInputHz>:
1a0016a8:	b508      	push	{r3, lr}
1a0016aa:	2810      	cmp	r0, #16
1a0016ac:	d80a      	bhi.n	1a0016c4 <Chip_Clock_GetClockInputHz+0x1c>
1a0016ae:	e8df f000 	tbb	[pc, r0]
1a0016b2:	0b44      	.short	0x0b44
1a0016b4:	0921180d 	.word	0x0921180d
1a0016b8:	2d2a2724 	.word	0x2d2a2724
1a0016bc:	34300909 	.word	0x34300909
1a0016c0:	3c38      	.short	0x3c38
1a0016c2:	40          	.byte	0x40
1a0016c3:	00          	.byte	0x00
1a0016c4:	2000      	movs	r0, #0
1a0016c6:	e03a      	b.n	1a00173e <Chip_Clock_GetClockInputHz+0x96>
1a0016c8:	481e      	ldr	r0, [pc, #120]	; (1a001744 <Chip_Clock_GetClockInputHz+0x9c>)
1a0016ca:	e038      	b.n	1a00173e <Chip_Clock_GetClockInputHz+0x96>
1a0016cc:	4b1e      	ldr	r3, [pc, #120]	; (1a001748 <Chip_Clock_GetClockInputHz+0xa0>)
1a0016ce:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a0016d2:	f003 0307 	and.w	r3, r3, #7
1a0016d6:	2b04      	cmp	r3, #4
1a0016d8:	d001      	beq.n	1a0016de <Chip_Clock_GetClockInputHz+0x36>
1a0016da:	481c      	ldr	r0, [pc, #112]	; (1a00174c <Chip_Clock_GetClockInputHz+0xa4>)
1a0016dc:	e02f      	b.n	1a00173e <Chip_Clock_GetClockInputHz+0x96>
1a0016de:	2000      	movs	r0, #0
1a0016e0:	e02d      	b.n	1a00173e <Chip_Clock_GetClockInputHz+0x96>
1a0016e2:	4b19      	ldr	r3, [pc, #100]	; (1a001748 <Chip_Clock_GetClockInputHz+0xa0>)
1a0016e4:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a0016e8:	f003 0307 	and.w	r3, r3, #7
1a0016ec:	2b04      	cmp	r3, #4
1a0016ee:	d027      	beq.n	1a001740 <Chip_Clock_GetClockInputHz+0x98>
1a0016f0:	4816      	ldr	r0, [pc, #88]	; (1a00174c <Chip_Clock_GetClockInputHz+0xa4>)
1a0016f2:	e024      	b.n	1a00173e <Chip_Clock_GetClockInputHz+0x96>
1a0016f4:	4b16      	ldr	r3, [pc, #88]	; (1a001750 <Chip_Clock_GetClockInputHz+0xa8>)
1a0016f6:	6818      	ldr	r0, [r3, #0]
1a0016f8:	e021      	b.n	1a00173e <Chip_Clock_GetClockInputHz+0x96>
1a0016fa:	4b16      	ldr	r3, [pc, #88]	; (1a001754 <Chip_Clock_GetClockInputHz+0xac>)
1a0016fc:	6818      	ldr	r0, [r3, #0]
1a0016fe:	e01e      	b.n	1a00173e <Chip_Clock_GetClockInputHz+0x96>
1a001700:	4b15      	ldr	r3, [pc, #84]	; (1a001758 <Chip_Clock_GetClockInputHz+0xb0>)
1a001702:	6818      	ldr	r0, [r3, #0]
1a001704:	e01b      	b.n	1a00173e <Chip_Clock_GetClockInputHz+0x96>
1a001706:	4b14      	ldr	r3, [pc, #80]	; (1a001758 <Chip_Clock_GetClockInputHz+0xb0>)
1a001708:	6858      	ldr	r0, [r3, #4]
1a00170a:	e018      	b.n	1a00173e <Chip_Clock_GetClockInputHz+0x96>
1a00170c:	f000 f868 	bl	1a0017e0 <Chip_Clock_GetMainPLLHz>
1a001710:	e015      	b.n	1a00173e <Chip_Clock_GetClockInputHz+0x96>
1a001712:	2100      	movs	r1, #0
1a001714:	f000 f89a 	bl	1a00184c <Chip_Clock_GetDivRate>
1a001718:	e011      	b.n	1a00173e <Chip_Clock_GetClockInputHz+0x96>
1a00171a:	2101      	movs	r1, #1
1a00171c:	f000 f896 	bl	1a00184c <Chip_Clock_GetDivRate>
1a001720:	e00d      	b.n	1a00173e <Chip_Clock_GetClockInputHz+0x96>
1a001722:	2102      	movs	r1, #2
1a001724:	f000 f892 	bl	1a00184c <Chip_Clock_GetDivRate>
1a001728:	e009      	b.n	1a00173e <Chip_Clock_GetClockInputHz+0x96>
1a00172a:	2103      	movs	r1, #3
1a00172c:	f000 f88e 	bl	1a00184c <Chip_Clock_GetDivRate>
1a001730:	e005      	b.n	1a00173e <Chip_Clock_GetClockInputHz+0x96>
1a001732:	2104      	movs	r1, #4
1a001734:	f000 f88a 	bl	1a00184c <Chip_Clock_GetDivRate>
1a001738:	e001      	b.n	1a00173e <Chip_Clock_GetClockInputHz+0x96>
1a00173a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
1a00173e:	bd08      	pop	{r3, pc}
1a001740:	4806      	ldr	r0, [pc, #24]	; (1a00175c <Chip_Clock_GetClockInputHz+0xb4>)
1a001742:	e7fc      	b.n	1a00173e <Chip_Clock_GetClockInputHz+0x96>
1a001744:	00b71b00 	.word	0x00b71b00
1a001748:	40043000 	.word	0x40043000
1a00174c:	017d7840 	.word	0x017d7840
1a001750:	1a002194 	.word	0x1a002194
1a001754:	1a0021c0 	.word	0x1a0021c0
1a001758:	100000f8 	.word	0x100000f8
1a00175c:	02faf080 	.word	0x02faf080

1a001760 <Chip_Clock_CalcMainPLLValue>:
1a001760:	b538      	push	{r3, r4, r5, lr}
1a001762:	4605      	mov	r5, r0
1a001764:	460c      	mov	r4, r1
1a001766:	7908      	ldrb	r0, [r1, #4]
1a001768:	f7ff ff9e 	bl	1a0016a8 <Chip_Clock_GetClockInputHz>
1a00176c:	6160      	str	r0, [r4, #20]
1a00176e:	4b19      	ldr	r3, [pc, #100]	; (1a0017d4 <Chip_Clock_CalcMainPLLValue+0x74>)
1a001770:	442b      	add	r3, r5
1a001772:	4a19      	ldr	r2, [pc, #100]	; (1a0017d8 <Chip_Clock_CalcMainPLLValue+0x78>)
1a001774:	4293      	cmp	r3, r2
1a001776:	d821      	bhi.n	1a0017bc <Chip_Clock_CalcMainPLLValue+0x5c>
1a001778:	b318      	cbz	r0, 1a0017c2 <Chip_Clock_CalcMainPLLValue+0x62>
1a00177a:	2380      	movs	r3, #128	; 0x80
1a00177c:	6023      	str	r3, [r4, #0]
1a00177e:	2300      	movs	r3, #0
1a001780:	60a3      	str	r3, [r4, #8]
1a001782:	60e3      	str	r3, [r4, #12]
1a001784:	fbb5 f3f0 	udiv	r3, r5, r0
1a001788:	6123      	str	r3, [r4, #16]
1a00178a:	4a14      	ldr	r2, [pc, #80]	; (1a0017dc <Chip_Clock_CalcMainPLLValue+0x7c>)
1a00178c:	4295      	cmp	r5, r2
1a00178e:	d903      	bls.n	1a001798 <Chip_Clock_CalcMainPLLValue+0x38>
1a001790:	fb03 f000 	mul.w	r0, r3, r0
1a001794:	42a8      	cmp	r0, r5
1a001796:	d007      	beq.n	1a0017a8 <Chip_Clock_CalcMainPLLValue+0x48>
1a001798:	4621      	mov	r1, r4
1a00179a:	4628      	mov	r0, r5
1a00179c:	f7ff fe96 	bl	1a0014cc <pll_get_frac>
1a0017a0:	68a3      	ldr	r3, [r4, #8]
1a0017a2:	b18b      	cbz	r3, 1a0017c8 <Chip_Clock_CalcMainPLLValue+0x68>
1a0017a4:	3b01      	subs	r3, #1
1a0017a6:	60a3      	str	r3, [r4, #8]
1a0017a8:	6923      	ldr	r3, [r4, #16]
1a0017aa:	b183      	cbz	r3, 1a0017ce <Chip_Clock_CalcMainPLLValue+0x6e>
1a0017ac:	68e2      	ldr	r2, [r4, #12]
1a0017ae:	b10a      	cbz	r2, 1a0017b4 <Chip_Clock_CalcMainPLLValue+0x54>
1a0017b0:	3a01      	subs	r2, #1
1a0017b2:	60e2      	str	r2, [r4, #12]
1a0017b4:	3b01      	subs	r3, #1
1a0017b6:	6123      	str	r3, [r4, #16]
1a0017b8:	2000      	movs	r0, #0
1a0017ba:	bd38      	pop	{r3, r4, r5, pc}
1a0017bc:	f04f 30ff 	mov.w	r0, #4294967295
1a0017c0:	e7fb      	b.n	1a0017ba <Chip_Clock_CalcMainPLLValue+0x5a>
1a0017c2:	f04f 30ff 	mov.w	r0, #4294967295
1a0017c6:	e7f8      	b.n	1a0017ba <Chip_Clock_CalcMainPLLValue+0x5a>
1a0017c8:	f04f 30ff 	mov.w	r0, #4294967295
1a0017cc:	e7f5      	b.n	1a0017ba <Chip_Clock_CalcMainPLLValue+0x5a>
1a0017ce:	f04f 30ff 	mov.w	r0, #4294967295
1a0017d2:	e7f2      	b.n	1a0017ba <Chip_Clock_CalcMainPLLValue+0x5a>
1a0017d4:	ff6b3a10 	.word	0xff6b3a10
1a0017d8:	0b940510 	.word	0x0b940510
1a0017dc:	094c5eff 	.word	0x094c5eff

1a0017e0 <Chip_Clock_GetMainPLLHz>:
1a0017e0:	b530      	push	{r4, r5, lr}
1a0017e2:	b083      	sub	sp, #12
1a0017e4:	4d17      	ldr	r5, [pc, #92]	; (1a001844 <Chip_Clock_GetMainPLLHz+0x64>)
1a0017e6:	6c6c      	ldr	r4, [r5, #68]	; 0x44
1a0017e8:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a0017ec:	f7ff ff5c 	bl	1a0016a8 <Chip_Clock_GetClockInputHz>
1a0017f0:	4b15      	ldr	r3, [pc, #84]	; (1a001848 <Chip_Clock_GetMainPLLHz+0x68>)
1a0017f2:	681b      	ldr	r3, [r3, #0]
1a0017f4:	9301      	str	r3, [sp, #4]
1a0017f6:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a0017f8:	f013 0f01 	tst.w	r3, #1
1a0017fc:	d020      	beq.n	1a001840 <Chip_Clock_GetMainPLLHz+0x60>
1a0017fe:	f3c4 4307 	ubfx	r3, r4, #16, #8
1a001802:	f3c4 3201 	ubfx	r2, r4, #12, #2
1a001806:	f3c4 2101 	ubfx	r1, r4, #8, #2
1a00180a:	f3c4 1580 	ubfx	r5, r4, #6, #1
1a00180e:	3301      	adds	r3, #1
1a001810:	3201      	adds	r2, #1
1a001812:	f10d 0c08 	add.w	ip, sp, #8
1a001816:	4461      	add	r1, ip
1a001818:	f811 1c04 	ldrb.w	r1, [r1, #-4]
1a00181c:	f014 0f80 	tst.w	r4, #128	; 0x80
1a001820:	d108      	bne.n	1a001834 <Chip_Clock_GetMainPLLHz+0x54>
1a001822:	b93d      	cbnz	r5, 1a001834 <Chip_Clock_GetMainPLLHz+0x54>
1a001824:	0049      	lsls	r1, r1, #1
1a001826:	fbb3 f3f1 	udiv	r3, r3, r1
1a00182a:	fbb0 f0f2 	udiv	r0, r0, r2
1a00182e:	fb00 f003 	mul.w	r0, r0, r3
1a001832:	e003      	b.n	1a00183c <Chip_Clock_GetMainPLLHz+0x5c>
1a001834:	fbb0 f0f2 	udiv	r0, r0, r2
1a001838:	fb03 f000 	mul.w	r0, r3, r0
1a00183c:	b003      	add	sp, #12
1a00183e:	bd30      	pop	{r4, r5, pc}
1a001840:	2000      	movs	r0, #0
1a001842:	e7fb      	b.n	1a00183c <Chip_Clock_GetMainPLLHz+0x5c>
1a001844:	40050000 	.word	0x40050000
1a001848:	1a00220c 	.word	0x1a00220c

1a00184c <Chip_Clock_GetDivRate>:
1a00184c:	b538      	push	{r3, r4, r5, lr}
1a00184e:	460c      	mov	r4, r1
1a001850:	4608      	mov	r0, r1
1a001852:	f7ff ff0d 	bl	1a001670 <Chip_Clock_GetDividerSource>
1a001856:	4605      	mov	r5, r0
1a001858:	4620      	mov	r0, r4
1a00185a:	f7ff ff17 	bl	1a00168c <Chip_Clock_GetDividerDivisor>
1a00185e:	4604      	mov	r4, r0
1a001860:	4628      	mov	r0, r5
1a001862:	f7ff ff21 	bl	1a0016a8 <Chip_Clock_GetClockInputHz>
1a001866:	3401      	adds	r4, #1
1a001868:	fbb0 f0f4 	udiv	r0, r0, r4
1a00186c:	bd38      	pop	{r3, r4, r5, pc}
1a00186e:	Address 0x1a00186e is out of bounds.


1a001870 <Chip_Clock_SetBaseClock>:
1a001870:	b430      	push	{r4, r5}
1a001872:	f100 0416 	add.w	r4, r0, #22
1a001876:	00a4      	lsls	r4, r4, #2
1a001878:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a00187c:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a001880:	6864      	ldr	r4, [r4, #4]
1a001882:	281b      	cmp	r0, #27
1a001884:	d813      	bhi.n	1a0018ae <Chip_Clock_SetBaseClock+0x3e>
1a001886:	2911      	cmp	r1, #17
1a001888:	d01a      	beq.n	1a0018c0 <Chip_Clock_SetBaseClock+0x50>
1a00188a:	4d0e      	ldr	r5, [pc, #56]	; (1a0018c4 <Chip_Clock_SetBaseClock+0x54>)
1a00188c:	4025      	ands	r5, r4
1a00188e:	b10a      	cbz	r2, 1a001894 <Chip_Clock_SetBaseClock+0x24>
1a001890:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
1a001894:	b10b      	cbz	r3, 1a00189a <Chip_Clock_SetBaseClock+0x2a>
1a001896:	f045 0501 	orr.w	r5, r5, #1
1a00189a:	ea45 6501 	orr.w	r5, r5, r1, lsl #24
1a00189e:	3016      	adds	r0, #22
1a0018a0:	0080      	lsls	r0, r0, #2
1a0018a2:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0018a6:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0018aa:	6045      	str	r5, [r0, #4]
1a0018ac:	e008      	b.n	1a0018c0 <Chip_Clock_SetBaseClock+0x50>
1a0018ae:	f044 0401 	orr.w	r4, r4, #1
1a0018b2:	3016      	adds	r0, #22
1a0018b4:	0080      	lsls	r0, r0, #2
1a0018b6:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0018ba:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0018be:	6044      	str	r4, [r0, #4]
1a0018c0:	bc30      	pop	{r4, r5}
1a0018c2:	4770      	bx	lr
1a0018c4:	e0fff7fe 	.word	0xe0fff7fe

1a0018c8 <Chip_Clock_GetBaseClock>:
1a0018c8:	281b      	cmp	r0, #27
1a0018ca:	d80c      	bhi.n	1a0018e6 <Chip_Clock_GetBaseClock+0x1e>
1a0018cc:	3016      	adds	r0, #22
1a0018ce:	0080      	lsls	r0, r0, #2
1a0018d0:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0018d4:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0018d8:	6840      	ldr	r0, [r0, #4]
1a0018da:	f010 0f01 	tst.w	r0, #1
1a0018de:	d104      	bne.n	1a0018ea <Chip_Clock_GetBaseClock+0x22>
1a0018e0:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a0018e4:	4770      	bx	lr
1a0018e6:	2011      	movs	r0, #17
1a0018e8:	4770      	bx	lr
1a0018ea:	2011      	movs	r0, #17
1a0018ec:	4770      	bx	lr

1a0018ee <Chip_Clock_GetBaseClocktHz>:
1a0018ee:	b508      	push	{r3, lr}
1a0018f0:	f7ff ffea 	bl	1a0018c8 <Chip_Clock_GetBaseClock>
1a0018f4:	f7ff fed8 	bl	1a0016a8 <Chip_Clock_GetClockInputHz>
1a0018f8:	bd08      	pop	{r3, pc}
1a0018fa:	Address 0x1a0018fa is out of bounds.


1a0018fc <Chip_Clock_EnableOpts>:
1a0018fc:	b971      	cbnz	r1, 1a00191c <Chip_Clock_EnableOpts+0x20>
1a0018fe:	2101      	movs	r1, #1
1a001900:	b10a      	cbz	r2, 1a001906 <Chip_Clock_EnableOpts+0xa>
1a001902:	f041 0104 	orr.w	r1, r1, #4
1a001906:	2b02      	cmp	r3, #2
1a001908:	d00a      	beq.n	1a001920 <Chip_Clock_EnableOpts+0x24>
1a00190a:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a00190e:	d30a      	bcc.n	1a001926 <Chip_Clock_EnableOpts+0x2a>
1a001910:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a001914:	4b06      	ldr	r3, [pc, #24]	; (1a001930 <Chip_Clock_EnableOpts+0x34>)
1a001916:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a00191a:	4770      	bx	lr
1a00191c:	2103      	movs	r1, #3
1a00191e:	e7ef      	b.n	1a001900 <Chip_Clock_EnableOpts+0x4>
1a001920:	f041 0120 	orr.w	r1, r1, #32
1a001924:	e7f1      	b.n	1a00190a <Chip_Clock_EnableOpts+0xe>
1a001926:	3020      	adds	r0, #32
1a001928:	4b02      	ldr	r3, [pc, #8]	; (1a001934 <Chip_Clock_EnableOpts+0x38>)
1a00192a:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a00192e:	4770      	bx	lr
1a001930:	40052000 	.word	0x40052000
1a001934:	40051000 	.word	0x40051000

1a001938 <Chip_Clock_Enable>:
1a001938:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a00193c:	d309      	bcc.n	1a001952 <Chip_Clock_Enable+0x1a>
1a00193e:	4a09      	ldr	r2, [pc, #36]	; (1a001964 <Chip_Clock_Enable+0x2c>)
1a001940:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a001944:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a001948:	f043 0301 	orr.w	r3, r3, #1
1a00194c:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a001950:	4770      	bx	lr
1a001952:	4a05      	ldr	r2, [pc, #20]	; (1a001968 <Chip_Clock_Enable+0x30>)
1a001954:	3020      	adds	r0, #32
1a001956:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a00195a:	f043 0301 	orr.w	r3, r3, #1
1a00195e:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a001962:	4770      	bx	lr
1a001964:	40052000 	.word	0x40052000
1a001968:	40051000 	.word	0x40051000

1a00196c <Chip_Clock_Disable>:
1a00196c:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a001970:	d309      	bcc.n	1a001986 <Chip_Clock_Disable+0x1a>
1a001972:	4a09      	ldr	r2, [pc, #36]	; (1a001998 <Chip_Clock_Disable+0x2c>)
1a001974:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a001978:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a00197c:	f023 0301 	bic.w	r3, r3, #1
1a001980:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a001984:	4770      	bx	lr
1a001986:	4a05      	ldr	r2, [pc, #20]	; (1a00199c <Chip_Clock_Disable+0x30>)
1a001988:	3020      	adds	r0, #32
1a00198a:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a00198e:	f023 0301 	bic.w	r3, r3, #1
1a001992:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a001996:	4770      	bx	lr
1a001998:	40052000 	.word	0x40052000
1a00199c:	40051000 	.word	0x40051000

1a0019a0 <Chip_Clock_GetRate>:
1a0019a0:	b510      	push	{r4, lr}
1a0019a2:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a0019a6:	d309      	bcc.n	1a0019bc <Chip_Clock_GetRate+0x1c>
1a0019a8:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a0019ac:	4a0d      	ldr	r2, [pc, #52]	; (1a0019e4 <Chip_Clock_GetRate+0x44>)
1a0019ae:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a0019b2:	f014 0f01 	tst.w	r4, #1
1a0019b6:	d107      	bne.n	1a0019c8 <Chip_Clock_GetRate+0x28>
1a0019b8:	2000      	movs	r0, #0
1a0019ba:	bd10      	pop	{r4, pc}
1a0019bc:	f100 0320 	add.w	r3, r0, #32
1a0019c0:	4a09      	ldr	r2, [pc, #36]	; (1a0019e8 <Chip_Clock_GetRate+0x48>)
1a0019c2:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a0019c6:	e7f4      	b.n	1a0019b2 <Chip_Clock_GetRate+0x12>
1a0019c8:	f7ff fe06 	bl	1a0015d8 <Chip_Clock_FindBaseClock>
1a0019cc:	f7ff ff8f 	bl	1a0018ee <Chip_Clock_GetBaseClocktHz>
1a0019d0:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a0019d4:	d103      	bne.n	1a0019de <Chip_Clock_GetRate+0x3e>
1a0019d6:	2301      	movs	r3, #1
1a0019d8:	fbb0 f0f3 	udiv	r0, r0, r3
1a0019dc:	e7ed      	b.n	1a0019ba <Chip_Clock_GetRate+0x1a>
1a0019de:	2302      	movs	r3, #2
1a0019e0:	e7fa      	b.n	1a0019d8 <Chip_Clock_GetRate+0x38>
1a0019e2:	bf00      	nop
1a0019e4:	40052000 	.word	0x40052000
1a0019e8:	40051000 	.word	0x40051000

1a0019ec <Chip_UART_GetIndex>:
1a0019ec:	4b09      	ldr	r3, [pc, #36]	; (1a001a14 <Chip_UART_GetIndex+0x28>)
1a0019ee:	4298      	cmp	r0, r3
1a0019f0:	d009      	beq.n	1a001a06 <Chip_UART_GetIndex+0x1a>
1a0019f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a0019f6:	4298      	cmp	r0, r3
1a0019f8:	d007      	beq.n	1a001a0a <Chip_UART_GetIndex+0x1e>
1a0019fa:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a0019fe:	4298      	cmp	r0, r3
1a001a00:	d005      	beq.n	1a001a0e <Chip_UART_GetIndex+0x22>
1a001a02:	2000      	movs	r0, #0
1a001a04:	4770      	bx	lr
1a001a06:	2002      	movs	r0, #2
1a001a08:	4770      	bx	lr
1a001a0a:	2003      	movs	r0, #3
1a001a0c:	4770      	bx	lr
1a001a0e:	2001      	movs	r0, #1
1a001a10:	4770      	bx	lr
1a001a12:	bf00      	nop
1a001a14:	400c1000 	.word	0x400c1000

1a001a18 <Chip_UART_Init>:
1a001a18:	b530      	push	{r4, r5, lr}
1a001a1a:	b083      	sub	sp, #12
1a001a1c:	4604      	mov	r4, r0
1a001a1e:	f7ff ffe5 	bl	1a0019ec <Chip_UART_GetIndex>
1a001a22:	2301      	movs	r3, #1
1a001a24:	461a      	mov	r2, r3
1a001a26:	4619      	mov	r1, r3
1a001a28:	4d0e      	ldr	r5, [pc, #56]	; (1a001a64 <Chip_UART_Init+0x4c>)
1a001a2a:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a001a2e:	f7ff ff65 	bl	1a0018fc <Chip_Clock_EnableOpts>
1a001a32:	2307      	movs	r3, #7
1a001a34:	60a3      	str	r3, [r4, #8]
1a001a36:	2300      	movs	r3, #0
1a001a38:	65e3      	str	r3, [r4, #92]	; 0x5c
1a001a3a:	6063      	str	r3, [r4, #4]
1a001a3c:	60e3      	str	r3, [r4, #12]
1a001a3e:	6223      	str	r3, [r4, #32]
1a001a40:	64e3      	str	r3, [r4, #76]	; 0x4c
1a001a42:	6563      	str	r3, [r4, #84]	; 0x54
1a001a44:	6523      	str	r3, [r4, #80]	; 0x50
1a001a46:	4b08      	ldr	r3, [pc, #32]	; (1a001a68 <Chip_UART_Init+0x50>)
1a001a48:	429c      	cmp	r4, r3
1a001a4a:	d006      	beq.n	1a001a5a <Chip_UART_Init+0x42>
1a001a4c:	2303      	movs	r3, #3
1a001a4e:	60e3      	str	r3, [r4, #12]
1a001a50:	2310      	movs	r3, #16
1a001a52:	62a3      	str	r3, [r4, #40]	; 0x28
1a001a54:	9b01      	ldr	r3, [sp, #4]
1a001a56:	b003      	add	sp, #12
1a001a58:	bd30      	pop	{r4, r5, pc}
1a001a5a:	2300      	movs	r3, #0
1a001a5c:	6123      	str	r3, [r4, #16]
1a001a5e:	69a3      	ldr	r3, [r4, #24]
1a001a60:	9301      	str	r3, [sp, #4]
1a001a62:	e7f3      	b.n	1a001a4c <Chip_UART_Init+0x34>
1a001a64:	1a00228c 	.word	0x1a00228c
1a001a68:	40082000 	.word	0x40082000

1a001a6c <Chip_UART_SetBaud>:
1a001a6c:	b538      	push	{r3, r4, r5, lr}
1a001a6e:	4605      	mov	r5, r0
1a001a70:	460c      	mov	r4, r1
1a001a72:	f7ff ffbb 	bl	1a0019ec <Chip_UART_GetIndex>
1a001a76:	4b0c      	ldr	r3, [pc, #48]	; (1a001aa8 <Chip_UART_SetBaud+0x3c>)
1a001a78:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a001a7c:	f7ff ff90 	bl	1a0019a0 <Chip_Clock_GetRate>
1a001a80:	0123      	lsls	r3, r4, #4
1a001a82:	fbb0 f3f3 	udiv	r3, r0, r3
1a001a86:	b2d9      	uxtb	r1, r3
1a001a88:	68ea      	ldr	r2, [r5, #12]
1a001a8a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
1a001a8e:	60ea      	str	r2, [r5, #12]
1a001a90:	6029      	str	r1, [r5, #0]
1a001a92:	f3c3 2207 	ubfx	r2, r3, #8, #8
1a001a96:	606a      	str	r2, [r5, #4]
1a001a98:	68ea      	ldr	r2, [r5, #12]
1a001a9a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
1a001a9e:	60ea      	str	r2, [r5, #12]
1a001aa0:	fbb0 f0f3 	udiv	r0, r0, r3
1a001aa4:	0900      	lsrs	r0, r0, #4
1a001aa6:	bd38      	pop	{r3, r4, r5, pc}
1a001aa8:	1a002284 	.word	0x1a002284

1a001aac <Chip_UART_SetBaudFDR>:
1a001aac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a001ab0:	b083      	sub	sp, #12
1a001ab2:	9001      	str	r0, [sp, #4]
1a001ab4:	4688      	mov	r8, r1
1a001ab6:	f7ff ff99 	bl	1a0019ec <Chip_UART_GetIndex>
1a001aba:	4b32      	ldr	r3, [pc, #200]	; (1a001b84 <Chip_UART_SetBaudFDR+0xd8>)
1a001abc:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a001ac0:	f7ff ff6e 	bl	1a0019a0 <Chip_Clock_GetRate>
1a001ac4:	4606      	mov	r6, r0
1a001ac6:	f04f 37ff 	mov.w	r7, #4294967295
1a001aca:	2401      	movs	r4, #1
1a001acc:	f04f 0b00 	mov.w	fp, #0
1a001ad0:	46a2      	mov	sl, r4
1a001ad2:	46d9      	mov	r9, fp
1a001ad4:	e02a      	b.n	1a001b2c <Chip_UART_SetBaudFDR+0x80>
1a001ad6:	4242      	negs	r2, r0
1a001ad8:	1c4b      	adds	r3, r1, #1
1a001ada:	e017      	b.n	1a001b0c <Chip_UART_SetBaudFDR+0x60>
1a001adc:	b30a      	cbz	r2, 1a001b22 <Chip_UART_SetBaudFDR+0x76>
1a001ade:	4617      	mov	r7, r2
1a001ae0:	46ab      	mov	fp, r5
1a001ae2:	46a2      	mov	sl, r4
1a001ae4:	4699      	mov	r9, r3
1a001ae6:	3501      	adds	r5, #1
1a001ae8:	42ac      	cmp	r4, r5
1a001aea:	d91e      	bls.n	1a001b2a <Chip_UART_SetBaudFDR+0x7e>
1a001aec:	0933      	lsrs	r3, r6, #4
1a001aee:	0730      	lsls	r0, r6, #28
1a001af0:	fba4 0100 	umull	r0, r1, r4, r0
1a001af4:	fb04 1103 	mla	r1, r4, r3, r1
1a001af8:	1962      	adds	r2, r4, r5
1a001afa:	fb08 f202 	mul.w	r2, r8, r2
1a001afe:	2300      	movs	r3, #0
1a001b00:	f000 f886 	bl	1a001c10 <__aeabi_uldivmod>
1a001b04:	4602      	mov	r2, r0
1a001b06:	460b      	mov	r3, r1
1a001b08:	2800      	cmp	r0, #0
1a001b0a:	dbe4      	blt.n	1a001ad6 <Chip_UART_SetBaudFDR+0x2a>
1a001b0c:	4297      	cmp	r7, r2
1a001b0e:	d3ea      	bcc.n	1a001ae6 <Chip_UART_SetBaudFDR+0x3a>
1a001b10:	2b00      	cmp	r3, #0
1a001b12:	d0e8      	beq.n	1a001ae6 <Chip_UART_SetBaudFDR+0x3a>
1a001b14:	0c19      	lsrs	r1, r3, #16
1a001b16:	d1e6      	bne.n	1a001ae6 <Chip_UART_SetBaudFDR+0x3a>
1a001b18:	2b02      	cmp	r3, #2
1a001b1a:	d8df      	bhi.n	1a001adc <Chip_UART_SetBaudFDR+0x30>
1a001b1c:	2d00      	cmp	r5, #0
1a001b1e:	d0dd      	beq.n	1a001adc <Chip_UART_SetBaudFDR+0x30>
1a001b20:	e7e1      	b.n	1a001ae6 <Chip_UART_SetBaudFDR+0x3a>
1a001b22:	4617      	mov	r7, r2
1a001b24:	46ab      	mov	fp, r5
1a001b26:	46a2      	mov	sl, r4
1a001b28:	4699      	mov	r9, r3
1a001b2a:	3401      	adds	r4, #1
1a001b2c:	b11f      	cbz	r7, 1a001b36 <Chip_UART_SetBaudFDR+0x8a>
1a001b2e:	2c0f      	cmp	r4, #15
1a001b30:	d801      	bhi.n	1a001b36 <Chip_UART_SetBaudFDR+0x8a>
1a001b32:	2500      	movs	r5, #0
1a001b34:	e7d8      	b.n	1a001ae8 <Chip_UART_SetBaudFDR+0x3c>
1a001b36:	f1b9 0f00 	cmp.w	r9, #0
1a001b3a:	d01e      	beq.n	1a001b7a <Chip_UART_SetBaudFDR+0xce>
1a001b3c:	9a01      	ldr	r2, [sp, #4]
1a001b3e:	4611      	mov	r1, r2
1a001b40:	68d3      	ldr	r3, [r2, #12]
1a001b42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a001b46:	60d3      	str	r3, [r2, #12]
1a001b48:	fa5f f389 	uxtb.w	r3, r9
1a001b4c:	6013      	str	r3, [r2, #0]
1a001b4e:	f3c9 2307 	ubfx	r3, r9, #8, #8
1a001b52:	6053      	str	r3, [r2, #4]
1a001b54:	68d3      	ldr	r3, [r2, #12]
1a001b56:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a001b5a:	60d3      	str	r3, [r2, #12]
1a001b5c:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a001b60:	b2db      	uxtb	r3, r3
1a001b62:	f00b 020f 	and.w	r2, fp, #15
1a001b66:	4313      	orrs	r3, r2
1a001b68:	628b      	str	r3, [r1, #40]	; 0x28
1a001b6a:	0933      	lsrs	r3, r6, #4
1a001b6c:	fb0a f303 	mul.w	r3, sl, r3
1a001b70:	44da      	add	sl, fp
1a001b72:	fb09 f90a 	mul.w	r9, r9, sl
1a001b76:	fbb3 f9f9 	udiv	r9, r3, r9
1a001b7a:	4648      	mov	r0, r9
1a001b7c:	b003      	add	sp, #12
1a001b7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a001b82:	bf00      	nop
1a001b84:	1a002284 	.word	0x1a002284

1a001b88 <ResetISR>:
1a001b88:	b510      	push	{r4, lr}
1a001b8a:	b672      	cpsid	i
1a001b8c:	4b18      	ldr	r3, [pc, #96]	; (1a001bf0 <ResetISR+0x68>)
1a001b8e:	4a19      	ldr	r2, [pc, #100]	; (1a001bf4 <ResetISR+0x6c>)
1a001b90:	601a      	str	r2, [r3, #0]
1a001b92:	3304      	adds	r3, #4
1a001b94:	4a18      	ldr	r2, [pc, #96]	; (1a001bf8 <ResetISR+0x70>)
1a001b96:	601a      	str	r2, [r3, #0]
1a001b98:	2300      	movs	r3, #0
1a001b9a:	e005      	b.n	1a001ba8 <ResetISR+0x20>
1a001b9c:	4a17      	ldr	r2, [pc, #92]	; (1a001bfc <ResetISR+0x74>)
1a001b9e:	f04f 31ff 	mov.w	r1, #4294967295
1a001ba2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
1a001ba6:	3301      	adds	r3, #1
1a001ba8:	2b07      	cmp	r3, #7
1a001baa:	d9f7      	bls.n	1a001b9c <ResetISR+0x14>
1a001bac:	b662      	cpsie	i
1a001bae:	f7ff f8f7 	bl	1a000da0 <SystemInit>
1a001bb2:	4b13      	ldr	r3, [pc, #76]	; (1a001c00 <ResetISR+0x78>)
1a001bb4:	e007      	b.n	1a001bc6 <ResetISR+0x3e>
1a001bb6:	f103 040c 	add.w	r4, r3, #12
1a001bba:	689a      	ldr	r2, [r3, #8]
1a001bbc:	6859      	ldr	r1, [r3, #4]
1a001bbe:	6818      	ldr	r0, [r3, #0]
1a001bc0:	f7fe fae9 	bl	1a000196 <data_init>
1a001bc4:	4623      	mov	r3, r4
1a001bc6:	4a0f      	ldr	r2, [pc, #60]	; (1a001c04 <ResetISR+0x7c>)
1a001bc8:	4293      	cmp	r3, r2
1a001bca:	d3f4      	bcc.n	1a001bb6 <ResetISR+0x2e>
1a001bcc:	e006      	b.n	1a001bdc <ResetISR+0x54>
1a001bce:	461c      	mov	r4, r3
1a001bd0:	6859      	ldr	r1, [r3, #4]
1a001bd2:	f854 0b08 	ldr.w	r0, [r4], #8
1a001bd6:	f7fe faed 	bl	1a0001b4 <bss_init>
1a001bda:	4623      	mov	r3, r4
1a001bdc:	4a0a      	ldr	r2, [pc, #40]	; (1a001c08 <ResetISR+0x80>)
1a001bde:	4293      	cmp	r3, r2
1a001be0:	d3f5      	bcc.n	1a001bce <ResetISR+0x46>
1a001be2:	f000 f997 	bl	1a001f14 <__libc_init_array>
1a001be6:	f7ff f9a3 	bl	1a000f30 <Board_Init>
1a001bea:	f7fe fc0f 	bl	1a00040c <main>
1a001bee:	e7fe      	b.n	1a001bee <ResetISR+0x66>
1a001bf0:	40053100 	.word	0x40053100
1a001bf4:	10df1000 	.word	0x10df1000
1a001bf8:	01dff7ff 	.word	0x01dff7ff
1a001bfc:	e000e280 	.word	0xe000e280
1a001c00:	1a000114 	.word	0x1a000114
1a001c04:	1a000150 	.word	0x1a000150
1a001c08:	1a000178 	.word	0x1a000178

1a001c0c <_init>:
1a001c0c:	4770      	bx	lr
1a001c0e:	Address 0x1a001c0e is out of bounds.


1a001c10 <__aeabi_uldivmod>:
1a001c10:	b953      	cbnz	r3, 1a001c28 <__aeabi_uldivmod+0x18>
1a001c12:	b94a      	cbnz	r2, 1a001c28 <__aeabi_uldivmod+0x18>
1a001c14:	2900      	cmp	r1, #0
1a001c16:	bf08      	it	eq
1a001c18:	2800      	cmpeq	r0, #0
1a001c1a:	bf1c      	itt	ne
1a001c1c:	f04f 31ff 	movne.w	r1, #4294967295
1a001c20:	f04f 30ff 	movne.w	r0, #4294967295
1a001c24:	f000 b974 	b.w	1a001f10 <__aeabi_idiv0>
1a001c28:	f1ad 0c08 	sub.w	ip, sp, #8
1a001c2c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a001c30:	f000 f806 	bl	1a001c40 <__udivmoddi4>
1a001c34:	f8dd e004 	ldr.w	lr, [sp, #4]
1a001c38:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a001c3c:	b004      	add	sp, #16
1a001c3e:	4770      	bx	lr

1a001c40 <__udivmoddi4>:
1a001c40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a001c44:	9e08      	ldr	r6, [sp, #32]
1a001c46:	4604      	mov	r4, r0
1a001c48:	4688      	mov	r8, r1
1a001c4a:	2b00      	cmp	r3, #0
1a001c4c:	f040 8085 	bne.w	1a001d5a <__udivmoddi4+0x11a>
1a001c50:	428a      	cmp	r2, r1
1a001c52:	4615      	mov	r5, r2
1a001c54:	d948      	bls.n	1a001ce8 <__udivmoddi4+0xa8>
1a001c56:	fab2 f282 	clz	r2, r2
1a001c5a:	b14a      	cbz	r2, 1a001c70 <__udivmoddi4+0x30>
1a001c5c:	f1c2 0720 	rsb	r7, r2, #32
1a001c60:	fa01 f302 	lsl.w	r3, r1, r2
1a001c64:	fa20 f707 	lsr.w	r7, r0, r7
1a001c68:	4095      	lsls	r5, r2
1a001c6a:	ea47 0803 	orr.w	r8, r7, r3
1a001c6e:	4094      	lsls	r4, r2
1a001c70:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a001c74:	0c23      	lsrs	r3, r4, #16
1a001c76:	fbb8 f7fe 	udiv	r7, r8, lr
1a001c7a:	fa1f fc85 	uxth.w	ip, r5
1a001c7e:	fb0e 8817 	mls	r8, lr, r7, r8
1a001c82:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a001c86:	fb07 f10c 	mul.w	r1, r7, ip
1a001c8a:	4299      	cmp	r1, r3
1a001c8c:	d909      	bls.n	1a001ca2 <__udivmoddi4+0x62>
1a001c8e:	18eb      	adds	r3, r5, r3
1a001c90:	f107 30ff 	add.w	r0, r7, #4294967295
1a001c94:	f080 80e3 	bcs.w	1a001e5e <__udivmoddi4+0x21e>
1a001c98:	4299      	cmp	r1, r3
1a001c9a:	f240 80e0 	bls.w	1a001e5e <__udivmoddi4+0x21e>
1a001c9e:	3f02      	subs	r7, #2
1a001ca0:	442b      	add	r3, r5
1a001ca2:	1a5b      	subs	r3, r3, r1
1a001ca4:	b2a4      	uxth	r4, r4
1a001ca6:	fbb3 f0fe 	udiv	r0, r3, lr
1a001caa:	fb0e 3310 	mls	r3, lr, r0, r3
1a001cae:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a001cb2:	fb00 fc0c 	mul.w	ip, r0, ip
1a001cb6:	45a4      	cmp	ip, r4
1a001cb8:	d909      	bls.n	1a001cce <__udivmoddi4+0x8e>
1a001cba:	192c      	adds	r4, r5, r4
1a001cbc:	f100 33ff 	add.w	r3, r0, #4294967295
1a001cc0:	f080 80cb 	bcs.w	1a001e5a <__udivmoddi4+0x21a>
1a001cc4:	45a4      	cmp	ip, r4
1a001cc6:	f240 80c8 	bls.w	1a001e5a <__udivmoddi4+0x21a>
1a001cca:	3802      	subs	r0, #2
1a001ccc:	442c      	add	r4, r5
1a001cce:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
1a001cd2:	eba4 040c 	sub.w	r4, r4, ip
1a001cd6:	2700      	movs	r7, #0
1a001cd8:	b11e      	cbz	r6, 1a001ce2 <__udivmoddi4+0xa2>
1a001cda:	40d4      	lsrs	r4, r2
1a001cdc:	2300      	movs	r3, #0
1a001cde:	e9c6 4300 	strd	r4, r3, [r6]
1a001ce2:	4639      	mov	r1, r7
1a001ce4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001ce8:	2a00      	cmp	r2, #0
1a001cea:	d053      	beq.n	1a001d94 <__udivmoddi4+0x154>
1a001cec:	fab2 f282 	clz	r2, r2
1a001cf0:	2a00      	cmp	r2, #0
1a001cf2:	f040 80b6 	bne.w	1a001e62 <__udivmoddi4+0x222>
1a001cf6:	1b49      	subs	r1, r1, r5
1a001cf8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a001cfc:	fa1f f885 	uxth.w	r8, r5
1a001d00:	2701      	movs	r7, #1
1a001d02:	fbb1 fcfe 	udiv	ip, r1, lr
1a001d06:	0c23      	lsrs	r3, r4, #16
1a001d08:	fb0e 111c 	mls	r1, lr, ip, r1
1a001d0c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a001d10:	fb08 f10c 	mul.w	r1, r8, ip
1a001d14:	4299      	cmp	r1, r3
1a001d16:	d907      	bls.n	1a001d28 <__udivmoddi4+0xe8>
1a001d18:	18eb      	adds	r3, r5, r3
1a001d1a:	f10c 30ff 	add.w	r0, ip, #4294967295
1a001d1e:	d202      	bcs.n	1a001d26 <__udivmoddi4+0xe6>
1a001d20:	4299      	cmp	r1, r3
1a001d22:	f200 80ec 	bhi.w	1a001efe <__udivmoddi4+0x2be>
1a001d26:	4684      	mov	ip, r0
1a001d28:	1a59      	subs	r1, r3, r1
1a001d2a:	b2a3      	uxth	r3, r4
1a001d2c:	fbb1 f0fe 	udiv	r0, r1, lr
1a001d30:	fb0e 1410 	mls	r4, lr, r0, r1
1a001d34:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
1a001d38:	fb08 f800 	mul.w	r8, r8, r0
1a001d3c:	45a0      	cmp	r8, r4
1a001d3e:	d907      	bls.n	1a001d50 <__udivmoddi4+0x110>
1a001d40:	192c      	adds	r4, r5, r4
1a001d42:	f100 33ff 	add.w	r3, r0, #4294967295
1a001d46:	d202      	bcs.n	1a001d4e <__udivmoddi4+0x10e>
1a001d48:	45a0      	cmp	r8, r4
1a001d4a:	f200 80dc 	bhi.w	1a001f06 <__udivmoddi4+0x2c6>
1a001d4e:	4618      	mov	r0, r3
1a001d50:	eba4 0408 	sub.w	r4, r4, r8
1a001d54:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
1a001d58:	e7be      	b.n	1a001cd8 <__udivmoddi4+0x98>
1a001d5a:	428b      	cmp	r3, r1
1a001d5c:	d908      	bls.n	1a001d70 <__udivmoddi4+0x130>
1a001d5e:	2e00      	cmp	r6, #0
1a001d60:	d078      	beq.n	1a001e54 <__udivmoddi4+0x214>
1a001d62:	2700      	movs	r7, #0
1a001d64:	e9c6 0100 	strd	r0, r1, [r6]
1a001d68:	4638      	mov	r0, r7
1a001d6a:	4639      	mov	r1, r7
1a001d6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001d70:	fab3 f783 	clz	r7, r3
1a001d74:	b97f      	cbnz	r7, 1a001d96 <__udivmoddi4+0x156>
1a001d76:	428b      	cmp	r3, r1
1a001d78:	d302      	bcc.n	1a001d80 <__udivmoddi4+0x140>
1a001d7a:	4282      	cmp	r2, r0
1a001d7c:	f200 80bd 	bhi.w	1a001efa <__udivmoddi4+0x2ba>
1a001d80:	1a84      	subs	r4, r0, r2
1a001d82:	eb61 0303 	sbc.w	r3, r1, r3
1a001d86:	2001      	movs	r0, #1
1a001d88:	4698      	mov	r8, r3
1a001d8a:	2e00      	cmp	r6, #0
1a001d8c:	d0a9      	beq.n	1a001ce2 <__udivmoddi4+0xa2>
1a001d8e:	e9c6 4800 	strd	r4, r8, [r6]
1a001d92:	e7a6      	b.n	1a001ce2 <__udivmoddi4+0xa2>
1a001d94:	deff      	udf	#255	; 0xff
1a001d96:	f1c7 0520 	rsb	r5, r7, #32
1a001d9a:	40bb      	lsls	r3, r7
1a001d9c:	fa22 fc05 	lsr.w	ip, r2, r5
1a001da0:	ea4c 0c03 	orr.w	ip, ip, r3
1a001da4:	fa01 f407 	lsl.w	r4, r1, r7
1a001da8:	fa20 f805 	lsr.w	r8, r0, r5
1a001dac:	fa21 f305 	lsr.w	r3, r1, r5
1a001db0:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
1a001db4:	ea48 0404 	orr.w	r4, r8, r4
1a001db8:	fbb3 f9fe 	udiv	r9, r3, lr
1a001dbc:	0c21      	lsrs	r1, r4, #16
1a001dbe:	fb0e 3319 	mls	r3, lr, r9, r3
1a001dc2:	fa1f f88c 	uxth.w	r8, ip
1a001dc6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
1a001dca:	fb09 fa08 	mul.w	sl, r9, r8
1a001dce:	459a      	cmp	sl, r3
1a001dd0:	fa02 f207 	lsl.w	r2, r2, r7
1a001dd4:	fa00 f107 	lsl.w	r1, r0, r7
1a001dd8:	d90b      	bls.n	1a001df2 <__udivmoddi4+0x1b2>
1a001dda:	eb1c 0303 	adds.w	r3, ip, r3
1a001dde:	f109 30ff 	add.w	r0, r9, #4294967295
1a001de2:	f080 8088 	bcs.w	1a001ef6 <__udivmoddi4+0x2b6>
1a001de6:	459a      	cmp	sl, r3
1a001de8:	f240 8085 	bls.w	1a001ef6 <__udivmoddi4+0x2b6>
1a001dec:	f1a9 0902 	sub.w	r9, r9, #2
1a001df0:	4463      	add	r3, ip
1a001df2:	eba3 030a 	sub.w	r3, r3, sl
1a001df6:	b2a4      	uxth	r4, r4
1a001df8:	fbb3 f0fe 	udiv	r0, r3, lr
1a001dfc:	fb0e 3310 	mls	r3, lr, r0, r3
1a001e00:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a001e04:	fb00 f808 	mul.w	r8, r0, r8
1a001e08:	45a0      	cmp	r8, r4
1a001e0a:	d908      	bls.n	1a001e1e <__udivmoddi4+0x1de>
1a001e0c:	eb1c 0404 	adds.w	r4, ip, r4
1a001e10:	f100 33ff 	add.w	r3, r0, #4294967295
1a001e14:	d26b      	bcs.n	1a001eee <__udivmoddi4+0x2ae>
1a001e16:	45a0      	cmp	r8, r4
1a001e18:	d969      	bls.n	1a001eee <__udivmoddi4+0x2ae>
1a001e1a:	3802      	subs	r0, #2
1a001e1c:	4464      	add	r4, ip
1a001e1e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a001e22:	eba4 0408 	sub.w	r4, r4, r8
1a001e26:	fba0 8902 	umull	r8, r9, r0, r2
1a001e2a:	454c      	cmp	r4, r9
1a001e2c:	46c6      	mov	lr, r8
1a001e2e:	464b      	mov	r3, r9
1a001e30:	d354      	bcc.n	1a001edc <__udivmoddi4+0x29c>
1a001e32:	d051      	beq.n	1a001ed8 <__udivmoddi4+0x298>
1a001e34:	2e00      	cmp	r6, #0
1a001e36:	d069      	beq.n	1a001f0c <__udivmoddi4+0x2cc>
1a001e38:	ebb1 020e 	subs.w	r2, r1, lr
1a001e3c:	eb64 0403 	sbc.w	r4, r4, r3
1a001e40:	fa04 f505 	lsl.w	r5, r4, r5
1a001e44:	fa22 f307 	lsr.w	r3, r2, r7
1a001e48:	40fc      	lsrs	r4, r7
1a001e4a:	431d      	orrs	r5, r3
1a001e4c:	e9c6 5400 	strd	r5, r4, [r6]
1a001e50:	2700      	movs	r7, #0
1a001e52:	e746      	b.n	1a001ce2 <__udivmoddi4+0xa2>
1a001e54:	4637      	mov	r7, r6
1a001e56:	4630      	mov	r0, r6
1a001e58:	e743      	b.n	1a001ce2 <__udivmoddi4+0xa2>
1a001e5a:	4618      	mov	r0, r3
1a001e5c:	e737      	b.n	1a001cce <__udivmoddi4+0x8e>
1a001e5e:	4607      	mov	r7, r0
1a001e60:	e71f      	b.n	1a001ca2 <__udivmoddi4+0x62>
1a001e62:	f1c2 0320 	rsb	r3, r2, #32
1a001e66:	fa20 f703 	lsr.w	r7, r0, r3
1a001e6a:	4095      	lsls	r5, r2
1a001e6c:	fa01 f002 	lsl.w	r0, r1, r2
1a001e70:	fa21 f303 	lsr.w	r3, r1, r3
1a001e74:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a001e78:	4338      	orrs	r0, r7
1a001e7a:	0c01      	lsrs	r1, r0, #16
1a001e7c:	fbb3 f7fe 	udiv	r7, r3, lr
1a001e80:	fa1f f885 	uxth.w	r8, r5
1a001e84:	fb0e 3317 	mls	r3, lr, r7, r3
1a001e88:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a001e8c:	fb07 f308 	mul.w	r3, r7, r8
1a001e90:	428b      	cmp	r3, r1
1a001e92:	fa04 f402 	lsl.w	r4, r4, r2
1a001e96:	d907      	bls.n	1a001ea8 <__udivmoddi4+0x268>
1a001e98:	1869      	adds	r1, r5, r1
1a001e9a:	f107 3cff 	add.w	ip, r7, #4294967295
1a001e9e:	d228      	bcs.n	1a001ef2 <__udivmoddi4+0x2b2>
1a001ea0:	428b      	cmp	r3, r1
1a001ea2:	d926      	bls.n	1a001ef2 <__udivmoddi4+0x2b2>
1a001ea4:	3f02      	subs	r7, #2
1a001ea6:	4429      	add	r1, r5
1a001ea8:	1acb      	subs	r3, r1, r3
1a001eaa:	b281      	uxth	r1, r0
1a001eac:	fbb3 f0fe 	udiv	r0, r3, lr
1a001eb0:	fb0e 3310 	mls	r3, lr, r0, r3
1a001eb4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a001eb8:	fb00 f308 	mul.w	r3, r0, r8
1a001ebc:	428b      	cmp	r3, r1
1a001ebe:	d907      	bls.n	1a001ed0 <__udivmoddi4+0x290>
1a001ec0:	1869      	adds	r1, r5, r1
1a001ec2:	f100 3cff 	add.w	ip, r0, #4294967295
1a001ec6:	d210      	bcs.n	1a001eea <__udivmoddi4+0x2aa>
1a001ec8:	428b      	cmp	r3, r1
1a001eca:	d90e      	bls.n	1a001eea <__udivmoddi4+0x2aa>
1a001ecc:	3802      	subs	r0, #2
1a001ece:	4429      	add	r1, r5
1a001ed0:	1ac9      	subs	r1, r1, r3
1a001ed2:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
1a001ed6:	e714      	b.n	1a001d02 <__udivmoddi4+0xc2>
1a001ed8:	4541      	cmp	r1, r8
1a001eda:	d2ab      	bcs.n	1a001e34 <__udivmoddi4+0x1f4>
1a001edc:	ebb8 0e02 	subs.w	lr, r8, r2
1a001ee0:	eb69 020c 	sbc.w	r2, r9, ip
1a001ee4:	3801      	subs	r0, #1
1a001ee6:	4613      	mov	r3, r2
1a001ee8:	e7a4      	b.n	1a001e34 <__udivmoddi4+0x1f4>
1a001eea:	4660      	mov	r0, ip
1a001eec:	e7f0      	b.n	1a001ed0 <__udivmoddi4+0x290>
1a001eee:	4618      	mov	r0, r3
1a001ef0:	e795      	b.n	1a001e1e <__udivmoddi4+0x1de>
1a001ef2:	4667      	mov	r7, ip
1a001ef4:	e7d8      	b.n	1a001ea8 <__udivmoddi4+0x268>
1a001ef6:	4681      	mov	r9, r0
1a001ef8:	e77b      	b.n	1a001df2 <__udivmoddi4+0x1b2>
1a001efa:	4638      	mov	r0, r7
1a001efc:	e745      	b.n	1a001d8a <__udivmoddi4+0x14a>
1a001efe:	f1ac 0c02 	sub.w	ip, ip, #2
1a001f02:	442b      	add	r3, r5
1a001f04:	e710      	b.n	1a001d28 <__udivmoddi4+0xe8>
1a001f06:	3802      	subs	r0, #2
1a001f08:	442c      	add	r4, r5
1a001f0a:	e721      	b.n	1a001d50 <__udivmoddi4+0x110>
1a001f0c:	4637      	mov	r7, r6
1a001f0e:	e6e8      	b.n	1a001ce2 <__udivmoddi4+0xa2>

1a001f10 <__aeabi_idiv0>:
1a001f10:	4770      	bx	lr
1a001f12:	bf00      	nop

1a001f14 <__libc_init_array>:
1a001f14:	b570      	push	{r4, r5, r6, lr}
1a001f16:	4d0d      	ldr	r5, [pc, #52]	; (1a001f4c <__libc_init_array+0x38>)
1a001f18:	4c0d      	ldr	r4, [pc, #52]	; (1a001f50 <__libc_init_array+0x3c>)
1a001f1a:	1b64      	subs	r4, r4, r5
1a001f1c:	10a4      	asrs	r4, r4, #2
1a001f1e:	2600      	movs	r6, #0
1a001f20:	42a6      	cmp	r6, r4
1a001f22:	d109      	bne.n	1a001f38 <__libc_init_array+0x24>
1a001f24:	4d0b      	ldr	r5, [pc, #44]	; (1a001f54 <__libc_init_array+0x40>)
1a001f26:	4c0c      	ldr	r4, [pc, #48]	; (1a001f58 <__libc_init_array+0x44>)
1a001f28:	f7ff fe70 	bl	1a001c0c <_init>
1a001f2c:	1b64      	subs	r4, r4, r5
1a001f2e:	10a4      	asrs	r4, r4, #2
1a001f30:	2600      	movs	r6, #0
1a001f32:	42a6      	cmp	r6, r4
1a001f34:	d105      	bne.n	1a001f42 <__libc_init_array+0x2e>
1a001f36:	bd70      	pop	{r4, r5, r6, pc}
1a001f38:	f855 3b04 	ldr.w	r3, [r5], #4
1a001f3c:	4798      	blx	r3
1a001f3e:	3601      	adds	r6, #1
1a001f40:	e7ee      	b.n	1a001f20 <__libc_init_array+0xc>
1a001f42:	f855 3b04 	ldr.w	r3, [r5], #4
1a001f46:	4798      	blx	r3
1a001f48:	3601      	adds	r6, #1
1a001f4a:	e7f2      	b.n	1a001f32 <__libc_init_array+0x1e>
1a001f4c:	1a002294 	.word	0x1a002294
1a001f50:	1a002294 	.word	0x1a002294
1a001f54:	1a002294 	.word	0x1a002294
1a001f58:	1a002294 	.word	0x1a002294

1a001f5c <memset>:
1a001f5c:	4402      	add	r2, r0
1a001f5e:	4603      	mov	r3, r0
1a001f60:	4293      	cmp	r3, r2
1a001f62:	d100      	bne.n	1a001f66 <memset+0xa>
1a001f64:	4770      	bx	lr
1a001f66:	f803 1b01 	strb.w	r1, [r3], #1
1a001f6a:	e7f9      	b.n	1a001f60 <memset+0x4>

1a001f6c <lpcUarts>:
1a001f6c:	1000 4008 0406 0602 0205 0018 1000 4008     ...@...........@
1a001f7c:	0509 0907 0706 0018 2000 4008 0000 0000     ......... .@....
1a001f8c:	0000 0019 1000 400c 0107 0706 0602 001a     .......@........
1a001f9c:	1000 400c 0f01 0101 0110 001a 2000 400c     ...@......... .@
1a001fac:	0302 0202 0204 001b                         ........

1a001fb4 <gpioPinsInit>:
1a001fb4:	0104 0200 0701 0005 0d03 0501 0100 0408     ................
1a001fc4:	0002 0202 0304 0200 0403 0000 0002 0407     ................
1a001fd4:	0300 030c 0402 0905 0103 0504 0208 0403     ................
1a001fe4:	0305 0402 0504 0604 000c 0802 0b06 0300     ................
1a001ff4:	0607 0009 0503 0706 0504 060f 0004 0303     ................
1a002004:	0404 0200 0404 0005 0502 0604 0200 0406     ................
1a002014:	0408 0c05 0a04 0504 010e 0003 0a00 1401     ................
1a002024:	0000 010f 0012 0d00 1101 0000 010c 0010     ................
1a002034:	0300 0707 0300 000f 0001 0100 0000 0000     ................
1a002044:	0600 000a 0603 0806 0504 0610 0005 0403     ................
1a002054:	0106 0300 0400 0409 0d05 0401 0000 010b     ................
1a002064:	000f 0200 0001 0000 0104 0001 0800 0201     ................
1a002074:	0000 0109 0006 0901 0002 0504 0200 0401     ................
1a002084:	0105 0202 0504 0202 000a 0e00 0b02 0100     ................
1a002094:	020b 000c 0c01 0004 0200 0400 0001 0102     ................
1a0020a4:	0204 0200 0402 0003 0302 0307 0300 070b     ................
1a0020b4:	0004 0c03 0507 0300 070d 0006 0e03 0102     ................
1a0020c4:	0504 0401 0006 0602 0504 0200 0405 0004     ................
1a0020d4:	0402 0804 0504 040c 0409 0d05 0a04 0504     ................
1a0020e4:	010e 0005 0801 ffff                         ........

1a0020ec <ultrasonicSensorsIrqMap>:
1a0020ec:	0100 ff02                                   ....

1a0020f0 <InitClkStates>:
1a0020f0:	0308 0001 0307 0001 0f01 0101               ............

1a0020fc <pinmuxing>:
1a0020fc:	0002 0044 0102 0044 0202 0044 0a02 0040     ..D...D...D...@.
1a00210c:	0b02 0040 0c02 0040 0001 0050 0101 0050     ..@...@...P...P.
1a00211c:	0201 0050 0601 0050 0106 0050 0406 0050     ..P...P...P...P.
1a00212c:	0506 0050 0706 0054 0806 0054 0906 0050     ..P...T...T...P.
1a00213c:	0a06 0050 0b06 0050 0c06 0050 040f 00f0     ..P...P...P.....
1a00214c:	0301 00d5 0401 00d5 0107 0016 0207 0056     ..............V.
1a00215c:	0302 0052 0402 0052 0509 0052 0609 0057     ..R...R...R...W.
1a00216c:	0206 0057 0f01 00f3 1001 00f7 1101 00f3     ..W.............
1a00217c:	1201 00b3 1301 00f0 1401 00b3 0707 00b6     ................
1a00218c:	0000 00f2 0100 00b6                         ........

1a002194 <ExtRateIn>:
1a002194:	0000 0000                                   ....

1a002198 <GpioButtons>:
1a002198:	0400 0800 0900 0901                         ........

1a0021a0 <GpioLeds>:
1a0021a0:	0005 0105 0205 0e00 0b01 0c01               ............

1a0021ac <GpioPorts>:
1a0021ac:	0003 0303 0403 0f05 1005 0503 0603 0703     ................
1a0021bc:	0802 ffff                                   ....

1a0021c0 <OscRateIn>:
1a0021c0:	1b00 00b7                                   ....

1a0021c4 <InitClkStates>:
1a0021c4:	0100 0001 0909 0001 090a 0001 0701 0101     ................
1a0021d4:	0902 0001 0906 0001 090c 0101 090d 0001     ................
1a0021e4:	090e 0001 090f 0001 0910 0001 0911 0001     ................
1a0021f4:	0912 0001 0913 0001 1114 0001 1119 0001     ................
1a002204:	111a 0001 111b 0001 0201 0804 0f03 0f0f     ................
1a002214:	00ff 0000                                   ....

1a002218 <periph_to_base>:
1a002218:	0000 0005 000a 0020 0024 0009 0040 0040     ...... .$...@.@.
1a002228:	0005 0060 00a6 0004 00c0 00c3 0002 00e0     ..`.............
1a002238:	00e0 0001 0100 0100 0003 0120 0120 0006     .......... . ...
1a002248:	0140 0140 000c 0142 0142 0019 0162 0162     @.@...B.B...b.b.
1a002258:	0013 0182 0182 0012 01a2 01a2 0011 01c2     ................
1a002268:	01c2 0010 01e2 01e2 000f 0202 0202 000e     ................
1a002278:	0222 0222 000d 0223 0223 001c               "."...#.#...

1a002284 <UART_BClock>:
1a002284:	01c2 01a2 0182 0162                         ......b.

1a00228c <UART_PClock>:
1a00228c:	0081 0082 00a1 00a2                         ........
