{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1459807472779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1459807472779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 04 18:04:32 2016 " "Processing started: Mon Apr 04 18:04:32 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1459807472779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1459807472779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off breakout -c breakout " "Command: quartus_map --read_settings_files=on --write_settings_files=off breakout -c breakout" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1459807472779 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1459807473951 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_paddle DRAW_PADDLE breakout.v(245) " "Verilog HDL Declaration information at breakout.v(245): object \"draw_paddle\" differs only in case from object \"DRAW_PADDLE\" in the same scope" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 245 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1459807474013 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_bricks DRAW_BRICKS breakout.v(245) " "Verilog HDL Declaration information at breakout.v(245): object \"draw_bricks\" differs only in case from object \"DRAW_BRICKS\" in the same scope" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 245 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1459807474013 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_ball DRAW_BALL breakout.v(245) " "Verilog HDL Declaration information at breakout.v(245): object \"draw_ball\" differs only in case from object \"DRAW_BALL\" in the same scope" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 245 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1459807474013 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET breakout.v(243) " "Verilog HDL Declaration information at breakout.v(243): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 243 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1459807474013 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_lives DRAW_LIVES breakout.v(245) " "Verilog HDL Declaration information at breakout.v(245): object \"draw_lives\" differs only in case from object \"DRAW_LIVES\" in the same scope" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 245 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1459807474013 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "breakout.v(386) " "Verilog HDL information at breakout.v(386): always construct contains both blocking and non-blocking assignments" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 386 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1459807474013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "breakout.v 10 10 " "Found 10 design units, including 10 entities, in source file breakout.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459807474013 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_address_translator " "Found entity 2: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459807474013 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_controller " "Found entity 3: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459807474013 ""} { "Info" "ISGN_ENTITY_NAME" "4 vga_pll " "Found entity 4: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459807474013 ""} { "Info" "ISGN_ENTITY_NAME" "5 breakout " "Found entity 5: breakout" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459807474013 ""} { "Info" "ISGN_ENTITY_NAME" "6 RateDivider " "Found entity 6: RateDivider" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459807474013 ""} { "Info" "ISGN_ENTITY_NAME" "7 fibonacci_lfsr_5bit " "Found entity 7: fibonacci_lfsr_5bit" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459807474013 ""} { "Info" "ISGN_ENTITY_NAME" "8 control " "Found entity 8: control" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 241 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459807474013 ""} { "Info" "ISGN_ENTITY_NAME" "9 update " "Found entity 9: update" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 342 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459807474013 ""} { "Info" "ISGN_ENTITY_NAME" "10 datapath " "Found entity 10: datapath" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 498 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459807474013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1459807474013 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "breakout " "Elaborating entity \"breakout\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1459807474147 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 breakout.v(155) " "Verilog HDL assignment warning at breakout.v(155): truncated value with size 32 to match size of target (8)" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1459807474147 "|breakout"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 breakout.v(156) " "Verilog HDL assignment warning at breakout.v(156): truncated value with size 32 to match size of target (7)" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1459807474147 "|breakout"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "breakout.v" "VGA" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459807474241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "X:/Dropbox/COMPSCI/csc258/breakout/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459807474382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "X:/Dropbox/COMPSCI/csc258/breakout/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459807475101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1459807475116 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459807475116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459807475116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459807475116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459807475116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459807475116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459807475116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459807475116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459807475116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459807475116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459807475116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459807475116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459807475116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459807475116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459807475116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE display.mif " "Parameter \"INIT_FILE\" = \"display.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459807475116 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1459807475116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d3g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d3g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d3g1 " "Found entity 1: altsyncram_d3g1" {  } { { "db/altsyncram_d3g1.tdf" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/db/altsyncram_d3g1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459807475179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1459807475179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d3g1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_d3g1:auto_generated " "Elaborating entity \"altsyncram_d3g1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_d3g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459807475179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtq1 " "Found entity 1: altsyncram_dtq1" {  } { { "db/altsyncram_dtq1.tdf" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/db/altsyncram_dtq1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459807475241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1459807475241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtq1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_d3g1:auto_generated\|altsyncram_dtq1:altsyncram1 " "Elaborating entity \"altsyncram_dtq1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_d3g1:auto_generated\|altsyncram_dtq1:altsyncram1\"" {  } { { "db/altsyncram_d3g1.tdf" "altsyncram1" { Text "X:/Dropbox/COMPSCI/csc258/breakout/db/altsyncram_d3g1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459807475241 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken1 " "Variable or input pin \"clocken1\" is defined but never used." {  } { { "db/altsyncram_dtq1.tdf" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/db/altsyncram_dtq1.tdf" 37 2 0 } } { "db/altsyncram_d3g1.tdf" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/db/altsyncram_d3g1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vga_adapter/vga_adapter.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/vga_adapter/vga_adapter.v" 213 0 0 } } { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 56 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "" 0 -1 1459807475272 "|breakout|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_6oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6oa " "Found entity 1: decode_6oa" {  } { { "db/decode_6oa.tdf" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/db/decode_6oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459807475335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1459807475335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_d3g1:auto_generated\|altsyncram_dtq1:altsyncram1\|decode_6oa:decode3 " "Elaborating entity \"decode_6oa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_d3g1:auto_generated\|altsyncram_dtq1:altsyncram1\|decode_6oa:decode3\"" {  } { { "db/altsyncram_dtq1.tdf" "decode3" { Text "X:/Dropbox/COMPSCI/csc258/breakout/db/altsyncram_dtq1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459807475335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_d3g1:auto_generated\|altsyncram_dtq1:altsyncram1\|decode_6oa:decode_a " "Elaborating entity \"decode_6oa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_d3g1:auto_generated\|altsyncram_dtq1:altsyncram1\|decode_6oa:decode_a\"" {  } { { "db/altsyncram_dtq1.tdf" "decode_a" { Text "X:/Dropbox/COMPSCI/csc258/breakout/db/altsyncram_dtq1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459807475507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459807475647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1459807475647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_d3g1:auto_generated\|altsyncram_dtq1:altsyncram1\|mux_hib:mux5 " "Elaborating entity \"mux_hib\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_d3g1:auto_generated\|altsyncram_dtq1:altsyncram1\|mux_hib:mux5\"" {  } { { "db/altsyncram_dtq1.tdf" "mux5" { Text "X:/Dropbox/COMPSCI/csc258/breakout/db/altsyncram_dtq1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459807475647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "X:/Dropbox/COMPSCI/csc258/breakout/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459807475773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "X:/Dropbox/COMPSCI/csc258/breakout/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459807476257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1459807476351 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459807476351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459807476351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459807476351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459807476351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459807476351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459807476351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459807476351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459807476351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459807476351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459807476351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459807476351 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1459807476351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "X:/Dropbox/COMPSCI/csc258/breakout/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459807476366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:d0\"" {  } { { "breakout.v" "d0" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459807476507 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 breakout.v(579) " "Verilog HDL assignment warning at breakout.v(579): truncated value with size 32 to match size of target (8)" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1459807476507 "|breakout|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 breakout.v(583) " "Verilog HDL assignment warning at breakout.v(583): truncated value with size 32 to match size of target (7)" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1459807476507 "|breakout|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 breakout.v(664) " "Verilog HDL assignment warning at breakout.v(664): truncated value with size 32 to match size of target (8)" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1459807476523 "|breakout|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 breakout.v(668) " "Verilog HDL assignment warning at breakout.v(668): truncated value with size 32 to match size of target (7)" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1459807476523 "|breakout|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 breakout.v(679) " "Verilog HDL assignment warning at breakout.v(679): truncated value with size 32 to match size of target (8)" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1459807476523 "|breakout|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 breakout.v(683) " "Verilog HDL assignment warning at breakout.v(683): truncated value with size 32 to match size of target (7)" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1459807476523 "|breakout|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 breakout.v(697) " "Verilog HDL assignment warning at breakout.v(697): truncated value with size 32 to match size of target (8)" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1459807476523 "|breakout|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 breakout.v(701) " "Verilog HDL assignment warning at breakout.v(701): truncated value with size 32 to match size of target (7)" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1459807476523 "|breakout|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 breakout.v(706) " "Verilog HDL assignment warning at breakout.v(706): truncated value with size 32 to match size of target (7)" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1459807476523 "|breakout|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 breakout.v(714) " "Verilog HDL assignment warning at breakout.v(714): truncated value with size 32 to match size of target (8)" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1459807476523 "|breakout|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 breakout.v(718) " "Verilog HDL assignment warning at breakout.v(718): truncated value with size 32 to match size of target (7)" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1459807476538 "|breakout|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 breakout.v(730) " "Verilog HDL assignment warning at breakout.v(730): truncated value with size 32 to match size of target (8)" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1459807476538 "|breakout|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 breakout.v(734) " "Verilog HDL assignment warning at breakout.v(734): truncated value with size 32 to match size of target (7)" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1459807476538 "|breakout|datapath:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:c0 " "Elaborating entity \"control\" for hierarchy \"control:c0\"" {  } { { "breakout.v" "c0" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459807476731 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "breakout.v(314) " "Verilog HDL Case Statement warning at breakout.v(314): incomplete case statement has no default case item" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 314 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1459807476746 "|breakout|control:c0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "breakout.v(314) " "Verilog HDL Case Statement information at breakout.v(314): all case item expressions in this case statement are onehot" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 314 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1459807476746 "|breakout|control:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "update update:u0 " "Elaborating entity \"update\" for hierarchy \"update:u0\"" {  } { { "breakout.v" "u0" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459807476809 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 breakout.v(421) " "Verilog HDL assignment warning at breakout.v(421): truncated value with size 32 to match size of target (8)" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1459807476825 "|breakout|update:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 breakout.v(423) " "Verilog HDL assignment warning at breakout.v(423): truncated value with size 32 to match size of target (8)" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1459807476825 "|breakout|update:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 breakout.v(440) " "Verilog HDL assignment warning at breakout.v(440): truncated value with size 32 to match size of target (4)" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1459807476825 "|breakout|update:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 breakout.v(454) " "Verilog HDL assignment warning at breakout.v(454): truncated value with size 32 to match size of target (4)" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1459807476825 "|breakout|update:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 breakout.v(468) " "Verilog HDL assignment warning at breakout.v(468): truncated value with size 32 to match size of target (4)" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1459807476825 "|breakout|update:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 breakout.v(482) " "Verilog HDL assignment warning at breakout.v(482): truncated value with size 32 to match size of target (4)" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1459807476825 "|breakout|update:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr_5bit fibonacci_lfsr_5bit:f0 " "Elaborating entity \"fibonacci_lfsr_5bit\" for hierarchy \"fibonacci_lfsr_5bit:f0\"" {  } { { "breakout.v" "f0" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459807477684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RateDivider RateDivider:r0 " "Elaborating entity \"RateDivider\" for hierarchy \"RateDivider:r0\"" {  } { { "breakout.v" "r0" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1459807477700 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 breakout.v(216) " "Verilog HDL assignment warning at breakout.v(216): truncated value with size 32 to match size of target (25)" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1459807477700 "|breakout|RateDivider:r0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 breakout.v(219) " "Verilog HDL assignment warning at breakout.v(219): truncated value with size 32 to match size of target (1)" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1459807477700 "|breakout|RateDivider:r0"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "breakout.v" "Div0" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 199 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1459807485946 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1459807485946 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 199 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1459807486071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 26 " "Parameter \"LPM_WIDTHN\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459807486071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459807486071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459807486071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1459807486071 ""}  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 199 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1459807486071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kem " "Found entity 1: lpm_divide_kem" {  } { { "db/lpm_divide_kem.tdf" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/db/lpm_divide_kem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459807486134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1459807486134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/db/sign_div_unsign_ulh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459807486154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1459807486154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u2f " "Found entity 1: alt_u_div_u2f" {  } { { "db/alt_u_div_u2f.tdf" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/db/alt_u_div_u2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459807486185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1459807486185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459807486310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1459807486310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1459807486373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1459807486373 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1459807486966 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 237 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1459807487060 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1459807487060 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RateDivider:r0\|Counter\[0\] RateDivider:r0\|Counter\[0\]~_emulated RateDivider:r0\|Counter\[0\]~latch " "Register \"RateDivider:r0\|Counter\[0\]\" is converted into an equivalent circuit using register \"RateDivider:r0\|Counter\[0\]~_emulated\" and latch \"RateDivider:r0\|Counter\[0\]~latch\"" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 213 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1459807487060 "|breakout|RateDivider:r0|Counter[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RateDivider:r0\|Counter\[20\] RateDivider:r0\|Counter\[20\]~_emulated RateDivider:r0\|Counter\[20\]~latch " "Register \"RateDivider:r0\|Counter\[20\]\" is converted into an equivalent circuit using register \"RateDivider:r0\|Counter\[20\]~_emulated\" and latch \"RateDivider:r0\|Counter\[20\]~latch\"" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 213 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1459807487060 "|breakout|RateDivider:r0|Counter[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RateDivider:r0\|Counter\[19\] RateDivider:r0\|Counter\[19\]~_emulated RateDivider:r0\|Counter\[19\]~latch " "Register \"RateDivider:r0\|Counter\[19\]\" is converted into an equivalent circuit using register \"RateDivider:r0\|Counter\[19\]~_emulated\" and latch \"RateDivider:r0\|Counter\[19\]~latch\"" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 213 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1459807487060 "|breakout|RateDivider:r0|Counter[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RateDivider:r0\|Counter\[18\] RateDivider:r0\|Counter\[18\]~_emulated RateDivider:r0\|Counter\[18\]~latch " "Register \"RateDivider:r0\|Counter\[18\]\" is converted into an equivalent circuit using register \"RateDivider:r0\|Counter\[18\]~_emulated\" and latch \"RateDivider:r0\|Counter\[18\]~latch\"" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 213 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1459807487060 "|breakout|RateDivider:r0|Counter[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RateDivider:r0\|Counter\[17\] RateDivider:r0\|Counter\[17\]~_emulated RateDivider:r0\|Counter\[17\]~latch " "Register \"RateDivider:r0\|Counter\[17\]\" is converted into an equivalent circuit using register \"RateDivider:r0\|Counter\[17\]~_emulated\" and latch \"RateDivider:r0\|Counter\[17\]~latch\"" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 213 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1459807487060 "|breakout|RateDivider:r0|Counter[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RateDivider:r0\|Counter\[16\] RateDivider:r0\|Counter\[16\]~_emulated RateDivider:r0\|Counter\[16\]~latch " "Register \"RateDivider:r0\|Counter\[16\]\" is converted into an equivalent circuit using register \"RateDivider:r0\|Counter\[16\]~_emulated\" and latch \"RateDivider:r0\|Counter\[16\]~latch\"" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 213 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1459807487060 "|breakout|RateDivider:r0|Counter[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RateDivider:r0\|Counter\[15\] RateDivider:r0\|Counter\[15\]~_emulated RateDivider:r0\|Counter\[15\]~latch " "Register \"RateDivider:r0\|Counter\[15\]\" is converted into an equivalent circuit using register \"RateDivider:r0\|Counter\[15\]~_emulated\" and latch \"RateDivider:r0\|Counter\[15\]~latch\"" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 213 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1459807487060 "|breakout|RateDivider:r0|Counter[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RateDivider:r0\|Counter\[14\] RateDivider:r0\|Counter\[14\]~_emulated RateDivider:r0\|Counter\[14\]~latch " "Register \"RateDivider:r0\|Counter\[14\]\" is converted into an equivalent circuit using register \"RateDivider:r0\|Counter\[14\]~_emulated\" and latch \"RateDivider:r0\|Counter\[14\]~latch\"" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 213 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1459807487060 "|breakout|RateDivider:r0|Counter[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RateDivider:r0\|Counter\[13\] RateDivider:r0\|Counter\[13\]~_emulated RateDivider:r0\|Counter\[13\]~latch " "Register \"RateDivider:r0\|Counter\[13\]\" is converted into an equivalent circuit using register \"RateDivider:r0\|Counter\[13\]~_emulated\" and latch \"RateDivider:r0\|Counter\[13\]~latch\"" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 213 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1459807487060 "|breakout|RateDivider:r0|Counter[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RateDivider:r0\|Counter\[12\] RateDivider:r0\|Counter\[12\]~_emulated RateDivider:r0\|Counter\[12\]~latch " "Register \"RateDivider:r0\|Counter\[12\]\" is converted into an equivalent circuit using register \"RateDivider:r0\|Counter\[12\]~_emulated\" and latch \"RateDivider:r0\|Counter\[12\]~latch\"" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 213 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1459807487060 "|breakout|RateDivider:r0|Counter[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RateDivider:r0\|Counter\[11\] RateDivider:r0\|Counter\[11\]~_emulated RateDivider:r0\|Counter\[11\]~latch " "Register \"RateDivider:r0\|Counter\[11\]\" is converted into an equivalent circuit using register \"RateDivider:r0\|Counter\[11\]~_emulated\" and latch \"RateDivider:r0\|Counter\[11\]~latch\"" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 213 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1459807487060 "|breakout|RateDivider:r0|Counter[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RateDivider:r0\|Counter\[10\] RateDivider:r0\|Counter\[10\]~_emulated RateDivider:r0\|Counter\[10\]~latch " "Register \"RateDivider:r0\|Counter\[10\]\" is converted into an equivalent circuit using register \"RateDivider:r0\|Counter\[10\]~_emulated\" and latch \"RateDivider:r0\|Counter\[10\]~latch\"" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 213 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1459807487060 "|breakout|RateDivider:r0|Counter[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RateDivider:r0\|Counter\[9\] RateDivider:r0\|Counter\[9\]~_emulated RateDivider:r0\|Counter\[9\]~latch " "Register \"RateDivider:r0\|Counter\[9\]\" is converted into an equivalent circuit using register \"RateDivider:r0\|Counter\[9\]~_emulated\" and latch \"RateDivider:r0\|Counter\[9\]~latch\"" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 213 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1459807487060 "|breakout|RateDivider:r0|Counter[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RateDivider:r0\|Counter\[8\] RateDivider:r0\|Counter\[8\]~_emulated RateDivider:r0\|Counter\[8\]~latch " "Register \"RateDivider:r0\|Counter\[8\]\" is converted into an equivalent circuit using register \"RateDivider:r0\|Counter\[8\]~_emulated\" and latch \"RateDivider:r0\|Counter\[8\]~latch\"" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 213 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1459807487060 "|breakout|RateDivider:r0|Counter[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RateDivider:r0\|Counter\[7\] RateDivider:r0\|Counter\[7\]~_emulated RateDivider:r0\|Counter\[7\]~latch " "Register \"RateDivider:r0\|Counter\[7\]\" is converted into an equivalent circuit using register \"RateDivider:r0\|Counter\[7\]~_emulated\" and latch \"RateDivider:r0\|Counter\[7\]~latch\"" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 213 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1459807487060 "|breakout|RateDivider:r0|Counter[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RateDivider:r0\|Counter\[6\] RateDivider:r0\|Counter\[6\]~_emulated RateDivider:r0\|Counter\[6\]~latch " "Register \"RateDivider:r0\|Counter\[6\]\" is converted into an equivalent circuit using register \"RateDivider:r0\|Counter\[6\]~_emulated\" and latch \"RateDivider:r0\|Counter\[6\]~latch\"" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 213 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1459807487060 "|breakout|RateDivider:r0|Counter[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RateDivider:r0\|Counter\[5\] RateDivider:r0\|Counter\[5\]~_emulated RateDivider:r0\|Counter\[5\]~latch " "Register \"RateDivider:r0\|Counter\[5\]\" is converted into an equivalent circuit using register \"RateDivider:r0\|Counter\[5\]~_emulated\" and latch \"RateDivider:r0\|Counter\[5\]~latch\"" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 213 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1459807487060 "|breakout|RateDivider:r0|Counter[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RateDivider:r0\|Counter\[4\] RateDivider:r0\|Counter\[4\]~_emulated RateDivider:r0\|Counter\[4\]~latch " "Register \"RateDivider:r0\|Counter\[4\]\" is converted into an equivalent circuit using register \"RateDivider:r0\|Counter\[4\]~_emulated\" and latch \"RateDivider:r0\|Counter\[4\]~latch\"" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 213 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1459807487060 "|breakout|RateDivider:r0|Counter[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RateDivider:r0\|Counter\[3\] RateDivider:r0\|Counter\[3\]~_emulated RateDivider:r0\|Counter\[3\]~latch " "Register \"RateDivider:r0\|Counter\[3\]\" is converted into an equivalent circuit using register \"RateDivider:r0\|Counter\[3\]~_emulated\" and latch \"RateDivider:r0\|Counter\[3\]~latch\"" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 213 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1459807487060 "|breakout|RateDivider:r0|Counter[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RateDivider:r0\|Counter\[2\] RateDivider:r0\|Counter\[2\]~_emulated RateDivider:r0\|Counter\[2\]~latch " "Register \"RateDivider:r0\|Counter\[2\]\" is converted into an equivalent circuit using register \"RateDivider:r0\|Counter\[2\]~_emulated\" and latch \"RateDivider:r0\|Counter\[2\]~latch\"" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 213 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1459807487060 "|breakout|RateDivider:r0|Counter[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RateDivider:r0\|Counter\[1\] RateDivider:r0\|Counter\[1\]~_emulated RateDivider:r0\|Counter\[1\]~latch " "Register \"RateDivider:r0\|Counter\[1\]\" is converted into an equivalent circuit using register \"RateDivider:r0\|Counter\[1\]~_emulated\" and latch \"RateDivider:r0\|Counter\[1\]~latch\"" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 213 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1459807487060 "|breakout|RateDivider:r0|Counter[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1 1459807487060 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1459807492372 "|breakout|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1459807492372 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1459807494159 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_kem:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_u2f:divider\|add_sub_5_result_int\[3\]~4 " "Logic cell \"lpm_divide:Div0\|lpm_divide_kem:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_u2f:divider\|add_sub_5_result_int\[3\]~4\"" {  } { { "db/alt_u_div_u2f.tdf" "add_sub_5_result_int\[3\]~4" { Text "X:/Dropbox/COMPSCI/csc258/breakout/db/alt_u_div_u2f.tdf" 131 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1459807494175 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "" 0 -1 1459807494175 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "X:/Dropbox/COMPSCI/csc258/breakout/output_files/breakout.map.smsg " "Generated suppressed messages file X:/Dropbox/COMPSCI/csc258/breakout/output_files/breakout.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1459807494253 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1459807495143 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1459807495143 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1459807495487 "|breakout|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1459807495487 "|breakout|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1459807495487 "|breakout|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1459807495487 "|breakout|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1459807495487 "|breakout|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1459807495487 "|breakout|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1459807495487 "|breakout|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1459807495487 "|breakout|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "breakout.v" "" { Text "X:/Dropbox/COMPSCI/csc258/breakout/breakout.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1459807495487 "|breakout|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1459807495487 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1951 " "Implemented 1951 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1459807495503 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1459807495503 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1885 " "Implemented 1885 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1459807495503 ""} { "Info" "ICUT_CUT_TM_RAMS" "15 " "Implemented 15 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1459807495503 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1459807495503 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1459807495503 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "537 " "Peak virtual memory: 537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1459807495628 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 04 18:04:55 2016 " "Processing ended: Mon Apr 04 18:04:55 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1459807495628 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1459807495628 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1459807495628 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1459807495628 ""}
