;redcode
;assert 1
	SPL 0, #109
	CMP -207, <-124
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV @-127, 100
	SLT 1, <-1
	JMP -0, #1
	SPL -1, @-66
	DJN -1, @-24
	SUB -7, <-126
	JMP 121, 103
	SLT 210, 560
	SPL -310, 9
	JMZ <121, 103
	JMP -7, @-126
	SUB 121, 1
	SUB @121, 106
	CMP @-121, -113
	CMP @121, 103
	JMP 0, <2
	JMP 0, <2
	JMP 0, <2
	SUB @127, 106
	CMP @121, 103
	CMP @121, 103
	SUB @0, @2
	SUB 121, 1
	SUB 121, 1
	SUB 121, 1
	ADD 210, 30
	MOV 121, 1
	ADD 210, 30
	ADD 270, 60
	ADD 270, 60
	ADD 210, 60
	ADD 210, 60
	ADD 210, 60
	ADD -1, <-20
	DAT <-7, #-120
	DAT #127, #100
	DAT <-7, #-120
	SUB 121, 1
	SUB 121, 1
	JMZ 270, 0
	JMZ 270, 0
	SUB 210, 30
	CMP -207, <-124
	MOV -1, <-20
	MOV -1, <-20
