{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683597195630 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683597195630 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  8 18:53:15 2023 " "Processing started: Mon May  8 18:53:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683597195630 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1683597195630 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vidordemo -c vidordemo " "Command: quartus_sta vidordemo -c vidordemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1683597195630 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1683597195660 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1683597195718 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1683597195718 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683597195776 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683597195776 ""}
{ "Info" "ISTA_SDC_FOUND" "constraints/MKRVIDOR4000/vidor_s.sdc " "Reading SDC File: 'constraints/MKRVIDOR4000/vidor_s.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1683597195926 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "vidor_s.sdc 41 altera_reserved_tck port " "Ignored filter at vidor_s.sdc(41): altera_reserved_tck could not be matched with a port" {  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1683597195927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock vidor_s.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at vidor_s.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683597195927 ""}  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1683597195927 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 25 -phase 180.00 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 25 -phase 180.00 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683597195927 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683597195927 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1683597195928 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "vidor_s.sdc 101 altera_reserved_tck clock " "Ignored filter at vidor_s.sdc(101): altera_reserved_tck could not be matched with a clock" {  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1683597195928 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups vidor_s.sdc 101 Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_groups at vidor_s.sdc(101): Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\]  " "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\] " {  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683597195928 ""}  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1683597195928 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "vidor_s.sdc 108 *altera_std_synchronizer:*\|din_s1 keeper " "Ignored filter at vidor_s.sdc(108): *altera_std_synchronizer:*\|din_s1 could not be matched with a keeper" {  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1683597195929 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path vidor_s.sdc 108 Argument <to> is an empty collection " "Ignored set_false_path at vidor_s.sdc(108): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683597195929 ""}  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1683597195929 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "vidor_s.sdc 109 sld_hub:*\|irf_reg* keeper " "Ignored filter at vidor_s.sdc(109): sld_hub:*\|irf_reg* could not be matched with a keeper" {  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1683597195929 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "vidor_s.sdc 109 *system_nios2_gen2_0_cpu:*\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* keeper " "Ignored filter at vidor_s.sdc(109): *system_nios2_gen2_0_cpu:*\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* could not be matched with a keeper" {  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1683597195929 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path vidor_s.sdc 109 Argument <from> is an empty collection " "Ignored set_false_path at vidor_s.sdc(109): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*system_nios2_gen2_0_cpu:*\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk\|ir*\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*system_nios2_gen2_0_cpu:*\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk\|ir*\}\]" {  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683597195929 ""}  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1683597195929 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path vidor_s.sdc 109 Argument <to> is an empty collection " "Ignored set_false_path at vidor_s.sdc(109): Argument <to> is an empty collection" {  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1683597195929 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "vidor_s.sdc 110 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] keeper " "Ignored filter at vidor_s.sdc(110): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a keeper" {  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 110 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1683597195929 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "vidor_s.sdc 110 *system_nios2_gen2_0_cpu:*\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go keeper " "Ignored filter at vidor_s.sdc(110): *system_nios2_gen2_0_cpu:*\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go could not be matched with a keeper" {  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 110 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1683597195929 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path vidor_s.sdc 110 Argument <from> is an empty collection " "Ignored set_false_path at vidor_s.sdc(110): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*system_nios2_gen2_0_cpu:*\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*system_nios2_gen2_0_cpu:*\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go\}\]" {  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683597195929 ""}  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1683597195929 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path vidor_s.sdc 110 Argument <to> is an empty collection " "Ignored set_false_path at vidor_s.sdc(110): Argument <to> is an empty collection" {  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1683597195929 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "vidor_s.sdc 111 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] clock " "Ignored filter at vidor_s.sdc(111): PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] could not be matched with a clock" {  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 111 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1683597195930 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path vidor_s.sdc 111 Argument <to> is an empty collection " "Ignored set_false_path at vidor_s.sdc(111): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{mipi_clk\}\] -to \[get_clocks \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "set_false_path -from \[get_clocks \{mipi_clk\}\] -to \[get_clocks \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683597195930 ""}  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1683597195930 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path vidor_s.sdc 112 Argument <from> is an empty collection " "Ignored set_false_path at vidor_s.sdc(112): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -to \[get_clocks \{mipi_clk\}\] " "set_false_path -from \[get_clocks \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -to \[get_clocks \{mipi_clk\}\]" {  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683597195930 ""}  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1683597195930 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "vidor_s.sdc 118 memory:u0\|AES_AVL:aes_0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at vidor_s.sdc(118): memory:u0\|AES_AVL:aes_0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 118 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1683597195930 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path vidor_s.sdc 118 Argument <from> is not an object ID " "Ignored set_multicycle_path at vidor_s.sdc(118): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{memory:u0\|AES_AVL:aes_0\|*\} -to \{memory:u0\|AES_AVL:aes_0\|*\} -setup -end 2 " "set_multicycle_path -from \{memory:u0\|AES_AVL:aes_0\|*\} -to \{memory:u0\|AES_AVL:aes_0\|*\} -setup -end 2" {  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683597195930 ""}  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1683597195930 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path vidor_s.sdc 118 Argument <to> is not an object ID " "Ignored set_multicycle_path at vidor_s.sdc(118): Argument <to> is not an object ID" {  } { { "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/lubos/Documents/papers/book/SciComp/codes/ch11/fpga/vidor/constraints/MKRVIDOR4000/vidor_s.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1683597195930 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "bMKR_D\[4\] " "Node: bMKR_D\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register active_bit\[0\] bMKR_D\[4\] " "Register active_bit\[0\] is being clocked by bMKR_D\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683597195931 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1683597195931 "|top|bMKR_D[4]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683597195932 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1683597195933 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1683597195937 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683597195937 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683597195939 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683597195939 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683597195940 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683597195940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.756 " "Worst-case minimum pulse width slack is 4.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683597195941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683597195941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.756               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    4.756               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683597195941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.756               0.000 oSDRAM_CLK  " "    4.756               0.000 oSDRAM_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683597195941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.690               0.000 mipi_clk  " "    7.690               0.000 mipi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683597195941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.264               0.000 iCLK  " "   10.264               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683597195941 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683597195941 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683597195943 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683597195960 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683597196174 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "bMKR_D\[4\] " "Node: bMKR_D\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register active_bit\[0\] bMKR_D\[4\] " "Register active_bit\[0\] is being clocked by bMKR_D\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683597196211 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1683597196211 "|top|bMKR_D[4]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683597196212 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683597196212 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683597196213 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683597196214 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683597196214 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683597196215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.726 " "Worst-case minimum pulse width slack is 4.726" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683597196215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683597196215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.726               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    4.726               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683597196215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.726               0.000 oSDRAM_CLK  " "    4.726               0.000 oSDRAM_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683597196215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.690               0.000 mipi_clk  " "    7.690               0.000 mipi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683597196215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.264               0.000 iCLK  " "   10.264               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683597196215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683597196215 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683597196219 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "bMKR_D\[4\] " "Node: bMKR_D\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register active_bit\[0\] bMKR_D\[4\] " "Register active_bit\[0\] is being clocked by bMKR_D\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683597196292 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1683597196292 "|top|bMKR_D[4]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683597196292 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683597196294 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683597196294 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683597196294 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683597196295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.944 " "Worst-case minimum pulse width slack is 4.944" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683597196295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683597196295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.944               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    4.944               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683597196295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.944               0.000 oSDRAM_CLK  " "    4.944               0.000 oSDRAM_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683597196295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.690               0.000 mipi_clk  " "    7.690               0.000 mipi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683597196295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.832               0.000 iCLK  " "    9.832               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683597196295 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683597196295 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683597196625 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683597196625 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 24 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "827 " "Peak virtual memory: 827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683597196650 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May  8 18:53:16 2023 " "Processing ended: Mon May  8 18:53:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683597196650 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683597196650 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683597196650 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1683597196650 ""}
