static inline T_1 F_1 ( int V_1 )\r\n{\r\nunion V_2 V_3 ;\r\nV_3 . V_4 = 0 ;\r\nV_3 . V_5 . V_6 = 0 ;\r\nV_3 . V_5 . V_5 = 1 ;\r\nV_3 . V_5 . V_7 = 3 ;\r\nV_3 . V_5 . V_8 = 2 ;\r\nV_3 . V_5 . V_9 = 1 ;\r\nV_3 . V_5 . V_10 = V_1 ;\r\nreturn V_3 . V_4 ;\r\n}\r\nstatic inline T_1 F_2 ( int V_1 )\r\n{\r\nreturn 1ull << 32 ;\r\n}\r\nstatic inline T_1 F_3 ( int V_1 )\r\n{\r\nunion V_2 V_3 ;\r\nV_3 . V_4 = 0 ;\r\nV_3 . V_11 . V_6 = 0 ;\r\nV_3 . V_11 . V_5 = 1 ;\r\nV_3 . V_11 . V_7 = 3 ;\r\nV_3 . V_11 . V_8 = 3 + V_1 ;\r\nreturn V_3 . V_4 ;\r\n}\r\nstatic inline T_1 F_4 ( int V_1 )\r\n{\r\nreturn 1ull << 36 ;\r\n}\r\nstatic T_2 F_5 ( int V_1 , T_2 V_12 )\r\n{\r\nunion V_13 V_14 ;\r\nV_14 . V_4 = 0 ;\r\nV_14 . V_15 . V_16 = V_12 ;\r\nF_6 ( F_7 ( V_1 ) , V_14 . V_4 ) ;\r\nV_14 . V_4 = F_8 ( F_7 ( V_1 ) ) ;\r\nreturn V_14 . V_15 . V_17 ;\r\n}\r\nstatic void F_9 ( int V_1 , T_2 V_12 ,\r\nT_2 V_18 )\r\n{\r\nunion V_19 V_20 ;\r\nV_20 . V_4 = 0 ;\r\nV_20 . V_15 . V_16 = V_12 ;\r\nV_20 . V_15 . V_17 = V_18 ;\r\nF_6 ( F_10 ( V_1 ) , V_20 . V_4 ) ;\r\n}\r\nstatic inline T_1 F_11 ( int V_1 , int V_21 ,\r\nint V_22 , int V_23 , int V_24 )\r\n{\r\nunion V_2 V_3 ;\r\nunion V_25 V_26 ;\r\nV_26 . V_27 =\r\nF_5 ( V_1 , F_12 ( V_1 ) ) ;\r\nif ( ( V_21 <= V_26 . V_15 . V_28 ) && ( V_22 != 0 ) )\r\nreturn 0 ;\r\nV_3 . V_4 = 0 ;\r\nV_3 . V_29 . V_6 = 2 ;\r\nV_3 . V_29 . V_5 = 1 ;\r\nV_3 . V_29 . V_7 = 3 ;\r\nV_3 . V_29 . V_8 = 1 ;\r\nV_3 . V_29 . V_9 = 1 ;\r\nV_3 . V_29 . V_10 = V_1 ;\r\nV_3 . V_29 . V_30 = ( V_21 > V_26 . V_15 . V_28 ) ;\r\nV_3 . V_29 . V_21 = V_21 ;\r\nV_3 . V_29 . V_22 = V_22 ;\r\nV_3 . V_29 . V_31 = V_23 ;\r\nV_3 . V_29 . V_24 = V_24 ;\r\nreturn V_3 . V_4 ;\r\n}\r\nstatic T_3 F_13 ( int V_1 , int V_21 , int V_22 ,\r\nint V_23 , int V_24 )\r\n{\r\nT_1 V_32 =\r\nF_11 ( V_1 , V_21 , V_22 , V_23 , V_24 ) ;\r\nif ( V_32 )\r\nreturn F_14 ( V_32 ) ;\r\nelse\r\nreturn 0xff ;\r\n}\r\nstatic T_4 F_15 ( int V_1 , int V_21 , int V_22 ,\r\nint V_23 , int V_24 )\r\n{\r\nT_1 V_32 =\r\nF_11 ( V_1 , V_21 , V_22 , V_23 , V_24 ) ;\r\nif ( V_32 )\r\nreturn F_16 ( F_17 ( V_32 ) ) ;\r\nelse\r\nreturn 0xffff ;\r\n}\r\nstatic T_2 F_18 ( int V_1 , int V_21 , int V_22 ,\r\nint V_23 , int V_24 )\r\n{\r\nT_1 V_32 =\r\nF_11 ( V_1 , V_21 , V_22 , V_23 , V_24 ) ;\r\nif ( V_32 )\r\nreturn F_19 ( F_20 ( V_32 ) ) ;\r\nelse\r\nreturn 0xffffffff ;\r\n}\r\nstatic void F_21 ( int V_1 , int V_21 , int V_22 , int V_23 ,\r\nint V_24 , T_3 V_18 )\r\n{\r\nT_1 V_32 =\r\nF_11 ( V_1 , V_21 , V_22 , V_23 , V_24 ) ;\r\nif ( V_32 )\r\nF_22 ( V_32 , V_18 ) ;\r\n}\r\nstatic void F_23 ( int V_1 , int V_21 , int V_22 , int V_23 ,\r\nint V_24 , T_4 V_18 )\r\n{\r\nT_1 V_32 =\r\nF_11 ( V_1 , V_21 , V_22 , V_23 , V_24 ) ;\r\nif ( V_32 )\r\nF_24 ( V_32 , F_25 ( V_18 ) ) ;\r\n}\r\nstatic void F_26 ( int V_1 , int V_21 , int V_22 , int V_23 ,\r\nint V_24 , T_2 V_18 )\r\n{\r\nT_1 V_32 =\r\nF_11 ( V_1 , V_21 , V_22 , V_23 , V_24 ) ;\r\nif ( V_32 )\r\nF_27 ( V_32 , F_28 ( V_18 ) ) ;\r\n}\r\nstatic void F_29 ( int V_1 )\r\n{\r\nunion V_33 V_34 ;\r\nunion V_35 V_36 ;\r\nunion V_37 V_38 ;\r\nunion V_39 V_40 ;\r\nunion V_41 V_42 ;\r\nunion V_25 V_26 ;\r\nunion V_43 V_44 ;\r\nunion V_45 V_46 ;\r\nunion V_47 V_48 ;\r\nunion V_49 V_50 ;\r\nunion V_51 V_52 ;\r\nunion V_53 V_54 ;\r\nunion V_55 V_56 ;\r\nV_34 . V_27 =\r\nF_5 ( V_1 , F_30 ( V_1 ) ) ;\r\nV_34 . V_15 . V_57 = 0 ;\r\nV_34 . V_15 . V_58 = 0 ;\r\nV_34 . V_15 . V_59 = 1 ;\r\nV_34 . V_15 . V_60 = 1 ;\r\nV_34 . V_15 . V_61 = 1 ;\r\nV_34 . V_15 . V_62 = 1 ;\r\nV_34 . V_15 . V_63 = 1 ;\r\nV_34 . V_15 . V_64 = 1 ;\r\nF_9 ( V_1 , F_30 ( V_1 ) ,\r\nV_34 . V_27 ) ;\r\nV_36 . V_4 = F_8 ( V_65 ) ;\r\nV_36 . V_15 . V_57 = 0 ;\r\nV_36 . V_15 . V_58 = 0 ;\r\nif ( V_1 )\r\nV_36 . V_15 . V_66 = 3 ;\r\nelse\r\nV_36 . V_15 . V_67 = 3 ;\r\nF_6 ( V_65 , V_36 . V_4 ) ;\r\nV_38 . V_27 =\r\nF_5 ( V_1 , F_31 ( V_1 ) ) ;\r\nV_38 . V_15 . V_68 = 1 ;\r\nV_38 . V_15 . V_69 = 1 ;\r\nF_9 ( V_1 , F_31 ( V_1 ) ,\r\nV_38 . V_27 ) ;\r\nV_40 . V_27 =\r\nF_5 ( V_1 , F_32 ( V_1 ) ) ;\r\nV_40 . V_15 . V_70 = 1 ;\r\nV_40 . V_15 . V_71 = 1 ;\r\nV_40 . V_15 . V_72 = 1 ;\r\nV_40 . V_15 . V_73 = 1 ;\r\nF_9 ( V_1 , F_32 ( V_1 ) ,\r\nV_40 . V_27 ) ;\r\nF_9 ( V_1 , F_33 ( V_1 ) , 0 ) ;\r\nF_9 ( V_1 , F_34 ( V_1 ) , 0 ) ;\r\nV_42 . V_27 =\r\nF_5 ( V_1 , F_35 ( V_1 ) ) ;\r\nV_42 . V_15 . V_74 = 0 ;\r\nF_9 ( V_1 , F_35 ( V_1 ) ,\r\nV_42 . V_27 ) ;\r\nV_26 . V_27 = 0 ;\r\nV_26 . V_15 . V_28 = 1 ;\r\nV_26 . V_15 . V_75 = 1 ;\r\nV_26 . V_15 . V_76 = 1 ;\r\nF_9 ( V_1 , F_12 ( V_1 ) ,\r\nV_26 . V_27 ) ;\r\nV_44 . V_27 = 0 ;\r\nV_44 . V_15 . V_77 = 0x100 ;\r\nV_44 . V_15 . V_78 = 0 ;\r\nF_9 ( V_1 , F_36 ( V_1 ) ,\r\nV_44 . V_27 ) ;\r\nV_46 . V_27 =\r\nF_5 ( V_1 , F_37 ( V_1 ) ) ;\r\nV_48 . V_27 =\r\nF_5 ( V_1 , F_38 ( V_1 ) ) ;\r\nV_50 . V_27 =\r\nF_5 ( V_1 , F_39 ( V_1 ) ) ;\r\nV_46 . V_15 . V_79 = 0x100 ;\r\nV_46 . V_15 . V_80 = 0 ;\r\nV_48 . V_15 . V_81 = 0x100 ;\r\nV_50 . V_15 . V_82 = 0 ;\r\nF_9 ( V_1 , F_37 ( V_1 ) ,\r\nV_46 . V_27 ) ;\r\nF_9 ( V_1 , F_38 ( V_1 ) ,\r\nV_48 . V_27 ) ;\r\nF_9 ( V_1 , F_39 ( V_1 ) ,\r\nV_50 . V_27 ) ;\r\nV_52 . V_27 =\r\nF_5 ( V_1 , F_40 ( V_1 ) ) ;\r\nV_52 . V_15 . V_83 = 1 ;\r\nV_52 . V_15 . V_84 = 1 ;\r\nV_52 . V_15 . V_85 = 1 ;\r\nV_52 . V_15 . V_86 = 1 ;\r\nF_9 ( V_1 , F_40 ( V_1 ) ,\r\nV_52 . V_27 ) ;\r\nV_54 . V_27 =\r\nF_5 ( V_1 , F_41 ( V_1 ) ) ;\r\nV_54 . V_15 . V_87 = 1 ;\r\nV_54 . V_15 . V_88 = 1 ;\r\nV_54 . V_15 . V_89 = 1 ;\r\nF_9 ( V_1 , F_41 ( V_1 ) ,\r\nV_54 . V_27 ) ;\r\nV_56 . V_27 =\r\nF_5 ( V_1 , F_42 ( V_1 ) ) ;\r\nV_56 . V_15 . V_90 = 1 ;\r\nV_56 . V_15 . V_91 = 1 ;\r\nV_56 . V_15 . V_92 = 1 ;\r\nF_9 ( V_1 , F_42 ( V_1 ) ,\r\nV_56 . V_27 ) ;\r\n}\r\nstatic int F_43 ( int V_1 )\r\n{\r\nT_1 V_93 ;\r\nunion V_94 V_95 ;\r\nunion V_96 V_97 ;\r\nunion V_41 V_42 ;\r\nunion V_98 V_99 ;\r\nV_97 . V_27 =\r\nF_5 ( V_1 , F_44 ( V_1 ) ) ;\r\nV_95 . V_4 = F_8 ( F_45 ( V_1 ) ) ;\r\nif ( V_95 . V_15 . V_100 == 0 ) {\r\nV_97 . V_15 . V_101 = 0xf ;\r\n} else {\r\nV_97 . V_15 . V_101 = 0x7 ;\r\n}\r\nF_9 ( V_1 , F_44 ( V_1 ) ,\r\nV_97 . V_27 ) ;\r\nif ( F_46 ( V_102 ) ) {\r\nunion V_103 V_104 ;\r\nV_104 . V_27 =\r\nF_5 ( V_1 ,\r\nF_47 ( V_1 ) ) ;\r\nV_104 . V_15 . V_105 = 1 ;\r\nF_9 ( V_1 , F_47 ( V_1 ) ,\r\nV_104 . V_27 ) ;\r\n}\r\nif ( F_46 ( V_106 ) && ( V_1 == 1 ) ) {\r\nV_95 . V_15 . V_107 = 1 ;\r\nF_6 ( F_45 ( V_1 ) ,\r\nV_95 . V_4 ) ;\r\n}\r\nV_95 . V_4 = F_8 ( F_45 ( V_1 ) ) ;\r\nV_95 . V_15 . V_108 = 1 ;\r\nF_6 ( F_45 ( V_1 ) , V_95 . V_4 ) ;\r\nif ( F_46 ( V_109 ) )\r\nF_48 ( 0 ) ;\r\nF_49 ( L_1 , V_1 ) ;\r\nV_93 = F_50 () ;\r\ndo {\r\nif ( F_50 () - V_93 >\r\n2 * F_51 () -> V_110 ) {\r\nF_49 ( L_2 ,\r\nV_1 ) ;\r\nreturn - 1 ;\r\n}\r\nF_52 ( 10000 ) ;\r\nV_42 . V_27 =\r\nF_5 ( V_1 ,\r\nF_35 ( V_1 ) ) ;\r\n} while ( V_42 . V_15 . V_111 == 0 );\r\nF_49 ( L_3 , V_1 ,\r\nV_42 . V_15 . V_112 ) ;\r\nV_99 . V_27 =\r\nF_5 ( V_1 , F_53 ( V_1 ) ) ;\r\nswitch ( V_42 . V_15 . V_112 ) {\r\ncase 1 :\r\nV_99 . V_15 . V_113 = 1677 ;\r\nbreak;\r\ncase 2 :\r\nV_99 . V_15 . V_113 = 867 ;\r\nbreak;\r\ncase 4 :\r\nV_99 . V_15 . V_113 = 462 ;\r\nbreak;\r\ncase 8 :\r\nV_99 . V_15 . V_113 = 258 ;\r\nbreak;\r\n}\r\nF_9 ( V_1 , F_53 ( V_1 ) ,\r\nV_99 . V_27 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_54 ( int V_1 )\r\n{\r\nint V_114 ;\r\nint V_115 ;\r\nV_4 V_116 ;\r\nunion V_117 V_118 ;\r\nunion V_119 V_120 ;\r\nunion V_121 V_122 ;\r\nunion V_123 V_124 ;\r\nunion V_125 V_126 ;\r\nunion V_127 V_128 ;\r\nunion V_129 V_130 ;\r\nunion V_131 V_132 ;\r\nunion V_133 V_134 ;\r\nV_124 . V_4 = F_8 ( V_135 ) ;\r\nif ( ( V_1 == 0 ) && ! V_124 . V_15 . V_136 ) {\r\nF_49 ( L_4\r\nL_5 ) ;\r\nreturn - 1 ;\r\n}\r\nif ( F_46 ( V_106 ) ) {\r\nV_130 . V_4 = F_8 ( V_137 ) ;\r\nif ( ( V_1 == 1 ) && V_130 . V_138 . V_139 ) {\r\nF_49 ( L_6\r\nL_7\r\nL_8 ) ;\r\nreturn - 1 ;\r\n}\r\n}\r\nV_124 . V_15 . V_140 = 1 ;\r\nV_124 . V_15 . V_141 = 0x20 ;\r\nif ( F_46 ( V_102 ) ) {\r\nV_124 . V_15 . V_142 = 0x20 ;\r\nV_124 . V_15 . V_143 = 0x20 ;\r\n}\r\nF_6 ( V_135 , V_124 . V_4 ) ;\r\nif ( F_51 () -> V_144 == V_145 ) {\r\nif ( V_1 == 0 ) {\r\nV_118 . V_4 = F_8 ( V_146 ) ;\r\nif ( V_118 . V_15 . V_147 == 0 ) {\r\nV_118 . V_15 . V_147 = 1 ;\r\nF_6 ( V_146 ,\r\nV_118 . V_4 ) ;\r\nV_118 . V_4 =\r\nF_8 ( V_148 ) ;\r\nV_118 . V_15 . V_147 = 1 ;\r\nF_6 ( V_148 ,\r\nV_118 . V_4 ) ;\r\nF_55 ( 2000 ) ;\r\n}\r\nV_118 . V_4 = F_8 ( V_148 ) ;\r\nV_118 . V_15 . V_147 = 0 ;\r\nF_6 ( V_148 , V_118 . V_4 ) ;\r\nV_118 . V_4 = F_8 ( V_146 ) ;\r\nV_118 . V_15 . V_147 = 0 ;\r\nF_6 ( V_146 , V_118 . V_4 ) ;\r\n}\r\n} else {\r\nif ( V_1 )\r\nV_118 . V_4 = F_8 ( V_148 ) ;\r\nelse\r\nV_118 . V_4 = F_8 ( V_146 ) ;\r\nif ( V_118 . V_15 . V_147 == 0 ) {\r\nV_118 . V_15 . V_147 = 1 ;\r\nif ( V_1 )\r\nF_6 ( V_148 ,\r\nV_118 . V_4 ) ;\r\nelse\r\nF_6 ( V_146 ,\r\nV_118 . V_4 ) ;\r\nF_55 ( 2000 ) ;\r\n}\r\nif ( V_1 ) {\r\nV_118 . V_4 = F_8 ( V_148 ) ;\r\nV_118 . V_15 . V_147 = 0 ;\r\nF_6 ( V_148 , V_118 . V_4 ) ;\r\n} else {\r\nV_118 . V_4 = F_8 ( V_146 ) ;\r\nV_118 . V_15 . V_147 = 0 ;\r\nF_6 ( V_146 , V_118 . V_4 ) ;\r\n}\r\n}\r\nF_52 ( 400000 ) ;\r\nif ( ! F_46 ( V_149 )\r\n&& ! F_46 ( V_102 ) ) {\r\nV_132 . V_4 =\r\nF_8 ( F_56 ( V_1 ) ) ;\r\nV_132 . V_15 . V_150 = 1 ;\r\nF_6 ( F_56 ( V_1 ) ,\r\nV_132 . V_4 ) ;\r\nif ( F_57 ( F_56 ( V_1 ) ,\r\nunion V_131 ,\r\nV_150 , == , 1 , 10000 ) ) {\r\nF_49 ( L_9 ,\r\nV_1 ) ;\r\nreturn - 1 ;\r\n}\r\n}\r\nV_132 . V_4 =\r\nF_8 ( F_56 ( V_1 ) ) ;\r\nif ( V_132 . V_15 . V_151 ) {\r\nF_49 ( L_10 ,\r\nV_1 ) ;\r\nreturn - 1 ;\r\n}\r\nV_122 . V_4 =\r\nF_8 ( F_58 ( V_1 ) ) ;\r\nif ( V_122 . V_4 ) {\r\nF_49 ( L_11\r\nL_12 ,\r\nV_1 ) ;\r\nreturn - 1 ;\r\n}\r\nV_120 . V_4 =\r\nF_8 ( F_59 ( V_1 ) ) ;\r\nif ( V_120 . V_4 )\r\nF_49 ( L_13 ,\r\nV_1 , F_60 ( V_120 . V_4 ) ) ;\r\nF_29 ( V_1 ) ;\r\nif ( F_43 ( V_1 ) ) {\r\nF_49\r\n( L_14 ) ;\r\nreturn - 1 ;\r\n}\r\nV_126 . V_4 = F_8 ( V_152 ) ;\r\nV_126 . V_15 . V_153 = 0 ;\r\nV_126 . V_15 . V_154 = 127 ;\r\nF_6 ( V_152 , V_126 . V_4 ) ;\r\nV_128 . V_4 = 0 ;\r\nV_128 . V_15 . V_10 = V_1 ;\r\nV_128 . V_15 . V_155 = 1 ;\r\nV_128 . V_15 . V_156 = 1 ;\r\nV_128 . V_15 . V_157 = 1 ;\r\nV_128 . V_15 . V_158 = 1 ;\r\nV_128 . V_15 . V_159 = 1 ;\r\nV_128 . V_15 . V_160 = 0 ;\r\nV_128 . V_15 . V_161 = 0 ;\r\nV_128 . V_15 . V_162 = 0 ;\r\nfor ( V_114 = 12 + V_1 * 4 ; V_114 < 16 + V_1 * 4 ; V_114 ++ ) {\r\nF_6 ( F_61 ( V_114 ) ,\r\nV_128 . V_4 ) ;\r\nV_128 . V_15 . V_162 += 1 ;\r\n}\r\nfor ( V_114 = 0 ; V_114 < 4 ; V_114 ++ ) {\r\nF_6 ( F_62 ( V_114 , V_1 ) , - 1 ) ;\r\nF_6 ( F_63 ( V_114 , V_1 ) , - 1 ) ;\r\n}\r\nF_6 ( F_64 ( V_1 ) , 0 ) ;\r\nF_6 ( F_65 ( V_1 ) , V_163 ) ;\r\nV_134 . V_27 = 0 ;\r\nV_134 . V_15 . V_164 = ( V_165 >> 22 ) ;\r\nV_134 . V_15 . V_166 = 1 ;\r\nV_134 . V_15 . V_167 = 1 ;\r\nV_134 . V_15 . V_168 = 1 ;\r\nV_115 = V_1 ? 16 : 0 ;\r\n#ifdef F_66\r\nV_116 = 4 ;\r\n#else\r\nV_116 = 0 ;\r\n#endif\r\nfor ( V_114 = 0 ; V_114 < 16 ; V_114 ++ ) {\r\nF_27 ( ( F_67 ( V_115 ) ^ V_116 ) ,\r\nV_134 . V_27 ) ;\r\nV_115 ++ ;\r\nV_134 . V_15 . V_164 += ( ( ( 1ull << 28 ) / 16ull ) >> 22 ) ;\r\n}\r\nF_6 ( F_68 ( V_1 ) , 0 ) ;\r\nif ( V_1 ) {\r\nunion V_169 V_170 ;\r\nV_170 . V_4 = F_8 ( V_171 ) ;\r\nV_170 . V_15 . V_172 = 1 ;\r\nV_170 . V_15 . V_173 = 1 ;\r\nV_170 . V_15 . V_174 = 0 ;\r\nV_170 . V_15 . V_175 = 1 ;\r\nV_170 . V_15 . V_176 = 1 ;\r\nV_170 . V_15 . V_177 = 0 ;\r\nV_170 . V_15 . V_178 = 0 ;\r\nF_6 ( V_171 , V_170 . V_4 ) ;\r\n} else {\r\nunion V_179 V_170 ;\r\nV_170 . V_4 = F_8 ( V_180 ) ;\r\nV_170 . V_15 . V_172 = 1 ;\r\nV_170 . V_15 . V_173 = 1 ;\r\nV_170 . V_15 . V_174 = 0 ;\r\nV_170 . V_15 . V_175 = 1 ;\r\nV_170 . V_15 . V_176 = 1 ;\r\nV_170 . V_15 . V_177 = 0 ;\r\nV_170 . V_15 . V_178 = 0 ;\r\nF_6 ( V_180 , V_170 . V_4 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nint T_5 F_69 ( const struct V_181 * V_22 ,\r\nT_6 V_182 , T_6 V_183 )\r\n{\r\nif ( strstr ( F_70 () , L_15 ) &&\r\nV_22 -> V_21 && V_22 -> V_21 -> V_184 ) {\r\nwhile ( V_22 -> V_21 && V_22 -> V_21 -> V_184 )\r\nV_22 = F_71 ( V_22 -> V_21 -> V_185 ) ;\r\nif ( ( V_22 -> V_21 -> V_186 == 0 ) &&\r\n( V_22 -> V_187 == 0x10b5 ) && ( V_22 -> V_188 == 0x8114 ) ) {\r\nV_183 = ( ( V_183 - 3 ) & 3 ) + 1 ;\r\n}\r\n}\r\nreturn V_183 - 1 + V_189 ;\r\n}\r\nstatic inline int F_72 ( int V_1 , struct V_190 * V_21 ,\r\nunsigned int V_191 , int V_24 , int V_192 ,\r\nV_27 * V_18 )\r\n{\r\nunion V_193 V_194 ;\r\nunion V_193 V_195 ;\r\nint V_196 = V_21 -> V_186 ;\r\nif ( V_21 -> V_184 == NULL ) {\r\nunion V_25 V_26 ;\r\nV_26 . V_27 = F_5 ( V_1 ,\r\nF_12 ( V_1 ) ) ;\r\nif ( V_26 . V_15 . V_28 != V_196 ) {\r\nV_26 . V_15 . V_28 = V_196 ;\r\nV_26 . V_15 . V_75 = V_196 ;\r\nV_26 . V_15 . V_76 = V_196 ;\r\nF_9 ( V_1 ,\r\nF_12 ( V_1 ) ,\r\nV_26 . V_27 ) ;\r\n}\r\n}\r\nif ( ( V_21 -> V_184 == NULL ) && ( V_191 >> 3 != 0 ) )\r\nreturn V_197 ;\r\nif ( F_46 ( V_198 ) ||\r\nF_46 ( V_199 ) ) {\r\nif ( ( V_21 -> V_184 == NULL ) && ( V_191 >= 2 ) )\r\nreturn V_197 ;\r\n#if 1\r\nif ( V_196 == 1 )\r\nreturn V_197 ;\r\n#elif 0\r\nif ( ( V_196 == 1 ) && ( V_191 >> 3 != 2 ) )\r\nreturn V_197 ;\r\n#elif 0\r\nif ( ( V_196 == 1 ) && ( V_191 >> 3 != 3 ) )\r\nreturn V_197 ;\r\n#elif 0\r\nif ( ( V_196 == 1 ) &&\r\n! ( ( V_191 == ( 2 << 3 ) ) || ( V_191 == ( 3 << 3 ) ) ) )\r\nreturn V_197 ;\r\n#endif\r\nV_195 . V_4 = F_73 ( V_200 , 7 ) ;\r\nV_194 . V_4 = V_195 . V_4 ;\r\nV_194 . V_15 . V_201 = 2 ;\r\nF_74 ( V_200 , 7 , V_194 . V_4 ) ;\r\n}\r\nswitch ( V_192 ) {\r\ncase 4 :\r\n* V_18 = F_18 ( V_1 , V_196 ,\r\nV_191 >> 3 , V_191 & 0x7 , V_24 ) ;\r\nbreak;\r\ncase 2 :\r\n* V_18 = F_15 ( V_1 , V_196 ,\r\nV_191 >> 3 , V_191 & 0x7 , V_24 ) ;\r\nbreak;\r\ncase 1 :\r\n* V_18 = F_13 ( V_1 , V_196 , V_191 >> 3 ,\r\nV_191 & 0x7 , V_24 ) ;\r\nbreak;\r\ndefault:\r\nreturn V_197 ;\r\n}\r\nif ( F_46 ( V_198 ) ||\r\nF_46 ( V_199 ) )\r\nF_74 ( V_200 , 7 , V_195 . V_4 ) ;\r\nreturn V_202 ;\r\n}\r\nstatic int F_75 ( struct V_190 * V_21 , unsigned int V_191 ,\r\nint V_24 , int V_192 , V_27 * V_18 )\r\n{\r\nreturn F_72 ( 0 , V_21 , V_191 , V_24 , V_192 , V_18 ) ;\r\n}\r\nstatic int F_76 ( struct V_190 * V_21 , unsigned int V_191 ,\r\nint V_24 , int V_192 , V_27 * V_18 )\r\n{\r\nreturn F_72 ( 1 , V_21 , V_191 , V_24 , V_192 , V_18 ) ;\r\n}\r\nstatic inline int F_77 ( int V_1 , struct V_190 * V_21 ,\r\nunsigned int V_191 , int V_24 ,\r\nint V_192 , V_27 V_18 )\r\n{\r\nint V_196 = V_21 -> V_186 ;\r\nswitch ( V_192 ) {\r\ncase 4 :\r\nF_26 ( V_1 , V_196 , V_191 >> 3 ,\r\nV_191 & 0x7 , V_24 , V_18 ) ;\r\nreturn V_202 ;\r\ncase 2 :\r\nF_23 ( V_1 , V_196 , V_191 >> 3 ,\r\nV_191 & 0x7 , V_24 , V_18 ) ;\r\nreturn V_202 ;\r\ncase 1 :\r\nF_21 ( V_1 , V_196 , V_191 >> 3 ,\r\nV_191 & 0x7 , V_24 , V_18 ) ;\r\nreturn V_202 ;\r\n}\r\n#if V_203\r\nF_55 ( V_203 ) ;\r\n#endif\r\nreturn V_197 ;\r\n}\r\nstatic int F_78 ( struct V_190 * V_21 , unsigned int V_191 ,\r\nint V_24 , int V_192 , V_27 V_18 )\r\n{\r\nreturn F_77 ( 0 , V_21 , V_191 , V_24 , V_192 , V_18 ) ;\r\n}\r\nstatic int F_79 ( struct V_190 * V_21 , unsigned int V_191 ,\r\nint V_24 , int V_192 , V_27 V_18 )\r\n{\r\nreturn F_77 ( 1 , V_21 , V_191 , V_24 , V_192 , V_18 ) ;\r\n}\r\nstatic int T_5 F_80 ( void )\r\n{\r\nunion V_123 V_124 ;\r\nint V_204 ;\r\nif ( ! F_81 ( V_205 ) )\r\nreturn 0 ;\r\nV_206 = F_69 ;\r\nV_207 = V_208 ;\r\nF_82 ( F_83 ( F_1 ( 0 ) ) ) ;\r\nV_209 . V_210 = 0 ;\r\nV_209 . V_211 =\r\nF_1 ( 1 ) -\r\nF_1 ( 0 ) + F_2 ( 1 ) - 1 ;\r\nV_124 . V_4 = F_8 ( V_135 ) ;\r\nif ( V_124 . V_15 . V_136 ) {\r\nF_84 ( L_16 ) ;\r\nV_204 = F_54 ( 0 ) ;\r\nif ( V_204 == 0 ) {\r\nV_212 . V_213 =\r\nF_3 ( 0 ) ;\r\nV_212 . V_214 =\r\nF_83 ( F_1\r\n( 0 ) ) ;\r\nV_212 . V_215 = 0 ;\r\nV_212 . V_216 -> V_210 =\r\nF_3 ( 0 ) +\r\n( 4ul << 30 ) - ( V_217 << 20 ) ;\r\nV_212 . V_216 -> V_211 =\r\nF_3 ( 0 ) +\r\nF_4 ( 0 ) - 1 ;\r\nV_212 . V_218 -> V_210 = 4 << 10 ;\r\nV_212 . V_218 -> V_211 =\r\nF_2 ( 0 ) - 1 ;\r\nF_85 ( & V_212 ) ;\r\n}\r\n} else {\r\nF_84 ( L_17 ) ;\r\n}\r\nif ( F_46 ( V_106 ) ) {\r\nunion V_129 V_130 ;\r\nV_130 . V_4 = F_8 ( V_137 ) ;\r\nif ( V_130 . V_138 . V_139 )\r\nreturn 0 ;\r\n}\r\nF_84 ( L_18 ) ;\r\nV_204 = F_54 ( 1 ) ;\r\nif ( V_204 == 0 ) {\r\nV_219 . V_213 =\r\nF_3 ( 1 ) ;\r\nV_219 . V_214 =\r\nF_83 ( F_1 ( 1 ) ) ;\r\nV_219 . V_215 =\r\nF_1 ( 1 ) -\r\nF_1 ( 0 ) ;\r\nV_219 . V_216 -> V_210 =\r\nF_3 ( 1 ) + ( 4ul << 30 ) -\r\n( V_217 << 20 ) ;\r\nV_219 . V_216 -> V_211 =\r\nF_3 ( 1 ) +\r\nF_4 ( 1 ) - 1 ;\r\nV_219 . V_218 -> V_210 =\r\nF_1 ( 1 ) -\r\nF_1 ( 0 ) ;\r\nV_219 . V_218 -> V_211 =\r\nV_219 . V_218 -> V_210 +\r\nF_2 ( 1 ) - 1 ;\r\nF_85 ( & V_219 ) ;\r\n}\r\nF_86 () ;\r\nreturn 0 ;\r\n}
