{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693638238702 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693638238707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 02 04:03:58 2023 " "Processing started: Sat Sep 02 04:03:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693638238707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693638238707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Product01 -c switchandbuttoninput " "Command: quartus_map --read_settings_files=on --write_settings_files=off Product01 -c switchandbuttoninput" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693638238707 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693638239793 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693638239793 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \")\" mainmodule.v(225) " "Verilog HDL syntax error at mainmodule.v(225) near text: \",\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mainmodule.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/mainmodule.v" 225 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1693638250767 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \")\" mainmodule.v(250) " "Verilog HDL syntax error at mainmodule.v(250) near text: \",\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mainmodule.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/mainmodule.v" 250 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1693638250768 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mainmodule mainmodule.v(2) " "Ignored design unit \"mainmodule\" at mainmodule.v(2) due to previous errors" {  } { { "mainmodule.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/mainmodule.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1693638250803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainmodule.v 0 0 " "Found 0 design units, including 0 entities, in source file mainmodule.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693638250806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "allpermission.v 1 1 " "Found 1 design units, including 1 entities, in source file allpermission.v" { { "Info" "ISGN_ENTITY_NAME" "1 allpermission " "Found entity 1: allpermission" {  } { { "allpermission.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/allpermission.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693638250809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693638250809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6to3.v 1 1 " "Found 1 design units, including 1 entities, in source file mux6to3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux6to3 " "Found entity 1: mux6to3" {  } { { "mux6to3.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/mux6to3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693638250811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693638250811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux7to14.v 1 1 " "Found 1 design units, including 1 entities, in source file mux7to14.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux7to14 " "Found entity 1: mux7to14" {  } { { "mux7to14.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/mux7to14.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693638250813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693638250813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegmentdisplay " "Found entity 1: sevensegmentdisplay" {  } { { "sevensegmentdisplay.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/sevensegmentdisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693638250841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693638250841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entryinterfaceselector.v 1 1 " "Found 1 design units, including 1 entities, in source file entryinterfaceselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 entryinterfaceselector " "Found entity 1: entryinterfaceselector" {  } { { "entryinterfaceselector.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/entryinterfaceselector.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693638250844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693638250844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "featureconflictchecker.v 1 1 " "Found 1 design units, including 1 entities, in source file featureconflictchecker.v" { { "Info" "ISGN_ENTITY_NAME" "1 featureconflictchecker " "Found entity 1: featureconflictchecker" {  } { { "featureconflictchecker.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/featureconflictchecker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693638250847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693638250847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevendisplayselector.v 1 1 " "Found 1 design units, including 1 entities, in source file sevendisplayselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevendisplayselector " "Found entity 1: sevendisplayselector" {  } { { "sevendisplayselector.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/sevendisplayselector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693638250903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693638250903 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "unidirbustrans3b unidirbustrans3b.v(3) " "Verilog Module Declaration warning at unidirbustrans3b.v(3): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"unidirbustrans3b\"" {  } { { "unidirbustrans3b.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/unidirbustrans3b.v" 3 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693638250906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidirbustrans3b.v 1 1 " "Found 1 design units, including 1 entities, in source file unidirbustrans3b.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidirbustrans3b " "Found entity 1: unidirbustrans3b" {  } { { "unidirbustrans3b.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/unidirbustrans3b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693638250907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693638250907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayvalidator.v 1 1 " "Found 1 design units, including 1 entities, in source file displayvalidator.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayvalidator " "Found entity 1: displayvalidator" {  } { { "displayvalidator.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/displayvalidator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693638250930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693638250930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledinterfaceselector.v 1 1 " "Found 1 design units, including 1 entities, in source file ledinterfaceselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledinterfaceselector " "Found entity 1: ledinterfaceselector" {  } { { "ledinterfaceselector.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/ledinterfaceselector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693638250955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693638250955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledsequencedecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ledsequencedecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledsequencedecoder " "Found entity 1: ledsequencedecoder" {  } { { "ledsequencedecoder.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/ledsequencedecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693638250979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693638250979 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4678 " "Peak virtual memory: 4678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693638251461 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 02 04:04:11 2023 " "Processing ended: Sat Sep 02 04:04:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693638251461 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693638251461 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693638251461 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693638251461 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693638252474 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693638238702 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693638238707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 02 04:03:58 2023 " "Processing started: Sat Sep 02 04:03:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693638238707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693638238707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Product01 -c switchandbuttoninput " "Command: quartus_map --read_settings_files=on --write_settings_files=off Product01 -c switchandbuttoninput" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693638238707 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693638239793 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693638239793 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \")\" mainmodule.v(225) " "Verilog HDL syntax error at mainmodule.v(225) near text: \",\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mainmodule.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/mainmodule.v" 225 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1693638250767 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \")\" mainmodule.v(250) " "Verilog HDL syntax error at mainmodule.v(250) near text: \",\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mainmodule.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/mainmodule.v" 250 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1693638250768 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mainmodule mainmodule.v(2) " "Ignored design unit \"mainmodule\" at mainmodule.v(2) due to previous errors" {  } { { "mainmodule.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/mainmodule.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1693638250803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainmodule.v 0 0 " "Found 0 design units, including 0 entities, in source file mainmodule.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693638250806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "allpermission.v 1 1 " "Found 1 design units, including 1 entities, in source file allpermission.v" { { "Info" "ISGN_ENTITY_NAME" "1 allpermission " "Found entity 1: allpermission" {  } { { "allpermission.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/allpermission.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693638250809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693638250809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6to3.v 1 1 " "Found 1 design units, including 1 entities, in source file mux6to3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux6to3 " "Found entity 1: mux6to3" {  } { { "mux6to3.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/mux6to3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693638250811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693638250811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux7to14.v 1 1 " "Found 1 design units, including 1 entities, in source file mux7to14.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux7to14 " "Found entity 1: mux7to14" {  } { { "mux7to14.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/mux7to14.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693638250813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693638250813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegmentdisplay " "Found entity 1: sevensegmentdisplay" {  } { { "sevensegmentdisplay.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/sevensegmentdisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693638250841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693638250841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entryinterfaceselector.v 1 1 " "Found 1 design units, including 1 entities, in source file entryinterfaceselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 entryinterfaceselector " "Found entity 1: entryinterfaceselector" {  } { { "entryinterfaceselector.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/entryinterfaceselector.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693638250844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693638250844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "featureconflictchecker.v 1 1 " "Found 1 design units, including 1 entities, in source file featureconflictchecker.v" { { "Info" "ISGN_ENTITY_NAME" "1 featureconflictchecker " "Found entity 1: featureconflictchecker" {  } { { "featureconflictchecker.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/featureconflictchecker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693638250847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693638250847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevendisplayselector.v 1 1 " "Found 1 design units, including 1 entities, in source file sevendisplayselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevendisplayselector " "Found entity 1: sevendisplayselector" {  } { { "sevendisplayselector.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/sevendisplayselector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693638250903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693638250903 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "unidirbustrans3b unidirbustrans3b.v(3) " "Verilog Module Declaration warning at unidirbustrans3b.v(3): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"unidirbustrans3b\"" {  } { { "unidirbustrans3b.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/unidirbustrans3b.v" 3 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693638250906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidirbustrans3b.v 1 1 " "Found 1 design units, including 1 entities, in source file unidirbustrans3b.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidirbustrans3b " "Found entity 1: unidirbustrans3b" {  } { { "unidirbustrans3b.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/unidirbustrans3b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693638250907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693638250907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayvalidator.v 1 1 " "Found 1 design units, including 1 entities, in source file displayvalidator.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayvalidator " "Found entity 1: displayvalidator" {  } { { "displayvalidator.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/displayvalidator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693638250930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693638250930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledinterfaceselector.v 1 1 " "Found 1 design units, including 1 entities, in source file ledinterfaceselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledinterfaceselector " "Found entity 1: ledinterfaceselector" {  } { { "ledinterfaceselector.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/ledinterfaceselector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693638250955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693638250955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledsequencedecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ledsequencedecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledsequencedecoder " "Found entity 1: ledsequencedecoder" {  } { { "ledsequencedecoder.v" "" { Text "E:/JLeW/TEC498JLeW/Product01/ledsequencedecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693638250979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693638250979 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4678 " "Peak virtual memory: 4678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693638251461 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 02 04:04:11 2023 " "Processing ended: Sat Sep 02 04:04:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693638251461 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693638251461 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693638251461 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693638251461 ""}
