<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Emac Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">Emac Struct Reference<div class="ingroups"><a class="el" href="group__cpu__sam3x8e__definitions.html">SAM3X8E definitions</a> &raquo; <a class="el" href="group___s_a_m3_x8_e__cmsis.html">CMSIS Definitions</a> &raquo; <a class="el" href="group___s_a_m3_x_a___e_m_a_c.html">Ethernet MAC 10/100</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="component__emac_8h_source.html">component_emac.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a43468947da9a179a1ee39ff680ef75a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_emac.html#a43468947da9a179a1ee39ff680ef75a5">EMAC_NCR</a></td></tr>
<tr class="memdesc:a43468947da9a179a1ee39ff680ef75a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x00) Network Control Register  <a href="#a43468947da9a179a1ee39ff680ef75a5">More...</a><br /></td></tr>
<tr class="separator:a43468947da9a179a1ee39ff680ef75a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fc552c9820c094ae9d1d66fc12bb0f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_emac.html#a3fc552c9820c094ae9d1d66fc12bb0f3">EMAC_NCFGR</a></td></tr>
<tr class="memdesc:a3fc552c9820c094ae9d1d66fc12bb0f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x04) Network Configuration Register  <a href="#a3fc552c9820c094ae9d1d66fc12bb0f3">More...</a><br /></td></tr>
<tr class="separator:a3fc552c9820c094ae9d1d66fc12bb0f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae185a4deb5e03a5e99a42063b0cab901"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_emac.html#ae185a4deb5e03a5e99a42063b0cab901">EMAC_NSR</a></td></tr>
<tr class="memdesc:ae185a4deb5e03a5e99a42063b0cab901"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x08) Network Status Register  <a href="#ae185a4deb5e03a5e99a42063b0cab901">More...</a><br /></td></tr>
<tr class="separator:ae185a4deb5e03a5e99a42063b0cab901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8063ac8df0f4b53239bc015495acffe2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_emac.html#a8063ac8df0f4b53239bc015495acffe2">Reserved1</a> [2]</td></tr>
<tr class="separator:a8063ac8df0f4b53239bc015495acffe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf3082ca2e2aa482f601fad3ac1ea3c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_emac.html#acf3082ca2e2aa482f601fad3ac1ea3c5">EMAC_TSR</a></td></tr>
<tr class="memdesc:acf3082ca2e2aa482f601fad3ac1ea3c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x14) Transmit Status Register  <a href="#acf3082ca2e2aa482f601fad3ac1ea3c5">More...</a><br /></td></tr>
<tr class="separator:acf3082ca2e2aa482f601fad3ac1ea3c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a1501b40d177269f34370897c1e283f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_emac.html#a1a1501b40d177269f34370897c1e283f">EMAC_RBQP</a></td></tr>
<tr class="memdesc:a1a1501b40d177269f34370897c1e283f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x18) Receive Buffer Queue Pointer Register  <a href="#a1a1501b40d177269f34370897c1e283f">More...</a><br /></td></tr>
<tr class="separator:a1a1501b40d177269f34370897c1e283f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac196f52156d1b12460519c795f0b1464"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_emac.html#ac196f52156d1b12460519c795f0b1464">EMAC_TBQP</a></td></tr>
<tr class="memdesc:ac196f52156d1b12460519c795f0b1464"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x1C) Transmit Buffer Queue Pointer Register  <a href="#ac196f52156d1b12460519c795f0b1464">More...</a><br /></td></tr>
<tr class="separator:ac196f52156d1b12460519c795f0b1464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac077abc8744c9d7677fe1051a5c69320"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_emac.html#ac077abc8744c9d7677fe1051a5c69320">EMAC_RSR</a></td></tr>
<tr class="memdesc:ac077abc8744c9d7677fe1051a5c69320"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x20) Receive Status Register  <a href="#ac077abc8744c9d7677fe1051a5c69320">More...</a><br /></td></tr>
<tr class="separator:ac077abc8744c9d7677fe1051a5c69320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f56a6a6f52645a3aaeae505ad75d880"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_emac.html#a9f56a6a6f52645a3aaeae505ad75d880">EMAC_ISR</a></td></tr>
<tr class="memdesc:a9f56a6a6f52645a3aaeae505ad75d880"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x24) Interrupt Status Register  <a href="#a9f56a6a6f52645a3aaeae505ad75d880">More...</a><br /></td></tr>
<tr class="separator:a9f56a6a6f52645a3aaeae505ad75d880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f43ccc9dfd84c0733945cfe690a2138"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_emac.html#a9f43ccc9dfd84c0733945cfe690a2138">EMAC_IER</a></td></tr>
<tr class="memdesc:a9f43ccc9dfd84c0733945cfe690a2138"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x28) Interrupt Enable Register  <a href="#a9f43ccc9dfd84c0733945cfe690a2138">More...</a><br /></td></tr>
<tr class="separator:a9f43ccc9dfd84c0733945cfe690a2138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54eeb8f66905884a23cba0d3a19d5086"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_emac.html#a54eeb8f66905884a23cba0d3a19d5086">EMAC_IDR</a></td></tr>
<tr class="memdesc:a54eeb8f66905884a23cba0d3a19d5086"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x2C) Interrupt Disable Register  <a href="#a54eeb8f66905884a23cba0d3a19d5086">More...</a><br /></td></tr>
<tr class="separator:a54eeb8f66905884a23cba0d3a19d5086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac725d87cf358eb6c59df59f9d1779493"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_emac.html#ac725d87cf358eb6c59df59f9d1779493">EMAC_IMR</a></td></tr>
<tr class="memdesc:ac725d87cf358eb6c59df59f9d1779493"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x30) Interrupt Mask Register  <a href="#ac725d87cf358eb6c59df59f9d1779493">More...</a><br /></td></tr>
<tr class="separator:ac725d87cf358eb6c59df59f9d1779493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1de1375912f9d93e194d205a515fd69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_emac.html#ac1de1375912f9d93e194d205a515fd69">EMAC_MAN</a></td></tr>
<tr class="memdesc:ac1de1375912f9d93e194d205a515fd69"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x34) Phy Maintenance Register  <a href="#ac1de1375912f9d93e194d205a515fd69">More...</a><br /></td></tr>
<tr class="separator:ac1de1375912f9d93e194d205a515fd69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad903f3eea9d914d5e7d847948d98f737"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_emac.html#ad903f3eea9d914d5e7d847948d98f737">EMAC_PTR</a></td></tr>
<tr class="memdesc:ad903f3eea9d914d5e7d847948d98f737"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x38) Pause Time Register  <a href="#ad903f3eea9d914d5e7d847948d98f737">More...</a><br /></td></tr>
<tr class="separator:ad903f3eea9d914d5e7d847948d98f737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2720432f1271959083758069033cdfae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_emac.html#a2720432f1271959083758069033cdfae">EMAC_PFR</a></td></tr>
<tr class="memdesc:a2720432f1271959083758069033cdfae"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x3C) Pause Frames Received Register  <a href="#a2720432f1271959083758069033cdfae">More...</a><br /></td></tr>
<tr class="separator:a2720432f1271959083758069033cdfae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bea5117c5d05575903bb92ae6d3c2e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_emac.html#a6bea5117c5d05575903bb92ae6d3c2e7">EMAC_FTO</a></td></tr>
<tr class="memdesc:a6bea5117c5d05575903bb92ae6d3c2e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x40) Frames Transmitted Ok Register  <a href="#a6bea5117c5d05575903bb92ae6d3c2e7">More...</a><br /></td></tr>
<tr class="separator:a6bea5117c5d05575903bb92ae6d3c2e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90ce7786ea33c0e45f5b14e0a57da864"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_emac.html#a90ce7786ea33c0e45f5b14e0a57da864">EMAC_SCF</a></td></tr>
<tr class="memdesc:a90ce7786ea33c0e45f5b14e0a57da864"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x44) Single Collision Frames Register  <a href="#a90ce7786ea33c0e45f5b14e0a57da864">More...</a><br /></td></tr>
<tr class="separator:a90ce7786ea33c0e45f5b14e0a57da864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a695d1707100eae1f03066a385e955b58"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_emac.html#a695d1707100eae1f03066a385e955b58">EMAC_MCF</a></td></tr>
<tr class="memdesc:a695d1707100eae1f03066a385e955b58"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x48) Multiple Collision Frames Register  <a href="#a695d1707100eae1f03066a385e955b58">More...</a><br /></td></tr>
<tr class="separator:a695d1707100eae1f03066a385e955b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa65fa33f117e9999e603fbde216a32f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_emac.html#aa65fa33f117e9999e603fbde216a32f8">EMAC_FRO</a></td></tr>
<tr class="memdesc:aa65fa33f117e9999e603fbde216a32f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x4C) Frames Received Ok Register  <a href="#aa65fa33f117e9999e603fbde216a32f8">More...</a><br /></td></tr>
<tr class="separator:aa65fa33f117e9999e603fbde216a32f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a965f4b41705d36205ab1ad09ccb7e33d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_emac.html#a965f4b41705d36205ab1ad09ccb7e33d">EMAC_FCSE</a></td></tr>
<tr class="memdesc:a965f4b41705d36205ab1ad09ccb7e33d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x50) Frame Check Sequence Errors Register  <a href="#a965f4b41705d36205ab1ad09ccb7e33d">More...</a><br /></td></tr>
<tr class="separator:a965f4b41705d36205ab1ad09ccb7e33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01d9cc18eae946a79c1e5793a27934b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_emac.html#a01d9cc18eae946a79c1e5793a27934b7">EMAC_ALE</a></td></tr>
<tr class="memdesc:a01d9cc18eae946a79c1e5793a27934b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x54) Alignment Errors Register  <a href="#a01d9cc18eae946a79c1e5793a27934b7">More...</a><br /></td></tr>
<tr class="separator:a01d9cc18eae946a79c1e5793a27934b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc65c0586a7488381f7e84f6d1826548"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_emac.html#acc65c0586a7488381f7e84f6d1826548">EMAC_DTF</a></td></tr>
<tr class="memdesc:acc65c0586a7488381f7e84f6d1826548"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x58) Deferred Transmission Frames Register  <a href="#acc65c0586a7488381f7e84f6d1826548">More...</a><br /></td></tr>
<tr class="separator:acc65c0586a7488381f7e84f6d1826548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f741708a76faf3e82b0ea75624af53f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_emac.html#a0f741708a76faf3e82b0ea75624af53f">EMAC_LCOL</a></td></tr>
<tr class="memdesc:a0f741708a76faf3e82b0ea75624af53f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x5C) Late Collisions Register  <a href="#a0f741708a76faf3e82b0ea75624af53f">More...</a><br /></td></tr>
<tr class="separator:a0f741708a76faf3e82b0ea75624af53f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45a5fff65d81f916b278065ec80ee21d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_emac.html#a45a5fff65d81f916b278065ec80ee21d">EMAC_ECOL</a></td></tr>
<tr class="memdesc:a45a5fff65d81f916b278065ec80ee21d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x60) Excessive Collisions Register  <a href="#a45a5fff65d81f916b278065ec80ee21d">More...</a><br /></td></tr>
<tr class="separator:a45a5fff65d81f916b278065ec80ee21d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a051cedd056458da2740c04df00964d09"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_emac.html#a051cedd056458da2740c04df00964d09">EMAC_TUND</a></td></tr>
<tr class="memdesc:a051cedd056458da2740c04df00964d09"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x64) Transmit Underrun Errors Register  <a href="#a051cedd056458da2740c04df00964d09">More...</a><br /></td></tr>
<tr class="separator:a051cedd056458da2740c04df00964d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bac918643ed988ef16e7c66f728c565"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_emac.html#a7bac918643ed988ef16e7c66f728c565">EMAC_CSE</a></td></tr>
<tr class="memdesc:a7bac918643ed988ef16e7c66f728c565"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x68) Carrier Sense Errors Register  <a href="#a7bac918643ed988ef16e7c66f728c565">More...</a><br /></td></tr>
<tr class="separator:a7bac918643ed988ef16e7c66f728c565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af936cf13a13ed42db056b1117611c0e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_emac.html#af936cf13a13ed42db056b1117611c0e6">EMAC_RRE</a></td></tr>
<tr class="memdesc:af936cf13a13ed42db056b1117611c0e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x6C) Receive Resource Errors Register  <a href="#af936cf13a13ed42db056b1117611c0e6">More...</a><br /></td></tr>
<tr class="separator:af936cf13a13ed42db056b1117611c0e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a702bd824b5a8f6540fd5b9db013d94c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_emac.html#a702bd824b5a8f6540fd5b9db013d94c3">EMAC_ROV</a></td></tr>
<tr class="memdesc:a702bd824b5a8f6540fd5b9db013d94c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x70) Receive Overrun Errors Register  <a href="#a702bd824b5a8f6540fd5b9db013d94c3">More...</a><br /></td></tr>
<tr class="separator:a702bd824b5a8f6540fd5b9db013d94c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada20d2a138809299c68dd9c1400f2664"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_emac.html#ada20d2a138809299c68dd9c1400f2664">EMAC_RSE</a></td></tr>
<tr class="memdesc:ada20d2a138809299c68dd9c1400f2664"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x74) Receive Symbol Errors Register  <a href="#ada20d2a138809299c68dd9c1400f2664">More...</a><br /></td></tr>
<tr class="separator:ada20d2a138809299c68dd9c1400f2664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dab01478d79d8330fe5d211247b6c1e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_emac.html#a8dab01478d79d8330fe5d211247b6c1e">EMAC_ELE</a></td></tr>
<tr class="memdesc:a8dab01478d79d8330fe5d211247b6c1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x78) Excessive Length Errors Register  <a href="#a8dab01478d79d8330fe5d211247b6c1e">More...</a><br /></td></tr>
<tr class="separator:a8dab01478d79d8330fe5d211247b6c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5f47eeaed3e405cd95a7e21d0839825"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_emac.html#ab5f47eeaed3e405cd95a7e21d0839825">EMAC_RJA</a></td></tr>
<tr class="memdesc:ab5f47eeaed3e405cd95a7e21d0839825"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x7C) Receive Jabbers Register  <a href="#ab5f47eeaed3e405cd95a7e21d0839825">More...</a><br /></td></tr>
<tr class="separator:ab5f47eeaed3e405cd95a7e21d0839825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5da42b9f54334b861f0b2e16799bd42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_emac.html#ab5da42b9f54334b861f0b2e16799bd42">EMAC_USF</a></td></tr>
<tr class="memdesc:ab5da42b9f54334b861f0b2e16799bd42"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x80) Undersize Frames Register  <a href="#ab5da42b9f54334b861f0b2e16799bd42">More...</a><br /></td></tr>
<tr class="separator:ab5da42b9f54334b861f0b2e16799bd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23e0c6deffc8c7c18a211d3b0636147b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_emac.html#a23e0c6deffc8c7c18a211d3b0636147b">EMAC_STE</a></td></tr>
<tr class="memdesc:a23e0c6deffc8c7c18a211d3b0636147b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x84) SQE Test Errors Register  <a href="#a23e0c6deffc8c7c18a211d3b0636147b">More...</a><br /></td></tr>
<tr class="separator:a23e0c6deffc8c7c18a211d3b0636147b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f1f71c444e564ab4b07a6b66d02e152"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_emac.html#a1f1f71c444e564ab4b07a6b66d02e152">EMAC_RLE</a></td></tr>
<tr class="memdesc:a1f1f71c444e564ab4b07a6b66d02e152"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x88) Received Length Field Mismatch Register  <a href="#a1f1f71c444e564ab4b07a6b66d02e152">More...</a><br /></td></tr>
<tr class="separator:a1f1f71c444e564ab4b07a6b66d02e152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50663b9bd8cd286acdcf7c422caa0f8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_emac.html#a50663b9bd8cd286acdcf7c422caa0f8d">Reserved2</a> [1]</td></tr>
<tr class="separator:a50663b9bd8cd286acdcf7c422caa0f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc99db827d4a6cfeeb901b0f8e6e03ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_emac.html#afc99db827d4a6cfeeb901b0f8e6e03ce">EMAC_HRB</a></td></tr>
<tr class="memdesc:afc99db827d4a6cfeeb901b0f8e6e03ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x90) Hash Register Bottom [31:0] Register  <a href="#afc99db827d4a6cfeeb901b0f8e6e03ce">More...</a><br /></td></tr>
<tr class="separator:afc99db827d4a6cfeeb901b0f8e6e03ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9eb8cb9dffac7ed6a72e255c281d328"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_emac.html#af9eb8cb9dffac7ed6a72e255c281d328">EMAC_HRT</a></td></tr>
<tr class="memdesc:af9eb8cb9dffac7ed6a72e255c281d328"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x94) Hash Register Top [63:32] Register  <a href="#af9eb8cb9dffac7ed6a72e255c281d328">More...</a><br /></td></tr>
<tr class="separator:af9eb8cb9dffac7ed6a72e255c281d328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef90ba919abd4d3ef9f884afaae352fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_emac_sa.html">EmacSa</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_emac.html#aef90ba919abd4d3ef9f884afaae352fb">EMAC_SA</a> [<a class="el" href="group___s_a_m3_x_a___e_m_a_c.html#gafede4e30510241a80b8c23148ccb996a">EMACSA_NUMBER</a>]</td></tr>
<tr class="memdesc:aef90ba919abd4d3ef9f884afaae352fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x98) sa = 1 .. 4  <a href="#aef90ba919abd4d3ef9f884afaae352fb">More...</a><br /></td></tr>
<tr class="separator:aef90ba919abd4d3ef9f884afaae352fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5476a251fc3ee9093c9ad288b57a9888"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_emac.html#a5476a251fc3ee9093c9ad288b57a9888">EMAC_TID</a></td></tr>
<tr class="memdesc:a5476a251fc3ee9093c9ad288b57a9888"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_emac.html">Emac</a> Offset: 0xB8) Type ID Checking Register  <a href="#a5476a251fc3ee9093c9ad288b57a9888">More...</a><br /></td></tr>
<tr class="separator:a5476a251fc3ee9093c9ad288b57a9888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2445e73737653258cdced99b4bbff359"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_emac.html#a2445e73737653258cdced99b4bbff359">Reserved3</a> [1]</td></tr>
<tr class="separator:a2445e73737653258cdced99b4bbff359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51c0b32c031e2c82a72da48d7c80ef94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_emac.html#a51c0b32c031e2c82a72da48d7c80ef94">EMAC_USRIO</a></td></tr>
<tr class="memdesc:a51c0b32c031e2c82a72da48d7c80ef94"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_emac.html">Emac</a> Offset: 0xC0) User Input/Output Register  <a href="#a51c0b32c031e2c82a72da48d7c80ef94">More...</a><br /></td></tr>
<tr class="separator:a51c0b32c031e2c82a72da48d7c80ef94"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00052">52</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a01d9cc18eae946a79c1e5793a27934b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01d9cc18eae946a79c1e5793a27934b7">&#9670;&nbsp;</a></span>EMAC_ALE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> EMAC_ALE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x54) Alignment Errors Register </p>

<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00073">73</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>

</div>
</div>
<a id="a7bac918643ed988ef16e7c66f728c565"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bac918643ed988ef16e7c66f728c565">&#9670;&nbsp;</a></span>EMAC_CSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> EMAC_CSE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x68) Carrier Sense Errors Register </p>

<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00078">78</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>

</div>
</div>
<a id="acc65c0586a7488381f7e84f6d1826548"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc65c0586a7488381f7e84f6d1826548">&#9670;&nbsp;</a></span>EMAC_DTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> EMAC_DTF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x58) Deferred Transmission Frames Register </p>

<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00074">74</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>

</div>
</div>
<a id="a45a5fff65d81f916b278065ec80ee21d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45a5fff65d81f916b278065ec80ee21d">&#9670;&nbsp;</a></span>EMAC_ECOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> EMAC_ECOL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x60) Excessive Collisions Register </p>

<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00076">76</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>

</div>
</div>
<a id="a8dab01478d79d8330fe5d211247b6c1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dab01478d79d8330fe5d211247b6c1e">&#9670;&nbsp;</a></span>EMAC_ELE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> EMAC_ELE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x78) Excessive Length Errors Register </p>

<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00082">82</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>

</div>
</div>
<a id="a965f4b41705d36205ab1ad09ccb7e33d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a965f4b41705d36205ab1ad09ccb7e33d">&#9670;&nbsp;</a></span>EMAC_FCSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> EMAC_FCSE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x50) Frame Check Sequence Errors Register </p>

<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00072">72</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>

</div>
</div>
<a id="aa65fa33f117e9999e603fbde216a32f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa65fa33f117e9999e603fbde216a32f8">&#9670;&nbsp;</a></span>EMAC_FRO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> EMAC_FRO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x4C) Frames Received Ok Register </p>

<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00071">71</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>

</div>
</div>
<a id="a6bea5117c5d05575903bb92ae6d3c2e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bea5117c5d05575903bb92ae6d3c2e7">&#9670;&nbsp;</a></span>EMAC_FTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> EMAC_FTO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x40) Frames Transmitted Ok Register </p>

<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00068">68</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>

</div>
</div>
<a id="afc99db827d4a6cfeeb901b0f8e6e03ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc99db827d4a6cfeeb901b0f8e6e03ce">&#9670;&nbsp;</a></span>EMAC_HRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> EMAC_HRB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x90) Hash Register Bottom [31:0] Register </p>

<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00088">88</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>

</div>
</div>
<a id="af9eb8cb9dffac7ed6a72e255c281d328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9eb8cb9dffac7ed6a72e255c281d328">&#9670;&nbsp;</a></span>EMAC_HRT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> EMAC_HRT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x94) Hash Register Top [63:32] Register </p>

<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00089">89</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>

</div>
</div>
<a id="a54eeb8f66905884a23cba0d3a19d5086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54eeb8f66905884a23cba0d3a19d5086">&#9670;&nbsp;</a></span>EMAC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> EMAC_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x2C) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00063">63</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>

</div>
</div>
<a id="a9f43ccc9dfd84c0733945cfe690a2138"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f43ccc9dfd84c0733945cfe690a2138">&#9670;&nbsp;</a></span>EMAC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> EMAC_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x28) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00062">62</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>

</div>
</div>
<a id="ac725d87cf358eb6c59df59f9d1779493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac725d87cf358eb6c59df59f9d1779493">&#9670;&nbsp;</a></span>EMAC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> EMAC_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x30) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00064">64</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>

</div>
</div>
<a id="a9f56a6a6f52645a3aaeae505ad75d880"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f56a6a6f52645a3aaeae505ad75d880">&#9670;&nbsp;</a></span>EMAC_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> EMAC_ISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x24) Interrupt Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00061">61</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>

</div>
</div>
<a id="a0f741708a76faf3e82b0ea75624af53f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f741708a76faf3e82b0ea75624af53f">&#9670;&nbsp;</a></span>EMAC_LCOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> EMAC_LCOL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x5C) Late Collisions Register </p>

<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00075">75</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>

</div>
</div>
<a id="ac1de1375912f9d93e194d205a515fd69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1de1375912f9d93e194d205a515fd69">&#9670;&nbsp;</a></span>EMAC_MAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> EMAC_MAN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x34) Phy Maintenance Register </p>

<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00065">65</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>

</div>
</div>
<a id="a695d1707100eae1f03066a385e955b58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a695d1707100eae1f03066a385e955b58">&#9670;&nbsp;</a></span>EMAC_MCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> EMAC_MCF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x48) Multiple Collision Frames Register </p>

<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00070">70</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>

</div>
</div>
<a id="a3fc552c9820c094ae9d1d66fc12bb0f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fc552c9820c094ae9d1d66fc12bb0f3">&#9670;&nbsp;</a></span>EMAC_NCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> EMAC_NCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x04) Network Configuration Register </p>

<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00054">54</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>

</div>
</div>
<a id="a43468947da9a179a1ee39ff680ef75a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43468947da9a179a1ee39ff680ef75a5">&#9670;&nbsp;</a></span>EMAC_NCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> EMAC_NCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x00) Network Control Register </p>

<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00053">53</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>

</div>
</div>
<a id="ae185a4deb5e03a5e99a42063b0cab901"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae185a4deb5e03a5e99a42063b0cab901">&#9670;&nbsp;</a></span>EMAC_NSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> EMAC_NSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x08) Network Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00055">55</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>

</div>
</div>
<a id="a2720432f1271959083758069033cdfae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2720432f1271959083758069033cdfae">&#9670;&nbsp;</a></span>EMAC_PFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> EMAC_PFR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x3C) Pause Frames Received Register </p>

<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00067">67</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>

</div>
</div>
<a id="ad903f3eea9d914d5e7d847948d98f737"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad903f3eea9d914d5e7d847948d98f737">&#9670;&nbsp;</a></span>EMAC_PTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> EMAC_PTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x38) Pause Time Register </p>

<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00066">66</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>

</div>
</div>
<a id="a1a1501b40d177269f34370897c1e283f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a1501b40d177269f34370897c1e283f">&#9670;&nbsp;</a></span>EMAC_RBQP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> EMAC_RBQP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x18) Receive Buffer Queue Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00058">58</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>

</div>
</div>
<a id="ab5f47eeaed3e405cd95a7e21d0839825"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5f47eeaed3e405cd95a7e21d0839825">&#9670;&nbsp;</a></span>EMAC_RJA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> EMAC_RJA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x7C) Receive Jabbers Register </p>

<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00083">83</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>

</div>
</div>
<a id="a1f1f71c444e564ab4b07a6b66d02e152"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f1f71c444e564ab4b07a6b66d02e152">&#9670;&nbsp;</a></span>EMAC_RLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> EMAC_RLE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x88) Received Length Field Mismatch Register </p>

<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00086">86</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>

</div>
</div>
<a id="a702bd824b5a8f6540fd5b9db013d94c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a702bd824b5a8f6540fd5b9db013d94c3">&#9670;&nbsp;</a></span>EMAC_ROV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> EMAC_ROV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x70) Receive Overrun Errors Register </p>

<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00080">80</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>

</div>
</div>
<a id="af936cf13a13ed42db056b1117611c0e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af936cf13a13ed42db056b1117611c0e6">&#9670;&nbsp;</a></span>EMAC_RRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> EMAC_RRE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x6C) Receive Resource Errors Register </p>

<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00079">79</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>

</div>
</div>
<a id="ada20d2a138809299c68dd9c1400f2664"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada20d2a138809299c68dd9c1400f2664">&#9670;&nbsp;</a></span>EMAC_RSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> EMAC_RSE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x74) Receive Symbol Errors Register </p>

<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00081">81</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>

</div>
</div>
<a id="ac077abc8744c9d7677fe1051a5c69320"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac077abc8744c9d7677fe1051a5c69320">&#9670;&nbsp;</a></span>EMAC_RSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> EMAC_RSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x20) Receive Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00060">60</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>

</div>
</div>
<a id="aef90ba919abd4d3ef9f884afaae352fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef90ba919abd4d3ef9f884afaae352fb">&#9670;&nbsp;</a></span>EMAC_SA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_emac_sa.html">EmacSa</a> EMAC_SA[<a class="el" href="group___s_a_m3_x_a___e_m_a_c.html#gafede4e30510241a80b8c23148ccb996a">EMACSA_NUMBER</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x98) sa = 1 .. 4 </p>

<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00090">90</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>

</div>
</div>
<a id="a90ce7786ea33c0e45f5b14e0a57da864"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90ce7786ea33c0e45f5b14e0a57da864">&#9670;&nbsp;</a></span>EMAC_SCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> EMAC_SCF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x44) Single Collision Frames Register </p>

<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00069">69</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>

</div>
</div>
<a id="a23e0c6deffc8c7c18a211d3b0636147b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23e0c6deffc8c7c18a211d3b0636147b">&#9670;&nbsp;</a></span>EMAC_STE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> EMAC_STE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x84) SQE Test Errors Register </p>

<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00085">85</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>

</div>
</div>
<a id="ac196f52156d1b12460519c795f0b1464"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac196f52156d1b12460519c795f0b1464">&#9670;&nbsp;</a></span>EMAC_TBQP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> EMAC_TBQP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x1C) Transmit Buffer Queue Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00059">59</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>

</div>
</div>
<a id="a5476a251fc3ee9093c9ad288b57a9888"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5476a251fc3ee9093c9ad288b57a9888">&#9670;&nbsp;</a></span>EMAC_TID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> EMAC_TID</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_emac.html">Emac</a> Offset: 0xB8) Type ID Checking Register </p>

<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00091">91</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>

</div>
</div>
<a id="acf3082ca2e2aa482f601fad3ac1ea3c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf3082ca2e2aa482f601fad3ac1ea3c5">&#9670;&nbsp;</a></span>EMAC_TSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> EMAC_TSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x14) Transmit Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00057">57</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>

</div>
</div>
<a id="a051cedd056458da2740c04df00964d09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a051cedd056458da2740c04df00964d09">&#9670;&nbsp;</a></span>EMAC_TUND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> EMAC_TUND</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x64) Transmit Underrun Errors Register </p>

<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00077">77</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>

</div>
</div>
<a id="ab5da42b9f54334b861f0b2e16799bd42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5da42b9f54334b861f0b2e16799bd42">&#9670;&nbsp;</a></span>EMAC_USF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> EMAC_USF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_emac.html">Emac</a> Offset: 0x80) Undersize Frames Register </p>

<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00084">84</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>

</div>
</div>
<a id="a51c0b32c031e2c82a72da48d7c80ef94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51c0b32c031e2c82a72da48d7c80ef94">&#9670;&nbsp;</a></span>EMAC_USRIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> EMAC_USRIO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_emac.html">Emac</a> Offset: 0xC0) User Input/Output Register </p>

<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00093">93</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>

</div>
</div>
<a id="a8063ac8df0f4b53239bc015495acffe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8063ac8df0f4b53239bc015495acffe2">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00056">56</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>

</div>
</div>
<a id="a50663b9bd8cd286acdcf7c422caa0f8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50663b9bd8cd286acdcf7c422caa0f8d">&#9670;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved2[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00087">87</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>

</div>
</div>
<a id="a2445e73737653258cdced99b4bbff359"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2445e73737653258cdced99b4bbff359">&#9670;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved3[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__emac_8h_source.html#l00092">92</a> of file <a class="el" href="component__emac_8h_source.html">component_emac.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>cpu/sam3/include/sam3x8e/component/<a class="el" href="component__emac_8h_source.html">component_emac.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:19 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
