

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Sun Nov 17 21:46:18 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mlp.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.702 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1126917|  1126917| 11.269 ms | 11.269 ms |  1126917|  1126917|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                            |                 |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |          Instance          |      Module     |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +----------------------------+-----------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_mlp_monte_carlo_fu_103  |mlp_monte_carlo  |  1126905|  1126905| 11.269 ms | 11.269 ms |  1126905|  1126905|   none  |
        +----------------------------+-----------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        9|        9|         1|          -|          -|     9|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     24|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        9|      8|     981|   1770|    0|
|Memory           |        0|      -|      32|      3|    0|
|Multiplexer      |        -|      -|       -|     99|    -|
|Register         |        -|      -|      25|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        9|      8|    1038|   1896|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        3|      3|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------+---------+-------+-----+------+-----+
    |          Instance          |      Module     | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +----------------------------+-----------------+---------+-------+-----+------+-----+
    |grp_mlp_monte_carlo_fu_103  |mlp_monte_carlo  |        9|      8|  981|  1770|    0|
    +----------------------------+-----------------+---------+-------+-----+------+-----+
    |Total                       |                 |        9|      8|  981|  1770|    0|
    +----------------------------+-----------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+-------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |    Module   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-------------+---------+----+----+-----+------+-----+------+-------------+
    |input_V_U  |dut_input_V  |        0|  32|   3|    0|     9|   16|     1|          144|
    +-----------+-------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |             |        0|  32|   3|    0|     9|   16|     1|          144|
    +-----------+-------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_134_p2          |     +    |      0|  0|  13|           4|           1|
    |ap_block_state2      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln23_fu_128_p2  |   icmp   |      0|  0|   9|           4|           4|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  24|           9|           6|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  27|          5|    1|          5|
    |i_0_reg_92          |   9|          2|    4|          8|
    |input_V_address0    |  15|          3|    4|         12|
    |input_V_ce0         |  15|          3|    1|          3|
    |strm_in_V_V_blk_n   |   9|          2|    1|          2|
    |strm_out_V_V_blk_n  |   9|          2|    1|          2|
    |strm_out_V_V_din    |  15|          3|   16|         48|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  99|         20|   28|         80|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   4|   0|    4|          0|
    |grp_mlp_monte_carlo_fu_103_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_92                               |   4|   0|    4|          0|
    |variance_output_V_reg_162                |  16|   0|   16|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |  25|   0|   25|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_start             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_done              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_idle              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_ready             | out |    1| ap_ctrl_hs |      dut     | return value |
|strm_in_V_V_dout     |  in |   16|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_empty_n  |  in |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_read     | out |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_out_V_V_din     | out |   16|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_full_n  |  in |    1|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_write   | out |    1|   ap_fifo  | strm_out_V_V |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

