##################################################################################################################################
Advanced Randomization and Functional Coverage
##################################################################################################################################

.. toctree::
   :maxdepth: 2
   :caption: Contents:

   rand_pkg_overview.rst
   funct_cov_pkg_overview.rst

**********************************************************************************************************************************
What is UVVM
**********************************************************************************************************************************
UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for making very structured 
VHDL-based testbenches.

Overview, Readability, Maintainability, Extensibility and Reuse are all vital for FPGA development efficiency and quality. 
UVVM VVC (VHDL Verification Component) Framework was released in 2016 to handle exactly these aspects.
