{"vcs1":{"timestamp_begin":1759464349.782325513, "rt":0.79, "ut":0.30, "st":0.15}}
{"vcselab":{"timestamp_begin":1759464350.644669808, "rt":0.54, "ut":0.17, "st":0.07}}
{"link":{"timestamp_begin":1759464351.242338102, "rt":0.19, "ut":0.09, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759464349.427878454}
{"VCS_COMP_START_TIME": 1759464349.427878454}
{"VCS_COMP_END_TIME": 1759464352.183405929}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog2 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog2 +notimingcheck"}
{"vcs1": {"peak_mem": 368180}}
{"vcselab": {"peak_mem": 229972}}
