$date
	Sat Dec 13 13:07:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_debug_shifts $end
$var wire 32 ! dwb_dat_i [31:0] $end
$var wire 1 " dwb_err_i $end
$var wire 32 # iwb_dat_i [31:0] $end
$var wire 1 $ iwb_stb_o $end
$var wire 1 % iwb_cyc_o $end
$var wire 32 & iwb_adr_o [31:0] $end
$var wire 1 ' dwb_we_o $end
$var wire 1 ( dwb_stb_o $end
$var wire 4 ) dwb_sel_o [3:0] $end
$var wire 32 * dwb_dat_o [31:0] $end
$var wire 1 + dwb_cyc_o $end
$var wire 32 , dwb_adr_o [31:0] $end
$var reg 1 - clk $end
$var reg 1 . dmem_ack $end
$var reg 32 / dmem_data [31:0] $end
$var reg 1 0 imem_ack $end
$var reg 32 1 imem_data [31:0] $end
$var reg 32 2 interrupts [31:0] $end
$var reg 1 3 rst_n $end
$var integer 32 4 i [31:0] $end
$scope module dut $end
$var wire 1 - clk $end
$var wire 1 . dwb_ack_i $end
$var wire 32 5 dwb_adr_o [31:0] $end
$var wire 1 + dwb_cyc_o $end
$var wire 32 6 dwb_dat_i [31:0] $end
$var wire 32 7 dwb_dat_o [31:0] $end
$var wire 1 " dwb_err_i $end
$var wire 4 8 dwb_sel_o [3:0] $end
$var wire 1 ( dwb_stb_o $end
$var wire 1 ' dwb_we_o $end
$var wire 1 9 interrupt_req $end
$var wire 32 : interrupts [31:0] $end
$var wire 1 0 iwb_ack_i $end
$var wire 32 ; iwb_adr_o [31:0] $end
$var wire 1 % iwb_cyc_o $end
$var wire 32 < iwb_dat_i [31:0] $end
$var wire 1 $ iwb_stb_o $end
$var wire 1 = rd_wen $end
$var wire 1 3 rst_n $end
$var wire 1 > stall $end
$var wire 32 ? trap_vector [31:0] $end
$var wire 32 @ rs2_data [31:0] $end
$var wire 5 A rs2_addr [4:0] $end
$var wire 32 B rs1_data [31:0] $end
$var wire 5 C rs1_addr [4:0] $end
$var wire 1 D reg_write $end
$var wire 32 E rd_data [31:0] $end
$var wire 5 F rd_addr [4:0] $end
$var wire 7 G opcode [6:0] $end
$var wire 1 H mem_write $end
$var wire 1 I mem_read $end
$var wire 32 J mdu_remainder [31:0] $end
$var wire 32 K mdu_quotient [31:0] $end
$var wire 64 L mdu_product [63:0] $end
$var wire 1 M mdu_done $end
$var wire 1 N mdu_busy $end
$var wire 1 O load_sign_bit $end
$var wire 16 P load_halfword [15:0] $end
$var wire 32 Q load_data_processed [31:0] $end
$var wire 8 R load_byte [7:0] $end
$var wire 2 S load_addr_offset [1:0] $end
$var wire 1 T is_system $end
$var wire 1 U is_mret $end
$var wire 1 V is_m $end
$var wire 1 W is_jump $end
$var wire 1 X is_ecall $end
$var wire 1 Y is_ebreak $end
$var wire 1 Z is_branch $end
$var wire 1 [ interrupt_pending $end
$var wire 1 \ interrupt_enabled $end
$var wire 32 ] interrupt_cause [31:0] $end
$var wire 1 ^ instr_retired $end
$var wire 32 _ immediate [31:0] $end
$var wire 1 ` illegal_instr $end
$var wire 7 a funct7 [6:0] $end
$var wire 3 b funct3 [2:0] $end
$var wire 32 c exception_val [31:0] $end
$var wire 1 d exception_taken $end
$var wire 32 e exception_cause [31:0] $end
$var wire 32 f epc_out [31:0] $end
$var wire 32 g csr_wdata [31:0] $end
$var wire 1 h csr_valid $end
$var wire 32 i csr_rdata [31:0] $end
$var wire 3 j csr_op [2:0] $end
$var wire 12 k csr_addr [11:0] $end
$var wire 1 l alu_zero $end
$var wire 1 m alu_src_imm $end
$var wire 32 n alu_result [31:0] $end
$var wire 32 o alu_operand_b [31:0] $end
$var wire 32 p alu_operand_a [31:0] $end
$var wire 4 q alu_op [3:0] $end
$var parameter 32 r RESET_VECTOR $end
$var parameter 3 s STATE_DECODE $end
$var parameter 3 t STATE_EXECUTE $end
$var parameter 3 u STATE_FETCH $end
$var parameter 3 v STATE_MEM $end
$var parameter 3 w STATE_MULDIV $end
$var parameter 3 x STATE_TRAP $end
$var parameter 3 y STATE_WRITEBACK $end
$var reg 32 z alu_result_reg [31:0] $end
$var reg 32 { dwb_adr_reg [31:0] $end
$var reg 1 | dwb_cyc_reg $end
$var reg 32 } dwb_dat_reg [31:0] $end
$var reg 4 ~ dwb_sel_reg [3:0] $end
$var reg 1 !" dwb_stb_reg $end
$var reg 1 "" dwb_we_reg $end
$var reg 32 #" instruction [31:0] $end
$var reg 1 $" iwb_cyc_reg $end
$var reg 1 %" iwb_stb_reg $end
$var reg 32 &" mdu_result_reg [31:0] $end
$var reg 1 '" mdu_start $end
$var reg 32 (" mem_data_reg [31:0] $end
$var reg 32 )" pc [31:0] $end
$var reg 3 *" state [2:0] $end
$var reg 32 +" trap_cause [31:0] $end
$var reg 1 ," trap_entry $end
$var reg 32 -" trap_pc [31:0] $end
$var reg 1 ." trap_return $end
$var reg 32 /" trap_val [31:0] $end
$scope module alu_inst $end
$var wire 32 0" operand_a [31:0] $end
$var wire 32 1" operand_b [31:0] $end
$var wire 1 l zero $end
$var wire 4 2" alu_op [3:0] $end
$var reg 32 3" result [31:0] $end
$upscope $end
$scope module csr_inst $end
$var wire 1 - clk $end
$var wire 12 4" csr_addr [11:0] $end
$var wire 3 5" csr_op [2:0] $end
$var wire 1 h csr_valid $end
$var wire 32 6" csr_wdata [31:0] $end
$var wire 32 7" epc_out [31:0] $end
$var wire 1 ^ instr_retired $end
$var wire 1 \ interrupt_enabled $end
$var wire 1 [ interrupt_pending $end
$var wire 32 8" interrupts_i [31:0] $end
$var wire 32 9" pending_and_enabled [31:0] $end
$var wire 1 3 rst_n $end
$var wire 32 :" trap_cause [31:0] $end
$var wire 1 ," trap_entry $end
$var wire 32 ;" trap_pc [31:0] $end
$var wire 1 ." trap_return $end
$var wire 32 <" trap_val [31:0] $end
$var wire 2 =" mtvec_mode [1:0] $end
$var wire 32 >" mtvec_base [31:0] $end
$var wire 1 ?" mpie_bit $end
$var wire 1 @" mie_bit $end
$var wire 1 A" csr_write $end
$var parameter 32 B" MARCHID $end
$var parameter 32 C" MHARTID $end
$var parameter 32 D" MIMPID $end
$var parameter 32 E" MISA $end
$var parameter 32 F" MVENDORID $end
$var reg 32 G" csr_rdata [31:0] $end
$var reg 32 H" csr_wdata_final [31:0] $end
$var reg 32 I" interrupt_cause [31:0] $end
$var reg 32 J" mcause [31:0] $end
$var reg 64 K" mcycle [63:0] $end
$var reg 32 L" mepc [31:0] $end
$var reg 32 M" mie [31:0] $end
$var reg 64 N" minstret [63:0] $end
$var reg 32 O" mip [31:0] $end
$var reg 32 P" mscratch [31:0] $end
$var reg 32 Q" mstatus [31:0] $end
$var reg 32 R" mtval [31:0] $end
$var reg 32 S" mtvec [31:0] $end
$var reg 32 T" trap_vector [31:0] $end
$var reg 1 U" valid $end
$var integer 32 V" i [31:0] $end
$upscope $end
$scope module decoder_inst $end
$var wire 32 W" instruction [31:0] $end
$var wire 5 X" rs2_addr [4:0] $end
$var wire 5 Y" rs1_addr [4:0] $end
$var wire 5 Z" rd_addr [4:0] $end
$var wire 7 [" opcode [6:0] $end
$var wire 7 \" funct7 [6:0] $end
$var wire 3 ]" funct3 [2:0] $end
$var reg 4 ^" alu_op [3:0] $end
$var reg 1 m alu_src_imm $end
$var reg 1 ` illegal_instr $end
$var reg 32 _" immediate [31:0] $end
$var reg 1 Z is_branch $end
$var reg 1 Y is_ebreak $end
$var reg 1 X is_ecall $end
$var reg 1 W is_jump $end
$var reg 1 V is_m $end
$var reg 1 U is_mret $end
$var reg 1 T is_system $end
$var reg 1 `" is_wfi $end
$var reg 1 I mem_read $end
$var reg 1 H mem_write $end
$var reg 1 D reg_write $end
$upscope $end
$scope module exc_unit $end
$var wire 1 " bus_error $end
$var wire 1 Y ebreak $end
$var wire 1 X ecall $end
$var wire 3 a" funct3 [2:0] $end
$var wire 1 ` illegal_instr $end
$var wire 32 b" instruction [31:0] $end
$var wire 32 c" mem_addr [31:0] $end
$var wire 1 I mem_read $end
$var wire 1 H mem_write $end
$var wire 32 d" pc [31:0] $end
$var reg 32 e" exception_cause [31:0] $end
$var reg 1 d exception_taken $end
$var reg 32 f" exception_val [31:0] $end
$upscope $end
$scope module mdu_inst $end
$var wire 1 - clk $end
$var wire 3 g" funct3 [2:0] $end
$var wire 1 h" is_div $end
$var wire 1 i" is_mul $end
$var wire 1 j" mul_signed_a $end
$var wire 1 3 rst_n $end
$var wire 1 '" start $end
$var wire 1 k" mul_signed_b $end
$var wire 2 l" div_op_sel [1:0] $end
$var wire 32 m" b [31:0] $end
$var wire 32 n" a [31:0] $end
$var parameter 2 o" DIV $end
$var parameter 2 p" IDLE $end
$var parameter 2 q" MUL $end
$var reg 32 r" a_latched [31:0] $end
$var reg 64 s" acc [63:0] $end
$var reg 32 t" b_latched [31:0] $end
$var reg 1 N busy $end
$var reg 6 u" div_count [5:0] $end
$var reg 32 v" dividend_abs [31:0] $end
$var reg 1 w" dividend_neg $end
$var reg 64 x" dividend_shift [63:0] $end
$var reg 32 y" divisor_abs [31:0] $end
$var reg 1 z" divisor_neg $end
$var reg 1 M done $end
$var reg 6 {" mul_count [5:0] $end
$var reg 1 |" mul_sign $end
$var reg 64 }" multiplicand [63:0] $end
$var reg 32 ~" multiplier [31:0] $end
$var reg 3 !# op_latched [2:0] $end
$var reg 64 "# product [63:0] $end
$var reg 32 ## quotient [31:0] $end
$var reg 32 $# quotient_reg [31:0] $end
$var reg 32 %# remainder [31:0] $end
$var reg 32 &# remainder_reg [31:0] $end
$var reg 2 '# state [1:0] $end
$upscope $end
$scope module regfile_inst $end
$var wire 1 - clk $end
$var wire 5 (# rd_addr [4:0] $end
$var wire 32 )# rd_data [31:0] $end
$var wire 1 = rd_wen $end
$var wire 5 *# rs1_addr [4:0] $end
$var wire 5 +# rs2_addr [4:0] $end
$var wire 1 3 rst_n $end
$var wire 32 ,# rs2_data [31:0] $end
$var wire 32 -# rs1_data [31:0] $end
$var integer 32 .# i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 q"
b0 p"
b10 o"
b0 F"
b1000000000000000000000100000000 E"
b1 D"
b0 C"
b0 B"
b100 y
b110 x
b101 w
b11 v
b0 u
b10 t
b1 s
b0 r
$end
#0
$dumpvars
b100000 .#
bx -#
bx ,#
bx +#
bx *#
bx )#
bx (#
b0 '#
b0 &#
b0 %#
b0 $#
b0 ##
b0 "#
b0 !#
b0 ~"
b0 }"
x|"
b0 {"
0z"
b0 y"
b0 x"
0w"
bx v"
b0 u"
b0 t"
b0 s"
b0 r"
bx n"
bx m"
b11 l"
0k"
0j"
1i"
0h"
bx g"
b0 f"
b0 e"
b0 d"
bx c"
bx b"
bx a"
x`"
bx _"
bx ^"
bx ]"
bx \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
b11111111111111111111111111111111 V"
0U"
b0 T"
b0 S"
b0 R"
b0 Q"
b0 P"
b0 O"
b0 N"
b0 M"
b0 L"
b0 K"
b0 J"
b0 I"
b0 H"
b0 G"
xA"
0@"
0?"
b0 >"
b0 ="
b0 <"
b0 ;"
b0 :"
b0 9"
b0 8"
b0 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
b0 /"
0."
b0 -"
0,"
b0 +"
b0 *"
b0 )"
b0 ("
0'"
b0 &"
0%"
0$"
bx #"
x""
0!"
bx ~
bx }
0|
bx {
bx z
bx q
bx p
bx o
bx n
xm
xl
bx k
bx j
b0 i
0h
bx g
b0 f
b0 e
0d
b0 c
bx b
bx a
x`
bx _
0^
b0 ]
0\
0[
xZ
xY
xX
xW
xV
xU
xT
bx S
b0 R
b0 Q
b0 P
0O
0N
0M
b0 L
b0 K
b0 J
xI
xH
bx G
bx F
bx E
xD
bx C
bx B
bx A
bx @
b0 ?
0>
0=
b10011 <
b0 ;
b0 :
09
bx 8
bx 7
b0 6
bx 5
b10000000000 4
03
b0 2
b10011 1
00
b0 /
0.
0-
bx ,
0+
bx *
bx )
0(
x'
b0 &
0%
0$
b10011 #
0"
b0 !
$end
#5000
b100000 .#
1-
#10000
0-
#15000
b100000 .#
1-
#20000
0-
13
#25000
0h
0U"
1$
1%"
1%
1$"
b1 K"
1-
#30000
0-
#35000
0h
0U"
b10 K"
10
b10000000000000000000000010110111 #
b10000000000000000000000010110111 <
b10000000000000000000000010110111 1
1-
#40000
0-
#45000
b0 g
b0 6"
0l
b10000000000000000000000000000000 n
b10000000000000000000000000000000 3"
b10000000000000000000000000000000 c"
b10000000000000000000000000000000 o
b10000000000000000000000000000000 1"
b0 p
b0 0"
0A"
b0 j
b0 5"
b0 B
b0 n"
b0 -#
b0 @
b0 m"
b0 ,#
b100000000000 k
b100000000000 4"
0`
0`"
0U
0Y
0X
0V
0T
0W
0Z
1D
0H
0I
1m
b0 q
b0 2"
b0 ^"
b10000000000000000000000000000000 _
b10000000000000000000000000000000 _"
b110111 G
b110111 ["
b0 b
b0 ]"
b0 a"
b0 g"
b1000000 a
b1000000 \"
b0 C
b0 Y"
b0 *#
b0 A
b0 X"
b0 +#
b1 F
b1 Z"
b1 (#
0h
0U"
00
b1 *"
0$
0%"
0%
0$"
b10000000000000000000000010110111 #"
b10000000000000000000000010110111 W"
b10000000000000000000000010110111 b"
b11 K"
1-
#50000
0-
#55000
0h
0U"
b100 K"
b10 *"
1-
#60000
0-
#65000
b10000000000000000000000000000000 E
b10000000000000000000000000000000 )#
1=
b0 S
0h
0U"
1^
b100 *"
b10000000000000000000000000000000 z
b101 K"
1-
#70000
0-
#75000
0=
0h
0U"
b1 N"
b110 K"
0^
b0 *"
b100 &
b100 ;
b100 )"
b100 d"
1-
#80000
0-
#85000
0h
0U"
1$
1%"
1%
1$"
b111 K"
1-
#90000
0-
#95000
0h
0U"
b1000 K"
10
b10000000000000100010011 #
b10000000000000100010011 <
b10000000000000100010011 1
1-
#100000
0-
#105000
b100 n
b100 3"
b100 c"
b100 o
b100 1"
b100 k
b100 4"
1D
1m
b100 _
b100 _"
b10011 G
b10011 ["
b0 a
b0 \"
b100 A
b100 X"
b100 +#
b10 F
b10 Z"
b10 (#
0h
0U"
00
b1 *"
0$
0%"
0%
0$"
b10000000000000100010011 #"
b10000000000000100010011 W"
b10000000000000100010011 b"
b1001 K"
1-
#110000
0-
#115000
0h
0U"
b1010 K"
b10 *"
1-
#120000
0-
#125000
b100 E
b100 )#
1=
0h
0U"
1^
b100 *"
b100 z
b1011 K"
1-
#130000
0-
#135000
0=
0h
0U"
b10 N"
b1100 K"
0^
b0 *"
b1000 &
b1000 ;
b1000 )"
b1000 d"
1-
#140000
0-
#145000
0h
0U"
1$
1%"
1%
1$"
b1101 K"
1-
#150000
0-
#155000
0h
0U"
b1110 K"
10
b1000001101000110110011 #
b1000001101000110110011 <
b1000001101000110110011 1
1-
#160000
0-
#165000
b1 g
b1 6"
b10000000000000000000000000000000 p
b10000000000000000000000000000000 0"
0l
b1000000000000000000000000000 n
b1000000000000000000000000000 3"
b1000000000000000000000000000 c"
b10000000000000000000000000000000 B
b10000000000000000000000000000000 n"
b10000000000000000000000000000000 -#
b100 @
b100 m"
b100 ,#
b10 k
b10 4"
b110 q
b110 2"
b110 ^"
1D
0m
b0 _
b0 _"
b110011 G
b110011 ["
b101 b
b101 ]"
b101 a"
b101 g"
b1 C
b1 Y"
b1 *#
b10 A
b10 X"
b10 +#
b11 F
b11 Z"
b11 (#
0h
0U"
00
b1 *"
0$
0%"
0%
0$"
b1000001101000110110011 #"
b1000001101000110110011 W"
b1000001101000110110011 b"
b1111 K"
1-
#170000
0-
#175000
0h
0U"
b10000 K"
b10 *"
1-
#180000
0-
#185000
b1000000000000000000000000000 E
b1000000000000000000000000000 )#
1=
0h
0U"
1^
b100 *"
b1000000000000000000000000000 z
b10001 K"
1-
#190000
0-
#195000
0=
0h
0U"
b11 N"
b10010 K"
0^
b0 *"
b1100 &
b1100 ;
b1100 )"
b1100 d"
1-
#200000
0-
#205000
0h
0U"
1$
1%"
1%
1$"
b10011 K"
1-
#210000
0-
#215000
0h
0U"
b10100 K"
10
b1000000001000001101001000110011 #
b1000000001000001101001000110011 <
b1000000001000001101001000110011 1
1-
#220000
0-
#225000
b11111000000000000000000000000000 n
b11111000000000000000000000000000 3"
b11111000000000000000000000000000 c"
b10000000010 k
b10000000010 4"
1D
b111 q
b111 2"
b111 ^"
b100000 a
b100000 \"
b100 F
b100 Z"
b100 (#
0h
0U"
00
b1 *"
0$
0%"
0%
0$"
b1000000001000001101001000110011 #"
b1000000001000001101001000110011 W"
b1000000001000001101001000110011 b"
b10101 K"
1-
#230000
0-
#235000
0h
0U"
b10110 K"
b10 *"
1-
#240000
0-
#245000
b11111000000000000000000000000000 E
b11111000000000000000000000000000 )#
1=
0h
0U"
1^
b100 *"
b11111000000000000000000000000000 z
b10111 K"
1-
#250000
0-
#255000
0=
0h
0U"
b100 N"
b11000 K"
0^
b0 *"
b10000 &
b10000 ;
b10000 )"
b10000 d"
1-
#260000
0-
#265000
0h
0U"
1$
1%"
1%
1$"
b11001 K"
1-
#270000
0-
#275000
0h
0U"
b11010 K"
10
b10000001101001010010011 #
b10000001101001010010011 <
b10000001101001010010011 1
1-
#280000
0-
#285000
b1000000000000000000000000000 n
b1000000000000000000000000000 3"
b1000000000000000000000000000 c"
b11111000000000000000000000000000 @
b11111000000000000000000000000000 m"
b11111000000000000000000000000000 ,#
b100 k
b100 4"
1m
1D
b110 q
b110 2"
b110 ^"
b100 _
b100 _"
b10011 G
b10011 ["
b0 a
b0 \"
b100 A
b100 X"
b100 +#
b101 F
b101 Z"
b101 (#
0h
0U"
00
b1 *"
0$
0%"
0%
0$"
b10000001101001010010011 #"
b10000001101001010010011 W"
b10000001101001010010011 b"
b11011 K"
1-
#290000
0-
#295000
0h
0U"
b11100 K"
b10 *"
1-
#300000
0-
#305000
b1000000000000000000000000000 E
b1000000000000000000000000000 )#
1=
0h
0U"
1^
b100 *"
b1000000000000000000000000000 z
b11101 K"
1-
#310000
0-
#315000
0=
0h
0U"
b101 N"
b11110 K"
0^
b0 *"
b10100 &
b10100 ;
b10100 )"
b10100 d"
1-
#320000
0-
#325000
0h
0U"
1$
1%"
1%
1$"
b11111 K"
1-
#330000
0-
#335000
0h
0U"
b100000 K"
10
b1000000010000001101001100010011 #
b1000000010000001101001100010011 <
b1000000010000001101001100010011 1
1-
#340000
0-
#345000
b11111000000000000000000000000000 n
b11111000000000000000000000000000 3"
b11111000000000000000000000000000 c"
b10000000100 o
b10000000100 1"
b10000000100 k
b10000000100 4"
1D
1m
b111 q
b111 2"
b111 ^"
b10000000100 _
b10000000100 _"
b100000 a
b100000 \"
b110 F
b110 Z"
b110 (#
0h
0U"
00
b1 *"
0$
0%"
0%
0$"
b1000000010000001101001100010011 #"
b1000000010000001101001100010011 W"
b1000000010000001101001100010011 b"
b100001 K"
1-
#350000
0-
#355000
0h
0U"
b100010 K"
b10 *"
1-
#360000
0-
#365000
b11111000000000000000000000000000 E
b11111000000000000000000000000000 )#
1=
0h
0U"
1^
b100 *"
b11111000000000000000000000000000 z
b100011 K"
1-
#370000
0-
#375000
0=
0h
0U"
b110 N"
b100100 K"
0^
b0 *"
b11000 &
b11000 ;
b11000 )"
b11000 d"
1-
#380000
0-
#385000
0h
0U"
1$
1%"
1%
1$"
b100101 K"
1-
#390000
0-
#395000
0h
0U"
b100110 K"
10
b1111111100000000001110010011 #
b1111111100000000001110010011 <
b1111111100000000001110010011 1
1-
#400000
0-
#405000
b0 p
b0 0"
b0 g
b0 6"
b11111111 n
b11111111 3"
b11111111 c"
b11111111 o
b11111111 1"
b0 B
b0 n"
b0 -#
b0 @
b0 m"
b0 ,#
b11111111 k
b11111111 4"
1D
1m
b0 q
b0 2"
b0 ^"
b11111111 _
b11111111 _"
b0 b
b0 ]"
b0 a"
b0 g"
b111 a
b111 \"
b0 C
b0 Y"
b0 *#
b11111 A
b11111 X"
b11111 +#
b111 F
b111 Z"
b111 (#
0h
0U"
00
b1 *"
0$
0%"
0%
0$"
b1111111100000000001110010011 #"
b1111111100000000001110010011 W"
b1111111100000000001110010011 b"
b100111 K"
1-
#410000
0-
#415000
0h
0U"
b101000 K"
b10 *"
1-
#420000
0-
#425000
b11111111 E
b11111111 )#
1=
b11 S
0h
0U"
1^
b100 *"
b11111111 z
b101001 K"
1-
#430000
0-
#435000
0=
0h
0U"
b111 N"
b101010 K"
0^
b0 *"
b11100 &
b11100 ;
b11100 )"
b11100 d"
1-
#440000
0-
#445000
0h
0U"
1$
1%"
1%
1$"
b101011 K"
1-
#450000
0-
#455000
0h
0U"
b101100 K"
10
b1111000000000000010000010011 #
b1111000000000000010000010011 <
b1111000000000000010000010011 1
1-
#460000
0-
#465000
b11110000 n
b11110000 3"
b11110000 c"
b11110000 o
b11110000 1"
b11110000 k
b11110000 4"
1D
1m
b11110000 _
b11110000 _"
b10000 A
b10000 X"
b10000 +#
b1000 F
b1000 Z"
b1000 (#
0h
0U"
00
b1 *"
0$
0%"
0%
0$"
b1111000000000000010000010011 #"
b1111000000000000010000010011 W"
b1111000000000000010000010011 b"
b101101 K"
1-
#470000
0-
#475000
0h
0U"
b101110 K"
b10 *"
1-
#480000
0-
#485000
b11110000 E
b11110000 )#
1=
b0 S
0h
0U"
1^
b100 *"
b11110000 z
b101111 K"
1-
#490000
0-
#495000
0=
0h
0U"
b1000 N"
b110000 K"
0^
b0 *"
b100000 &
b100000 ;
b100000 )"
b100000 d"
1-
#500000
0-
#505000
0h
0U"
1$
1%"
1%
1$"
b110001 K"
1-
#510000
0-
#515000
0h
0U"
b110010 K"
10
b100000111111010010110011 #
b100000111111010010110011 <
b100000111111010010110011 1
1-
#520000
0-
#525000
b111 g
b111 6"
b11111111 p
b11111111 0"
0l
b11110000 n
b11110000 3"
b11110000 c"
b11111111 B
b11111111 n"
b11111111 -#
b11110000 @
b11110000 m"
b11110000 ,#
b1000 k
b1000 4"
b10 q
b10 2"
b10 ^"
1D
0m
b0 _
b0 _"
b110011 G
b110011 ["
b111 b
b111 ]"
b111 a"
b111 g"
b0 a
b0 \"
b111 C
b111 Y"
b111 *#
b1000 A
b1000 X"
b1000 +#
b1001 F
b1001 Z"
b1001 (#
0h
0U"
00
b1 *"
0$
0%"
0%
0$"
b100000111111010010110011 #"
b100000111111010010110011 W"
b100000111111010010110011 b"
b110011 K"
1-
#530000
0-
#535000
0h
0U"
b110100 K"
b10 *"
1-
#540000
0-
#545000
1=
0h
0U"
1^
b100 *"
b110101 K"
1-
#550000
0-
#555000
0=
0h
0U"
b1001 N"
b110110 K"
0^
b0 *"
b100100 &
b100100 ;
b100100 )"
b100100 d"
1-
#560000
0-
#565000
0h
0U"
1$
1%"
1%
1$"
b110111 K"
1-
#570000
0-
#575000
0h
0U"
b111000 K"
10
b100000111110010100110011 #
b100000111110010100110011 <
b100000111110010100110011 1
1-
#580000
0-
#585000
b11111111 n
b11111111 3"
b11111111 c"
1D
b11 q
b11 2"
b11 ^"
b110 b
b110 ]"
b110 a"
b110 g"
b1010 F
b1010 Z"
b1010 (#
0h
0U"
00
b1 *"
0$
0%"
0%
0$"
b100000111110010100110011 #"
b100000111110010100110011 W"
b100000111110010100110011 b"
b111001 K"
1-
#590000
0-
#595000
0h
0U"
b111010 K"
b10 *"
1-
#600000
0-
#605000
b11111111 E
b11111111 )#
1=
b11 S
0h
0U"
1^
b100 *"
b11111111 z
b111011 K"
1-
#610000
0-
#615000
0=
0h
0U"
b1010 N"
b111100 K"
0^
b0 *"
b101000 &
b101000 ;
b101000 )"
b101000 d"
1-
#620000
0-
#625000
0h
0U"
1$
1%"
1%
1$"
b111101 K"
1-
#630000
0-
#635000
0h
0U"
b111110 K"
10
b100000111100010110110011 #
b100000111100010110110011 <
b100000111100010110110011 1
1-
#640000
0-
#645000
b1111 n
b1111 3"
b1111 c"
1D
b100 q
b100 2"
b100 ^"
b100 b
b100 ]"
b100 a"
b100 g"
b1011 F
b1011 Z"
b1011 (#
0h
0U"
00
b1 *"
0$
0%"
0%
0$"
b100000111100010110110011 #"
b100000111100010110110011 W"
b100000111100010110110011 b"
b111111 K"
1-
#650000
0-
#655000
0h
0U"
b1000000 K"
b10 *"
1-
#660000
0-
#665000
b1111 E
b1111 )#
1=
0h
0U"
1^
b100 *"
b1111 z
b1000001 K"
1-
#670000
0-
#675000
0=
0h
0U"
b1011 N"
b1000010 K"
0^
b0 *"
b101100 &
b101100 ;
b101100 )"
b101100 d"
1-
#680000
0-
#685000
0h
0U"
1$
1%"
1%
1$"
b1000011 K"
1-
#690000
0-
#695000
0h
0U"
b1000100 K"
10
b10011 #
b10011 <
b10011 1
1-
#700000
0-
#705000
1l
b0 p
b0 0"
b0 g
b0 6"
b0 o
b0 1"
b0 n
b0 3"
b0 c"
b0 B
b0 n"
b0 -#
b0 @
b0 m"
b0 ,#
b0 k
b0 4"
1m
1D
b0 q
b0 2"
b0 ^"
b10011 G
b10011 ["
b0 b
b0 ]"
b0 a"
b0 g"
b0 C
b0 Y"
b0 *#
b0 A
b0 X"
b0 +#
b0 F
b0 Z"
b0 (#
0h
0U"
00
b1 *"
0$
0%"
0%
0$"
b10011 #"
b10011 W"
b10011 b"
b1000101 K"
1-
#710000
0-
#715000
0h
0U"
b1000110 K"
b10 *"
1-
#720000
0-
#725000
b0 E
b0 )#
1=
b0 S
0h
0U"
1^
b100 *"
b0 z
b1000111 K"
1-
#730000
0-
#735000
0=
0h
0U"
b1100 N"
b1001000 K"
0^
b0 *"
b110000 &
b110000 ;
b110000 )"
b110000 d"
1-
#740000
0-
#745000
0h
0U"
1$
1%"
1%
1$"
b1001001 K"
1-
#750000
0-
#755000
0h
0U"
b1001010 K"
10
1-
#760000
0-
#765000
0h
0U"
00
b1 *"
0$
0%"
0%
0$"
b1001011 K"
1-
#770000
0-
#775000
0h
0U"
b1001100 K"
b10 *"
1-
#780000
0-
#785000
1=
0h
0U"
1^
b100 *"
b1001101 K"
1-
#790000
0-
#795000
0=
0h
0U"
b1101 N"
b1001110 K"
0^
b0 *"
b110100 &
b110100 ;
b110100 )"
b110100 d"
1-
#800000
0-
#805000
0h
0U"
1$
1%"
1%
1$"
b1001111 K"
1-
#810000
0-
#815000
0h
0U"
b1010000 K"
10
1-
#820000
0-
#825000
0h
0U"
00
b1 *"
0$
0%"
0%
0$"
b1010001 K"
1-
#830000
0-
#835000
0h
0U"
b1010010 K"
b10 *"
1-
#840000
0-
#845000
1=
0h
0U"
1^
b100 *"
b1010011 K"
1-
#850000
0-
#855000
0=
0h
0U"
b1110 N"
b1010100 K"
0^
b0 *"
b111000 &
b111000 ;
b111000 )"
b111000 d"
1-
#860000
0-
#865000
0h
0U"
1$
1%"
1%
1$"
b1010101 K"
1-
#870000
0-
#875000
0h
0U"
b1010110 K"
10
1-
#880000
0-
#885000
0h
0U"
00
b1 *"
0$
0%"
0%
0$"
b1010111 K"
1-
#890000
0-
#895000
0h
0U"
b1011000 K"
b10 *"
1-
#900000
0-
#905000
1=
0h
0U"
1^
b100 *"
b1011001 K"
1-
#910000
0-
#915000
0=
0h
0U"
b1111 N"
b1011010 K"
0^
b0 *"
b111100 &
b111100 ;
b111100 )"
b111100 d"
1-
#920000
0-
#925000
0h
0U"
1$
1%"
1%
1$"
b1011011 K"
1-
#930000
0-
#935000
0h
0U"
b1011100 K"
10
1-
#940000
0-
#945000
0h
0U"
00
b1 *"
0$
0%"
0%
0$"
b1011101 K"
1-
#950000
0-
#955000
0h
0U"
b1011110 K"
b10 *"
1-
#960000
0-
#965000
1=
0h
0U"
1^
b100 *"
b1011111 K"
1-
#970000
0-
#975000
0=
0h
0U"
b10000 N"
b1100000 K"
0^
b0 *"
b1000000 &
b1000000 ;
b1000000 )"
b1000000 d"
1-
#980000
0-
#985000
0h
0U"
1$
1%"
1%
1$"
b1100001 K"
1-
#990000
0-
#995000
0h
0U"
b1100010 K"
10
1-
#1000000
0-
#1005000
0h
0U"
00
b1 *"
0$
0%"
0%
0$"
b1100011 K"
1-
#1010000
0-
#1015000
0h
0U"
b1100100 K"
b10 *"
1-
#1020000
0-
#1025000
1=
0h
0U"
1^
b100 *"
b1100101 K"
1-
#1030000
0-
#1035000
0=
0h
0U"
b10001 N"
b1100110 K"
0^
b0 *"
b1000100 &
b1000100 ;
b1000100 )"
b1000100 d"
1-
#1040000
0-
#1045000
0h
0U"
1$
1%"
1%
1$"
b1100111 K"
1-
#1050000
0-
#1055000
0h
0U"
b1101000 K"
10
1-
#1060000
0-
#1065000
0h
0U"
00
b1 *"
0$
0%"
0%
0$"
b1101001 K"
1-
#1070000
0-
#1075000
0h
0U"
b1101010 K"
b10 *"
1-
#1080000
0-
#1085000
1=
0h
0U"
1^
b100 *"
b1101011 K"
1-
#1090000
0-
#1095000
0=
0h
0U"
b10010 N"
b1101100 K"
0^
b0 *"
b1001000 &
b1001000 ;
b1001000 )"
b1001000 d"
1-
#1100000
0-
#1105000
0h
0U"
1$
1%"
1%
1$"
b1101101 K"
1-
#1110000
0-
#1115000
0h
0U"
b1101110 K"
10
1-
#1120000
0-
#1125000
0h
0U"
00
b1 *"
0$
0%"
0%
0$"
b1101111 K"
1-
#1130000
0-
#1135000
0h
0U"
b1110000 K"
b10 *"
1-
#1140000
0-
#1145000
1=
0h
0U"
1^
b100 *"
b1110001 K"
1-
#1150000
0-
#1155000
0=
0h
0U"
b10011 N"
b1110010 K"
0^
b0 *"
b1001100 &
b1001100 ;
b1001100 )"
b1001100 d"
1-
#1160000
0-
#1165000
0h
0U"
1$
1%"
1%
1$"
b1110011 K"
1-
#1170000
0-
#1175000
0h
0U"
b1110100 K"
10
1-
#1180000
0-
#1185000
0h
0U"
00
b1 *"
0$
0%"
0%
0$"
b1110101 K"
1-
#1190000
0-
#1195000
0h
0U"
b1110110 K"
b10 *"
1-
#1200000
0-
#1205000
1=
0h
0U"
1^
b100 *"
b1110111 K"
1-
#1210000
0-
#1215000
0=
0h
0U"
b10100 N"
b1111000 K"
0^
b0 *"
b1010000 &
b1010000 ;
b1010000 )"
b1010000 d"
1-
#1220000
0-
#1225000
0h
0U"
1$
1%"
1%
1$"
b1111001 K"
1-
#1230000
0-
#1235000
0h
0U"
b1111010 K"
10
1-
#1240000
0-
#1245000
0h
0U"
00
b1 *"
0$
0%"
0%
0$"
b1111011 K"
1-
#1250000
0-
#1255000
0h
0U"
b1111100 K"
b10 *"
1-
#1260000
0-
#1265000
1=
0h
0U"
1^
b100 *"
b1111101 K"
1-
#1270000
0-
#1275000
0=
0h
0U"
b10101 N"
b1111110 K"
0^
b0 *"
b1010100 &
b1010100 ;
b1010100 )"
b1010100 d"
1-
#1280000
0-
#1285000
0h
0U"
1$
1%"
1%
1$"
b1111111 K"
1-
#1290000
0-
#1295000
0h
0U"
b10000000 K"
10
1-
#1300000
0-
#1305000
0h
0U"
00
b1 *"
0$
0%"
0%
0$"
b10000001 K"
1-
#1310000
0-
#1315000
0h
0U"
b10000010 K"
b10 *"
1-
#1320000
0-
#1325000
1=
0h
0U"
1^
b100 *"
b10000011 K"
1-
#1330000
0-
#1335000
0=
0h
0U"
b10110 N"
b10000100 K"
0^
b0 *"
b1011000 &
b1011000 ;
b1011000 )"
b1011000 d"
1-
#1340000
0-
#1345000
0h
0U"
1$
1%"
1%
1$"
b10000101 K"
1-
#1350000
0-
#1355000
0h
0U"
b10000110 K"
10
1-
#1360000
0-
#1365000
0h
0U"
00
b1 *"
0$
0%"
0%
0$"
b10000111 K"
1-
#1370000
0-
#1375000
0h
0U"
b10001000 K"
b10 *"
1-
#1380000
0-
#1385000
1=
0h
0U"
1^
b100 *"
b10001001 K"
1-
#1390000
0-
#1395000
0=
0h
0U"
b10111 N"
b10001010 K"
0^
b0 *"
b1011100 &
b1011100 ;
b1011100 )"
b1011100 d"
1-
#1400000
0-
#1405000
0h
0U"
1$
1%"
1%
1$"
b10001011 K"
1-
#1410000
0-
#1415000
0h
0U"
b10001100 K"
10
1-
#1420000
0-
#1425000
0h
0U"
00
b1 *"
0$
0%"
0%
0$"
b10001101 K"
1-
#1430000
0-
#1435000
0h
0U"
b10001110 K"
b10 *"
1-
#1440000
0-
#1445000
1=
0h
0U"
1^
b100 *"
b10001111 K"
1-
#1450000
0-
#1455000
0=
0h
0U"
b11000 N"
b10010000 K"
0^
b0 *"
b1100000 &
b1100000 ;
b1100000 )"
b1100000 d"
1-
#1460000
0-
#1465000
0h
0U"
1$
1%"
1%
1$"
b10010001 K"
1-
#1470000
0-
#1475000
0h
0U"
b10010010 K"
10
1-
#1480000
0-
#1485000
0h
0U"
00
b1 *"
0$
0%"
0%
0$"
b10010011 K"
1-
#1490000
0-
#1495000
0h
0U"
b10010100 K"
b10 *"
1-
#1500000
0-
#1505000
1=
0h
0U"
1^
b100 *"
b10010101 K"
1-
#1510000
0-
#1515000
0=
0h
0U"
b11001 N"
b10010110 K"
0^
b0 *"
b1100100 &
b1100100 ;
b1100100 )"
b1100100 d"
1-
#1520000
0-
#1525000
0h
0U"
1$
1%"
1%
1$"
b10010111 K"
1-
#1530000
0-
#1535000
0h
0U"
b10011000 K"
10
1-
#1540000
0-
#1545000
0h
0U"
00
b1 *"
0$
0%"
0%
0$"
b10011001 K"
1-
#1550000
0-
#1555000
0h
0U"
b10011010 K"
b10 *"
1-
#1560000
0-
#1565000
1=
0h
0U"
1^
b100 *"
b10011011 K"
1-
#1570000
0-
#1575000
0=
0h
0U"
b11010 N"
b10011100 K"
0^
b0 *"
b1101000 &
b1101000 ;
b1101000 )"
b1101000 d"
1-
#1580000
0-
#1585000
0h
0U"
1$
1%"
1%
1$"
b10011101 K"
1-
#1590000
0-
#1595000
0h
0U"
b10011110 K"
10
1-
#1600000
0-
#1605000
0h
0U"
00
b1 *"
0$
0%"
0%
0$"
b10011111 K"
1-
#1610000
0-
#1615000
0h
0U"
b10100000 K"
b10 *"
1-
#1620000
0-
#1625000
1=
0h
0U"
1^
b100 *"
b10100001 K"
1-
#1630000
0-
#1635000
0=
0h
0U"
b11011 N"
b10100010 K"
0^
b0 *"
b1101100 &
b1101100 ;
b1101100 )"
b1101100 d"
1-
#1640000
0-
#1645000
0h
0U"
1$
1%"
1%
1$"
b10100011 K"
1-
#1650000
0-
#1655000
0h
0U"
b10100100 K"
10
1-
#1660000
0-
#1665000
0h
0U"
00
b1 *"
0$
0%"
0%
0$"
b10100101 K"
1-
#1670000
0-
#1675000
0h
0U"
b10100110 K"
b10 *"
1-
#1680000
0-
#1685000
1=
0h
0U"
1^
b100 *"
b10100111 K"
1-
#1690000
0-
#1695000
0=
0h
0U"
b11100 N"
b10101000 K"
0^
b0 *"
b1110000 &
b1110000 ;
b1110000 )"
b1110000 d"
1-
#1700000
0-
#1705000
0h
0U"
1$
1%"
1%
1$"
b10101001 K"
1-
#1710000
0-
#1715000
0h
0U"
b10101010 K"
10
1-
#1720000
0-
#1725000
0h
0U"
00
b1 *"
0$
0%"
0%
0$"
b10101011 K"
1-
#1730000
0-
#1735000
0h
0U"
b10101100 K"
b10 *"
1-
#1740000
0-
#1745000
1=
0h
0U"
1^
b100 *"
b10101101 K"
1-
#1750000
0-
#1755000
0=
0h
0U"
b11101 N"
b10101110 K"
0^
b0 *"
b1110100 &
b1110100 ;
b1110100 )"
b1110100 d"
1-
#1760000
0-
#1765000
0h
0U"
1$
1%"
1%
1$"
b10101111 K"
1-
#1770000
0-
#1775000
0h
0U"
b10110000 K"
10
1-
#1780000
0-
#1785000
0h
0U"
00
b1 *"
0$
0%"
0%
0$"
b10110001 K"
1-
#1790000
0-
#1795000
0h
0U"
b10110010 K"
b10 *"
1-
#1800000
0-
#1805000
1=
0h
0U"
1^
b100 *"
b10110011 K"
1-
#1810000
0-
#1815000
0=
0h
0U"
b11110 N"
b10110100 K"
0^
b0 *"
b1111000 &
b1111000 ;
b1111000 )"
b1111000 d"
1-
#1820000
0-
#1825000
0h
0U"
1$
1%"
1%
1$"
b10110101 K"
1-
#1830000
0-
#1835000
0h
0U"
b10110110 K"
10
1-
#1840000
0-
#1845000
0h
0U"
00
b1 *"
0$
0%"
0%
0$"
b10110111 K"
1-
#1850000
0-
#1855000
0h
0U"
b10111000 K"
b10 *"
1-
#1860000
0-
#1865000
1=
0h
0U"
1^
b100 *"
b10111001 K"
1-
#1870000
0-
#1875000
0=
0h
0U"
b11111 N"
b10111010 K"
0^
b0 *"
b1111100 &
b1111100 ;
b1111100 )"
b1111100 d"
1-
#1880000
0-
#1885000
0h
0U"
1$
1%"
1%
1$"
b10111011 K"
1-
#1890000
0-
#1895000
0h
0U"
b10111100 K"
10
1-
#1900000
0-
#1905000
0h
0U"
00
b1 *"
0$
0%"
0%
0$"
b10111101 K"
1-
#1910000
0-
#1915000
0h
0U"
b10111110 K"
b10 *"
1-
#1920000
0-
#1925000
1=
0h
0U"
1^
b100 *"
b10111111 K"
1-
#1930000
0-
#1935000
0=
0h
0U"
b100000 N"
b11000000 K"
0^
b0 *"
b10000000 &
b10000000 ;
b10000000 )"
b10000000 d"
1-
#1940000
0-
#1945000
0h
0U"
1$
1%"
1%
1$"
b11000001 K"
1-
#1950000
0-
#1955000
0h
0U"
b11000010 K"
10
1-
#1960000
0-
#1965000
0h
0U"
00
b1 *"
0$
0%"
0%
0$"
b11000011 K"
1-
#1970000
0-
#1975000
0h
0U"
b11000100 K"
b10 *"
1-
#1980000
0-
#1985000
1=
0h
0U"
1^
b100 *"
b11000101 K"
1-
#1990000
0-
#1995000
0=
0h
0U"
b100001 N"
b11000110 K"
0^
b0 *"
b10000100 &
b10000100 ;
b10000100 )"
b10000100 d"
1-
#2000000
0-
#2005000
0h
0U"
1$
1%"
1%
1$"
b11000111 K"
1-
#2010000
0-
#2015000
0h
0U"
b11001000 K"
10
1-
#2020000
0-
