{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559886361098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559886361111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 06 23:46:00 2019 " "Processing started: Thu Jun 06 23:46:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559886361111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559886361111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559886361111 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559886361662 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559886361663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/frequency_divider_cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/frequency_divider_cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider_cpu " "Found entity 1: frequency_divider_cpu" {  } { { "src/frequency_divider_cpu.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/frequency_divider_cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886370192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559886370192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/flip_flop_d_io.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/flip_flop_d_io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_D_IO " "Found entity 1: flip_flop_D_IO" {  } { { "src/flip_flop_D_IO.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/flip_flop_D_IO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886370195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559886370195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux_2_x_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mux_2_x_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_x_1 " "Found entity 1: mux_2_x_1" {  } { { "src/mux_2_x_1.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/mux_2_x_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886370200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559886370200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/memories/data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/memories/data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "src/Memories/data_memory.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Memories/data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886370203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559886370203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/memories/instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/memories/instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "src/Memories/instruction_memory.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Memories/instruction_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886370206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559886370206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/Processor/top.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886370209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559886370209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/controlunit/flip_flop_d_cu.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/controlunit/flip_flop_d_cu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_D_cu " "Found entity 1: flip_flop_D_cu" {  } { { "src/Processor/ControlUnit/flip_flop_D_cu.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/flip_flop_D_cu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886370213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559886370213 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/mux_2_x_1.sv D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/mux_2_x_1.sv " "File \"D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/mux_2_x_1.sv\" is a duplicate of already analyzed file \"D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/mux_2_x_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1559886370216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/controlunit/mux_2_x_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file src/processor/controlunit/mux_2_x_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559886370216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/registerfile/register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/registerfile/register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "src/Processor/RegisterFile/register_file.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/RegisterFile/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886370219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559886370219 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/mux_2_x_1.sv D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/mux_2_x_1.sv " "File \"D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/mux_2_x_1.sv\" is a duplicate of already analyzed file \"D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/mux_2_x_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1559886370222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/extendunit/mux_2_x_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file src/processor/extendunit/mux_2_x_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559886370223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/extendunit/n_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/extendunit/n_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_mux " "Found entity 1: n_mux" {  } { { "src/Processor/ExtendUnit/n_mux.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/n_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886370226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559886370226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/extendunit/ror.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/extendunit/ror.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ror " "Found entity 1: ror" {  } { { "src/Processor/ExtendUnit/ror.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/ror.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886370230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559886370230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/extendunit/mux_4_x_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/extendunit/mux_4_x_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_x_1 " "Found entity 1: mux_4_x_1" {  } { { "src/Processor/ExtendUnit/mux_4_x_1.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/mux_4_x_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886370233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559886370233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/datapath/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/datapath/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "src/Processor/DataPath/adder.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886370237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559886370237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/datapath/full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/datapath/full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "src/Processor/DataPath/full_adder.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886370240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559886370240 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/mux_2_x_1.sv D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/mux_2_x_1.sv " "File \"D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/mux_2_x_1.sv\" is a duplicate of already analyzed file \"D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/mux_2_x_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1559886370242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/datapath/mux_2_x_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file src/processor/datapath/mux_2_x_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559886370242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/datapath/flip_flop_d.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/datapath/flip_flop_d.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_D " "Found entity 1: flip_flop_D" {  } { { "src/Processor/DataPath/flip_flop_D.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/flip_flop_D.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886370245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559886370245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "src/Processor/processor.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886370249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559886370249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/datapath/data_path.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/datapath/data_path.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "src/Processor/DataPath/data_path.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/data_path.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886370252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559886370252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/extendunit/extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/extendunit/extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "src/Processor/ExtendUnit/extend.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886370256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559886370256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/controlunit/decoder_cu.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/controlunit/decoder_cu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_cu " "Found entity 1: decoder_cu" {  } { { "src/Processor/ControlUnit/decoder_cu.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/decoder_cu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886370262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559886370262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/controlunit/alu_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/controlunit/alu_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_deco " "Found entity 1: alu_deco" {  } { { "src/Processor/ControlUnit/alu_deco.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/alu_deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886370266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559886370266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/controlunit/alu_shift_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/controlunit/alu_shift_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_shift_deco " "Found entity 1: alu_shift_deco" {  } { { "src/Processor/ControlUnit/alu_shift_deco.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/alu_shift_deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886370269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559886370269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/controlunit/deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/controlunit/deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco " "Found entity 1: deco" {  } { { "src/Processor/ControlUnit/deco.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886370272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559886370272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/controlunit/cond_check.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/controlunit/cond_check.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cond_check " "Found entity 1: cond_check" {  } { { "src/Processor/ControlUnit/cond_check.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/cond_check.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886370275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559886370275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/controlunit/cond_logic_cu.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/controlunit/cond_logic_cu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cond_logic_cu " "Found entity 1: cond_logic_cu" {  } { { "src/Processor/ControlUnit/cond_logic_cu.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/cond_logic_cu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886370279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559886370279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/controlunit/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/controlunit/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "src/Processor/ControlUnit/control_unit.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886370283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559886370283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/test/processor_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/test/processor_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_test " "Found entity 1: processor_test" {  } { { "src/Processor/test/processor_test.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/test/processor_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886370287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559886370287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor/test/control_unit_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor/test/control_unit_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_test " "Found entity 1: control_unit_test" {  } { { "src/Processor/test/control_unit_test.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/test/control_unit_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886370290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559886370290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886370297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559886370297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/video_game.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/video_game.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_game " "Found entity 1: video_game" {  } { { "src/video_game.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/video_game.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886370299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559886370299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/io_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/io_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_deco " "Found entity 1: io_deco" {  } { { "src/io_deco.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/io_deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886370303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559886370303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/project.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Project " "Found entity 1: Project" {  } { { "src/Project.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Project.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886370306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559886370306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbench/extend_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/testbench/extend_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend_test " "Found entity 1: extend_test" {  } { { "src/testbench/extend_test.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/testbench/extend_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886370310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559886370310 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "video_game " "Elaborating entity \"video_game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559886370402 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/keyboardps2/ps2_keyboard.sv 1 1 " "Using design file src/keyboardps2/ps2_keyboard.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/ps2_keyboard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886370436 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559886370436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard ps2_keyboard:keyboard " "Elaborating entity \"ps2_keyboard\" for hierarchy \"ps2_keyboard:keyboard\"" {  } { { "src/video_game.sv" "keyboard" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/video_game.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886370437 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/keyboardps2/debounce.sv 1 1 " "Using design file src/keyboardps2/debounce.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "debounce.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/debounce.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886370472 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559886370472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce ps2_keyboard:keyboard\|Debounce:debouncing " "Elaborating entity \"Debounce\" for hierarchy \"ps2_keyboard:keyboard\|Debounce:debouncing\"" {  } { { "ps2_keyboard.sv" "debouncing" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/ps2_keyboard.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886370473 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/keyboardps2/frequency_divider.sv 1 1 " "Using design file src/keyboardps2/frequency_divider.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "frequency_divider.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/frequency_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886370500 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559886370500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider ps2_keyboard:keyboard\|frequency_divider:f_divi " "Elaborating entity \"frequency_divider\" for hierarchy \"ps2_keyboard:keyboard\|frequency_divider:f_divi\"" {  } { { "ps2_keyboard.sv" "f_divi" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/ps2_keyboard.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886370501 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/keyboardps2/sincronizer.sv 1 1 " "Using design file src/keyboardps2/sincronizer.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sincronizer " "Found entity 1: sincronizer" {  } { { "sincronizer.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/sincronizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886370527 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559886370527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sincronizer ps2_keyboard:keyboard\|sincronizer:sinc " "Elaborating entity \"sincronizer\" for hierarchy \"ps2_keyboard:keyboard\|sincronizer:sinc\"" {  } { { "ps2_keyboard.sv" "sinc" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/ps2_keyboard.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886370529 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "read_and_shift_register.sv(12) " "Verilog HDL information at read_and_shift_register.sv(12): always construct contains both blocking and non-blocking assignments" {  } { { "read_and_shift_register.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/read_and_shift_register.sv" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1559886370554 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/keyboardps2/read_and_shift_register.sv 1 1 " "Using design file src/keyboardps2/read_and_shift_register.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 read_And_shift_register " "Found entity 1: read_And_shift_register" {  } { { "read_and_shift_register.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/read_and_shift_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886370555 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559886370555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_And_shift_register ps2_keyboard:keyboard\|read_And_shift_register:r_s_register " "Elaborating entity \"read_And_shift_register\" for hierarchy \"ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\"" {  } { { "ps2_keyboard.sv" "r_s_register" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/ps2_keyboard.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886370556 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/keyboardps2/memory.sv 1 1 " "Using design file src/keyboardps2/memory.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886370584 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559886370584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory ps2_keyboard:keyboard\|memory:mem " "Elaborating entity \"memory\" for hierarchy \"ps2_keyboard:keyboard\|memory:mem\"" {  } { { "ps2_keyboard.sv" "mem" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/ps2_keyboard.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886370585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_deco io_deco:deco " "Elaborating entity \"io_deco\" for hierarchy \"io_deco:deco\"" {  } { { "src/video_game.sv" "deco" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/video_game.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886370596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 io_deco:deco\|mux_2_x_1:mux0 " "Elaborating entity \"mux_2_x_1\" for hierarchy \"io_deco:deco\|mux_2_x_1:mux0\"" {  } { { "src/io_deco.sv" "mux0" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/io_deco.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886370606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:dm " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:dm\"" {  } { { "src/video_game.sv" "dm" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/video_game.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886370614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:im " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:im\"" {  } { { "src/video_game.sv" "im" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/video_game.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886370628 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory\[100..49\] 0 instruction_memory.sv(4) " "Net \"memory\[100..49\]\" at instruction_memory.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "src/Memories/instruction_memory.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Memories/instruction_memory.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559886370639 "|video_game|instruction_memory:im"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 mux_2_x_1:mux0 " "Elaborating entity \"mux_2_x_1\" for hierarchy \"mux_2_x_1:mux0\"" {  } { { "src/video_game.sv" "mux0" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/video_game.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886370674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop_D_IO flip_flop_D_IO:ff0 " "Elaborating entity \"flip_flop_D_IO\" for hierarchy \"flip_flop_D_IO:ff0\"" {  } { { "src/video_game.sv" "ff0" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/video_game.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886370683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:CPU " "Elaborating entity \"processor\" for hierarchy \"processor:CPU\"" {  } { { "src/video_game.sv" "CPU" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/video_game.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886370690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit processor:CPU\|control_unit:cu " "Elaborating entity \"control_unit\" for hierarchy \"processor:CPU\|control_unit:cu\"" {  } { { "src/Processor/processor.sv" "cu" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/processor.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886370702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_cu processor:CPU\|control_unit:cu\|decoder_cu:decoder " "Elaborating entity \"decoder_cu\" for hierarchy \"processor:CPU\|control_unit:cu\|decoder_cu:decoder\"" {  } { { "src/Processor/ControlUnit/control_unit.sv" "decoder" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/control_unit.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886370713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 processor:CPU\|control_unit:cu\|decoder_cu:decoder\|mux_2_x_1:mux_flags " "Elaborating entity \"mux_2_x_1\" for hierarchy \"processor:CPU\|control_unit:cu\|decoder_cu:decoder\|mux_2_x_1:mux_flags\"" {  } { { "src/Processor/ControlUnit/decoder_cu.sv" "mux_flags" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/decoder_cu.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886370724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco processor:CPU\|control_unit:cu\|decoder_cu:decoder\|deco:deco0 " "Elaborating entity \"deco\" for hierarchy \"processor:CPU\|control_unit:cu\|decoder_cu:decoder\|deco:deco0\"" {  } { { "src/Processor/ControlUnit/decoder_cu.sv" "deco0" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/decoder_cu.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886370733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_deco processor:CPU\|control_unit:cu\|decoder_cu:decoder\|deco:deco0\|alu_deco:deco0 " "Elaborating entity \"alu_deco\" for hierarchy \"processor:CPU\|control_unit:cu\|decoder_cu:decoder\|deco:deco0\|alu_deco:deco0\"" {  } { { "src/Processor/ControlUnit/deco.sv" "deco0" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/deco.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886370743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_shift_deco processor:CPU\|control_unit:cu\|decoder_cu:decoder\|deco:deco0\|alu_shift_deco:deco1 " "Elaborating entity \"alu_shift_deco\" for hierarchy \"processor:CPU\|control_unit:cu\|decoder_cu:decoder\|deco:deco0\|alu_shift_deco:deco1\"" {  } { { "src/Processor/ControlUnit/deco.sv" "deco1" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/deco.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886370755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 processor:CPU\|control_unit:cu\|decoder_cu:decoder\|deco:deco0\|mux_2_x_1:mux0 " "Elaborating entity \"mux_2_x_1\" for hierarchy \"processor:CPU\|control_unit:cu\|decoder_cu:decoder\|deco:deco0\|mux_2_x_1:mux0\"" {  } { { "src/Processor/ControlUnit/deco.sv" "mux0" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/deco.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886370764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cond_logic_cu processor:CPU\|control_unit:cu\|cond_logic_cu:cl " "Elaborating entity \"cond_logic_cu\" for hierarchy \"processor:CPU\|control_unit:cu\|cond_logic_cu:cl\"" {  } { { "src/Processor/ControlUnit/control_unit.sv" "cl" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/control_unit.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886370775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop_D_cu processor:CPU\|control_unit:cu\|cond_logic_cu:cl\|flip_flop_D_cu:ff0 " "Elaborating entity \"flip_flop_D_cu\" for hierarchy \"processor:CPU\|control_unit:cu\|cond_logic_cu:cl\|flip_flop_D_cu:ff0\"" {  } { { "src/Processor/ControlUnit/cond_logic_cu.sv" "ff0" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/cond_logic_cu.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886370785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cond_check processor:CPU\|control_unit:cu\|cond_logic_cu:cl\|cond_check:cc " "Elaborating entity \"cond_check\" for hierarchy \"processor:CPU\|control_unit:cu\|cond_logic_cu:cl\|cond_check:cc\"" {  } { { "src/Processor/ControlUnit/cond_logic_cu.sv" "cc" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/cond_logic_cu.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886370792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path processor:CPU\|data_path:path " "Elaborating entity \"data_path\" for hierarchy \"processor:CPU\|data_path:path\"" {  } { { "src/Processor/processor.sv" "path" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/processor.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886370802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder processor:CPU\|data_path:path\|adder:adder1 " "Elaborating entity \"adder\" for hierarchy \"processor:CPU\|data_path:path\|adder:adder1\"" {  } { { "src/Processor/DataPath/data_path.sv" "adder1" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/data_path.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886370820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder processor:CPU\|data_path:path\|adder:adder1\|full_adder:generate_N_bit_Adder\[0\].f " "Elaborating entity \"full_adder\" for hierarchy \"processor:CPU\|data_path:path\|adder:adder1\|full_adder:generate_N_bit_Adder\[0\].f\"" {  } { { "src/Processor/DataPath/adder.sv" "generate_N_bit_Adder\[0\].f" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/adder.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886370834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop_D processor:CPU\|data_path:path\|flip_flop_D:ff " "Elaborating entity \"flip_flop_D\" for hierarchy \"processor:CPU\|data_path:path\|flip_flop_D:ff\"" {  } { { "src/Processor/DataPath/data_path.sv" "ff" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/data_path.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886370900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file processor:CPU\|data_path:path\|register_file:rf " "Elaborating entity \"register_file\" for hierarchy \"processor:CPU\|data_path:path\|register_file:rf\"" {  } { { "src/Processor/DataPath/data_path.sv" "rf" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/data_path.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886370909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend processor:CPU\|data_path:path\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"processor:CPU\|data_path:path\|extend:ext\"" {  } { { "src/Processor/DataPath/data_path.sv" "ext" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/data_path.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886370923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ror processor:CPU\|data_path:path\|extend:ext\|ror:rotate " "Elaborating entity \"ror\" for hierarchy \"processor:CPU\|data_path:path\|extend:ext\|ror:rotate\"" {  } { { "src/Processor/ExtendUnit/extend.sv" "rotate" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/extend.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886370936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_mux processor:CPU\|data_path:path\|extend:ext\|ror:rotate\|n_mux:generate_N_bit_ror\[0\].mux1 " "Elaborating entity \"n_mux\" for hierarchy \"processor:CPU\|data_path:path\|extend:ext\|ror:rotate\|n_mux:generate_N_bit_ror\[0\].mux1\"" {  } { { "src/Processor/ExtendUnit/ror.sv" "generate_N_bit_ror\[0\].mux1" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/ror.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886370963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_x_1 processor:CPU\|data_path:path\|extend:ext\|mux_4_x_1:mux1 " "Elaborating entity \"mux_4_x_1\" for hierarchy \"processor:CPU\|data_path:path\|extend:ext\|mux_4_x_1:mux1\"" {  } { { "src/Processor/ExtendUnit/extend.sv" "mux1" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/extend.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886370992 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/processor/alu/alu.sv 1 1 " "Using design file src/processor/alu/alu.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886371021 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559886371021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU processor:CPU\|data_path:path\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"processor:CPU\|data_path:path\|ALU:alu\"" {  } { { "src/Processor/DataPath/data_path.sv" "alu" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/data_path.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886371022 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/processor/alu/combinational_circuit_module.sv 1 1 " "Using design file src/processor/alu/combinational_circuit_module.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 combinational_circuit_module " "Found entity 1: combinational_circuit_module" {  } { { "combinational_circuit_module.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/combinational_circuit_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886371050 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559886371050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "combinational_circuit_module processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit " "Elaborating entity \"combinational_circuit_module\" for hierarchy \"processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\"" {  } { { "alu.sv" "comb_circuit" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/alu.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886371051 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/processor/alu/arithmetic_module.sv 1 1 " "Using design file src/processor/alu/arithmetic_module.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_module " "Found entity 1: arithmetic_module" {  } { { "arithmetic_module.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/arithmetic_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886371084 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559886371084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_module processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|arithmetic_module:arithmetic " "Elaborating entity \"arithmetic_module\" for hierarchy \"processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|arithmetic_module:arithmetic\"" {  } { { "combinational_circuit_module.sv" "arithmetic" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/combinational_circuit_module.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886371085 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/processor/alu/add_sub_module.sv 1 1 " "Using design file src/processor/alu/add_sub_module.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_module " "Found entity 1: add_sub_module" {  } { { "add_sub_module.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/add_sub_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886371113 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559886371113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_module processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|arithmetic_module:arithmetic\|add_sub_module:adder " "Elaborating entity \"add_sub_module\" for hierarchy \"processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|arithmetic_module:arithmetic\|add_sub_module:adder\"" {  } { { "arithmetic_module.sv" "adder" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/arithmetic_module.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886371114 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/processor/alu/asl.sv 1 1 " "Using design file src/processor/alu/asl.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 asl " "Found entity 1: asl" {  } { { "asl.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/asl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886371164 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559886371164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asl processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|arithmetic_module:arithmetic\|asl:shift_left_a " "Elaborating entity \"asl\" for hierarchy \"processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|arithmetic_module:arithmetic\|asl:shift_left_a\"" {  } { { "arithmetic_module.sv" "shift_left_a" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/arithmetic_module.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886371165 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/processor/alu/asr.sv 1 1 " "Using design file src/processor/alu/asr.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 asr " "Found entity 1: asr" {  } { { "asr.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/asr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886371190 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559886371190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asr processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|arithmetic_module:arithmetic\|asr:shift_right_a " "Elaborating entity \"asr\" for hierarchy \"processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|arithmetic_module:arithmetic\|asr:shift_right_a\"" {  } { { "arithmetic_module.sv" "shift_right_a" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/arithmetic_module.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886371192 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/processor/alu/logic_module.sv 1 1 " "Using design file src/processor/alu/logic_module.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 logic_module " "Found entity 1: logic_module" {  } { { "logic_module.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/logic_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886371217 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559886371217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_module processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|logic_module:logic_m " "Elaborating entity \"logic_module\" for hierarchy \"processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|logic_module:logic_m\"" {  } { { "combinational_circuit_module.sv" "logic_m" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/combinational_circuit_module.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886371219 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/processor/alu/lsr.sv 1 1 " "Using design file src/processor/alu/lsr.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lsr " "Found entity 1: lsr" {  } { { "lsr.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/lsr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886371248 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559886371248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsr processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|logic_module:logic_m\|lsr:shift_rigth_a " "Elaborating entity \"lsr\" for hierarchy \"processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|logic_module:logic_m\|lsr:shift_rigth_a\"" {  } { { "logic_module.sv" "shift_rigth_a" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/logic_module.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886371249 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/processor/alu/mux_8_x_1.sv 1 1 " "Using design file src/processor/alu/mux_8_x_1.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8_x_1 " "Found entity 1: mux_8_x_1" {  } { { "mux_8_x_1.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/mux_8_x_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886371298 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559886371298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8_x_1 processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|mux_8_x_1:mux8_0 " "Elaborating entity \"mux_8_x_1\" for hierarchy \"processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|mux_8_x_1:mux8_0\"" {  } { { "combinational_circuit_module.sv" "mux8_0" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/combinational_circuit_module.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886371300 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/processor/alu/flag_module.sv 1 1 " "Using design file src/processor/alu/flag_module.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 flag_module " "Found entity 1: flag_module" {  } { { "flag_module.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/flag_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886371361 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559886371361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_module processor:CPU\|data_path:path\|ALU:alu\|flag_module:flag_mod " "Elaborating entity \"flag_module\" for hierarchy \"processor:CPU\|data_path:path\|ALU:alu\|flag_module:flag_mod\"" {  } { { "alu.sv" "flag_mod" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/alu.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886371363 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/vga/vga.sv 1 1 " "Using design file src/vga/vga.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "vga.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886371392 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559886371392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:vga " "Elaborating entity \"VGA\" for hierarchy \"VGA:vga\"" {  } { { "src/video_game.sv" "vga" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/video_game.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886371394 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clkdivisor.sv(8) " "Verilog HDL information at clkdivisor.sv(8): always construct contains both blocking and non-blocking assignments" {  } { { "clkdivisor.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/frequencydividers/clkdivisor.sv" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1559886371438 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/vga/frequencydividers/clkdivisor.sv 1 1 " "Using design file src/vga/frequencydividers/clkdivisor.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ClkDivisor " "Found entity 1: ClkDivisor" {  } { { "clkdivisor.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/frequencydividers/clkdivisor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886371440 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559886371440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDivisor VGA:vga\|ClkDivisor:VGAClkDivisor " "Elaborating entity \"ClkDivisor\" for hierarchy \"VGA:vga\|ClkDivisor:VGAClkDivisor\"" {  } { { "VGA.sv" "VGAClkDivisor" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/VGA.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886371441 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/vga/frequencydividers/frequency_divider_paint.sv 1 1 " "Using design file src/vga/frequencydividers/frequency_divider_paint.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider_paint " "Found entity 1: frequency_divider_paint" {  } { { "frequency_divider_paint.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/frequencydividers/frequency_divider_paint.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886371465 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559886371465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider_paint VGA:vga\|frequency_divider_paint:divider " "Elaborating entity \"frequency_divider_paint\" for hierarchy \"VGA:vga\|frequency_divider_paint:divider\"" {  } { { "VGA.sv" "divider" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/VGA.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886371466 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/vga/controller/controllersync.sv 1 1 " "Using design file src/vga/controller/controllersync.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ControllerSync " "Found entity 1: ControllerSync" {  } { { "controllersync.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/controller/controllersync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886371493 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559886371493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControllerSync VGA:vga\|ControllerSync:VGASync " "Elaborating entity \"ControllerSync\" for hierarchy \"VGA:vga\|ControllerSync:VGASync\"" {  } { { "VGA.sv" "VGASync" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/VGA.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886371494 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/vga/animation/animation.sv 1 1 " "Using design file src/vga/animation/animation.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 animation " "Found entity 1: animation" {  } { { "animation.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/animation/animation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886371516 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559886371516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "animation VGA:vga\|animation:anm " "Elaborating entity \"animation\" for hierarchy \"VGA:vga\|animation:anm\"" {  } { { "VGA.sv" "anm" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/VGA.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886371517 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/vga/animation/counter.sv 1 1 " "Using design file src/vga/animation/counter.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/animation/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886371542 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559886371542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter VGA:vga\|animation:anm\|counter:count " "Elaborating entity \"counter\" for hierarchy \"VGA:vga\|animation:anm\|counter:count\"" {  } { { "animation.sv" "count" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/animation/animation.sv" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886371543 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/vga/painter/pixelgenerator.sv 1 1 " "Using design file src/vga/painter/pixelgenerator.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PixelGenerator " "Found entity 1: PixelGenerator" {  } { { "pixelgenerator.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/pixelgenerator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886371569 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559886371569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PixelGenerator VGA:vga\|PixelGenerator:pixel " "Elaborating entity \"PixelGenerator\" for hierarchy \"VGA:vga\|PixelGenerator:pixel\"" {  } { { "VGA.sv" "pixel" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/VGA.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886371570 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/vga/painter/sprite.sv 1 1 " "Using design file src/vga/painter/sprite.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Sprite " "Found entity 1: Sprite" {  } { { "sprite.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886371598 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559886371598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sprite VGA:vga\|PixelGenerator:pixel\|Sprite:sprite " "Elaborating entity \"Sprite\" for hierarchy \"VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\"" {  } { { "pixelgenerator.sv" "sprite" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/pixelgenerator.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886371608 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.data_a 0 sprite.sv(46) " "Net \"sprite.data_a\" at sprite.sv(46) has no driver or initial value, using a default initial value '0'" {  } { { "sprite.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559886371654 "|video_game|VGA:vga|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.waddr_a 0 sprite.sv(46) " "Net \"sprite.waddr_a\" at sprite.sv(46) has no driver or initial value, using a default initial value '0'" {  } { { "sprite.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559886371654 "|video_game|VGA:vga|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite1.data_a 0 sprite.sv(82) " "Net \"sprite1.data_a\" at sprite.sv(82) has no driver or initial value, using a default initial value '0'" {  } { { "sprite.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv" 82 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559886371654 "|video_game|VGA:vga|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite1.waddr_a 0 sprite.sv(82) " "Net \"sprite1.waddr_a\" at sprite.sv(82) has no driver or initial value, using a default initial value '0'" {  } { { "sprite.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv" 82 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559886371654 "|video_game|VGA:vga|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite2.data_a 0 sprite.sv(118) " "Net \"sprite2.data_a\" at sprite.sv(118) has no driver or initial value, using a default initial value '0'" {  } { { "sprite.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559886371654 "|video_game|VGA:vga|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite2.waddr_a 0 sprite.sv(118) " "Net \"sprite2.waddr_a\" at sprite.sv(118) has no driver or initial value, using a default initial value '0'" {  } { { "sprite.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559886371654 "|video_game|VGA:vga|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite3.data_a 0 sprite.sv(154) " "Net \"sprite3.data_a\" at sprite.sv(154) has no driver or initial value, using a default initial value '0'" {  } { { "sprite.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv" 154 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559886371654 "|video_game|VGA:vga|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite3.waddr_a 0 sprite.sv(154) " "Net \"sprite3.waddr_a\" at sprite.sv(154) has no driver or initial value, using a default initial value '0'" {  } { { "sprite.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv" 154 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559886371654 "|video_game|VGA:vga|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.we_a 0 sprite.sv(46) " "Net \"sprite.we_a\" at sprite.sv(46) has no driver or initial value, using a default initial value '0'" {  } { { "sprite.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559886371654 "|video_game|VGA:vga|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite1.we_a 0 sprite.sv(82) " "Net \"sprite1.we_a\" at sprite.sv(82) has no driver or initial value, using a default initial value '0'" {  } { { "sprite.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv" 82 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559886371654 "|video_game|VGA:vga|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite2.we_a 0 sprite.sv(118) " "Net \"sprite2.we_a\" at sprite.sv(118) has no driver or initial value, using a default initial value '0'" {  } { { "sprite.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559886371654 "|video_game|VGA:vga|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite3.we_a 0 sprite.sv(154) " "Net \"sprite3.we_a\" at sprite.sv(154) has no driver or initial value, using a default initial value '0'" {  } { { "sprite.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv" 154 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1559886371654 "|video_game|VGA:vga|PixelGenerator:pixel|Sprite:sprite"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_x_1 VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\|mux_4_x_1:mux0 " "Elaborating entity \"mux_4_x_1\" for hierarchy \"VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\|mux_4_x_1:mux0\"" {  } { { "sprite.sv" "mux0" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886371666 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/vga/painter/decorgb.sv 1 1 " "Using design file src/vga/painter/decorgb.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoRGB " "Found entity 1: decoRGB" {  } { { "decorgb.sv" "" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/decorgb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559886371705 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1559886371705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoRGB VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\|decoRGB:deco " "Elaborating entity \"decoRGB\" for hierarchy \"VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\|decoRGB:deco\"" {  } { { "sprite.sv" "deco" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886371707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 VGA:vga\|PixelGenerator:pixel\|mux_2_x_1:mux0 " "Elaborating entity \"mux_2_x_1\" for hierarchy \"VGA:vga\|PixelGenerator:pixel\|mux_2_x_1:mux0\"" {  } { { "pixelgenerator.sv" "mux0" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/pixelgenerator.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886371717 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "6 " "Found 6 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\|sprite " "RAM logic \"VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\|sprite\" is uninferred due to asynchronous read logic" {  } { { "sprite.sv" "sprite" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv" 46 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1559886372270 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\|sprite1 " "RAM logic \"VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\|sprite1\" is uninferred due to asynchronous read logic" {  } { { "sprite.sv" "sprite1" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv" 82 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1559886372270 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\|sprite2 " "RAM logic \"VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\|sprite2\" is uninferred due to asynchronous read logic" {  } { { "sprite.sv" "sprite2" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv" 118 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1559886372270 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\|sprite3 " "RAM logic \"VGA:vga\|PixelGenerator:pixel\|Sprite:sprite\|sprite3\" is uninferred due to asynchronous read logic" {  } { { "sprite.sv" "sprite3" { Text "d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv" 154 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1559886372270 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "processor:CPU\|data_path:path\|register_file:rf\|rf " "RAM logic \"processor:CPU\|data_path:path\|register_file:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "src/Processor/RegisterFile/register_file.sv" "rf" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/RegisterFile/register_file.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1559886372270 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_memory:dm\|RAM " "RAM logic \"data_memory:dm\|RAM\" is uninferred due to asynchronous read logic" {  } { { "src/Memories/data_memory.sv" "RAM" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Memories/data_memory.sv" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1559886372270 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1559886372270 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1559886376377 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[2\] GND " "Pin \"blue\[2\]\" is stuck at GND" {  } { { "src/video_game.sv" "" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/video_game.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559886382125 "|video_game|blue[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1559886382125 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1559886382365 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559886389530 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|mux_2_x_1:mux2_0\|z\[20\]~194 " "Logic cell \"processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|mux_2_x_1:mux2_0\|z\[20\]~194\"" {  } { { "src/mux_2_x_1.sv" "z\[20\]~194" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/mux_2_x_1.sv" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1559886389547 ""} { "Info" "ISCL_SCL_CELL_NAME" "processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|mux_2_x_1:mux2_0\|z\[19\]~206 " "Logic cell \"processor:CPU\|data_path:path\|ALU:alu\|combinational_circuit_module:comb_circuit\|mux_2_x_1:mux2_0\|z\[19\]~206\"" {  } { { "src/mux_2_x_1.sv" "z\[19\]~206" { Text "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/mux_2_x_1.sv" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1559886389547 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1559886389547 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/output_files/Project.map.smsg " "Generated suppressed messages file D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/output_files/Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559886389699 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1559886390016 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559886390016 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4782 " "Implemented 4782 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559886390347 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559886390347 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4744 " "Implemented 4744 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1559886390347 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559886390347 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559886390390 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 06 23:46:30 2019 " "Processing ended: Thu Jun 06 23:46:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559886390390 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559886390390 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559886390390 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559886390390 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1559886391710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559886391719 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 06 23:46:31 2019 " "Processing started: Thu Jun 06 23:46:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559886391719 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1559886391719 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1559886391719 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1559886391819 ""}
{ "Info" "0" "" "Project  = Project" {  } {  } 0 0 "Project  = Project" 0 0 "Fitter" 0 0 1559886391819 ""}
{ "Info" "0" "" "Revision = Project" {  } {  } 0 0 "Revision = Project" 0 0 "Fitter" 0 0 1559886391819 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1559886391994 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1559886391995 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Project 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1559886392027 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559886392076 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559886392076 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1559886392528 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1559886392552 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1559886392788 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1559886404453 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 2589 global CLKCTRL_G6 " "clk~inputCLKENA0 with 2589 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1559886404624 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1559886404624 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559886404624 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1559886404648 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559886404658 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559886404672 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1559886404687 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1559886404687 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1559886404694 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project.sdc " "Synopsys Design Constraints File file not found: 'Project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1559886405426 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1559886405427 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1559886405485 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1559886405485 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1559886405486 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1559886405837 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1559886405845 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1559886405845 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559886405962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1559886412686 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1559886413426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:15 " "Fitter placement preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559886428182 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1559886439846 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1559886447352 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559886447352 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1559886448802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "38 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/" { { 1 { 0 "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1559886459401 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1559886459401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1559886504351 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1559886504351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:51 " "Fitter routing operations ending: elapsed time is 00:00:51" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559886504358 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 10.87 " "Total time spent on timing analysis during the Fitter is 10.87 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1559886511536 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559886511595 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559886513998 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559886514001 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559886516230 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559886522899 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/output_files/Project.fit.smsg " "Generated suppressed messages file D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/output_files/Project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1559886523558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6598 " "Peak virtual memory: 6598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559886524959 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 06 23:48:44 2019 " "Processing ended: Thu Jun 06 23:48:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559886524959 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:13 " "Elapsed time: 00:02:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559886524959 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:06 " "Total CPU time (on all processors): 00:04:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559886524959 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1559886524959 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1559886526234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559886526243 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 06 23:48:46 2019 " "Processing started: Thu Jun 06 23:48:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559886526243 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1559886526243 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1559886526243 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1559886527443 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1559886534253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559886534728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 06 23:48:54 2019 " "Processing ended: Thu Jun 06 23:48:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559886534728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559886534728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559886534728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1559886534728 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1559886535447 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1559886536036 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559886536045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 06 23:48:55 2019 " "Processing started: Thu Jun 06 23:48:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559886536045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1559886536045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project -c Project " "Command: quartus_sta Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1559886536045 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1559886536150 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1559886537338 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1559886537338 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559886537386 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559886537386 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project.sdc " "Synopsys Design Constraints File file not found: 'Project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1559886538154 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1559886538155 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1559886538168 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|aux ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|aux " "create_clock -period 1.000 -name ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|aux ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|aux" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1559886538168 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|ready_set ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|ready_set " "create_clock -period 1.000 -name ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|ready_set ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|ready_set" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1559886538168 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2_keyboard:keyboard\|sincronizer:sinc\|ps2_clk_filtered ps2_keyboard:keyboard\|sincronizer:sinc\|ps2_clk_filtered " "create_clock -period 1.000 -name ps2_keyboard:keyboard\|sincronizer:sinc\|ps2_clk_filtered ps2_keyboard:keyboard\|sincronizer:sinc\|ps2_clk_filtered" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1559886538168 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2_keyboard:keyboard\|frequency_divider:f_divi\|clk_out ps2_keyboard:keyboard\|frequency_divider:f_divi\|clk_out " "create_clock -period 1.000 -name ps2_keyboard:keyboard\|frequency_divider:f_divi\|clk_out ps2_keyboard:keyboard\|frequency_divider:f_divi\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1559886538168 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz " "create_clock -period 1.000 -name VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1559886538168 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA:vga\|frequency_divider_paint:divider\|clk_out VGA:vga\|frequency_divider_paint:divider\|clk_out " "create_clock -period 1.000 -name VGA:vga\|frequency_divider_paint:divider\|clk_out VGA:vga\|frequency_divider_paint:divider\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1559886538168 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559886538168 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1559886538197 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559886538207 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1559886538209 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1559886538223 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1559886539528 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1559886539528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.013 " "Worst-case setup slack is -19.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886539532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886539532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.013          -41358.709 clk  " "  -19.013          -41358.709 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886539532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.430             -53.304 ps2_keyboard:keyboard\|sincronizer:sinc\|ps2_clk_filtered  " "   -3.430             -53.304 ps2_keyboard:keyboard\|sincronizer:sinc\|ps2_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886539532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.146             -81.634 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz  " "   -3.146             -81.634 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886539532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.483              -4.724 VGA:vga\|frequency_divider_paint:divider\|clk_out  " "   -2.483              -4.724 VGA:vga\|frequency_divider_paint:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886539532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.979             -10.387 ps2_keyboard:keyboard\|frequency_divider:f_divi\|clk_out  " "   -1.979             -10.387 ps2_keyboard:keyboard\|frequency_divider:f_divi\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886539532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.592             -11.829 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|aux  " "   -1.592             -11.829 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886539532 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559886539532 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.298 " "Worst-case hold slack is 0.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886539629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886539629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 clk  " "    0.298               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886539629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|aux  " "    0.375               0.000 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886539629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 ps2_keyboard:keyboard\|frequency_divider:f_divi\|clk_out  " "    0.450               0.000 ps2_keyboard:keyboard\|frequency_divider:f_divi\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886539629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.486               0.000 ps2_keyboard:keyboard\|sincronizer:sinc\|ps2_clk_filtered  " "    0.486               0.000 ps2_keyboard:keyboard\|sincronizer:sinc\|ps2_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886539629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665               0.000 VGA:vga\|frequency_divider_paint:divider\|clk_out  " "    0.665               0.000 VGA:vga\|frequency_divider_paint:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886539629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.686               0.000 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz  " "    0.686               0.000 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886539629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559886539629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.233 " "Worst-case recovery slack is -4.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886539648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886539648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.233              -4.233 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|ready_set  " "   -4.233              -4.233 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886539648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559886539648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.478 " "Worst-case removal slack is 3.478" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886539653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886539653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.478               0.000 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|ready_set  " "    3.478               0.000 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886539653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559886539653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.491 " "Worst-case minimum pulse width slack is -0.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886539659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886539659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.491           -1552.905 clk  " "   -0.491           -1552.905 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886539659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -15.752 ps2_keyboard:keyboard\|sincronizer:sinc\|ps2_clk_filtered  " "   -0.394             -15.752 ps2_keyboard:keyboard\|sincronizer:sinc\|ps2_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886539659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -14.659 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz  " "   -0.394             -14.659 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886539659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.134 ps2_keyboard:keyboard\|frequency_divider:f_divi\|clk_out  " "   -0.394              -6.134 ps2_keyboard:keyboard\|frequency_divider:f_divi\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886539659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.954 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|aux  " "   -0.394              -4.954 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886539659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.142 VGA:vga\|frequency_divider_paint:divider\|clk_out  " "   -0.394              -1.142 VGA:vga\|frequency_divider_paint:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886539659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.533 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|ready_set  " "   -0.394              -0.533 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886539659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559886539659 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559886539771 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559886539771 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1559886539777 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1559886539816 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1559886542623 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559886542881 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1559886543162 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1559886543162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.579 " "Worst-case setup slack is -18.579" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886543166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886543166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.579          -40555.891 clk  " "  -18.579          -40555.891 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886543166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.364             -50.978 ps2_keyboard:keyboard\|sincronizer:sinc\|ps2_clk_filtered  " "   -3.364             -50.978 ps2_keyboard:keyboard\|sincronizer:sinc\|ps2_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886543166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.088             -79.189 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz  " "   -3.088             -79.189 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886543166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.459              -4.648 VGA:vga\|frequency_divider_paint:divider\|clk_out  " "   -2.459              -4.648 VGA:vga\|frequency_divider_paint:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886543166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.995             -10.428 ps2_keyboard:keyboard\|frequency_divider:f_divi\|clk_out  " "   -1.995             -10.428 ps2_keyboard:keyboard\|frequency_divider:f_divi\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886543166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.544             -11.566 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|aux  " "   -1.544             -11.566 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886543166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559886543166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.250 " "Worst-case hold slack is 0.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886543267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886543267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 clk  " "    0.250               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886543267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|aux  " "    0.352               0.000 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886543267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.488               0.000 ps2_keyboard:keyboard\|sincronizer:sinc\|ps2_clk_filtered  " "    0.488               0.000 ps2_keyboard:keyboard\|sincronizer:sinc\|ps2_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886543267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.546               0.000 ps2_keyboard:keyboard\|frequency_divider:f_divi\|clk_out  " "    0.546               0.000 ps2_keyboard:keyboard\|frequency_divider:f_divi\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886543267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 VGA:vga\|frequency_divider_paint:divider\|clk_out  " "    0.613               0.000 VGA:vga\|frequency_divider_paint:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886543267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.676               0.000 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz  " "    0.676               0.000 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886543267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559886543267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.296 " "Worst-case recovery slack is -4.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886543271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886543271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.296              -4.296 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|ready_set  " "   -4.296              -4.296 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886543271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559886543271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.528 " "Worst-case removal slack is 3.528" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886543276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886543276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.528               0.000 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|ready_set  " "    3.528               0.000 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886543276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559886543276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.473 " "Worst-case minimum pulse width slack is -0.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886543281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886543281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.473           -1688.864 clk  " "   -0.473           -1688.864 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886543281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -15.191 ps2_keyboard:keyboard\|sincronizer:sinc\|ps2_clk_filtered  " "   -0.394             -15.191 ps2_keyboard:keyboard\|sincronizer:sinc\|ps2_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886543281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -14.355 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz  " "   -0.394             -14.355 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886543281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.170 ps2_keyboard:keyboard\|frequency_divider:f_divi\|clk_out  " "   -0.394              -6.170 ps2_keyboard:keyboard\|frequency_divider:f_divi\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886543281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.810 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|aux  " "   -0.394              -4.810 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886543281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.102 VGA:vga\|frequency_divider_paint:divider\|clk_out  " "   -0.394              -1.102 VGA:vga\|frequency_divider_paint:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886543281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.520 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|ready_set  " "   -0.394              -0.520 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886543281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559886543281 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559886543391 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559886543391 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1559886543397 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1559886543566 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1559886546338 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559886546595 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1559886546694 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1559886546694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.411 " "Worst-case setup slack is -11.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886546706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886546706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.411          -23324.741 clk  " "  -11.411          -23324.741 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886546706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.893             -25.668 ps2_keyboard:keyboard\|sincronizer:sinc\|ps2_clk_filtered  " "   -1.893             -25.668 ps2_keyboard:keyboard\|sincronizer:sinc\|ps2_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886546706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.568             -39.590 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz  " "   -1.568             -39.590 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886546706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.181              -2.118 VGA:vga\|frequency_divider_paint:divider\|clk_out  " "   -1.181              -2.118 VGA:vga\|frequency_divider_paint:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886546706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.871              -3.486 ps2_keyboard:keyboard\|frequency_divider:f_divi\|clk_out  " "   -0.871              -3.486 ps2_keyboard:keyboard\|frequency_divider:f_divi\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886546706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.845              -5.996 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|aux  " "   -0.845              -5.996 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886546706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559886546706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.025 " "Worst-case hold slack is 0.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886546809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886546809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.025               0.000 ps2_keyboard:keyboard\|frequency_divider:f_divi\|clk_out  " "    0.025               0.000 ps2_keyboard:keyboard\|frequency_divider:f_divi\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886546809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.071               0.000 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|aux  " "    0.071               0.000 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886546809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 clk  " "    0.154               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886546809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 VGA:vga\|frequency_divider_paint:divider\|clk_out  " "    0.182               0.000 VGA:vga\|frequency_divider_paint:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886546809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 ps2_keyboard:keyboard\|sincronizer:sinc\|ps2_clk_filtered  " "    0.193               0.000 ps2_keyboard:keyboard\|sincronizer:sinc\|ps2_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886546809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz  " "    0.359               0.000 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886546809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559886546809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.258 " "Worst-case recovery slack is -2.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886546814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886546814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.258              -2.258 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|ready_set  " "   -2.258              -2.258 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886546814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559886546814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.787 " "Worst-case removal slack is 1.787" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886546818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886546818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.787               0.000 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|ready_set  " "    1.787               0.000 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886546818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559886546818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.455 " "Worst-case minimum pulse width slack is -0.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886546824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886546824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.455            -145.997 clk  " "   -0.455            -145.997 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886546824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.143              -0.178 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|aux  " "   -0.143              -0.178 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886546824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.001               0.000 ps2_keyboard:keyboard\|sincronizer:sinc\|ps2_clk_filtered  " "    0.001               0.000 ps2_keyboard:keyboard\|sincronizer:sinc\|ps2_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886546824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.048               0.000 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz  " "    0.048               0.000 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886546824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.054               0.000 VGA:vga\|frequency_divider_paint:divider\|clk_out  " "    0.054               0.000 VGA:vga\|frequency_divider_paint:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886546824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.099               0.000 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|ready_set  " "    0.099               0.000 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886546824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 ps2_keyboard:keyboard\|frequency_divider:f_divi\|clk_out  " "    0.143               0.000 ps2_keyboard:keyboard\|frequency_divider:f_divi\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886546824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559886546824 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559886546932 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559886546932 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1559886546938 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559886547205 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1559886547304 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1559886547304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.086 " "Worst-case setup slack is -10.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886547308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886547308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.086          -20758.053 clk  " "  -10.086          -20758.053 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886547308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.662             -21.580 ps2_keyboard:keyboard\|sincronizer:sinc\|ps2_clk_filtered  " "   -1.662             -21.580 ps2_keyboard:keyboard\|sincronizer:sinc\|ps2_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886547308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.384             -34.705 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz  " "   -1.384             -34.705 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886547308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.041              -1.847 VGA:vga\|frequency_divider_paint:divider\|clk_out  " "   -1.041              -1.847 VGA:vga\|frequency_divider_paint:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886547308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.814              -2.798 ps2_keyboard:keyboard\|frequency_divider:f_divi\|clk_out  " "   -0.814              -2.798 ps2_keyboard:keyboard\|frequency_divider:f_divi\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886547308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.699              -4.989 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|aux  " "   -0.699              -4.989 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886547308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559886547308 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.042 " "Worst-case hold slack is -0.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886547416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886547416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.042              -0.142 clk  " "   -0.042              -0.142 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886547416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.023               0.000 ps2_keyboard:keyboard\|frequency_divider:f_divi\|clk_out  " "    0.023               0.000 ps2_keyboard:keyboard\|frequency_divider:f_divi\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886547416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.034               0.000 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|aux  " "    0.034               0.000 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886547416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 VGA:vga\|frequency_divider_paint:divider\|clk_out  " "    0.123               0.000 VGA:vga\|frequency_divider_paint:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886547416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 ps2_keyboard:keyboard\|sincronizer:sinc\|ps2_clk_filtered  " "    0.149               0.000 ps2_keyboard:keyboard\|sincronizer:sinc\|ps2_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886547416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz  " "    0.326               0.000 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886547416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559886547416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.128 " "Worst-case recovery slack is -2.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886547421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886547421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.128              -2.128 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|ready_set  " "   -2.128              -2.128 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886547421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559886547421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.712 " "Worst-case removal slack is 1.712" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886547426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886547426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.712               0.000 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|ready_set  " "    1.712               0.000 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886547426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559886547426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.441 " "Worst-case minimum pulse width slack is -0.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886547432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886547432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.441            -195.014 clk  " "   -0.441            -195.014 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886547432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.084              -0.084 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|aux  " "   -0.084              -0.084 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886547432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.042               0.000 ps2_keyboard:keyboard\|sincronizer:sinc\|ps2_clk_filtered  " "    0.042               0.000 ps2_keyboard:keyboard\|sincronizer:sinc\|ps2_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886547432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz  " "    0.076               0.000 VGA:vga\|ClkDivisor:VGAClkDivisor\|clk25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886547432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.080               0.000 VGA:vga\|frequency_divider_paint:divider\|clk_out  " "    0.080               0.000 VGA:vga\|frequency_divider_paint:divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886547432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118               0.000 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|ready_set  " "    0.118               0.000 ps2_keyboard:keyboard\|read_And_shift_register:r_s_register\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886547432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 ps2_keyboard:keyboard\|frequency_divider:f_divi\|clk_out  " "    0.142               0.000 ps2_keyboard:keyboard\|frequency_divider:f_divi\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559886547432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559886547432 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559886547542 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559886547542 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1559886549145 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1559886549150 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5249 " "Peak virtual memory: 5249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559886549254 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 06 23:49:09 2019 " "Processing ended: Thu Jun 06 23:49:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559886549254 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559886549254 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559886549254 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1559886549254 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1559886550447 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559886550456 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 06 23:49:10 2019 " "Processing started: Thu Jun 06 23:49:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559886550456 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1559886550456 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1559886550456 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1559886551870 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1559886551952 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project.vo D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/simulation/modelsim/ simulation " "Generated file Project.vo in folder \"D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1559886553482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559886553594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 06 23:49:13 2019 " "Processing ended: Thu Jun 06 23:49:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559886553594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559886553594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559886553594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1559886553594 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Quartus Prime Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1559886554287 ""}
