snd_pcm_substream	,	V_14
snd_pcm_hw_params	,	V_17
ENOMEM	,	V_84
lpass_cpu_regmap_writeable	,	F_22
"%s() error getting mi2s-osr-clk: %ld\n"	,	L_16
dev_get_drvdata	,	F_23
"%s() invalid bit width given: %d\n"	,	L_4
of_match_device	,	F_43
LPAIF_I2SCTL_WSSRC_INTERNAL	,	V_25
irq_ports	,	V_67
"%s() error setting rate on ahbix_clk: %d\n"	,	L_22
"%s() error writing to i2sctl reg: %d\n"	,	L_7
rdma_channels	,	V_68
dev	,	V_12
"%s() error registering platform driver: %d\n"	,	L_26
of_parse_phandle	,	F_40
LPAIF_RDMAPER_REG	,	F_29
id	,	V_11
lpaif	,	V_88
lpass_cpu_daiops_hw_params	,	F_10
val	,	V_46
"%s() error mapping reg resource: %ld\n"	,	L_12
snd_pcm_format_t	,	T_1
init	,	V_92
snd_pcm_format_width	,	F_14
params	,	V_18
SNDRV_PCM_TRIGGER_RESUME	,	V_54
LPAIF_RDMABASE_REG	,	F_27
LPAIF_I2SCTL_MICMODE_QUAD01	,	V_41
driver	,	V_10
lpass_cpu_regmap_config	,	V_90
LPAIF_I2SCTL_SPKMODE_QUAD01	,	V_35
__func__	,	V_13
lpass_cpu_regmap_volatile	,	F_38
of_node	,	V_81
mi2s_bit_clk	,	V_16
cmd	,	V_52
GFP_KERNEL	,	V_83
device	,	V_61
SNDRV_PCM_TRIGGER_PAUSE_RELEASE	,	V_55
"%s() error in enabling mi2s osr clk: %d\n"	,	L_2
SNDRV_PCM_TRIGGER_PAUSE_PUSH	,	V_58
LPAIF_I2SCTL_SPKMODE_SD0	,	V_32
wrdma_channels	,	V_69
lpaif_map	,	V_44
lpass_cpu_daiops_hw_free	,	F_17
LPAIF_I2SCTL_SPKEN_DISABLE	,	V_59
regval	,	V_22
"%s() invalid bitwidth given: %d\n"	,	L_5
LPAIF_I2SCTL_LOOPBACK_DISABLE	,	V_24
freq	,	V_4
"%s() error enabling ahbix_clk: %d\n"	,	L_24
LPAIF_WRDMABASE_REG	,	F_31
clk_id	,	V_3
LPAIF_WRDMACURR_REG	,	F_37
device_node	,	V_73
LPAIF_I2SCTL_SPKMONO_MONO	,	V_33
"qcom,adsp"	,	L_9
LPAIF_I2SCTL_SPKMONO_STEREO	,	V_34
SNDRV_PCM_TRIGGER_START	,	V_53
SNDRV_PCM_TRIGGER_STOP	,	V_56
"%s() error setting mi2s osrclk to %u: %d\n"	,	L_1
"%s() error registering cpu driver: %d\n"	,	L_25
stream	,	V_30
EBUSY	,	V_82
"ahbix-clk"	,	L_20
__force	,	V_89
clk_prepare_enable	,	F_7
substream	,	V_15
devm_ioremap_resource	,	F_45
LPAIF_WRDMACTL_REG	,	F_30
LPAIF_I2SCTL_MICMODE_SD0	,	V_38
"mi2s-osr-clk"	,	L_15
i	,	V_65
asoc_qcom_lpass_platform_register	,	F_53
"%s() error setting mi2s bitclk to %u: %d\n"	,	L_8
"mi2s-osr-clk%d"	,	L_14
LPAIF_I2SCTL_SPKMODE_6CH	,	V_36
LPAIF_RDMACURR_REG	,	F_36
regmap_update_bits	,	F_19
EINVAL	,	V_29
asoc_qcom_lpass_cpu_platform_probe	,	F_39
"%s() DSP exists and holds audio resources\n"	,	L_10
lpass_cpu_comp_driver	,	V_97
v	,	V_64
drvdata	,	V_7
LPAIF_I2SCTL_MICMODE_6CH	,	V_42
lpass_cpu_daiops_startup	,	F_6
LPAIF_I2SCTL_MICMONO_MONO	,	V_39
lpass_data	,	V_6
platform_device	,	V_71
lpass_cpu_daiops_shutdown	,	F_9
wrdma_channel_start	,	V_70
asoc_qcom_lpass_cpu_dai_probe	,	F_21
dai_id	,	V_80
LPAIF_I2SCTL_MICEN_MASK	,	V_51
data	,	V_86
bitwidth	,	V_23
LPAIF_I2SCTL_REG	,	F_16
LPAIF_RDMABUFF_REG	,	F_28
dev_dbg	,	F_50
dir	,	V_5
dai	,	V_2
LPAIF_WRDMABUFF_REG	,	F_32
pdev	,	V_72
asoc_qcom_lpass_cpu_platform_remove	,	F_54
num_dai	,	V_93
ahbix_clk	,	V_95
reg	,	V_62
lpass_cpu_regmap_readable	,	F_34
lpass_cpu_daiops_trigger	,	F_20
variant	,	V_45
err_clk	,	V_98
LPAIF_IRQEN_REG	,	F_24
params_rate	,	F_13
LPAIF_I2SCTL_SPKEN_MASK	,	V_49
ret	,	V_8
res	,	V_76
"lpass-lpaif"	,	L_11
resource	,	V_75
LPAIF_I2SCTL_MICEN_ENABLE	,	V_50
of_match_table	,	V_85
lpass_cpu_daiops_prepare	,	F_18
format	,	V_19
lpass_cpu_daiops_set_sysclk	,	F_1
PTR_ERR	,	F_46
devm_snd_soc_register_component	,	F_52
clk_get_rate	,	F_51
LPAIF_I2SCTL_BITWIDTH_32	,	V_28
LPAIF_I2SCTL_MICEN_DISABLE	,	V_60
clk_name	,	V_79
channels	,	V_20
"%s() invalid channels given: %u\n"	,	L_6
LPAIF_RDMACTL_REG	,	F_26
SNDRV_PCM_STREAM_PLAYBACK	,	V_31
params_format	,	F_11
LPAIF_I2SCTL_MICMONO_STEREO	,	V_40
dai_driver	,	V_94
clk_set_rate	,	F_4
params_channels	,	F_12
"%s() error initializing regmap: %ld\n"	,	L_13
platform_set_drvdata	,	F_42
devm_kzalloc	,	F_41
platform_get_drvdata	,	F_55
"mi2s-bit-clk"	,	L_18
dsp_of_node	,	V_74
LPAIF_IRQCLEAR_REG	,	F_25
"%s() error getting mi2s-bit-clk: %ld\n"	,	L_19
LPAIF_I2SCTL_BITWIDTH_16	,	V_26
lpass_variant	,	V_63
LPAIF_IRQSTAT_REG	,	F_35
i2s_ports	,	V_66
LPASS_AHBIX_CLOCK_FREQUENCY	,	V_96
dev_err	,	F_5
LPAIF_I2SCTL_BITWIDTH_24	,	V_27
devm_regmap_init_mmio	,	F_47
"mi2s-bit-clk%d"	,	L_17
mi2s_osr_clk	,	V_9
rate	,	V_21
regmap_write	,	F_15
"%s() set ahbix_clk rate to %lu\n"	,	L_23
"%s() error getting ahbix-clk: %ld\n"	,	L_21
of_device_id	,	V_77
IORESOURCE_MEM	,	V_87
mask	,	V_47
devm_clk_get	,	F_48
platform_get_resource_byname	,	F_44
"%s() error in enabling mi2s bit clk: %d\n"	,	L_3
LPAIF_I2SCTL_SPKEN_ENABLE	,	V_48
max_register	,	V_91
match	,	V_78
clk_disable_unprepare	,	F_8
dev_warn	,	F_49
snd_soc_dai_get_drvdata	,	F_2
LPAIF_I2SCTL_SPKMODE_8CH	,	V_37
snd_soc_dai	,	V_1
LPAIF_WRDMAPER_REG	,	F_33
LPAIF_I2SCTL_MICMODE_8CH	,	V_43
SNDRV_PCM_TRIGGER_SUSPEND	,	V_57
IS_ERR	,	F_3
