<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › i915 › i915_suspend.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>i915_suspend.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2008 (c) Intel Corporation</span>
<span class="cm"> *   Jesse Barnes &lt;jbarnes@virtuousgeek.org&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the</span>
<span class="cm"> * &quot;Software&quot;), to deal in the Software without restriction, including</span>
<span class="cm"> * without limitation the rights to use, copy, modify, merge, publish,</span>
<span class="cm"> * distribute, sub license, and/or sell copies of the Software, and to</span>
<span class="cm"> * permit persons to whom the Software is furnished to do so, subject to</span>
<span class="cm"> * the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice (including the</span>
<span class="cm"> * next paragraph) shall be included in all copies or substantial portions</span>
<span class="cm"> * of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS</span>
<span class="cm"> * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</span>
<span class="cm"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.</span>
<span class="cm"> * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR</span>
<span class="cm"> * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,</span>
<span class="cm"> * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE</span>
<span class="cm"> * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> */</span>

<span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;drm.h&quot;</span>
<span class="cp">#include &quot;i915_drm.h&quot;</span>
<span class="cp">#include &quot;intel_drv.h&quot;</span>
<span class="cp">#include &quot;i915_reg.h&quot;</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">i915_pipe_enabled</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">enum</span> <span class="n">pipe</span> <span class="n">pipe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_i915_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">dpll_reg</span><span class="p">;</span>

	<span class="cm">/* On IVB, 3rd pipe shares PLL with another one */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pipe</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">HAS_PCH_SPLIT</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
		<span class="n">dpll_reg</span> <span class="o">=</span> <span class="n">_PCH_DPLL</span><span class="p">(</span><span class="n">pipe</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">dpll_reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">pipe</span> <span class="o">==</span> <span class="n">PIPE_A</span><span class="p">)</span> <span class="o">?</span> <span class="n">_DPLL_A</span> <span class="o">:</span> <span class="n">_DPLL_B</span><span class="p">;</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">I915_READ</span><span class="p">(</span><span class="n">dpll_reg</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DPLL_VCO_ENABLE</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">i915_save_palette</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">enum</span> <span class="n">pipe</span> <span class="n">pipe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_i915_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">pipe</span> <span class="o">==</span> <span class="n">PIPE_A</span> <span class="o">?</span> <span class="n">_PALETTE_A</span> <span class="o">:</span> <span class="n">_PALETTE_B</span><span class="p">);</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">array</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">i915_pipe_enabled</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">HAS_PCH_SPLIT</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">pipe</span> <span class="o">==</span> <span class="n">PIPE_A</span><span class="p">)</span> <span class="o">?</span> <span class="n">_LGC_PALETTE_A</span> <span class="o">:</span> <span class="n">_LGC_PALETTE_B</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pipe</span> <span class="o">==</span> <span class="n">PIPE_A</span><span class="p">)</span>
		<span class="n">array</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">save_palette_a</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">array</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">save_palette_b</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">256</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">array</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">reg</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">i915_restore_palette</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">enum</span> <span class="n">pipe</span> <span class="n">pipe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_i915_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">pipe</span> <span class="o">==</span> <span class="n">PIPE_A</span> <span class="o">?</span> <span class="n">_PALETTE_A</span> <span class="o">:</span> <span class="n">_PALETTE_B</span><span class="p">);</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">array</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">i915_pipe_enabled</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">HAS_PCH_SPLIT</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">pipe</span> <span class="o">==</span> <span class="n">PIPE_A</span><span class="p">)</span> <span class="o">?</span> <span class="n">_LGC_PALETTE_A</span> <span class="o">:</span> <span class="n">_LGC_PALETTE_B</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pipe</span> <span class="o">==</span> <span class="n">PIPE_A</span><span class="p">)</span>
		<span class="n">array</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">save_palette_a</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">array</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">save_palette_b</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">256</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">reg</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span> <span class="n">array</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u8</span> <span class="nf">i915_read_indexed</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u16</span> <span class="n">index_port</span><span class="p">,</span> <span class="n">u16</span> <span class="n">data_port</span><span class="p">,</span> <span class="n">u8</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_i915_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="n">I915_WRITE8</span><span class="p">(</span><span class="n">index_port</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">I915_READ8</span><span class="p">(</span><span class="n">data_port</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u8</span> <span class="nf">i915_read_ar</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u16</span> <span class="n">st01</span><span class="p">,</span> <span class="n">u8</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u16</span> <span class="n">palette_enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_i915_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="n">I915_READ8</span><span class="p">(</span><span class="n">st01</span><span class="p">);</span>
	<span class="n">I915_WRITE8</span><span class="p">(</span><span class="n">VGA_AR_INDEX</span><span class="p">,</span> <span class="n">palette_enable</span> <span class="o">|</span> <span class="n">reg</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">I915_READ8</span><span class="p">(</span><span class="n">VGA_AR_DATA_READ</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">i915_write_ar</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u16</span> <span class="n">st01</span><span class="p">,</span> <span class="n">u8</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="n">val</span><span class="p">,</span> <span class="n">u16</span> <span class="n">palette_enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_i915_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="n">I915_READ8</span><span class="p">(</span><span class="n">st01</span><span class="p">);</span>
	<span class="n">I915_WRITE8</span><span class="p">(</span><span class="n">VGA_AR_INDEX</span><span class="p">,</span> <span class="n">palette_enable</span> <span class="o">|</span> <span class="n">reg</span><span class="p">);</span>
	<span class="n">I915_WRITE8</span><span class="p">(</span><span class="n">VGA_AR_DATA_WRITE</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">i915_write_indexed</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u16</span> <span class="n">index_port</span><span class="p">,</span> <span class="n">u16</span> <span class="n">data_port</span><span class="p">,</span> <span class="n">u8</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_i915_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="n">I915_WRITE8</span><span class="p">(</span><span class="n">index_port</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="n">I915_WRITE8</span><span class="p">(</span><span class="n">data_port</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">i915_save_vga</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_i915_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">cr_index</span><span class="p">,</span> <span class="n">cr_data</span><span class="p">,</span> <span class="n">st01</span><span class="p">;</span>

	<span class="cm">/* VGA color palette registers */</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDACMASK</span> <span class="o">=</span> <span class="n">I915_READ8</span><span class="p">(</span><span class="n">VGA_DACMASK</span><span class="p">);</span>

	<span class="cm">/* MSR bits */</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveMSR</span> <span class="o">=</span> <span class="n">I915_READ8</span><span class="p">(</span><span class="n">VGA_MSR_READ</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveMSR</span> <span class="o">&amp;</span> <span class="n">VGA_MSR_CGA_MODE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cr_index</span> <span class="o">=</span> <span class="n">VGA_CR_INDEX_CGA</span><span class="p">;</span>
		<span class="n">cr_data</span> <span class="o">=</span> <span class="n">VGA_CR_DATA_CGA</span><span class="p">;</span>
		<span class="n">st01</span> <span class="o">=</span> <span class="n">VGA_ST01_CGA</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">cr_index</span> <span class="o">=</span> <span class="n">VGA_CR_INDEX_MDA</span><span class="p">;</span>
		<span class="n">cr_data</span> <span class="o">=</span> <span class="n">VGA_CR_DATA_MDA</span><span class="p">;</span>
		<span class="n">st01</span> <span class="o">=</span> <span class="n">VGA_ST01_MDA</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* CRT controller regs */</span>
	<span class="n">i915_write_indexed</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">cr_index</span><span class="p">,</span> <span class="n">cr_data</span><span class="p">,</span> <span class="mh">0x11</span><span class="p">,</span>
			   <span class="n">i915_read_indexed</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">cr_index</span><span class="p">,</span> <span class="n">cr_data</span><span class="p">,</span> <span class="mh">0x11</span><span class="p">)</span> <span class="o">&amp;</span>
			   <span class="p">(</span><span class="o">~</span><span class="mh">0x80</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mh">0x24</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveCR</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span>
			<span class="n">i915_read_indexed</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">cr_index</span><span class="p">,</span> <span class="n">cr_data</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
	<span class="cm">/* Make sure we don&#39;t turn off CR group 0 writes */</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveCR</span><span class="p">[</span><span class="mh">0x11</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x80</span><span class="p">;</span>

	<span class="cm">/* Attribute controller registers */</span>
	<span class="n">I915_READ8</span><span class="p">(</span><span class="n">st01</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveAR_INDEX</span> <span class="o">=</span> <span class="n">I915_READ8</span><span class="p">(</span><span class="n">VGA_AR_INDEX</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mh">0x14</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveAR</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">i915_read_ar</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">st01</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">I915_READ8</span><span class="p">(</span><span class="n">st01</span><span class="p">);</span>
	<span class="n">I915_WRITE8</span><span class="p">(</span><span class="n">VGA_AR_INDEX</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveAR_INDEX</span><span class="p">);</span>
	<span class="n">I915_READ8</span><span class="p">(</span><span class="n">st01</span><span class="p">);</span>

	<span class="cm">/* Graphics controller registers */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">9</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveGR</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span>
			<span class="n">i915_read_indexed</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">VGA_GR_INDEX</span><span class="p">,</span> <span class="n">VGA_GR_DATA</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveGR</span><span class="p">[</span><span class="mh">0x10</span><span class="p">]</span> <span class="o">=</span>
		<span class="n">i915_read_indexed</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">VGA_GR_INDEX</span><span class="p">,</span> <span class="n">VGA_GR_DATA</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveGR</span><span class="p">[</span><span class="mh">0x11</span><span class="p">]</span> <span class="o">=</span>
		<span class="n">i915_read_indexed</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">VGA_GR_INDEX</span><span class="p">,</span> <span class="n">VGA_GR_DATA</span><span class="p">,</span> <span class="mh">0x11</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveGR</span><span class="p">[</span><span class="mh">0x18</span><span class="p">]</span> <span class="o">=</span>
		<span class="n">i915_read_indexed</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">VGA_GR_INDEX</span><span class="p">,</span> <span class="n">VGA_GR_DATA</span><span class="p">,</span> <span class="mh">0x18</span><span class="p">);</span>

	<span class="cm">/* Sequencer registers */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveSR</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span>
			<span class="n">i915_read_indexed</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">VGA_SR_INDEX</span><span class="p">,</span> <span class="n">VGA_SR_DATA</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">i915_restore_vga</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_i915_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">cr_index</span><span class="p">,</span> <span class="n">cr_data</span><span class="p">,</span> <span class="n">st01</span><span class="p">;</span>

	<span class="cm">/* MSR bits */</span>
	<span class="n">I915_WRITE8</span><span class="p">(</span><span class="n">VGA_MSR_WRITE</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveMSR</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveMSR</span> <span class="o">&amp;</span> <span class="n">VGA_MSR_CGA_MODE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cr_index</span> <span class="o">=</span> <span class="n">VGA_CR_INDEX_CGA</span><span class="p">;</span>
		<span class="n">cr_data</span> <span class="o">=</span> <span class="n">VGA_CR_DATA_CGA</span><span class="p">;</span>
		<span class="n">st01</span> <span class="o">=</span> <span class="n">VGA_ST01_CGA</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">cr_index</span> <span class="o">=</span> <span class="n">VGA_CR_INDEX_MDA</span><span class="p">;</span>
		<span class="n">cr_data</span> <span class="o">=</span> <span class="n">VGA_CR_DATA_MDA</span><span class="p">;</span>
		<span class="n">st01</span> <span class="o">=</span> <span class="n">VGA_ST01_MDA</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Sequencer registers, don&#39;t write SR07 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">7</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">i915_write_indexed</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">VGA_SR_INDEX</span><span class="p">,</span> <span class="n">VGA_SR_DATA</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span>
				   <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveSR</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>

	<span class="cm">/* CRT controller regs */</span>
	<span class="cm">/* Enable CR group 0 writes */</span>
	<span class="n">i915_write_indexed</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">cr_index</span><span class="p">,</span> <span class="n">cr_data</span><span class="p">,</span> <span class="mh">0x11</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveCR</span><span class="p">[</span><span class="mh">0x11</span><span class="p">]);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mh">0x24</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">i915_write_indexed</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">cr_index</span><span class="p">,</span> <span class="n">cr_data</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveCR</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>

	<span class="cm">/* Graphics controller regs */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">9</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">i915_write_indexed</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">VGA_GR_INDEX</span><span class="p">,</span> <span class="n">VGA_GR_DATA</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span>
				   <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveGR</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>

	<span class="n">i915_write_indexed</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">VGA_GR_INDEX</span><span class="p">,</span> <span class="n">VGA_GR_DATA</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span>
			   <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveGR</span><span class="p">[</span><span class="mh">0x10</span><span class="p">]);</span>
	<span class="n">i915_write_indexed</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">VGA_GR_INDEX</span><span class="p">,</span> <span class="n">VGA_GR_DATA</span><span class="p">,</span> <span class="mh">0x11</span><span class="p">,</span>
			   <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveGR</span><span class="p">[</span><span class="mh">0x11</span><span class="p">]);</span>
	<span class="n">i915_write_indexed</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">VGA_GR_INDEX</span><span class="p">,</span> <span class="n">VGA_GR_DATA</span><span class="p">,</span> <span class="mh">0x18</span><span class="p">,</span>
			   <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveGR</span><span class="p">[</span><span class="mh">0x18</span><span class="p">]);</span>

	<span class="cm">/* Attribute controller registers */</span>
	<span class="n">I915_READ8</span><span class="p">(</span><span class="n">st01</span><span class="p">);</span> <span class="cm">/* switch back to index mode */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mh">0x14</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">i915_write_ar</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">st01</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveAR</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">I915_READ8</span><span class="p">(</span><span class="n">st01</span><span class="p">);</span> <span class="cm">/* switch back to index mode */</span>
	<span class="n">I915_WRITE8</span><span class="p">(</span><span class="n">VGA_AR_INDEX</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveAR_INDEX</span> <span class="o">|</span> <span class="mh">0x20</span><span class="p">);</span>
	<span class="n">I915_READ8</span><span class="p">(</span><span class="n">st01</span><span class="p">);</span>

	<span class="cm">/* VGA color palette registers */</span>
	<span class="n">I915_WRITE8</span><span class="p">(</span><span class="n">VGA_DACMASK</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDACMASK</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">i915_save_modeset_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_i915_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">drm_core_check_feature</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">DRIVER_MODESET</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* Cursor state */</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveCURACNTR</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_CURACNTR</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveCURAPOS</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_CURAPOS</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveCURABASE</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_CURABASE</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveCURBCNTR</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_CURBCNTR</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveCURBPOS</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_CURBPOS</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveCURBBASE</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_CURBBASE</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_GEN2</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveCURSIZE</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">CURSIZE</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">HAS_PCH_SPLIT</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePCH_DREF_CONTROL</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">PCH_DREF_CONTROL</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDISP_ARB_CTL</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">DISP_ARB_CTL</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Pipe &amp; plane A info */</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEACONF</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_PIPEACONF</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEASRC</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_PIPEASRC</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">HAS_PCH_SPLIT</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveFPA0</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_PCH_FPA0</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveFPA1</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_PCH_FPA1</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDPLL_A</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_PCH_DPLL_A</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveFPA0</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_FPA0</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveFPA1</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_FPA1</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDPLL_A</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_DPLL_A</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">INTEL_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">gen</span> <span class="o">&gt;=</span> <span class="mi">4</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">HAS_PCH_SPLIT</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDPLL_A_MD</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_DPLL_A_MD</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveHTOTAL_A</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_HTOTAL_A</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveHBLANK_A</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_HBLANK_A</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveHSYNC_A</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_HSYNC_A</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveVTOTAL_A</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_VTOTAL_A</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveVBLANK_A</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_VBLANK_A</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveVSYNC_A</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_VSYNC_A</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">HAS_PCH_SPLIT</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveBCLRPAT_A</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_BCLRPAT_A</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">HAS_PCH_SPLIT</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEA_DATA_M1</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_PIPEA_DATA_M1</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEA_DATA_N1</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_PIPEA_DATA_N1</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEA_LINK_M1</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_PIPEA_LINK_M1</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEA_LINK_N1</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_PIPEA_LINK_N1</span><span class="p">);</span>

		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveFDI_TXA_CTL</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_FDI_TXA_CTL</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveFDI_RXA_CTL</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_FDI_RXA_CTL</span><span class="p">);</span>

		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePFA_CTL_1</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_PFA_CTL_1</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePFA_WIN_SZ</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_PFA_WIN_SZ</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePFA_WIN_POS</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_PFA_WIN_POS</span><span class="p">);</span>

		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveTRANSACONF</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_TRANSACONF</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveTRANS_HTOTAL_A</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_TRANS_HTOTAL_A</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveTRANS_HBLANK_A</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_TRANS_HBLANK_A</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveTRANS_HSYNC_A</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_TRANS_HSYNC_A</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveTRANS_VTOTAL_A</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_TRANS_VTOTAL_A</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveTRANS_VBLANK_A</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_TRANS_VBLANK_A</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveTRANS_VSYNC_A</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_TRANS_VSYNC_A</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDSPACNTR</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_DSPACNTR</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDSPASTRIDE</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_DSPASTRIDE</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDSPASIZE</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_DSPASIZE</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDSPAPOS</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_DSPAPOS</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDSPAADDR</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_DSPAADDR</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">INTEL_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">gen</span> <span class="o">&gt;=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDSPASURF</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_DSPASURF</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDSPATILEOFF</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_DSPATILEOFF</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">i915_save_palette</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PIPE_A</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEASTAT</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_PIPEASTAT</span><span class="p">);</span>

	<span class="cm">/* Pipe &amp; plane B info */</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEBCONF</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_PIPEBCONF</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEBSRC</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_PIPEBSRC</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">HAS_PCH_SPLIT</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveFPB0</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_PCH_FPB0</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveFPB1</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_PCH_FPB1</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDPLL_B</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_PCH_DPLL_B</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveFPB0</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_FPB0</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveFPB1</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_FPB1</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDPLL_B</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_DPLL_B</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">INTEL_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">gen</span> <span class="o">&gt;=</span> <span class="mi">4</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">HAS_PCH_SPLIT</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDPLL_B_MD</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_DPLL_B_MD</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveHTOTAL_B</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_HTOTAL_B</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveHBLANK_B</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_HBLANK_B</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveHSYNC_B</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_HSYNC_B</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveVTOTAL_B</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_VTOTAL_B</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveVBLANK_B</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_VBLANK_B</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveVSYNC_B</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_VSYNC_B</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">HAS_PCH_SPLIT</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveBCLRPAT_B</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_BCLRPAT_B</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">HAS_PCH_SPLIT</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEB_DATA_M1</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_PIPEB_DATA_M1</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEB_DATA_N1</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_PIPEB_DATA_N1</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEB_LINK_M1</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_PIPEB_LINK_M1</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEB_LINK_N1</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_PIPEB_LINK_N1</span><span class="p">);</span>

		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveFDI_TXB_CTL</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_FDI_TXB_CTL</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveFDI_RXB_CTL</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_FDI_RXB_CTL</span><span class="p">);</span>

		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePFB_CTL_1</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_PFB_CTL_1</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePFB_WIN_SZ</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_PFB_WIN_SZ</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePFB_WIN_POS</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_PFB_WIN_POS</span><span class="p">);</span>

		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveTRANSBCONF</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_TRANSBCONF</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveTRANS_HTOTAL_B</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_TRANS_HTOTAL_B</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveTRANS_HBLANK_B</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_TRANS_HBLANK_B</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveTRANS_HSYNC_B</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_TRANS_HSYNC_B</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveTRANS_VTOTAL_B</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_TRANS_VTOTAL_B</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveTRANS_VBLANK_B</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_TRANS_VBLANK_B</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveTRANS_VSYNC_B</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_TRANS_VSYNC_B</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDSPBCNTR</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_DSPBCNTR</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDSPBSTRIDE</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_DSPBSTRIDE</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDSPBSIZE</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_DSPBSIZE</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDSPBPOS</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_DSPBPOS</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDSPBADDR</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_DSPBADDR</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">INTEL_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">gen</span> <span class="o">&gt;=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDSPBSURF</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_DSPBSURF</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDSPBTILEOFF</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_DSPBTILEOFF</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">i915_save_palette</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PIPE_B</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEBSTAT</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_PIPEBSTAT</span><span class="p">);</span>

	<span class="cm">/* Fences */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">INTEL_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">gen</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">7</span>:
	<span class="k">case</span> <span class="mi">6</span>:
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveFENCE</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">I915_READ64</span><span class="p">(</span><span class="n">FENCE_REG_SANDYBRIDGE_0</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">8</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">5</span>:
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveFENCE</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">I915_READ64</span><span class="p">(</span><span class="n">FENCE_REG_965_0</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">8</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">IS_I945G</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span> <span class="o">||</span> <span class="n">IS_I945GM</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span> <span class="o">||</span> <span class="n">IS_G33</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
				<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveFENCE</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">FENCE_REG_945_8</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">));</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveFENCE</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">FENCE_REG_830_0</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">i915_restore_modeset_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_i915_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">dpll_a_reg</span><span class="p">,</span> <span class="n">fpa0_reg</span><span class="p">,</span> <span class="n">fpa1_reg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">dpll_b_reg</span><span class="p">,</span> <span class="n">fpb0_reg</span><span class="p">,</span> <span class="n">fpb1_reg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">drm_core_check_feature</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">DRIVER_MODESET</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* Fences */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">INTEL_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">gen</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">7</span>:
	<span class="k">case</span> <span class="mi">6</span>:
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">I915_WRITE64</span><span class="p">(</span><span class="n">FENCE_REG_SANDYBRIDGE_0</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">8</span><span class="p">),</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveFENCE</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">5</span>:
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">I915_WRITE64</span><span class="p">(</span><span class="n">FENCE_REG_965_0</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">8</span><span class="p">),</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveFENCE</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">3</span>:
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">IS_I945G</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span> <span class="o">||</span> <span class="n">IS_I945GM</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span> <span class="o">||</span> <span class="n">IS_G33</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
				<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">FENCE_REG_945_8</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">),</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveFENCE</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mi">8</span><span class="p">]);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">FENCE_REG_830_0</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">),</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveFENCE</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>


	<span class="k">if</span> <span class="p">(</span><span class="n">HAS_PCH_SPLIT</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dpll_a_reg</span> <span class="o">=</span> <span class="n">_PCH_DPLL_A</span><span class="p">;</span>
		<span class="n">dpll_b_reg</span> <span class="o">=</span> <span class="n">_PCH_DPLL_B</span><span class="p">;</span>
		<span class="n">fpa0_reg</span> <span class="o">=</span> <span class="n">_PCH_FPA0</span><span class="p">;</span>
		<span class="n">fpb0_reg</span> <span class="o">=</span> <span class="n">_PCH_FPB0</span><span class="p">;</span>
		<span class="n">fpa1_reg</span> <span class="o">=</span> <span class="n">_PCH_FPA1</span><span class="p">;</span>
		<span class="n">fpb1_reg</span> <span class="o">=</span> <span class="n">_PCH_FPB1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">dpll_a_reg</span> <span class="o">=</span> <span class="n">_DPLL_A</span><span class="p">;</span>
		<span class="n">dpll_b_reg</span> <span class="o">=</span> <span class="n">_DPLL_B</span><span class="p">;</span>
		<span class="n">fpa0_reg</span> <span class="o">=</span> <span class="n">_FPA0</span><span class="p">;</span>
		<span class="n">fpb0_reg</span> <span class="o">=</span> <span class="n">_FPB0</span><span class="p">;</span>
		<span class="n">fpa1_reg</span> <span class="o">=</span> <span class="n">_FPA1</span><span class="p">;</span>
		<span class="n">fpb1_reg</span> <span class="o">=</span> <span class="n">_FPB1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">HAS_PCH_SPLIT</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">PCH_DREF_CONTROL</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePCH_DREF_CONTROL</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">DISP_ARB_CTL</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDISP_ARB_CTL</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Pipe &amp; plane A info */</span>
	<span class="cm">/* Prime the clock */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDPLL_A</span> <span class="o">&amp;</span> <span class="n">DPLL_VCO_ENABLE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">dpll_a_reg</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDPLL_A</span> <span class="o">&amp;</span>
			   <span class="o">~</span><span class="n">DPLL_VCO_ENABLE</span><span class="p">);</span>
		<span class="n">POSTING_READ</span><span class="p">(</span><span class="n">dpll_a_reg</span><span class="p">);</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">150</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">fpa0_reg</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveFPA0</span><span class="p">);</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">fpa1_reg</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveFPA1</span><span class="p">);</span>
	<span class="cm">/* Actually enable it */</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">dpll_a_reg</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDPLL_A</span><span class="p">);</span>
	<span class="n">POSTING_READ</span><span class="p">(</span><span class="n">dpll_a_reg</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">150</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">INTEL_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">gen</span> <span class="o">&gt;=</span> <span class="mi">4</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">HAS_PCH_SPLIT</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_DPLL_A_MD</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDPLL_A_MD</span><span class="p">);</span>
		<span class="n">POSTING_READ</span><span class="p">(</span><span class="n">_DPLL_A_MD</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">150</span><span class="p">);</span>

	<span class="cm">/* Restore mode */</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_HTOTAL_A</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveHTOTAL_A</span><span class="p">);</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_HBLANK_A</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveHBLANK_A</span><span class="p">);</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_HSYNC_A</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveHSYNC_A</span><span class="p">);</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_VTOTAL_A</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveVTOTAL_A</span><span class="p">);</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_VBLANK_A</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveVBLANK_A</span><span class="p">);</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_VSYNC_A</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveVSYNC_A</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">HAS_PCH_SPLIT</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_BCLRPAT_A</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveBCLRPAT_A</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">HAS_PCH_SPLIT</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_PIPEA_DATA_M1</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEA_DATA_M1</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_PIPEA_DATA_N1</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEA_DATA_N1</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_PIPEA_LINK_M1</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEA_LINK_M1</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_PIPEA_LINK_N1</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEA_LINK_N1</span><span class="p">);</span>

		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_FDI_RXA_CTL</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveFDI_RXA_CTL</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_FDI_TXA_CTL</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveFDI_TXA_CTL</span><span class="p">);</span>

		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_PFA_CTL_1</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePFA_CTL_1</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_PFA_WIN_SZ</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePFA_WIN_SZ</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_PFA_WIN_POS</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePFA_WIN_POS</span><span class="p">);</span>

		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_TRANSACONF</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveTRANSACONF</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_TRANS_HTOTAL_A</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveTRANS_HTOTAL_A</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_TRANS_HBLANK_A</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveTRANS_HBLANK_A</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_TRANS_HSYNC_A</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveTRANS_HSYNC_A</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_TRANS_VTOTAL_A</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveTRANS_VTOTAL_A</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_TRANS_VBLANK_A</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveTRANS_VBLANK_A</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_TRANS_VSYNC_A</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveTRANS_VSYNC_A</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Restore plane info */</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_DSPASIZE</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDSPASIZE</span><span class="p">);</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_DSPAPOS</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDSPAPOS</span><span class="p">);</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_PIPEASRC</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEASRC</span><span class="p">);</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_DSPAADDR</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDSPAADDR</span><span class="p">);</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_DSPASTRIDE</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDSPASTRIDE</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">INTEL_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">gen</span> <span class="o">&gt;=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_DSPASURF</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDSPASURF</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_DSPATILEOFF</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDSPATILEOFF</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_PIPEACONF</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEACONF</span><span class="p">);</span>

	<span class="n">i915_restore_palette</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PIPE_A</span><span class="p">);</span>
	<span class="cm">/* Enable the plane */</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_DSPACNTR</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDSPACNTR</span><span class="p">);</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_DSPAADDR</span><span class="p">,</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_DSPAADDR</span><span class="p">));</span>

	<span class="cm">/* Pipe &amp; plane B info */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDPLL_B</span> <span class="o">&amp;</span> <span class="n">DPLL_VCO_ENABLE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">dpll_b_reg</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDPLL_B</span> <span class="o">&amp;</span>
			   <span class="o">~</span><span class="n">DPLL_VCO_ENABLE</span><span class="p">);</span>
		<span class="n">POSTING_READ</span><span class="p">(</span><span class="n">dpll_b_reg</span><span class="p">);</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">150</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">fpb0_reg</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveFPB0</span><span class="p">);</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">fpb1_reg</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveFPB1</span><span class="p">);</span>
	<span class="cm">/* Actually enable it */</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">dpll_b_reg</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDPLL_B</span><span class="p">);</span>
	<span class="n">POSTING_READ</span><span class="p">(</span><span class="n">dpll_b_reg</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">150</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">INTEL_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">gen</span> <span class="o">&gt;=</span> <span class="mi">4</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">HAS_PCH_SPLIT</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_DPLL_B_MD</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDPLL_B_MD</span><span class="p">);</span>
		<span class="n">POSTING_READ</span><span class="p">(</span><span class="n">_DPLL_B_MD</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">150</span><span class="p">);</span>

	<span class="cm">/* Restore mode */</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_HTOTAL_B</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveHTOTAL_B</span><span class="p">);</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_HBLANK_B</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveHBLANK_B</span><span class="p">);</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_HSYNC_B</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveHSYNC_B</span><span class="p">);</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_VTOTAL_B</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveVTOTAL_B</span><span class="p">);</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_VBLANK_B</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveVBLANK_B</span><span class="p">);</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_VSYNC_B</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveVSYNC_B</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">HAS_PCH_SPLIT</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_BCLRPAT_B</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveBCLRPAT_B</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">HAS_PCH_SPLIT</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_PIPEB_DATA_M1</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEB_DATA_M1</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_PIPEB_DATA_N1</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEB_DATA_N1</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_PIPEB_LINK_M1</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEB_LINK_M1</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_PIPEB_LINK_N1</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEB_LINK_N1</span><span class="p">);</span>

		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_FDI_RXB_CTL</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveFDI_RXB_CTL</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_FDI_TXB_CTL</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveFDI_TXB_CTL</span><span class="p">);</span>

		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_PFB_CTL_1</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePFB_CTL_1</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_PFB_WIN_SZ</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePFB_WIN_SZ</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_PFB_WIN_POS</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePFB_WIN_POS</span><span class="p">);</span>

		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_TRANSBCONF</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveTRANSBCONF</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_TRANS_HTOTAL_B</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveTRANS_HTOTAL_B</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_TRANS_HBLANK_B</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveTRANS_HBLANK_B</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_TRANS_HSYNC_B</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveTRANS_HSYNC_B</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_TRANS_VTOTAL_B</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveTRANS_VTOTAL_B</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_TRANS_VBLANK_B</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveTRANS_VBLANK_B</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_TRANS_VSYNC_B</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveTRANS_VSYNC_B</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Restore plane info */</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_DSPBSIZE</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDSPBSIZE</span><span class="p">);</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_DSPBPOS</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDSPBPOS</span><span class="p">);</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_PIPEBSRC</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEBSRC</span><span class="p">);</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_DSPBADDR</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDSPBADDR</span><span class="p">);</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_DSPBSTRIDE</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDSPBSTRIDE</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">INTEL_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">gen</span> <span class="o">&gt;=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_DSPBSURF</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDSPBSURF</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_DSPBTILEOFF</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDSPBTILEOFF</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_PIPEBCONF</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEBCONF</span><span class="p">);</span>

	<span class="n">i915_restore_palette</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PIPE_B</span><span class="p">);</span>
	<span class="cm">/* Enable the plane */</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_DSPBCNTR</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDSPBCNTR</span><span class="p">);</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_DSPBADDR</span><span class="p">,</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_DSPBADDR</span><span class="p">));</span>

	<span class="cm">/* Cursor state */</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_CURAPOS</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveCURAPOS</span><span class="p">);</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_CURACNTR</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveCURACNTR</span><span class="p">);</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_CURABASE</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveCURABASE</span><span class="p">);</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_CURBPOS</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveCURBPOS</span><span class="p">);</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_CURBCNTR</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveCURBCNTR</span><span class="p">);</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_CURBBASE</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveCURBBASE</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_GEN2</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">CURSIZE</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveCURSIZE</span><span class="p">);</span>

	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">i915_save_display</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_i915_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="cm">/* Display arbitration control */</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDSPARB</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">DSPARB</span><span class="p">);</span>

	<span class="cm">/* This is only meaningful in non-KMS mode */</span>
	<span class="cm">/* Don&#39;t save them in KMS mode */</span>
	<span class="n">i915_save_modeset_reg</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="cm">/* CRT state */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">HAS_PCH_SPLIT</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveADPA</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">PCH_ADPA</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveADPA</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">ADPA</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* LVDS state */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">HAS_PCH_SPLIT</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePP_CONTROL</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">PCH_PP_CONTROL</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveBLC_PWM_CTL</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">BLC_PWM_PCH_CTL1</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveBLC_PWM_CTL2</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">BLC_PWM_PCH_CTL2</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveBLC_CPU_PWM_CTL</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">BLC_PWM_CPU_CTL</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveBLC_CPU_PWM_CTL2</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">BLC_PWM_CPU_CTL2</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveLVDS</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">PCH_LVDS</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePP_CONTROL</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">PP_CONTROL</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePFIT_PGM_RATIOS</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">PFIT_PGM_RATIOS</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveBLC_PWM_CTL</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">BLC_PWM_CTL</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveBLC_HIST_CTL</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">BLC_HIST_CTL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">INTEL_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">gen</span> <span class="o">&gt;=</span> <span class="mi">4</span><span class="p">)</span>
			<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveBLC_PWM_CTL2</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">BLC_PWM_CTL2</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">IS_MOBILE</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">IS_I830</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
			<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveLVDS</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">LVDS</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">IS_I830</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">IS_845G</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">HAS_PCH_SPLIT</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePFIT_CONTROL</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">PFIT_CONTROL</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">HAS_PCH_SPLIT</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePP_ON_DELAYS</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">PCH_PP_ON_DELAYS</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePP_OFF_DELAYS</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">PCH_PP_OFF_DELAYS</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePP_DIVISOR</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">PCH_PP_DIVISOR</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePP_ON_DELAYS</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">PP_ON_DELAYS</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePP_OFF_DELAYS</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">PP_OFF_DELAYS</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePP_DIVISOR</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">PP_DIVISOR</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Display Port state */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">SUPPORTS_INTEGRATED_DP</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDP_B</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">DP_B</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDP_C</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">DP_C</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDP_D</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">DP_D</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEA_GMCH_DATA_M</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_PIPEA_GMCH_DATA_M</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEB_GMCH_DATA_M</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_PIPEB_GMCH_DATA_M</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEA_GMCH_DATA_N</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_PIPEA_GMCH_DATA_N</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEB_GMCH_DATA_N</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_PIPEB_GMCH_DATA_N</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEA_DP_LINK_M</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_PIPEA_DP_LINK_M</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEB_DP_LINK_M</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_PIPEB_DP_LINK_M</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEA_DP_LINK_N</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_PIPEA_DP_LINK_N</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEB_DP_LINK_N</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_PIPEB_DP_LINK_N</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* FIXME: save TV &amp; SDVO state */</span>

	<span class="cm">/* Only save FBC state on the platform that supports FBC */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">I915_HAS_FBC</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">HAS_PCH_SPLIT</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDPFC_CB_BASE</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">ILK_DPFC_CB_BASE</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">IS_GM45</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDPFC_CB_BASE</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">DPFC_CB_BASE</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveFBC_CFB_BASE</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">FBC_CFB_BASE</span><span class="p">);</span>
			<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveFBC_LL_BASE</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">FBC_LL_BASE</span><span class="p">);</span>
			<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveFBC_CONTROL2</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">FBC_CONTROL2</span><span class="p">);</span>
			<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveFBC_CONTROL</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">FBC_CONTROL</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* VGA state */</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveVGA0</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">VGA0</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveVGA1</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">VGA1</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveVGA_PD</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">VGA_PD</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">HAS_PCH_SPLIT</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveVGACNTRL</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">CPU_VGACNTRL</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveVGACNTRL</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">VGACNTRL</span><span class="p">);</span>

	<span class="n">i915_save_vga</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">i915_restore_display</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_i915_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="cm">/* Display arbitration */</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">DSPARB</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDSPARB</span><span class="p">);</span>

	<span class="cm">/* Display port ratios (must be done before clock is set) */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">SUPPORTS_INTEGRATED_DP</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_PIPEA_GMCH_DATA_M</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEA_GMCH_DATA_M</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_PIPEB_GMCH_DATA_M</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEB_GMCH_DATA_M</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_PIPEA_GMCH_DATA_N</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEA_GMCH_DATA_N</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_PIPEB_GMCH_DATA_N</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEB_GMCH_DATA_N</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_PIPEA_DP_LINK_M</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEA_DP_LINK_M</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_PIPEB_DP_LINK_M</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEB_DP_LINK_M</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_PIPEA_DP_LINK_N</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEA_DP_LINK_N</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_PIPEB_DP_LINK_N</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePIPEB_DP_LINK_N</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* This is only meaningful in non-KMS mode */</span>
	<span class="cm">/* Don&#39;t restore them in KMS mode */</span>
	<span class="n">i915_restore_modeset_reg</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="cm">/* CRT state */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">HAS_PCH_SPLIT</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">PCH_ADPA</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveADPA</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">ADPA</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveADPA</span><span class="p">);</span>

	<span class="cm">/* LVDS state */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">INTEL_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">gen</span> <span class="o">&gt;=</span> <span class="mi">4</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">HAS_PCH_SPLIT</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">BLC_PWM_CTL2</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveBLC_PWM_CTL2</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">HAS_PCH_SPLIT</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">PCH_LVDS</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveLVDS</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">IS_MOBILE</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">IS_I830</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">LVDS</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveLVDS</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">IS_I830</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">IS_845G</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">HAS_PCH_SPLIT</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">PFIT_CONTROL</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePFIT_CONTROL</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">HAS_PCH_SPLIT</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">BLC_PWM_PCH_CTL1</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveBLC_PWM_CTL</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">BLC_PWM_PCH_CTL2</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveBLC_PWM_CTL2</span><span class="p">);</span>
		<span class="cm">/* NOTE: BLC_PWM_CPU_CTL must be written after BLC_PWM_CPU_CTL2;</span>
<span class="cm">		 * otherwise we get blank eDP screen after S3 on some machines</span>
<span class="cm">		 */</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">BLC_PWM_CPU_CTL2</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveBLC_CPU_PWM_CTL2</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">BLC_PWM_CPU_CTL</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveBLC_CPU_PWM_CTL</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">PCH_PP_ON_DELAYS</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePP_ON_DELAYS</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">PCH_PP_OFF_DELAYS</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePP_OFF_DELAYS</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">PCH_PP_DIVISOR</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePP_DIVISOR</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">PCH_PP_CONTROL</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePP_CONTROL</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">RSTDBYCTL</span><span class="p">,</span>
			   <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveMCHBAR_RENDER_STANDBY</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">PFIT_PGM_RATIOS</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePFIT_PGM_RATIOS</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">BLC_PWM_CTL</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveBLC_PWM_CTL</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">BLC_HIST_CTL</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveBLC_HIST_CTL</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">PP_ON_DELAYS</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePP_ON_DELAYS</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">PP_OFF_DELAYS</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePP_OFF_DELAYS</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">PP_DIVISOR</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePP_DIVISOR</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">PP_CONTROL</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePP_CONTROL</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Display Port state */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">SUPPORTS_INTEGRATED_DP</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">DP_B</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDP_B</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">DP_C</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDP_C</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">DP_D</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDP_D</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* FIXME: restore TV &amp; SDVO state */</span>

	<span class="cm">/* only restore FBC info on the platform that supports FBC*/</span>
	<span class="n">intel_disable_fbc</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">I915_HAS_FBC</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">HAS_PCH_SPLIT</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">ILK_DPFC_CB_BASE</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDPFC_CB_BASE</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">IS_GM45</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">DPFC_CB_BASE</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDPFC_CB_BASE</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">FBC_CFB_BASE</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveFBC_CFB_BASE</span><span class="p">);</span>
			<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">FBC_LL_BASE</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveFBC_LL_BASE</span><span class="p">);</span>
			<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">FBC_CONTROL2</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveFBC_CONTROL2</span><span class="p">);</span>
			<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">FBC_CONTROL</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveFBC_CONTROL</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="cm">/* VGA state */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">HAS_PCH_SPLIT</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">CPU_VGACNTRL</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveVGACNTRL</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">VGACNTRL</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveVGACNTRL</span><span class="p">);</span>

	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">VGA0</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveVGA0</span><span class="p">);</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">VGA1</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveVGA1</span><span class="p">);</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">VGA_PD</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveVGA_PD</span><span class="p">);</span>
	<span class="n">POSTING_READ</span><span class="p">(</span><span class="n">VGA_PD</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">150</span><span class="p">);</span>

	<span class="n">i915_restore_vga</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">i915_save_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_i915_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="n">LBB</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveLBB</span><span class="p">);</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">struct_mutex</span><span class="p">);</span>

	<span class="cm">/* Hardware status page */</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveHWS</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">HWS_PGA</span><span class="p">);</span>

	<span class="n">i915_save_display</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="cm">/* Interrupt state */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">HAS_PCH_SPLIT</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDEIER</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">DEIER</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDEIMR</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">DEIMR</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveGTIER</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">GTIER</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveGTIMR</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">GTIMR</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveFDI_RXA_IMR</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_FDI_RXA_IMR</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveFDI_RXB_IMR</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">_FDI_RXB_IMR</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveMCHBAR_RENDER_STANDBY</span> <span class="o">=</span>
			<span class="n">I915_READ</span><span class="p">(</span><span class="n">RSTDBYCTL</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePCH_PORT_HOTPLUG</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">PCH_PORT_HOTPLUG</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveIER</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">IER</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveIMR</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">IMR</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">IS_IRONLAKE_M</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
		<span class="n">ironlake_disable_drps</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">INTEL_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">gen</span> <span class="o">&gt;=</span> <span class="mi">6</span><span class="p">)</span>
		<span class="n">gen6_disable_rps</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="cm">/* Cache mode state */</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveCACHE_MODE_0</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">CACHE_MODE_0</span><span class="p">);</span>

	<span class="cm">/* Memory Arbitration state */</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveMI_ARB_STATE</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">MI_ARB_STATE</span><span class="p">);</span>

	<span class="cm">/* Scratch space */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveSWF0</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">SWF00</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">));</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveSWF1</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">SWF10</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">));</span>
	<span class="p">}</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveSWF2</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">SWF30</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">));</span>

	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">struct_mutex</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">i915_restore_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_i915_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="n">LBB</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveLBB</span><span class="p">);</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">struct_mutex</span><span class="p">);</span>

	<span class="cm">/* Hardware status page */</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">HWS_PGA</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveHWS</span><span class="p">);</span>

	<span class="n">i915_restore_display</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="cm">/* Interrupt state */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">HAS_PCH_SPLIT</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">DEIER</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDEIER</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">DEIMR</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveDEIMR</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">GTIER</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveGTIER</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">GTIMR</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveGTIMR</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_FDI_RXA_IMR</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveFDI_RXA_IMR</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">_FDI_RXB_IMR</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveFDI_RXB_IMR</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">PCH_PORT_HOTPLUG</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">savePCH_PORT_HOTPLUG</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">IER</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveIER</span><span class="p">);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">IMR</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveIMR</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Cache mode state */</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">CACHE_MODE_0</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveCACHE_MODE_0</span> <span class="o">|</span> <span class="mh">0xffff0000</span><span class="p">);</span>

	<span class="cm">/* Memory arbitration state */</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">MI_ARB_STATE</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveMI_ARB_STATE</span> <span class="o">|</span> <span class="mh">0xffff0000</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">SWF00</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveSWF0</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">SWF10</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveSWF1</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="p">}</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">SWF30</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">saveSWF2</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>

	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">struct_mutex</span><span class="p">);</span>

	<span class="n">intel_i2c_reset</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
