
rsense-micro-adc-dma.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d894  080001c0  080001c0  000101c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000138ec  0800da54  0800da54  0001da54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08021340  08021340  000401f8  2**0
                  CONTENTS
  4 .ARM          00000008  08021340  08021340  00031340  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08021348  08021348  000401f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08021348  08021348  00031348  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0802134c  0802134c  0003134c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  08021350  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001f1c  200001f8  08021548  000401f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002114  08021548  00042114  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000401f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020b7e  00000000  00000000  00040228  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004241  00000000  00000000  00060da6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001538  00000000  00000000  00064fe8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000013a8  00000000  00000000  00066520  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00035bb0  00000000  00000000  000678c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00015cd3  00000000  00000000  0009d478  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00136870  00000000  00000000  000b314b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      000000eb  00000000  00000000  001e99bb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c60  00000000  00000000  001e9aa8  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    00003452  00000000  00000000  001ef708  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001f8 	.word	0x200001f8
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800da3c 	.word	0x0800da3c

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001fc 	.word	0x200001fc
 80001fc:	0800da3c 	.word	0x0800da3c

08000200 <arm_bitreversal_32>:
 8000200:	1c4b      	adds	r3, r1, #1
 8000202:	2b01      	cmp	r3, #1
 8000204:	bf98      	it	ls
 8000206:	4770      	bxls	lr
 8000208:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 800020c:	1c91      	adds	r1, r2, #2
 800020e:	089b      	lsrs	r3, r3, #2

08000210 <arm_bitreversal_32_0>:
 8000210:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000214:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000218:	880a      	ldrh	r2, [r1, #0]
 800021a:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 800021e:	4480      	add	r8, r0
 8000220:	4481      	add	r9, r0
 8000222:	4402      	add	r2, r0
 8000224:	4484      	add	ip, r0
 8000226:	f8d9 7000 	ldr.w	r7, [r9]
 800022a:	f8d8 6000 	ldr.w	r6, [r8]
 800022e:	6815      	ldr	r5, [r2, #0]
 8000230:	f8dc 4000 	ldr.w	r4, [ip]
 8000234:	f8c9 6000 	str.w	r6, [r9]
 8000238:	f8c8 7000 	str.w	r7, [r8]
 800023c:	f8cc 5000 	str.w	r5, [ip]
 8000240:	6014      	str	r4, [r2, #0]
 8000242:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000246:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800024a:	6855      	ldr	r5, [r2, #4]
 800024c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000250:	f8c9 6004 	str.w	r6, [r9, #4]
 8000254:	f8c8 7004 	str.w	r7, [r8, #4]
 8000258:	f8cc 5004 	str.w	r5, [ip, #4]
 800025c:	6054      	str	r4, [r2, #4]
 800025e:	3108      	adds	r1, #8
 8000260:	3b01      	subs	r3, #1
 8000262:	d1d5      	bne.n	8000210 <arm_bitreversal_32_0>
 8000264:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000268:	4770      	bx	lr

0800026a <arm_bitreversal_16>:
 800026a:	1c4b      	adds	r3, r1, #1
 800026c:	2b01      	cmp	r3, #1
 800026e:	bf98      	it	ls
 8000270:	4770      	bxls	lr
 8000272:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000276:	1c91      	adds	r1, r2, #2
 8000278:	089b      	lsrs	r3, r3, #2

0800027a <arm_bitreversal_16_0>:
 800027a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800027e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000282:	880a      	ldrh	r2, [r1, #0]
 8000284:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000288:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800028c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000290:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 8000294:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000298:	f8d9 7000 	ldr.w	r7, [r9]
 800029c:	f8d8 6000 	ldr.w	r6, [r8]
 80002a0:	6815      	ldr	r5, [r2, #0]
 80002a2:	f8dc 4000 	ldr.w	r4, [ip]
 80002a6:	f8c9 6000 	str.w	r6, [r9]
 80002aa:	f8c8 7000 	str.w	r7, [r8]
 80002ae:	f8cc 5000 	str.w	r5, [ip]
 80002b2:	6014      	str	r4, [r2, #0]
 80002b4:	3108      	adds	r1, #8
 80002b6:	3b01      	subs	r3, #1
 80002b8:	d1df      	bne.n	800027a <arm_bitreversal_16_0>
 80002ba:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b972 	b.w	8000f84 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	4688      	mov	r8, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14b      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4615      	mov	r5, r2
 8000cca:	d967      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0720 	rsb	r7, r2, #32
 8000cd6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cda:	fa20 f707 	lsr.w	r7, r0, r7
 8000cde:	4095      	lsls	r5, r2
 8000ce0:	ea47 0803 	orr.w	r8, r7, r3
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cf0:	fa1f fc85 	uxth.w	ip, r5
 8000cf4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cf8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfc:	fb07 f10c 	mul.w	r1, r7, ip
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18eb      	adds	r3, r5, r3
 8000d06:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d0a:	f080 811b 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8118 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d14:	3f02      	subs	r7, #2
 8000d16:	442b      	add	r3, r5
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	192c      	adds	r4, r5, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	f080 8107 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8104 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d40:	3802      	subs	r0, #2
 8000d42:	442c      	add	r4, r5
 8000d44:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	b11e      	cbz	r6, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c6 4300 	strd	r4, r3, [r6]
 8000d58:	4639      	mov	r1, r7
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0xbe>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80eb 	beq.w	8000f3e <__udivmoddi4+0x286>
 8000d68:	2700      	movs	r7, #0
 8000d6a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d6e:	4638      	mov	r0, r7
 8000d70:	4639      	mov	r1, r7
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f783 	clz	r7, r3
 8000d7a:	2f00      	cmp	r7, #0
 8000d7c:	d147      	bne.n	8000e0e <__udivmoddi4+0x156>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xd0>
 8000d82:	4282      	cmp	r2, r0
 8000d84:	f200 80fa 	bhi.w	8000f7c <__udivmoddi4+0x2c4>
 8000d88:	1a84      	subs	r4, r0, r2
 8000d8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	4698      	mov	r8, r3
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d0e0      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000d96:	e9c6 4800 	strd	r4, r8, [r6]
 8000d9a:	e7dd      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000d9c:	b902      	cbnz	r2, 8000da0 <__udivmoddi4+0xe8>
 8000d9e:	deff      	udf	#255	; 0xff
 8000da0:	fab2 f282 	clz	r2, r2
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f040 808f 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000daa:	1b49      	subs	r1, r1, r5
 8000dac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000db0:	fa1f f885 	uxth.w	r8, r5
 8000db4:	2701      	movs	r7, #1
 8000db6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dba:	0c23      	lsrs	r3, r4, #16
 8000dbc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dc0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dc8:	4299      	cmp	r1, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dcc:	18eb      	adds	r3, r5, r3
 8000dce:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4299      	cmp	r1, r3
 8000dd6:	f200 80cd 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dda:	4684      	mov	ip, r0
 8000ddc:	1a59      	subs	r1, r3, r1
 8000dde:	b2a3      	uxth	r3, r4
 8000de0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000de8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dec:	fb08 f800 	mul.w	r8, r8, r0
 8000df0:	45a0      	cmp	r8, r4
 8000df2:	d907      	bls.n	8000e04 <__udivmoddi4+0x14c>
 8000df4:	192c      	adds	r4, r5, r4
 8000df6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x14a>
 8000dfc:	45a0      	cmp	r8, r4
 8000dfe:	f200 80b6 	bhi.w	8000f6e <__udivmoddi4+0x2b6>
 8000e02:	4618      	mov	r0, r3
 8000e04:	eba4 0408 	sub.w	r4, r4, r8
 8000e08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e0c:	e79f      	b.n	8000d4e <__udivmoddi4+0x96>
 8000e0e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e12:	40bb      	lsls	r3, r7
 8000e14:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e18:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e1c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e20:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e24:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e28:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e2c:	4325      	orrs	r5, r4
 8000e2e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e32:	0c2c      	lsrs	r4, r5, #16
 8000e34:	fb08 3319 	mls	r3, r8, r9, r3
 8000e38:	fa1f fa8e 	uxth.w	sl, lr
 8000e3c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e40:	fb09 f40a 	mul.w	r4, r9, sl
 8000e44:	429c      	cmp	r4, r3
 8000e46:	fa02 f207 	lsl.w	r2, r2, r7
 8000e4a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1e 0303 	adds.w	r3, lr, r3
 8000e54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e58:	f080 8087 	bcs.w	8000f6a <__udivmoddi4+0x2b2>
 8000e5c:	429c      	cmp	r4, r3
 8000e5e:	f240 8084 	bls.w	8000f6a <__udivmoddi4+0x2b2>
 8000e62:	f1a9 0902 	sub.w	r9, r9, #2
 8000e66:	4473      	add	r3, lr
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	b2ad      	uxth	r5, r5
 8000e6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e70:	fb08 3310 	mls	r3, r8, r0, r3
 8000e74:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e78:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e7c:	45a2      	cmp	sl, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1e 0404 	adds.w	r4, lr, r4
 8000e84:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e88:	d26b      	bcs.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8a:	45a2      	cmp	sl, r4
 8000e8c:	d969      	bls.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	4474      	add	r4, lr
 8000e92:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e96:	fba0 8902 	umull	r8, r9, r0, r2
 8000e9a:	eba4 040a 	sub.w	r4, r4, sl
 8000e9e:	454c      	cmp	r4, r9
 8000ea0:	46c2      	mov	sl, r8
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	d354      	bcc.n	8000f50 <__udivmoddi4+0x298>
 8000ea6:	d051      	beq.n	8000f4c <__udivmoddi4+0x294>
 8000ea8:	2e00      	cmp	r6, #0
 8000eaa:	d069      	beq.n	8000f80 <__udivmoddi4+0x2c8>
 8000eac:	ebb1 050a 	subs.w	r5, r1, sl
 8000eb0:	eb64 0403 	sbc.w	r4, r4, r3
 8000eb4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000eb8:	40fd      	lsrs	r5, r7
 8000eba:	40fc      	lsrs	r4, r7
 8000ebc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ec0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ec4:	2700      	movs	r7, #0
 8000ec6:	e747      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ed0:	4095      	lsls	r5, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eda:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ede:	4338      	orrs	r0, r7
 8000ee0:	0c01      	lsrs	r1, r0, #16
 8000ee2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ee6:	fa1f f885 	uxth.w	r8, r5
 8000eea:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb07 f308 	mul.w	r3, r7, r8
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	fa04 f402 	lsl.w	r4, r4, r2
 8000efc:	d907      	bls.n	8000f0e <__udivmoddi4+0x256>
 8000efe:	1869      	adds	r1, r5, r1
 8000f00:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f04:	d22f      	bcs.n	8000f66 <__udivmoddi4+0x2ae>
 8000f06:	428b      	cmp	r3, r1
 8000f08:	d92d      	bls.n	8000f66 <__udivmoddi4+0x2ae>
 8000f0a:	3f02      	subs	r7, #2
 8000f0c:	4429      	add	r1, r5
 8000f0e:	1acb      	subs	r3, r1, r3
 8000f10:	b281      	uxth	r1, r0
 8000f12:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f16:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f1e:	fb00 f308 	mul.w	r3, r0, r8
 8000f22:	428b      	cmp	r3, r1
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x27e>
 8000f26:	1869      	adds	r1, r5, r1
 8000f28:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f2c:	d217      	bcs.n	8000f5e <__udivmoddi4+0x2a6>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	d915      	bls.n	8000f5e <__udivmoddi4+0x2a6>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4429      	add	r1, r5
 8000f36:	1ac9      	subs	r1, r1, r3
 8000f38:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f3c:	e73b      	b.n	8000db6 <__udivmoddi4+0xfe>
 8000f3e:	4637      	mov	r7, r6
 8000f40:	4630      	mov	r0, r6
 8000f42:	e709      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f44:	4607      	mov	r7, r0
 8000f46:	e6e7      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f48:	4618      	mov	r0, r3
 8000f4a:	e6fb      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f4c:	4541      	cmp	r1, r8
 8000f4e:	d2ab      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f50:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f54:	eb69 020e 	sbc.w	r2, r9, lr
 8000f58:	3801      	subs	r0, #1
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	e7a4      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f5e:	4660      	mov	r0, ip
 8000f60:	e7e9      	b.n	8000f36 <__udivmoddi4+0x27e>
 8000f62:	4618      	mov	r0, r3
 8000f64:	e795      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f66:	4667      	mov	r7, ip
 8000f68:	e7d1      	b.n	8000f0e <__udivmoddi4+0x256>
 8000f6a:	4681      	mov	r9, r0
 8000f6c:	e77c      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f6e:	3802      	subs	r0, #2
 8000f70:	442c      	add	r4, r5
 8000f72:	e747      	b.n	8000e04 <__udivmoddi4+0x14c>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	442b      	add	r3, r5
 8000f7a:	e72f      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f7c:	4638      	mov	r0, r7
 8000f7e:	e708      	b.n	8000d92 <__udivmoddi4+0xda>
 8000f80:	4637      	mov	r7, r6
 8000f82:	e6e9      	b.n	8000d58 <__udivmoddi4+0xa0>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <AUDIO_FFT_Init>:
* @brief  Initialize the FFT processing depending on the desired configuration
* @param  AUDIO_FFT_instance_t* AUDIO_FFT_instance
* @retval None
*/
int32_t AUDIO_FFT_Init(AUDIO_FFT_instance_t* AUDIO_FFT_instance)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  /* Initialize FFT ARM structure */
  arm_rfft_fast_init_f32(&(AUDIO_FFT_instance->context.S), AUDIO_FFT_instance->FFT_len);
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	f103 0214 	add.w	r2, r3, #20
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	685b      	ldr	r3, [r3, #4]
 8000f9a:	b29b      	uxth	r3, r3
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	4610      	mov	r0, r2
 8000fa0:	f00a fb50 	bl	800b644 <arm_rfft_fast_init_f32>

  /*Compute indexes to be used for overlap */
  AUDIO_FFT_instance->context.new_data_len = (uint32_t)((float)(AUDIO_FFT_instance->FFT_len) *  (1.0f - (float)(AUDIO_FFT_instance->overlap)));
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	ee07 3a90 	vmov	s15, r3
 8000fac:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	edd3 7a02 	vldr	s15, [r3, #8]
 8000fb6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8000fba:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000fbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fc2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000fc6:	ee17 2a90 	vmov	r2, s15
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	62da      	str	r2, [r3, #44]	; 0x2c
  AUDIO_FFT_instance->context.old_data_len = (uint32_t)((float)(AUDIO_FFT_instance->FFT_len) -  AUDIO_FFT_instance->context.new_data_len);
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	685b      	ldr	r3, [r3, #4]
 8000fd2:	ee07 3a90 	vmov	s15, r3
 8000fd6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fde:	ee07 3a90 	vmov	s15, r3
 8000fe2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000fe6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000fee:	ee17 2a90 	vmov	r2, s15
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize scratch buffer index */
  AUDIO_FFT_instance->context.scratch_idx = 0;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	635a      	str	r2, [r3, #52]	; 0x34

  /* Memory allocation */
  if(AUDIO_FFT_instance->win_type != AUDIO_FTT_RECT_WIN)
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	68db      	ldr	r3, [r3, #12]
 8001000:	2b00      	cmp	r3, #0
 8001002:	d009      	beq.n	8001018 <AUDIO_FFT_Init+0x90>
  {
    AUDIO_FFT_instance->context.win = (float * )calloc(AUDIO_FFT_instance->FFT_len, sizeof(float));
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	685b      	ldr	r3, [r3, #4]
 8001008:	2104      	movs	r1, #4
 800100a:	4618      	mov	r0, r3
 800100c:	f00b fc1c 	bl	800c848 <calloc>
 8001010:	4603      	mov	r3, r0
 8001012:	461a      	mov	r2, r3
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	639a      	str	r2, [r3, #56]	; 0x38
  }
  AUDIO_FFT_instance->context.scratch = (float * )calloc(AUDIO_FFT_instance->context.new_data_len, sizeof(float));
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800101c:	2104      	movs	r1, #4
 800101e:	4618      	mov	r0, r3
 8001020:	f00b fc12 	bl	800c848 <calloc>
 8001024:	4603      	mov	r3, r0
 8001026:	461a      	mov	r2, r3
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	63da      	str	r2, [r3, #60]	; 0x3c
  AUDIO_FFT_instance->context.dataIn = (float * )calloc(AUDIO_FFT_instance->FFT_len, sizeof(float));
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	2104      	movs	r1, #4
 8001032:	4618      	mov	r0, r3
 8001034:	f00b fc08 	bl	800c848 <calloc>
 8001038:	4603      	mov	r3, r0
 800103a:	461a      	mov	r2, r3
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	641a      	str	r2, [r3, #64]	; 0x40
  AUDIO_FFT_instance->context.fftIn = (float * )calloc(AUDIO_FFT_instance->FFT_len, sizeof(float));
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	2104      	movs	r1, #4
 8001046:	4618      	mov	r0, r3
 8001048:	f00b fbfe 	bl	800c848 <calloc>
 800104c:	4603      	mov	r3, r0
 800104e:	461a      	mov	r2, r3
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	645a      	str	r2, [r3, #68]	; 0x44
  if(AUDIO_FFT_instance->output == MAGNITUDE || AUDIO_FFT_instance->output == PHASE)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	691b      	ldr	r3, [r3, #16]
 8001058:	2b01      	cmp	r3, #1
 800105a:	d003      	beq.n	8001064 <AUDIO_FFT_Init+0xdc>
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	691b      	ldr	r3, [r3, #16]
 8001060:	2b02      	cmp	r3, #2
 8001062:	d109      	bne.n	8001078 <AUDIO_FFT_Init+0xf0>
  {
  AUDIO_FFT_instance->context.fftOut = (float * )calloc(AUDIO_FFT_instance->FFT_len, sizeof(float));
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	2104      	movs	r1, #4
 800106a:	4618      	mov	r0, r3
 800106c:	f00b fbec 	bl	800c848 <calloc>
 8001070:	4603      	mov	r3, r0
 8001072:	461a      	mov	r2, r3
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	649a      	str	r2, [r3, #72]	; 0x48
  }

  /* Create window depending on the user choice */
  switch(AUDIO_FFT_instance->win_type)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	68db      	ldr	r3, [r3, #12]
 800107c:	2b05      	cmp	r3, #5
 800107e:	d847      	bhi.n	8001110 <AUDIO_FFT_Init+0x188>
 8001080:	a201      	add	r2, pc, #4	; (adr r2, 8001088 <AUDIO_FFT_Init+0x100>)
 8001082:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001086:	bf00      	nop
 8001088:	08001111 	.word	0x08001111
 800108c:	080010a1 	.word	0x080010a1
 8001090:	080010b5 	.word	0x080010b5
 8001094:	080010cd 	.word	0x080010cd
 8001098:	080010e1 	.word	0x080010e1
 800109c:	080010f9 	.word	0x080010f9
  {
  case AUDIO_FTT_RECT_WIN:
    break;
  case AUDIO_FTT_HAMMING_WIN:
    HammingWin(AUDIO_FFT_instance->FFT_len, AUDIO_FFT_instance->context.win);
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	b29a      	uxth	r2, r3
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010aa:	4619      	mov	r1, r3
 80010ac:	4610      	mov	r0, r2
 80010ae:	f000 f9eb 	bl	8001488 <HammingWin>
    break;
 80010b2:	e02d      	b.n	8001110 <AUDIO_FFT_Init+0x188>
  case AUDIO_FTT_HANNING_WIN:
    TukeyWin(AUDIO_FFT_instance->FFT_len, 1.0f, AUDIO_FFT_instance->context.win);
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	685b      	ldr	r3, [r3, #4]
 80010b8:	b29a      	uxth	r2, r3
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010be:	4619      	mov	r1, r3
 80010c0:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80010c4:	4610      	mov	r0, r2
 80010c6:	f000 f8df 	bl	8001288 <TukeyWin>
    break;
 80010ca:	e021      	b.n	8001110 <AUDIO_FFT_Init+0x188>
  case AUDIO_FTT_BLACKMAN_HARRIS_WIN:
    BlackmanHarrisWin(AUDIO_FFT_instance->FFT_len, AUDIO_FFT_instance->context.win);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	685b      	ldr	r3, [r3, #4]
 80010d0:	b29a      	uxth	r2, r3
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010d6:	4619      	mov	r1, r3
 80010d8:	4610      	mov	r0, r2
 80010da:	f000 fa39 	bl	8001550 <BlackmanHarrisWin>
    break;
 80010de:	e017      	b.n	8001110 <AUDIO_FFT_Init+0x188>
  case AUDIO_FTT_TUKEY_0_25_WIN:
    TukeyWin(AUDIO_FFT_instance->FFT_len, 0.25f, AUDIO_FFT_instance->context.win);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	685b      	ldr	r3, [r3, #4]
 80010e4:	b29a      	uxth	r2, r3
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010ea:	4619      	mov	r1, r3
 80010ec:	eeb5 0a00 	vmov.f32	s0, #80	; 0x3e800000  0.250
 80010f0:	4610      	mov	r0, r2
 80010f2:	f000 f8c9 	bl	8001288 <TukeyWin>
    break;
 80010f6:	e00b      	b.n	8001110 <AUDIO_FFT_Init+0x188>
  case AUDIO_FTT_TUKEY_0_75_WIN:
    TukeyWin(AUDIO_FFT_instance->FFT_len, 0.75f, AUDIO_FFT_instance->context.win);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	b29a      	uxth	r2, r3
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001102:	4619      	mov	r1, r3
 8001104:	eeb6 0a08 	vmov.f32	s0, #104	; 0x3f400000  0.750
 8001108:	4610      	mov	r0, r2
 800110a:	f000 f8bd 	bl	8001288 <TukeyWin>
    break;
 800110e:	bf00      	nop
  }

  return 0;
 8001110:	2300      	movs	r3, #0
}
 8001112:	4618      	mov	r0, r3
 8001114:	3708      	adds	r7, #8
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop

0800111c <AUDIO_FFT_Data_Input>:
* @param  data: input data buffer
* @param  len: length of input data buffer
* @retval None
*/
int32_t AUDIO_FFT_Data_Input(int16_t * data, uint32_t len, AUDIO_FFT_instance_t* AUDIO_FFT_instance)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b08c      	sub	sp, #48	; 0x30
 8001120:	af00      	add	r7, sp, #0
 8001122:	60f8      	str	r0, [r7, #12]
 8001124:	60b9      	str	r1, [r7, #8]
 8001126:	607a      	str	r2, [r7, #4]
  int32_t ret = 0;
 8001128:	2300      	movs	r3, #0
 800112a:	62fb      	str	r3, [r7, #44]	; 0x2c
  int32_t index = 0;
 800112c:	2300      	movs	r3, #0
 800112e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t s_idx = AUDIO_FFT_instance->context.scratch_idx;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001134:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t new_data_len = AUDIO_FFT_instance->context.new_data_len;
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800113a:	61fb      	str	r3, [r7, #28]

  float * scratch_ptr = &AUDIO_FFT_instance->context.scratch[s_idx];
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001142:	009b      	lsls	r3, r3, #2
 8001144:	4413      	add	r3, r2
 8001146:	623b      	str	r3, [r7, #32]

  for (index = 0; index < len; index ++)
 8001148:	2300      	movs	r3, #0
 800114a:	62bb      	str	r3, [r7, #40]	; 0x28
 800114c:	e041      	b.n	80011d2 <AUDIO_FFT_Data_Input+0xb6>
  {
    *scratch_ptr++ = (float)data[index]/32768.0f;
 800114e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001150:	005b      	lsls	r3, r3, #1
 8001152:	68fa      	ldr	r2, [r7, #12]
 8001154:	4413      	add	r3, r2
 8001156:	f9b3 3000 	ldrsh.w	r3, [r3]
 800115a:	ee07 3a90 	vmov	s15, r3
 800115e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001162:	6a3b      	ldr	r3, [r7, #32]
 8001164:	1d1a      	adds	r2, r3, #4
 8001166:	623a      	str	r2, [r7, #32]
 8001168:	eddf 6a20 	vldr	s13, [pc, #128]	; 80011ec <AUDIO_FFT_Data_Input+0xd0>
 800116c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001170:	edc3 7a00 	vstr	s15, [r3]
    s_idx++;
 8001174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001176:	3301      	adds	r3, #1
 8001178:	627b      	str	r3, [r7, #36]	; 0x24
    if (s_idx == new_data_len)
 800117a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800117c:	69fb      	ldr	r3, [r7, #28]
 800117e:	429a      	cmp	r2, r3
 8001180:	d124      	bne.n	80011cc <AUDIO_FFT_Data_Input+0xb0>
    {
      float * data_in = AUDIO_FFT_instance->context.dataIn;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001186:	61bb      	str	r3, [r7, #24]
      uint32_t old_data_len = AUDIO_FFT_instance->context.old_data_len;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800118c:	617b      	str	r3, [r7, #20]

      memcpy(data_in, &data_in[AUDIO_FFT_instance->FFT_len - old_data_len], old_data_len * sizeof(float));
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	685a      	ldr	r2, [r3, #4]
 8001192:	697b      	ldr	r3, [r7, #20]
 8001194:	1ad3      	subs	r3, r2, r3
 8001196:	009b      	lsls	r3, r3, #2
 8001198:	69ba      	ldr	r2, [r7, #24]
 800119a:	18d1      	adds	r1, r2, r3
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	009b      	lsls	r3, r3, #2
 80011a0:	461a      	mov	r2, r3
 80011a2:	69b8      	ldr	r0, [r7, #24]
 80011a4:	f00b fb92 	bl	800c8cc <memcpy>
      memcpy(&data_in[old_data_len], AUDIO_FFT_instance->context.scratch, new_data_len * sizeof(float));
 80011a8:	697b      	ldr	r3, [r7, #20]
 80011aa:	009b      	lsls	r3, r3, #2
 80011ac:	69ba      	ldr	r2, [r7, #24]
 80011ae:	18d0      	adds	r0, r2, r3
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80011b4:	69fb      	ldr	r3, [r7, #28]
 80011b6:	009b      	lsls	r3, r3, #2
 80011b8:	461a      	mov	r2, r3
 80011ba:	f00b fb87 	bl	800c8cc <memcpy>

      ret = 1;
 80011be:	2301      	movs	r3, #1
 80011c0:	62fb      	str	r3, [r7, #44]	; 0x2c
      s_idx = 0;
 80011c2:	2300      	movs	r3, #0
 80011c4:	627b      	str	r3, [r7, #36]	; 0x24
      scratch_ptr = &AUDIO_FFT_instance->context.scratch[0];
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011ca:	623b      	str	r3, [r7, #32]
  for (index = 0; index < len; index ++)
 80011cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011ce:	3301      	adds	r3, #1
 80011d0:	62bb      	str	r3, [r7, #40]	; 0x28
 80011d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011d4:	68ba      	ldr	r2, [r7, #8]
 80011d6:	429a      	cmp	r2, r3
 80011d8:	d8b9      	bhi.n	800114e <AUDIO_FFT_Data_Input+0x32>
//      AUDIO_FFT_Process(AUDIO_FFT_instance, FFT_Out);
    }

  }

  AUDIO_FFT_instance->context.scratch_idx = s_idx;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80011de:	635a      	str	r2, [r3, #52]	; 0x34

  return ret;
 80011e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	3730      	adds	r7, #48	; 0x30
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	47000000 	.word	0x47000000

080011f0 <AUDIO_FFT_Process>:
* @param  AUDIO_FFT_instance_t* AUDIO_FFT_instance
* @param  output: FFT amplitude buffer
* @retval None
*/
int32_t AUDIO_FFT_Process(AUDIO_FFT_instance_t* AUDIO_FFT_instance, float * output)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b086      	sub	sp, #24
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
 80011f8:	6039      	str	r1, [r7, #0]

  float * win = AUDIO_FFT_instance->context.win;
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011fe:	617b      	str	r3, [r7, #20]
  float * dataIn = AUDIO_FFT_instance->context.dataIn;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001204:	613b      	str	r3, [r7, #16]
  float * fftIn = AUDIO_FFT_instance->context.fftIn;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800120a:	60fb      	str	r3, [r7, #12]

  if(AUDIO_FFT_instance->win_type != AUDIO_FTT_RECT_WIN)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	68db      	ldr	r3, [r3, #12]
 8001210:	2b00      	cmp	r3, #0
 8001212:	d007      	beq.n	8001224 <AUDIO_FFT_Process+0x34>
  {
  arm_mult_f32(dataIn, win, fftIn, AUDIO_FFT_instance->FFT_len);
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	68fa      	ldr	r2, [r7, #12]
 800121a:	6979      	ldr	r1, [r7, #20]
 800121c:	6938      	ldr	r0, [r7, #16]
 800121e:	f00a ffeb 	bl	800c1f8 <arm_mult_f32>
 8001222:	e007      	b.n	8001234 <AUDIO_FFT_Process+0x44>
  }
  else
  {
    memcpy(fftIn, dataIn, sizeof(float) * AUDIO_FFT_instance->FFT_len);
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	685b      	ldr	r3, [r3, #4]
 8001228:	009b      	lsls	r3, r3, #2
 800122a:	461a      	mov	r2, r3
 800122c:	6939      	ldr	r1, [r7, #16]
 800122e:	68f8      	ldr	r0, [r7, #12]
 8001230:	f00b fb4c 	bl	800c8cc <memcpy>
  }

  if(AUDIO_FFT_instance->output == COMPLEX)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	691b      	ldr	r3, [r3, #16]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d107      	bne.n	800124c <AUDIO_FFT_Process+0x5c>
  {
  arm_rfft_fast_f32(&AUDIO_FFT_instance->context.S, fftIn, output, 0);
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	f103 0014 	add.w	r0, r3, #20
 8001242:	2300      	movs	r3, #0
 8001244:	683a      	ldr	r2, [r7, #0]
 8001246:	68f9      	ldr	r1, [r7, #12]
 8001248:	f00a fa80 	bl	800b74c <arm_rfft_fast_f32>
  }

  if(AUDIO_FFT_instance->output == MAGNITUDE)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	691b      	ldr	r3, [r3, #16]
 8001250:	2b01      	cmp	r3, #1
 8001252:	d112      	bne.n	800127a <AUDIO_FFT_Process+0x8a>
  {
    float * fftOut = AUDIO_FFT_instance->context.fftOut;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001258:	60bb      	str	r3, [r7, #8]
    arm_rfft_fast_f32(&AUDIO_FFT_instance->context.S, fftIn, fftOut, 0);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	f103 0014 	add.w	r0, r3, #20
 8001260:	2300      	movs	r3, #0
 8001262:	68ba      	ldr	r2, [r7, #8]
 8001264:	68f9      	ldr	r1, [r7, #12]
 8001266:	f00a fa71 	bl	800b74c <arm_rfft_fast_f32>
    arm_cmplx_mag_f32(fftOut, output, AUDIO_FFT_instance->FFT_len/ 2);
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	085b      	lsrs	r3, r3, #1
 8001270:	461a      	mov	r2, r3
 8001272:	6839      	ldr	r1, [r7, #0]
 8001274:	68b8      	ldr	r0, [r7, #8]
 8001276:	f00a fed7 	bl	800c028 <arm_cmplx_mag_f32>
  if(AUDIO_FFT_instance->output == PHASE)
  {
    /*Not implemented in v1.0.0*/
  }

  return 0;
 800127a:	2300      	movs	r3, #0
}
 800127c:	4618      	mov	r0, r3
 800127e:	3718      	adds	r7, #24
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}
 8001284:	0000      	movs	r0, r0
	...

08001288 <TukeyWin>:


static void TukeyWin(uint16_t len, float ratio, float * dest)
{
 8001288:	b5b0      	push	{r4, r5, r7, lr}
 800128a:	b086      	sub	sp, #24
 800128c:	af00      	add	r7, sp, #0
 800128e:	4603      	mov	r3, r0
 8001290:	ed87 0a02 	vstr	s0, [r7, #8]
 8001294:	6079      	str	r1, [r7, #4]
 8001296:	81fb      	strh	r3, [r7, #14]
  uint16_t x = 0;
 8001298:	2300      	movs	r3, #0
 800129a:	82fb      	strh	r3, [r7, #22]
  for ( x = 0; x < len * (ratio / 2) ; x++)
 800129c:	2300      	movs	r3, #0
 800129e:	82fb      	strh	r3, [r7, #22]
 80012a0:	e04f      	b.n	8001342 <TukeyWin+0xba>
  {
    dest[x] = 0.5f * (1.0f + cosf(2.0f * M_PI / ratio * ( (float)x/(len - 1.0f) - (ratio / 2))));
 80012a2:	68b8      	ldr	r0, [r7, #8]
 80012a4:	f7ff f970 	bl	8000588 <__aeabi_f2d>
 80012a8:	4603      	mov	r3, r0
 80012aa:	460c      	mov	r4, r1
 80012ac:	461a      	mov	r2, r3
 80012ae:	4623      	mov	r3, r4
 80012b0:	a173      	add	r1, pc, #460	; (adr r1, 8001480 <TukeyWin+0x1f8>)
 80012b2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80012b6:	f7ff fae9 	bl	800088c <__aeabi_ddiv>
 80012ba:	4603      	mov	r3, r0
 80012bc:	460c      	mov	r4, r1
 80012be:	4625      	mov	r5, r4
 80012c0:	461c      	mov	r4, r3
 80012c2:	8afb      	ldrh	r3, [r7, #22]
 80012c4:	ee07 3a90 	vmov	s15, r3
 80012c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80012cc:	89fb      	ldrh	r3, [r7, #14]
 80012ce:	ee07 3a90 	vmov	s15, r3
 80012d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012d6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80012da:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80012de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80012e2:	edd7 6a02 	vldr	s13, [r7, #8]
 80012e6:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 80012ea:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80012ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012f2:	ee17 0a90 	vmov	r0, s15
 80012f6:	f7ff f947 	bl	8000588 <__aeabi_f2d>
 80012fa:	4602      	mov	r2, r0
 80012fc:	460b      	mov	r3, r1
 80012fe:	4620      	mov	r0, r4
 8001300:	4629      	mov	r1, r5
 8001302:	f7ff f999 	bl	8000638 <__aeabi_dmul>
 8001306:	4603      	mov	r3, r0
 8001308:	460c      	mov	r4, r1
 800130a:	4618      	mov	r0, r3
 800130c:	4621      	mov	r1, r4
 800130e:	f7ff fc6b 	bl	8000be8 <__aeabi_d2f>
 8001312:	4603      	mov	r3, r0
 8001314:	ee00 3a10 	vmov	s0, r3
 8001318:	f00b fbb4 	bl	800ca84 <cosf>
 800131c:	eeb0 7a40 	vmov.f32	s14, s0
 8001320:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8001324:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001328:	8afb      	ldrh	r3, [r7, #22]
 800132a:	009b      	lsls	r3, r3, #2
 800132c:	687a      	ldr	r2, [r7, #4]
 800132e:	4413      	add	r3, r2
 8001330:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001334:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001338:	edc3 7a00 	vstr	s15, [r3]
  for ( x = 0; x < len * (ratio / 2) ; x++)
 800133c:	8afb      	ldrh	r3, [r7, #22]
 800133e:	3301      	adds	r3, #1
 8001340:	82fb      	strh	r3, [r7, #22]
 8001342:	8afb      	ldrh	r3, [r7, #22]
 8001344:	ee07 3a90 	vmov	s15, r3
 8001348:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800134c:	89fb      	ldrh	r3, [r7, #14]
 800134e:	ee07 3a90 	vmov	s15, r3
 8001352:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001356:	ed97 6a02 	vldr	s12, [r7, #8]
 800135a:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 800135e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001362:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001366:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800136a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800136e:	d498      	bmi.n	80012a2 <TukeyWin+0x1a>
  }
  for( ; x <  len - len * (ratio / 2); x++)
 8001370:	e009      	b.n	8001386 <TukeyWin+0xfe>
  {
    dest[x] = 1.0f;
 8001372:	8afb      	ldrh	r3, [r7, #22]
 8001374:	009b      	lsls	r3, r3, #2
 8001376:	687a      	ldr	r2, [r7, #4]
 8001378:	4413      	add	r3, r2
 800137a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800137e:	601a      	str	r2, [r3, #0]
  for( ; x <  len - len * (ratio / 2); x++)
 8001380:	8afb      	ldrh	r3, [r7, #22]
 8001382:	3301      	adds	r3, #1
 8001384:	82fb      	strh	r3, [r7, #22]
 8001386:	8afb      	ldrh	r3, [r7, #22]
 8001388:	ee07 3a90 	vmov	s15, r3
 800138c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001390:	89fb      	ldrh	r3, [r7, #14]
 8001392:	ee07 3a90 	vmov	s15, r3
 8001396:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800139a:	89fb      	ldrh	r3, [r7, #14]
 800139c:	ee07 3a90 	vmov	s15, r3
 80013a0:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 80013a4:	edd7 5a02 	vldr	s11, [r7, #8]
 80013a8:	eeb0 5a00 	vmov.f32	s10, #0	; 0x40000000  2.0
 80013ac:	eec5 7a85 	vdiv.f32	s15, s11, s10
 80013b0:	ee66 7a27 	vmul.f32	s15, s12, s15
 80013b4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80013b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013c0:	d4d7      	bmi.n	8001372 <TukeyWin+0xea>
  }
  for( ; x <  len; x++)
 80013c2:	e053      	b.n	800146c <TukeyWin+0x1e4>
  {
    dest[x] = 0.5f * (1.0f + cosf(2.0f * M_PI / ratio * ( (float)x/(len - 1.0f) - 1 + (ratio / 2))));
 80013c4:	68b8      	ldr	r0, [r7, #8]
 80013c6:	f7ff f8df 	bl	8000588 <__aeabi_f2d>
 80013ca:	4603      	mov	r3, r0
 80013cc:	460c      	mov	r4, r1
 80013ce:	461a      	mov	r2, r3
 80013d0:	4623      	mov	r3, r4
 80013d2:	a12b      	add	r1, pc, #172	; (adr r1, 8001480 <TukeyWin+0x1f8>)
 80013d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80013d8:	f7ff fa58 	bl	800088c <__aeabi_ddiv>
 80013dc:	4603      	mov	r3, r0
 80013de:	460c      	mov	r4, r1
 80013e0:	4625      	mov	r5, r4
 80013e2:	461c      	mov	r4, r3
 80013e4:	8afb      	ldrh	r3, [r7, #22]
 80013e6:	ee07 3a90 	vmov	s15, r3
 80013ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80013ee:	89fb      	ldrh	r3, [r7, #14]
 80013f0:	ee07 3a90 	vmov	s15, r3
 80013f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013f8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80013fc:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001400:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001404:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001408:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800140c:	edd7 6a02 	vldr	s13, [r7, #8]
 8001410:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001414:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001418:	ee77 7a27 	vadd.f32	s15, s14, s15
 800141c:	ee17 0a90 	vmov	r0, s15
 8001420:	f7ff f8b2 	bl	8000588 <__aeabi_f2d>
 8001424:	4602      	mov	r2, r0
 8001426:	460b      	mov	r3, r1
 8001428:	4620      	mov	r0, r4
 800142a:	4629      	mov	r1, r5
 800142c:	f7ff f904 	bl	8000638 <__aeabi_dmul>
 8001430:	4603      	mov	r3, r0
 8001432:	460c      	mov	r4, r1
 8001434:	4618      	mov	r0, r3
 8001436:	4621      	mov	r1, r4
 8001438:	f7ff fbd6 	bl	8000be8 <__aeabi_d2f>
 800143c:	4603      	mov	r3, r0
 800143e:	ee00 3a10 	vmov	s0, r3
 8001442:	f00b fb1f 	bl	800ca84 <cosf>
 8001446:	eeb0 7a40 	vmov.f32	s14, s0
 800144a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800144e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001452:	8afb      	ldrh	r3, [r7, #22]
 8001454:	009b      	lsls	r3, r3, #2
 8001456:	687a      	ldr	r2, [r7, #4]
 8001458:	4413      	add	r3, r2
 800145a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800145e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001462:	edc3 7a00 	vstr	s15, [r3]
  for( ; x <  len; x++)
 8001466:	8afb      	ldrh	r3, [r7, #22]
 8001468:	3301      	adds	r3, #1
 800146a:	82fb      	strh	r3, [r7, #22]
 800146c:	8afa      	ldrh	r2, [r7, #22]
 800146e:	89fb      	ldrh	r3, [r7, #14]
 8001470:	429a      	cmp	r2, r3
 8001472:	d3a7      	bcc.n	80013c4 <TukeyWin+0x13c>
  }
}
 8001474:	bf00      	nop
 8001476:	3718      	adds	r7, #24
 8001478:	46bd      	mov	sp, r7
 800147a:	bdb0      	pop	{r4, r5, r7, pc}
 800147c:	f3af 8000 	nop.w
 8001480:	54442d18 	.word	0x54442d18
 8001484:	401921fb 	.word	0x401921fb

08001488 <HammingWin>:

static void HammingWin(uint16_t len, float * dest)
{
 8001488:	b5b0      	push	{r4, r5, r7, lr}
 800148a:	b086      	sub	sp, #24
 800148c:	af00      	add	r7, sp, #0
 800148e:	4603      	mov	r3, r0
 8001490:	6039      	str	r1, [r7, #0]
 8001492:	80fb      	strh	r3, [r7, #6]
  uint16_t x = 0;
 8001494:	2300      	movs	r3, #0
 8001496:	82fb      	strh	r3, [r7, #22]
  float alpha0 = 0.53836f;
 8001498:	4b2b      	ldr	r3, [pc, #172]	; (8001548 <HammingWin+0xc0>)
 800149a:	613b      	str	r3, [r7, #16]
  float alpha1 = 1.0f - alpha0;
 800149c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80014a0:	edd7 7a04 	vldr	s15, [r7, #16]
 80014a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014a8:	edc7 7a03 	vstr	s15, [r7, #12]

  for ( x = 0; x < len ; x++)
 80014ac:	2300      	movs	r3, #0
 80014ae:	82fb      	strh	r3, [r7, #22]
 80014b0:	e03e      	b.n	8001530 <HammingWin+0xa8>
  {
    dest[x] = alpha0 - alpha1 * cosf(2.0f * M_PI * (float)x / (float)len);
 80014b2:	8afb      	ldrh	r3, [r7, #22]
 80014b4:	ee07 3a90 	vmov	s15, r3
 80014b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014bc:	ee17 0a90 	vmov	r0, s15
 80014c0:	f7ff f862 	bl	8000588 <__aeabi_f2d>
 80014c4:	a31e      	add	r3, pc, #120	; (adr r3, 8001540 <HammingWin+0xb8>)
 80014c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ca:	f7ff f8b5 	bl	8000638 <__aeabi_dmul>
 80014ce:	4603      	mov	r3, r0
 80014d0:	460c      	mov	r4, r1
 80014d2:	4625      	mov	r5, r4
 80014d4:	461c      	mov	r4, r3
 80014d6:	88fb      	ldrh	r3, [r7, #6]
 80014d8:	ee07 3a90 	vmov	s15, r3
 80014dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014e0:	ee17 0a90 	vmov	r0, s15
 80014e4:	f7ff f850 	bl	8000588 <__aeabi_f2d>
 80014e8:	4602      	mov	r2, r0
 80014ea:	460b      	mov	r3, r1
 80014ec:	4620      	mov	r0, r4
 80014ee:	4629      	mov	r1, r5
 80014f0:	f7ff f9cc 	bl	800088c <__aeabi_ddiv>
 80014f4:	4603      	mov	r3, r0
 80014f6:	460c      	mov	r4, r1
 80014f8:	4618      	mov	r0, r3
 80014fa:	4621      	mov	r1, r4
 80014fc:	f7ff fb74 	bl	8000be8 <__aeabi_d2f>
 8001500:	4603      	mov	r3, r0
 8001502:	ee00 3a10 	vmov	s0, r3
 8001506:	f00b fabd 	bl	800ca84 <cosf>
 800150a:	eeb0 7a40 	vmov.f32	s14, s0
 800150e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001512:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001516:	8afb      	ldrh	r3, [r7, #22]
 8001518:	009b      	lsls	r3, r3, #2
 800151a:	683a      	ldr	r2, [r7, #0]
 800151c:	4413      	add	r3, r2
 800151e:	ed97 7a04 	vldr	s14, [r7, #16]
 8001522:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001526:	edc3 7a00 	vstr	s15, [r3]
  for ( x = 0; x < len ; x++)
 800152a:	8afb      	ldrh	r3, [r7, #22]
 800152c:	3301      	adds	r3, #1
 800152e:	82fb      	strh	r3, [r7, #22]
 8001530:	8afa      	ldrh	r2, [r7, #22]
 8001532:	88fb      	ldrh	r3, [r7, #6]
 8001534:	429a      	cmp	r2, r3
 8001536:	d3bc      	bcc.n	80014b2 <HammingWin+0x2a>
  }
}
 8001538:	bf00      	nop
 800153a:	3718      	adds	r7, #24
 800153c:	46bd      	mov	sp, r7
 800153e:	bdb0      	pop	{r4, r5, r7, pc}
 8001540:	54442d18 	.word	0x54442d18
 8001544:	401921fb 	.word	0x401921fb
 8001548:	3f09d1f6 	.word	0x3f09d1f6
 800154c:	00000000 	.word	0x00000000

08001550 <BlackmanHarrisWin>:

static void BlackmanHarrisWin(uint16_t len, float * dest)
{
 8001550:	b5b0      	push	{r4, r5, r7, lr}
 8001552:	ed2d 8b02 	vpush	{d8}
 8001556:	b086      	sub	sp, #24
 8001558:	af00      	add	r7, sp, #0
 800155a:	4603      	mov	r3, r0
 800155c:	6039      	str	r1, [r7, #0]
 800155e:	80fb      	strh	r3, [r7, #6]
  uint16_t x = 0;
 8001560:	2300      	movs	r3, #0
 8001562:	82fb      	strh	r3, [r7, #22]
  float alpha0 = 0.42f;
 8001564:	4b48      	ldr	r3, [pc, #288]	; (8001688 <BlackmanHarrisWin+0x138>)
 8001566:	613b      	str	r3, [r7, #16]
  float alpha1 = 0.5;
 8001568:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 800156c:	60fb      	str	r3, [r7, #12]
  float alpha2 = 0.08f;
 800156e:	4b47      	ldr	r3, [pc, #284]	; (800168c <BlackmanHarrisWin+0x13c>)
 8001570:	60bb      	str	r3, [r7, #8]

  for ( x = 0; x < len ; x++)
 8001572:	2300      	movs	r3, #0
 8001574:	82fb      	strh	r3, [r7, #22]
 8001576:	e074      	b.n	8001662 <BlackmanHarrisWin+0x112>
  {
    dest[x] = alpha0 - alpha1 * cosf(2.0f * M_PI * (float)x / (float)len) + - alpha2 * cosf(4.0f * M_PI * (float)x / (float)len);
 8001578:	8afb      	ldrh	r3, [r7, #22]
 800157a:	ee07 3a90 	vmov	s15, r3
 800157e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001582:	ee17 0a90 	vmov	r0, s15
 8001586:	f7fe ffff 	bl	8000588 <__aeabi_f2d>
 800158a:	a33b      	add	r3, pc, #236	; (adr r3, 8001678 <BlackmanHarrisWin+0x128>)
 800158c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001590:	f7ff f852 	bl	8000638 <__aeabi_dmul>
 8001594:	4603      	mov	r3, r0
 8001596:	460c      	mov	r4, r1
 8001598:	4625      	mov	r5, r4
 800159a:	461c      	mov	r4, r3
 800159c:	88fb      	ldrh	r3, [r7, #6]
 800159e:	ee07 3a90 	vmov	s15, r3
 80015a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015a6:	ee17 0a90 	vmov	r0, s15
 80015aa:	f7fe ffed 	bl	8000588 <__aeabi_f2d>
 80015ae:	4602      	mov	r2, r0
 80015b0:	460b      	mov	r3, r1
 80015b2:	4620      	mov	r0, r4
 80015b4:	4629      	mov	r1, r5
 80015b6:	f7ff f969 	bl	800088c <__aeabi_ddiv>
 80015ba:	4603      	mov	r3, r0
 80015bc:	460c      	mov	r4, r1
 80015be:	4618      	mov	r0, r3
 80015c0:	4621      	mov	r1, r4
 80015c2:	f7ff fb11 	bl	8000be8 <__aeabi_d2f>
 80015c6:	4603      	mov	r3, r0
 80015c8:	ee00 3a10 	vmov	s0, r3
 80015cc:	f00b fa5a 	bl	800ca84 <cosf>
 80015d0:	eeb0 7a40 	vmov.f32	s14, s0
 80015d4:	edd7 7a03 	vldr	s15, [r7, #12]
 80015d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015dc:	ed97 7a04 	vldr	s14, [r7, #16]
 80015e0:	ee37 8a67 	vsub.f32	s16, s14, s15
 80015e4:	edd7 7a02 	vldr	s15, [r7, #8]
 80015e8:	eef1 8a67 	vneg.f32	s17, s15
 80015ec:	8afb      	ldrh	r3, [r7, #22]
 80015ee:	ee07 3a90 	vmov	s15, r3
 80015f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015f6:	ee17 0a90 	vmov	r0, s15
 80015fa:	f7fe ffc5 	bl	8000588 <__aeabi_f2d>
 80015fe:	a320      	add	r3, pc, #128	; (adr r3, 8001680 <BlackmanHarrisWin+0x130>)
 8001600:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001604:	f7ff f818 	bl	8000638 <__aeabi_dmul>
 8001608:	4603      	mov	r3, r0
 800160a:	460c      	mov	r4, r1
 800160c:	4625      	mov	r5, r4
 800160e:	461c      	mov	r4, r3
 8001610:	88fb      	ldrh	r3, [r7, #6]
 8001612:	ee07 3a90 	vmov	s15, r3
 8001616:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800161a:	ee17 0a90 	vmov	r0, s15
 800161e:	f7fe ffb3 	bl	8000588 <__aeabi_f2d>
 8001622:	4602      	mov	r2, r0
 8001624:	460b      	mov	r3, r1
 8001626:	4620      	mov	r0, r4
 8001628:	4629      	mov	r1, r5
 800162a:	f7ff f92f 	bl	800088c <__aeabi_ddiv>
 800162e:	4603      	mov	r3, r0
 8001630:	460c      	mov	r4, r1
 8001632:	4618      	mov	r0, r3
 8001634:	4621      	mov	r1, r4
 8001636:	f7ff fad7 	bl	8000be8 <__aeabi_d2f>
 800163a:	4603      	mov	r3, r0
 800163c:	ee00 3a10 	vmov	s0, r3
 8001640:	f00b fa20 	bl	800ca84 <cosf>
 8001644:	eef0 7a40 	vmov.f32	s15, s0
 8001648:	ee68 7aa7 	vmul.f32	s15, s17, s15
 800164c:	8afb      	ldrh	r3, [r7, #22]
 800164e:	009b      	lsls	r3, r3, #2
 8001650:	683a      	ldr	r2, [r7, #0]
 8001652:	4413      	add	r3, r2
 8001654:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001658:	edc3 7a00 	vstr	s15, [r3]
  for ( x = 0; x < len ; x++)
 800165c:	8afb      	ldrh	r3, [r7, #22]
 800165e:	3301      	adds	r3, #1
 8001660:	82fb      	strh	r3, [r7, #22]
 8001662:	8afa      	ldrh	r2, [r7, #22]
 8001664:	88fb      	ldrh	r3, [r7, #6]
 8001666:	429a      	cmp	r2, r3
 8001668:	d386      	bcc.n	8001578 <BlackmanHarrisWin+0x28>
  }
}
 800166a:	bf00      	nop
 800166c:	3718      	adds	r7, #24
 800166e:	46bd      	mov	sp, r7
 8001670:	ecbd 8b02 	vpop	{d8}
 8001674:	bdb0      	pop	{r4, r5, r7, pc}
 8001676:	bf00      	nop
 8001678:	54442d18 	.word	0x54442d18
 800167c:	401921fb 	.word	0x401921fb
 8001680:	54442d18 	.word	0x54442d18
 8001684:	402921fb 	.word	0x402921fb
 8001688:	3ed70a3d 	.word	0x3ed70a3d
 800168c:	3da3d70a 	.word	0x3da3d70a

08001690 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001690:	b5b0      	push	{r4, r5, r7, lr}
 8001692:	f6ad 4d38 	subw	sp, sp, #3128	; 0xc38
 8001696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	estado = apagados;
 8001698:	4b84      	ldr	r3, [pc, #528]	; (80018ac <main+0x21c>)
 800169a:	2200      	movs	r2, #0
 800169c:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800169e:	f000 ff26 	bl	80024ee <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016a2:	f000 f91d 	bl	80018e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016a6:	f000 fa6d 	bl	8001b84 <MX_GPIO_Init>
  MX_DMA_Init();
 80016aa:	f000 fa39 	bl	8001b20 <MX_DMA_Init>
  MX_ADC1_Init();
 80016ae:	f000 f985 	bl	80019bc <MX_ADC1_Init>
  MX_USART2_UART_Init();
 80016b2:	f000 f9e9 	bl	8001a88 <MX_USART2_UART_Init>
  MX_USB_DEVICE_Init();
 80016b6:	f009 f9d7 	bl	800aa68 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
	//	HAL_DMA_RegisterCallback(&hdma_usart2_tx, HAL_DMA_XFER_CPLT_CB_ID, &DMATransferComplete);
	HAL_ADC_Start_DMA(&hadc1, (int32_t*)adc_buf, ADC_BUF_LEN);
 80016ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80016be:	497c      	ldr	r1, [pc, #496]	; (80018b0 <main+0x220>)
 80016c0:	487c      	ldr	r0, [pc, #496]	; (80018b4 <main+0x224>)
 80016c2:	f001 fb1d 	bl	8002d00 <HAL_ADC_Start_DMA>

	audio_fft_M1.sampling_frequency = 133333; 					//66667; //
 80016c6:	4b7c      	ldr	r3, [pc, #496]	; (80018b8 <main+0x228>)
 80016c8:	4a7c      	ldr	r2, [pc, #496]	; (80018bc <main+0x22c>)
 80016ca:	601a      	str	r2, [r3, #0]
	audio_fft_M1.FFT_len = 1024;
 80016cc:	4b7a      	ldr	r3, [pc, #488]	; (80018b8 <main+0x228>)
 80016ce:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80016d2:	605a      	str	r2, [r3, #4]
	audio_fft_M1.overlap = 0.5f;
 80016d4:	4b78      	ldr	r3, [pc, #480]	; (80018b8 <main+0x228>)
 80016d6:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 80016da:	609a      	str	r2, [r3, #8]
	audio_fft_M1.win_type = AUDIO_FTT_HANNING_WIN;
 80016dc:	4b76      	ldr	r3, [pc, #472]	; (80018b8 <main+0x228>)
 80016de:	2202      	movs	r2, #2
 80016e0:	60da      	str	r2, [r3, #12]
	audio_fft_M1.output = MAGNITUDE;
 80016e2:	4b75      	ldr	r3, [pc, #468]	; (80018b8 <main+0x228>)
 80016e4:	2201      	movs	r2, #1
 80016e6:	611a      	str	r2, [r3, #16]
	AUDIO_FFT_Init(&audio_fft_M1);
 80016e8:	4873      	ldr	r0, [pc, #460]	; (80018b8 <main+0x228>)
 80016ea:	f7ff fc4d 	bl	8000f88 <AUDIO_FFT_Init>

	/* Allocate output buffer */
	FFT_Out = calloc(audio_fft_M1.FFT_len / 2, sizeof(float));
 80016ee:	4b72      	ldr	r3, [pc, #456]	; (80018b8 <main+0x228>)
 80016f0:	685b      	ldr	r3, [r3, #4]
 80016f2:	085b      	lsrs	r3, r3, #1
 80016f4:	2104      	movs	r1, #4
 80016f6:	4618      	mov	r0, r3
 80016f8:	f00b f8a6 	bl	800c848 <calloc>
 80016fc:	4603      	mov	r3, r0
 80016fe:	461a      	mov	r2, r3
 8001700:	4b6f      	ldr	r3, [pc, #444]	; (80018c0 <main+0x230>)
 8001702:	601a      	str	r2, [r3, #0]
	FFT_Average = calloc(audio_fft_M1.FFT_len / 2, sizeof(float));
 8001704:	4b6c      	ldr	r3, [pc, #432]	; (80018b8 <main+0x228>)
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	085b      	lsrs	r3, r3, #1
 800170a:	2104      	movs	r1, #4
 800170c:	4618      	mov	r0, r3
 800170e:	f00b f89b 	bl	800c848 <calloc>
 8001712:	4603      	mov	r3, r0
 8001714:	461a      	mov	r2, r3
 8001716:	4b6b      	ldr	r3, [pc, #428]	; (80018c4 <main+0x234>)
 8001718:	601a      	str	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	int16_t FFT_filtrada[ADC_BUF_LEN];
	float alpha = 0.05;
 800171a:	4b6b      	ldr	r3, [pc, #428]	; (80018c8 <main+0x238>)
 800171c:	f607 4228 	addw	r2, r7, #3112	; 0xc28
 8001720:	6013      	str	r3, [r2, #0]
	while (1)
	{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		if (completo==1)
 8001722:	4b6a      	ldr	r3, [pc, #424]	; (80018cc <main+0x23c>)
 8001724:	781b      	ldrb	r3, [r3, #0]
 8001726:	2b01      	cmp	r3, #1
 8001728:	d1fb      	bne.n	8001722 <main+0x92>
		{

//			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);

			HAL_ADC_Stop_DMA(&hadc1);
 800172a:	4862      	ldr	r0, [pc, #392]	; (80018b4 <main+0x224>)
 800172c:	f001 fb6c 	bl	8002e08 <HAL_ADC_Stop_DMA>
			AUDIO_FFT_Data_Input(adc_buf, ADC_BUF_LEN, &audio_fft_M1);
 8001730:	4a61      	ldr	r2, [pc, #388]	; (80018b8 <main+0x228>)
 8001732:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001736:	485e      	ldr	r0, [pc, #376]	; (80018b0 <main+0x220>)
 8001738:	f7ff fcf0 	bl	800111c <AUDIO_FFT_Data_Input>
			AUDIO_FFT_Process(&audio_fft_M1, FFT_Out);
 800173c:	4b60      	ldr	r3, [pc, #384]	; (80018c0 <main+0x230>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4619      	mov	r1, r3
 8001742:	485d      	ldr	r0, [pc, #372]	; (80018b8 <main+0x228>)
 8001744:	f7ff fd54 	bl	80011f0 <AUDIO_FFT_Process>

//			float suma = 0.0;
			int j=0;
 8001748:	2300      	movs	r3, #0
 800174a:	f8c7 3c24 	str.w	r3, [r7, #3108]	; 0xc24
			for (int i = 0; i<(ADC_BUF_LEN); i++){
 800174e:	2300      	movs	r3, #0
 8001750:	f8c7 3c34 	str.w	r3, [r7, #3124]	; 0xc34
 8001754:	e05e      	b.n	8001814 <main+0x184>
//				FFT_now[i] = 20 * log(FFT_Out[i]/256);
				FFT_filtrada[i] = (alpha *(20 * log(FFT_Out[i]/256))) + ((1 - alpha) * FFT_filtrada[i]);
 8001756:	f607 4328 	addw	r3, r7, #3112	; 0xc28
 800175a:	6818      	ldr	r0, [r3, #0]
 800175c:	f7fe ff14 	bl	8000588 <__aeabi_f2d>
 8001760:	4604      	mov	r4, r0
 8001762:	460d      	mov	r5, r1
 8001764:	4b56      	ldr	r3, [pc, #344]	; (80018c0 <main+0x230>)
 8001766:	681a      	ldr	r2, [r3, #0]
 8001768:	f8d7 3c34 	ldr.w	r3, [r7, #3124]	; 0xc34
 800176c:	009b      	lsls	r3, r3, #2
 800176e:	4413      	add	r3, r2
 8001770:	edd3 7a00 	vldr	s15, [r3]
 8001774:	ed9f 7a56 	vldr	s14, [pc, #344]	; 80018d0 <main+0x240>
 8001778:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800177c:	ee16 0a90 	vmov	r0, s13
 8001780:	f7fe ff02 	bl	8000588 <__aeabi_f2d>
 8001784:	4602      	mov	r2, r0
 8001786:	460b      	mov	r3, r1
 8001788:	ec43 2b10 	vmov	d0, r2, r3
 800178c:	f00b f9ba 	bl	800cb04 <log>
 8001790:	ec51 0b10 	vmov	r0, r1, d0
 8001794:	f04f 0200 	mov.w	r2, #0
 8001798:	4b4e      	ldr	r3, [pc, #312]	; (80018d4 <main+0x244>)
 800179a:	f7fe ff4d 	bl	8000638 <__aeabi_dmul>
 800179e:	4602      	mov	r2, r0
 80017a0:	460b      	mov	r3, r1
 80017a2:	4620      	mov	r0, r4
 80017a4:	4629      	mov	r1, r5
 80017a6:	f7fe ff47 	bl	8000638 <__aeabi_dmul>
 80017aa:	4603      	mov	r3, r0
 80017ac:	460c      	mov	r4, r1
 80017ae:	4625      	mov	r5, r4
 80017b0:	461c      	mov	r4, r3
 80017b2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80017b6:	f607 4328 	addw	r3, r7, #3112	; 0xc28
 80017ba:	edd3 7a00 	vldr	s15, [r3]
 80017be:	ee37 7a67 	vsub.f32	s14, s14, s15
 80017c2:	f607 0324 	addw	r3, r7, #2084	; 0x824
 80017c6:	f8d7 2c34 	ldr.w	r2, [r7, #3124]	; 0xc34
 80017ca:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 80017ce:	ee07 3a90 	vmov	s15, r3
 80017d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017da:	ee17 0a90 	vmov	r0, s15
 80017de:	f7fe fed3 	bl	8000588 <__aeabi_f2d>
 80017e2:	4602      	mov	r2, r0
 80017e4:	460b      	mov	r3, r1
 80017e6:	4620      	mov	r0, r4
 80017e8:	4629      	mov	r1, r5
 80017ea:	f7fe fd6f 	bl	80002cc <__adddf3>
 80017ee:	4603      	mov	r3, r0
 80017f0:	460c      	mov	r4, r1
 80017f2:	4618      	mov	r0, r3
 80017f4:	4621      	mov	r1, r4
 80017f6:	f7ff f9cf 	bl	8000b98 <__aeabi_d2iz>
 80017fa:	4603      	mov	r3, r0
 80017fc:	b219      	sxth	r1, r3
 80017fe:	f607 0324 	addw	r3, r7, #2084	; 0x824
 8001802:	f8d7 2c34 	ldr.w	r2, [r7, #3124]	; 0xc34
 8001806:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			for (int i = 0; i<(ADC_BUF_LEN); i++){
 800180a:	f8d7 3c34 	ldr.w	r3, [r7, #3124]	; 0xc34
 800180e:	3301      	adds	r3, #1
 8001810:	f8c7 3c34 	str.w	r3, [r7, #3124]	; 0xc34
 8001814:	f8d7 3c34 	ldr.w	r3, [r7, #3124]	; 0xc34
 8001818:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800181c:	db9b      	blt.n	8001756 <main+0xc6>
//			}

			//HAL_UART_Transmit(&huart2, &msg, strlen(msg), 100000000);

			//Genera el mensaje a enviar
			toSend[0] = 0x3e3e;											//CABECERA
 800181e:	f107 0320 	add.w	r3, r7, #32
 8001822:	f643 623e 	movw	r2, #15934	; 0x3e3e
 8001826:	801a      	strh	r2, [r3, #0]
			memcpy(&toSend[1], &FFT_filtrada, sizeof(FFT_filtrada));	//PAYLOAD
 8001828:	f107 0320 	add.w	r3, r7, #32
 800182c:	f607 0224 	addw	r2, r7, #2084	; 0x824
 8001830:	3302      	adds	r3, #2
 8001832:	4611      	mov	r1, r2
 8001834:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001838:	4618      	mov	r0, r3
 800183a:	f00b f847 	bl	800c8cc <memcpy>
			int16_t BCC_CRC = 0;
 800183e:	2300      	movs	r3, #0
 8001840:	f8a7 3c32 	strh.w	r3, [r7, #3122]	; 0xc32
			for (int i = 1; i <= (ADC_BUF_LEN); i++)
 8001844:	2301      	movs	r3, #1
 8001846:	f8c7 3c2c 	str.w	r3, [r7, #3116]	; 0xc2c
 800184a:	e00f      	b.n	800186c <main+0x1dc>
				BCC_CRC ^= toSend[i];									//CRC
 800184c:	f107 0320 	add.w	r3, r7, #32
 8001850:	f8d7 2c2c 	ldr.w	r2, [r7, #3116]	; 0xc2c
 8001854:	f933 2012 	ldrsh.w	r2, [r3, r2, lsl #1]
 8001858:	f8b7 3c32 	ldrh.w	r3, [r7, #3122]	; 0xc32
 800185c:	4053      	eors	r3, r2
 800185e:	f8a7 3c32 	strh.w	r3, [r7, #3122]	; 0xc32
			for (int i = 1; i <= (ADC_BUF_LEN); i++)
 8001862:	f8d7 3c2c 	ldr.w	r3, [r7, #3116]	; 0xc2c
 8001866:	3301      	adds	r3, #1
 8001868:	f8c7 3c2c 	str.w	r3, [r7, #3116]	; 0xc2c
 800186c:	f8d7 3c2c 	ldr.w	r3, [r7, #3116]	; 0xc2c
 8001870:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001874:	ddea      	ble.n	800184c <main+0x1bc>
			toSend[ADC_BUF_LEN+1]=BCC_CRC;
 8001876:	f107 0320 	add.w	r3, r7, #32
 800187a:	f8b7 2c32 	ldrh.w	r2, [r7, #3122]	; 0xc32
 800187e:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
			HAL_UART_Transmit(&huart2, &toSend, sizeof(toSend), 100000000);
 8001882:	f107 0120 	add.w	r1, r7, #32
 8001886:	4b14      	ldr	r3, [pc, #80]	; (80018d8 <main+0x248>)
 8001888:	f240 4204 	movw	r2, #1028	; 0x404
 800188c:	4813      	ldr	r0, [pc, #76]	; (80018dc <main+0x24c>)
 800188e:	f005 fcb3 	bl	80071f8 <HAL_UART_Transmit>
			HAL_Delay(1);
 8001892:	2001      	movs	r0, #1
 8001894:	f000 fea0 	bl	80025d8 <HAL_Delay>
//			HAL_Delay(1);

			//MX_USB_DEVICE_Init();
			//CDC_Transmit_FS(&toSend, sizeof(toSend));

			HAL_ADC_Start_DMA(&hadc1, (int32_t*)adc_buf, ADC_BUF_LEN);
 8001898:	f44f 7200 	mov.w	r2, #512	; 0x200
 800189c:	4904      	ldr	r1, [pc, #16]	; (80018b0 <main+0x220>)
 800189e:	4805      	ldr	r0, [pc, #20]	; (80018b4 <main+0x224>)
 80018a0:	f001 fa2e 	bl	8002d00 <HAL_ADC_Start_DMA>
//			HAL_Delay(10);
			completo = 0;
 80018a4:	4b09      	ldr	r3, [pc, #36]	; (80018cc <main+0x23c>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	701a      	strb	r2, [r3, #0]
		if (completo==1)
 80018aa:	e73a      	b.n	8001722 <main+0x92>
 80018ac:	20000228 	.word	0x20000228
 80018b0:	200003a8 	.word	0x200003a8
 80018b4:	2000022c 	.word	0x2000022c
 80018b8:	20000358 	.word	0x20000358
 80018bc:	000208d5 	.word	0x000208d5
 80018c0:	200003a4 	.word	0x200003a4
 80018c4:	200002f4 	.word	0x200002f4
 80018c8:	3d4ccccd 	.word	0x3d4ccccd
 80018cc:	20000214 	.word	0x20000214
 80018d0:	43800000 	.word	0x43800000
 80018d4:	40340000 	.word	0x40340000
 80018d8:	05f5e100 	.word	0x05f5e100
 80018dc:	200007a8 	.word	0x200007a8

080018e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b0be      	sub	sp, #248	; 0xf8
 80018e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018e6:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80018ea:	2244      	movs	r2, #68	; 0x44
 80018ec:	2100      	movs	r1, #0
 80018ee:	4618      	mov	r0, r3
 80018f0:	f00a fff7 	bl	800c8e2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018f4:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80018f8:	2200      	movs	r2, #0
 80018fa:	601a      	str	r2, [r3, #0]
 80018fc:	605a      	str	r2, [r3, #4]
 80018fe:	609a      	str	r2, [r3, #8]
 8001900:	60da      	str	r2, [r3, #12]
 8001902:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001904:	1d3b      	adds	r3, r7, #4
 8001906:	229c      	movs	r2, #156	; 0x9c
 8001908:	2100      	movs	r1, #0
 800190a:	4618      	mov	r0, r3
 800190c:	f00a ffe9 	bl	800c8e2 <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001910:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001914:	f003 ff22 	bl	800575c <HAL_PWREx_ControlVoltageScaling>
 8001918:	4603      	mov	r3, r0
 800191a:	2b00      	cmp	r3, #0
 800191c:	d001      	beq.n	8001922 <SystemClock_Config+0x42>
  {
    Error_Handler();
 800191e:	f000 fc03 	bl	8002128 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 8001922:	2322      	movs	r3, #34	; 0x22
 8001924:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001928:	f44f 7380 	mov.w	r3, #256	; 0x100
 800192c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001930:	2301      	movs	r3, #1
 8001932:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001936:	2340      	movs	r3, #64	; 0x40
 8001938:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800193c:	2300      	movs	r3, #0
 800193e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001942:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001946:	4618      	mov	r0, r3
 8001948:	f003 ffcc 	bl	80058e4 <HAL_RCC_OscConfig>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d001      	beq.n	8001956 <SystemClock_Config+0x76>
  {
    Error_Handler();
 8001952:	f000 fbe9 	bl	8002128 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001956:	230f      	movs	r3, #15
 8001958:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800195c:	2301      	movs	r3, #1
 800195e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001962:	2300      	movs	r3, #0
 8001964:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001968:	2300      	movs	r3, #0
 800196a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800196e:	2300      	movs	r3, #0
 8001970:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001974:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001978:	2100      	movs	r1, #0
 800197a:	4618      	mov	r0, r3
 800197c:	f004 fbd8 	bl	8006130 <HAL_RCC_ClockConfig>
 8001980:	4603      	mov	r3, r0
 8001982:	2b00      	cmp	r3, #0
 8001984:	d001      	beq.n	800198a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001986:	f000 fbcf 	bl	8002128 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USB
 800198a:	f246 0302 	movw	r3, #24578	; 0x6002
 800198e:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001990:	2300      	movs	r3, #0
 8001992:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8001994:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8001998:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800199c:	2300      	movs	r3, #0
 800199e:	67bb      	str	r3, [r7, #120]	; 0x78
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019a0:	1d3b      	adds	r3, r7, #4
 80019a2:	4618      	mov	r0, r3
 80019a4:	f004 fe70 	bl	8006688 <HAL_RCCEx_PeriphCLKConfig>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d001      	beq.n	80019b2 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80019ae:	f000 fbbb 	bl	8002128 <Error_Handler>
  }
}
 80019b2:	bf00      	nop
 80019b4:	37f8      	adds	r7, #248	; 0xf8
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
	...

080019bc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b086      	sub	sp, #24
 80019c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80019c2:	463b      	mov	r3, r7
 80019c4:	2200      	movs	r2, #0
 80019c6:	601a      	str	r2, [r3, #0]
 80019c8:	605a      	str	r2, [r3, #4]
 80019ca:	609a      	str	r2, [r3, #8]
 80019cc:	60da      	str	r2, [r3, #12]
 80019ce:	611a      	str	r2, [r3, #16]
 80019d0:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80019d2:	4b29      	ldr	r3, [pc, #164]	; (8001a78 <MX_ADC1_Init+0xbc>)
 80019d4:	4a29      	ldr	r2, [pc, #164]	; (8001a7c <MX_ADC1_Init+0xc0>)
 80019d6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV8;
 80019d8:	4b27      	ldr	r3, [pc, #156]	; (8001a78 <MX_ADC1_Init+0xbc>)
 80019da:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80019de:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80019e0:	4b25      	ldr	r3, [pc, #148]	; (8001a78 <MX_ADC1_Init+0xbc>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80019e6:	4b24      	ldr	r3, [pc, #144]	; (8001a78 <MX_ADC1_Init+0xbc>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80019ec:	4b22      	ldr	r3, [pc, #136]	; (8001a78 <MX_ADC1_Init+0xbc>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80019f2:	4b21      	ldr	r3, [pc, #132]	; (8001a78 <MX_ADC1_Init+0xbc>)
 80019f4:	2204      	movs	r2, #4
 80019f6:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80019f8:	4b1f      	ldr	r3, [pc, #124]	; (8001a78 <MX_ADC1_Init+0xbc>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80019fe:	4b1e      	ldr	r3, [pc, #120]	; (8001a78 <MX_ADC1_Init+0xbc>)
 8001a00:	2201      	movs	r2, #1
 8001a02:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001a04:	4b1c      	ldr	r3, [pc, #112]	; (8001a78 <MX_ADC1_Init+0xbc>)
 8001a06:	2201      	movs	r2, #1
 8001a08:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001a0a:	4b1b      	ldr	r3, [pc, #108]	; (8001a78 <MX_ADC1_Init+0xbc>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001a12:	4b19      	ldr	r3, [pc, #100]	; (8001a78 <MX_ADC1_Init+0xbc>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001a18:	4b17      	ldr	r3, [pc, #92]	; (8001a78 <MX_ADC1_Init+0xbc>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001a1e:	4b16      	ldr	r3, [pc, #88]	; (8001a78 <MX_ADC1_Init+0xbc>)
 8001a20:	2201      	movs	r2, #1
 8001a22:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001a26:	4b14      	ldr	r3, [pc, #80]	; (8001a78 <MX_ADC1_Init+0xbc>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001a2c:	4b12      	ldr	r3, [pc, #72]	; (8001a78 <MX_ADC1_Init+0xbc>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001a34:	4810      	ldr	r0, [pc, #64]	; (8001a78 <MX_ADC1_Init+0xbc>)
 8001a36:	f001 f819 	bl	8002a6c <HAL_ADC_Init>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d001      	beq.n	8001a44 <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 8001a40:	f000 fb72 	bl	8002128 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001a44:	4b0e      	ldr	r3, [pc, #56]	; (8001a80 <MX_ADC1_Init+0xc4>)
 8001a46:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001a48:	2306      	movs	r3, #6
 8001a4a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8001a50:	4b0c      	ldr	r3, [pc, #48]	; (8001a84 <MX_ADC1_Init+0xc8>)
 8001a52:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001a54:	2304      	movs	r3, #4
 8001a56:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a5c:	463b      	mov	r3, r7
 8001a5e:	4619      	mov	r1, r3
 8001a60:	4805      	ldr	r0, [pc, #20]	; (8001a78 <MX_ADC1_Init+0xbc>)
 8001a62:	f001 fa3d 	bl	8002ee0 <HAL_ADC_ConfigChannel>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d001      	beq.n	8001a70 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 8001a6c:	f000 fb5c 	bl	8002128 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001a70:	bf00      	nop
 8001a72:	3718      	adds	r7, #24
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd80      	pop	{r7, pc}
 8001a78:	2000022c 	.word	0x2000022c
 8001a7c:	50040000 	.word	0x50040000
 8001a80:	04300002 	.word	0x04300002
 8001a84:	407f0000 	.word	0x407f0000

08001a88 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001a8c:	4b22      	ldr	r3, [pc, #136]	; (8001b18 <MX_USART2_UART_Init+0x90>)
 8001a8e:	4a23      	ldr	r2, [pc, #140]	; (8001b1c <MX_USART2_UART_Init+0x94>)
 8001a90:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001a92:	4b21      	ldr	r3, [pc, #132]	; (8001b18 <MX_USART2_UART_Init+0x90>)
 8001a94:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a98:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a9a:	4b1f      	ldr	r3, [pc, #124]	; (8001b18 <MX_USART2_UART_Init+0x90>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001aa0:	4b1d      	ldr	r3, [pc, #116]	; (8001b18 <MX_USART2_UART_Init+0x90>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001aa6:	4b1c      	ldr	r3, [pc, #112]	; (8001b18 <MX_USART2_UART_Init+0x90>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001aac:	4b1a      	ldr	r3, [pc, #104]	; (8001b18 <MX_USART2_UART_Init+0x90>)
 8001aae:	220c      	movs	r2, #12
 8001ab0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ab2:	4b19      	ldr	r3, [pc, #100]	; (8001b18 <MX_USART2_UART_Init+0x90>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ab8:	4b17      	ldr	r3, [pc, #92]	; (8001b18 <MX_USART2_UART_Init+0x90>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001abe:	4b16      	ldr	r3, [pc, #88]	; (8001b18 <MX_USART2_UART_Init+0x90>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001ac4:	4b14      	ldr	r3, [pc, #80]	; (8001b18 <MX_USART2_UART_Init+0x90>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001aca:	4b13      	ldr	r3, [pc, #76]	; (8001b18 <MX_USART2_UART_Init+0x90>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ad0:	4811      	ldr	r0, [pc, #68]	; (8001b18 <MX_USART2_UART_Init+0x90>)
 8001ad2:	f005 fb41 	bl	8007158 <HAL_UART_Init>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001adc:	f000 fb24 	bl	8002128 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001ae0:	2100      	movs	r1, #0
 8001ae2:	480d      	ldr	r0, [pc, #52]	; (8001b18 <MX_USART2_UART_Init+0x90>)
 8001ae4:	f006 f895 	bl	8007c12 <HAL_UARTEx_SetTxFifoThreshold>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d001      	beq.n	8001af2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001aee:	f000 fb1b 	bl	8002128 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001af2:	2100      	movs	r1, #0
 8001af4:	4808      	ldr	r0, [pc, #32]	; (8001b18 <MX_USART2_UART_Init+0x90>)
 8001af6:	f006 f8ca 	bl	8007c8e <HAL_UARTEx_SetRxFifoThreshold>
 8001afa:	4603      	mov	r3, r0
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d001      	beq.n	8001b04 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001b00:	f000 fb12 	bl	8002128 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001b04:	4804      	ldr	r0, [pc, #16]	; (8001b18 <MX_USART2_UART_Init+0x90>)
 8001b06:	f006 f84b 	bl	8007ba0 <HAL_UARTEx_DisableFifoMode>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d001      	beq.n	8001b14 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001b10:	f000 fb0a 	bl	8002128 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b14:	bf00      	nop
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	200007a8 	.word	0x200007a8
 8001b1c:	40004400 	.word	0x40004400

08001b20 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b082      	sub	sp, #8
 8001b24:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001b26:	4b16      	ldr	r3, [pc, #88]	; (8001b80 <MX_DMA_Init+0x60>)
 8001b28:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b2a:	4a15      	ldr	r2, [pc, #84]	; (8001b80 <MX_DMA_Init+0x60>)
 8001b2c:	f043 0304 	orr.w	r3, r3, #4
 8001b30:	6493      	str	r3, [r2, #72]	; 0x48
 8001b32:	4b13      	ldr	r3, [pc, #76]	; (8001b80 <MX_DMA_Init+0x60>)
 8001b34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b36:	f003 0304 	and.w	r3, r3, #4
 8001b3a:	607b      	str	r3, [r7, #4]
 8001b3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001b3e:	4b10      	ldr	r3, [pc, #64]	; (8001b80 <MX_DMA_Init+0x60>)
 8001b40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b42:	4a0f      	ldr	r2, [pc, #60]	; (8001b80 <MX_DMA_Init+0x60>)
 8001b44:	f043 0301 	orr.w	r3, r3, #1
 8001b48:	6493      	str	r3, [r2, #72]	; 0x48
 8001b4a:	4b0d      	ldr	r3, [pc, #52]	; (8001b80 <MX_DMA_Init+0x60>)
 8001b4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b4e:	f003 0301 	and.w	r3, r3, #1
 8001b52:	603b      	str	r3, [r7, #0]
 8001b54:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001b56:	2200      	movs	r2, #0
 8001b58:	2100      	movs	r1, #0
 8001b5a:	200b      	movs	r0, #11
 8001b5c:	f002 f88f 	bl	8003c7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001b60:	200b      	movs	r0, #11
 8001b62:	f002 f8a8 	bl	8003cb6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001b66:	2200      	movs	r2, #0
 8001b68:	2100      	movs	r1, #0
 8001b6a:	200c      	movs	r0, #12
 8001b6c:	f002 f887 	bl	8003c7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001b70:	200c      	movs	r0, #12
 8001b72:	f002 f8a0 	bl	8003cb6 <HAL_NVIC_EnableIRQ>

}
 8001b76:	bf00      	nop
 8001b78:	3708      	adds	r7, #8
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	40021000 	.word	0x40021000

08001b84 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b08e      	sub	sp, #56	; 0x38
 8001b88:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b8e:	2200      	movs	r2, #0
 8001b90:	601a      	str	r2, [r3, #0]
 8001b92:	605a      	str	r2, [r3, #4]
 8001b94:	609a      	str	r2, [r3, #8]
 8001b96:	60da      	str	r2, [r3, #12]
 8001b98:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b9a:	4bb5      	ldr	r3, [pc, #724]	; (8001e70 <MX_GPIO_Init+0x2ec>)
 8001b9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b9e:	4ab4      	ldr	r2, [pc, #720]	; (8001e70 <MX_GPIO_Init+0x2ec>)
 8001ba0:	f043 0310 	orr.w	r3, r3, #16
 8001ba4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ba6:	4bb2      	ldr	r3, [pc, #712]	; (8001e70 <MX_GPIO_Init+0x2ec>)
 8001ba8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001baa:	f003 0310 	and.w	r3, r3, #16
 8001bae:	623b      	str	r3, [r7, #32]
 8001bb0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bb2:	4baf      	ldr	r3, [pc, #700]	; (8001e70 <MX_GPIO_Init+0x2ec>)
 8001bb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bb6:	4aae      	ldr	r2, [pc, #696]	; (8001e70 <MX_GPIO_Init+0x2ec>)
 8001bb8:	f043 0302 	orr.w	r3, r3, #2
 8001bbc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bbe:	4bac      	ldr	r3, [pc, #688]	; (8001e70 <MX_GPIO_Init+0x2ec>)
 8001bc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bc2:	f003 0302 	and.w	r3, r3, #2
 8001bc6:	61fb      	str	r3, [r7, #28]
 8001bc8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001bca:	4ba9      	ldr	r3, [pc, #676]	; (8001e70 <MX_GPIO_Init+0x2ec>)
 8001bcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bce:	4aa8      	ldr	r2, [pc, #672]	; (8001e70 <MX_GPIO_Init+0x2ec>)
 8001bd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001bd4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bd6:	4ba6      	ldr	r3, [pc, #664]	; (8001e70 <MX_GPIO_Init+0x2ec>)
 8001bd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001bde:	61bb      	str	r3, [r7, #24]
 8001be0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001be2:	4ba3      	ldr	r3, [pc, #652]	; (8001e70 <MX_GPIO_Init+0x2ec>)
 8001be4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001be6:	4aa2      	ldr	r2, [pc, #648]	; (8001e70 <MX_GPIO_Init+0x2ec>)
 8001be8:	f043 0304 	orr.w	r3, r3, #4
 8001bec:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bee:	4ba0      	ldr	r3, [pc, #640]	; (8001e70 <MX_GPIO_Init+0x2ec>)
 8001bf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bf2:	f003 0304 	and.w	r3, r3, #4
 8001bf6:	617b      	str	r3, [r7, #20]
 8001bf8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bfa:	4b9d      	ldr	r3, [pc, #628]	; (8001e70 <MX_GPIO_Init+0x2ec>)
 8001bfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bfe:	4a9c      	ldr	r2, [pc, #624]	; (8001e70 <MX_GPIO_Init+0x2ec>)
 8001c00:	f043 0301 	orr.w	r3, r3, #1
 8001c04:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c06:	4b9a      	ldr	r3, [pc, #616]	; (8001e70 <MX_GPIO_Init+0x2ec>)
 8001c08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c0a:	f003 0301 	and.w	r3, r3, #1
 8001c0e:	613b      	str	r3, [r7, #16]
 8001c10:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c12:	4b97      	ldr	r3, [pc, #604]	; (8001e70 <MX_GPIO_Init+0x2ec>)
 8001c14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c16:	4a96      	ldr	r2, [pc, #600]	; (8001e70 <MX_GPIO_Init+0x2ec>)
 8001c18:	f043 0308 	orr.w	r3, r3, #8
 8001c1c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c1e:	4b94      	ldr	r3, [pc, #592]	; (8001e70 <MX_GPIO_Init+0x2ec>)
 8001c20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c22:	f003 0308 	and.w	r3, r3, #8
 8001c26:	60fb      	str	r3, [r7, #12]
 8001c28:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001c2a:	4b91      	ldr	r3, [pc, #580]	; (8001e70 <MX_GPIO_Init+0x2ec>)
 8001c2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c2e:	4a90      	ldr	r2, [pc, #576]	; (8001e70 <MX_GPIO_Init+0x2ec>)
 8001c30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001c34:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c36:	4b8e      	ldr	r3, [pc, #568]	; (8001e70 <MX_GPIO_Init+0x2ec>)
 8001c38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c3e:	60bb      	str	r3, [r7, #8]
 8001c40:	68bb      	ldr	r3, [r7, #8]
  HAL_PWREx_EnableVddIO2();
 8001c42:	f003 fe3f 	bl	80058c4 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001c46:	4b8a      	ldr	r3, [pc, #552]	; (8001e70 <MX_GPIO_Init+0x2ec>)
 8001c48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c4a:	4a89      	ldr	r2, [pc, #548]	; (8001e70 <MX_GPIO_Init+0x2ec>)
 8001c4c:	f043 0320 	orr.w	r3, r3, #32
 8001c50:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c52:	4b87      	ldr	r3, [pc, #540]	; (8001e70 <MX_GPIO_Init+0x2ec>)
 8001c54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c56:	f003 0320 	and.w	r3, r3, #32
 8001c5a:	607b      	str	r3, [r7, #4]
 8001c5c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15|BLE_RST_Pin, GPIO_PIN_RESET);
 8001c5e:	2200      	movs	r2, #0
 8001c60:	f44f 4101 	mov.w	r1, #33024	; 0x8100
 8001c64:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c68:	f002 fca0 	bl	80045ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED1_Pin|DCDC_2_EN_Pin, GPIO_PIN_RESET);
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	f242 0102 	movw	r1, #8194	; 0x2002
 8001c72:	4880      	ldr	r0, [pc, #512]	; (8001e74 <MX_GPIO_Init+0x2f0>)
 8001c74:	f002 fc9a 	bl	80045ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED2_Pin|WIFI_WAKEUP_Pin|CS_DH_Pin|EX_RESET_Pin, GPIO_PIN_RESET);
 8001c78:	2200      	movs	r2, #0
 8001c7a:	f648 0181 	movw	r1, #34945	; 0x8881
 8001c7e:	487e      	ldr	r0, [pc, #504]	; (8001e78 <MX_GPIO_Init+0x2f4>)
 8001c80:	f002 fc94 	bl	80045ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_12|GPIO_PIN_10|GPIO_PIN_9|BLE_SPI_CS_Pin
 8001c84:	2200      	movs	r2, #0
 8001c86:	f241 6121 	movw	r1, #5665	; 0x1621
 8001c8a:	487c      	ldr	r0, [pc, #496]	; (8001e7c <MX_GPIO_Init+0x2f8>)
 8001c8c:	f002 fc8e 	bl	80045ac <HAL_GPIO_WritePin>
                          |SEL1_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WIFI_RST_GPIO_Port, WIFI_RST_Pin, GPIO_PIN_RESET);
 8001c90:	2200      	movs	r2, #0
 8001c92:	2140      	movs	r1, #64	; 0x40
 8001c94:	487a      	ldr	r0, [pc, #488]	; (8001e80 <MX_GPIO_Init+0x2fc>)
 8001c96:	f002 fc89 	bl	80045ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, CS_WIFI_Pin|C_EN_Pin|CS_ADWB_Pin|STSAFE_RESET_Pin
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	f247 5128 	movw	r1, #29992	; 0x7528
 8001ca0:	4878      	ldr	r0, [pc, #480]	; (8001e84 <MX_GPIO_Init+0x300>)
 8001ca2:	f002 fc83 	bl	80045ac <HAL_GPIO_WritePin>
                          |WIFI_BOOT0_Pin|CS_DHC_Pin|SEL3_4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_MOSI_p2_Pin|PB11_Pin, GPIO_PIN_RESET);
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	f44f 4108 	mov.w	r1, #34816	; 0x8800
 8001cac:	4876      	ldr	r0, [pc, #472]	; (8001e88 <MX_GPIO_Init+0x304>)
 8001cae:	f002 fc7d 	bl	80045ac <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BOOT0_PE0_Pin BLE_TEST8_Pin */
  GPIO_InitStruct.Pin = BOOT0_PE0_Pin|BLE_TEST8_Pin;
 8001cb2:	f240 4301 	movw	r3, #1025	; 0x401
 8001cb6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001cc0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	486b      	ldr	r0, [pc, #428]	; (8001e74 <MX_GPIO_Init+0x2f0>)
 8001cc8:	f002 fade 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB9_Pin PB8_Pin PB14_Pin CHRGB0_Pin */
  GPIO_InitStruct.Pin = PB9_Pin|PB8_Pin|PB14_Pin|CHRGB0_Pin;
 8001ccc:	f244 3301 	movw	r3, #17153	; 0x4301
 8001cd0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cd2:	2303      	movs	r3, #3
 8001cd4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cda:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cde:	4619      	mov	r1, r3
 8001ce0:	4869      	ldr	r0, [pc, #420]	; (8001e88 <MX_GPIO_Init+0x304>)
 8001ce2:	f002 fad1 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT0_PE0H3_Pin */
  GPIO_InitStruct.Pin = BOOT0_PE0H3_Pin;
 8001ce6:	2308      	movs	r3, #8
 8001ce8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cea:	2300      	movs	r3, #0
 8001cec:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BOOT0_PE0H3_GPIO_Port, &GPIO_InitStruct);
 8001cf2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	4864      	ldr	r0, [pc, #400]	; (8001e8c <MX_GPIO_Init+0x308>)
 8001cfa:	f002 fac5 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI3_MISO_Pin SPI3_MOSI_Pin SPI3_CLK_Pin */
  GPIO_InitStruct.Pin = SPI3_MISO_Pin|SPI3_MOSI_Pin|SPI3_CLK_Pin;
 8001cfe:	2338      	movs	r3, #56	; 0x38
 8001d00:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d02:	2302      	movs	r3, #2
 8001d04:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d06:	2300      	movs	r3, #0
 8001d08:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d0a:	2303      	movs	r3, #3
 8001d0c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001d0e:	2306      	movs	r3, #6
 8001d10:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d16:	4619      	mov	r1, r3
 8001d18:	485b      	ldr	r0, [pc, #364]	; (8001e88 <MX_GPIO_Init+0x304>)
 8001d1a:	f002 fab5 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pins : SDMMC_D3_Pin SDMMC_D2_Pin SDMMC_D1_Pin SDMMC_CK_Pin
                           SDMMC_D0_Pin */
  GPIO_InitStruct.Pin = SDMMC_D3_Pin|SDMMC_D2_Pin|SDMMC_D1_Pin|SDMMC_CK_Pin
 8001d1e:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8001d22:	627b      	str	r3, [r7, #36]	; 0x24
                          |SDMMC_D0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d24:	2302      	movs	r3, #2
 8001d26:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d2c:	2303      	movs	r3, #3
 8001d2e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001d30:	230c      	movs	r3, #12
 8001d32:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d34:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d38:	4619      	mov	r1, r3
 8001d3a:	4851      	ldr	r0, [pc, #324]	; (8001e80 <MX_GPIO_Init+0x2fc>)
 8001d3c:	f002 faa4 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pins : BLE_TEST9_Pin WIFI_DRDY_Pin INT1_DHC_Pin INT_STT_Pin
                           INT1_ADWB_Pin */
  GPIO_InitStruct.Pin = BLE_TEST9_Pin|WIFI_DRDY_Pin|INT1_DHC_Pin|INT_STT_Pin
 8001d40:	f64c 1308 	movw	r3, #51464	; 0xc908
 8001d44:	627b      	str	r3, [r7, #36]	; 0x24
                          |INT1_ADWB_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d46:	4b52      	ldr	r3, [pc, #328]	; (8001e90 <MX_GPIO_Init+0x30c>)
 8001d48:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d52:	4619      	mov	r1, r3
 8001d54:	4847      	ldr	r0, [pc, #284]	; (8001e74 <MX_GPIO_Init+0x2f0>)
 8001d56:	f002 fa97 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CLK_Pin */
  GPIO_InitStruct.Pin = SPI2_CLK_Pin;
 8001d5a:	2302      	movs	r3, #2
 8001d5c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d5e:	2302      	movs	r3, #2
 8001d60:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d62:	2300      	movs	r3, #0
 8001d64:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d66:	2303      	movs	r3, #3
 8001d68:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001d6a:	2305      	movs	r3, #5
 8001d6c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(SPI2_CLK_GPIO_Port, &GPIO_InitStruct);
 8001d6e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d72:	4619      	mov	r1, r3
 8001d74:	4840      	ldr	r0, [pc, #256]	; (8001e78 <MX_GPIO_Init+0x2f4>)
 8001d76:	f002 fa87 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA15 BLE_RST_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_15|BLE_RST_Pin;
 8001d7a:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8001d7e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d80:	2301      	movs	r3, #1
 8001d82:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d84:	2300      	movs	r3, #0
 8001d86:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d8c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d90:	4619      	mov	r1, r3
 8001d92:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d96:	f002 fa77 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pins : SAI1_SCK_A_Pin SAI1_MCLK_A_Pin SAI1_FS_A_DFSDM_D3_Pin SAI1_SD_A_Pin
                           SAI1_SD_B_Pin */
  GPIO_InitStruct.Pin = SAI1_SCK_A_Pin|SAI1_MCLK_A_Pin|SAI1_FS_A_DFSDM_D3_Pin|SAI1_SD_A_Pin
 8001d9a:	23f4      	movs	r3, #244	; 0xf4
 8001d9c:	627b      	str	r3, [r7, #36]	; 0x24
                          |SAI1_SD_B_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d9e:	2302      	movs	r3, #2
 8001da0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da2:	2300      	movs	r3, #0
 8001da4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001da6:	2300      	movs	r3, #0
 8001da8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001daa:	230d      	movs	r3, #13
 8001dac:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001dae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001db2:	4619      	mov	r1, r3
 8001db4:	482f      	ldr	r0, [pc, #188]	; (8001e74 <MX_GPIO_Init+0x2f0>)
 8001db6:	f002 fa67 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin DCDC_2_EN_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|DCDC_2_EN_Pin;
 8001dba:	f242 0302 	movw	r3, #8194	; 0x2002
 8001dbe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001dcc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	4828      	ldr	r0, [pc, #160]	; (8001e74 <MX_GPIO_Init+0x2f0>)
 8001dd4:	f002 fa58 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED2_Pin WIFI_WAKEUP_Pin CS_DH_Pin EX_RESET_Pin */
  GPIO_InitStruct.Pin = LED2_Pin|WIFI_WAKEUP_Pin|CS_DH_Pin|EX_RESET_Pin;
 8001dd8:	f648 0381 	movw	r3, #34945	; 0x8881
 8001ddc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dde:	2301      	movs	r3, #1
 8001de0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de2:	2300      	movs	r3, #0
 8001de4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001de6:	2300      	movs	r3, #0
 8001de8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001dea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dee:	4619      	mov	r1, r3
 8001df0:	4821      	ldr	r0, [pc, #132]	; (8001e78 <MX_GPIO_Init+0x2f4>)
 8001df2:	f002 fa49 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA10_Pin PA9_Pin PA0_Pin DAC1_OUT1_Pin
                           PA1_Pin */
  GPIO_InitStruct.Pin = PA10_Pin|PA9_Pin|PA0_Pin|DAC1_OUT1_Pin
 8001df6:	f240 6313 	movw	r3, #1555	; 0x613
 8001dfa:	627b      	str	r3, [r7, #36]	; 0x24
                          |PA1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001dfc:	2303      	movs	r3, #3
 8001dfe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e00:	2300      	movs	r3, #0
 8001e02:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e04:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e08:	4619      	mov	r1, r3
 8001e0a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e0e:	f002 fa3b 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pins : DFSDM1_DATIN5_Pin DFSDM1_D7_Pin */
  GPIO_InitStruct.Pin = DFSDM1_DATIN5_Pin|DFSDM1_D7_Pin;
 8001e12:	f44f 6388 	mov.w	r3, #1088	; 0x440
 8001e16:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e18:	2302      	movs	r3, #2
 8001e1a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001e1c:	2302      	movs	r3, #2
 8001e1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e20:	2303      	movs	r3, #3
 8001e22:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001e24:	2306      	movs	r3, #6
 8001e26:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	4816      	ldr	r0, [pc, #88]	; (8001e88 <MX_GPIO_Init+0x304>)
 8001e30:	f002 fa2a 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG12 PG10 PG9 BLE_SPI_CS_Pin
                           SEL1_2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_10|GPIO_PIN_9|BLE_SPI_CS_Pin
 8001e34:	f241 6321 	movw	r3, #5665	; 0x1621
 8001e38:	627b      	str	r3, [r7, #36]	; 0x24
                          |SEL1_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e42:	2300      	movs	r3, #0
 8001e44:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001e46:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	480b      	ldr	r0, [pc, #44]	; (8001e7c <MX_GPIO_Init+0x2f8>)
 8001e4e:	f002 fa1b 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDMMC_CMD_Pin */
  GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 8001e52:	2304      	movs	r3, #4
 8001e54:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e56:	2302      	movs	r3, #2
 8001e58:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e5e:	2303      	movs	r3, #3
 8001e60:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001e62:	230c      	movs	r3, #12
 8001e64:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 8001e66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	e012      	b.n	8001e94 <MX_GPIO_Init+0x310>
 8001e6e:	bf00      	nop
 8001e70:	40021000 	.word	0x40021000
 8001e74:	48001000 	.word	0x48001000
 8001e78:	48000c00 	.word	0x48000c00
 8001e7c:	48001800 	.word	0x48001800
 8001e80:	48000800 	.word	0x48000800
 8001e84:	48001400 	.word	0x48001400
 8001e88:	48000400 	.word	0x48000400
 8001e8c:	48001c00 	.word	0x48001c00
 8001e90:	10110000 	.word	0x10110000
 8001e94:	4890      	ldr	r0, [pc, #576]	; (80020d8 <MX_GPIO_Init+0x554>)
 8001e96:	f002 f9f7 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pin : WIFI_RST_Pin */
  GPIO_InitStruct.Pin = WIFI_RST_Pin;
 8001e9a:	2340      	movs	r3, #64	; 0x40
 8001e9c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(WIFI_RST_GPIO_Port, &GPIO_InitStruct);
 8001eaa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001eae:	4619      	mov	r1, r3
 8001eb0:	488a      	ldr	r0, [pc, #552]	; (80020dc <MX_GPIO_Init+0x558>)
 8001eb2:	f002 f9e9 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2C2_SMBA_Pin I2C2_SDA_Pin I2C2_SDAF0_Pin */
  GPIO_InitStruct.Pin = I2C2_SMBA_Pin|I2C2_SDA_Pin|I2C2_SDAF0_Pin;
 8001eb6:	2307      	movs	r3, #7
 8001eb8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001eba:	2312      	movs	r3, #18
 8001ebc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ec2:	2303      	movs	r3, #3
 8001ec4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001ec6:	2304      	movs	r3, #4
 8001ec8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001eca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ece:	4619      	mov	r1, r3
 8001ed0:	4883      	ldr	r0, [pc, #524]	; (80020e0 <MX_GPIO_Init+0x55c>)
 8001ed2:	f002 f9d9 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_WIFI_Pin C_EN_Pin CS_ADWB_Pin STSAFE_RESET_Pin
                           WIFI_BOOT0_Pin CS_DHC_Pin SEL3_4_Pin */
  GPIO_InitStruct.Pin = CS_WIFI_Pin|C_EN_Pin|CS_ADWB_Pin|STSAFE_RESET_Pin
 8001ed6:	f247 5328 	movw	r3, #29992	; 0x7528
 8001eda:	627b      	str	r3, [r7, #36]	; 0x24
                          |WIFI_BOOT0_Pin|CS_DHC_Pin|SEL3_4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001edc:	2301      	movs	r3, #1
 8001ede:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001ee8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001eec:	4619      	mov	r1, r3
 8001eee:	487c      	ldr	r0, [pc, #496]	; (80020e0 <MX_GPIO_Init+0x55c>)
 8001ef0:	f002 f9ca 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2C3_SDA_Pin I2C3_SCL_Pin */
  GPIO_InitStruct.Pin = I2C3_SDA_Pin|I2C3_SCL_Pin;
 8001ef4:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001ef8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001efa:	2312      	movs	r3, #18
 8001efc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001efe:	2301      	movs	r3, #1
 8001f00:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f02:	2303      	movs	r3, #3
 8001f04:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001f06:	2304      	movs	r3, #4
 8001f08:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001f0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f0e:	4619      	mov	r1, r3
 8001f10:	4874      	ldr	r0, [pc, #464]	; (80020e4 <MX_GPIO_Init+0x560>)
 8001f12:	f002 f9b9 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pin : SW_SEL_Pin */
  GPIO_InitStruct.Pin = SW_SEL_Pin;
 8001f16:	2340      	movs	r3, #64	; 0x40
 8001f18:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f1a:	2302      	movs	r3, #2
 8001f1c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f22:	2302      	movs	r3, #2
 8001f24:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001f26:	2302      	movs	r3, #2
 8001f28:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(SW_SEL_GPIO_Port, &GPIO_InitStruct);
 8001f2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f2e:	4619      	mov	r1, r3
 8001f30:	486b      	ldr	r0, [pc, #428]	; (80020e0 <MX_GPIO_Init+0x55c>)
 8001f32:	f002 f9a9 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pins : INT2_DHC_Pin PGOOD_Pin INT_M_Pin */
  GPIO_InitStruct.Pin = INT2_DHC_Pin|PGOOD_Pin|INT_M_Pin;
 8001f36:	f44f 7324 	mov.w	r3, #656	; 0x290
 8001f3a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001f3c:	4b6a      	ldr	r3, [pc, #424]	; (80020e8 <MX_GPIO_Init+0x564>)
 8001f3e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f40:	2300      	movs	r3, #0
 8001f42:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001f44:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f48:	4619      	mov	r1, r3
 8001f4a:	4865      	ldr	r0, [pc, #404]	; (80020e0 <MX_GPIO_Init+0x55c>)
 8001f4c:	f002 f99c 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_MISO_Pin SPI1_MOSI_Pin SPI1_CLK_Pin */
  GPIO_InitStruct.Pin = SPI1_MISO_Pin|SPI1_MOSI_Pin|SPI1_CLK_Pin;
 8001f50:	231c      	movs	r3, #28
 8001f52:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f54:	2302      	movs	r3, #2
 8001f56:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f5c:	2303      	movs	r3, #3
 8001f5e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001f60:	2305      	movs	r3, #5
 8001f62:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001f64:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f68:	4619      	mov	r1, r3
 8001f6a:	485e      	ldr	r0, [pc, #376]	; (80020e4 <MX_GPIO_Init+0x560>)
 8001f6c:	f002 f98c 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pins : INT_HTS_Pin BLE_INT_Pin */
  GPIO_InitStruct.Pin = INT_HTS_Pin|BLE_INT_Pin;
 8001f70:	2342      	movs	r3, #66	; 0x42
 8001f72:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001f74:	4b5c      	ldr	r3, [pc, #368]	; (80020e8 <MX_GPIO_Init+0x564>)
 8001f76:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001f7c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f80:	4619      	mov	r1, r3
 8001f82:	4858      	ldr	r0, [pc, #352]	; (80020e4 <MX_GPIO_Init+0x560>)
 8001f84:	f002 f980 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2C4_SCL_Pin I2C4_SDA_Pin */
  GPIO_InitStruct.Pin = I2C4_SCL_Pin|I2C4_SDA_Pin;
 8001f88:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001f8c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f8e:	2312      	movs	r3, #18
 8001f90:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f92:	2301      	movs	r3, #1
 8001f94:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f96:	2303      	movs	r3, #3
 8001f98:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8001f9a:	2304      	movs	r3, #4
 8001f9c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f9e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fa2:	4619      	mov	r1, r3
 8001fa4:	484c      	ldr	r0, [pc, #304]	; (80020d8 <MX_GPIO_Init+0x554>)
 8001fa6:	f002 f96f 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI2_MISO_Pin SPI2_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI2_MISO_Pin|SPI2_MOSI_Pin;
 8001faa:	230c      	movs	r3, #12
 8001fac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fae:	2302      	movs	r3, #2
 8001fb0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001fba:	2305      	movs	r3, #5
 8001fbc:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fbe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	4845      	ldr	r0, [pc, #276]	; (80020dc <MX_GPIO_Init+0x558>)
 8001fc6:	f002 f95f 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pins : INT2_ADWB_Pin SD_DETECT_Pin */
  GPIO_InitStruct.Pin = INT2_ADWB_Pin|SD_DETECT_Pin;
 8001fca:	f241 0304 	movw	r3, #4100	; 0x1004
 8001fce:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fd8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fdc:	4619      	mov	r1, r3
 8001fde:	4843      	ldr	r0, [pc, #268]	; (80020ec <MX_GPIO_Init+0x568>)
 8001fe0:	f002 f952 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pin : CHRG_Pin */
  GPIO_InitStruct.Pin = CHRG_Pin;
 8001fe4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001fe8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fea:	2300      	movs	r3, #0
 8001fec:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CHRG_GPIO_Port, &GPIO_InitStruct);
 8001ff2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ff6:	4619      	mov	r1, r3
 8001ff8:	4839      	ldr	r0, [pc, #228]	; (80020e0 <MX_GPIO_Init+0x55c>)
 8001ffa:	f002 f945 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_PWR_Pin */
  GPIO_InitStruct.Pin = BUTTON_PWR_Pin;
 8001ffe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002002:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002004:	4b38      	ldr	r3, [pc, #224]	; (80020e8 <MX_GPIO_Init+0x564>)
 8002006:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002008:	2300      	movs	r3, #0
 800200a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BUTTON_PWR_GPIO_Port, &GPIO_InitStruct);
 800200c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002010:	4619      	mov	r1, r3
 8002012:	4831      	ldr	r0, [pc, #196]	; (80020d8 <MX_GPIO_Init+0x554>)
 8002014:	f002 f938 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART3_RX_Pin USART3_TX_Pin */
  GPIO_InitStruct.Pin = USART3_RX_Pin|USART3_TX_Pin;
 8002018:	f44f 7340 	mov.w	r3, #768	; 0x300
 800201c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800201e:	2302      	movs	r3, #2
 8002020:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002022:	2300      	movs	r3, #0
 8002024:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002026:	2303      	movs	r3, #3
 8002028:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800202a:	2307      	movs	r3, #7
 800202c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800202e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002032:	4619      	mov	r1, r3
 8002034:	4828      	ldr	r0, [pc, #160]	; (80020d8 <MX_GPIO_Init+0x554>)
 8002036:	f002 f927 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART3_RTS_Pin USART3_CTS_Pin */
  GPIO_InitStruct.Pin = USART3_RTS_Pin|USART3_CTS_Pin;
 800203a:	f242 0302 	movw	r3, #8194	; 0x2002
 800203e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002040:	2302      	movs	r3, #2
 8002042:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002044:	2300      	movs	r3, #0
 8002046:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002048:	2303      	movs	r3, #3
 800204a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800204c:	2307      	movs	r3, #7
 800204e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002050:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002054:	4619      	mov	r1, r3
 8002056:	4825      	ldr	r0, [pc, #148]	; (80020ec <MX_GPIO_Init+0x568>)
 8002058:	f002 f916 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pin : DFSDM1_CKOUT_Pin */
  GPIO_InitStruct.Pin = DFSDM1_CKOUT_Pin;
 800205c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002060:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002062:	2302      	movs	r3, #2
 8002064:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002066:	2302      	movs	r3, #2
 8002068:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800206a:	2303      	movs	r3, #3
 800206c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 800206e:	2306      	movs	r3, #6
 8002070:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(DFSDM1_CKOUT_GPIO_Port, &GPIO_InitStruct);
 8002072:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002076:	4619      	mov	r1, r3
 8002078:	481d      	ldr	r0, [pc, #116]	; (80020f0 <MX_GPIO_Init+0x56c>)
 800207a:	f002 f905 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI2_MOSI_p2_Pin PB11_Pin */
  GPIO_InitStruct.Pin = SPI2_MOSI_p2_Pin|PB11_Pin;
 800207e:	f44f 4308 	mov.w	r3, #34816	; 0x8800
 8002082:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002084:	2301      	movs	r3, #1
 8002086:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002088:	2300      	movs	r3, #0
 800208a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800208c:	2300      	movs	r3, #0
 800208e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002090:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002094:	4619      	mov	r1, r3
 8002096:	4815      	ldr	r0, [pc, #84]	; (80020ec <MX_GPIO_Init+0x568>)
 8002098:	f002 f8f6 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pin : INT2_DH_Pin */
  GPIO_InitStruct.Pin = INT2_DH_Pin;
 800209c:	2304      	movs	r3, #4
 800209e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80020a0:	4b11      	ldr	r3, [pc, #68]	; (80020e8 <MX_GPIO_Init+0x564>)
 80020a2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a4:	2300      	movs	r3, #0
 80020a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(INT2_DH_GPIO_Port, &GPIO_InitStruct);
 80020a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020ac:	4619      	mov	r1, r3
 80020ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020b2:	f002 f8e9 	bl	8004288 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE12_Pin */
  GPIO_InitStruct.Pin = PE12_Pin;
 80020b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020ba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020bc:	2303      	movs	r3, #3
 80020be:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c0:	2300      	movs	r3, #0
 80020c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PE12_GPIO_Port, &GPIO_InitStruct);
 80020c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020c8:	4619      	mov	r1, r3
 80020ca:	4809      	ldr	r0, [pc, #36]	; (80020f0 <MX_GPIO_Init+0x56c>)
 80020cc:	f002 f8dc 	bl	8004288 <HAL_GPIO_Init>

}
 80020d0:	bf00      	nop
 80020d2:	3738      	adds	r7, #56	; 0x38
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	48000c00 	.word	0x48000c00
 80020dc:	48000800 	.word	0x48000800
 80020e0:	48001400 	.word	0x48001400
 80020e4:	48001800 	.word	0x48001800
 80020e8:	10110000 	.word	0x10110000
 80020ec:	48000400 	.word	0x48000400
 80020f0:	48001000 	.word	0x48001000

080020f4 <HAL_ADC_ConvHalfCpltCallback>:

	// Toggle LD2
	HAL_GPIO_TogglePin(GPIOE, LED1_Pin);
}
//Called when first half of buffer is filled
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc){
 80020f4:	b480      	push	{r7}
 80020f6:	b083      	sub	sp, #12
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
	// Toggle LD2

//	completo = 1;
}
 80020fc:	bf00      	nop
 80020fe:	370c      	adds	r7, #12
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr

08002108 <HAL_ADC_ConvCpltCallback>:

//Called when buffer is completely filled
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8002108:	b480      	push	{r7}
 800210a:	b083      	sub	sp, #12
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
	// Toggle LD2
	//HAL_GPIO_TogglePin(GPIOE, LED1_Pin);
	completo = 1;
 8002110:	4b04      	ldr	r3, [pc, #16]	; (8002124 <HAL_ADC_ConvCpltCallback+0x1c>)
 8002112:	2201      	movs	r2, #1
 8002114:	701a      	strb	r2, [r3, #0]
}
 8002116:	bf00      	nop
 8002118:	370c      	adds	r7, #12
 800211a:	46bd      	mov	sp, r7
 800211c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002120:	4770      	bx	lr
 8002122:	bf00      	nop
 8002124:	20000214 	.word	0x20000214

08002128 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002128:	b480      	push	{r7}
 800212a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800212c:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800212e:	e7fe      	b.n	800212e <Error_Handler+0x6>

08002130 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002130:	b480      	push	{r7}
 8002132:	b083      	sub	sp, #12
 8002134:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002136:	4b0f      	ldr	r3, [pc, #60]	; (8002174 <HAL_MspInit+0x44>)
 8002138:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800213a:	4a0e      	ldr	r2, [pc, #56]	; (8002174 <HAL_MspInit+0x44>)
 800213c:	f043 0301 	orr.w	r3, r3, #1
 8002140:	6613      	str	r3, [r2, #96]	; 0x60
 8002142:	4b0c      	ldr	r3, [pc, #48]	; (8002174 <HAL_MspInit+0x44>)
 8002144:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002146:	f003 0301 	and.w	r3, r3, #1
 800214a:	607b      	str	r3, [r7, #4]
 800214c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800214e:	4b09      	ldr	r3, [pc, #36]	; (8002174 <HAL_MspInit+0x44>)
 8002150:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002152:	4a08      	ldr	r2, [pc, #32]	; (8002174 <HAL_MspInit+0x44>)
 8002154:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002158:	6593      	str	r3, [r2, #88]	; 0x58
 800215a:	4b06      	ldr	r3, [pc, #24]	; (8002174 <HAL_MspInit+0x44>)
 800215c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800215e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002162:	603b      	str	r3, [r7, #0]
 8002164:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002166:	bf00      	nop
 8002168:	370c      	adds	r7, #12
 800216a:	46bd      	mov	sp, r7
 800216c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002170:	4770      	bx	lr
 8002172:	bf00      	nop
 8002174:	40021000 	.word	0x40021000

08002178 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b08a      	sub	sp, #40	; 0x28
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002180:	f107 0314 	add.w	r3, r7, #20
 8002184:	2200      	movs	r2, #0
 8002186:	601a      	str	r2, [r3, #0]
 8002188:	605a      	str	r2, [r3, #4]
 800218a:	609a      	str	r2, [r3, #8]
 800218c:	60da      	str	r2, [r3, #12]
 800218e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a2a      	ldr	r2, [pc, #168]	; (8002240 <HAL_ADC_MspInit+0xc8>)
 8002196:	4293      	cmp	r3, r2
 8002198:	d14e      	bne.n	8002238 <HAL_ADC_MspInit+0xc0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800219a:	4b2a      	ldr	r3, [pc, #168]	; (8002244 <HAL_ADC_MspInit+0xcc>)
 800219c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800219e:	4a29      	ldr	r2, [pc, #164]	; (8002244 <HAL_ADC_MspInit+0xcc>)
 80021a0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80021a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021a6:	4b27      	ldr	r3, [pc, #156]	; (8002244 <HAL_ADC_MspInit+0xcc>)
 80021a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021aa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80021ae:	613b      	str	r3, [r7, #16]
 80021b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021b2:	4b24      	ldr	r3, [pc, #144]	; (8002244 <HAL_ADC_MspInit+0xcc>)
 80021b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021b6:	4a23      	ldr	r2, [pc, #140]	; (8002244 <HAL_ADC_MspInit+0xcc>)
 80021b8:	f043 0304 	orr.w	r3, r3, #4
 80021bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021be:	4b21      	ldr	r3, [pc, #132]	; (8002244 <HAL_ADC_MspInit+0xcc>)
 80021c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021c2:	f003 0304 	and.w	r3, r3, #4
 80021c6:	60fb      	str	r3, [r7, #12]
 80021c8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    PC1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = ADC1_IN1_Pin|ADC1_IN2_Pin;
 80021ca:	2303      	movs	r3, #3
 80021cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80021ce:	230b      	movs	r3, #11
 80021d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d2:	2300      	movs	r3, #0
 80021d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021d6:	f107 0314 	add.w	r3, r7, #20
 80021da:	4619      	mov	r1, r3
 80021dc:	481a      	ldr	r0, [pc, #104]	; (8002248 <HAL_ADC_MspInit+0xd0>)
 80021de:	f002 f853 	bl	8004288 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80021e2:	4b1a      	ldr	r3, [pc, #104]	; (800224c <HAL_ADC_MspInit+0xd4>)
 80021e4:	4a1a      	ldr	r2, [pc, #104]	; (8002250 <HAL_ADC_MspInit+0xd8>)
 80021e6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80021e8:	4b18      	ldr	r3, [pc, #96]	; (800224c <HAL_ADC_MspInit+0xd4>)
 80021ea:	2205      	movs	r2, #5
 80021ec:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80021ee:	4b17      	ldr	r3, [pc, #92]	; (800224c <HAL_ADC_MspInit+0xd4>)
 80021f0:	2200      	movs	r2, #0
 80021f2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80021f4:	4b15      	ldr	r3, [pc, #84]	; (800224c <HAL_ADC_MspInit+0xd4>)
 80021f6:	2200      	movs	r2, #0
 80021f8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80021fa:	4b14      	ldr	r3, [pc, #80]	; (800224c <HAL_ADC_MspInit+0xd4>)
 80021fc:	2280      	movs	r2, #128	; 0x80
 80021fe:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002200:	4b12      	ldr	r3, [pc, #72]	; (800224c <HAL_ADC_MspInit+0xd4>)
 8002202:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002206:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002208:	4b10      	ldr	r3, [pc, #64]	; (800224c <HAL_ADC_MspInit+0xd4>)
 800220a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800220e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002210:	4b0e      	ldr	r3, [pc, #56]	; (800224c <HAL_ADC_MspInit+0xd4>)
 8002212:	2220      	movs	r2, #32
 8002214:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002216:	4b0d      	ldr	r3, [pc, #52]	; (800224c <HAL_ADC_MspInit+0xd4>)
 8002218:	2200      	movs	r2, #0
 800221a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800221c:	480b      	ldr	r0, [pc, #44]	; (800224c <HAL_ADC_MspInit+0xd4>)
 800221e:	f001 fd65 	bl	8003cec <HAL_DMA_Init>
 8002222:	4603      	mov	r3, r0
 8002224:	2b00      	cmp	r3, #0
 8002226:	d001      	beq.n	800222c <HAL_ADC_MspInit+0xb4>
    {
      Error_Handler();
 8002228:	f7ff ff7e 	bl	8002128 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	4a07      	ldr	r2, [pc, #28]	; (800224c <HAL_ADC_MspInit+0xd4>)
 8002230:	651a      	str	r2, [r3, #80]	; 0x50
 8002232:	4a06      	ldr	r2, [pc, #24]	; (800224c <HAL_ADC_MspInit+0xd4>)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002238:	bf00      	nop
 800223a:	3728      	adds	r7, #40	; 0x28
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}
 8002240:	50040000 	.word	0x50040000
 8002244:	40021000 	.word	0x40021000
 8002248:	48000800 	.word	0x48000800
 800224c:	200002f8 	.word	0x200002f8
 8002250:	40020008 	.word	0x40020008

08002254 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b08a      	sub	sp, #40	; 0x28
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800225c:	f107 0314 	add.w	r3, r7, #20
 8002260:	2200      	movs	r2, #0
 8002262:	601a      	str	r2, [r3, #0]
 8002264:	605a      	str	r2, [r3, #4]
 8002266:	609a      	str	r2, [r3, #8]
 8002268:	60da      	str	r2, [r3, #12]
 800226a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a2b      	ldr	r2, [pc, #172]	; (8002320 <HAL_UART_MspInit+0xcc>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d150      	bne.n	8002318 <HAL_UART_MspInit+0xc4>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002276:	4b2b      	ldr	r3, [pc, #172]	; (8002324 <HAL_UART_MspInit+0xd0>)
 8002278:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800227a:	4a2a      	ldr	r2, [pc, #168]	; (8002324 <HAL_UART_MspInit+0xd0>)
 800227c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002280:	6593      	str	r3, [r2, #88]	; 0x58
 8002282:	4b28      	ldr	r3, [pc, #160]	; (8002324 <HAL_UART_MspInit+0xd0>)
 8002284:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002286:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800228a:	613b      	str	r3, [r7, #16]
 800228c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800228e:	4b25      	ldr	r3, [pc, #148]	; (8002324 <HAL_UART_MspInit+0xd0>)
 8002290:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002292:	4a24      	ldr	r2, [pc, #144]	; (8002324 <HAL_UART_MspInit+0xd0>)
 8002294:	f043 0308 	orr.w	r3, r3, #8
 8002298:	64d3      	str	r3, [r2, #76]	; 0x4c
 800229a:	4b22      	ldr	r3, [pc, #136]	; (8002324 <HAL_UART_MspInit+0xd0>)
 800229c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800229e:	f003 0308 	and.w	r3, r3, #8
 80022a2:	60fb      	str	r3, [r7, #12]
 80022a4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD6     ------> USART2_RX
    PD4     ------> USART2_RTS
    PD5     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = USART2_RX_Pin|USART2_RTS_Pin|USART2_TX_Pin;
 80022a6:	2370      	movs	r3, #112	; 0x70
 80022a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022aa:	2302      	movs	r3, #2
 80022ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ae:	2300      	movs	r3, #0
 80022b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022b2:	2303      	movs	r3, #3
 80022b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80022b6:	2307      	movs	r3, #7
 80022b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022ba:	f107 0314 	add.w	r3, r7, #20
 80022be:	4619      	mov	r1, r3
 80022c0:	4819      	ldr	r0, [pc, #100]	; (8002328 <HAL_UART_MspInit+0xd4>)
 80022c2:	f001 ffe1 	bl	8004288 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel2;
 80022c6:	4b19      	ldr	r3, [pc, #100]	; (800232c <HAL_UART_MspInit+0xd8>)
 80022c8:	4a19      	ldr	r2, [pc, #100]	; (8002330 <HAL_UART_MspInit+0xdc>)
 80022ca:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80022cc:	4b17      	ldr	r3, [pc, #92]	; (800232c <HAL_UART_MspInit+0xd8>)
 80022ce:	221b      	movs	r2, #27
 80022d0:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80022d2:	4b16      	ldr	r3, [pc, #88]	; (800232c <HAL_UART_MspInit+0xd8>)
 80022d4:	2210      	movs	r2, #16
 80022d6:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022d8:	4b14      	ldr	r3, [pc, #80]	; (800232c <HAL_UART_MspInit+0xd8>)
 80022da:	2200      	movs	r2, #0
 80022dc:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80022de:	4b13      	ldr	r3, [pc, #76]	; (800232c <HAL_UART_MspInit+0xd8>)
 80022e0:	2280      	movs	r2, #128	; 0x80
 80022e2:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022e4:	4b11      	ldr	r3, [pc, #68]	; (800232c <HAL_UART_MspInit+0xd8>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022ea:	4b10      	ldr	r3, [pc, #64]	; (800232c <HAL_UART_MspInit+0xd8>)
 80022ec:	2200      	movs	r2, #0
 80022ee:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80022f0:	4b0e      	ldr	r3, [pc, #56]	; (800232c <HAL_UART_MspInit+0xd8>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80022f6:	4b0d      	ldr	r3, [pc, #52]	; (800232c <HAL_UART_MspInit+0xd8>)
 80022f8:	2200      	movs	r2, #0
 80022fa:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80022fc:	480b      	ldr	r0, [pc, #44]	; (800232c <HAL_UART_MspInit+0xd8>)
 80022fe:	f001 fcf5 	bl	8003cec <HAL_DMA_Init>
 8002302:	4603      	mov	r3, r0
 8002304:	2b00      	cmp	r3, #0
 8002306:	d001      	beq.n	800230c <HAL_UART_MspInit+0xb8>
    {
      Error_Handler();
 8002308:	f7ff ff0e 	bl	8002128 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	4a07      	ldr	r2, [pc, #28]	; (800232c <HAL_UART_MspInit+0xd8>)
 8002310:	675a      	str	r2, [r3, #116]	; 0x74
 8002312:	4a06      	ldr	r2, [pc, #24]	; (800232c <HAL_UART_MspInit+0xd8>)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002318:	bf00      	nop
 800231a:	3728      	adds	r7, #40	; 0x28
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}
 8002320:	40004400 	.word	0x40004400
 8002324:	40021000 	.word	0x40021000
 8002328:	48000c00 	.word	0x48000c00
 800232c:	20000294 	.word	0x20000294
 8002330:	4002001c 	.word	0x4002001c

08002334 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002334:	b480      	push	{r7}
 8002336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002338:	e7fe      	b.n	8002338 <NMI_Handler+0x4>

0800233a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800233a:	b480      	push	{r7}
 800233c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800233e:	e7fe      	b.n	800233e <HardFault_Handler+0x4>

08002340 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002340:	b480      	push	{r7}
 8002342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002344:	e7fe      	b.n	8002344 <MemManage_Handler+0x4>

08002346 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002346:	b480      	push	{r7}
 8002348:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800234a:	e7fe      	b.n	800234a <BusFault_Handler+0x4>

0800234c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800234c:	b480      	push	{r7}
 800234e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002350:	e7fe      	b.n	8002350 <UsageFault_Handler+0x4>

08002352 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002352:	b480      	push	{r7}
 8002354:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002356:	bf00      	nop
 8002358:	46bd      	mov	sp, r7
 800235a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235e:	4770      	bx	lr

08002360 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002360:	b480      	push	{r7}
 8002362:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002364:	bf00      	nop
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr

0800236e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800236e:	b480      	push	{r7}
 8002370:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002372:	bf00      	nop
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr

0800237c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002380:	f000 f90a 	bl	8002598 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002384:	bf00      	nop
 8002386:	bd80      	pop	{r7, pc}

08002388 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800238c:	4802      	ldr	r0, [pc, #8]	; (8002398 <DMA1_Channel1_IRQHandler+0x10>)
 800238e:	f001 fe2c 	bl	8003fea <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002392:	bf00      	nop
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	200002f8 	.word	0x200002f8

0800239c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80023a0:	4802      	ldr	r0, [pc, #8]	; (80023ac <DMA1_Channel2_IRQHandler+0x10>)
 80023a2:	f001 fe22 	bl	8003fea <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80023a6:	bf00      	nop
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	bf00      	nop
 80023ac:	20000294 	.word	0x20000294

080023b0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80023b4:	4802      	ldr	r0, [pc, #8]	; (80023c0 <OTG_FS_IRQHandler+0x10>)
 80023b6:	f002 fa64 	bl	8004882 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80023ba:	bf00      	nop
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	20001d08 	.word	0x20001d08

080023c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b086      	sub	sp, #24
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023cc:	4a14      	ldr	r2, [pc, #80]	; (8002420 <_sbrk+0x5c>)
 80023ce:	4b15      	ldr	r3, [pc, #84]	; (8002424 <_sbrk+0x60>)
 80023d0:	1ad3      	subs	r3, r2, r3
 80023d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023d4:	697b      	ldr	r3, [r7, #20]
 80023d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023d8:	4b13      	ldr	r3, [pc, #76]	; (8002428 <_sbrk+0x64>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d102      	bne.n	80023e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023e0:	4b11      	ldr	r3, [pc, #68]	; (8002428 <_sbrk+0x64>)
 80023e2:	4a12      	ldr	r2, [pc, #72]	; (800242c <_sbrk+0x68>)
 80023e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023e6:	4b10      	ldr	r3, [pc, #64]	; (8002428 <_sbrk+0x64>)
 80023e8:	681a      	ldr	r2, [r3, #0]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	4413      	add	r3, r2
 80023ee:	693a      	ldr	r2, [r7, #16]
 80023f0:	429a      	cmp	r2, r3
 80023f2:	d207      	bcs.n	8002404 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023f4:	f00a fa30 	bl	800c858 <__errno>
 80023f8:	4602      	mov	r2, r0
 80023fa:	230c      	movs	r3, #12
 80023fc:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80023fe:	f04f 33ff 	mov.w	r3, #4294967295
 8002402:	e009      	b.n	8002418 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002404:	4b08      	ldr	r3, [pc, #32]	; (8002428 <_sbrk+0x64>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800240a:	4b07      	ldr	r3, [pc, #28]	; (8002428 <_sbrk+0x64>)
 800240c:	681a      	ldr	r2, [r3, #0]
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	4413      	add	r3, r2
 8002412:	4a05      	ldr	r2, [pc, #20]	; (8002428 <_sbrk+0x64>)
 8002414:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002416:	68fb      	ldr	r3, [r7, #12]
}
 8002418:	4618      	mov	r0, r3
 800241a:	3718      	adds	r7, #24
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}
 8002420:	200a0000 	.word	0x200a0000
 8002424:	00000400 	.word	0x00000400
 8002428:	20000218 	.word	0x20000218
 800242c:	20002118 	.word	0x20002118

08002430 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002430:	b480      	push	{r7}
 8002432:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002434:	4b17      	ldr	r3, [pc, #92]	; (8002494 <SystemInit+0x64>)
 8002436:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800243a:	4a16      	ldr	r2, [pc, #88]	; (8002494 <SystemInit+0x64>)
 800243c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002440:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002444:	4b14      	ldr	r3, [pc, #80]	; (8002498 <SystemInit+0x68>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a13      	ldr	r2, [pc, #76]	; (8002498 <SystemInit+0x68>)
 800244a:	f043 0301 	orr.w	r3, r3, #1
 800244e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002450:	4b11      	ldr	r3, [pc, #68]	; (8002498 <SystemInit+0x68>)
 8002452:	2200      	movs	r2, #0
 8002454:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8002456:	4b10      	ldr	r3, [pc, #64]	; (8002498 <SystemInit+0x68>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a0f      	ldr	r2, [pc, #60]	; (8002498 <SystemInit+0x68>)
 800245c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8002460:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8002464:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8002466:	4b0c      	ldr	r3, [pc, #48]	; (8002498 <SystemInit+0x68>)
 8002468:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800246c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800246e:	4b0a      	ldr	r3, [pc, #40]	; (8002498 <SystemInit+0x68>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a09      	ldr	r2, [pc, #36]	; (8002498 <SystemInit+0x68>)
 8002474:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002478:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800247a:	4b07      	ldr	r3, [pc, #28]	; (8002498 <SystemInit+0x68>)
 800247c:	2200      	movs	r2, #0
 800247e:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002480:	4b04      	ldr	r3, [pc, #16]	; (8002494 <SystemInit+0x64>)
 8002482:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002486:	609a      	str	r2, [r3, #8]
#endif
}
 8002488:	bf00      	nop
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr
 8002492:	bf00      	nop
 8002494:	e000ed00 	.word	0xe000ed00
 8002498:	40021000 	.word	0x40021000

0800249c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800249c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024d4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80024a0:	f7ff ffc6 	bl	8002430 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80024a4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80024a6:	e003      	b.n	80024b0 <LoopCopyDataInit>

080024a8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80024a8:	4b0b      	ldr	r3, [pc, #44]	; (80024d8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80024aa:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80024ac:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80024ae:	3104      	adds	r1, #4

080024b0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80024b0:	480a      	ldr	r0, [pc, #40]	; (80024dc <LoopForever+0xa>)
	ldr	r3, =_edata
 80024b2:	4b0b      	ldr	r3, [pc, #44]	; (80024e0 <LoopForever+0xe>)
	adds	r2, r0, r1
 80024b4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80024b6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80024b8:	d3f6      	bcc.n	80024a8 <CopyDataInit>
	ldr	r2, =_sbss
 80024ba:	4a0a      	ldr	r2, [pc, #40]	; (80024e4 <LoopForever+0x12>)
	b	LoopFillZerobss
 80024bc:	e002      	b.n	80024c4 <LoopFillZerobss>

080024be <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80024be:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80024c0:	f842 3b04 	str.w	r3, [r2], #4

080024c4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80024c4:	4b08      	ldr	r3, [pc, #32]	; (80024e8 <LoopForever+0x16>)
	cmp	r2, r3
 80024c6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80024c8:	d3f9      	bcc.n	80024be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80024ca:	f00a f9cb 	bl	800c864 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80024ce:	f7ff f8df 	bl	8001690 <main>

080024d2 <LoopForever>:

LoopForever:
    b LoopForever
 80024d2:	e7fe      	b.n	80024d2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80024d4:	200a0000 	.word	0x200a0000
	ldr	r3, =_sidata
 80024d8:	08021350 	.word	0x08021350
	ldr	r0, =_sdata
 80024dc:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80024e0:	200001f8 	.word	0x200001f8
	ldr	r2, =_sbss
 80024e4:	200001f8 	.word	0x200001f8
	ldr	r3, = _ebss
 80024e8:	20002114 	.word	0x20002114

080024ec <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80024ec:	e7fe      	b.n	80024ec <ADC1_IRQHandler>

080024ee <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024ee:	b580      	push	{r7, lr}
 80024f0:	b082      	sub	sp, #8
 80024f2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80024f4:	2300      	movs	r3, #0
 80024f6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024f8:	2003      	movs	r0, #3
 80024fa:	f001 fbb5 	bl	8003c68 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80024fe:	2000      	movs	r0, #0
 8002500:	f000 f80e 	bl	8002520 <HAL_InitTick>
 8002504:	4603      	mov	r3, r0
 8002506:	2b00      	cmp	r3, #0
 8002508:	d002      	beq.n	8002510 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800250a:	2301      	movs	r3, #1
 800250c:	71fb      	strb	r3, [r7, #7]
 800250e:	e001      	b.n	8002514 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002510:	f7ff fe0e 	bl	8002130 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002514:	79fb      	ldrb	r3, [r7, #7]
}
 8002516:	4618      	mov	r0, r3
 8002518:	3708      	adds	r7, #8
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}
	...

08002520 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b084      	sub	sp, #16
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002528:	2300      	movs	r3, #0
 800252a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800252c:	4b17      	ldr	r3, [pc, #92]	; (800258c <HAL_InitTick+0x6c>)
 800252e:	781b      	ldrb	r3, [r3, #0]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d023      	beq.n	800257c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002534:	4b16      	ldr	r3, [pc, #88]	; (8002590 <HAL_InitTick+0x70>)
 8002536:	681a      	ldr	r2, [r3, #0]
 8002538:	4b14      	ldr	r3, [pc, #80]	; (800258c <HAL_InitTick+0x6c>)
 800253a:	781b      	ldrb	r3, [r3, #0]
 800253c:	4619      	mov	r1, r3
 800253e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002542:	fbb3 f3f1 	udiv	r3, r3, r1
 8002546:	fbb2 f3f3 	udiv	r3, r2, r3
 800254a:	4618      	mov	r0, r3
 800254c:	f001 fbc1 	bl	8003cd2 <HAL_SYSTICK_Config>
 8002550:	4603      	mov	r3, r0
 8002552:	2b00      	cmp	r3, #0
 8002554:	d10f      	bne.n	8002576 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2b0f      	cmp	r3, #15
 800255a:	d809      	bhi.n	8002570 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800255c:	2200      	movs	r2, #0
 800255e:	6879      	ldr	r1, [r7, #4]
 8002560:	f04f 30ff 	mov.w	r0, #4294967295
 8002564:	f001 fb8b 	bl	8003c7e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002568:	4a0a      	ldr	r2, [pc, #40]	; (8002594 <HAL_InitTick+0x74>)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6013      	str	r3, [r2, #0]
 800256e:	e007      	b.n	8002580 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002570:	2301      	movs	r3, #1
 8002572:	73fb      	strb	r3, [r7, #15]
 8002574:	e004      	b.n	8002580 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002576:	2301      	movs	r3, #1
 8002578:	73fb      	strb	r3, [r7, #15]
 800257a:	e001      	b.n	8002580 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800257c:	2301      	movs	r3, #1
 800257e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002580:	7bfb      	ldrb	r3, [r7, #15]
}
 8002582:	4618      	mov	r0, r3
 8002584:	3710      	adds	r7, #16
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}
 800258a:	bf00      	nop
 800258c:	20000008 	.word	0x20000008
 8002590:	20000000 	.word	0x20000000
 8002594:	20000004 	.word	0x20000004

08002598 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002598:	b480      	push	{r7}
 800259a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800259c:	4b06      	ldr	r3, [pc, #24]	; (80025b8 <HAL_IncTick+0x20>)
 800259e:	781b      	ldrb	r3, [r3, #0]
 80025a0:	461a      	mov	r2, r3
 80025a2:	4b06      	ldr	r3, [pc, #24]	; (80025bc <HAL_IncTick+0x24>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4413      	add	r3, r2
 80025a8:	4a04      	ldr	r2, [pc, #16]	; (80025bc <HAL_IncTick+0x24>)
 80025aa:	6013      	str	r3, [r2, #0]
}
 80025ac:	bf00      	nop
 80025ae:	46bd      	mov	sp, r7
 80025b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b4:	4770      	bx	lr
 80025b6:	bf00      	nop
 80025b8:	20000008 	.word	0x20000008
 80025bc:	20000834 	.word	0x20000834

080025c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025c0:	b480      	push	{r7}
 80025c2:	af00      	add	r7, sp, #0
  return uwTick;
 80025c4:	4b03      	ldr	r3, [pc, #12]	; (80025d4 <HAL_GetTick+0x14>)
 80025c6:	681b      	ldr	r3, [r3, #0]
}
 80025c8:	4618      	mov	r0, r3
 80025ca:	46bd      	mov	sp, r7
 80025cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d0:	4770      	bx	lr
 80025d2:	bf00      	nop
 80025d4:	20000834 	.word	0x20000834

080025d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b084      	sub	sp, #16
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025e0:	f7ff ffee 	bl	80025c0 <HAL_GetTick>
 80025e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025f0:	d005      	beq.n	80025fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80025f2:	4b09      	ldr	r3, [pc, #36]	; (8002618 <HAL_Delay+0x40>)
 80025f4:	781b      	ldrb	r3, [r3, #0]
 80025f6:	461a      	mov	r2, r3
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	4413      	add	r3, r2
 80025fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80025fe:	bf00      	nop
 8002600:	f7ff ffde 	bl	80025c0 <HAL_GetTick>
 8002604:	4602      	mov	r2, r0
 8002606:	68bb      	ldr	r3, [r7, #8]
 8002608:	1ad3      	subs	r3, r2, r3
 800260a:	68fa      	ldr	r2, [r7, #12]
 800260c:	429a      	cmp	r2, r3
 800260e:	d8f7      	bhi.n	8002600 <HAL_Delay+0x28>
  {
  }
}
 8002610:	bf00      	nop
 8002612:	3710      	adds	r7, #16
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}
 8002618:	20000008 	.word	0x20000008

0800261c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800261c:	b480      	push	{r7}
 800261e:	b083      	sub	sp, #12
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
 8002624:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	689b      	ldr	r3, [r3, #8]
 800262a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	431a      	orrs	r2, r3
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	609a      	str	r2, [r3, #8]
}
 8002636:	bf00      	nop
 8002638:	370c      	adds	r7, #12
 800263a:	46bd      	mov	sp, r7
 800263c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002640:	4770      	bx	lr

08002642 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002642:	b480      	push	{r7}
 8002644:	b083      	sub	sp, #12
 8002646:	af00      	add	r7, sp, #0
 8002648:	6078      	str	r0, [r7, #4]
 800264a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	431a      	orrs	r2, r3
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	609a      	str	r2, [r3, #8]
}
 800265c:	bf00      	nop
 800265e:	370c      	adds	r7, #12
 8002660:	46bd      	mov	sp, r7
 8002662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002666:	4770      	bx	lr

08002668 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002668:	b480      	push	{r7}
 800266a:	b083      	sub	sp, #12
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	689b      	ldr	r3, [r3, #8]
 8002674:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002678:	4618      	mov	r0, r3
 800267a:	370c      	adds	r7, #12
 800267c:	46bd      	mov	sp, r7
 800267e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002682:	4770      	bx	lr

08002684 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002684:	b480      	push	{r7}
 8002686:	b087      	sub	sp, #28
 8002688:	af00      	add	r7, sp, #0
 800268a:	60f8      	str	r0, [r7, #12]
 800268c:	60b9      	str	r1, [r7, #8]
 800268e:	607a      	str	r2, [r7, #4]
 8002690:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	3360      	adds	r3, #96	; 0x60
 8002696:	461a      	mov	r2, r3
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	009b      	lsls	r3, r3, #2
 800269c:	4413      	add	r3, r2
 800269e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	681a      	ldr	r2, [r3, #0]
 80026a4:	4b08      	ldr	r3, [pc, #32]	; (80026c8 <LL_ADC_SetOffset+0x44>)
 80026a6:	4013      	ands	r3, r2
 80026a8:	687a      	ldr	r2, [r7, #4]
 80026aa:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80026ae:	683a      	ldr	r2, [r7, #0]
 80026b0:	430a      	orrs	r2, r1
 80026b2:	4313      	orrs	r3, r2
 80026b4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80026b8:	697b      	ldr	r3, [r7, #20]
 80026ba:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80026bc:	bf00      	nop
 80026be:	371c      	adds	r7, #28
 80026c0:	46bd      	mov	sp, r7
 80026c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c6:	4770      	bx	lr
 80026c8:	03fff000 	.word	0x03fff000

080026cc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b085      	sub	sp, #20
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
 80026d4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	3360      	adds	r3, #96	; 0x60
 80026da:	461a      	mov	r2, r3
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	009b      	lsls	r3, r3, #2
 80026e0:	4413      	add	r3, r2
 80026e2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80026ec:	4618      	mov	r0, r3
 80026ee:	3714      	adds	r7, #20
 80026f0:	46bd      	mov	sp, r7
 80026f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f6:	4770      	bx	lr

080026f8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b087      	sub	sp, #28
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	60f8      	str	r0, [r7, #12]
 8002700:	60b9      	str	r1, [r7, #8]
 8002702:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	3360      	adds	r3, #96	; 0x60
 8002708:	461a      	mov	r2, r3
 800270a:	68bb      	ldr	r3, [r7, #8]
 800270c:	009b      	lsls	r3, r3, #2
 800270e:	4413      	add	r3, r2
 8002710:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002712:	697b      	ldr	r3, [r7, #20]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	431a      	orrs	r2, r3
 800271e:	697b      	ldr	r3, [r7, #20]
 8002720:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002722:	bf00      	nop
 8002724:	371c      	adds	r7, #28
 8002726:	46bd      	mov	sp, r7
 8002728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272c:	4770      	bx	lr

0800272e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800272e:	b480      	push	{r7}
 8002730:	b083      	sub	sp, #12
 8002732:	af00      	add	r7, sp, #0
 8002734:	6078      	str	r0, [r7, #4]
 8002736:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	695b      	ldr	r3, [r3, #20]
 800273c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	431a      	orrs	r2, r3
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	615a      	str	r2, [r3, #20]
}
 8002748:	bf00      	nop
 800274a:	370c      	adds	r7, #12
 800274c:	46bd      	mov	sp, r7
 800274e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002752:	4770      	bx	lr

08002754 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002754:	b480      	push	{r7}
 8002756:	b083      	sub	sp, #12
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	68db      	ldr	r3, [r3, #12]
 8002760:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002764:	2b00      	cmp	r3, #0
 8002766:	d101      	bne.n	800276c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002768:	2301      	movs	r3, #1
 800276a:	e000      	b.n	800276e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800276c:	2300      	movs	r3, #0
}
 800276e:	4618      	mov	r0, r3
 8002770:	370c      	adds	r7, #12
 8002772:	46bd      	mov	sp, r7
 8002774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002778:	4770      	bx	lr

0800277a <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800277a:	b480      	push	{r7}
 800277c:	b087      	sub	sp, #28
 800277e:	af00      	add	r7, sp, #0
 8002780:	60f8      	str	r0, [r7, #12]
 8002782:	60b9      	str	r1, [r7, #8]
 8002784:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	3330      	adds	r3, #48	; 0x30
 800278a:	461a      	mov	r2, r3
 800278c:	68bb      	ldr	r3, [r7, #8]
 800278e:	0a1b      	lsrs	r3, r3, #8
 8002790:	009b      	lsls	r3, r3, #2
 8002792:	f003 030c 	and.w	r3, r3, #12
 8002796:	4413      	add	r3, r2
 8002798:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800279a:	697b      	ldr	r3, [r7, #20]
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	f003 031f 	and.w	r3, r3, #31
 80027a4:	211f      	movs	r1, #31
 80027a6:	fa01 f303 	lsl.w	r3, r1, r3
 80027aa:	43db      	mvns	r3, r3
 80027ac:	401a      	ands	r2, r3
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	0e9b      	lsrs	r3, r3, #26
 80027b2:	f003 011f 	and.w	r1, r3, #31
 80027b6:	68bb      	ldr	r3, [r7, #8]
 80027b8:	f003 031f 	and.w	r3, r3, #31
 80027bc:	fa01 f303 	lsl.w	r3, r1, r3
 80027c0:	431a      	orrs	r2, r3
 80027c2:	697b      	ldr	r3, [r7, #20]
 80027c4:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80027c6:	bf00      	nop
 80027c8:	371c      	adds	r7, #28
 80027ca:	46bd      	mov	sp, r7
 80027cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d0:	4770      	bx	lr

080027d2 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80027d2:	b480      	push	{r7}
 80027d4:	b087      	sub	sp, #28
 80027d6:	af00      	add	r7, sp, #0
 80027d8:	60f8      	str	r0, [r7, #12]
 80027da:	60b9      	str	r1, [r7, #8]
 80027dc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	3314      	adds	r3, #20
 80027e2:	461a      	mov	r2, r3
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	0e5b      	lsrs	r3, r3, #25
 80027e8:	009b      	lsls	r3, r3, #2
 80027ea:	f003 0304 	and.w	r3, r3, #4
 80027ee:	4413      	add	r3, r2
 80027f0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80027f2:	697b      	ldr	r3, [r7, #20]
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	0d1b      	lsrs	r3, r3, #20
 80027fa:	f003 031f 	and.w	r3, r3, #31
 80027fe:	2107      	movs	r1, #7
 8002800:	fa01 f303 	lsl.w	r3, r1, r3
 8002804:	43db      	mvns	r3, r3
 8002806:	401a      	ands	r2, r3
 8002808:	68bb      	ldr	r3, [r7, #8]
 800280a:	0d1b      	lsrs	r3, r3, #20
 800280c:	f003 031f 	and.w	r3, r3, #31
 8002810:	6879      	ldr	r1, [r7, #4]
 8002812:	fa01 f303 	lsl.w	r3, r1, r3
 8002816:	431a      	orrs	r2, r3
 8002818:	697b      	ldr	r3, [r7, #20]
 800281a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800281c:	bf00      	nop
 800281e:	371c      	adds	r7, #28
 8002820:	46bd      	mov	sp, r7
 8002822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002826:	4770      	bx	lr

08002828 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002828:	b480      	push	{r7}
 800282a:	b085      	sub	sp, #20
 800282c:	af00      	add	r7, sp, #0
 800282e:	60f8      	str	r0, [r7, #12]
 8002830:	60b9      	str	r1, [r7, #8]
 8002832:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002840:	43db      	mvns	r3, r3
 8002842:	401a      	ands	r2, r3
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	f003 0318 	and.w	r3, r3, #24
 800284a:	4908      	ldr	r1, [pc, #32]	; (800286c <LL_ADC_SetChannelSingleDiff+0x44>)
 800284c:	40d9      	lsrs	r1, r3
 800284e:	68bb      	ldr	r3, [r7, #8]
 8002850:	400b      	ands	r3, r1
 8002852:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002856:	431a      	orrs	r2, r3
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800285e:	bf00      	nop
 8002860:	3714      	adds	r7, #20
 8002862:	46bd      	mov	sp, r7
 8002864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002868:	4770      	bx	lr
 800286a:	bf00      	nop
 800286c:	0007ffff 	.word	0x0007ffff

08002870 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002870:	b480      	push	{r7}
 8002872:	b083      	sub	sp, #12
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002880:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002884:	687a      	ldr	r2, [r7, #4]
 8002886:	6093      	str	r3, [r2, #8]
}
 8002888:	bf00      	nop
 800288a:	370c      	adds	r7, #12
 800288c:	46bd      	mov	sp, r7
 800288e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002892:	4770      	bx	lr

08002894 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002894:	b480      	push	{r7}
 8002896:	b083      	sub	sp, #12
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	689b      	ldr	r3, [r3, #8]
 80028a0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80028a4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80028a8:	d101      	bne.n	80028ae <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80028aa:	2301      	movs	r3, #1
 80028ac:	e000      	b.n	80028b0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80028ae:	2300      	movs	r3, #0
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	370c      	adds	r7, #12
 80028b4:	46bd      	mov	sp, r7
 80028b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ba:	4770      	bx	lr

080028bc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80028bc:	b480      	push	{r7}
 80028be:	b083      	sub	sp, #12
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	689b      	ldr	r3, [r3, #8]
 80028c8:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80028cc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80028d0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80028d8:	bf00      	nop
 80028da:	370c      	adds	r7, #12
 80028dc:	46bd      	mov	sp, r7
 80028de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e2:	4770      	bx	lr

080028e4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b083      	sub	sp, #12
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	689b      	ldr	r3, [r3, #8]
 80028f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028f4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80028f8:	d101      	bne.n	80028fe <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80028fa:	2301      	movs	r3, #1
 80028fc:	e000      	b.n	8002900 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80028fe:	2300      	movs	r3, #0
}
 8002900:	4618      	mov	r0, r3
 8002902:	370c      	adds	r7, #12
 8002904:	46bd      	mov	sp, r7
 8002906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290a:	4770      	bx	lr

0800290c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800290c:	b480      	push	{r7}
 800290e:	b083      	sub	sp, #12
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	689b      	ldr	r3, [r3, #8]
 8002918:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800291c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002920:	f043 0201 	orr.w	r2, r3, #1
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002928:	bf00      	nop
 800292a:	370c      	adds	r7, #12
 800292c:	46bd      	mov	sp, r7
 800292e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002932:	4770      	bx	lr

08002934 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002934:	b480      	push	{r7}
 8002936:	b083      	sub	sp, #12
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	689b      	ldr	r3, [r3, #8]
 8002940:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002944:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002948:	f043 0202 	orr.w	r2, r3, #2
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002950:	bf00      	nop
 8002952:	370c      	adds	r7, #12
 8002954:	46bd      	mov	sp, r7
 8002956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295a:	4770      	bx	lr

0800295c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800295c:	b480      	push	{r7}
 800295e:	b083      	sub	sp, #12
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	689b      	ldr	r3, [r3, #8]
 8002968:	f003 0301 	and.w	r3, r3, #1
 800296c:	2b01      	cmp	r3, #1
 800296e:	d101      	bne.n	8002974 <LL_ADC_IsEnabled+0x18>
 8002970:	2301      	movs	r3, #1
 8002972:	e000      	b.n	8002976 <LL_ADC_IsEnabled+0x1a>
 8002974:	2300      	movs	r3, #0
}
 8002976:	4618      	mov	r0, r3
 8002978:	370c      	adds	r7, #12
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr

08002982 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8002982:	b480      	push	{r7}
 8002984:	b083      	sub	sp, #12
 8002986:	af00      	add	r7, sp, #0
 8002988:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	689b      	ldr	r3, [r3, #8]
 800298e:	f003 0302 	and.w	r3, r3, #2
 8002992:	2b02      	cmp	r3, #2
 8002994:	d101      	bne.n	800299a <LL_ADC_IsDisableOngoing+0x18>
 8002996:	2301      	movs	r3, #1
 8002998:	e000      	b.n	800299c <LL_ADC_IsDisableOngoing+0x1a>
 800299a:	2300      	movs	r3, #0
}
 800299c:	4618      	mov	r0, r3
 800299e:	370c      	adds	r7, #12
 80029a0:	46bd      	mov	sp, r7
 80029a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a6:	4770      	bx	lr

080029a8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b083      	sub	sp, #12
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	689b      	ldr	r3, [r3, #8]
 80029b4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80029b8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80029bc:	f043 0204 	orr.w	r2, r3, #4
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80029c4:	bf00      	nop
 80029c6:	370c      	adds	r7, #12
 80029c8:	46bd      	mov	sp, r7
 80029ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ce:	4770      	bx	lr

080029d0 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	689b      	ldr	r3, [r3, #8]
 80029dc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80029e0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80029e4:	f043 0210 	orr.w	r2, r3, #16
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80029ec:	bf00      	nop
 80029ee:	370c      	adds	r7, #12
 80029f0:	46bd      	mov	sp, r7
 80029f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f6:	4770      	bx	lr

080029f8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b083      	sub	sp, #12
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	f003 0304 	and.w	r3, r3, #4
 8002a08:	2b04      	cmp	r3, #4
 8002a0a:	d101      	bne.n	8002a10 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	e000      	b.n	8002a12 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002a10:	2300      	movs	r3, #0
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	370c      	adds	r7, #12
 8002a16:	46bd      	mov	sp, r7
 8002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1c:	4770      	bx	lr

08002a1e <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8002a1e:	b480      	push	{r7}
 8002a20:	b083      	sub	sp, #12
 8002a22:	af00      	add	r7, sp, #0
 8002a24:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	689b      	ldr	r3, [r3, #8]
 8002a2a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002a2e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002a32:	f043 0220 	orr.w	r2, r3, #32
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8002a3a:	bf00      	nop
 8002a3c:	370c      	adds	r7, #12
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a44:	4770      	bx	lr

08002a46 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002a46:	b480      	push	{r7}
 8002a48:	b083      	sub	sp, #12
 8002a4a:	af00      	add	r7, sp, #0
 8002a4c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	689b      	ldr	r3, [r3, #8]
 8002a52:	f003 0308 	and.w	r3, r3, #8
 8002a56:	2b08      	cmp	r3, #8
 8002a58:	d101      	bne.n	8002a5e <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e000      	b.n	8002a60 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002a5e:	2300      	movs	r3, #0
}
 8002a60:	4618      	mov	r0, r3
 8002a62:	370c      	adds	r7, #12
 8002a64:	46bd      	mov	sp, r7
 8002a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6a:	4770      	bx	lr

08002a6c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b088      	sub	sp, #32
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a74:	2300      	movs	r3, #0
 8002a76:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d101      	bne.n	8002a86 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
 8002a84:	e12d      	b.n	8002ce2 <HAL_ADC_Init+0x276>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	691b      	ldr	r3, [r3, #16]
 8002a8a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d109      	bne.n	8002aa8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a94:	6878      	ldr	r0, [r7, #4]
 8002a96:	f7ff fb6f 	bl	8002178 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4618      	mov	r0, r3
 8002aae:	f7ff fef1 	bl	8002894 <LL_ADC_IsDeepPowerDownEnabled>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d004      	beq.n	8002ac2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4618      	mov	r0, r3
 8002abe:	f7ff fed7 	bl	8002870 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	f7ff ff0c 	bl	80028e4 <LL_ADC_IsInternalRegulatorEnabled>
 8002acc:	4603      	mov	r3, r0
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d113      	bne.n	8002afa <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f7ff fef0 	bl	80028bc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8002adc:	4b83      	ldr	r3, [pc, #524]	; (8002cec <HAL_ADC_Init+0x280>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	099b      	lsrs	r3, r3, #6
 8002ae2:	4a83      	ldr	r2, [pc, #524]	; (8002cf0 <HAL_ADC_Init+0x284>)
 8002ae4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ae8:	099b      	lsrs	r3, r3, #6
 8002aea:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002aec:	e002      	b.n	8002af4 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 8002aee:	68bb      	ldr	r3, [r7, #8]
 8002af0:	3b01      	subs	r3, #1
 8002af2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d1f9      	bne.n	8002aee <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	4618      	mov	r0, r3
 8002b00:	f7ff fef0 	bl	80028e4 <LL_ADC_IsInternalRegulatorEnabled>
 8002b04:	4603      	mov	r3, r0
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d10d      	bne.n	8002b26 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b0e:	f043 0210 	orr.w	r2, r3, #16
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b1a:	f043 0201 	orr.w	r2, r3, #1
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002b22:	2301      	movs	r3, #1
 8002b24:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f7ff ff64 	bl	80029f8 <LL_ADC_REG_IsConversionOngoing>
 8002b30:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b36:	f003 0310 	and.w	r3, r3, #16
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	f040 80c8 	bne.w	8002cd0 <HAL_ADC_Init+0x264>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	f040 80c4 	bne.w	8002cd0 <HAL_ADC_Init+0x264>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b4c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002b50:	f043 0202 	orr.w	r2, r3, #2
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f7ff fefd 	bl	800295c <LL_ADC_IsEnabled>
 8002b62:	4603      	mov	r3, r0
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d10b      	bne.n	8002b80 <HAL_ADC_Init+0x114>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002b68:	4862      	ldr	r0, [pc, #392]	; (8002cf4 <HAL_ADC_Init+0x288>)
 8002b6a:	f7ff fef7 	bl	800295c <LL_ADC_IsEnabled>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d105      	bne.n	8002b80 <HAL_ADC_Init+0x114>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	4619      	mov	r1, r3
 8002b7a:	485f      	ldr	r0, [pc, #380]	; (8002cf8 <HAL_ADC_Init+0x28c>)
 8002b7c:	f7ff fd4e 	bl	800261c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	7e5b      	ldrb	r3, [r3, #25]
 8002b84:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b8a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002b90:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002b96:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b9e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002ba0:	4313      	orrs	r3, r2
 8002ba2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002baa:	2b01      	cmp	r3, #1
 8002bac:	d106      	bne.n	8002bbc <HAL_ADC_Init+0x150>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bb2:	3b01      	subs	r3, #1
 8002bb4:	045b      	lsls	r3, r3, #17
 8002bb6:	69ba      	ldr	r2, [r7, #24]
 8002bb8:	4313      	orrs	r3, r2
 8002bba:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d009      	beq.n	8002bd8 <HAL_ADC_Init+0x16c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bc8:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bd0:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002bd2:	69ba      	ldr	r2, [r7, #24]
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	68da      	ldr	r2, [r3, #12]
 8002bde:	4b47      	ldr	r3, [pc, #284]	; (8002cfc <HAL_ADC_Init+0x290>)
 8002be0:	4013      	ands	r3, r2
 8002be2:	687a      	ldr	r2, [r7, #4]
 8002be4:	6812      	ldr	r2, [r2, #0]
 8002be6:	69b9      	ldr	r1, [r7, #24]
 8002be8:	430b      	orrs	r3, r1
 8002bea:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f7ff ff01 	bl	80029f8 <LL_ADC_REG_IsConversionOngoing>
 8002bf6:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	f7ff ff22 	bl	8002a46 <LL_ADC_INJ_IsConversionOngoing>
 8002c02:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002c04:	693b      	ldr	r3, [r7, #16]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d140      	bne.n	8002c8c <HAL_ADC_Init+0x220>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d13d      	bne.n	8002c8c <HAL_ADC_Init+0x220>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	7e1b      	ldrb	r3, [r3, #24]
 8002c18:	039b      	lsls	r3, r3, #14
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002c1a:	431a      	orrs	r2, r3
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002c22:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002c24:	4313      	orrs	r3, r2
 8002c26:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	68db      	ldr	r3, [r3, #12]
 8002c2e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002c32:	f023 0306 	bic.w	r3, r3, #6
 8002c36:	687a      	ldr	r2, [r7, #4]
 8002c38:	6812      	ldr	r2, [r2, #0]
 8002c3a:	69b9      	ldr	r1, [r7, #24]
 8002c3c:	430b      	orrs	r3, r1
 8002c3e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002c46:	2b01      	cmp	r3, #1
 8002c48:	d118      	bne.n	8002c7c <HAL_ADC_Init+0x210>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	691b      	ldr	r3, [r3, #16]
 8002c50:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002c54:	f023 0304 	bic.w	r3, r3, #4
 8002c58:	687a      	ldr	r2, [r7, #4]
 8002c5a:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8002c5c:	687a      	ldr	r2, [r7, #4]
 8002c5e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002c60:	4311      	orrs	r1, r2
 8002c62:	687a      	ldr	r2, [r7, #4]
 8002c64:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002c66:	4311      	orrs	r1, r2
 8002c68:	687a      	ldr	r2, [r7, #4]
 8002c6a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002c6c:	430a      	orrs	r2, r1
 8002c6e:	431a      	orrs	r2, r3
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f042 0201 	orr.w	r2, r2, #1
 8002c78:	611a      	str	r2, [r3, #16]
 8002c7a:	e007      	b.n	8002c8c <HAL_ADC_Init+0x220>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	691a      	ldr	r2, [r3, #16]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f022 0201 	bic.w	r2, r2, #1
 8002c8a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	691b      	ldr	r3, [r3, #16]
 8002c90:	2b01      	cmp	r3, #1
 8002c92:	d10c      	bne.n	8002cae <HAL_ADC_Init+0x242>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c9a:	f023 010f 	bic.w	r1, r3, #15
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	69db      	ldr	r3, [r3, #28]
 8002ca2:	1e5a      	subs	r2, r3, #1
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	430a      	orrs	r2, r1
 8002caa:	631a      	str	r2, [r3, #48]	; 0x30
 8002cac:	e007      	b.n	8002cbe <HAL_ADC_Init+0x252>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f022 020f 	bic.w	r2, r2, #15
 8002cbc:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cc2:	f023 0303 	bic.w	r3, r3, #3
 8002cc6:	f043 0201 	orr.w	r2, r3, #1
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	659a      	str	r2, [r3, #88]	; 0x58
 8002cce:	e007      	b.n	8002ce0 <HAL_ADC_Init+0x274>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cd4:	f043 0210 	orr.w	r2, r3, #16
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002cdc:	2301      	movs	r3, #1
 8002cde:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002ce0:	7ffb      	ldrb	r3, [r7, #31]
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	3720      	adds	r7, #32
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}
 8002cea:	bf00      	nop
 8002cec:	20000000 	.word	0x20000000
 8002cf0:	053e2d63 	.word	0x053e2d63
 8002cf4:	50040000 	.word	0x50040000
 8002cf8:	50040300 	.word	0x50040300
 8002cfc:	fff0c007 	.word	0xfff0c007

08002d00 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b086      	sub	sp, #24
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	60f8      	str	r0, [r7, #12]
 8002d08:	60b9      	str	r1, [r7, #8]
 8002d0a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4618      	mov	r0, r3
 8002d12:	f7ff fe71 	bl	80029f8 <LL_ADC_REG_IsConversionOngoing>
 8002d16:	4603      	mov	r3, r0
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d167      	bne.n	8002dec <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8002d22:	2b01      	cmp	r3, #1
 8002d24:	d101      	bne.n	8002d2a <HAL_ADC_Start_DMA+0x2a>
 8002d26:	2302      	movs	r3, #2
 8002d28:	e063      	b.n	8002df2 <HAL_ADC_Start_DMA+0xf2>
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	2201      	movs	r2, #1
 8002d2e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002d32:	68f8      	ldr	r0, [r7, #12]
 8002d34:	f000 fd82 	bl	800383c <ADC_Enable>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002d3c:	7dfb      	ldrb	r3, [r7, #23]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d14f      	bne.n	8002de2 <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d46:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002d4a:	f023 0301 	bic.w	r3, r3, #1
 8002d4e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	659a      	str	r2, [r3, #88]	; 0x58
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d5a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d006      	beq.n	8002d70 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d66:	f023 0206 	bic.w	r2, r3, #6
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	65da      	str	r2, [r3, #92]	; 0x5c
 8002d6e:	e002      	b.n	8002d76 <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	2200      	movs	r2, #0
 8002d74:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d7a:	4a20      	ldr	r2, [pc, #128]	; (8002dfc <HAL_ADC_Start_DMA+0xfc>)
 8002d7c:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d82:	4a1f      	ldr	r2, [pc, #124]	; (8002e00 <HAL_ADC_Start_DMA+0x100>)
 8002d84:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d8a:	4a1e      	ldr	r2, [pc, #120]	; (8002e04 <HAL_ADC_Start_DMA+0x104>)
 8002d8c:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	221c      	movs	r2, #28
 8002d94:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	2200      	movs	r2, #0
 8002d9a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	685a      	ldr	r2, [r3, #4]
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f042 0210 	orr.w	r2, r2, #16
 8002dac:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	68da      	ldr	r2, [r3, #12]
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f042 0201 	orr.w	r2, r2, #1
 8002dbc:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	3340      	adds	r3, #64	; 0x40
 8002dc8:	4619      	mov	r1, r3
 8002dca:	68ba      	ldr	r2, [r7, #8]
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	f001 f835 	bl	8003e3c <HAL_DMA_Start_IT>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f7ff fde4 	bl	80029a8 <LL_ADC_REG_StartConversion>
 8002de0:	e006      	b.n	8002df0 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	2200      	movs	r2, #0
 8002de6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8002dea:	e001      	b.n	8002df0 <HAL_ADC_Start_DMA+0xf0>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002dec:	2302      	movs	r3, #2
 8002dee:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002df0:	7dfb      	ldrb	r3, [r7, #23]
}
 8002df2:	4618      	mov	r0, r3
 8002df4:	3718      	adds	r7, #24
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}
 8002dfa:	bf00      	nop
 8002dfc:	080039a1 	.word	0x080039a1
 8002e00:	08003a79 	.word	0x08003a79
 8002e04:	08003a95 	.word	0x08003a95

08002e08 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b084      	sub	sp, #16
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8002e16:	2b01      	cmp	r3, #1
 8002e18:	d101      	bne.n	8002e1e <HAL_ADC_Stop_DMA+0x16>
 8002e1a:	2302      	movs	r3, #2
 8002e1c:	e051      	b.n	8002ec2 <HAL_ADC_Stop_DMA+0xba>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2201      	movs	r2, #1
 8002e22:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002e26:	2103      	movs	r1, #3
 8002e28:	6878      	ldr	r0, [r7, #4]
 8002e2a:	f000 fc53 	bl	80036d4 <ADC_ConversionStop>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002e32:	7bfb      	ldrb	r3, [r7, #15]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d13f      	bne.n	8002eb8 <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	68da      	ldr	r2, [r3, #12]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f022 0201 	bic.w	r2, r2, #1
 8002e46:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e4c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002e50:	b2db      	uxtb	r3, r3
 8002e52:	2b02      	cmp	r3, #2
 8002e54:	d10f      	bne.n	8002e76 <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f001 f869 	bl	8003f32 <HAL_DMA_Abort>
 8002e60:	4603      	mov	r3, r0
 8002e62:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8002e64:	7bfb      	ldrb	r3, [r7, #15]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d005      	beq.n	8002e76 <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e6e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	659a      	str	r2, [r3, #88]	; 0x58
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	685a      	ldr	r2, [r3, #4]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f022 0210 	bic.w	r2, r2, #16
 8002e84:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 8002e86:	7bfb      	ldrb	r3, [r7, #15]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d105      	bne.n	8002e98 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8002e8c:	6878      	ldr	r0, [r7, #4]
 8002e8e:	f000 fd2f 	bl	80038f0 <ADC_Disable>
 8002e92:	4603      	mov	r3, r0
 8002e94:	73fb      	strb	r3, [r7, #15]
 8002e96:	e002      	b.n	8002e9e <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 8002e98:	6878      	ldr	r0, [r7, #4]
 8002e9a:	f000 fd29 	bl	80038f0 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002e9e:	7bfb      	ldrb	r3, [r7, #15]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d109      	bne.n	8002eb8 <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ea8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002eac:	f023 0301 	bic.w	r3, r3, #1
 8002eb0:	f043 0201 	orr.w	r2, r3, #1
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	659a      	str	r2, [r3, #88]	; 0x58
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8002ec0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3710      	adds	r7, #16
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}

08002eca <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002eca:	b480      	push	{r7}
 8002ecc:	b083      	sub	sp, #12
 8002ece:	af00      	add	r7, sp, #0
 8002ed0:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002ed2:	bf00      	nop
 8002ed4:	370c      	adds	r7, #12
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002edc:	4770      	bx	lr
	...

08002ee0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b0b6      	sub	sp, #216	; 0xd8
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
 8002ee8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002eea:	2300      	movs	r3, #0
 8002eec:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8002efa:	2b01      	cmp	r3, #1
 8002efc:	d101      	bne.n	8002f02 <HAL_ADC_ConfigChannel+0x22>
 8002efe:	2302      	movs	r3, #2
 8002f00:	e3d4      	b.n	80036ac <HAL_ADC_ConfigChannel+0x7cc>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2201      	movs	r2, #1
 8002f06:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4618      	mov	r0, r3
 8002f10:	f7ff fd72 	bl	80029f8 <LL_ADC_REG_IsConversionOngoing>
 8002f14:	4603      	mov	r3, r0
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	f040 83b9 	bne.w	800368e <HAL_ADC_ConfigChannel+0x7ae>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	2b05      	cmp	r3, #5
 8002f22:	d824      	bhi.n	8002f6e <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	3b02      	subs	r3, #2
 8002f2a:	2b03      	cmp	r3, #3
 8002f2c:	d81b      	bhi.n	8002f66 <HAL_ADC_ConfigChannel+0x86>
 8002f2e:	a201      	add	r2, pc, #4	; (adr r2, 8002f34 <HAL_ADC_ConfigChannel+0x54>)
 8002f30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f34:	08002f45 	.word	0x08002f45
 8002f38:	08002f4d 	.word	0x08002f4d
 8002f3c:	08002f55 	.word	0x08002f55
 8002f40:	08002f5d 	.word	0x08002f5d
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	220c      	movs	r2, #12
 8002f48:	605a      	str	r2, [r3, #4]
          break;
 8002f4a:	e011      	b.n	8002f70 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	2212      	movs	r2, #18
 8002f50:	605a      	str	r2, [r3, #4]
          break;
 8002f52:	e00d      	b.n	8002f70 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	2218      	movs	r2, #24
 8002f58:	605a      	str	r2, [r3, #4]
          break;
 8002f5a:	e009      	b.n	8002f70 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002f62:	605a      	str	r2, [r3, #4]
          break;
 8002f64:	e004      	b.n	8002f70 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	2206      	movs	r2, #6
 8002f6a:	605a      	str	r2, [r3, #4]
          break;
 8002f6c:	e000      	b.n	8002f70 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8002f6e:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6818      	ldr	r0, [r3, #0]
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	6859      	ldr	r1, [r3, #4]
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	461a      	mov	r2, r3
 8002f7e:	f7ff fbfc 	bl	800277a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4618      	mov	r0, r3
 8002f88:	f7ff fd36 	bl	80029f8 <LL_ADC_REG_IsConversionOngoing>
 8002f8c:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4618      	mov	r0, r3
 8002f96:	f7ff fd56 	bl	8002a46 <LL_ADC_INJ_IsConversionOngoing>
 8002f9a:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002f9e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	f040 81c1 	bne.w	800332a <HAL_ADC_ConfigChannel+0x44a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002fa8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	f040 81bc 	bne.w	800332a <HAL_ADC_ConfigChannel+0x44a>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002fba:	d10f      	bne.n	8002fdc <HAL_ADC_ConfigChannel+0xfc>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6818      	ldr	r0, [r3, #0]
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	4619      	mov	r1, r3
 8002fc8:	f7ff fc03 	bl	80027d2 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	f7ff fbaa 	bl	800272e <LL_ADC_SetSamplingTimeCommonConfig>
 8002fda:	e00e      	b.n	8002ffa <HAL_ADC_ConfigChannel+0x11a>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6818      	ldr	r0, [r3, #0]
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	6819      	ldr	r1, [r3, #0]
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	689b      	ldr	r3, [r3, #8]
 8002fe8:	461a      	mov	r2, r3
 8002fea:	f7ff fbf2 	bl	80027d2 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	2100      	movs	r1, #0
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	f7ff fb9a 	bl	800272e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	695a      	ldr	r2, [r3, #20]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	68db      	ldr	r3, [r3, #12]
 8003004:	08db      	lsrs	r3, r3, #3
 8003006:	f003 0303 	and.w	r3, r3, #3
 800300a:	005b      	lsls	r3, r3, #1
 800300c:	fa02 f303 	lsl.w	r3, r2, r3
 8003010:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	691b      	ldr	r3, [r3, #16]
 8003018:	2b04      	cmp	r3, #4
 800301a:	d00a      	beq.n	8003032 <HAL_ADC_ConfigChannel+0x152>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6818      	ldr	r0, [r3, #0]
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	6919      	ldr	r1, [r3, #16]
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	681a      	ldr	r2, [r3, #0]
 8003028:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800302c:	f7ff fb2a 	bl	8002684 <LL_ADC_SetOffset>
 8003030:	e17b      	b.n	800332a <HAL_ADC_ConfigChannel+0x44a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	2100      	movs	r1, #0
 8003038:	4618      	mov	r0, r3
 800303a:	f7ff fb47 	bl	80026cc <LL_ADC_GetOffsetChannel>
 800303e:	4603      	mov	r3, r0
 8003040:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003044:	2b00      	cmp	r3, #0
 8003046:	d10a      	bne.n	800305e <HAL_ADC_ConfigChannel+0x17e>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	2100      	movs	r1, #0
 800304e:	4618      	mov	r0, r3
 8003050:	f7ff fb3c 	bl	80026cc <LL_ADC_GetOffsetChannel>
 8003054:	4603      	mov	r3, r0
 8003056:	0e9b      	lsrs	r3, r3, #26
 8003058:	f003 021f 	and.w	r2, r3, #31
 800305c:	e01e      	b.n	800309c <HAL_ADC_ConfigChannel+0x1bc>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	2100      	movs	r1, #0
 8003064:	4618      	mov	r0, r3
 8003066:	f7ff fb31 	bl	80026cc <LL_ADC_GetOffsetChannel>
 800306a:	4603      	mov	r3, r0
 800306c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003070:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003074:	fa93 f3a3 	rbit	r3, r3
 8003078:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800307c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003080:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003084:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003088:	2b00      	cmp	r3, #0
 800308a:	d101      	bne.n	8003090 <HAL_ADC_ConfigChannel+0x1b0>
  {
    return 32U;
 800308c:	2320      	movs	r3, #32
 800308e:	e004      	b.n	800309a <HAL_ADC_ConfigChannel+0x1ba>
  }
  return __builtin_clz(value);
 8003090:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003094:	fab3 f383 	clz	r3, r3
 8003098:	b2db      	uxtb	r3, r3
 800309a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d105      	bne.n	80030b4 <HAL_ADC_ConfigChannel+0x1d4>
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	0e9b      	lsrs	r3, r3, #26
 80030ae:	f003 031f 	and.w	r3, r3, #31
 80030b2:	e018      	b.n	80030e6 <HAL_ADC_ConfigChannel+0x206>
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030bc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80030c0:	fa93 f3a3 	rbit	r3, r3
 80030c4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80030c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80030cc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80030d0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d101      	bne.n	80030dc <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 80030d8:	2320      	movs	r3, #32
 80030da:	e004      	b.n	80030e6 <HAL_ADC_ConfigChannel+0x206>
  return __builtin_clz(value);
 80030dc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80030e0:	fab3 f383 	clz	r3, r3
 80030e4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80030e6:	429a      	cmp	r2, r3
 80030e8:	d106      	bne.n	80030f8 <HAL_ADC_ConfigChannel+0x218>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	2200      	movs	r2, #0
 80030f0:	2100      	movs	r1, #0
 80030f2:	4618      	mov	r0, r3
 80030f4:	f7ff fb00 	bl	80026f8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	2101      	movs	r1, #1
 80030fe:	4618      	mov	r0, r3
 8003100:	f7ff fae4 	bl	80026cc <LL_ADC_GetOffsetChannel>
 8003104:	4603      	mov	r3, r0
 8003106:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800310a:	2b00      	cmp	r3, #0
 800310c:	d10a      	bne.n	8003124 <HAL_ADC_ConfigChannel+0x244>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	2101      	movs	r1, #1
 8003114:	4618      	mov	r0, r3
 8003116:	f7ff fad9 	bl	80026cc <LL_ADC_GetOffsetChannel>
 800311a:	4603      	mov	r3, r0
 800311c:	0e9b      	lsrs	r3, r3, #26
 800311e:	f003 021f 	and.w	r2, r3, #31
 8003122:	e01e      	b.n	8003162 <HAL_ADC_ConfigChannel+0x282>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	2101      	movs	r1, #1
 800312a:	4618      	mov	r0, r3
 800312c:	f7ff face 	bl	80026cc <LL_ADC_GetOffsetChannel>
 8003130:	4603      	mov	r3, r0
 8003132:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003136:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800313a:	fa93 f3a3 	rbit	r3, r3
 800313e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8003142:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003146:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 800314a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800314e:	2b00      	cmp	r3, #0
 8003150:	d101      	bne.n	8003156 <HAL_ADC_ConfigChannel+0x276>
    return 32U;
 8003152:	2320      	movs	r3, #32
 8003154:	e004      	b.n	8003160 <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 8003156:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800315a:	fab3 f383 	clz	r3, r3
 800315e:	b2db      	uxtb	r3, r3
 8003160:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800316a:	2b00      	cmp	r3, #0
 800316c:	d105      	bne.n	800317a <HAL_ADC_ConfigChannel+0x29a>
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	0e9b      	lsrs	r3, r3, #26
 8003174:	f003 031f 	and.w	r3, r3, #31
 8003178:	e018      	b.n	80031ac <HAL_ADC_ConfigChannel+0x2cc>
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003182:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003186:	fa93 f3a3 	rbit	r3, r3
 800318a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 800318e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003192:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8003196:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800319a:	2b00      	cmp	r3, #0
 800319c:	d101      	bne.n	80031a2 <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 800319e:	2320      	movs	r3, #32
 80031a0:	e004      	b.n	80031ac <HAL_ADC_ConfigChannel+0x2cc>
  return __builtin_clz(value);
 80031a2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80031a6:	fab3 f383 	clz	r3, r3
 80031aa:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80031ac:	429a      	cmp	r2, r3
 80031ae:	d106      	bne.n	80031be <HAL_ADC_ConfigChannel+0x2de>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	2200      	movs	r2, #0
 80031b6:	2101      	movs	r1, #1
 80031b8:	4618      	mov	r0, r3
 80031ba:	f7ff fa9d 	bl	80026f8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	2102      	movs	r1, #2
 80031c4:	4618      	mov	r0, r3
 80031c6:	f7ff fa81 	bl	80026cc <LL_ADC_GetOffsetChannel>
 80031ca:	4603      	mov	r3, r0
 80031cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d10a      	bne.n	80031ea <HAL_ADC_ConfigChannel+0x30a>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	2102      	movs	r1, #2
 80031da:	4618      	mov	r0, r3
 80031dc:	f7ff fa76 	bl	80026cc <LL_ADC_GetOffsetChannel>
 80031e0:	4603      	mov	r3, r0
 80031e2:	0e9b      	lsrs	r3, r3, #26
 80031e4:	f003 021f 	and.w	r2, r3, #31
 80031e8:	e01e      	b.n	8003228 <HAL_ADC_ConfigChannel+0x348>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	2102      	movs	r1, #2
 80031f0:	4618      	mov	r0, r3
 80031f2:	f7ff fa6b 	bl	80026cc <LL_ADC_GetOffsetChannel>
 80031f6:	4603      	mov	r3, r0
 80031f8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003200:	fa93 f3a3 	rbit	r3, r3
 8003204:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8003208:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800320c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8003210:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003214:	2b00      	cmp	r3, #0
 8003216:	d101      	bne.n	800321c <HAL_ADC_ConfigChannel+0x33c>
    return 32U;
 8003218:	2320      	movs	r3, #32
 800321a:	e004      	b.n	8003226 <HAL_ADC_ConfigChannel+0x346>
  return __builtin_clz(value);
 800321c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003220:	fab3 f383 	clz	r3, r3
 8003224:	b2db      	uxtb	r3, r3
 8003226:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003230:	2b00      	cmp	r3, #0
 8003232:	d105      	bne.n	8003240 <HAL_ADC_ConfigChannel+0x360>
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	0e9b      	lsrs	r3, r3, #26
 800323a:	f003 031f 	and.w	r3, r3, #31
 800323e:	e016      	b.n	800326e <HAL_ADC_ConfigChannel+0x38e>
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003248:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800324c:	fa93 f3a3 	rbit	r3, r3
 8003250:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8003252:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003254:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8003258:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800325c:	2b00      	cmp	r3, #0
 800325e:	d101      	bne.n	8003264 <HAL_ADC_ConfigChannel+0x384>
    return 32U;
 8003260:	2320      	movs	r3, #32
 8003262:	e004      	b.n	800326e <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8003264:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003268:	fab3 f383 	clz	r3, r3
 800326c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800326e:	429a      	cmp	r2, r3
 8003270:	d106      	bne.n	8003280 <HAL_ADC_ConfigChannel+0x3a0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	2200      	movs	r2, #0
 8003278:	2102      	movs	r1, #2
 800327a:	4618      	mov	r0, r3
 800327c:	f7ff fa3c 	bl	80026f8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	2103      	movs	r1, #3
 8003286:	4618      	mov	r0, r3
 8003288:	f7ff fa20 	bl	80026cc <LL_ADC_GetOffsetChannel>
 800328c:	4603      	mov	r3, r0
 800328e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003292:	2b00      	cmp	r3, #0
 8003294:	d10a      	bne.n	80032ac <HAL_ADC_ConfigChannel+0x3cc>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	2103      	movs	r1, #3
 800329c:	4618      	mov	r0, r3
 800329e:	f7ff fa15 	bl	80026cc <LL_ADC_GetOffsetChannel>
 80032a2:	4603      	mov	r3, r0
 80032a4:	0e9b      	lsrs	r3, r3, #26
 80032a6:	f003 021f 	and.w	r2, r3, #31
 80032aa:	e017      	b.n	80032dc <HAL_ADC_ConfigChannel+0x3fc>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	2103      	movs	r1, #3
 80032b2:	4618      	mov	r0, r3
 80032b4:	f7ff fa0a 	bl	80026cc <LL_ADC_GetOffsetChannel>
 80032b8:	4603      	mov	r3, r0
 80032ba:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80032be:	fa93 f3a3 	rbit	r3, r3
 80032c2:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80032c4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80032c6:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80032c8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d101      	bne.n	80032d2 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 80032ce:	2320      	movs	r3, #32
 80032d0:	e003      	b.n	80032da <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 80032d2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80032d4:	fab3 f383 	clz	r3, r3
 80032d8:	b2db      	uxtb	r3, r3
 80032da:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d105      	bne.n	80032f4 <HAL_ADC_ConfigChannel+0x414>
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	0e9b      	lsrs	r3, r3, #26
 80032ee:	f003 031f 	and.w	r3, r3, #31
 80032f2:	e011      	b.n	8003318 <HAL_ADC_ConfigChannel+0x438>
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032fa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80032fc:	fa93 f3a3 	rbit	r3, r3
 8003300:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8003302:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003304:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8003306:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003308:	2b00      	cmp	r3, #0
 800330a:	d101      	bne.n	8003310 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 800330c:	2320      	movs	r3, #32
 800330e:	e003      	b.n	8003318 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8003310:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003312:	fab3 f383 	clz	r3, r3
 8003316:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003318:	429a      	cmp	r2, r3
 800331a:	d106      	bne.n	800332a <HAL_ADC_ConfigChannel+0x44a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	2200      	movs	r2, #0
 8003322:	2103      	movs	r1, #3
 8003324:	4618      	mov	r0, r3
 8003326:	f7ff f9e7 	bl	80026f8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4618      	mov	r0, r3
 8003330:	f7ff fb14 	bl	800295c <LL_ADC_IsEnabled>
 8003334:	4603      	mov	r3, r0
 8003336:	2b00      	cmp	r3, #0
 8003338:	f040 8140 	bne.w	80035bc <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6818      	ldr	r0, [r3, #0]
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	6819      	ldr	r1, [r3, #0]
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	68db      	ldr	r3, [r3, #12]
 8003348:	461a      	mov	r2, r3
 800334a:	f7ff fa6d 	bl	8002828 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	68db      	ldr	r3, [r3, #12]
 8003352:	4a8f      	ldr	r2, [pc, #572]	; (8003590 <HAL_ADC_ConfigChannel+0x6b0>)
 8003354:	4293      	cmp	r3, r2
 8003356:	f040 8131 	bne.w	80035bc <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003366:	2b00      	cmp	r3, #0
 8003368:	d10b      	bne.n	8003382 <HAL_ADC_ConfigChannel+0x4a2>
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	0e9b      	lsrs	r3, r3, #26
 8003370:	3301      	adds	r3, #1
 8003372:	f003 031f 	and.w	r3, r3, #31
 8003376:	2b09      	cmp	r3, #9
 8003378:	bf94      	ite	ls
 800337a:	2301      	movls	r3, #1
 800337c:	2300      	movhi	r3, #0
 800337e:	b2db      	uxtb	r3, r3
 8003380:	e019      	b.n	80033b6 <HAL_ADC_ConfigChannel+0x4d6>
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003388:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800338a:	fa93 f3a3 	rbit	r3, r3
 800338e:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8003390:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003392:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8003394:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003396:	2b00      	cmp	r3, #0
 8003398:	d101      	bne.n	800339e <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 800339a:	2320      	movs	r3, #32
 800339c:	e003      	b.n	80033a6 <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 800339e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80033a0:	fab3 f383 	clz	r3, r3
 80033a4:	b2db      	uxtb	r3, r3
 80033a6:	3301      	adds	r3, #1
 80033a8:	f003 031f 	and.w	r3, r3, #31
 80033ac:	2b09      	cmp	r3, #9
 80033ae:	bf94      	ite	ls
 80033b0:	2301      	movls	r3, #1
 80033b2:	2300      	movhi	r3, #0
 80033b4:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d079      	beq.n	80034ae <HAL_ADC_ConfigChannel+0x5ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d107      	bne.n	80033d6 <HAL_ADC_ConfigChannel+0x4f6>
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	0e9b      	lsrs	r3, r3, #26
 80033cc:	3301      	adds	r3, #1
 80033ce:	069b      	lsls	r3, r3, #26
 80033d0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80033d4:	e015      	b.n	8003402 <HAL_ADC_ConfigChannel+0x522>
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80033de:	fa93 f3a3 	rbit	r3, r3
 80033e2:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80033e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80033e6:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80033e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d101      	bne.n	80033f2 <HAL_ADC_ConfigChannel+0x512>
    return 32U;
 80033ee:	2320      	movs	r3, #32
 80033f0:	e003      	b.n	80033fa <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 80033f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80033f4:	fab3 f383 	clz	r3, r3
 80033f8:	b2db      	uxtb	r3, r3
 80033fa:	3301      	adds	r3, #1
 80033fc:	069b      	lsls	r3, r3, #26
 80033fe:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800340a:	2b00      	cmp	r3, #0
 800340c:	d109      	bne.n	8003422 <HAL_ADC_ConfigChannel+0x542>
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	0e9b      	lsrs	r3, r3, #26
 8003414:	3301      	adds	r3, #1
 8003416:	f003 031f 	and.w	r3, r3, #31
 800341a:	2101      	movs	r1, #1
 800341c:	fa01 f303 	lsl.w	r3, r1, r3
 8003420:	e017      	b.n	8003452 <HAL_ADC_ConfigChannel+0x572>
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003428:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800342a:	fa93 f3a3 	rbit	r3, r3
 800342e:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8003430:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003432:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8003434:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003436:	2b00      	cmp	r3, #0
 8003438:	d101      	bne.n	800343e <HAL_ADC_ConfigChannel+0x55e>
    return 32U;
 800343a:	2320      	movs	r3, #32
 800343c:	e003      	b.n	8003446 <HAL_ADC_ConfigChannel+0x566>
  return __builtin_clz(value);
 800343e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003440:	fab3 f383 	clz	r3, r3
 8003444:	b2db      	uxtb	r3, r3
 8003446:	3301      	adds	r3, #1
 8003448:	f003 031f 	and.w	r3, r3, #31
 800344c:	2101      	movs	r1, #1
 800344e:	fa01 f303 	lsl.w	r3, r1, r3
 8003452:	ea42 0103 	orr.w	r1, r2, r3
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800345e:	2b00      	cmp	r3, #0
 8003460:	d10a      	bne.n	8003478 <HAL_ADC_ConfigChannel+0x598>
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	0e9b      	lsrs	r3, r3, #26
 8003468:	3301      	adds	r3, #1
 800346a:	f003 021f 	and.w	r2, r3, #31
 800346e:	4613      	mov	r3, r2
 8003470:	005b      	lsls	r3, r3, #1
 8003472:	4413      	add	r3, r2
 8003474:	051b      	lsls	r3, r3, #20
 8003476:	e018      	b.n	80034aa <HAL_ADC_ConfigChannel+0x5ca>
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800347e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003480:	fa93 f3a3 	rbit	r3, r3
 8003484:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003486:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003488:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 800348a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800348c:	2b00      	cmp	r3, #0
 800348e:	d101      	bne.n	8003494 <HAL_ADC_ConfigChannel+0x5b4>
    return 32U;
 8003490:	2320      	movs	r3, #32
 8003492:	e003      	b.n	800349c <HAL_ADC_ConfigChannel+0x5bc>
  return __builtin_clz(value);
 8003494:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003496:	fab3 f383 	clz	r3, r3
 800349a:	b2db      	uxtb	r3, r3
 800349c:	3301      	adds	r3, #1
 800349e:	f003 021f 	and.w	r2, r3, #31
 80034a2:	4613      	mov	r3, r2
 80034a4:	005b      	lsls	r3, r3, #1
 80034a6:	4413      	add	r3, r2
 80034a8:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80034aa:	430b      	orrs	r3, r1
 80034ac:	e081      	b.n	80035b2 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d107      	bne.n	80034ca <HAL_ADC_ConfigChannel+0x5ea>
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	0e9b      	lsrs	r3, r3, #26
 80034c0:	3301      	adds	r3, #1
 80034c2:	069b      	lsls	r3, r3, #26
 80034c4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80034c8:	e015      	b.n	80034f6 <HAL_ADC_ConfigChannel+0x616>
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034d2:	fa93 f3a3 	rbit	r3, r3
 80034d6:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80034d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034da:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80034dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d101      	bne.n	80034e6 <HAL_ADC_ConfigChannel+0x606>
    return 32U;
 80034e2:	2320      	movs	r3, #32
 80034e4:	e003      	b.n	80034ee <HAL_ADC_ConfigChannel+0x60e>
  return __builtin_clz(value);
 80034e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034e8:	fab3 f383 	clz	r3, r3
 80034ec:	b2db      	uxtb	r3, r3
 80034ee:	3301      	adds	r3, #1
 80034f0:	069b      	lsls	r3, r3, #26
 80034f2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d109      	bne.n	8003516 <HAL_ADC_ConfigChannel+0x636>
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	0e9b      	lsrs	r3, r3, #26
 8003508:	3301      	adds	r3, #1
 800350a:	f003 031f 	and.w	r3, r3, #31
 800350e:	2101      	movs	r1, #1
 8003510:	fa01 f303 	lsl.w	r3, r1, r3
 8003514:	e017      	b.n	8003546 <HAL_ADC_ConfigChannel+0x666>
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800351c:	6a3b      	ldr	r3, [r7, #32]
 800351e:	fa93 f3a3 	rbit	r3, r3
 8003522:	61fb      	str	r3, [r7, #28]
  return result;
 8003524:	69fb      	ldr	r3, [r7, #28]
 8003526:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8003528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800352a:	2b00      	cmp	r3, #0
 800352c:	d101      	bne.n	8003532 <HAL_ADC_ConfigChannel+0x652>
    return 32U;
 800352e:	2320      	movs	r3, #32
 8003530:	e003      	b.n	800353a <HAL_ADC_ConfigChannel+0x65a>
  return __builtin_clz(value);
 8003532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003534:	fab3 f383 	clz	r3, r3
 8003538:	b2db      	uxtb	r3, r3
 800353a:	3301      	adds	r3, #1
 800353c:	f003 031f 	and.w	r3, r3, #31
 8003540:	2101      	movs	r1, #1
 8003542:	fa01 f303 	lsl.w	r3, r1, r3
 8003546:	ea42 0103 	orr.w	r1, r2, r3
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003552:	2b00      	cmp	r3, #0
 8003554:	d10d      	bne.n	8003572 <HAL_ADC_ConfigChannel+0x692>
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	0e9b      	lsrs	r3, r3, #26
 800355c:	3301      	adds	r3, #1
 800355e:	f003 021f 	and.w	r2, r3, #31
 8003562:	4613      	mov	r3, r2
 8003564:	005b      	lsls	r3, r3, #1
 8003566:	4413      	add	r3, r2
 8003568:	3b1e      	subs	r3, #30
 800356a:	051b      	lsls	r3, r3, #20
 800356c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003570:	e01e      	b.n	80035b0 <HAL_ADC_ConfigChannel+0x6d0>
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003578:	697b      	ldr	r3, [r7, #20]
 800357a:	fa93 f3a3 	rbit	r3, r3
 800357e:	613b      	str	r3, [r7, #16]
  return result;
 8003580:	693b      	ldr	r3, [r7, #16]
 8003582:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003584:	69bb      	ldr	r3, [r7, #24]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d104      	bne.n	8003594 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 800358a:	2320      	movs	r3, #32
 800358c:	e006      	b.n	800359c <HAL_ADC_ConfigChannel+0x6bc>
 800358e:	bf00      	nop
 8003590:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003594:	69bb      	ldr	r3, [r7, #24]
 8003596:	fab3 f383 	clz	r3, r3
 800359a:	b2db      	uxtb	r3, r3
 800359c:	3301      	adds	r3, #1
 800359e:	f003 021f 	and.w	r2, r3, #31
 80035a2:	4613      	mov	r3, r2
 80035a4:	005b      	lsls	r3, r3, #1
 80035a6:	4413      	add	r3, r2
 80035a8:	3b1e      	subs	r3, #30
 80035aa:	051b      	lsls	r3, r3, #20
 80035ac:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80035b0:	430b      	orrs	r3, r1
 80035b2:	683a      	ldr	r2, [r7, #0]
 80035b4:	6892      	ldr	r2, [r2, #8]
 80035b6:	4619      	mov	r1, r3
 80035b8:	f7ff f90b 	bl	80027d2 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	681a      	ldr	r2, [r3, #0]
 80035c0:	4b3c      	ldr	r3, [pc, #240]	; (80036b4 <HAL_ADC_ConfigChannel+0x7d4>)
 80035c2:	4013      	ands	r3, r2
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d06b      	beq.n	80036a0 <HAL_ADC_ConfigChannel+0x7c0>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80035c8:	483b      	ldr	r0, [pc, #236]	; (80036b8 <HAL_ADC_ConfigChannel+0x7d8>)
 80035ca:	f7ff f84d 	bl	8002668 <LL_ADC_GetCommonPathInternalCh>
 80035ce:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a39      	ldr	r2, [pc, #228]	; (80036bc <HAL_ADC_ConfigChannel+0x7dc>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d126      	bne.n	800362a <HAL_ADC_ConfigChannel+0x74a>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80035dc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80035e0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d120      	bne.n	800362a <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a34      	ldr	r2, [pc, #208]	; (80036c0 <HAL_ADC_ConfigChannel+0x7e0>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d156      	bne.n	80036a0 <HAL_ADC_ConfigChannel+0x7c0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80035f2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80035f6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80035fa:	4619      	mov	r1, r3
 80035fc:	482e      	ldr	r0, [pc, #184]	; (80036b8 <HAL_ADC_ConfigChannel+0x7d8>)
 80035fe:	f7ff f820 	bl	8002642 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8003602:	4b30      	ldr	r3, [pc, #192]	; (80036c4 <HAL_ADC_ConfigChannel+0x7e4>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	099b      	lsrs	r3, r3, #6
 8003608:	4a2f      	ldr	r2, [pc, #188]	; (80036c8 <HAL_ADC_ConfigChannel+0x7e8>)
 800360a:	fba2 2303 	umull	r2, r3, r2, r3
 800360e:	099a      	lsrs	r2, r3, #6
 8003610:	4613      	mov	r3, r2
 8003612:	005b      	lsls	r3, r3, #1
 8003614:	4413      	add	r3, r2
 8003616:	009b      	lsls	r3, r3, #2
 8003618:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800361a:	e002      	b.n	8003622 <HAL_ADC_ConfigChannel+0x742>
          {
            wait_loop_index--;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	3b01      	subs	r3, #1
 8003620:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d1f9      	bne.n	800361c <HAL_ADC_ConfigChannel+0x73c>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003628:	e03a      	b.n	80036a0 <HAL_ADC_ConfigChannel+0x7c0>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a27      	ldr	r2, [pc, #156]	; (80036cc <HAL_ADC_ConfigChannel+0x7ec>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d113      	bne.n	800365c <HAL_ADC_ConfigChannel+0x77c>
 8003634:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003638:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800363c:	2b00      	cmp	r3, #0
 800363e:	d10d      	bne.n	800365c <HAL_ADC_ConfigChannel+0x77c>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a1e      	ldr	r2, [pc, #120]	; (80036c0 <HAL_ADC_ConfigChannel+0x7e0>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d12a      	bne.n	80036a0 <HAL_ADC_ConfigChannel+0x7c0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800364a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800364e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003652:	4619      	mov	r1, r3
 8003654:	4818      	ldr	r0, [pc, #96]	; (80036b8 <HAL_ADC_ConfigChannel+0x7d8>)
 8003656:	f7fe fff4 	bl	8002642 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800365a:	e021      	b.n	80036a0 <HAL_ADC_ConfigChannel+0x7c0>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4a1b      	ldr	r2, [pc, #108]	; (80036d0 <HAL_ADC_ConfigChannel+0x7f0>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d11c      	bne.n	80036a0 <HAL_ADC_ConfigChannel+0x7c0>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003666:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800366a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800366e:	2b00      	cmp	r3, #0
 8003670:	d116      	bne.n	80036a0 <HAL_ADC_ConfigChannel+0x7c0>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a12      	ldr	r2, [pc, #72]	; (80036c0 <HAL_ADC_ConfigChannel+0x7e0>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d111      	bne.n	80036a0 <HAL_ADC_ConfigChannel+0x7c0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800367c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003680:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003684:	4619      	mov	r1, r3
 8003686:	480c      	ldr	r0, [pc, #48]	; (80036b8 <HAL_ADC_ConfigChannel+0x7d8>)
 8003688:	f7fe ffdb 	bl	8002642 <LL_ADC_SetCommonPathInternalCh>
 800368c:	e008      	b.n	80036a0 <HAL_ADC_ConfigChannel+0x7c0>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003692:	f043 0220 	orr.w	r2, r3, #32
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800369a:	2301      	movs	r3, #1
 800369c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2200      	movs	r2, #0
 80036a4:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 80036a8:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	37d8      	adds	r7, #216	; 0xd8
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}
 80036b4:	80080000 	.word	0x80080000
 80036b8:	50040300 	.word	0x50040300
 80036bc:	c7520000 	.word	0xc7520000
 80036c0:	50040000 	.word	0x50040000
 80036c4:	20000000 	.word	0x20000000
 80036c8:	053e2d63 	.word	0x053e2d63
 80036cc:	cb840000 	.word	0xcb840000
 80036d0:	80000001 	.word	0x80000001

080036d4 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b088      	sub	sp, #32
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
 80036dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80036de:	2300      	movs	r3, #0
 80036e0:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4618      	mov	r0, r3
 80036ec:	f7ff f984 	bl	80029f8 <LL_ADC_REG_IsConversionOngoing>
 80036f0:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4618      	mov	r0, r3
 80036f8:	f7ff f9a5 	bl	8002a46 <LL_ADC_INJ_IsConversionOngoing>
 80036fc:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d103      	bne.n	800370c <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	2b00      	cmp	r3, #0
 8003708:	f000 8090 	beq.w	800382c <ADC_ConversionStop+0x158>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	68db      	ldr	r3, [r3, #12]
 8003712:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003716:	2b00      	cmp	r3, #0
 8003718:	d02a      	beq.n	8003770 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	7e5b      	ldrb	r3, [r3, #25]
 800371e:	2b01      	cmp	r3, #1
 8003720:	d126      	bne.n	8003770 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	7e1b      	ldrb	r3, [r3, #24]
 8003726:	2b01      	cmp	r3, #1
 8003728:	d122      	bne.n	8003770 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800372a:	2301      	movs	r3, #1
 800372c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800372e:	e014      	b.n	800375a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8003730:	69fb      	ldr	r3, [r7, #28]
 8003732:	4a41      	ldr	r2, [pc, #260]	; (8003838 <ADC_ConversionStop+0x164>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d90d      	bls.n	8003754 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800373c:	f043 0210 	orr.w	r2, r3, #16
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003748:	f043 0201 	orr.w	r2, r3, #1
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8003750:	2301      	movs	r3, #1
 8003752:	e06c      	b.n	800382e <ADC_ConversionStop+0x15a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8003754:	69fb      	ldr	r3, [r7, #28]
 8003756:	3301      	adds	r3, #1
 8003758:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003764:	2b40      	cmp	r3, #64	; 0x40
 8003766:	d1e3      	bne.n	8003730 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	2240      	movs	r2, #64	; 0x40
 800376e:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003770:	69bb      	ldr	r3, [r7, #24]
 8003772:	2b02      	cmp	r3, #2
 8003774:	d014      	beq.n	80037a0 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4618      	mov	r0, r3
 800377c:	f7ff f93c 	bl	80029f8 <LL_ADC_REG_IsConversionOngoing>
 8003780:	4603      	mov	r3, r0
 8003782:	2b00      	cmp	r3, #0
 8003784:	d00c      	beq.n	80037a0 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4618      	mov	r0, r3
 800378c:	f7ff f8f9 	bl	8002982 <LL_ADC_IsDisableOngoing>
 8003790:	4603      	mov	r3, r0
 8003792:	2b00      	cmp	r3, #0
 8003794:	d104      	bne.n	80037a0 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4618      	mov	r0, r3
 800379c:	f7ff f918 	bl	80029d0 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80037a0:	69bb      	ldr	r3, [r7, #24]
 80037a2:	2b01      	cmp	r3, #1
 80037a4:	d014      	beq.n	80037d0 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	4618      	mov	r0, r3
 80037ac:	f7ff f94b 	bl	8002a46 <LL_ADC_INJ_IsConversionOngoing>
 80037b0:	4603      	mov	r3, r0
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d00c      	beq.n	80037d0 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4618      	mov	r0, r3
 80037bc:	f7ff f8e1 	bl	8002982 <LL_ADC_IsDisableOngoing>
 80037c0:	4603      	mov	r3, r0
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d104      	bne.n	80037d0 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4618      	mov	r0, r3
 80037cc:	f7ff f927 	bl	8002a1e <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80037d0:	69bb      	ldr	r3, [r7, #24]
 80037d2:	2b02      	cmp	r3, #2
 80037d4:	d004      	beq.n	80037e0 <ADC_ConversionStop+0x10c>
 80037d6:	2b03      	cmp	r3, #3
 80037d8:	d105      	bne.n	80037e6 <ADC_ConversionStop+0x112>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80037da:	230c      	movs	r3, #12
 80037dc:	617b      	str	r3, [r7, #20]
        break;
 80037de:	e005      	b.n	80037ec <ADC_ConversionStop+0x118>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80037e0:	2308      	movs	r3, #8
 80037e2:	617b      	str	r3, [r7, #20]
        break;
 80037e4:	e002      	b.n	80037ec <ADC_ConversionStop+0x118>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80037e6:	2304      	movs	r3, #4
 80037e8:	617b      	str	r3, [r7, #20]
        break;
 80037ea:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80037ec:	f7fe fee8 	bl	80025c0 <HAL_GetTick>
 80037f0:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80037f2:	e014      	b.n	800381e <ADC_ConversionStop+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80037f4:	f7fe fee4 	bl	80025c0 <HAL_GetTick>
 80037f8:	4602      	mov	r2, r0
 80037fa:	68bb      	ldr	r3, [r7, #8]
 80037fc:	1ad3      	subs	r3, r2, r3
 80037fe:	2b05      	cmp	r3, #5
 8003800:	d90d      	bls.n	800381e <ADC_ConversionStop+0x14a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003806:	f043 0210 	orr.w	r2, r3, #16
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003812:	f043 0201 	orr.w	r2, r3, #1
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	e007      	b.n	800382e <ADC_ConversionStop+0x15a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	689a      	ldr	r2, [r3, #8]
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	4013      	ands	r3, r2
 8003828:	2b00      	cmp	r3, #0
 800382a:	d1e3      	bne.n	80037f4 <ADC_ConversionStop+0x120>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800382c:	2300      	movs	r3, #0
}
 800382e:	4618      	mov	r0, r3
 8003830:	3720      	adds	r7, #32
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}
 8003836:	bf00      	nop
 8003838:	a33fffff 	.word	0xa33fffff

0800383c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b084      	sub	sp, #16
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4618      	mov	r0, r3
 800384a:	f7ff f887 	bl	800295c <LL_ADC_IsEnabled>
 800384e:	4603      	mov	r3, r0
 8003850:	2b00      	cmp	r3, #0
 8003852:	d146      	bne.n	80038e2 <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	689a      	ldr	r2, [r3, #8]
 800385a:	4b24      	ldr	r3, [pc, #144]	; (80038ec <ADC_Enable+0xb0>)
 800385c:	4013      	ands	r3, r2
 800385e:	2b00      	cmp	r3, #0
 8003860:	d00d      	beq.n	800387e <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003866:	f043 0210 	orr.w	r2, r3, #16
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003872:	f043 0201 	orr.w	r2, r3, #1
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	e032      	b.n	80038e4 <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4618      	mov	r0, r3
 8003884:	f7ff f842 	bl	800290c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003888:	f7fe fe9a 	bl	80025c0 <HAL_GetTick>
 800388c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800388e:	e021      	b.n	80038d4 <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4618      	mov	r0, r3
 8003896:	f7ff f861 	bl	800295c <LL_ADC_IsEnabled>
 800389a:	4603      	mov	r3, r0
 800389c:	2b00      	cmp	r3, #0
 800389e:	d104      	bne.n	80038aa <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4618      	mov	r0, r3
 80038a6:	f7ff f831 	bl	800290c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80038aa:	f7fe fe89 	bl	80025c0 <HAL_GetTick>
 80038ae:	4602      	mov	r2, r0
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	1ad3      	subs	r3, r2, r3
 80038b4:	2b02      	cmp	r3, #2
 80038b6:	d90d      	bls.n	80038d4 <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038bc:	f043 0210 	orr.w	r2, r3, #16
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038c8:	f043 0201 	orr.w	r2, r3, #1
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 80038d0:	2301      	movs	r3, #1
 80038d2:	e007      	b.n	80038e4 <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f003 0301 	and.w	r3, r3, #1
 80038de:	2b01      	cmp	r3, #1
 80038e0:	d1d6      	bne.n	8003890 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80038e2:	2300      	movs	r3, #0
}
 80038e4:	4618      	mov	r0, r3
 80038e6:	3710      	adds	r7, #16
 80038e8:	46bd      	mov	sp, r7
 80038ea:	bd80      	pop	{r7, pc}
 80038ec:	8000003f 	.word	0x8000003f

080038f0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b084      	sub	sp, #16
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4618      	mov	r0, r3
 80038fe:	f7ff f840 	bl	8002982 <LL_ADC_IsDisableOngoing>
 8003902:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4618      	mov	r0, r3
 800390a:	f7ff f827 	bl	800295c <LL_ADC_IsEnabled>
 800390e:	4603      	mov	r3, r0
 8003910:	2b00      	cmp	r3, #0
 8003912:	d040      	beq.n	8003996 <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	2b00      	cmp	r3, #0
 8003918:	d13d      	bne.n	8003996 <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	689b      	ldr	r3, [r3, #8]
 8003920:	f003 030d 	and.w	r3, r3, #13
 8003924:	2b01      	cmp	r3, #1
 8003926:	d10c      	bne.n	8003942 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4618      	mov	r0, r3
 800392e:	f7ff f801 	bl	8002934 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	2203      	movs	r2, #3
 8003938:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800393a:	f7fe fe41 	bl	80025c0 <HAL_GetTick>
 800393e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003940:	e022      	b.n	8003988 <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003946:	f043 0210 	orr.w	r2, r3, #16
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003952:	f043 0201 	orr.w	r2, r3, #1
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 800395a:	2301      	movs	r3, #1
 800395c:	e01c      	b.n	8003998 <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800395e:	f7fe fe2f 	bl	80025c0 <HAL_GetTick>
 8003962:	4602      	mov	r2, r0
 8003964:	68bb      	ldr	r3, [r7, #8]
 8003966:	1ad3      	subs	r3, r2, r3
 8003968:	2b02      	cmp	r3, #2
 800396a:	d90d      	bls.n	8003988 <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003970:	f043 0210 	orr.w	r2, r3, #16
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800397c:	f043 0201 	orr.w	r2, r3, #1
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 8003984:	2301      	movs	r3, #1
 8003986:	e007      	b.n	8003998 <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	689b      	ldr	r3, [r3, #8]
 800398e:	f003 0301 	and.w	r3, r3, #1
 8003992:	2b00      	cmp	r3, #0
 8003994:	d1e3      	bne.n	800395e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003996:	2300      	movs	r3, #0
}
 8003998:	4618      	mov	r0, r3
 800399a:	3710      	adds	r7, #16
 800399c:	46bd      	mov	sp, r7
 800399e:	bd80      	pop	{r7, pc}

080039a0 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b084      	sub	sp, #16
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039ac:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039b2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d14b      	bne.n	8003a52 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039be:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	659a      	str	r2, [r3, #88]	; 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f003 0308 	and.w	r3, r3, #8
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d021      	beq.n	8003a18 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4618      	mov	r0, r3
 80039da:	f7fe febb 	bl	8002754 <LL_ADC_REG_IsTriggerSourceSWStart>
 80039de:	4603      	mov	r3, r0
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d032      	beq.n	8003a4a <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	68db      	ldr	r3, [r3, #12]
 80039ea:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d12b      	bne.n	8003a4a <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039f6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	659a      	str	r2, [r3, #88]	; 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a02:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d11f      	bne.n	8003a4a <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a0e:	f043 0201 	orr.w	r2, r3, #1
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	659a      	str	r2, [r3, #88]	; 0x58
 8003a16:	e018      	b.n	8003a4a <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	68db      	ldr	r3, [r3, #12]
 8003a1e:	f003 0302 	and.w	r3, r3, #2
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d111      	bne.n	8003a4a <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a2a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	659a      	str	r2, [r3, #88]	; 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a36:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d105      	bne.n	8003a4a <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a42:	f043 0201 	orr.w	r2, r3, #1
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	659a      	str	r2, [r3, #88]	; 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003a4a:	68f8      	ldr	r0, [r7, #12]
 8003a4c:	f7fe fb5c 	bl	8002108 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003a50:	e00e      	b.n	8003a70 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a56:	f003 0310 	and.w	r3, r3, #16
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d003      	beq.n	8003a66 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003a5e:	68f8      	ldr	r0, [r7, #12]
 8003a60:	f7ff fa33 	bl	8002eca <HAL_ADC_ErrorCallback>
}
 8003a64:	e004      	b.n	8003a70 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a6c:	6878      	ldr	r0, [r7, #4]
 8003a6e:	4798      	blx	r3
}
 8003a70:	bf00      	nop
 8003a72:	3710      	adds	r7, #16
 8003a74:	46bd      	mov	sp, r7
 8003a76:	bd80      	pop	{r7, pc}

08003a78 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b084      	sub	sp, #16
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a84:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003a86:	68f8      	ldr	r0, [r7, #12]
 8003a88:	f7fe fb34 	bl	80020f4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003a8c:	bf00      	nop
 8003a8e:	3710      	adds	r7, #16
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}

08003a94 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b084      	sub	sp, #16
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aa0:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003aa6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ab2:	f043 0204 	orr.w	r2, r3, #4
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003aba:	68f8      	ldr	r0, [r7, #12]
 8003abc:	f7ff fa05 	bl	8002eca <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003ac0:	bf00      	nop
 8003ac2:	3710      	adds	r7, #16
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bd80      	pop	{r7, pc}

08003ac8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b085      	sub	sp, #20
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	f003 0307 	and.w	r3, r3, #7
 8003ad6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ad8:	4b0c      	ldr	r3, [pc, #48]	; (8003b0c <__NVIC_SetPriorityGrouping+0x44>)
 8003ada:	68db      	ldr	r3, [r3, #12]
 8003adc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ade:	68ba      	ldr	r2, [r7, #8]
 8003ae0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003ae4:	4013      	ands	r3, r2
 8003ae6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003aec:	68bb      	ldr	r3, [r7, #8]
 8003aee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003af0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003af4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003af8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003afa:	4a04      	ldr	r2, [pc, #16]	; (8003b0c <__NVIC_SetPriorityGrouping+0x44>)
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	60d3      	str	r3, [r2, #12]
}
 8003b00:	bf00      	nop
 8003b02:	3714      	adds	r7, #20
 8003b04:	46bd      	mov	sp, r7
 8003b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0a:	4770      	bx	lr
 8003b0c:	e000ed00 	.word	0xe000ed00

08003b10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003b10:	b480      	push	{r7}
 8003b12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b14:	4b04      	ldr	r3, [pc, #16]	; (8003b28 <__NVIC_GetPriorityGrouping+0x18>)
 8003b16:	68db      	ldr	r3, [r3, #12]
 8003b18:	0a1b      	lsrs	r3, r3, #8
 8003b1a:	f003 0307 	and.w	r3, r3, #7
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	46bd      	mov	sp, r7
 8003b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b26:	4770      	bx	lr
 8003b28:	e000ed00 	.word	0xe000ed00

08003b2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	b083      	sub	sp, #12
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	4603      	mov	r3, r0
 8003b34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	db0b      	blt.n	8003b56 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b3e:	79fb      	ldrb	r3, [r7, #7]
 8003b40:	f003 021f 	and.w	r2, r3, #31
 8003b44:	4907      	ldr	r1, [pc, #28]	; (8003b64 <__NVIC_EnableIRQ+0x38>)
 8003b46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b4a:	095b      	lsrs	r3, r3, #5
 8003b4c:	2001      	movs	r0, #1
 8003b4e:	fa00 f202 	lsl.w	r2, r0, r2
 8003b52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003b56:	bf00      	nop
 8003b58:	370c      	adds	r7, #12
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b60:	4770      	bx	lr
 8003b62:	bf00      	nop
 8003b64:	e000e100 	.word	0xe000e100

08003b68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b083      	sub	sp, #12
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	4603      	mov	r3, r0
 8003b70:	6039      	str	r1, [r7, #0]
 8003b72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	db0a      	blt.n	8003b92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	b2da      	uxtb	r2, r3
 8003b80:	490c      	ldr	r1, [pc, #48]	; (8003bb4 <__NVIC_SetPriority+0x4c>)
 8003b82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b86:	0112      	lsls	r2, r2, #4
 8003b88:	b2d2      	uxtb	r2, r2
 8003b8a:	440b      	add	r3, r1
 8003b8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003b90:	e00a      	b.n	8003ba8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	b2da      	uxtb	r2, r3
 8003b96:	4908      	ldr	r1, [pc, #32]	; (8003bb8 <__NVIC_SetPriority+0x50>)
 8003b98:	79fb      	ldrb	r3, [r7, #7]
 8003b9a:	f003 030f 	and.w	r3, r3, #15
 8003b9e:	3b04      	subs	r3, #4
 8003ba0:	0112      	lsls	r2, r2, #4
 8003ba2:	b2d2      	uxtb	r2, r2
 8003ba4:	440b      	add	r3, r1
 8003ba6:	761a      	strb	r2, [r3, #24]
}
 8003ba8:	bf00      	nop
 8003baa:	370c      	adds	r7, #12
 8003bac:	46bd      	mov	sp, r7
 8003bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb2:	4770      	bx	lr
 8003bb4:	e000e100 	.word	0xe000e100
 8003bb8:	e000ed00 	.word	0xe000ed00

08003bbc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b089      	sub	sp, #36	; 0x24
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	60f8      	str	r0, [r7, #12]
 8003bc4:	60b9      	str	r1, [r7, #8]
 8003bc6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	f003 0307 	and.w	r3, r3, #7
 8003bce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003bd0:	69fb      	ldr	r3, [r7, #28]
 8003bd2:	f1c3 0307 	rsb	r3, r3, #7
 8003bd6:	2b04      	cmp	r3, #4
 8003bd8:	bf28      	it	cs
 8003bda:	2304      	movcs	r3, #4
 8003bdc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003bde:	69fb      	ldr	r3, [r7, #28]
 8003be0:	3304      	adds	r3, #4
 8003be2:	2b06      	cmp	r3, #6
 8003be4:	d902      	bls.n	8003bec <NVIC_EncodePriority+0x30>
 8003be6:	69fb      	ldr	r3, [r7, #28]
 8003be8:	3b03      	subs	r3, #3
 8003bea:	e000      	b.n	8003bee <NVIC_EncodePriority+0x32>
 8003bec:	2300      	movs	r3, #0
 8003bee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bf0:	f04f 32ff 	mov.w	r2, #4294967295
 8003bf4:	69bb      	ldr	r3, [r7, #24]
 8003bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8003bfa:	43da      	mvns	r2, r3
 8003bfc:	68bb      	ldr	r3, [r7, #8]
 8003bfe:	401a      	ands	r2, r3
 8003c00:	697b      	ldr	r3, [r7, #20]
 8003c02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c04:	f04f 31ff 	mov.w	r1, #4294967295
 8003c08:	697b      	ldr	r3, [r7, #20]
 8003c0a:	fa01 f303 	lsl.w	r3, r1, r3
 8003c0e:	43d9      	mvns	r1, r3
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c14:	4313      	orrs	r3, r2
         );
}
 8003c16:	4618      	mov	r0, r3
 8003c18:	3724      	adds	r7, #36	; 0x24
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c20:	4770      	bx	lr
	...

08003c24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b082      	sub	sp, #8
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	3b01      	subs	r3, #1
 8003c30:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003c34:	d301      	bcc.n	8003c3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c36:	2301      	movs	r3, #1
 8003c38:	e00f      	b.n	8003c5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c3a:	4a0a      	ldr	r2, [pc, #40]	; (8003c64 <SysTick_Config+0x40>)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	3b01      	subs	r3, #1
 8003c40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c42:	210f      	movs	r1, #15
 8003c44:	f04f 30ff 	mov.w	r0, #4294967295
 8003c48:	f7ff ff8e 	bl	8003b68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c4c:	4b05      	ldr	r3, [pc, #20]	; (8003c64 <SysTick_Config+0x40>)
 8003c4e:	2200      	movs	r2, #0
 8003c50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003c52:	4b04      	ldr	r3, [pc, #16]	; (8003c64 <SysTick_Config+0x40>)
 8003c54:	2207      	movs	r2, #7
 8003c56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003c58:	2300      	movs	r3, #0
}
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	3708      	adds	r7, #8
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	bd80      	pop	{r7, pc}
 8003c62:	bf00      	nop
 8003c64:	e000e010 	.word	0xe000e010

08003c68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b082      	sub	sp, #8
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003c70:	6878      	ldr	r0, [r7, #4]
 8003c72:	f7ff ff29 	bl	8003ac8 <__NVIC_SetPriorityGrouping>
}
 8003c76:	bf00      	nop
 8003c78:	3708      	adds	r7, #8
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bd80      	pop	{r7, pc}

08003c7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c7e:	b580      	push	{r7, lr}
 8003c80:	b086      	sub	sp, #24
 8003c82:	af00      	add	r7, sp, #0
 8003c84:	4603      	mov	r3, r0
 8003c86:	60b9      	str	r1, [r7, #8]
 8003c88:	607a      	str	r2, [r7, #4]
 8003c8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003c90:	f7ff ff3e 	bl	8003b10 <__NVIC_GetPriorityGrouping>
 8003c94:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c96:	687a      	ldr	r2, [r7, #4]
 8003c98:	68b9      	ldr	r1, [r7, #8]
 8003c9a:	6978      	ldr	r0, [r7, #20]
 8003c9c:	f7ff ff8e 	bl	8003bbc <NVIC_EncodePriority>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ca6:	4611      	mov	r1, r2
 8003ca8:	4618      	mov	r0, r3
 8003caa:	f7ff ff5d 	bl	8003b68 <__NVIC_SetPriority>
}
 8003cae:	bf00      	nop
 8003cb0:	3718      	adds	r7, #24
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}

08003cb6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003cb6:	b580      	push	{r7, lr}
 8003cb8:	b082      	sub	sp, #8
 8003cba:	af00      	add	r7, sp, #0
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003cc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	f7ff ff31 	bl	8003b2c <__NVIC_EnableIRQ>
}
 8003cca:	bf00      	nop
 8003ccc:	3708      	adds	r7, #8
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}

08003cd2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003cd2:	b580      	push	{r7, lr}
 8003cd4:	b082      	sub	sp, #8
 8003cd6:	af00      	add	r7, sp, #0
 8003cd8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003cda:	6878      	ldr	r0, [r7, #4]
 8003cdc:	f7ff ffa2 	bl	8003c24 <SysTick_Config>
 8003ce0:	4603      	mov	r3, r0
}
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	3708      	adds	r7, #8
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bd80      	pop	{r7, pc}
	...

08003cec <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b084      	sub	sp, #16
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d101      	bne.n	8003cfe <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e08d      	b.n	8003e1a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	461a      	mov	r2, r3
 8003d04:	4b47      	ldr	r3, [pc, #284]	; (8003e24 <HAL_DMA_Init+0x138>)
 8003d06:	429a      	cmp	r2, r3
 8003d08:	d80f      	bhi.n	8003d2a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	461a      	mov	r2, r3
 8003d10:	4b45      	ldr	r3, [pc, #276]	; (8003e28 <HAL_DMA_Init+0x13c>)
 8003d12:	4413      	add	r3, r2
 8003d14:	4a45      	ldr	r2, [pc, #276]	; (8003e2c <HAL_DMA_Init+0x140>)
 8003d16:	fba2 2303 	umull	r2, r3, r2, r3
 8003d1a:	091b      	lsrs	r3, r3, #4
 8003d1c:	009a      	lsls	r2, r3, #2
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	4a42      	ldr	r2, [pc, #264]	; (8003e30 <HAL_DMA_Init+0x144>)
 8003d26:	641a      	str	r2, [r3, #64]	; 0x40
 8003d28:	e00e      	b.n	8003d48 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	461a      	mov	r2, r3
 8003d30:	4b40      	ldr	r3, [pc, #256]	; (8003e34 <HAL_DMA_Init+0x148>)
 8003d32:	4413      	add	r3, r2
 8003d34:	4a3d      	ldr	r2, [pc, #244]	; (8003e2c <HAL_DMA_Init+0x140>)
 8003d36:	fba2 2303 	umull	r2, r3, r2, r3
 8003d3a:	091b      	lsrs	r3, r3, #4
 8003d3c:	009a      	lsls	r2, r3, #2
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	4a3c      	ldr	r2, [pc, #240]	; (8003e38 <HAL_DMA_Init+0x14c>)
 8003d46:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2202      	movs	r2, #2
 8003d4c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003d5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d62:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003d6c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	691b      	ldr	r3, [r3, #16]
 8003d72:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d78:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	699b      	ldr	r3, [r3, #24]
 8003d7e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d84:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6a1b      	ldr	r3, [r3, #32]
 8003d8a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003d8c:	68fa      	ldr	r2, [r7, #12]
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	68fa      	ldr	r2, [r7, #12]
 8003d98:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003d9a:	6878      	ldr	r0, [r7, #4]
 8003d9c:	f000 fa12 	bl	80041c4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	689b      	ldr	r3, [r3, #8]
 8003da4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003da8:	d102      	bne.n	8003db0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2200      	movs	r2, #0
 8003dae:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	685a      	ldr	r2, [r3, #4]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003db8:	b2d2      	uxtb	r2, r2
 8003dba:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003dc0:	687a      	ldr	r2, [r7, #4]
 8003dc2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003dc4:	605a      	str	r2, [r3, #4]

  if(((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d010      	beq.n	8003df0 <HAL_DMA_Init+0x104>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	2b04      	cmp	r3, #4
 8003dd4:	d80c      	bhi.n	8003df0 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	f000 fa32 	bl	8004240 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003de0:	2200      	movs	r2, #0
 8003de2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003de8:	687a      	ldr	r2, [r7, #4]
 8003dea:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003dec:	605a      	str	r2, [r3, #4]
 8003dee:	e008      	b.n	8003e02 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2200      	movs	r2, #0
 8003df4:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2200      	movs	r2, #0
 8003e00:	65da      	str	r2, [r3, #92]	; 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2200      	movs	r2, #0
 8003e06:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2200      	movs	r2, #0
 8003e14:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003e18:	2300      	movs	r3, #0
}
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	3710      	adds	r7, #16
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}
 8003e22:	bf00      	nop
 8003e24:	40020407 	.word	0x40020407
 8003e28:	bffdfff8 	.word	0xbffdfff8
 8003e2c:	cccccccd 	.word	0xcccccccd
 8003e30:	40020000 	.word	0x40020000
 8003e34:	bffdfbf8 	.word	0xbffdfbf8
 8003e38:	40020400 	.word	0x40020400

08003e3c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b086      	sub	sp, #24
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	60f8      	str	r0, [r7, #12]
 8003e44:	60b9      	str	r1, [r7, #8]
 8003e46:	607a      	str	r2, [r7, #4]
 8003e48:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003e54:	2b01      	cmp	r3, #1
 8003e56:	d101      	bne.n	8003e5c <HAL_DMA_Start_IT+0x20>
 8003e58:	2302      	movs	r3, #2
 8003e5a:	e066      	b.n	8003f2a <HAL_DMA_Start_IT+0xee>
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	2201      	movs	r2, #1
 8003e60:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003e6a:	b2db      	uxtb	r3, r3
 8003e6c:	2b01      	cmp	r3, #1
 8003e6e:	d155      	bne.n	8003f1c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	2202      	movs	r2, #2
 8003e74:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	681a      	ldr	r2, [r3, #0]
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f022 0201 	bic.w	r2, r2, #1
 8003e8c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	687a      	ldr	r2, [r7, #4]
 8003e92:	68b9      	ldr	r1, [r7, #8]
 8003e94:	68f8      	ldr	r0, [r7, #12]
 8003e96:	f000 f957 	bl	8004148 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d008      	beq.n	8003eb4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	681a      	ldr	r2, [r3, #0]
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f042 020e 	orr.w	r2, r2, #14
 8003eb0:	601a      	str	r2, [r3, #0]
 8003eb2:	e00f      	b.n	8003ed4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	681a      	ldr	r2, [r3, #0]
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f022 0204 	bic.w	r2, r2, #4
 8003ec2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	681a      	ldr	r2, [r3, #0]
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f042 020a 	orr.w	r2, r2, #10
 8003ed2:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d007      	beq.n	8003ef2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ee6:	681a      	ldr	r2, [r3, #0]
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003eec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ef0:	601a      	str	r2, [r3, #0]
    }

    if(hdma->DMAmuxRequestGen != 0U)
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d007      	beq.n	8003f0a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003efe:	681a      	ldr	r2, [r3, #0]
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f04:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f08:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f042 0201 	orr.w	r2, r2, #1
 8003f18:	601a      	str	r2, [r3, #0]
 8003f1a:	e005      	b.n	8003f28 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	2200      	movs	r2, #0
 8003f20:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003f24:	2302      	movs	r3, #2
 8003f26:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003f28:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	3718      	adds	r7, #24
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}

08003f32 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003f32:	b480      	push	{r7}
 8003f34:	b085      	sub	sp, #20
 8003f36:	af00      	add	r7, sp, #0
 8003f38:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003f44:	b2db      	uxtb	r3, r3
 8003f46:	2b02      	cmp	r3, #2
 8003f48:	d008      	beq.n	8003f5c <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2204      	movs	r2, #4
 8003f4e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2200      	movs	r2, #0
 8003f54:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	e040      	b.n	8003fde <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f022 020e 	bic.w	r2, r2, #14
 8003f6a:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f76:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003f7a:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f022 0201 	bic.w	r2, r2, #1
 8003f8a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f90:	f003 021c 	and.w	r2, r3, #28
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f98:	2101      	movs	r1, #1
 8003f9a:	fa01 f202 	lsl.w	r2, r1, r2
 8003f9e:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fa4:	687a      	ldr	r2, [r7, #4]
 8003fa6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003fa8:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d00c      	beq.n	8003fcc <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fb6:	681a      	ldr	r2, [r3, #0]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fbc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003fc0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fc6:	687a      	ldr	r2, [r7, #4]
 8003fc8:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003fca:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2201      	movs	r2, #1
 8003fd0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8003fdc:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003fde:	4618      	mov	r0, r3
 8003fe0:	3714      	adds	r7, #20
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe8:	4770      	bx	lr

08003fea <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003fea:	b580      	push	{r7, lr}
 8003fec:	b084      	sub	sp, #16
 8003fee:	af00      	add	r7, sp, #0
 8003ff0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004006:	f003 031c 	and.w	r3, r3, #28
 800400a:	2204      	movs	r2, #4
 800400c:	409a      	lsls	r2, r3
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	4013      	ands	r3, r2
 8004012:	2b00      	cmp	r3, #0
 8004014:	d026      	beq.n	8004064 <HAL_DMA_IRQHandler+0x7a>
 8004016:	68bb      	ldr	r3, [r7, #8]
 8004018:	f003 0304 	and.w	r3, r3, #4
 800401c:	2b00      	cmp	r3, #0
 800401e:	d021      	beq.n	8004064 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f003 0320 	and.w	r3, r3, #32
 800402a:	2b00      	cmp	r3, #0
 800402c:	d107      	bne.n	800403e <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	681a      	ldr	r2, [r3, #0]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f022 0204 	bic.w	r2, r2, #4
 800403c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004042:	f003 021c 	and.w	r2, r3, #28
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800404a:	2104      	movs	r1, #4
 800404c:	fa01 f202 	lsl.w	r2, r1, r2
 8004050:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004056:	2b00      	cmp	r3, #0
 8004058:	d071      	beq.n	800413e <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800405e:	6878      	ldr	r0, [r7, #4]
 8004060:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8004062:	e06c      	b.n	800413e <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004068:	f003 031c 	and.w	r3, r3, #28
 800406c:	2202      	movs	r2, #2
 800406e:	409a      	lsls	r2, r3
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	4013      	ands	r3, r2
 8004074:	2b00      	cmp	r3, #0
 8004076:	d02e      	beq.n	80040d6 <HAL_DMA_IRQHandler+0xec>
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	f003 0302 	and.w	r3, r3, #2
 800407e:	2b00      	cmp	r3, #0
 8004080:	d029      	beq.n	80040d6 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f003 0320 	and.w	r3, r3, #32
 800408c:	2b00      	cmp	r3, #0
 800408e:	d10b      	bne.n	80040a8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	681a      	ldr	r2, [r3, #0]
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f022 020a 	bic.w	r2, r2, #10
 800409e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2201      	movs	r2, #1
 80040a4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040ac:	f003 021c 	and.w	r2, r3, #28
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040b4:	2102      	movs	r1, #2
 80040b6:	fa01 f202 	lsl.w	r2, r1, r2
 80040ba:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2200      	movs	r2, #0
 80040c0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d038      	beq.n	800413e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040d0:	6878      	ldr	r0, [r7, #4]
 80040d2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80040d4:	e033      	b.n	800413e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040da:	f003 031c 	and.w	r3, r3, #28
 80040de:	2208      	movs	r2, #8
 80040e0:	409a      	lsls	r2, r3
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	4013      	ands	r3, r2
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d02a      	beq.n	8004140 <HAL_DMA_IRQHandler+0x156>
 80040ea:	68bb      	ldr	r3, [r7, #8]
 80040ec:	f003 0308 	and.w	r3, r3, #8
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d025      	beq.n	8004140 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	681a      	ldr	r2, [r3, #0]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f022 020e 	bic.w	r2, r2, #14
 8004102:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004108:	f003 021c 	and.w	r2, r3, #28
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004110:	2101      	movs	r1, #1
 8004112:	fa01 f202 	lsl.w	r2, r1, r2
 8004116:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2201      	movs	r2, #1
 800411c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2201      	movs	r2, #1
 8004122:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2200      	movs	r2, #0
 800412a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004132:	2b00      	cmp	r3, #0
 8004134:	d004      	beq.n	8004140 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800413a:	6878      	ldr	r0, [r7, #4]
 800413c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800413e:	bf00      	nop
 8004140:	bf00      	nop
}
 8004142:	3710      	adds	r7, #16
 8004144:	46bd      	mov	sp, r7
 8004146:	bd80      	pop	{r7, pc}

08004148 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004148:	b480      	push	{r7}
 800414a:	b085      	sub	sp, #20
 800414c:	af00      	add	r7, sp, #0
 800414e:	60f8      	str	r0, [r7, #12]
 8004150:	60b9      	str	r1, [r7, #8]
 8004152:	607a      	str	r2, [r7, #4]
 8004154:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800415a:	68fa      	ldr	r2, [r7, #12]
 800415c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800415e:	605a      	str	r2, [r3, #4]

  if(hdma->DMAmuxRequestGen != 0U)
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004164:	2b00      	cmp	r3, #0
 8004166:	d004      	beq.n	8004172 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800416c:	68fa      	ldr	r2, [r7, #12]
 800416e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004170:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004176:	f003 021c 	and.w	r2, r3, #28
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800417e:	2101      	movs	r1, #1
 8004180:	fa01 f202 	lsl.w	r2, r1, r2
 8004184:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	683a      	ldr	r2, [r7, #0]
 800418c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	689b      	ldr	r3, [r3, #8]
 8004192:	2b10      	cmp	r3, #16
 8004194:	d108      	bne.n	80041a8 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	687a      	ldr	r2, [r7, #4]
 800419c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	68ba      	ldr	r2, [r7, #8]
 80041a4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80041a6:	e007      	b.n	80041b8 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	68ba      	ldr	r2, [r7, #8]
 80041ae:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	687a      	ldr	r2, [r7, #4]
 80041b6:	60da      	str	r2, [r3, #12]
}
 80041b8:	bf00      	nop
 80041ba:	3714      	adds	r7, #20
 80041bc:	46bd      	mov	sp, r7
 80041be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c2:	4770      	bx	lr

080041c4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80041c4:	b480      	push	{r7}
 80041c6:	b085      	sub	sp, #20
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	461a      	mov	r2, r3
 80041d2:	4b17      	ldr	r3, [pc, #92]	; (8004230 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80041d4:	429a      	cmp	r2, r3
 80041d6:	d80a      	bhi.n	80041ee <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041dc:	089b      	lsrs	r3, r3, #2
 80041de:	009b      	lsls	r3, r3, #2
 80041e0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80041e4:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80041e8:	687a      	ldr	r2, [r7, #4]
 80041ea:	6493      	str	r3, [r2, #72]	; 0x48
 80041ec:	e007      	b.n	80041fe <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041f2:	089b      	lsrs	r3, r3, #2
 80041f4:	009a      	lsls	r2, r3, #2
 80041f6:	4b0f      	ldr	r3, [pc, #60]	; (8004234 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80041f8:	4413      	add	r3, r2
 80041fa:	687a      	ldr	r2, [r7, #4]
 80041fc:	6493      	str	r3, [r2, #72]	; 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	b2db      	uxtb	r3, r3
 8004204:	3b08      	subs	r3, #8
 8004206:	4a0c      	ldr	r2, [pc, #48]	; (8004238 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004208:	fba2 2303 	umull	r2, r3, r2, r3
 800420c:	091b      	lsrs	r3, r3, #4
 800420e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	4a0a      	ldr	r2, [pc, #40]	; (800423c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004214:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	f003 031f 	and.w	r3, r3, #31
 800421c:	2201      	movs	r2, #1
 800421e:	409a      	lsls	r2, r3
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004224:	bf00      	nop
 8004226:	3714      	adds	r7, #20
 8004228:	46bd      	mov	sp, r7
 800422a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422e:	4770      	bx	lr
 8004230:	40020407 	.word	0x40020407
 8004234:	4002081c 	.word	0x4002081c
 8004238:	cccccccd 	.word	0xcccccccd
 800423c:	40020880 	.word	0x40020880

08004240 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004240:	b480      	push	{r7}
 8004242:	b085      	sub	sp, #20
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	685b      	ldr	r3, [r3, #4]
 800424c:	b2db      	uxtb	r3, r3
 800424e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004250:	68fa      	ldr	r2, [r7, #12]
 8004252:	4b0b      	ldr	r3, [pc, #44]	; (8004280 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004254:	4413      	add	r3, r2
 8004256:	009b      	lsls	r3, r3, #2
 8004258:	461a      	mov	r2, r3
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	4a08      	ldr	r2, [pc, #32]	; (8004284 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004262:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	3b01      	subs	r3, #1
 8004268:	f003 0303 	and.w	r3, r3, #3
 800426c:	2201      	movs	r2, #1
 800426e:	409a      	lsls	r2, r3
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8004274:	bf00      	nop
 8004276:	3714      	adds	r7, #20
 8004278:	46bd      	mov	sp, r7
 800427a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427e:	4770      	bx	lr
 8004280:	1000823f 	.word	0x1000823f
 8004284:	40020940 	.word	0x40020940

08004288 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004288:	b480      	push	{r7}
 800428a:	b087      	sub	sp, #28
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
 8004290:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004292:	2300      	movs	r3, #0
 8004294:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004296:	e166      	b.n	8004566 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	681a      	ldr	r2, [r3, #0]
 800429c:	2101      	movs	r1, #1
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	fa01 f303 	lsl.w	r3, r1, r3
 80042a4:	4013      	ands	r3, r2
 80042a6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	f000 8158 	beq.w	8004560 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	d00b      	beq.n	80042d0 <HAL_GPIO_Init+0x48>
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	2b02      	cmp	r3, #2
 80042be:	d007      	beq.n	80042d0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80042c4:	2b11      	cmp	r3, #17
 80042c6:	d003      	beq.n	80042d0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	2b12      	cmp	r3, #18
 80042ce:	d130      	bne.n	8004332 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	689b      	ldr	r3, [r3, #8]
 80042d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80042d6:	697b      	ldr	r3, [r7, #20]
 80042d8:	005b      	lsls	r3, r3, #1
 80042da:	2203      	movs	r2, #3
 80042dc:	fa02 f303 	lsl.w	r3, r2, r3
 80042e0:	43db      	mvns	r3, r3
 80042e2:	693a      	ldr	r2, [r7, #16]
 80042e4:	4013      	ands	r3, r2
 80042e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	68da      	ldr	r2, [r3, #12]
 80042ec:	697b      	ldr	r3, [r7, #20]
 80042ee:	005b      	lsls	r3, r3, #1
 80042f0:	fa02 f303 	lsl.w	r3, r2, r3
 80042f4:	693a      	ldr	r2, [r7, #16]
 80042f6:	4313      	orrs	r3, r2
 80042f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	693a      	ldr	r2, [r7, #16]
 80042fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	685b      	ldr	r3, [r3, #4]
 8004304:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004306:	2201      	movs	r2, #1
 8004308:	697b      	ldr	r3, [r7, #20]
 800430a:	fa02 f303 	lsl.w	r3, r2, r3
 800430e:	43db      	mvns	r3, r3
 8004310:	693a      	ldr	r2, [r7, #16]
 8004312:	4013      	ands	r3, r2
 8004314:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	091b      	lsrs	r3, r3, #4
 800431c:	f003 0201 	and.w	r2, r3, #1
 8004320:	697b      	ldr	r3, [r7, #20]
 8004322:	fa02 f303 	lsl.w	r3, r2, r3
 8004326:	693a      	ldr	r2, [r7, #16]
 8004328:	4313      	orrs	r3, r2
 800432a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	693a      	ldr	r2, [r7, #16]
 8004330:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	68db      	ldr	r3, [r3, #12]
 8004336:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004338:	697b      	ldr	r3, [r7, #20]
 800433a:	005b      	lsls	r3, r3, #1
 800433c:	2203      	movs	r2, #3
 800433e:	fa02 f303 	lsl.w	r3, r2, r3
 8004342:	43db      	mvns	r3, r3
 8004344:	693a      	ldr	r2, [r7, #16]
 8004346:	4013      	ands	r3, r2
 8004348:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	689a      	ldr	r2, [r3, #8]
 800434e:	697b      	ldr	r3, [r7, #20]
 8004350:	005b      	lsls	r3, r3, #1
 8004352:	fa02 f303 	lsl.w	r3, r2, r3
 8004356:	693a      	ldr	r2, [r7, #16]
 8004358:	4313      	orrs	r3, r2
 800435a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	693a      	ldr	r2, [r7, #16]
 8004360:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	2b02      	cmp	r3, #2
 8004368:	d003      	beq.n	8004372 <HAL_GPIO_Init+0xea>
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	685b      	ldr	r3, [r3, #4]
 800436e:	2b12      	cmp	r3, #18
 8004370:	d123      	bne.n	80043ba <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004372:	697b      	ldr	r3, [r7, #20]
 8004374:	08da      	lsrs	r2, r3, #3
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	3208      	adds	r2, #8
 800437a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800437e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	f003 0307 	and.w	r3, r3, #7
 8004386:	009b      	lsls	r3, r3, #2
 8004388:	220f      	movs	r2, #15
 800438a:	fa02 f303 	lsl.w	r3, r2, r3
 800438e:	43db      	mvns	r3, r3
 8004390:	693a      	ldr	r2, [r7, #16]
 8004392:	4013      	ands	r3, r2
 8004394:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	691a      	ldr	r2, [r3, #16]
 800439a:	697b      	ldr	r3, [r7, #20]
 800439c:	f003 0307 	and.w	r3, r3, #7
 80043a0:	009b      	lsls	r3, r3, #2
 80043a2:	fa02 f303 	lsl.w	r3, r2, r3
 80043a6:	693a      	ldr	r2, [r7, #16]
 80043a8:	4313      	orrs	r3, r2
 80043aa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80043ac:	697b      	ldr	r3, [r7, #20]
 80043ae:	08da      	lsrs	r2, r3, #3
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	3208      	adds	r2, #8
 80043b4:	6939      	ldr	r1, [r7, #16]
 80043b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80043c0:	697b      	ldr	r3, [r7, #20]
 80043c2:	005b      	lsls	r3, r3, #1
 80043c4:	2203      	movs	r2, #3
 80043c6:	fa02 f303 	lsl.w	r3, r2, r3
 80043ca:	43db      	mvns	r3, r3
 80043cc:	693a      	ldr	r2, [r7, #16]
 80043ce:	4013      	ands	r3, r2
 80043d0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	685b      	ldr	r3, [r3, #4]
 80043d6:	f003 0203 	and.w	r2, r3, #3
 80043da:	697b      	ldr	r3, [r7, #20]
 80043dc:	005b      	lsls	r3, r3, #1
 80043de:	fa02 f303 	lsl.w	r3, r2, r3
 80043e2:	693a      	ldr	r2, [r7, #16]
 80043e4:	4313      	orrs	r3, r2
 80043e6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	693a      	ldr	r2, [r7, #16]
 80043ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	f000 80b2 	beq.w	8004560 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043fc:	4b61      	ldr	r3, [pc, #388]	; (8004584 <HAL_GPIO_Init+0x2fc>)
 80043fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004400:	4a60      	ldr	r2, [pc, #384]	; (8004584 <HAL_GPIO_Init+0x2fc>)
 8004402:	f043 0301 	orr.w	r3, r3, #1
 8004406:	6613      	str	r3, [r2, #96]	; 0x60
 8004408:	4b5e      	ldr	r3, [pc, #376]	; (8004584 <HAL_GPIO_Init+0x2fc>)
 800440a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800440c:	f003 0301 	and.w	r3, r3, #1
 8004410:	60bb      	str	r3, [r7, #8]
 8004412:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004414:	4a5c      	ldr	r2, [pc, #368]	; (8004588 <HAL_GPIO_Init+0x300>)
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	089b      	lsrs	r3, r3, #2
 800441a:	3302      	adds	r3, #2
 800441c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004420:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004422:	697b      	ldr	r3, [r7, #20]
 8004424:	f003 0303 	and.w	r3, r3, #3
 8004428:	009b      	lsls	r3, r3, #2
 800442a:	220f      	movs	r2, #15
 800442c:	fa02 f303 	lsl.w	r3, r2, r3
 8004430:	43db      	mvns	r3, r3
 8004432:	693a      	ldr	r2, [r7, #16]
 8004434:	4013      	ands	r3, r2
 8004436:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800443e:	d02b      	beq.n	8004498 <HAL_GPIO_Init+0x210>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	4a52      	ldr	r2, [pc, #328]	; (800458c <HAL_GPIO_Init+0x304>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d025      	beq.n	8004494 <HAL_GPIO_Init+0x20c>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	4a51      	ldr	r2, [pc, #324]	; (8004590 <HAL_GPIO_Init+0x308>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d01f      	beq.n	8004490 <HAL_GPIO_Init+0x208>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	4a50      	ldr	r2, [pc, #320]	; (8004594 <HAL_GPIO_Init+0x30c>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d019      	beq.n	800448c <HAL_GPIO_Init+0x204>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	4a4f      	ldr	r2, [pc, #316]	; (8004598 <HAL_GPIO_Init+0x310>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d013      	beq.n	8004488 <HAL_GPIO_Init+0x200>
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	4a4e      	ldr	r2, [pc, #312]	; (800459c <HAL_GPIO_Init+0x314>)
 8004464:	4293      	cmp	r3, r2
 8004466:	d00d      	beq.n	8004484 <HAL_GPIO_Init+0x1fc>
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	4a4d      	ldr	r2, [pc, #308]	; (80045a0 <HAL_GPIO_Init+0x318>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d007      	beq.n	8004480 <HAL_GPIO_Init+0x1f8>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	4a4c      	ldr	r2, [pc, #304]	; (80045a4 <HAL_GPIO_Init+0x31c>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d101      	bne.n	800447c <HAL_GPIO_Init+0x1f4>
 8004478:	2307      	movs	r3, #7
 800447a:	e00e      	b.n	800449a <HAL_GPIO_Init+0x212>
 800447c:	2308      	movs	r3, #8
 800447e:	e00c      	b.n	800449a <HAL_GPIO_Init+0x212>
 8004480:	2306      	movs	r3, #6
 8004482:	e00a      	b.n	800449a <HAL_GPIO_Init+0x212>
 8004484:	2305      	movs	r3, #5
 8004486:	e008      	b.n	800449a <HAL_GPIO_Init+0x212>
 8004488:	2304      	movs	r3, #4
 800448a:	e006      	b.n	800449a <HAL_GPIO_Init+0x212>
 800448c:	2303      	movs	r3, #3
 800448e:	e004      	b.n	800449a <HAL_GPIO_Init+0x212>
 8004490:	2302      	movs	r3, #2
 8004492:	e002      	b.n	800449a <HAL_GPIO_Init+0x212>
 8004494:	2301      	movs	r3, #1
 8004496:	e000      	b.n	800449a <HAL_GPIO_Init+0x212>
 8004498:	2300      	movs	r3, #0
 800449a:	697a      	ldr	r2, [r7, #20]
 800449c:	f002 0203 	and.w	r2, r2, #3
 80044a0:	0092      	lsls	r2, r2, #2
 80044a2:	4093      	lsls	r3, r2
 80044a4:	693a      	ldr	r2, [r7, #16]
 80044a6:	4313      	orrs	r3, r2
 80044a8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80044aa:	4937      	ldr	r1, [pc, #220]	; (8004588 <HAL_GPIO_Init+0x300>)
 80044ac:	697b      	ldr	r3, [r7, #20]
 80044ae:	089b      	lsrs	r3, r3, #2
 80044b0:	3302      	adds	r3, #2
 80044b2:	693a      	ldr	r2, [r7, #16]
 80044b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80044b8:	4b3b      	ldr	r3, [pc, #236]	; (80045a8 <HAL_GPIO_Init+0x320>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	43db      	mvns	r3, r3
 80044c2:	693a      	ldr	r2, [r7, #16]
 80044c4:	4013      	ands	r3, r2
 80044c6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	685b      	ldr	r3, [r3, #4]
 80044cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d003      	beq.n	80044dc <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80044d4:	693a      	ldr	r2, [r7, #16]
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	4313      	orrs	r3, r2
 80044da:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80044dc:	4a32      	ldr	r2, [pc, #200]	; (80045a8 <HAL_GPIO_Init+0x320>)
 80044de:	693b      	ldr	r3, [r7, #16]
 80044e0:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80044e2:	4b31      	ldr	r3, [pc, #196]	; (80045a8 <HAL_GPIO_Init+0x320>)
 80044e4:	685b      	ldr	r3, [r3, #4]
 80044e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	43db      	mvns	r3, r3
 80044ec:	693a      	ldr	r2, [r7, #16]
 80044ee:	4013      	ands	r3, r2
 80044f0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d003      	beq.n	8004506 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80044fe:	693a      	ldr	r2, [r7, #16]
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	4313      	orrs	r3, r2
 8004504:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004506:	4a28      	ldr	r2, [pc, #160]	; (80045a8 <HAL_GPIO_Init+0x320>)
 8004508:	693b      	ldr	r3, [r7, #16]
 800450a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800450c:	4b26      	ldr	r3, [pc, #152]	; (80045a8 <HAL_GPIO_Init+0x320>)
 800450e:	689b      	ldr	r3, [r3, #8]
 8004510:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	43db      	mvns	r3, r3
 8004516:	693a      	ldr	r2, [r7, #16]
 8004518:	4013      	ands	r3, r2
 800451a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004524:	2b00      	cmp	r3, #0
 8004526:	d003      	beq.n	8004530 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8004528:	693a      	ldr	r2, [r7, #16]
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	4313      	orrs	r3, r2
 800452e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004530:	4a1d      	ldr	r2, [pc, #116]	; (80045a8 <HAL_GPIO_Init+0x320>)
 8004532:	693b      	ldr	r3, [r7, #16]
 8004534:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004536:	4b1c      	ldr	r3, [pc, #112]	; (80045a8 <HAL_GPIO_Init+0x320>)
 8004538:	68db      	ldr	r3, [r3, #12]
 800453a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	43db      	mvns	r3, r3
 8004540:	693a      	ldr	r2, [r7, #16]
 8004542:	4013      	ands	r3, r2
 8004544:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	685b      	ldr	r3, [r3, #4]
 800454a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800454e:	2b00      	cmp	r3, #0
 8004550:	d003      	beq.n	800455a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8004552:	693a      	ldr	r2, [r7, #16]
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	4313      	orrs	r3, r2
 8004558:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800455a:	4a13      	ldr	r2, [pc, #76]	; (80045a8 <HAL_GPIO_Init+0x320>)
 800455c:	693b      	ldr	r3, [r7, #16]
 800455e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8004560:	697b      	ldr	r3, [r7, #20]
 8004562:	3301      	adds	r3, #1
 8004564:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	681a      	ldr	r2, [r3, #0]
 800456a:	697b      	ldr	r3, [r7, #20]
 800456c:	fa22 f303 	lsr.w	r3, r2, r3
 8004570:	2b00      	cmp	r3, #0
 8004572:	f47f ae91 	bne.w	8004298 <HAL_GPIO_Init+0x10>
  }
}
 8004576:	bf00      	nop
 8004578:	371c      	adds	r7, #28
 800457a:	46bd      	mov	sp, r7
 800457c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004580:	4770      	bx	lr
 8004582:	bf00      	nop
 8004584:	40021000 	.word	0x40021000
 8004588:	40010000 	.word	0x40010000
 800458c:	48000400 	.word	0x48000400
 8004590:	48000800 	.word	0x48000800
 8004594:	48000c00 	.word	0x48000c00
 8004598:	48001000 	.word	0x48001000
 800459c:	48001400 	.word	0x48001400
 80045a0:	48001800 	.word	0x48001800
 80045a4:	48001c00 	.word	0x48001c00
 80045a8:	40010400 	.word	0x40010400

080045ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80045ac:	b480      	push	{r7}
 80045ae:	b083      	sub	sp, #12
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
 80045b4:	460b      	mov	r3, r1
 80045b6:	807b      	strh	r3, [r7, #2]
 80045b8:	4613      	mov	r3, r2
 80045ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80045bc:	787b      	ldrb	r3, [r7, #1]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d003      	beq.n	80045ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80045c2:	887a      	ldrh	r2, [r7, #2]
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80045c8:	e002      	b.n	80045d0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80045ca:	887a      	ldrh	r2, [r7, #2]
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	629a      	str	r2, [r3, #40]	; 0x28
}
 80045d0:	bf00      	nop
 80045d2:	370c      	adds	r7, #12
 80045d4:	46bd      	mov	sp, r7
 80045d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045da:	4770      	bx	lr

080045dc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80045dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80045de:	b08f      	sub	sp, #60	; 0x3c
 80045e0:	af0a      	add	r7, sp, #40	; 0x28
 80045e2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d101      	bne.n	80045ee <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80045ea:	2301      	movs	r3, #1
 80045ec:	e116      	b.n	800481c <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80045fa:	b2db      	uxtb	r3, r3
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d106      	bne.n	800460e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2200      	movs	r2, #0
 8004604:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004608:	6878      	ldr	r0, [r7, #4]
 800460a:	f006 fc1d 	bl	800ae48 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2203      	movs	r2, #3
 8004612:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800461a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800461e:	2b00      	cmp	r3, #0
 8004620:	d102      	bne.n	8004628 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2200      	movs	r2, #0
 8004626:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4618      	mov	r0, r3
 800462e:	f003 fcd4 	bl	8007fda <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	603b      	str	r3, [r7, #0]
 8004638:	687e      	ldr	r6, [r7, #4]
 800463a:	466d      	mov	r5, sp
 800463c:	f106 0410 	add.w	r4, r6, #16
 8004640:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004642:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004644:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004646:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004648:	e894 0003 	ldmia.w	r4, {r0, r1}
 800464c:	e885 0003 	stmia.w	r5, {r0, r1}
 8004650:	1d33      	adds	r3, r6, #4
 8004652:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004654:	6838      	ldr	r0, [r7, #0]
 8004656:	f003 fbc1 	bl	8007ddc <USB_CoreInit>
 800465a:	4603      	mov	r3, r0
 800465c:	2b00      	cmp	r3, #0
 800465e:	d005      	beq.n	800466c <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2202      	movs	r2, #2
 8004664:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8004668:	2301      	movs	r3, #1
 800466a:	e0d7      	b.n	800481c <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	2100      	movs	r1, #0
 8004672:	4618      	mov	r0, r3
 8004674:	f003 fcc2 	bl	8007ffc <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004678:	2300      	movs	r3, #0
 800467a:	73fb      	strb	r3, [r7, #15]
 800467c:	e04a      	b.n	8004714 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800467e:	7bfa      	ldrb	r2, [r7, #15]
 8004680:	6879      	ldr	r1, [r7, #4]
 8004682:	4613      	mov	r3, r2
 8004684:	00db      	lsls	r3, r3, #3
 8004686:	1a9b      	subs	r3, r3, r2
 8004688:	009b      	lsls	r3, r3, #2
 800468a:	440b      	add	r3, r1
 800468c:	333d      	adds	r3, #61	; 0x3d
 800468e:	2201      	movs	r2, #1
 8004690:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004692:	7bfa      	ldrb	r2, [r7, #15]
 8004694:	6879      	ldr	r1, [r7, #4]
 8004696:	4613      	mov	r3, r2
 8004698:	00db      	lsls	r3, r3, #3
 800469a:	1a9b      	subs	r3, r3, r2
 800469c:	009b      	lsls	r3, r3, #2
 800469e:	440b      	add	r3, r1
 80046a0:	333c      	adds	r3, #60	; 0x3c
 80046a2:	7bfa      	ldrb	r2, [r7, #15]
 80046a4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80046a6:	7bfa      	ldrb	r2, [r7, #15]
 80046a8:	7bfb      	ldrb	r3, [r7, #15]
 80046aa:	b298      	uxth	r0, r3
 80046ac:	6879      	ldr	r1, [r7, #4]
 80046ae:	4613      	mov	r3, r2
 80046b0:	00db      	lsls	r3, r3, #3
 80046b2:	1a9b      	subs	r3, r3, r2
 80046b4:	009b      	lsls	r3, r3, #2
 80046b6:	440b      	add	r3, r1
 80046b8:	3342      	adds	r3, #66	; 0x42
 80046ba:	4602      	mov	r2, r0
 80046bc:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80046be:	7bfa      	ldrb	r2, [r7, #15]
 80046c0:	6879      	ldr	r1, [r7, #4]
 80046c2:	4613      	mov	r3, r2
 80046c4:	00db      	lsls	r3, r3, #3
 80046c6:	1a9b      	subs	r3, r3, r2
 80046c8:	009b      	lsls	r3, r3, #2
 80046ca:	440b      	add	r3, r1
 80046cc:	333f      	adds	r3, #63	; 0x3f
 80046ce:	2200      	movs	r2, #0
 80046d0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80046d2:	7bfa      	ldrb	r2, [r7, #15]
 80046d4:	6879      	ldr	r1, [r7, #4]
 80046d6:	4613      	mov	r3, r2
 80046d8:	00db      	lsls	r3, r3, #3
 80046da:	1a9b      	subs	r3, r3, r2
 80046dc:	009b      	lsls	r3, r3, #2
 80046de:	440b      	add	r3, r1
 80046e0:	3344      	adds	r3, #68	; 0x44
 80046e2:	2200      	movs	r2, #0
 80046e4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80046e6:	7bfa      	ldrb	r2, [r7, #15]
 80046e8:	6879      	ldr	r1, [r7, #4]
 80046ea:	4613      	mov	r3, r2
 80046ec:	00db      	lsls	r3, r3, #3
 80046ee:	1a9b      	subs	r3, r3, r2
 80046f0:	009b      	lsls	r3, r3, #2
 80046f2:	440b      	add	r3, r1
 80046f4:	3348      	adds	r3, #72	; 0x48
 80046f6:	2200      	movs	r2, #0
 80046f8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80046fa:	7bfa      	ldrb	r2, [r7, #15]
 80046fc:	6879      	ldr	r1, [r7, #4]
 80046fe:	4613      	mov	r3, r2
 8004700:	00db      	lsls	r3, r3, #3
 8004702:	1a9b      	subs	r3, r3, r2
 8004704:	009b      	lsls	r3, r3, #2
 8004706:	440b      	add	r3, r1
 8004708:	3350      	adds	r3, #80	; 0x50
 800470a:	2200      	movs	r2, #0
 800470c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800470e:	7bfb      	ldrb	r3, [r7, #15]
 8004710:	3301      	adds	r3, #1
 8004712:	73fb      	strb	r3, [r7, #15]
 8004714:	7bfa      	ldrb	r2, [r7, #15]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	685b      	ldr	r3, [r3, #4]
 800471a:	429a      	cmp	r2, r3
 800471c:	d3af      	bcc.n	800467e <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800471e:	2300      	movs	r3, #0
 8004720:	73fb      	strb	r3, [r7, #15]
 8004722:	e044      	b.n	80047ae <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004724:	7bfa      	ldrb	r2, [r7, #15]
 8004726:	6879      	ldr	r1, [r7, #4]
 8004728:	4613      	mov	r3, r2
 800472a:	00db      	lsls	r3, r3, #3
 800472c:	1a9b      	subs	r3, r3, r2
 800472e:	009b      	lsls	r3, r3, #2
 8004730:	440b      	add	r3, r1
 8004732:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8004736:	2200      	movs	r2, #0
 8004738:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800473a:	7bfa      	ldrb	r2, [r7, #15]
 800473c:	6879      	ldr	r1, [r7, #4]
 800473e:	4613      	mov	r3, r2
 8004740:	00db      	lsls	r3, r3, #3
 8004742:	1a9b      	subs	r3, r3, r2
 8004744:	009b      	lsls	r3, r3, #2
 8004746:	440b      	add	r3, r1
 8004748:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800474c:	7bfa      	ldrb	r2, [r7, #15]
 800474e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004750:	7bfa      	ldrb	r2, [r7, #15]
 8004752:	6879      	ldr	r1, [r7, #4]
 8004754:	4613      	mov	r3, r2
 8004756:	00db      	lsls	r3, r3, #3
 8004758:	1a9b      	subs	r3, r3, r2
 800475a:	009b      	lsls	r3, r3, #2
 800475c:	440b      	add	r3, r1
 800475e:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8004762:	2200      	movs	r2, #0
 8004764:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004766:	7bfa      	ldrb	r2, [r7, #15]
 8004768:	6879      	ldr	r1, [r7, #4]
 800476a:	4613      	mov	r3, r2
 800476c:	00db      	lsls	r3, r3, #3
 800476e:	1a9b      	subs	r3, r3, r2
 8004770:	009b      	lsls	r3, r3, #2
 8004772:	440b      	add	r3, r1
 8004774:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004778:	2200      	movs	r2, #0
 800477a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800477c:	7bfa      	ldrb	r2, [r7, #15]
 800477e:	6879      	ldr	r1, [r7, #4]
 8004780:	4613      	mov	r3, r2
 8004782:	00db      	lsls	r3, r3, #3
 8004784:	1a9b      	subs	r3, r3, r2
 8004786:	009b      	lsls	r3, r3, #2
 8004788:	440b      	add	r3, r1
 800478a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800478e:	2200      	movs	r2, #0
 8004790:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004792:	7bfa      	ldrb	r2, [r7, #15]
 8004794:	6879      	ldr	r1, [r7, #4]
 8004796:	4613      	mov	r3, r2
 8004798:	00db      	lsls	r3, r3, #3
 800479a:	1a9b      	subs	r3, r3, r2
 800479c:	009b      	lsls	r3, r3, #2
 800479e:	440b      	add	r3, r1
 80047a0:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80047a4:	2200      	movs	r2, #0
 80047a6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80047a8:	7bfb      	ldrb	r3, [r7, #15]
 80047aa:	3301      	adds	r3, #1
 80047ac:	73fb      	strb	r3, [r7, #15]
 80047ae:	7bfa      	ldrb	r2, [r7, #15]
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	429a      	cmp	r2, r3
 80047b6:	d3b5      	bcc.n	8004724 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	603b      	str	r3, [r7, #0]
 80047be:	687e      	ldr	r6, [r7, #4]
 80047c0:	466d      	mov	r5, sp
 80047c2:	f106 0410 	add.w	r4, r6, #16
 80047c6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80047c8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80047ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80047cc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80047ce:	e894 0003 	ldmia.w	r4, {r0, r1}
 80047d2:	e885 0003 	stmia.w	r5, {r0, r1}
 80047d6:	1d33      	adds	r3, r6, #4
 80047d8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80047da:	6838      	ldr	r0, [r7, #0]
 80047dc:	f003 fc38 	bl	8008050 <USB_DevInit>
 80047e0:	4603      	mov	r3, r0
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d005      	beq.n	80047f2 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2202      	movs	r2, #2
 80047ea:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80047ee:	2301      	movs	r3, #1
 80047f0:	e014      	b.n	800481c <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2200      	movs	r2, #0
 80047f6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2201      	movs	r2, #1
 80047fe:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004806:	2b01      	cmp	r3, #1
 8004808:	d102      	bne.n	8004810 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800480a:	6878      	ldr	r0, [r7, #4]
 800480c:	f000 ff62 	bl	80056d4 <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4618      	mov	r0, r3
 8004816:	f004 fbba 	bl	8008f8e <USB_DevDisconnect>

  return HAL_OK;
 800481a:	2300      	movs	r3, #0
}
 800481c:	4618      	mov	r0, r3
 800481e:	3714      	adds	r7, #20
 8004820:	46bd      	mov	sp, r7
 8004822:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004824 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b084      	sub	sp, #16
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004838:	2b01      	cmp	r3, #1
 800483a:	d101      	bne.n	8004840 <HAL_PCD_Start+0x1c>
 800483c:	2302      	movs	r3, #2
 800483e:	e01c      	b.n	800487a <HAL_PCD_Start+0x56>
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2201      	movs	r2, #1
 8004844:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800484c:	2b01      	cmp	r3, #1
 800484e:	d105      	bne.n	800485c <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004854:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4618      	mov	r0, r3
 8004862:	f003 fba9 	bl	8007fb8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4618      	mov	r0, r3
 800486c:	f004 fb6e 	bl	8008f4c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2200      	movs	r2, #0
 8004874:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004878:	2300      	movs	r3, #0
}
 800487a:	4618      	mov	r0, r3
 800487c:	3710      	adds	r7, #16
 800487e:	46bd      	mov	sp, r7
 8004880:	bd80      	pop	{r7, pc}

08004882 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004882:	b590      	push	{r4, r7, lr}
 8004884:	b08d      	sub	sp, #52	; 0x34
 8004886:	af00      	add	r7, sp, #0
 8004888:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004890:	6a3b      	ldr	r3, [r7, #32]
 8004892:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	4618      	mov	r0, r3
 800489a:	f004 fc2c 	bl	80090f6 <USB_GetMode>
 800489e:	4603      	mov	r3, r0
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	f040 838f 	bne.w	8004fc4 <HAL_PCD_IRQHandler+0x742>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4618      	mov	r0, r3
 80048ac:	f004 fb90 	bl	8008fd0 <USB_ReadInterrupts>
 80048b0:	4603      	mov	r3, r0
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	f000 8385 	beq.w	8004fc2 <HAL_PCD_IRQHandler+0x740>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4618      	mov	r0, r3
 80048be:	f004 fb87 	bl	8008fd0 <USB_ReadInterrupts>
 80048c2:	4603      	mov	r3, r0
 80048c4:	f003 0302 	and.w	r3, r3, #2
 80048c8:	2b02      	cmp	r3, #2
 80048ca:	d107      	bne.n	80048dc <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	695a      	ldr	r2, [r3, #20]
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f002 0202 	and.w	r2, r2, #2
 80048da:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4618      	mov	r0, r3
 80048e2:	f004 fb75 	bl	8008fd0 <USB_ReadInterrupts>
 80048e6:	4603      	mov	r3, r0
 80048e8:	f003 0310 	and.w	r3, r3, #16
 80048ec:	2b10      	cmp	r3, #16
 80048ee:	d161      	bne.n	80049b4 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	699a      	ldr	r2, [r3, #24]
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f022 0210 	bic.w	r2, r2, #16
 80048fe:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8004900:	6a3b      	ldr	r3, [r7, #32]
 8004902:	6a1b      	ldr	r3, [r3, #32]
 8004904:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8004906:	69bb      	ldr	r3, [r7, #24]
 8004908:	f003 020f 	and.w	r2, r3, #15
 800490c:	4613      	mov	r3, r2
 800490e:	00db      	lsls	r3, r3, #3
 8004910:	1a9b      	subs	r3, r3, r2
 8004912:	009b      	lsls	r3, r3, #2
 8004914:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004918:	687a      	ldr	r2, [r7, #4]
 800491a:	4413      	add	r3, r2
 800491c:	3304      	adds	r3, #4
 800491e:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004920:	69bb      	ldr	r3, [r7, #24]
 8004922:	0c5b      	lsrs	r3, r3, #17
 8004924:	f003 030f 	and.w	r3, r3, #15
 8004928:	2b02      	cmp	r3, #2
 800492a:	d124      	bne.n	8004976 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 800492c:	69ba      	ldr	r2, [r7, #24]
 800492e:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8004932:	4013      	ands	r3, r2
 8004934:	2b00      	cmp	r3, #0
 8004936:	d035      	beq.n	80049a4 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004938:	697b      	ldr	r3, [r7, #20]
 800493a:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 800493c:	69bb      	ldr	r3, [r7, #24]
 800493e:	091b      	lsrs	r3, r3, #4
 8004940:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004942:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004946:	b29b      	uxth	r3, r3
 8004948:	461a      	mov	r2, r3
 800494a:	6a38      	ldr	r0, [r7, #32]
 800494c:	f004 f9db 	bl	8008d06 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004950:	697b      	ldr	r3, [r7, #20]
 8004952:	68da      	ldr	r2, [r3, #12]
 8004954:	69bb      	ldr	r3, [r7, #24]
 8004956:	091b      	lsrs	r3, r3, #4
 8004958:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800495c:	441a      	add	r2, r3
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004962:	697b      	ldr	r3, [r7, #20]
 8004964:	699a      	ldr	r2, [r3, #24]
 8004966:	69bb      	ldr	r3, [r7, #24]
 8004968:	091b      	lsrs	r3, r3, #4
 800496a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800496e:	441a      	add	r2, r3
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	619a      	str	r2, [r3, #24]
 8004974:	e016      	b.n	80049a4 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8004976:	69bb      	ldr	r3, [r7, #24]
 8004978:	0c5b      	lsrs	r3, r3, #17
 800497a:	f003 030f 	and.w	r3, r3, #15
 800497e:	2b06      	cmp	r3, #6
 8004980:	d110      	bne.n	80049a4 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004988:	2208      	movs	r2, #8
 800498a:	4619      	mov	r1, r3
 800498c:	6a38      	ldr	r0, [r7, #32]
 800498e:	f004 f9ba 	bl	8008d06 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004992:	697b      	ldr	r3, [r7, #20]
 8004994:	699a      	ldr	r2, [r3, #24]
 8004996:	69bb      	ldr	r3, [r7, #24]
 8004998:	091b      	lsrs	r3, r3, #4
 800499a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800499e:	441a      	add	r2, r3
 80049a0:	697b      	ldr	r3, [r7, #20]
 80049a2:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	699a      	ldr	r2, [r3, #24]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f042 0210 	orr.w	r2, r2, #16
 80049b2:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4618      	mov	r0, r3
 80049ba:	f004 fb09 	bl	8008fd0 <USB_ReadInterrupts>
 80049be:	4603      	mov	r3, r0
 80049c0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80049c4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80049c8:	d16e      	bne.n	8004aa8 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 80049ca:	2300      	movs	r3, #0
 80049cc:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	4618      	mov	r0, r3
 80049d4:	f004 fb0f 	bl	8008ff6 <USB_ReadDevAllOutEpInterrupt>
 80049d8:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80049da:	e062      	b.n	8004aa2 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 80049dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049de:	f003 0301 	and.w	r3, r3, #1
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d057      	beq.n	8004a96 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049ec:	b2d2      	uxtb	r2, r2
 80049ee:	4611      	mov	r1, r2
 80049f0:	4618      	mov	r0, r3
 80049f2:	f004 fb34 	bl	800905e <USB_ReadDevOutEPInterrupt>
 80049f6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80049f8:	693b      	ldr	r3, [r7, #16]
 80049fa:	f003 0301 	and.w	r3, r3, #1
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d00c      	beq.n	8004a1c <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a04:	015a      	lsls	r2, r3, #5
 8004a06:	69fb      	ldr	r3, [r7, #28]
 8004a08:	4413      	add	r3, r2
 8004a0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a0e:	461a      	mov	r2, r3
 8004a10:	2301      	movs	r3, #1
 8004a12:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004a14:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004a16:	6878      	ldr	r0, [r7, #4]
 8004a18:	f000 fd82 	bl	8005520 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004a1c:	693b      	ldr	r3, [r7, #16]
 8004a1e:	f003 0308 	and.w	r3, r3, #8
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d00c      	beq.n	8004a40 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a28:	015a      	lsls	r2, r3, #5
 8004a2a:	69fb      	ldr	r3, [r7, #28]
 8004a2c:	4413      	add	r3, r2
 8004a2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a32:	461a      	mov	r2, r3
 8004a34:	2308      	movs	r3, #8
 8004a36:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004a38:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004a3a:	6878      	ldr	r0, [r7, #4]
 8004a3c:	f000 fdbe 	bl	80055bc <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004a40:	693b      	ldr	r3, [r7, #16]
 8004a42:	f003 0310 	and.w	r3, r3, #16
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d008      	beq.n	8004a5c <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a4c:	015a      	lsls	r2, r3, #5
 8004a4e:	69fb      	ldr	r3, [r7, #28]
 8004a50:	4413      	add	r3, r2
 8004a52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a56:	461a      	mov	r2, r3
 8004a58:	2310      	movs	r3, #16
 8004a5a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004a5c:	693b      	ldr	r3, [r7, #16]
 8004a5e:	f003 0320 	and.w	r3, r3, #32
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d008      	beq.n	8004a78 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a68:	015a      	lsls	r2, r3, #5
 8004a6a:	69fb      	ldr	r3, [r7, #28]
 8004a6c:	4413      	add	r3, r2
 8004a6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a72:	461a      	mov	r2, r3
 8004a74:	2320      	movs	r3, #32
 8004a76:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004a78:	693b      	ldr	r3, [r7, #16]
 8004a7a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d009      	beq.n	8004a96 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a84:	015a      	lsls	r2, r3, #5
 8004a86:	69fb      	ldr	r3, [r7, #28]
 8004a88:	4413      	add	r3, r2
 8004a8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a8e:	461a      	mov	r2, r3
 8004a90:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004a94:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a98:	3301      	adds	r3, #1
 8004a9a:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004a9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a9e:	085b      	lsrs	r3, r3, #1
 8004aa0:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004aa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d199      	bne.n	80049dc <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4618      	mov	r0, r3
 8004aae:	f004 fa8f 	bl	8008fd0 <USB_ReadInterrupts>
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004ab8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004abc:	f040 8087 	bne.w	8004bce <HAL_PCD_IRQHandler+0x34c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	f004 fab0 	bl	800902a <USB_ReadDevAllInEpInterrupt>
 8004aca:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8004acc:	2300      	movs	r3, #0
 8004ace:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8004ad0:	e07a      	b.n	8004bc8 <HAL_PCD_IRQHandler+0x346>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004ad2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ad4:	f003 0301 	and.w	r3, r3, #1
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d06f      	beq.n	8004bbc <HAL_PCD_IRQHandler+0x33a>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ae2:	b2d2      	uxtb	r2, r2
 8004ae4:	4611      	mov	r1, r2
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	f004 fad7 	bl	800909a <USB_ReadDevInEPInterrupt>
 8004aec:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004aee:	693b      	ldr	r3, [r7, #16]
 8004af0:	f003 0301 	and.w	r3, r3, #1
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d020      	beq.n	8004b3a <HAL_PCD_IRQHandler+0x2b8>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004afa:	f003 030f 	and.w	r3, r3, #15
 8004afe:	2201      	movs	r2, #1
 8004b00:	fa02 f303 	lsl.w	r3, r2, r3
 8004b04:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004b06:	69fb      	ldr	r3, [r7, #28]
 8004b08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b0c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	43db      	mvns	r3, r3
 8004b12:	69f9      	ldr	r1, [r7, #28]
 8004b14:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004b18:	4013      	ands	r3, r2
 8004b1a:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b1e:	015a      	lsls	r2, r3, #5
 8004b20:	69fb      	ldr	r3, [r7, #28]
 8004b22:	4413      	add	r3, r2
 8004b24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b28:	461a      	mov	r2, r3
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b30:	b2db      	uxtb	r3, r3
 8004b32:	4619      	mov	r1, r3
 8004b34:	6878      	ldr	r0, [r7, #4]
 8004b36:	f006 fa1a 	bl	800af6e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004b3a:	693b      	ldr	r3, [r7, #16]
 8004b3c:	f003 0308 	and.w	r3, r3, #8
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d008      	beq.n	8004b56 <HAL_PCD_IRQHandler+0x2d4>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b46:	015a      	lsls	r2, r3, #5
 8004b48:	69fb      	ldr	r3, [r7, #28]
 8004b4a:	4413      	add	r3, r2
 8004b4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b50:	461a      	mov	r2, r3
 8004b52:	2308      	movs	r3, #8
 8004b54:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004b56:	693b      	ldr	r3, [r7, #16]
 8004b58:	f003 0310 	and.w	r3, r3, #16
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d008      	beq.n	8004b72 <HAL_PCD_IRQHandler+0x2f0>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b62:	015a      	lsls	r2, r3, #5
 8004b64:	69fb      	ldr	r3, [r7, #28]
 8004b66:	4413      	add	r3, r2
 8004b68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b6c:	461a      	mov	r2, r3
 8004b6e:	2310      	movs	r3, #16
 8004b70:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004b72:	693b      	ldr	r3, [r7, #16]
 8004b74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d008      	beq.n	8004b8e <HAL_PCD_IRQHandler+0x30c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b7e:	015a      	lsls	r2, r3, #5
 8004b80:	69fb      	ldr	r3, [r7, #28]
 8004b82:	4413      	add	r3, r2
 8004b84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b88:	461a      	mov	r2, r3
 8004b8a:	2340      	movs	r3, #64	; 0x40
 8004b8c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004b8e:	693b      	ldr	r3, [r7, #16]
 8004b90:	f003 0302 	and.w	r3, r3, #2
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d008      	beq.n	8004baa <HAL_PCD_IRQHandler+0x328>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b9a:	015a      	lsls	r2, r3, #5
 8004b9c:	69fb      	ldr	r3, [r7, #28]
 8004b9e:	4413      	add	r3, r2
 8004ba0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ba4:	461a      	mov	r2, r3
 8004ba6:	2302      	movs	r3, #2
 8004ba8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004baa:	693b      	ldr	r3, [r7, #16]
 8004bac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d003      	beq.n	8004bbc <HAL_PCD_IRQHandler+0x33a>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004bb4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004bb6:	6878      	ldr	r0, [r7, #4]
 8004bb8:	f000 fc29 	bl	800540e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bbe:	3301      	adds	r3, #1
 8004bc0:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004bc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bc4:	085b      	lsrs	r3, r3, #1
 8004bc6:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004bc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d181      	bne.n	8004ad2 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	f004 f9fc 	bl	8008fd0 <USB_ReadInterrupts>
 8004bd8:	4603      	mov	r3, r0
 8004bda:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004bde:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004be2:	d122      	bne.n	8004c2a <HAL_PCD_IRQHandler+0x3a8>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004be4:	69fb      	ldr	r3, [r7, #28]
 8004be6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004bea:	685b      	ldr	r3, [r3, #4]
 8004bec:	69fa      	ldr	r2, [r7, #28]
 8004bee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004bf2:	f023 0301 	bic.w	r3, r3, #1
 8004bf6:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8004bfe:	2b01      	cmp	r3, #1
 8004c00:	d108      	bne.n	8004c14 <HAL_PCD_IRQHandler+0x392>
      {
        hpcd->LPM_State = LPM_L0;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2200      	movs	r2, #0
 8004c06:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004c0a:	2100      	movs	r1, #0
 8004c0c:	6878      	ldr	r0, [r7, #4]
 8004c0e:	f006 fcc5 	bl	800b59c <HAL_PCDEx_LPM_Callback>
 8004c12:	e002      	b.n	8004c1a <HAL_PCD_IRQHandler+0x398>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004c14:	6878      	ldr	r0, [r7, #4]
 8004c16:	f006 fa17 	bl	800b048 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	695a      	ldr	r2, [r3, #20]
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8004c28:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4618      	mov	r0, r3
 8004c30:	f004 f9ce 	bl	8008fd0 <USB_ReadInterrupts>
 8004c34:	4603      	mov	r3, r0
 8004c36:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004c3a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004c3e:	d112      	bne.n	8004c66 <HAL_PCD_IRQHandler+0x3e4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004c40:	69fb      	ldr	r3, [r7, #28]
 8004c42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c46:	689b      	ldr	r3, [r3, #8]
 8004c48:	f003 0301 	and.w	r3, r3, #1
 8004c4c:	2b01      	cmp	r3, #1
 8004c4e:	d102      	bne.n	8004c56 <HAL_PCD_IRQHandler+0x3d4>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004c50:	6878      	ldr	r0, [r7, #4]
 8004c52:	f006 f9d3 	bl	800affc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	695a      	ldr	r2, [r3, #20]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8004c64:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	f004 f9b0 	bl	8008fd0 <USB_ReadInterrupts>
 8004c70:	4603      	mov	r3, r0
 8004c72:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004c76:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004c7a:	d121      	bne.n	8004cc0 <HAL_PCD_IRQHandler+0x43e>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	695a      	ldr	r2, [r3, #20]
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8004c8a:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d111      	bne.n	8004cba <HAL_PCD_IRQHandler+0x438>
      {
        hpcd->LPM_State = LPM_L1;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2201      	movs	r2, #1
 8004c9a:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ca4:	089b      	lsrs	r3, r3, #2
 8004ca6:	f003 020f 	and.w	r2, r3, #15
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8004cb0:	2101      	movs	r1, #1
 8004cb2:	6878      	ldr	r0, [r7, #4]
 8004cb4:	f006 fc72 	bl	800b59c <HAL_PCDEx_LPM_Callback>
 8004cb8:	e002      	b.n	8004cc0 <HAL_PCD_IRQHandler+0x43e>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004cba:	6878      	ldr	r0, [r7, #4]
 8004cbc:	f006 f99e 	bl	800affc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	f004 f983 	bl	8008fd0 <USB_ReadInterrupts>
 8004cca:	4603      	mov	r3, r0
 8004ccc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004cd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cd4:	f040 80c5 	bne.w	8004e62 <HAL_PCD_IRQHandler+0x5e0>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004cd8:	69fb      	ldr	r3, [r7, #28]
 8004cda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	69fa      	ldr	r2, [r7, #28]
 8004ce2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004ce6:	f023 0301 	bic.w	r3, r3, #1
 8004cea:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	2110      	movs	r1, #16
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	f003 faf8 	bl	80082e8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004cfc:	e056      	b.n	8004dac <HAL_PCD_IRQHandler+0x52a>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004cfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d00:	015a      	lsls	r2, r3, #5
 8004d02:	69fb      	ldr	r3, [r7, #28]
 8004d04:	4413      	add	r3, r2
 8004d06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004d0a:	461a      	mov	r2, r3
 8004d0c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004d10:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004d12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d14:	015a      	lsls	r2, r3, #5
 8004d16:	69fb      	ldr	r3, [r7, #28]
 8004d18:	4413      	add	r3, r2
 8004d1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d22:	0151      	lsls	r1, r2, #5
 8004d24:	69fa      	ldr	r2, [r7, #28]
 8004d26:	440a      	add	r2, r1
 8004d28:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004d2c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004d30:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8004d32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d34:	015a      	lsls	r2, r3, #5
 8004d36:	69fb      	ldr	r3, [r7, #28]
 8004d38:	4413      	add	r3, r2
 8004d3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d42:	0151      	lsls	r1, r2, #5
 8004d44:	69fa      	ldr	r2, [r7, #28]
 8004d46:	440a      	add	r2, r1
 8004d48:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004d4c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004d50:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004d52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d54:	015a      	lsls	r2, r3, #5
 8004d56:	69fb      	ldr	r3, [r7, #28]
 8004d58:	4413      	add	r3, r2
 8004d5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d5e:	461a      	mov	r2, r3
 8004d60:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004d64:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004d66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d68:	015a      	lsls	r2, r3, #5
 8004d6a:	69fb      	ldr	r3, [r7, #28]
 8004d6c:	4413      	add	r3, r2
 8004d6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d76:	0151      	lsls	r1, r2, #5
 8004d78:	69fa      	ldr	r2, [r7, #28]
 8004d7a:	440a      	add	r2, r1
 8004d7c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004d80:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004d84:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004d86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d88:	015a      	lsls	r2, r3, #5
 8004d8a:	69fb      	ldr	r3, [r7, #28]
 8004d8c:	4413      	add	r3, r2
 8004d8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d96:	0151      	lsls	r1, r2, #5
 8004d98:	69fa      	ldr	r2, [r7, #28]
 8004d9a:	440a      	add	r2, r1
 8004d9c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004da0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004da4:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004da6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004da8:	3301      	adds	r3, #1
 8004daa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	685b      	ldr	r3, [r3, #4]
 8004db0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004db2:	429a      	cmp	r2, r3
 8004db4:	d3a3      	bcc.n	8004cfe <HAL_PCD_IRQHandler+0x47c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004db6:	69fb      	ldr	r3, [r7, #28]
 8004db8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004dbc:	69db      	ldr	r3, [r3, #28]
 8004dbe:	69fa      	ldr	r2, [r7, #28]
 8004dc0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004dc4:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8004dc8:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d016      	beq.n	8004e00 <HAL_PCD_IRQHandler+0x57e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004dd2:	69fb      	ldr	r3, [r7, #28]
 8004dd4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004dd8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004ddc:	69fa      	ldr	r2, [r7, #28]
 8004dde:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004de2:	f043 030b 	orr.w	r3, r3, #11
 8004de6:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004dea:	69fb      	ldr	r3, [r7, #28]
 8004dec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004df0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004df2:	69fa      	ldr	r2, [r7, #28]
 8004df4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004df8:	f043 030b 	orr.w	r3, r3, #11
 8004dfc:	6453      	str	r3, [r2, #68]	; 0x44
 8004dfe:	e015      	b.n	8004e2c <HAL_PCD_IRQHandler+0x5aa>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004e00:	69fb      	ldr	r3, [r7, #28]
 8004e02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004e06:	695b      	ldr	r3, [r3, #20]
 8004e08:	69fa      	ldr	r2, [r7, #28]
 8004e0a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004e0e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004e12:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8004e16:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004e18:	69fb      	ldr	r3, [r7, #28]
 8004e1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004e1e:	691b      	ldr	r3, [r3, #16]
 8004e20:	69fa      	ldr	r2, [r7, #28]
 8004e22:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004e26:	f043 030b 	orr.w	r3, r3, #11
 8004e2a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004e2c:	69fb      	ldr	r3, [r7, #28]
 8004e2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	69fa      	ldr	r2, [r7, #28]
 8004e36:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004e3a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8004e3e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681a      	ldr	r2, [r3, #0]
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004e4a:	4619      	mov	r1, r3
 8004e4c:	4610      	mov	r0, r2
 8004e4e:	f004 f983 	bl	8009158 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	695a      	ldr	r2, [r3, #20]
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8004e60:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	4618      	mov	r0, r3
 8004e68:	f004 f8b2 	bl	8008fd0 <USB_ReadInterrupts>
 8004e6c:	4603      	mov	r3, r0
 8004e6e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004e72:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e76:	d124      	bne.n	8004ec2 <HAL_PCD_IRQHandler+0x640>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	f004 f948 	bl	8009112 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	4618      	mov	r0, r3
 8004e88:	f003 fa8f 	bl	80083aa <USB_GetDevSpeed>
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	461a      	mov	r2, r3
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681c      	ldr	r4, [r3, #0]
 8004e98:	f001 fafe 	bl	8006498 <HAL_RCC_GetHCLKFreq>
 8004e9c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004ea2:	b2db      	uxtb	r3, r3
 8004ea4:	461a      	mov	r2, r3
 8004ea6:	4620      	mov	r0, r4
 8004ea8:	f002 ffea 	bl	8007e80 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004eac:	6878      	ldr	r0, [r7, #4]
 8004eae:	f006 f886 	bl	800afbe <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	695a      	ldr	r2, [r3, #20]
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8004ec0:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	f004 f882 	bl	8008fd0 <USB_ReadInterrupts>
 8004ecc:	4603      	mov	r3, r0
 8004ece:	f003 0308 	and.w	r3, r3, #8
 8004ed2:	2b08      	cmp	r3, #8
 8004ed4:	d10a      	bne.n	8004eec <HAL_PCD_IRQHandler+0x66a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004ed6:	6878      	ldr	r0, [r7, #4]
 8004ed8:	f006 f863 	bl	800afa2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	695a      	ldr	r2, [r3, #20]
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f002 0208 	and.w	r2, r2, #8
 8004eea:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	f004 f86d 	bl	8008fd0 <USB_ReadInterrupts>
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004efc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f00:	d10f      	bne.n	8004f22 <HAL_PCD_IRQHandler+0x6a0>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8004f02:	2300      	movs	r3, #0
 8004f04:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f08:	b2db      	uxtb	r3, r3
 8004f0a:	4619      	mov	r1, r3
 8004f0c:	6878      	ldr	r0, [r7, #4]
 8004f0e:	f006 f8d5 	bl	800b0bc <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	695a      	ldr	r2, [r3, #20]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8004f20:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4618      	mov	r0, r3
 8004f28:	f004 f852 	bl	8008fd0 <USB_ReadInterrupts>
 8004f2c:	4603      	mov	r3, r0
 8004f2e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f32:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004f36:	d10f      	bne.n	8004f58 <HAL_PCD_IRQHandler+0x6d6>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8004f38:	2300      	movs	r3, #0
 8004f3a:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f3e:	b2db      	uxtb	r3, r3
 8004f40:	4619      	mov	r1, r3
 8004f42:	6878      	ldr	r0, [r7, #4]
 8004f44:	f006 f8a8 	bl	800b098 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	695a      	ldr	r2, [r3, #20]
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8004f56:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	f004 f837 	bl	8008fd0 <USB_ReadInterrupts>
 8004f62:	4603      	mov	r3, r0
 8004f64:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004f68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f6c:	d10a      	bne.n	8004f84 <HAL_PCD_IRQHandler+0x702>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004f6e:	6878      	ldr	r0, [r7, #4]
 8004f70:	f006 f8b6 	bl	800b0e0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	695a      	ldr	r2, [r3, #20]
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004f82:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4618      	mov	r0, r3
 8004f8a:	f004 f821 	bl	8008fd0 <USB_ReadInterrupts>
 8004f8e:	4603      	mov	r3, r0
 8004f90:	f003 0304 	and.w	r3, r3, #4
 8004f94:	2b04      	cmp	r3, #4
 8004f96:	d115      	bne.n	8004fc4 <HAL_PCD_IRQHandler+0x742>
    {
      temp = hpcd->Instance->GOTGINT;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	685b      	ldr	r3, [r3, #4]
 8004f9e:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004fa0:	69bb      	ldr	r3, [r7, #24]
 8004fa2:	f003 0304 	and.w	r3, r3, #4
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d002      	beq.n	8004fb0 <HAL_PCD_IRQHandler+0x72e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004faa:	6878      	ldr	r0, [r7, #4]
 8004fac:	f006 f8a6 	bl	800b0fc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	6859      	ldr	r1, [r3, #4]
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	69ba      	ldr	r2, [r7, #24]
 8004fbc:	430a      	orrs	r2, r1
 8004fbe:	605a      	str	r2, [r3, #4]
 8004fc0:	e000      	b.n	8004fc4 <HAL_PCD_IRQHandler+0x742>
      return;
 8004fc2:	bf00      	nop
    }
  }
}
 8004fc4:	3734      	adds	r7, #52	; 0x34
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	bd90      	pop	{r4, r7, pc}

08004fca <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004fca:	b580      	push	{r7, lr}
 8004fcc:	b082      	sub	sp, #8
 8004fce:	af00      	add	r7, sp, #0
 8004fd0:	6078      	str	r0, [r7, #4]
 8004fd2:	460b      	mov	r3, r1
 8004fd4:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004fdc:	2b01      	cmp	r3, #1
 8004fde:	d101      	bne.n	8004fe4 <HAL_PCD_SetAddress+0x1a>
 8004fe0:	2302      	movs	r3, #2
 8004fe2:	e013      	b.n	800500c <HAL_PCD_SetAddress+0x42>
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	78fa      	ldrb	r2, [r7, #3]
 8004ff0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	78fa      	ldrb	r2, [r7, #3]
 8004ffa:	4611      	mov	r1, r2
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	f003 ff7f 	bl	8008f00 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2200      	movs	r2, #0
 8005006:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800500a:	2300      	movs	r3, #0
}
 800500c:	4618      	mov	r0, r3
 800500e:	3708      	adds	r7, #8
 8005010:	46bd      	mov	sp, r7
 8005012:	bd80      	pop	{r7, pc}

08005014 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	b084      	sub	sp, #16
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
 800501c:	4608      	mov	r0, r1
 800501e:	4611      	mov	r1, r2
 8005020:	461a      	mov	r2, r3
 8005022:	4603      	mov	r3, r0
 8005024:	70fb      	strb	r3, [r7, #3]
 8005026:	460b      	mov	r3, r1
 8005028:	803b      	strh	r3, [r7, #0]
 800502a:	4613      	mov	r3, r2
 800502c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800502e:	2300      	movs	r3, #0
 8005030:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005032:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005036:	2b00      	cmp	r3, #0
 8005038:	da0f      	bge.n	800505a <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800503a:	78fb      	ldrb	r3, [r7, #3]
 800503c:	f003 020f 	and.w	r2, r3, #15
 8005040:	4613      	mov	r3, r2
 8005042:	00db      	lsls	r3, r3, #3
 8005044:	1a9b      	subs	r3, r3, r2
 8005046:	009b      	lsls	r3, r3, #2
 8005048:	3338      	adds	r3, #56	; 0x38
 800504a:	687a      	ldr	r2, [r7, #4]
 800504c:	4413      	add	r3, r2
 800504e:	3304      	adds	r3, #4
 8005050:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	2201      	movs	r2, #1
 8005056:	705a      	strb	r2, [r3, #1]
 8005058:	e00f      	b.n	800507a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800505a:	78fb      	ldrb	r3, [r7, #3]
 800505c:	f003 020f 	and.w	r2, r3, #15
 8005060:	4613      	mov	r3, r2
 8005062:	00db      	lsls	r3, r3, #3
 8005064:	1a9b      	subs	r3, r3, r2
 8005066:	009b      	lsls	r3, r3, #2
 8005068:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800506c:	687a      	ldr	r2, [r7, #4]
 800506e:	4413      	add	r3, r2
 8005070:	3304      	adds	r3, #4
 8005072:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	2200      	movs	r2, #0
 8005078:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800507a:	78fb      	ldrb	r3, [r7, #3]
 800507c:	f003 030f 	and.w	r3, r3, #15
 8005080:	b2da      	uxtb	r2, r3
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8005086:	883a      	ldrh	r2, [r7, #0]
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	78ba      	ldrb	r2, [r7, #2]
 8005090:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	785b      	ldrb	r3, [r3, #1]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d004      	beq.n	80050a4 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	781b      	ldrb	r3, [r3, #0]
 800509e:	b29a      	uxth	r2, r3
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80050a4:	78bb      	ldrb	r3, [r7, #2]
 80050a6:	2b02      	cmp	r3, #2
 80050a8:	d102      	bne.n	80050b0 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	2200      	movs	r2, #0
 80050ae:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80050b6:	2b01      	cmp	r3, #1
 80050b8:	d101      	bne.n	80050be <HAL_PCD_EP_Open+0xaa>
 80050ba:	2302      	movs	r3, #2
 80050bc:	e00e      	b.n	80050dc <HAL_PCD_EP_Open+0xc8>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2201      	movs	r2, #1
 80050c2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	68f9      	ldr	r1, [r7, #12]
 80050cc:	4618      	mov	r0, r3
 80050ce:	f003 f98b 	bl	80083e8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2200      	movs	r2, #0
 80050d6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 80050da:	7afb      	ldrb	r3, [r7, #11]
}
 80050dc:	4618      	mov	r0, r3
 80050de:	3710      	adds	r7, #16
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bd80      	pop	{r7, pc}

080050e4 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b084      	sub	sp, #16
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
 80050ec:	460b      	mov	r3, r1
 80050ee:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80050f0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	da0f      	bge.n	8005118 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80050f8:	78fb      	ldrb	r3, [r7, #3]
 80050fa:	f003 020f 	and.w	r2, r3, #15
 80050fe:	4613      	mov	r3, r2
 8005100:	00db      	lsls	r3, r3, #3
 8005102:	1a9b      	subs	r3, r3, r2
 8005104:	009b      	lsls	r3, r3, #2
 8005106:	3338      	adds	r3, #56	; 0x38
 8005108:	687a      	ldr	r2, [r7, #4]
 800510a:	4413      	add	r3, r2
 800510c:	3304      	adds	r3, #4
 800510e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	2201      	movs	r2, #1
 8005114:	705a      	strb	r2, [r3, #1]
 8005116:	e00f      	b.n	8005138 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005118:	78fb      	ldrb	r3, [r7, #3]
 800511a:	f003 020f 	and.w	r2, r3, #15
 800511e:	4613      	mov	r3, r2
 8005120:	00db      	lsls	r3, r3, #3
 8005122:	1a9b      	subs	r3, r3, r2
 8005124:	009b      	lsls	r3, r3, #2
 8005126:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800512a:	687a      	ldr	r2, [r7, #4]
 800512c:	4413      	add	r3, r2
 800512e:	3304      	adds	r3, #4
 8005130:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	2200      	movs	r2, #0
 8005136:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8005138:	78fb      	ldrb	r3, [r7, #3]
 800513a:	f003 030f 	and.w	r3, r3, #15
 800513e:	b2da      	uxtb	r2, r3
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800514a:	2b01      	cmp	r3, #1
 800514c:	d101      	bne.n	8005152 <HAL_PCD_EP_Close+0x6e>
 800514e:	2302      	movs	r3, #2
 8005150:	e00e      	b.n	8005170 <HAL_PCD_EP_Close+0x8c>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2201      	movs	r2, #1
 8005156:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	68f9      	ldr	r1, [r7, #12]
 8005160:	4618      	mov	r0, r3
 8005162:	f003 f9c9 	bl	80084f8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2200      	movs	r2, #0
 800516a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 800516e:	2300      	movs	r3, #0
}
 8005170:	4618      	mov	r0, r3
 8005172:	3710      	adds	r7, #16
 8005174:	46bd      	mov	sp, r7
 8005176:	bd80      	pop	{r7, pc}

08005178 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b086      	sub	sp, #24
 800517c:	af00      	add	r7, sp, #0
 800517e:	60f8      	str	r0, [r7, #12]
 8005180:	607a      	str	r2, [r7, #4]
 8005182:	603b      	str	r3, [r7, #0]
 8005184:	460b      	mov	r3, r1
 8005186:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005188:	7afb      	ldrb	r3, [r7, #11]
 800518a:	f003 020f 	and.w	r2, r3, #15
 800518e:	4613      	mov	r3, r2
 8005190:	00db      	lsls	r3, r3, #3
 8005192:	1a9b      	subs	r3, r3, r2
 8005194:	009b      	lsls	r3, r3, #2
 8005196:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800519a:	68fa      	ldr	r2, [r7, #12]
 800519c:	4413      	add	r3, r2
 800519e:	3304      	adds	r3, #4
 80051a0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	687a      	ldr	r2, [r7, #4]
 80051a6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80051a8:	697b      	ldr	r3, [r7, #20]
 80051aa:	683a      	ldr	r2, [r7, #0]
 80051ac:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80051ae:	697b      	ldr	r3, [r7, #20]
 80051b0:	2200      	movs	r2, #0
 80051b2:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 80051b4:	697b      	ldr	r3, [r7, #20]
 80051b6:	2200      	movs	r2, #0
 80051b8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80051ba:	7afb      	ldrb	r3, [r7, #11]
 80051bc:	f003 030f 	and.w	r3, r3, #15
 80051c0:	b2da      	uxtb	r2, r3
 80051c2:	697b      	ldr	r3, [r7, #20]
 80051c4:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80051c6:	7afb      	ldrb	r3, [r7, #11]
 80051c8:	f003 030f 	and.w	r3, r3, #15
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d106      	bne.n	80051de <HAL_PCD_EP_Receive+0x66>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	6979      	ldr	r1, [r7, #20]
 80051d6:	4618      	mov	r0, r3
 80051d8:	f003 fc46 	bl	8008a68 <USB_EP0StartXfer>
 80051dc:	e005      	b.n	80051ea <HAL_PCD_EP_Receive+0x72>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	6979      	ldr	r1, [r7, #20]
 80051e4:	4618      	mov	r0, r3
 80051e6:	f003 fa63 	bl	80086b0 <USB_EPStartXfer>
  }

  return HAL_OK;
 80051ea:	2300      	movs	r3, #0
}
 80051ec:	4618      	mov	r0, r3
 80051ee:	3718      	adds	r7, #24
 80051f0:	46bd      	mov	sp, r7
 80051f2:	bd80      	pop	{r7, pc}

080051f4 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80051f4:	b480      	push	{r7}
 80051f6:	b083      	sub	sp, #12
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
 80051fc:	460b      	mov	r3, r1
 80051fe:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005200:	78fb      	ldrb	r3, [r7, #3]
 8005202:	f003 020f 	and.w	r2, r3, #15
 8005206:	6879      	ldr	r1, [r7, #4]
 8005208:	4613      	mov	r3, r2
 800520a:	00db      	lsls	r3, r3, #3
 800520c:	1a9b      	subs	r3, r3, r2
 800520e:	009b      	lsls	r3, r3, #2
 8005210:	440b      	add	r3, r1
 8005212:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8005216:	681b      	ldr	r3, [r3, #0]
}
 8005218:	4618      	mov	r0, r3
 800521a:	370c      	adds	r7, #12
 800521c:	46bd      	mov	sp, r7
 800521e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005222:	4770      	bx	lr

08005224 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b086      	sub	sp, #24
 8005228:	af00      	add	r7, sp, #0
 800522a:	60f8      	str	r0, [r7, #12]
 800522c:	607a      	str	r2, [r7, #4]
 800522e:	603b      	str	r3, [r7, #0]
 8005230:	460b      	mov	r3, r1
 8005232:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005234:	7afb      	ldrb	r3, [r7, #11]
 8005236:	f003 020f 	and.w	r2, r3, #15
 800523a:	4613      	mov	r3, r2
 800523c:	00db      	lsls	r3, r3, #3
 800523e:	1a9b      	subs	r3, r3, r2
 8005240:	009b      	lsls	r3, r3, #2
 8005242:	3338      	adds	r3, #56	; 0x38
 8005244:	68fa      	ldr	r2, [r7, #12]
 8005246:	4413      	add	r3, r2
 8005248:	3304      	adds	r3, #4
 800524a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800524c:	697b      	ldr	r3, [r7, #20]
 800524e:	687a      	ldr	r2, [r7, #4]
 8005250:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005252:	697b      	ldr	r3, [r7, #20]
 8005254:	683a      	ldr	r2, [r7, #0]
 8005256:	615a      	str	r2, [r3, #20]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8005258:	697b      	ldr	r3, [r7, #20]
 800525a:	2200      	movs	r2, #0
 800525c:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 800525e:	697b      	ldr	r3, [r7, #20]
 8005260:	2201      	movs	r2, #1
 8005262:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005264:	7afb      	ldrb	r3, [r7, #11]
 8005266:	f003 030f 	and.w	r3, r3, #15
 800526a:	b2da      	uxtb	r2, r3
 800526c:	697b      	ldr	r3, [r7, #20]
 800526e:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005270:	7afb      	ldrb	r3, [r7, #11]
 8005272:	f003 030f 	and.w	r3, r3, #15
 8005276:	2b00      	cmp	r3, #0
 8005278:	d106      	bne.n	8005288 <HAL_PCD_EP_Transmit+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	6979      	ldr	r1, [r7, #20]
 8005280:	4618      	mov	r0, r3
 8005282:	f003 fbf1 	bl	8008a68 <USB_EP0StartXfer>
 8005286:	e005      	b.n	8005294 <HAL_PCD_EP_Transmit+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	6979      	ldr	r1, [r7, #20]
 800528e:	4618      	mov	r0, r3
 8005290:	f003 fa0e 	bl	80086b0 <USB_EPStartXfer>
  }

  return HAL_OK;
 8005294:	2300      	movs	r3, #0
}
 8005296:	4618      	mov	r0, r3
 8005298:	3718      	adds	r7, #24
 800529a:	46bd      	mov	sp, r7
 800529c:	bd80      	pop	{r7, pc}

0800529e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800529e:	b580      	push	{r7, lr}
 80052a0:	b084      	sub	sp, #16
 80052a2:	af00      	add	r7, sp, #0
 80052a4:	6078      	str	r0, [r7, #4]
 80052a6:	460b      	mov	r3, r1
 80052a8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80052aa:	78fb      	ldrb	r3, [r7, #3]
 80052ac:	f003 020f 	and.w	r2, r3, #15
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	685b      	ldr	r3, [r3, #4]
 80052b4:	429a      	cmp	r2, r3
 80052b6:	d901      	bls.n	80052bc <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80052b8:	2301      	movs	r3, #1
 80052ba:	e04e      	b.n	800535a <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80052bc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	da0f      	bge.n	80052e4 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80052c4:	78fb      	ldrb	r3, [r7, #3]
 80052c6:	f003 020f 	and.w	r2, r3, #15
 80052ca:	4613      	mov	r3, r2
 80052cc:	00db      	lsls	r3, r3, #3
 80052ce:	1a9b      	subs	r3, r3, r2
 80052d0:	009b      	lsls	r3, r3, #2
 80052d2:	3338      	adds	r3, #56	; 0x38
 80052d4:	687a      	ldr	r2, [r7, #4]
 80052d6:	4413      	add	r3, r2
 80052d8:	3304      	adds	r3, #4
 80052da:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	2201      	movs	r2, #1
 80052e0:	705a      	strb	r2, [r3, #1]
 80052e2:	e00d      	b.n	8005300 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80052e4:	78fa      	ldrb	r2, [r7, #3]
 80052e6:	4613      	mov	r3, r2
 80052e8:	00db      	lsls	r3, r3, #3
 80052ea:	1a9b      	subs	r3, r3, r2
 80052ec:	009b      	lsls	r3, r3, #2
 80052ee:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80052f2:	687a      	ldr	r2, [r7, #4]
 80052f4:	4413      	add	r3, r2
 80052f6:	3304      	adds	r3, #4
 80052f8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	2200      	movs	r2, #0
 80052fe:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	2201      	movs	r2, #1
 8005304:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005306:	78fb      	ldrb	r3, [r7, #3]
 8005308:	f003 030f 	and.w	r3, r3, #15
 800530c:	b2da      	uxtb	r2, r3
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005318:	2b01      	cmp	r3, #1
 800531a:	d101      	bne.n	8005320 <HAL_PCD_EP_SetStall+0x82>
 800531c:	2302      	movs	r3, #2
 800531e:	e01c      	b.n	800535a <HAL_PCD_EP_SetStall+0xbc>
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2201      	movs	r2, #1
 8005324:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	68f9      	ldr	r1, [r7, #12]
 800532e:	4618      	mov	r0, r3
 8005330:	f003 fd12 	bl	8008d58 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005334:	78fb      	ldrb	r3, [r7, #3]
 8005336:	f003 030f 	and.w	r3, r3, #15
 800533a:	2b00      	cmp	r3, #0
 800533c:	d108      	bne.n	8005350 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681a      	ldr	r2, [r3, #0]
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005348:	4619      	mov	r1, r3
 800534a:	4610      	mov	r0, r2
 800534c:	f003 ff04 	bl	8009158 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2200      	movs	r2, #0
 8005354:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005358:	2300      	movs	r3, #0
}
 800535a:	4618      	mov	r0, r3
 800535c:	3710      	adds	r7, #16
 800535e:	46bd      	mov	sp, r7
 8005360:	bd80      	pop	{r7, pc}

08005362 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005362:	b580      	push	{r7, lr}
 8005364:	b084      	sub	sp, #16
 8005366:	af00      	add	r7, sp, #0
 8005368:	6078      	str	r0, [r7, #4]
 800536a:	460b      	mov	r3, r1
 800536c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800536e:	78fb      	ldrb	r3, [r7, #3]
 8005370:	f003 020f 	and.w	r2, r3, #15
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	685b      	ldr	r3, [r3, #4]
 8005378:	429a      	cmp	r2, r3
 800537a:	d901      	bls.n	8005380 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800537c:	2301      	movs	r3, #1
 800537e:	e042      	b.n	8005406 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005380:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005384:	2b00      	cmp	r3, #0
 8005386:	da0f      	bge.n	80053a8 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005388:	78fb      	ldrb	r3, [r7, #3]
 800538a:	f003 020f 	and.w	r2, r3, #15
 800538e:	4613      	mov	r3, r2
 8005390:	00db      	lsls	r3, r3, #3
 8005392:	1a9b      	subs	r3, r3, r2
 8005394:	009b      	lsls	r3, r3, #2
 8005396:	3338      	adds	r3, #56	; 0x38
 8005398:	687a      	ldr	r2, [r7, #4]
 800539a:	4413      	add	r3, r2
 800539c:	3304      	adds	r3, #4
 800539e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	2201      	movs	r2, #1
 80053a4:	705a      	strb	r2, [r3, #1]
 80053a6:	e00f      	b.n	80053c8 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80053a8:	78fb      	ldrb	r3, [r7, #3]
 80053aa:	f003 020f 	and.w	r2, r3, #15
 80053ae:	4613      	mov	r3, r2
 80053b0:	00db      	lsls	r3, r3, #3
 80053b2:	1a9b      	subs	r3, r3, r2
 80053b4:	009b      	lsls	r3, r3, #2
 80053b6:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80053ba:	687a      	ldr	r2, [r7, #4]
 80053bc:	4413      	add	r3, r2
 80053be:	3304      	adds	r3, #4
 80053c0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2200      	movs	r2, #0
 80053c6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2200      	movs	r2, #0
 80053cc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80053ce:	78fb      	ldrb	r3, [r7, #3]
 80053d0:	f003 030f 	and.w	r3, r3, #15
 80053d4:	b2da      	uxtb	r2, r3
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80053e0:	2b01      	cmp	r3, #1
 80053e2:	d101      	bne.n	80053e8 <HAL_PCD_EP_ClrStall+0x86>
 80053e4:	2302      	movs	r3, #2
 80053e6:	e00e      	b.n	8005406 <HAL_PCD_EP_ClrStall+0xa4>
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2201      	movs	r2, #1
 80053ec:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	68f9      	ldr	r1, [r7, #12]
 80053f6:	4618      	mov	r0, r3
 80053f8:	f003 fd1c 	bl	8008e34 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2200      	movs	r2, #0
 8005400:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005404:	2300      	movs	r3, #0
}
 8005406:	4618      	mov	r0, r3
 8005408:	3710      	adds	r7, #16
 800540a:	46bd      	mov	sp, r7
 800540c:	bd80      	pop	{r7, pc}

0800540e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800540e:	b580      	push	{r7, lr}
 8005410:	b088      	sub	sp, #32
 8005412:	af00      	add	r7, sp, #0
 8005414:	6078      	str	r0, [r7, #4]
 8005416:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800541e:	697b      	ldr	r3, [r7, #20]
 8005420:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005422:	683a      	ldr	r2, [r7, #0]
 8005424:	4613      	mov	r3, r2
 8005426:	00db      	lsls	r3, r3, #3
 8005428:	1a9b      	subs	r3, r3, r2
 800542a:	009b      	lsls	r3, r3, #2
 800542c:	3338      	adds	r3, #56	; 0x38
 800542e:	687a      	ldr	r2, [r7, #4]
 8005430:	4413      	add	r3, r2
 8005432:	3304      	adds	r3, #4
 8005434:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	699a      	ldr	r2, [r3, #24]
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	695b      	ldr	r3, [r3, #20]
 800543e:	429a      	cmp	r2, r3
 8005440:	d901      	bls.n	8005446 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005442:	2301      	movs	r3, #1
 8005444:	e067      	b.n	8005516 <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	695a      	ldr	r2, [r3, #20]
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	699b      	ldr	r3, [r3, #24]
 800544e:	1ad3      	subs	r3, r2, r3
 8005450:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	689b      	ldr	r3, [r3, #8]
 8005456:	69fa      	ldr	r2, [r7, #28]
 8005458:	429a      	cmp	r2, r3
 800545a:	d902      	bls.n	8005462 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	689b      	ldr	r3, [r3, #8]
 8005460:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005462:	69fb      	ldr	r3, [r7, #28]
 8005464:	3303      	adds	r3, #3
 8005466:	089b      	lsrs	r3, r3, #2
 8005468:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800546a:	e026      	b.n	80054ba <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	695a      	ldr	r2, [r3, #20]
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	699b      	ldr	r3, [r3, #24]
 8005474:	1ad3      	subs	r3, r2, r3
 8005476:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	689b      	ldr	r3, [r3, #8]
 800547c:	69fa      	ldr	r2, [r7, #28]
 800547e:	429a      	cmp	r2, r3
 8005480:	d902      	bls.n	8005488 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	689b      	ldr	r3, [r3, #8]
 8005486:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005488:	69fb      	ldr	r3, [r7, #28]
 800548a:	3303      	adds	r3, #3
 800548c:	089b      	lsrs	r3, r3, #2
 800548e:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	68d9      	ldr	r1, [r3, #12]
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	b2da      	uxtb	r2, r3
 8005498:	69fb      	ldr	r3, [r7, #28]
 800549a:	b29b      	uxth	r3, r3
 800549c:	6978      	ldr	r0, [r7, #20]
 800549e:	f003 fc01 	bl	8008ca4 <USB_WritePacket>

    ep->xfer_buff  += len;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	68da      	ldr	r2, [r3, #12]
 80054a6:	69fb      	ldr	r3, [r7, #28]
 80054a8:	441a      	add	r2, r3
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	699a      	ldr	r2, [r3, #24]
 80054b2:	69fb      	ldr	r3, [r7, #28]
 80054b4:	441a      	add	r2, r3
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	015a      	lsls	r2, r3, #5
 80054be:	693b      	ldr	r3, [r7, #16]
 80054c0:	4413      	add	r3, r2
 80054c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80054c6:	699b      	ldr	r3, [r3, #24]
 80054c8:	b29b      	uxth	r3, r3
 80054ca:	69ba      	ldr	r2, [r7, #24]
 80054cc:	429a      	cmp	r2, r3
 80054ce:	d809      	bhi.n	80054e4 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	699a      	ldr	r2, [r3, #24]
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80054d8:	429a      	cmp	r2, r3
 80054da:	d203      	bcs.n	80054e4 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	695b      	ldr	r3, [r3, #20]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d1c3      	bne.n	800546c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	695a      	ldr	r2, [r3, #20]
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	699b      	ldr	r3, [r3, #24]
 80054ec:	429a      	cmp	r2, r3
 80054ee:	d811      	bhi.n	8005514 <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	f003 030f 	and.w	r3, r3, #15
 80054f6:	2201      	movs	r2, #1
 80054f8:	fa02 f303 	lsl.w	r3, r2, r3
 80054fc:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80054fe:	693b      	ldr	r3, [r7, #16]
 8005500:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005504:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005506:	68bb      	ldr	r3, [r7, #8]
 8005508:	43db      	mvns	r3, r3
 800550a:	6939      	ldr	r1, [r7, #16]
 800550c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005510:	4013      	ands	r3, r2
 8005512:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8005514:	2300      	movs	r3, #0
}
 8005516:	4618      	mov	r0, r3
 8005518:	3720      	adds	r7, #32
 800551a:	46bd      	mov	sp, r7
 800551c:	bd80      	pop	{r7, pc}
	...

08005520 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b086      	sub	sp, #24
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
 8005528:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005530:	697b      	ldr	r3, [r7, #20]
 8005532:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005534:	697b      	ldr	r3, [r7, #20]
 8005536:	333c      	adds	r3, #60	; 0x3c
 8005538:	3304      	adds	r3, #4
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	015a      	lsls	r2, r3, #5
 8005542:	693b      	ldr	r3, [r7, #16]
 8005544:	4413      	add	r3, r2
 8005546:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800554a:	689b      	ldr	r3, [r3, #8]
 800554c:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	4a19      	ldr	r2, [pc, #100]	; (80055b8 <PCD_EP_OutXfrComplete_int+0x98>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d124      	bne.n	80055a0 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800555c:	2b00      	cmp	r3, #0
 800555e:	d00a      	beq.n	8005576 <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	015a      	lsls	r2, r3, #5
 8005564:	693b      	ldr	r3, [r7, #16]
 8005566:	4413      	add	r3, r2
 8005568:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800556c:	461a      	mov	r2, r3
 800556e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005572:	6093      	str	r3, [r2, #8]
 8005574:	e01a      	b.n	80055ac <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005576:	68bb      	ldr	r3, [r7, #8]
 8005578:	f003 0320 	and.w	r3, r3, #32
 800557c:	2b00      	cmp	r3, #0
 800557e:	d008      	beq.n	8005592 <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	015a      	lsls	r2, r3, #5
 8005584:	693b      	ldr	r3, [r7, #16]
 8005586:	4413      	add	r3, r2
 8005588:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800558c:	461a      	mov	r2, r3
 800558e:	2320      	movs	r3, #32
 8005590:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	b2db      	uxtb	r3, r3
 8005596:	4619      	mov	r1, r3
 8005598:	6878      	ldr	r0, [r7, #4]
 800559a:	f005 fccd 	bl	800af38 <HAL_PCD_DataOutStageCallback>
 800559e:	e005      	b.n	80055ac <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	b2db      	uxtb	r3, r3
 80055a4:	4619      	mov	r1, r3
 80055a6:	6878      	ldr	r0, [r7, #4]
 80055a8:	f005 fcc6 	bl	800af38 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 80055ac:	2300      	movs	r3, #0
}
 80055ae:	4618      	mov	r0, r3
 80055b0:	3718      	adds	r7, #24
 80055b2:	46bd      	mov	sp, r7
 80055b4:	bd80      	pop	{r7, pc}
 80055b6:	bf00      	nop
 80055b8:	4f54310a 	.word	0x4f54310a

080055bc <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b086      	sub	sp, #24
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
 80055c4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055cc:	697b      	ldr	r3, [r7, #20]
 80055ce:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80055d0:	697b      	ldr	r3, [r7, #20]
 80055d2:	333c      	adds	r3, #60	; 0x3c
 80055d4:	3304      	adds	r3, #4
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	015a      	lsls	r2, r3, #5
 80055de:	693b      	ldr	r3, [r7, #16]
 80055e0:	4413      	add	r3, r2
 80055e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80055e6:	689b      	ldr	r3, [r3, #8]
 80055e8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	4a0c      	ldr	r2, [pc, #48]	; (8005620 <PCD_EP_OutSetupPacket_int+0x64>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d90e      	bls.n	8005610 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80055f2:	68bb      	ldr	r3, [r7, #8]
 80055f4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d009      	beq.n	8005610 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	015a      	lsls	r2, r3, #5
 8005600:	693b      	ldr	r3, [r7, #16]
 8005602:	4413      	add	r3, r2
 8005604:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005608:	461a      	mov	r2, r3
 800560a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800560e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005610:	6878      	ldr	r0, [r7, #4]
 8005612:	f005 fc7f 	bl	800af14 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 8005616:	2300      	movs	r3, #0
}
 8005618:	4618      	mov	r0, r3
 800561a:	3718      	adds	r7, #24
 800561c:	46bd      	mov	sp, r7
 800561e:	bd80      	pop	{r7, pc}
 8005620:	4f54300a 	.word	0x4f54300a

08005624 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005624:	b480      	push	{r7}
 8005626:	b085      	sub	sp, #20
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
 800562c:	460b      	mov	r3, r1
 800562e:	70fb      	strb	r3, [r7, #3]
 8005630:	4613      	mov	r3, r2
 8005632:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800563a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800563c:	78fb      	ldrb	r3, [r7, #3]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d107      	bne.n	8005652 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005642:	883b      	ldrh	r3, [r7, #0]
 8005644:	0419      	lsls	r1, r3, #16
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	68ba      	ldr	r2, [r7, #8]
 800564c:	430a      	orrs	r2, r1
 800564e:	629a      	str	r2, [r3, #40]	; 0x28
 8005650:	e028      	b.n	80056a4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005658:	0c1b      	lsrs	r3, r3, #16
 800565a:	68ba      	ldr	r2, [r7, #8]
 800565c:	4413      	add	r3, r2
 800565e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005660:	2300      	movs	r3, #0
 8005662:	73fb      	strb	r3, [r7, #15]
 8005664:	e00d      	b.n	8005682 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681a      	ldr	r2, [r3, #0]
 800566a:	7bfb      	ldrb	r3, [r7, #15]
 800566c:	3340      	adds	r3, #64	; 0x40
 800566e:	009b      	lsls	r3, r3, #2
 8005670:	4413      	add	r3, r2
 8005672:	685b      	ldr	r3, [r3, #4]
 8005674:	0c1b      	lsrs	r3, r3, #16
 8005676:	68ba      	ldr	r2, [r7, #8]
 8005678:	4413      	add	r3, r2
 800567a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800567c:	7bfb      	ldrb	r3, [r7, #15]
 800567e:	3301      	adds	r3, #1
 8005680:	73fb      	strb	r3, [r7, #15]
 8005682:	7bfa      	ldrb	r2, [r7, #15]
 8005684:	78fb      	ldrb	r3, [r7, #3]
 8005686:	3b01      	subs	r3, #1
 8005688:	429a      	cmp	r2, r3
 800568a:	d3ec      	bcc.n	8005666 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800568c:	883b      	ldrh	r3, [r7, #0]
 800568e:	0418      	lsls	r0, r3, #16
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6819      	ldr	r1, [r3, #0]
 8005694:	78fb      	ldrb	r3, [r7, #3]
 8005696:	3b01      	subs	r3, #1
 8005698:	68ba      	ldr	r2, [r7, #8]
 800569a:	4302      	orrs	r2, r0
 800569c:	3340      	adds	r3, #64	; 0x40
 800569e:	009b      	lsls	r3, r3, #2
 80056a0:	440b      	add	r3, r1
 80056a2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80056a4:	2300      	movs	r3, #0
}
 80056a6:	4618      	mov	r0, r3
 80056a8:	3714      	adds	r7, #20
 80056aa:	46bd      	mov	sp, r7
 80056ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b0:	4770      	bx	lr

080056b2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80056b2:	b480      	push	{r7}
 80056b4:	b083      	sub	sp, #12
 80056b6:	af00      	add	r7, sp, #0
 80056b8:	6078      	str	r0, [r7, #4]
 80056ba:	460b      	mov	r3, r1
 80056bc:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	887a      	ldrh	r2, [r7, #2]
 80056c4:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80056c6:	2300      	movs	r3, #0
}
 80056c8:	4618      	mov	r0, r3
 80056ca:	370c      	adds	r7, #12
 80056cc:	46bd      	mov	sp, r7
 80056ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d2:	4770      	bx	lr

080056d4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80056d4:	b480      	push	{r7}
 80056d6:	b085      	sub	sp, #20
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2201      	movs	r2, #1
 80056e6:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2200      	movs	r2, #0
 80056ee:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	699b      	ldr	r3, [r3, #24]
 80056f6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005702:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005706:	f043 0303 	orr.w	r3, r3, #3
 800570a:	68fa      	ldr	r2, [r7, #12]
 800570c:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800570e:	2300      	movs	r3, #0
}
 8005710:	4618      	mov	r0, r3
 8005712:	3714      	adds	r7, #20
 8005714:	46bd      	mov	sp, r7
 8005716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571a:	4770      	bx	lr

0800571c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800571c:	b480      	push	{r7}
 800571e:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005720:	4b0d      	ldr	r3, [pc, #52]	; (8005758 <HAL_PWREx_GetVoltageRange+0x3c>)
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005728:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800572c:	d102      	bne.n	8005734 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 800572e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005732:	e00b      	b.n	800574c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8005734:	4b08      	ldr	r3, [pc, #32]	; (8005758 <HAL_PWREx_GetVoltageRange+0x3c>)
 8005736:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800573a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800573e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005742:	d102      	bne.n	800574a <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8005744:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005748:	e000      	b.n	800574c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800574a:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 800574c:	4618      	mov	r0, r3
 800574e:	46bd      	mov	sp, r7
 8005750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005754:	4770      	bx	lr
 8005756:	bf00      	nop
 8005758:	40007000 	.word	0x40007000

0800575c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800575c:	b480      	push	{r7}
 800575e:	b085      	sub	sp, #20
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2b00      	cmp	r3, #0
 8005768:	d141      	bne.n	80057ee <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800576a:	4b4b      	ldr	r3, [pc, #300]	; (8005898 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005772:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005776:	d131      	bne.n	80057dc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005778:	4b47      	ldr	r3, [pc, #284]	; (8005898 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800577a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800577e:	4a46      	ldr	r2, [pc, #280]	; (8005898 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005780:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005784:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005788:	4b43      	ldr	r3, [pc, #268]	; (8005898 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005790:	4a41      	ldr	r2, [pc, #260]	; (8005898 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005792:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005796:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005798:	4b40      	ldr	r3, [pc, #256]	; (800589c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	2232      	movs	r2, #50	; 0x32
 800579e:	fb02 f303 	mul.w	r3, r2, r3
 80057a2:	4a3f      	ldr	r2, [pc, #252]	; (80058a0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80057a4:	fba2 2303 	umull	r2, r3, r2, r3
 80057a8:	0c9b      	lsrs	r3, r3, #18
 80057aa:	3301      	adds	r3, #1
 80057ac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80057ae:	e002      	b.n	80057b6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	3b01      	subs	r3, #1
 80057b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80057b6:	4b38      	ldr	r3, [pc, #224]	; (8005898 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057b8:	695b      	ldr	r3, [r3, #20]
 80057ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80057be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80057c2:	d102      	bne.n	80057ca <HAL_PWREx_ControlVoltageScaling+0x6e>
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d1f2      	bne.n	80057b0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80057ca:	4b33      	ldr	r3, [pc, #204]	; (8005898 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057cc:	695b      	ldr	r3, [r3, #20]
 80057ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80057d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80057d6:	d158      	bne.n	800588a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80057d8:	2303      	movs	r3, #3
 80057da:	e057      	b.n	800588c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80057dc:	4b2e      	ldr	r3, [pc, #184]	; (8005898 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057de:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80057e2:	4a2d      	ldr	r2, [pc, #180]	; (8005898 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80057e8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80057ec:	e04d      	b.n	800588a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80057f4:	d141      	bne.n	800587a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80057f6:	4b28      	ldr	r3, [pc, #160]	; (8005898 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80057fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005802:	d131      	bne.n	8005868 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005804:	4b24      	ldr	r3, [pc, #144]	; (8005898 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005806:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800580a:	4a23      	ldr	r2, [pc, #140]	; (8005898 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800580c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005810:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005814:	4b20      	ldr	r3, [pc, #128]	; (8005898 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800581c:	4a1e      	ldr	r2, [pc, #120]	; (8005898 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800581e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005822:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005824:	4b1d      	ldr	r3, [pc, #116]	; (800589c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	2232      	movs	r2, #50	; 0x32
 800582a:	fb02 f303 	mul.w	r3, r2, r3
 800582e:	4a1c      	ldr	r2, [pc, #112]	; (80058a0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005830:	fba2 2303 	umull	r2, r3, r2, r3
 8005834:	0c9b      	lsrs	r3, r3, #18
 8005836:	3301      	adds	r3, #1
 8005838:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800583a:	e002      	b.n	8005842 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	3b01      	subs	r3, #1
 8005840:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005842:	4b15      	ldr	r3, [pc, #84]	; (8005898 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005844:	695b      	ldr	r3, [r3, #20]
 8005846:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800584a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800584e:	d102      	bne.n	8005856 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d1f2      	bne.n	800583c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005856:	4b10      	ldr	r3, [pc, #64]	; (8005898 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005858:	695b      	ldr	r3, [r3, #20]
 800585a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800585e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005862:	d112      	bne.n	800588a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005864:	2303      	movs	r3, #3
 8005866:	e011      	b.n	800588c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005868:	4b0b      	ldr	r3, [pc, #44]	; (8005898 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800586a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800586e:	4a0a      	ldr	r2, [pc, #40]	; (8005898 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005870:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005874:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8005878:	e007      	b.n	800588a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800587a:	4b07      	ldr	r3, [pc, #28]	; (8005898 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005882:	4a05      	ldr	r2, [pc, #20]	; (8005898 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005884:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005888:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800588a:	2300      	movs	r3, #0
}
 800588c:	4618      	mov	r0, r3
 800588e:	3714      	adds	r7, #20
 8005890:	46bd      	mov	sp, r7
 8005892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005896:	4770      	bx	lr
 8005898:	40007000 	.word	0x40007000
 800589c:	20000000 	.word	0x20000000
 80058a0:	431bde83 	.word	0x431bde83

080058a4 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80058a4:	b480      	push	{r7}
 80058a6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80058a8:	4b05      	ldr	r3, [pc, #20]	; (80058c0 <HAL_PWREx_EnableVddUSB+0x1c>)
 80058aa:	685b      	ldr	r3, [r3, #4]
 80058ac:	4a04      	ldr	r2, [pc, #16]	; (80058c0 <HAL_PWREx_EnableVddUSB+0x1c>)
 80058ae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80058b2:	6053      	str	r3, [r2, #4]
}
 80058b4:	bf00      	nop
 80058b6:	46bd      	mov	sp, r7
 80058b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058bc:	4770      	bx	lr
 80058be:	bf00      	nop
 80058c0:	40007000 	.word	0x40007000

080058c4 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80058c4:	b480      	push	{r7}
 80058c6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80058c8:	4b05      	ldr	r3, [pc, #20]	; (80058e0 <HAL_PWREx_EnableVddIO2+0x1c>)
 80058ca:	685b      	ldr	r3, [r3, #4]
 80058cc:	4a04      	ldr	r2, [pc, #16]	; (80058e0 <HAL_PWREx_EnableVddIO2+0x1c>)
 80058ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80058d2:	6053      	str	r3, [r2, #4]
}
 80058d4:	bf00      	nop
 80058d6:	46bd      	mov	sp, r7
 80058d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058dc:	4770      	bx	lr
 80058de:	bf00      	nop
 80058e0:	40007000 	.word	0x40007000

080058e4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b088      	sub	sp, #32
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d102      	bne.n	80058f8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80058f2:	2301      	movs	r3, #1
 80058f4:	f000 bc16 	b.w	8006124 <HAL_RCC_OscConfig+0x840>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80058f8:	4ba0      	ldr	r3, [pc, #640]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 80058fa:	689b      	ldr	r3, [r3, #8]
 80058fc:	f003 030c 	and.w	r3, r3, #12
 8005900:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005902:	4b9e      	ldr	r3, [pc, #632]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 8005904:	68db      	ldr	r3, [r3, #12]
 8005906:	f003 0303 	and.w	r3, r3, #3
 800590a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f003 0310 	and.w	r3, r3, #16
 8005914:	2b00      	cmp	r3, #0
 8005916:	f000 80e4 	beq.w	8005ae2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800591a:	69bb      	ldr	r3, [r7, #24]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d007      	beq.n	8005930 <HAL_RCC_OscConfig+0x4c>
 8005920:	69bb      	ldr	r3, [r7, #24]
 8005922:	2b0c      	cmp	r3, #12
 8005924:	f040 808b 	bne.w	8005a3e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005928:	697b      	ldr	r3, [r7, #20]
 800592a:	2b01      	cmp	r3, #1
 800592c:	f040 8087 	bne.w	8005a3e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005930:	4b92      	ldr	r3, [pc, #584]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f003 0302 	and.w	r3, r3, #2
 8005938:	2b00      	cmp	r3, #0
 800593a:	d005      	beq.n	8005948 <HAL_RCC_OscConfig+0x64>
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	699b      	ldr	r3, [r3, #24]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d101      	bne.n	8005948 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8005944:	2301      	movs	r3, #1
 8005946:	e3ed      	b.n	8006124 <HAL_RCC_OscConfig+0x840>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6a1a      	ldr	r2, [r3, #32]
 800594c:	4b8b      	ldr	r3, [pc, #556]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f003 0308 	and.w	r3, r3, #8
 8005954:	2b00      	cmp	r3, #0
 8005956:	d004      	beq.n	8005962 <HAL_RCC_OscConfig+0x7e>
 8005958:	4b88      	ldr	r3, [pc, #544]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005960:	e005      	b.n	800596e <HAL_RCC_OscConfig+0x8a>
 8005962:	4b86      	ldr	r3, [pc, #536]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 8005964:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005968:	091b      	lsrs	r3, r3, #4
 800596a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800596e:	4293      	cmp	r3, r2
 8005970:	d223      	bcs.n	80059ba <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6a1b      	ldr	r3, [r3, #32]
 8005976:	4618      	mov	r0, r3
 8005978:	f000 fdc6 	bl	8006508 <RCC_SetFlashLatencyFromMSIRange>
 800597c:	4603      	mov	r3, r0
 800597e:	2b00      	cmp	r3, #0
 8005980:	d001      	beq.n	8005986 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8005982:	2301      	movs	r3, #1
 8005984:	e3ce      	b.n	8006124 <HAL_RCC_OscConfig+0x840>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005986:	4b7d      	ldr	r3, [pc, #500]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	4a7c      	ldr	r2, [pc, #496]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 800598c:	f043 0308 	orr.w	r3, r3, #8
 8005990:	6013      	str	r3, [r2, #0]
 8005992:	4b7a      	ldr	r3, [pc, #488]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6a1b      	ldr	r3, [r3, #32]
 800599e:	4977      	ldr	r1, [pc, #476]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 80059a0:	4313      	orrs	r3, r2
 80059a2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80059a4:	4b75      	ldr	r3, [pc, #468]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 80059a6:	685b      	ldr	r3, [r3, #4]
 80059a8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	69db      	ldr	r3, [r3, #28]
 80059b0:	021b      	lsls	r3, r3, #8
 80059b2:	4972      	ldr	r1, [pc, #456]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 80059b4:	4313      	orrs	r3, r2
 80059b6:	604b      	str	r3, [r1, #4]
 80059b8:	e025      	b.n	8005a06 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80059ba:	4b70      	ldr	r3, [pc, #448]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	4a6f      	ldr	r2, [pc, #444]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 80059c0:	f043 0308 	orr.w	r3, r3, #8
 80059c4:	6013      	str	r3, [r2, #0]
 80059c6:	4b6d      	ldr	r3, [pc, #436]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6a1b      	ldr	r3, [r3, #32]
 80059d2:	496a      	ldr	r1, [pc, #424]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 80059d4:	4313      	orrs	r3, r2
 80059d6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80059d8:	4b68      	ldr	r3, [pc, #416]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 80059da:	685b      	ldr	r3, [r3, #4]
 80059dc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	69db      	ldr	r3, [r3, #28]
 80059e4:	021b      	lsls	r3, r3, #8
 80059e6:	4965      	ldr	r1, [pc, #404]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 80059e8:	4313      	orrs	r3, r2
 80059ea:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80059ec:	69bb      	ldr	r3, [r7, #24]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d109      	bne.n	8005a06 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6a1b      	ldr	r3, [r3, #32]
 80059f6:	4618      	mov	r0, r3
 80059f8:	f000 fd86 	bl	8006508 <RCC_SetFlashLatencyFromMSIRange>
 80059fc:	4603      	mov	r3, r0
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d001      	beq.n	8005a06 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8005a02:	2301      	movs	r3, #1
 8005a04:	e38e      	b.n	8006124 <HAL_RCC_OscConfig+0x840>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005a06:	f000 fcbf 	bl	8006388 <HAL_RCC_GetSysClockFreq>
 8005a0a:	4601      	mov	r1, r0
 8005a0c:	4b5b      	ldr	r3, [pc, #364]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 8005a0e:	689b      	ldr	r3, [r3, #8]
 8005a10:	091b      	lsrs	r3, r3, #4
 8005a12:	f003 030f 	and.w	r3, r3, #15
 8005a16:	4a5a      	ldr	r2, [pc, #360]	; (8005b80 <HAL_RCC_OscConfig+0x29c>)
 8005a18:	5cd3      	ldrb	r3, [r2, r3]
 8005a1a:	f003 031f 	and.w	r3, r3, #31
 8005a1e:	fa21 f303 	lsr.w	r3, r1, r3
 8005a22:	4a58      	ldr	r2, [pc, #352]	; (8005b84 <HAL_RCC_OscConfig+0x2a0>)
 8005a24:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005a26:	4b58      	ldr	r3, [pc, #352]	; (8005b88 <HAL_RCC_OscConfig+0x2a4>)
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	4618      	mov	r0, r3
 8005a2c:	f7fc fd78 	bl	8002520 <HAL_InitTick>
 8005a30:	4603      	mov	r3, r0
 8005a32:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005a34:	7bfb      	ldrb	r3, [r7, #15]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d052      	beq.n	8005ae0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8005a3a:	7bfb      	ldrb	r3, [r7, #15]
 8005a3c:	e372      	b.n	8006124 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	699b      	ldr	r3, [r3, #24]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d032      	beq.n	8005aac <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005a46:	4b4d      	ldr	r3, [pc, #308]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4a4c      	ldr	r2, [pc, #304]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 8005a4c:	f043 0301 	orr.w	r3, r3, #1
 8005a50:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005a52:	f7fc fdb5 	bl	80025c0 <HAL_GetTick>
 8005a56:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005a58:	e008      	b.n	8005a6c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005a5a:	f7fc fdb1 	bl	80025c0 <HAL_GetTick>
 8005a5e:	4602      	mov	r2, r0
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	1ad3      	subs	r3, r2, r3
 8005a64:	2b02      	cmp	r3, #2
 8005a66:	d901      	bls.n	8005a6c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8005a68:	2303      	movs	r3, #3
 8005a6a:	e35b      	b.n	8006124 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005a6c:	4b43      	ldr	r3, [pc, #268]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f003 0302 	and.w	r3, r3, #2
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d0f0      	beq.n	8005a5a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005a78:	4b40      	ldr	r3, [pc, #256]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	4a3f      	ldr	r2, [pc, #252]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 8005a7e:	f043 0308 	orr.w	r3, r3, #8
 8005a82:	6013      	str	r3, [r2, #0]
 8005a84:	4b3d      	ldr	r3, [pc, #244]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6a1b      	ldr	r3, [r3, #32]
 8005a90:	493a      	ldr	r1, [pc, #232]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 8005a92:	4313      	orrs	r3, r2
 8005a94:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005a96:	4b39      	ldr	r3, [pc, #228]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 8005a98:	685b      	ldr	r3, [r3, #4]
 8005a9a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	69db      	ldr	r3, [r3, #28]
 8005aa2:	021b      	lsls	r3, r3, #8
 8005aa4:	4935      	ldr	r1, [pc, #212]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 8005aa6:	4313      	orrs	r3, r2
 8005aa8:	604b      	str	r3, [r1, #4]
 8005aaa:	e01a      	b.n	8005ae2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005aac:	4b33      	ldr	r3, [pc, #204]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	4a32      	ldr	r2, [pc, #200]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 8005ab2:	f023 0301 	bic.w	r3, r3, #1
 8005ab6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005ab8:	f7fc fd82 	bl	80025c0 <HAL_GetTick>
 8005abc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005abe:	e008      	b.n	8005ad2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005ac0:	f7fc fd7e 	bl	80025c0 <HAL_GetTick>
 8005ac4:	4602      	mov	r2, r0
 8005ac6:	693b      	ldr	r3, [r7, #16]
 8005ac8:	1ad3      	subs	r3, r2, r3
 8005aca:	2b02      	cmp	r3, #2
 8005acc:	d901      	bls.n	8005ad2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8005ace:	2303      	movs	r3, #3
 8005ad0:	e328      	b.n	8006124 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005ad2:	4b2a      	ldr	r3, [pc, #168]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f003 0302 	and.w	r3, r3, #2
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d1f0      	bne.n	8005ac0 <HAL_RCC_OscConfig+0x1dc>
 8005ade:	e000      	b.n	8005ae2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005ae0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f003 0301 	and.w	r3, r3, #1
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d073      	beq.n	8005bd6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005aee:	69bb      	ldr	r3, [r7, #24]
 8005af0:	2b08      	cmp	r3, #8
 8005af2:	d005      	beq.n	8005b00 <HAL_RCC_OscConfig+0x21c>
 8005af4:	69bb      	ldr	r3, [r7, #24]
 8005af6:	2b0c      	cmp	r3, #12
 8005af8:	d10e      	bne.n	8005b18 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005afa:	697b      	ldr	r3, [r7, #20]
 8005afc:	2b03      	cmp	r3, #3
 8005afe:	d10b      	bne.n	8005b18 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b00:	4b1e      	ldr	r3, [pc, #120]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d063      	beq.n	8005bd4 <HAL_RCC_OscConfig+0x2f0>
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	685b      	ldr	r3, [r3, #4]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d15f      	bne.n	8005bd4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005b14:	2301      	movs	r3, #1
 8005b16:	e305      	b.n	8006124 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b20:	d106      	bne.n	8005b30 <HAL_RCC_OscConfig+0x24c>
 8005b22:	4b16      	ldr	r3, [pc, #88]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	4a15      	ldr	r2, [pc, #84]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 8005b28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b2c:	6013      	str	r3, [r2, #0]
 8005b2e:	e01d      	b.n	8005b6c <HAL_RCC_OscConfig+0x288>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	685b      	ldr	r3, [r3, #4]
 8005b34:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005b38:	d10c      	bne.n	8005b54 <HAL_RCC_OscConfig+0x270>
 8005b3a:	4b10      	ldr	r3, [pc, #64]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	4a0f      	ldr	r2, [pc, #60]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 8005b40:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005b44:	6013      	str	r3, [r2, #0]
 8005b46:	4b0d      	ldr	r3, [pc, #52]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	4a0c      	ldr	r2, [pc, #48]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 8005b4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b50:	6013      	str	r3, [r2, #0]
 8005b52:	e00b      	b.n	8005b6c <HAL_RCC_OscConfig+0x288>
 8005b54:	4b09      	ldr	r3, [pc, #36]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	4a08      	ldr	r2, [pc, #32]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 8005b5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b5e:	6013      	str	r3, [r2, #0]
 8005b60:	4b06      	ldr	r3, [pc, #24]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	4a05      	ldr	r2, [pc, #20]	; (8005b7c <HAL_RCC_OscConfig+0x298>)
 8005b66:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005b6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	685b      	ldr	r3, [r3, #4]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d01b      	beq.n	8005bac <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b74:	f7fc fd24 	bl	80025c0 <HAL_GetTick>
 8005b78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005b7a:	e010      	b.n	8005b9e <HAL_RCC_OscConfig+0x2ba>
 8005b7c:	40021000 	.word	0x40021000
 8005b80:	0800daac 	.word	0x0800daac
 8005b84:	20000000 	.word	0x20000000
 8005b88:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b8c:	f7fc fd18 	bl	80025c0 <HAL_GetTick>
 8005b90:	4602      	mov	r2, r0
 8005b92:	693b      	ldr	r3, [r7, #16]
 8005b94:	1ad3      	subs	r3, r2, r3
 8005b96:	2b64      	cmp	r3, #100	; 0x64
 8005b98:	d901      	bls.n	8005b9e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005b9a:	2303      	movs	r3, #3
 8005b9c:	e2c2      	b.n	8006124 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005b9e:	4baf      	ldr	r3, [pc, #700]	; (8005e5c <HAL_RCC_OscConfig+0x578>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d0f0      	beq.n	8005b8c <HAL_RCC_OscConfig+0x2a8>
 8005baa:	e014      	b.n	8005bd6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bac:	f7fc fd08 	bl	80025c0 <HAL_GetTick>
 8005bb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005bb2:	e008      	b.n	8005bc6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005bb4:	f7fc fd04 	bl	80025c0 <HAL_GetTick>
 8005bb8:	4602      	mov	r2, r0
 8005bba:	693b      	ldr	r3, [r7, #16]
 8005bbc:	1ad3      	subs	r3, r2, r3
 8005bbe:	2b64      	cmp	r3, #100	; 0x64
 8005bc0:	d901      	bls.n	8005bc6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005bc2:	2303      	movs	r3, #3
 8005bc4:	e2ae      	b.n	8006124 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005bc6:	4ba5      	ldr	r3, [pc, #660]	; (8005e5c <HAL_RCC_OscConfig+0x578>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d1f0      	bne.n	8005bb4 <HAL_RCC_OscConfig+0x2d0>
 8005bd2:	e000      	b.n	8005bd6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005bd4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f003 0302 	and.w	r3, r3, #2
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d060      	beq.n	8005ca4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005be2:	69bb      	ldr	r3, [r7, #24]
 8005be4:	2b04      	cmp	r3, #4
 8005be6:	d005      	beq.n	8005bf4 <HAL_RCC_OscConfig+0x310>
 8005be8:	69bb      	ldr	r3, [r7, #24]
 8005bea:	2b0c      	cmp	r3, #12
 8005bec:	d119      	bne.n	8005c22 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005bee:	697b      	ldr	r3, [r7, #20]
 8005bf0:	2b02      	cmp	r3, #2
 8005bf2:	d116      	bne.n	8005c22 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005bf4:	4b99      	ldr	r3, [pc, #612]	; (8005e5c <HAL_RCC_OscConfig+0x578>)
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d005      	beq.n	8005c0c <HAL_RCC_OscConfig+0x328>
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	68db      	ldr	r3, [r3, #12]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d101      	bne.n	8005c0c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005c08:	2301      	movs	r3, #1
 8005c0a:	e28b      	b.n	8006124 <HAL_RCC_OscConfig+0x840>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c0c:	4b93      	ldr	r3, [pc, #588]	; (8005e5c <HAL_RCC_OscConfig+0x578>)
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	691b      	ldr	r3, [r3, #16]
 8005c18:	061b      	lsls	r3, r3, #24
 8005c1a:	4990      	ldr	r1, [pc, #576]	; (8005e5c <HAL_RCC_OscConfig+0x578>)
 8005c1c:	4313      	orrs	r3, r2
 8005c1e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005c20:	e040      	b.n	8005ca4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	68db      	ldr	r3, [r3, #12]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d023      	beq.n	8005c72 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005c2a:	4b8c      	ldr	r3, [pc, #560]	; (8005e5c <HAL_RCC_OscConfig+0x578>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	4a8b      	ldr	r2, [pc, #556]	; (8005e5c <HAL_RCC_OscConfig+0x578>)
 8005c30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c36:	f7fc fcc3 	bl	80025c0 <HAL_GetTick>
 8005c3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005c3c:	e008      	b.n	8005c50 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c3e:	f7fc fcbf 	bl	80025c0 <HAL_GetTick>
 8005c42:	4602      	mov	r2, r0
 8005c44:	693b      	ldr	r3, [r7, #16]
 8005c46:	1ad3      	subs	r3, r2, r3
 8005c48:	2b02      	cmp	r3, #2
 8005c4a:	d901      	bls.n	8005c50 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005c4c:	2303      	movs	r3, #3
 8005c4e:	e269      	b.n	8006124 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005c50:	4b82      	ldr	r3, [pc, #520]	; (8005e5c <HAL_RCC_OscConfig+0x578>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d0f0      	beq.n	8005c3e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c5c:	4b7f      	ldr	r3, [pc, #508]	; (8005e5c <HAL_RCC_OscConfig+0x578>)
 8005c5e:	685b      	ldr	r3, [r3, #4]
 8005c60:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	691b      	ldr	r3, [r3, #16]
 8005c68:	061b      	lsls	r3, r3, #24
 8005c6a:	497c      	ldr	r1, [pc, #496]	; (8005e5c <HAL_RCC_OscConfig+0x578>)
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	604b      	str	r3, [r1, #4]
 8005c70:	e018      	b.n	8005ca4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005c72:	4b7a      	ldr	r3, [pc, #488]	; (8005e5c <HAL_RCC_OscConfig+0x578>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	4a79      	ldr	r2, [pc, #484]	; (8005e5c <HAL_RCC_OscConfig+0x578>)
 8005c78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005c7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c7e:	f7fc fc9f 	bl	80025c0 <HAL_GetTick>
 8005c82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005c84:	e008      	b.n	8005c98 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c86:	f7fc fc9b 	bl	80025c0 <HAL_GetTick>
 8005c8a:	4602      	mov	r2, r0
 8005c8c:	693b      	ldr	r3, [r7, #16]
 8005c8e:	1ad3      	subs	r3, r2, r3
 8005c90:	2b02      	cmp	r3, #2
 8005c92:	d901      	bls.n	8005c98 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005c94:	2303      	movs	r3, #3
 8005c96:	e245      	b.n	8006124 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005c98:	4b70      	ldr	r3, [pc, #448]	; (8005e5c <HAL_RCC_OscConfig+0x578>)
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d1f0      	bne.n	8005c86 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f003 0308 	and.w	r3, r3, #8
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d03c      	beq.n	8005d2a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	695b      	ldr	r3, [r3, #20]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d01c      	beq.n	8005cf2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005cb8:	4b68      	ldr	r3, [pc, #416]	; (8005e5c <HAL_RCC_OscConfig+0x578>)
 8005cba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005cbe:	4a67      	ldr	r2, [pc, #412]	; (8005e5c <HAL_RCC_OscConfig+0x578>)
 8005cc0:	f043 0301 	orr.w	r3, r3, #1
 8005cc4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cc8:	f7fc fc7a 	bl	80025c0 <HAL_GetTick>
 8005ccc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005cce:	e008      	b.n	8005ce2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005cd0:	f7fc fc76 	bl	80025c0 <HAL_GetTick>
 8005cd4:	4602      	mov	r2, r0
 8005cd6:	693b      	ldr	r3, [r7, #16]
 8005cd8:	1ad3      	subs	r3, r2, r3
 8005cda:	2b02      	cmp	r3, #2
 8005cdc:	d901      	bls.n	8005ce2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005cde:	2303      	movs	r3, #3
 8005ce0:	e220      	b.n	8006124 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005ce2:	4b5e      	ldr	r3, [pc, #376]	; (8005e5c <HAL_RCC_OscConfig+0x578>)
 8005ce4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005ce8:	f003 0302 	and.w	r3, r3, #2
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d0ef      	beq.n	8005cd0 <HAL_RCC_OscConfig+0x3ec>
 8005cf0:	e01b      	b.n	8005d2a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005cf2:	4b5a      	ldr	r3, [pc, #360]	; (8005e5c <HAL_RCC_OscConfig+0x578>)
 8005cf4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005cf8:	4a58      	ldr	r2, [pc, #352]	; (8005e5c <HAL_RCC_OscConfig+0x578>)
 8005cfa:	f023 0301 	bic.w	r3, r3, #1
 8005cfe:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d02:	f7fc fc5d 	bl	80025c0 <HAL_GetTick>
 8005d06:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005d08:	e008      	b.n	8005d1c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005d0a:	f7fc fc59 	bl	80025c0 <HAL_GetTick>
 8005d0e:	4602      	mov	r2, r0
 8005d10:	693b      	ldr	r3, [r7, #16]
 8005d12:	1ad3      	subs	r3, r2, r3
 8005d14:	2b02      	cmp	r3, #2
 8005d16:	d901      	bls.n	8005d1c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005d18:	2303      	movs	r3, #3
 8005d1a:	e203      	b.n	8006124 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005d1c:	4b4f      	ldr	r3, [pc, #316]	; (8005e5c <HAL_RCC_OscConfig+0x578>)
 8005d1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005d22:	f003 0302 	and.w	r3, r3, #2
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d1ef      	bne.n	8005d0a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f003 0304 	and.w	r3, r3, #4
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	f000 80a6 	beq.w	8005e84 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005d38:	2300      	movs	r3, #0
 8005d3a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005d3c:	4b47      	ldr	r3, [pc, #284]	; (8005e5c <HAL_RCC_OscConfig+0x578>)
 8005d3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d10d      	bne.n	8005d64 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d48:	4b44      	ldr	r3, [pc, #272]	; (8005e5c <HAL_RCC_OscConfig+0x578>)
 8005d4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d4c:	4a43      	ldr	r2, [pc, #268]	; (8005e5c <HAL_RCC_OscConfig+0x578>)
 8005d4e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d52:	6593      	str	r3, [r2, #88]	; 0x58
 8005d54:	4b41      	ldr	r3, [pc, #260]	; (8005e5c <HAL_RCC_OscConfig+0x578>)
 8005d56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d5c:	60bb      	str	r3, [r7, #8]
 8005d5e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005d60:	2301      	movs	r3, #1
 8005d62:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005d64:	4b3e      	ldr	r3, [pc, #248]	; (8005e60 <HAL_RCC_OscConfig+0x57c>)
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d118      	bne.n	8005da2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005d70:	4b3b      	ldr	r3, [pc, #236]	; (8005e60 <HAL_RCC_OscConfig+0x57c>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4a3a      	ldr	r2, [pc, #232]	; (8005e60 <HAL_RCC_OscConfig+0x57c>)
 8005d76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005d7a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005d7c:	f7fc fc20 	bl	80025c0 <HAL_GetTick>
 8005d80:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005d82:	e008      	b.n	8005d96 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d84:	f7fc fc1c 	bl	80025c0 <HAL_GetTick>
 8005d88:	4602      	mov	r2, r0
 8005d8a:	693b      	ldr	r3, [r7, #16]
 8005d8c:	1ad3      	subs	r3, r2, r3
 8005d8e:	2b02      	cmp	r3, #2
 8005d90:	d901      	bls.n	8005d96 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005d92:	2303      	movs	r3, #3
 8005d94:	e1c6      	b.n	8006124 <HAL_RCC_OscConfig+0x840>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005d96:	4b32      	ldr	r3, [pc, #200]	; (8005e60 <HAL_RCC_OscConfig+0x57c>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d0f0      	beq.n	8005d84 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	689b      	ldr	r3, [r3, #8]
 8005da6:	2b01      	cmp	r3, #1
 8005da8:	d108      	bne.n	8005dbc <HAL_RCC_OscConfig+0x4d8>
 8005daa:	4b2c      	ldr	r3, [pc, #176]	; (8005e5c <HAL_RCC_OscConfig+0x578>)
 8005dac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005db0:	4a2a      	ldr	r2, [pc, #168]	; (8005e5c <HAL_RCC_OscConfig+0x578>)
 8005db2:	f043 0301 	orr.w	r3, r3, #1
 8005db6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005dba:	e024      	b.n	8005e06 <HAL_RCC_OscConfig+0x522>
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	689b      	ldr	r3, [r3, #8]
 8005dc0:	2b05      	cmp	r3, #5
 8005dc2:	d110      	bne.n	8005de6 <HAL_RCC_OscConfig+0x502>
 8005dc4:	4b25      	ldr	r3, [pc, #148]	; (8005e5c <HAL_RCC_OscConfig+0x578>)
 8005dc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005dca:	4a24      	ldr	r2, [pc, #144]	; (8005e5c <HAL_RCC_OscConfig+0x578>)
 8005dcc:	f043 0304 	orr.w	r3, r3, #4
 8005dd0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005dd4:	4b21      	ldr	r3, [pc, #132]	; (8005e5c <HAL_RCC_OscConfig+0x578>)
 8005dd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005dda:	4a20      	ldr	r2, [pc, #128]	; (8005e5c <HAL_RCC_OscConfig+0x578>)
 8005ddc:	f043 0301 	orr.w	r3, r3, #1
 8005de0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005de4:	e00f      	b.n	8005e06 <HAL_RCC_OscConfig+0x522>
 8005de6:	4b1d      	ldr	r3, [pc, #116]	; (8005e5c <HAL_RCC_OscConfig+0x578>)
 8005de8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005dec:	4a1b      	ldr	r2, [pc, #108]	; (8005e5c <HAL_RCC_OscConfig+0x578>)
 8005dee:	f023 0301 	bic.w	r3, r3, #1
 8005df2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005df6:	4b19      	ldr	r3, [pc, #100]	; (8005e5c <HAL_RCC_OscConfig+0x578>)
 8005df8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005dfc:	4a17      	ldr	r2, [pc, #92]	; (8005e5c <HAL_RCC_OscConfig+0x578>)
 8005dfe:	f023 0304 	bic.w	r3, r3, #4
 8005e02:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	689b      	ldr	r3, [r3, #8]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d016      	beq.n	8005e3c <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e0e:	f7fc fbd7 	bl	80025c0 <HAL_GetTick>
 8005e12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005e14:	e00a      	b.n	8005e2c <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e16:	f7fc fbd3 	bl	80025c0 <HAL_GetTick>
 8005e1a:	4602      	mov	r2, r0
 8005e1c:	693b      	ldr	r3, [r7, #16]
 8005e1e:	1ad3      	subs	r3, r2, r3
 8005e20:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e24:	4293      	cmp	r3, r2
 8005e26:	d901      	bls.n	8005e2c <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8005e28:	2303      	movs	r3, #3
 8005e2a:	e17b      	b.n	8006124 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005e2c:	4b0b      	ldr	r3, [pc, #44]	; (8005e5c <HAL_RCC_OscConfig+0x578>)
 8005e2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e32:	f003 0302 	and.w	r3, r3, #2
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d0ed      	beq.n	8005e16 <HAL_RCC_OscConfig+0x532>
 8005e3a:	e01a      	b.n	8005e72 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e3c:	f7fc fbc0 	bl	80025c0 <HAL_GetTick>
 8005e40:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005e42:	e00f      	b.n	8005e64 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e44:	f7fc fbbc 	bl	80025c0 <HAL_GetTick>
 8005e48:	4602      	mov	r2, r0
 8005e4a:	693b      	ldr	r3, [r7, #16]
 8005e4c:	1ad3      	subs	r3, r2, r3
 8005e4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e52:	4293      	cmp	r3, r2
 8005e54:	d906      	bls.n	8005e64 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005e56:	2303      	movs	r3, #3
 8005e58:	e164      	b.n	8006124 <HAL_RCC_OscConfig+0x840>
 8005e5a:	bf00      	nop
 8005e5c:	40021000 	.word	0x40021000
 8005e60:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005e64:	4ba8      	ldr	r3, [pc, #672]	; (8006108 <HAL_RCC_OscConfig+0x824>)
 8005e66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e6a:	f003 0302 	and.w	r3, r3, #2
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d1e8      	bne.n	8005e44 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005e72:	7ffb      	ldrb	r3, [r7, #31]
 8005e74:	2b01      	cmp	r3, #1
 8005e76:	d105      	bne.n	8005e84 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e78:	4ba3      	ldr	r3, [pc, #652]	; (8006108 <HAL_RCC_OscConfig+0x824>)
 8005e7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e7c:	4aa2      	ldr	r2, [pc, #648]	; (8006108 <HAL_RCC_OscConfig+0x824>)
 8005e7e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e82:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f003 0320 	and.w	r3, r3, #32
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d03c      	beq.n	8005f0a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d01c      	beq.n	8005ed2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005e98:	4b9b      	ldr	r3, [pc, #620]	; (8006108 <HAL_RCC_OscConfig+0x824>)
 8005e9a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005e9e:	4a9a      	ldr	r2, [pc, #616]	; (8006108 <HAL_RCC_OscConfig+0x824>)
 8005ea0:	f043 0301 	orr.w	r3, r3, #1
 8005ea4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ea8:	f7fc fb8a 	bl	80025c0 <HAL_GetTick>
 8005eac:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005eae:	e008      	b.n	8005ec2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005eb0:	f7fc fb86 	bl	80025c0 <HAL_GetTick>
 8005eb4:	4602      	mov	r2, r0
 8005eb6:	693b      	ldr	r3, [r7, #16]
 8005eb8:	1ad3      	subs	r3, r2, r3
 8005eba:	2b02      	cmp	r3, #2
 8005ebc:	d901      	bls.n	8005ec2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005ebe:	2303      	movs	r3, #3
 8005ec0:	e130      	b.n	8006124 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005ec2:	4b91      	ldr	r3, [pc, #580]	; (8006108 <HAL_RCC_OscConfig+0x824>)
 8005ec4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005ec8:	f003 0302 	and.w	r3, r3, #2
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d0ef      	beq.n	8005eb0 <HAL_RCC_OscConfig+0x5cc>
 8005ed0:	e01b      	b.n	8005f0a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005ed2:	4b8d      	ldr	r3, [pc, #564]	; (8006108 <HAL_RCC_OscConfig+0x824>)
 8005ed4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005ed8:	4a8b      	ldr	r2, [pc, #556]	; (8006108 <HAL_RCC_OscConfig+0x824>)
 8005eda:	f023 0301 	bic.w	r3, r3, #1
 8005ede:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ee2:	f7fc fb6d 	bl	80025c0 <HAL_GetTick>
 8005ee6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005ee8:	e008      	b.n	8005efc <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005eea:	f7fc fb69 	bl	80025c0 <HAL_GetTick>
 8005eee:	4602      	mov	r2, r0
 8005ef0:	693b      	ldr	r3, [r7, #16]
 8005ef2:	1ad3      	subs	r3, r2, r3
 8005ef4:	2b02      	cmp	r3, #2
 8005ef6:	d901      	bls.n	8005efc <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005ef8:	2303      	movs	r3, #3
 8005efa:	e113      	b.n	8006124 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005efc:	4b82      	ldr	r3, [pc, #520]	; (8006108 <HAL_RCC_OscConfig+0x824>)
 8005efe:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005f02:	f003 0302 	and.w	r3, r3, #2
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d1ef      	bne.n	8005eea <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	f000 8107 	beq.w	8006122 <HAL_RCC_OscConfig+0x83e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f18:	2b02      	cmp	r3, #2
 8005f1a:	f040 80cb 	bne.w	80060b4 <HAL_RCC_OscConfig+0x7d0>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005f1e:	4b7a      	ldr	r3, [pc, #488]	; (8006108 <HAL_RCC_OscConfig+0x824>)
 8005f20:	68db      	ldr	r3, [r3, #12]
 8005f22:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f24:	697b      	ldr	r3, [r7, #20]
 8005f26:	f003 0203 	and.w	r2, r3, #3
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f2e:	429a      	cmp	r2, r3
 8005f30:	d12c      	bne.n	8005f8c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005f32:	697b      	ldr	r3, [r7, #20]
 8005f34:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f3c:	3b01      	subs	r3, #1
 8005f3e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f40:	429a      	cmp	r2, r3
 8005f42:	d123      	bne.n	8005f8c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005f44:	697b      	ldr	r3, [r7, #20]
 8005f46:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f4e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005f50:	429a      	cmp	r2, r3
 8005f52:	d11b      	bne.n	8005f8c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005f54:	697b      	ldr	r3, [r7, #20]
 8005f56:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f5e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005f60:	429a      	cmp	r2, r3
 8005f62:	d113      	bne.n	8005f8c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005f64:	697b      	ldr	r3, [r7, #20]
 8005f66:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f6e:	085b      	lsrs	r3, r3, #1
 8005f70:	3b01      	subs	r3, #1
 8005f72:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005f74:	429a      	cmp	r2, r3
 8005f76:	d109      	bne.n	8005f8c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005f78:	697b      	ldr	r3, [r7, #20]
 8005f7a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f82:	085b      	lsrs	r3, r3, #1
 8005f84:	3b01      	subs	r3, #1
 8005f86:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005f88:	429a      	cmp	r2, r3
 8005f8a:	d06d      	beq.n	8006068 <HAL_RCC_OscConfig+0x784>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005f8c:	69bb      	ldr	r3, [r7, #24]
 8005f8e:	2b0c      	cmp	r3, #12
 8005f90:	d068      	beq.n	8006064 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005f92:	4b5d      	ldr	r3, [pc, #372]	; (8006108 <HAL_RCC_OscConfig+0x824>)
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d105      	bne.n	8005faa <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005f9e:	4b5a      	ldr	r3, [pc, #360]	; (8006108 <HAL_RCC_OscConfig+0x824>)
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d001      	beq.n	8005fae <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8005faa:	2301      	movs	r3, #1
 8005fac:	e0ba      	b.n	8006124 <HAL_RCC_OscConfig+0x840>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005fae:	4b56      	ldr	r3, [pc, #344]	; (8006108 <HAL_RCC_OscConfig+0x824>)
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	4a55      	ldr	r2, [pc, #340]	; (8006108 <HAL_RCC_OscConfig+0x824>)
 8005fb4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005fb8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005fba:	f7fc fb01 	bl	80025c0 <HAL_GetTick>
 8005fbe:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005fc0:	e008      	b.n	8005fd4 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005fc2:	f7fc fafd 	bl	80025c0 <HAL_GetTick>
 8005fc6:	4602      	mov	r2, r0
 8005fc8:	693b      	ldr	r3, [r7, #16]
 8005fca:	1ad3      	subs	r3, r2, r3
 8005fcc:	2b02      	cmp	r3, #2
 8005fce:	d901      	bls.n	8005fd4 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8005fd0:	2303      	movs	r3, #3
 8005fd2:	e0a7      	b.n	8006124 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005fd4:	4b4c      	ldr	r3, [pc, #304]	; (8006108 <HAL_RCC_OscConfig+0x824>)
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d1f0      	bne.n	8005fc2 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005fe0:	4b49      	ldr	r3, [pc, #292]	; (8006108 <HAL_RCC_OscConfig+0x824>)
 8005fe2:	68da      	ldr	r2, [r3, #12]
 8005fe4:	4b49      	ldr	r3, [pc, #292]	; (800610c <HAL_RCC_OscConfig+0x828>)
 8005fe6:	4013      	ands	r3, r2
 8005fe8:	687a      	ldr	r2, [r7, #4]
 8005fea:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005fec:	687a      	ldr	r2, [r7, #4]
 8005fee:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005ff0:	3a01      	subs	r2, #1
 8005ff2:	0112      	lsls	r2, r2, #4
 8005ff4:	4311      	orrs	r1, r2
 8005ff6:	687a      	ldr	r2, [r7, #4]
 8005ff8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005ffa:	0212      	lsls	r2, r2, #8
 8005ffc:	4311      	orrs	r1, r2
 8005ffe:	687a      	ldr	r2, [r7, #4]
 8006000:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006002:	0852      	lsrs	r2, r2, #1
 8006004:	3a01      	subs	r2, #1
 8006006:	0552      	lsls	r2, r2, #21
 8006008:	4311      	orrs	r1, r2
 800600a:	687a      	ldr	r2, [r7, #4]
 800600c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800600e:	0852      	lsrs	r2, r2, #1
 8006010:	3a01      	subs	r2, #1
 8006012:	0652      	lsls	r2, r2, #25
 8006014:	4311      	orrs	r1, r2
 8006016:	687a      	ldr	r2, [r7, #4]
 8006018:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800601a:	06d2      	lsls	r2, r2, #27
 800601c:	430a      	orrs	r2, r1
 800601e:	493a      	ldr	r1, [pc, #232]	; (8006108 <HAL_RCC_OscConfig+0x824>)
 8006020:	4313      	orrs	r3, r2
 8006022:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006024:	4b38      	ldr	r3, [pc, #224]	; (8006108 <HAL_RCC_OscConfig+0x824>)
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	4a37      	ldr	r2, [pc, #220]	; (8006108 <HAL_RCC_OscConfig+0x824>)
 800602a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800602e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006030:	4b35      	ldr	r3, [pc, #212]	; (8006108 <HAL_RCC_OscConfig+0x824>)
 8006032:	68db      	ldr	r3, [r3, #12]
 8006034:	4a34      	ldr	r2, [pc, #208]	; (8006108 <HAL_RCC_OscConfig+0x824>)
 8006036:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800603a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800603c:	f7fc fac0 	bl	80025c0 <HAL_GetTick>
 8006040:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006042:	e008      	b.n	8006056 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006044:	f7fc fabc 	bl	80025c0 <HAL_GetTick>
 8006048:	4602      	mov	r2, r0
 800604a:	693b      	ldr	r3, [r7, #16]
 800604c:	1ad3      	subs	r3, r2, r3
 800604e:	2b02      	cmp	r3, #2
 8006050:	d901      	bls.n	8006056 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8006052:	2303      	movs	r3, #3
 8006054:	e066      	b.n	8006124 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006056:	4b2c      	ldr	r3, [pc, #176]	; (8006108 <HAL_RCC_OscConfig+0x824>)
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800605e:	2b00      	cmp	r3, #0
 8006060:	d0f0      	beq.n	8006044 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006062:	e05e      	b.n	8006122 <HAL_RCC_OscConfig+0x83e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006064:	2301      	movs	r3, #1
 8006066:	e05d      	b.n	8006124 <HAL_RCC_OscConfig+0x840>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006068:	4b27      	ldr	r3, [pc, #156]	; (8006108 <HAL_RCC_OscConfig+0x824>)
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006070:	2b00      	cmp	r3, #0
 8006072:	d156      	bne.n	8006122 <HAL_RCC_OscConfig+0x83e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006074:	4b24      	ldr	r3, [pc, #144]	; (8006108 <HAL_RCC_OscConfig+0x824>)
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	4a23      	ldr	r2, [pc, #140]	; (8006108 <HAL_RCC_OscConfig+0x824>)
 800607a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800607e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006080:	4b21      	ldr	r3, [pc, #132]	; (8006108 <HAL_RCC_OscConfig+0x824>)
 8006082:	68db      	ldr	r3, [r3, #12]
 8006084:	4a20      	ldr	r2, [pc, #128]	; (8006108 <HAL_RCC_OscConfig+0x824>)
 8006086:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800608a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800608c:	f7fc fa98 	bl	80025c0 <HAL_GetTick>
 8006090:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006092:	e008      	b.n	80060a6 <HAL_RCC_OscConfig+0x7c2>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006094:	f7fc fa94 	bl	80025c0 <HAL_GetTick>
 8006098:	4602      	mov	r2, r0
 800609a:	693b      	ldr	r3, [r7, #16]
 800609c:	1ad3      	subs	r3, r2, r3
 800609e:	2b02      	cmp	r3, #2
 80060a0:	d901      	bls.n	80060a6 <HAL_RCC_OscConfig+0x7c2>
            {
              return HAL_TIMEOUT;
 80060a2:	2303      	movs	r3, #3
 80060a4:	e03e      	b.n	8006124 <HAL_RCC_OscConfig+0x840>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80060a6:	4b18      	ldr	r3, [pc, #96]	; (8006108 <HAL_RCC_OscConfig+0x824>)
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d0f0      	beq.n	8006094 <HAL_RCC_OscConfig+0x7b0>
 80060b2:	e036      	b.n	8006122 <HAL_RCC_OscConfig+0x83e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80060b4:	69bb      	ldr	r3, [r7, #24]
 80060b6:	2b0c      	cmp	r3, #12
 80060b8:	d031      	beq.n	800611e <HAL_RCC_OscConfig+0x83a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80060ba:	4b13      	ldr	r3, [pc, #76]	; (8006108 <HAL_RCC_OscConfig+0x824>)
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	4a12      	ldr	r2, [pc, #72]	; (8006108 <HAL_RCC_OscConfig+0x824>)
 80060c0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80060c4:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80060c6:	4b10      	ldr	r3, [pc, #64]	; (8006108 <HAL_RCC_OscConfig+0x824>)
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d105      	bne.n	80060de <HAL_RCC_OscConfig+0x7fa>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80060d2:	4b0d      	ldr	r3, [pc, #52]	; (8006108 <HAL_RCC_OscConfig+0x824>)
 80060d4:	68db      	ldr	r3, [r3, #12]
 80060d6:	4a0c      	ldr	r2, [pc, #48]	; (8006108 <HAL_RCC_OscConfig+0x824>)
 80060d8:	f023 0303 	bic.w	r3, r3, #3
 80060dc:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80060de:	4b0a      	ldr	r3, [pc, #40]	; (8006108 <HAL_RCC_OscConfig+0x824>)
 80060e0:	68db      	ldr	r3, [r3, #12]
 80060e2:	4a09      	ldr	r2, [pc, #36]	; (8006108 <HAL_RCC_OscConfig+0x824>)
 80060e4:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80060e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80060ec:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060ee:	f7fc fa67 	bl	80025c0 <HAL_GetTick>
 80060f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80060f4:	e00c      	b.n	8006110 <HAL_RCC_OscConfig+0x82c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80060f6:	f7fc fa63 	bl	80025c0 <HAL_GetTick>
 80060fa:	4602      	mov	r2, r0
 80060fc:	693b      	ldr	r3, [r7, #16]
 80060fe:	1ad3      	subs	r3, r2, r3
 8006100:	2b02      	cmp	r3, #2
 8006102:	d905      	bls.n	8006110 <HAL_RCC_OscConfig+0x82c>
          {
            return HAL_TIMEOUT;
 8006104:	2303      	movs	r3, #3
 8006106:	e00d      	b.n	8006124 <HAL_RCC_OscConfig+0x840>
 8006108:	40021000 	.word	0x40021000
 800610c:	019d800c 	.word	0x019d800c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006110:	4b06      	ldr	r3, [pc, #24]	; (800612c <HAL_RCC_OscConfig+0x848>)
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006118:	2b00      	cmp	r3, #0
 800611a:	d1ec      	bne.n	80060f6 <HAL_RCC_OscConfig+0x812>
 800611c:	e001      	b.n	8006122 <HAL_RCC_OscConfig+0x83e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800611e:	2301      	movs	r3, #1
 8006120:	e000      	b.n	8006124 <HAL_RCC_OscConfig+0x840>
      }
    }
  }
  return HAL_OK;
 8006122:	2300      	movs	r3, #0
}
 8006124:	4618      	mov	r0, r3
 8006126:	3720      	adds	r7, #32
 8006128:	46bd      	mov	sp, r7
 800612a:	bd80      	pop	{r7, pc}
 800612c:	40021000 	.word	0x40021000

08006130 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006130:	b580      	push	{r7, lr}
 8006132:	b086      	sub	sp, #24
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
 8006138:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800613a:	2300      	movs	r3, #0
 800613c:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d101      	bne.n	8006148 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006144:	2301      	movs	r3, #1
 8006146:	e10f      	b.n	8006368 <HAL_RCC_ClockConfig+0x238>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006148:	4b89      	ldr	r3, [pc, #548]	; (8006370 <HAL_RCC_ClockConfig+0x240>)
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f003 030f 	and.w	r3, r3, #15
 8006150:	683a      	ldr	r2, [r7, #0]
 8006152:	429a      	cmp	r2, r3
 8006154:	d910      	bls.n	8006178 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006156:	4b86      	ldr	r3, [pc, #536]	; (8006370 <HAL_RCC_ClockConfig+0x240>)
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f023 020f 	bic.w	r2, r3, #15
 800615e:	4984      	ldr	r1, [pc, #528]	; (8006370 <HAL_RCC_ClockConfig+0x240>)
 8006160:	683b      	ldr	r3, [r7, #0]
 8006162:	4313      	orrs	r3, r2
 8006164:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006166:	4b82      	ldr	r3, [pc, #520]	; (8006370 <HAL_RCC_ClockConfig+0x240>)
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f003 030f 	and.w	r3, r3, #15
 800616e:	683a      	ldr	r2, [r7, #0]
 8006170:	429a      	cmp	r2, r3
 8006172:	d001      	beq.n	8006178 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006174:	2301      	movs	r3, #1
 8006176:	e0f7      	b.n	8006368 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f003 0301 	and.w	r3, r3, #1
 8006180:	2b00      	cmp	r3, #0
 8006182:	f000 8089 	beq.w	8006298 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	685b      	ldr	r3, [r3, #4]
 800618a:	2b03      	cmp	r3, #3
 800618c:	d133      	bne.n	80061f6 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800618e:	4b79      	ldr	r3, [pc, #484]	; (8006374 <HAL_RCC_ClockConfig+0x244>)
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006196:	2b00      	cmp	r3, #0
 8006198:	d101      	bne.n	800619e <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 800619a:	2301      	movs	r3, #1
 800619c:	e0e4      	b.n	8006368 <HAL_RCC_ClockConfig+0x238>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800619e:	f000 fa0d 	bl	80065bc <RCC_GetSysClockFreqFromPLLSource>
 80061a2:	4602      	mov	r2, r0
 80061a4:	4b74      	ldr	r3, [pc, #464]	; (8006378 <HAL_RCC_ClockConfig+0x248>)
 80061a6:	429a      	cmp	r2, r3
 80061a8:	d955      	bls.n	8006256 <HAL_RCC_ClockConfig+0x126>
      {
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80061aa:	4b72      	ldr	r3, [pc, #456]	; (8006374 <HAL_RCC_ClockConfig+0x244>)
 80061ac:	689b      	ldr	r3, [r3, #8]
 80061ae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d10a      	bne.n	80061cc <HAL_RCC_ClockConfig+0x9c>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80061b6:	4b6f      	ldr	r3, [pc, #444]	; (8006374 <HAL_RCC_ClockConfig+0x244>)
 80061b8:	689b      	ldr	r3, [r3, #8]
 80061ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80061be:	4a6d      	ldr	r2, [pc, #436]	; (8006374 <HAL_RCC_ClockConfig+0x244>)
 80061c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80061c4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80061c6:	2380      	movs	r3, #128	; 0x80
 80061c8:	617b      	str	r3, [r7, #20]
 80061ca:	e044      	b.n	8006256 <HAL_RCC_ClockConfig+0x126>
        }
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f003 0302 	and.w	r3, r3, #2
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d03e      	beq.n	8006256 <HAL_RCC_ClockConfig+0x126>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	689b      	ldr	r3, [r3, #8]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d13a      	bne.n	8006256 <HAL_RCC_ClockConfig+0x126>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80061e0:	4b64      	ldr	r3, [pc, #400]	; (8006374 <HAL_RCC_ClockConfig+0x244>)
 80061e2:	689b      	ldr	r3, [r3, #8]
 80061e4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80061e8:	4a62      	ldr	r2, [pc, #392]	; (8006374 <HAL_RCC_ClockConfig+0x244>)
 80061ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80061ee:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80061f0:	2380      	movs	r3, #128	; 0x80
 80061f2:	617b      	str	r3, [r7, #20]
 80061f4:	e02f      	b.n	8006256 <HAL_RCC_ClockConfig+0x126>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	685b      	ldr	r3, [r3, #4]
 80061fa:	2b02      	cmp	r3, #2
 80061fc:	d107      	bne.n	800620e <HAL_RCC_ClockConfig+0xde>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80061fe:	4b5d      	ldr	r3, [pc, #372]	; (8006374 <HAL_RCC_ClockConfig+0x244>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006206:	2b00      	cmp	r3, #0
 8006208:	d115      	bne.n	8006236 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 800620a:	2301      	movs	r3, #1
 800620c:	e0ac      	b.n	8006368 <HAL_RCC_ClockConfig+0x238>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	685b      	ldr	r3, [r3, #4]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d107      	bne.n	8006226 <HAL_RCC_ClockConfig+0xf6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006216:	4b57      	ldr	r3, [pc, #348]	; (8006374 <HAL_RCC_ClockConfig+0x244>)
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f003 0302 	and.w	r3, r3, #2
 800621e:	2b00      	cmp	r3, #0
 8006220:	d109      	bne.n	8006236 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8006222:	2301      	movs	r3, #1
 8006224:	e0a0      	b.n	8006368 <HAL_RCC_ClockConfig+0x238>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006226:	4b53      	ldr	r3, [pc, #332]	; (8006374 <HAL_RCC_ClockConfig+0x244>)
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800622e:	2b00      	cmp	r3, #0
 8006230:	d101      	bne.n	8006236 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8006232:	2301      	movs	r3, #1
 8006234:	e098      	b.n	8006368 <HAL_RCC_ClockConfig+0x238>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8006236:	f000 f8a7 	bl	8006388 <HAL_RCC_GetSysClockFreq>
 800623a:	4602      	mov	r2, r0
 800623c:	4b4e      	ldr	r3, [pc, #312]	; (8006378 <HAL_RCC_ClockConfig+0x248>)
 800623e:	429a      	cmp	r2, r3
 8006240:	d909      	bls.n	8006256 <HAL_RCC_ClockConfig+0x126>
      {
        /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006242:	4b4c      	ldr	r3, [pc, #304]	; (8006374 <HAL_RCC_ClockConfig+0x244>)
 8006244:	689b      	ldr	r3, [r3, #8]
 8006246:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800624a:	4a4a      	ldr	r2, [pc, #296]	; (8006374 <HAL_RCC_ClockConfig+0x244>)
 800624c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006250:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8006252:	2380      	movs	r3, #128	; 0x80
 8006254:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006256:	4b47      	ldr	r3, [pc, #284]	; (8006374 <HAL_RCC_ClockConfig+0x244>)
 8006258:	689b      	ldr	r3, [r3, #8]
 800625a:	f023 0203 	bic.w	r2, r3, #3
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	685b      	ldr	r3, [r3, #4]
 8006262:	4944      	ldr	r1, [pc, #272]	; (8006374 <HAL_RCC_ClockConfig+0x244>)
 8006264:	4313      	orrs	r3, r2
 8006266:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006268:	f7fc f9aa 	bl	80025c0 <HAL_GetTick>
 800626c:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800626e:	e00a      	b.n	8006286 <HAL_RCC_ClockConfig+0x156>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006270:	f7fc f9a6 	bl	80025c0 <HAL_GetTick>
 8006274:	4602      	mov	r2, r0
 8006276:	693b      	ldr	r3, [r7, #16]
 8006278:	1ad3      	subs	r3, r2, r3
 800627a:	f241 3288 	movw	r2, #5000	; 0x1388
 800627e:	4293      	cmp	r3, r2
 8006280:	d901      	bls.n	8006286 <HAL_RCC_ClockConfig+0x156>
      {
        return HAL_TIMEOUT;
 8006282:	2303      	movs	r3, #3
 8006284:	e070      	b.n	8006368 <HAL_RCC_ClockConfig+0x238>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006286:	4b3b      	ldr	r3, [pc, #236]	; (8006374 <HAL_RCC_ClockConfig+0x244>)
 8006288:	689b      	ldr	r3, [r3, #8]
 800628a:	f003 020c 	and.w	r2, r3, #12
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	685b      	ldr	r3, [r3, #4]
 8006292:	009b      	lsls	r3, r3, #2
 8006294:	429a      	cmp	r2, r3
 8006296:	d1eb      	bne.n	8006270 <HAL_RCC_ClockConfig+0x140>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f003 0302 	and.w	r3, r3, #2
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d009      	beq.n	80062b8 <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80062a4:	4b33      	ldr	r3, [pc, #204]	; (8006374 <HAL_RCC_ClockConfig+0x244>)
 80062a6:	689b      	ldr	r3, [r3, #8]
 80062a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	689b      	ldr	r3, [r3, #8]
 80062b0:	4930      	ldr	r1, [pc, #192]	; (8006374 <HAL_RCC_ClockConfig+0x244>)
 80062b2:	4313      	orrs	r3, r2
 80062b4:	608b      	str	r3, [r1, #8]
 80062b6:	e008      	b.n	80062ca <HAL_RCC_ClockConfig+0x19a>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80062b8:	697b      	ldr	r3, [r7, #20]
 80062ba:	2b80      	cmp	r3, #128	; 0x80
 80062bc:	d105      	bne.n	80062ca <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80062be:	4b2d      	ldr	r3, [pc, #180]	; (8006374 <HAL_RCC_ClockConfig+0x244>)
 80062c0:	689b      	ldr	r3, [r3, #8]
 80062c2:	4a2c      	ldr	r2, [pc, #176]	; (8006374 <HAL_RCC_ClockConfig+0x244>)
 80062c4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80062c8:	6093      	str	r3, [r2, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80062ca:	4b29      	ldr	r3, [pc, #164]	; (8006370 <HAL_RCC_ClockConfig+0x240>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f003 030f 	and.w	r3, r3, #15
 80062d2:	683a      	ldr	r2, [r7, #0]
 80062d4:	429a      	cmp	r2, r3
 80062d6:	d210      	bcs.n	80062fa <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062d8:	4b25      	ldr	r3, [pc, #148]	; (8006370 <HAL_RCC_ClockConfig+0x240>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f023 020f 	bic.w	r2, r3, #15
 80062e0:	4923      	ldr	r1, [pc, #140]	; (8006370 <HAL_RCC_ClockConfig+0x240>)
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	4313      	orrs	r3, r2
 80062e6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80062e8:	4b21      	ldr	r3, [pc, #132]	; (8006370 <HAL_RCC_ClockConfig+0x240>)
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	f003 030f 	and.w	r3, r3, #15
 80062f0:	683a      	ldr	r2, [r7, #0]
 80062f2:	429a      	cmp	r2, r3
 80062f4:	d001      	beq.n	80062fa <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 80062f6:	2301      	movs	r3, #1
 80062f8:	e036      	b.n	8006368 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f003 0304 	and.w	r3, r3, #4
 8006302:	2b00      	cmp	r3, #0
 8006304:	d008      	beq.n	8006318 <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006306:	4b1b      	ldr	r3, [pc, #108]	; (8006374 <HAL_RCC_ClockConfig+0x244>)
 8006308:	689b      	ldr	r3, [r3, #8]
 800630a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	68db      	ldr	r3, [r3, #12]
 8006312:	4918      	ldr	r1, [pc, #96]	; (8006374 <HAL_RCC_ClockConfig+0x244>)
 8006314:	4313      	orrs	r3, r2
 8006316:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f003 0308 	and.w	r3, r3, #8
 8006320:	2b00      	cmp	r3, #0
 8006322:	d009      	beq.n	8006338 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006324:	4b13      	ldr	r3, [pc, #76]	; (8006374 <HAL_RCC_ClockConfig+0x244>)
 8006326:	689b      	ldr	r3, [r3, #8]
 8006328:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	691b      	ldr	r3, [r3, #16]
 8006330:	00db      	lsls	r3, r3, #3
 8006332:	4910      	ldr	r1, [pc, #64]	; (8006374 <HAL_RCC_ClockConfig+0x244>)
 8006334:	4313      	orrs	r3, r2
 8006336:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006338:	f000 f826 	bl	8006388 <HAL_RCC_GetSysClockFreq>
 800633c:	4601      	mov	r1, r0
 800633e:	4b0d      	ldr	r3, [pc, #52]	; (8006374 <HAL_RCC_ClockConfig+0x244>)
 8006340:	689b      	ldr	r3, [r3, #8]
 8006342:	091b      	lsrs	r3, r3, #4
 8006344:	f003 030f 	and.w	r3, r3, #15
 8006348:	4a0c      	ldr	r2, [pc, #48]	; (800637c <HAL_RCC_ClockConfig+0x24c>)
 800634a:	5cd3      	ldrb	r3, [r2, r3]
 800634c:	f003 031f 	and.w	r3, r3, #31
 8006350:	fa21 f303 	lsr.w	r3, r1, r3
 8006354:	4a0a      	ldr	r2, [pc, #40]	; (8006380 <HAL_RCC_ClockConfig+0x250>)
 8006356:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006358:	4b0a      	ldr	r3, [pc, #40]	; (8006384 <HAL_RCC_ClockConfig+0x254>)
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	4618      	mov	r0, r3
 800635e:	f7fc f8df 	bl	8002520 <HAL_InitTick>
 8006362:	4603      	mov	r3, r0
 8006364:	73fb      	strb	r3, [r7, #15]

  return status;
 8006366:	7bfb      	ldrb	r3, [r7, #15]
}
 8006368:	4618      	mov	r0, r3
 800636a:	3718      	adds	r7, #24
 800636c:	46bd      	mov	sp, r7
 800636e:	bd80      	pop	{r7, pc}
 8006370:	40022000 	.word	0x40022000
 8006374:	40021000 	.word	0x40021000
 8006378:	04c4b400 	.word	0x04c4b400
 800637c:	0800daac 	.word	0x0800daac
 8006380:	20000000 	.word	0x20000000
 8006384:	20000004 	.word	0x20000004

08006388 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006388:	b480      	push	{r7}
 800638a:	b089      	sub	sp, #36	; 0x24
 800638c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800638e:	2300      	movs	r3, #0
 8006390:	61fb      	str	r3, [r7, #28]
 8006392:	2300      	movs	r3, #0
 8006394:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006396:	4b3d      	ldr	r3, [pc, #244]	; (800648c <HAL_RCC_GetSysClockFreq+0x104>)
 8006398:	689b      	ldr	r3, [r3, #8]
 800639a:	f003 030c 	and.w	r3, r3, #12
 800639e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80063a0:	4b3a      	ldr	r3, [pc, #232]	; (800648c <HAL_RCC_GetSysClockFreq+0x104>)
 80063a2:	68db      	ldr	r3, [r3, #12]
 80063a4:	f003 0303 	and.w	r3, r3, #3
 80063a8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80063aa:	693b      	ldr	r3, [r7, #16]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d005      	beq.n	80063bc <HAL_RCC_GetSysClockFreq+0x34>
 80063b0:	693b      	ldr	r3, [r7, #16]
 80063b2:	2b0c      	cmp	r3, #12
 80063b4:	d121      	bne.n	80063fa <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	2b01      	cmp	r3, #1
 80063ba:	d11e      	bne.n	80063fa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80063bc:	4b33      	ldr	r3, [pc, #204]	; (800648c <HAL_RCC_GetSysClockFreq+0x104>)
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f003 0308 	and.w	r3, r3, #8
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d107      	bne.n	80063d8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80063c8:	4b30      	ldr	r3, [pc, #192]	; (800648c <HAL_RCC_GetSysClockFreq+0x104>)
 80063ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80063ce:	0a1b      	lsrs	r3, r3, #8
 80063d0:	f003 030f 	and.w	r3, r3, #15
 80063d4:	61fb      	str	r3, [r7, #28]
 80063d6:	e005      	b.n	80063e4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80063d8:	4b2c      	ldr	r3, [pc, #176]	; (800648c <HAL_RCC_GetSysClockFreq+0x104>)
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	091b      	lsrs	r3, r3, #4
 80063de:	f003 030f 	and.w	r3, r3, #15
 80063e2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80063e4:	4a2a      	ldr	r2, [pc, #168]	; (8006490 <HAL_RCC_GetSysClockFreq+0x108>)
 80063e6:	69fb      	ldr	r3, [r7, #28]
 80063e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80063ec:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80063ee:	693b      	ldr	r3, [r7, #16]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d10d      	bne.n	8006410 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80063f4:	69fb      	ldr	r3, [r7, #28]
 80063f6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80063f8:	e00a      	b.n	8006410 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80063fa:	693b      	ldr	r3, [r7, #16]
 80063fc:	2b04      	cmp	r3, #4
 80063fe:	d102      	bne.n	8006406 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006400:	4b24      	ldr	r3, [pc, #144]	; (8006494 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006402:	61bb      	str	r3, [r7, #24]
 8006404:	e004      	b.n	8006410 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006406:	693b      	ldr	r3, [r7, #16]
 8006408:	2b08      	cmp	r3, #8
 800640a:	d101      	bne.n	8006410 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800640c:	4b21      	ldr	r3, [pc, #132]	; (8006494 <HAL_RCC_GetSysClockFreq+0x10c>)
 800640e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006410:	693b      	ldr	r3, [r7, #16]
 8006412:	2b0c      	cmp	r3, #12
 8006414:	d133      	bne.n	800647e <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006416:	4b1d      	ldr	r3, [pc, #116]	; (800648c <HAL_RCC_GetSysClockFreq+0x104>)
 8006418:	68db      	ldr	r3, [r3, #12]
 800641a:	f003 0303 	and.w	r3, r3, #3
 800641e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006420:	68bb      	ldr	r3, [r7, #8]
 8006422:	2b02      	cmp	r3, #2
 8006424:	d002      	beq.n	800642c <HAL_RCC_GetSysClockFreq+0xa4>
 8006426:	2b03      	cmp	r3, #3
 8006428:	d003      	beq.n	8006432 <HAL_RCC_GetSysClockFreq+0xaa>
 800642a:	e005      	b.n	8006438 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800642c:	4b19      	ldr	r3, [pc, #100]	; (8006494 <HAL_RCC_GetSysClockFreq+0x10c>)
 800642e:	617b      	str	r3, [r7, #20]
      break;
 8006430:	e005      	b.n	800643e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006432:	4b18      	ldr	r3, [pc, #96]	; (8006494 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006434:	617b      	str	r3, [r7, #20]
      break;
 8006436:	e002      	b.n	800643e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8006438:	69fb      	ldr	r3, [r7, #28]
 800643a:	617b      	str	r3, [r7, #20]
      break;
 800643c:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800643e:	4b13      	ldr	r3, [pc, #76]	; (800648c <HAL_RCC_GetSysClockFreq+0x104>)
 8006440:	68db      	ldr	r3, [r3, #12]
 8006442:	091b      	lsrs	r3, r3, #4
 8006444:	f003 030f 	and.w	r3, r3, #15
 8006448:	3301      	adds	r3, #1
 800644a:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800644c:	4b0f      	ldr	r3, [pc, #60]	; (800648c <HAL_RCC_GetSysClockFreq+0x104>)
 800644e:	68db      	ldr	r3, [r3, #12]
 8006450:	0a1b      	lsrs	r3, r3, #8
 8006452:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006456:	697a      	ldr	r2, [r7, #20]
 8006458:	fb02 f203 	mul.w	r2, r2, r3
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006462:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006464:	4b09      	ldr	r3, [pc, #36]	; (800648c <HAL_RCC_GetSysClockFreq+0x104>)
 8006466:	68db      	ldr	r3, [r3, #12]
 8006468:	0e5b      	lsrs	r3, r3, #25
 800646a:	f003 0303 	and.w	r3, r3, #3
 800646e:	3301      	adds	r3, #1
 8006470:	005b      	lsls	r3, r3, #1
 8006472:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8006474:	697a      	ldr	r2, [r7, #20]
 8006476:	683b      	ldr	r3, [r7, #0]
 8006478:	fbb2 f3f3 	udiv	r3, r2, r3
 800647c:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800647e:	69bb      	ldr	r3, [r7, #24]
}
 8006480:	4618      	mov	r0, r3
 8006482:	3724      	adds	r7, #36	; 0x24
 8006484:	46bd      	mov	sp, r7
 8006486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648a:	4770      	bx	lr
 800648c:	40021000 	.word	0x40021000
 8006490:	0800dac4 	.word	0x0800dac4
 8006494:	00f42400 	.word	0x00f42400

08006498 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006498:	b480      	push	{r7}
 800649a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800649c:	4b03      	ldr	r3, [pc, #12]	; (80064ac <HAL_RCC_GetHCLKFreq+0x14>)
 800649e:	681b      	ldr	r3, [r3, #0]
}
 80064a0:	4618      	mov	r0, r3
 80064a2:	46bd      	mov	sp, r7
 80064a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a8:	4770      	bx	lr
 80064aa:	bf00      	nop
 80064ac:	20000000 	.word	0x20000000

080064b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80064b4:	f7ff fff0 	bl	8006498 <HAL_RCC_GetHCLKFreq>
 80064b8:	4601      	mov	r1, r0
 80064ba:	4b06      	ldr	r3, [pc, #24]	; (80064d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80064bc:	689b      	ldr	r3, [r3, #8]
 80064be:	0a1b      	lsrs	r3, r3, #8
 80064c0:	f003 0307 	and.w	r3, r3, #7
 80064c4:	4a04      	ldr	r2, [pc, #16]	; (80064d8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80064c6:	5cd3      	ldrb	r3, [r2, r3]
 80064c8:	f003 031f 	and.w	r3, r3, #31
 80064cc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80064d0:	4618      	mov	r0, r3
 80064d2:	bd80      	pop	{r7, pc}
 80064d4:	40021000 	.word	0x40021000
 80064d8:	0800dabc 	.word	0x0800dabc

080064dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80064e0:	f7ff ffda 	bl	8006498 <HAL_RCC_GetHCLKFreq>
 80064e4:	4601      	mov	r1, r0
 80064e6:	4b06      	ldr	r3, [pc, #24]	; (8006500 <HAL_RCC_GetPCLK2Freq+0x24>)
 80064e8:	689b      	ldr	r3, [r3, #8]
 80064ea:	0adb      	lsrs	r3, r3, #11
 80064ec:	f003 0307 	and.w	r3, r3, #7
 80064f0:	4a04      	ldr	r2, [pc, #16]	; (8006504 <HAL_RCC_GetPCLK2Freq+0x28>)
 80064f2:	5cd3      	ldrb	r3, [r2, r3]
 80064f4:	f003 031f 	and.w	r3, r3, #31
 80064f8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80064fc:	4618      	mov	r0, r3
 80064fe:	bd80      	pop	{r7, pc}
 8006500:	40021000 	.word	0x40021000
 8006504:	0800dabc 	.word	0x0800dabc

08006508 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b086      	sub	sp, #24
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006510:	2300      	movs	r3, #0
 8006512:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006514:	4b27      	ldr	r3, [pc, #156]	; (80065b4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006516:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006518:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800651c:	2b00      	cmp	r3, #0
 800651e:	d003      	beq.n	8006528 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006520:	f7ff f8fc 	bl	800571c <HAL_PWREx_GetVoltageRange>
 8006524:	6178      	str	r0, [r7, #20]
 8006526:	e014      	b.n	8006552 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006528:	4b22      	ldr	r3, [pc, #136]	; (80065b4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800652a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800652c:	4a21      	ldr	r2, [pc, #132]	; (80065b4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800652e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006532:	6593      	str	r3, [r2, #88]	; 0x58
 8006534:	4b1f      	ldr	r3, [pc, #124]	; (80065b4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006536:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006538:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800653c:	60fb      	str	r3, [r7, #12]
 800653e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006540:	f7ff f8ec 	bl	800571c <HAL_PWREx_GetVoltageRange>
 8006544:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006546:	4b1b      	ldr	r3, [pc, #108]	; (80065b4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006548:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800654a:	4a1a      	ldr	r2, [pc, #104]	; (80065b4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800654c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006550:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006552:	697b      	ldr	r3, [r7, #20]
 8006554:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006558:	d10b      	bne.n	8006572 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2b80      	cmp	r3, #128	; 0x80
 800655e:	d913      	bls.n	8006588 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2ba0      	cmp	r3, #160	; 0xa0
 8006564:	d902      	bls.n	800656c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006566:	2302      	movs	r3, #2
 8006568:	613b      	str	r3, [r7, #16]
 800656a:	e00d      	b.n	8006588 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800656c:	2301      	movs	r3, #1
 800656e:	613b      	str	r3, [r7, #16]
 8006570:	e00a      	b.n	8006588 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2b7f      	cmp	r3, #127	; 0x7f
 8006576:	d902      	bls.n	800657e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8006578:	2302      	movs	r3, #2
 800657a:	613b      	str	r3, [r7, #16]
 800657c:	e004      	b.n	8006588 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2b70      	cmp	r3, #112	; 0x70
 8006582:	d101      	bne.n	8006588 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006584:	2301      	movs	r3, #1
 8006586:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006588:	4b0b      	ldr	r3, [pc, #44]	; (80065b8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f023 020f 	bic.w	r2, r3, #15
 8006590:	4909      	ldr	r1, [pc, #36]	; (80065b8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8006592:	693b      	ldr	r3, [r7, #16]
 8006594:	4313      	orrs	r3, r2
 8006596:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006598:	4b07      	ldr	r3, [pc, #28]	; (80065b8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f003 030f 	and.w	r3, r3, #15
 80065a0:	693a      	ldr	r2, [r7, #16]
 80065a2:	429a      	cmp	r2, r3
 80065a4:	d001      	beq.n	80065aa <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80065a6:	2301      	movs	r3, #1
 80065a8:	e000      	b.n	80065ac <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80065aa:	2300      	movs	r3, #0
}
 80065ac:	4618      	mov	r0, r3
 80065ae:	3718      	adds	r7, #24
 80065b0:	46bd      	mov	sp, r7
 80065b2:	bd80      	pop	{r7, pc}
 80065b4:	40021000 	.word	0x40021000
 80065b8:	40022000 	.word	0x40022000

080065bc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80065bc:	b480      	push	{r7}
 80065be:	b087      	sub	sp, #28
 80065c0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 80065c2:	2300      	movs	r3, #0
 80065c4:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 80065c6:	4b2d      	ldr	r3, [pc, #180]	; (800667c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80065c8:	68db      	ldr	r3, [r3, #12]
 80065ca:	f003 0303 	and.w	r3, r3, #3
 80065ce:	2b01      	cmp	r3, #1
 80065d0:	d118      	bne.n	8006604 <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80065d2:	4b2a      	ldr	r3, [pc, #168]	; (800667c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f003 0308 	and.w	r3, r3, #8
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d107      	bne.n	80065ee <RCC_GetSysClockFreqFromPLLSource+0x32>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80065de:	4b27      	ldr	r3, [pc, #156]	; (800667c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80065e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80065e4:	0a1b      	lsrs	r3, r3, #8
 80065e6:	f003 030f 	and.w	r3, r3, #15
 80065ea:	617b      	str	r3, [r7, #20]
 80065ec:	e005      	b.n	80065fa <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80065ee:	4b23      	ldr	r3, [pc, #140]	; (800667c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	091b      	lsrs	r3, r3, #4
 80065f4:	f003 030f 	and.w	r3, r3, #15
 80065f8:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80065fa:	4a21      	ldr	r2, [pc, #132]	; (8006680 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80065fc:	697b      	ldr	r3, [r7, #20]
 80065fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006602:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006604:	4b1d      	ldr	r3, [pc, #116]	; (800667c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8006606:	68db      	ldr	r3, [r3, #12]
 8006608:	f003 0303 	and.w	r3, r3, #3
 800660c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	2b02      	cmp	r3, #2
 8006612:	d002      	beq.n	800661a <RCC_GetSysClockFreqFromPLLSource+0x5e>
 8006614:	2b03      	cmp	r3, #3
 8006616:	d003      	beq.n	8006620 <RCC_GetSysClockFreqFromPLLSource+0x64>
 8006618:	e005      	b.n	8006626 <RCC_GetSysClockFreqFromPLLSource+0x6a>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 800661a:	4b1a      	ldr	r3, [pc, #104]	; (8006684 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800661c:	613b      	str	r3, [r7, #16]
    break;
 800661e:	e005      	b.n	800662c <RCC_GetSysClockFreqFromPLLSource+0x70>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8006620:	4b18      	ldr	r3, [pc, #96]	; (8006684 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8006622:	613b      	str	r3, [r7, #16]
    break;
 8006624:	e002      	b.n	800662c <RCC_GetSysClockFreqFromPLLSource+0x70>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
 8006626:	697b      	ldr	r3, [r7, #20]
 8006628:	613b      	str	r3, [r7, #16]
    break;
 800662a:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800662c:	4b13      	ldr	r3, [pc, #76]	; (800667c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800662e:	68db      	ldr	r3, [r3, #12]
 8006630:	091b      	lsrs	r3, r3, #4
 8006632:	f003 030f 	and.w	r3, r3, #15
 8006636:	3301      	adds	r3, #1
 8006638:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800663a:	4b10      	ldr	r3, [pc, #64]	; (800667c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800663c:	68db      	ldr	r3, [r3, #12]
 800663e:	0a1b      	lsrs	r3, r3, #8
 8006640:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006644:	693a      	ldr	r2, [r7, #16]
 8006646:	fb02 f203 	mul.w	r2, r2, r3
 800664a:	68bb      	ldr	r3, [r7, #8]
 800664c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006650:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006652:	4b0a      	ldr	r3, [pc, #40]	; (800667c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8006654:	68db      	ldr	r3, [r3, #12]
 8006656:	0e5b      	lsrs	r3, r3, #25
 8006658:	f003 0303 	and.w	r3, r3, #3
 800665c:	3301      	adds	r3, #1
 800665e:	005b      	lsls	r3, r3, #1
 8006660:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8006662:	693a      	ldr	r2, [r7, #16]
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	fbb2 f3f3 	udiv	r3, r2, r3
 800666a:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800666c:	683b      	ldr	r3, [r7, #0]
}
 800666e:	4618      	mov	r0, r3
 8006670:	371c      	adds	r7, #28
 8006672:	46bd      	mov	sp, r7
 8006674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006678:	4770      	bx	lr
 800667a:	bf00      	nop
 800667c:	40021000 	.word	0x40021000
 8006680:	0800dac4 	.word	0x0800dac4
 8006684:	00f42400 	.word	0x00f42400

08006688 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b086      	sub	sp, #24
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006690:	2300      	movs	r3, #0
 8006692:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006694:	2300      	movs	r3, #0
 8006696:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d03d      	beq.n	8006720 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80066a8:	2b40      	cmp	r3, #64	; 0x40
 80066aa:	d00b      	beq.n	80066c4 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 80066ac:	2b40      	cmp	r3, #64	; 0x40
 80066ae:	d804      	bhi.n	80066ba <HAL_RCCEx_PeriphCLKConfig+0x32>
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d00e      	beq.n	80066d2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
 80066b4:	2b20      	cmp	r3, #32
 80066b6:	d015      	beq.n	80066e4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80066b8:	e01d      	b.n	80066f6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 80066ba:	2b60      	cmp	r3, #96	; 0x60
 80066bc:	d01e      	beq.n	80066fc <HAL_RCCEx_PeriphCLKConfig+0x74>
 80066be:	2b80      	cmp	r3, #128	; 0x80
 80066c0:	d01c      	beq.n	80066fc <HAL_RCCEx_PeriphCLKConfig+0x74>
 80066c2:	e018      	b.n	80066f6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80066c4:	4b86      	ldr	r3, [pc, #536]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80066c6:	68db      	ldr	r3, [r3, #12]
 80066c8:	4a85      	ldr	r2, [pc, #532]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80066ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80066ce:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80066d0:	e015      	b.n	80066fe <HAL_RCCEx_PeriphCLKConfig+0x76>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	3304      	adds	r3, #4
 80066d6:	2100      	movs	r1, #0
 80066d8:	4618      	mov	r0, r3
 80066da:	f000 fb5d 	bl	8006d98 <RCCEx_PLLSAI1_Config>
 80066de:	4603      	mov	r3, r0
 80066e0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80066e2:	e00c      	b.n	80066fe <HAL_RCCEx_PeriphCLKConfig+0x76>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	3320      	adds	r3, #32
 80066e8:	2100      	movs	r1, #0
 80066ea:	4618      	mov	r0, r3
 80066ec:	f000 fc44 	bl	8006f78 <RCCEx_PLLSAI2_Config>
 80066f0:	4603      	mov	r3, r0
 80066f2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80066f4:	e003      	b.n	80066fe <HAL_RCCEx_PeriphCLKConfig+0x76>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80066f6:	2301      	movs	r3, #1
 80066f8:	74fb      	strb	r3, [r7, #19]
      break;
 80066fa:	e000      	b.n	80066fe <HAL_RCCEx_PeriphCLKConfig+0x76>
      break;
 80066fc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80066fe:	7cfb      	ldrb	r3, [r7, #19]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d10b      	bne.n	800671c <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006704:	4b76      	ldr	r3, [pc, #472]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006706:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800670a:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006712:	4973      	ldr	r1, [pc, #460]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006714:	4313      	orrs	r3, r2
 8006716:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800671a:	e001      	b.n	8006720 <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800671c:	7cfb      	ldrb	r3, [r7, #19]
 800671e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006728:	2b00      	cmp	r3, #0
 800672a:	d042      	beq.n	80067b2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006730:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006734:	d00f      	beq.n	8006756 <HAL_RCCEx_PeriphCLKConfig+0xce>
 8006736:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800673a:	d805      	bhi.n	8006748 <HAL_RCCEx_PeriphCLKConfig+0xc0>
 800673c:	2b00      	cmp	r3, #0
 800673e:	d011      	beq.n	8006764 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 8006740:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006744:	d017      	beq.n	8006776 <HAL_RCCEx_PeriphCLKConfig+0xee>
 8006746:	e01f      	b.n	8006788 <HAL_RCCEx_PeriphCLKConfig+0x100>
 8006748:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800674c:	d01f      	beq.n	800678e <HAL_RCCEx_PeriphCLKConfig+0x106>
 800674e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006752:	d01c      	beq.n	800678e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8006754:	e018      	b.n	8006788 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006756:	4b62      	ldr	r3, [pc, #392]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006758:	68db      	ldr	r3, [r3, #12]
 800675a:	4a61      	ldr	r2, [pc, #388]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800675c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006760:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006762:	e015      	b.n	8006790 <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	3304      	adds	r3, #4
 8006768:	2100      	movs	r1, #0
 800676a:	4618      	mov	r0, r3
 800676c:	f000 fb14 	bl	8006d98 <RCCEx_PLLSAI1_Config>
 8006770:	4603      	mov	r3, r0
 8006772:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006774:	e00c      	b.n	8006790 <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	3320      	adds	r3, #32
 800677a:	2100      	movs	r1, #0
 800677c:	4618      	mov	r0, r3
 800677e:	f000 fbfb 	bl	8006f78 <RCCEx_PLLSAI2_Config>
 8006782:	4603      	mov	r3, r0
 8006784:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006786:	e003      	b.n	8006790 <HAL_RCCEx_PeriphCLKConfig+0x108>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006788:	2301      	movs	r3, #1
 800678a:	74fb      	strb	r3, [r7, #19]
      break;
 800678c:	e000      	b.n	8006790 <HAL_RCCEx_PeriphCLKConfig+0x108>
      break;
 800678e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006790:	7cfb      	ldrb	r3, [r7, #19]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d10b      	bne.n	80067ae <HAL_RCCEx_PeriphCLKConfig+0x126>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006796:	4b52      	ldr	r3, [pc, #328]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006798:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800679c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067a4:	494e      	ldr	r1, [pc, #312]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80067a6:	4313      	orrs	r3, r2
 80067a8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80067ac:	e001      	b.n	80067b2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067ae:	7cfb      	ldrb	r3, [r7, #19]
 80067b0:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	f000 809f 	beq.w	80068fe <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 80067c0:	2300      	movs	r3, #0
 80067c2:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80067c4:	4b46      	ldr	r3, [pc, #280]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80067c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d101      	bne.n	80067d4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80067d0:	2301      	movs	r3, #1
 80067d2:	e000      	b.n	80067d6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80067d4:	2300      	movs	r3, #0
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d00d      	beq.n	80067f6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80067da:	4b41      	ldr	r3, [pc, #260]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80067dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067de:	4a40      	ldr	r2, [pc, #256]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80067e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80067e4:	6593      	str	r3, [r2, #88]	; 0x58
 80067e6:	4b3e      	ldr	r3, [pc, #248]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80067e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80067ee:	60bb      	str	r3, [r7, #8]
 80067f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80067f2:	2301      	movs	r3, #1
 80067f4:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80067f6:	4b3b      	ldr	r3, [pc, #236]	; (80068e4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	4a3a      	ldr	r2, [pc, #232]	; (80068e4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80067fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006800:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006802:	f7fb fedd 	bl	80025c0 <HAL_GetTick>
 8006806:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006808:	e009      	b.n	800681e <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800680a:	f7fb fed9 	bl	80025c0 <HAL_GetTick>
 800680e:	4602      	mov	r2, r0
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	1ad3      	subs	r3, r2, r3
 8006814:	2b02      	cmp	r3, #2
 8006816:	d902      	bls.n	800681e <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        ret = HAL_TIMEOUT;
 8006818:	2303      	movs	r3, #3
 800681a:	74fb      	strb	r3, [r7, #19]
        break;
 800681c:	e005      	b.n	800682a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800681e:	4b31      	ldr	r3, [pc, #196]	; (80068e4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006826:	2b00      	cmp	r3, #0
 8006828:	d0ef      	beq.n	800680a <HAL_RCCEx_PeriphCLKConfig+0x182>
      }
    }

    if(ret == HAL_OK)
 800682a:	7cfb      	ldrb	r3, [r7, #19]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d15b      	bne.n	80068e8 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006830:	4b2b      	ldr	r3, [pc, #172]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006832:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006836:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800683a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800683c:	697b      	ldr	r3, [r7, #20]
 800683e:	2b00      	cmp	r3, #0
 8006840:	d01f      	beq.n	8006882 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006848:	697a      	ldr	r2, [r7, #20]
 800684a:	429a      	cmp	r2, r3
 800684c:	d019      	beq.n	8006882 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800684e:	4b24      	ldr	r3, [pc, #144]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006850:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006854:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006858:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800685a:	4b21      	ldr	r3, [pc, #132]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800685c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006860:	4a1f      	ldr	r2, [pc, #124]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006862:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006866:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800686a:	4b1d      	ldr	r3, [pc, #116]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800686c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006870:	4a1b      	ldr	r2, [pc, #108]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006872:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006876:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800687a:	4a19      	ldr	r2, [pc, #100]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800687c:	697b      	ldr	r3, [r7, #20]
 800687e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006882:	697b      	ldr	r3, [r7, #20]
 8006884:	f003 0301 	and.w	r3, r3, #1
 8006888:	2b00      	cmp	r3, #0
 800688a:	d016      	beq.n	80068ba <HAL_RCCEx_PeriphCLKConfig+0x232>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800688c:	f7fb fe98 	bl	80025c0 <HAL_GetTick>
 8006890:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006892:	e00b      	b.n	80068ac <HAL_RCCEx_PeriphCLKConfig+0x224>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006894:	f7fb fe94 	bl	80025c0 <HAL_GetTick>
 8006898:	4602      	mov	r2, r0
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	1ad3      	subs	r3, r2, r3
 800689e:	f241 3288 	movw	r2, #5000	; 0x1388
 80068a2:	4293      	cmp	r3, r2
 80068a4:	d902      	bls.n	80068ac <HAL_RCCEx_PeriphCLKConfig+0x224>
          {
            ret = HAL_TIMEOUT;
 80068a6:	2303      	movs	r3, #3
 80068a8:	74fb      	strb	r3, [r7, #19]
            break;
 80068aa:	e006      	b.n	80068ba <HAL_RCCEx_PeriphCLKConfig+0x232>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80068ac:	4b0c      	ldr	r3, [pc, #48]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80068ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80068b2:	f003 0302 	and.w	r3, r3, #2
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d0ec      	beq.n	8006894 <HAL_RCCEx_PeriphCLKConfig+0x20c>
          }
        }
      }

      if(ret == HAL_OK)
 80068ba:	7cfb      	ldrb	r3, [r7, #19]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d10c      	bne.n	80068da <HAL_RCCEx_PeriphCLKConfig+0x252>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80068c0:	4b07      	ldr	r3, [pc, #28]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80068c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80068c6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80068d0:	4903      	ldr	r1, [pc, #12]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80068d2:	4313      	orrs	r3, r2
 80068d4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80068d8:	e008      	b.n	80068ec <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80068da:	7cfb      	ldrb	r3, [r7, #19]
 80068dc:	74bb      	strb	r3, [r7, #18]
 80068de:	e005      	b.n	80068ec <HAL_RCCEx_PeriphCLKConfig+0x264>
 80068e0:	40021000 	.word	0x40021000
 80068e4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068e8:	7cfb      	ldrb	r3, [r7, #19]
 80068ea:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80068ec:	7c7b      	ldrb	r3, [r7, #17]
 80068ee:	2b01      	cmp	r3, #1
 80068f0:	d105      	bne.n	80068fe <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80068f2:	4ba0      	ldr	r3, [pc, #640]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80068f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80068f6:	4a9f      	ldr	r2, [pc, #636]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80068f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80068fc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f003 0301 	and.w	r3, r3, #1
 8006906:	2b00      	cmp	r3, #0
 8006908:	d00a      	beq.n	8006920 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800690a:	4b9a      	ldr	r3, [pc, #616]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800690c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006910:	f023 0203 	bic.w	r2, r3, #3
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006918:	4996      	ldr	r1, [pc, #600]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800691a:	4313      	orrs	r3, r2
 800691c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f003 0302 	and.w	r3, r3, #2
 8006928:	2b00      	cmp	r3, #0
 800692a:	d00a      	beq.n	8006942 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800692c:	4b91      	ldr	r3, [pc, #580]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800692e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006932:	f023 020c 	bic.w	r2, r3, #12
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800693a:	498e      	ldr	r1, [pc, #568]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800693c:	4313      	orrs	r3, r2
 800693e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f003 0304 	and.w	r3, r3, #4
 800694a:	2b00      	cmp	r3, #0
 800694c:	d00a      	beq.n	8006964 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800694e:	4b89      	ldr	r3, [pc, #548]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006950:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006954:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800695c:	4985      	ldr	r1, [pc, #532]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800695e:	4313      	orrs	r3, r2
 8006960:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f003 0308 	and.w	r3, r3, #8
 800696c:	2b00      	cmp	r3, #0
 800696e:	d00a      	beq.n	8006986 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006970:	4b80      	ldr	r3, [pc, #512]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006972:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006976:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800697e:	497d      	ldr	r1, [pc, #500]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006980:	4313      	orrs	r3, r2
 8006982:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f003 0310 	and.w	r3, r3, #16
 800698e:	2b00      	cmp	r3, #0
 8006990:	d00a      	beq.n	80069a8 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006992:	4b78      	ldr	r3, [pc, #480]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006994:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006998:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069a0:	4974      	ldr	r1, [pc, #464]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80069a2:	4313      	orrs	r3, r2
 80069a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f003 0320 	and.w	r3, r3, #32
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d00a      	beq.n	80069ca <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80069b4:	4b6f      	ldr	r3, [pc, #444]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80069b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80069ba:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80069c2:	496c      	ldr	r1, [pc, #432]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80069c4:	4313      	orrs	r3, r2
 80069c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d00a      	beq.n	80069ec <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80069d6:	4b67      	ldr	r3, [pc, #412]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80069d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80069dc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80069e4:	4963      	ldr	r1, [pc, #396]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80069e6:	4313      	orrs	r3, r2
 80069e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d00a      	beq.n	8006a0e <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80069f8:	4b5e      	ldr	r3, [pc, #376]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80069fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80069fe:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006a06:	495b      	ldr	r1, [pc, #364]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006a08:	4313      	orrs	r3, r2
 8006a0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d00a      	beq.n	8006a30 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006a1a:	4b56      	ldr	r3, [pc, #344]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006a1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a20:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a28:	4952      	ldr	r1, [pc, #328]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006a2a:	4313      	orrs	r3, r2
 8006a2c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d00a      	beq.n	8006a52 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006a3c:	4b4d      	ldr	r3, [pc, #308]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006a3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a42:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a4a:	494a      	ldr	r1, [pc, #296]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006a4c:	4313      	orrs	r3, r2
 8006a4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d00a      	beq.n	8006a74 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006a5e:	4b45      	ldr	r3, [pc, #276]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006a60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a64:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a6c:	4941      	ldr	r1, [pc, #260]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006a6e:	4313      	orrs	r3, r2
 8006a70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d00a      	beq.n	8006a96 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006a80:	4b3c      	ldr	r3, [pc, #240]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006a82:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006a86:	f023 0203 	bic.w	r2, r3, #3
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a8e:	4939      	ldr	r1, [pc, #228]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006a90:	4313      	orrs	r3, r2
 8006a92:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d028      	beq.n	8006af4 <HAL_RCCEx_PeriphCLKConfig+0x46c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006aa2:	4b34      	ldr	r3, [pc, #208]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006aa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006aa8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006ab0:	4930      	ldr	r1, [pc, #192]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006ab2:	4313      	orrs	r3, r2
 8006ab4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006abc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006ac0:	d106      	bne.n	8006ad0 <HAL_RCCEx_PeriphCLKConfig+0x448>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006ac2:	4b2c      	ldr	r3, [pc, #176]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006ac4:	68db      	ldr	r3, [r3, #12]
 8006ac6:	4a2b      	ldr	r2, [pc, #172]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006ac8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006acc:	60d3      	str	r3, [r2, #12]
 8006ace:	e011      	b.n	8006af4 <HAL_RCCEx_PeriphCLKConfig+0x46c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006ad4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006ad8:	d10c      	bne.n	8006af4 <HAL_RCCEx_PeriphCLKConfig+0x46c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	3304      	adds	r3, #4
 8006ade:	2101      	movs	r1, #1
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	f000 f959 	bl	8006d98 <RCCEx_PLLSAI1_Config>
 8006ae6:	4603      	mov	r3, r0
 8006ae8:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006aea:	7cfb      	ldrb	r3, [r7, #19]
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d001      	beq.n	8006af4 <HAL_RCCEx_PeriphCLKConfig+0x46c>
        {
          /* set overall return value */
          status = ret;
 8006af0:	7cfb      	ldrb	r3, [r7, #19]
 8006af2:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d04d      	beq.n	8006b9c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006b04:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006b08:	d108      	bne.n	8006b1c <HAL_RCCEx_PeriphCLKConfig+0x494>
 8006b0a:	4b1a      	ldr	r3, [pc, #104]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006b0c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006b10:	4a18      	ldr	r2, [pc, #96]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006b12:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006b16:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8006b1a:	e012      	b.n	8006b42 <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 8006b1c:	4b15      	ldr	r3, [pc, #84]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006b1e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006b22:	4a14      	ldr	r2, [pc, #80]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006b24:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006b28:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8006b2c:	4b11      	ldr	r3, [pc, #68]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006b2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b32:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006b3a:	490e      	ldr	r1, [pc, #56]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006b3c:	4313      	orrs	r3, r2
 8006b3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006b46:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006b4a:	d106      	bne.n	8006b5a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006b4c:	4b09      	ldr	r3, [pc, #36]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006b4e:	68db      	ldr	r3, [r3, #12]
 8006b50:	4a08      	ldr	r2, [pc, #32]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006b52:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006b56:	60d3      	str	r3, [r2, #12]
 8006b58:	e020      	b.n	8006b9c <HAL_RCCEx_PeriphCLKConfig+0x514>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006b5e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006b62:	d109      	bne.n	8006b78 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006b64:	4b03      	ldr	r3, [pc, #12]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006b66:	68db      	ldr	r3, [r3, #12]
 8006b68:	4a02      	ldr	r2, [pc, #8]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006b6a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b6e:	60d3      	str	r3, [r2, #12]
 8006b70:	e014      	b.n	8006b9c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8006b72:	bf00      	nop
 8006b74:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006b7c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006b80:	d10c      	bne.n	8006b9c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	3304      	adds	r3, #4
 8006b86:	2101      	movs	r1, #1
 8006b88:	4618      	mov	r0, r3
 8006b8a:	f000 f905 	bl	8006d98 <RCCEx_PLLSAI1_Config>
 8006b8e:	4603      	mov	r3, r0
 8006b90:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006b92:	7cfb      	ldrb	r3, [r7, #19]
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d001      	beq.n	8006b9c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8006b98:	7cfb      	ldrb	r3, [r7, #19]
 8006b9a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d028      	beq.n	8006bfa <HAL_RCCEx_PeriphCLKConfig+0x572>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006ba8:	4b7a      	ldr	r3, [pc, #488]	; (8006d94 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006baa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006bae:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006bb6:	4977      	ldr	r1, [pc, #476]	; (8006d94 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006bb8:	4313      	orrs	r3, r2
 8006bba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006bc2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006bc6:	d106      	bne.n	8006bd6 <HAL_RCCEx_PeriphCLKConfig+0x54e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006bc8:	4b72      	ldr	r3, [pc, #456]	; (8006d94 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006bca:	68db      	ldr	r3, [r3, #12]
 8006bcc:	4a71      	ldr	r2, [pc, #452]	; (8006d94 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006bce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006bd2:	60d3      	str	r3, [r2, #12]
 8006bd4:	e011      	b.n	8006bfa <HAL_RCCEx_PeriphCLKConfig+0x572>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006bda:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006bde:	d10c      	bne.n	8006bfa <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	3304      	adds	r3, #4
 8006be4:	2101      	movs	r1, #1
 8006be6:	4618      	mov	r0, r3
 8006be8:	f000 f8d6 	bl	8006d98 <RCCEx_PLLSAI1_Config>
 8006bec:	4603      	mov	r3, r0
 8006bee:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006bf0:	7cfb      	ldrb	r3, [r7, #19]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d001      	beq.n	8006bfa <HAL_RCCEx_PeriphCLKConfig+0x572>
      {
        /* set overall return value */
        status = ret;
 8006bf6:	7cfb      	ldrb	r3, [r7, #19]
 8006bf8:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d01e      	beq.n	8006c44 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006c06:	4b63      	ldr	r3, [pc, #396]	; (8006d94 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006c08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c0c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006c16:	495f      	ldr	r1, [pc, #380]	; (8006d94 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006c18:	4313      	orrs	r3, r2
 8006c1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006c24:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006c28:	d10c      	bne.n	8006c44 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	3304      	adds	r3, #4
 8006c2e:	2102      	movs	r1, #2
 8006c30:	4618      	mov	r0, r3
 8006c32:	f000 f8b1 	bl	8006d98 <RCCEx_PLLSAI1_Config>
 8006c36:	4603      	mov	r3, r0
 8006c38:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006c3a:	7cfb      	ldrb	r3, [r7, #19]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d001      	beq.n	8006c44 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
      {
        /* set overall return value */
        status = ret;
 8006c40:	7cfb      	ldrb	r3, [r7, #19]
 8006c42:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d00b      	beq.n	8006c68 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006c50:	4b50      	ldr	r3, [pc, #320]	; (8006d94 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006c52:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006c56:	f023 0204 	bic.w	r2, r3, #4
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006c60:	494c      	ldr	r1, [pc, #304]	; (8006d94 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006c62:	4313      	orrs	r3, r2
 8006c64:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d00b      	beq.n	8006c8c <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006c74:	4b47      	ldr	r3, [pc, #284]	; (8006d94 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006c76:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006c7a:	f023 0218 	bic.w	r2, r3, #24
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c84:	4943      	ldr	r1, [pc, #268]	; (8006d94 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006c86:	4313      	orrs	r3, r2
 8006c88:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DFSDM1_Filter0 */

#if defined(LTDC)

  /*-------------------------- LTDC clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d035      	beq.n	8006d04 <HAL_RCCEx_PeriphCLKConfig+0x67c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));

    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006c98:	4b3e      	ldr	r3, [pc, #248]	; (8006d94 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	4a3d      	ldr	r2, [pc, #244]	; (8006d94 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006c9e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006ca2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006ca4:	f7fb fc8c 	bl	80025c0 <HAL_GetTick>
 8006ca8:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLSAI2 is ready */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006caa:	e009      	b.n	8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006cac:	f7fb fc88 	bl	80025c0 <HAL_GetTick>
 8006cb0:	4602      	mov	r2, r0
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	1ad3      	subs	r3, r2, r3
 8006cb6:	2b02      	cmp	r3, #2
 8006cb8:	d902      	bls.n	8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x638>
      {
        ret = HAL_TIMEOUT;
 8006cba:	2303      	movs	r3, #3
 8006cbc:	74fb      	strb	r3, [r7, #19]
        break;
 8006cbe:	e005      	b.n	8006ccc <HAL_RCCEx_PeriphCLKConfig+0x644>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006cc0:	4b34      	ldr	r3, [pc, #208]	; (8006d94 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d1ef      	bne.n	8006cac <HAL_RCCEx_PeriphCLKConfig+0x624>
      }
    }

    if(ret == HAL_OK)
 8006ccc:	7cfb      	ldrb	r3, [r7, #19]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d113      	bne.n	8006cfa <HAL_RCCEx_PeriphCLKConfig+0x672>
    {
      /* Configure the LTDC clock source */
      __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
 8006cd2:	4b30      	ldr	r3, [pc, #192]	; (8006d94 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006cd4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006cd8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006ce2:	492c      	ldr	r1, [pc, #176]	; (8006d94 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006ce4:	4313      	orrs	r3, r2
 8006ce6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	3320      	adds	r3, #32
 8006cee:	2102      	movs	r1, #2
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	f000 f941 	bl	8006f78 <RCCEx_PLLSAI2_Config>
 8006cf6:	4603      	mov	r3, r0
 8006cf8:	74fb      	strb	r3, [r7, #19]
    }

    if(ret != HAL_OK)
 8006cfa:	7cfb      	ldrb	r3, [r7, #19]
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d001      	beq.n	8006d04 <HAL_RCCEx_PeriphCLKConfig+0x67c>
    {
      /* set overall return value */
      status = ret;
 8006d00:	7cfb      	ldrb	r3, [r7, #19]
 8006d02:	74bb      	strb	r3, [r7, #18]
#endif /* LTDC */

#if defined(DSI)

  /*-------------------------- DSI clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d01e      	beq.n	8006d4e <HAL_RCCEx_PeriphCLKConfig+0x6c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DSICLKSOURCE(PeriphClkInit->DsiClockSelection));

    /* Configure the DSI clock source */
    __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 8006d10:	4b20      	ldr	r3, [pc, #128]	; (8006d94 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006d12:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006d16:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d20:	491c      	ldr	r1, [pc, #112]	; (8006d94 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006d22:	4313      	orrs	r3, r2
 8006d24:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->DsiClockSelection == RCC_DSICLKSOURCE_PLLSAI2)
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d32:	d10c      	bne.n	8006d4e <HAL_RCCEx_PeriphCLKConfig+0x6c6>
    {
      /* PLLSAI2 input clock, parameters M, N & Q configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_Q_UPDATE);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	3320      	adds	r3, #32
 8006d38:	2101      	movs	r1, #1
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	f000 f91c 	bl	8006f78 <RCCEx_PLLSAI2_Config>
 8006d40:	4603      	mov	r3, r0
 8006d42:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006d44:	7cfb      	ldrb	r3, [r7, #19]
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d001      	beq.n	8006d4e <HAL_RCCEx_PeriphCLKConfig+0x6c6>
      {
        /* set overall return value */
        status = ret;
 8006d4a:	7cfb      	ldrb	r3, [r7, #19]
 8006d4c:	74bb      	strb	r3, [r7, #18]
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d017      	beq.n	8006d8a <HAL_RCCEx_PeriphCLKConfig+0x702>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006d5a:	4b0e      	ldr	r3, [pc, #56]	; (8006d94 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006d5c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006d60:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006d6a:	490a      	ldr	r1, [pc, #40]	; (8006d94 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006d6c:	4313      	orrs	r3, r2
 8006d6e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006d78:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006d7c:	d105      	bne.n	8006d8a <HAL_RCCEx_PeriphCLKConfig+0x702>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006d7e:	4b05      	ldr	r3, [pc, #20]	; (8006d94 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006d80:	68db      	ldr	r3, [r3, #12]
 8006d82:	4a04      	ldr	r2, [pc, #16]	; (8006d94 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006d84:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006d88:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006d8a:	7cbb      	ldrb	r3, [r7, #18]
}
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	3718      	adds	r7, #24
 8006d90:	46bd      	mov	sp, r7
 8006d92:	bd80      	pop	{r7, pc}
 8006d94:	40021000 	.word	0x40021000

08006d98 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	b084      	sub	sp, #16
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
 8006da0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006da2:	2300      	movs	r3, #0
 8006da4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006da6:	4b70      	ldr	r3, [pc, #448]	; (8006f68 <RCCEx_PLLSAI1_Config+0x1d0>)
 8006da8:	68db      	ldr	r3, [r3, #12]
 8006daa:	f003 0303 	and.w	r3, r3, #3
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d00e      	beq.n	8006dd0 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006db2:	4b6d      	ldr	r3, [pc, #436]	; (8006f68 <RCCEx_PLLSAI1_Config+0x1d0>)
 8006db4:	68db      	ldr	r3, [r3, #12]
 8006db6:	f003 0203 	and.w	r2, r3, #3
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	429a      	cmp	r2, r3
 8006dc0:	d103      	bne.n	8006dca <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
       ||
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d13f      	bne.n	8006e4a <RCCEx_PLLSAI1_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8006dca:	2301      	movs	r3, #1
 8006dcc:	73fb      	strb	r3, [r7, #15]
 8006dce:	e03c      	b.n	8006e4a <RCCEx_PLLSAI1_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	2b02      	cmp	r3, #2
 8006dd6:	d00c      	beq.n	8006df2 <RCCEx_PLLSAI1_Config+0x5a>
 8006dd8:	2b03      	cmp	r3, #3
 8006dda:	d013      	beq.n	8006e04 <RCCEx_PLLSAI1_Config+0x6c>
 8006ddc:	2b01      	cmp	r3, #1
 8006dde:	d120      	bne.n	8006e22 <RCCEx_PLLSAI1_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006de0:	4b61      	ldr	r3, [pc, #388]	; (8006f68 <RCCEx_PLLSAI1_Config+0x1d0>)
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f003 0302 	and.w	r3, r3, #2
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d11d      	bne.n	8006e28 <RCCEx_PLLSAI1_Config+0x90>
      {
        status = HAL_ERROR;
 8006dec:	2301      	movs	r3, #1
 8006dee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006df0:	e01a      	b.n	8006e28 <RCCEx_PLLSAI1_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006df2:	4b5d      	ldr	r3, [pc, #372]	; (8006f68 <RCCEx_PLLSAI1_Config+0x1d0>)
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d116      	bne.n	8006e2c <RCCEx_PLLSAI1_Config+0x94>
      {
        status = HAL_ERROR;
 8006dfe:	2301      	movs	r3, #1
 8006e00:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006e02:	e013      	b.n	8006e2c <RCCEx_PLLSAI1_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006e04:	4b58      	ldr	r3, [pc, #352]	; (8006f68 <RCCEx_PLLSAI1_Config+0x1d0>)
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d10f      	bne.n	8006e30 <RCCEx_PLLSAI1_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006e10:	4b55      	ldr	r3, [pc, #340]	; (8006f68 <RCCEx_PLLSAI1_Config+0x1d0>)
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d109      	bne.n	8006e30 <RCCEx_PLLSAI1_Config+0x98>
        {
          status = HAL_ERROR;
 8006e1c:	2301      	movs	r3, #1
 8006e1e:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006e20:	e006      	b.n	8006e30 <RCCEx_PLLSAI1_Config+0x98>
    default:
      status = HAL_ERROR;
 8006e22:	2301      	movs	r3, #1
 8006e24:	73fb      	strb	r3, [r7, #15]
      break;
 8006e26:	e004      	b.n	8006e32 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8006e28:	bf00      	nop
 8006e2a:	e002      	b.n	8006e32 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8006e2c:	bf00      	nop
 8006e2e:	e000      	b.n	8006e32 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8006e30:	bf00      	nop
    }

    if(status == HAL_OK)
 8006e32:	7bfb      	ldrb	r3, [r7, #15]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d108      	bne.n	8006e4a <RCCEx_PLLSAI1_Config+0xb2>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8006e38:	4b4b      	ldr	r3, [pc, #300]	; (8006f68 <RCCEx_PLLSAI1_Config+0x1d0>)
 8006e3a:	68db      	ldr	r3, [r3, #12]
 8006e3c:	f023 0203 	bic.w	r2, r3, #3
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	4948      	ldr	r1, [pc, #288]	; (8006f68 <RCCEx_PLLSAI1_Config+0x1d0>)
 8006e46:	4313      	orrs	r3, r2
 8006e48:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006e4a:	7bfb      	ldrb	r3, [r7, #15]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	f040 8086 	bne.w	8006f5e <RCCEx_PLLSAI1_Config+0x1c6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006e52:	4b45      	ldr	r3, [pc, #276]	; (8006f68 <RCCEx_PLLSAI1_Config+0x1d0>)
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	4a44      	ldr	r2, [pc, #272]	; (8006f68 <RCCEx_PLLSAI1_Config+0x1d0>)
 8006e58:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006e5c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006e5e:	f7fb fbaf 	bl	80025c0 <HAL_GetTick>
 8006e62:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006e64:	e009      	b.n	8006e7a <RCCEx_PLLSAI1_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006e66:	f7fb fbab 	bl	80025c0 <HAL_GetTick>
 8006e6a:	4602      	mov	r2, r0
 8006e6c:	68bb      	ldr	r3, [r7, #8]
 8006e6e:	1ad3      	subs	r3, r2, r3
 8006e70:	2b02      	cmp	r3, #2
 8006e72:	d902      	bls.n	8006e7a <RCCEx_PLLSAI1_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 8006e74:	2303      	movs	r3, #3
 8006e76:	73fb      	strb	r3, [r7, #15]
        break;
 8006e78:	e005      	b.n	8006e86 <RCCEx_PLLSAI1_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006e7a:	4b3b      	ldr	r3, [pc, #236]	; (8006f68 <RCCEx_PLLSAI1_Config+0x1d0>)
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d1ef      	bne.n	8006e66 <RCCEx_PLLSAI1_Config+0xce>
      }
    }

    if(status == HAL_OK)
 8006e86:	7bfb      	ldrb	r3, [r7, #15]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d168      	bne.n	8006f5e <RCCEx_PLLSAI1_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006e8c:	683b      	ldr	r3, [r7, #0]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d113      	bne.n	8006eba <RCCEx_PLLSAI1_Config+0x122>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006e92:	4b35      	ldr	r3, [pc, #212]	; (8006f68 <RCCEx_PLLSAI1_Config+0x1d0>)
 8006e94:	691a      	ldr	r2, [r3, #16]
 8006e96:	4b35      	ldr	r3, [pc, #212]	; (8006f6c <RCCEx_PLLSAI1_Config+0x1d4>)
 8006e98:	4013      	ands	r3, r2
 8006e9a:	687a      	ldr	r2, [r7, #4]
 8006e9c:	6892      	ldr	r2, [r2, #8]
 8006e9e:	0211      	lsls	r1, r2, #8
 8006ea0:	687a      	ldr	r2, [r7, #4]
 8006ea2:	68d2      	ldr	r2, [r2, #12]
 8006ea4:	06d2      	lsls	r2, r2, #27
 8006ea6:	4311      	orrs	r1, r2
 8006ea8:	687a      	ldr	r2, [r7, #4]
 8006eaa:	6852      	ldr	r2, [r2, #4]
 8006eac:	3a01      	subs	r2, #1
 8006eae:	0112      	lsls	r2, r2, #4
 8006eb0:	430a      	orrs	r2, r1
 8006eb2:	492d      	ldr	r1, [pc, #180]	; (8006f68 <RCCEx_PLLSAI1_Config+0x1d0>)
 8006eb4:	4313      	orrs	r3, r2
 8006eb6:	610b      	str	r3, [r1, #16]
 8006eb8:	e02d      	b.n	8006f16 <RCCEx_PLLSAI1_Config+0x17e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006eba:	683b      	ldr	r3, [r7, #0]
 8006ebc:	2b01      	cmp	r3, #1
 8006ebe:	d115      	bne.n	8006eec <RCCEx_PLLSAI1_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006ec0:	4b29      	ldr	r3, [pc, #164]	; (8006f68 <RCCEx_PLLSAI1_Config+0x1d0>)
 8006ec2:	691a      	ldr	r2, [r3, #16]
 8006ec4:	4b2a      	ldr	r3, [pc, #168]	; (8006f70 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006ec6:	4013      	ands	r3, r2
 8006ec8:	687a      	ldr	r2, [r7, #4]
 8006eca:	6892      	ldr	r2, [r2, #8]
 8006ecc:	0211      	lsls	r1, r2, #8
 8006ece:	687a      	ldr	r2, [r7, #4]
 8006ed0:	6912      	ldr	r2, [r2, #16]
 8006ed2:	0852      	lsrs	r2, r2, #1
 8006ed4:	3a01      	subs	r2, #1
 8006ed6:	0552      	lsls	r2, r2, #21
 8006ed8:	4311      	orrs	r1, r2
 8006eda:	687a      	ldr	r2, [r7, #4]
 8006edc:	6852      	ldr	r2, [r2, #4]
 8006ede:	3a01      	subs	r2, #1
 8006ee0:	0112      	lsls	r2, r2, #4
 8006ee2:	430a      	orrs	r2, r1
 8006ee4:	4920      	ldr	r1, [pc, #128]	; (8006f68 <RCCEx_PLLSAI1_Config+0x1d0>)
 8006ee6:	4313      	orrs	r3, r2
 8006ee8:	610b      	str	r3, [r1, #16]
 8006eea:	e014      	b.n	8006f16 <RCCEx_PLLSAI1_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006eec:	4b1e      	ldr	r3, [pc, #120]	; (8006f68 <RCCEx_PLLSAI1_Config+0x1d0>)
 8006eee:	691a      	ldr	r2, [r3, #16]
 8006ef0:	4b20      	ldr	r3, [pc, #128]	; (8006f74 <RCCEx_PLLSAI1_Config+0x1dc>)
 8006ef2:	4013      	ands	r3, r2
 8006ef4:	687a      	ldr	r2, [r7, #4]
 8006ef6:	6892      	ldr	r2, [r2, #8]
 8006ef8:	0211      	lsls	r1, r2, #8
 8006efa:	687a      	ldr	r2, [r7, #4]
 8006efc:	6952      	ldr	r2, [r2, #20]
 8006efe:	0852      	lsrs	r2, r2, #1
 8006f00:	3a01      	subs	r2, #1
 8006f02:	0652      	lsls	r2, r2, #25
 8006f04:	4311      	orrs	r1, r2
 8006f06:	687a      	ldr	r2, [r7, #4]
 8006f08:	6852      	ldr	r2, [r2, #4]
 8006f0a:	3a01      	subs	r2, #1
 8006f0c:	0112      	lsls	r2, r2, #4
 8006f0e:	430a      	orrs	r2, r1
 8006f10:	4915      	ldr	r1, [pc, #84]	; (8006f68 <RCCEx_PLLSAI1_Config+0x1d0>)
 8006f12:	4313      	orrs	r3, r2
 8006f14:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006f16:	4b14      	ldr	r3, [pc, #80]	; (8006f68 <RCCEx_PLLSAI1_Config+0x1d0>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	4a13      	ldr	r2, [pc, #76]	; (8006f68 <RCCEx_PLLSAI1_Config+0x1d0>)
 8006f1c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006f20:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f22:	f7fb fb4d 	bl	80025c0 <HAL_GetTick>
 8006f26:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006f28:	e009      	b.n	8006f3e <RCCEx_PLLSAI1_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006f2a:	f7fb fb49 	bl	80025c0 <HAL_GetTick>
 8006f2e:	4602      	mov	r2, r0
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	1ad3      	subs	r3, r2, r3
 8006f34:	2b02      	cmp	r3, #2
 8006f36:	d902      	bls.n	8006f3e <RCCEx_PLLSAI1_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 8006f38:	2303      	movs	r3, #3
 8006f3a:	73fb      	strb	r3, [r7, #15]
          break;
 8006f3c:	e005      	b.n	8006f4a <RCCEx_PLLSAI1_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006f3e:	4b0a      	ldr	r3, [pc, #40]	; (8006f68 <RCCEx_PLLSAI1_Config+0x1d0>)
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d0ef      	beq.n	8006f2a <RCCEx_PLLSAI1_Config+0x192>
        }
      }

      if(status == HAL_OK)
 8006f4a:	7bfb      	ldrb	r3, [r7, #15]
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d106      	bne.n	8006f5e <RCCEx_PLLSAI1_Config+0x1c6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006f50:	4b05      	ldr	r3, [pc, #20]	; (8006f68 <RCCEx_PLLSAI1_Config+0x1d0>)
 8006f52:	691a      	ldr	r2, [r3, #16]
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	699b      	ldr	r3, [r3, #24]
 8006f58:	4903      	ldr	r1, [pc, #12]	; (8006f68 <RCCEx_PLLSAI1_Config+0x1d0>)
 8006f5a:	4313      	orrs	r3, r2
 8006f5c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006f5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f60:	4618      	mov	r0, r3
 8006f62:	3710      	adds	r7, #16
 8006f64:	46bd      	mov	sp, r7
 8006f66:	bd80      	pop	{r7, pc}
 8006f68:	40021000 	.word	0x40021000
 8006f6c:	07ff800f 	.word	0x07ff800f
 8006f70:	ff9f800f 	.word	0xff9f800f
 8006f74:	f9ff800f 	.word	0xf9ff800f

08006f78 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	b084      	sub	sp, #16
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
 8006f80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006f82:	2300      	movs	r3, #0
 8006f84:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006f86:	4b70      	ldr	r3, [pc, #448]	; (8007148 <RCCEx_PLLSAI2_Config+0x1d0>)
 8006f88:	68db      	ldr	r3, [r3, #12]
 8006f8a:	f003 0303 	and.w	r3, r3, #3
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d00e      	beq.n	8006fb0 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8006f92:	4b6d      	ldr	r3, [pc, #436]	; (8007148 <RCCEx_PLLSAI2_Config+0x1d0>)
 8006f94:	68db      	ldr	r3, [r3, #12]
 8006f96:	f003 0203 	and.w	r2, r3, #3
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	429a      	cmp	r2, r3
 8006fa0:	d103      	bne.n	8006faa <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
       ||
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d13f      	bne.n	800702a <RCCEx_PLLSAI2_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8006faa:	2301      	movs	r3, #1
 8006fac:	73fb      	strb	r3, [r7, #15]
 8006fae:	e03c      	b.n	800702a <RCCEx_PLLSAI2_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	2b02      	cmp	r3, #2
 8006fb6:	d00c      	beq.n	8006fd2 <RCCEx_PLLSAI2_Config+0x5a>
 8006fb8:	2b03      	cmp	r3, #3
 8006fba:	d013      	beq.n	8006fe4 <RCCEx_PLLSAI2_Config+0x6c>
 8006fbc:	2b01      	cmp	r3, #1
 8006fbe:	d120      	bne.n	8007002 <RCCEx_PLLSAI2_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006fc0:	4b61      	ldr	r3, [pc, #388]	; (8007148 <RCCEx_PLLSAI2_Config+0x1d0>)
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f003 0302 	and.w	r3, r3, #2
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d11d      	bne.n	8007008 <RCCEx_PLLSAI2_Config+0x90>
      {
        status = HAL_ERROR;
 8006fcc:	2301      	movs	r3, #1
 8006fce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006fd0:	e01a      	b.n	8007008 <RCCEx_PLLSAI2_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006fd2:	4b5d      	ldr	r3, [pc, #372]	; (8007148 <RCCEx_PLLSAI2_Config+0x1d0>)
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d116      	bne.n	800700c <RCCEx_PLLSAI2_Config+0x94>
      {
        status = HAL_ERROR;
 8006fde:	2301      	movs	r3, #1
 8006fe0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006fe2:	e013      	b.n	800700c <RCCEx_PLLSAI2_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006fe4:	4b58      	ldr	r3, [pc, #352]	; (8007148 <RCCEx_PLLSAI2_Config+0x1d0>)
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d10f      	bne.n	8007010 <RCCEx_PLLSAI2_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006ff0:	4b55      	ldr	r3, [pc, #340]	; (8007148 <RCCEx_PLLSAI2_Config+0x1d0>)
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d109      	bne.n	8007010 <RCCEx_PLLSAI2_Config+0x98>
        {
          status = HAL_ERROR;
 8006ffc:	2301      	movs	r3, #1
 8006ffe:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007000:	e006      	b.n	8007010 <RCCEx_PLLSAI2_Config+0x98>
    default:
      status = HAL_ERROR;
 8007002:	2301      	movs	r3, #1
 8007004:	73fb      	strb	r3, [r7, #15]
      break;
 8007006:	e004      	b.n	8007012 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8007008:	bf00      	nop
 800700a:	e002      	b.n	8007012 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 800700c:	bf00      	nop
 800700e:	e000      	b.n	8007012 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8007010:	bf00      	nop
    }

    if(status == HAL_OK)
 8007012:	7bfb      	ldrb	r3, [r7, #15]
 8007014:	2b00      	cmp	r3, #0
 8007016:	d108      	bne.n	800702a <RCCEx_PLLSAI2_Config+0xb2>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8007018:	4b4b      	ldr	r3, [pc, #300]	; (8007148 <RCCEx_PLLSAI2_Config+0x1d0>)
 800701a:	68db      	ldr	r3, [r3, #12]
 800701c:	f023 0203 	bic.w	r2, r3, #3
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	4948      	ldr	r1, [pc, #288]	; (8007148 <RCCEx_PLLSAI2_Config+0x1d0>)
 8007026:	4313      	orrs	r3, r2
 8007028:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800702a:	7bfb      	ldrb	r3, [r7, #15]
 800702c:	2b00      	cmp	r3, #0
 800702e:	f040 8086 	bne.w	800713e <RCCEx_PLLSAI2_Config+0x1c6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8007032:	4b45      	ldr	r3, [pc, #276]	; (8007148 <RCCEx_PLLSAI2_Config+0x1d0>)
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	4a44      	ldr	r2, [pc, #272]	; (8007148 <RCCEx_PLLSAI2_Config+0x1d0>)
 8007038:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800703c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800703e:	f7fb fabf 	bl	80025c0 <HAL_GetTick>
 8007042:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007044:	e009      	b.n	800705a <RCCEx_PLLSAI2_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007046:	f7fb fabb 	bl	80025c0 <HAL_GetTick>
 800704a:	4602      	mov	r2, r0
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	1ad3      	subs	r3, r2, r3
 8007050:	2b02      	cmp	r3, #2
 8007052:	d902      	bls.n	800705a <RCCEx_PLLSAI2_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 8007054:	2303      	movs	r3, #3
 8007056:	73fb      	strb	r3, [r7, #15]
        break;
 8007058:	e005      	b.n	8007066 <RCCEx_PLLSAI2_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800705a:	4b3b      	ldr	r3, [pc, #236]	; (8007148 <RCCEx_PLLSAI2_Config+0x1d0>)
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007062:	2b00      	cmp	r3, #0
 8007064:	d1ef      	bne.n	8007046 <RCCEx_PLLSAI2_Config+0xce>
      }
    }

    if(status == HAL_OK)
 8007066:	7bfb      	ldrb	r3, [r7, #15]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d168      	bne.n	800713e <RCCEx_PLLSAI2_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	2b00      	cmp	r3, #0
 8007070:	d113      	bne.n	800709a <RCCEx_PLLSAI2_Config+0x122>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007072:	4b35      	ldr	r3, [pc, #212]	; (8007148 <RCCEx_PLLSAI2_Config+0x1d0>)
 8007074:	695a      	ldr	r2, [r3, #20]
 8007076:	4b35      	ldr	r3, [pc, #212]	; (800714c <RCCEx_PLLSAI2_Config+0x1d4>)
 8007078:	4013      	ands	r3, r2
 800707a:	687a      	ldr	r2, [r7, #4]
 800707c:	6892      	ldr	r2, [r2, #8]
 800707e:	0211      	lsls	r1, r2, #8
 8007080:	687a      	ldr	r2, [r7, #4]
 8007082:	68d2      	ldr	r2, [r2, #12]
 8007084:	06d2      	lsls	r2, r2, #27
 8007086:	4311      	orrs	r1, r2
 8007088:	687a      	ldr	r2, [r7, #4]
 800708a:	6852      	ldr	r2, [r2, #4]
 800708c:	3a01      	subs	r2, #1
 800708e:	0112      	lsls	r2, r2, #4
 8007090:	430a      	orrs	r2, r1
 8007092:	492d      	ldr	r1, [pc, #180]	; (8007148 <RCCEx_PLLSAI2_Config+0x1d0>)
 8007094:	4313      	orrs	r3, r2
 8007096:	614b      	str	r3, [r1, #20]
 8007098:	e02d      	b.n	80070f6 <RCCEx_PLLSAI2_Config+0x17e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	2b01      	cmp	r3, #1
 800709e:	d115      	bne.n	80070cc <RCCEx_PLLSAI2_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80070a0:	4b29      	ldr	r3, [pc, #164]	; (8007148 <RCCEx_PLLSAI2_Config+0x1d0>)
 80070a2:	695a      	ldr	r2, [r3, #20]
 80070a4:	4b2a      	ldr	r3, [pc, #168]	; (8007150 <RCCEx_PLLSAI2_Config+0x1d8>)
 80070a6:	4013      	ands	r3, r2
 80070a8:	687a      	ldr	r2, [r7, #4]
 80070aa:	6892      	ldr	r2, [r2, #8]
 80070ac:	0211      	lsls	r1, r2, #8
 80070ae:	687a      	ldr	r2, [r7, #4]
 80070b0:	6912      	ldr	r2, [r2, #16]
 80070b2:	0852      	lsrs	r2, r2, #1
 80070b4:	3a01      	subs	r2, #1
 80070b6:	0552      	lsls	r2, r2, #21
 80070b8:	4311      	orrs	r1, r2
 80070ba:	687a      	ldr	r2, [r7, #4]
 80070bc:	6852      	ldr	r2, [r2, #4]
 80070be:	3a01      	subs	r2, #1
 80070c0:	0112      	lsls	r2, r2, #4
 80070c2:	430a      	orrs	r2, r1
 80070c4:	4920      	ldr	r1, [pc, #128]	; (8007148 <RCCEx_PLLSAI2_Config+0x1d0>)
 80070c6:	4313      	orrs	r3, r2
 80070c8:	614b      	str	r3, [r1, #20]
 80070ca:	e014      	b.n	80070f6 <RCCEx_PLLSAI2_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80070cc:	4b1e      	ldr	r3, [pc, #120]	; (8007148 <RCCEx_PLLSAI2_Config+0x1d0>)
 80070ce:	695a      	ldr	r2, [r3, #20]
 80070d0:	4b20      	ldr	r3, [pc, #128]	; (8007154 <RCCEx_PLLSAI2_Config+0x1dc>)
 80070d2:	4013      	ands	r3, r2
 80070d4:	687a      	ldr	r2, [r7, #4]
 80070d6:	6892      	ldr	r2, [r2, #8]
 80070d8:	0211      	lsls	r1, r2, #8
 80070da:	687a      	ldr	r2, [r7, #4]
 80070dc:	6952      	ldr	r2, [r2, #20]
 80070de:	0852      	lsrs	r2, r2, #1
 80070e0:	3a01      	subs	r2, #1
 80070e2:	0652      	lsls	r2, r2, #25
 80070e4:	4311      	orrs	r1, r2
 80070e6:	687a      	ldr	r2, [r7, #4]
 80070e8:	6852      	ldr	r2, [r2, #4]
 80070ea:	3a01      	subs	r2, #1
 80070ec:	0112      	lsls	r2, r2, #4
 80070ee:	430a      	orrs	r2, r1
 80070f0:	4915      	ldr	r1, [pc, #84]	; (8007148 <RCCEx_PLLSAI2_Config+0x1d0>)
 80070f2:	4313      	orrs	r3, r2
 80070f4:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80070f6:	4b14      	ldr	r3, [pc, #80]	; (8007148 <RCCEx_PLLSAI2_Config+0x1d0>)
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	4a13      	ldr	r2, [pc, #76]	; (8007148 <RCCEx_PLLSAI2_Config+0x1d0>)
 80070fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007100:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007102:	f7fb fa5d 	bl	80025c0 <HAL_GetTick>
 8007106:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007108:	e009      	b.n	800711e <RCCEx_PLLSAI2_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800710a:	f7fb fa59 	bl	80025c0 <HAL_GetTick>
 800710e:	4602      	mov	r2, r0
 8007110:	68bb      	ldr	r3, [r7, #8]
 8007112:	1ad3      	subs	r3, r2, r3
 8007114:	2b02      	cmp	r3, #2
 8007116:	d902      	bls.n	800711e <RCCEx_PLLSAI2_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 8007118:	2303      	movs	r3, #3
 800711a:	73fb      	strb	r3, [r7, #15]
          break;
 800711c:	e005      	b.n	800712a <RCCEx_PLLSAI2_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800711e:	4b0a      	ldr	r3, [pc, #40]	; (8007148 <RCCEx_PLLSAI2_Config+0x1d0>)
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007126:	2b00      	cmp	r3, #0
 8007128:	d0ef      	beq.n	800710a <RCCEx_PLLSAI2_Config+0x192>
        }
      }

      if(status == HAL_OK)
 800712a:	7bfb      	ldrb	r3, [r7, #15]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d106      	bne.n	800713e <RCCEx_PLLSAI2_Config+0x1c6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8007130:	4b05      	ldr	r3, [pc, #20]	; (8007148 <RCCEx_PLLSAI2_Config+0x1d0>)
 8007132:	695a      	ldr	r2, [r3, #20]
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	699b      	ldr	r3, [r3, #24]
 8007138:	4903      	ldr	r1, [pc, #12]	; (8007148 <RCCEx_PLLSAI2_Config+0x1d0>)
 800713a:	4313      	orrs	r3, r2
 800713c:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800713e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007140:	4618      	mov	r0, r3
 8007142:	3710      	adds	r7, #16
 8007144:	46bd      	mov	sp, r7
 8007146:	bd80      	pop	{r7, pc}
 8007148:	40021000 	.word	0x40021000
 800714c:	07ff800f 	.word	0x07ff800f
 8007150:	ff9f800f 	.word	0xff9f800f
 8007154:	f9ff800f 	.word	0xf9ff800f

08007158 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007158:	b580      	push	{r7, lr}
 800715a:	b082      	sub	sp, #8
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d101      	bne.n	800716a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007166:	2301      	movs	r3, #1
 8007168:	e042      	b.n	80071f0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007170:	2b00      	cmp	r3, #0
 8007172:	d106      	bne.n	8007182 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	2200      	movs	r2, #0
 8007178:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800717c:	6878      	ldr	r0, [r7, #4]
 800717e:	f7fb f869 	bl	8002254 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2224      	movs	r2, #36	; 0x24
 8007186:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	681a      	ldr	r2, [r3, #0]
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f022 0201 	bic.w	r2, r2, #1
 8007198:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800719a:	6878      	ldr	r0, [r7, #4]
 800719c:	f000 f8c4 	bl	8007328 <UART_SetConfig>
 80071a0:	4603      	mov	r3, r0
 80071a2:	2b01      	cmp	r3, #1
 80071a4:	d101      	bne.n	80071aa <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80071a6:	2301      	movs	r3, #1
 80071a8:	e022      	b.n	80071f0 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d002      	beq.n	80071b8 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80071b2:	6878      	ldr	r0, [r7, #4]
 80071b4:	f000 fb8a 	bl	80078cc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	685a      	ldr	r2, [r3, #4]
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80071c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	689a      	ldr	r2, [r3, #8]
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80071d6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	681a      	ldr	r2, [r3, #0]
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	f042 0201 	orr.w	r2, r2, #1
 80071e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80071e8:	6878      	ldr	r0, [r7, #4]
 80071ea:	f000 fc11 	bl	8007a10 <UART_CheckIdleState>
 80071ee:	4603      	mov	r3, r0
}
 80071f0:	4618      	mov	r0, r3
 80071f2:	3708      	adds	r7, #8
 80071f4:	46bd      	mov	sp, r7
 80071f6:	bd80      	pop	{r7, pc}

080071f8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b08a      	sub	sp, #40	; 0x28
 80071fc:	af02      	add	r7, sp, #8
 80071fe:	60f8      	str	r0, [r7, #12]
 8007200:	60b9      	str	r1, [r7, #8]
 8007202:	603b      	str	r3, [r7, #0]
 8007204:	4613      	mov	r3, r2
 8007206:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800720e:	2b20      	cmp	r3, #32
 8007210:	f040 8084 	bne.w	800731c <HAL_UART_Transmit+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8007214:	68bb      	ldr	r3, [r7, #8]
 8007216:	2b00      	cmp	r3, #0
 8007218:	d002      	beq.n	8007220 <HAL_UART_Transmit+0x28>
 800721a:	88fb      	ldrh	r3, [r7, #6]
 800721c:	2b00      	cmp	r3, #0
 800721e:	d101      	bne.n	8007224 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8007220:	2301      	movs	r3, #1
 8007222:	e07c      	b.n	800731e <HAL_UART_Transmit+0x126>
    }

    __HAL_LOCK(huart);
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800722a:	2b01      	cmp	r3, #1
 800722c:	d101      	bne.n	8007232 <HAL_UART_Transmit+0x3a>
 800722e:	2302      	movs	r3, #2
 8007230:	e075      	b.n	800731e <HAL_UART_Transmit+0x126>
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	2201      	movs	r2, #1
 8007236:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	2200      	movs	r2, #0
 800723e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	2221      	movs	r2, #33	; 0x21
 8007246:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800724a:	f7fb f9b9 	bl	80025c0 <HAL_GetTick>
 800724e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	88fa      	ldrh	r2, [r7, #6]
 8007254:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	88fa      	ldrh	r2, [r7, #6]
 800725c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	689b      	ldr	r3, [r3, #8]
 8007264:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007268:	d108      	bne.n	800727c <HAL_UART_Transmit+0x84>
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	691b      	ldr	r3, [r3, #16]
 800726e:	2b00      	cmp	r3, #0
 8007270:	d104      	bne.n	800727c <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8007272:	2300      	movs	r3, #0
 8007274:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007276:	68bb      	ldr	r3, [r7, #8]
 8007278:	61bb      	str	r3, [r7, #24]
 800727a:	e003      	b.n	8007284 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800727c:	68bb      	ldr	r3, [r7, #8]
 800727e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007280:	2300      	movs	r3, #0
 8007282:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	2200      	movs	r2, #0
 8007288:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    while (huart->TxXferCount > 0U)
 800728c:	e02d      	b.n	80072ea <HAL_UART_Transmit+0xf2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	9300      	str	r3, [sp, #0]
 8007292:	697b      	ldr	r3, [r7, #20]
 8007294:	2200      	movs	r2, #0
 8007296:	2180      	movs	r1, #128	; 0x80
 8007298:	68f8      	ldr	r0, [r7, #12]
 800729a:	f000 fc01 	bl	8007aa0 <UART_WaitOnFlagUntilTimeout>
 800729e:	4603      	mov	r3, r0
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d001      	beq.n	80072a8 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 80072a4:	2303      	movs	r3, #3
 80072a6:	e03a      	b.n	800731e <HAL_UART_Transmit+0x126>
      }
      if (pdata8bits == NULL)
 80072a8:	69fb      	ldr	r3, [r7, #28]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d10b      	bne.n	80072c6 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80072ae:	69bb      	ldr	r3, [r7, #24]
 80072b0:	881a      	ldrh	r2, [r3, #0]
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80072ba:	b292      	uxth	r2, r2
 80072bc:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80072be:	69bb      	ldr	r3, [r7, #24]
 80072c0:	3302      	adds	r3, #2
 80072c2:	61bb      	str	r3, [r7, #24]
 80072c4:	e008      	b.n	80072d8 <HAL_UART_Transmit+0xe0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80072c6:	69fb      	ldr	r3, [r7, #28]
 80072c8:	781a      	ldrb	r2, [r3, #0]
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	b292      	uxth	r2, r2
 80072d0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80072d2:	69fb      	ldr	r3, [r7, #28]
 80072d4:	3301      	adds	r3, #1
 80072d6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80072de:	b29b      	uxth	r3, r3
 80072e0:	3b01      	subs	r3, #1
 80072e2:	b29a      	uxth	r2, r3
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80072f0:	b29b      	uxth	r3, r3
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d1cb      	bne.n	800728e <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	9300      	str	r3, [sp, #0]
 80072fa:	697b      	ldr	r3, [r7, #20]
 80072fc:	2200      	movs	r2, #0
 80072fe:	2140      	movs	r1, #64	; 0x40
 8007300:	68f8      	ldr	r0, [r7, #12]
 8007302:	f000 fbcd 	bl	8007aa0 <UART_WaitOnFlagUntilTimeout>
 8007306:	4603      	mov	r3, r0
 8007308:	2b00      	cmp	r3, #0
 800730a:	d001      	beq.n	8007310 <HAL_UART_Transmit+0x118>
    {
      return HAL_TIMEOUT;
 800730c:	2303      	movs	r3, #3
 800730e:	e006      	b.n	800731e <HAL_UART_Transmit+0x126>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	2220      	movs	r2, #32
 8007314:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8007318:	2300      	movs	r3, #0
 800731a:	e000      	b.n	800731e <HAL_UART_Transmit+0x126>
  }
  else
  {
    return HAL_BUSY;
 800731c:	2302      	movs	r3, #2
  }
}
 800731e:	4618      	mov	r0, r3
 8007320:	3720      	adds	r7, #32
 8007322:	46bd      	mov	sp, r7
 8007324:	bd80      	pop	{r7, pc}
	...

08007328 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007328:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 800732c:	b088      	sub	sp, #32
 800732e:	af00      	add	r7, sp, #0
 8007330:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007332:	2300      	movs	r3, #0
 8007334:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	689a      	ldr	r2, [r3, #8]
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	691b      	ldr	r3, [r3, #16]
 800733e:	431a      	orrs	r2, r3
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	695b      	ldr	r3, [r3, #20]
 8007344:	431a      	orrs	r2, r3
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	69db      	ldr	r3, [r3, #28]
 800734a:	4313      	orrs	r3, r2
 800734c:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007352:	69fa      	ldr	r2, [r7, #28]
 8007354:	4313      	orrs	r3, r2
 8007356:	61fb      	str	r3, [r7, #28]
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	681a      	ldr	r2, [r3, #0]
 800735e:	4bb1      	ldr	r3, [pc, #708]	; (8007624 <UART_SetConfig+0x2fc>)
 8007360:	4013      	ands	r3, r2
 8007362:	687a      	ldr	r2, [r7, #4]
 8007364:	6812      	ldr	r2, [r2, #0]
 8007366:	69f9      	ldr	r1, [r7, #28]
 8007368:	430b      	orrs	r3, r1
 800736a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	685b      	ldr	r3, [r3, #4]
 8007372:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	68da      	ldr	r2, [r3, #12]
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	430a      	orrs	r2, r1
 8007380:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	699b      	ldr	r3, [r3, #24]
 8007386:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	4aa6      	ldr	r2, [pc, #664]	; (8007628 <UART_SetConfig+0x300>)
 800738e:	4293      	cmp	r3, r2
 8007390:	d004      	beq.n	800739c <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6a1b      	ldr	r3, [r3, #32]
 8007396:	69fa      	ldr	r2, [r7, #28]
 8007398:	4313      	orrs	r3, r2
 800739a:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	689b      	ldr	r3, [r3, #8]
 80073a2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80073a6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80073aa:	687a      	ldr	r2, [r7, #4]
 80073ac:	6812      	ldr	r2, [r2, #0]
 80073ae:	69f9      	ldr	r1, [r7, #28]
 80073b0:	430b      	orrs	r3, r1
 80073b2:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073ba:	f023 010f 	bic.w	r1, r3, #15
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	430a      	orrs	r2, r1
 80073c8:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	4a97      	ldr	r2, [pc, #604]	; (800762c <UART_SetConfig+0x304>)
 80073d0:	4293      	cmp	r3, r2
 80073d2:	d121      	bne.n	8007418 <UART_SetConfig+0xf0>
 80073d4:	4b96      	ldr	r3, [pc, #600]	; (8007630 <UART_SetConfig+0x308>)
 80073d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80073da:	f003 0303 	and.w	r3, r3, #3
 80073de:	2b03      	cmp	r3, #3
 80073e0:	d816      	bhi.n	8007410 <UART_SetConfig+0xe8>
 80073e2:	a201      	add	r2, pc, #4	; (adr r2, 80073e8 <UART_SetConfig+0xc0>)
 80073e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073e8:	080073f9 	.word	0x080073f9
 80073ec:	08007405 	.word	0x08007405
 80073f0:	080073ff 	.word	0x080073ff
 80073f4:	0800740b 	.word	0x0800740b
 80073f8:	2301      	movs	r3, #1
 80073fa:	76fb      	strb	r3, [r7, #27]
 80073fc:	e0e8      	b.n	80075d0 <UART_SetConfig+0x2a8>
 80073fe:	2302      	movs	r3, #2
 8007400:	76fb      	strb	r3, [r7, #27]
 8007402:	e0e5      	b.n	80075d0 <UART_SetConfig+0x2a8>
 8007404:	2304      	movs	r3, #4
 8007406:	76fb      	strb	r3, [r7, #27]
 8007408:	e0e2      	b.n	80075d0 <UART_SetConfig+0x2a8>
 800740a:	2308      	movs	r3, #8
 800740c:	76fb      	strb	r3, [r7, #27]
 800740e:	e0df      	b.n	80075d0 <UART_SetConfig+0x2a8>
 8007410:	2310      	movs	r3, #16
 8007412:	76fb      	strb	r3, [r7, #27]
 8007414:	bf00      	nop
 8007416:	e0db      	b.n	80075d0 <UART_SetConfig+0x2a8>
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	4a85      	ldr	r2, [pc, #532]	; (8007634 <UART_SetConfig+0x30c>)
 800741e:	4293      	cmp	r3, r2
 8007420:	d134      	bne.n	800748c <UART_SetConfig+0x164>
 8007422:	4b83      	ldr	r3, [pc, #524]	; (8007630 <UART_SetConfig+0x308>)
 8007424:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007428:	f003 030c 	and.w	r3, r3, #12
 800742c:	2b0c      	cmp	r3, #12
 800742e:	d829      	bhi.n	8007484 <UART_SetConfig+0x15c>
 8007430:	a201      	add	r2, pc, #4	; (adr r2, 8007438 <UART_SetConfig+0x110>)
 8007432:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007436:	bf00      	nop
 8007438:	0800746d 	.word	0x0800746d
 800743c:	08007485 	.word	0x08007485
 8007440:	08007485 	.word	0x08007485
 8007444:	08007485 	.word	0x08007485
 8007448:	08007479 	.word	0x08007479
 800744c:	08007485 	.word	0x08007485
 8007450:	08007485 	.word	0x08007485
 8007454:	08007485 	.word	0x08007485
 8007458:	08007473 	.word	0x08007473
 800745c:	08007485 	.word	0x08007485
 8007460:	08007485 	.word	0x08007485
 8007464:	08007485 	.word	0x08007485
 8007468:	0800747f 	.word	0x0800747f
 800746c:	2300      	movs	r3, #0
 800746e:	76fb      	strb	r3, [r7, #27]
 8007470:	e0ae      	b.n	80075d0 <UART_SetConfig+0x2a8>
 8007472:	2302      	movs	r3, #2
 8007474:	76fb      	strb	r3, [r7, #27]
 8007476:	e0ab      	b.n	80075d0 <UART_SetConfig+0x2a8>
 8007478:	2304      	movs	r3, #4
 800747a:	76fb      	strb	r3, [r7, #27]
 800747c:	e0a8      	b.n	80075d0 <UART_SetConfig+0x2a8>
 800747e:	2308      	movs	r3, #8
 8007480:	76fb      	strb	r3, [r7, #27]
 8007482:	e0a5      	b.n	80075d0 <UART_SetConfig+0x2a8>
 8007484:	2310      	movs	r3, #16
 8007486:	76fb      	strb	r3, [r7, #27]
 8007488:	bf00      	nop
 800748a:	e0a1      	b.n	80075d0 <UART_SetConfig+0x2a8>
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	4a69      	ldr	r2, [pc, #420]	; (8007638 <UART_SetConfig+0x310>)
 8007492:	4293      	cmp	r3, r2
 8007494:	d120      	bne.n	80074d8 <UART_SetConfig+0x1b0>
 8007496:	4b66      	ldr	r3, [pc, #408]	; (8007630 <UART_SetConfig+0x308>)
 8007498:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800749c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80074a0:	2b10      	cmp	r3, #16
 80074a2:	d00f      	beq.n	80074c4 <UART_SetConfig+0x19c>
 80074a4:	2b10      	cmp	r3, #16
 80074a6:	d802      	bhi.n	80074ae <UART_SetConfig+0x186>
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d005      	beq.n	80074b8 <UART_SetConfig+0x190>
 80074ac:	e010      	b.n	80074d0 <UART_SetConfig+0x1a8>
 80074ae:	2b20      	cmp	r3, #32
 80074b0:	d005      	beq.n	80074be <UART_SetConfig+0x196>
 80074b2:	2b30      	cmp	r3, #48	; 0x30
 80074b4:	d009      	beq.n	80074ca <UART_SetConfig+0x1a2>
 80074b6:	e00b      	b.n	80074d0 <UART_SetConfig+0x1a8>
 80074b8:	2300      	movs	r3, #0
 80074ba:	76fb      	strb	r3, [r7, #27]
 80074bc:	e088      	b.n	80075d0 <UART_SetConfig+0x2a8>
 80074be:	2302      	movs	r3, #2
 80074c0:	76fb      	strb	r3, [r7, #27]
 80074c2:	e085      	b.n	80075d0 <UART_SetConfig+0x2a8>
 80074c4:	2304      	movs	r3, #4
 80074c6:	76fb      	strb	r3, [r7, #27]
 80074c8:	e082      	b.n	80075d0 <UART_SetConfig+0x2a8>
 80074ca:	2308      	movs	r3, #8
 80074cc:	76fb      	strb	r3, [r7, #27]
 80074ce:	e07f      	b.n	80075d0 <UART_SetConfig+0x2a8>
 80074d0:	2310      	movs	r3, #16
 80074d2:	76fb      	strb	r3, [r7, #27]
 80074d4:	bf00      	nop
 80074d6:	e07b      	b.n	80075d0 <UART_SetConfig+0x2a8>
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	4a57      	ldr	r2, [pc, #348]	; (800763c <UART_SetConfig+0x314>)
 80074de:	4293      	cmp	r3, r2
 80074e0:	d120      	bne.n	8007524 <UART_SetConfig+0x1fc>
 80074e2:	4b53      	ldr	r3, [pc, #332]	; (8007630 <UART_SetConfig+0x308>)
 80074e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074e8:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80074ec:	2b40      	cmp	r3, #64	; 0x40
 80074ee:	d00f      	beq.n	8007510 <UART_SetConfig+0x1e8>
 80074f0:	2b40      	cmp	r3, #64	; 0x40
 80074f2:	d802      	bhi.n	80074fa <UART_SetConfig+0x1d2>
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d005      	beq.n	8007504 <UART_SetConfig+0x1dc>
 80074f8:	e010      	b.n	800751c <UART_SetConfig+0x1f4>
 80074fa:	2b80      	cmp	r3, #128	; 0x80
 80074fc:	d005      	beq.n	800750a <UART_SetConfig+0x1e2>
 80074fe:	2bc0      	cmp	r3, #192	; 0xc0
 8007500:	d009      	beq.n	8007516 <UART_SetConfig+0x1ee>
 8007502:	e00b      	b.n	800751c <UART_SetConfig+0x1f4>
 8007504:	2300      	movs	r3, #0
 8007506:	76fb      	strb	r3, [r7, #27]
 8007508:	e062      	b.n	80075d0 <UART_SetConfig+0x2a8>
 800750a:	2302      	movs	r3, #2
 800750c:	76fb      	strb	r3, [r7, #27]
 800750e:	e05f      	b.n	80075d0 <UART_SetConfig+0x2a8>
 8007510:	2304      	movs	r3, #4
 8007512:	76fb      	strb	r3, [r7, #27]
 8007514:	e05c      	b.n	80075d0 <UART_SetConfig+0x2a8>
 8007516:	2308      	movs	r3, #8
 8007518:	76fb      	strb	r3, [r7, #27]
 800751a:	e059      	b.n	80075d0 <UART_SetConfig+0x2a8>
 800751c:	2310      	movs	r3, #16
 800751e:	76fb      	strb	r3, [r7, #27]
 8007520:	bf00      	nop
 8007522:	e055      	b.n	80075d0 <UART_SetConfig+0x2a8>
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	4a45      	ldr	r2, [pc, #276]	; (8007640 <UART_SetConfig+0x318>)
 800752a:	4293      	cmp	r3, r2
 800752c:	d124      	bne.n	8007578 <UART_SetConfig+0x250>
 800752e:	4b40      	ldr	r3, [pc, #256]	; (8007630 <UART_SetConfig+0x308>)
 8007530:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007534:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007538:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800753c:	d012      	beq.n	8007564 <UART_SetConfig+0x23c>
 800753e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007542:	d802      	bhi.n	800754a <UART_SetConfig+0x222>
 8007544:	2b00      	cmp	r3, #0
 8007546:	d007      	beq.n	8007558 <UART_SetConfig+0x230>
 8007548:	e012      	b.n	8007570 <UART_SetConfig+0x248>
 800754a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800754e:	d006      	beq.n	800755e <UART_SetConfig+0x236>
 8007550:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007554:	d009      	beq.n	800756a <UART_SetConfig+0x242>
 8007556:	e00b      	b.n	8007570 <UART_SetConfig+0x248>
 8007558:	2300      	movs	r3, #0
 800755a:	76fb      	strb	r3, [r7, #27]
 800755c:	e038      	b.n	80075d0 <UART_SetConfig+0x2a8>
 800755e:	2302      	movs	r3, #2
 8007560:	76fb      	strb	r3, [r7, #27]
 8007562:	e035      	b.n	80075d0 <UART_SetConfig+0x2a8>
 8007564:	2304      	movs	r3, #4
 8007566:	76fb      	strb	r3, [r7, #27]
 8007568:	e032      	b.n	80075d0 <UART_SetConfig+0x2a8>
 800756a:	2308      	movs	r3, #8
 800756c:	76fb      	strb	r3, [r7, #27]
 800756e:	e02f      	b.n	80075d0 <UART_SetConfig+0x2a8>
 8007570:	2310      	movs	r3, #16
 8007572:	76fb      	strb	r3, [r7, #27]
 8007574:	bf00      	nop
 8007576:	e02b      	b.n	80075d0 <UART_SetConfig+0x2a8>
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	4a2a      	ldr	r2, [pc, #168]	; (8007628 <UART_SetConfig+0x300>)
 800757e:	4293      	cmp	r3, r2
 8007580:	d124      	bne.n	80075cc <UART_SetConfig+0x2a4>
 8007582:	4b2b      	ldr	r3, [pc, #172]	; (8007630 <UART_SetConfig+0x308>)
 8007584:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007588:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800758c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007590:	d012      	beq.n	80075b8 <UART_SetConfig+0x290>
 8007592:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007596:	d802      	bhi.n	800759e <UART_SetConfig+0x276>
 8007598:	2b00      	cmp	r3, #0
 800759a:	d007      	beq.n	80075ac <UART_SetConfig+0x284>
 800759c:	e012      	b.n	80075c4 <UART_SetConfig+0x29c>
 800759e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80075a2:	d006      	beq.n	80075b2 <UART_SetConfig+0x28a>
 80075a4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80075a8:	d009      	beq.n	80075be <UART_SetConfig+0x296>
 80075aa:	e00b      	b.n	80075c4 <UART_SetConfig+0x29c>
 80075ac:	2300      	movs	r3, #0
 80075ae:	76fb      	strb	r3, [r7, #27]
 80075b0:	e00e      	b.n	80075d0 <UART_SetConfig+0x2a8>
 80075b2:	2302      	movs	r3, #2
 80075b4:	76fb      	strb	r3, [r7, #27]
 80075b6:	e00b      	b.n	80075d0 <UART_SetConfig+0x2a8>
 80075b8:	2304      	movs	r3, #4
 80075ba:	76fb      	strb	r3, [r7, #27]
 80075bc:	e008      	b.n	80075d0 <UART_SetConfig+0x2a8>
 80075be:	2308      	movs	r3, #8
 80075c0:	76fb      	strb	r3, [r7, #27]
 80075c2:	e005      	b.n	80075d0 <UART_SetConfig+0x2a8>
 80075c4:	2310      	movs	r3, #16
 80075c6:	76fb      	strb	r3, [r7, #27]
 80075c8:	bf00      	nop
 80075ca:	e001      	b.n	80075d0 <UART_SetConfig+0x2a8>
 80075cc:	2310      	movs	r3, #16
 80075ce:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	4a14      	ldr	r2, [pc, #80]	; (8007628 <UART_SetConfig+0x300>)
 80075d6:	4293      	cmp	r3, r2
 80075d8:	f040 80a1 	bne.w	800771e <UART_SetConfig+0x3f6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80075dc:	7efb      	ldrb	r3, [r7, #27]
 80075de:	2b08      	cmp	r3, #8
 80075e0:	d836      	bhi.n	8007650 <UART_SetConfig+0x328>
 80075e2:	a201      	add	r2, pc, #4	; (adr r2, 80075e8 <UART_SetConfig+0x2c0>)
 80075e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075e8:	0800760d 	.word	0x0800760d
 80075ec:	08007651 	.word	0x08007651
 80075f0:	08007615 	.word	0x08007615
 80075f4:	08007651 	.word	0x08007651
 80075f8:	0800761b 	.word	0x0800761b
 80075fc:	08007651 	.word	0x08007651
 8007600:	08007651 	.word	0x08007651
 8007604:	08007651 	.word	0x08007651
 8007608:	08007649 	.word	0x08007649
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800760c:	f7fe ff50 	bl	80064b0 <HAL_RCC_GetPCLK1Freq>
 8007610:	6178      	str	r0, [r7, #20]
        break;
 8007612:	e022      	b.n	800765a <UART_SetConfig+0x332>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007614:	4b0b      	ldr	r3, [pc, #44]	; (8007644 <UART_SetConfig+0x31c>)
 8007616:	617b      	str	r3, [r7, #20]
        break;
 8007618:	e01f      	b.n	800765a <UART_SetConfig+0x332>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800761a:	f7fe feb5 	bl	8006388 <HAL_RCC_GetSysClockFreq>
 800761e:	6178      	str	r0, [r7, #20]
        break;
 8007620:	e01b      	b.n	800765a <UART_SetConfig+0x332>
 8007622:	bf00      	nop
 8007624:	cfff69f3 	.word	0xcfff69f3
 8007628:	40008000 	.word	0x40008000
 800762c:	40013800 	.word	0x40013800
 8007630:	40021000 	.word	0x40021000
 8007634:	40004400 	.word	0x40004400
 8007638:	40004800 	.word	0x40004800
 800763c:	40004c00 	.word	0x40004c00
 8007640:	40005000 	.word	0x40005000
 8007644:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007648:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800764c:	617b      	str	r3, [r7, #20]
        break;
 800764e:	e004      	b.n	800765a <UART_SetConfig+0x332>
      default:
        pclk = 0U;
 8007650:	2300      	movs	r3, #0
 8007652:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8007654:	2301      	movs	r3, #1
 8007656:	76bb      	strb	r3, [r7, #26]
        break;
 8007658:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800765a:	697b      	ldr	r3, [r7, #20]
 800765c:	2b00      	cmp	r3, #0
 800765e:	f000 811d 	beq.w	800789c <UART_SetConfig+0x574>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007666:	4a97      	ldr	r2, [pc, #604]	; (80078c4 <UART_SetConfig+0x59c>)
 8007668:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800766c:	461a      	mov	r2, r3
 800766e:	697b      	ldr	r3, [r7, #20]
 8007670:	fbb3 f3f2 	udiv	r3, r3, r2
 8007674:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	685a      	ldr	r2, [r3, #4]
 800767a:	4613      	mov	r3, r2
 800767c:	005b      	lsls	r3, r3, #1
 800767e:	4413      	add	r3, r2
 8007680:	68ba      	ldr	r2, [r7, #8]
 8007682:	429a      	cmp	r2, r3
 8007684:	d305      	bcc.n	8007692 <UART_SetConfig+0x36a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	685b      	ldr	r3, [r3, #4]
 800768a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800768c:	68ba      	ldr	r2, [r7, #8]
 800768e:	429a      	cmp	r2, r3
 8007690:	d902      	bls.n	8007698 <UART_SetConfig+0x370>
      {
        ret = HAL_ERROR;
 8007692:	2301      	movs	r3, #1
 8007694:	76bb      	strb	r3, [r7, #26]
 8007696:	e101      	b.n	800789c <UART_SetConfig+0x574>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007698:	697b      	ldr	r3, [r7, #20]
 800769a:	4618      	mov	r0, r3
 800769c:	f04f 0100 	mov.w	r1, #0
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076a4:	4a87      	ldr	r2, [pc, #540]	; (80078c4 <UART_SetConfig+0x59c>)
 80076a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80076aa:	b29b      	uxth	r3, r3
 80076ac:	f04f 0400 	mov.w	r4, #0
 80076b0:	461a      	mov	r2, r3
 80076b2:	4623      	mov	r3, r4
 80076b4:	f7f9 fae8 	bl	8000c88 <__aeabi_uldivmod>
 80076b8:	4603      	mov	r3, r0
 80076ba:	460c      	mov	r4, r1
 80076bc:	4619      	mov	r1, r3
 80076be:	4622      	mov	r2, r4
 80076c0:	f04f 0300 	mov.w	r3, #0
 80076c4:	f04f 0400 	mov.w	r4, #0
 80076c8:	0214      	lsls	r4, r2, #8
 80076ca:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80076ce:	020b      	lsls	r3, r1, #8
 80076d0:	687a      	ldr	r2, [r7, #4]
 80076d2:	6852      	ldr	r2, [r2, #4]
 80076d4:	0852      	lsrs	r2, r2, #1
 80076d6:	4611      	mov	r1, r2
 80076d8:	f04f 0200 	mov.w	r2, #0
 80076dc:	eb13 0b01 	adds.w	fp, r3, r1
 80076e0:	eb44 0c02 	adc.w	ip, r4, r2
 80076e4:	4658      	mov	r0, fp
 80076e6:	4661      	mov	r1, ip
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	685b      	ldr	r3, [r3, #4]
 80076ec:	f04f 0400 	mov.w	r4, #0
 80076f0:	461a      	mov	r2, r3
 80076f2:	4623      	mov	r3, r4
 80076f4:	f7f9 fac8 	bl	8000c88 <__aeabi_uldivmod>
 80076f8:	4603      	mov	r3, r0
 80076fa:	460c      	mov	r4, r1
 80076fc:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80076fe:	693b      	ldr	r3, [r7, #16]
 8007700:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007704:	d308      	bcc.n	8007718 <UART_SetConfig+0x3f0>
 8007706:	693b      	ldr	r3, [r7, #16]
 8007708:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800770c:	d204      	bcs.n	8007718 <UART_SetConfig+0x3f0>
        {
          huart->Instance->BRR = usartdiv;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	693a      	ldr	r2, [r7, #16]
 8007714:	60da      	str	r2, [r3, #12]
 8007716:	e0c1      	b.n	800789c <UART_SetConfig+0x574>
        }
        else
        {
          ret = HAL_ERROR;
 8007718:	2301      	movs	r3, #1
 800771a:	76bb      	strb	r3, [r7, #26]
 800771c:	e0be      	b.n	800789c <UART_SetConfig+0x574>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	69db      	ldr	r3, [r3, #28]
 8007722:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007726:	d164      	bne.n	80077f2 <UART_SetConfig+0x4ca>
  {
    switch (clocksource)
 8007728:	7efb      	ldrb	r3, [r7, #27]
 800772a:	2b08      	cmp	r3, #8
 800772c:	d827      	bhi.n	800777e <UART_SetConfig+0x456>
 800772e:	a201      	add	r2, pc, #4	; (adr r2, 8007734 <UART_SetConfig+0x40c>)
 8007730:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007734:	08007759 	.word	0x08007759
 8007738:	08007761 	.word	0x08007761
 800773c:	08007769 	.word	0x08007769
 8007740:	0800777f 	.word	0x0800777f
 8007744:	0800776f 	.word	0x0800776f
 8007748:	0800777f 	.word	0x0800777f
 800774c:	0800777f 	.word	0x0800777f
 8007750:	0800777f 	.word	0x0800777f
 8007754:	08007777 	.word	0x08007777
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007758:	f7fe feaa 	bl	80064b0 <HAL_RCC_GetPCLK1Freq>
 800775c:	6178      	str	r0, [r7, #20]
        break;
 800775e:	e013      	b.n	8007788 <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007760:	f7fe febc 	bl	80064dc <HAL_RCC_GetPCLK2Freq>
 8007764:	6178      	str	r0, [r7, #20]
        break;
 8007766:	e00f      	b.n	8007788 <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007768:	4b57      	ldr	r3, [pc, #348]	; (80078c8 <UART_SetConfig+0x5a0>)
 800776a:	617b      	str	r3, [r7, #20]
        break;
 800776c:	e00c      	b.n	8007788 <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800776e:	f7fe fe0b 	bl	8006388 <HAL_RCC_GetSysClockFreq>
 8007772:	6178      	str	r0, [r7, #20]
        break;
 8007774:	e008      	b.n	8007788 <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007776:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800777a:	617b      	str	r3, [r7, #20]
        break;
 800777c:	e004      	b.n	8007788 <UART_SetConfig+0x460>
      default:
        pclk = 0U;
 800777e:	2300      	movs	r3, #0
 8007780:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8007782:	2301      	movs	r3, #1
 8007784:	76bb      	strb	r3, [r7, #26]
        break;
 8007786:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007788:	697b      	ldr	r3, [r7, #20]
 800778a:	2b00      	cmp	r3, #0
 800778c:	f000 8086 	beq.w	800789c <UART_SetConfig+0x574>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007794:	4a4b      	ldr	r2, [pc, #300]	; (80078c4 <UART_SetConfig+0x59c>)
 8007796:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800779a:	461a      	mov	r2, r3
 800779c:	697b      	ldr	r3, [r7, #20]
 800779e:	fbb3 f3f2 	udiv	r3, r3, r2
 80077a2:	005a      	lsls	r2, r3, #1
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	685b      	ldr	r3, [r3, #4]
 80077a8:	085b      	lsrs	r3, r3, #1
 80077aa:	441a      	add	r2, r3
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	685b      	ldr	r3, [r3, #4]
 80077b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80077b4:	b29b      	uxth	r3, r3
 80077b6:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80077b8:	693b      	ldr	r3, [r7, #16]
 80077ba:	2b0f      	cmp	r3, #15
 80077bc:	d916      	bls.n	80077ec <UART_SetConfig+0x4c4>
 80077be:	693b      	ldr	r3, [r7, #16]
 80077c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80077c4:	d212      	bcs.n	80077ec <UART_SetConfig+0x4c4>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80077c6:	693b      	ldr	r3, [r7, #16]
 80077c8:	b29b      	uxth	r3, r3
 80077ca:	f023 030f 	bic.w	r3, r3, #15
 80077ce:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80077d0:	693b      	ldr	r3, [r7, #16]
 80077d2:	085b      	lsrs	r3, r3, #1
 80077d4:	b29b      	uxth	r3, r3
 80077d6:	f003 0307 	and.w	r3, r3, #7
 80077da:	b29a      	uxth	r2, r3
 80077dc:	89fb      	ldrh	r3, [r7, #14]
 80077de:	4313      	orrs	r3, r2
 80077e0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	89fa      	ldrh	r2, [r7, #14]
 80077e8:	60da      	str	r2, [r3, #12]
 80077ea:	e057      	b.n	800789c <UART_SetConfig+0x574>
      }
      else
      {
        ret = HAL_ERROR;
 80077ec:	2301      	movs	r3, #1
 80077ee:	76bb      	strb	r3, [r7, #26]
 80077f0:	e054      	b.n	800789c <UART_SetConfig+0x574>
      }
    }
  }
  else
  {
    switch (clocksource)
 80077f2:	7efb      	ldrb	r3, [r7, #27]
 80077f4:	2b08      	cmp	r3, #8
 80077f6:	d828      	bhi.n	800784a <UART_SetConfig+0x522>
 80077f8:	a201      	add	r2, pc, #4	; (adr r2, 8007800 <UART_SetConfig+0x4d8>)
 80077fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077fe:	bf00      	nop
 8007800:	08007825 	.word	0x08007825
 8007804:	0800782d 	.word	0x0800782d
 8007808:	08007835 	.word	0x08007835
 800780c:	0800784b 	.word	0x0800784b
 8007810:	0800783b 	.word	0x0800783b
 8007814:	0800784b 	.word	0x0800784b
 8007818:	0800784b 	.word	0x0800784b
 800781c:	0800784b 	.word	0x0800784b
 8007820:	08007843 	.word	0x08007843
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007824:	f7fe fe44 	bl	80064b0 <HAL_RCC_GetPCLK1Freq>
 8007828:	6178      	str	r0, [r7, #20]
        break;
 800782a:	e013      	b.n	8007854 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800782c:	f7fe fe56 	bl	80064dc <HAL_RCC_GetPCLK2Freq>
 8007830:	6178      	str	r0, [r7, #20]
        break;
 8007832:	e00f      	b.n	8007854 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007834:	4b24      	ldr	r3, [pc, #144]	; (80078c8 <UART_SetConfig+0x5a0>)
 8007836:	617b      	str	r3, [r7, #20]
        break;
 8007838:	e00c      	b.n	8007854 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800783a:	f7fe fda5 	bl	8006388 <HAL_RCC_GetSysClockFreq>
 800783e:	6178      	str	r0, [r7, #20]
        break;
 8007840:	e008      	b.n	8007854 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007842:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007846:	617b      	str	r3, [r7, #20]
        break;
 8007848:	e004      	b.n	8007854 <UART_SetConfig+0x52c>
      default:
        pclk = 0U;
 800784a:	2300      	movs	r3, #0
 800784c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800784e:	2301      	movs	r3, #1
 8007850:	76bb      	strb	r3, [r7, #26]
        break;
 8007852:	bf00      	nop
    }

    if (pclk != 0U)
 8007854:	697b      	ldr	r3, [r7, #20]
 8007856:	2b00      	cmp	r3, #0
 8007858:	d020      	beq.n	800789c <UART_SetConfig+0x574>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800785e:	4a19      	ldr	r2, [pc, #100]	; (80078c4 <UART_SetConfig+0x59c>)
 8007860:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007864:	461a      	mov	r2, r3
 8007866:	697b      	ldr	r3, [r7, #20]
 8007868:	fbb3 f2f2 	udiv	r2, r3, r2
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	685b      	ldr	r3, [r3, #4]
 8007870:	085b      	lsrs	r3, r3, #1
 8007872:	441a      	add	r2, r3
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	685b      	ldr	r3, [r3, #4]
 8007878:	fbb2 f3f3 	udiv	r3, r2, r3
 800787c:	b29b      	uxth	r3, r3
 800787e:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007880:	693b      	ldr	r3, [r7, #16]
 8007882:	2b0f      	cmp	r3, #15
 8007884:	d908      	bls.n	8007898 <UART_SetConfig+0x570>
 8007886:	693b      	ldr	r3, [r7, #16]
 8007888:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800788c:	d204      	bcs.n	8007898 <UART_SetConfig+0x570>
      {
        huart->Instance->BRR = usartdiv;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	693a      	ldr	r2, [r7, #16]
 8007894:	60da      	str	r2, [r3, #12]
 8007896:	e001      	b.n	800789c <UART_SetConfig+0x574>
      }
      else
      {
        ret = HAL_ERROR;
 8007898:	2301      	movs	r3, #1
 800789a:	76bb      	strb	r3, [r7, #26]
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	2201      	movs	r2, #1
 80078a0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2201      	movs	r2, #1
 80078a8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	2200      	movs	r2, #0
 80078b0:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	2200      	movs	r2, #0
 80078b6:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 80078b8:	7ebb      	ldrb	r3, [r7, #26]
}
 80078ba:	4618      	mov	r0, r3
 80078bc:	3720      	adds	r7, #32
 80078be:	46bd      	mov	sp, r7
 80078c0:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 80078c4:	0800daf4 	.word	0x0800daf4
 80078c8:	00f42400 	.word	0x00f42400

080078cc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80078cc:	b480      	push	{r7}
 80078ce:	b083      	sub	sp, #12
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078d8:	f003 0301 	and.w	r3, r3, #1
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d00a      	beq.n	80078f6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	685b      	ldr	r3, [r3, #4]
 80078e6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	430a      	orrs	r2, r1
 80078f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078fa:	f003 0302 	and.w	r3, r3, #2
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d00a      	beq.n	8007918 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	685b      	ldr	r3, [r3, #4]
 8007908:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	430a      	orrs	r2, r1
 8007916:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800791c:	f003 0304 	and.w	r3, r3, #4
 8007920:	2b00      	cmp	r3, #0
 8007922:	d00a      	beq.n	800793a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	685b      	ldr	r3, [r3, #4]
 800792a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	430a      	orrs	r2, r1
 8007938:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800793e:	f003 0308 	and.w	r3, r3, #8
 8007942:	2b00      	cmp	r3, #0
 8007944:	d00a      	beq.n	800795c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	685b      	ldr	r3, [r3, #4]
 800794c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	430a      	orrs	r2, r1
 800795a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007960:	f003 0310 	and.w	r3, r3, #16
 8007964:	2b00      	cmp	r3, #0
 8007966:	d00a      	beq.n	800797e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	689b      	ldr	r3, [r3, #8]
 800796e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	430a      	orrs	r2, r1
 800797c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007982:	f003 0320 	and.w	r3, r3, #32
 8007986:	2b00      	cmp	r3, #0
 8007988:	d00a      	beq.n	80079a0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	689b      	ldr	r3, [r3, #8]
 8007990:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	430a      	orrs	r2, r1
 800799e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d01a      	beq.n	80079e2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	685b      	ldr	r3, [r3, #4]
 80079b2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	430a      	orrs	r2, r1
 80079c0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80079c6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80079ca:	d10a      	bne.n	80079e2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	685b      	ldr	r3, [r3, #4]
 80079d2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	430a      	orrs	r2, r1
 80079e0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d00a      	beq.n	8007a04 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	685b      	ldr	r3, [r3, #4]
 80079f4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	430a      	orrs	r2, r1
 8007a02:	605a      	str	r2, [r3, #4]
  }
}
 8007a04:	bf00      	nop
 8007a06:	370c      	adds	r7, #12
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0e:	4770      	bx	lr

08007a10 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007a10:	b580      	push	{r7, lr}
 8007a12:	b086      	sub	sp, #24
 8007a14:	af02      	add	r7, sp, #8
 8007a16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8007a20:	f7fa fdce 	bl	80025c0 <HAL_GetTick>
 8007a24:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	f003 0308 	and.w	r3, r3, #8
 8007a30:	2b08      	cmp	r3, #8
 8007a32:	d10e      	bne.n	8007a52 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a34:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007a38:	9300      	str	r3, [sp, #0]
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007a42:	6878      	ldr	r0, [r7, #4]
 8007a44:	f000 f82c 	bl	8007aa0 <UART_WaitOnFlagUntilTimeout>
 8007a48:	4603      	mov	r3, r0
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d001      	beq.n	8007a52 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a4e:	2303      	movs	r3, #3
 8007a50:	e022      	b.n	8007a98 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	f003 0304 	and.w	r3, r3, #4
 8007a5c:	2b04      	cmp	r3, #4
 8007a5e:	d10e      	bne.n	8007a7e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a60:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007a64:	9300      	str	r3, [sp, #0]
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	2200      	movs	r2, #0
 8007a6a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007a6e:	6878      	ldr	r0, [r7, #4]
 8007a70:	f000 f816 	bl	8007aa0 <UART_WaitOnFlagUntilTimeout>
 8007a74:	4603      	mov	r3, r0
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d001      	beq.n	8007a7e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a7a:	2303      	movs	r3, #3
 8007a7c:	e00c      	b.n	8007a98 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	2220      	movs	r2, #32
 8007a82:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	2220      	movs	r2, #32
 8007a8a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	2200      	movs	r2, #0
 8007a92:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8007a96:	2300      	movs	r3, #0
}
 8007a98:	4618      	mov	r0, r3
 8007a9a:	3710      	adds	r7, #16
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	bd80      	pop	{r7, pc}

08007aa0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	b084      	sub	sp, #16
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	60f8      	str	r0, [r7, #12]
 8007aa8:	60b9      	str	r1, [r7, #8]
 8007aaa:	603b      	str	r3, [r7, #0]
 8007aac:	4613      	mov	r3, r2
 8007aae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ab0:	e062      	b.n	8007b78 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ab2:	69bb      	ldr	r3, [r7, #24]
 8007ab4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ab8:	d05e      	beq.n	8007b78 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007aba:	f7fa fd81 	bl	80025c0 <HAL_GetTick>
 8007abe:	4602      	mov	r2, r0
 8007ac0:	683b      	ldr	r3, [r7, #0]
 8007ac2:	1ad3      	subs	r3, r2, r3
 8007ac4:	69ba      	ldr	r2, [r7, #24]
 8007ac6:	429a      	cmp	r2, r3
 8007ac8:	d302      	bcc.n	8007ad0 <UART_WaitOnFlagUntilTimeout+0x30>
 8007aca:	69bb      	ldr	r3, [r7, #24]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d11d      	bne.n	8007b0c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	681a      	ldr	r2, [r3, #0]
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007ade:	601a      	str	r2, [r3, #0]
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	689a      	ldr	r2, [r3, #8]
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	f022 0201 	bic.w	r2, r2, #1
 8007aee:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	2220      	movs	r2, #32
 8007af4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	2220      	movs	r2, #32
 8007afc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	2200      	movs	r2, #0
 8007b04:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8007b08:	2303      	movs	r3, #3
 8007b0a:	e045      	b.n	8007b98 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	f003 0304 	and.w	r3, r3, #4
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d02e      	beq.n	8007b78 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	69db      	ldr	r3, [r3, #28]
 8007b20:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007b24:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007b28:	d126      	bne.n	8007b78 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007b32:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	681a      	ldr	r2, [r3, #0]
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007b42:	601a      	str	r2, [r3, #0]
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	689a      	ldr	r2, [r3, #8]
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	f022 0201 	bic.w	r2, r2, #1
 8007b52:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	2220      	movs	r2, #32
 8007b58:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	2220      	movs	r2, #32
 8007b60:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	2220      	movs	r2, #32
 8007b68:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	2200      	movs	r2, #0
 8007b70:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8007b74:	2303      	movs	r3, #3
 8007b76:	e00f      	b.n	8007b98 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	69da      	ldr	r2, [r3, #28]
 8007b7e:	68bb      	ldr	r3, [r7, #8]
 8007b80:	4013      	ands	r3, r2
 8007b82:	68ba      	ldr	r2, [r7, #8]
 8007b84:	429a      	cmp	r2, r3
 8007b86:	bf0c      	ite	eq
 8007b88:	2301      	moveq	r3, #1
 8007b8a:	2300      	movne	r3, #0
 8007b8c:	b2db      	uxtb	r3, r3
 8007b8e:	461a      	mov	r2, r3
 8007b90:	79fb      	ldrb	r3, [r7, #7]
 8007b92:	429a      	cmp	r2, r3
 8007b94:	d08d      	beq.n	8007ab2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007b96:	2300      	movs	r3, #0
}
 8007b98:	4618      	mov	r0, r3
 8007b9a:	3710      	adds	r7, #16
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	bd80      	pop	{r7, pc}

08007ba0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007ba0:	b480      	push	{r7}
 8007ba2:	b085      	sub	sp, #20
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8007bae:	2b01      	cmp	r3, #1
 8007bb0:	d101      	bne.n	8007bb6 <HAL_UARTEx_DisableFifoMode+0x16>
 8007bb2:	2302      	movs	r3, #2
 8007bb4:	e027      	b.n	8007c06 <HAL_UARTEx_DisableFifoMode+0x66>
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2201      	movs	r2, #1
 8007bba:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2224      	movs	r2, #36	; 0x24
 8007bc2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	681a      	ldr	r2, [r3, #0]
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	f022 0201 	bic.w	r2, r2, #1
 8007bdc:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007be4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	2200      	movs	r2, #0
 8007bea:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	68fa      	ldr	r2, [r7, #12]
 8007bf2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	2220      	movs	r2, #32
 8007bf8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2200      	movs	r2, #0
 8007c00:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8007c04:	2300      	movs	r3, #0
}
 8007c06:	4618      	mov	r0, r3
 8007c08:	3714      	adds	r7, #20
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c10:	4770      	bx	lr

08007c12 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007c12:	b580      	push	{r7, lr}
 8007c14:	b084      	sub	sp, #16
 8007c16:	af00      	add	r7, sp, #0
 8007c18:	6078      	str	r0, [r7, #4]
 8007c1a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8007c22:	2b01      	cmp	r3, #1
 8007c24:	d101      	bne.n	8007c2a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007c26:	2302      	movs	r3, #2
 8007c28:	e02d      	b.n	8007c86 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2201      	movs	r2, #1
 8007c2e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	2224      	movs	r2, #36	; 0x24
 8007c36:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	681a      	ldr	r2, [r3, #0]
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	f022 0201 	bic.w	r2, r2, #1
 8007c50:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	689b      	ldr	r3, [r3, #8]
 8007c58:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	683a      	ldr	r2, [r7, #0]
 8007c62:	430a      	orrs	r2, r1
 8007c64:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007c66:	6878      	ldr	r0, [r7, #4]
 8007c68:	f000 f850 	bl	8007d0c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	68fa      	ldr	r2, [r7, #12]
 8007c72:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2220      	movs	r2, #32
 8007c78:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2200      	movs	r2, #0
 8007c80:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8007c84:	2300      	movs	r3, #0
}
 8007c86:	4618      	mov	r0, r3
 8007c88:	3710      	adds	r7, #16
 8007c8a:	46bd      	mov	sp, r7
 8007c8c:	bd80      	pop	{r7, pc}

08007c8e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007c8e:	b580      	push	{r7, lr}
 8007c90:	b084      	sub	sp, #16
 8007c92:	af00      	add	r7, sp, #0
 8007c94:	6078      	str	r0, [r7, #4]
 8007c96:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8007c9e:	2b01      	cmp	r3, #1
 8007ca0:	d101      	bne.n	8007ca6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007ca2:	2302      	movs	r3, #2
 8007ca4:	e02d      	b.n	8007d02 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	2201      	movs	r2, #1
 8007caa:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	2224      	movs	r2, #36	; 0x24
 8007cb2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	681a      	ldr	r2, [r3, #0]
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	f022 0201 	bic.w	r2, r2, #1
 8007ccc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	689b      	ldr	r3, [r3, #8]
 8007cd4:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	683a      	ldr	r2, [r7, #0]
 8007cde:	430a      	orrs	r2, r1
 8007ce0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007ce2:	6878      	ldr	r0, [r7, #4]
 8007ce4:	f000 f812 	bl	8007d0c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	68fa      	ldr	r2, [r7, #12]
 8007cee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2220      	movs	r2, #32
 8007cf4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8007d00:	2300      	movs	r3, #0
}
 8007d02:	4618      	mov	r0, r3
 8007d04:	3710      	adds	r7, #16
 8007d06:	46bd      	mov	sp, r7
 8007d08:	bd80      	pop	{r7, pc}
	...

08007d0c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007d0c:	b480      	push	{r7}
 8007d0e:	b089      	sub	sp, #36	; 0x24
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8007d14:	4a2f      	ldr	r2, [pc, #188]	; (8007dd4 <UARTEx_SetNbDataToProcess+0xc8>)
 8007d16:	f107 0314 	add.w	r3, r7, #20
 8007d1a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007d1e:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8007d22:	4a2d      	ldr	r2, [pc, #180]	; (8007dd8 <UARTEx_SetNbDataToProcess+0xcc>)
 8007d24:	f107 030c 	add.w	r3, r7, #12
 8007d28:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007d2c:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d108      	bne.n	8007d4a <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2201      	movs	r2, #1
 8007d3c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2201      	movs	r2, #1
 8007d44:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007d48:	e03d      	b.n	8007dc6 <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007d4a:	2308      	movs	r3, #8
 8007d4c:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007d4e:	2308      	movs	r3, #8
 8007d50:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	689b      	ldr	r3, [r3, #8]
 8007d58:	0e5b      	lsrs	r3, r3, #25
 8007d5a:	b2db      	uxtb	r3, r3
 8007d5c:	f003 0307 	and.w	r3, r3, #7
 8007d60:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	689b      	ldr	r3, [r3, #8]
 8007d68:	0f5b      	lsrs	r3, r3, #29
 8007d6a:	b2db      	uxtb	r3, r3
 8007d6c:	f003 0307 	and.w	r3, r3, #7
 8007d70:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8007d72:	7fbb      	ldrb	r3, [r7, #30]
 8007d74:	7f3a      	ldrb	r2, [r7, #28]
 8007d76:	f107 0120 	add.w	r1, r7, #32
 8007d7a:	440a      	add	r2, r1
 8007d7c:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8007d80:	fb02 f303 	mul.w	r3, r2, r3
 8007d84:	7f3a      	ldrb	r2, [r7, #28]
 8007d86:	f107 0120 	add.w	r1, r7, #32
 8007d8a:	440a      	add	r2, r1
 8007d8c:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8007d90:	fb93 f3f2 	sdiv	r3, r3, r2
 8007d94:	b29a      	uxth	r2, r3
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8007d9c:	7ffb      	ldrb	r3, [r7, #31]
 8007d9e:	7f7a      	ldrb	r2, [r7, #29]
 8007da0:	f107 0120 	add.w	r1, r7, #32
 8007da4:	440a      	add	r2, r1
 8007da6:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8007daa:	fb02 f303 	mul.w	r3, r2, r3
 8007dae:	7f7a      	ldrb	r2, [r7, #29]
 8007db0:	f107 0120 	add.w	r1, r7, #32
 8007db4:	440a      	add	r2, r1
 8007db6:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8007dba:	fb93 f3f2 	sdiv	r3, r3, r2
 8007dbe:	b29a      	uxth	r2, r3
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8007dc6:	bf00      	nop
 8007dc8:	3724      	adds	r7, #36	; 0x24
 8007dca:	46bd      	mov	sp, r7
 8007dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd0:	4770      	bx	lr
 8007dd2:	bf00      	nop
 8007dd4:	0800da54 	.word	0x0800da54
 8007dd8:	0800da5c 	.word	0x0800da5c

08007ddc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007ddc:	b084      	sub	sp, #16
 8007dde:	b580      	push	{r7, lr}
 8007de0:	b084      	sub	sp, #16
 8007de2:	af00      	add	r7, sp, #0
 8007de4:	6078      	str	r0, [r7, #4]
 8007de6:	f107 001c 	add.w	r0, r7, #28
 8007dea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007dee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007df0:	2b01      	cmp	r3, #1
 8007df2:	d122      	bne.n	8007e3a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007df8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	68db      	ldr	r3, [r3, #12]
 8007e04:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8007e08:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007e0c:	687a      	ldr	r2, [r7, #4]
 8007e0e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	68db      	ldr	r3, [r3, #12]
 8007e14:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007e1c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007e1e:	2b01      	cmp	r3, #1
 8007e20:	d105      	bne.n	8007e2e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	68db      	ldr	r3, [r3, #12]
 8007e26:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8007e2e:	6878      	ldr	r0, [r7, #4]
 8007e30:	f001 f9da 	bl	80091e8 <USB_CoreReset>
 8007e34:	4603      	mov	r3, r0
 8007e36:	73fb      	strb	r3, [r7, #15]
 8007e38:	e01a      	b.n	8007e70 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	68db      	ldr	r3, [r3, #12]
 8007e3e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 8007e46:	6878      	ldr	r0, [r7, #4]
 8007e48:	f001 f9ce 	bl	80091e8 <USB_CoreReset>
 8007e4c:	4603      	mov	r3, r0
 8007e4e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007e50:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d106      	bne.n	8007e64 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e5a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	639a      	str	r2, [r3, #56]	; 0x38
 8007e62:	e005      	b.n	8007e70 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e68:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  return ret;
 8007e70:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e72:	4618      	mov	r0, r3
 8007e74:	3710      	adds	r7, #16
 8007e76:	46bd      	mov	sp, r7
 8007e78:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007e7c:	b004      	add	sp, #16
 8007e7e:	4770      	bx	lr

08007e80 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007e80:	b480      	push	{r7}
 8007e82:	b087      	sub	sp, #28
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	60f8      	str	r0, [r7, #12]
 8007e88:	60b9      	str	r1, [r7, #8]
 8007e8a:	4613      	mov	r3, r2
 8007e8c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007e8e:	79fb      	ldrb	r3, [r7, #7]
 8007e90:	2b02      	cmp	r3, #2
 8007e92:	d165      	bne.n	8007f60 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007e94:	68bb      	ldr	r3, [r7, #8]
 8007e96:	4a3e      	ldr	r2, [pc, #248]	; (8007f90 <USB_SetTurnaroundTime+0x110>)
 8007e98:	4293      	cmp	r3, r2
 8007e9a:	d906      	bls.n	8007eaa <USB_SetTurnaroundTime+0x2a>
 8007e9c:	68bb      	ldr	r3, [r7, #8]
 8007e9e:	4a3d      	ldr	r2, [pc, #244]	; (8007f94 <USB_SetTurnaroundTime+0x114>)
 8007ea0:	4293      	cmp	r3, r2
 8007ea2:	d802      	bhi.n	8007eaa <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007ea4:	230f      	movs	r3, #15
 8007ea6:	617b      	str	r3, [r7, #20]
 8007ea8:	e05c      	b.n	8007f64 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007eaa:	68bb      	ldr	r3, [r7, #8]
 8007eac:	4a39      	ldr	r2, [pc, #228]	; (8007f94 <USB_SetTurnaroundTime+0x114>)
 8007eae:	4293      	cmp	r3, r2
 8007eb0:	d906      	bls.n	8007ec0 <USB_SetTurnaroundTime+0x40>
 8007eb2:	68bb      	ldr	r3, [r7, #8]
 8007eb4:	4a38      	ldr	r2, [pc, #224]	; (8007f98 <USB_SetTurnaroundTime+0x118>)
 8007eb6:	4293      	cmp	r3, r2
 8007eb8:	d802      	bhi.n	8007ec0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007eba:	230e      	movs	r3, #14
 8007ebc:	617b      	str	r3, [r7, #20]
 8007ebe:	e051      	b.n	8007f64 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007ec0:	68bb      	ldr	r3, [r7, #8]
 8007ec2:	4a35      	ldr	r2, [pc, #212]	; (8007f98 <USB_SetTurnaroundTime+0x118>)
 8007ec4:	4293      	cmp	r3, r2
 8007ec6:	d906      	bls.n	8007ed6 <USB_SetTurnaroundTime+0x56>
 8007ec8:	68bb      	ldr	r3, [r7, #8]
 8007eca:	4a34      	ldr	r2, [pc, #208]	; (8007f9c <USB_SetTurnaroundTime+0x11c>)
 8007ecc:	4293      	cmp	r3, r2
 8007ece:	d802      	bhi.n	8007ed6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007ed0:	230d      	movs	r3, #13
 8007ed2:	617b      	str	r3, [r7, #20]
 8007ed4:	e046      	b.n	8007f64 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007ed6:	68bb      	ldr	r3, [r7, #8]
 8007ed8:	4a30      	ldr	r2, [pc, #192]	; (8007f9c <USB_SetTurnaroundTime+0x11c>)
 8007eda:	4293      	cmp	r3, r2
 8007edc:	d906      	bls.n	8007eec <USB_SetTurnaroundTime+0x6c>
 8007ede:	68bb      	ldr	r3, [r7, #8]
 8007ee0:	4a2f      	ldr	r2, [pc, #188]	; (8007fa0 <USB_SetTurnaroundTime+0x120>)
 8007ee2:	4293      	cmp	r3, r2
 8007ee4:	d802      	bhi.n	8007eec <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007ee6:	230c      	movs	r3, #12
 8007ee8:	617b      	str	r3, [r7, #20]
 8007eea:	e03b      	b.n	8007f64 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007eec:	68bb      	ldr	r3, [r7, #8]
 8007eee:	4a2c      	ldr	r2, [pc, #176]	; (8007fa0 <USB_SetTurnaroundTime+0x120>)
 8007ef0:	4293      	cmp	r3, r2
 8007ef2:	d906      	bls.n	8007f02 <USB_SetTurnaroundTime+0x82>
 8007ef4:	68bb      	ldr	r3, [r7, #8]
 8007ef6:	4a2b      	ldr	r2, [pc, #172]	; (8007fa4 <USB_SetTurnaroundTime+0x124>)
 8007ef8:	4293      	cmp	r3, r2
 8007efa:	d802      	bhi.n	8007f02 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007efc:	230b      	movs	r3, #11
 8007efe:	617b      	str	r3, [r7, #20]
 8007f00:	e030      	b.n	8007f64 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007f02:	68bb      	ldr	r3, [r7, #8]
 8007f04:	4a27      	ldr	r2, [pc, #156]	; (8007fa4 <USB_SetTurnaroundTime+0x124>)
 8007f06:	4293      	cmp	r3, r2
 8007f08:	d906      	bls.n	8007f18 <USB_SetTurnaroundTime+0x98>
 8007f0a:	68bb      	ldr	r3, [r7, #8]
 8007f0c:	4a26      	ldr	r2, [pc, #152]	; (8007fa8 <USB_SetTurnaroundTime+0x128>)
 8007f0e:	4293      	cmp	r3, r2
 8007f10:	d802      	bhi.n	8007f18 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007f12:	230a      	movs	r3, #10
 8007f14:	617b      	str	r3, [r7, #20]
 8007f16:	e025      	b.n	8007f64 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007f18:	68bb      	ldr	r3, [r7, #8]
 8007f1a:	4a23      	ldr	r2, [pc, #140]	; (8007fa8 <USB_SetTurnaroundTime+0x128>)
 8007f1c:	4293      	cmp	r3, r2
 8007f1e:	d906      	bls.n	8007f2e <USB_SetTurnaroundTime+0xae>
 8007f20:	68bb      	ldr	r3, [r7, #8]
 8007f22:	4a22      	ldr	r2, [pc, #136]	; (8007fac <USB_SetTurnaroundTime+0x12c>)
 8007f24:	4293      	cmp	r3, r2
 8007f26:	d802      	bhi.n	8007f2e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007f28:	2309      	movs	r3, #9
 8007f2a:	617b      	str	r3, [r7, #20]
 8007f2c:	e01a      	b.n	8007f64 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007f2e:	68bb      	ldr	r3, [r7, #8]
 8007f30:	4a1e      	ldr	r2, [pc, #120]	; (8007fac <USB_SetTurnaroundTime+0x12c>)
 8007f32:	4293      	cmp	r3, r2
 8007f34:	d906      	bls.n	8007f44 <USB_SetTurnaroundTime+0xc4>
 8007f36:	68bb      	ldr	r3, [r7, #8]
 8007f38:	4a1d      	ldr	r2, [pc, #116]	; (8007fb0 <USB_SetTurnaroundTime+0x130>)
 8007f3a:	4293      	cmp	r3, r2
 8007f3c:	d802      	bhi.n	8007f44 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007f3e:	2308      	movs	r3, #8
 8007f40:	617b      	str	r3, [r7, #20]
 8007f42:	e00f      	b.n	8007f64 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007f44:	68bb      	ldr	r3, [r7, #8]
 8007f46:	4a1a      	ldr	r2, [pc, #104]	; (8007fb0 <USB_SetTurnaroundTime+0x130>)
 8007f48:	4293      	cmp	r3, r2
 8007f4a:	d906      	bls.n	8007f5a <USB_SetTurnaroundTime+0xda>
 8007f4c:	68bb      	ldr	r3, [r7, #8]
 8007f4e:	4a19      	ldr	r2, [pc, #100]	; (8007fb4 <USB_SetTurnaroundTime+0x134>)
 8007f50:	4293      	cmp	r3, r2
 8007f52:	d802      	bhi.n	8007f5a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007f54:	2307      	movs	r3, #7
 8007f56:	617b      	str	r3, [r7, #20]
 8007f58:	e004      	b.n	8007f64 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007f5a:	2306      	movs	r3, #6
 8007f5c:	617b      	str	r3, [r7, #20]
 8007f5e:	e001      	b.n	8007f64 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007f60:	2309      	movs	r3, #9
 8007f62:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	68db      	ldr	r3, [r3, #12]
 8007f68:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	68da      	ldr	r2, [r3, #12]
 8007f74:	697b      	ldr	r3, [r7, #20]
 8007f76:	029b      	lsls	r3, r3, #10
 8007f78:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8007f7c:	431a      	orrs	r2, r3
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007f82:	2300      	movs	r3, #0
}
 8007f84:	4618      	mov	r0, r3
 8007f86:	371c      	adds	r7, #28
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8e:	4770      	bx	lr
 8007f90:	00d8acbf 	.word	0x00d8acbf
 8007f94:	00e4e1bf 	.word	0x00e4e1bf
 8007f98:	00f423ff 	.word	0x00f423ff
 8007f9c:	0106737f 	.word	0x0106737f
 8007fa0:	011a499f 	.word	0x011a499f
 8007fa4:	01312cff 	.word	0x01312cff
 8007fa8:	014ca43f 	.word	0x014ca43f
 8007fac:	016e35ff 	.word	0x016e35ff
 8007fb0:	01a6ab1f 	.word	0x01a6ab1f
 8007fb4:	01e847ff 	.word	0x01e847ff

08007fb8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007fb8:	b480      	push	{r7}
 8007fba:	b083      	sub	sp, #12
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	689b      	ldr	r3, [r3, #8]
 8007fc4:	f043 0201 	orr.w	r2, r3, #1
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007fcc:	2300      	movs	r3, #0
}
 8007fce:	4618      	mov	r0, r3
 8007fd0:	370c      	adds	r7, #12
 8007fd2:	46bd      	mov	sp, r7
 8007fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd8:	4770      	bx	lr

08007fda <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007fda:	b480      	push	{r7}
 8007fdc:	b083      	sub	sp, #12
 8007fde:	af00      	add	r7, sp, #0
 8007fe0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	689b      	ldr	r3, [r3, #8]
 8007fe6:	f023 0201 	bic.w	r2, r3, #1
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007fee:	2300      	movs	r3, #0
}
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	370c      	adds	r7, #12
 8007ff4:	46bd      	mov	sp, r7
 8007ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffa:	4770      	bx	lr

08007ffc <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8007ffc:	b580      	push	{r7, lr}
 8007ffe:	b082      	sub	sp, #8
 8008000:	af00      	add	r7, sp, #0
 8008002:	6078      	str	r0, [r7, #4]
 8008004:	460b      	mov	r3, r1
 8008006:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	68db      	ldr	r3, [r3, #12]
 800800c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008014:	78fb      	ldrb	r3, [r7, #3]
 8008016:	2b01      	cmp	r3, #1
 8008018:	d106      	bne.n	8008028 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	68db      	ldr	r3, [r3, #12]
 800801e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	60da      	str	r2, [r3, #12]
 8008026:	e00b      	b.n	8008040 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8008028:	78fb      	ldrb	r3, [r7, #3]
 800802a:	2b00      	cmp	r3, #0
 800802c:	d106      	bne.n	800803c <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	68db      	ldr	r3, [r3, #12]
 8008032:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	60da      	str	r2, [r3, #12]
 800803a:	e001      	b.n	8008040 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800803c:	2301      	movs	r3, #1
 800803e:	e003      	b.n	8008048 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8008040:	2032      	movs	r0, #50	; 0x32
 8008042:	f7fa fac9 	bl	80025d8 <HAL_Delay>

  return HAL_OK;
 8008046:	2300      	movs	r3, #0
}
 8008048:	4618      	mov	r0, r3
 800804a:	3708      	adds	r7, #8
 800804c:	46bd      	mov	sp, r7
 800804e:	bd80      	pop	{r7, pc}

08008050 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008050:	b084      	sub	sp, #16
 8008052:	b580      	push	{r7, lr}
 8008054:	b086      	sub	sp, #24
 8008056:	af00      	add	r7, sp, #0
 8008058:	6078      	str	r0, [r7, #4]
 800805a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800805e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008062:	2300      	movs	r3, #0
 8008064:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800806a:	2300      	movs	r3, #0
 800806c:	613b      	str	r3, [r7, #16]
 800806e:	e009      	b.n	8008084 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008070:	687a      	ldr	r2, [r7, #4]
 8008072:	693b      	ldr	r3, [r7, #16]
 8008074:	3340      	adds	r3, #64	; 0x40
 8008076:	009b      	lsls	r3, r3, #2
 8008078:	4413      	add	r3, r2
 800807a:	2200      	movs	r2, #0
 800807c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800807e:	693b      	ldr	r3, [r7, #16]
 8008080:	3301      	adds	r3, #1
 8008082:	613b      	str	r3, [r7, #16]
 8008084:	693b      	ldr	r3, [r7, #16]
 8008086:	2b0e      	cmp	r3, #14
 8008088:	d9f2      	bls.n	8008070 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800808a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800808c:	2b00      	cmp	r3, #0
 800808e:	d11c      	bne.n	80080ca <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008096:	685b      	ldr	r3, [r3, #4]
 8008098:	68fa      	ldr	r2, [r7, #12]
 800809a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800809e:	f043 0302 	orr.w	r3, r3, #2
 80080a2:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080a8:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	601a      	str	r2, [r3, #0]
 80080c8:	e005      	b.n	80080d6 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080ce:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80080dc:	461a      	mov	r2, r3
 80080de:	2300      	movs	r3, #0
 80080e0:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80080e8:	4619      	mov	r1, r3
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80080f0:	461a      	mov	r2, r3
 80080f2:	680b      	ldr	r3, [r1, #0]
 80080f4:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80080f6:	2103      	movs	r1, #3
 80080f8:	6878      	ldr	r0, [r7, #4]
 80080fa:	f000 f93d 	bl	8008378 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80080fe:	2110      	movs	r1, #16
 8008100:	6878      	ldr	r0, [r7, #4]
 8008102:	f000 f8f1 	bl	80082e8 <USB_FlushTxFifo>
 8008106:	4603      	mov	r3, r0
 8008108:	2b00      	cmp	r3, #0
 800810a:	d001      	beq.n	8008110 <USB_DevInit+0xc0>
  {
    ret = HAL_ERROR;
 800810c:	2301      	movs	r3, #1
 800810e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008110:	6878      	ldr	r0, [r7, #4]
 8008112:	f000 f90f 	bl	8008334 <USB_FlushRxFifo>
 8008116:	4603      	mov	r3, r0
 8008118:	2b00      	cmp	r3, #0
 800811a:	d001      	beq.n	8008120 <USB_DevInit+0xd0>
  {
    ret = HAL_ERROR;
 800811c:	2301      	movs	r3, #1
 800811e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008126:	461a      	mov	r2, r3
 8008128:	2300      	movs	r3, #0
 800812a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008132:	461a      	mov	r2, r3
 8008134:	2300      	movs	r3, #0
 8008136:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800813e:	461a      	mov	r2, r3
 8008140:	2300      	movs	r3, #0
 8008142:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008144:	2300      	movs	r3, #0
 8008146:	613b      	str	r3, [r7, #16]
 8008148:	e043      	b.n	80081d2 <USB_DevInit+0x182>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800814a:	693b      	ldr	r3, [r7, #16]
 800814c:	015a      	lsls	r2, r3, #5
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	4413      	add	r3, r2
 8008152:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800815c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008160:	d118      	bne.n	8008194 <USB_DevInit+0x144>
    {
      if (i == 0U)
 8008162:	693b      	ldr	r3, [r7, #16]
 8008164:	2b00      	cmp	r3, #0
 8008166:	d10a      	bne.n	800817e <USB_DevInit+0x12e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008168:	693b      	ldr	r3, [r7, #16]
 800816a:	015a      	lsls	r2, r3, #5
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	4413      	add	r3, r2
 8008170:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008174:	461a      	mov	r2, r3
 8008176:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800817a:	6013      	str	r3, [r2, #0]
 800817c:	e013      	b.n	80081a6 <USB_DevInit+0x156>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800817e:	693b      	ldr	r3, [r7, #16]
 8008180:	015a      	lsls	r2, r3, #5
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	4413      	add	r3, r2
 8008186:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800818a:	461a      	mov	r2, r3
 800818c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008190:	6013      	str	r3, [r2, #0]
 8008192:	e008      	b.n	80081a6 <USB_DevInit+0x156>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008194:	693b      	ldr	r3, [r7, #16]
 8008196:	015a      	lsls	r2, r3, #5
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	4413      	add	r3, r2
 800819c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081a0:	461a      	mov	r2, r3
 80081a2:	2300      	movs	r3, #0
 80081a4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80081a6:	693b      	ldr	r3, [r7, #16]
 80081a8:	015a      	lsls	r2, r3, #5
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	4413      	add	r3, r2
 80081ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081b2:	461a      	mov	r2, r3
 80081b4:	2300      	movs	r3, #0
 80081b6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80081b8:	693b      	ldr	r3, [r7, #16]
 80081ba:	015a      	lsls	r2, r3, #5
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	4413      	add	r3, r2
 80081c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081c4:	461a      	mov	r2, r3
 80081c6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80081ca:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80081cc:	693b      	ldr	r3, [r7, #16]
 80081ce:	3301      	adds	r3, #1
 80081d0:	613b      	str	r3, [r7, #16]
 80081d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081d4:	693a      	ldr	r2, [r7, #16]
 80081d6:	429a      	cmp	r2, r3
 80081d8:	d3b7      	bcc.n	800814a <USB_DevInit+0xfa>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80081da:	2300      	movs	r3, #0
 80081dc:	613b      	str	r3, [r7, #16]
 80081de:	e043      	b.n	8008268 <USB_DevInit+0x218>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80081e0:	693b      	ldr	r3, [r7, #16]
 80081e2:	015a      	lsls	r2, r3, #5
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	4413      	add	r3, r2
 80081e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80081f2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80081f6:	d118      	bne.n	800822a <USB_DevInit+0x1da>
    {
      if (i == 0U)
 80081f8:	693b      	ldr	r3, [r7, #16]
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d10a      	bne.n	8008214 <USB_DevInit+0x1c4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80081fe:	693b      	ldr	r3, [r7, #16]
 8008200:	015a      	lsls	r2, r3, #5
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	4413      	add	r3, r2
 8008206:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800820a:	461a      	mov	r2, r3
 800820c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008210:	6013      	str	r3, [r2, #0]
 8008212:	e013      	b.n	800823c <USB_DevInit+0x1ec>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008214:	693b      	ldr	r3, [r7, #16]
 8008216:	015a      	lsls	r2, r3, #5
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	4413      	add	r3, r2
 800821c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008220:	461a      	mov	r2, r3
 8008222:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008226:	6013      	str	r3, [r2, #0]
 8008228:	e008      	b.n	800823c <USB_DevInit+0x1ec>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800822a:	693b      	ldr	r3, [r7, #16]
 800822c:	015a      	lsls	r2, r3, #5
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	4413      	add	r3, r2
 8008232:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008236:	461a      	mov	r2, r3
 8008238:	2300      	movs	r3, #0
 800823a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800823c:	693b      	ldr	r3, [r7, #16]
 800823e:	015a      	lsls	r2, r3, #5
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	4413      	add	r3, r2
 8008244:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008248:	461a      	mov	r2, r3
 800824a:	2300      	movs	r3, #0
 800824c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800824e:	693b      	ldr	r3, [r7, #16]
 8008250:	015a      	lsls	r2, r3, #5
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	4413      	add	r3, r2
 8008256:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800825a:	461a      	mov	r2, r3
 800825c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008260:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008262:	693b      	ldr	r3, [r7, #16]
 8008264:	3301      	adds	r3, #1
 8008266:	613b      	str	r3, [r7, #16]
 8008268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800826a:	693a      	ldr	r2, [r7, #16]
 800826c:	429a      	cmp	r2, r3
 800826e:	d3b7      	bcc.n	80081e0 <USB_DevInit+0x190>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008276:	691b      	ldr	r3, [r3, #16]
 8008278:	68fa      	ldr	r2, [r7, #12]
 800827a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800827e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008282:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2200      	movs	r2, #0
 8008288:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8008290:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	699b      	ldr	r3, [r3, #24]
 8008296:	f043 0210 	orr.w	r2, r3, #16
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	699a      	ldr	r2, [r3, #24]
 80082a2:	4b10      	ldr	r3, [pc, #64]	; (80082e4 <USB_DevInit+0x294>)
 80082a4:	4313      	orrs	r3, r2
 80082a6:	687a      	ldr	r2, [r7, #4]
 80082a8:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80082aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d005      	beq.n	80082bc <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	699b      	ldr	r3, [r3, #24]
 80082b4:	f043 0208 	orr.w	r2, r3, #8
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80082bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80082be:	2b01      	cmp	r3, #1
 80082c0:	d107      	bne.n	80082d2 <USB_DevInit+0x282>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	699b      	ldr	r3, [r3, #24]
 80082c6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80082ca:	f043 0304 	orr.w	r3, r3, #4
 80082ce:	687a      	ldr	r2, [r7, #4]
 80082d0:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80082d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80082d4:	4618      	mov	r0, r3
 80082d6:	3718      	adds	r7, #24
 80082d8:	46bd      	mov	sp, r7
 80082da:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80082de:	b004      	add	sp, #16
 80082e0:	4770      	bx	lr
 80082e2:	bf00      	nop
 80082e4:	803c3800 	.word	0x803c3800

080082e8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80082e8:	b480      	push	{r7}
 80082ea:	b085      	sub	sp, #20
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	6078      	str	r0, [r7, #4]
 80082f0:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 80082f2:	2300      	movs	r3, #0
 80082f4:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80082f6:	683b      	ldr	r3, [r7, #0]
 80082f8:	019b      	lsls	r3, r3, #6
 80082fa:	f043 0220 	orr.w	r2, r3, #32
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	3301      	adds	r3, #1
 8008306:	60fb      	str	r3, [r7, #12]
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	4a09      	ldr	r2, [pc, #36]	; (8008330 <USB_FlushTxFifo+0x48>)
 800830c:	4293      	cmp	r3, r2
 800830e:	d901      	bls.n	8008314 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8008310:	2303      	movs	r3, #3
 8008312:	e006      	b.n	8008322 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	691b      	ldr	r3, [r3, #16]
 8008318:	f003 0320 	and.w	r3, r3, #32
 800831c:	2b20      	cmp	r3, #32
 800831e:	d0f0      	beq.n	8008302 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8008320:	2300      	movs	r3, #0
}
 8008322:	4618      	mov	r0, r3
 8008324:	3714      	adds	r7, #20
 8008326:	46bd      	mov	sp, r7
 8008328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800832c:	4770      	bx	lr
 800832e:	bf00      	nop
 8008330:	00030d40 	.word	0x00030d40

08008334 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008334:	b480      	push	{r7}
 8008336:	b085      	sub	sp, #20
 8008338:	af00      	add	r7, sp, #0
 800833a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800833c:	2300      	movs	r3, #0
 800833e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2210      	movs	r2, #16
 8008344:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	3301      	adds	r3, #1
 800834a:	60fb      	str	r3, [r7, #12]
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	4a09      	ldr	r2, [pc, #36]	; (8008374 <USB_FlushRxFifo+0x40>)
 8008350:	4293      	cmp	r3, r2
 8008352:	d901      	bls.n	8008358 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8008354:	2303      	movs	r3, #3
 8008356:	e006      	b.n	8008366 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	691b      	ldr	r3, [r3, #16]
 800835c:	f003 0310 	and.w	r3, r3, #16
 8008360:	2b10      	cmp	r3, #16
 8008362:	d0f0      	beq.n	8008346 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8008364:	2300      	movs	r3, #0
}
 8008366:	4618      	mov	r0, r3
 8008368:	3714      	adds	r7, #20
 800836a:	46bd      	mov	sp, r7
 800836c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008370:	4770      	bx	lr
 8008372:	bf00      	nop
 8008374:	00030d40 	.word	0x00030d40

08008378 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008378:	b480      	push	{r7}
 800837a:	b085      	sub	sp, #20
 800837c:	af00      	add	r7, sp, #0
 800837e:	6078      	str	r0, [r7, #4]
 8008380:	460b      	mov	r3, r1
 8008382:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800838e:	681a      	ldr	r2, [r3, #0]
 8008390:	78fb      	ldrb	r3, [r7, #3]
 8008392:	68f9      	ldr	r1, [r7, #12]
 8008394:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008398:	4313      	orrs	r3, r2
 800839a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800839c:	2300      	movs	r3, #0
}
 800839e:	4618      	mov	r0, r3
 80083a0:	3714      	adds	r7, #20
 80083a2:	46bd      	mov	sp, r7
 80083a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a8:	4770      	bx	lr

080083aa <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80083aa:	b480      	push	{r7}
 80083ac:	b087      	sub	sp, #28
 80083ae:	af00      	add	r7, sp, #0
 80083b0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80083b6:	693b      	ldr	r3, [r7, #16]
 80083b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083bc:	689b      	ldr	r3, [r3, #8]
 80083be:	f003 0306 	and.w	r3, r3, #6
 80083c2:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	2b02      	cmp	r3, #2
 80083c8:	d002      	beq.n	80083d0 <USB_GetDevSpeed+0x26>
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	2b06      	cmp	r3, #6
 80083ce:	d102      	bne.n	80083d6 <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80083d0:	2302      	movs	r3, #2
 80083d2:	75fb      	strb	r3, [r7, #23]
 80083d4:	e001      	b.n	80083da <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 80083d6:	230f      	movs	r3, #15
 80083d8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80083da:	7dfb      	ldrb	r3, [r7, #23]
}
 80083dc:	4618      	mov	r0, r3
 80083de:	371c      	adds	r7, #28
 80083e0:	46bd      	mov	sp, r7
 80083e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e6:	4770      	bx	lr

080083e8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80083e8:	b480      	push	{r7}
 80083ea:	b085      	sub	sp, #20
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
 80083f0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80083f6:	683b      	ldr	r3, [r7, #0]
 80083f8:	781b      	ldrb	r3, [r3, #0]
 80083fa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80083fc:	683b      	ldr	r3, [r7, #0]
 80083fe:	785b      	ldrb	r3, [r3, #1]
 8008400:	2b01      	cmp	r3, #1
 8008402:	d13a      	bne.n	800847a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800840a:	69da      	ldr	r2, [r3, #28]
 800840c:	683b      	ldr	r3, [r7, #0]
 800840e:	781b      	ldrb	r3, [r3, #0]
 8008410:	f003 030f 	and.w	r3, r3, #15
 8008414:	2101      	movs	r1, #1
 8008416:	fa01 f303 	lsl.w	r3, r1, r3
 800841a:	b29b      	uxth	r3, r3
 800841c:	68f9      	ldr	r1, [r7, #12]
 800841e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008422:	4313      	orrs	r3, r2
 8008424:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8008426:	68bb      	ldr	r3, [r7, #8]
 8008428:	015a      	lsls	r2, r3, #5
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	4413      	add	r3, r2
 800842e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008438:	2b00      	cmp	r3, #0
 800843a:	d155      	bne.n	80084e8 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800843c:	68bb      	ldr	r3, [r7, #8]
 800843e:	015a      	lsls	r2, r3, #5
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	4413      	add	r3, r2
 8008444:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008448:	681a      	ldr	r2, [r3, #0]
 800844a:	683b      	ldr	r3, [r7, #0]
 800844c:	689b      	ldr	r3, [r3, #8]
 800844e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008452:	683b      	ldr	r3, [r7, #0]
 8008454:	78db      	ldrb	r3, [r3, #3]
 8008456:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008458:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800845a:	68bb      	ldr	r3, [r7, #8]
 800845c:	059b      	lsls	r3, r3, #22
 800845e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008460:	4313      	orrs	r3, r2
 8008462:	68ba      	ldr	r2, [r7, #8]
 8008464:	0151      	lsls	r1, r2, #5
 8008466:	68fa      	ldr	r2, [r7, #12]
 8008468:	440a      	add	r2, r1
 800846a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800846e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008472:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008476:	6013      	str	r3, [r2, #0]
 8008478:	e036      	b.n	80084e8 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008480:	69da      	ldr	r2, [r3, #28]
 8008482:	683b      	ldr	r3, [r7, #0]
 8008484:	781b      	ldrb	r3, [r3, #0]
 8008486:	f003 030f 	and.w	r3, r3, #15
 800848a:	2101      	movs	r1, #1
 800848c:	fa01 f303 	lsl.w	r3, r1, r3
 8008490:	041b      	lsls	r3, r3, #16
 8008492:	68f9      	ldr	r1, [r7, #12]
 8008494:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008498:	4313      	orrs	r3, r2
 800849a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800849c:	68bb      	ldr	r3, [r7, #8]
 800849e:	015a      	lsls	r2, r3, #5
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	4413      	add	r3, r2
 80084a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d11a      	bne.n	80084e8 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80084b2:	68bb      	ldr	r3, [r7, #8]
 80084b4:	015a      	lsls	r2, r3, #5
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	4413      	add	r3, r2
 80084ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084be:	681a      	ldr	r2, [r3, #0]
 80084c0:	683b      	ldr	r3, [r7, #0]
 80084c2:	689b      	ldr	r3, [r3, #8]
 80084c4:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80084c8:	683b      	ldr	r3, [r7, #0]
 80084ca:	78db      	ldrb	r3, [r3, #3]
 80084cc:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80084ce:	430b      	orrs	r3, r1
 80084d0:	4313      	orrs	r3, r2
 80084d2:	68ba      	ldr	r2, [r7, #8]
 80084d4:	0151      	lsls	r1, r2, #5
 80084d6:	68fa      	ldr	r2, [r7, #12]
 80084d8:	440a      	add	r2, r1
 80084da:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80084de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80084e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80084e6:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80084e8:	2300      	movs	r3, #0
}
 80084ea:	4618      	mov	r0, r3
 80084ec:	3714      	adds	r7, #20
 80084ee:	46bd      	mov	sp, r7
 80084f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f4:	4770      	bx	lr
	...

080084f8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80084f8:	b480      	push	{r7}
 80084fa:	b085      	sub	sp, #20
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	6078      	str	r0, [r7, #4]
 8008500:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008506:	683b      	ldr	r3, [r7, #0]
 8008508:	781b      	ldrb	r3, [r3, #0]
 800850a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800850c:	683b      	ldr	r3, [r7, #0]
 800850e:	785b      	ldrb	r3, [r3, #1]
 8008510:	2b01      	cmp	r3, #1
 8008512:	d161      	bne.n	80085d8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008514:	68bb      	ldr	r3, [r7, #8]
 8008516:	015a      	lsls	r2, r3, #5
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	4413      	add	r3, r2
 800851c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008526:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800852a:	d11f      	bne.n	800856c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800852c:	68bb      	ldr	r3, [r7, #8]
 800852e:	015a      	lsls	r2, r3, #5
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	4413      	add	r3, r2
 8008534:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	68ba      	ldr	r2, [r7, #8]
 800853c:	0151      	lsls	r1, r2, #5
 800853e:	68fa      	ldr	r2, [r7, #12]
 8008540:	440a      	add	r2, r1
 8008542:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008546:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800854a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800854c:	68bb      	ldr	r3, [r7, #8]
 800854e:	015a      	lsls	r2, r3, #5
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	4413      	add	r3, r2
 8008554:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	68ba      	ldr	r2, [r7, #8]
 800855c:	0151      	lsls	r1, r2, #5
 800855e:	68fa      	ldr	r2, [r7, #12]
 8008560:	440a      	add	r2, r1
 8008562:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008566:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800856a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008572:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008574:	683b      	ldr	r3, [r7, #0]
 8008576:	781b      	ldrb	r3, [r3, #0]
 8008578:	f003 030f 	and.w	r3, r3, #15
 800857c:	2101      	movs	r1, #1
 800857e:	fa01 f303 	lsl.w	r3, r1, r3
 8008582:	b29b      	uxth	r3, r3
 8008584:	43db      	mvns	r3, r3
 8008586:	68f9      	ldr	r1, [r7, #12]
 8008588:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800858c:	4013      	ands	r3, r2
 800858e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008596:	69da      	ldr	r2, [r3, #28]
 8008598:	683b      	ldr	r3, [r7, #0]
 800859a:	781b      	ldrb	r3, [r3, #0]
 800859c:	f003 030f 	and.w	r3, r3, #15
 80085a0:	2101      	movs	r1, #1
 80085a2:	fa01 f303 	lsl.w	r3, r1, r3
 80085a6:	b29b      	uxth	r3, r3
 80085a8:	43db      	mvns	r3, r3
 80085aa:	68f9      	ldr	r1, [r7, #12]
 80085ac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80085b0:	4013      	ands	r3, r2
 80085b2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80085b4:	68bb      	ldr	r3, [r7, #8]
 80085b6:	015a      	lsls	r2, r3, #5
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	4413      	add	r3, r2
 80085bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085c0:	681a      	ldr	r2, [r3, #0]
 80085c2:	68bb      	ldr	r3, [r7, #8]
 80085c4:	0159      	lsls	r1, r3, #5
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	440b      	add	r3, r1
 80085ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085ce:	4619      	mov	r1, r3
 80085d0:	4b35      	ldr	r3, [pc, #212]	; (80086a8 <USB_DeactivateEndpoint+0x1b0>)
 80085d2:	4013      	ands	r3, r2
 80085d4:	600b      	str	r3, [r1, #0]
 80085d6:	e060      	b.n	800869a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80085d8:	68bb      	ldr	r3, [r7, #8]
 80085da:	015a      	lsls	r2, r3, #5
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	4413      	add	r3, r2
 80085e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80085ea:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80085ee:	d11f      	bne.n	8008630 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80085f0:	68bb      	ldr	r3, [r7, #8]
 80085f2:	015a      	lsls	r2, r3, #5
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	4413      	add	r3, r2
 80085f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	68ba      	ldr	r2, [r7, #8]
 8008600:	0151      	lsls	r1, r2, #5
 8008602:	68fa      	ldr	r2, [r7, #12]
 8008604:	440a      	add	r2, r1
 8008606:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800860a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800860e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8008610:	68bb      	ldr	r3, [r7, #8]
 8008612:	015a      	lsls	r2, r3, #5
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	4413      	add	r3, r2
 8008618:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	68ba      	ldr	r2, [r7, #8]
 8008620:	0151      	lsls	r1, r2, #5
 8008622:	68fa      	ldr	r2, [r7, #12]
 8008624:	440a      	add	r2, r1
 8008626:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800862a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800862e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008636:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008638:	683b      	ldr	r3, [r7, #0]
 800863a:	781b      	ldrb	r3, [r3, #0]
 800863c:	f003 030f 	and.w	r3, r3, #15
 8008640:	2101      	movs	r1, #1
 8008642:	fa01 f303 	lsl.w	r3, r1, r3
 8008646:	041b      	lsls	r3, r3, #16
 8008648:	43db      	mvns	r3, r3
 800864a:	68f9      	ldr	r1, [r7, #12]
 800864c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008650:	4013      	ands	r3, r2
 8008652:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800865a:	69da      	ldr	r2, [r3, #28]
 800865c:	683b      	ldr	r3, [r7, #0]
 800865e:	781b      	ldrb	r3, [r3, #0]
 8008660:	f003 030f 	and.w	r3, r3, #15
 8008664:	2101      	movs	r1, #1
 8008666:	fa01 f303 	lsl.w	r3, r1, r3
 800866a:	041b      	lsls	r3, r3, #16
 800866c:	43db      	mvns	r3, r3
 800866e:	68f9      	ldr	r1, [r7, #12]
 8008670:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008674:	4013      	ands	r3, r2
 8008676:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008678:	68bb      	ldr	r3, [r7, #8]
 800867a:	015a      	lsls	r2, r3, #5
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	4413      	add	r3, r2
 8008680:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008684:	681a      	ldr	r2, [r3, #0]
 8008686:	68bb      	ldr	r3, [r7, #8]
 8008688:	0159      	lsls	r1, r3, #5
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	440b      	add	r3, r1
 800868e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008692:	4619      	mov	r1, r3
 8008694:	4b05      	ldr	r3, [pc, #20]	; (80086ac <USB_DeactivateEndpoint+0x1b4>)
 8008696:	4013      	ands	r3, r2
 8008698:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800869a:	2300      	movs	r3, #0
}
 800869c:	4618      	mov	r0, r3
 800869e:	3714      	adds	r7, #20
 80086a0:	46bd      	mov	sp, r7
 80086a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a6:	4770      	bx	lr
 80086a8:	ec337800 	.word	0xec337800
 80086ac:	eff37800 	.word	0xeff37800

080086b0 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80086b0:	b580      	push	{r7, lr}
 80086b2:	b086      	sub	sp, #24
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]
 80086b8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 80086be:	683b      	ldr	r3, [r7, #0]
 80086c0:	781b      	ldrb	r3, [r3, #0]
 80086c2:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80086c4:	683b      	ldr	r3, [r7, #0]
 80086c6:	785b      	ldrb	r3, [r3, #1]
 80086c8:	2b01      	cmp	r3, #1
 80086ca:	f040 810a 	bne.w	80088e2 <USB_EPStartXfer+0x232>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80086ce:	683b      	ldr	r3, [r7, #0]
 80086d0:	695b      	ldr	r3, [r3, #20]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d132      	bne.n	800873c <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80086d6:	693b      	ldr	r3, [r7, #16]
 80086d8:	015a      	lsls	r2, r3, #5
 80086da:	697b      	ldr	r3, [r7, #20]
 80086dc:	4413      	add	r3, r2
 80086de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80086e2:	691b      	ldr	r3, [r3, #16]
 80086e4:	693a      	ldr	r2, [r7, #16]
 80086e6:	0151      	lsls	r1, r2, #5
 80086e8:	697a      	ldr	r2, [r7, #20]
 80086ea:	440a      	add	r2, r1
 80086ec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80086f0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80086f4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80086f8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80086fa:	693b      	ldr	r3, [r7, #16]
 80086fc:	015a      	lsls	r2, r3, #5
 80086fe:	697b      	ldr	r3, [r7, #20]
 8008700:	4413      	add	r3, r2
 8008702:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008706:	691b      	ldr	r3, [r3, #16]
 8008708:	693a      	ldr	r2, [r7, #16]
 800870a:	0151      	lsls	r1, r2, #5
 800870c:	697a      	ldr	r2, [r7, #20]
 800870e:	440a      	add	r2, r1
 8008710:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008714:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008718:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800871a:	693b      	ldr	r3, [r7, #16]
 800871c:	015a      	lsls	r2, r3, #5
 800871e:	697b      	ldr	r3, [r7, #20]
 8008720:	4413      	add	r3, r2
 8008722:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008726:	691b      	ldr	r3, [r3, #16]
 8008728:	693a      	ldr	r2, [r7, #16]
 800872a:	0151      	lsls	r1, r2, #5
 800872c:	697a      	ldr	r2, [r7, #20]
 800872e:	440a      	add	r2, r1
 8008730:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008734:	0cdb      	lsrs	r3, r3, #19
 8008736:	04db      	lsls	r3, r3, #19
 8008738:	6113      	str	r3, [r2, #16]
 800873a:	e074      	b.n	8008826 <USB_EPStartXfer+0x176>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800873c:	693b      	ldr	r3, [r7, #16]
 800873e:	015a      	lsls	r2, r3, #5
 8008740:	697b      	ldr	r3, [r7, #20]
 8008742:	4413      	add	r3, r2
 8008744:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008748:	691b      	ldr	r3, [r3, #16]
 800874a:	693a      	ldr	r2, [r7, #16]
 800874c:	0151      	lsls	r1, r2, #5
 800874e:	697a      	ldr	r2, [r7, #20]
 8008750:	440a      	add	r2, r1
 8008752:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008756:	0cdb      	lsrs	r3, r3, #19
 8008758:	04db      	lsls	r3, r3, #19
 800875a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800875c:	693b      	ldr	r3, [r7, #16]
 800875e:	015a      	lsls	r2, r3, #5
 8008760:	697b      	ldr	r3, [r7, #20]
 8008762:	4413      	add	r3, r2
 8008764:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008768:	691b      	ldr	r3, [r3, #16]
 800876a:	693a      	ldr	r2, [r7, #16]
 800876c:	0151      	lsls	r1, r2, #5
 800876e:	697a      	ldr	r2, [r7, #20]
 8008770:	440a      	add	r2, r1
 8008772:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008776:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800877a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800877e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8008780:	693b      	ldr	r3, [r7, #16]
 8008782:	015a      	lsls	r2, r3, #5
 8008784:	697b      	ldr	r3, [r7, #20]
 8008786:	4413      	add	r3, r2
 8008788:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800878c:	691a      	ldr	r2, [r3, #16]
 800878e:	683b      	ldr	r3, [r7, #0]
 8008790:	6959      	ldr	r1, [r3, #20]
 8008792:	683b      	ldr	r3, [r7, #0]
 8008794:	689b      	ldr	r3, [r3, #8]
 8008796:	440b      	add	r3, r1
 8008798:	1e59      	subs	r1, r3, #1
 800879a:	683b      	ldr	r3, [r7, #0]
 800879c:	689b      	ldr	r3, [r3, #8]
 800879e:	fbb1 f3f3 	udiv	r3, r1, r3
 80087a2:	04d9      	lsls	r1, r3, #19
 80087a4:	4baf      	ldr	r3, [pc, #700]	; (8008a64 <USB_EPStartXfer+0x3b4>)
 80087a6:	400b      	ands	r3, r1
 80087a8:	6939      	ldr	r1, [r7, #16]
 80087aa:	0148      	lsls	r0, r1, #5
 80087ac:	6979      	ldr	r1, [r7, #20]
 80087ae:	4401      	add	r1, r0
 80087b0:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80087b4:	4313      	orrs	r3, r2
 80087b6:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80087b8:	693b      	ldr	r3, [r7, #16]
 80087ba:	015a      	lsls	r2, r3, #5
 80087bc:	697b      	ldr	r3, [r7, #20]
 80087be:	4413      	add	r3, r2
 80087c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087c4:	691a      	ldr	r2, [r3, #16]
 80087c6:	683b      	ldr	r3, [r7, #0]
 80087c8:	695b      	ldr	r3, [r3, #20]
 80087ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80087ce:	6939      	ldr	r1, [r7, #16]
 80087d0:	0148      	lsls	r0, r1, #5
 80087d2:	6979      	ldr	r1, [r7, #20]
 80087d4:	4401      	add	r1, r0
 80087d6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80087da:	4313      	orrs	r3, r2
 80087dc:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80087de:	683b      	ldr	r3, [r7, #0]
 80087e0:	78db      	ldrb	r3, [r3, #3]
 80087e2:	2b01      	cmp	r3, #1
 80087e4:	d11f      	bne.n	8008826 <USB_EPStartXfer+0x176>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80087e6:	693b      	ldr	r3, [r7, #16]
 80087e8:	015a      	lsls	r2, r3, #5
 80087ea:	697b      	ldr	r3, [r7, #20]
 80087ec:	4413      	add	r3, r2
 80087ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087f2:	691b      	ldr	r3, [r3, #16]
 80087f4:	693a      	ldr	r2, [r7, #16]
 80087f6:	0151      	lsls	r1, r2, #5
 80087f8:	697a      	ldr	r2, [r7, #20]
 80087fa:	440a      	add	r2, r1
 80087fc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008800:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8008804:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8008806:	693b      	ldr	r3, [r7, #16]
 8008808:	015a      	lsls	r2, r3, #5
 800880a:	697b      	ldr	r3, [r7, #20]
 800880c:	4413      	add	r3, r2
 800880e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008812:	691b      	ldr	r3, [r3, #16]
 8008814:	693a      	ldr	r2, [r7, #16]
 8008816:	0151      	lsls	r1, r2, #5
 8008818:	697a      	ldr	r2, [r7, #20]
 800881a:	440a      	add	r2, r1
 800881c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008820:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008824:	6113      	str	r3, [r2, #16]
      }
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008826:	693b      	ldr	r3, [r7, #16]
 8008828:	015a      	lsls	r2, r3, #5
 800882a:	697b      	ldr	r3, [r7, #20]
 800882c:	4413      	add	r3, r2
 800882e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	693a      	ldr	r2, [r7, #16]
 8008836:	0151      	lsls	r1, r2, #5
 8008838:	697a      	ldr	r2, [r7, #20]
 800883a:	440a      	add	r2, r1
 800883c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008840:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008844:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8008846:	683b      	ldr	r3, [r7, #0]
 8008848:	78db      	ldrb	r3, [r3, #3]
 800884a:	2b01      	cmp	r3, #1
 800884c:	d015      	beq.n	800887a <USB_EPStartXfer+0x1ca>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800884e:	683b      	ldr	r3, [r7, #0]
 8008850:	695b      	ldr	r3, [r3, #20]
 8008852:	2b00      	cmp	r3, #0
 8008854:	f000 8100 	beq.w	8008a58 <USB_EPStartXfer+0x3a8>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008858:	697b      	ldr	r3, [r7, #20]
 800885a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800885e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008860:	683b      	ldr	r3, [r7, #0]
 8008862:	781b      	ldrb	r3, [r3, #0]
 8008864:	f003 030f 	and.w	r3, r3, #15
 8008868:	2101      	movs	r1, #1
 800886a:	fa01 f303 	lsl.w	r3, r1, r3
 800886e:	6979      	ldr	r1, [r7, #20]
 8008870:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008874:	4313      	orrs	r3, r2
 8008876:	634b      	str	r3, [r1, #52]	; 0x34
 8008878:	e0ee      	b.n	8008a58 <USB_EPStartXfer+0x3a8>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800887a:	697b      	ldr	r3, [r7, #20]
 800887c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008880:	689b      	ldr	r3, [r3, #8]
 8008882:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008886:	2b00      	cmp	r3, #0
 8008888:	d110      	bne.n	80088ac <USB_EPStartXfer+0x1fc>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800888a:	693b      	ldr	r3, [r7, #16]
 800888c:	015a      	lsls	r2, r3, #5
 800888e:	697b      	ldr	r3, [r7, #20]
 8008890:	4413      	add	r3, r2
 8008892:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	693a      	ldr	r2, [r7, #16]
 800889a:	0151      	lsls	r1, r2, #5
 800889c:	697a      	ldr	r2, [r7, #20]
 800889e:	440a      	add	r2, r1
 80088a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80088a4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80088a8:	6013      	str	r3, [r2, #0]
 80088aa:	e00f      	b.n	80088cc <USB_EPStartXfer+0x21c>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80088ac:	693b      	ldr	r3, [r7, #16]
 80088ae:	015a      	lsls	r2, r3, #5
 80088b0:	697b      	ldr	r3, [r7, #20]
 80088b2:	4413      	add	r3, r2
 80088b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	693a      	ldr	r2, [r7, #16]
 80088bc:	0151      	lsls	r1, r2, #5
 80088be:	697a      	ldr	r2, [r7, #20]
 80088c0:	440a      	add	r2, r1
 80088c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80088c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80088ca:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 80088cc:	683b      	ldr	r3, [r7, #0]
 80088ce:	68d9      	ldr	r1, [r3, #12]
 80088d0:	683b      	ldr	r3, [r7, #0]
 80088d2:	781a      	ldrb	r2, [r3, #0]
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	695b      	ldr	r3, [r3, #20]
 80088d8:	b29b      	uxth	r3, r3
 80088da:	6878      	ldr	r0, [r7, #4]
 80088dc:	f000 f9e2 	bl	8008ca4 <USB_WritePacket>
 80088e0:	e0ba      	b.n	8008a58 <USB_EPStartXfer+0x3a8>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80088e2:	693b      	ldr	r3, [r7, #16]
 80088e4:	015a      	lsls	r2, r3, #5
 80088e6:	697b      	ldr	r3, [r7, #20]
 80088e8:	4413      	add	r3, r2
 80088ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088ee:	691b      	ldr	r3, [r3, #16]
 80088f0:	693a      	ldr	r2, [r7, #16]
 80088f2:	0151      	lsls	r1, r2, #5
 80088f4:	697a      	ldr	r2, [r7, #20]
 80088f6:	440a      	add	r2, r1
 80088f8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80088fc:	0cdb      	lsrs	r3, r3, #19
 80088fe:	04db      	lsls	r3, r3, #19
 8008900:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008902:	693b      	ldr	r3, [r7, #16]
 8008904:	015a      	lsls	r2, r3, #5
 8008906:	697b      	ldr	r3, [r7, #20]
 8008908:	4413      	add	r3, r2
 800890a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800890e:	691b      	ldr	r3, [r3, #16]
 8008910:	693a      	ldr	r2, [r7, #16]
 8008912:	0151      	lsls	r1, r2, #5
 8008914:	697a      	ldr	r2, [r7, #20]
 8008916:	440a      	add	r2, r1
 8008918:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800891c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008920:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008924:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8008926:	683b      	ldr	r3, [r7, #0]
 8008928:	695b      	ldr	r3, [r3, #20]
 800892a:	2b00      	cmp	r3, #0
 800892c:	d123      	bne.n	8008976 <USB_EPStartXfer+0x2c6>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800892e:	693b      	ldr	r3, [r7, #16]
 8008930:	015a      	lsls	r2, r3, #5
 8008932:	697b      	ldr	r3, [r7, #20]
 8008934:	4413      	add	r3, r2
 8008936:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800893a:	691a      	ldr	r2, [r3, #16]
 800893c:	683b      	ldr	r3, [r7, #0]
 800893e:	689b      	ldr	r3, [r3, #8]
 8008940:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008944:	6939      	ldr	r1, [r7, #16]
 8008946:	0148      	lsls	r0, r1, #5
 8008948:	6979      	ldr	r1, [r7, #20]
 800894a:	4401      	add	r1, r0
 800894c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008950:	4313      	orrs	r3, r2
 8008952:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008954:	693b      	ldr	r3, [r7, #16]
 8008956:	015a      	lsls	r2, r3, #5
 8008958:	697b      	ldr	r3, [r7, #20]
 800895a:	4413      	add	r3, r2
 800895c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008960:	691b      	ldr	r3, [r3, #16]
 8008962:	693a      	ldr	r2, [r7, #16]
 8008964:	0151      	lsls	r1, r2, #5
 8008966:	697a      	ldr	r2, [r7, #20]
 8008968:	440a      	add	r2, r1
 800896a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800896e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008972:	6113      	str	r3, [r2, #16]
 8008974:	e033      	b.n	80089de <USB_EPStartXfer+0x32e>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008976:	683b      	ldr	r3, [r7, #0]
 8008978:	695a      	ldr	r2, [r3, #20]
 800897a:	683b      	ldr	r3, [r7, #0]
 800897c:	689b      	ldr	r3, [r3, #8]
 800897e:	4413      	add	r3, r2
 8008980:	1e5a      	subs	r2, r3, #1
 8008982:	683b      	ldr	r3, [r7, #0]
 8008984:	689b      	ldr	r3, [r3, #8]
 8008986:	fbb2 f3f3 	udiv	r3, r2, r3
 800898a:	81fb      	strh	r3, [r7, #14]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800898c:	693b      	ldr	r3, [r7, #16]
 800898e:	015a      	lsls	r2, r3, #5
 8008990:	697b      	ldr	r3, [r7, #20]
 8008992:	4413      	add	r3, r2
 8008994:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008998:	691a      	ldr	r2, [r3, #16]
 800899a:	89fb      	ldrh	r3, [r7, #14]
 800899c:	04d9      	lsls	r1, r3, #19
 800899e:	4b31      	ldr	r3, [pc, #196]	; (8008a64 <USB_EPStartXfer+0x3b4>)
 80089a0:	400b      	ands	r3, r1
 80089a2:	6939      	ldr	r1, [r7, #16]
 80089a4:	0148      	lsls	r0, r1, #5
 80089a6:	6979      	ldr	r1, [r7, #20]
 80089a8:	4401      	add	r1, r0
 80089aa:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80089ae:	4313      	orrs	r3, r2
 80089b0:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 80089b2:	693b      	ldr	r3, [r7, #16]
 80089b4:	015a      	lsls	r2, r3, #5
 80089b6:	697b      	ldr	r3, [r7, #20]
 80089b8:	4413      	add	r3, r2
 80089ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089be:	691a      	ldr	r2, [r3, #16]
 80089c0:	683b      	ldr	r3, [r7, #0]
 80089c2:	689b      	ldr	r3, [r3, #8]
 80089c4:	89f9      	ldrh	r1, [r7, #14]
 80089c6:	fb01 f303 	mul.w	r3, r1, r3
 80089ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80089ce:	6939      	ldr	r1, [r7, #16]
 80089d0:	0148      	lsls	r0, r1, #5
 80089d2:	6979      	ldr	r1, [r7, #20]
 80089d4:	4401      	add	r1, r0
 80089d6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80089da:	4313      	orrs	r3, r2
 80089dc:	610b      	str	r3, [r1, #16]
    }

    if (ep->type == EP_TYPE_ISOC)
 80089de:	683b      	ldr	r3, [r7, #0]
 80089e0:	78db      	ldrb	r3, [r3, #3]
 80089e2:	2b01      	cmp	r3, #1
 80089e4:	d128      	bne.n	8008a38 <USB_EPStartXfer+0x388>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80089e6:	697b      	ldr	r3, [r7, #20]
 80089e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089ec:	689b      	ldr	r3, [r3, #8]
 80089ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d110      	bne.n	8008a18 <USB_EPStartXfer+0x368>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80089f6:	693b      	ldr	r3, [r7, #16]
 80089f8:	015a      	lsls	r2, r3, #5
 80089fa:	697b      	ldr	r3, [r7, #20]
 80089fc:	4413      	add	r3, r2
 80089fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	693a      	ldr	r2, [r7, #16]
 8008a06:	0151      	lsls	r1, r2, #5
 8008a08:	697a      	ldr	r2, [r7, #20]
 8008a0a:	440a      	add	r2, r1
 8008a0c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008a10:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008a14:	6013      	str	r3, [r2, #0]
 8008a16:	e00f      	b.n	8008a38 <USB_EPStartXfer+0x388>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008a18:	693b      	ldr	r3, [r7, #16]
 8008a1a:	015a      	lsls	r2, r3, #5
 8008a1c:	697b      	ldr	r3, [r7, #20]
 8008a1e:	4413      	add	r3, r2
 8008a20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	693a      	ldr	r2, [r7, #16]
 8008a28:	0151      	lsls	r1, r2, #5
 8008a2a:	697a      	ldr	r2, [r7, #20]
 8008a2c:	440a      	add	r2, r1
 8008a2e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008a32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008a36:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008a38:	693b      	ldr	r3, [r7, #16]
 8008a3a:	015a      	lsls	r2, r3, #5
 8008a3c:	697b      	ldr	r3, [r7, #20]
 8008a3e:	4413      	add	r3, r2
 8008a40:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	693a      	ldr	r2, [r7, #16]
 8008a48:	0151      	lsls	r1, r2, #5
 8008a4a:	697a      	ldr	r2, [r7, #20]
 8008a4c:	440a      	add	r2, r1
 8008a4e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008a52:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008a56:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008a58:	2300      	movs	r3, #0
}
 8008a5a:	4618      	mov	r0, r3
 8008a5c:	3718      	adds	r7, #24
 8008a5e:	46bd      	mov	sp, r7
 8008a60:	bd80      	pop	{r7, pc}
 8008a62:	bf00      	nop
 8008a64:	1ff80000 	.word	0x1ff80000

08008a68 <USB_EP0StartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008a68:	b480      	push	{r7}
 8008a6a:	b085      	sub	sp, #20
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	6078      	str	r0, [r7, #4]
 8008a70:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008a76:	683b      	ldr	r3, [r7, #0]
 8008a78:	781b      	ldrb	r3, [r3, #0]
 8008a7a:	60bb      	str	r3, [r7, #8]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008a7c:	683b      	ldr	r3, [r7, #0]
 8008a7e:	785b      	ldrb	r3, [r3, #1]
 8008a80:	2b01      	cmp	r3, #1
 8008a82:	f040 80ab 	bne.w	8008bdc <USB_EP0StartXfer+0x174>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008a86:	683b      	ldr	r3, [r7, #0]
 8008a88:	695b      	ldr	r3, [r3, #20]
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d132      	bne.n	8008af4 <USB_EP0StartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008a8e:	68bb      	ldr	r3, [r7, #8]
 8008a90:	015a      	lsls	r2, r3, #5
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	4413      	add	r3, r2
 8008a96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a9a:	691b      	ldr	r3, [r3, #16]
 8008a9c:	68ba      	ldr	r2, [r7, #8]
 8008a9e:	0151      	lsls	r1, r2, #5
 8008aa0:	68fa      	ldr	r2, [r7, #12]
 8008aa2:	440a      	add	r2, r1
 8008aa4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008aa8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008aac:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008ab0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008ab2:	68bb      	ldr	r3, [r7, #8]
 8008ab4:	015a      	lsls	r2, r3, #5
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	4413      	add	r3, r2
 8008aba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008abe:	691b      	ldr	r3, [r3, #16]
 8008ac0:	68ba      	ldr	r2, [r7, #8]
 8008ac2:	0151      	lsls	r1, r2, #5
 8008ac4:	68fa      	ldr	r2, [r7, #12]
 8008ac6:	440a      	add	r2, r1
 8008ac8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008acc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008ad0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008ad2:	68bb      	ldr	r3, [r7, #8]
 8008ad4:	015a      	lsls	r2, r3, #5
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	4413      	add	r3, r2
 8008ada:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ade:	691b      	ldr	r3, [r3, #16]
 8008ae0:	68ba      	ldr	r2, [r7, #8]
 8008ae2:	0151      	lsls	r1, r2, #5
 8008ae4:	68fa      	ldr	r2, [r7, #12]
 8008ae6:	440a      	add	r2, r1
 8008ae8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008aec:	0cdb      	lsrs	r3, r3, #19
 8008aee:	04db      	lsls	r3, r3, #19
 8008af0:	6113      	str	r3, [r2, #16]
 8008af2:	e04e      	b.n	8008b92 <USB_EP0StartXfer+0x12a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008af4:	68bb      	ldr	r3, [r7, #8]
 8008af6:	015a      	lsls	r2, r3, #5
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	4413      	add	r3, r2
 8008afc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b00:	691b      	ldr	r3, [r3, #16]
 8008b02:	68ba      	ldr	r2, [r7, #8]
 8008b04:	0151      	lsls	r1, r2, #5
 8008b06:	68fa      	ldr	r2, [r7, #12]
 8008b08:	440a      	add	r2, r1
 8008b0a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008b0e:	0cdb      	lsrs	r3, r3, #19
 8008b10:	04db      	lsls	r3, r3, #19
 8008b12:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008b14:	68bb      	ldr	r3, [r7, #8]
 8008b16:	015a      	lsls	r2, r3, #5
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	4413      	add	r3, r2
 8008b1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b20:	691b      	ldr	r3, [r3, #16]
 8008b22:	68ba      	ldr	r2, [r7, #8]
 8008b24:	0151      	lsls	r1, r2, #5
 8008b26:	68fa      	ldr	r2, [r7, #12]
 8008b28:	440a      	add	r2, r1
 8008b2a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008b2e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008b32:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008b36:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8008b38:	683b      	ldr	r3, [r7, #0]
 8008b3a:	695a      	ldr	r2, [r3, #20]
 8008b3c:	683b      	ldr	r3, [r7, #0]
 8008b3e:	689b      	ldr	r3, [r3, #8]
 8008b40:	429a      	cmp	r2, r3
 8008b42:	d903      	bls.n	8008b4c <USB_EP0StartXfer+0xe4>
      {
        ep->xfer_len = ep->maxpacket;
 8008b44:	683b      	ldr	r3, [r7, #0]
 8008b46:	689a      	ldr	r2, [r3, #8]
 8008b48:	683b      	ldr	r3, [r7, #0]
 8008b4a:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008b4c:	68bb      	ldr	r3, [r7, #8]
 8008b4e:	015a      	lsls	r2, r3, #5
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	4413      	add	r3, r2
 8008b54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b58:	691b      	ldr	r3, [r3, #16]
 8008b5a:	68ba      	ldr	r2, [r7, #8]
 8008b5c:	0151      	lsls	r1, r2, #5
 8008b5e:	68fa      	ldr	r2, [r7, #12]
 8008b60:	440a      	add	r2, r1
 8008b62:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008b66:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008b6a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008b6c:	68bb      	ldr	r3, [r7, #8]
 8008b6e:	015a      	lsls	r2, r3, #5
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	4413      	add	r3, r2
 8008b74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b78:	691a      	ldr	r2, [r3, #16]
 8008b7a:	683b      	ldr	r3, [r7, #0]
 8008b7c:	695b      	ldr	r3, [r3, #20]
 8008b7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b82:	68b9      	ldr	r1, [r7, #8]
 8008b84:	0148      	lsls	r0, r1, #5
 8008b86:	68f9      	ldr	r1, [r7, #12]
 8008b88:	4401      	add	r1, r0
 8008b8a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008b8e:	4313      	orrs	r3, r2
 8008b90:	610b      	str	r3, [r1, #16]
    }

    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008b92:	68bb      	ldr	r3, [r7, #8]
 8008b94:	015a      	lsls	r2, r3, #5
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	4413      	add	r3, r2
 8008b9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	68ba      	ldr	r2, [r7, #8]
 8008ba2:	0151      	lsls	r1, r2, #5
 8008ba4:	68fa      	ldr	r2, [r7, #12]
 8008ba6:	440a      	add	r2, r1
 8008ba8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008bac:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008bb0:	6013      	str	r3, [r2, #0]

    /* Enable the Tx FIFO Empty Interrupt for this EP */
    if (ep->xfer_len > 0U)
 8008bb2:	683b      	ldr	r3, [r7, #0]
 8008bb4:	695b      	ldr	r3, [r3, #20]
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d06d      	beq.n	8008c96 <USB_EP0StartXfer+0x22e>
    {
      USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008bc0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008bc2:	683b      	ldr	r3, [r7, #0]
 8008bc4:	781b      	ldrb	r3, [r3, #0]
 8008bc6:	f003 030f 	and.w	r3, r3, #15
 8008bca:	2101      	movs	r1, #1
 8008bcc:	fa01 f303 	lsl.w	r3, r1, r3
 8008bd0:	68f9      	ldr	r1, [r7, #12]
 8008bd2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008bd6:	4313      	orrs	r3, r2
 8008bd8:	634b      	str	r3, [r1, #52]	; 0x34
 8008bda:	e05c      	b.n	8008c96 <USB_EP0StartXfer+0x22e>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008bdc:	68bb      	ldr	r3, [r7, #8]
 8008bde:	015a      	lsls	r2, r3, #5
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	4413      	add	r3, r2
 8008be4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008be8:	691b      	ldr	r3, [r3, #16]
 8008bea:	68ba      	ldr	r2, [r7, #8]
 8008bec:	0151      	lsls	r1, r2, #5
 8008bee:	68fa      	ldr	r2, [r7, #12]
 8008bf0:	440a      	add	r2, r1
 8008bf2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008bf6:	0cdb      	lsrs	r3, r3, #19
 8008bf8:	04db      	lsls	r3, r3, #19
 8008bfa:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008bfc:	68bb      	ldr	r3, [r7, #8]
 8008bfe:	015a      	lsls	r2, r3, #5
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	4413      	add	r3, r2
 8008c04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c08:	691b      	ldr	r3, [r3, #16]
 8008c0a:	68ba      	ldr	r2, [r7, #8]
 8008c0c:	0151      	lsls	r1, r2, #5
 8008c0e:	68fa      	ldr	r2, [r7, #12]
 8008c10:	440a      	add	r2, r1
 8008c12:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008c16:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008c1a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008c1e:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8008c20:	683b      	ldr	r3, [r7, #0]
 8008c22:	695b      	ldr	r3, [r3, #20]
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d003      	beq.n	8008c30 <USB_EP0StartXfer+0x1c8>
    {
      ep->xfer_len = ep->maxpacket;
 8008c28:	683b      	ldr	r3, [r7, #0]
 8008c2a:	689a      	ldr	r2, [r3, #8]
 8008c2c:	683b      	ldr	r3, [r7, #0]
 8008c2e:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008c30:	68bb      	ldr	r3, [r7, #8]
 8008c32:	015a      	lsls	r2, r3, #5
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	4413      	add	r3, r2
 8008c38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c3c:	691b      	ldr	r3, [r3, #16]
 8008c3e:	68ba      	ldr	r2, [r7, #8]
 8008c40:	0151      	lsls	r1, r2, #5
 8008c42:	68fa      	ldr	r2, [r7, #12]
 8008c44:	440a      	add	r2, r1
 8008c46:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008c4a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008c4e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8008c50:	68bb      	ldr	r3, [r7, #8]
 8008c52:	015a      	lsls	r2, r3, #5
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	4413      	add	r3, r2
 8008c58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c5c:	691a      	ldr	r2, [r3, #16]
 8008c5e:	683b      	ldr	r3, [r7, #0]
 8008c60:	689b      	ldr	r3, [r3, #8]
 8008c62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c66:	68b9      	ldr	r1, [r7, #8]
 8008c68:	0148      	lsls	r0, r1, #5
 8008c6a:	68f9      	ldr	r1, [r7, #12]
 8008c6c:	4401      	add	r1, r0
 8008c6e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008c72:	4313      	orrs	r3, r2
 8008c74:	610b      	str	r3, [r1, #16]

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008c76:	68bb      	ldr	r3, [r7, #8]
 8008c78:	015a      	lsls	r2, r3, #5
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	4413      	add	r3, r2
 8008c7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	68ba      	ldr	r2, [r7, #8]
 8008c86:	0151      	lsls	r1, r2, #5
 8008c88:	68fa      	ldr	r2, [r7, #12]
 8008c8a:	440a      	add	r2, r1
 8008c8c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008c90:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008c94:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008c96:	2300      	movs	r3, #0
}
 8008c98:	4618      	mov	r0, r3
 8008c9a:	3714      	adds	r7, #20
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca2:	4770      	bx	lr

08008ca4 <USB_WritePacket>:
  * @param  ch_ep_num  endpoint or host channel number
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len)
{
 8008ca4:	b480      	push	{r7}
 8008ca6:	b089      	sub	sp, #36	; 0x24
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	60f8      	str	r0, [r7, #12]
 8008cac:	60b9      	str	r1, [r7, #8]
 8008cae:	4611      	mov	r1, r2
 8008cb0:	461a      	mov	r2, r3
 8008cb2:	460b      	mov	r3, r1
 8008cb4:	71fb      	strb	r3, [r7, #7]
 8008cb6:	4613      	mov	r3, r2
 8008cb8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8008cbe:	68bb      	ldr	r3, [r7, #8]
 8008cc0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8008cc2:	88bb      	ldrh	r3, [r7, #4]
 8008cc4:	3303      	adds	r3, #3
 8008cc6:	089b      	lsrs	r3, r3, #2
 8008cc8:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 8008cca:	2300      	movs	r3, #0
 8008ccc:	61bb      	str	r3, [r7, #24]
 8008cce:	e00f      	b.n	8008cf0 <USB_WritePacket+0x4c>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008cd0:	79fb      	ldrb	r3, [r7, #7]
 8008cd2:	031a      	lsls	r2, r3, #12
 8008cd4:	697b      	ldr	r3, [r7, #20]
 8008cd6:	4413      	add	r3, r2
 8008cd8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008cdc:	461a      	mov	r2, r3
 8008cde:	69fb      	ldr	r3, [r7, #28]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	6013      	str	r3, [r2, #0]
    pSrc++;
 8008ce4:	69fb      	ldr	r3, [r7, #28]
 8008ce6:	3304      	adds	r3, #4
 8008ce8:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8008cea:	69bb      	ldr	r3, [r7, #24]
 8008cec:	3301      	adds	r3, #1
 8008cee:	61bb      	str	r3, [r7, #24]
 8008cf0:	69ba      	ldr	r2, [r7, #24]
 8008cf2:	693b      	ldr	r3, [r7, #16]
 8008cf4:	429a      	cmp	r2, r3
 8008cf6:	d3eb      	bcc.n	8008cd0 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 8008cf8:	2300      	movs	r3, #0
}
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	3724      	adds	r7, #36	; 0x24
 8008cfe:	46bd      	mov	sp, r7
 8008d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d04:	4770      	bx	lr

08008d06 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008d06:	b480      	push	{r7}
 8008d08:	b089      	sub	sp, #36	; 0x24
 8008d0a:	af00      	add	r7, sp, #0
 8008d0c:	60f8      	str	r0, [r7, #12]
 8008d0e:	60b9      	str	r1, [r7, #8]
 8008d10:	4613      	mov	r3, r2
 8008d12:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8008d18:	68bb      	ldr	r3, [r7, #8]
 8008d1a:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8008d1c:	88fb      	ldrh	r3, [r7, #6]
 8008d1e:	3303      	adds	r3, #3
 8008d20:	089b      	lsrs	r3, r3, #2
 8008d22:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8008d24:	2300      	movs	r3, #0
 8008d26:	61bb      	str	r3, [r7, #24]
 8008d28:	e00b      	b.n	8008d42 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008d2a:	697b      	ldr	r3, [r7, #20]
 8008d2c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008d30:	681a      	ldr	r2, [r3, #0]
 8008d32:	69fb      	ldr	r3, [r7, #28]
 8008d34:	601a      	str	r2, [r3, #0]
    pDest++;
 8008d36:	69fb      	ldr	r3, [r7, #28]
 8008d38:	3304      	adds	r3, #4
 8008d3a:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8008d3c:	69bb      	ldr	r3, [r7, #24]
 8008d3e:	3301      	adds	r3, #1
 8008d40:	61bb      	str	r3, [r7, #24]
 8008d42:	69ba      	ldr	r2, [r7, #24]
 8008d44:	693b      	ldr	r3, [r7, #16]
 8008d46:	429a      	cmp	r2, r3
 8008d48:	d3ef      	bcc.n	8008d2a <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8008d4a:	69fb      	ldr	r3, [r7, #28]
}
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	3724      	adds	r7, #36	; 0x24
 8008d50:	46bd      	mov	sp, r7
 8008d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d56:	4770      	bx	lr

08008d58 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008d58:	b480      	push	{r7}
 8008d5a:	b085      	sub	sp, #20
 8008d5c:	af00      	add	r7, sp, #0
 8008d5e:	6078      	str	r0, [r7, #4]
 8008d60:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008d66:	683b      	ldr	r3, [r7, #0]
 8008d68:	781b      	ldrb	r3, [r3, #0]
 8008d6a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008d6c:	683b      	ldr	r3, [r7, #0]
 8008d6e:	785b      	ldrb	r3, [r3, #1]
 8008d70:	2b01      	cmp	r3, #1
 8008d72:	d12c      	bne.n	8008dce <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008d74:	68bb      	ldr	r3, [r7, #8]
 8008d76:	015a      	lsls	r2, r3, #5
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	4413      	add	r3, r2
 8008d7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	db12      	blt.n	8008dac <USB_EPSetStall+0x54>
 8008d86:	68bb      	ldr	r3, [r7, #8]
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d00f      	beq.n	8008dac <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008d8c:	68bb      	ldr	r3, [r7, #8]
 8008d8e:	015a      	lsls	r2, r3, #5
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	4413      	add	r3, r2
 8008d94:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	68ba      	ldr	r2, [r7, #8]
 8008d9c:	0151      	lsls	r1, r2, #5
 8008d9e:	68fa      	ldr	r2, [r7, #12]
 8008da0:	440a      	add	r2, r1
 8008da2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008da6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008daa:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008dac:	68bb      	ldr	r3, [r7, #8]
 8008dae:	015a      	lsls	r2, r3, #5
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	4413      	add	r3, r2
 8008db4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	68ba      	ldr	r2, [r7, #8]
 8008dbc:	0151      	lsls	r1, r2, #5
 8008dbe:	68fa      	ldr	r2, [r7, #12]
 8008dc0:	440a      	add	r2, r1
 8008dc2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008dc6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008dca:	6013      	str	r3, [r2, #0]
 8008dcc:	e02b      	b.n	8008e26 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008dce:	68bb      	ldr	r3, [r7, #8]
 8008dd0:	015a      	lsls	r2, r3, #5
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	4413      	add	r3, r2
 8008dd6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	db12      	blt.n	8008e06 <USB_EPSetStall+0xae>
 8008de0:	68bb      	ldr	r3, [r7, #8]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d00f      	beq.n	8008e06 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008de6:	68bb      	ldr	r3, [r7, #8]
 8008de8:	015a      	lsls	r2, r3, #5
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	4413      	add	r3, r2
 8008dee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	68ba      	ldr	r2, [r7, #8]
 8008df6:	0151      	lsls	r1, r2, #5
 8008df8:	68fa      	ldr	r2, [r7, #12]
 8008dfa:	440a      	add	r2, r1
 8008dfc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008e00:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008e04:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008e06:	68bb      	ldr	r3, [r7, #8]
 8008e08:	015a      	lsls	r2, r3, #5
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	4413      	add	r3, r2
 8008e0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	68ba      	ldr	r2, [r7, #8]
 8008e16:	0151      	lsls	r1, r2, #5
 8008e18:	68fa      	ldr	r2, [r7, #12]
 8008e1a:	440a      	add	r2, r1
 8008e1c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008e20:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008e24:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008e26:	2300      	movs	r3, #0
}
 8008e28:	4618      	mov	r0, r3
 8008e2a:	3714      	adds	r7, #20
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e32:	4770      	bx	lr

08008e34 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008e34:	b480      	push	{r7}
 8008e36:	b085      	sub	sp, #20
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	6078      	str	r0, [r7, #4]
 8008e3c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008e42:	683b      	ldr	r3, [r7, #0]
 8008e44:	781b      	ldrb	r3, [r3, #0]
 8008e46:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008e48:	683b      	ldr	r3, [r7, #0]
 8008e4a:	785b      	ldrb	r3, [r3, #1]
 8008e4c:	2b01      	cmp	r3, #1
 8008e4e:	d128      	bne.n	8008ea2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008e50:	68bb      	ldr	r3, [r7, #8]
 8008e52:	015a      	lsls	r2, r3, #5
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	4413      	add	r3, r2
 8008e58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	68ba      	ldr	r2, [r7, #8]
 8008e60:	0151      	lsls	r1, r2, #5
 8008e62:	68fa      	ldr	r2, [r7, #12]
 8008e64:	440a      	add	r2, r1
 8008e66:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008e6a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008e6e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008e70:	683b      	ldr	r3, [r7, #0]
 8008e72:	78db      	ldrb	r3, [r3, #3]
 8008e74:	2b03      	cmp	r3, #3
 8008e76:	d003      	beq.n	8008e80 <USB_EPClearStall+0x4c>
 8008e78:	683b      	ldr	r3, [r7, #0]
 8008e7a:	78db      	ldrb	r3, [r3, #3]
 8008e7c:	2b02      	cmp	r3, #2
 8008e7e:	d138      	bne.n	8008ef2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008e80:	68bb      	ldr	r3, [r7, #8]
 8008e82:	015a      	lsls	r2, r3, #5
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	4413      	add	r3, r2
 8008e88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	68ba      	ldr	r2, [r7, #8]
 8008e90:	0151      	lsls	r1, r2, #5
 8008e92:	68fa      	ldr	r2, [r7, #12]
 8008e94:	440a      	add	r2, r1
 8008e96:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008e9a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008e9e:	6013      	str	r3, [r2, #0]
 8008ea0:	e027      	b.n	8008ef2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008ea2:	68bb      	ldr	r3, [r7, #8]
 8008ea4:	015a      	lsls	r2, r3, #5
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	4413      	add	r3, r2
 8008eaa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	68ba      	ldr	r2, [r7, #8]
 8008eb2:	0151      	lsls	r1, r2, #5
 8008eb4:	68fa      	ldr	r2, [r7, #12]
 8008eb6:	440a      	add	r2, r1
 8008eb8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008ebc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008ec0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008ec2:	683b      	ldr	r3, [r7, #0]
 8008ec4:	78db      	ldrb	r3, [r3, #3]
 8008ec6:	2b03      	cmp	r3, #3
 8008ec8:	d003      	beq.n	8008ed2 <USB_EPClearStall+0x9e>
 8008eca:	683b      	ldr	r3, [r7, #0]
 8008ecc:	78db      	ldrb	r3, [r3, #3]
 8008ece:	2b02      	cmp	r3, #2
 8008ed0:	d10f      	bne.n	8008ef2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008ed2:	68bb      	ldr	r3, [r7, #8]
 8008ed4:	015a      	lsls	r2, r3, #5
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	4413      	add	r3, r2
 8008eda:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	68ba      	ldr	r2, [r7, #8]
 8008ee2:	0151      	lsls	r1, r2, #5
 8008ee4:	68fa      	ldr	r2, [r7, #12]
 8008ee6:	440a      	add	r2, r1
 8008ee8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008eec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008ef0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008ef2:	2300      	movs	r3, #0
}
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	3714      	adds	r7, #20
 8008ef8:	46bd      	mov	sp, r7
 8008efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efe:	4770      	bx	lr

08008f00 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008f00:	b480      	push	{r7}
 8008f02:	b085      	sub	sp, #20
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	6078      	str	r0, [r7, #4]
 8008f08:	460b      	mov	r3, r1
 8008f0a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	68fa      	ldr	r2, [r7, #12]
 8008f1a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008f1e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008f22:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f2a:	681a      	ldr	r2, [r3, #0]
 8008f2c:	78fb      	ldrb	r3, [r7, #3]
 8008f2e:	011b      	lsls	r3, r3, #4
 8008f30:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8008f34:	68f9      	ldr	r1, [r7, #12]
 8008f36:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008f3a:	4313      	orrs	r3, r2
 8008f3c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008f3e:	2300      	movs	r3, #0
}
 8008f40:	4618      	mov	r0, r3
 8008f42:	3714      	adds	r7, #20
 8008f44:	46bd      	mov	sp, r7
 8008f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4a:	4770      	bx	lr

08008f4c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008f4c:	b480      	push	{r7}
 8008f4e:	b085      	sub	sp, #20
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	68fa      	ldr	r2, [r7, #12]
 8008f62:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008f66:	f023 0303 	bic.w	r3, r3, #3
 8008f6a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f72:	685b      	ldr	r3, [r3, #4]
 8008f74:	68fa      	ldr	r2, [r7, #12]
 8008f76:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008f7a:	f023 0302 	bic.w	r3, r3, #2
 8008f7e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008f80:	2300      	movs	r3, #0
}
 8008f82:	4618      	mov	r0, r3
 8008f84:	3714      	adds	r7, #20
 8008f86:	46bd      	mov	sp, r7
 8008f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f8c:	4770      	bx	lr

08008f8e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008f8e:	b480      	push	{r7}
 8008f90:	b085      	sub	sp, #20
 8008f92:	af00      	add	r7, sp, #0
 8008f94:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	68fa      	ldr	r2, [r7, #12]
 8008fa4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008fa8:	f023 0303 	bic.w	r3, r3, #3
 8008fac:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008fb4:	685b      	ldr	r3, [r3, #4]
 8008fb6:	68fa      	ldr	r2, [r7, #12]
 8008fb8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008fbc:	f043 0302 	orr.w	r3, r3, #2
 8008fc0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008fc2:	2300      	movs	r3, #0
}
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	3714      	adds	r7, #20
 8008fc8:	46bd      	mov	sp, r7
 8008fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fce:	4770      	bx	lr

08008fd0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008fd0:	b480      	push	{r7}
 8008fd2:	b085      	sub	sp, #20
 8008fd4:	af00      	add	r7, sp, #0
 8008fd6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	695b      	ldr	r3, [r3, #20]
 8008fdc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	699b      	ldr	r3, [r3, #24]
 8008fe2:	68fa      	ldr	r2, [r7, #12]
 8008fe4:	4013      	ands	r3, r2
 8008fe6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008fe8:	68fb      	ldr	r3, [r7, #12]
}
 8008fea:	4618      	mov	r0, r3
 8008fec:	3714      	adds	r7, #20
 8008fee:	46bd      	mov	sp, r7
 8008ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff4:	4770      	bx	lr

08008ff6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008ff6:	b480      	push	{r7}
 8008ff8:	b085      	sub	sp, #20
 8008ffa:	af00      	add	r7, sp, #0
 8008ffc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009008:	699b      	ldr	r3, [r3, #24]
 800900a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009012:	69db      	ldr	r3, [r3, #28]
 8009014:	68ba      	ldr	r2, [r7, #8]
 8009016:	4013      	ands	r3, r2
 8009018:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800901a:	68bb      	ldr	r3, [r7, #8]
 800901c:	0c1b      	lsrs	r3, r3, #16
}
 800901e:	4618      	mov	r0, r3
 8009020:	3714      	adds	r7, #20
 8009022:	46bd      	mov	sp, r7
 8009024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009028:	4770      	bx	lr

0800902a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800902a:	b480      	push	{r7}
 800902c:	b085      	sub	sp, #20
 800902e:	af00      	add	r7, sp, #0
 8009030:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800903c:	699b      	ldr	r3, [r3, #24]
 800903e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009046:	69db      	ldr	r3, [r3, #28]
 8009048:	68ba      	ldr	r2, [r7, #8]
 800904a:	4013      	ands	r3, r2
 800904c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800904e:	68bb      	ldr	r3, [r7, #8]
 8009050:	b29b      	uxth	r3, r3
}
 8009052:	4618      	mov	r0, r3
 8009054:	3714      	adds	r7, #20
 8009056:	46bd      	mov	sp, r7
 8009058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800905c:	4770      	bx	lr

0800905e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800905e:	b480      	push	{r7}
 8009060:	b085      	sub	sp, #20
 8009062:	af00      	add	r7, sp, #0
 8009064:	6078      	str	r0, [r7, #4]
 8009066:	460b      	mov	r3, r1
 8009068:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800906e:	78fb      	ldrb	r3, [r7, #3]
 8009070:	015a      	lsls	r2, r3, #5
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	4413      	add	r3, r2
 8009076:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800907a:	689b      	ldr	r3, [r3, #8]
 800907c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009084:	695b      	ldr	r3, [r3, #20]
 8009086:	68ba      	ldr	r2, [r7, #8]
 8009088:	4013      	ands	r3, r2
 800908a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800908c:	68bb      	ldr	r3, [r7, #8]
}
 800908e:	4618      	mov	r0, r3
 8009090:	3714      	adds	r7, #20
 8009092:	46bd      	mov	sp, r7
 8009094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009098:	4770      	bx	lr

0800909a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800909a:	b480      	push	{r7}
 800909c:	b087      	sub	sp, #28
 800909e:	af00      	add	r7, sp, #0
 80090a0:	6078      	str	r0, [r7, #4]
 80090a2:	460b      	mov	r3, r1
 80090a4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 80090aa:	697b      	ldr	r3, [r7, #20]
 80090ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80090b0:	691b      	ldr	r3, [r3, #16]
 80090b2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80090b4:	697b      	ldr	r3, [r7, #20]
 80090b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80090ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80090bc:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80090be:	78fb      	ldrb	r3, [r7, #3]
 80090c0:	f003 030f 	and.w	r3, r3, #15
 80090c4:	68fa      	ldr	r2, [r7, #12]
 80090c6:	fa22 f303 	lsr.w	r3, r2, r3
 80090ca:	01db      	lsls	r3, r3, #7
 80090cc:	b2db      	uxtb	r3, r3
 80090ce:	693a      	ldr	r2, [r7, #16]
 80090d0:	4313      	orrs	r3, r2
 80090d2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80090d4:	78fb      	ldrb	r3, [r7, #3]
 80090d6:	015a      	lsls	r2, r3, #5
 80090d8:	697b      	ldr	r3, [r7, #20]
 80090da:	4413      	add	r3, r2
 80090dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090e0:	689b      	ldr	r3, [r3, #8]
 80090e2:	693a      	ldr	r2, [r7, #16]
 80090e4:	4013      	ands	r3, r2
 80090e6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80090e8:	68bb      	ldr	r3, [r7, #8]
}
 80090ea:	4618      	mov	r0, r3
 80090ec:	371c      	adds	r7, #28
 80090ee:	46bd      	mov	sp, r7
 80090f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f4:	4770      	bx	lr

080090f6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80090f6:	b480      	push	{r7}
 80090f8:	b083      	sub	sp, #12
 80090fa:	af00      	add	r7, sp, #0
 80090fc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	695b      	ldr	r3, [r3, #20]
 8009102:	f003 0301 	and.w	r3, r3, #1
}
 8009106:	4618      	mov	r0, r3
 8009108:	370c      	adds	r7, #12
 800910a:	46bd      	mov	sp, r7
 800910c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009110:	4770      	bx	lr

08009112 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8009112:	b480      	push	{r7}
 8009114:	b085      	sub	sp, #20
 8009116:	af00      	add	r7, sp, #0
 8009118:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	68fa      	ldr	r2, [r7, #12]
 8009128:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800912c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8009130:	f023 0307 	bic.w	r3, r3, #7
 8009134:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800913c:	685b      	ldr	r3, [r3, #4]
 800913e:	68fa      	ldr	r2, [r7, #12]
 8009140:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009144:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009148:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800914a:	2300      	movs	r3, #0
}
 800914c:	4618      	mov	r0, r3
 800914e:	3714      	adds	r7, #20
 8009150:	46bd      	mov	sp, r7
 8009152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009156:	4770      	bx	lr

08009158 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
{
 8009158:	b480      	push	{r7}
 800915a:	b085      	sub	sp, #20
 800915c:	af00      	add	r7, sp, #0
 800915e:	6078      	str	r0, [r7, #4]
 8009160:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	333c      	adds	r3, #60	; 0x3c
 800916a:	3304      	adds	r3, #4
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009170:	68bb      	ldr	r3, [r7, #8]
 8009172:	4a1c      	ldr	r2, [pc, #112]	; (80091e4 <USB_EP0_OutStart+0x8c>)
 8009174:	4293      	cmp	r3, r2
 8009176:	d90a      	bls.n	800918e <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009184:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009188:	d101      	bne.n	800918e <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 800918a:	2300      	movs	r3, #0
 800918c:	e024      	b.n	80091d8 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009194:	461a      	mov	r2, r3
 8009196:	2300      	movs	r3, #0
 8009198:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091a0:	691b      	ldr	r3, [r3, #16]
 80091a2:	68fa      	ldr	r2, [r7, #12]
 80091a4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80091a8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80091ac:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091b4:	691b      	ldr	r3, [r3, #16]
 80091b6:	68fa      	ldr	r2, [r7, #12]
 80091b8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80091bc:	f043 0318 	orr.w	r3, r3, #24
 80091c0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091c8:	691b      	ldr	r3, [r3, #16]
 80091ca:	68fa      	ldr	r2, [r7, #12]
 80091cc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80091d0:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80091d4:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 80091d6:	2300      	movs	r3, #0
}
 80091d8:	4618      	mov	r0, r3
 80091da:	3714      	adds	r7, #20
 80091dc:	46bd      	mov	sp, r7
 80091de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e2:	4770      	bx	lr
 80091e4:	4f54300a 	.word	0x4f54300a

080091e8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80091e8:	b480      	push	{r7}
 80091ea:	b085      	sub	sp, #20
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 80091f0:	2300      	movs	r3, #0
 80091f2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	3301      	adds	r3, #1
 80091f8:	60fb      	str	r3, [r7, #12]
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	4a13      	ldr	r2, [pc, #76]	; (800924c <USB_CoreReset+0x64>)
 80091fe:	4293      	cmp	r3, r2
 8009200:	d901      	bls.n	8009206 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009202:	2303      	movs	r3, #3
 8009204:	e01b      	b.n	800923e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	691b      	ldr	r3, [r3, #16]
 800920a:	2b00      	cmp	r3, #0
 800920c:	daf2      	bge.n	80091f4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800920e:	2300      	movs	r3, #0
 8009210:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	691b      	ldr	r3, [r3, #16]
 8009216:	f043 0201 	orr.w	r2, r3, #1
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	3301      	adds	r3, #1
 8009222:	60fb      	str	r3, [r7, #12]
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	4a09      	ldr	r2, [pc, #36]	; (800924c <USB_CoreReset+0x64>)
 8009228:	4293      	cmp	r3, r2
 800922a:	d901      	bls.n	8009230 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800922c:	2303      	movs	r3, #3
 800922e:	e006      	b.n	800923e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	691b      	ldr	r3, [r3, #16]
 8009234:	f003 0301 	and.w	r3, r3, #1
 8009238:	2b01      	cmp	r3, #1
 800923a:	d0f0      	beq.n	800921e <USB_CoreReset+0x36>

  return HAL_OK;
 800923c:	2300      	movs	r3, #0
}
 800923e:	4618      	mov	r0, r3
 8009240:	3714      	adds	r7, #20
 8009242:	46bd      	mov	sp, r7
 8009244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009248:	4770      	bx	lr
 800924a:	bf00      	nop
 800924c:	00030d40 	.word	0x00030d40

08009250 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009250:	b580      	push	{r7, lr}
 8009252:	b084      	sub	sp, #16
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]
 8009258:	460b      	mov	r3, r1
 800925a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800925c:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8009260:	f003 fb24 	bl	800c8ac <malloc>
 8009264:	4603      	mov	r3, r0
 8009266:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	2b00      	cmp	r3, #0
 800926c:	d105      	bne.n	800927a <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	2200      	movs	r2, #0
 8009272:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8009276:	2302      	movs	r3, #2
 8009278:	e066      	b.n	8009348 <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	68fa      	ldr	r2, [r7, #12]
 800927e:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	7c1b      	ldrb	r3, [r3, #16]
 8009286:	2b00      	cmp	r3, #0
 8009288:	d119      	bne.n	80092be <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800928a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800928e:	2202      	movs	r2, #2
 8009290:	2181      	movs	r1, #129	; 0x81
 8009292:	6878      	ldr	r0, [r7, #4]
 8009294:	f001 ffbc 	bl	800b210 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	2201      	movs	r2, #1
 800929c:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800929e:	f44f 7300 	mov.w	r3, #512	; 0x200
 80092a2:	2202      	movs	r2, #2
 80092a4:	2101      	movs	r1, #1
 80092a6:	6878      	ldr	r0, [r7, #4]
 80092a8:	f001 ffb2 	bl	800b210 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	2201      	movs	r2, #1
 80092b0:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	2210      	movs	r2, #16
 80092b8:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 80092bc:	e016      	b.n	80092ec <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80092be:	2340      	movs	r3, #64	; 0x40
 80092c0:	2202      	movs	r2, #2
 80092c2:	2181      	movs	r1, #129	; 0x81
 80092c4:	6878      	ldr	r0, [r7, #4]
 80092c6:	f001 ffa3 	bl	800b210 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	2201      	movs	r2, #1
 80092ce:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80092d0:	2340      	movs	r3, #64	; 0x40
 80092d2:	2202      	movs	r2, #2
 80092d4:	2101      	movs	r1, #1
 80092d6:	6878      	ldr	r0, [r7, #4]
 80092d8:	f001 ff9a 	bl	800b210 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	2201      	movs	r2, #1
 80092e0:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	2210      	movs	r2, #16
 80092e8:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80092ec:	2308      	movs	r3, #8
 80092ee:	2203      	movs	r2, #3
 80092f0:	2182      	movs	r1, #130	; 0x82
 80092f2:	6878      	ldr	r0, [r7, #4]
 80092f4:	f001 ff8c 	bl	800b210 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	2201      	movs	r2, #1
 80092fc:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	2200      	movs	r2, #0
 800930e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	2200      	movs	r2, #0
 8009316:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	7c1b      	ldrb	r3, [r3, #16]
 800931e:	2b00      	cmp	r3, #0
 8009320:	d109      	bne.n	8009336 <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009328:	f44f 7300 	mov.w	r3, #512	; 0x200
 800932c:	2101      	movs	r1, #1
 800932e:	6878      	ldr	r0, [r7, #4]
 8009330:	f002 f8e8 	bl	800b504 <USBD_LL_PrepareReceive>
 8009334:	e007      	b.n	8009346 <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800933c:	2340      	movs	r3, #64	; 0x40
 800933e:	2101      	movs	r1, #1
 8009340:	6878      	ldr	r0, [r7, #4]
 8009342:	f002 f8df 	bl	800b504 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009346:	2300      	movs	r3, #0
}
 8009348:	4618      	mov	r0, r3
 800934a:	3710      	adds	r7, #16
 800934c:	46bd      	mov	sp, r7
 800934e:	bd80      	pop	{r7, pc}

08009350 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009350:	b580      	push	{r7, lr}
 8009352:	b082      	sub	sp, #8
 8009354:	af00      	add	r7, sp, #0
 8009356:	6078      	str	r0, [r7, #4]
 8009358:	460b      	mov	r3, r1
 800935a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800935c:	2181      	movs	r1, #129	; 0x81
 800935e:	6878      	ldr	r0, [r7, #4]
 8009360:	f001 ff94 	bl	800b28c <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	2200      	movs	r2, #0
 8009368:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800936a:	2101      	movs	r1, #1
 800936c:	6878      	ldr	r0, [r7, #4]
 800936e:	f001 ff8d 	bl	800b28c <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	2200      	movs	r2, #0
 8009376:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800937a:	2182      	movs	r1, #130	; 0x82
 800937c:	6878      	ldr	r0, [r7, #4]
 800937e:	f001 ff85 	bl	800b28c <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	2200      	movs	r2, #0
 8009386:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	2200      	movs	r2, #0
 800938e:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009398:	2b00      	cmp	r3, #0
 800939a:	d00e      	beq.n	80093ba <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80093a2:	685b      	ldr	r3, [r3, #4]
 80093a4:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80093ac:	4618      	mov	r0, r3
 80093ae:	f003 fa85 	bl	800c8bc <free>
    pdev->pClassData = NULL;
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	2200      	movs	r2, #0
 80093b6:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 80093ba:	2300      	movs	r3, #0
}
 80093bc:	4618      	mov	r0, r3
 80093be:	3708      	adds	r7, #8
 80093c0:	46bd      	mov	sp, r7
 80093c2:	bd80      	pop	{r7, pc}

080093c4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80093c4:	b580      	push	{r7, lr}
 80093c6:	b086      	sub	sp, #24
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	6078      	str	r0, [r7, #4]
 80093cc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80093d4:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 80093d6:	2300      	movs	r3, #0
 80093d8:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 80093da:	2300      	movs	r3, #0
 80093dc:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 80093de:	2300      	movs	r3, #0
 80093e0:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80093e2:	683b      	ldr	r3, [r7, #0]
 80093e4:	781b      	ldrb	r3, [r3, #0]
 80093e6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d03a      	beq.n	8009464 <USBD_CDC_Setup+0xa0>
 80093ee:	2b20      	cmp	r3, #32
 80093f0:	f040 8097 	bne.w	8009522 <USBD_CDC_Setup+0x15e>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80093f4:	683b      	ldr	r3, [r7, #0]
 80093f6:	88db      	ldrh	r3, [r3, #6]
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d029      	beq.n	8009450 <USBD_CDC_Setup+0x8c>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80093fc:	683b      	ldr	r3, [r7, #0]
 80093fe:	781b      	ldrb	r3, [r3, #0]
 8009400:	b25b      	sxtb	r3, r3
 8009402:	2b00      	cmp	r3, #0
 8009404:	da11      	bge.n	800942a <USBD_CDC_Setup+0x66>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800940c:	689b      	ldr	r3, [r3, #8]
 800940e:	683a      	ldr	r2, [r7, #0]
 8009410:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8009412:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009414:	683a      	ldr	r2, [r7, #0]
 8009416:	88d2      	ldrh	r2, [r2, #6]
 8009418:	4798      	blx	r3
                                                            req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 800941a:	6939      	ldr	r1, [r7, #16]
 800941c:	683b      	ldr	r3, [r7, #0]
 800941e:	88db      	ldrh	r3, [r3, #6]
 8009420:	461a      	mov	r2, r3
 8009422:	6878      	ldr	r0, [r7, #4]
 8009424:	f001 fa9f 	bl	800a966 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8009428:	e082      	b.n	8009530 <USBD_CDC_Setup+0x16c>
          hcdc->CmdOpCode = req->bRequest;
 800942a:	683b      	ldr	r3, [r7, #0]
 800942c:	785a      	ldrb	r2, [r3, #1]
 800942e:	693b      	ldr	r3, [r7, #16]
 8009430:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8009434:	683b      	ldr	r3, [r7, #0]
 8009436:	88db      	ldrh	r3, [r3, #6]
 8009438:	b2da      	uxtb	r2, r3
 800943a:	693b      	ldr	r3, [r7, #16]
 800943c:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8009440:	6939      	ldr	r1, [r7, #16]
 8009442:	683b      	ldr	r3, [r7, #0]
 8009444:	88db      	ldrh	r3, [r3, #6]
 8009446:	461a      	mov	r2, r3
 8009448:	6878      	ldr	r0, [r7, #4]
 800944a:	f001 fab8 	bl	800a9be <USBD_CtlPrepareRx>
      break;
 800944e:	e06f      	b.n	8009530 <USBD_CDC_Setup+0x16c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009456:	689b      	ldr	r3, [r3, #8]
 8009458:	683a      	ldr	r2, [r7, #0]
 800945a:	7850      	ldrb	r0, [r2, #1]
 800945c:	2200      	movs	r2, #0
 800945e:	6839      	ldr	r1, [r7, #0]
 8009460:	4798      	blx	r3
      break;
 8009462:	e065      	b.n	8009530 <USBD_CDC_Setup+0x16c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009464:	683b      	ldr	r3, [r7, #0]
 8009466:	785b      	ldrb	r3, [r3, #1]
 8009468:	2b0b      	cmp	r3, #11
 800946a:	d84f      	bhi.n	800950c <USBD_CDC_Setup+0x148>
 800946c:	a201      	add	r2, pc, #4	; (adr r2, 8009474 <USBD_CDC_Setup+0xb0>)
 800946e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009472:	bf00      	nop
 8009474:	080094a5 	.word	0x080094a5
 8009478:	0800951b 	.word	0x0800951b
 800947c:	0800950d 	.word	0x0800950d
 8009480:	0800950d 	.word	0x0800950d
 8009484:	0800950d 	.word	0x0800950d
 8009488:	0800950d 	.word	0x0800950d
 800948c:	0800950d 	.word	0x0800950d
 8009490:	0800950d 	.word	0x0800950d
 8009494:	0800950d 	.word	0x0800950d
 8009498:	0800950d 	.word	0x0800950d
 800949c:	080094cd 	.word	0x080094cd
 80094a0:	080094f5 	.word	0x080094f5
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80094aa:	2b03      	cmp	r3, #3
 80094ac:	d107      	bne.n	80094be <USBD_CDC_Setup+0xfa>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80094ae:	f107 030c 	add.w	r3, r7, #12
 80094b2:	2202      	movs	r2, #2
 80094b4:	4619      	mov	r1, r3
 80094b6:	6878      	ldr	r0, [r7, #4]
 80094b8:	f001 fa55 	bl	800a966 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80094bc:	e030      	b.n	8009520 <USBD_CDC_Setup+0x15c>
            USBD_CtlError(pdev, req);
 80094be:	6839      	ldr	r1, [r7, #0]
 80094c0:	6878      	ldr	r0, [r7, #4]
 80094c2:	f001 f9df 	bl	800a884 <USBD_CtlError>
            ret = USBD_FAIL;
 80094c6:	2303      	movs	r3, #3
 80094c8:	75fb      	strb	r3, [r7, #23]
          break;
 80094ca:	e029      	b.n	8009520 <USBD_CDC_Setup+0x15c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80094d2:	2b03      	cmp	r3, #3
 80094d4:	d107      	bne.n	80094e6 <USBD_CDC_Setup+0x122>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80094d6:	f107 030f 	add.w	r3, r7, #15
 80094da:	2201      	movs	r2, #1
 80094dc:	4619      	mov	r1, r3
 80094de:	6878      	ldr	r0, [r7, #4]
 80094e0:	f001 fa41 	bl	800a966 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80094e4:	e01c      	b.n	8009520 <USBD_CDC_Setup+0x15c>
            USBD_CtlError(pdev, req);
 80094e6:	6839      	ldr	r1, [r7, #0]
 80094e8:	6878      	ldr	r0, [r7, #4]
 80094ea:	f001 f9cb 	bl	800a884 <USBD_CtlError>
            ret = USBD_FAIL;
 80094ee:	2303      	movs	r3, #3
 80094f0:	75fb      	strb	r3, [r7, #23]
          break;
 80094f2:	e015      	b.n	8009520 <USBD_CDC_Setup+0x15c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80094fa:	2b03      	cmp	r3, #3
 80094fc:	d00f      	beq.n	800951e <USBD_CDC_Setup+0x15a>
          {
            USBD_CtlError(pdev, req);
 80094fe:	6839      	ldr	r1, [r7, #0]
 8009500:	6878      	ldr	r0, [r7, #4]
 8009502:	f001 f9bf 	bl	800a884 <USBD_CtlError>
            ret = USBD_FAIL;
 8009506:	2303      	movs	r3, #3
 8009508:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800950a:	e008      	b.n	800951e <USBD_CDC_Setup+0x15a>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800950c:	6839      	ldr	r1, [r7, #0]
 800950e:	6878      	ldr	r0, [r7, #4]
 8009510:	f001 f9b8 	bl	800a884 <USBD_CtlError>
          ret = USBD_FAIL;
 8009514:	2303      	movs	r3, #3
 8009516:	75fb      	strb	r3, [r7, #23]
          break;
 8009518:	e002      	b.n	8009520 <USBD_CDC_Setup+0x15c>
          break;
 800951a:	bf00      	nop
 800951c:	e008      	b.n	8009530 <USBD_CDC_Setup+0x16c>
          break;
 800951e:	bf00      	nop
      }
      break;
 8009520:	e006      	b.n	8009530 <USBD_CDC_Setup+0x16c>

    default:
      USBD_CtlError(pdev, req);
 8009522:	6839      	ldr	r1, [r7, #0]
 8009524:	6878      	ldr	r0, [r7, #4]
 8009526:	f001 f9ad 	bl	800a884 <USBD_CtlError>
      ret = USBD_FAIL;
 800952a:	2303      	movs	r3, #3
 800952c:	75fb      	strb	r3, [r7, #23]
      break;
 800952e:	bf00      	nop
  }

  return (uint8_t)ret;
 8009530:	7dfb      	ldrb	r3, [r7, #23]
}
 8009532:	4618      	mov	r0, r3
 8009534:	3718      	adds	r7, #24
 8009536:	46bd      	mov	sp, r7
 8009538:	bd80      	pop	{r7, pc}
 800953a:	bf00      	nop

0800953c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800953c:	b580      	push	{r7, lr}
 800953e:	b084      	sub	sp, #16
 8009540:	af00      	add	r7, sp, #0
 8009542:	6078      	str	r0, [r7, #4]
 8009544:	460b      	mov	r3, r1
 8009546:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800954e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009556:	2b00      	cmp	r3, #0
 8009558:	d101      	bne.n	800955e <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800955a:	2303      	movs	r3, #3
 800955c:	e04f      	b.n	80095fe <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009564:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8009566:	78fa      	ldrb	r2, [r7, #3]
 8009568:	6879      	ldr	r1, [r7, #4]
 800956a:	4613      	mov	r3, r2
 800956c:	009b      	lsls	r3, r3, #2
 800956e:	4413      	add	r3, r2
 8009570:	009b      	lsls	r3, r3, #2
 8009572:	440b      	add	r3, r1
 8009574:	3318      	adds	r3, #24
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	2b00      	cmp	r3, #0
 800957a:	d029      	beq.n	80095d0 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800957c:	78fa      	ldrb	r2, [r7, #3]
 800957e:	6879      	ldr	r1, [r7, #4]
 8009580:	4613      	mov	r3, r2
 8009582:	009b      	lsls	r3, r3, #2
 8009584:	4413      	add	r3, r2
 8009586:	009b      	lsls	r3, r3, #2
 8009588:	440b      	add	r3, r1
 800958a:	3318      	adds	r3, #24
 800958c:	681a      	ldr	r2, [r3, #0]
 800958e:	78f9      	ldrb	r1, [r7, #3]
 8009590:	68f8      	ldr	r0, [r7, #12]
 8009592:	460b      	mov	r3, r1
 8009594:	00db      	lsls	r3, r3, #3
 8009596:	1a5b      	subs	r3, r3, r1
 8009598:	009b      	lsls	r3, r3, #2
 800959a:	4403      	add	r3, r0
 800959c:	3344      	adds	r3, #68	; 0x44
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	fbb2 f1f3 	udiv	r1, r2, r3
 80095a4:	fb03 f301 	mul.w	r3, r3, r1
 80095a8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d110      	bne.n	80095d0 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 80095ae:	78fa      	ldrb	r2, [r7, #3]
 80095b0:	6879      	ldr	r1, [r7, #4]
 80095b2:	4613      	mov	r3, r2
 80095b4:	009b      	lsls	r3, r3, #2
 80095b6:	4413      	add	r3, r2
 80095b8:	009b      	lsls	r3, r3, #2
 80095ba:	440b      	add	r3, r1
 80095bc:	3318      	adds	r3, #24
 80095be:	2200      	movs	r2, #0
 80095c0:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80095c2:	78f9      	ldrb	r1, [r7, #3]
 80095c4:	2300      	movs	r3, #0
 80095c6:	2200      	movs	r2, #0
 80095c8:	6878      	ldr	r0, [r7, #4]
 80095ca:	f001 ff63 	bl	800b494 <USBD_LL_Transmit>
 80095ce:	e015      	b.n	80095fc <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 80095d0:	68bb      	ldr	r3, [r7, #8]
 80095d2:	2200      	movs	r2, #0
 80095d4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80095de:	691b      	ldr	r3, [r3, #16]
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d00b      	beq.n	80095fc <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80095ea:	691b      	ldr	r3, [r3, #16]
 80095ec:	68ba      	ldr	r2, [r7, #8]
 80095ee:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 80095f2:	68ba      	ldr	r2, [r7, #8]
 80095f4:	f502 7104 	add.w	r1, r2, #528	; 0x210
 80095f8:	78fa      	ldrb	r2, [r7, #3]
 80095fa:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80095fc:	2300      	movs	r3, #0
}
 80095fe:	4618      	mov	r0, r3
 8009600:	3710      	adds	r7, #16
 8009602:	46bd      	mov	sp, r7
 8009604:	bd80      	pop	{r7, pc}

08009606 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009606:	b580      	push	{r7, lr}
 8009608:	b084      	sub	sp, #16
 800960a:	af00      	add	r7, sp, #0
 800960c:	6078      	str	r0, [r7, #4]
 800960e:	460b      	mov	r3, r1
 8009610:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009618:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009620:	2b00      	cmp	r3, #0
 8009622:	d101      	bne.n	8009628 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009624:	2303      	movs	r3, #3
 8009626:	e015      	b.n	8009654 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009628:	78fb      	ldrb	r3, [r7, #3]
 800962a:	4619      	mov	r1, r3
 800962c:	6878      	ldr	r0, [r7, #4]
 800962e:	f001 ffa1 	bl	800b574 <USBD_LL_GetRxDataSize>
 8009632:	4602      	mov	r2, r0
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009640:	68db      	ldr	r3, [r3, #12]
 8009642:	68fa      	ldr	r2, [r7, #12]
 8009644:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8009648:	68fa      	ldr	r2, [r7, #12]
 800964a:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800964e:	4611      	mov	r1, r2
 8009650:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8009652:	2300      	movs	r3, #0
}
 8009654:	4618      	mov	r0, r3
 8009656:	3710      	adds	r7, #16
 8009658:	46bd      	mov	sp, r7
 800965a:	bd80      	pop	{r7, pc}

0800965c <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800965c:	b580      	push	{r7, lr}
 800965e:	b084      	sub	sp, #16
 8009660:	af00      	add	r7, sp, #0
 8009662:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800966a:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009672:	2b00      	cmp	r3, #0
 8009674:	d015      	beq.n	80096a2 <USBD_CDC_EP0_RxReady+0x46>
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800967c:	2bff      	cmp	r3, #255	; 0xff
 800967e:	d010      	beq.n	80096a2 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009686:	689b      	ldr	r3, [r3, #8]
 8009688:	68fa      	ldr	r2, [r7, #12]
 800968a:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800968e:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8009690:	68fa      	ldr	r2, [r7, #12]
 8009692:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009696:	b292      	uxth	r2, r2
 8009698:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	22ff      	movs	r2, #255	; 0xff
 800969e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 80096a2:	2300      	movs	r3, #0
}
 80096a4:	4618      	mov	r0, r3
 80096a6:	3710      	adds	r7, #16
 80096a8:	46bd      	mov	sp, r7
 80096aa:	bd80      	pop	{r7, pc}

080096ac <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80096ac:	b480      	push	{r7}
 80096ae:	b083      	sub	sp, #12
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	2243      	movs	r2, #67	; 0x43
 80096b8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 80096ba:	4b03      	ldr	r3, [pc, #12]	; (80096c8 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80096bc:	4618      	mov	r0, r3
 80096be:	370c      	adds	r7, #12
 80096c0:	46bd      	mov	sp, r7
 80096c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c6:	4770      	bx	lr
 80096c8:	20000094 	.word	0x20000094

080096cc <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80096cc:	b480      	push	{r7}
 80096ce:	b083      	sub	sp, #12
 80096d0:	af00      	add	r7, sp, #0
 80096d2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	2243      	movs	r2, #67	; 0x43
 80096d8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 80096da:	4b03      	ldr	r3, [pc, #12]	; (80096e8 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80096dc:	4618      	mov	r0, r3
 80096de:	370c      	adds	r7, #12
 80096e0:	46bd      	mov	sp, r7
 80096e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e6:	4770      	bx	lr
 80096e8:	20000050 	.word	0x20000050

080096ec <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80096ec:	b480      	push	{r7}
 80096ee:	b083      	sub	sp, #12
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	2243      	movs	r2, #67	; 0x43
 80096f8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 80096fa:	4b03      	ldr	r3, [pc, #12]	; (8009708 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80096fc:	4618      	mov	r0, r3
 80096fe:	370c      	adds	r7, #12
 8009700:	46bd      	mov	sp, r7
 8009702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009706:	4770      	bx	lr
 8009708:	200000d8 	.word	0x200000d8

0800970c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800970c:	b480      	push	{r7}
 800970e:	b083      	sub	sp, #12
 8009710:	af00      	add	r7, sp, #0
 8009712:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	220a      	movs	r2, #10
 8009718:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800971a:	4b03      	ldr	r3, [pc, #12]	; (8009728 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800971c:	4618      	mov	r0, r3
 800971e:	370c      	adds	r7, #12
 8009720:	46bd      	mov	sp, r7
 8009722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009726:	4770      	bx	lr
 8009728:	2000000c 	.word	0x2000000c

0800972c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800972c:	b480      	push	{r7}
 800972e:	b083      	sub	sp, #12
 8009730:	af00      	add	r7, sp, #0
 8009732:	6078      	str	r0, [r7, #4]
 8009734:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8009736:	683b      	ldr	r3, [r7, #0]
 8009738:	2b00      	cmp	r3, #0
 800973a:	d101      	bne.n	8009740 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800973c:	2303      	movs	r3, #3
 800973e:	e004      	b.n	800974a <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	683a      	ldr	r2, [r7, #0]
 8009744:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 8009748:	2300      	movs	r3, #0
}
 800974a:	4618      	mov	r0, r3
 800974c:	370c      	adds	r7, #12
 800974e:	46bd      	mov	sp, r7
 8009750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009754:	4770      	bx	lr

08009756 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8009756:	b480      	push	{r7}
 8009758:	b087      	sub	sp, #28
 800975a:	af00      	add	r7, sp, #0
 800975c:	60f8      	str	r0, [r7, #12]
 800975e:	60b9      	str	r1, [r7, #8]
 8009760:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009768:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800976a:	697b      	ldr	r3, [r7, #20]
 800976c:	68ba      	ldr	r2, [r7, #8]
 800976e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8009772:	697b      	ldr	r3, [r7, #20]
 8009774:	687a      	ldr	r2, [r7, #4]
 8009776:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800977a:	2300      	movs	r3, #0
}
 800977c:	4618      	mov	r0, r3
 800977e:	371c      	adds	r7, #28
 8009780:	46bd      	mov	sp, r7
 8009782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009786:	4770      	bx	lr

08009788 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8009788:	b480      	push	{r7}
 800978a:	b085      	sub	sp, #20
 800978c:	af00      	add	r7, sp, #0
 800978e:	6078      	str	r0, [r7, #4]
 8009790:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009798:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	683a      	ldr	r2, [r7, #0]
 800979e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 80097a2:	2300      	movs	r3, #0
}
 80097a4:	4618      	mov	r0, r3
 80097a6:	3714      	adds	r7, #20
 80097a8:	46bd      	mov	sp, r7
 80097aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ae:	4770      	bx	lr

080097b0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80097b0:	b580      	push	{r7, lr}
 80097b2:	b084      	sub	sp, #16
 80097b4:	af00      	add	r7, sp, #0
 80097b6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80097be:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d101      	bne.n	80097ce <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80097ca:	2303      	movs	r3, #3
 80097cc:	e016      	b.n	80097fc <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	7c1b      	ldrb	r3, [r3, #16]
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d109      	bne.n	80097ea <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80097dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80097e0:	2101      	movs	r1, #1
 80097e2:	6878      	ldr	r0, [r7, #4]
 80097e4:	f001 fe8e 	bl	800b504 <USBD_LL_PrepareReceive>
 80097e8:	e007      	b.n	80097fa <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80097f0:	2340      	movs	r3, #64	; 0x40
 80097f2:	2101      	movs	r1, #1
 80097f4:	6878      	ldr	r0, [r7, #4]
 80097f6:	f001 fe85 	bl	800b504 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80097fa:	2300      	movs	r3, #0
}
 80097fc:	4618      	mov	r0, r3
 80097fe:	3710      	adds	r7, #16
 8009800:	46bd      	mov	sp, r7
 8009802:	bd80      	pop	{r7, pc}

08009804 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009804:	b580      	push	{r7, lr}
 8009806:	b086      	sub	sp, #24
 8009808:	af00      	add	r7, sp, #0
 800980a:	60f8      	str	r0, [r7, #12]
 800980c:	60b9      	str	r1, [r7, #8]
 800980e:	4613      	mov	r3, r2
 8009810:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	2b00      	cmp	r3, #0
 8009816:	d101      	bne.n	800981c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8009818:	2303      	movs	r3, #3
 800981a:	e01f      	b.n	800985c <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	2200      	movs	r2, #0
 8009820:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	2200      	movs	r2, #0
 8009828:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	2200      	movs	r2, #0
 8009830:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009834:	68bb      	ldr	r3, [r7, #8]
 8009836:	2b00      	cmp	r3, #0
 8009838:	d003      	beq.n	8009842 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	68ba      	ldr	r2, [r7, #8]
 800983e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	2201      	movs	r2, #1
 8009846:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	79fa      	ldrb	r2, [r7, #7]
 800984e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009850:	68f8      	ldr	r0, [r7, #12]
 8009852:	f001 fc61 	bl	800b118 <USBD_LL_Init>
 8009856:	4603      	mov	r3, r0
 8009858:	75fb      	strb	r3, [r7, #23]

  return ret;
 800985a:	7dfb      	ldrb	r3, [r7, #23]
}
 800985c:	4618      	mov	r0, r3
 800985e:	3718      	adds	r7, #24
 8009860:	46bd      	mov	sp, r7
 8009862:	bd80      	pop	{r7, pc}

08009864 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009864:	b580      	push	{r7, lr}
 8009866:	b084      	sub	sp, #16
 8009868:	af00      	add	r7, sp, #0
 800986a:	6078      	str	r0, [r7, #4]
 800986c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800986e:	2300      	movs	r3, #0
 8009870:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8009872:	683b      	ldr	r3, [r7, #0]
 8009874:	2b00      	cmp	r3, #0
 8009876:	d101      	bne.n	800987c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8009878:	2303      	movs	r3, #3
 800987a:	e016      	b.n	80098aa <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	683a      	ldr	r2, [r7, #0]
 8009880:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800988a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800988c:	2b00      	cmp	r3, #0
 800988e:	d00b      	beq.n	80098a8 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009896:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009898:	f107 020e 	add.w	r2, r7, #14
 800989c:	4610      	mov	r0, r2
 800989e:	4798      	blx	r3
 80098a0:	4602      	mov	r2, r0
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 80098a8:	2300      	movs	r3, #0
}
 80098aa:	4618      	mov	r0, r3
 80098ac:	3710      	adds	r7, #16
 80098ae:	46bd      	mov	sp, r7
 80098b0:	bd80      	pop	{r7, pc}

080098b2 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80098b2:	b580      	push	{r7, lr}
 80098b4:	b082      	sub	sp, #8
 80098b6:	af00      	add	r7, sp, #0
 80098b8:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80098ba:	6878      	ldr	r0, [r7, #4]
 80098bc:	f001 fc76 	bl	800b1ac <USBD_LL_Start>
 80098c0:	4603      	mov	r3, r0
}
 80098c2:	4618      	mov	r0, r3
 80098c4:	3708      	adds	r7, #8
 80098c6:	46bd      	mov	sp, r7
 80098c8:	bd80      	pop	{r7, pc}

080098ca <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80098ca:	b480      	push	{r7}
 80098cc:	b083      	sub	sp, #12
 80098ce:	af00      	add	r7, sp, #0
 80098d0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80098d2:	2300      	movs	r3, #0
}
 80098d4:	4618      	mov	r0, r3
 80098d6:	370c      	adds	r7, #12
 80098d8:	46bd      	mov	sp, r7
 80098da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098de:	4770      	bx	lr

080098e0 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80098e0:	b580      	push	{r7, lr}
 80098e2:	b084      	sub	sp, #16
 80098e4:	af00      	add	r7, sp, #0
 80098e6:	6078      	str	r0, [r7, #4]
 80098e8:	460b      	mov	r3, r1
 80098ea:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80098ec:	2303      	movs	r3, #3
 80098ee:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d009      	beq.n	800990e <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	78fa      	ldrb	r2, [r7, #3]
 8009904:	4611      	mov	r1, r2
 8009906:	6878      	ldr	r0, [r7, #4]
 8009908:	4798      	blx	r3
 800990a:	4603      	mov	r3, r0
 800990c:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800990e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009910:	4618      	mov	r0, r3
 8009912:	3710      	adds	r7, #16
 8009914:	46bd      	mov	sp, r7
 8009916:	bd80      	pop	{r7, pc}

08009918 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009918:	b580      	push	{r7, lr}
 800991a:	b082      	sub	sp, #8
 800991c:	af00      	add	r7, sp, #0
 800991e:	6078      	str	r0, [r7, #4]
 8009920:	460b      	mov	r3, r1
 8009922:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800992a:	2b00      	cmp	r3, #0
 800992c:	d007      	beq.n	800993e <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009934:	685b      	ldr	r3, [r3, #4]
 8009936:	78fa      	ldrb	r2, [r7, #3]
 8009938:	4611      	mov	r1, r2
 800993a:	6878      	ldr	r0, [r7, #4]
 800993c:	4798      	blx	r3
  }

  return USBD_OK;
 800993e:	2300      	movs	r3, #0
}
 8009940:	4618      	mov	r0, r3
 8009942:	3708      	adds	r7, #8
 8009944:	46bd      	mov	sp, r7
 8009946:	bd80      	pop	{r7, pc}

08009948 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009948:	b580      	push	{r7, lr}
 800994a:	b084      	sub	sp, #16
 800994c:	af00      	add	r7, sp, #0
 800994e:	6078      	str	r0, [r7, #4]
 8009950:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009958:	6839      	ldr	r1, [r7, #0]
 800995a:	4618      	mov	r0, r3
 800995c:	f000 ff58 	bl	800a810 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	2201      	movs	r2, #1
 8009964:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800996e:	461a      	mov	r2, r3
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800997c:	f003 031f 	and.w	r3, r3, #31
 8009980:	2b01      	cmp	r3, #1
 8009982:	d00e      	beq.n	80099a2 <USBD_LL_SetupStage+0x5a>
 8009984:	2b01      	cmp	r3, #1
 8009986:	d302      	bcc.n	800998e <USBD_LL_SetupStage+0x46>
 8009988:	2b02      	cmp	r3, #2
 800998a:	d014      	beq.n	80099b6 <USBD_LL_SetupStage+0x6e>
 800998c:	e01d      	b.n	80099ca <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009994:	4619      	mov	r1, r3
 8009996:	6878      	ldr	r0, [r7, #4]
 8009998:	f000 fa18 	bl	8009dcc <USBD_StdDevReq>
 800999c:	4603      	mov	r3, r0
 800999e:	73fb      	strb	r3, [r7, #15]
      break;
 80099a0:	e020      	b.n	80099e4 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80099a8:	4619      	mov	r1, r3
 80099aa:	6878      	ldr	r0, [r7, #4]
 80099ac:	f000 fa7c 	bl	8009ea8 <USBD_StdItfReq>
 80099b0:	4603      	mov	r3, r0
 80099b2:	73fb      	strb	r3, [r7, #15]
      break;
 80099b4:	e016      	b.n	80099e4 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80099bc:	4619      	mov	r1, r3
 80099be:	6878      	ldr	r0, [r7, #4]
 80099c0:	f000 fab8 	bl	8009f34 <USBD_StdEPReq>
 80099c4:	4603      	mov	r3, r0
 80099c6:	73fb      	strb	r3, [r7, #15]
      break;
 80099c8:	e00c      	b.n	80099e4 <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80099d0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80099d4:	b2db      	uxtb	r3, r3
 80099d6:	4619      	mov	r1, r3
 80099d8:	6878      	ldr	r0, [r7, #4]
 80099da:	f001 fc8d 	bl	800b2f8 <USBD_LL_StallEP>
 80099de:	4603      	mov	r3, r0
 80099e0:	73fb      	strb	r3, [r7, #15]
      break;
 80099e2:	bf00      	nop
  }

  return ret;
 80099e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80099e6:	4618      	mov	r0, r3
 80099e8:	3710      	adds	r7, #16
 80099ea:	46bd      	mov	sp, r7
 80099ec:	bd80      	pop	{r7, pc}

080099ee <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80099ee:	b580      	push	{r7, lr}
 80099f0:	b086      	sub	sp, #24
 80099f2:	af00      	add	r7, sp, #0
 80099f4:	60f8      	str	r0, [r7, #12]
 80099f6:	460b      	mov	r3, r1
 80099f8:	607a      	str	r2, [r7, #4]
 80099fa:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80099fc:	7afb      	ldrb	r3, [r7, #11]
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d137      	bne.n	8009a72 <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8009a08:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009a10:	2b03      	cmp	r3, #3
 8009a12:	d14a      	bne.n	8009aaa <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8009a14:	693b      	ldr	r3, [r7, #16]
 8009a16:	689a      	ldr	r2, [r3, #8]
 8009a18:	693b      	ldr	r3, [r7, #16]
 8009a1a:	68db      	ldr	r3, [r3, #12]
 8009a1c:	429a      	cmp	r2, r3
 8009a1e:	d913      	bls.n	8009a48 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8009a20:	693b      	ldr	r3, [r7, #16]
 8009a22:	689a      	ldr	r2, [r3, #8]
 8009a24:	693b      	ldr	r3, [r7, #16]
 8009a26:	68db      	ldr	r3, [r3, #12]
 8009a28:	1ad2      	subs	r2, r2, r3
 8009a2a:	693b      	ldr	r3, [r7, #16]
 8009a2c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8009a2e:	693b      	ldr	r3, [r7, #16]
 8009a30:	68da      	ldr	r2, [r3, #12]
 8009a32:	693b      	ldr	r3, [r7, #16]
 8009a34:	689b      	ldr	r3, [r3, #8]
 8009a36:	4293      	cmp	r3, r2
 8009a38:	bf28      	it	cs
 8009a3a:	4613      	movcs	r3, r2
 8009a3c:	461a      	mov	r2, r3
 8009a3e:	6879      	ldr	r1, [r7, #4]
 8009a40:	68f8      	ldr	r0, [r7, #12]
 8009a42:	f000 ffd9 	bl	800a9f8 <USBD_CtlContinueRx>
 8009a46:	e030      	b.n	8009aaa <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009a4e:	691b      	ldr	r3, [r3, #16]
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d00a      	beq.n	8009a6a <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009a5a:	2b03      	cmp	r3, #3
 8009a5c:	d105      	bne.n	8009a6a <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009a64:	691b      	ldr	r3, [r3, #16]
 8009a66:	68f8      	ldr	r0, [r7, #12]
 8009a68:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 8009a6a:	68f8      	ldr	r0, [r7, #12]
 8009a6c:	f000 ffd5 	bl	800aa1a <USBD_CtlSendStatus>
 8009a70:	e01b      	b.n	8009aaa <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009a78:	699b      	ldr	r3, [r3, #24]
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d013      	beq.n	8009aa6 <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8009a84:	2b03      	cmp	r3, #3
 8009a86:	d10e      	bne.n	8009aa6 <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009a8e:	699b      	ldr	r3, [r3, #24]
 8009a90:	7afa      	ldrb	r2, [r7, #11]
 8009a92:	4611      	mov	r1, r2
 8009a94:	68f8      	ldr	r0, [r7, #12]
 8009a96:	4798      	blx	r3
 8009a98:	4603      	mov	r3, r0
 8009a9a:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 8009a9c:	7dfb      	ldrb	r3, [r7, #23]
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d003      	beq.n	8009aaa <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 8009aa2:	7dfb      	ldrb	r3, [r7, #23]
 8009aa4:	e002      	b.n	8009aac <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009aa6:	2303      	movs	r3, #3
 8009aa8:	e000      	b.n	8009aac <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 8009aaa:	2300      	movs	r3, #0
}
 8009aac:	4618      	mov	r0, r3
 8009aae:	3718      	adds	r7, #24
 8009ab0:	46bd      	mov	sp, r7
 8009ab2:	bd80      	pop	{r7, pc}

08009ab4 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009ab4:	b580      	push	{r7, lr}
 8009ab6:	b086      	sub	sp, #24
 8009ab8:	af00      	add	r7, sp, #0
 8009aba:	60f8      	str	r0, [r7, #12]
 8009abc:	460b      	mov	r3, r1
 8009abe:	607a      	str	r2, [r7, #4]
 8009ac0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8009ac2:	7afb      	ldrb	r3, [r7, #11]
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d16a      	bne.n	8009b9e <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	3314      	adds	r3, #20
 8009acc:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009ad4:	2b02      	cmp	r3, #2
 8009ad6:	d155      	bne.n	8009b84 <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 8009ad8:	693b      	ldr	r3, [r7, #16]
 8009ada:	689a      	ldr	r2, [r3, #8]
 8009adc:	693b      	ldr	r3, [r7, #16]
 8009ade:	68db      	ldr	r3, [r3, #12]
 8009ae0:	429a      	cmp	r2, r3
 8009ae2:	d914      	bls.n	8009b0e <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8009ae4:	693b      	ldr	r3, [r7, #16]
 8009ae6:	689a      	ldr	r2, [r3, #8]
 8009ae8:	693b      	ldr	r3, [r7, #16]
 8009aea:	68db      	ldr	r3, [r3, #12]
 8009aec:	1ad2      	subs	r2, r2, r3
 8009aee:	693b      	ldr	r3, [r7, #16]
 8009af0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8009af2:	693b      	ldr	r3, [r7, #16]
 8009af4:	689b      	ldr	r3, [r3, #8]
 8009af6:	461a      	mov	r2, r3
 8009af8:	6879      	ldr	r1, [r7, #4]
 8009afa:	68f8      	ldr	r0, [r7, #12]
 8009afc:	f000 ff4e 	bl	800a99c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009b00:	2300      	movs	r3, #0
 8009b02:	2200      	movs	r2, #0
 8009b04:	2100      	movs	r1, #0
 8009b06:	68f8      	ldr	r0, [r7, #12]
 8009b08:	f001 fcfc 	bl	800b504 <USBD_LL_PrepareReceive>
 8009b0c:	e03a      	b.n	8009b84 <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009b0e:	693b      	ldr	r3, [r7, #16]
 8009b10:	68da      	ldr	r2, [r3, #12]
 8009b12:	693b      	ldr	r3, [r7, #16]
 8009b14:	689b      	ldr	r3, [r3, #8]
 8009b16:	429a      	cmp	r2, r3
 8009b18:	d11c      	bne.n	8009b54 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8009b1a:	693b      	ldr	r3, [r7, #16]
 8009b1c:	685a      	ldr	r2, [r3, #4]
 8009b1e:	693b      	ldr	r3, [r7, #16]
 8009b20:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009b22:	429a      	cmp	r2, r3
 8009b24:	d316      	bcc.n	8009b54 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8009b26:	693b      	ldr	r3, [r7, #16]
 8009b28:	685a      	ldr	r2, [r3, #4]
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009b30:	429a      	cmp	r2, r3
 8009b32:	d20f      	bcs.n	8009b54 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009b34:	2200      	movs	r2, #0
 8009b36:	2100      	movs	r1, #0
 8009b38:	68f8      	ldr	r0, [r7, #12]
 8009b3a:	f000 ff2f 	bl	800a99c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	2200      	movs	r2, #0
 8009b42:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009b46:	2300      	movs	r3, #0
 8009b48:	2200      	movs	r2, #0
 8009b4a:	2100      	movs	r1, #0
 8009b4c:	68f8      	ldr	r0, [r7, #12]
 8009b4e:	f001 fcd9 	bl	800b504 <USBD_LL_PrepareReceive>
 8009b52:	e017      	b.n	8009b84 <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009b5a:	68db      	ldr	r3, [r3, #12]
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d00a      	beq.n	8009b76 <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009b66:	2b03      	cmp	r3, #3
 8009b68:	d105      	bne.n	8009b76 <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009b70:	68db      	ldr	r3, [r3, #12]
 8009b72:	68f8      	ldr	r0, [r7, #12]
 8009b74:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009b76:	2180      	movs	r1, #128	; 0x80
 8009b78:	68f8      	ldr	r0, [r7, #12]
 8009b7a:	f001 fbbd 	bl	800b2f8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009b7e:	68f8      	ldr	r0, [r7, #12]
 8009b80:	f000 ff5e 	bl	800aa40 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8009b8a:	2b01      	cmp	r3, #1
 8009b8c:	d123      	bne.n	8009bd6 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8009b8e:	68f8      	ldr	r0, [r7, #12]
 8009b90:	f7ff fe9b 	bl	80098ca <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	2200      	movs	r2, #0
 8009b98:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8009b9c:	e01b      	b.n	8009bd6 <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ba4:	695b      	ldr	r3, [r3, #20]
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d013      	beq.n	8009bd2 <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8009bb0:	2b03      	cmp	r3, #3
 8009bb2:	d10e      	bne.n	8009bd2 <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009bba:	695b      	ldr	r3, [r3, #20]
 8009bbc:	7afa      	ldrb	r2, [r7, #11]
 8009bbe:	4611      	mov	r1, r2
 8009bc0:	68f8      	ldr	r0, [r7, #12]
 8009bc2:	4798      	blx	r3
 8009bc4:	4603      	mov	r3, r0
 8009bc6:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 8009bc8:	7dfb      	ldrb	r3, [r7, #23]
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d003      	beq.n	8009bd6 <USBD_LL_DataInStage+0x122>
    {
      return ret;
 8009bce:	7dfb      	ldrb	r3, [r7, #23]
 8009bd0:	e002      	b.n	8009bd8 <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009bd2:	2303      	movs	r3, #3
 8009bd4:	e000      	b.n	8009bd8 <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 8009bd6:	2300      	movs	r3, #0
}
 8009bd8:	4618      	mov	r0, r3
 8009bda:	3718      	adds	r7, #24
 8009bdc:	46bd      	mov	sp, r7
 8009bde:	bd80      	pop	{r7, pc}

08009be0 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009be0:	b580      	push	{r7, lr}
 8009be2:	b082      	sub	sp, #8
 8009be4:	af00      	add	r7, sp, #0
 8009be6:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	2201      	movs	r2, #1
 8009bec:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	2200      	movs	r2, #0
 8009bf4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	2200      	movs	r2, #0
 8009bfc:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	2200      	movs	r2, #0
 8009c02:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d009      	beq.n	8009c24 <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009c16:	685b      	ldr	r3, [r3, #4]
 8009c18:	687a      	ldr	r2, [r7, #4]
 8009c1a:	6852      	ldr	r2, [r2, #4]
 8009c1c:	b2d2      	uxtb	r2, r2
 8009c1e:	4611      	mov	r1, r2
 8009c20:	6878      	ldr	r0, [r7, #4]
 8009c22:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009c24:	2340      	movs	r3, #64	; 0x40
 8009c26:	2200      	movs	r2, #0
 8009c28:	2100      	movs	r1, #0
 8009c2a:	6878      	ldr	r0, [r7, #4]
 8009c2c:	f001 faf0 	bl	800b210 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	2201      	movs	r2, #1
 8009c34:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	2240      	movs	r2, #64	; 0x40
 8009c3c:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009c40:	2340      	movs	r3, #64	; 0x40
 8009c42:	2200      	movs	r2, #0
 8009c44:	2180      	movs	r1, #128	; 0x80
 8009c46:	6878      	ldr	r0, [r7, #4]
 8009c48:	f001 fae2 	bl	800b210 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	2201      	movs	r2, #1
 8009c50:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	2240      	movs	r2, #64	; 0x40
 8009c56:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8009c58:	2300      	movs	r3, #0
}
 8009c5a:	4618      	mov	r0, r3
 8009c5c:	3708      	adds	r7, #8
 8009c5e:	46bd      	mov	sp, r7
 8009c60:	bd80      	pop	{r7, pc}

08009c62 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009c62:	b480      	push	{r7}
 8009c64:	b083      	sub	sp, #12
 8009c66:	af00      	add	r7, sp, #0
 8009c68:	6078      	str	r0, [r7, #4]
 8009c6a:	460b      	mov	r3, r1
 8009c6c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	78fa      	ldrb	r2, [r7, #3]
 8009c72:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009c74:	2300      	movs	r3, #0
}
 8009c76:	4618      	mov	r0, r3
 8009c78:	370c      	adds	r7, #12
 8009c7a:	46bd      	mov	sp, r7
 8009c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c80:	4770      	bx	lr

08009c82 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009c82:	b480      	push	{r7}
 8009c84:	b083      	sub	sp, #12
 8009c86:	af00      	add	r7, sp, #0
 8009c88:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	2204      	movs	r2, #4
 8009c9a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8009c9e:	2300      	movs	r3, #0
}
 8009ca0:	4618      	mov	r0, r3
 8009ca2:	370c      	adds	r7, #12
 8009ca4:	46bd      	mov	sp, r7
 8009ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009caa:	4770      	bx	lr

08009cac <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009cac:	b480      	push	{r7}
 8009cae:	b083      	sub	sp, #12
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009cba:	2b04      	cmp	r3, #4
 8009cbc:	d105      	bne.n	8009cca <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8009cca:	2300      	movs	r3, #0
}
 8009ccc:	4618      	mov	r0, r3
 8009cce:	370c      	adds	r7, #12
 8009cd0:	46bd      	mov	sp, r7
 8009cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd6:	4770      	bx	lr

08009cd8 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009cd8:	b580      	push	{r7, lr}
 8009cda:	b082      	sub	sp, #8
 8009cdc:	af00      	add	r7, sp, #0
 8009cde:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009ce6:	2b03      	cmp	r3, #3
 8009ce8:	d10b      	bne.n	8009d02 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009cf0:	69db      	ldr	r3, [r3, #28]
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d005      	beq.n	8009d02 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009cfc:	69db      	ldr	r3, [r3, #28]
 8009cfe:	6878      	ldr	r0, [r7, #4]
 8009d00:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009d02:	2300      	movs	r3, #0
}
 8009d04:	4618      	mov	r0, r3
 8009d06:	3708      	adds	r7, #8
 8009d08:	46bd      	mov	sp, r7
 8009d0a:	bd80      	pop	{r7, pc}

08009d0c <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009d0c:	b480      	push	{r7}
 8009d0e:	b083      	sub	sp, #12
 8009d10:	af00      	add	r7, sp, #0
 8009d12:	6078      	str	r0, [r7, #4]
 8009d14:	460b      	mov	r3, r1
 8009d16:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8009d18:	2300      	movs	r3, #0
}
 8009d1a:	4618      	mov	r0, r3
 8009d1c:	370c      	adds	r7, #12
 8009d1e:	46bd      	mov	sp, r7
 8009d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d24:	4770      	bx	lr

08009d26 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009d26:	b480      	push	{r7}
 8009d28:	b083      	sub	sp, #12
 8009d2a:	af00      	add	r7, sp, #0
 8009d2c:	6078      	str	r0, [r7, #4]
 8009d2e:	460b      	mov	r3, r1
 8009d30:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8009d32:	2300      	movs	r3, #0
}
 8009d34:	4618      	mov	r0, r3
 8009d36:	370c      	adds	r7, #12
 8009d38:	46bd      	mov	sp, r7
 8009d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d3e:	4770      	bx	lr

08009d40 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009d40:	b480      	push	{r7}
 8009d42:	b083      	sub	sp, #12
 8009d44:	af00      	add	r7, sp, #0
 8009d46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009d48:	2300      	movs	r3, #0
}
 8009d4a:	4618      	mov	r0, r3
 8009d4c:	370c      	adds	r7, #12
 8009d4e:	46bd      	mov	sp, r7
 8009d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d54:	4770      	bx	lr

08009d56 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009d56:	b580      	push	{r7, lr}
 8009d58:	b082      	sub	sp, #8
 8009d5a:	af00      	add	r7, sp, #0
 8009d5c:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	2201      	movs	r2, #1
 8009d62:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d009      	beq.n	8009d84 <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009d76:	685b      	ldr	r3, [r3, #4]
 8009d78:	687a      	ldr	r2, [r7, #4]
 8009d7a:	6852      	ldr	r2, [r2, #4]
 8009d7c:	b2d2      	uxtb	r2, r2
 8009d7e:	4611      	mov	r1, r2
 8009d80:	6878      	ldr	r0, [r7, #4]
 8009d82:	4798      	blx	r3
  }

  return USBD_OK;
 8009d84:	2300      	movs	r3, #0
}
 8009d86:	4618      	mov	r0, r3
 8009d88:	3708      	adds	r7, #8
 8009d8a:	46bd      	mov	sp, r7
 8009d8c:	bd80      	pop	{r7, pc}

08009d8e <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8009d8e:	b480      	push	{r7}
 8009d90:	b087      	sub	sp, #28
 8009d92:	af00      	add	r7, sp, #0
 8009d94:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8009d9a:	697b      	ldr	r3, [r7, #20]
 8009d9c:	781b      	ldrb	r3, [r3, #0]
 8009d9e:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8009da0:	697b      	ldr	r3, [r7, #20]
 8009da2:	3301      	adds	r3, #1
 8009da4:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009da6:	697b      	ldr	r3, [r7, #20]
 8009da8:	781b      	ldrb	r3, [r3, #0]
 8009daa:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009dac:	8a3b      	ldrh	r3, [r7, #16]
 8009dae:	021b      	lsls	r3, r3, #8
 8009db0:	b21a      	sxth	r2, r3
 8009db2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009db6:	4313      	orrs	r3, r2
 8009db8:	b21b      	sxth	r3, r3
 8009dba:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8009dbc:	89fb      	ldrh	r3, [r7, #14]
}
 8009dbe:	4618      	mov	r0, r3
 8009dc0:	371c      	adds	r7, #28
 8009dc2:	46bd      	mov	sp, r7
 8009dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc8:	4770      	bx	lr
	...

08009dcc <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009dcc:	b580      	push	{r7, lr}
 8009dce:	b084      	sub	sp, #16
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	6078      	str	r0, [r7, #4]
 8009dd4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009dd6:	2300      	movs	r3, #0
 8009dd8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009dda:	683b      	ldr	r3, [r7, #0]
 8009ddc:	781b      	ldrb	r3, [r3, #0]
 8009dde:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009de2:	2b20      	cmp	r3, #32
 8009de4:	d004      	beq.n	8009df0 <USBD_StdDevReq+0x24>
 8009de6:	2b40      	cmp	r3, #64	; 0x40
 8009de8:	d002      	beq.n	8009df0 <USBD_StdDevReq+0x24>
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d00a      	beq.n	8009e04 <USBD_StdDevReq+0x38>
 8009dee:	e050      	b.n	8009e92 <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009df6:	689b      	ldr	r3, [r3, #8]
 8009df8:	6839      	ldr	r1, [r7, #0]
 8009dfa:	6878      	ldr	r0, [r7, #4]
 8009dfc:	4798      	blx	r3
 8009dfe:	4603      	mov	r3, r0
 8009e00:	73fb      	strb	r3, [r7, #15]
    break;
 8009e02:	e04b      	b.n	8009e9c <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8009e04:	683b      	ldr	r3, [r7, #0]
 8009e06:	785b      	ldrb	r3, [r3, #1]
 8009e08:	2b09      	cmp	r3, #9
 8009e0a:	d83c      	bhi.n	8009e86 <USBD_StdDevReq+0xba>
 8009e0c:	a201      	add	r2, pc, #4	; (adr r2, 8009e14 <USBD_StdDevReq+0x48>)
 8009e0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e12:	bf00      	nop
 8009e14:	08009e69 	.word	0x08009e69
 8009e18:	08009e7d 	.word	0x08009e7d
 8009e1c:	08009e87 	.word	0x08009e87
 8009e20:	08009e73 	.word	0x08009e73
 8009e24:	08009e87 	.word	0x08009e87
 8009e28:	08009e47 	.word	0x08009e47
 8009e2c:	08009e3d 	.word	0x08009e3d
 8009e30:	08009e87 	.word	0x08009e87
 8009e34:	08009e5f 	.word	0x08009e5f
 8009e38:	08009e51 	.word	0x08009e51
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 8009e3c:	6839      	ldr	r1, [r7, #0]
 8009e3e:	6878      	ldr	r0, [r7, #4]
 8009e40:	f000 f9d0 	bl	800a1e4 <USBD_GetDescriptor>
      break;
 8009e44:	e024      	b.n	8009e90 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 8009e46:	6839      	ldr	r1, [r7, #0]
 8009e48:	6878      	ldr	r0, [r7, #4]
 8009e4a:	f000 fb5f 	bl	800a50c <USBD_SetAddress>
      break;
 8009e4e:	e01f      	b.n	8009e90 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 8009e50:	6839      	ldr	r1, [r7, #0]
 8009e52:	6878      	ldr	r0, [r7, #4]
 8009e54:	f000 fb9c 	bl	800a590 <USBD_SetConfig>
 8009e58:	4603      	mov	r3, r0
 8009e5a:	73fb      	strb	r3, [r7, #15]
      break;
 8009e5c:	e018      	b.n	8009e90 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 8009e5e:	6839      	ldr	r1, [r7, #0]
 8009e60:	6878      	ldr	r0, [r7, #4]
 8009e62:	f000 fc39 	bl	800a6d8 <USBD_GetConfig>
      break;
 8009e66:	e013      	b.n	8009e90 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 8009e68:	6839      	ldr	r1, [r7, #0]
 8009e6a:	6878      	ldr	r0, [r7, #4]
 8009e6c:	f000 fc68 	bl	800a740 <USBD_GetStatus>
      break;
 8009e70:	e00e      	b.n	8009e90 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 8009e72:	6839      	ldr	r1, [r7, #0]
 8009e74:	6878      	ldr	r0, [r7, #4]
 8009e76:	f000 fc96 	bl	800a7a6 <USBD_SetFeature>
      break;
 8009e7a:	e009      	b.n	8009e90 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 8009e7c:	6839      	ldr	r1, [r7, #0]
 8009e7e:	6878      	ldr	r0, [r7, #4]
 8009e80:	f000 fca5 	bl	800a7ce <USBD_ClrFeature>
      break;
 8009e84:	e004      	b.n	8009e90 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 8009e86:	6839      	ldr	r1, [r7, #0]
 8009e88:	6878      	ldr	r0, [r7, #4]
 8009e8a:	f000 fcfb 	bl	800a884 <USBD_CtlError>
      break;
 8009e8e:	bf00      	nop
    }
    break;
 8009e90:	e004      	b.n	8009e9c <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 8009e92:	6839      	ldr	r1, [r7, #0]
 8009e94:	6878      	ldr	r0, [r7, #4]
 8009e96:	f000 fcf5 	bl	800a884 <USBD_CtlError>
    break;
 8009e9a:	bf00      	nop
  }

  return ret;
 8009e9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e9e:	4618      	mov	r0, r3
 8009ea0:	3710      	adds	r7, #16
 8009ea2:	46bd      	mov	sp, r7
 8009ea4:	bd80      	pop	{r7, pc}
 8009ea6:	bf00      	nop

08009ea8 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009ea8:	b580      	push	{r7, lr}
 8009eaa:	b084      	sub	sp, #16
 8009eac:	af00      	add	r7, sp, #0
 8009eae:	6078      	str	r0, [r7, #4]
 8009eb0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009eb2:	2300      	movs	r3, #0
 8009eb4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009eb6:	683b      	ldr	r3, [r7, #0]
 8009eb8:	781b      	ldrb	r3, [r3, #0]
 8009eba:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009ebe:	2b20      	cmp	r3, #32
 8009ec0:	d003      	beq.n	8009eca <USBD_StdItfReq+0x22>
 8009ec2:	2b40      	cmp	r3, #64	; 0x40
 8009ec4:	d001      	beq.n	8009eca <USBD_StdItfReq+0x22>
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d12a      	bne.n	8009f20 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009ed0:	3b01      	subs	r3, #1
 8009ed2:	2b02      	cmp	r3, #2
 8009ed4:	d81d      	bhi.n	8009f12 <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009ed6:	683b      	ldr	r3, [r7, #0]
 8009ed8:	889b      	ldrh	r3, [r3, #4]
 8009eda:	b2db      	uxtb	r3, r3
 8009edc:	2b01      	cmp	r3, #1
 8009ede:	d813      	bhi.n	8009f08 <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ee6:	689b      	ldr	r3, [r3, #8]
 8009ee8:	6839      	ldr	r1, [r7, #0]
 8009eea:	6878      	ldr	r0, [r7, #4]
 8009eec:	4798      	blx	r3
 8009eee:	4603      	mov	r3, r0
 8009ef0:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 8009ef2:	683b      	ldr	r3, [r7, #0]
 8009ef4:	88db      	ldrh	r3, [r3, #6]
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d110      	bne.n	8009f1c <USBD_StdItfReq+0x74>
 8009efa:	7bfb      	ldrb	r3, [r7, #15]
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d10d      	bne.n	8009f1c <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 8009f00:	6878      	ldr	r0, [r7, #4]
 8009f02:	f000 fd8a 	bl	800aa1a <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 8009f06:	e009      	b.n	8009f1c <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 8009f08:	6839      	ldr	r1, [r7, #0]
 8009f0a:	6878      	ldr	r0, [r7, #4]
 8009f0c:	f000 fcba 	bl	800a884 <USBD_CtlError>
      break;
 8009f10:	e004      	b.n	8009f1c <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 8009f12:	6839      	ldr	r1, [r7, #0]
 8009f14:	6878      	ldr	r0, [r7, #4]
 8009f16:	f000 fcb5 	bl	800a884 <USBD_CtlError>
      break;
 8009f1a:	e000      	b.n	8009f1e <USBD_StdItfReq+0x76>
      break;
 8009f1c:	bf00      	nop
    }
    break;
 8009f1e:	e004      	b.n	8009f2a <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 8009f20:	6839      	ldr	r1, [r7, #0]
 8009f22:	6878      	ldr	r0, [r7, #4]
 8009f24:	f000 fcae 	bl	800a884 <USBD_CtlError>
    break;
 8009f28:	bf00      	nop
  }

  return ret;
 8009f2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f2c:	4618      	mov	r0, r3
 8009f2e:	3710      	adds	r7, #16
 8009f30:	46bd      	mov	sp, r7
 8009f32:	bd80      	pop	{r7, pc}

08009f34 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009f34:	b580      	push	{r7, lr}
 8009f36:	b084      	sub	sp, #16
 8009f38:	af00      	add	r7, sp, #0
 8009f3a:	6078      	str	r0, [r7, #4]
 8009f3c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8009f3e:	2300      	movs	r3, #0
 8009f40:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8009f42:	683b      	ldr	r3, [r7, #0]
 8009f44:	889b      	ldrh	r3, [r3, #4]
 8009f46:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009f48:	683b      	ldr	r3, [r7, #0]
 8009f4a:	781b      	ldrb	r3, [r3, #0]
 8009f4c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009f50:	2b20      	cmp	r3, #32
 8009f52:	d004      	beq.n	8009f5e <USBD_StdEPReq+0x2a>
 8009f54:	2b40      	cmp	r3, #64	; 0x40
 8009f56:	d002      	beq.n	8009f5e <USBD_StdEPReq+0x2a>
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d00a      	beq.n	8009f72 <USBD_StdEPReq+0x3e>
 8009f5c:	e137      	b.n	800a1ce <USBD_StdEPReq+0x29a>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009f64:	689b      	ldr	r3, [r3, #8]
 8009f66:	6839      	ldr	r1, [r7, #0]
 8009f68:	6878      	ldr	r0, [r7, #4]
 8009f6a:	4798      	blx	r3
 8009f6c:	4603      	mov	r3, r0
 8009f6e:	73fb      	strb	r3, [r7, #15]
    break;
 8009f70:	e132      	b.n	800a1d8 <USBD_StdEPReq+0x2a4>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8009f72:	683b      	ldr	r3, [r7, #0]
 8009f74:	785b      	ldrb	r3, [r3, #1]
 8009f76:	2b01      	cmp	r3, #1
 8009f78:	d03e      	beq.n	8009ff8 <USBD_StdEPReq+0xc4>
 8009f7a:	2b03      	cmp	r3, #3
 8009f7c:	d002      	beq.n	8009f84 <USBD_StdEPReq+0x50>
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d079      	beq.n	800a076 <USBD_StdEPReq+0x142>
 8009f82:	e11e      	b.n	800a1c2 <USBD_StdEPReq+0x28e>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009f8a:	2b02      	cmp	r3, #2
 8009f8c:	d002      	beq.n	8009f94 <USBD_StdEPReq+0x60>
 8009f8e:	2b03      	cmp	r3, #3
 8009f90:	d015      	beq.n	8009fbe <USBD_StdEPReq+0x8a>
 8009f92:	e02b      	b.n	8009fec <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009f94:	7bbb      	ldrb	r3, [r7, #14]
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d00c      	beq.n	8009fb4 <USBD_StdEPReq+0x80>
 8009f9a:	7bbb      	ldrb	r3, [r7, #14]
 8009f9c:	2b80      	cmp	r3, #128	; 0x80
 8009f9e:	d009      	beq.n	8009fb4 <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8009fa0:	7bbb      	ldrb	r3, [r7, #14]
 8009fa2:	4619      	mov	r1, r3
 8009fa4:	6878      	ldr	r0, [r7, #4]
 8009fa6:	f001 f9a7 	bl	800b2f8 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009faa:	2180      	movs	r1, #128	; 0x80
 8009fac:	6878      	ldr	r0, [r7, #4]
 8009fae:	f001 f9a3 	bl	800b2f8 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8009fb2:	e020      	b.n	8009ff6 <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 8009fb4:	6839      	ldr	r1, [r7, #0]
 8009fb6:	6878      	ldr	r0, [r7, #4]
 8009fb8:	f000 fc64 	bl	800a884 <USBD_CtlError>
        break;
 8009fbc:	e01b      	b.n	8009ff6 <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8009fbe:	683b      	ldr	r3, [r7, #0]
 8009fc0:	885b      	ldrh	r3, [r3, #2]
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d10e      	bne.n	8009fe4 <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009fc6:	7bbb      	ldrb	r3, [r7, #14]
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d00b      	beq.n	8009fe4 <USBD_StdEPReq+0xb0>
 8009fcc:	7bbb      	ldrb	r3, [r7, #14]
 8009fce:	2b80      	cmp	r3, #128	; 0x80
 8009fd0:	d008      	beq.n	8009fe4 <USBD_StdEPReq+0xb0>
 8009fd2:	683b      	ldr	r3, [r7, #0]
 8009fd4:	88db      	ldrh	r3, [r3, #6]
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d104      	bne.n	8009fe4 <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 8009fda:	7bbb      	ldrb	r3, [r7, #14]
 8009fdc:	4619      	mov	r1, r3
 8009fde:	6878      	ldr	r0, [r7, #4]
 8009fe0:	f001 f98a 	bl	800b2f8 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 8009fe4:	6878      	ldr	r0, [r7, #4]
 8009fe6:	f000 fd18 	bl	800aa1a <USBD_CtlSendStatus>

        break;
 8009fea:	e004      	b.n	8009ff6 <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 8009fec:	6839      	ldr	r1, [r7, #0]
 8009fee:	6878      	ldr	r0, [r7, #4]
 8009ff0:	f000 fc48 	bl	800a884 <USBD_CtlError>
        break;
 8009ff4:	bf00      	nop
      }
      break;
 8009ff6:	e0e9      	b.n	800a1cc <USBD_StdEPReq+0x298>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009ffe:	2b02      	cmp	r3, #2
 800a000:	d002      	beq.n	800a008 <USBD_StdEPReq+0xd4>
 800a002:	2b03      	cmp	r3, #3
 800a004:	d015      	beq.n	800a032 <USBD_StdEPReq+0xfe>
 800a006:	e02f      	b.n	800a068 <USBD_StdEPReq+0x134>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a008:	7bbb      	ldrb	r3, [r7, #14]
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d00c      	beq.n	800a028 <USBD_StdEPReq+0xf4>
 800a00e:	7bbb      	ldrb	r3, [r7, #14]
 800a010:	2b80      	cmp	r3, #128	; 0x80
 800a012:	d009      	beq.n	800a028 <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800a014:	7bbb      	ldrb	r3, [r7, #14]
 800a016:	4619      	mov	r1, r3
 800a018:	6878      	ldr	r0, [r7, #4]
 800a01a:	f001 f96d 	bl	800b2f8 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a01e:	2180      	movs	r1, #128	; 0x80
 800a020:	6878      	ldr	r0, [r7, #4]
 800a022:	f001 f969 	bl	800b2f8 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800a026:	e025      	b.n	800a074 <USBD_StdEPReq+0x140>
          USBD_CtlError(pdev, req);
 800a028:	6839      	ldr	r1, [r7, #0]
 800a02a:	6878      	ldr	r0, [r7, #4]
 800a02c:	f000 fc2a 	bl	800a884 <USBD_CtlError>
        break;
 800a030:	e020      	b.n	800a074 <USBD_StdEPReq+0x140>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800a032:	683b      	ldr	r3, [r7, #0]
 800a034:	885b      	ldrh	r3, [r3, #2]
 800a036:	2b00      	cmp	r3, #0
 800a038:	d11b      	bne.n	800a072 <USBD_StdEPReq+0x13e>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800a03a:	7bbb      	ldrb	r3, [r7, #14]
 800a03c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a040:	2b00      	cmp	r3, #0
 800a042:	d004      	beq.n	800a04e <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a044:	7bbb      	ldrb	r3, [r7, #14]
 800a046:	4619      	mov	r1, r3
 800a048:	6878      	ldr	r0, [r7, #4]
 800a04a:	f001 f98b 	bl	800b364 <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 800a04e:	6878      	ldr	r0, [r7, #4]
 800a050:	f000 fce3 	bl	800aa1a <USBD_CtlSendStatus>
          ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a05a:	689b      	ldr	r3, [r3, #8]
 800a05c:	6839      	ldr	r1, [r7, #0]
 800a05e:	6878      	ldr	r0, [r7, #4]
 800a060:	4798      	blx	r3
 800a062:	4603      	mov	r3, r0
 800a064:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a066:	e004      	b.n	800a072 <USBD_StdEPReq+0x13e>

      default:
        USBD_CtlError(pdev, req);
 800a068:	6839      	ldr	r1, [r7, #0]
 800a06a:	6878      	ldr	r0, [r7, #4]
 800a06c:	f000 fc0a 	bl	800a884 <USBD_CtlError>
        break;
 800a070:	e000      	b.n	800a074 <USBD_StdEPReq+0x140>
        break;
 800a072:	bf00      	nop
      }
      break;
 800a074:	e0aa      	b.n	800a1cc <USBD_StdEPReq+0x298>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a07c:	2b02      	cmp	r3, #2
 800a07e:	d002      	beq.n	800a086 <USBD_StdEPReq+0x152>
 800a080:	2b03      	cmp	r3, #3
 800a082:	d032      	beq.n	800a0ea <USBD_StdEPReq+0x1b6>
 800a084:	e097      	b.n	800a1b6 <USBD_StdEPReq+0x282>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a086:	7bbb      	ldrb	r3, [r7, #14]
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d007      	beq.n	800a09c <USBD_StdEPReq+0x168>
 800a08c:	7bbb      	ldrb	r3, [r7, #14]
 800a08e:	2b80      	cmp	r3, #128	; 0x80
 800a090:	d004      	beq.n	800a09c <USBD_StdEPReq+0x168>
        {
          USBD_CtlError(pdev, req);
 800a092:	6839      	ldr	r1, [r7, #0]
 800a094:	6878      	ldr	r0, [r7, #4]
 800a096:	f000 fbf5 	bl	800a884 <USBD_CtlError>
          break;
 800a09a:	e091      	b.n	800a1c0 <USBD_StdEPReq+0x28c>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a09c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	da0b      	bge.n	800a0bc <USBD_StdEPReq+0x188>
 800a0a4:	7bbb      	ldrb	r3, [r7, #14]
 800a0a6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a0aa:	4613      	mov	r3, r2
 800a0ac:	009b      	lsls	r3, r3, #2
 800a0ae:	4413      	add	r3, r2
 800a0b0:	009b      	lsls	r3, r3, #2
 800a0b2:	3310      	adds	r3, #16
 800a0b4:	687a      	ldr	r2, [r7, #4]
 800a0b6:	4413      	add	r3, r2
 800a0b8:	3304      	adds	r3, #4
 800a0ba:	e00b      	b.n	800a0d4 <USBD_StdEPReq+0x1a0>
              &pdev->ep_out[ep_addr & 0x7FU];
 800a0bc:	7bbb      	ldrb	r3, [r7, #14]
 800a0be:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a0c2:	4613      	mov	r3, r2
 800a0c4:	009b      	lsls	r3, r3, #2
 800a0c6:	4413      	add	r3, r2
 800a0c8:	009b      	lsls	r3, r3, #2
 800a0ca:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a0ce:	687a      	ldr	r2, [r7, #4]
 800a0d0:	4413      	add	r3, r2
 800a0d2:	3304      	adds	r3, #4
 800a0d4:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 800a0d6:	68bb      	ldr	r3, [r7, #8]
 800a0d8:	2200      	movs	r2, #0
 800a0da:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a0dc:	68bb      	ldr	r3, [r7, #8]
 800a0de:	2202      	movs	r2, #2
 800a0e0:	4619      	mov	r1, r3
 800a0e2:	6878      	ldr	r0, [r7, #4]
 800a0e4:	f000 fc3f 	bl	800a966 <USBD_CtlSendData>
        break;
 800a0e8:	e06a      	b.n	800a1c0 <USBD_StdEPReq+0x28c>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 800a0ea:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	da11      	bge.n	800a116 <USBD_StdEPReq+0x1e2>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a0f2:	7bbb      	ldrb	r3, [r7, #14]
 800a0f4:	f003 020f 	and.w	r2, r3, #15
 800a0f8:	6879      	ldr	r1, [r7, #4]
 800a0fa:	4613      	mov	r3, r2
 800a0fc:	009b      	lsls	r3, r3, #2
 800a0fe:	4413      	add	r3, r2
 800a100:	009b      	lsls	r3, r3, #2
 800a102:	440b      	add	r3, r1
 800a104:	3324      	adds	r3, #36	; 0x24
 800a106:	881b      	ldrh	r3, [r3, #0]
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d117      	bne.n	800a13c <USBD_StdEPReq+0x208>
          {
            USBD_CtlError(pdev, req);
 800a10c:	6839      	ldr	r1, [r7, #0]
 800a10e:	6878      	ldr	r0, [r7, #4]
 800a110:	f000 fbb8 	bl	800a884 <USBD_CtlError>
            break;
 800a114:	e054      	b.n	800a1c0 <USBD_StdEPReq+0x28c>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a116:	7bbb      	ldrb	r3, [r7, #14]
 800a118:	f003 020f 	and.w	r2, r3, #15
 800a11c:	6879      	ldr	r1, [r7, #4]
 800a11e:	4613      	mov	r3, r2
 800a120:	009b      	lsls	r3, r3, #2
 800a122:	4413      	add	r3, r2
 800a124:	009b      	lsls	r3, r3, #2
 800a126:	440b      	add	r3, r1
 800a128:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800a12c:	881b      	ldrh	r3, [r3, #0]
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d104      	bne.n	800a13c <USBD_StdEPReq+0x208>
          {
            USBD_CtlError(pdev, req);
 800a132:	6839      	ldr	r1, [r7, #0]
 800a134:	6878      	ldr	r0, [r7, #4]
 800a136:	f000 fba5 	bl	800a884 <USBD_CtlError>
            break;
 800a13a:	e041      	b.n	800a1c0 <USBD_StdEPReq+0x28c>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a13c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a140:	2b00      	cmp	r3, #0
 800a142:	da0b      	bge.n	800a15c <USBD_StdEPReq+0x228>
 800a144:	7bbb      	ldrb	r3, [r7, #14]
 800a146:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a14a:	4613      	mov	r3, r2
 800a14c:	009b      	lsls	r3, r3, #2
 800a14e:	4413      	add	r3, r2
 800a150:	009b      	lsls	r3, r3, #2
 800a152:	3310      	adds	r3, #16
 800a154:	687a      	ldr	r2, [r7, #4]
 800a156:	4413      	add	r3, r2
 800a158:	3304      	adds	r3, #4
 800a15a:	e00b      	b.n	800a174 <USBD_StdEPReq+0x240>
              &pdev->ep_out[ep_addr & 0x7FU];
 800a15c:	7bbb      	ldrb	r3, [r7, #14]
 800a15e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a162:	4613      	mov	r3, r2
 800a164:	009b      	lsls	r3, r3, #2
 800a166:	4413      	add	r3, r2
 800a168:	009b      	lsls	r3, r3, #2
 800a16a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a16e:	687a      	ldr	r2, [r7, #4]
 800a170:	4413      	add	r3, r2
 800a172:	3304      	adds	r3, #4
 800a174:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a176:	7bbb      	ldrb	r3, [r7, #14]
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d002      	beq.n	800a182 <USBD_StdEPReq+0x24e>
 800a17c:	7bbb      	ldrb	r3, [r7, #14]
 800a17e:	2b80      	cmp	r3, #128	; 0x80
 800a180:	d103      	bne.n	800a18a <USBD_StdEPReq+0x256>
          {
            pep->status = 0x0000U;
 800a182:	68bb      	ldr	r3, [r7, #8]
 800a184:	2200      	movs	r2, #0
 800a186:	601a      	str	r2, [r3, #0]
 800a188:	e00e      	b.n	800a1a8 <USBD_StdEPReq+0x274>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a18a:	7bbb      	ldrb	r3, [r7, #14]
 800a18c:	4619      	mov	r1, r3
 800a18e:	6878      	ldr	r0, [r7, #4]
 800a190:	f001 f91e 	bl	800b3d0 <USBD_LL_IsStallEP>
 800a194:	4603      	mov	r3, r0
 800a196:	2b00      	cmp	r3, #0
 800a198:	d003      	beq.n	800a1a2 <USBD_StdEPReq+0x26e>
          {
            pep->status = 0x0001U;
 800a19a:	68bb      	ldr	r3, [r7, #8]
 800a19c:	2201      	movs	r2, #1
 800a19e:	601a      	str	r2, [r3, #0]
 800a1a0:	e002      	b.n	800a1a8 <USBD_StdEPReq+0x274>
          }
          else
          {
            pep->status = 0x0000U;
 800a1a2:	68bb      	ldr	r3, [r7, #8]
 800a1a4:	2200      	movs	r2, #0
 800a1a6:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a1a8:	68bb      	ldr	r3, [r7, #8]
 800a1aa:	2202      	movs	r2, #2
 800a1ac:	4619      	mov	r1, r3
 800a1ae:	6878      	ldr	r0, [r7, #4]
 800a1b0:	f000 fbd9 	bl	800a966 <USBD_CtlSendData>
          break;
 800a1b4:	e004      	b.n	800a1c0 <USBD_StdEPReq+0x28c>

      default:
        USBD_CtlError(pdev, req);
 800a1b6:	6839      	ldr	r1, [r7, #0]
 800a1b8:	6878      	ldr	r0, [r7, #4]
 800a1ba:	f000 fb63 	bl	800a884 <USBD_CtlError>
        break;
 800a1be:	bf00      	nop
      }
      break;
 800a1c0:	e004      	b.n	800a1cc <USBD_StdEPReq+0x298>

    default:
      USBD_CtlError(pdev, req);
 800a1c2:	6839      	ldr	r1, [r7, #0]
 800a1c4:	6878      	ldr	r0, [r7, #4]
 800a1c6:	f000 fb5d 	bl	800a884 <USBD_CtlError>
      break;
 800a1ca:	bf00      	nop
    }
    break;
 800a1cc:	e004      	b.n	800a1d8 <USBD_StdEPReq+0x2a4>

  default:
    USBD_CtlError(pdev, req);
 800a1ce:	6839      	ldr	r1, [r7, #0]
 800a1d0:	6878      	ldr	r0, [r7, #4]
 800a1d2:	f000 fb57 	bl	800a884 <USBD_CtlError>
    break;
 800a1d6:	bf00      	nop
  }

  return ret;
 800a1d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1da:	4618      	mov	r0, r3
 800a1dc:	3710      	adds	r7, #16
 800a1de:	46bd      	mov	sp, r7
 800a1e0:	bd80      	pop	{r7, pc}
	...

0800a1e4 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a1e4:	b580      	push	{r7, lr}
 800a1e6:	b084      	sub	sp, #16
 800a1e8:	af00      	add	r7, sp, #0
 800a1ea:	6078      	str	r0, [r7, #4]
 800a1ec:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a1ee:	2300      	movs	r3, #0
 800a1f0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a1f2:	2300      	movs	r3, #0
 800a1f4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a1f6:	2300      	movs	r3, #0
 800a1f8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a1fa:	683b      	ldr	r3, [r7, #0]
 800a1fc:	885b      	ldrh	r3, [r3, #2]
 800a1fe:	0a1b      	lsrs	r3, r3, #8
 800a200:	b29b      	uxth	r3, r3
 800a202:	3b01      	subs	r3, #1
 800a204:	2b0e      	cmp	r3, #14
 800a206:	f200 8152 	bhi.w	800a4ae <USBD_GetDescriptor+0x2ca>
 800a20a:	a201      	add	r2, pc, #4	; (adr r2, 800a210 <USBD_GetDescriptor+0x2c>)
 800a20c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a210:	0800a281 	.word	0x0800a281
 800a214:	0800a299 	.word	0x0800a299
 800a218:	0800a2d9 	.word	0x0800a2d9
 800a21c:	0800a4af 	.word	0x0800a4af
 800a220:	0800a4af 	.word	0x0800a4af
 800a224:	0800a44f 	.word	0x0800a44f
 800a228:	0800a47b 	.word	0x0800a47b
 800a22c:	0800a4af 	.word	0x0800a4af
 800a230:	0800a4af 	.word	0x0800a4af
 800a234:	0800a4af 	.word	0x0800a4af
 800a238:	0800a4af 	.word	0x0800a4af
 800a23c:	0800a4af 	.word	0x0800a4af
 800a240:	0800a4af 	.word	0x0800a4af
 800a244:	0800a4af 	.word	0x0800a4af
 800a248:	0800a24d 	.word	0x0800a24d
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
  case USB_DESC_TYPE_BOS:
    if (pdev->pDesc->GetBOSDescriptor != NULL)
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a252:	69db      	ldr	r3, [r3, #28]
 800a254:	2b00      	cmp	r3, #0
 800a256:	d00b      	beq.n	800a270 <USBD_GetDescriptor+0x8c>
    {
      pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a25e:	69db      	ldr	r3, [r3, #28]
 800a260:	687a      	ldr	r2, [r7, #4]
 800a262:	7c12      	ldrb	r2, [r2, #16]
 800a264:	f107 0108 	add.w	r1, r7, #8
 800a268:	4610      	mov	r0, r2
 800a26a:	4798      	blx	r3
 800a26c:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800a26e:	e126      	b.n	800a4be <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 800a270:	6839      	ldr	r1, [r7, #0]
 800a272:	6878      	ldr	r0, [r7, #4]
 800a274:	f000 fb06 	bl	800a884 <USBD_CtlError>
      err++;
 800a278:	7afb      	ldrb	r3, [r7, #11]
 800a27a:	3301      	adds	r3, #1
 800a27c:	72fb      	strb	r3, [r7, #11]
    break;
 800a27e:	e11e      	b.n	800a4be <USBD_GetDescriptor+0x2da>
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	687a      	ldr	r2, [r7, #4]
 800a28a:	7c12      	ldrb	r2, [r2, #16]
 800a28c:	f107 0108 	add.w	r1, r7, #8
 800a290:	4610      	mov	r0, r2
 800a292:	4798      	blx	r3
 800a294:	60f8      	str	r0, [r7, #12]
    break;
 800a296:	e112      	b.n	800a4be <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	7c1b      	ldrb	r3, [r3, #16]
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d10d      	bne.n	800a2bc <USBD_GetDescriptor+0xd8>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a2a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a2a8:	f107 0208 	add.w	r2, r7, #8
 800a2ac:	4610      	mov	r0, r2
 800a2ae:	4798      	blx	r3
 800a2b0:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	3301      	adds	r3, #1
 800a2b6:	2202      	movs	r2, #2
 800a2b8:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800a2ba:	e100      	b.n	800a4be <USBD_GetDescriptor+0x2da>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a2c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2c4:	f107 0208 	add.w	r2, r7, #8
 800a2c8:	4610      	mov	r0, r2
 800a2ca:	4798      	blx	r3
 800a2cc:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	3301      	adds	r3, #1
 800a2d2:	2202      	movs	r2, #2
 800a2d4:	701a      	strb	r2, [r3, #0]
    break;
 800a2d6:	e0f2      	b.n	800a4be <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800a2d8:	683b      	ldr	r3, [r7, #0]
 800a2da:	885b      	ldrh	r3, [r3, #2]
 800a2dc:	b2db      	uxtb	r3, r3
 800a2de:	2b05      	cmp	r3, #5
 800a2e0:	f200 80ac 	bhi.w	800a43c <USBD_GetDescriptor+0x258>
 800a2e4:	a201      	add	r2, pc, #4	; (adr r2, 800a2ec <USBD_GetDescriptor+0x108>)
 800a2e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2ea:	bf00      	nop
 800a2ec:	0800a305 	.word	0x0800a305
 800a2f0:	0800a339 	.word	0x0800a339
 800a2f4:	0800a36d 	.word	0x0800a36d
 800a2f8:	0800a3a1 	.word	0x0800a3a1
 800a2fc:	0800a3d5 	.word	0x0800a3d5
 800a300:	0800a409 	.word	0x0800a409
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a30a:	685b      	ldr	r3, [r3, #4]
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d00b      	beq.n	800a328 <USBD_GetDescriptor+0x144>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a316:	685b      	ldr	r3, [r3, #4]
 800a318:	687a      	ldr	r2, [r7, #4]
 800a31a:	7c12      	ldrb	r2, [r2, #16]
 800a31c:	f107 0108 	add.w	r1, r7, #8
 800a320:	4610      	mov	r0, r2
 800a322:	4798      	blx	r3
 800a324:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a326:	e091      	b.n	800a44c <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800a328:	6839      	ldr	r1, [r7, #0]
 800a32a:	6878      	ldr	r0, [r7, #4]
 800a32c:	f000 faaa 	bl	800a884 <USBD_CtlError>
        err++;
 800a330:	7afb      	ldrb	r3, [r7, #11]
 800a332:	3301      	adds	r3, #1
 800a334:	72fb      	strb	r3, [r7, #11]
      break;
 800a336:	e089      	b.n	800a44c <USBD_GetDescriptor+0x268>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a33e:	689b      	ldr	r3, [r3, #8]
 800a340:	2b00      	cmp	r3, #0
 800a342:	d00b      	beq.n	800a35c <USBD_GetDescriptor+0x178>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a34a:	689b      	ldr	r3, [r3, #8]
 800a34c:	687a      	ldr	r2, [r7, #4]
 800a34e:	7c12      	ldrb	r2, [r2, #16]
 800a350:	f107 0108 	add.w	r1, r7, #8
 800a354:	4610      	mov	r0, r2
 800a356:	4798      	blx	r3
 800a358:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a35a:	e077      	b.n	800a44c <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800a35c:	6839      	ldr	r1, [r7, #0]
 800a35e:	6878      	ldr	r0, [r7, #4]
 800a360:	f000 fa90 	bl	800a884 <USBD_CtlError>
        err++;
 800a364:	7afb      	ldrb	r3, [r7, #11]
 800a366:	3301      	adds	r3, #1
 800a368:	72fb      	strb	r3, [r7, #11]
      break;
 800a36a:	e06f      	b.n	800a44c <USBD_GetDescriptor+0x268>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a372:	68db      	ldr	r3, [r3, #12]
 800a374:	2b00      	cmp	r3, #0
 800a376:	d00b      	beq.n	800a390 <USBD_GetDescriptor+0x1ac>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a37e:	68db      	ldr	r3, [r3, #12]
 800a380:	687a      	ldr	r2, [r7, #4]
 800a382:	7c12      	ldrb	r2, [r2, #16]
 800a384:	f107 0108 	add.w	r1, r7, #8
 800a388:	4610      	mov	r0, r2
 800a38a:	4798      	blx	r3
 800a38c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a38e:	e05d      	b.n	800a44c <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800a390:	6839      	ldr	r1, [r7, #0]
 800a392:	6878      	ldr	r0, [r7, #4]
 800a394:	f000 fa76 	bl	800a884 <USBD_CtlError>
        err++;
 800a398:	7afb      	ldrb	r3, [r7, #11]
 800a39a:	3301      	adds	r3, #1
 800a39c:	72fb      	strb	r3, [r7, #11]
      break;
 800a39e:	e055      	b.n	800a44c <USBD_GetDescriptor+0x268>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a3a6:	691b      	ldr	r3, [r3, #16]
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d00b      	beq.n	800a3c4 <USBD_GetDescriptor+0x1e0>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a3b2:	691b      	ldr	r3, [r3, #16]
 800a3b4:	687a      	ldr	r2, [r7, #4]
 800a3b6:	7c12      	ldrb	r2, [r2, #16]
 800a3b8:	f107 0108 	add.w	r1, r7, #8
 800a3bc:	4610      	mov	r0, r2
 800a3be:	4798      	blx	r3
 800a3c0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a3c2:	e043      	b.n	800a44c <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800a3c4:	6839      	ldr	r1, [r7, #0]
 800a3c6:	6878      	ldr	r0, [r7, #4]
 800a3c8:	f000 fa5c 	bl	800a884 <USBD_CtlError>
        err++;
 800a3cc:	7afb      	ldrb	r3, [r7, #11]
 800a3ce:	3301      	adds	r3, #1
 800a3d0:	72fb      	strb	r3, [r7, #11]
      break;
 800a3d2:	e03b      	b.n	800a44c <USBD_GetDescriptor+0x268>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a3da:	695b      	ldr	r3, [r3, #20]
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d00b      	beq.n	800a3f8 <USBD_GetDescriptor+0x214>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a3e6:	695b      	ldr	r3, [r3, #20]
 800a3e8:	687a      	ldr	r2, [r7, #4]
 800a3ea:	7c12      	ldrb	r2, [r2, #16]
 800a3ec:	f107 0108 	add.w	r1, r7, #8
 800a3f0:	4610      	mov	r0, r2
 800a3f2:	4798      	blx	r3
 800a3f4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a3f6:	e029      	b.n	800a44c <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800a3f8:	6839      	ldr	r1, [r7, #0]
 800a3fa:	6878      	ldr	r0, [r7, #4]
 800a3fc:	f000 fa42 	bl	800a884 <USBD_CtlError>
        err++;
 800a400:	7afb      	ldrb	r3, [r7, #11]
 800a402:	3301      	adds	r3, #1
 800a404:	72fb      	strb	r3, [r7, #11]
      break;
 800a406:	e021      	b.n	800a44c <USBD_GetDescriptor+0x268>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a40e:	699b      	ldr	r3, [r3, #24]
 800a410:	2b00      	cmp	r3, #0
 800a412:	d00b      	beq.n	800a42c <USBD_GetDescriptor+0x248>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a41a:	699b      	ldr	r3, [r3, #24]
 800a41c:	687a      	ldr	r2, [r7, #4]
 800a41e:	7c12      	ldrb	r2, [r2, #16]
 800a420:	f107 0108 	add.w	r1, r7, #8
 800a424:	4610      	mov	r0, r2
 800a426:	4798      	blx	r3
 800a428:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a42a:	e00f      	b.n	800a44c <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800a42c:	6839      	ldr	r1, [r7, #0]
 800a42e:	6878      	ldr	r0, [r7, #4]
 800a430:	f000 fa28 	bl	800a884 <USBD_CtlError>
        err++;
 800a434:	7afb      	ldrb	r3, [r7, #11]
 800a436:	3301      	adds	r3, #1
 800a438:	72fb      	strb	r3, [r7, #11]
      break;
 800a43a:	e007      	b.n	800a44c <USBD_GetDescriptor+0x268>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 800a43c:	6839      	ldr	r1, [r7, #0]
 800a43e:	6878      	ldr	r0, [r7, #4]
 800a440:	f000 fa20 	bl	800a884 <USBD_CtlError>
      err++;
 800a444:	7afb      	ldrb	r3, [r7, #11]
 800a446:	3301      	adds	r3, #1
 800a448:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 800a44a:	bf00      	nop
    }
    break;
 800a44c:	e037      	b.n	800a4be <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	7c1b      	ldrb	r3, [r3, #16]
 800a452:	2b00      	cmp	r3, #0
 800a454:	d109      	bne.n	800a46a <USBD_GetDescriptor+0x286>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a45c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a45e:	f107 0208 	add.w	r2, r7, #8
 800a462:	4610      	mov	r0, r2
 800a464:	4798      	blx	r3
 800a466:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800a468:	e029      	b.n	800a4be <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 800a46a:	6839      	ldr	r1, [r7, #0]
 800a46c:	6878      	ldr	r0, [r7, #4]
 800a46e:	f000 fa09 	bl	800a884 <USBD_CtlError>
      err++;
 800a472:	7afb      	ldrb	r3, [r7, #11]
 800a474:	3301      	adds	r3, #1
 800a476:	72fb      	strb	r3, [r7, #11]
    break;
 800a478:	e021      	b.n	800a4be <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	7c1b      	ldrb	r3, [r3, #16]
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d10d      	bne.n	800a49e <USBD_GetDescriptor+0x2ba>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a48a:	f107 0208 	add.w	r2, r7, #8
 800a48e:	4610      	mov	r0, r2
 800a490:	4798      	blx	r3
 800a492:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	3301      	adds	r3, #1
 800a498:	2207      	movs	r2, #7
 800a49a:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800a49c:	e00f      	b.n	800a4be <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 800a49e:	6839      	ldr	r1, [r7, #0]
 800a4a0:	6878      	ldr	r0, [r7, #4]
 800a4a2:	f000 f9ef 	bl	800a884 <USBD_CtlError>
      err++;
 800a4a6:	7afb      	ldrb	r3, [r7, #11]
 800a4a8:	3301      	adds	r3, #1
 800a4aa:	72fb      	strb	r3, [r7, #11]
    break;
 800a4ac:	e007      	b.n	800a4be <USBD_GetDescriptor+0x2da>

  default:
    USBD_CtlError(pdev, req);
 800a4ae:	6839      	ldr	r1, [r7, #0]
 800a4b0:	6878      	ldr	r0, [r7, #4]
 800a4b2:	f000 f9e7 	bl	800a884 <USBD_CtlError>
    err++;
 800a4b6:	7afb      	ldrb	r3, [r7, #11]
 800a4b8:	3301      	adds	r3, #1
 800a4ba:	72fb      	strb	r3, [r7, #11]
    break;
 800a4bc:	bf00      	nop
  }

  if (err != 0U)
 800a4be:	7afb      	ldrb	r3, [r7, #11]
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d11e      	bne.n	800a502 <USBD_GetDescriptor+0x31e>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 800a4c4:	683b      	ldr	r3, [r7, #0]
 800a4c6:	88db      	ldrh	r3, [r3, #6]
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d016      	beq.n	800a4fa <USBD_GetDescriptor+0x316>
    {
      if (len != 0U)
 800a4cc:	893b      	ldrh	r3, [r7, #8]
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d00e      	beq.n	800a4f0 <USBD_GetDescriptor+0x30c>
      {
        len = MIN(len, req->wLength);
 800a4d2:	683b      	ldr	r3, [r7, #0]
 800a4d4:	88da      	ldrh	r2, [r3, #6]
 800a4d6:	893b      	ldrh	r3, [r7, #8]
 800a4d8:	4293      	cmp	r3, r2
 800a4da:	bf28      	it	cs
 800a4dc:	4613      	movcs	r3, r2
 800a4de:	b29b      	uxth	r3, r3
 800a4e0:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 800a4e2:	893b      	ldrh	r3, [r7, #8]
 800a4e4:	461a      	mov	r2, r3
 800a4e6:	68f9      	ldr	r1, [r7, #12]
 800a4e8:	6878      	ldr	r0, [r7, #4]
 800a4ea:	f000 fa3c 	bl	800a966 <USBD_CtlSendData>
 800a4ee:	e009      	b.n	800a504 <USBD_GetDescriptor+0x320>
      }
      else
      {
        USBD_CtlError(pdev, req);
 800a4f0:	6839      	ldr	r1, [r7, #0]
 800a4f2:	6878      	ldr	r0, [r7, #4]
 800a4f4:	f000 f9c6 	bl	800a884 <USBD_CtlError>
 800a4f8:	e004      	b.n	800a504 <USBD_GetDescriptor+0x320>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 800a4fa:	6878      	ldr	r0, [r7, #4]
 800a4fc:	f000 fa8d 	bl	800aa1a <USBD_CtlSendStatus>
 800a500:	e000      	b.n	800a504 <USBD_GetDescriptor+0x320>
    return;
 800a502:	bf00      	nop
    }
  }
}
 800a504:	3710      	adds	r7, #16
 800a506:	46bd      	mov	sp, r7
 800a508:	bd80      	pop	{r7, pc}
 800a50a:	bf00      	nop

0800a50c <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a50c:	b580      	push	{r7, lr}
 800a50e:	b084      	sub	sp, #16
 800a510:	af00      	add	r7, sp, #0
 800a512:	6078      	str	r0, [r7, #4]
 800a514:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a516:	683b      	ldr	r3, [r7, #0]
 800a518:	889b      	ldrh	r3, [r3, #4]
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d130      	bne.n	800a580 <USBD_SetAddress+0x74>
 800a51e:	683b      	ldr	r3, [r7, #0]
 800a520:	88db      	ldrh	r3, [r3, #6]
 800a522:	2b00      	cmp	r3, #0
 800a524:	d12c      	bne.n	800a580 <USBD_SetAddress+0x74>
 800a526:	683b      	ldr	r3, [r7, #0]
 800a528:	885b      	ldrh	r3, [r3, #2]
 800a52a:	2b7f      	cmp	r3, #127	; 0x7f
 800a52c:	d828      	bhi.n	800a580 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a52e:	683b      	ldr	r3, [r7, #0]
 800a530:	885b      	ldrh	r3, [r3, #2]
 800a532:	b2db      	uxtb	r3, r3
 800a534:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a538:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a540:	2b03      	cmp	r3, #3
 800a542:	d104      	bne.n	800a54e <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800a544:	6839      	ldr	r1, [r7, #0]
 800a546:	6878      	ldr	r0, [r7, #4]
 800a548:	f000 f99c 	bl	800a884 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a54c:	e01c      	b.n	800a588 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	7bfa      	ldrb	r2, [r7, #15]
 800a552:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a556:	7bfb      	ldrb	r3, [r7, #15]
 800a558:	4619      	mov	r1, r3
 800a55a:	6878      	ldr	r0, [r7, #4]
 800a55c:	f000 ff64 	bl	800b428 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a560:	6878      	ldr	r0, [r7, #4]
 800a562:	f000 fa5a 	bl	800aa1a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a566:	7bfb      	ldrb	r3, [r7, #15]
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d004      	beq.n	800a576 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	2202      	movs	r2, #2
 800a570:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a574:	e008      	b.n	800a588 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	2201      	movs	r2, #1
 800a57a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a57e:	e003      	b.n	800a588 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a580:	6839      	ldr	r1, [r7, #0]
 800a582:	6878      	ldr	r0, [r7, #4]
 800a584:	f000 f97e 	bl	800a884 <USBD_CtlError>
  }
}
 800a588:	bf00      	nop
 800a58a:	3710      	adds	r7, #16
 800a58c:	46bd      	mov	sp, r7
 800a58e:	bd80      	pop	{r7, pc}

0800a590 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a590:	b580      	push	{r7, lr}
 800a592:	b084      	sub	sp, #16
 800a594:	af00      	add	r7, sp, #0
 800a596:	6078      	str	r0, [r7, #4]
 800a598:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a59a:	2300      	movs	r3, #0
 800a59c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a59e:	683b      	ldr	r3, [r7, #0]
 800a5a0:	885b      	ldrh	r3, [r3, #2]
 800a5a2:	b2da      	uxtb	r2, r3
 800a5a4:	4b4b      	ldr	r3, [pc, #300]	; (800a6d4 <USBD_SetConfig+0x144>)
 800a5a6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a5a8:	4b4a      	ldr	r3, [pc, #296]	; (800a6d4 <USBD_SetConfig+0x144>)
 800a5aa:	781b      	ldrb	r3, [r3, #0]
 800a5ac:	2b01      	cmp	r3, #1
 800a5ae:	d905      	bls.n	800a5bc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a5b0:	6839      	ldr	r1, [r7, #0]
 800a5b2:	6878      	ldr	r0, [r7, #4]
 800a5b4:	f000 f966 	bl	800a884 <USBD_CtlError>
    return USBD_FAIL;
 800a5b8:	2303      	movs	r3, #3
 800a5ba:	e087      	b.n	800a6cc <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a5c2:	2b02      	cmp	r3, #2
 800a5c4:	d002      	beq.n	800a5cc <USBD_SetConfig+0x3c>
 800a5c6:	2b03      	cmp	r3, #3
 800a5c8:	d025      	beq.n	800a616 <USBD_SetConfig+0x86>
 800a5ca:	e071      	b.n	800a6b0 <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 800a5cc:	4b41      	ldr	r3, [pc, #260]	; (800a6d4 <USBD_SetConfig+0x144>)
 800a5ce:	781b      	ldrb	r3, [r3, #0]
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d01c      	beq.n	800a60e <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 800a5d4:	4b3f      	ldr	r3, [pc, #252]	; (800a6d4 <USBD_SetConfig+0x144>)
 800a5d6:	781b      	ldrb	r3, [r3, #0]
 800a5d8:	461a      	mov	r2, r3
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 800a5de:	4b3d      	ldr	r3, [pc, #244]	; (800a6d4 <USBD_SetConfig+0x144>)
 800a5e0:	781b      	ldrb	r3, [r3, #0]
 800a5e2:	4619      	mov	r1, r3
 800a5e4:	6878      	ldr	r0, [r7, #4]
 800a5e6:	f7ff f97b 	bl	80098e0 <USBD_SetClassConfig>
 800a5ea:	4603      	mov	r3, r0
 800a5ec:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 800a5ee:	7bfb      	ldrb	r3, [r7, #15]
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d004      	beq.n	800a5fe <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 800a5f4:	6839      	ldr	r1, [r7, #0]
 800a5f6:	6878      	ldr	r0, [r7, #4]
 800a5f8:	f000 f944 	bl	800a884 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800a5fc:	e065      	b.n	800a6ca <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800a5fe:	6878      	ldr	r0, [r7, #4]
 800a600:	f000 fa0b 	bl	800aa1a <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	2203      	movs	r2, #3
 800a608:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800a60c:	e05d      	b.n	800a6ca <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800a60e:	6878      	ldr	r0, [r7, #4]
 800a610:	f000 fa03 	bl	800aa1a <USBD_CtlSendStatus>
    break;
 800a614:	e059      	b.n	800a6ca <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 800a616:	4b2f      	ldr	r3, [pc, #188]	; (800a6d4 <USBD_SetConfig+0x144>)
 800a618:	781b      	ldrb	r3, [r3, #0]
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d112      	bne.n	800a644 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	2202      	movs	r2, #2
 800a622:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 800a626:	4b2b      	ldr	r3, [pc, #172]	; (800a6d4 <USBD_SetConfig+0x144>)
 800a628:	781b      	ldrb	r3, [r3, #0]
 800a62a:	461a      	mov	r2, r3
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a630:	4b28      	ldr	r3, [pc, #160]	; (800a6d4 <USBD_SetConfig+0x144>)
 800a632:	781b      	ldrb	r3, [r3, #0]
 800a634:	4619      	mov	r1, r3
 800a636:	6878      	ldr	r0, [r7, #4]
 800a638:	f7ff f96e 	bl	8009918 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 800a63c:	6878      	ldr	r0, [r7, #4]
 800a63e:	f000 f9ec 	bl	800aa1a <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800a642:	e042      	b.n	800a6ca <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 800a644:	4b23      	ldr	r3, [pc, #140]	; (800a6d4 <USBD_SetConfig+0x144>)
 800a646:	781b      	ldrb	r3, [r3, #0]
 800a648:	461a      	mov	r2, r3
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	685b      	ldr	r3, [r3, #4]
 800a64e:	429a      	cmp	r2, r3
 800a650:	d02a      	beq.n	800a6a8 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	685b      	ldr	r3, [r3, #4]
 800a656:	b2db      	uxtb	r3, r3
 800a658:	4619      	mov	r1, r3
 800a65a:	6878      	ldr	r0, [r7, #4]
 800a65c:	f7ff f95c 	bl	8009918 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 800a660:	4b1c      	ldr	r3, [pc, #112]	; (800a6d4 <USBD_SetConfig+0x144>)
 800a662:	781b      	ldrb	r3, [r3, #0]
 800a664:	461a      	mov	r2, r3
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 800a66a:	4b1a      	ldr	r3, [pc, #104]	; (800a6d4 <USBD_SetConfig+0x144>)
 800a66c:	781b      	ldrb	r3, [r3, #0]
 800a66e:	4619      	mov	r1, r3
 800a670:	6878      	ldr	r0, [r7, #4]
 800a672:	f7ff f935 	bl	80098e0 <USBD_SetClassConfig>
 800a676:	4603      	mov	r3, r0
 800a678:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 800a67a:	7bfb      	ldrb	r3, [r7, #15]
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d00f      	beq.n	800a6a0 <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 800a680:	6839      	ldr	r1, [r7, #0]
 800a682:	6878      	ldr	r0, [r7, #4]
 800a684:	f000 f8fe 	bl	800a884 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	685b      	ldr	r3, [r3, #4]
 800a68c:	b2db      	uxtb	r3, r3
 800a68e:	4619      	mov	r1, r3
 800a690:	6878      	ldr	r0, [r7, #4]
 800a692:	f7ff f941 	bl	8009918 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	2202      	movs	r2, #2
 800a69a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800a69e:	e014      	b.n	800a6ca <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800a6a0:	6878      	ldr	r0, [r7, #4]
 800a6a2:	f000 f9ba 	bl	800aa1a <USBD_CtlSendStatus>
    break;
 800a6a6:	e010      	b.n	800a6ca <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800a6a8:	6878      	ldr	r0, [r7, #4]
 800a6aa:	f000 f9b6 	bl	800aa1a <USBD_CtlSendStatus>
    break;
 800a6ae:	e00c      	b.n	800a6ca <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 800a6b0:	6839      	ldr	r1, [r7, #0]
 800a6b2:	6878      	ldr	r0, [r7, #4]
 800a6b4:	f000 f8e6 	bl	800a884 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a6b8:	4b06      	ldr	r3, [pc, #24]	; (800a6d4 <USBD_SetConfig+0x144>)
 800a6ba:	781b      	ldrb	r3, [r3, #0]
 800a6bc:	4619      	mov	r1, r3
 800a6be:	6878      	ldr	r0, [r7, #4]
 800a6c0:	f7ff f92a 	bl	8009918 <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 800a6c4:	2303      	movs	r3, #3
 800a6c6:	73fb      	strb	r3, [r7, #15]
    break;
 800a6c8:	bf00      	nop
  }

  return ret;
 800a6ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6cc:	4618      	mov	r0, r3
 800a6ce:	3710      	adds	r7, #16
 800a6d0:	46bd      	mov	sp, r7
 800a6d2:	bd80      	pop	{r7, pc}
 800a6d4:	2000021c 	.word	0x2000021c

0800a6d8 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a6d8:	b580      	push	{r7, lr}
 800a6da:	b082      	sub	sp, #8
 800a6dc:	af00      	add	r7, sp, #0
 800a6de:	6078      	str	r0, [r7, #4]
 800a6e0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a6e2:	683b      	ldr	r3, [r7, #0]
 800a6e4:	88db      	ldrh	r3, [r3, #6]
 800a6e6:	2b01      	cmp	r3, #1
 800a6e8:	d004      	beq.n	800a6f4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a6ea:	6839      	ldr	r1, [r7, #0]
 800a6ec:	6878      	ldr	r0, [r7, #4]
 800a6ee:	f000 f8c9 	bl	800a884 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 800a6f2:	e021      	b.n	800a738 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a6fa:	2b01      	cmp	r3, #1
 800a6fc:	db17      	blt.n	800a72e <USBD_GetConfig+0x56>
 800a6fe:	2b02      	cmp	r3, #2
 800a700:	dd02      	ble.n	800a708 <USBD_GetConfig+0x30>
 800a702:	2b03      	cmp	r3, #3
 800a704:	d00b      	beq.n	800a71e <USBD_GetConfig+0x46>
 800a706:	e012      	b.n	800a72e <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	2200      	movs	r2, #0
 800a70c:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	3308      	adds	r3, #8
 800a712:	2201      	movs	r2, #1
 800a714:	4619      	mov	r1, r3
 800a716:	6878      	ldr	r0, [r7, #4]
 800a718:	f000 f925 	bl	800a966 <USBD_CtlSendData>
      break;
 800a71c:	e00c      	b.n	800a738 <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	3304      	adds	r3, #4
 800a722:	2201      	movs	r2, #1
 800a724:	4619      	mov	r1, r3
 800a726:	6878      	ldr	r0, [r7, #4]
 800a728:	f000 f91d 	bl	800a966 <USBD_CtlSendData>
      break;
 800a72c:	e004      	b.n	800a738 <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 800a72e:	6839      	ldr	r1, [r7, #0]
 800a730:	6878      	ldr	r0, [r7, #4]
 800a732:	f000 f8a7 	bl	800a884 <USBD_CtlError>
      break;
 800a736:	bf00      	nop
}
 800a738:	bf00      	nop
 800a73a:	3708      	adds	r7, #8
 800a73c:	46bd      	mov	sp, r7
 800a73e:	bd80      	pop	{r7, pc}

0800a740 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a740:	b580      	push	{r7, lr}
 800a742:	b082      	sub	sp, #8
 800a744:	af00      	add	r7, sp, #0
 800a746:	6078      	str	r0, [r7, #4]
 800a748:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a750:	3b01      	subs	r3, #1
 800a752:	2b02      	cmp	r3, #2
 800a754:	d81e      	bhi.n	800a794 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 800a756:	683b      	ldr	r3, [r7, #0]
 800a758:	88db      	ldrh	r3, [r3, #6]
 800a75a:	2b02      	cmp	r3, #2
 800a75c:	d004      	beq.n	800a768 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 800a75e:	6839      	ldr	r1, [r7, #0]
 800a760:	6878      	ldr	r0, [r7, #4]
 800a762:	f000 f88f 	bl	800a884 <USBD_CtlError>
      break;
 800a766:	e01a      	b.n	800a79e <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	2201      	movs	r2, #1
 800a76c:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800a774:	2b00      	cmp	r3, #0
 800a776:	d005      	beq.n	800a784 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	68db      	ldr	r3, [r3, #12]
 800a77c:	f043 0202 	orr.w	r2, r3, #2
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	330c      	adds	r3, #12
 800a788:	2202      	movs	r2, #2
 800a78a:	4619      	mov	r1, r3
 800a78c:	6878      	ldr	r0, [r7, #4]
 800a78e:	f000 f8ea 	bl	800a966 <USBD_CtlSendData>
    break;
 800a792:	e004      	b.n	800a79e <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 800a794:	6839      	ldr	r1, [r7, #0]
 800a796:	6878      	ldr	r0, [r7, #4]
 800a798:	f000 f874 	bl	800a884 <USBD_CtlError>
    break;
 800a79c:	bf00      	nop
  }
}
 800a79e:	bf00      	nop
 800a7a0:	3708      	adds	r7, #8
 800a7a2:	46bd      	mov	sp, r7
 800a7a4:	bd80      	pop	{r7, pc}

0800a7a6 <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a7a6:	b580      	push	{r7, lr}
 800a7a8:	b082      	sub	sp, #8
 800a7aa:	af00      	add	r7, sp, #0
 800a7ac:	6078      	str	r0, [r7, #4]
 800a7ae:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a7b0:	683b      	ldr	r3, [r7, #0]
 800a7b2:	885b      	ldrh	r3, [r3, #2]
 800a7b4:	2b01      	cmp	r3, #1
 800a7b6:	d106      	bne.n	800a7c6 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	2201      	movs	r2, #1
 800a7bc:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a7c0:	6878      	ldr	r0, [r7, #4]
 800a7c2:	f000 f92a 	bl	800aa1a <USBD_CtlSendStatus>
  }
}
 800a7c6:	bf00      	nop
 800a7c8:	3708      	adds	r7, #8
 800a7ca:	46bd      	mov	sp, r7
 800a7cc:	bd80      	pop	{r7, pc}

0800a7ce <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a7ce:	b580      	push	{r7, lr}
 800a7d0:	b082      	sub	sp, #8
 800a7d2:	af00      	add	r7, sp, #0
 800a7d4:	6078      	str	r0, [r7, #4]
 800a7d6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a7de:	3b01      	subs	r3, #1
 800a7e0:	2b02      	cmp	r3, #2
 800a7e2:	d80b      	bhi.n	800a7fc <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a7e4:	683b      	ldr	r3, [r7, #0]
 800a7e6:	885b      	ldrh	r3, [r3, #2]
 800a7e8:	2b01      	cmp	r3, #1
 800a7ea:	d10c      	bne.n	800a806 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	2200      	movs	r2, #0
 800a7f0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a7f4:	6878      	ldr	r0, [r7, #4]
 800a7f6:	f000 f910 	bl	800aa1a <USBD_CtlSendStatus>
      }
      break;
 800a7fa:	e004      	b.n	800a806 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800a7fc:	6839      	ldr	r1, [r7, #0]
 800a7fe:	6878      	ldr	r0, [r7, #4]
 800a800:	f000 f840 	bl	800a884 <USBD_CtlError>
      break;
 800a804:	e000      	b.n	800a808 <USBD_ClrFeature+0x3a>
      break;
 800a806:	bf00      	nop
  }
}
 800a808:	bf00      	nop
 800a80a:	3708      	adds	r7, #8
 800a80c:	46bd      	mov	sp, r7
 800a80e:	bd80      	pop	{r7, pc}

0800a810 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a810:	b580      	push	{r7, lr}
 800a812:	b084      	sub	sp, #16
 800a814:	af00      	add	r7, sp, #0
 800a816:	6078      	str	r0, [r7, #4]
 800a818:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800a81a:	683b      	ldr	r3, [r7, #0]
 800a81c:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	781a      	ldrb	r2, [r3, #0]
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	3301      	adds	r3, #1
 800a82a:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	781a      	ldrb	r2, [r3, #0]
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	3301      	adds	r3, #1
 800a838:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800a83a:	68f8      	ldr	r0, [r7, #12]
 800a83c:	f7ff faa7 	bl	8009d8e <SWAPBYTE>
 800a840:	4603      	mov	r3, r0
 800a842:	461a      	mov	r2, r3
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	3301      	adds	r3, #1
 800a84c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	3301      	adds	r3, #1
 800a852:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a854:	68f8      	ldr	r0, [r7, #12]
 800a856:	f7ff fa9a 	bl	8009d8e <SWAPBYTE>
 800a85a:	4603      	mov	r3, r0
 800a85c:	461a      	mov	r2, r3
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	3301      	adds	r3, #1
 800a866:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	3301      	adds	r3, #1
 800a86c:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a86e:	68f8      	ldr	r0, [r7, #12]
 800a870:	f7ff fa8d 	bl	8009d8e <SWAPBYTE>
 800a874:	4603      	mov	r3, r0
 800a876:	461a      	mov	r2, r3
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	80da      	strh	r2, [r3, #6]
}
 800a87c:	bf00      	nop
 800a87e:	3710      	adds	r7, #16
 800a880:	46bd      	mov	sp, r7
 800a882:	bd80      	pop	{r7, pc}

0800a884 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a884:	b580      	push	{r7, lr}
 800a886:	b082      	sub	sp, #8
 800a888:	af00      	add	r7, sp, #0
 800a88a:	6078      	str	r0, [r7, #4]
 800a88c:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a88e:	2180      	movs	r1, #128	; 0x80
 800a890:	6878      	ldr	r0, [r7, #4]
 800a892:	f000 fd31 	bl	800b2f8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a896:	2100      	movs	r1, #0
 800a898:	6878      	ldr	r0, [r7, #4]
 800a89a:	f000 fd2d 	bl	800b2f8 <USBD_LL_StallEP>
}
 800a89e:	bf00      	nop
 800a8a0:	3708      	adds	r7, #8
 800a8a2:	46bd      	mov	sp, r7
 800a8a4:	bd80      	pop	{r7, pc}

0800a8a6 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a8a6:	b580      	push	{r7, lr}
 800a8a8:	b086      	sub	sp, #24
 800a8aa:	af00      	add	r7, sp, #0
 800a8ac:	60f8      	str	r0, [r7, #12]
 800a8ae:	60b9      	str	r1, [r7, #8]
 800a8b0:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a8b2:	2300      	movs	r3, #0
 800a8b4:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d036      	beq.n	800a92a <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800a8c0:	6938      	ldr	r0, [r7, #16]
 800a8c2:	f000 f836 	bl	800a932 <USBD_GetLen>
 800a8c6:	4603      	mov	r3, r0
 800a8c8:	3301      	adds	r3, #1
 800a8ca:	b29b      	uxth	r3, r3
 800a8cc:	005b      	lsls	r3, r3, #1
 800a8ce:	b29a      	uxth	r2, r3
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a8d4:	7dfb      	ldrb	r3, [r7, #23]
 800a8d6:	68ba      	ldr	r2, [r7, #8]
 800a8d8:	4413      	add	r3, r2
 800a8da:	687a      	ldr	r2, [r7, #4]
 800a8dc:	7812      	ldrb	r2, [r2, #0]
 800a8de:	701a      	strb	r2, [r3, #0]
  idx++;
 800a8e0:	7dfb      	ldrb	r3, [r7, #23]
 800a8e2:	3301      	adds	r3, #1
 800a8e4:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a8e6:	7dfb      	ldrb	r3, [r7, #23]
 800a8e8:	68ba      	ldr	r2, [r7, #8]
 800a8ea:	4413      	add	r3, r2
 800a8ec:	2203      	movs	r2, #3
 800a8ee:	701a      	strb	r2, [r3, #0]
  idx++;
 800a8f0:	7dfb      	ldrb	r3, [r7, #23]
 800a8f2:	3301      	adds	r3, #1
 800a8f4:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a8f6:	e013      	b.n	800a920 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800a8f8:	7dfb      	ldrb	r3, [r7, #23]
 800a8fa:	68ba      	ldr	r2, [r7, #8]
 800a8fc:	4413      	add	r3, r2
 800a8fe:	693a      	ldr	r2, [r7, #16]
 800a900:	7812      	ldrb	r2, [r2, #0]
 800a902:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a904:	693b      	ldr	r3, [r7, #16]
 800a906:	3301      	adds	r3, #1
 800a908:	613b      	str	r3, [r7, #16]
    idx++;
 800a90a:	7dfb      	ldrb	r3, [r7, #23]
 800a90c:	3301      	adds	r3, #1
 800a90e:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a910:	7dfb      	ldrb	r3, [r7, #23]
 800a912:	68ba      	ldr	r2, [r7, #8]
 800a914:	4413      	add	r3, r2
 800a916:	2200      	movs	r2, #0
 800a918:	701a      	strb	r2, [r3, #0]
    idx++;
 800a91a:	7dfb      	ldrb	r3, [r7, #23]
 800a91c:	3301      	adds	r3, #1
 800a91e:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a920:	693b      	ldr	r3, [r7, #16]
 800a922:	781b      	ldrb	r3, [r3, #0]
 800a924:	2b00      	cmp	r3, #0
 800a926:	d1e7      	bne.n	800a8f8 <USBD_GetString+0x52>
 800a928:	e000      	b.n	800a92c <USBD_GetString+0x86>
    return;
 800a92a:	bf00      	nop
  }
}
 800a92c:	3718      	adds	r7, #24
 800a92e:	46bd      	mov	sp, r7
 800a930:	bd80      	pop	{r7, pc}

0800a932 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a932:	b480      	push	{r7}
 800a934:	b085      	sub	sp, #20
 800a936:	af00      	add	r7, sp, #0
 800a938:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a93a:	2300      	movs	r3, #0
 800a93c:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a942:	e005      	b.n	800a950 <USBD_GetLen+0x1e>
  {
    len++;
 800a944:	7bfb      	ldrb	r3, [r7, #15]
 800a946:	3301      	adds	r3, #1
 800a948:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a94a:	68bb      	ldr	r3, [r7, #8]
 800a94c:	3301      	adds	r3, #1
 800a94e:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a950:	68bb      	ldr	r3, [r7, #8]
 800a952:	781b      	ldrb	r3, [r3, #0]
 800a954:	2b00      	cmp	r3, #0
 800a956:	d1f5      	bne.n	800a944 <USBD_GetLen+0x12>
  }

  return len;
 800a958:	7bfb      	ldrb	r3, [r7, #15]
}
 800a95a:	4618      	mov	r0, r3
 800a95c:	3714      	adds	r7, #20
 800a95e:	46bd      	mov	sp, r7
 800a960:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a964:	4770      	bx	lr

0800a966 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a966:	b580      	push	{r7, lr}
 800a968:	b084      	sub	sp, #16
 800a96a:	af00      	add	r7, sp, #0
 800a96c:	60f8      	str	r0, [r7, #12]
 800a96e:	60b9      	str	r1, [r7, #8]
 800a970:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	2202      	movs	r2, #2
 800a976:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	687a      	ldr	r2, [r7, #4]
 800a97e:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	687a      	ldr	r2, [r7, #4]
 800a984:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	68ba      	ldr	r2, [r7, #8]
 800a98a:	2100      	movs	r1, #0
 800a98c:	68f8      	ldr	r0, [r7, #12]
 800a98e:	f000 fd81 	bl	800b494 <USBD_LL_Transmit>

  return USBD_OK;
 800a992:	2300      	movs	r3, #0
}
 800a994:	4618      	mov	r0, r3
 800a996:	3710      	adds	r7, #16
 800a998:	46bd      	mov	sp, r7
 800a99a:	bd80      	pop	{r7, pc}

0800a99c <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a99c:	b580      	push	{r7, lr}
 800a99e:	b084      	sub	sp, #16
 800a9a0:	af00      	add	r7, sp, #0
 800a9a2:	60f8      	str	r0, [r7, #12]
 800a9a4:	60b9      	str	r1, [r7, #8]
 800a9a6:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	68ba      	ldr	r2, [r7, #8]
 800a9ac:	2100      	movs	r1, #0
 800a9ae:	68f8      	ldr	r0, [r7, #12]
 800a9b0:	f000 fd70 	bl	800b494 <USBD_LL_Transmit>

  return USBD_OK;
 800a9b4:	2300      	movs	r3, #0
}
 800a9b6:	4618      	mov	r0, r3
 800a9b8:	3710      	adds	r7, #16
 800a9ba:	46bd      	mov	sp, r7
 800a9bc:	bd80      	pop	{r7, pc}

0800a9be <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a9be:	b580      	push	{r7, lr}
 800a9c0:	b084      	sub	sp, #16
 800a9c2:	af00      	add	r7, sp, #0
 800a9c4:	60f8      	str	r0, [r7, #12]
 800a9c6:	60b9      	str	r1, [r7, #8]
 800a9c8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	2203      	movs	r2, #3
 800a9ce:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	687a      	ldr	r2, [r7, #4]
 800a9d6:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	687a      	ldr	r2, [r7, #4]
 800a9de:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	68ba      	ldr	r2, [r7, #8]
 800a9e6:	2100      	movs	r1, #0
 800a9e8:	68f8      	ldr	r0, [r7, #12]
 800a9ea:	f000 fd8b 	bl	800b504 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a9ee:	2300      	movs	r3, #0
}
 800a9f0:	4618      	mov	r0, r3
 800a9f2:	3710      	adds	r7, #16
 800a9f4:	46bd      	mov	sp, r7
 800a9f6:	bd80      	pop	{r7, pc}

0800a9f8 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a9f8:	b580      	push	{r7, lr}
 800a9fa:	b084      	sub	sp, #16
 800a9fc:	af00      	add	r7, sp, #0
 800a9fe:	60f8      	str	r0, [r7, #12]
 800aa00:	60b9      	str	r1, [r7, #8]
 800aa02:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	68ba      	ldr	r2, [r7, #8]
 800aa08:	2100      	movs	r1, #0
 800aa0a:	68f8      	ldr	r0, [r7, #12]
 800aa0c:	f000 fd7a 	bl	800b504 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800aa10:	2300      	movs	r3, #0
}
 800aa12:	4618      	mov	r0, r3
 800aa14:	3710      	adds	r7, #16
 800aa16:	46bd      	mov	sp, r7
 800aa18:	bd80      	pop	{r7, pc}

0800aa1a <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800aa1a:	b580      	push	{r7, lr}
 800aa1c:	b082      	sub	sp, #8
 800aa1e:	af00      	add	r7, sp, #0
 800aa20:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	2204      	movs	r2, #4
 800aa26:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800aa2a:	2300      	movs	r3, #0
 800aa2c:	2200      	movs	r2, #0
 800aa2e:	2100      	movs	r1, #0
 800aa30:	6878      	ldr	r0, [r7, #4]
 800aa32:	f000 fd2f 	bl	800b494 <USBD_LL_Transmit>

  return USBD_OK;
 800aa36:	2300      	movs	r3, #0
}
 800aa38:	4618      	mov	r0, r3
 800aa3a:	3708      	adds	r7, #8
 800aa3c:	46bd      	mov	sp, r7
 800aa3e:	bd80      	pop	{r7, pc}

0800aa40 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800aa40:	b580      	push	{r7, lr}
 800aa42:	b082      	sub	sp, #8
 800aa44:	af00      	add	r7, sp, #0
 800aa46:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	2205      	movs	r2, #5
 800aa4c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800aa50:	2300      	movs	r3, #0
 800aa52:	2200      	movs	r2, #0
 800aa54:	2100      	movs	r1, #0
 800aa56:	6878      	ldr	r0, [r7, #4]
 800aa58:	f000 fd54 	bl	800b504 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800aa5c:	2300      	movs	r3, #0
}
 800aa5e:	4618      	mov	r0, r3
 800aa60:	3708      	adds	r7, #8
 800aa62:	46bd      	mov	sp, r7
 800aa64:	bd80      	pop	{r7, pc}
	...

0800aa68 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800aa68:	b580      	push	{r7, lr}
 800aa6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800aa6c:	2200      	movs	r2, #0
 800aa6e:	4912      	ldr	r1, [pc, #72]	; (800aab8 <MX_USB_DEVICE_Init+0x50>)
 800aa70:	4812      	ldr	r0, [pc, #72]	; (800aabc <MX_USB_DEVICE_Init+0x54>)
 800aa72:	f7fe fec7 	bl	8009804 <USBD_Init>
 800aa76:	4603      	mov	r3, r0
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d001      	beq.n	800aa80 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800aa7c:	f7f7 fb54 	bl	8002128 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800aa80:	490f      	ldr	r1, [pc, #60]	; (800aac0 <MX_USB_DEVICE_Init+0x58>)
 800aa82:	480e      	ldr	r0, [pc, #56]	; (800aabc <MX_USB_DEVICE_Init+0x54>)
 800aa84:	f7fe feee 	bl	8009864 <USBD_RegisterClass>
 800aa88:	4603      	mov	r3, r0
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d001      	beq.n	800aa92 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800aa8e:	f7f7 fb4b 	bl	8002128 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800aa92:	490c      	ldr	r1, [pc, #48]	; (800aac4 <MX_USB_DEVICE_Init+0x5c>)
 800aa94:	4809      	ldr	r0, [pc, #36]	; (800aabc <MX_USB_DEVICE_Init+0x54>)
 800aa96:	f7fe fe49 	bl	800972c <USBD_CDC_RegisterInterface>
 800aa9a:	4603      	mov	r3, r0
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d001      	beq.n	800aaa4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800aaa0:	f7f7 fb42 	bl	8002128 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800aaa4:	4805      	ldr	r0, [pc, #20]	; (800aabc <MX_USB_DEVICE_Init+0x54>)
 800aaa6:	f7fe ff04 	bl	80098b2 <USBD_Start>
 800aaaa:	4603      	mov	r3, r0
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d001      	beq.n	800aab4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800aab0:	f7f7 fb3a 	bl	8002128 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800aab4:	bf00      	nop
 800aab6:	bd80      	pop	{r7, pc}
 800aab8:	20000130 	.word	0x20000130
 800aabc:	20000838 	.word	0x20000838
 800aac0:	20000018 	.word	0x20000018
 800aac4:	2000011c 	.word	0x2000011c

0800aac8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800aac8:	b580      	push	{r7, lr}
 800aaca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800aacc:	2200      	movs	r2, #0
 800aace:	4905      	ldr	r1, [pc, #20]	; (800aae4 <CDC_Init_FS+0x1c>)
 800aad0:	4805      	ldr	r0, [pc, #20]	; (800aae8 <CDC_Init_FS+0x20>)
 800aad2:	f7fe fe40 	bl	8009756 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800aad6:	4905      	ldr	r1, [pc, #20]	; (800aaec <CDC_Init_FS+0x24>)
 800aad8:	4803      	ldr	r0, [pc, #12]	; (800aae8 <CDC_Init_FS+0x20>)
 800aada:	f7fe fe55 	bl	8009788 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800aade:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800aae0:	4618      	mov	r0, r3
 800aae2:	bd80      	pop	{r7, pc}
 800aae4:	20001308 	.word	0x20001308
 800aae8:	20000838 	.word	0x20000838
 800aaec:	20000b08 	.word	0x20000b08

0800aaf0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800aaf0:	b480      	push	{r7}
 800aaf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800aaf4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800aaf6:	4618      	mov	r0, r3
 800aaf8:	46bd      	mov	sp, r7
 800aafa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aafe:	4770      	bx	lr

0800ab00 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800ab00:	b480      	push	{r7}
 800ab02:	b083      	sub	sp, #12
 800ab04:	af00      	add	r7, sp, #0
 800ab06:	4603      	mov	r3, r0
 800ab08:	6039      	str	r1, [r7, #0]
 800ab0a:	71fb      	strb	r3, [r7, #7]
 800ab0c:	4613      	mov	r3, r2
 800ab0e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800ab10:	79fb      	ldrb	r3, [r7, #7]
 800ab12:	2b23      	cmp	r3, #35	; 0x23
 800ab14:	d84a      	bhi.n	800abac <CDC_Control_FS+0xac>
 800ab16:	a201      	add	r2, pc, #4	; (adr r2, 800ab1c <CDC_Control_FS+0x1c>)
 800ab18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab1c:	0800abad 	.word	0x0800abad
 800ab20:	0800abad 	.word	0x0800abad
 800ab24:	0800abad 	.word	0x0800abad
 800ab28:	0800abad 	.word	0x0800abad
 800ab2c:	0800abad 	.word	0x0800abad
 800ab30:	0800abad 	.word	0x0800abad
 800ab34:	0800abad 	.word	0x0800abad
 800ab38:	0800abad 	.word	0x0800abad
 800ab3c:	0800abad 	.word	0x0800abad
 800ab40:	0800abad 	.word	0x0800abad
 800ab44:	0800abad 	.word	0x0800abad
 800ab48:	0800abad 	.word	0x0800abad
 800ab4c:	0800abad 	.word	0x0800abad
 800ab50:	0800abad 	.word	0x0800abad
 800ab54:	0800abad 	.word	0x0800abad
 800ab58:	0800abad 	.word	0x0800abad
 800ab5c:	0800abad 	.word	0x0800abad
 800ab60:	0800abad 	.word	0x0800abad
 800ab64:	0800abad 	.word	0x0800abad
 800ab68:	0800abad 	.word	0x0800abad
 800ab6c:	0800abad 	.word	0x0800abad
 800ab70:	0800abad 	.word	0x0800abad
 800ab74:	0800abad 	.word	0x0800abad
 800ab78:	0800abad 	.word	0x0800abad
 800ab7c:	0800abad 	.word	0x0800abad
 800ab80:	0800abad 	.word	0x0800abad
 800ab84:	0800abad 	.word	0x0800abad
 800ab88:	0800abad 	.word	0x0800abad
 800ab8c:	0800abad 	.word	0x0800abad
 800ab90:	0800abad 	.word	0x0800abad
 800ab94:	0800abad 	.word	0x0800abad
 800ab98:	0800abad 	.word	0x0800abad
 800ab9c:	0800abad 	.word	0x0800abad
 800aba0:	0800abad 	.word	0x0800abad
 800aba4:	0800abad 	.word	0x0800abad
 800aba8:	0800abad 	.word	0x0800abad
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800abac:	bf00      	nop
  }

  return (USBD_OK);
 800abae:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800abb0:	4618      	mov	r0, r3
 800abb2:	370c      	adds	r7, #12
 800abb4:	46bd      	mov	sp, r7
 800abb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abba:	4770      	bx	lr

0800abbc <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800abbc:	b580      	push	{r7, lr}
 800abbe:	b082      	sub	sp, #8
 800abc0:	af00      	add	r7, sp, #0
 800abc2:	6078      	str	r0, [r7, #4]
 800abc4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800abc6:	6879      	ldr	r1, [r7, #4]
 800abc8:	4805      	ldr	r0, [pc, #20]	; (800abe0 <CDC_Receive_FS+0x24>)
 800abca:	f7fe fddd 	bl	8009788 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800abce:	4804      	ldr	r0, [pc, #16]	; (800abe0 <CDC_Receive_FS+0x24>)
 800abd0:	f7fe fdee 	bl	80097b0 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800abd4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800abd6:	4618      	mov	r0, r3
 800abd8:	3708      	adds	r7, #8
 800abda:	46bd      	mov	sp, r7
 800abdc:	bd80      	pop	{r7, pc}
 800abde:	bf00      	nop
 800abe0:	20000838 	.word	0x20000838

0800abe4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800abe4:	b480      	push	{r7}
 800abe6:	b087      	sub	sp, #28
 800abe8:	af00      	add	r7, sp, #0
 800abea:	60f8      	str	r0, [r7, #12]
 800abec:	60b9      	str	r1, [r7, #8]
 800abee:	4613      	mov	r3, r2
 800abf0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800abf2:	2300      	movs	r3, #0
 800abf4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800abf6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800abfa:	4618      	mov	r0, r3
 800abfc:	371c      	adds	r7, #28
 800abfe:	46bd      	mov	sp, r7
 800ac00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac04:	4770      	bx	lr
	...

0800ac08 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ac08:	b480      	push	{r7}
 800ac0a:	b083      	sub	sp, #12
 800ac0c:	af00      	add	r7, sp, #0
 800ac0e:	4603      	mov	r3, r0
 800ac10:	6039      	str	r1, [r7, #0]
 800ac12:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800ac14:	683b      	ldr	r3, [r7, #0]
 800ac16:	2212      	movs	r2, #18
 800ac18:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800ac1a:	4b03      	ldr	r3, [pc, #12]	; (800ac28 <USBD_FS_DeviceDescriptor+0x20>)
}
 800ac1c:	4618      	mov	r0, r3
 800ac1e:	370c      	adds	r7, #12
 800ac20:	46bd      	mov	sp, r7
 800ac22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac26:	4770      	bx	lr
 800ac28:	20000150 	.word	0x20000150

0800ac2c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ac2c:	b480      	push	{r7}
 800ac2e:	b083      	sub	sp, #12
 800ac30:	af00      	add	r7, sp, #0
 800ac32:	4603      	mov	r3, r0
 800ac34:	6039      	str	r1, [r7, #0]
 800ac36:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800ac38:	683b      	ldr	r3, [r7, #0]
 800ac3a:	2204      	movs	r2, #4
 800ac3c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800ac3e:	4b03      	ldr	r3, [pc, #12]	; (800ac4c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800ac40:	4618      	mov	r0, r3
 800ac42:	370c      	adds	r7, #12
 800ac44:	46bd      	mov	sp, r7
 800ac46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac4a:	4770      	bx	lr
 800ac4c:	20000170 	.word	0x20000170

0800ac50 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ac50:	b580      	push	{r7, lr}
 800ac52:	b082      	sub	sp, #8
 800ac54:	af00      	add	r7, sp, #0
 800ac56:	4603      	mov	r3, r0
 800ac58:	6039      	str	r1, [r7, #0]
 800ac5a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ac5c:	79fb      	ldrb	r3, [r7, #7]
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d105      	bne.n	800ac6e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ac62:	683a      	ldr	r2, [r7, #0]
 800ac64:	4907      	ldr	r1, [pc, #28]	; (800ac84 <USBD_FS_ProductStrDescriptor+0x34>)
 800ac66:	4808      	ldr	r0, [pc, #32]	; (800ac88 <USBD_FS_ProductStrDescriptor+0x38>)
 800ac68:	f7ff fe1d 	bl	800a8a6 <USBD_GetString>
 800ac6c:	e004      	b.n	800ac78 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ac6e:	683a      	ldr	r2, [r7, #0]
 800ac70:	4904      	ldr	r1, [pc, #16]	; (800ac84 <USBD_FS_ProductStrDescriptor+0x34>)
 800ac72:	4805      	ldr	r0, [pc, #20]	; (800ac88 <USBD_FS_ProductStrDescriptor+0x38>)
 800ac74:	f7ff fe17 	bl	800a8a6 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ac78:	4b02      	ldr	r3, [pc, #8]	; (800ac84 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800ac7a:	4618      	mov	r0, r3
 800ac7c:	3708      	adds	r7, #8
 800ac7e:	46bd      	mov	sp, r7
 800ac80:	bd80      	pop	{r7, pc}
 800ac82:	bf00      	nop
 800ac84:	20001b08 	.word	0x20001b08
 800ac88:	0800da64 	.word	0x0800da64

0800ac8c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ac8c:	b580      	push	{r7, lr}
 800ac8e:	b082      	sub	sp, #8
 800ac90:	af00      	add	r7, sp, #0
 800ac92:	4603      	mov	r3, r0
 800ac94:	6039      	str	r1, [r7, #0]
 800ac96:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800ac98:	683a      	ldr	r2, [r7, #0]
 800ac9a:	4904      	ldr	r1, [pc, #16]	; (800acac <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800ac9c:	4804      	ldr	r0, [pc, #16]	; (800acb0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800ac9e:	f7ff fe02 	bl	800a8a6 <USBD_GetString>
  return USBD_StrDesc;
 800aca2:	4b02      	ldr	r3, [pc, #8]	; (800acac <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800aca4:	4618      	mov	r0, r3
 800aca6:	3708      	adds	r7, #8
 800aca8:	46bd      	mov	sp, r7
 800acaa:	bd80      	pop	{r7, pc}
 800acac:	20001b08 	.word	0x20001b08
 800acb0:	0800da7c 	.word	0x0800da7c

0800acb4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800acb4:	b580      	push	{r7, lr}
 800acb6:	b082      	sub	sp, #8
 800acb8:	af00      	add	r7, sp, #0
 800acba:	4603      	mov	r3, r0
 800acbc:	6039      	str	r1, [r7, #0]
 800acbe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800acc0:	683b      	ldr	r3, [r7, #0]
 800acc2:	221a      	movs	r2, #26
 800acc4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800acc6:	f000 f855 	bl	800ad74 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800acca:	4b02      	ldr	r3, [pc, #8]	; (800acd4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800accc:	4618      	mov	r0, r3
 800acce:	3708      	adds	r7, #8
 800acd0:	46bd      	mov	sp, r7
 800acd2:	bd80      	pop	{r7, pc}
 800acd4:	20000174 	.word	0x20000174

0800acd8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800acd8:	b580      	push	{r7, lr}
 800acda:	b082      	sub	sp, #8
 800acdc:	af00      	add	r7, sp, #0
 800acde:	4603      	mov	r3, r0
 800ace0:	6039      	str	r1, [r7, #0]
 800ace2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800ace4:	79fb      	ldrb	r3, [r7, #7]
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d105      	bne.n	800acf6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800acea:	683a      	ldr	r2, [r7, #0]
 800acec:	4907      	ldr	r1, [pc, #28]	; (800ad0c <USBD_FS_ConfigStrDescriptor+0x34>)
 800acee:	4808      	ldr	r0, [pc, #32]	; (800ad10 <USBD_FS_ConfigStrDescriptor+0x38>)
 800acf0:	f7ff fdd9 	bl	800a8a6 <USBD_GetString>
 800acf4:	e004      	b.n	800ad00 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800acf6:	683a      	ldr	r2, [r7, #0]
 800acf8:	4904      	ldr	r1, [pc, #16]	; (800ad0c <USBD_FS_ConfigStrDescriptor+0x34>)
 800acfa:	4805      	ldr	r0, [pc, #20]	; (800ad10 <USBD_FS_ConfigStrDescriptor+0x38>)
 800acfc:	f7ff fdd3 	bl	800a8a6 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ad00:	4b02      	ldr	r3, [pc, #8]	; (800ad0c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800ad02:	4618      	mov	r0, r3
 800ad04:	3708      	adds	r7, #8
 800ad06:	46bd      	mov	sp, r7
 800ad08:	bd80      	pop	{r7, pc}
 800ad0a:	bf00      	nop
 800ad0c:	20001b08 	.word	0x20001b08
 800ad10:	0800da90 	.word	0x0800da90

0800ad14 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ad14:	b580      	push	{r7, lr}
 800ad16:	b082      	sub	sp, #8
 800ad18:	af00      	add	r7, sp, #0
 800ad1a:	4603      	mov	r3, r0
 800ad1c:	6039      	str	r1, [r7, #0]
 800ad1e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ad20:	79fb      	ldrb	r3, [r7, #7]
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d105      	bne.n	800ad32 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ad26:	683a      	ldr	r2, [r7, #0]
 800ad28:	4907      	ldr	r1, [pc, #28]	; (800ad48 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ad2a:	4808      	ldr	r0, [pc, #32]	; (800ad4c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ad2c:	f7ff fdbb 	bl	800a8a6 <USBD_GetString>
 800ad30:	e004      	b.n	800ad3c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ad32:	683a      	ldr	r2, [r7, #0]
 800ad34:	4904      	ldr	r1, [pc, #16]	; (800ad48 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ad36:	4805      	ldr	r0, [pc, #20]	; (800ad4c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ad38:	f7ff fdb5 	bl	800a8a6 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ad3c:	4b02      	ldr	r3, [pc, #8]	; (800ad48 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800ad3e:	4618      	mov	r0, r3
 800ad40:	3708      	adds	r7, #8
 800ad42:	46bd      	mov	sp, r7
 800ad44:	bd80      	pop	{r7, pc}
 800ad46:	bf00      	nop
 800ad48:	20001b08 	.word	0x20001b08
 800ad4c:	0800da9c 	.word	0x0800da9c

0800ad50 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ad50:	b480      	push	{r7}
 800ad52:	b083      	sub	sp, #12
 800ad54:	af00      	add	r7, sp, #0
 800ad56:	4603      	mov	r3, r0
 800ad58:	6039      	str	r1, [r7, #0]
 800ad5a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800ad5c:	683b      	ldr	r3, [r7, #0]
 800ad5e:	220c      	movs	r2, #12
 800ad60:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800ad62:	4b03      	ldr	r3, [pc, #12]	; (800ad70 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800ad64:	4618      	mov	r0, r3
 800ad66:	370c      	adds	r7, #12
 800ad68:	46bd      	mov	sp, r7
 800ad6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad6e:	4770      	bx	lr
 800ad70:	20000164 	.word	0x20000164

0800ad74 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800ad74:	b580      	push	{r7, lr}
 800ad76:	b084      	sub	sp, #16
 800ad78:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800ad7a:	4b0f      	ldr	r3, [pc, #60]	; (800adb8 <Get_SerialNum+0x44>)
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800ad80:	4b0e      	ldr	r3, [pc, #56]	; (800adbc <Get_SerialNum+0x48>)
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800ad86:	4b0e      	ldr	r3, [pc, #56]	; (800adc0 <Get_SerialNum+0x4c>)
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800ad8c:	68fa      	ldr	r2, [r7, #12]
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	4413      	add	r3, r2
 800ad92:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d009      	beq.n	800adae <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800ad9a:	2208      	movs	r2, #8
 800ad9c:	4909      	ldr	r1, [pc, #36]	; (800adc4 <Get_SerialNum+0x50>)
 800ad9e:	68f8      	ldr	r0, [r7, #12]
 800ada0:	f000 f814 	bl	800adcc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800ada4:	2204      	movs	r2, #4
 800ada6:	4908      	ldr	r1, [pc, #32]	; (800adc8 <Get_SerialNum+0x54>)
 800ada8:	68b8      	ldr	r0, [r7, #8]
 800adaa:	f000 f80f 	bl	800adcc <IntToUnicode>
  }
}
 800adae:	bf00      	nop
 800adb0:	3710      	adds	r7, #16
 800adb2:	46bd      	mov	sp, r7
 800adb4:	bd80      	pop	{r7, pc}
 800adb6:	bf00      	nop
 800adb8:	1fff7590 	.word	0x1fff7590
 800adbc:	1fff7594 	.word	0x1fff7594
 800adc0:	1fff7598 	.word	0x1fff7598
 800adc4:	20000176 	.word	0x20000176
 800adc8:	20000186 	.word	0x20000186

0800adcc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800adcc:	b480      	push	{r7}
 800adce:	b087      	sub	sp, #28
 800add0:	af00      	add	r7, sp, #0
 800add2:	60f8      	str	r0, [r7, #12]
 800add4:	60b9      	str	r1, [r7, #8]
 800add6:	4613      	mov	r3, r2
 800add8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800adda:	2300      	movs	r3, #0
 800addc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800adde:	2300      	movs	r3, #0
 800ade0:	75fb      	strb	r3, [r7, #23]
 800ade2:	e027      	b.n	800ae34 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	0f1b      	lsrs	r3, r3, #28
 800ade8:	2b09      	cmp	r3, #9
 800adea:	d80b      	bhi.n	800ae04 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	0f1b      	lsrs	r3, r3, #28
 800adf0:	b2da      	uxtb	r2, r3
 800adf2:	7dfb      	ldrb	r3, [r7, #23]
 800adf4:	005b      	lsls	r3, r3, #1
 800adf6:	4619      	mov	r1, r3
 800adf8:	68bb      	ldr	r3, [r7, #8]
 800adfa:	440b      	add	r3, r1
 800adfc:	3230      	adds	r2, #48	; 0x30
 800adfe:	b2d2      	uxtb	r2, r2
 800ae00:	701a      	strb	r2, [r3, #0]
 800ae02:	e00a      	b.n	800ae1a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	0f1b      	lsrs	r3, r3, #28
 800ae08:	b2da      	uxtb	r2, r3
 800ae0a:	7dfb      	ldrb	r3, [r7, #23]
 800ae0c:	005b      	lsls	r3, r3, #1
 800ae0e:	4619      	mov	r1, r3
 800ae10:	68bb      	ldr	r3, [r7, #8]
 800ae12:	440b      	add	r3, r1
 800ae14:	3237      	adds	r2, #55	; 0x37
 800ae16:	b2d2      	uxtb	r2, r2
 800ae18:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	011b      	lsls	r3, r3, #4
 800ae1e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800ae20:	7dfb      	ldrb	r3, [r7, #23]
 800ae22:	005b      	lsls	r3, r3, #1
 800ae24:	3301      	adds	r3, #1
 800ae26:	68ba      	ldr	r2, [r7, #8]
 800ae28:	4413      	add	r3, r2
 800ae2a:	2200      	movs	r2, #0
 800ae2c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800ae2e:	7dfb      	ldrb	r3, [r7, #23]
 800ae30:	3301      	adds	r3, #1
 800ae32:	75fb      	strb	r3, [r7, #23]
 800ae34:	7dfa      	ldrb	r2, [r7, #23]
 800ae36:	79fb      	ldrb	r3, [r7, #7]
 800ae38:	429a      	cmp	r2, r3
 800ae3a:	d3d3      	bcc.n	800ade4 <IntToUnicode+0x18>
  }
}
 800ae3c:	bf00      	nop
 800ae3e:	371c      	adds	r7, #28
 800ae40:	46bd      	mov	sp, r7
 800ae42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae46:	4770      	bx	lr

0800ae48 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800ae48:	b580      	push	{r7, lr}
 800ae4a:	b08a      	sub	sp, #40	; 0x28
 800ae4c:	af00      	add	r7, sp, #0
 800ae4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ae50:	f107 0314 	add.w	r3, r7, #20
 800ae54:	2200      	movs	r2, #0
 800ae56:	601a      	str	r2, [r3, #0]
 800ae58:	605a      	str	r2, [r3, #4]
 800ae5a:	609a      	str	r2, [r3, #8]
 800ae5c:	60da      	str	r2, [r3, #12]
 800ae5e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ae68:	d14e      	bne.n	800af08 <HAL_PCD_MspInit+0xc0>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ae6a:	4b29      	ldr	r3, [pc, #164]	; (800af10 <HAL_PCD_MspInit+0xc8>)
 800ae6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ae6e:	4a28      	ldr	r2, [pc, #160]	; (800af10 <HAL_PCD_MspInit+0xc8>)
 800ae70:	f043 0301 	orr.w	r3, r3, #1
 800ae74:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ae76:	4b26      	ldr	r3, [pc, #152]	; (800af10 <HAL_PCD_MspInit+0xc8>)
 800ae78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ae7a:	f003 0301 	and.w	r3, r3, #1
 800ae7e:	613b      	str	r3, [r7, #16]
 800ae80:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    */
    GPIO_InitStruct.Pin = OTG_FS_DP_Pin|OTG_FS_DM_Pin;
 800ae82:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800ae86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ae88:	2302      	movs	r3, #2
 800ae8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ae8c:	2300      	movs	r3, #0
 800ae8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ae90:	2303      	movs	r3, #3
 800ae92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800ae94:	230a      	movs	r3, #10
 800ae96:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ae98:	f107 0314 	add.w	r3, r7, #20
 800ae9c:	4619      	mov	r1, r3
 800ae9e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800aea2:	f7f9 f9f1 	bl	8004288 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800aea6:	4b1a      	ldr	r3, [pc, #104]	; (800af10 <HAL_PCD_MspInit+0xc8>)
 800aea8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800aeaa:	4a19      	ldr	r2, [pc, #100]	; (800af10 <HAL_PCD_MspInit+0xc8>)
 800aeac:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800aeb0:	64d3      	str	r3, [r2, #76]	; 0x4c
 800aeb2:	4b17      	ldr	r3, [pc, #92]	; (800af10 <HAL_PCD_MspInit+0xc8>)
 800aeb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800aeb6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800aeba:	60fb      	str	r3, [r7, #12]
 800aebc:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800aebe:	4b14      	ldr	r3, [pc, #80]	; (800af10 <HAL_PCD_MspInit+0xc8>)
 800aec0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aec2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d114      	bne.n	800aef4 <HAL_PCD_MspInit+0xac>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800aeca:	4b11      	ldr	r3, [pc, #68]	; (800af10 <HAL_PCD_MspInit+0xc8>)
 800aecc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aece:	4a10      	ldr	r2, [pc, #64]	; (800af10 <HAL_PCD_MspInit+0xc8>)
 800aed0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800aed4:	6593      	str	r3, [r2, #88]	; 0x58
 800aed6:	4b0e      	ldr	r3, [pc, #56]	; (800af10 <HAL_PCD_MspInit+0xc8>)
 800aed8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aeda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aede:	60bb      	str	r3, [r7, #8]
 800aee0:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 800aee2:	f7fa fcdf 	bl	80058a4 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800aee6:	4b0a      	ldr	r3, [pc, #40]	; (800af10 <HAL_PCD_MspInit+0xc8>)
 800aee8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aeea:	4a09      	ldr	r2, [pc, #36]	; (800af10 <HAL_PCD_MspInit+0xc8>)
 800aeec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800aef0:	6593      	str	r3, [r2, #88]	; 0x58
 800aef2:	e001      	b.n	800aef8 <HAL_PCD_MspInit+0xb0>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800aef4:	f7fa fcd6 	bl	80058a4 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800aef8:	2200      	movs	r2, #0
 800aefa:	2100      	movs	r1, #0
 800aefc:	2043      	movs	r0, #67	; 0x43
 800aefe:	f7f8 febe 	bl	8003c7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800af02:	2043      	movs	r0, #67	; 0x43
 800af04:	f7f8 fed7 	bl	8003cb6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800af08:	bf00      	nop
 800af0a:	3728      	adds	r7, #40	; 0x28
 800af0c:	46bd      	mov	sp, r7
 800af0e:	bd80      	pop	{r7, pc}
 800af10:	40021000 	.word	0x40021000

0800af14 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800af14:	b580      	push	{r7, lr}
 800af16:	b082      	sub	sp, #8
 800af18:	af00      	add	r7, sp, #0
 800af1a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800af28:	4619      	mov	r1, r3
 800af2a:	4610      	mov	r0, r2
 800af2c:	f7fe fd0c 	bl	8009948 <USBD_LL_SetupStage>
}
 800af30:	bf00      	nop
 800af32:	3708      	adds	r7, #8
 800af34:	46bd      	mov	sp, r7
 800af36:	bd80      	pop	{r7, pc}

0800af38 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800af38:	b580      	push	{r7, lr}
 800af3a:	b082      	sub	sp, #8
 800af3c:	af00      	add	r7, sp, #0
 800af3e:	6078      	str	r0, [r7, #4]
 800af40:	460b      	mov	r3, r1
 800af42:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800af4a:	78fa      	ldrb	r2, [r7, #3]
 800af4c:	6879      	ldr	r1, [r7, #4]
 800af4e:	4613      	mov	r3, r2
 800af50:	00db      	lsls	r3, r3, #3
 800af52:	1a9b      	subs	r3, r3, r2
 800af54:	009b      	lsls	r3, r3, #2
 800af56:	440b      	add	r3, r1
 800af58:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800af5c:	681a      	ldr	r2, [r3, #0]
 800af5e:	78fb      	ldrb	r3, [r7, #3]
 800af60:	4619      	mov	r1, r3
 800af62:	f7fe fd44 	bl	80099ee <USBD_LL_DataOutStage>
}
 800af66:	bf00      	nop
 800af68:	3708      	adds	r7, #8
 800af6a:	46bd      	mov	sp, r7
 800af6c:	bd80      	pop	{r7, pc}

0800af6e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800af6e:	b580      	push	{r7, lr}
 800af70:	b082      	sub	sp, #8
 800af72:	af00      	add	r7, sp, #0
 800af74:	6078      	str	r0, [r7, #4]
 800af76:	460b      	mov	r3, r1
 800af78:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800af80:	78fa      	ldrb	r2, [r7, #3]
 800af82:	6879      	ldr	r1, [r7, #4]
 800af84:	4613      	mov	r3, r2
 800af86:	00db      	lsls	r3, r3, #3
 800af88:	1a9b      	subs	r3, r3, r2
 800af8a:	009b      	lsls	r3, r3, #2
 800af8c:	440b      	add	r3, r1
 800af8e:	3348      	adds	r3, #72	; 0x48
 800af90:	681a      	ldr	r2, [r3, #0]
 800af92:	78fb      	ldrb	r3, [r7, #3]
 800af94:	4619      	mov	r1, r3
 800af96:	f7fe fd8d 	bl	8009ab4 <USBD_LL_DataInStage>
}
 800af9a:	bf00      	nop
 800af9c:	3708      	adds	r7, #8
 800af9e:	46bd      	mov	sp, r7
 800afa0:	bd80      	pop	{r7, pc}

0800afa2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800afa2:	b580      	push	{r7, lr}
 800afa4:	b082      	sub	sp, #8
 800afa6:	af00      	add	r7, sp, #0
 800afa8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800afb0:	4618      	mov	r0, r3
 800afb2:	f7fe fe91 	bl	8009cd8 <USBD_LL_SOF>
}
 800afb6:	bf00      	nop
 800afb8:	3708      	adds	r7, #8
 800afba:	46bd      	mov	sp, r7
 800afbc:	bd80      	pop	{r7, pc}

0800afbe <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800afbe:	b580      	push	{r7, lr}
 800afc0:	b084      	sub	sp, #16
 800afc2:	af00      	add	r7, sp, #0
 800afc4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800afc6:	2301      	movs	r3, #1
 800afc8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	68db      	ldr	r3, [r3, #12]
 800afce:	2b02      	cmp	r3, #2
 800afd0:	d001      	beq.n	800afd6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800afd2:	f7f7 f8a9 	bl	8002128 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800afdc:	7bfa      	ldrb	r2, [r7, #15]
 800afde:	4611      	mov	r1, r2
 800afe0:	4618      	mov	r0, r3
 800afe2:	f7fe fe3e 	bl	8009c62 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800afec:	4618      	mov	r0, r3
 800afee:	f7fe fdf7 	bl	8009be0 <USBD_LL_Reset>
}
 800aff2:	bf00      	nop
 800aff4:	3710      	adds	r7, #16
 800aff6:	46bd      	mov	sp, r7
 800aff8:	bd80      	pop	{r7, pc}
	...

0800affc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800affc:	b580      	push	{r7, lr}
 800affe:	b082      	sub	sp, #8
 800b000:	af00      	add	r7, sp, #0
 800b002:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	687a      	ldr	r2, [r7, #4]
 800b010:	6812      	ldr	r2, [r2, #0]
 800b012:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b016:	f043 0301 	orr.w	r3, r3, #1
 800b01a:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800b022:	4618      	mov	r0, r3
 800b024:	f7fe fe2d 	bl	8009c82 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	6a1b      	ldr	r3, [r3, #32]
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d005      	beq.n	800b03c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b030:	4b04      	ldr	r3, [pc, #16]	; (800b044 <HAL_PCD_SuspendCallback+0x48>)
 800b032:	691b      	ldr	r3, [r3, #16]
 800b034:	4a03      	ldr	r2, [pc, #12]	; (800b044 <HAL_PCD_SuspendCallback+0x48>)
 800b036:	f043 0306 	orr.w	r3, r3, #6
 800b03a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b03c:	bf00      	nop
 800b03e:	3708      	adds	r7, #8
 800b040:	46bd      	mov	sp, r7
 800b042:	bd80      	pop	{r7, pc}
 800b044:	e000ed00 	.word	0xe000ed00

0800b048 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b048:	b580      	push	{r7, lr}
 800b04a:	b082      	sub	sp, #8
 800b04c:	af00      	add	r7, sp, #0
 800b04e:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	687a      	ldr	r2, [r7, #4]
 800b05c:	6812      	ldr	r2, [r2, #0]
 800b05e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b062:	f023 0301 	bic.w	r3, r3, #1
 800b066:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	6a1b      	ldr	r3, [r3, #32]
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d007      	beq.n	800b080 <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b070:	4b08      	ldr	r3, [pc, #32]	; (800b094 <HAL_PCD_ResumeCallback+0x4c>)
 800b072:	691b      	ldr	r3, [r3, #16]
 800b074:	4a07      	ldr	r2, [pc, #28]	; (800b094 <HAL_PCD_ResumeCallback+0x4c>)
 800b076:	f023 0306 	bic.w	r3, r3, #6
 800b07a:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800b07c:	f000 fadc 	bl	800b638 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800b086:	4618      	mov	r0, r3
 800b088:	f7fe fe10 	bl	8009cac <USBD_LL_Resume>
}
 800b08c:	bf00      	nop
 800b08e:	3708      	adds	r7, #8
 800b090:	46bd      	mov	sp, r7
 800b092:	bd80      	pop	{r7, pc}
 800b094:	e000ed00 	.word	0xe000ed00

0800b098 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b098:	b580      	push	{r7, lr}
 800b09a:	b082      	sub	sp, #8
 800b09c:	af00      	add	r7, sp, #0
 800b09e:	6078      	str	r0, [r7, #4]
 800b0a0:	460b      	mov	r3, r1
 800b0a2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800b0aa:	78fa      	ldrb	r2, [r7, #3]
 800b0ac:	4611      	mov	r1, r2
 800b0ae:	4618      	mov	r0, r3
 800b0b0:	f7fe fe39 	bl	8009d26 <USBD_LL_IsoOUTIncomplete>
}
 800b0b4:	bf00      	nop
 800b0b6:	3708      	adds	r7, #8
 800b0b8:	46bd      	mov	sp, r7
 800b0ba:	bd80      	pop	{r7, pc}

0800b0bc <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b0bc:	b580      	push	{r7, lr}
 800b0be:	b082      	sub	sp, #8
 800b0c0:	af00      	add	r7, sp, #0
 800b0c2:	6078      	str	r0, [r7, #4]
 800b0c4:	460b      	mov	r3, r1
 800b0c6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800b0ce:	78fa      	ldrb	r2, [r7, #3]
 800b0d0:	4611      	mov	r1, r2
 800b0d2:	4618      	mov	r0, r3
 800b0d4:	f7fe fe1a 	bl	8009d0c <USBD_LL_IsoINIncomplete>
}
 800b0d8:	bf00      	nop
 800b0da:	3708      	adds	r7, #8
 800b0dc:	46bd      	mov	sp, r7
 800b0de:	bd80      	pop	{r7, pc}

0800b0e0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b0e0:	b580      	push	{r7, lr}
 800b0e2:	b082      	sub	sp, #8
 800b0e4:	af00      	add	r7, sp, #0
 800b0e6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800b0ee:	4618      	mov	r0, r3
 800b0f0:	f7fe fe26 	bl	8009d40 <USBD_LL_DevConnected>
}
 800b0f4:	bf00      	nop
 800b0f6:	3708      	adds	r7, #8
 800b0f8:	46bd      	mov	sp, r7
 800b0fa:	bd80      	pop	{r7, pc}

0800b0fc <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b0fc:	b580      	push	{r7, lr}
 800b0fe:	b082      	sub	sp, #8
 800b100:	af00      	add	r7, sp, #0
 800b102:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800b10a:	4618      	mov	r0, r3
 800b10c:	f7fe fe23 	bl	8009d56 <USBD_LL_DevDisconnected>
}
 800b110:	bf00      	nop
 800b112:	3708      	adds	r7, #8
 800b114:	46bd      	mov	sp, r7
 800b116:	bd80      	pop	{r7, pc}

0800b118 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b118:	b580      	push	{r7, lr}
 800b11a:	b082      	sub	sp, #8
 800b11c:	af00      	add	r7, sp, #0
 800b11e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	781b      	ldrb	r3, [r3, #0]
 800b124:	2b00      	cmp	r3, #0
 800b126:	d139      	bne.n	800b19c <USBD_LL_Init+0x84>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800b128:	4a1f      	ldr	r2, [pc, #124]	; (800b1a8 <USBD_LL_Init+0x90>)
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	4a1d      	ldr	r2, [pc, #116]	; (800b1a8 <USBD_LL_Init+0x90>)
 800b134:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b138:	4b1b      	ldr	r3, [pc, #108]	; (800b1a8 <USBD_LL_Init+0x90>)
 800b13a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800b13e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800b140:	4b19      	ldr	r3, [pc, #100]	; (800b1a8 <USBD_LL_Init+0x90>)
 800b142:	2206      	movs	r2, #6
 800b144:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b146:	4b18      	ldr	r3, [pc, #96]	; (800b1a8 <USBD_LL_Init+0x90>)
 800b148:	2202      	movs	r2, #2
 800b14a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b14c:	4b16      	ldr	r3, [pc, #88]	; (800b1a8 <USBD_LL_Init+0x90>)
 800b14e:	2200      	movs	r2, #0
 800b150:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800b152:	4b15      	ldr	r3, [pc, #84]	; (800b1a8 <USBD_LL_Init+0x90>)
 800b154:	2200      	movs	r2, #0
 800b156:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800b158:	4b13      	ldr	r3, [pc, #76]	; (800b1a8 <USBD_LL_Init+0x90>)
 800b15a:	2200      	movs	r2, #0
 800b15c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800b15e:	4b12      	ldr	r3, [pc, #72]	; (800b1a8 <USBD_LL_Init+0x90>)
 800b160:	2200      	movs	r2, #0
 800b162:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800b164:	4b10      	ldr	r3, [pc, #64]	; (800b1a8 <USBD_LL_Init+0x90>)
 800b166:	2200      	movs	r2, #0
 800b168:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800b16a:	4b0f      	ldr	r3, [pc, #60]	; (800b1a8 <USBD_LL_Init+0x90>)
 800b16c:	2200      	movs	r2, #0
 800b16e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800b170:	480d      	ldr	r0, [pc, #52]	; (800b1a8 <USBD_LL_Init+0x90>)
 800b172:	f7f9 fa33 	bl	80045dc <HAL_PCD_Init>
 800b176:	4603      	mov	r3, r0
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d001      	beq.n	800b180 <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 800b17c:	f7f6 ffd4 	bl	8002128 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800b180:	2180      	movs	r1, #128	; 0x80
 800b182:	4809      	ldr	r0, [pc, #36]	; (800b1a8 <USBD_LL_Init+0x90>)
 800b184:	f7fa fa95 	bl	80056b2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800b188:	2240      	movs	r2, #64	; 0x40
 800b18a:	2100      	movs	r1, #0
 800b18c:	4806      	ldr	r0, [pc, #24]	; (800b1a8 <USBD_LL_Init+0x90>)
 800b18e:	f7fa fa49 	bl	8005624 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800b192:	2280      	movs	r2, #128	; 0x80
 800b194:	2101      	movs	r1, #1
 800b196:	4804      	ldr	r0, [pc, #16]	; (800b1a8 <USBD_LL_Init+0x90>)
 800b198:	f7fa fa44 	bl	8005624 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800b19c:	2300      	movs	r3, #0
}
 800b19e:	4618      	mov	r0, r3
 800b1a0:	3708      	adds	r7, #8
 800b1a2:	46bd      	mov	sp, r7
 800b1a4:	bd80      	pop	{r7, pc}
 800b1a6:	bf00      	nop
 800b1a8:	20001d08 	.word	0x20001d08

0800b1ac <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b1ac:	b580      	push	{r7, lr}
 800b1ae:	b084      	sub	sp, #16
 800b1b0:	af00      	add	r7, sp, #0
 800b1b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b1b4:	2300      	movs	r3, #0
 800b1b6:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b1b8:	2300      	movs	r3, #0
 800b1ba:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800b1c2:	4618      	mov	r0, r3
 800b1c4:	f7f9 fb2e 	bl	8004824 <HAL_PCD_Start>
 800b1c8:	4603      	mov	r3, r0
 800b1ca:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800b1cc:	7bbb      	ldrb	r3, [r7, #14]
 800b1ce:	2b03      	cmp	r3, #3
 800b1d0:	d816      	bhi.n	800b200 <USBD_LL_Start+0x54>
 800b1d2:	a201      	add	r2, pc, #4	; (adr r2, 800b1d8 <USBD_LL_Start+0x2c>)
 800b1d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1d8:	0800b1e9 	.word	0x0800b1e9
 800b1dc:	0800b1ef 	.word	0x0800b1ef
 800b1e0:	0800b1f5 	.word	0x0800b1f5
 800b1e4:	0800b1fb 	.word	0x0800b1fb
    case HAL_OK :
      usb_status = USBD_OK;
 800b1e8:	2300      	movs	r3, #0
 800b1ea:	73fb      	strb	r3, [r7, #15]
    break;
 800b1ec:	e00b      	b.n	800b206 <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b1ee:	2303      	movs	r3, #3
 800b1f0:	73fb      	strb	r3, [r7, #15]
    break;
 800b1f2:	e008      	b.n	800b206 <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b1f4:	2301      	movs	r3, #1
 800b1f6:	73fb      	strb	r3, [r7, #15]
    break;
 800b1f8:	e005      	b.n	800b206 <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b1fa:	2303      	movs	r3, #3
 800b1fc:	73fb      	strb	r3, [r7, #15]
    break;
 800b1fe:	e002      	b.n	800b206 <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 800b200:	2303      	movs	r3, #3
 800b202:	73fb      	strb	r3, [r7, #15]
    break;
 800b204:	bf00      	nop
  }
  return usb_status;
 800b206:	7bfb      	ldrb	r3, [r7, #15]
}
 800b208:	4618      	mov	r0, r3
 800b20a:	3710      	adds	r7, #16
 800b20c:	46bd      	mov	sp, r7
 800b20e:	bd80      	pop	{r7, pc}

0800b210 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b210:	b580      	push	{r7, lr}
 800b212:	b084      	sub	sp, #16
 800b214:	af00      	add	r7, sp, #0
 800b216:	6078      	str	r0, [r7, #4]
 800b218:	4608      	mov	r0, r1
 800b21a:	4611      	mov	r1, r2
 800b21c:	461a      	mov	r2, r3
 800b21e:	4603      	mov	r3, r0
 800b220:	70fb      	strb	r3, [r7, #3]
 800b222:	460b      	mov	r3, r1
 800b224:	70bb      	strb	r3, [r7, #2]
 800b226:	4613      	mov	r3, r2
 800b228:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b22a:	2300      	movs	r3, #0
 800b22c:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b22e:	2300      	movs	r3, #0
 800b230:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800b238:	78bb      	ldrb	r3, [r7, #2]
 800b23a:	883a      	ldrh	r2, [r7, #0]
 800b23c:	78f9      	ldrb	r1, [r7, #3]
 800b23e:	f7f9 fee9 	bl	8005014 <HAL_PCD_EP_Open>
 800b242:	4603      	mov	r3, r0
 800b244:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800b246:	7bbb      	ldrb	r3, [r7, #14]
 800b248:	2b03      	cmp	r3, #3
 800b24a:	d817      	bhi.n	800b27c <USBD_LL_OpenEP+0x6c>
 800b24c:	a201      	add	r2, pc, #4	; (adr r2, 800b254 <USBD_LL_OpenEP+0x44>)
 800b24e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b252:	bf00      	nop
 800b254:	0800b265 	.word	0x0800b265
 800b258:	0800b26b 	.word	0x0800b26b
 800b25c:	0800b271 	.word	0x0800b271
 800b260:	0800b277 	.word	0x0800b277
    case HAL_OK :
      usb_status = USBD_OK;
 800b264:	2300      	movs	r3, #0
 800b266:	73fb      	strb	r3, [r7, #15]
    break;
 800b268:	e00b      	b.n	800b282 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b26a:	2303      	movs	r3, #3
 800b26c:	73fb      	strb	r3, [r7, #15]
    break;
 800b26e:	e008      	b.n	800b282 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b270:	2301      	movs	r3, #1
 800b272:	73fb      	strb	r3, [r7, #15]
    break;
 800b274:	e005      	b.n	800b282 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b276:	2303      	movs	r3, #3
 800b278:	73fb      	strb	r3, [r7, #15]
    break;
 800b27a:	e002      	b.n	800b282 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 800b27c:	2303      	movs	r3, #3
 800b27e:	73fb      	strb	r3, [r7, #15]
    break;
 800b280:	bf00      	nop
  }
  return usb_status;
 800b282:	7bfb      	ldrb	r3, [r7, #15]
}
 800b284:	4618      	mov	r0, r3
 800b286:	3710      	adds	r7, #16
 800b288:	46bd      	mov	sp, r7
 800b28a:	bd80      	pop	{r7, pc}

0800b28c <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b28c:	b580      	push	{r7, lr}
 800b28e:	b084      	sub	sp, #16
 800b290:	af00      	add	r7, sp, #0
 800b292:	6078      	str	r0, [r7, #4]
 800b294:	460b      	mov	r3, r1
 800b296:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b298:	2300      	movs	r3, #0
 800b29a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b29c:	2300      	movs	r3, #0
 800b29e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800b2a6:	78fa      	ldrb	r2, [r7, #3]
 800b2a8:	4611      	mov	r1, r2
 800b2aa:	4618      	mov	r0, r3
 800b2ac:	f7f9 ff1a 	bl	80050e4 <HAL_PCD_EP_Close>
 800b2b0:	4603      	mov	r3, r0
 800b2b2:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800b2b4:	7bbb      	ldrb	r3, [r7, #14]
 800b2b6:	2b03      	cmp	r3, #3
 800b2b8:	d816      	bhi.n	800b2e8 <USBD_LL_CloseEP+0x5c>
 800b2ba:	a201      	add	r2, pc, #4	; (adr r2, 800b2c0 <USBD_LL_CloseEP+0x34>)
 800b2bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2c0:	0800b2d1 	.word	0x0800b2d1
 800b2c4:	0800b2d7 	.word	0x0800b2d7
 800b2c8:	0800b2dd 	.word	0x0800b2dd
 800b2cc:	0800b2e3 	.word	0x0800b2e3
    case HAL_OK :
      usb_status = USBD_OK;
 800b2d0:	2300      	movs	r3, #0
 800b2d2:	73fb      	strb	r3, [r7, #15]
    break;
 800b2d4:	e00b      	b.n	800b2ee <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b2d6:	2303      	movs	r3, #3
 800b2d8:	73fb      	strb	r3, [r7, #15]
    break;
 800b2da:	e008      	b.n	800b2ee <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b2dc:	2301      	movs	r3, #1
 800b2de:	73fb      	strb	r3, [r7, #15]
    break;
 800b2e0:	e005      	b.n	800b2ee <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b2e2:	2303      	movs	r3, #3
 800b2e4:	73fb      	strb	r3, [r7, #15]
    break;
 800b2e6:	e002      	b.n	800b2ee <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800b2e8:	2303      	movs	r3, #3
 800b2ea:	73fb      	strb	r3, [r7, #15]
    break;
 800b2ec:	bf00      	nop
  }
  return usb_status;
 800b2ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2f0:	4618      	mov	r0, r3
 800b2f2:	3710      	adds	r7, #16
 800b2f4:	46bd      	mov	sp, r7
 800b2f6:	bd80      	pop	{r7, pc}

0800b2f8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b2f8:	b580      	push	{r7, lr}
 800b2fa:	b084      	sub	sp, #16
 800b2fc:	af00      	add	r7, sp, #0
 800b2fe:	6078      	str	r0, [r7, #4]
 800b300:	460b      	mov	r3, r1
 800b302:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b304:	2300      	movs	r3, #0
 800b306:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b308:	2300      	movs	r3, #0
 800b30a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800b312:	78fa      	ldrb	r2, [r7, #3]
 800b314:	4611      	mov	r1, r2
 800b316:	4618      	mov	r0, r3
 800b318:	f7f9 ffc1 	bl	800529e <HAL_PCD_EP_SetStall>
 800b31c:	4603      	mov	r3, r0
 800b31e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800b320:	7bbb      	ldrb	r3, [r7, #14]
 800b322:	2b03      	cmp	r3, #3
 800b324:	d816      	bhi.n	800b354 <USBD_LL_StallEP+0x5c>
 800b326:	a201      	add	r2, pc, #4	; (adr r2, 800b32c <USBD_LL_StallEP+0x34>)
 800b328:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b32c:	0800b33d 	.word	0x0800b33d
 800b330:	0800b343 	.word	0x0800b343
 800b334:	0800b349 	.word	0x0800b349
 800b338:	0800b34f 	.word	0x0800b34f
    case HAL_OK :
      usb_status = USBD_OK;
 800b33c:	2300      	movs	r3, #0
 800b33e:	73fb      	strb	r3, [r7, #15]
    break;
 800b340:	e00b      	b.n	800b35a <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b342:	2303      	movs	r3, #3
 800b344:	73fb      	strb	r3, [r7, #15]
    break;
 800b346:	e008      	b.n	800b35a <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b348:	2301      	movs	r3, #1
 800b34a:	73fb      	strb	r3, [r7, #15]
    break;
 800b34c:	e005      	b.n	800b35a <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b34e:	2303      	movs	r3, #3
 800b350:	73fb      	strb	r3, [r7, #15]
    break;
 800b352:	e002      	b.n	800b35a <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800b354:	2303      	movs	r3, #3
 800b356:	73fb      	strb	r3, [r7, #15]
    break;
 800b358:	bf00      	nop
  }
  return usb_status;
 800b35a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b35c:	4618      	mov	r0, r3
 800b35e:	3710      	adds	r7, #16
 800b360:	46bd      	mov	sp, r7
 800b362:	bd80      	pop	{r7, pc}

0800b364 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b364:	b580      	push	{r7, lr}
 800b366:	b084      	sub	sp, #16
 800b368:	af00      	add	r7, sp, #0
 800b36a:	6078      	str	r0, [r7, #4]
 800b36c:	460b      	mov	r3, r1
 800b36e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b370:	2300      	movs	r3, #0
 800b372:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b374:	2300      	movs	r3, #0
 800b376:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800b37e:	78fa      	ldrb	r2, [r7, #3]
 800b380:	4611      	mov	r1, r2
 800b382:	4618      	mov	r0, r3
 800b384:	f7f9 ffed 	bl	8005362 <HAL_PCD_EP_ClrStall>
 800b388:	4603      	mov	r3, r0
 800b38a:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800b38c:	7bbb      	ldrb	r3, [r7, #14]
 800b38e:	2b03      	cmp	r3, #3
 800b390:	d816      	bhi.n	800b3c0 <USBD_LL_ClearStallEP+0x5c>
 800b392:	a201      	add	r2, pc, #4	; (adr r2, 800b398 <USBD_LL_ClearStallEP+0x34>)
 800b394:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b398:	0800b3a9 	.word	0x0800b3a9
 800b39c:	0800b3af 	.word	0x0800b3af
 800b3a0:	0800b3b5 	.word	0x0800b3b5
 800b3a4:	0800b3bb 	.word	0x0800b3bb
    case HAL_OK :
      usb_status = USBD_OK;
 800b3a8:	2300      	movs	r3, #0
 800b3aa:	73fb      	strb	r3, [r7, #15]
    break;
 800b3ac:	e00b      	b.n	800b3c6 <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b3ae:	2303      	movs	r3, #3
 800b3b0:	73fb      	strb	r3, [r7, #15]
    break;
 800b3b2:	e008      	b.n	800b3c6 <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b3b4:	2301      	movs	r3, #1
 800b3b6:	73fb      	strb	r3, [r7, #15]
    break;
 800b3b8:	e005      	b.n	800b3c6 <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b3ba:	2303      	movs	r3, #3
 800b3bc:	73fb      	strb	r3, [r7, #15]
    break;
 800b3be:	e002      	b.n	800b3c6 <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800b3c0:	2303      	movs	r3, #3
 800b3c2:	73fb      	strb	r3, [r7, #15]
    break;
 800b3c4:	bf00      	nop
  }
  return usb_status;
 800b3c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b3c8:	4618      	mov	r0, r3
 800b3ca:	3710      	adds	r7, #16
 800b3cc:	46bd      	mov	sp, r7
 800b3ce:	bd80      	pop	{r7, pc}

0800b3d0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b3d0:	b480      	push	{r7}
 800b3d2:	b085      	sub	sp, #20
 800b3d4:	af00      	add	r7, sp, #0
 800b3d6:	6078      	str	r0, [r7, #4]
 800b3d8:	460b      	mov	r3, r1
 800b3da:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800b3e2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b3e4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	da0b      	bge.n	800b404 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b3ec:	78fb      	ldrb	r3, [r7, #3]
 800b3ee:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b3f2:	68f9      	ldr	r1, [r7, #12]
 800b3f4:	4613      	mov	r3, r2
 800b3f6:	00db      	lsls	r3, r3, #3
 800b3f8:	1a9b      	subs	r3, r3, r2
 800b3fa:	009b      	lsls	r3, r3, #2
 800b3fc:	440b      	add	r3, r1
 800b3fe:	333e      	adds	r3, #62	; 0x3e
 800b400:	781b      	ldrb	r3, [r3, #0]
 800b402:	e00b      	b.n	800b41c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b404:	78fb      	ldrb	r3, [r7, #3]
 800b406:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b40a:	68f9      	ldr	r1, [r7, #12]
 800b40c:	4613      	mov	r3, r2
 800b40e:	00db      	lsls	r3, r3, #3
 800b410:	1a9b      	subs	r3, r3, r2
 800b412:	009b      	lsls	r3, r3, #2
 800b414:	440b      	add	r3, r1
 800b416:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800b41a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b41c:	4618      	mov	r0, r3
 800b41e:	3714      	adds	r7, #20
 800b420:	46bd      	mov	sp, r7
 800b422:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b426:	4770      	bx	lr

0800b428 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b428:	b580      	push	{r7, lr}
 800b42a:	b084      	sub	sp, #16
 800b42c:	af00      	add	r7, sp, #0
 800b42e:	6078      	str	r0, [r7, #4]
 800b430:	460b      	mov	r3, r1
 800b432:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b434:	2300      	movs	r3, #0
 800b436:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b438:	2300      	movs	r3, #0
 800b43a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800b442:	78fa      	ldrb	r2, [r7, #3]
 800b444:	4611      	mov	r1, r2
 800b446:	4618      	mov	r0, r3
 800b448:	f7f9 fdbf 	bl	8004fca <HAL_PCD_SetAddress>
 800b44c:	4603      	mov	r3, r0
 800b44e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800b450:	7bbb      	ldrb	r3, [r7, #14]
 800b452:	2b03      	cmp	r3, #3
 800b454:	d816      	bhi.n	800b484 <USBD_LL_SetUSBAddress+0x5c>
 800b456:	a201      	add	r2, pc, #4	; (adr r2, 800b45c <USBD_LL_SetUSBAddress+0x34>)
 800b458:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b45c:	0800b46d 	.word	0x0800b46d
 800b460:	0800b473 	.word	0x0800b473
 800b464:	0800b479 	.word	0x0800b479
 800b468:	0800b47f 	.word	0x0800b47f
    case HAL_OK :
      usb_status = USBD_OK;
 800b46c:	2300      	movs	r3, #0
 800b46e:	73fb      	strb	r3, [r7, #15]
    break;
 800b470:	e00b      	b.n	800b48a <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b472:	2303      	movs	r3, #3
 800b474:	73fb      	strb	r3, [r7, #15]
    break;
 800b476:	e008      	b.n	800b48a <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b478:	2301      	movs	r3, #1
 800b47a:	73fb      	strb	r3, [r7, #15]
    break;
 800b47c:	e005      	b.n	800b48a <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b47e:	2303      	movs	r3, #3
 800b480:	73fb      	strb	r3, [r7, #15]
    break;
 800b482:	e002      	b.n	800b48a <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 800b484:	2303      	movs	r3, #3
 800b486:	73fb      	strb	r3, [r7, #15]
    break;
 800b488:	bf00      	nop
  }
  return usb_status;
 800b48a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b48c:	4618      	mov	r0, r3
 800b48e:	3710      	adds	r7, #16
 800b490:	46bd      	mov	sp, r7
 800b492:	bd80      	pop	{r7, pc}

0800b494 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b494:	b580      	push	{r7, lr}
 800b496:	b086      	sub	sp, #24
 800b498:	af00      	add	r7, sp, #0
 800b49a:	60f8      	str	r0, [r7, #12]
 800b49c:	607a      	str	r2, [r7, #4]
 800b49e:	603b      	str	r3, [r7, #0]
 800b4a0:	460b      	mov	r3, r1
 800b4a2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b4a4:	2300      	movs	r3, #0
 800b4a6:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b4a8:	2300      	movs	r3, #0
 800b4aa:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b4ac:	68fb      	ldr	r3, [r7, #12]
 800b4ae:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800b4b2:	7af9      	ldrb	r1, [r7, #11]
 800b4b4:	683b      	ldr	r3, [r7, #0]
 800b4b6:	687a      	ldr	r2, [r7, #4]
 800b4b8:	f7f9 feb4 	bl	8005224 <HAL_PCD_EP_Transmit>
 800b4bc:	4603      	mov	r3, r0
 800b4be:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800b4c0:	7dbb      	ldrb	r3, [r7, #22]
 800b4c2:	2b03      	cmp	r3, #3
 800b4c4:	d816      	bhi.n	800b4f4 <USBD_LL_Transmit+0x60>
 800b4c6:	a201      	add	r2, pc, #4	; (adr r2, 800b4cc <USBD_LL_Transmit+0x38>)
 800b4c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4cc:	0800b4dd 	.word	0x0800b4dd
 800b4d0:	0800b4e3 	.word	0x0800b4e3
 800b4d4:	0800b4e9 	.word	0x0800b4e9
 800b4d8:	0800b4ef 	.word	0x0800b4ef
    case HAL_OK :
      usb_status = USBD_OK;
 800b4dc:	2300      	movs	r3, #0
 800b4de:	75fb      	strb	r3, [r7, #23]
    break;
 800b4e0:	e00b      	b.n	800b4fa <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b4e2:	2303      	movs	r3, #3
 800b4e4:	75fb      	strb	r3, [r7, #23]
    break;
 800b4e6:	e008      	b.n	800b4fa <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b4e8:	2301      	movs	r3, #1
 800b4ea:	75fb      	strb	r3, [r7, #23]
    break;
 800b4ec:	e005      	b.n	800b4fa <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b4ee:	2303      	movs	r3, #3
 800b4f0:	75fb      	strb	r3, [r7, #23]
    break;
 800b4f2:	e002      	b.n	800b4fa <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 800b4f4:	2303      	movs	r3, #3
 800b4f6:	75fb      	strb	r3, [r7, #23]
    break;
 800b4f8:	bf00      	nop
  }
  return usb_status;
 800b4fa:	7dfb      	ldrb	r3, [r7, #23]
}
 800b4fc:	4618      	mov	r0, r3
 800b4fe:	3718      	adds	r7, #24
 800b500:	46bd      	mov	sp, r7
 800b502:	bd80      	pop	{r7, pc}

0800b504 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b504:	b580      	push	{r7, lr}
 800b506:	b086      	sub	sp, #24
 800b508:	af00      	add	r7, sp, #0
 800b50a:	60f8      	str	r0, [r7, #12]
 800b50c:	607a      	str	r2, [r7, #4]
 800b50e:	603b      	str	r3, [r7, #0]
 800b510:	460b      	mov	r3, r1
 800b512:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b514:	2300      	movs	r3, #0
 800b516:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b518:	2300      	movs	r3, #0
 800b51a:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800b522:	7af9      	ldrb	r1, [r7, #11]
 800b524:	683b      	ldr	r3, [r7, #0]
 800b526:	687a      	ldr	r2, [r7, #4]
 800b528:	f7f9 fe26 	bl	8005178 <HAL_PCD_EP_Receive>
 800b52c:	4603      	mov	r3, r0
 800b52e:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800b530:	7dbb      	ldrb	r3, [r7, #22]
 800b532:	2b03      	cmp	r3, #3
 800b534:	d816      	bhi.n	800b564 <USBD_LL_PrepareReceive+0x60>
 800b536:	a201      	add	r2, pc, #4	; (adr r2, 800b53c <USBD_LL_PrepareReceive+0x38>)
 800b538:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b53c:	0800b54d 	.word	0x0800b54d
 800b540:	0800b553 	.word	0x0800b553
 800b544:	0800b559 	.word	0x0800b559
 800b548:	0800b55f 	.word	0x0800b55f
    case HAL_OK :
      usb_status = USBD_OK;
 800b54c:	2300      	movs	r3, #0
 800b54e:	75fb      	strb	r3, [r7, #23]
    break;
 800b550:	e00b      	b.n	800b56a <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b552:	2303      	movs	r3, #3
 800b554:	75fb      	strb	r3, [r7, #23]
    break;
 800b556:	e008      	b.n	800b56a <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b558:	2301      	movs	r3, #1
 800b55a:	75fb      	strb	r3, [r7, #23]
    break;
 800b55c:	e005      	b.n	800b56a <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b55e:	2303      	movs	r3, #3
 800b560:	75fb      	strb	r3, [r7, #23]
    break;
 800b562:	e002      	b.n	800b56a <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 800b564:	2303      	movs	r3, #3
 800b566:	75fb      	strb	r3, [r7, #23]
    break;
 800b568:	bf00      	nop
  }
  return usb_status;
 800b56a:	7dfb      	ldrb	r3, [r7, #23]
}
 800b56c:	4618      	mov	r0, r3
 800b56e:	3718      	adds	r7, #24
 800b570:	46bd      	mov	sp, r7
 800b572:	bd80      	pop	{r7, pc}

0800b574 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b574:	b580      	push	{r7, lr}
 800b576:	b082      	sub	sp, #8
 800b578:	af00      	add	r7, sp, #0
 800b57a:	6078      	str	r0, [r7, #4]
 800b57c:	460b      	mov	r3, r1
 800b57e:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800b586:	78fa      	ldrb	r2, [r7, #3]
 800b588:	4611      	mov	r1, r2
 800b58a:	4618      	mov	r0, r3
 800b58c:	f7f9 fe32 	bl	80051f4 <HAL_PCD_EP_GetRxCount>
 800b590:	4603      	mov	r3, r0
}
 800b592:	4618      	mov	r0, r3
 800b594:	3708      	adds	r7, #8
 800b596:	46bd      	mov	sp, r7
 800b598:	bd80      	pop	{r7, pc}
	...

0800b59c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800b59c:	b580      	push	{r7, lr}
 800b59e:	b082      	sub	sp, #8
 800b5a0:	af00      	add	r7, sp, #0
 800b5a2:	6078      	str	r0, [r7, #4]
 800b5a4:	460b      	mov	r3, r1
 800b5a6:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800b5a8:	78fb      	ldrb	r3, [r7, #3]
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d002      	beq.n	800b5b4 <HAL_PCDEx_LPM_Callback+0x18>
 800b5ae:	2b01      	cmp	r3, #1
 800b5b0:	d01f      	beq.n	800b5f2 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800b5b2:	e03b      	b.n	800b62c <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	6a1b      	ldr	r3, [r3, #32]
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d007      	beq.n	800b5cc <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800b5bc:	f000 f83c 	bl	800b638 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b5c0:	4b1c      	ldr	r3, [pc, #112]	; (800b634 <HAL_PCDEx_LPM_Callback+0x98>)
 800b5c2:	691b      	ldr	r3, [r3, #16]
 800b5c4:	4a1b      	ldr	r2, [pc, #108]	; (800b634 <HAL_PCDEx_LPM_Callback+0x98>)
 800b5c6:	f023 0306 	bic.w	r3, r3, #6
 800b5ca:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	687a      	ldr	r2, [r7, #4]
 800b5d8:	6812      	ldr	r2, [r2, #0]
 800b5da:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b5de:	f023 0301 	bic.w	r3, r3, #1
 800b5e2:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800b5ea:	4618      	mov	r0, r3
 800b5ec:	f7fe fb5e 	bl	8009cac <USBD_LL_Resume>
    break;
 800b5f0:	e01c      	b.n	800b62c <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	687a      	ldr	r2, [r7, #4]
 800b5fe:	6812      	ldr	r2, [r2, #0]
 800b600:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b604:	f043 0301 	orr.w	r3, r3, #1
 800b608:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800b610:	4618      	mov	r0, r3
 800b612:	f7fe fb36 	bl	8009c82 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	6a1b      	ldr	r3, [r3, #32]
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d005      	beq.n	800b62a <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b61e:	4b05      	ldr	r3, [pc, #20]	; (800b634 <HAL_PCDEx_LPM_Callback+0x98>)
 800b620:	691b      	ldr	r3, [r3, #16]
 800b622:	4a04      	ldr	r2, [pc, #16]	; (800b634 <HAL_PCDEx_LPM_Callback+0x98>)
 800b624:	f043 0306 	orr.w	r3, r3, #6
 800b628:	6113      	str	r3, [r2, #16]
    break;
 800b62a:	bf00      	nop
}
 800b62c:	bf00      	nop
 800b62e:	3708      	adds	r7, #8
 800b630:	46bd      	mov	sp, r7
 800b632:	bd80      	pop	{r7, pc}
 800b634:	e000ed00 	.word	0xe000ed00

0800b638 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800b638:	b580      	push	{r7, lr}
 800b63a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800b63c:	f7f6 f950 	bl	80018e0 <SystemClock_Config>
}
 800b640:	bf00      	nop
 800b642:	bd80      	pop	{r7, pc}

0800b644 <arm_rfft_fast_init_f32>:
 800b644:	084b      	lsrs	r3, r1, #1
 800b646:	2b80      	cmp	r3, #128	; 0x80
 800b648:	b410      	push	{r4}
 800b64a:	8201      	strh	r1, [r0, #16]
 800b64c:	8003      	strh	r3, [r0, #0]
 800b64e:	d047      	beq.n	800b6e0 <arm_rfft_fast_init_f32+0x9c>
 800b650:	d917      	bls.n	800b682 <arm_rfft_fast_init_f32+0x3e>
 800b652:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b656:	d03d      	beq.n	800b6d4 <arm_rfft_fast_init_f32+0x90>
 800b658:	d929      	bls.n	800b6ae <arm_rfft_fast_init_f32+0x6a>
 800b65a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b65e:	d020      	beq.n	800b6a2 <arm_rfft_fast_init_f32+0x5e>
 800b660:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b664:	d113      	bne.n	800b68e <arm_rfft_fast_init_f32+0x4a>
 800b666:	4921      	ldr	r1, [pc, #132]	; (800b6ec <arm_rfft_fast_init_f32+0xa8>)
 800b668:	4a21      	ldr	r2, [pc, #132]	; (800b6f0 <arm_rfft_fast_init_f32+0xac>)
 800b66a:	4b22      	ldr	r3, [pc, #136]	; (800b6f4 <arm_rfft_fast_init_f32+0xb0>)
 800b66c:	f44f 646e 	mov.w	r4, #3808	; 0xee0
 800b670:	8184      	strh	r4, [r0, #12]
 800b672:	6081      	str	r1, [r0, #8]
 800b674:	6042      	str	r2, [r0, #4]
 800b676:	6143      	str	r3, [r0, #20]
 800b678:	2000      	movs	r0, #0
 800b67a:	b240      	sxtb	r0, r0
 800b67c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b680:	4770      	bx	lr
 800b682:	2b20      	cmp	r3, #32
 800b684:	d01c      	beq.n	800b6c0 <arm_rfft_fast_init_f32+0x7c>
 800b686:	2b40      	cmp	r3, #64	; 0x40
 800b688:	d006      	beq.n	800b698 <arm_rfft_fast_init_f32+0x54>
 800b68a:	2b10      	cmp	r3, #16
 800b68c:	d01d      	beq.n	800b6ca <arm_rfft_fast_init_f32+0x86>
 800b68e:	20ff      	movs	r0, #255	; 0xff
 800b690:	b240      	sxtb	r0, r0
 800b692:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b696:	4770      	bx	lr
 800b698:	2438      	movs	r4, #56	; 0x38
 800b69a:	4917      	ldr	r1, [pc, #92]	; (800b6f8 <arm_rfft_fast_init_f32+0xb4>)
 800b69c:	4a17      	ldr	r2, [pc, #92]	; (800b6fc <arm_rfft_fast_init_f32+0xb8>)
 800b69e:	4b18      	ldr	r3, [pc, #96]	; (800b700 <arm_rfft_fast_init_f32+0xbc>)
 800b6a0:	e7e6      	b.n	800b670 <arm_rfft_fast_init_f32+0x2c>
 800b6a2:	f44f 64e1 	mov.w	r4, #1800	; 0x708
 800b6a6:	4917      	ldr	r1, [pc, #92]	; (800b704 <arm_rfft_fast_init_f32+0xc0>)
 800b6a8:	4a17      	ldr	r2, [pc, #92]	; (800b708 <arm_rfft_fast_init_f32+0xc4>)
 800b6aa:	4b18      	ldr	r3, [pc, #96]	; (800b70c <arm_rfft_fast_init_f32+0xc8>)
 800b6ac:	e7e0      	b.n	800b670 <arm_rfft_fast_init_f32+0x2c>
 800b6ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b6b2:	d1ec      	bne.n	800b68e <arm_rfft_fast_init_f32+0x4a>
 800b6b4:	f44f 74dc 	mov.w	r4, #440	; 0x1b8
 800b6b8:	4915      	ldr	r1, [pc, #84]	; (800b710 <arm_rfft_fast_init_f32+0xcc>)
 800b6ba:	4a16      	ldr	r2, [pc, #88]	; (800b714 <arm_rfft_fast_init_f32+0xd0>)
 800b6bc:	4b16      	ldr	r3, [pc, #88]	; (800b718 <arm_rfft_fast_init_f32+0xd4>)
 800b6be:	e7d7      	b.n	800b670 <arm_rfft_fast_init_f32+0x2c>
 800b6c0:	2430      	movs	r4, #48	; 0x30
 800b6c2:	4916      	ldr	r1, [pc, #88]	; (800b71c <arm_rfft_fast_init_f32+0xd8>)
 800b6c4:	4a16      	ldr	r2, [pc, #88]	; (800b720 <arm_rfft_fast_init_f32+0xdc>)
 800b6c6:	4b17      	ldr	r3, [pc, #92]	; (800b724 <arm_rfft_fast_init_f32+0xe0>)
 800b6c8:	e7d2      	b.n	800b670 <arm_rfft_fast_init_f32+0x2c>
 800b6ca:	2414      	movs	r4, #20
 800b6cc:	4916      	ldr	r1, [pc, #88]	; (800b728 <arm_rfft_fast_init_f32+0xe4>)
 800b6ce:	4a17      	ldr	r2, [pc, #92]	; (800b72c <arm_rfft_fast_init_f32+0xe8>)
 800b6d0:	4b17      	ldr	r3, [pc, #92]	; (800b730 <arm_rfft_fast_init_f32+0xec>)
 800b6d2:	e7cd      	b.n	800b670 <arm_rfft_fast_init_f32+0x2c>
 800b6d4:	f44f 74e0 	mov.w	r4, #448	; 0x1c0
 800b6d8:	4916      	ldr	r1, [pc, #88]	; (800b734 <arm_rfft_fast_init_f32+0xf0>)
 800b6da:	4a17      	ldr	r2, [pc, #92]	; (800b738 <arm_rfft_fast_init_f32+0xf4>)
 800b6dc:	4b17      	ldr	r3, [pc, #92]	; (800b73c <arm_rfft_fast_init_f32+0xf8>)
 800b6de:	e7c7      	b.n	800b670 <arm_rfft_fast_init_f32+0x2c>
 800b6e0:	24d0      	movs	r4, #208	; 0xd0
 800b6e2:	4917      	ldr	r1, [pc, #92]	; (800b740 <arm_rfft_fast_init_f32+0xfc>)
 800b6e4:	4a17      	ldr	r2, [pc, #92]	; (800b744 <arm_rfft_fast_init_f32+0x100>)
 800b6e6:	4b18      	ldr	r3, [pc, #96]	; (800b748 <arm_rfft_fast_init_f32+0x104>)
 800b6e8:	e7c2      	b.n	800b670 <arm_rfft_fast_init_f32+0x2c>
 800b6ea:	bf00      	nop
 800b6ec:	0801c914 	.word	0x0801c914
 800b6f0:	0800db0c 	.word	0x0800db0c
 800b6f4:	08013c7c 	.word	0x08013c7c
 800b6f8:	08011c0c 	.word	0x08011c0c
 800b6fc:	0801e6d4 	.word	0x0801e6d4
 800b700:	08020bc4 	.word	0x08020bc4
 800b704:	0801a5fc 	.word	0x0801a5fc
 800b708:	080184fc 	.word	0x080184fc
 800b70c:	08011c7c 	.word	0x08011c7c
 800b710:	08020854 	.word	0x08020854
 800b714:	08017c7c 	.word	0x08017c7c
 800b718:	0801e8d4 	.word	0x0801e8d4
 800b71c:	0801b4b4 	.word	0x0801b4b4
 800b720:	0801a4fc 	.word	0x0801a4fc
 800b724:	08011b0c 	.word	0x08011b0c
 800b728:	0801b40c 	.word	0x0801b40c
 800b72c:	0801847c 	.word	0x0801847c
 800b730:	0801b434 	.word	0x0801b434
 800b734:	0801f0d4 	.word	0x0801f0d4
 800b738:	0801b914 	.word	0x0801b914
 800b73c:	0801f454 	.word	0x0801f454
 800b740:	08020dc4 	.word	0x08020dc4
 800b744:	0801b514 	.word	0x0801b514
 800b748:	08020454 	.word	0x08020454

0800b74c <arm_rfft_fast_f32>:
 800b74c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b750:	8a06      	ldrh	r6, [r0, #16]
 800b752:	0876      	lsrs	r6, r6, #1
 800b754:	4607      	mov	r7, r0
 800b756:	4615      	mov	r5, r2
 800b758:	8006      	strh	r6, [r0, #0]
 800b75a:	460c      	mov	r4, r1
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d15c      	bne.n	800b81a <arm_rfft_fast_f32+0xce>
 800b760:	461a      	mov	r2, r3
 800b762:	2301      	movs	r3, #1
 800b764:	f000 fbe6 	bl	800bf34 <arm_cfft_f32>
 800b768:	edd4 7a00 	vldr	s15, [r4]
 800b76c:	ed94 7a01 	vldr	s14, [r4, #4]
 800b770:	883e      	ldrh	r6, [r7, #0]
 800b772:	6978      	ldr	r0, [r7, #20]
 800b774:	ee37 7a07 	vadd.f32	s14, s14, s14
 800b778:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800b77c:	eef6 3a00 	vmov.f32	s7, #96	; 0x3f000000  0.5
 800b780:	ee77 6a87 	vadd.f32	s13, s15, s14
 800b784:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b788:	3e01      	subs	r6, #1
 800b78a:	ee26 7aa3 	vmul.f32	s14, s13, s7
 800b78e:	ee67 7aa3 	vmul.f32	s15, s15, s7
 800b792:	eb04 03c6 	add.w	r3, r4, r6, lsl #3
 800b796:	ed85 7a00 	vstr	s14, [r5]
 800b79a:	edc5 7a01 	vstr	s15, [r5, #4]
 800b79e:	3010      	adds	r0, #16
 800b7a0:	f105 0210 	add.w	r2, r5, #16
 800b7a4:	3b08      	subs	r3, #8
 800b7a6:	f104 0110 	add.w	r1, r4, #16
 800b7aa:	ed51 4a02 	vldr	s9, [r1, #-8]
 800b7ae:	ed93 5a02 	vldr	s10, [r3, #8]
 800b7b2:	ed11 7a01 	vldr	s14, [r1, #-4]
 800b7b6:	ed10 6a02 	vldr	s12, [r0, #-8]
 800b7ba:	edd3 5a03 	vldr	s11, [r3, #12]
 800b7be:	ed50 6a01 	vldr	s13, [r0, #-4]
 800b7c2:	ee75 7a64 	vsub.f32	s15, s10, s9
 800b7c6:	ee35 4a87 	vadd.f32	s8, s11, s14
 800b7ca:	ee35 5a24 	vadd.f32	s10, s10, s9
 800b7ce:	ee77 5a65 	vsub.f32	s11, s14, s11
 800b7d2:	ee66 4a27 	vmul.f32	s9, s12, s15
 800b7d6:	ee26 7aa7 	vmul.f32	s14, s13, s15
 800b7da:	ee34 5a85 	vadd.f32	s10, s9, s10
 800b7de:	ee26 6a04 	vmul.f32	s12, s12, s8
 800b7e2:	ee66 6a84 	vmul.f32	s13, s13, s8
 800b7e6:	ee77 7a25 	vadd.f32	s15, s14, s11
 800b7ea:	ee76 6a85 	vadd.f32	s13, s13, s10
 800b7ee:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800b7f2:	ee66 6aa3 	vmul.f32	s13, s13, s7
 800b7f6:	ee67 7aa3 	vmul.f32	s15, s15, s7
 800b7fa:	3e01      	subs	r6, #1
 800b7fc:	ed42 6a02 	vstr	s13, [r2, #-8]
 800b800:	ed42 7a01 	vstr	s15, [r2, #-4]
 800b804:	f1a3 0308 	sub.w	r3, r3, #8
 800b808:	f101 0108 	add.w	r1, r1, #8
 800b80c:	f100 0008 	add.w	r0, r0, #8
 800b810:	f102 0208 	add.w	r2, r2, #8
 800b814:	d1c9      	bne.n	800b7aa <arm_rfft_fast_f32+0x5e>
 800b816:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b81a:	edd1 7a00 	vldr	s15, [r1]
 800b81e:	edd1 6a01 	vldr	s13, [r1, #4]
 800b822:	6941      	ldr	r1, [r0, #20]
 800b824:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800b828:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800b82c:	eef6 3a00 	vmov.f32	s7, #96	; 0x3f000000  0.5
 800b830:	ee27 7a23 	vmul.f32	s14, s14, s7
 800b834:	ee67 7aa3 	vmul.f32	s15, s15, s7
 800b838:	3e01      	subs	r6, #1
 800b83a:	ed82 7a00 	vstr	s14, [r2]
 800b83e:	edc2 7a01 	vstr	s15, [r2, #4]
 800b842:	00f0      	lsls	r0, r6, #3
 800b844:	b3ee      	cbz	r6, 800b8c2 <arm_rfft_fast_f32+0x176>
 800b846:	3808      	subs	r0, #8
 800b848:	f101 0e10 	add.w	lr, r1, #16
 800b84c:	4420      	add	r0, r4
 800b84e:	f104 0110 	add.w	r1, r4, #16
 800b852:	f102 0c10 	add.w	ip, r2, #16
 800b856:	ed90 7a02 	vldr	s14, [r0, #8]
 800b85a:	ed51 6a02 	vldr	s13, [r1, #-8]
 800b85e:	ed1e 6a02 	vldr	s12, [lr, #-8]
 800b862:	ed90 4a03 	vldr	s8, [r0, #12]
 800b866:	ed11 5a01 	vldr	s10, [r1, #-4]
 800b86a:	ed5e 5a01 	vldr	s11, [lr, #-4]
 800b86e:	ee76 7ac7 	vsub.f32	s15, s13, s14
 800b872:	ee74 4a05 	vadd.f32	s9, s8, s10
 800b876:	ee26 3a27 	vmul.f32	s6, s12, s15
 800b87a:	ee77 6a26 	vadd.f32	s13, s14, s13
 800b87e:	ee35 5a44 	vsub.f32	s10, s10, s8
 800b882:	ee25 7aa7 	vmul.f32	s14, s11, s15
 800b886:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800b88a:	ee77 7a05 	vadd.f32	s15, s14, s10
 800b88e:	ee26 6a24 	vmul.f32	s12, s12, s9
 800b892:	ee65 5aa4 	vmul.f32	s11, s11, s9
 800b896:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800b89a:	ee36 7ae5 	vsub.f32	s14, s13, s11
 800b89e:	ee67 7aa3 	vmul.f32	s15, s15, s7
 800b8a2:	ee27 7a23 	vmul.f32	s14, s14, s7
 800b8a6:	3e01      	subs	r6, #1
 800b8a8:	ed0c 7a02 	vstr	s14, [ip, #-8]
 800b8ac:	ed4c 7a01 	vstr	s15, [ip, #-4]
 800b8b0:	f1a0 0008 	sub.w	r0, r0, #8
 800b8b4:	f101 0108 	add.w	r1, r1, #8
 800b8b8:	f10e 0e08 	add.w	lr, lr, #8
 800b8bc:	f10c 0c08 	add.w	ip, ip, #8
 800b8c0:	d1c9      	bne.n	800b856 <arm_rfft_fast_f32+0x10a>
 800b8c2:	4638      	mov	r0, r7
 800b8c4:	4629      	mov	r1, r5
 800b8c6:	461a      	mov	r2, r3
 800b8c8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b8cc:	2301      	movs	r3, #1
 800b8ce:	f000 bb31 	b.w	800bf34 <arm_cfft_f32>
 800b8d2:	bf00      	nop

0800b8d4 <arm_cfft_radix8by2_f32>:
 800b8d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b8d8:	ed2d 8b08 	vpush	{d8-d11}
 800b8dc:	f8b0 e000 	ldrh.w	lr, [r0]
 800b8e0:	6842      	ldr	r2, [r0, #4]
 800b8e2:	ea4f 0c5e 	mov.w	ip, lr, lsr #1
 800b8e6:	eb01 088e 	add.w	r8, r1, lr, lsl #2
 800b8ea:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 800b8ee:	4607      	mov	r7, r0
 800b8f0:	ea4f 038c 	mov.w	r3, ip, lsl #2
 800b8f4:	f000 80af 	beq.w	800ba56 <arm_cfft_radix8by2_f32+0x182>
 800b8f8:	3310      	adds	r3, #16
 800b8fa:	18ce      	adds	r6, r1, r3
 800b8fc:	3210      	adds	r2, #16
 800b8fe:	4443      	add	r3, r8
 800b900:	f101 0510 	add.w	r5, r1, #16
 800b904:	f108 0410 	add.w	r4, r8, #16
 800b908:	ed54 1a04 	vldr	s3, [r4, #-16]
 800b90c:	ed13 4a04 	vldr	s8, [r3, #-16]
 800b910:	ed53 3a03 	vldr	s7, [r3, #-12]
 800b914:	ed53 5a02 	vldr	s11, [r3, #-8]
 800b918:	ed13 5a01 	vldr	s10, [r3, #-4]
 800b91c:	ed54 6a03 	vldr	s13, [r4, #-12]
 800b920:	ed14 0a02 	vldr	s0, [r4, #-8]
 800b924:	ed16 2a04 	vldr	s4, [r6, #-16]
 800b928:	ed56 2a03 	vldr	s5, [r6, #-12]
 800b92c:	ed15 6a03 	vldr	s12, [r5, #-12]
 800b930:	ed15 7a01 	vldr	s14, [r5, #-4]
 800b934:	ed15 3a04 	vldr	s6, [r5, #-16]
 800b938:	ed54 7a01 	vldr	s15, [r4, #-4]
 800b93c:	ed56 0a02 	vldr	s1, [r6, #-8]
 800b940:	ed16 1a01 	vldr	s2, [r6, #-4]
 800b944:	ed55 4a02 	vldr	s9, [r5, #-8]
 800b948:	ee73 ba21 	vadd.f32	s23, s6, s3
 800b94c:	ee36 ba26 	vadd.f32	s22, s12, s13
 800b950:	ee37 aa27 	vadd.f32	s20, s14, s15
 800b954:	ee72 9a04 	vadd.f32	s19, s4, s8
 800b958:	ee32 9aa3 	vadd.f32	s18, s5, s7
 800b95c:	ee31 8a05 	vadd.f32	s16, s2, s10
 800b960:	ee74 aa80 	vadd.f32	s21, s9, s0
 800b964:	ee70 8aa5 	vadd.f32	s17, s1, s11
 800b968:	ed45 ba04 	vstr	s23, [r5, #-16]
 800b96c:	ed05 ba03 	vstr	s22, [r5, #-12]
 800b970:	ed45 aa02 	vstr	s21, [r5, #-8]
 800b974:	ed05 aa01 	vstr	s20, [r5, #-4]
 800b978:	ed06 8a01 	vstr	s16, [r6, #-4]
 800b97c:	ed46 9a04 	vstr	s19, [r6, #-16]
 800b980:	ed06 9a03 	vstr	s18, [r6, #-12]
 800b984:	ed46 8a02 	vstr	s17, [r6, #-8]
 800b988:	ee76 6a66 	vsub.f32	s13, s12, s13
 800b98c:	ee73 3ae2 	vsub.f32	s7, s7, s5
 800b990:	ed12 6a03 	vldr	s12, [r2, #-12]
 800b994:	ed52 2a04 	vldr	s5, [r2, #-16]
 800b998:	ee33 3a61 	vsub.f32	s6, s6, s3
 800b99c:	ee34 4a42 	vsub.f32	s8, s8, s4
 800b9a0:	ee26 8a86 	vmul.f32	s16, s13, s12
 800b9a4:	ee24 2a06 	vmul.f32	s4, s8, s12
 800b9a8:	ee63 1a22 	vmul.f32	s3, s6, s5
 800b9ac:	ee24 4a22 	vmul.f32	s8, s8, s5
 800b9b0:	ee23 3a06 	vmul.f32	s6, s6, s12
 800b9b4:	ee66 6aa2 	vmul.f32	s13, s13, s5
 800b9b8:	ee23 6a86 	vmul.f32	s12, s7, s12
 800b9bc:	ee63 3aa2 	vmul.f32	s7, s7, s5
 800b9c0:	ee36 6a04 	vadd.f32	s12, s12, s8
 800b9c4:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800b9c8:	ee72 3a63 	vsub.f32	s7, s4, s7
 800b9cc:	ee71 2a88 	vadd.f32	s5, s3, s16
 800b9d0:	ed44 6a03 	vstr	s13, [r4, #-12]
 800b9d4:	ed44 2a04 	vstr	s5, [r4, #-16]
 800b9d8:	ed43 3a04 	vstr	s7, [r3, #-16]
 800b9dc:	ed03 6a03 	vstr	s12, [r3, #-12]
 800b9e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b9e4:	ee75 6ae0 	vsub.f32	s13, s11, s1
 800b9e8:	ed12 7a01 	vldr	s14, [r2, #-4]
 800b9ec:	ed52 5a02 	vldr	s11, [r2, #-8]
 800b9f0:	ee35 6a41 	vsub.f32	s12, s10, s2
 800b9f4:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800b9f8:	ee67 3a87 	vmul.f32	s7, s15, s14
 800b9fc:	ee26 5a87 	vmul.f32	s10, s13, s14
 800ba00:	ee24 4aa5 	vmul.f32	s8, s9, s11
 800ba04:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800ba08:	ee64 4a87 	vmul.f32	s9, s9, s14
 800ba0c:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800ba10:	ee26 7a07 	vmul.f32	s14, s12, s14
 800ba14:	ee26 6a25 	vmul.f32	s12, s12, s11
 800ba18:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800ba1c:	ee74 5a23 	vadd.f32	s11, s8, s7
 800ba20:	ee35 6a46 	vsub.f32	s12, s10, s12
 800ba24:	ee37 7a26 	vadd.f32	s14, s14, s13
 800ba28:	f1be 0e01 	subs.w	lr, lr, #1
 800ba2c:	ed44 5a02 	vstr	s11, [r4, #-8]
 800ba30:	f105 0510 	add.w	r5, r5, #16
 800ba34:	ed44 7a01 	vstr	s15, [r4, #-4]
 800ba38:	f106 0610 	add.w	r6, r6, #16
 800ba3c:	ed03 6a02 	vstr	s12, [r3, #-8]
 800ba40:	ed03 7a01 	vstr	s14, [r3, #-4]
 800ba44:	f102 0210 	add.w	r2, r2, #16
 800ba48:	f104 0410 	add.w	r4, r4, #16
 800ba4c:	f103 0310 	add.w	r3, r3, #16
 800ba50:	f47f af5a 	bne.w	800b908 <arm_cfft_radix8by2_f32+0x34>
 800ba54:	687a      	ldr	r2, [r7, #4]
 800ba56:	fa1f f48c 	uxth.w	r4, ip
 800ba5a:	4608      	mov	r0, r1
 800ba5c:	2302      	movs	r3, #2
 800ba5e:	4621      	mov	r1, r4
 800ba60:	f000 fc10 	bl	800c284 <arm_radix8_butterfly_f32>
 800ba64:	ecbd 8b08 	vpop	{d8-d11}
 800ba68:	4640      	mov	r0, r8
 800ba6a:	4621      	mov	r1, r4
 800ba6c:	687a      	ldr	r2, [r7, #4]
 800ba6e:	2302      	movs	r3, #2
 800ba70:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ba74:	f000 bc06 	b.w	800c284 <arm_radix8_butterfly_f32>

0800ba78 <arm_cfft_radix8by4_f32>:
 800ba78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba7c:	ed2d 8b0a 	vpush	{d8-d12}
 800ba80:	8802      	ldrh	r2, [r0, #0]
 800ba82:	ed91 6a00 	vldr	s12, [r1]
 800ba86:	b08f      	sub	sp, #60	; 0x3c
 800ba88:	460f      	mov	r7, r1
 800ba8a:	0852      	lsrs	r2, r2, #1
 800ba8c:	0093      	lsls	r3, r2, #2
 800ba8e:	900c      	str	r0, [sp, #48]	; 0x30
 800ba90:	9103      	str	r1, [sp, #12]
 800ba92:	6841      	ldr	r1, [r0, #4]
 800ba94:	ed97 7a01 	vldr	s14, [r7, #4]
 800ba98:	4638      	mov	r0, r7
 800ba9a:	4418      	add	r0, r3
 800ba9c:	4606      	mov	r6, r0
 800ba9e:	9009      	str	r0, [sp, #36]	; 0x24
 800baa0:	4418      	add	r0, r3
 800baa2:	edd0 6a00 	vldr	s13, [r0]
 800baa6:	edd6 3a00 	vldr	s7, [r6]
 800baaa:	edd6 2a01 	vldr	s5, [r6, #4]
 800baae:	edd0 7a01 	vldr	s15, [r0, #4]
 800bab2:	900a      	str	r0, [sp, #40]	; 0x28
 800bab4:	ee76 5a26 	vadd.f32	s11, s12, s13
 800bab8:	4604      	mov	r4, r0
 800baba:	4625      	mov	r5, r4
 800babc:	441c      	add	r4, r3
 800babe:	ed94 4a00 	vldr	s8, [r4]
 800bac2:	ed94 5a01 	vldr	s10, [r4, #4]
 800bac6:	9401      	str	r4, [sp, #4]
 800bac8:	ee75 4aa3 	vadd.f32	s9, s11, s7
 800bacc:	4630      	mov	r0, r6
 800bace:	ee74 4a24 	vadd.f32	s9, s8, s9
 800bad2:	463e      	mov	r6, r7
 800bad4:	ee14 ea90 	vmov	lr, s9
 800bad8:	ee76 6a66 	vsub.f32	s13, s12, s13
 800badc:	f846 eb08 	str.w	lr, [r6], #8
 800bae0:	ee37 6a27 	vadd.f32	s12, s14, s15
 800bae4:	edd0 4a01 	vldr	s9, [r0, #4]
 800bae8:	9604      	str	r6, [sp, #16]
 800baea:	ee77 7a67 	vsub.f32	s15, s14, s15
 800baee:	9e01      	ldr	r6, [sp, #4]
 800baf0:	ee32 3aa6 	vadd.f32	s6, s5, s13
 800baf4:	ed96 2a01 	vldr	s4, [r6, #4]
 800baf8:	ee36 7a24 	vadd.f32	s14, s12, s9
 800bafc:	ee75 5ae3 	vsub.f32	s11, s11, s7
 800bb00:	ee77 4ae3 	vsub.f32	s9, s15, s7
 800bb04:	ee36 6a62 	vsub.f32	s12, s12, s5
 800bb08:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800bb0c:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800bb10:	ee73 3a45 	vsub.f32	s7, s6, s10
 800bb14:	4604      	mov	r4, r0
 800bb16:	ee36 6a45 	vsub.f32	s12, s12, s10
 800bb1a:	ee75 6a26 	vadd.f32	s13, s10, s13
 800bb1e:	46a3      	mov	fp, r4
 800bb20:	ee37 7a02 	vadd.f32	s14, s14, s4
 800bb24:	ee34 5a84 	vadd.f32	s10, s9, s8
 800bb28:	ee13 8a90 	vmov	r8, s7
 800bb2c:	46a4      	mov	ip, r4
 800bb2e:	ee75 5ac4 	vsub.f32	s11, s11, s8
 800bb32:	ed87 7a01 	vstr	s14, [r7, #4]
 800bb36:	f84b 8b08 	str.w	r8, [fp], #8
 800bb3a:	f1ac 0704 	sub.w	r7, ip, #4
 800bb3e:	ed8c 5a01 	vstr	s10, [ip, #4]
 800bb42:	f101 0c08 	add.w	ip, r1, #8
 800bb46:	462c      	mov	r4, r5
 800bb48:	f8cd c014 	str.w	ip, [sp, #20]
 800bb4c:	ee15 ca90 	vmov	ip, s11
 800bb50:	f844 cb08 	str.w	ip, [r4], #8
 800bb54:	9407      	str	r4, [sp, #28]
 800bb56:	f101 0410 	add.w	r4, r1, #16
 800bb5a:	ed85 6a01 	vstr	s12, [r5, #4]
 800bb5e:	0852      	lsrs	r2, r2, #1
 800bb60:	9402      	str	r4, [sp, #8]
 800bb62:	462c      	mov	r4, r5
 800bb64:	f101 0518 	add.w	r5, r1, #24
 800bb68:	920b      	str	r2, [sp, #44]	; 0x2c
 800bb6a:	46b2      	mov	sl, r6
 800bb6c:	9506      	str	r5, [sp, #24]
 800bb6e:	ee77 7ac4 	vsub.f32	s15, s15, s8
 800bb72:	3a02      	subs	r2, #2
 800bb74:	ee16 5a90 	vmov	r5, s13
 800bb78:	46b6      	mov	lr, r6
 800bb7a:	4630      	mov	r0, r6
 800bb7c:	0852      	lsrs	r2, r2, #1
 800bb7e:	f84a 5b08 	str.w	r5, [sl], #8
 800bb82:	f1a0 0604 	sub.w	r6, r0, #4
 800bb86:	edce 7a01 	vstr	s15, [lr, #4]
 800bb8a:	9208      	str	r2, [sp, #32]
 800bb8c:	f000 8130 	beq.w	800bdf0 <arm_cfft_radix8by4_f32+0x378>
 800bb90:	4691      	mov	r9, r2
 800bb92:	9a03      	ldr	r2, [sp, #12]
 800bb94:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800bb98:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800bb9c:	3b08      	subs	r3, #8
 800bb9e:	f102 0510 	add.w	r5, r2, #16
 800bba2:	f101 0c20 	add.w	ip, r1, #32
 800bba6:	f1a4 020c 	sub.w	r2, r4, #12
 800bbaa:	f101 0e30 	add.w	lr, r1, #48	; 0x30
 800bbae:	4433      	add	r3, r6
 800bbb0:	3410      	adds	r4, #16
 800bbb2:	4650      	mov	r0, sl
 800bbb4:	4659      	mov	r1, fp
 800bbb6:	ed55 3a02 	vldr	s7, [r5, #-8]
 800bbba:	ed14 5a02 	vldr	s10, [r4, #-8]
 800bbbe:	ed91 7a00 	vldr	s14, [r1]
 800bbc2:	edd0 7a00 	vldr	s15, [r0]
 800bbc6:	ed15 4a01 	vldr	s8, [r5, #-4]
 800bbca:	ed54 5a01 	vldr	s11, [r4, #-4]
 800bbce:	edd0 6a01 	vldr	s13, [r0, #4]
 800bbd2:	ed91 6a01 	vldr	s12, [r1, #4]
 800bbd6:	ee33 8a85 	vadd.f32	s16, s7, s10
 800bbda:	ee34 0a25 	vadd.f32	s0, s8, s11
 800bbde:	ee78 4a07 	vadd.f32	s9, s16, s14
 800bbe2:	ee74 5a65 	vsub.f32	s11, s8, s11
 800bbe6:	ee77 4aa4 	vadd.f32	s9, s15, s9
 800bbea:	ee33 5ac5 	vsub.f32	s10, s7, s10
 800bbee:	ed45 4a02 	vstr	s9, [r5, #-8]
 800bbf2:	edd1 4a01 	vldr	s9, [r1, #4]
 800bbf6:	ed90 4a01 	vldr	s8, [r0, #4]
 800bbfa:	ee70 4a24 	vadd.f32	s9, s0, s9
 800bbfe:	ee76 aa05 	vadd.f32	s21, s12, s10
 800bc02:	ee74 4a84 	vadd.f32	s9, s9, s8
 800bc06:	ee35 aac7 	vsub.f32	s20, s11, s14
 800bc0a:	ed45 4a01 	vstr	s9, [r5, #-4]
 800bc0e:	edd6 1a00 	vldr	s3, [r6]
 800bc12:	edd7 0a00 	vldr	s1, [r7]
 800bc16:	ed92 4a02 	vldr	s8, [r2, #8]
 800bc1a:	edd3 3a02 	vldr	s7, [r3, #8]
 800bc1e:	ed93 2a01 	vldr	s4, [r3, #4]
 800bc22:	ed16 1a01 	vldr	s2, [r6, #-4]
 800bc26:	edd2 2a01 	vldr	s5, [r2, #4]
 800bc2a:	ed57 9a01 	vldr	s19, [r7, #-4]
 800bc2e:	ee70 4aa1 	vadd.f32	s9, s1, s3
 800bc32:	ee39 3a81 	vadd.f32	s6, s19, s2
 800bc36:	ee74 8a84 	vadd.f32	s17, s9, s8
 800bc3a:	ee70 1ae1 	vsub.f32	s3, s1, s3
 800bc3e:	ee73 8aa8 	vadd.f32	s17, s7, s17
 800bc42:	ee7a aae6 	vsub.f32	s21, s21, s13
 800bc46:	ee18 aa90 	vmov	sl, s17
 800bc4a:	f847 a908 	str.w	sl, [r7], #-8
 800bc4e:	edd2 8a01 	vldr	s17, [r2, #4]
 800bc52:	ed93 9a01 	vldr	s18, [r3, #4]
 800bc56:	ee73 8a28 	vadd.f32	s17, s6, s17
 800bc5a:	ee3a aa27 	vadd.f32	s20, s20, s15
 800bc5e:	ee78 8a89 	vadd.f32	s17, s17, s18
 800bc62:	ee74 0a63 	vsub.f32	s1, s8, s7
 800bc66:	edc7 8a01 	vstr	s17, [r7, #4]
 800bc6a:	ed18 ba02 	vldr	s22, [r8, #-8]
 800bc6e:	ed58 8a01 	vldr	s17, [r8, #-4]
 800bc72:	ee39 1ac1 	vsub.f32	s2, s19, s2
 800bc76:	ee6a ba28 	vmul.f32	s23, s20, s17
 800bc7a:	ee2a ca8b 	vmul.f32	s24, s21, s22
 800bc7e:	ee71 9ae2 	vsub.f32	s19, s3, s5
 800bc82:	ee30 9a81 	vadd.f32	s18, s1, s2
 800bc86:	ee79 9a82 	vadd.f32	s19, s19, s4
 800bc8a:	ee3c ca2b 	vadd.f32	s24, s24, s23
 800bc8e:	ee6a aaa8 	vmul.f32	s21, s21, s17
 800bc92:	ee69 baa8 	vmul.f32	s23, s19, s17
 800bc96:	ee2a aa0b 	vmul.f32	s20, s20, s22
 800bc9a:	ee69 9a8b 	vmul.f32	s19, s19, s22
 800bc9e:	ee69 8a28 	vmul.f32	s17, s18, s17
 800bca2:	ee29 ba0b 	vmul.f32	s22, s18, s22
 800bca6:	ee1c aa10 	vmov	sl, s24
 800bcaa:	ee78 8aa9 	vadd.f32	s17, s17, s19
 800bcae:	f841 ab08 	str.w	sl, [r1], #8
 800bcb2:	ee3a aa6a 	vsub.f32	s20, s20, s21
 800bcb6:	ee3b bacb 	vsub.f32	s22, s23, s22
 800bcba:	ee34 4ac4 	vsub.f32	s8, s9, s8
 800bcbe:	ee33 3a62 	vsub.f32	s6, s6, s5
 800bcc2:	ed01 aa01 	vstr	s20, [r1, #-4]
 800bcc6:	edc2 8a01 	vstr	s17, [r2, #4]
 800bcca:	ed82 ba02 	vstr	s22, [r2, #8]
 800bcce:	ed5c 4a04 	vldr	s9, [ip, #-16]
 800bcd2:	ee74 3a63 	vsub.f32	s7, s8, s7
 800bcd6:	ee38 8a47 	vsub.f32	s16, s16, s14
 800bcda:	ed1c 4a03 	vldr	s8, [ip, #-12]
 800bcde:	ee30 0a46 	vsub.f32	s0, s0, s12
 800bce2:	ee33 3a42 	vsub.f32	s6, s6, s4
 800bce6:	ee38 8a67 	vsub.f32	s16, s16, s15
 800bcea:	ee30 0a66 	vsub.f32	s0, s0, s13
 800bcee:	ee23 9ae4 	vnmul.f32	s18, s7, s9
 800bcf2:	ee63 8a04 	vmul.f32	s17, s6, s8
 800bcf6:	ee28 aa24 	vmul.f32	s20, s16, s9
 800bcfa:	ee60 9a04 	vmul.f32	s19, s0, s8
 800bcfe:	ee28 8a04 	vmul.f32	s16, s16, s8
 800bd02:	ee20 0a24 	vmul.f32	s0, s0, s9
 800bd06:	ee63 3a84 	vmul.f32	s7, s7, s8
 800bd0a:	ee39 4a68 	vsub.f32	s8, s18, s17
 800bd0e:	ee7a 9a29 	vadd.f32	s19, s20, s19
 800bd12:	ee14 aa10 	vmov	sl, s8
 800bd16:	ee30 0a48 	vsub.f32	s0, s0, s16
 800bd1a:	ee63 4a24 	vmul.f32	s9, s6, s9
 800bd1e:	ed44 9a02 	vstr	s19, [r4, #-8]
 800bd22:	ee73 3ae4 	vsub.f32	s7, s7, s9
 800bd26:	ed04 0a01 	vstr	s0, [r4, #-4]
 800bd2a:	f846 a908 	str.w	sl, [r6], #-8
 800bd2e:	ee35 6a46 	vsub.f32	s12, s10, s12
 800bd32:	ee35 7a87 	vadd.f32	s14, s11, s14
 800bd36:	edc6 3a01 	vstr	s7, [r6, #4]
 800bd3a:	ee76 6a86 	vadd.f32	s13, s13, s12
 800bd3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bd42:	ed1e 6a05 	vldr	s12, [lr, #-20]	; 0xffffffec
 800bd46:	ed1e 7a06 	vldr	s14, [lr, #-24]	; 0xffffffe8
 800bd4a:	ee67 5a86 	vmul.f32	s11, s15, s12
 800bd4e:	ee26 5a87 	vmul.f32	s10, s13, s14
 800bd52:	ee72 2a62 	vsub.f32	s5, s4, s5
 800bd56:	ee30 1ac1 	vsub.f32	s2, s1, s2
 800bd5a:	ee72 2ae1 	vsub.f32	s5, s5, s3
 800bd5e:	ee75 5a25 	vadd.f32	s11, s10, s11
 800bd62:	ee62 0a86 	vmul.f32	s1, s5, s12
 800bd66:	ee66 6a86 	vmul.f32	s13, s13, s12
 800bd6a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bd6e:	ee21 6a06 	vmul.f32	s12, s2, s12
 800bd72:	ee62 2a87 	vmul.f32	s5, s5, s14
 800bd76:	ee21 1a07 	vmul.f32	s2, s2, s14
 800bd7a:	ee15 aa90 	vmov	sl, s11
 800bd7e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800bd82:	f840 ab08 	str.w	sl, [r0], #8
 800bd86:	ee30 1ac1 	vsub.f32	s2, s1, s2
 800bd8a:	ee76 2a22 	vadd.f32	s5, s12, s5
 800bd8e:	f1b9 0901 	subs.w	r9, r9, #1
 800bd92:	ed40 7a01 	vstr	s15, [r0, #-4]
 800bd96:	f105 0508 	add.w	r5, r5, #8
 800bd9a:	ed83 1a02 	vstr	s2, [r3, #8]
 800bd9e:	edc3 2a01 	vstr	s5, [r3, #4]
 800bda2:	f108 0808 	add.w	r8, r8, #8
 800bda6:	f1a2 0208 	sub.w	r2, r2, #8
 800bdaa:	f10c 0c10 	add.w	ip, ip, #16
 800bdae:	f104 0408 	add.w	r4, r4, #8
 800bdb2:	f10e 0e18 	add.w	lr, lr, #24
 800bdb6:	f1a3 0308 	sub.w	r3, r3, #8
 800bdba:	f47f aefc 	bne.w	800bbb6 <arm_cfft_radix8by4_f32+0x13e>
 800bdbe:	9908      	ldr	r1, [sp, #32]
 800bdc0:	9802      	ldr	r0, [sp, #8]
 800bdc2:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
 800bdc6:	00cb      	lsls	r3, r1, #3
 800bdc8:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800bdcc:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800bdd0:	9102      	str	r1, [sp, #8]
 800bdd2:	9904      	ldr	r1, [sp, #16]
 800bdd4:	4419      	add	r1, r3
 800bdd6:	9104      	str	r1, [sp, #16]
 800bdd8:	9905      	ldr	r1, [sp, #20]
 800bdda:	4419      	add	r1, r3
 800bddc:	9105      	str	r1, [sp, #20]
 800bdde:	9907      	ldr	r1, [sp, #28]
 800bde0:	449b      	add	fp, r3
 800bde2:	4419      	add	r1, r3
 800bde4:	449a      	add	sl, r3
 800bde6:	9b06      	ldr	r3, [sp, #24]
 800bde8:	9107      	str	r1, [sp, #28]
 800bdea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bdee:	9306      	str	r3, [sp, #24]
 800bdf0:	9a04      	ldr	r2, [sp, #16]
 800bdf2:	9807      	ldr	r0, [sp, #28]
 800bdf4:	edd2 3a00 	vldr	s7, [r2]
 800bdf8:	ed90 4a00 	vldr	s8, [r0]
 800bdfc:	eddb 7a00 	vldr	s15, [fp]
 800be00:	ed9a 3a00 	vldr	s6, [sl]
 800be04:	edd2 4a01 	vldr	s9, [r2, #4]
 800be08:	ed90 7a01 	vldr	s14, [r0, #4]
 800be0c:	ed9b 2a01 	vldr	s4, [fp, #4]
 800be10:	edda 5a01 	vldr	s11, [sl, #4]
 800be14:	f8bd 402c 	ldrh.w	r4, [sp, #44]	; 0x2c
 800be18:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800be1a:	ee73 6a84 	vadd.f32	s13, s7, s8
 800be1e:	ee34 6a87 	vadd.f32	s12, s9, s14
 800be22:	ee36 5aa7 	vadd.f32	s10, s13, s15
 800be26:	ee34 7ac7 	vsub.f32	s14, s9, s14
 800be2a:	ee33 5a05 	vadd.f32	s10, s6, s10
 800be2e:	ee33 4ac4 	vsub.f32	s8, s7, s8
 800be32:	ed82 5a00 	vstr	s10, [r2]
 800be36:	ed9b 5a01 	vldr	s10, [fp, #4]
 800be3a:	edda 4a01 	vldr	s9, [sl, #4]
 800be3e:	ee36 5a05 	vadd.f32	s10, s12, s10
 800be42:	ee72 3a04 	vadd.f32	s7, s4, s8
 800be46:	ee35 5a24 	vadd.f32	s10, s10, s9
 800be4a:	ee77 4a67 	vsub.f32	s9, s14, s15
 800be4e:	ed82 5a01 	vstr	s10, [r2, #4]
 800be52:	9a05      	ldr	r2, [sp, #20]
 800be54:	ee34 5a83 	vadd.f32	s10, s9, s6
 800be58:	edd2 1a00 	vldr	s3, [r2]
 800be5c:	edd2 2a01 	vldr	s5, [r2, #4]
 800be60:	9a02      	ldr	r2, [sp, #8]
 800be62:	ee73 3ae5 	vsub.f32	s7, s7, s11
 800be66:	ee36 6a42 	vsub.f32	s12, s12, s4
 800be6a:	ee63 4aa1 	vmul.f32	s9, s7, s3
 800be6e:	ee63 3aa2 	vmul.f32	s7, s7, s5
 800be72:	ee65 2a22 	vmul.f32	s5, s10, s5
 800be76:	ee25 5a21 	vmul.f32	s10, s10, s3
 800be7a:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800be7e:	ee35 5a63 	vsub.f32	s10, s10, s7
 800be82:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800be86:	edcb 2a00 	vstr	s5, [fp]
 800be8a:	ed8b 5a01 	vstr	s10, [fp, #4]
 800be8e:	edd2 3a01 	vldr	s7, [r2, #4]
 800be92:	ed92 5a00 	vldr	s10, [r2]
 800be96:	9a06      	ldr	r2, [sp, #24]
 800be98:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800be9c:	ee36 6a65 	vsub.f32	s12, s12, s11
 800bea0:	ee66 4a85 	vmul.f32	s9, s13, s10
 800bea4:	ee26 5a05 	vmul.f32	s10, s12, s10
 800bea8:	ee66 6aa3 	vmul.f32	s13, s13, s7
 800beac:	ee26 6a23 	vmul.f32	s12, s12, s7
 800beb0:	ee75 6a66 	vsub.f32	s13, s10, s13
 800beb4:	ee34 6a86 	vadd.f32	s12, s9, s12
 800beb8:	ee34 4a42 	vsub.f32	s8, s8, s4
 800bebc:	ee37 7a27 	vadd.f32	s14, s14, s15
 800bec0:	edc0 6a01 	vstr	s13, [r0, #4]
 800bec4:	ed80 6a00 	vstr	s12, [r0]
 800bec8:	ed92 6a01 	vldr	s12, [r2, #4]
 800becc:	9803      	ldr	r0, [sp, #12]
 800bece:	ee77 7a43 	vsub.f32	s15, s14, s6
 800bed2:	ee75 5a84 	vadd.f32	s11, s11, s8
 800bed6:	ed92 7a00 	vldr	s14, [r2]
 800beda:	ee65 6a87 	vmul.f32	s13, s11, s14
 800bede:	ee27 7a87 	vmul.f32	s14, s15, s14
 800bee2:	ee65 5a86 	vmul.f32	s11, s11, s12
 800bee6:	ee67 7a86 	vmul.f32	s15, s15, s12
 800beea:	ee77 5a65 	vsub.f32	s11, s14, s11
 800beee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bef2:	edca 5a01 	vstr	s11, [sl, #4]
 800bef6:	edca 7a00 	vstr	s15, [sl]
 800befa:	6872      	ldr	r2, [r6, #4]
 800befc:	4621      	mov	r1, r4
 800befe:	2304      	movs	r3, #4
 800bf00:	f000 f9c0 	bl	800c284 <arm_radix8_butterfly_f32>
 800bf04:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bf06:	6872      	ldr	r2, [r6, #4]
 800bf08:	4621      	mov	r1, r4
 800bf0a:	2304      	movs	r3, #4
 800bf0c:	f000 f9ba 	bl	800c284 <arm_radix8_butterfly_f32>
 800bf10:	980a      	ldr	r0, [sp, #40]	; 0x28
 800bf12:	6872      	ldr	r2, [r6, #4]
 800bf14:	4621      	mov	r1, r4
 800bf16:	2304      	movs	r3, #4
 800bf18:	f000 f9b4 	bl	800c284 <arm_radix8_butterfly_f32>
 800bf1c:	9801      	ldr	r0, [sp, #4]
 800bf1e:	6872      	ldr	r2, [r6, #4]
 800bf20:	4621      	mov	r1, r4
 800bf22:	2304      	movs	r3, #4
 800bf24:	b00f      	add	sp, #60	; 0x3c
 800bf26:	ecbd 8b0a 	vpop	{d8-d12}
 800bf2a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf2e:	f000 b9a9 	b.w	800c284 <arm_radix8_butterfly_f32>
 800bf32:	bf00      	nop

0800bf34 <arm_cfft_f32>:
 800bf34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf38:	2a01      	cmp	r2, #1
 800bf3a:	4606      	mov	r6, r0
 800bf3c:	4617      	mov	r7, r2
 800bf3e:	460c      	mov	r4, r1
 800bf40:	4698      	mov	r8, r3
 800bf42:	8805      	ldrh	r5, [r0, #0]
 800bf44:	d054      	beq.n	800bff0 <arm_cfft_f32+0xbc>
 800bf46:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800bf4a:	d04c      	beq.n	800bfe6 <arm_cfft_f32+0xb2>
 800bf4c:	d916      	bls.n	800bf7c <arm_cfft_f32+0x48>
 800bf4e:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800bf52:	d01a      	beq.n	800bf8a <arm_cfft_f32+0x56>
 800bf54:	d95c      	bls.n	800c010 <arm_cfft_f32+0xdc>
 800bf56:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800bf5a:	d044      	beq.n	800bfe6 <arm_cfft_f32+0xb2>
 800bf5c:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 800bf60:	d105      	bne.n	800bf6e <arm_cfft_f32+0x3a>
 800bf62:	4620      	mov	r0, r4
 800bf64:	4629      	mov	r1, r5
 800bf66:	6872      	ldr	r2, [r6, #4]
 800bf68:	2301      	movs	r3, #1
 800bf6a:	f000 f98b 	bl	800c284 <arm_radix8_butterfly_f32>
 800bf6e:	f1b8 0f00 	cmp.w	r8, #0
 800bf72:	d111      	bne.n	800bf98 <arm_cfft_f32+0x64>
 800bf74:	2f01      	cmp	r7, #1
 800bf76:	d016      	beq.n	800bfa6 <arm_cfft_f32+0x72>
 800bf78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf7c:	2d20      	cmp	r5, #32
 800bf7e:	d032      	beq.n	800bfe6 <arm_cfft_f32+0xb2>
 800bf80:	d94a      	bls.n	800c018 <arm_cfft_f32+0xe4>
 800bf82:	2d40      	cmp	r5, #64	; 0x40
 800bf84:	d0ed      	beq.n	800bf62 <arm_cfft_f32+0x2e>
 800bf86:	2d80      	cmp	r5, #128	; 0x80
 800bf88:	d1f1      	bne.n	800bf6e <arm_cfft_f32+0x3a>
 800bf8a:	4630      	mov	r0, r6
 800bf8c:	4621      	mov	r1, r4
 800bf8e:	f7ff fca1 	bl	800b8d4 <arm_cfft_radix8by2_f32>
 800bf92:	f1b8 0f00 	cmp.w	r8, #0
 800bf96:	d0ed      	beq.n	800bf74 <arm_cfft_f32+0x40>
 800bf98:	4620      	mov	r0, r4
 800bf9a:	89b1      	ldrh	r1, [r6, #12]
 800bf9c:	68b2      	ldr	r2, [r6, #8]
 800bf9e:	f7f4 f92f 	bl	8000200 <arm_bitreversal_32>
 800bfa2:	2f01      	cmp	r7, #1
 800bfa4:	d1e8      	bne.n	800bf78 <arm_cfft_f32+0x44>
 800bfa6:	ee07 5a90 	vmov	s15, r5
 800bfaa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bfae:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800bfb2:	eec7 6aa6 	vdiv.f32	s13, s15, s13
 800bfb6:	2d00      	cmp	r5, #0
 800bfb8:	d0de      	beq.n	800bf78 <arm_cfft_f32+0x44>
 800bfba:	f104 0108 	add.w	r1, r4, #8
 800bfbe:	2300      	movs	r3, #0
 800bfc0:	3301      	adds	r3, #1
 800bfc2:	429d      	cmp	r5, r3
 800bfc4:	f101 0108 	add.w	r1, r1, #8
 800bfc8:	ed11 7a04 	vldr	s14, [r1, #-16]
 800bfcc:	ed51 7a03 	vldr	s15, [r1, #-12]
 800bfd0:	ee27 7a26 	vmul.f32	s14, s14, s13
 800bfd4:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800bfd8:	ed01 7a04 	vstr	s14, [r1, #-16]
 800bfdc:	ed41 7a03 	vstr	s15, [r1, #-12]
 800bfe0:	d1ee      	bne.n	800bfc0 <arm_cfft_f32+0x8c>
 800bfe2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bfe6:	4630      	mov	r0, r6
 800bfe8:	4621      	mov	r1, r4
 800bfea:	f7ff fd45 	bl	800ba78 <arm_cfft_radix8by4_f32>
 800bfee:	e7be      	b.n	800bf6e <arm_cfft_f32+0x3a>
 800bff0:	b1ad      	cbz	r5, 800c01e <arm_cfft_f32+0xea>
 800bff2:	f101 030c 	add.w	r3, r1, #12
 800bff6:	2200      	movs	r2, #0
 800bff8:	ed53 7a02 	vldr	s15, [r3, #-8]
 800bffc:	3201      	adds	r2, #1
 800bffe:	eef1 7a67 	vneg.f32	s15, s15
 800c002:	4295      	cmp	r5, r2
 800c004:	ed43 7a02 	vstr	s15, [r3, #-8]
 800c008:	f103 0308 	add.w	r3, r3, #8
 800c00c:	d1f4      	bne.n	800bff8 <arm_cfft_f32+0xc4>
 800c00e:	e79a      	b.n	800bf46 <arm_cfft_f32+0x12>
 800c010:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 800c014:	d0a5      	beq.n	800bf62 <arm_cfft_f32+0x2e>
 800c016:	e7aa      	b.n	800bf6e <arm_cfft_f32+0x3a>
 800c018:	2d10      	cmp	r5, #16
 800c01a:	d0b6      	beq.n	800bf8a <arm_cfft_f32+0x56>
 800c01c:	e7a7      	b.n	800bf6e <arm_cfft_f32+0x3a>
 800c01e:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800c022:	d894      	bhi.n	800bf4e <arm_cfft_f32+0x1a>
 800c024:	e7aa      	b.n	800bf7c <arm_cfft_f32+0x48>
 800c026:	bf00      	nop

0800c028 <arm_cmplx_mag_f32>:
 800c028:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c02c:	ea5f 0892 	movs.w	r8, r2, lsr #2
 800c030:	b084      	sub	sp, #16
 800c032:	d07f      	beq.n	800c134 <arm_cmplx_mag_f32+0x10c>
 800c034:	2700      	movs	r7, #0
 800c036:	f100 0420 	add.w	r4, r0, #32
 800c03a:	f101 0510 	add.w	r5, r1, #16
 800c03e:	4646      	mov	r6, r8
 800c040:	e05a      	b.n	800c0f8 <arm_cmplx_mag_f32+0xd0>
 800c042:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800c046:	eeb4 0a40 	vcmp.f32	s0, s0
 800c04a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c04e:	f040 80a4 	bne.w	800c19a <arm_cmplx_mag_f32+0x172>
 800c052:	ed05 0a04 	vstr	s0, [r5, #-16]
 800c056:	ed54 7a06 	vldr	s15, [r4, #-24]	; 0xffffffe8
 800c05a:	ed14 0a05 	vldr	s0, [r4, #-20]	; 0xffffffec
 800c05e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800c062:	ee20 0a00 	vmul.f32	s0, s0, s0
 800c066:	ee77 7a80 	vadd.f32	s15, s15, s0
 800c06a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c06e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c072:	f2c0 808f 	blt.w	800c194 <arm_cmplx_mag_f32+0x16c>
 800c076:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800c07a:	eeb4 0a40 	vcmp.f32	s0, s0
 800c07e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c082:	f040 80af 	bne.w	800c1e4 <arm_cmplx_mag_f32+0x1bc>
 800c086:	ed05 0a03 	vstr	s0, [r5, #-12]
 800c08a:	ed54 7a04 	vldr	s15, [r4, #-16]
 800c08e:	ed14 0a03 	vldr	s0, [r4, #-12]
 800c092:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800c096:	ee20 0a00 	vmul.f32	s0, s0, s0
 800c09a:	ee77 7a80 	vadd.f32	s15, s15, s0
 800c09e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c0a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c0a6:	db72      	blt.n	800c18e <arm_cmplx_mag_f32+0x166>
 800c0a8:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800c0ac:	eeb4 0a40 	vcmp.f32	s0, s0
 800c0b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c0b4:	f040 808c 	bne.w	800c1d0 <arm_cmplx_mag_f32+0x1a8>
 800c0b8:	ed05 0a02 	vstr	s0, [r5, #-8]
 800c0bc:	ed54 7a02 	vldr	s15, [r4, #-8]
 800c0c0:	ed14 0a01 	vldr	s0, [r4, #-4]
 800c0c4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800c0c8:	ee20 0a00 	vmul.f32	s0, s0, s0
 800c0cc:	ee77 7a80 	vadd.f32	s15, s15, s0
 800c0d0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c0d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c0d8:	db20      	blt.n	800c11c <arm_cmplx_mag_f32+0xf4>
 800c0da:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800c0de:	eeb4 0a40 	vcmp.f32	s0, s0
 800c0e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c0e6:	d169      	bne.n	800c1bc <arm_cmplx_mag_f32+0x194>
 800c0e8:	3e01      	subs	r6, #1
 800c0ea:	ed05 0a01 	vstr	s0, [r5, #-4]
 800c0ee:	f104 0420 	add.w	r4, r4, #32
 800c0f2:	f105 0510 	add.w	r5, r5, #16
 800c0f6:	d019      	beq.n	800c12c <arm_cmplx_mag_f32+0x104>
 800c0f8:	ed54 7a08 	vldr	s15, [r4, #-32]	; 0xffffffe0
 800c0fc:	ed14 0a07 	vldr	s0, [r4, #-28]	; 0xffffffe4
 800c100:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800c104:	ee20 0a00 	vmul.f32	s0, s0, s0
 800c108:	ee77 7a80 	vadd.f32	s15, s15, s0
 800c10c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c110:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c114:	da95      	bge.n	800c042 <arm_cmplx_mag_f32+0x1a>
 800c116:	f845 7c10 	str.w	r7, [r5, #-16]
 800c11a:	e79c      	b.n	800c056 <arm_cmplx_mag_f32+0x2e>
 800c11c:	3e01      	subs	r6, #1
 800c11e:	f845 7c04 	str.w	r7, [r5, #-4]
 800c122:	f104 0420 	add.w	r4, r4, #32
 800c126:	f105 0510 	add.w	r5, r5, #16
 800c12a:	d1e5      	bne.n	800c0f8 <arm_cmplx_mag_f32+0xd0>
 800c12c:	eb00 1048 	add.w	r0, r0, r8, lsl #5
 800c130:	eb01 1108 	add.w	r1, r1, r8, lsl #4
 800c134:	f012 0503 	ands.w	r5, r2, #3
 800c138:	d026      	beq.n	800c188 <arm_cmplx_mag_f32+0x160>
 800c13a:	2600      	movs	r6, #0
 800c13c:	f100 0408 	add.w	r4, r0, #8
 800c140:	e00c      	b.n	800c15c <arm_cmplx_mag_f32+0x134>
 800c142:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800c146:	eeb4 0a40 	vcmp.f32	s0, s0
 800c14a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c14e:	d12e      	bne.n	800c1ae <arm_cmplx_mag_f32+0x186>
 800c150:	3d01      	subs	r5, #1
 800c152:	ed01 0a01 	vstr	s0, [r1, #-4]
 800c156:	f104 0408 	add.w	r4, r4, #8
 800c15a:	d015      	beq.n	800c188 <arm_cmplx_mag_f32+0x160>
 800c15c:	ed54 7a02 	vldr	s15, [r4, #-8]
 800c160:	ed14 0a01 	vldr	s0, [r4, #-4]
 800c164:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800c168:	ee20 0a00 	vmul.f32	s0, s0, s0
 800c16c:	3104      	adds	r1, #4
 800c16e:	ee77 7a80 	vadd.f32	s15, s15, s0
 800c172:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c176:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c17a:	dae2      	bge.n	800c142 <arm_cmplx_mag_f32+0x11a>
 800c17c:	3d01      	subs	r5, #1
 800c17e:	f841 6c04 	str.w	r6, [r1, #-4]
 800c182:	f104 0408 	add.w	r4, r4, #8
 800c186:	d1e9      	bne.n	800c15c <arm_cmplx_mag_f32+0x134>
 800c188:	b004      	add	sp, #16
 800c18a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c18e:	f845 7c08 	str.w	r7, [r5, #-8]
 800c192:	e793      	b.n	800c0bc <arm_cmplx_mag_f32+0x94>
 800c194:	f845 7c0c 	str.w	r7, [r5, #-12]
 800c198:	e777      	b.n	800c08a <arm_cmplx_mag_f32+0x62>
 800c19a:	eeb0 0a67 	vmov.f32	s0, s15
 800c19e:	9203      	str	r2, [sp, #12]
 800c1a0:	9102      	str	r1, [sp, #8]
 800c1a2:	9001      	str	r0, [sp, #4]
 800c1a4:	f000 fd2e 	bl	800cc04 <sqrtf>
 800c1a8:	a801      	add	r0, sp, #4
 800c1aa:	c807      	ldmia	r0, {r0, r1, r2}
 800c1ac:	e751      	b.n	800c052 <arm_cmplx_mag_f32+0x2a>
 800c1ae:	eeb0 0a67 	vmov.f32	s0, s15
 800c1b2:	9101      	str	r1, [sp, #4]
 800c1b4:	f000 fd26 	bl	800cc04 <sqrtf>
 800c1b8:	9901      	ldr	r1, [sp, #4]
 800c1ba:	e7c9      	b.n	800c150 <arm_cmplx_mag_f32+0x128>
 800c1bc:	eeb0 0a67 	vmov.f32	s0, s15
 800c1c0:	9203      	str	r2, [sp, #12]
 800c1c2:	9102      	str	r1, [sp, #8]
 800c1c4:	9001      	str	r0, [sp, #4]
 800c1c6:	f000 fd1d 	bl	800cc04 <sqrtf>
 800c1ca:	a801      	add	r0, sp, #4
 800c1cc:	c807      	ldmia	r0, {r0, r1, r2}
 800c1ce:	e78b      	b.n	800c0e8 <arm_cmplx_mag_f32+0xc0>
 800c1d0:	eeb0 0a67 	vmov.f32	s0, s15
 800c1d4:	9203      	str	r2, [sp, #12]
 800c1d6:	9102      	str	r1, [sp, #8]
 800c1d8:	9001      	str	r0, [sp, #4]
 800c1da:	f000 fd13 	bl	800cc04 <sqrtf>
 800c1de:	a801      	add	r0, sp, #4
 800c1e0:	c807      	ldmia	r0, {r0, r1, r2}
 800c1e2:	e769      	b.n	800c0b8 <arm_cmplx_mag_f32+0x90>
 800c1e4:	eeb0 0a67 	vmov.f32	s0, s15
 800c1e8:	9203      	str	r2, [sp, #12]
 800c1ea:	9102      	str	r1, [sp, #8]
 800c1ec:	9001      	str	r0, [sp, #4]
 800c1ee:	f000 fd09 	bl	800cc04 <sqrtf>
 800c1f2:	a801      	add	r0, sp, #4
 800c1f4:	c807      	ldmia	r0, {r0, r1, r2}
 800c1f6:	e746      	b.n	800c086 <arm_cmplx_mag_f32+0x5e>

0800c1f8 <arm_mult_f32>:
 800c1f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c1fa:	ea5f 0e93 	movs.w	lr, r3, lsr #2
 800c1fe:	d033      	beq.n	800c268 <arm_mult_f32+0x70>
 800c200:	f100 0610 	add.w	r6, r0, #16
 800c204:	f101 0510 	add.w	r5, r1, #16
 800c208:	f102 0410 	add.w	r4, r2, #16
 800c20c:	4677      	mov	r7, lr
 800c20e:	ed16 6a04 	vldr	s12, [r6, #-16]
 800c212:	ed55 4a04 	vldr	s9, [r5, #-16]
 800c216:	ed56 6a02 	vldr	s13, [r6, #-8]
 800c21a:	ed15 5a02 	vldr	s10, [r5, #-8]
 800c21e:	ed16 7a03 	vldr	s14, [r6, #-12]
 800c222:	ed55 5a03 	vldr	s11, [r5, #-12]
 800c226:	ed56 7a01 	vldr	s15, [r6, #-4]
 800c22a:	ee26 6a24 	vmul.f32	s12, s12, s9
 800c22e:	ee66 6a85 	vmul.f32	s13, s13, s10
 800c232:	ed04 6a04 	vstr	s12, [r4, #-16]
 800c236:	ed15 6a01 	vldr	s12, [r5, #-4]
 800c23a:	ed44 6a02 	vstr	s13, [r4, #-8]
 800c23e:	ee27 7a25 	vmul.f32	s14, s14, s11
 800c242:	ee67 7a86 	vmul.f32	s15, s15, s12
 800c246:	3f01      	subs	r7, #1
 800c248:	ed04 7a03 	vstr	s14, [r4, #-12]
 800c24c:	ed44 7a01 	vstr	s15, [r4, #-4]
 800c250:	f106 0610 	add.w	r6, r6, #16
 800c254:	f105 0510 	add.w	r5, r5, #16
 800c258:	f104 0410 	add.w	r4, r4, #16
 800c25c:	d1d7      	bne.n	800c20e <arm_mult_f32+0x16>
 800c25e:	ea4f 140e 	mov.w	r4, lr, lsl #4
 800c262:	4420      	add	r0, r4
 800c264:	4421      	add	r1, r4
 800c266:	4422      	add	r2, r4
 800c268:	f013 0303 	ands.w	r3, r3, #3
 800c26c:	d009      	beq.n	800c282 <arm_mult_f32+0x8a>
 800c26e:	ecf0 7a01 	vldmia	r0!, {s15}
 800c272:	ecb1 7a01 	vldmia	r1!, {s14}
 800c276:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c27a:	3b01      	subs	r3, #1
 800c27c:	ece2 7a01 	vstmia	r2!, {s15}
 800c280:	d1f5      	bne.n	800c26e <arm_mult_f32+0x76>
 800c282:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c284 <arm_radix8_butterfly_f32>:
 800c284:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c288:	ed2d 8b10 	vpush	{d8-d15}
 800c28c:	b09d      	sub	sp, #116	; 0x74
 800c28e:	461c      	mov	r4, r3
 800c290:	ed9f bac8 	vldr	s22, [pc, #800]	; 800c5b4 <arm_radix8_butterfly_f32+0x330>
 800c294:	921a      	str	r2, [sp, #104]	; 0x68
 800c296:	1d03      	adds	r3, r0, #4
 800c298:	4682      	mov	sl, r0
 800c29a:	4689      	mov	r9, r1
 800c29c:	468b      	mov	fp, r1
 800c29e:	931b      	str	r3, [sp, #108]	; 0x6c
 800c2a0:	9400      	str	r4, [sp, #0]
 800c2a2:	469e      	mov	lr, r3
 800c2a4:	ea4f 03db 	mov.w	r3, fp, lsr #3
 800c2a8:	005a      	lsls	r2, r3, #1
 800c2aa:	18d6      	adds	r6, r2, r3
 800c2ac:	18f5      	adds	r5, r6, r3
 800c2ae:	9203      	str	r2, [sp, #12]
 800c2b0:	195a      	adds	r2, r3, r5
 800c2b2:	18d0      	adds	r0, r2, r3
 800c2b4:	00df      	lsls	r7, r3, #3
 800c2b6:	1819      	adds	r1, r3, r0
 800c2b8:	463c      	mov	r4, r7
 800c2ba:	9701      	str	r7, [sp, #4]
 800c2bc:	4457      	add	r7, sl
 800c2be:	930c      	str	r3, [sp, #48]	; 0x30
 800c2c0:	eb0a 02c2 	add.w	r2, sl, r2, lsl #3
 800c2c4:	011b      	lsls	r3, r3, #4
 800c2c6:	eb0a 01c1 	add.w	r1, sl, r1, lsl #3
 800c2ca:	eb07 0c04 	add.w	ip, r7, r4
 800c2ce:	9c00      	ldr	r4, [sp, #0]
 800c2d0:	9302      	str	r3, [sp, #8]
 800c2d2:	eb0a 06c6 	add.w	r6, sl, r6, lsl #3
 800c2d6:	eb0a 05c5 	add.w	r5, sl, r5, lsl #3
 800c2da:	3204      	adds	r2, #4
 800c2dc:	3104      	adds	r1, #4
 800c2de:	eb0a 00c0 	add.w	r0, sl, r0, lsl #3
 800c2e2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800c2e6:	f04f 0800 	mov.w	r8, #0
 800c2ea:	eddc 7a00 	vldr	s15, [ip]
 800c2ee:	edd7 6a00 	vldr	s13, [r7]
 800c2f2:	edd6 3a00 	vldr	s7, [r6]
 800c2f6:	ed5e aa01 	vldr	s21, [lr, #-4]
 800c2fa:	edd5 4a00 	vldr	s9, [r5]
 800c2fe:	ed90 2a00 	vldr	s4, [r0]
 800c302:	ed12 7a01 	vldr	s14, [r2, #-4]
 800c306:	ed51 0a01 	vldr	s1, [r1, #-4]
 800c30a:	ee77 8a82 	vadd.f32	s17, s15, s4
 800c30e:	ee33 4aa0 	vadd.f32	s8, s7, s1
 800c312:	ee76 1a87 	vadd.f32	s3, s13, s14
 800c316:	ee3a 3aa4 	vadd.f32	s6, s21, s9
 800c31a:	ee31 6a84 	vadd.f32	s12, s3, s8
 800c31e:	ee33 5a28 	vadd.f32	s10, s6, s17
 800c322:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800c326:	ee75 6a06 	vadd.f32	s13, s10, s12
 800c32a:	ee35 5a46 	vsub.f32	s10, s10, s12
 800c32e:	ed4e 6a01 	vstr	s13, [lr, #-4]
 800c332:	ed85 5a00 	vstr	s10, [r5]
 800c336:	ed96 1a01 	vldr	s2, [r6, #4]
 800c33a:	edd7 5a01 	vldr	s11, [r7, #4]
 800c33e:	ed92 aa00 	vldr	s20, [r2]
 800c342:	ed91 6a00 	vldr	s12, [r1]
 800c346:	ed9e 9a00 	vldr	s18, [lr]
 800c34a:	ed95 5a01 	vldr	s10, [r5, #4]
 800c34e:	eddc 6a01 	vldr	s13, [ip, #4]
 800c352:	edd0 9a01 	vldr	s19, [r0, #4]
 800c356:	ee73 0ae0 	vsub.f32	s1, s7, s1
 800c35a:	ee71 2a46 	vsub.f32	s5, s2, s12
 800c35e:	ee75 3aca 	vsub.f32	s7, s11, s20
 800c362:	ee37 0a60 	vsub.f32	s0, s14, s1
 800c366:	ee33 8aa2 	vadd.f32	s16, s7, s5
 800c36a:	ee37 7a20 	vadd.f32	s14, s14, s1
 800c36e:	ee73 2ae2 	vsub.f32	s5, s7, s5
 800c372:	ee37 2ac2 	vsub.f32	s4, s15, s4
 800c376:	ee79 3a05 	vadd.f32	s7, s18, s10
 800c37a:	ee60 0a0b 	vmul.f32	s1, s0, s22
 800c37e:	ee39 5a45 	vsub.f32	s10, s18, s10
 800c382:	ee7a 4ae4 	vsub.f32	s9, s21, s9
 800c386:	ee36 9aa9 	vadd.f32	s18, s13, s19
 800c38a:	ee75 5a8a 	vadd.f32	s11, s11, s20
 800c38e:	ee31 6a06 	vadd.f32	s12, s2, s12
 800c392:	ee76 6ae9 	vsub.f32	s13, s13, s19
 800c396:	ee28 8a0b 	vmul.f32	s16, s16, s22
 800c39a:	ee62 2a8b 	vmul.f32	s5, s5, s22
 800c39e:	ee67 7a0b 	vmul.f32	s15, s14, s22
 800c3a2:	ee33 3a68 	vsub.f32	s6, s6, s17
 800c3a6:	ee36 0a88 	vadd.f32	s0, s13, s16
 800c3aa:	ee75 8a86 	vadd.f32	s17, s11, s12
 800c3ae:	ee36 7ac8 	vsub.f32	s14, s13, s16
 800c3b2:	ee71 1ac4 	vsub.f32	s3, s3, s8
 800c3b6:	ee75 6a62 	vsub.f32	s13, s10, s5
 800c3ba:	ee33 4ac9 	vsub.f32	s8, s7, s18
 800c3be:	ee35 6ac6 	vsub.f32	s12, s11, s12
 800c3c2:	ee33 1a89 	vadd.f32	s2, s7, s18
 800c3c6:	ee74 5ae0 	vsub.f32	s11, s9, s1
 800c3ca:	ee74 3aa0 	vadd.f32	s7, s9, s1
 800c3ce:	ee75 4a22 	vadd.f32	s9, s10, s5
 800c3d2:	ee32 5a27 	vadd.f32	s10, s4, s15
 800c3d6:	ee72 7a67 	vsub.f32	s15, s4, s15
 800c3da:	ee33 8a06 	vadd.f32	s16, s6, s12
 800c3de:	ee75 2a87 	vadd.f32	s5, s11, s14
 800c3e2:	ee31 9a28 	vadd.f32	s18, s2, s17
 800c3e6:	ee33 6a46 	vsub.f32	s12, s6, s12
 800c3ea:	ee74 0a61 	vsub.f32	s1, s8, s3
 800c3ee:	ee33 2a80 	vadd.f32	s4, s7, s0
 800c3f2:	ee35 7ac7 	vsub.f32	s14, s11, s14
 800c3f6:	ee34 3ac5 	vsub.f32	s6, s9, s10
 800c3fa:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800c3fe:	ee31 1a68 	vsub.f32	s2, s2, s17
 800c402:	ee34 4a21 	vadd.f32	s8, s8, s3
 800c406:	ee73 3ac0 	vsub.f32	s7, s7, s0
 800c40a:	ee74 4a85 	vadd.f32	s9, s9, s10
 800c40e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800c412:	44d8      	add	r8, fp
 800c414:	45c1      	cmp	r9, r8
 800c416:	ed8e 9a00 	vstr	s18, [lr]
 800c41a:	ed85 1a01 	vstr	s2, [r5, #4]
 800c41e:	449e      	add	lr, r3
 800c420:	ed8c 8a00 	vstr	s16, [ip]
 800c424:	441d      	add	r5, r3
 800c426:	ed80 6a00 	vstr	s12, [r0]
 800c42a:	edcc 0a01 	vstr	s1, [ip, #4]
 800c42e:	ed80 4a01 	vstr	s8, [r0, #4]
 800c432:	449c      	add	ip, r3
 800c434:	ed87 2a00 	vstr	s4, [r7]
 800c438:	4418      	add	r0, r3
 800c43a:	ed41 3a01 	vstr	s7, [r1, #-4]
 800c43e:	ed42 2a01 	vstr	s5, [r2, #-4]
 800c442:	ed86 7a00 	vstr	s14, [r6]
 800c446:	ed87 3a01 	vstr	s6, [r7, #4]
 800c44a:	edc1 4a00 	vstr	s9, [r1]
 800c44e:	441f      	add	r7, r3
 800c450:	edc2 5a00 	vstr	s11, [r2]
 800c454:	4419      	add	r1, r3
 800c456:	edc6 6a01 	vstr	s13, [r6, #4]
 800c45a:	441a      	add	r2, r3
 800c45c:	441e      	add	r6, r3
 800c45e:	f63f af44 	bhi.w	800c2ea <arm_radix8_butterfly_f32+0x66>
 800c462:	990c      	ldr	r1, [sp, #48]	; 0x30
 800c464:	2907      	cmp	r1, #7
 800c466:	4620      	mov	r0, r4
 800c468:	f240 81e9 	bls.w	800c83e <arm_radix8_butterfly_f32+0x5ba>
 800c46c:	eb04 0744 	add.w	r7, r4, r4, lsl #1
 800c470:	193e      	adds	r6, r7, r4
 800c472:	1935      	adds	r5, r6, r4
 800c474:	9c03      	ldr	r4, [sp, #12]
 800c476:	9000      	str	r0, [sp, #0]
 800c478:	4622      	mov	r2, r4
 800c47a:	3201      	adds	r2, #1
 800c47c:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800c480:	9900      	ldr	r1, [sp, #0]
 800c482:	1828      	adds	r0, r5, r0
 800c484:	eb00 0e01 	add.w	lr, r0, r1
 800c488:	990c      	ldr	r1, [sp, #48]	; 0x30
 800c48a:	440a      	add	r2, r1
 800c48c:	eb04 0c01 	add.w	ip, r4, r1
 800c490:	ea4f 04ce 	mov.w	r4, lr, lsl #3
 800c494:	eb0a 0ec2 	add.w	lr, sl, r2, lsl #3
 800c498:	9a00      	ldr	r2, [sp, #0]
 800c49a:	940f      	str	r4, [sp, #60]	; 0x3c
 800c49c:	00ed      	lsls	r5, r5, #3
 800c49e:	9511      	str	r5, [sp, #68]	; 0x44
 800c4a0:	00d5      	lsls	r5, r2, #3
 800c4a2:	950d      	str	r5, [sp, #52]	; 0x34
 800c4a4:	9d01      	ldr	r5, [sp, #4]
 800c4a6:	3508      	adds	r5, #8
 800c4a8:	9516      	str	r5, [sp, #88]	; 0x58
 800c4aa:	9d02      	ldr	r5, [sp, #8]
 800c4ac:	3508      	adds	r5, #8
 800c4ae:	0114      	lsls	r4, r2, #4
 800c4b0:	9517      	str	r5, [sp, #92]	; 0x5c
 800c4b2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c4b4:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 800c4b6:	940e      	str	r4, [sp, #56]	; 0x38
 800c4b8:	00c0      	lsls	r0, r0, #3
 800c4ba:	9010      	str	r0, [sp, #64]	; 0x40
 800c4bc:	18aa      	adds	r2, r5, r2
 800c4be:	9207      	str	r2, [sp, #28]
 800c4c0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c4c2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800c4c4:	18aa      	adds	r2, r5, r2
 800c4c6:	9208      	str	r2, [sp, #32]
 800c4c8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800c4ca:	18aa      	adds	r2, r5, r2
 800c4cc:	9209      	str	r2, [sp, #36]	; 0x24
 800c4ce:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800c4d2:	f10e 0204 	add.w	r2, lr, #4
 800c4d6:	920a      	str	r2, [sp, #40]	; 0x28
 800c4d8:	00c9      	lsls	r1, r1, #3
 800c4da:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c4dc:	310c      	adds	r1, #12
 800c4de:	00f6      	lsls	r6, r6, #3
 800c4e0:	ea4f 00cc 	mov.w	r0, ip, lsl #3
 800c4e4:	9114      	str	r1, [sp, #80]	; 0x50
 800c4e6:	18a9      	adds	r1, r5, r2
 800c4e8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c4ea:	9612      	str	r6, [sp, #72]	; 0x48
 800c4ec:	00ff      	lsls	r7, r7, #3
 800c4ee:	19ae      	adds	r6, r5, r6
 800c4f0:	3008      	adds	r0, #8
 800c4f2:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
 800c4f6:	9606      	str	r6, [sp, #24]
 800c4f8:	9019      	str	r0, [sp, #100]	; 0x64
 800c4fa:	18aa      	adds	r2, r5, r2
 800c4fc:	0164      	lsls	r4, r4, #5
 800c4fe:	19ee      	adds	r6, r5, r7
 800c500:	f10c 000c 	add.w	r0, ip, #12
 800c504:	9713      	str	r7, [sp, #76]	; 0x4c
 800c506:	9604      	str	r6, [sp, #16]
 800c508:	9015      	str	r0, [sp, #84]	; 0x54
 800c50a:	9103      	str	r1, [sp, #12]
 800c50c:	9205      	str	r2, [sp, #20]
 800c50e:	f104 0208 	add.w	r2, r4, #8
 800c512:	9218      	str	r2, [sp, #96]	; 0x60
 800c514:	f04f 0801 	mov.w	r8, #1
 800c518:	2200      	movs	r2, #0
 800c51a:	f102 0108 	add.w	r1, r2, #8
 800c51e:	460f      	mov	r7, r1
 800c520:	910b      	str	r1, [sp, #44]	; 0x2c
 800c522:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c524:	188e      	adds	r6, r1, r2
 800c526:	9916      	ldr	r1, [sp, #88]	; 0x58
 800c528:	188d      	adds	r5, r1, r2
 800c52a:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800c52c:	188c      	adds	r4, r1, r2
 800c52e:	9919      	ldr	r1, [sp, #100]	; 0x64
 800c530:	1888      	adds	r0, r1, r2
 800c532:	9914      	ldr	r1, [sp, #80]	; 0x50
 800c534:	eb01 0c02 	add.w	ip, r1, r2
 800c538:	9915      	ldr	r1, [sp, #84]	; 0x54
 800c53a:	440a      	add	r2, r1
 800c53c:	9903      	ldr	r1, [sp, #12]
 800c53e:	edd1 fa00 	vldr	s31, [r1]
 800c542:	9905      	ldr	r1, [sp, #20]
 800c544:	ed91 fa00 	vldr	s30, [r1]
 800c548:	9904      	ldr	r1, [sp, #16]
 800c54a:	edd1 ea00 	vldr	s29, [r1]
 800c54e:	9906      	ldr	r1, [sp, #24]
 800c550:	ed91 ea00 	vldr	s28, [r1]
 800c554:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c556:	edd1 da00 	vldr	s27, [r1]
 800c55a:	9908      	ldr	r1, [sp, #32]
 800c55c:	ed91 da00 	vldr	s26, [r1]
 800c560:	9907      	ldr	r1, [sp, #28]
 800c562:	edd1 ca00 	vldr	s25, [r1]
 800c566:	9903      	ldr	r1, [sp, #12]
 800c568:	ed91 ca01 	vldr	s24, [r1, #4]
 800c56c:	9905      	ldr	r1, [sp, #20]
 800c56e:	edd1 ba01 	vldr	s23, [r1, #4]
 800c572:	9904      	ldr	r1, [sp, #16]
 800c574:	edd1 aa01 	vldr	s21, [r1, #4]
 800c578:	9906      	ldr	r1, [sp, #24]
 800c57a:	ed91 aa01 	vldr	s20, [r1, #4]
 800c57e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c580:	edd1 7a01 	vldr	s15, [r1, #4]
 800c584:	9908      	ldr	r1, [sp, #32]
 800c586:	edcd 7a00 	vstr	s15, [sp]
 800c58a:	edd1 7a01 	vldr	s15, [r1, #4]
 800c58e:	9907      	ldr	r1, [sp, #28]
 800c590:	edcd 7a01 	vstr	s15, [sp, #4]
 800c594:	edd1 7a01 	vldr	s15, [r1, #4]
 800c598:	eb0a 0e07 	add.w	lr, sl, r7
 800c59c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800c59e:	edcd 7a02 	vstr	s15, [sp, #8]
 800c5a2:	eb0c 010a 	add.w	r1, ip, sl
 800c5a6:	4456      	add	r6, sl
 800c5a8:	4455      	add	r5, sl
 800c5aa:	4454      	add	r4, sl
 800c5ac:	4450      	add	r0, sl
 800c5ae:	4452      	add	r2, sl
 800c5b0:	46c4      	mov	ip, r8
 800c5b2:	e001      	b.n	800c5b8 <arm_radix8_butterfly_f32+0x334>
 800c5b4:	3f3504f3 	.word	0x3f3504f3
 800c5b8:	ed96 5a00 	vldr	s10, [r6]
 800c5bc:	ed52 9a01 	vldr	s19, [r2, #-4]
 800c5c0:	ed11 6a01 	vldr	s12, [r1, #-4]
 800c5c4:	edd0 7a00 	vldr	s15, [r0]
 800c5c8:	ed17 7a01 	vldr	s14, [r7, #-4]
 800c5cc:	edde 3a00 	vldr	s7, [lr]
 800c5d0:	ed94 3a00 	vldr	s6, [r4]
 800c5d4:	ed95 2a00 	vldr	s4, [r5]
 800c5d8:	ed9e 0a01 	vldr	s0, [lr, #4]
 800c5dc:	ee33 8a85 	vadd.f32	s16, s7, s10
 800c5e0:	ee32 1a06 	vadd.f32	s2, s4, s12
 800c5e4:	ee33 4a29 	vadd.f32	s8, s6, s19
 800c5e8:	ee77 4a87 	vadd.f32	s9, s15, s14
 800c5ec:	ee78 1a04 	vadd.f32	s3, s16, s8
 800c5f0:	ee71 6a24 	vadd.f32	s13, s2, s9
 800c5f4:	ee32 2a46 	vsub.f32	s4, s4, s12
 800c5f8:	ee31 6aa6 	vadd.f32	s12, s3, s13
 800c5fc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c600:	ed8e 6a00 	vstr	s12, [lr]
 800c604:	edd0 8a01 	vldr	s17, [r0, #4]
 800c608:	ed95 9a01 	vldr	s18, [r5, #4]
 800c60c:	edd1 2a00 	vldr	s5, [r1]
 800c610:	ed97 7a00 	vldr	s14, [r7]
 800c614:	edd4 0a01 	vldr	s1, [r4, #4]
 800c618:	ed96 6a01 	vldr	s12, [r6, #4]
 800c61c:	edd2 5a00 	vldr	s11, [r2]
 800c620:	ee73 3ac5 	vsub.f32	s7, s7, s10
 800c624:	ee33 3a69 	vsub.f32	s6, s6, s19
 800c628:	ee39 5a62 	vsub.f32	s10, s18, s5
 800c62c:	ee78 9ac7 	vsub.f32	s19, s17, s14
 800c630:	ee38 4a44 	vsub.f32	s8, s16, s8
 800c634:	ee38 7a87 	vadd.f32	s14, s17, s14
 800c638:	ee30 8aa5 	vadd.f32	s16, s1, s11
 800c63c:	ee79 2a22 	vadd.f32	s5, s18, s5
 800c640:	ee75 8a69 	vsub.f32	s17, s10, s19
 800c644:	ee32 9a27 	vadd.f32	s18, s4, s15
 800c648:	ee35 5a29 	vadd.f32	s10, s10, s19
 800c64c:	ee72 7a67 	vsub.f32	s15, s4, s15
 800c650:	ee30 2a06 	vadd.f32	s4, s0, s12
 800c654:	ee69 9a0b 	vmul.f32	s19, s18, s22
 800c658:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800c65c:	ee32 9a08 	vadd.f32	s18, s4, s16
 800c660:	ee68 8a8b 	vmul.f32	s17, s17, s22
 800c664:	ee32 2a48 	vsub.f32	s4, s4, s16
 800c668:	ee71 4a64 	vsub.f32	s9, s2, s9
 800c66c:	ee25 5a0b 	vmul.f32	s10, s10, s22
 800c670:	ee32 1a87 	vadd.f32	s2, s5, s14
 800c674:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800c678:	ee72 2ac7 	vsub.f32	s5, s5, s14
 800c67c:	ee30 6a46 	vsub.f32	s12, s0, s12
 800c680:	ee73 0a29 	vadd.f32	s1, s6, s19
 800c684:	ee36 0a28 	vadd.f32	s0, s12, s17
 800c688:	ee33 3a69 	vsub.f32	s6, s6, s19
 800c68c:	ee32 7a64 	vsub.f32	s14, s4, s9
 800c690:	ee73 9aa7 	vadd.f32	s19, s7, s15
 800c694:	ee36 6a68 	vsub.f32	s12, s12, s17
 800c698:	ee73 7ae7 	vsub.f32	s15, s7, s15
 800c69c:	ee75 8a85 	vadd.f32	s17, s11, s10
 800c6a0:	ee74 3a22 	vadd.f32	s7, s8, s5
 800c6a4:	ee35 5ac5 	vsub.f32	s10, s11, s10
 800c6a8:	ee71 6ae6 	vsub.f32	s13, s3, s13
 800c6ac:	ee79 1a41 	vsub.f32	s3, s18, s2
 800c6b0:	ee39 8aa8 	vadd.f32	s16, s19, s17
 800c6b4:	ee76 5a43 	vsub.f32	s11, s12, s6
 800c6b8:	ee74 2a62 	vsub.f32	s5, s8, s5
 800c6bc:	ee72 4a24 	vadd.f32	s9, s4, s9
 800c6c0:	ee30 4a60 	vsub.f32	s8, s0, s1
 800c6c4:	ee79 8ae8 	vsub.f32	s17, s19, s17
 800c6c8:	ee30 0a20 	vadd.f32	s0, s0, s1
 800c6cc:	ee77 9a85 	vadd.f32	s19, s15, s10
 800c6d0:	ee36 6a03 	vadd.f32	s12, s12, s6
 800c6d4:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800c6d8:	ee2e 2a21 	vmul.f32	s4, s28, s3
 800c6dc:	ee2e 5a26 	vmul.f32	s10, s28, s13
 800c6e0:	ee6f 0a23 	vmul.f32	s1, s30, s7
 800c6e4:	ee2a 3a21 	vmul.f32	s6, s20, s3
 800c6e8:	ee39 1a01 	vadd.f32	s2, s18, s2
 800c6ec:	ee6a 6a26 	vmul.f32	s13, s20, s13
 800c6f0:	ee2b 9a87 	vmul.f32	s18, s23, s14
 800c6f4:	ee6b 3aa3 	vmul.f32	s7, s23, s7
 800c6f8:	ee2f 7a07 	vmul.f32	s14, s30, s14
 800c6fc:	ee6f 1a84 	vmul.f32	s3, s31, s8
 800c700:	ee35 3a03 	vadd.f32	s6, s10, s6
 800c704:	ee72 6a66 	vsub.f32	s13, s4, s13
 800c708:	ee2c 5a04 	vmul.f32	s10, s24, s8
 800c70c:	ee2f 2a88 	vmul.f32	s4, s31, s16
 800c710:	ed9d 4a02 	vldr	s8, [sp, #8]
 800c714:	ed8e 1a01 	vstr	s2, [lr, #4]
 800c718:	ee77 3a63 	vsub.f32	s7, s14, s7
 800c71c:	ee2c 8a08 	vmul.f32	s16, s24, s16
 800c720:	ed9d 7a01 	vldr	s14, [sp, #4]
 800c724:	ed86 3a00 	vstr	s6, [r6]
 800c728:	ee30 9a89 	vadd.f32	s18, s1, s18
 800c72c:	ee32 2a05 	vadd.f32	s4, s4, s10
 800c730:	ee6d 0a22 	vmul.f32	s1, s26, s5
 800c734:	ee31 8ac8 	vsub.f32	s16, s3, s16
 800c738:	ee67 2a22 	vmul.f32	s5, s14, s5
 800c73c:	ee64 1a00 	vmul.f32	s3, s8, s0
 800c740:	ee27 7a24 	vmul.f32	s14, s14, s9
 800c744:	ee2c 5aa8 	vmul.f32	s10, s25, s17
 800c748:	ee6d 4a24 	vmul.f32	s9, s26, s9
 800c74c:	ee64 8a28 	vmul.f32	s17, s8, s17
 800c750:	ed9d 4a00 	vldr	s8, [sp]
 800c754:	edc6 6a01 	vstr	s13, [r6, #4]
 800c758:	ee74 2ae2 	vsub.f32	s5, s9, s5
 800c75c:	ee6d 4aa9 	vmul.f32	s9, s27, s19
 800c760:	ee64 9a29 	vmul.f32	s19, s8, s19
 800c764:	ee24 4a25 	vmul.f32	s8, s8, s11
 800c768:	ee30 7a87 	vadd.f32	s14, s1, s14
 800c76c:	ee74 4a84 	vadd.f32	s9, s9, s8
 800c770:	ee6e 0aa7 	vmul.f32	s1, s29, s15
 800c774:	ee2a 4a86 	vmul.f32	s8, s21, s12
 800c778:	ee2c 0a80 	vmul.f32	s0, s25, s0
 800c77c:	ee6d 5aa5 	vmul.f32	s11, s27, s11
 800c780:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 800c784:	ee2e 6a86 	vmul.f32	s12, s29, s12
 800c788:	ee75 1a21 	vadd.f32	s3, s10, s3
 800c78c:	ee30 0a68 	vsub.f32	s0, s0, s17
 800c790:	ee75 9ae9 	vsub.f32	s19, s11, s19
 800c794:	ee70 0a84 	vadd.f32	s1, s1, s8
 800c798:	ee36 6a67 	vsub.f32	s12, s12, s15
 800c79c:	44dc      	add	ip, fp
 800c79e:	45e1      	cmp	r9, ip
 800c7a0:	ed84 9a00 	vstr	s18, [r4]
 800c7a4:	edc4 3a01 	vstr	s7, [r4, #4]
 800c7a8:	449e      	add	lr, r3
 800c7aa:	ed02 7a01 	vstr	s14, [r2, #-4]
 800c7ae:	edc2 2a00 	vstr	s5, [r2]
 800c7b2:	441e      	add	r6, r3
 800c7b4:	ed85 2a00 	vstr	s4, [r5]
 800c7b8:	ed85 8a01 	vstr	s16, [r5, #4]
 800c7bc:	441c      	add	r4, r3
 800c7be:	ed47 1a01 	vstr	s3, [r7, #-4]
 800c7c2:	ed87 0a00 	vstr	s0, [r7]
 800c7c6:	441a      	add	r2, r3
 800c7c8:	ed41 4a01 	vstr	s9, [r1, #-4]
 800c7cc:	edc1 9a00 	vstr	s19, [r1]
 800c7d0:	441d      	add	r5, r3
 800c7d2:	edc0 0a00 	vstr	s1, [r0]
 800c7d6:	441f      	add	r7, r3
 800c7d8:	ed80 6a01 	vstr	s12, [r0, #4]
 800c7dc:	4419      	add	r1, r3
 800c7de:	4418      	add	r0, r3
 800c7e0:	f63f aeea 	bhi.w	800c5b8 <arm_radix8_butterfly_f32+0x334>
 800c7e4:	9a03      	ldr	r2, [sp, #12]
 800c7e6:	990d      	ldr	r1, [sp, #52]	; 0x34
 800c7e8:	440a      	add	r2, r1
 800c7ea:	9203      	str	r2, [sp, #12]
 800c7ec:	990e      	ldr	r1, [sp, #56]	; 0x38
 800c7ee:	9a05      	ldr	r2, [sp, #20]
 800c7f0:	440a      	add	r2, r1
 800c7f2:	9205      	str	r2, [sp, #20]
 800c7f4:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800c7f6:	9a04      	ldr	r2, [sp, #16]
 800c7f8:	440a      	add	r2, r1
 800c7fa:	9204      	str	r2, [sp, #16]
 800c7fc:	9912      	ldr	r1, [sp, #72]	; 0x48
 800c7fe:	9a06      	ldr	r2, [sp, #24]
 800c800:	440a      	add	r2, r1
 800c802:	9206      	str	r2, [sp, #24]
 800c804:	9911      	ldr	r1, [sp, #68]	; 0x44
 800c806:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c808:	440a      	add	r2, r1
 800c80a:	9209      	str	r2, [sp, #36]	; 0x24
 800c80c:	9910      	ldr	r1, [sp, #64]	; 0x40
 800c80e:	9a08      	ldr	r2, [sp, #32]
 800c810:	440a      	add	r2, r1
 800c812:	9208      	str	r2, [sp, #32]
 800c814:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800c816:	9a07      	ldr	r2, [sp, #28]
 800c818:	440a      	add	r2, r1
 800c81a:	9207      	str	r2, [sp, #28]
 800c81c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800c81e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c820:	f108 0801 	add.w	r8, r8, #1
 800c824:	3208      	adds	r2, #8
 800c826:	4588      	cmp	r8, r1
 800c828:	920a      	str	r2, [sp, #40]	; 0x28
 800c82a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c82c:	f47f ae75 	bne.w	800c51a <arm_radix8_butterfly_f32+0x296>
 800c830:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
 800c834:	9300      	str	r3, [sp, #0]
 800c836:	46c3      	mov	fp, r8
 800c838:	f8dd e06c 	ldr.w	lr, [sp, #108]	; 0x6c
 800c83c:	e532      	b.n	800c2a4 <arm_radix8_butterfly_f32+0x20>
 800c83e:	b01d      	add	sp, #116	; 0x74
 800c840:	ecbd 8b10 	vpop	{d8-d15}
 800c844:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c848 <calloc>:
 800c848:	4b02      	ldr	r3, [pc, #8]	; (800c854 <calloc+0xc>)
 800c84a:	460a      	mov	r2, r1
 800c84c:	4601      	mov	r1, r0
 800c84e:	6818      	ldr	r0, [r3, #0]
 800c850:	f000 b84f 	b.w	800c8f2 <_calloc_r>
 800c854:	20000190 	.word	0x20000190

0800c858 <__errno>:
 800c858:	4b01      	ldr	r3, [pc, #4]	; (800c860 <__errno+0x8>)
 800c85a:	6818      	ldr	r0, [r3, #0]
 800c85c:	4770      	bx	lr
 800c85e:	bf00      	nop
 800c860:	20000190 	.word	0x20000190

0800c864 <__libc_init_array>:
 800c864:	b570      	push	{r4, r5, r6, lr}
 800c866:	4e0d      	ldr	r6, [pc, #52]	; (800c89c <__libc_init_array+0x38>)
 800c868:	4c0d      	ldr	r4, [pc, #52]	; (800c8a0 <__libc_init_array+0x3c>)
 800c86a:	1ba4      	subs	r4, r4, r6
 800c86c:	10a4      	asrs	r4, r4, #2
 800c86e:	2500      	movs	r5, #0
 800c870:	42a5      	cmp	r5, r4
 800c872:	d109      	bne.n	800c888 <__libc_init_array+0x24>
 800c874:	4e0b      	ldr	r6, [pc, #44]	; (800c8a4 <__libc_init_array+0x40>)
 800c876:	4c0c      	ldr	r4, [pc, #48]	; (800c8a8 <__libc_init_array+0x44>)
 800c878:	f001 f8e0 	bl	800da3c <_init>
 800c87c:	1ba4      	subs	r4, r4, r6
 800c87e:	10a4      	asrs	r4, r4, #2
 800c880:	2500      	movs	r5, #0
 800c882:	42a5      	cmp	r5, r4
 800c884:	d105      	bne.n	800c892 <__libc_init_array+0x2e>
 800c886:	bd70      	pop	{r4, r5, r6, pc}
 800c888:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c88c:	4798      	blx	r3
 800c88e:	3501      	adds	r5, #1
 800c890:	e7ee      	b.n	800c870 <__libc_init_array+0xc>
 800c892:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c896:	4798      	blx	r3
 800c898:	3501      	adds	r5, #1
 800c89a:	e7f2      	b.n	800c882 <__libc_init_array+0x1e>
 800c89c:	08021348 	.word	0x08021348
 800c8a0:	08021348 	.word	0x08021348
 800c8a4:	08021348 	.word	0x08021348
 800c8a8:	0802134c 	.word	0x0802134c

0800c8ac <malloc>:
 800c8ac:	4b02      	ldr	r3, [pc, #8]	; (800c8b8 <malloc+0xc>)
 800c8ae:	4601      	mov	r1, r0
 800c8b0:	6818      	ldr	r0, [r3, #0]
 800c8b2:	f000 b87b 	b.w	800c9ac <_malloc_r>
 800c8b6:	bf00      	nop
 800c8b8:	20000190 	.word	0x20000190

0800c8bc <free>:
 800c8bc:	4b02      	ldr	r3, [pc, #8]	; (800c8c8 <free+0xc>)
 800c8be:	4601      	mov	r1, r0
 800c8c0:	6818      	ldr	r0, [r3, #0]
 800c8c2:	f000 b825 	b.w	800c910 <_free_r>
 800c8c6:	bf00      	nop
 800c8c8:	20000190 	.word	0x20000190

0800c8cc <memcpy>:
 800c8cc:	b510      	push	{r4, lr}
 800c8ce:	1e43      	subs	r3, r0, #1
 800c8d0:	440a      	add	r2, r1
 800c8d2:	4291      	cmp	r1, r2
 800c8d4:	d100      	bne.n	800c8d8 <memcpy+0xc>
 800c8d6:	bd10      	pop	{r4, pc}
 800c8d8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c8dc:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c8e0:	e7f7      	b.n	800c8d2 <memcpy+0x6>

0800c8e2 <memset>:
 800c8e2:	4402      	add	r2, r0
 800c8e4:	4603      	mov	r3, r0
 800c8e6:	4293      	cmp	r3, r2
 800c8e8:	d100      	bne.n	800c8ec <memset+0xa>
 800c8ea:	4770      	bx	lr
 800c8ec:	f803 1b01 	strb.w	r1, [r3], #1
 800c8f0:	e7f9      	b.n	800c8e6 <memset+0x4>

0800c8f2 <_calloc_r>:
 800c8f2:	b538      	push	{r3, r4, r5, lr}
 800c8f4:	fb02 f401 	mul.w	r4, r2, r1
 800c8f8:	4621      	mov	r1, r4
 800c8fa:	f000 f857 	bl	800c9ac <_malloc_r>
 800c8fe:	4605      	mov	r5, r0
 800c900:	b118      	cbz	r0, 800c90a <_calloc_r+0x18>
 800c902:	4622      	mov	r2, r4
 800c904:	2100      	movs	r1, #0
 800c906:	f7ff ffec 	bl	800c8e2 <memset>
 800c90a:	4628      	mov	r0, r5
 800c90c:	bd38      	pop	{r3, r4, r5, pc}
	...

0800c910 <_free_r>:
 800c910:	b538      	push	{r3, r4, r5, lr}
 800c912:	4605      	mov	r5, r0
 800c914:	2900      	cmp	r1, #0
 800c916:	d045      	beq.n	800c9a4 <_free_r+0x94>
 800c918:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c91c:	1f0c      	subs	r4, r1, #4
 800c91e:	2b00      	cmp	r3, #0
 800c920:	bfb8      	it	lt
 800c922:	18e4      	addlt	r4, r4, r3
 800c924:	f000 f8ac 	bl	800ca80 <__malloc_lock>
 800c928:	4a1f      	ldr	r2, [pc, #124]	; (800c9a8 <_free_r+0x98>)
 800c92a:	6813      	ldr	r3, [r2, #0]
 800c92c:	4610      	mov	r0, r2
 800c92e:	b933      	cbnz	r3, 800c93e <_free_r+0x2e>
 800c930:	6063      	str	r3, [r4, #4]
 800c932:	6014      	str	r4, [r2, #0]
 800c934:	4628      	mov	r0, r5
 800c936:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c93a:	f000 b8a2 	b.w	800ca82 <__malloc_unlock>
 800c93e:	42a3      	cmp	r3, r4
 800c940:	d90c      	bls.n	800c95c <_free_r+0x4c>
 800c942:	6821      	ldr	r1, [r4, #0]
 800c944:	1862      	adds	r2, r4, r1
 800c946:	4293      	cmp	r3, r2
 800c948:	bf04      	itt	eq
 800c94a:	681a      	ldreq	r2, [r3, #0]
 800c94c:	685b      	ldreq	r3, [r3, #4]
 800c94e:	6063      	str	r3, [r4, #4]
 800c950:	bf04      	itt	eq
 800c952:	1852      	addeq	r2, r2, r1
 800c954:	6022      	streq	r2, [r4, #0]
 800c956:	6004      	str	r4, [r0, #0]
 800c958:	e7ec      	b.n	800c934 <_free_r+0x24>
 800c95a:	4613      	mov	r3, r2
 800c95c:	685a      	ldr	r2, [r3, #4]
 800c95e:	b10a      	cbz	r2, 800c964 <_free_r+0x54>
 800c960:	42a2      	cmp	r2, r4
 800c962:	d9fa      	bls.n	800c95a <_free_r+0x4a>
 800c964:	6819      	ldr	r1, [r3, #0]
 800c966:	1858      	adds	r0, r3, r1
 800c968:	42a0      	cmp	r0, r4
 800c96a:	d10b      	bne.n	800c984 <_free_r+0x74>
 800c96c:	6820      	ldr	r0, [r4, #0]
 800c96e:	4401      	add	r1, r0
 800c970:	1858      	adds	r0, r3, r1
 800c972:	4282      	cmp	r2, r0
 800c974:	6019      	str	r1, [r3, #0]
 800c976:	d1dd      	bne.n	800c934 <_free_r+0x24>
 800c978:	6810      	ldr	r0, [r2, #0]
 800c97a:	6852      	ldr	r2, [r2, #4]
 800c97c:	605a      	str	r2, [r3, #4]
 800c97e:	4401      	add	r1, r0
 800c980:	6019      	str	r1, [r3, #0]
 800c982:	e7d7      	b.n	800c934 <_free_r+0x24>
 800c984:	d902      	bls.n	800c98c <_free_r+0x7c>
 800c986:	230c      	movs	r3, #12
 800c988:	602b      	str	r3, [r5, #0]
 800c98a:	e7d3      	b.n	800c934 <_free_r+0x24>
 800c98c:	6820      	ldr	r0, [r4, #0]
 800c98e:	1821      	adds	r1, r4, r0
 800c990:	428a      	cmp	r2, r1
 800c992:	bf04      	itt	eq
 800c994:	6811      	ldreq	r1, [r2, #0]
 800c996:	6852      	ldreq	r2, [r2, #4]
 800c998:	6062      	str	r2, [r4, #4]
 800c99a:	bf04      	itt	eq
 800c99c:	1809      	addeq	r1, r1, r0
 800c99e:	6021      	streq	r1, [r4, #0]
 800c9a0:	605c      	str	r4, [r3, #4]
 800c9a2:	e7c7      	b.n	800c934 <_free_r+0x24>
 800c9a4:	bd38      	pop	{r3, r4, r5, pc}
 800c9a6:	bf00      	nop
 800c9a8:	20000220 	.word	0x20000220

0800c9ac <_malloc_r>:
 800c9ac:	b570      	push	{r4, r5, r6, lr}
 800c9ae:	1ccd      	adds	r5, r1, #3
 800c9b0:	f025 0503 	bic.w	r5, r5, #3
 800c9b4:	3508      	adds	r5, #8
 800c9b6:	2d0c      	cmp	r5, #12
 800c9b8:	bf38      	it	cc
 800c9ba:	250c      	movcc	r5, #12
 800c9bc:	2d00      	cmp	r5, #0
 800c9be:	4606      	mov	r6, r0
 800c9c0:	db01      	blt.n	800c9c6 <_malloc_r+0x1a>
 800c9c2:	42a9      	cmp	r1, r5
 800c9c4:	d903      	bls.n	800c9ce <_malloc_r+0x22>
 800c9c6:	230c      	movs	r3, #12
 800c9c8:	6033      	str	r3, [r6, #0]
 800c9ca:	2000      	movs	r0, #0
 800c9cc:	bd70      	pop	{r4, r5, r6, pc}
 800c9ce:	f000 f857 	bl	800ca80 <__malloc_lock>
 800c9d2:	4a21      	ldr	r2, [pc, #132]	; (800ca58 <_malloc_r+0xac>)
 800c9d4:	6814      	ldr	r4, [r2, #0]
 800c9d6:	4621      	mov	r1, r4
 800c9d8:	b991      	cbnz	r1, 800ca00 <_malloc_r+0x54>
 800c9da:	4c20      	ldr	r4, [pc, #128]	; (800ca5c <_malloc_r+0xb0>)
 800c9dc:	6823      	ldr	r3, [r4, #0]
 800c9de:	b91b      	cbnz	r3, 800c9e8 <_malloc_r+0x3c>
 800c9e0:	4630      	mov	r0, r6
 800c9e2:	f000 f83d 	bl	800ca60 <_sbrk_r>
 800c9e6:	6020      	str	r0, [r4, #0]
 800c9e8:	4629      	mov	r1, r5
 800c9ea:	4630      	mov	r0, r6
 800c9ec:	f000 f838 	bl	800ca60 <_sbrk_r>
 800c9f0:	1c43      	adds	r3, r0, #1
 800c9f2:	d124      	bne.n	800ca3e <_malloc_r+0x92>
 800c9f4:	230c      	movs	r3, #12
 800c9f6:	6033      	str	r3, [r6, #0]
 800c9f8:	4630      	mov	r0, r6
 800c9fa:	f000 f842 	bl	800ca82 <__malloc_unlock>
 800c9fe:	e7e4      	b.n	800c9ca <_malloc_r+0x1e>
 800ca00:	680b      	ldr	r3, [r1, #0]
 800ca02:	1b5b      	subs	r3, r3, r5
 800ca04:	d418      	bmi.n	800ca38 <_malloc_r+0x8c>
 800ca06:	2b0b      	cmp	r3, #11
 800ca08:	d90f      	bls.n	800ca2a <_malloc_r+0x7e>
 800ca0a:	600b      	str	r3, [r1, #0]
 800ca0c:	50cd      	str	r5, [r1, r3]
 800ca0e:	18cc      	adds	r4, r1, r3
 800ca10:	4630      	mov	r0, r6
 800ca12:	f000 f836 	bl	800ca82 <__malloc_unlock>
 800ca16:	f104 000b 	add.w	r0, r4, #11
 800ca1a:	1d23      	adds	r3, r4, #4
 800ca1c:	f020 0007 	bic.w	r0, r0, #7
 800ca20:	1ac3      	subs	r3, r0, r3
 800ca22:	d0d3      	beq.n	800c9cc <_malloc_r+0x20>
 800ca24:	425a      	negs	r2, r3
 800ca26:	50e2      	str	r2, [r4, r3]
 800ca28:	e7d0      	b.n	800c9cc <_malloc_r+0x20>
 800ca2a:	428c      	cmp	r4, r1
 800ca2c:	684b      	ldr	r3, [r1, #4]
 800ca2e:	bf16      	itet	ne
 800ca30:	6063      	strne	r3, [r4, #4]
 800ca32:	6013      	streq	r3, [r2, #0]
 800ca34:	460c      	movne	r4, r1
 800ca36:	e7eb      	b.n	800ca10 <_malloc_r+0x64>
 800ca38:	460c      	mov	r4, r1
 800ca3a:	6849      	ldr	r1, [r1, #4]
 800ca3c:	e7cc      	b.n	800c9d8 <_malloc_r+0x2c>
 800ca3e:	1cc4      	adds	r4, r0, #3
 800ca40:	f024 0403 	bic.w	r4, r4, #3
 800ca44:	42a0      	cmp	r0, r4
 800ca46:	d005      	beq.n	800ca54 <_malloc_r+0xa8>
 800ca48:	1a21      	subs	r1, r4, r0
 800ca4a:	4630      	mov	r0, r6
 800ca4c:	f000 f808 	bl	800ca60 <_sbrk_r>
 800ca50:	3001      	adds	r0, #1
 800ca52:	d0cf      	beq.n	800c9f4 <_malloc_r+0x48>
 800ca54:	6025      	str	r5, [r4, #0]
 800ca56:	e7db      	b.n	800ca10 <_malloc_r+0x64>
 800ca58:	20000220 	.word	0x20000220
 800ca5c:	20000224 	.word	0x20000224

0800ca60 <_sbrk_r>:
 800ca60:	b538      	push	{r3, r4, r5, lr}
 800ca62:	4c06      	ldr	r4, [pc, #24]	; (800ca7c <_sbrk_r+0x1c>)
 800ca64:	2300      	movs	r3, #0
 800ca66:	4605      	mov	r5, r0
 800ca68:	4608      	mov	r0, r1
 800ca6a:	6023      	str	r3, [r4, #0]
 800ca6c:	f7f5 fcaa 	bl	80023c4 <_sbrk>
 800ca70:	1c43      	adds	r3, r0, #1
 800ca72:	d102      	bne.n	800ca7a <_sbrk_r+0x1a>
 800ca74:	6823      	ldr	r3, [r4, #0]
 800ca76:	b103      	cbz	r3, 800ca7a <_sbrk_r+0x1a>
 800ca78:	602b      	str	r3, [r5, #0]
 800ca7a:	bd38      	pop	{r3, r4, r5, pc}
 800ca7c:	20002110 	.word	0x20002110

0800ca80 <__malloc_lock>:
 800ca80:	4770      	bx	lr

0800ca82 <__malloc_unlock>:
 800ca82:	4770      	bx	lr

0800ca84 <cosf>:
 800ca84:	ee10 3a10 	vmov	r3, s0
 800ca88:	b507      	push	{r0, r1, r2, lr}
 800ca8a:	4a1c      	ldr	r2, [pc, #112]	; (800cafc <cosf+0x78>)
 800ca8c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ca90:	4293      	cmp	r3, r2
 800ca92:	dc04      	bgt.n	800ca9e <cosf+0x1a>
 800ca94:	eddf 0a1a 	vldr	s1, [pc, #104]	; 800cb00 <cosf+0x7c>
 800ca98:	f000 fbe8 	bl	800d26c <__kernel_cosf>
 800ca9c:	e004      	b.n	800caa8 <cosf+0x24>
 800ca9e:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800caa2:	db04      	blt.n	800caae <cosf+0x2a>
 800caa4:	ee30 0a40 	vsub.f32	s0, s0, s0
 800caa8:	b003      	add	sp, #12
 800caaa:	f85d fb04 	ldr.w	pc, [sp], #4
 800caae:	4668      	mov	r0, sp
 800cab0:	f000 faac 	bl	800d00c <__ieee754_rem_pio2f>
 800cab4:	f000 0003 	and.w	r0, r0, #3
 800cab8:	2801      	cmp	r0, #1
 800caba:	d007      	beq.n	800cacc <cosf+0x48>
 800cabc:	2802      	cmp	r0, #2
 800cabe:	d00e      	beq.n	800cade <cosf+0x5a>
 800cac0:	b9a0      	cbnz	r0, 800caec <cosf+0x68>
 800cac2:	eddd 0a01 	vldr	s1, [sp, #4]
 800cac6:	ed9d 0a00 	vldr	s0, [sp]
 800caca:	e7e5      	b.n	800ca98 <cosf+0x14>
 800cacc:	eddd 0a01 	vldr	s1, [sp, #4]
 800cad0:	ed9d 0a00 	vldr	s0, [sp]
 800cad4:	f000 feaa 	bl	800d82c <__kernel_sinf>
 800cad8:	eeb1 0a40 	vneg.f32	s0, s0
 800cadc:	e7e4      	b.n	800caa8 <cosf+0x24>
 800cade:	eddd 0a01 	vldr	s1, [sp, #4]
 800cae2:	ed9d 0a00 	vldr	s0, [sp]
 800cae6:	f000 fbc1 	bl	800d26c <__kernel_cosf>
 800caea:	e7f5      	b.n	800cad8 <cosf+0x54>
 800caec:	2001      	movs	r0, #1
 800caee:	eddd 0a01 	vldr	s1, [sp, #4]
 800caf2:	ed9d 0a00 	vldr	s0, [sp]
 800caf6:	f000 fe99 	bl	800d82c <__kernel_sinf>
 800cafa:	e7d5      	b.n	800caa8 <cosf+0x24>
 800cafc:	3f490fd8 	.word	0x3f490fd8
 800cb00:	00000000 	.word	0x00000000

0800cb04 <log>:
 800cb04:	b570      	push	{r4, r5, r6, lr}
 800cb06:	ed2d 8b02 	vpush	{d8}
 800cb0a:	b08a      	sub	sp, #40	; 0x28
 800cb0c:	ec55 4b10 	vmov	r4, r5, d0
 800cb10:	f000 f8ca 	bl	800cca8 <__ieee754_log>
 800cb14:	4b36      	ldr	r3, [pc, #216]	; (800cbf0 <log+0xec>)
 800cb16:	eeb0 8a40 	vmov.f32	s16, s0
 800cb1a:	eef0 8a60 	vmov.f32	s17, s1
 800cb1e:	f993 6000 	ldrsb.w	r6, [r3]
 800cb22:	1c73      	adds	r3, r6, #1
 800cb24:	d05b      	beq.n	800cbde <log+0xda>
 800cb26:	4622      	mov	r2, r4
 800cb28:	462b      	mov	r3, r5
 800cb2a:	4620      	mov	r0, r4
 800cb2c:	4629      	mov	r1, r5
 800cb2e:	f7f4 f81d 	bl	8000b6c <__aeabi_dcmpun>
 800cb32:	2800      	cmp	r0, #0
 800cb34:	d153      	bne.n	800cbde <log+0xda>
 800cb36:	2200      	movs	r2, #0
 800cb38:	2300      	movs	r3, #0
 800cb3a:	4620      	mov	r0, r4
 800cb3c:	4629      	mov	r1, r5
 800cb3e:	f7f4 f80b 	bl	8000b58 <__aeabi_dcmpgt>
 800cb42:	2800      	cmp	r0, #0
 800cb44:	d14b      	bne.n	800cbde <log+0xda>
 800cb46:	4b2b      	ldr	r3, [pc, #172]	; (800cbf4 <log+0xf0>)
 800cb48:	9301      	str	r3, [sp, #4]
 800cb4a:	9008      	str	r0, [sp, #32]
 800cb4c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800cb50:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800cb54:	b9a6      	cbnz	r6, 800cb80 <log+0x7c>
 800cb56:	4b28      	ldr	r3, [pc, #160]	; (800cbf8 <log+0xf4>)
 800cb58:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800cb5c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cb60:	4620      	mov	r0, r4
 800cb62:	2200      	movs	r2, #0
 800cb64:	2300      	movs	r3, #0
 800cb66:	4629      	mov	r1, r5
 800cb68:	f7f3 ffce 	bl	8000b08 <__aeabi_dcmpeq>
 800cb6c:	bb40      	cbnz	r0, 800cbc0 <log+0xbc>
 800cb6e:	2301      	movs	r3, #1
 800cb70:	2e02      	cmp	r6, #2
 800cb72:	9300      	str	r3, [sp, #0]
 800cb74:	d119      	bne.n	800cbaa <log+0xa6>
 800cb76:	f7ff fe6f 	bl	800c858 <__errno>
 800cb7a:	2321      	movs	r3, #33	; 0x21
 800cb7c:	6003      	str	r3, [r0, #0]
 800cb7e:	e019      	b.n	800cbb4 <log+0xb0>
 800cb80:	4b1e      	ldr	r3, [pc, #120]	; (800cbfc <log+0xf8>)
 800cb82:	2200      	movs	r2, #0
 800cb84:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cb88:	4620      	mov	r0, r4
 800cb8a:	2200      	movs	r2, #0
 800cb8c:	2300      	movs	r3, #0
 800cb8e:	4629      	mov	r1, r5
 800cb90:	f7f3 ffba 	bl	8000b08 <__aeabi_dcmpeq>
 800cb94:	2800      	cmp	r0, #0
 800cb96:	d0ea      	beq.n	800cb6e <log+0x6a>
 800cb98:	2302      	movs	r3, #2
 800cb9a:	429e      	cmp	r6, r3
 800cb9c:	9300      	str	r3, [sp, #0]
 800cb9e:	d111      	bne.n	800cbc4 <log+0xc0>
 800cba0:	f7ff fe5a 	bl	800c858 <__errno>
 800cba4:	2322      	movs	r3, #34	; 0x22
 800cba6:	6003      	str	r3, [r0, #0]
 800cba8:	e011      	b.n	800cbce <log+0xca>
 800cbaa:	4668      	mov	r0, sp
 800cbac:	f000 fe86 	bl	800d8bc <matherr>
 800cbb0:	2800      	cmp	r0, #0
 800cbb2:	d0e0      	beq.n	800cb76 <log+0x72>
 800cbb4:	4812      	ldr	r0, [pc, #72]	; (800cc00 <log+0xfc>)
 800cbb6:	f000 fe83 	bl	800d8c0 <nan>
 800cbba:	ed8d 0b06 	vstr	d0, [sp, #24]
 800cbbe:	e006      	b.n	800cbce <log+0xca>
 800cbc0:	2302      	movs	r3, #2
 800cbc2:	9300      	str	r3, [sp, #0]
 800cbc4:	4668      	mov	r0, sp
 800cbc6:	f000 fe79 	bl	800d8bc <matherr>
 800cbca:	2800      	cmp	r0, #0
 800cbcc:	d0e8      	beq.n	800cba0 <log+0x9c>
 800cbce:	9b08      	ldr	r3, [sp, #32]
 800cbd0:	b11b      	cbz	r3, 800cbda <log+0xd6>
 800cbd2:	f7ff fe41 	bl	800c858 <__errno>
 800cbd6:	9b08      	ldr	r3, [sp, #32]
 800cbd8:	6003      	str	r3, [r0, #0]
 800cbda:	ed9d 8b06 	vldr	d8, [sp, #24]
 800cbde:	eeb0 0a48 	vmov.f32	s0, s16
 800cbe2:	eef0 0a68 	vmov.f32	s1, s17
 800cbe6:	b00a      	add	sp, #40	; 0x28
 800cbe8:	ecbd 8b02 	vpop	{d8}
 800cbec:	bd70      	pop	{r4, r5, r6, pc}
 800cbee:	bf00      	nop
 800cbf0:	200001f4 	.word	0x200001f4
 800cbf4:	08020f64 	.word	0x08020f64
 800cbf8:	c7efffff 	.word	0xc7efffff
 800cbfc:	fff00000 	.word	0xfff00000
 800cc00:	08020f6d 	.word	0x08020f6d

0800cc04 <sqrtf>:
 800cc04:	b510      	push	{r4, lr}
 800cc06:	ed2d 8b02 	vpush	{d8}
 800cc0a:	b08a      	sub	sp, #40	; 0x28
 800cc0c:	eeb0 8a40 	vmov.f32	s16, s0
 800cc10:	f000 fb28 	bl	800d264 <__ieee754_sqrtf>
 800cc14:	4b21      	ldr	r3, [pc, #132]	; (800cc9c <sqrtf+0x98>)
 800cc16:	f993 4000 	ldrsb.w	r4, [r3]
 800cc1a:	1c63      	adds	r3, r4, #1
 800cc1c:	d02c      	beq.n	800cc78 <sqrtf+0x74>
 800cc1e:	eeb4 8a48 	vcmp.f32	s16, s16
 800cc22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc26:	d627      	bvs.n	800cc78 <sqrtf+0x74>
 800cc28:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800cc2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc30:	d522      	bpl.n	800cc78 <sqrtf+0x74>
 800cc32:	2301      	movs	r3, #1
 800cc34:	9300      	str	r3, [sp, #0]
 800cc36:	4b1a      	ldr	r3, [pc, #104]	; (800cca0 <sqrtf+0x9c>)
 800cc38:	9301      	str	r3, [sp, #4]
 800cc3a:	ee18 0a10 	vmov	r0, s16
 800cc3e:	2300      	movs	r3, #0
 800cc40:	9308      	str	r3, [sp, #32]
 800cc42:	f7f3 fca1 	bl	8000588 <__aeabi_f2d>
 800cc46:	2200      	movs	r2, #0
 800cc48:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cc4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cc50:	2300      	movs	r3, #0
 800cc52:	b9ac      	cbnz	r4, 800cc80 <sqrtf+0x7c>
 800cc54:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cc58:	4668      	mov	r0, sp
 800cc5a:	f000 fe2f 	bl	800d8bc <matherr>
 800cc5e:	b1b8      	cbz	r0, 800cc90 <sqrtf+0x8c>
 800cc60:	9b08      	ldr	r3, [sp, #32]
 800cc62:	b11b      	cbz	r3, 800cc6c <sqrtf+0x68>
 800cc64:	f7ff fdf8 	bl	800c858 <__errno>
 800cc68:	9b08      	ldr	r3, [sp, #32]
 800cc6a:	6003      	str	r3, [r0, #0]
 800cc6c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cc70:	f7f3 ffba 	bl	8000be8 <__aeabi_d2f>
 800cc74:	ee00 0a10 	vmov	s0, r0
 800cc78:	b00a      	add	sp, #40	; 0x28
 800cc7a:	ecbd 8b02 	vpop	{d8}
 800cc7e:	bd10      	pop	{r4, pc}
 800cc80:	4610      	mov	r0, r2
 800cc82:	4619      	mov	r1, r3
 800cc84:	f7f3 fe02 	bl	800088c <__aeabi_ddiv>
 800cc88:	2c02      	cmp	r4, #2
 800cc8a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800cc8e:	d1e3      	bne.n	800cc58 <sqrtf+0x54>
 800cc90:	f7ff fde2 	bl	800c858 <__errno>
 800cc94:	2321      	movs	r3, #33	; 0x21
 800cc96:	6003      	str	r3, [r0, #0]
 800cc98:	e7e2      	b.n	800cc60 <sqrtf+0x5c>
 800cc9a:	bf00      	nop
 800cc9c:	200001f4 	.word	0x200001f4
 800cca0:	08020f68 	.word	0x08020f68
 800cca4:	00000000 	.word	0x00000000

0800cca8 <__ieee754_log>:
 800cca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccac:	ec51 0b10 	vmov	r0, r1, d0
 800ccb0:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800ccb4:	b087      	sub	sp, #28
 800ccb6:	460d      	mov	r5, r1
 800ccb8:	da27      	bge.n	800cd0a <__ieee754_log+0x62>
 800ccba:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ccbe:	4303      	orrs	r3, r0
 800ccc0:	ee10 2a10 	vmov	r2, s0
 800ccc4:	d10a      	bne.n	800ccdc <__ieee754_log+0x34>
 800ccc6:	49cc      	ldr	r1, [pc, #816]	; (800cff8 <__ieee754_log+0x350>)
 800ccc8:	2200      	movs	r2, #0
 800ccca:	2300      	movs	r3, #0
 800cccc:	2000      	movs	r0, #0
 800ccce:	f7f3 fddd 	bl	800088c <__aeabi_ddiv>
 800ccd2:	ec41 0b10 	vmov	d0, r0, r1
 800ccd6:	b007      	add	sp, #28
 800ccd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ccdc:	2900      	cmp	r1, #0
 800ccde:	da05      	bge.n	800ccec <__ieee754_log+0x44>
 800cce0:	460b      	mov	r3, r1
 800cce2:	f7f3 faf1 	bl	80002c8 <__aeabi_dsub>
 800cce6:	2200      	movs	r2, #0
 800cce8:	2300      	movs	r3, #0
 800ccea:	e7f0      	b.n	800ccce <__ieee754_log+0x26>
 800ccec:	4bc3      	ldr	r3, [pc, #780]	; (800cffc <__ieee754_log+0x354>)
 800ccee:	2200      	movs	r2, #0
 800ccf0:	f7f3 fca2 	bl	8000638 <__aeabi_dmul>
 800ccf4:	f06f 0335 	mvn.w	r3, #53	; 0x35
 800ccf8:	460d      	mov	r5, r1
 800ccfa:	4ac1      	ldr	r2, [pc, #772]	; (800d000 <__ieee754_log+0x358>)
 800ccfc:	4295      	cmp	r5, r2
 800ccfe:	dd06      	ble.n	800cd0e <__ieee754_log+0x66>
 800cd00:	4602      	mov	r2, r0
 800cd02:	460b      	mov	r3, r1
 800cd04:	f7f3 fae2 	bl	80002cc <__adddf3>
 800cd08:	e7e3      	b.n	800ccd2 <__ieee754_log+0x2a>
 800cd0a:	2300      	movs	r3, #0
 800cd0c:	e7f5      	b.n	800ccfa <__ieee754_log+0x52>
 800cd0e:	152c      	asrs	r4, r5, #20
 800cd10:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800cd14:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800cd18:	441c      	add	r4, r3
 800cd1a:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 800cd1e:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 800cd22:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800cd26:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 800cd2a:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 800cd2e:	ea42 0105 	orr.w	r1, r2, r5
 800cd32:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800cd36:	2200      	movs	r2, #0
 800cd38:	4bb2      	ldr	r3, [pc, #712]	; (800d004 <__ieee754_log+0x35c>)
 800cd3a:	f7f3 fac5 	bl	80002c8 <__aeabi_dsub>
 800cd3e:	1cab      	adds	r3, r5, #2
 800cd40:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cd44:	2b02      	cmp	r3, #2
 800cd46:	4682      	mov	sl, r0
 800cd48:	468b      	mov	fp, r1
 800cd4a:	f04f 0200 	mov.w	r2, #0
 800cd4e:	dc53      	bgt.n	800cdf8 <__ieee754_log+0x150>
 800cd50:	2300      	movs	r3, #0
 800cd52:	f7f3 fed9 	bl	8000b08 <__aeabi_dcmpeq>
 800cd56:	b1d0      	cbz	r0, 800cd8e <__ieee754_log+0xe6>
 800cd58:	2c00      	cmp	r4, #0
 800cd5a:	f000 8120 	beq.w	800cf9e <__ieee754_log+0x2f6>
 800cd5e:	4620      	mov	r0, r4
 800cd60:	f7f3 fc00 	bl	8000564 <__aeabi_i2d>
 800cd64:	a390      	add	r3, pc, #576	; (adr r3, 800cfa8 <__ieee754_log+0x300>)
 800cd66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd6a:	4606      	mov	r6, r0
 800cd6c:	460f      	mov	r7, r1
 800cd6e:	f7f3 fc63 	bl	8000638 <__aeabi_dmul>
 800cd72:	a38f      	add	r3, pc, #572	; (adr r3, 800cfb0 <__ieee754_log+0x308>)
 800cd74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd78:	4604      	mov	r4, r0
 800cd7a:	460d      	mov	r5, r1
 800cd7c:	4630      	mov	r0, r6
 800cd7e:	4639      	mov	r1, r7
 800cd80:	f7f3 fc5a 	bl	8000638 <__aeabi_dmul>
 800cd84:	4602      	mov	r2, r0
 800cd86:	460b      	mov	r3, r1
 800cd88:	4620      	mov	r0, r4
 800cd8a:	4629      	mov	r1, r5
 800cd8c:	e7ba      	b.n	800cd04 <__ieee754_log+0x5c>
 800cd8e:	a38a      	add	r3, pc, #552	; (adr r3, 800cfb8 <__ieee754_log+0x310>)
 800cd90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd94:	4650      	mov	r0, sl
 800cd96:	4659      	mov	r1, fp
 800cd98:	f7f3 fc4e 	bl	8000638 <__aeabi_dmul>
 800cd9c:	4602      	mov	r2, r0
 800cd9e:	460b      	mov	r3, r1
 800cda0:	2000      	movs	r0, #0
 800cda2:	4999      	ldr	r1, [pc, #612]	; (800d008 <__ieee754_log+0x360>)
 800cda4:	f7f3 fa90 	bl	80002c8 <__aeabi_dsub>
 800cda8:	4652      	mov	r2, sl
 800cdaa:	4606      	mov	r6, r0
 800cdac:	460f      	mov	r7, r1
 800cdae:	465b      	mov	r3, fp
 800cdb0:	4650      	mov	r0, sl
 800cdb2:	4659      	mov	r1, fp
 800cdb4:	f7f3 fc40 	bl	8000638 <__aeabi_dmul>
 800cdb8:	4602      	mov	r2, r0
 800cdba:	460b      	mov	r3, r1
 800cdbc:	4630      	mov	r0, r6
 800cdbe:	4639      	mov	r1, r7
 800cdc0:	f7f3 fc3a 	bl	8000638 <__aeabi_dmul>
 800cdc4:	4606      	mov	r6, r0
 800cdc6:	460f      	mov	r7, r1
 800cdc8:	b914      	cbnz	r4, 800cdd0 <__ieee754_log+0x128>
 800cdca:	4632      	mov	r2, r6
 800cdcc:	463b      	mov	r3, r7
 800cdce:	e0a0      	b.n	800cf12 <__ieee754_log+0x26a>
 800cdd0:	4620      	mov	r0, r4
 800cdd2:	f7f3 fbc7 	bl	8000564 <__aeabi_i2d>
 800cdd6:	a374      	add	r3, pc, #464	; (adr r3, 800cfa8 <__ieee754_log+0x300>)
 800cdd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cddc:	4680      	mov	r8, r0
 800cdde:	4689      	mov	r9, r1
 800cde0:	f7f3 fc2a 	bl	8000638 <__aeabi_dmul>
 800cde4:	a372      	add	r3, pc, #456	; (adr r3, 800cfb0 <__ieee754_log+0x308>)
 800cde6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdea:	4604      	mov	r4, r0
 800cdec:	460d      	mov	r5, r1
 800cdee:	4640      	mov	r0, r8
 800cdf0:	4649      	mov	r1, r9
 800cdf2:	f7f3 fc21 	bl	8000638 <__aeabi_dmul>
 800cdf6:	e0a5      	b.n	800cf44 <__ieee754_log+0x29c>
 800cdf8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800cdfc:	f7f3 fa66 	bl	80002cc <__adddf3>
 800ce00:	4602      	mov	r2, r0
 800ce02:	460b      	mov	r3, r1
 800ce04:	4650      	mov	r0, sl
 800ce06:	4659      	mov	r1, fp
 800ce08:	f7f3 fd40 	bl	800088c <__aeabi_ddiv>
 800ce0c:	e9cd 0100 	strd	r0, r1, [sp]
 800ce10:	4620      	mov	r0, r4
 800ce12:	f7f3 fba7 	bl	8000564 <__aeabi_i2d>
 800ce16:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ce1a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ce1e:	4610      	mov	r0, r2
 800ce20:	4619      	mov	r1, r3
 800ce22:	f7f3 fc09 	bl	8000638 <__aeabi_dmul>
 800ce26:	4602      	mov	r2, r0
 800ce28:	460b      	mov	r3, r1
 800ce2a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ce2e:	f7f3 fc03 	bl	8000638 <__aeabi_dmul>
 800ce32:	a363      	add	r3, pc, #396	; (adr r3, 800cfc0 <__ieee754_log+0x318>)
 800ce34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce38:	4680      	mov	r8, r0
 800ce3a:	4689      	mov	r9, r1
 800ce3c:	f7f3 fbfc 	bl	8000638 <__aeabi_dmul>
 800ce40:	a361      	add	r3, pc, #388	; (adr r3, 800cfc8 <__ieee754_log+0x320>)
 800ce42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce46:	f7f3 fa41 	bl	80002cc <__adddf3>
 800ce4a:	4642      	mov	r2, r8
 800ce4c:	464b      	mov	r3, r9
 800ce4e:	f7f3 fbf3 	bl	8000638 <__aeabi_dmul>
 800ce52:	a35f      	add	r3, pc, #380	; (adr r3, 800cfd0 <__ieee754_log+0x328>)
 800ce54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce58:	f7f3 fa38 	bl	80002cc <__adddf3>
 800ce5c:	4642      	mov	r2, r8
 800ce5e:	464b      	mov	r3, r9
 800ce60:	f7f3 fbea 	bl	8000638 <__aeabi_dmul>
 800ce64:	a35c      	add	r3, pc, #368	; (adr r3, 800cfd8 <__ieee754_log+0x330>)
 800ce66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce6a:	f7f3 fa2f 	bl	80002cc <__adddf3>
 800ce6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ce72:	f7f3 fbe1 	bl	8000638 <__aeabi_dmul>
 800ce76:	a35a      	add	r3, pc, #360	; (adr r3, 800cfe0 <__ieee754_log+0x338>)
 800ce78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce7c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ce80:	4640      	mov	r0, r8
 800ce82:	4649      	mov	r1, r9
 800ce84:	f7f3 fbd8 	bl	8000638 <__aeabi_dmul>
 800ce88:	a357      	add	r3, pc, #348	; (adr r3, 800cfe8 <__ieee754_log+0x340>)
 800ce8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce8e:	f7f3 fa1d 	bl	80002cc <__adddf3>
 800ce92:	4642      	mov	r2, r8
 800ce94:	464b      	mov	r3, r9
 800ce96:	f7f3 fbcf 	bl	8000638 <__aeabi_dmul>
 800ce9a:	a355      	add	r3, pc, #340	; (adr r3, 800cff0 <__ieee754_log+0x348>)
 800ce9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cea0:	f7f3 fa14 	bl	80002cc <__adddf3>
 800cea4:	4642      	mov	r2, r8
 800cea6:	464b      	mov	r3, r9
 800cea8:	f7f3 fbc6 	bl	8000638 <__aeabi_dmul>
 800ceac:	f5a5 26c2 	sub.w	r6, r5, #397312	; 0x61000
 800ceb0:	4602      	mov	r2, r0
 800ceb2:	460b      	mov	r3, r1
 800ceb4:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800ceb8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cebc:	f7f3 fa06 	bl	80002cc <__adddf3>
 800cec0:	f2a6 467a 	subw	r6, r6, #1146	; 0x47a
 800cec4:	3551      	adds	r5, #81	; 0x51
 800cec6:	4335      	orrs	r5, r6
 800cec8:	2d00      	cmp	r5, #0
 800ceca:	4680      	mov	r8, r0
 800cecc:	4689      	mov	r9, r1
 800cece:	dd48      	ble.n	800cf62 <__ieee754_log+0x2ba>
 800ced0:	2200      	movs	r2, #0
 800ced2:	4b4d      	ldr	r3, [pc, #308]	; (800d008 <__ieee754_log+0x360>)
 800ced4:	4650      	mov	r0, sl
 800ced6:	4659      	mov	r1, fp
 800ced8:	f7f3 fbae 	bl	8000638 <__aeabi_dmul>
 800cedc:	4652      	mov	r2, sl
 800cede:	465b      	mov	r3, fp
 800cee0:	f7f3 fbaa 	bl	8000638 <__aeabi_dmul>
 800cee4:	4602      	mov	r2, r0
 800cee6:	460b      	mov	r3, r1
 800cee8:	4606      	mov	r6, r0
 800ceea:	460f      	mov	r7, r1
 800ceec:	4640      	mov	r0, r8
 800ceee:	4649      	mov	r1, r9
 800cef0:	f7f3 f9ec 	bl	80002cc <__adddf3>
 800cef4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cef8:	f7f3 fb9e 	bl	8000638 <__aeabi_dmul>
 800cefc:	4680      	mov	r8, r0
 800cefe:	4689      	mov	r9, r1
 800cf00:	b964      	cbnz	r4, 800cf1c <__ieee754_log+0x274>
 800cf02:	4602      	mov	r2, r0
 800cf04:	460b      	mov	r3, r1
 800cf06:	4630      	mov	r0, r6
 800cf08:	4639      	mov	r1, r7
 800cf0a:	f7f3 f9dd 	bl	80002c8 <__aeabi_dsub>
 800cf0e:	4602      	mov	r2, r0
 800cf10:	460b      	mov	r3, r1
 800cf12:	4650      	mov	r0, sl
 800cf14:	4659      	mov	r1, fp
 800cf16:	f7f3 f9d7 	bl	80002c8 <__aeabi_dsub>
 800cf1a:	e6da      	b.n	800ccd2 <__ieee754_log+0x2a>
 800cf1c:	a322      	add	r3, pc, #136	; (adr r3, 800cfa8 <__ieee754_log+0x300>)
 800cf1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf22:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cf26:	f7f3 fb87 	bl	8000638 <__aeabi_dmul>
 800cf2a:	a321      	add	r3, pc, #132	; (adr r3, 800cfb0 <__ieee754_log+0x308>)
 800cf2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf30:	4604      	mov	r4, r0
 800cf32:	460d      	mov	r5, r1
 800cf34:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cf38:	f7f3 fb7e 	bl	8000638 <__aeabi_dmul>
 800cf3c:	4642      	mov	r2, r8
 800cf3e:	464b      	mov	r3, r9
 800cf40:	f7f3 f9c4 	bl	80002cc <__adddf3>
 800cf44:	4602      	mov	r2, r0
 800cf46:	460b      	mov	r3, r1
 800cf48:	4630      	mov	r0, r6
 800cf4a:	4639      	mov	r1, r7
 800cf4c:	f7f3 f9bc 	bl	80002c8 <__aeabi_dsub>
 800cf50:	4652      	mov	r2, sl
 800cf52:	465b      	mov	r3, fp
 800cf54:	f7f3 f9b8 	bl	80002c8 <__aeabi_dsub>
 800cf58:	4602      	mov	r2, r0
 800cf5a:	460b      	mov	r3, r1
 800cf5c:	4620      	mov	r0, r4
 800cf5e:	4629      	mov	r1, r5
 800cf60:	e7d9      	b.n	800cf16 <__ieee754_log+0x26e>
 800cf62:	4602      	mov	r2, r0
 800cf64:	460b      	mov	r3, r1
 800cf66:	4650      	mov	r0, sl
 800cf68:	4659      	mov	r1, fp
 800cf6a:	f7f3 f9ad 	bl	80002c8 <__aeabi_dsub>
 800cf6e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cf72:	f7f3 fb61 	bl	8000638 <__aeabi_dmul>
 800cf76:	4606      	mov	r6, r0
 800cf78:	460f      	mov	r7, r1
 800cf7a:	2c00      	cmp	r4, #0
 800cf7c:	f43f af25 	beq.w	800cdca <__ieee754_log+0x122>
 800cf80:	a309      	add	r3, pc, #36	; (adr r3, 800cfa8 <__ieee754_log+0x300>)
 800cf82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cf8a:	f7f3 fb55 	bl	8000638 <__aeabi_dmul>
 800cf8e:	a308      	add	r3, pc, #32	; (adr r3, 800cfb0 <__ieee754_log+0x308>)
 800cf90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf94:	4604      	mov	r4, r0
 800cf96:	460d      	mov	r5, r1
 800cf98:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cf9c:	e729      	b.n	800cdf2 <__ieee754_log+0x14a>
 800cf9e:	2000      	movs	r0, #0
 800cfa0:	2100      	movs	r1, #0
 800cfa2:	e696      	b.n	800ccd2 <__ieee754_log+0x2a>
 800cfa4:	f3af 8000 	nop.w
 800cfa8:	fee00000 	.word	0xfee00000
 800cfac:	3fe62e42 	.word	0x3fe62e42
 800cfb0:	35793c76 	.word	0x35793c76
 800cfb4:	3dea39ef 	.word	0x3dea39ef
 800cfb8:	55555555 	.word	0x55555555
 800cfbc:	3fd55555 	.word	0x3fd55555
 800cfc0:	df3e5244 	.word	0xdf3e5244
 800cfc4:	3fc2f112 	.word	0x3fc2f112
 800cfc8:	96cb03de 	.word	0x96cb03de
 800cfcc:	3fc74664 	.word	0x3fc74664
 800cfd0:	94229359 	.word	0x94229359
 800cfd4:	3fd24924 	.word	0x3fd24924
 800cfd8:	55555593 	.word	0x55555593
 800cfdc:	3fe55555 	.word	0x3fe55555
 800cfe0:	d078c69f 	.word	0xd078c69f
 800cfe4:	3fc39a09 	.word	0x3fc39a09
 800cfe8:	1d8e78af 	.word	0x1d8e78af
 800cfec:	3fcc71c5 	.word	0x3fcc71c5
 800cff0:	9997fa04 	.word	0x9997fa04
 800cff4:	3fd99999 	.word	0x3fd99999
 800cff8:	c3500000 	.word	0xc3500000
 800cffc:	43500000 	.word	0x43500000
 800d000:	7fefffff 	.word	0x7fefffff
 800d004:	3ff00000 	.word	0x3ff00000
 800d008:	3fe00000 	.word	0x3fe00000

0800d00c <__ieee754_rem_pio2f>:
 800d00c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d00e:	ee10 6a10 	vmov	r6, s0
 800d012:	4b86      	ldr	r3, [pc, #536]	; (800d22c <__ieee754_rem_pio2f+0x220>)
 800d014:	f026 4400 	bic.w	r4, r6, #2147483648	; 0x80000000
 800d018:	429c      	cmp	r4, r3
 800d01a:	b087      	sub	sp, #28
 800d01c:	4605      	mov	r5, r0
 800d01e:	dc05      	bgt.n	800d02c <__ieee754_rem_pio2f+0x20>
 800d020:	2300      	movs	r3, #0
 800d022:	ed85 0a00 	vstr	s0, [r5]
 800d026:	6043      	str	r3, [r0, #4]
 800d028:	2000      	movs	r0, #0
 800d02a:	e020      	b.n	800d06e <__ieee754_rem_pio2f+0x62>
 800d02c:	4b80      	ldr	r3, [pc, #512]	; (800d230 <__ieee754_rem_pio2f+0x224>)
 800d02e:	429c      	cmp	r4, r3
 800d030:	dc38      	bgt.n	800d0a4 <__ieee754_rem_pio2f+0x98>
 800d032:	2e00      	cmp	r6, #0
 800d034:	f024 040f 	bic.w	r4, r4, #15
 800d038:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 800d234 <__ieee754_rem_pio2f+0x228>
 800d03c:	4b7e      	ldr	r3, [pc, #504]	; (800d238 <__ieee754_rem_pio2f+0x22c>)
 800d03e:	dd18      	ble.n	800d072 <__ieee754_rem_pio2f+0x66>
 800d040:	429c      	cmp	r4, r3
 800d042:	ee70 7a47 	vsub.f32	s15, s0, s14
 800d046:	bf09      	itett	eq
 800d048:	ed9f 7a7c 	vldreq	s14, [pc, #496]	; 800d23c <__ieee754_rem_pio2f+0x230>
 800d04c:	ed9f 7a7c 	vldrne	s14, [pc, #496]	; 800d240 <__ieee754_rem_pio2f+0x234>
 800d050:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800d054:	ed9f 7a7b 	vldreq	s14, [pc, #492]	; 800d244 <__ieee754_rem_pio2f+0x238>
 800d058:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800d05c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d060:	edc0 6a00 	vstr	s13, [r0]
 800d064:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d068:	edc0 7a01 	vstr	s15, [r0, #4]
 800d06c:	2001      	movs	r0, #1
 800d06e:	b007      	add	sp, #28
 800d070:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d072:	429c      	cmp	r4, r3
 800d074:	ee70 7a07 	vadd.f32	s15, s0, s14
 800d078:	bf09      	itett	eq
 800d07a:	ed9f 7a70 	vldreq	s14, [pc, #448]	; 800d23c <__ieee754_rem_pio2f+0x230>
 800d07e:	ed9f 7a70 	vldrne	s14, [pc, #448]	; 800d240 <__ieee754_rem_pio2f+0x234>
 800d082:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800d086:	ed9f 7a6f 	vldreq	s14, [pc, #444]	; 800d244 <__ieee754_rem_pio2f+0x238>
 800d08a:	ee77 6a87 	vadd.f32	s13, s15, s14
 800d08e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d092:	edc0 6a00 	vstr	s13, [r0]
 800d096:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d09a:	edc0 7a01 	vstr	s15, [r0, #4]
 800d09e:	f04f 30ff 	mov.w	r0, #4294967295
 800d0a2:	e7e4      	b.n	800d06e <__ieee754_rem_pio2f+0x62>
 800d0a4:	4b68      	ldr	r3, [pc, #416]	; (800d248 <__ieee754_rem_pio2f+0x23c>)
 800d0a6:	429c      	cmp	r4, r3
 800d0a8:	dc71      	bgt.n	800d18e <__ieee754_rem_pio2f+0x182>
 800d0aa:	f000 fc11 	bl	800d8d0 <fabsf>
 800d0ae:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800d24c <__ieee754_rem_pio2f+0x240>
 800d0b2:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800d0b6:	eee0 7a07 	vfma.f32	s15, s0, s14
 800d0ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d0be:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 800d0c2:	ee17 0a90 	vmov	r0, s15
 800d0c6:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800d234 <__ieee754_rem_pio2f+0x228>
 800d0ca:	eeb1 7a46 	vneg.f32	s14, s12
 800d0ce:	eea7 0a27 	vfma.f32	s0, s14, s15
 800d0d2:	281f      	cmp	r0, #31
 800d0d4:	eddf 7a5a 	vldr	s15, [pc, #360]	; 800d240 <__ieee754_rem_pio2f+0x234>
 800d0d8:	ee66 7a27 	vmul.f32	s15, s12, s15
 800d0dc:	ee70 6a67 	vsub.f32	s13, s0, s15
 800d0e0:	ee16 3a90 	vmov	r3, s13
 800d0e4:	dc1c      	bgt.n	800d120 <__ieee754_rem_pio2f+0x114>
 800d0e6:	1e47      	subs	r7, r0, #1
 800d0e8:	4959      	ldr	r1, [pc, #356]	; (800d250 <__ieee754_rem_pio2f+0x244>)
 800d0ea:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800d0ee:	f024 02ff 	bic.w	r2, r4, #255	; 0xff
 800d0f2:	428a      	cmp	r2, r1
 800d0f4:	d014      	beq.n	800d120 <__ieee754_rem_pio2f+0x114>
 800d0f6:	602b      	str	r3, [r5, #0]
 800d0f8:	ed95 7a00 	vldr	s14, [r5]
 800d0fc:	ee30 0a47 	vsub.f32	s0, s0, s14
 800d100:	2e00      	cmp	r6, #0
 800d102:	ee30 0a67 	vsub.f32	s0, s0, s15
 800d106:	ed85 0a01 	vstr	s0, [r5, #4]
 800d10a:	dab0      	bge.n	800d06e <__ieee754_rem_pio2f+0x62>
 800d10c:	eeb1 7a47 	vneg.f32	s14, s14
 800d110:	eeb1 0a40 	vneg.f32	s0, s0
 800d114:	ed85 7a00 	vstr	s14, [r5]
 800d118:	ed85 0a01 	vstr	s0, [r5, #4]
 800d11c:	4240      	negs	r0, r0
 800d11e:	e7a6      	b.n	800d06e <__ieee754_rem_pio2f+0x62>
 800d120:	15e4      	asrs	r4, r4, #23
 800d122:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800d126:	1aa2      	subs	r2, r4, r2
 800d128:	2a08      	cmp	r2, #8
 800d12a:	dde4      	ble.n	800d0f6 <__ieee754_rem_pio2f+0xea>
 800d12c:	eddf 7a43 	vldr	s15, [pc, #268]	; 800d23c <__ieee754_rem_pio2f+0x230>
 800d130:	eef0 6a40 	vmov.f32	s13, s0
 800d134:	eee7 6a27 	vfma.f32	s13, s14, s15
 800d138:	ee30 0a66 	vsub.f32	s0, s0, s13
 800d13c:	eea7 0a27 	vfma.f32	s0, s14, s15
 800d140:	eddf 7a40 	vldr	s15, [pc, #256]	; 800d244 <__ieee754_rem_pio2f+0x238>
 800d144:	ee96 0a27 	vfnms.f32	s0, s12, s15
 800d148:	ee76 5ac0 	vsub.f32	s11, s13, s0
 800d14c:	eef0 7a40 	vmov.f32	s15, s0
 800d150:	ee15 3a90 	vmov	r3, s11
 800d154:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800d158:	1aa4      	subs	r4, r4, r2
 800d15a:	2c19      	cmp	r4, #25
 800d15c:	dc04      	bgt.n	800d168 <__ieee754_rem_pio2f+0x15c>
 800d15e:	edc5 5a00 	vstr	s11, [r5]
 800d162:	eeb0 0a66 	vmov.f32	s0, s13
 800d166:	e7c7      	b.n	800d0f8 <__ieee754_rem_pio2f+0xec>
 800d168:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800d254 <__ieee754_rem_pio2f+0x248>
 800d16c:	eeb0 0a66 	vmov.f32	s0, s13
 800d170:	eea7 0a25 	vfma.f32	s0, s14, s11
 800d174:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800d178:	eee7 7a25 	vfma.f32	s15, s14, s11
 800d17c:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800d258 <__ieee754_rem_pio2f+0x24c>
 800d180:	eed6 7a07 	vfnms.f32	s15, s12, s14
 800d184:	ee30 7a67 	vsub.f32	s14, s0, s15
 800d188:	ed85 7a00 	vstr	s14, [r5]
 800d18c:	e7b4      	b.n	800d0f8 <__ieee754_rem_pio2f+0xec>
 800d18e:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800d192:	db06      	blt.n	800d1a2 <__ieee754_rem_pio2f+0x196>
 800d194:	ee70 7a40 	vsub.f32	s15, s0, s0
 800d198:	edc0 7a01 	vstr	s15, [r0, #4]
 800d19c:	edc0 7a00 	vstr	s15, [r0]
 800d1a0:	e742      	b.n	800d028 <__ieee754_rem_pio2f+0x1c>
 800d1a2:	15e2      	asrs	r2, r4, #23
 800d1a4:	3a86      	subs	r2, #134	; 0x86
 800d1a6:	eba4 53c2 	sub.w	r3, r4, r2, lsl #23
 800d1aa:	ee07 3a90 	vmov	s15, r3
 800d1ae:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800d1b2:	eddf 6a2a 	vldr	s13, [pc, #168]	; 800d25c <__ieee754_rem_pio2f+0x250>
 800d1b6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800d1ba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d1be:	ed8d 7a03 	vstr	s14, [sp, #12]
 800d1c2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800d1c6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800d1ca:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800d1ce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d1d2:	ed8d 7a04 	vstr	s14, [sp, #16]
 800d1d6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800d1da:	eef5 7a40 	vcmp.f32	s15, #0.0
 800d1de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d1e2:	edcd 7a05 	vstr	s15, [sp, #20]
 800d1e6:	d11e      	bne.n	800d226 <__ieee754_rem_pio2f+0x21a>
 800d1e8:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d1ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d1f0:	bf0c      	ite	eq
 800d1f2:	2301      	moveq	r3, #1
 800d1f4:	2302      	movne	r3, #2
 800d1f6:	491a      	ldr	r1, [pc, #104]	; (800d260 <__ieee754_rem_pio2f+0x254>)
 800d1f8:	9101      	str	r1, [sp, #4]
 800d1fa:	2102      	movs	r1, #2
 800d1fc:	9100      	str	r1, [sp, #0]
 800d1fe:	a803      	add	r0, sp, #12
 800d200:	4629      	mov	r1, r5
 800d202:	f000 f891 	bl	800d328 <__kernel_rem_pio2f>
 800d206:	2e00      	cmp	r6, #0
 800d208:	f6bf af31 	bge.w	800d06e <__ieee754_rem_pio2f+0x62>
 800d20c:	edd5 7a00 	vldr	s15, [r5]
 800d210:	eef1 7a67 	vneg.f32	s15, s15
 800d214:	edc5 7a00 	vstr	s15, [r5]
 800d218:	edd5 7a01 	vldr	s15, [r5, #4]
 800d21c:	eef1 7a67 	vneg.f32	s15, s15
 800d220:	edc5 7a01 	vstr	s15, [r5, #4]
 800d224:	e77a      	b.n	800d11c <__ieee754_rem_pio2f+0x110>
 800d226:	2303      	movs	r3, #3
 800d228:	e7e5      	b.n	800d1f6 <__ieee754_rem_pio2f+0x1ea>
 800d22a:	bf00      	nop
 800d22c:	3f490fd8 	.word	0x3f490fd8
 800d230:	4016cbe3 	.word	0x4016cbe3
 800d234:	3fc90f80 	.word	0x3fc90f80
 800d238:	3fc90fd0 	.word	0x3fc90fd0
 800d23c:	37354400 	.word	0x37354400
 800d240:	37354443 	.word	0x37354443
 800d244:	2e85a308 	.word	0x2e85a308
 800d248:	43490f80 	.word	0x43490f80
 800d24c:	3f22f984 	.word	0x3f22f984
 800d250:	08020f70 	.word	0x08020f70
 800d254:	2e85a300 	.word	0x2e85a300
 800d258:	248d3132 	.word	0x248d3132
 800d25c:	43800000 	.word	0x43800000
 800d260:	08020ff0 	.word	0x08020ff0

0800d264 <__ieee754_sqrtf>:
 800d264:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800d268:	4770      	bx	lr
	...

0800d26c <__kernel_cosf>:
 800d26c:	ee10 3a10 	vmov	r3, s0
 800d270:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d274:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800d278:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d27c:	da05      	bge.n	800d28a <__kernel_cosf+0x1e>
 800d27e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800d282:	ee17 2a90 	vmov	r2, s15
 800d286:	2a00      	cmp	r2, #0
 800d288:	d03b      	beq.n	800d302 <__kernel_cosf+0x96>
 800d28a:	ee20 6a00 	vmul.f32	s12, s0, s0
 800d28e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800d292:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800d308 <__kernel_cosf+0x9c>
 800d296:	4a1d      	ldr	r2, [pc, #116]	; (800d30c <__kernel_cosf+0xa0>)
 800d298:	ee66 7a07 	vmul.f32	s15, s12, s14
 800d29c:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 800d310 <__kernel_cosf+0xa4>
 800d2a0:	eea6 7a25 	vfma.f32	s14, s12, s11
 800d2a4:	4293      	cmp	r3, r2
 800d2a6:	eddf 5a1b 	vldr	s11, [pc, #108]	; 800d314 <__kernel_cosf+0xa8>
 800d2aa:	eee7 5a06 	vfma.f32	s11, s14, s12
 800d2ae:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800d318 <__kernel_cosf+0xac>
 800d2b2:	eea5 7a86 	vfma.f32	s14, s11, s12
 800d2b6:	eddf 5a19 	vldr	s11, [pc, #100]	; 800d31c <__kernel_cosf+0xb0>
 800d2ba:	eee7 5a06 	vfma.f32	s11, s14, s12
 800d2be:	ed9f 7a18 	vldr	s14, [pc, #96]	; 800d320 <__kernel_cosf+0xb4>
 800d2c2:	eea5 7a86 	vfma.f32	s14, s11, s12
 800d2c6:	ee60 0ac0 	vnmul.f32	s1, s1, s0
 800d2ca:	ee27 7a06 	vmul.f32	s14, s14, s12
 800d2ce:	eee6 0a07 	vfma.f32	s1, s12, s14
 800d2d2:	dc04      	bgt.n	800d2de <__kernel_cosf+0x72>
 800d2d4:	ee77 0ae0 	vsub.f32	s1, s15, s1
 800d2d8:	ee36 0ae0 	vsub.f32	s0, s13, s1
 800d2dc:	4770      	bx	lr
 800d2de:	4a11      	ldr	r2, [pc, #68]	; (800d324 <__kernel_cosf+0xb8>)
 800d2e0:	4293      	cmp	r3, r2
 800d2e2:	bfda      	itte	le
 800d2e4:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 800d2e8:	ee07 3a10 	vmovle	s14, r3
 800d2ec:	eeb5 7a02 	vmovgt.f32	s14, #82	; 0x3e900000  0.2812500
 800d2f0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d2f4:	ee36 0ac7 	vsub.f32	s0, s13, s14
 800d2f8:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800d2fc:	ee30 0a67 	vsub.f32	s0, s0, s15
 800d300:	4770      	bx	lr
 800d302:	eeb0 0a66 	vmov.f32	s0, s13
 800d306:	4770      	bx	lr
 800d308:	ad47d74e 	.word	0xad47d74e
 800d30c:	3e999999 	.word	0x3e999999
 800d310:	310f74f6 	.word	0x310f74f6
 800d314:	b493f27c 	.word	0xb493f27c
 800d318:	37d00d01 	.word	0x37d00d01
 800d31c:	bab60b61 	.word	0xbab60b61
 800d320:	3d2aaaab 	.word	0x3d2aaaab
 800d324:	3f480000 	.word	0x3f480000

0800d328 <__kernel_rem_pio2f>:
 800d328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d32c:	ed2d 8b04 	vpush	{d8-d9}
 800d330:	b0d7      	sub	sp, #348	; 0x15c
 800d332:	469b      	mov	fp, r3
 800d334:	460e      	mov	r6, r1
 800d336:	4bbe      	ldr	r3, [pc, #760]	; (800d630 <__kernel_rem_pio2f+0x308>)
 800d338:	9964      	ldr	r1, [sp, #400]	; 0x190
 800d33a:	9002      	str	r0, [sp, #8]
 800d33c:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
 800d340:	9865      	ldr	r0, [sp, #404]	; 0x194
 800d342:	ed9f 7abf 	vldr	s14, [pc, #764]	; 800d640 <__kernel_rem_pio2f+0x318>
 800d346:	1ed1      	subs	r1, r2, #3
 800d348:	2308      	movs	r3, #8
 800d34a:	fb91 f1f3 	sdiv	r1, r1, r3
 800d34e:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 800d352:	f10b 3aff 	add.w	sl, fp, #4294967295
 800d356:	1c4c      	adds	r4, r1, #1
 800d358:	eba2 04c4 	sub.w	r4, r2, r4, lsl #3
 800d35c:	eba1 050a 	sub.w	r5, r1, sl
 800d360:	aa1a      	add	r2, sp, #104	; 0x68
 800d362:	eb09 070a 	add.w	r7, r9, sl
 800d366:	eb00 0c85 	add.w	ip, r0, r5, lsl #2
 800d36a:	4696      	mov	lr, r2
 800d36c:	2300      	movs	r3, #0
 800d36e:	42bb      	cmp	r3, r7
 800d370:	dd0f      	ble.n	800d392 <__kernel_rem_pio2f+0x6a>
 800d372:	af42      	add	r7, sp, #264	; 0x108
 800d374:	2200      	movs	r2, #0
 800d376:	454a      	cmp	r2, r9
 800d378:	dc27      	bgt.n	800d3ca <__kernel_rem_pio2f+0xa2>
 800d37a:	f10d 0c68 	add.w	ip, sp, #104	; 0x68
 800d37e:	eb0b 0302 	add.w	r3, fp, r2
 800d382:	eb0c 0383 	add.w	r3, ip, r3, lsl #2
 800d386:	9d02      	ldr	r5, [sp, #8]
 800d388:	eddf 7aad 	vldr	s15, [pc, #692]	; 800d640 <__kernel_rem_pio2f+0x318>
 800d38c:	f04f 0c00 	mov.w	ip, #0
 800d390:	e015      	b.n	800d3be <__kernel_rem_pio2f+0x96>
 800d392:	42dd      	cmn	r5, r3
 800d394:	bf5d      	ittte	pl
 800d396:	f85c 2023 	ldrpl.w	r2, [ip, r3, lsl #2]
 800d39a:	ee07 2a90 	vmovpl	s15, r2
 800d39e:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800d3a2:	eef0 7a47 	vmovmi.f32	s15, s14
 800d3a6:	ecee 7a01 	vstmia	lr!, {s15}
 800d3aa:	3301      	adds	r3, #1
 800d3ac:	e7df      	b.n	800d36e <__kernel_rem_pio2f+0x46>
 800d3ae:	ecf5 6a01 	vldmia	r5!, {s13}
 800d3b2:	ed33 7a01 	vldmdb	r3!, {s14}
 800d3b6:	eee6 7a87 	vfma.f32	s15, s13, s14
 800d3ba:	f10c 0c01 	add.w	ip, ip, #1
 800d3be:	45d4      	cmp	ip, sl
 800d3c0:	ddf5      	ble.n	800d3ae <__kernel_rem_pio2f+0x86>
 800d3c2:	ece7 7a01 	vstmia	r7!, {s15}
 800d3c6:	3201      	adds	r2, #1
 800d3c8:	e7d5      	b.n	800d376 <__kernel_rem_pio2f+0x4e>
 800d3ca:	ab06      	add	r3, sp, #24
 800d3cc:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 800d3d0:	9304      	str	r3, [sp, #16]
 800d3d2:	eddf 8a9a 	vldr	s17, [pc, #616]	; 800d63c <__kernel_rem_pio2f+0x314>
 800d3d6:	ed9f 9a98 	vldr	s18, [pc, #608]	; 800d638 <__kernel_rem_pio2f+0x310>
 800d3da:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 800d3de:	9303      	str	r3, [sp, #12]
 800d3e0:	464d      	mov	r5, r9
 800d3e2:	ab56      	add	r3, sp, #344	; 0x158
 800d3e4:	f105 4780 	add.w	r7, r5, #1073741824	; 0x40000000
 800d3e8:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 800d3ec:	3f01      	subs	r7, #1
 800d3ee:	ed13 0a14 	vldr	s0, [r3, #-80]	; 0xffffffb0
 800d3f2:	00bf      	lsls	r7, r7, #2
 800d3f4:	ab56      	add	r3, sp, #344	; 0x158
 800d3f6:	19da      	adds	r2, r3, r7
 800d3f8:	3a4c      	subs	r2, #76	; 0x4c
 800d3fa:	2300      	movs	r3, #0
 800d3fc:	1ae9      	subs	r1, r5, r3
 800d3fe:	2900      	cmp	r1, #0
 800d400:	dc4c      	bgt.n	800d49c <__kernel_rem_pio2f+0x174>
 800d402:	4620      	mov	r0, r4
 800d404:	f000 faae 	bl	800d964 <scalbnf>
 800d408:	eeb0 8a40 	vmov.f32	s16, s0
 800d40c:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 800d410:	ee28 0a00 	vmul.f32	s0, s16, s0
 800d414:	f000 fa64 	bl	800d8e0 <floorf>
 800d418:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800d41c:	eea0 8a67 	vfms.f32	s16, s0, s15
 800d420:	2c00      	cmp	r4, #0
 800d422:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800d426:	edcd 7a01 	vstr	s15, [sp, #4]
 800d42a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d42e:	ee38 8a67 	vsub.f32	s16, s16, s15
 800d432:	dd48      	ble.n	800d4c6 <__kernel_rem_pio2f+0x19e>
 800d434:	1e69      	subs	r1, r5, #1
 800d436:	ab06      	add	r3, sp, #24
 800d438:	f1c4 0008 	rsb	r0, r4, #8
 800d43c:	f853 c021 	ldr.w	ip, [r3, r1, lsl #2]
 800d440:	9a01      	ldr	r2, [sp, #4]
 800d442:	fa4c f300 	asr.w	r3, ip, r0
 800d446:	441a      	add	r2, r3
 800d448:	4083      	lsls	r3, r0
 800d44a:	9201      	str	r2, [sp, #4]
 800d44c:	ebac 0203 	sub.w	r2, ip, r3
 800d450:	ab06      	add	r3, sp, #24
 800d452:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 800d456:	f1c4 0307 	rsb	r3, r4, #7
 800d45a:	fa42 f803 	asr.w	r8, r2, r3
 800d45e:	f1b8 0f00 	cmp.w	r8, #0
 800d462:	dd41      	ble.n	800d4e8 <__kernel_rem_pio2f+0x1c0>
 800d464:	9b01      	ldr	r3, [sp, #4]
 800d466:	2000      	movs	r0, #0
 800d468:	3301      	adds	r3, #1
 800d46a:	9301      	str	r3, [sp, #4]
 800d46c:	4601      	mov	r1, r0
 800d46e:	4285      	cmp	r5, r0
 800d470:	dc6d      	bgt.n	800d54e <__kernel_rem_pio2f+0x226>
 800d472:	2c00      	cmp	r4, #0
 800d474:	dd04      	ble.n	800d480 <__kernel_rem_pio2f+0x158>
 800d476:	2c01      	cmp	r4, #1
 800d478:	d07e      	beq.n	800d578 <__kernel_rem_pio2f+0x250>
 800d47a:	2c02      	cmp	r4, #2
 800d47c:	f000 8086 	beq.w	800d58c <__kernel_rem_pio2f+0x264>
 800d480:	f1b8 0f02 	cmp.w	r8, #2
 800d484:	d130      	bne.n	800d4e8 <__kernel_rem_pio2f+0x1c0>
 800d486:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800d48a:	ee30 8a48 	vsub.f32	s16, s0, s16
 800d48e:	b359      	cbz	r1, 800d4e8 <__kernel_rem_pio2f+0x1c0>
 800d490:	4620      	mov	r0, r4
 800d492:	f000 fa67 	bl	800d964 <scalbnf>
 800d496:	ee38 8a40 	vsub.f32	s16, s16, s0
 800d49a:	e025      	b.n	800d4e8 <__kernel_rem_pio2f+0x1c0>
 800d49c:	ee60 7a28 	vmul.f32	s15, s0, s17
 800d4a0:	a806      	add	r0, sp, #24
 800d4a2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d4a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d4aa:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800d4ae:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800d4b2:	ee10 1a10 	vmov	r1, s0
 800d4b6:	ed32 0a01 	vldmdb	r2!, {s0}
 800d4ba:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
 800d4be:	ee37 0a80 	vadd.f32	s0, s15, s0
 800d4c2:	3301      	adds	r3, #1
 800d4c4:	e79a      	b.n	800d3fc <__kernel_rem_pio2f+0xd4>
 800d4c6:	d106      	bne.n	800d4d6 <__kernel_rem_pio2f+0x1ae>
 800d4c8:	1e6b      	subs	r3, r5, #1
 800d4ca:	aa06      	add	r2, sp, #24
 800d4cc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800d4d0:	ea4f 2822 	mov.w	r8, r2, asr #8
 800d4d4:	e7c3      	b.n	800d45e <__kernel_rem_pio2f+0x136>
 800d4d6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800d4da:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800d4de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d4e2:	da31      	bge.n	800d548 <__kernel_rem_pio2f+0x220>
 800d4e4:	f04f 0800 	mov.w	r8, #0
 800d4e8:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800d4ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d4f0:	f040 80a8 	bne.w	800d644 <__kernel_rem_pio2f+0x31c>
 800d4f4:	1e6b      	subs	r3, r5, #1
 800d4f6:	4618      	mov	r0, r3
 800d4f8:	2200      	movs	r2, #0
 800d4fa:	4548      	cmp	r0, r9
 800d4fc:	da4d      	bge.n	800d59a <__kernel_rem_pio2f+0x272>
 800d4fe:	2a00      	cmp	r2, #0
 800d500:	f000 8087 	beq.w	800d612 <__kernel_rem_pio2f+0x2ea>
 800d504:	aa06      	add	r2, sp, #24
 800d506:	3c08      	subs	r4, #8
 800d508:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800d50c:	2900      	cmp	r1, #0
 800d50e:	f000 808d 	beq.w	800d62c <__kernel_rem_pio2f+0x304>
 800d512:	4620      	mov	r0, r4
 800d514:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800d518:	9302      	str	r3, [sp, #8]
 800d51a:	f000 fa23 	bl	800d964 <scalbnf>
 800d51e:	9b02      	ldr	r3, [sp, #8]
 800d520:	ed9f 7a46 	vldr	s14, [pc, #280]	; 800d63c <__kernel_rem_pio2f+0x314>
 800d524:	0099      	lsls	r1, r3, #2
 800d526:	aa42      	add	r2, sp, #264	; 0x108
 800d528:	1850      	adds	r0, r2, r1
 800d52a:	1d05      	adds	r5, r0, #4
 800d52c:	461c      	mov	r4, r3
 800d52e:	2c00      	cmp	r4, #0
 800d530:	f280 80b8 	bge.w	800d6a4 <__kernel_rem_pio2f+0x37c>
 800d534:	2500      	movs	r5, #0
 800d536:	1b5c      	subs	r4, r3, r5
 800d538:	2c00      	cmp	r4, #0
 800d53a:	f2c0 80d8 	blt.w	800d6ee <__kernel_rem_pio2f+0x3c6>
 800d53e:	4f3d      	ldr	r7, [pc, #244]	; (800d634 <__kernel_rem_pio2f+0x30c>)
 800d540:	eddf 7a3f 	vldr	s15, [pc, #252]	; 800d640 <__kernel_rem_pio2f+0x318>
 800d544:	2400      	movs	r4, #0
 800d546:	e0c6      	b.n	800d6d6 <__kernel_rem_pio2f+0x3ae>
 800d548:	f04f 0802 	mov.w	r8, #2
 800d54c:	e78a      	b.n	800d464 <__kernel_rem_pio2f+0x13c>
 800d54e:	ab06      	add	r3, sp, #24
 800d550:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800d554:	b949      	cbnz	r1, 800d56a <__kernel_rem_pio2f+0x242>
 800d556:	b12b      	cbz	r3, 800d564 <__kernel_rem_pio2f+0x23c>
 800d558:	aa06      	add	r2, sp, #24
 800d55a:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800d55e:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800d562:	2301      	movs	r3, #1
 800d564:	3001      	adds	r0, #1
 800d566:	4619      	mov	r1, r3
 800d568:	e781      	b.n	800d46e <__kernel_rem_pio2f+0x146>
 800d56a:	aa06      	add	r2, sp, #24
 800d56c:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 800d570:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800d574:	460b      	mov	r3, r1
 800d576:	e7f5      	b.n	800d564 <__kernel_rem_pio2f+0x23c>
 800d578:	1e68      	subs	r0, r5, #1
 800d57a:	ab06      	add	r3, sp, #24
 800d57c:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800d580:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d584:	aa06      	add	r2, sp, #24
 800d586:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800d58a:	e779      	b.n	800d480 <__kernel_rem_pio2f+0x158>
 800d58c:	1e68      	subs	r0, r5, #1
 800d58e:	ab06      	add	r3, sp, #24
 800d590:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800d594:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d598:	e7f4      	b.n	800d584 <__kernel_rem_pio2f+0x25c>
 800d59a:	a906      	add	r1, sp, #24
 800d59c:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800d5a0:	3801      	subs	r0, #1
 800d5a2:	430a      	orrs	r2, r1
 800d5a4:	e7a9      	b.n	800d4fa <__kernel_rem_pio2f+0x1d2>
 800d5a6:	f10c 0c01 	add.w	ip, ip, #1
 800d5aa:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800d5ae:	2a00      	cmp	r2, #0
 800d5b0:	d0f9      	beq.n	800d5a6 <__kernel_rem_pio2f+0x27e>
 800d5b2:	eb0b 0305 	add.w	r3, fp, r5
 800d5b6:	aa1a      	add	r2, sp, #104	; 0x68
 800d5b8:	009b      	lsls	r3, r3, #2
 800d5ba:	1898      	adds	r0, r3, r2
 800d5bc:	3004      	adds	r0, #4
 800d5be:	1c69      	adds	r1, r5, #1
 800d5c0:	3704      	adds	r7, #4
 800d5c2:	2200      	movs	r2, #0
 800d5c4:	4465      	add	r5, ip
 800d5c6:	9005      	str	r0, [sp, #20]
 800d5c8:	428d      	cmp	r5, r1
 800d5ca:	f6ff af0a 	blt.w	800d3e2 <__kernel_rem_pio2f+0xba>
 800d5ce:	a81a      	add	r0, sp, #104	; 0x68
 800d5d0:	eb02 0c03 	add.w	ip, r2, r3
 800d5d4:	4484      	add	ip, r0
 800d5d6:	9803      	ldr	r0, [sp, #12]
 800d5d8:	f8dd e008 	ldr.w	lr, [sp, #8]
 800d5dc:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
 800d5e0:	9001      	str	r0, [sp, #4]
 800d5e2:	ee07 0a90 	vmov	s15, r0
 800d5e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d5ea:	9805      	ldr	r0, [sp, #20]
 800d5ec:	edcc 7a00 	vstr	s15, [ip]
 800d5f0:	eddf 7a13 	vldr	s15, [pc, #76]	; 800d640 <__kernel_rem_pio2f+0x318>
 800d5f4:	eb00 0802 	add.w	r8, r0, r2
 800d5f8:	f04f 0c00 	mov.w	ip, #0
 800d5fc:	45d4      	cmp	ip, sl
 800d5fe:	dd0c      	ble.n	800d61a <__kernel_rem_pio2f+0x2f2>
 800d600:	eb02 0c07 	add.w	ip, r2, r7
 800d604:	a842      	add	r0, sp, #264	; 0x108
 800d606:	4484      	add	ip, r0
 800d608:	edcc 7a01 	vstr	s15, [ip, #4]
 800d60c:	3101      	adds	r1, #1
 800d60e:	3204      	adds	r2, #4
 800d610:	e7da      	b.n	800d5c8 <__kernel_rem_pio2f+0x2a0>
 800d612:	9b04      	ldr	r3, [sp, #16]
 800d614:	f04f 0c01 	mov.w	ip, #1
 800d618:	e7c7      	b.n	800d5aa <__kernel_rem_pio2f+0x282>
 800d61a:	ecfe 6a01 	vldmia	lr!, {s13}
 800d61e:	ed38 7a01 	vldmdb	r8!, {s14}
 800d622:	f10c 0c01 	add.w	ip, ip, #1
 800d626:	eee6 7a87 	vfma.f32	s15, s13, s14
 800d62a:	e7e7      	b.n	800d5fc <__kernel_rem_pio2f+0x2d4>
 800d62c:	3b01      	subs	r3, #1
 800d62e:	e769      	b.n	800d504 <__kernel_rem_pio2f+0x1dc>
 800d630:	08021334 	.word	0x08021334
 800d634:	08021308 	.word	0x08021308
 800d638:	43800000 	.word	0x43800000
 800d63c:	3b800000 	.word	0x3b800000
 800d640:	00000000 	.word	0x00000000
 800d644:	4260      	negs	r0, r4
 800d646:	eeb0 0a48 	vmov.f32	s0, s16
 800d64a:	f000 f98b 	bl	800d964 <scalbnf>
 800d64e:	ed1f 7a06 	vldr	s14, [pc, #-24]	; 800d638 <__kernel_rem_pio2f+0x310>
 800d652:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800d656:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d65a:	db1a      	blt.n	800d692 <__kernel_rem_pio2f+0x36a>
 800d65c:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800d63c <__kernel_rem_pio2f+0x314>
 800d660:	ee60 7a27 	vmul.f32	s15, s0, s15
 800d664:	aa06      	add	r2, sp, #24
 800d666:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d66a:	a906      	add	r1, sp, #24
 800d66c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d670:	3408      	adds	r4, #8
 800d672:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800d676:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d67a:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800d67e:	ee10 3a10 	vmov	r3, s0
 800d682:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 800d686:	1c6b      	adds	r3, r5, #1
 800d688:	ee17 2a90 	vmov	r2, s15
 800d68c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800d690:	e73f      	b.n	800d512 <__kernel_rem_pio2f+0x1ea>
 800d692:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800d696:	aa06      	add	r2, sp, #24
 800d698:	ee10 3a10 	vmov	r3, s0
 800d69c:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 800d6a0:	462b      	mov	r3, r5
 800d6a2:	e736      	b.n	800d512 <__kernel_rem_pio2f+0x1ea>
 800d6a4:	aa06      	add	r2, sp, #24
 800d6a6:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 800d6aa:	9202      	str	r2, [sp, #8]
 800d6ac:	ee07 2a90 	vmov	s15, r2
 800d6b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d6b4:	3c01      	subs	r4, #1
 800d6b6:	ee67 7a80 	vmul.f32	s15, s15, s0
 800d6ba:	ee20 0a07 	vmul.f32	s0, s0, s14
 800d6be:	ed65 7a01 	vstmdb	r5!, {s15}
 800d6c2:	e734      	b.n	800d52e <__kernel_rem_pio2f+0x206>
 800d6c4:	eb00 0c84 	add.w	ip, r0, r4, lsl #2
 800d6c8:	ecf7 6a01 	vldmia	r7!, {s13}
 800d6cc:	ed9c 7a00 	vldr	s14, [ip]
 800d6d0:	eee6 7a87 	vfma.f32	s15, s13, s14
 800d6d4:	3401      	adds	r4, #1
 800d6d6:	454c      	cmp	r4, r9
 800d6d8:	dc01      	bgt.n	800d6de <__kernel_rem_pio2f+0x3b6>
 800d6da:	42a5      	cmp	r5, r4
 800d6dc:	daf2      	bge.n	800d6c4 <__kernel_rem_pio2f+0x39c>
 800d6de:	aa56      	add	r2, sp, #344	; 0x158
 800d6e0:	eb02 0485 	add.w	r4, r2, r5, lsl #2
 800d6e4:	ed44 7a28 	vstr	s15, [r4, #-160]	; 0xffffff60
 800d6e8:	3501      	adds	r5, #1
 800d6ea:	3804      	subs	r0, #4
 800d6ec:	e723      	b.n	800d536 <__kernel_rem_pio2f+0x20e>
 800d6ee:	9a64      	ldr	r2, [sp, #400]	; 0x190
 800d6f0:	2a03      	cmp	r2, #3
 800d6f2:	d84d      	bhi.n	800d790 <__kernel_rem_pio2f+0x468>
 800d6f4:	e8df f002 	tbb	[pc, r2]
 800d6f8:	021f1f3e 	.word	0x021f1f3e
 800d6fc:	aa56      	add	r2, sp, #344	; 0x158
 800d6fe:	4411      	add	r1, r2
 800d700:	399c      	subs	r1, #156	; 0x9c
 800d702:	4608      	mov	r0, r1
 800d704:	461c      	mov	r4, r3
 800d706:	2c00      	cmp	r4, #0
 800d708:	dc5f      	bgt.n	800d7ca <__kernel_rem_pio2f+0x4a2>
 800d70a:	4608      	mov	r0, r1
 800d70c:	461c      	mov	r4, r3
 800d70e:	2c01      	cmp	r4, #1
 800d710:	dc6b      	bgt.n	800d7ea <__kernel_rem_pio2f+0x4c2>
 800d712:	ed5f 7a35 	vldr	s15, [pc, #-212]	; 800d640 <__kernel_rem_pio2f+0x318>
 800d716:	2b01      	cmp	r3, #1
 800d718:	dc77      	bgt.n	800d80a <__kernel_rem_pio2f+0x4e2>
 800d71a:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 800d71e:	ed9d 7a2f 	vldr	s14, [sp, #188]	; 0xbc
 800d722:	f1b8 0f00 	cmp.w	r8, #0
 800d726:	d176      	bne.n	800d816 <__kernel_rem_pio2f+0x4ee>
 800d728:	edc6 6a00 	vstr	s13, [r6]
 800d72c:	ed86 7a01 	vstr	s14, [r6, #4]
 800d730:	edc6 7a02 	vstr	s15, [r6, #8]
 800d734:	e02c      	b.n	800d790 <__kernel_rem_pio2f+0x468>
 800d736:	aa56      	add	r2, sp, #344	; 0x158
 800d738:	4411      	add	r1, r2
 800d73a:	ed1f 7a3f 	vldr	s14, [pc, #-252]	; 800d640 <__kernel_rem_pio2f+0x318>
 800d73e:	399c      	subs	r1, #156	; 0x9c
 800d740:	4618      	mov	r0, r3
 800d742:	2800      	cmp	r0, #0
 800d744:	da32      	bge.n	800d7ac <__kernel_rem_pio2f+0x484>
 800d746:	f1b8 0f00 	cmp.w	r8, #0
 800d74a:	d035      	beq.n	800d7b8 <__kernel_rem_pio2f+0x490>
 800d74c:	eef1 7a47 	vneg.f32	s15, s14
 800d750:	edc6 7a00 	vstr	s15, [r6]
 800d754:	eddd 7a2e 	vldr	s15, [sp, #184]	; 0xb8
 800d758:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d75c:	a82f      	add	r0, sp, #188	; 0xbc
 800d75e:	2101      	movs	r1, #1
 800d760:	428b      	cmp	r3, r1
 800d762:	da2c      	bge.n	800d7be <__kernel_rem_pio2f+0x496>
 800d764:	f1b8 0f00 	cmp.w	r8, #0
 800d768:	d001      	beq.n	800d76e <__kernel_rem_pio2f+0x446>
 800d76a:	eef1 7a67 	vneg.f32	s15, s15
 800d76e:	edc6 7a01 	vstr	s15, [r6, #4]
 800d772:	e00d      	b.n	800d790 <__kernel_rem_pio2f+0x468>
 800d774:	aa56      	add	r2, sp, #344	; 0x158
 800d776:	4411      	add	r1, r2
 800d778:	ed5f 7a4f 	vldr	s15, [pc, #-316]	; 800d640 <__kernel_rem_pio2f+0x318>
 800d77c:	399c      	subs	r1, #156	; 0x9c
 800d77e:	2b00      	cmp	r3, #0
 800d780:	da0e      	bge.n	800d7a0 <__kernel_rem_pio2f+0x478>
 800d782:	f1b8 0f00 	cmp.w	r8, #0
 800d786:	d001      	beq.n	800d78c <__kernel_rem_pio2f+0x464>
 800d788:	eef1 7a67 	vneg.f32	s15, s15
 800d78c:	edc6 7a00 	vstr	s15, [r6]
 800d790:	9b01      	ldr	r3, [sp, #4]
 800d792:	f003 0007 	and.w	r0, r3, #7
 800d796:	b057      	add	sp, #348	; 0x15c
 800d798:	ecbd 8b04 	vpop	{d8-d9}
 800d79c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7a0:	ed31 7a01 	vldmdb	r1!, {s14}
 800d7a4:	3b01      	subs	r3, #1
 800d7a6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d7aa:	e7e8      	b.n	800d77e <__kernel_rem_pio2f+0x456>
 800d7ac:	ed71 7a01 	vldmdb	r1!, {s15}
 800d7b0:	3801      	subs	r0, #1
 800d7b2:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d7b6:	e7c4      	b.n	800d742 <__kernel_rem_pio2f+0x41a>
 800d7b8:	eef0 7a47 	vmov.f32	s15, s14
 800d7bc:	e7c8      	b.n	800d750 <__kernel_rem_pio2f+0x428>
 800d7be:	ecb0 7a01 	vldmia	r0!, {s14}
 800d7c2:	3101      	adds	r1, #1
 800d7c4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d7c8:	e7ca      	b.n	800d760 <__kernel_rem_pio2f+0x438>
 800d7ca:	ed50 7a02 	vldr	s15, [r0, #-8]
 800d7ce:	ed70 6a01 	vldmdb	r0!, {s13}
 800d7d2:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800d7d6:	3c01      	subs	r4, #1
 800d7d8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d7dc:	ed00 7a01 	vstr	s14, [r0, #-4]
 800d7e0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d7e4:	edc0 7a00 	vstr	s15, [r0]
 800d7e8:	e78d      	b.n	800d706 <__kernel_rem_pio2f+0x3de>
 800d7ea:	ed50 7a02 	vldr	s15, [r0, #-8]
 800d7ee:	ed70 6a01 	vldmdb	r0!, {s13}
 800d7f2:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800d7f6:	3c01      	subs	r4, #1
 800d7f8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d7fc:	ed00 7a01 	vstr	s14, [r0, #-4]
 800d800:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d804:	edc0 7a00 	vstr	s15, [r0]
 800d808:	e781      	b.n	800d70e <__kernel_rem_pio2f+0x3e6>
 800d80a:	ed31 7a01 	vldmdb	r1!, {s14}
 800d80e:	3b01      	subs	r3, #1
 800d810:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d814:	e77f      	b.n	800d716 <__kernel_rem_pio2f+0x3ee>
 800d816:	eef1 6a66 	vneg.f32	s13, s13
 800d81a:	eeb1 7a47 	vneg.f32	s14, s14
 800d81e:	edc6 6a00 	vstr	s13, [r6]
 800d822:	ed86 7a01 	vstr	s14, [r6, #4]
 800d826:	eef1 7a67 	vneg.f32	s15, s15
 800d82a:	e781      	b.n	800d730 <__kernel_rem_pio2f+0x408>

0800d82c <__kernel_sinf>:
 800d82c:	ee10 3a10 	vmov	r3, s0
 800d830:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d834:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800d838:	da04      	bge.n	800d844 <__kernel_sinf+0x18>
 800d83a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800d83e:	ee17 3a90 	vmov	r3, s15
 800d842:	b35b      	cbz	r3, 800d89c <__kernel_sinf+0x70>
 800d844:	ee20 7a00 	vmul.f32	s14, s0, s0
 800d848:	eddf 7a15 	vldr	s15, [pc, #84]	; 800d8a0 <__kernel_sinf+0x74>
 800d84c:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800d8a4 <__kernel_sinf+0x78>
 800d850:	eea7 6a27 	vfma.f32	s12, s14, s15
 800d854:	eddf 7a14 	vldr	s15, [pc, #80]	; 800d8a8 <__kernel_sinf+0x7c>
 800d858:	eee6 7a07 	vfma.f32	s15, s12, s14
 800d85c:	ed9f 6a13 	vldr	s12, [pc, #76]	; 800d8ac <__kernel_sinf+0x80>
 800d860:	eea7 6a87 	vfma.f32	s12, s15, s14
 800d864:	eddf 7a12 	vldr	s15, [pc, #72]	; 800d8b0 <__kernel_sinf+0x84>
 800d868:	ee60 6a07 	vmul.f32	s13, s0, s14
 800d86c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800d870:	b930      	cbnz	r0, 800d880 <__kernel_sinf+0x54>
 800d872:	ed9f 6a10 	vldr	s12, [pc, #64]	; 800d8b4 <__kernel_sinf+0x88>
 800d876:	eea7 6a27 	vfma.f32	s12, s14, s15
 800d87a:	eea6 0a26 	vfma.f32	s0, s12, s13
 800d87e:	4770      	bx	lr
 800d880:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800d884:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800d888:	eee0 7a86 	vfma.f32	s15, s1, s12
 800d88c:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800d890:	eddf 7a09 	vldr	s15, [pc, #36]	; 800d8b8 <__kernel_sinf+0x8c>
 800d894:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800d898:	ee30 0a60 	vsub.f32	s0, s0, s1
 800d89c:	4770      	bx	lr
 800d89e:	bf00      	nop
 800d8a0:	2f2ec9d3 	.word	0x2f2ec9d3
 800d8a4:	b2d72f34 	.word	0xb2d72f34
 800d8a8:	3638ef1b 	.word	0x3638ef1b
 800d8ac:	b9500d01 	.word	0xb9500d01
 800d8b0:	3c088889 	.word	0x3c088889
 800d8b4:	be2aaaab 	.word	0xbe2aaaab
 800d8b8:	3e2aaaab 	.word	0x3e2aaaab

0800d8bc <matherr>:
 800d8bc:	2000      	movs	r0, #0
 800d8be:	4770      	bx	lr

0800d8c0 <nan>:
 800d8c0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800d8c8 <nan+0x8>
 800d8c4:	4770      	bx	lr
 800d8c6:	bf00      	nop
 800d8c8:	00000000 	.word	0x00000000
 800d8cc:	7ff80000 	.word	0x7ff80000

0800d8d0 <fabsf>:
 800d8d0:	ee10 3a10 	vmov	r3, s0
 800d8d4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d8d8:	ee00 3a10 	vmov	s0, r3
 800d8dc:	4770      	bx	lr
	...

0800d8e0 <floorf>:
 800d8e0:	ee10 3a10 	vmov	r3, s0
 800d8e4:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800d8e8:	0dca      	lsrs	r2, r1, #23
 800d8ea:	3a7f      	subs	r2, #127	; 0x7f
 800d8ec:	2a16      	cmp	r2, #22
 800d8ee:	dc2a      	bgt.n	800d946 <floorf+0x66>
 800d8f0:	2a00      	cmp	r2, #0
 800d8f2:	da11      	bge.n	800d918 <floorf+0x38>
 800d8f4:	eddf 7a18 	vldr	s15, [pc, #96]	; 800d958 <floorf+0x78>
 800d8f8:	ee30 0a27 	vadd.f32	s0, s0, s15
 800d8fc:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800d900:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d904:	dd05      	ble.n	800d912 <floorf+0x32>
 800d906:	2b00      	cmp	r3, #0
 800d908:	da23      	bge.n	800d952 <floorf+0x72>
 800d90a:	4a14      	ldr	r2, [pc, #80]	; (800d95c <floorf+0x7c>)
 800d90c:	2900      	cmp	r1, #0
 800d90e:	bf18      	it	ne
 800d910:	4613      	movne	r3, r2
 800d912:	ee00 3a10 	vmov	s0, r3
 800d916:	4770      	bx	lr
 800d918:	4911      	ldr	r1, [pc, #68]	; (800d960 <floorf+0x80>)
 800d91a:	4111      	asrs	r1, r2
 800d91c:	420b      	tst	r3, r1
 800d91e:	d0fa      	beq.n	800d916 <floorf+0x36>
 800d920:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800d958 <floorf+0x78>
 800d924:	ee30 0a27 	vadd.f32	s0, s0, s15
 800d928:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800d92c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d930:	ddef      	ble.n	800d912 <floorf+0x32>
 800d932:	2b00      	cmp	r3, #0
 800d934:	bfbe      	ittt	lt
 800d936:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800d93a:	fa40 f202 	asrlt.w	r2, r0, r2
 800d93e:	189b      	addlt	r3, r3, r2
 800d940:	ea23 0301 	bic.w	r3, r3, r1
 800d944:	e7e5      	b.n	800d912 <floorf+0x32>
 800d946:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800d94a:	d3e4      	bcc.n	800d916 <floorf+0x36>
 800d94c:	ee30 0a00 	vadd.f32	s0, s0, s0
 800d950:	4770      	bx	lr
 800d952:	2300      	movs	r3, #0
 800d954:	e7dd      	b.n	800d912 <floorf+0x32>
 800d956:	bf00      	nop
 800d958:	7149f2ca 	.word	0x7149f2ca
 800d95c:	bf800000 	.word	0xbf800000
 800d960:	007fffff 	.word	0x007fffff

0800d964 <scalbnf>:
 800d964:	b508      	push	{r3, lr}
 800d966:	ee10 2a10 	vmov	r2, s0
 800d96a:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 800d96e:	ed2d 8b02 	vpush	{d8}
 800d972:	eef0 0a40 	vmov.f32	s1, s0
 800d976:	d004      	beq.n	800d982 <scalbnf+0x1e>
 800d978:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800d97c:	d306      	bcc.n	800d98c <scalbnf+0x28>
 800d97e:	ee70 0a00 	vadd.f32	s1, s0, s0
 800d982:	ecbd 8b02 	vpop	{d8}
 800d986:	eeb0 0a60 	vmov.f32	s0, s1
 800d98a:	bd08      	pop	{r3, pc}
 800d98c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800d990:	d21c      	bcs.n	800d9cc <scalbnf+0x68>
 800d992:	4b1f      	ldr	r3, [pc, #124]	; (800da10 <scalbnf+0xac>)
 800d994:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800da14 <scalbnf+0xb0>
 800d998:	4298      	cmp	r0, r3
 800d99a:	ee60 0a27 	vmul.f32	s1, s0, s15
 800d99e:	db10      	blt.n	800d9c2 <scalbnf+0x5e>
 800d9a0:	ee10 2a90 	vmov	r2, s1
 800d9a4:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 800d9a8:	3b19      	subs	r3, #25
 800d9aa:	4403      	add	r3, r0
 800d9ac:	2bfe      	cmp	r3, #254	; 0xfe
 800d9ae:	dd0f      	ble.n	800d9d0 <scalbnf+0x6c>
 800d9b0:	ed9f 8a19 	vldr	s16, [pc, #100]	; 800da18 <scalbnf+0xb4>
 800d9b4:	eeb0 0a48 	vmov.f32	s0, s16
 800d9b8:	f000 f834 	bl	800da24 <copysignf>
 800d9bc:	ee60 0a08 	vmul.f32	s1, s0, s16
 800d9c0:	e7df      	b.n	800d982 <scalbnf+0x1e>
 800d9c2:	eddf 7a16 	vldr	s15, [pc, #88]	; 800da1c <scalbnf+0xb8>
 800d9c6:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800d9ca:	e7da      	b.n	800d982 <scalbnf+0x1e>
 800d9cc:	0ddb      	lsrs	r3, r3, #23
 800d9ce:	e7ec      	b.n	800d9aa <scalbnf+0x46>
 800d9d0:	2b00      	cmp	r3, #0
 800d9d2:	dd06      	ble.n	800d9e2 <scalbnf+0x7e>
 800d9d4:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800d9d8:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800d9dc:	ee00 3a90 	vmov	s1, r3
 800d9e0:	e7cf      	b.n	800d982 <scalbnf+0x1e>
 800d9e2:	f113 0f16 	cmn.w	r3, #22
 800d9e6:	da06      	bge.n	800d9f6 <scalbnf+0x92>
 800d9e8:	f24c 3350 	movw	r3, #50000	; 0xc350
 800d9ec:	4298      	cmp	r0, r3
 800d9ee:	dcdf      	bgt.n	800d9b0 <scalbnf+0x4c>
 800d9f0:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 800da1c <scalbnf+0xb8>
 800d9f4:	e7de      	b.n	800d9b4 <scalbnf+0x50>
 800d9f6:	3319      	adds	r3, #25
 800d9f8:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800d9fc:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800da00:	eddf 7a07 	vldr	s15, [pc, #28]	; 800da20 <scalbnf+0xbc>
 800da04:	ee07 3a10 	vmov	s14, r3
 800da08:	ee67 0a27 	vmul.f32	s1, s14, s15
 800da0c:	e7b9      	b.n	800d982 <scalbnf+0x1e>
 800da0e:	bf00      	nop
 800da10:	ffff3cb0 	.word	0xffff3cb0
 800da14:	4c000000 	.word	0x4c000000
 800da18:	7149f2ca 	.word	0x7149f2ca
 800da1c:	0da24260 	.word	0x0da24260
 800da20:	33000000 	.word	0x33000000

0800da24 <copysignf>:
 800da24:	ee10 3a10 	vmov	r3, s0
 800da28:	ee10 2a90 	vmov	r2, s1
 800da2c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800da30:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800da34:	4313      	orrs	r3, r2
 800da36:	ee00 3a10 	vmov	s0, r3
 800da3a:	4770      	bx	lr

0800da3c <_init>:
 800da3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da3e:	bf00      	nop
 800da40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800da42:	bc08      	pop	{r3}
 800da44:	469e      	mov	lr, r3
 800da46:	4770      	bx	lr

0800da48 <_fini>:
 800da48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da4a:	bf00      	nop
 800da4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800da4e:	bc08      	pop	{r3}
 800da50:	469e      	mov	lr, r3
 800da52:	4770      	bx	lr
