\subsection{pll\+\_\+ps\+\_\+top Entity Reference}
\label{classpll__ps__top}\index{pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}}


Collaboration diagram for pll\+\_\+ps\+\_\+top\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=163pt]{de/d7d/classpll__ps__top__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ps\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ps\+\_\+mode}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ps\+\_\+tst}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ps\+\_\+cnt}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf ps\+\_\+updwn}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ps\+\_\+phase}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf ps\+\_\+step\+\_\+size}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf ps\+\_\+busy}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ps\+\_\+done}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ps\+\_\+status}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+phasecounterselect}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+phaseupdown}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+phasestep}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+phasedone}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+locked}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+reconfig}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+reset\+\_\+req}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf smpl\+\_\+cmp\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf smpl\+\_\+cmp\+\_\+done}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf smpl\+\_\+cmp\+\_\+error}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 21} of file {\bf pll\+\_\+ps\+\_\+top.\+vhd}.



\subsubsection{Member Data Documentation}
\index{pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}!clk@{clk}}
\index{clk@{clk}!pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__ps__top_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 24} of file {\bf pll\+\_\+ps\+\_\+top.\+vhd}.

\index{pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}!ieee@{ieee}}
\index{ieee@{ieee}!pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classpll__ps__top_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 14} of file {\bf pll\+\_\+ps\+\_\+top.\+vhd}.

\index{pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classpll__ps__top_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 16} of file {\bf pll\+\_\+ps\+\_\+top.\+vhd}.

\index{pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}!pll\+\_\+locked@{pll\+\_\+locked}}
\index{pll\+\_\+locked@{pll\+\_\+locked}!pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}}
\paragraph[{pll\+\_\+locked}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+locked} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__ps__top_acbe01b67a413c2011bbdb9ae54475cc6}


Definition at line {\bf 45} of file {\bf pll\+\_\+ps\+\_\+top.\+vhd}.

\index{pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}!pll\+\_\+phasecounterselect@{pll\+\_\+phasecounterselect}}
\index{pll\+\_\+phasecounterselect@{pll\+\_\+phasecounterselect}!pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}}
\paragraph[{pll\+\_\+phasecounterselect}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+phasecounterselect} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__ps__top_a58e2263e3a7b5e9624be9bdb6f6c5465}


Definition at line {\bf 41} of file {\bf pll\+\_\+ps\+\_\+top.\+vhd}.

\index{pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}!pll\+\_\+phasedone@{pll\+\_\+phasedone}}
\index{pll\+\_\+phasedone@{pll\+\_\+phasedone}!pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}}
\paragraph[{pll\+\_\+phasedone}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+phasedone} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__ps__top_af033f1b8e6d86c0fd0ff01551ba31f18}


Definition at line {\bf 44} of file {\bf pll\+\_\+ps\+\_\+top.\+vhd}.

\index{pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}!pll\+\_\+phasestep@{pll\+\_\+phasestep}}
\index{pll\+\_\+phasestep@{pll\+\_\+phasestep}!pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}}
\paragraph[{pll\+\_\+phasestep}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+phasestep} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__ps__top_af550a195bbb22d65df1e586e3a125d40}


Definition at line {\bf 43} of file {\bf pll\+\_\+ps\+\_\+top.\+vhd}.

\index{pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}!pll\+\_\+phaseupdown@{pll\+\_\+phaseupdown}}
\index{pll\+\_\+phaseupdown@{pll\+\_\+phaseupdown}!pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}}
\paragraph[{pll\+\_\+phaseupdown}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+phaseupdown} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__ps__top_a214826a04d6f05105456cd907573ef7d}


Definition at line {\bf 42} of file {\bf pll\+\_\+ps\+\_\+top.\+vhd}.

\index{pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}!pll\+\_\+reconfig@{pll\+\_\+reconfig}}
\index{pll\+\_\+reconfig@{pll\+\_\+reconfig}!pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}}
\paragraph[{pll\+\_\+reconfig}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+reconfig} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__ps__top_a9fbae9e425b5af580fd1cb59f1fd9a38}


Definition at line {\bf 46} of file {\bf pll\+\_\+ps\+\_\+top.\+vhd}.

\index{pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}!pll\+\_\+reset\+\_\+req@{pll\+\_\+reset\+\_\+req}}
\index{pll\+\_\+reset\+\_\+req@{pll\+\_\+reset\+\_\+req}!pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}}
\paragraph[{pll\+\_\+reset\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+reset\+\_\+req} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__ps__top_ad47a151888e9d7fd7ed9e2e9db4646ee}


Definition at line {\bf 47} of file {\bf pll\+\_\+ps\+\_\+top.\+vhd}.

\index{pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}!ps\+\_\+busy@{ps\+\_\+busy}}
\index{ps\+\_\+busy@{ps\+\_\+busy}!pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}}
\paragraph[{ps\+\_\+busy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ps\+\_\+busy} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__ps__top_a025d88427c6405f6a0c1e5509fdcc1d4}


Definition at line {\bf 37} of file {\bf pll\+\_\+ps\+\_\+top.\+vhd}.

\index{pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}!ps\+\_\+cnt@{ps\+\_\+cnt}}
\index{ps\+\_\+cnt@{ps\+\_\+cnt}!pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}}
\paragraph[{ps\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ps\+\_\+cnt} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__ps__top_ab4f3dc07b28d01efd37b5cb899456626}


Definition at line {\bf 30} of file {\bf pll\+\_\+ps\+\_\+top.\+vhd}.

\index{pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}!ps\+\_\+done@{ps\+\_\+done}}
\index{ps\+\_\+done@{ps\+\_\+done}!pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}}
\paragraph[{ps\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ps\+\_\+done} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__ps__top_a30b0d39bdafc8f9aac9749f9fe5070f9}


Definition at line {\bf 38} of file {\bf pll\+\_\+ps\+\_\+top.\+vhd}.

\index{pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}!ps\+\_\+en@{ps\+\_\+en}}
\index{ps\+\_\+en@{ps\+\_\+en}!pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}}
\paragraph[{ps\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ps\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__ps__top_aeb651745c857c378319a569e1aa0ffb1}


Definition at line {\bf 27} of file {\bf pll\+\_\+ps\+\_\+top.\+vhd}.

\index{pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}!ps\+\_\+mode@{ps\+\_\+mode}}
\index{ps\+\_\+mode@{ps\+\_\+mode}!pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}}
\paragraph[{ps\+\_\+mode}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ps\+\_\+mode} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__ps__top_a5556b8a97551799fcf9cfa1e20b29158}


Definition at line {\bf 28} of file {\bf pll\+\_\+ps\+\_\+top.\+vhd}.

\index{pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}!ps\+\_\+phase@{ps\+\_\+phase}}
\index{ps\+\_\+phase@{ps\+\_\+phase}!pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}}
\paragraph[{ps\+\_\+phase}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ps\+\_\+phase} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__ps__top_ad76ece4db942153a987ea8b185d47150}


Definition at line {\bf 35} of file {\bf pll\+\_\+ps\+\_\+top.\+vhd}.

\index{pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}!ps\+\_\+status@{ps\+\_\+status}}
\index{ps\+\_\+status@{ps\+\_\+status}!pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}}
\paragraph[{ps\+\_\+status}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ps\+\_\+status} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__ps__top_a21027ab5b999af88a1e5c47445dca25e}


Definition at line {\bf 39} of file {\bf pll\+\_\+ps\+\_\+top.\+vhd}.

\index{pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}!ps\+\_\+step\+\_\+size@{ps\+\_\+step\+\_\+size}}
\index{ps\+\_\+step\+\_\+size@{ps\+\_\+step\+\_\+size}!pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}}
\paragraph[{ps\+\_\+step\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ps\+\_\+step\+\_\+size} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__ps__top_a6f3d204935b3a8167c084e42b3d041d1}


Definition at line {\bf 36} of file {\bf pll\+\_\+ps\+\_\+top.\+vhd}.

\index{pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}!ps\+\_\+tst@{ps\+\_\+tst}}
\index{ps\+\_\+tst@{ps\+\_\+tst}!pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}}
\paragraph[{ps\+\_\+tst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ps\+\_\+tst} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__ps__top_ac7dcbc18f7e7a5b9a0d604de2a5b6491}


Definition at line {\bf 29} of file {\bf pll\+\_\+ps\+\_\+top.\+vhd}.

\index{pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}!ps\+\_\+updwn@{ps\+\_\+updwn}}
\index{ps\+\_\+updwn@{ps\+\_\+updwn}!pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}}
\paragraph[{ps\+\_\+updwn}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ps\+\_\+updwn} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__ps__top_a9a818ea6b51befb777bd62855c8e3325}


Definition at line {\bf 34} of file {\bf pll\+\_\+ps\+\_\+top.\+vhd}.

\index{pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__ps__top_a446ea52ed8c4a84181a47d9165ce41a5}


Definition at line {\bf 25} of file {\bf pll\+\_\+ps\+\_\+top.\+vhd}.

\index{pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}!smpl\+\_\+cmp\+\_\+done@{smpl\+\_\+cmp\+\_\+done}}
\index{smpl\+\_\+cmp\+\_\+done@{smpl\+\_\+cmp\+\_\+done}!pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}}
\paragraph[{smpl\+\_\+cmp\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+cmp\+\_\+done} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__ps__top_a7cefce4dde1ccb9ca521e02c5f2f9044}


Definition at line {\bf 50} of file {\bf pll\+\_\+ps\+\_\+top.\+vhd}.

\index{pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}!smpl\+\_\+cmp\+\_\+en@{smpl\+\_\+cmp\+\_\+en}}
\index{smpl\+\_\+cmp\+\_\+en@{smpl\+\_\+cmp\+\_\+en}!pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}}
\paragraph[{smpl\+\_\+cmp\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+cmp\+\_\+en} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__ps__top_abde511db8e14b8bf12a4d291e0991cb1}


Definition at line {\bf 49} of file {\bf pll\+\_\+ps\+\_\+top.\+vhd}.

\index{pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}!smpl\+\_\+cmp\+\_\+error@{smpl\+\_\+cmp\+\_\+error}}
\index{smpl\+\_\+cmp\+\_\+error@{smpl\+\_\+cmp\+\_\+error}!pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}}
\paragraph[{smpl\+\_\+cmp\+\_\+error}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+cmp\+\_\+error} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__ps__top_ab89caaf9e342c725af6f87ac27d615ef}


Definition at line {\bf 53} of file {\bf pll\+\_\+ps\+\_\+top.\+vhd}.

\index{pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!pll\+\_\+ps\+\_\+top@{pll\+\_\+ps\+\_\+top}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classpll__ps__top_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 15} of file {\bf pll\+\_\+ps\+\_\+top.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/dyn\+\_\+ps/synth/{\bf pll\+\_\+ps\+\_\+top.\+vhd}\end{DoxyCompactItemize}
