{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1539091057832 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539091057838 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 09 09:17:37 2018 " "Processing started: Tue Oct 09 09:17:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1539091057838 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539091057838 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4_part2 -c lab4_part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4_part2 -c lab4_part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539091057838 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1539091058526 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1539091058526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_part2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "lab4_part2.v" "" { Text "C:/Users/smart/Documents/Engsci Year 2/F - ECE253/Labs/Daniel Labs/Lab 4 Part 2/lab4_part2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539091070063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539091070063 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX lab4_part2.v(50) " "Verilog HDL error at lab4_part2.v(50): object \"HEX\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "lab4_part2.v" "" { Text "C:/Users/smart/Documents/Engsci Year 2/F - ECE253/Labs/Daniel Labs/Lab 4 Part 2/lab4_part2.v" 50 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1539091070063 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX lab4_part2.v(51) " "Verilog HDL error at lab4_part2.v(51): object \"HEX\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "lab4_part2.v" "" { Text "C:/Users/smart/Documents/Engsci Year 2/F - ECE253/Labs/Daniel Labs/Lab 4 Part 2/lab4_part2.v" 51 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1539091070063 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX lab4_part2.v(52) " "Verilog HDL error at lab4_part2.v(52): object \"HEX\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "lab4_part2.v" "" { Text "C:/Users/smart/Documents/Engsci Year 2/F - ECE253/Labs/Daniel Labs/Lab 4 Part 2/lab4_part2.v" 52 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1539091070074 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX lab4_part2.v(53) " "Verilog HDL error at lab4_part2.v(53): object \"HEX\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "lab4_part2.v" "" { Text "C:/Users/smart/Documents/Engsci Year 2/F - ECE253/Labs/Daniel Labs/Lab 4 Part 2/lab4_part2.v" 53 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1539091070074 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX lab4_part2.v(54) " "Verilog HDL error at lab4_part2.v(54): object \"HEX\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "lab4_part2.v" "" { Text "C:/Users/smart/Documents/Engsci Year 2/F - ECE253/Labs/Daniel Labs/Lab 4 Part 2/lab4_part2.v" 54 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1539091070074 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX lab4_part2.v(55) " "Verilog HDL error at lab4_part2.v(55): object \"HEX\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "lab4_part2.v" "" { Text "C:/Users/smart/Documents/Engsci Year 2/F - ECE253/Labs/Daniel Labs/Lab 4 Part 2/lab4_part2.v" 55 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1539091070074 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX lab4_part2.v(56) " "Verilog HDL error at lab4_part2.v(56): object \"HEX\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "lab4_part2.v" "" { Text "C:/Users/smart/Documents/Engsci Year 2/F - ECE253/Labs/Daniel Labs/Lab 4 Part 2/lab4_part2.v" 56 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1539091070074 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5004 " "Peak virtual memory: 5004 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539091070279 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 09 09:17:50 2018 " "Processing ended: Tue Oct 09 09:17:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539091070279 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539091070279 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539091070279 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1539091070279 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 1  " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1539091070982 ""}
