
Temp1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002fa0  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08003170  08003170  00013170  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080031b8  080031b8  000131b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080031c0  080031c0  000131c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080031c4  080031c4  000131c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000014  20000000  080031c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004214  20000014  080031dc  00020014  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20004228  080031dc  00024228  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001ae7e  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00004038  00000000  00000000  0003aec2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000a6f8  00000000  00000000  0003eefa  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001058  00000000  00000000  000495f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001408  00000000  00000000  0004a650  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  00024721  00000000  00000000  0004ba58  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000f8c7  00000000  00000000  00070179  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000d8f6a  00000000  00000000  0007fa40  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007b  00000000  00000000  001589aa  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00002ee0  00000000  00000000  00158a28  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000014 	.word	0x20000014
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08003158 	.word	0x08003158

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000018 	.word	0x20000018
 800020c:	08003158 	.word	0x08003158

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295
 8000220:	f04f 30ff 	movne.w	r0, #4294967295
 8000224:	f000 b972 	b.w	800050c <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9e08      	ldr	r6, [sp, #32]
 8000246:	4604      	mov	r4, r0
 8000248:	4688      	mov	r8, r1
 800024a:	2b00      	cmp	r3, #0
 800024c:	d14b      	bne.n	80002e6 <__udivmoddi4+0xa6>
 800024e:	428a      	cmp	r2, r1
 8000250:	4615      	mov	r5, r2
 8000252:	d967      	bls.n	8000324 <__udivmoddi4+0xe4>
 8000254:	fab2 f282 	clz	r2, r2
 8000258:	b14a      	cbz	r2, 800026e <__udivmoddi4+0x2e>
 800025a:	f1c2 0720 	rsb	r7, r2, #32
 800025e:	fa01 f302 	lsl.w	r3, r1, r2
 8000262:	fa20 f707 	lsr.w	r7, r0, r7
 8000266:	4095      	lsls	r5, r2
 8000268:	ea47 0803 	orr.w	r8, r7, r3
 800026c:	4094      	lsls	r4, r2
 800026e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000272:	0c23      	lsrs	r3, r4, #16
 8000274:	fbb8 f7fe 	udiv	r7, r8, lr
 8000278:	fa1f fc85 	uxth.w	ip, r5
 800027c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000280:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000284:	fb07 f10c 	mul.w	r1, r7, ip
 8000288:	4299      	cmp	r1, r3
 800028a:	d909      	bls.n	80002a0 <__udivmoddi4+0x60>
 800028c:	18eb      	adds	r3, r5, r3
 800028e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000292:	f080 811b 	bcs.w	80004cc <__udivmoddi4+0x28c>
 8000296:	4299      	cmp	r1, r3
 8000298:	f240 8118 	bls.w	80004cc <__udivmoddi4+0x28c>
 800029c:	3f02      	subs	r7, #2
 800029e:	442b      	add	r3, r5
 80002a0:	1a5b      	subs	r3, r3, r1
 80002a2:	b2a4      	uxth	r4, r4
 80002a4:	fbb3 f0fe 	udiv	r0, r3, lr
 80002a8:	fb0e 3310 	mls	r3, lr, r0, r3
 80002ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002b0:	fb00 fc0c 	mul.w	ip, r0, ip
 80002b4:	45a4      	cmp	ip, r4
 80002b6:	d909      	bls.n	80002cc <__udivmoddi4+0x8c>
 80002b8:	192c      	adds	r4, r5, r4
 80002ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80002be:	f080 8107 	bcs.w	80004d0 <__udivmoddi4+0x290>
 80002c2:	45a4      	cmp	ip, r4
 80002c4:	f240 8104 	bls.w	80004d0 <__udivmoddi4+0x290>
 80002c8:	3802      	subs	r0, #2
 80002ca:	442c      	add	r4, r5
 80002cc:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002d0:	eba4 040c 	sub.w	r4, r4, ip
 80002d4:	2700      	movs	r7, #0
 80002d6:	b11e      	cbz	r6, 80002e0 <__udivmoddi4+0xa0>
 80002d8:	40d4      	lsrs	r4, r2
 80002da:	2300      	movs	r3, #0
 80002dc:	e9c6 4300 	strd	r4, r3, [r6]
 80002e0:	4639      	mov	r1, r7
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d909      	bls.n	80002fe <__udivmoddi4+0xbe>
 80002ea:	2e00      	cmp	r6, #0
 80002ec:	f000 80eb 	beq.w	80004c6 <__udivmoddi4+0x286>
 80002f0:	2700      	movs	r7, #0
 80002f2:	e9c6 0100 	strd	r0, r1, [r6]
 80002f6:	4638      	mov	r0, r7
 80002f8:	4639      	mov	r1, r7
 80002fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fe:	fab3 f783 	clz	r7, r3
 8000302:	2f00      	cmp	r7, #0
 8000304:	d147      	bne.n	8000396 <__udivmoddi4+0x156>
 8000306:	428b      	cmp	r3, r1
 8000308:	d302      	bcc.n	8000310 <__udivmoddi4+0xd0>
 800030a:	4282      	cmp	r2, r0
 800030c:	f200 80fa 	bhi.w	8000504 <__udivmoddi4+0x2c4>
 8000310:	1a84      	subs	r4, r0, r2
 8000312:	eb61 0303 	sbc.w	r3, r1, r3
 8000316:	2001      	movs	r0, #1
 8000318:	4698      	mov	r8, r3
 800031a:	2e00      	cmp	r6, #0
 800031c:	d0e0      	beq.n	80002e0 <__udivmoddi4+0xa0>
 800031e:	e9c6 4800 	strd	r4, r8, [r6]
 8000322:	e7dd      	b.n	80002e0 <__udivmoddi4+0xa0>
 8000324:	b902      	cbnz	r2, 8000328 <__udivmoddi4+0xe8>
 8000326:	deff      	udf	#255	; 0xff
 8000328:	fab2 f282 	clz	r2, r2
 800032c:	2a00      	cmp	r2, #0
 800032e:	f040 808f 	bne.w	8000450 <__udivmoddi4+0x210>
 8000332:	1b49      	subs	r1, r1, r5
 8000334:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000338:	fa1f f885 	uxth.w	r8, r5
 800033c:	2701      	movs	r7, #1
 800033e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000342:	0c23      	lsrs	r3, r4, #16
 8000344:	fb0e 111c 	mls	r1, lr, ip, r1
 8000348:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800034c:	fb08 f10c 	mul.w	r1, r8, ip
 8000350:	4299      	cmp	r1, r3
 8000352:	d907      	bls.n	8000364 <__udivmoddi4+0x124>
 8000354:	18eb      	adds	r3, r5, r3
 8000356:	f10c 30ff 	add.w	r0, ip, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x122>
 800035c:	4299      	cmp	r1, r3
 800035e:	f200 80cd 	bhi.w	80004fc <__udivmoddi4+0x2bc>
 8000362:	4684      	mov	ip, r0
 8000364:	1a59      	subs	r1, r3, r1
 8000366:	b2a3      	uxth	r3, r4
 8000368:	fbb1 f0fe 	udiv	r0, r1, lr
 800036c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000370:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000374:	fb08 f800 	mul.w	r8, r8, r0
 8000378:	45a0      	cmp	r8, r4
 800037a:	d907      	bls.n	800038c <__udivmoddi4+0x14c>
 800037c:	192c      	adds	r4, r5, r4
 800037e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x14a>
 8000384:	45a0      	cmp	r8, r4
 8000386:	f200 80b6 	bhi.w	80004f6 <__udivmoddi4+0x2b6>
 800038a:	4618      	mov	r0, r3
 800038c:	eba4 0408 	sub.w	r4, r4, r8
 8000390:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000394:	e79f      	b.n	80002d6 <__udivmoddi4+0x96>
 8000396:	f1c7 0c20 	rsb	ip, r7, #32
 800039a:	40bb      	lsls	r3, r7
 800039c:	fa22 fe0c 	lsr.w	lr, r2, ip
 80003a0:	ea4e 0e03 	orr.w	lr, lr, r3
 80003a4:	fa01 f407 	lsl.w	r4, r1, r7
 80003a8:	fa20 f50c 	lsr.w	r5, r0, ip
 80003ac:	fa21 f30c 	lsr.w	r3, r1, ip
 80003b0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80003b4:	4325      	orrs	r5, r4
 80003b6:	fbb3 f9f8 	udiv	r9, r3, r8
 80003ba:	0c2c      	lsrs	r4, r5, #16
 80003bc:	fb08 3319 	mls	r3, r8, r9, r3
 80003c0:	fa1f fa8e 	uxth.w	sl, lr
 80003c4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003c8:	fb09 f40a 	mul.w	r4, r9, sl
 80003cc:	429c      	cmp	r4, r3
 80003ce:	fa02 f207 	lsl.w	r2, r2, r7
 80003d2:	fa00 f107 	lsl.w	r1, r0, r7
 80003d6:	d90b      	bls.n	80003f0 <__udivmoddi4+0x1b0>
 80003d8:	eb1e 0303 	adds.w	r3, lr, r3
 80003dc:	f109 30ff 	add.w	r0, r9, #4294967295
 80003e0:	f080 8087 	bcs.w	80004f2 <__udivmoddi4+0x2b2>
 80003e4:	429c      	cmp	r4, r3
 80003e6:	f240 8084 	bls.w	80004f2 <__udivmoddi4+0x2b2>
 80003ea:	f1a9 0902 	sub.w	r9, r9, #2
 80003ee:	4473      	add	r3, lr
 80003f0:	1b1b      	subs	r3, r3, r4
 80003f2:	b2ad      	uxth	r5, r5
 80003f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003f8:	fb08 3310 	mls	r3, r8, r0, r3
 80003fc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000400:	fb00 fa0a 	mul.w	sl, r0, sl
 8000404:	45a2      	cmp	sl, r4
 8000406:	d908      	bls.n	800041a <__udivmoddi4+0x1da>
 8000408:	eb1e 0404 	adds.w	r4, lr, r4
 800040c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000410:	d26b      	bcs.n	80004ea <__udivmoddi4+0x2aa>
 8000412:	45a2      	cmp	sl, r4
 8000414:	d969      	bls.n	80004ea <__udivmoddi4+0x2aa>
 8000416:	3802      	subs	r0, #2
 8000418:	4474      	add	r4, lr
 800041a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800041e:	fba0 8902 	umull	r8, r9, r0, r2
 8000422:	eba4 040a 	sub.w	r4, r4, sl
 8000426:	454c      	cmp	r4, r9
 8000428:	46c2      	mov	sl, r8
 800042a:	464b      	mov	r3, r9
 800042c:	d354      	bcc.n	80004d8 <__udivmoddi4+0x298>
 800042e:	d051      	beq.n	80004d4 <__udivmoddi4+0x294>
 8000430:	2e00      	cmp	r6, #0
 8000432:	d069      	beq.n	8000508 <__udivmoddi4+0x2c8>
 8000434:	ebb1 050a 	subs.w	r5, r1, sl
 8000438:	eb64 0403 	sbc.w	r4, r4, r3
 800043c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000440:	40fd      	lsrs	r5, r7
 8000442:	40fc      	lsrs	r4, r7
 8000444:	ea4c 0505 	orr.w	r5, ip, r5
 8000448:	e9c6 5400 	strd	r5, r4, [r6]
 800044c:	2700      	movs	r7, #0
 800044e:	e747      	b.n	80002e0 <__udivmoddi4+0xa0>
 8000450:	f1c2 0320 	rsb	r3, r2, #32
 8000454:	fa20 f703 	lsr.w	r7, r0, r3
 8000458:	4095      	lsls	r5, r2
 800045a:	fa01 f002 	lsl.w	r0, r1, r2
 800045e:	fa21 f303 	lsr.w	r3, r1, r3
 8000462:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000466:	4338      	orrs	r0, r7
 8000468:	0c01      	lsrs	r1, r0, #16
 800046a:	fbb3 f7fe 	udiv	r7, r3, lr
 800046e:	fa1f f885 	uxth.w	r8, r5
 8000472:	fb0e 3317 	mls	r3, lr, r7, r3
 8000476:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800047a:	fb07 f308 	mul.w	r3, r7, r8
 800047e:	428b      	cmp	r3, r1
 8000480:	fa04 f402 	lsl.w	r4, r4, r2
 8000484:	d907      	bls.n	8000496 <__udivmoddi4+0x256>
 8000486:	1869      	adds	r1, r5, r1
 8000488:	f107 3cff 	add.w	ip, r7, #4294967295
 800048c:	d22f      	bcs.n	80004ee <__udivmoddi4+0x2ae>
 800048e:	428b      	cmp	r3, r1
 8000490:	d92d      	bls.n	80004ee <__udivmoddi4+0x2ae>
 8000492:	3f02      	subs	r7, #2
 8000494:	4429      	add	r1, r5
 8000496:	1acb      	subs	r3, r1, r3
 8000498:	b281      	uxth	r1, r0
 800049a:	fbb3 f0fe 	udiv	r0, r3, lr
 800049e:	fb0e 3310 	mls	r3, lr, r0, r3
 80004a2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a6:	fb00 f308 	mul.w	r3, r0, r8
 80004aa:	428b      	cmp	r3, r1
 80004ac:	d907      	bls.n	80004be <__udivmoddi4+0x27e>
 80004ae:	1869      	adds	r1, r5, r1
 80004b0:	f100 3cff 	add.w	ip, r0, #4294967295
 80004b4:	d217      	bcs.n	80004e6 <__udivmoddi4+0x2a6>
 80004b6:	428b      	cmp	r3, r1
 80004b8:	d915      	bls.n	80004e6 <__udivmoddi4+0x2a6>
 80004ba:	3802      	subs	r0, #2
 80004bc:	4429      	add	r1, r5
 80004be:	1ac9      	subs	r1, r1, r3
 80004c0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004c4:	e73b      	b.n	800033e <__udivmoddi4+0xfe>
 80004c6:	4637      	mov	r7, r6
 80004c8:	4630      	mov	r0, r6
 80004ca:	e709      	b.n	80002e0 <__udivmoddi4+0xa0>
 80004cc:	4607      	mov	r7, r0
 80004ce:	e6e7      	b.n	80002a0 <__udivmoddi4+0x60>
 80004d0:	4618      	mov	r0, r3
 80004d2:	e6fb      	b.n	80002cc <__udivmoddi4+0x8c>
 80004d4:	4541      	cmp	r1, r8
 80004d6:	d2ab      	bcs.n	8000430 <__udivmoddi4+0x1f0>
 80004d8:	ebb8 0a02 	subs.w	sl, r8, r2
 80004dc:	eb69 020e 	sbc.w	r2, r9, lr
 80004e0:	3801      	subs	r0, #1
 80004e2:	4613      	mov	r3, r2
 80004e4:	e7a4      	b.n	8000430 <__udivmoddi4+0x1f0>
 80004e6:	4660      	mov	r0, ip
 80004e8:	e7e9      	b.n	80004be <__udivmoddi4+0x27e>
 80004ea:	4618      	mov	r0, r3
 80004ec:	e795      	b.n	800041a <__udivmoddi4+0x1da>
 80004ee:	4667      	mov	r7, ip
 80004f0:	e7d1      	b.n	8000496 <__udivmoddi4+0x256>
 80004f2:	4681      	mov	r9, r0
 80004f4:	e77c      	b.n	80003f0 <__udivmoddi4+0x1b0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	442c      	add	r4, r5
 80004fa:	e747      	b.n	800038c <__udivmoddi4+0x14c>
 80004fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000500:	442b      	add	r3, r5
 8000502:	e72f      	b.n	8000364 <__udivmoddi4+0x124>
 8000504:	4638      	mov	r0, r7
 8000506:	e708      	b.n	800031a <__udivmoddi4+0xda>
 8000508:	4637      	mov	r7, r6
 800050a:	e6e9      	b.n	80002e0 <__udivmoddi4+0xa0>

0800050c <__aeabi_idiv0>:
 800050c:	4770      	bx	lr
 800050e:	bf00      	nop

08000510 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000510:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000512:	4b0b      	ldr	r3, [pc, #44]	; (8000540 <HAL_Init+0x30>)
 8000514:	681a      	ldr	r2, [r3, #0]
 8000516:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800051a:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800051c:	681a      	ldr	r2, [r3, #0]
 800051e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000522:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000524:	681a      	ldr	r2, [r3, #0]
 8000526:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800052a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800052c:	2003      	movs	r0, #3
 800052e:	f000 f809 	bl	8000544 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000532:	2000      	movs	r0, #0
 8000534:	f002 f8d6 	bl	80026e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000538:	f002 f85a 	bl	80025f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 800053c:	2000      	movs	r0, #0
 800053e:	bd08      	pop	{r3, pc}
 8000540:	40023c00 	.word	0x40023c00

08000544 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000544:	4a07      	ldr	r2, [pc, #28]	; (8000564 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000546:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000548:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800054c:	041b      	lsls	r3, r3, #16
 800054e:	0c1b      	lsrs	r3, r3, #16
 8000550:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000554:	0200      	lsls	r0, r0, #8
 8000556:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800055a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 800055e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000560:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000562:	4770      	bx	lr
 8000564:	e000ed00 	.word	0xe000ed00

08000568 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000568:	4b17      	ldr	r3, [pc, #92]	; (80005c8 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800056a:	b570      	push	{r4, r5, r6, lr}
 800056c:	68dc      	ldr	r4, [r3, #12]
 800056e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000572:	f1c4 0507 	rsb	r5, r4, #7
 8000576:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000578:	f104 0304 	add.w	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800057c:	bf28      	it	cs
 800057e:	2504      	movcs	r5, #4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000580:	f04f 36ff 	mov.w	r6, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000584:	2b06      	cmp	r3, #6
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000586:	fa06 f305 	lsl.w	r3, r6, r5
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800058a:	bf8c      	ite	hi
 800058c:	3c03      	subhi	r4, #3
 800058e:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000590:	ea21 0303 	bic.w	r3, r1, r3
 8000594:	40a3      	lsls	r3, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000596:	fa06 f404 	lsl.w	r4, r6, r4
 800059a:	ea22 0404 	bic.w	r4, r2, r4
  if ((int32_t)(IRQn) >= 0)
 800059e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005a0:	ea43 0304 	orr.w	r3, r3, r4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005a4:	bfa8      	it	ge
 80005a6:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 80005aa:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005ae:	bfbc      	itt	lt
 80005b0:	f000 000f 	andlt.w	r0, r0, #15
 80005b4:	4a05      	ldrlt	r2, [pc, #20]	; (80005cc <HAL_NVIC_SetPriority+0x64>)
 80005b6:	b2db      	uxtb	r3, r3
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005b8:	bfaa      	itet	ge
 80005ba:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005be:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005c0:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80005c4:	bd70      	pop	{r4, r5, r6, pc}
 80005c6:	bf00      	nop
 80005c8:	e000ed00 	.word	0xe000ed00
 80005cc:	e000ed14 	.word	0xe000ed14

080005d0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80005d0:	2800      	cmp	r0, #0
 80005d2:	db08      	blt.n	80005e6 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80005d4:	0942      	lsrs	r2, r0, #5
 80005d6:	2301      	movs	r3, #1
 80005d8:	f000 001f 	and.w	r0, r0, #31
 80005dc:	fa03 f000 	lsl.w	r0, r3, r0
 80005e0:	4b01      	ldr	r3, [pc, #4]	; (80005e8 <HAL_NVIC_EnableIRQ+0x18>)
 80005e2:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80005e6:	4770      	bx	lr
 80005e8:	e000e100 	.word	0xe000e100

080005ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80005ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80005f0:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80005f2:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005f4:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8000798 <HAL_GPIO_Init+0x1ac>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80005f8:	4a65      	ldr	r2, [pc, #404]	; (8000790 <HAL_GPIO_Init+0x1a4>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80005fa:	f8df 91a0 	ldr.w	r9, [pc, #416]	; 800079c <HAL_GPIO_Init+0x1b0>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80005fe:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000600:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 8000602:	f04f 0c01 	mov.w	ip, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000606:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8000608:	fa0c fc03 	lsl.w	ip, ip, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800060c:	ea04 060c 	and.w	r6, r4, ip
    if(iocurrent == ioposition)
 8000610:	45b4      	cmp	ip, r6
 8000612:	f040 80aa 	bne.w	800076a <HAL_GPIO_Init+0x17e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000616:	684c      	ldr	r4, [r1, #4]
 8000618:	f024 0710 	bic.w	r7, r4, #16
 800061c:	2f02      	cmp	r7, #2
 800061e:	d116      	bne.n	800064e <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 8000620:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8000624:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000628:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 800062c:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000630:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000634:	f04f 0e0f 	mov.w	lr, #15
 8000638:	fa0e fe0b 	lsl.w	lr, lr, fp
 800063c:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000640:	690d      	ldr	r5, [r1, #16]
 8000642:	fa05 f50b 	lsl.w	r5, r5, fp
 8000646:	ea45 050e 	orr.w	r5, r5, lr
        GPIOx->AFR[position >> 3U] = temp;
 800064a:	f8ca 5020 	str.w	r5, [sl, #32]
 800064e:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000652:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8000654:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000658:	fa05 f50a 	lsl.w	r5, r5, sl
 800065c:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800065e:	f004 0e03 	and.w	lr, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000662:	ea05 0b0b 	and.w	fp, r5, fp
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000666:	fa0e fe0a 	lsl.w	lr, lr, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800066a:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800066c:	ea4e 0e0b 	orr.w	lr, lr, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000670:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8000672:	f8c0 e000 	str.w	lr, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000676:	d811      	bhi.n	800069c <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 8000678:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800067a:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 800067e:	68cf      	ldr	r7, [r1, #12]
 8000680:	fa07 fe0a 	lsl.w	lr, r7, sl
 8000684:	ea4e 070b 	orr.w	r7, lr, fp
        GPIOx->OSPEEDR = temp;
 8000688:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 800068a:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800068c:	ea27 0c0c 	bic.w	ip, r7, ip
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000690:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8000694:	409f      	lsls	r7, r3
 8000696:	ea47 070c 	orr.w	r7, r7, ip
        GPIOx->OTYPER = temp;
 800069a:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 800069c:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800069e:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80006a0:	688f      	ldr	r7, [r1, #8]
 80006a2:	fa07 f70a 	lsl.w	r7, r7, sl
 80006a6:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 80006a8:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80006aa:	00e5      	lsls	r5, r4, #3
 80006ac:	d55d      	bpl.n	800076a <HAL_GPIO_Init+0x17e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006ae:	f04f 0b00 	mov.w	fp, #0
 80006b2:	f8cd b00c 	str.w	fp, [sp, #12]
 80006b6:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80006ba:	4d36      	ldr	r5, [pc, #216]	; (8000794 <HAL_GPIO_Init+0x1a8>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006bc:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 80006c0:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 80006c4:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 80006c8:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 80006cc:	9703      	str	r7, [sp, #12]
 80006ce:	9f03      	ldr	r7, [sp, #12]
 80006d0:	f023 0703 	bic.w	r7, r3, #3
 80006d4:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 80006d8:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80006dc:	f003 0e03 	and.w	lr, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 80006e0:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80006e4:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80006e8:	f04f 0c0f 	mov.w	ip, #15
 80006ec:	fa0c fc0e 	lsl.w	ip, ip, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80006f0:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80006f2:	ea2a 0c0c 	bic.w	ip, sl, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80006f6:	d03f      	beq.n	8000778 <HAL_GPIO_Init+0x18c>
 80006f8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80006fc:	42a8      	cmp	r0, r5
 80006fe:	d03d      	beq.n	800077c <HAL_GPIO_Init+0x190>
 8000700:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000704:	42a8      	cmp	r0, r5
 8000706:	d03b      	beq.n	8000780 <HAL_GPIO_Init+0x194>
 8000708:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800070c:	42a8      	cmp	r0, r5
 800070e:	d039      	beq.n	8000784 <HAL_GPIO_Init+0x198>
 8000710:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000714:	42a8      	cmp	r0, r5
 8000716:	d037      	beq.n	8000788 <HAL_GPIO_Init+0x19c>
 8000718:	4548      	cmp	r0, r9
 800071a:	d037      	beq.n	800078c <HAL_GPIO_Init+0x1a0>
 800071c:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8000720:	42a8      	cmp	r0, r5
 8000722:	bf14      	ite	ne
 8000724:	2507      	movne	r5, #7
 8000726:	2506      	moveq	r5, #6
 8000728:	fa05 f50e 	lsl.w	r5, r5, lr
 800072c:	ea45 050c 	orr.w	r5, r5, ip
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000730:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8000732:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000734:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000736:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 800073a:	bf0c      	ite	eq
 800073c:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800073e:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8000740:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8000742:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000744:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8000748:	bf0c      	ite	eq
 800074a:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800074c:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 800074e:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000750:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000752:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8000756:	bf0c      	ite	eq
 8000758:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800075a:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 800075c:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 800075e:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000760:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8000762:	bf54      	ite	pl
 8000764:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8000766:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8000768:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800076a:	3301      	adds	r3, #1
 800076c:	2b10      	cmp	r3, #16
 800076e:	f47f af48 	bne.w	8000602 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8000772:	b005      	add	sp, #20
 8000774:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000778:	465d      	mov	r5, fp
 800077a:	e7d5      	b.n	8000728 <HAL_GPIO_Init+0x13c>
 800077c:	2501      	movs	r5, #1
 800077e:	e7d3      	b.n	8000728 <HAL_GPIO_Init+0x13c>
 8000780:	2502      	movs	r5, #2
 8000782:	e7d1      	b.n	8000728 <HAL_GPIO_Init+0x13c>
 8000784:	2503      	movs	r5, #3
 8000786:	e7cf      	b.n	8000728 <HAL_GPIO_Init+0x13c>
 8000788:	2504      	movs	r5, #4
 800078a:	e7cd      	b.n	8000728 <HAL_GPIO_Init+0x13c>
 800078c:	2505      	movs	r5, #5
 800078e:	e7cb      	b.n	8000728 <HAL_GPIO_Init+0x13c>
 8000790:	40013c00 	.word	0x40013c00
 8000794:	40020000 	.word	0x40020000
 8000798:	40023800 	.word	0x40023800
 800079c:	40021400 	.word	0x40021400

080007a0 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80007a0:	6903      	ldr	r3, [r0, #16]
 80007a2:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 80007a4:	bf14      	ite	ne
 80007a6:	2001      	movne	r0, #1
 80007a8:	2000      	moveq	r0, #0
 80007aa:	4770      	bx	lr

080007ac <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80007ac:	b10a      	cbz	r2, 80007b2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80007ae:	6181      	str	r1, [r0, #24]
  }
}
 80007b0:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80007b2:	0409      	lsls	r1, r1, #16
 80007b4:	e7fb      	b.n	80007ae <HAL_GPIO_WritePin+0x2>
	...

080007b8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80007b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t tickstart = 0U;

  __HAL_RCC_PWR_CLK_ENABLE();
 80007ba:	2300      	movs	r3, #0
 80007bc:	9301      	str	r3, [sp, #4]
 80007be:	4b18      	ldr	r3, [pc, #96]	; (8000820 <HAL_PWREx_EnableOverDrive+0x68>)
  __HAL_PWR_OVERDRIVE_ENABLE();

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80007c0:	4c18      	ldr	r4, [pc, #96]	; (8000824 <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_RCC_PWR_CLK_ENABLE();
 80007c2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80007c4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80007c8:	641a      	str	r2, [r3, #64]	; 0x40
 80007ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007d0:	9301      	str	r3, [sp, #4]
 80007d2:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 80007d4:	4b14      	ldr	r3, [pc, #80]	; (8000828 <HAL_PWREx_EnableOverDrive+0x70>)
 80007d6:	2201      	movs	r2, #1
 80007d8:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 80007da:	f002 f851 	bl	8002880 <HAL_GetTick>
 80007de:	4605      	mov	r5, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80007e0:	6863      	ldr	r3, [r4, #4]
 80007e2:	03da      	lsls	r2, r3, #15
 80007e4:	d50b      	bpl.n	80007fe <HAL_PWREx_EnableOverDrive+0x46>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80007e6:	4b11      	ldr	r3, [pc, #68]	; (800082c <HAL_PWREx_EnableOverDrive+0x74>)

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80007e8:	4c0e      	ldr	r4, [pc, #56]	; (8000824 <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80007ea:	2201      	movs	r2, #1
 80007ec:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 80007ee:	f002 f847 	bl	8002880 <HAL_GetTick>
 80007f2:	4605      	mov	r5, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80007f4:	6863      	ldr	r3, [r4, #4]
 80007f6:	039b      	lsls	r3, r3, #14
 80007f8:	d50a      	bpl.n	8000810 <HAL_PWREx_EnableOverDrive+0x58>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 80007fa:	2000      	movs	r0, #0
 80007fc:	e006      	b.n	800080c <HAL_PWREx_EnableOverDrive+0x54>
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80007fe:	f002 f83f 	bl	8002880 <HAL_GetTick>
 8000802:	1b40      	subs	r0, r0, r5
 8000804:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8000808:	d9ea      	bls.n	80007e0 <HAL_PWREx_EnableOverDrive+0x28>
      return HAL_TIMEOUT;
 800080a:	2003      	movs	r0, #3
}
 800080c:	b003      	add	sp, #12
 800080e:	bd30      	pop	{r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000810:	f002 f836 	bl	8002880 <HAL_GetTick>
 8000814:	1b40      	subs	r0, r0, r5
 8000816:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800081a:	d9eb      	bls.n	80007f4 <HAL_PWREx_EnableOverDrive+0x3c>
 800081c:	e7f5      	b.n	800080a <HAL_PWREx_EnableOverDrive+0x52>
 800081e:	bf00      	nop
 8000820:	40023800 	.word	0x40023800
 8000824:	40007000 	.word	0x40007000
 8000828:	420e0040 	.word	0x420e0040
 800082c:	420e0044 	.word	0x420e0044

08000830 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000830:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000834:	460d      	mov	r5, r1
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8000836:	4604      	mov	r4, r0
 8000838:	b910      	cbnz	r0, 8000840 <HAL_RCC_ClockConfig+0x10>
  {
    return HAL_ERROR;
 800083a:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);

  return HAL_OK;
}
 800083c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000840:	4b43      	ldr	r3, [pc, #268]	; (8000950 <HAL_RCC_ClockConfig+0x120>)
 8000842:	681a      	ldr	r2, [r3, #0]
 8000844:	f002 020f 	and.w	r2, r2, #15
 8000848:	428a      	cmp	r2, r1
 800084a:	d327      	bcc.n	800089c <HAL_RCC_ClockConfig+0x6c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800084c:	6821      	ldr	r1, [r4, #0]
 800084e:	078f      	lsls	r7, r1, #30
 8000850:	d42c      	bmi.n	80008ac <HAL_RCC_ClockConfig+0x7c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000852:	07c8      	lsls	r0, r1, #31
 8000854:	d43f      	bmi.n	80008d6 <HAL_RCC_ClockConfig+0xa6>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000856:	4b3e      	ldr	r3, [pc, #248]	; (8000950 <HAL_RCC_ClockConfig+0x120>)
 8000858:	681a      	ldr	r2, [r3, #0]
 800085a:	f002 020f 	and.w	r2, r2, #15
 800085e:	42aa      	cmp	r2, r5
 8000860:	d864      	bhi.n	800092c <HAL_RCC_ClockConfig+0xfc>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000862:	6822      	ldr	r2, [r4, #0]
 8000864:	0751      	lsls	r1, r2, #29
 8000866:	d46a      	bmi.n	800093e <HAL_RCC_ClockConfig+0x10e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000868:	0713      	lsls	r3, r2, #28
 800086a:	d507      	bpl.n	800087c <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800086c:	4a39      	ldr	r2, [pc, #228]	; (8000954 <HAL_RCC_ClockConfig+0x124>)
 800086e:	6921      	ldr	r1, [r4, #16]
 8000870:	6893      	ldr	r3, [r2, #8]
 8000872:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000876:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800087a:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800087c:	f000 f8b4 	bl	80009e8 <HAL_RCC_GetSysClockFreq>
 8000880:	4b34      	ldr	r3, [pc, #208]	; (8000954 <HAL_RCC_ClockConfig+0x124>)
 8000882:	4a35      	ldr	r2, [pc, #212]	; (8000958 <HAL_RCC_ClockConfig+0x128>)
 8000884:	689b      	ldr	r3, [r3, #8]
 8000886:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800088a:	5cd3      	ldrb	r3, [r2, r3]
 800088c:	40d8      	lsrs	r0, r3
 800088e:	4b33      	ldr	r3, [pc, #204]	; (800095c <HAL_RCC_ClockConfig+0x12c>)
 8000890:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000892:	2000      	movs	r0, #0
 8000894:	f001 ff26 	bl	80026e4 <HAL_InitTick>
  return HAL_OK;
 8000898:	2000      	movs	r0, #0
 800089a:	e7cf      	b.n	800083c <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800089c:	b2ca      	uxtb	r2, r1
 800089e:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	f003 030f 	and.w	r3, r3, #15
 80008a6:	428b      	cmp	r3, r1
 80008a8:	d1c7      	bne.n	800083a <HAL_RCC_ClockConfig+0xa>
 80008aa:	e7cf      	b.n	800084c <HAL_RCC_ClockConfig+0x1c>
 80008ac:	4b29      	ldr	r3, [pc, #164]	; (8000954 <HAL_RCC_ClockConfig+0x124>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80008ae:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80008b2:	bf1e      	ittt	ne
 80008b4:	689a      	ldrne	r2, [r3, #8]
 80008b6:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 80008ba:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80008bc:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80008be:	bf42      	ittt	mi
 80008c0:	689a      	ldrmi	r2, [r3, #8]
 80008c2:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 80008c6:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80008c8:	689a      	ldr	r2, [r3, #8]
 80008ca:	68a0      	ldr	r0, [r4, #8]
 80008cc:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80008d0:	4302      	orrs	r2, r0
 80008d2:	609a      	str	r2, [r3, #8]
 80008d4:	e7bd      	b.n	8000852 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80008d6:	6862      	ldr	r2, [r4, #4]
 80008d8:	4b1e      	ldr	r3, [pc, #120]	; (8000954 <HAL_RCC_ClockConfig+0x124>)
 80008da:	2a01      	cmp	r2, #1
 80008dc:	d11c      	bne.n	8000918 <HAL_RCC_ClockConfig+0xe8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80008e4:	d0a9      	beq.n	800083a <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80008e6:	4e1b      	ldr	r6, [pc, #108]	; (8000954 <HAL_RCC_ClockConfig+0x124>)
 80008e8:	68b3      	ldr	r3, [r6, #8]
 80008ea:	f023 0303 	bic.w	r3, r3, #3
 80008ee:	4313      	orrs	r3, r2
 80008f0:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80008f2:	f001 ffc5 	bl	8002880 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80008f6:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80008fa:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80008fc:	68b3      	ldr	r3, [r6, #8]
 80008fe:	6862      	ldr	r2, [r4, #4]
 8000900:	f003 030c 	and.w	r3, r3, #12
 8000904:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000908:	d0a5      	beq.n	8000856 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800090a:	f001 ffb9 	bl	8002880 <HAL_GetTick>
 800090e:	1bc0      	subs	r0, r0, r7
 8000910:	4540      	cmp	r0, r8
 8000912:	d9f3      	bls.n	80008fc <HAL_RCC_ClockConfig+0xcc>
        return HAL_TIMEOUT;
 8000914:	2003      	movs	r0, #3
 8000916:	e791      	b.n	800083c <HAL_RCC_ClockConfig+0xc>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000918:	1e91      	subs	r1, r2, #2
 800091a:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800091c:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800091e:	d802      	bhi.n	8000926 <HAL_RCC_ClockConfig+0xf6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000920:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000924:	e7de      	b.n	80008e4 <HAL_RCC_ClockConfig+0xb4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000926:	f013 0f02 	tst.w	r3, #2
 800092a:	e7db      	b.n	80008e4 <HAL_RCC_ClockConfig+0xb4>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800092c:	b2ea      	uxtb	r2, r5
 800092e:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	f003 030f 	and.w	r3, r3, #15
 8000936:	42ab      	cmp	r3, r5
 8000938:	f47f af7f 	bne.w	800083a <HAL_RCC_ClockConfig+0xa>
 800093c:	e791      	b.n	8000862 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800093e:	4905      	ldr	r1, [pc, #20]	; (8000954 <HAL_RCC_ClockConfig+0x124>)
 8000940:	68e0      	ldr	r0, [r4, #12]
 8000942:	688b      	ldr	r3, [r1, #8]
 8000944:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8000948:	4303      	orrs	r3, r0
 800094a:	608b      	str	r3, [r1, #8]
 800094c:	e78c      	b.n	8000868 <HAL_RCC_ClockConfig+0x38>
 800094e:	bf00      	nop
 8000950:	40023c00 	.word	0x40023c00
 8000954:	40023800 	.word	0x40023800
 8000958:	0800319d 	.word	0x0800319d
 800095c:	20000010 	.word	0x20000010

08000960 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8000960:	4b01      	ldr	r3, [pc, #4]	; (8000968 <HAL_RCC_GetHCLKFreq+0x8>)
 8000962:	6818      	ldr	r0, [r3, #0]
 8000964:	4770      	bx	lr
 8000966:	bf00      	nop
 8000968:	20000010 	.word	0x20000010

0800096c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800096c:	4b04      	ldr	r3, [pc, #16]	; (8000980 <HAL_RCC_GetPCLK1Freq+0x14>)
 800096e:	4a05      	ldr	r2, [pc, #20]	; (8000984 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000970:	689b      	ldr	r3, [r3, #8]
 8000972:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8000976:	5cd3      	ldrb	r3, [r2, r3]
 8000978:	4a03      	ldr	r2, [pc, #12]	; (8000988 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800097a:	6810      	ldr	r0, [r2, #0]
}
 800097c:	40d8      	lsrs	r0, r3
 800097e:	4770      	bx	lr
 8000980:	40023800 	.word	0x40023800
 8000984:	080031ad 	.word	0x080031ad
 8000988:	20000010 	.word	0x20000010

0800098c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800098c:	4b04      	ldr	r3, [pc, #16]	; (80009a0 <HAL_RCC_GetPCLK2Freq+0x14>)
 800098e:	4a05      	ldr	r2, [pc, #20]	; (80009a4 <HAL_RCC_GetPCLK2Freq+0x18>)
 8000990:	689b      	ldr	r3, [r3, #8]
 8000992:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8000996:	5cd3      	ldrb	r3, [r2, r3]
 8000998:	4a03      	ldr	r2, [pc, #12]	; (80009a8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800099a:	6810      	ldr	r0, [r2, #0]
}
 800099c:	40d8      	lsrs	r0, r3
 800099e:	4770      	bx	lr
 80009a0:	40023800 	.word	0x40023800
 80009a4:	080031ad 	.word	0x080031ad
 80009a8:	20000010 	.word	0x20000010

080009ac <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80009ac:	230f      	movs	r3, #15
 80009ae:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80009b0:	4b0b      	ldr	r3, [pc, #44]	; (80009e0 <HAL_RCC_GetClockConfig+0x34>)
 80009b2:	689a      	ldr	r2, [r3, #8]
 80009b4:	f002 0203 	and.w	r2, r2, #3
 80009b8:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80009ba:	689a      	ldr	r2, [r3, #8]
 80009bc:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 80009c0:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80009c2:	689a      	ldr	r2, [r3, #8]
 80009c4:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 80009c8:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80009ca:	689b      	ldr	r3, [r3, #8]
 80009cc:	08db      	lsrs	r3, r3, #3
 80009ce:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 80009d2:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80009d4:	4b03      	ldr	r3, [pc, #12]	; (80009e4 <HAL_RCC_GetClockConfig+0x38>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	f003 030f 	and.w	r3, r3, #15
 80009dc:	600b      	str	r3, [r1, #0]
}
 80009de:	4770      	bx	lr
 80009e0:	40023800 	.word	0x40023800
 80009e4:	40023c00 	.word	0x40023c00

080009e8 <HAL_RCC_GetSysClockFreq>:
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80009e8:	4920      	ldr	r1, [pc, #128]	; (8000a6c <HAL_RCC_GetSysClockFreq+0x84>)
{
 80009ea:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80009ec:	688b      	ldr	r3, [r1, #8]
 80009ee:	f003 030c 	and.w	r3, r3, #12
 80009f2:	2b08      	cmp	r3, #8
 80009f4:	d007      	beq.n	8000a06 <HAL_RCC_GetSysClockFreq+0x1e>
 80009f6:	2b0c      	cmp	r3, #12
 80009f8:	d020      	beq.n	8000a3c <HAL_RCC_GetSysClockFreq+0x54>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80009fa:	481d      	ldr	r0, [pc, #116]	; (8000a70 <HAL_RCC_GetSysClockFreq+0x88>)
 80009fc:	4a1d      	ldr	r2, [pc, #116]	; (8000a74 <HAL_RCC_GetSysClockFreq+0x8c>)
 80009fe:	2b04      	cmp	r3, #4
 8000a00:	bf18      	it	ne
 8000a02:	4610      	movne	r0, r2
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000a04:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000a06:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000a08:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000a0a:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000a0c:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000a10:	bf14      	ite	ne
 8000a12:	4817      	ldrne	r0, [pc, #92]	; (8000a70 <HAL_RCC_GetSysClockFreq+0x88>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000a14:	4817      	ldreq	r0, [pc, #92]	; (8000a74 <HAL_RCC_GetSysClockFreq+0x8c>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000a16:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8000a1a:	bf18      	it	ne
 8000a1c:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000a1e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000a22:	fba1 0100 	umull	r0, r1, r1, r0
 8000a26:	f7ff fbf3 	bl	8000210 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000a2a:	4b10      	ldr	r3, [pc, #64]	; (8000a6c <HAL_RCC_GetSysClockFreq+0x84>)
 8000a2c:	685b      	ldr	r3, [r3, #4]
 8000a2e:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8000a32:	3301      	adds	r3, #1
 8000a34:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllr;
 8000a36:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8000a3a:	e7e3      	b.n	8000a04 <HAL_RCC_GetSysClockFreq+0x1c>
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000a3c:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000a3e:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000a40:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000a42:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000a46:	bf14      	ite	ne
 8000a48:	4809      	ldrne	r0, [pc, #36]	; (8000a70 <HAL_RCC_GetSysClockFreq+0x88>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000a4a:	480a      	ldreq	r0, [pc, #40]	; (8000a74 <HAL_RCC_GetSysClockFreq+0x8c>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000a4c:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8000a50:	bf18      	it	ne
 8000a52:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000a54:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000a58:	fba1 0100 	umull	r0, r1, r1, r0
 8000a5c:	f7ff fbd8 	bl	8000210 <__aeabi_uldivmod>
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8000a60:	4b02      	ldr	r3, [pc, #8]	; (8000a6c <HAL_RCC_GetSysClockFreq+0x84>)
 8000a62:	685b      	ldr	r3, [r3, #4]
 8000a64:	f3c3 7302 	ubfx	r3, r3, #28, #3
 8000a68:	e7e5      	b.n	8000a36 <HAL_RCC_GetSysClockFreq+0x4e>
 8000a6a:	bf00      	nop
 8000a6c:	40023800 	.word	0x40023800
 8000a70:	007a1200 	.word	0x007a1200
 8000a74:	00f42400 	.word	0x00f42400

08000a78 <HAL_RCC_OscConfig>:
  uint32_t tickstart = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a78:	6803      	ldr	r3, [r0, #0]
{
 8000a7a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a7e:	07df      	lsls	r7, r3, #31
{
 8000a80:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a82:	d410      	bmi.n	8000aa6 <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000a84:	6823      	ldr	r3, [r4, #0]
 8000a86:	079e      	lsls	r6, r3, #30
 8000a88:	d467      	bmi.n	8000b5a <HAL_RCC_OscConfig+0xe2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000a8a:	6823      	ldr	r3, [r4, #0]
 8000a8c:	071a      	lsls	r2, r3, #28
 8000a8e:	f100 80b2 	bmi.w	8000bf6 <HAL_RCC_OscConfig+0x17e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000a92:	6823      	ldr	r3, [r4, #0]
 8000a94:	075b      	lsls	r3, r3, #29
 8000a96:	f100 80d0 	bmi.w	8000c3a <HAL_RCC_OscConfig+0x1c2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000a9a:	69a2      	ldr	r2, [r4, #24]
 8000a9c:	2a00      	cmp	r2, #0
 8000a9e:	f040 8139 	bne.w	8000d14 <HAL_RCC_OscConfig+0x29c>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8000aa2:	2000      	movs	r0, #0
 8000aa4:	e01e      	b.n	8000ae4 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8000aa6:	4b97      	ldr	r3, [pc, #604]	; (8000d04 <HAL_RCC_OscConfig+0x28c>)
 8000aa8:	689a      	ldr	r2, [r3, #8]
 8000aaa:	f002 020c 	and.w	r2, r2, #12
 8000aae:	2a04      	cmp	r2, #4
 8000ab0:	d010      	beq.n	8000ad4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8000ab2:	689a      	ldr	r2, [r3, #8]
 8000ab4:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8000ab8:	2a08      	cmp	r2, #8
 8000aba:	d102      	bne.n	8000ac2 <HAL_RCC_OscConfig+0x4a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8000abc:	685b      	ldr	r3, [r3, #4]
 8000abe:	025d      	lsls	r5, r3, #9
 8000ac0:	d408      	bmi.n	8000ad4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000ac2:	4b90      	ldr	r3, [pc, #576]	; (8000d04 <HAL_RCC_OscConfig+0x28c>)
 8000ac4:	689a      	ldr	r2, [r3, #8]
 8000ac6:	f002 020c 	and.w	r2, r2, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8000aca:	2a0c      	cmp	r2, #12
 8000acc:	d10d      	bne.n	8000aea <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000ace:	685a      	ldr	r2, [r3, #4]
 8000ad0:	0250      	lsls	r0, r2, #9
 8000ad2:	d50a      	bpl.n	8000aea <HAL_RCC_OscConfig+0x72>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ad4:	4b8b      	ldr	r3, [pc, #556]	; (8000d04 <HAL_RCC_OscConfig+0x28c>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	0399      	lsls	r1, r3, #14
 8000ada:	d5d3      	bpl.n	8000a84 <HAL_RCC_OscConfig+0xc>
 8000adc:	6863      	ldr	r3, [r4, #4]
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d1d0      	bne.n	8000a84 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8000ae2:	2001      	movs	r0, #1
}
 8000ae4:	b002      	add	sp, #8
 8000ae6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000aea:	6862      	ldr	r2, [r4, #4]
 8000aec:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8000af0:	d111      	bne.n	8000b16 <HAL_RCC_OscConfig+0x9e>
 8000af2:	681a      	ldr	r2, [r3, #0]
 8000af4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000af8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000afa:	f001 fec1 	bl	8002880 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000afe:	4d81      	ldr	r5, [pc, #516]	; (8000d04 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 8000b00:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b02:	682b      	ldr	r3, [r5, #0]
 8000b04:	039a      	lsls	r2, r3, #14
 8000b06:	d4bd      	bmi.n	8000a84 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b08:	f001 feba 	bl	8002880 <HAL_GetTick>
 8000b0c:	1b80      	subs	r0, r0, r6
 8000b0e:	2864      	cmp	r0, #100	; 0x64
 8000b10:	d9f7      	bls.n	8000b02 <HAL_RCC_OscConfig+0x8a>
            return HAL_TIMEOUT;
 8000b12:	2003      	movs	r0, #3
 8000b14:	e7e6      	b.n	8000ae4 <HAL_RCC_OscConfig+0x6c>
 8000b16:	4d7b      	ldr	r5, [pc, #492]	; (8000d04 <HAL_RCC_OscConfig+0x28c>)
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b18:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 8000b1c:	682b      	ldr	r3, [r5, #0]
 8000b1e:	d107      	bne.n	8000b30 <HAL_RCC_OscConfig+0xb8>
 8000b20:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000b24:	602b      	str	r3, [r5, #0]
 8000b26:	682b      	ldr	r3, [r5, #0]
 8000b28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b2c:	602b      	str	r3, [r5, #0]
 8000b2e:	e7e4      	b.n	8000afa <HAL_RCC_OscConfig+0x82>
 8000b30:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b34:	602b      	str	r3, [r5, #0]
 8000b36:	682b      	ldr	r3, [r5, #0]
 8000b38:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b3c:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000b3e:	2a00      	cmp	r2, #0
 8000b40:	d1db      	bne.n	8000afa <HAL_RCC_OscConfig+0x82>
        tickstart = HAL_GetTick();
 8000b42:	f001 fe9d 	bl	8002880 <HAL_GetTick>
 8000b46:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b48:	682b      	ldr	r3, [r5, #0]
 8000b4a:	039b      	lsls	r3, r3, #14
 8000b4c:	d59a      	bpl.n	8000a84 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b4e:	f001 fe97 	bl	8002880 <HAL_GetTick>
 8000b52:	1b80      	subs	r0, r0, r6
 8000b54:	2864      	cmp	r0, #100	; 0x64
 8000b56:	d9f7      	bls.n	8000b48 <HAL_RCC_OscConfig+0xd0>
 8000b58:	e7db      	b.n	8000b12 <HAL_RCC_OscConfig+0x9a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8000b5a:	4b6a      	ldr	r3, [pc, #424]	; (8000d04 <HAL_RCC_OscConfig+0x28c>)
 8000b5c:	689a      	ldr	r2, [r3, #8]
 8000b5e:	f012 0f0c 	tst.w	r2, #12
 8000b62:	d010      	beq.n	8000b86 <HAL_RCC_OscConfig+0x10e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8000b64:	689a      	ldr	r2, [r3, #8]
 8000b66:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8000b6a:	2a08      	cmp	r2, #8
 8000b6c:	d102      	bne.n	8000b74 <HAL_RCC_OscConfig+0xfc>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8000b6e:	685b      	ldr	r3, [r3, #4]
 8000b70:	025f      	lsls	r7, r3, #9
 8000b72:	d508      	bpl.n	8000b86 <HAL_RCC_OscConfig+0x10e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000b74:	4a63      	ldr	r2, [pc, #396]	; (8000d04 <HAL_RCC_OscConfig+0x28c>)
 8000b76:	6893      	ldr	r3, [r2, #8]
 8000b78:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8000b7c:	2b0c      	cmp	r3, #12
 8000b7e:	d111      	bne.n	8000ba4 <HAL_RCC_OscConfig+0x12c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000b80:	6853      	ldr	r3, [r2, #4]
 8000b82:	025e      	lsls	r6, r3, #9
 8000b84:	d40e      	bmi.n	8000ba4 <HAL_RCC_OscConfig+0x12c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b86:	4b5f      	ldr	r3, [pc, #380]	; (8000d04 <HAL_RCC_OscConfig+0x28c>)
 8000b88:	681a      	ldr	r2, [r3, #0]
 8000b8a:	0795      	lsls	r5, r2, #30
 8000b8c:	d502      	bpl.n	8000b94 <HAL_RCC_OscConfig+0x11c>
 8000b8e:	68e2      	ldr	r2, [r4, #12]
 8000b90:	2a01      	cmp	r2, #1
 8000b92:	d1a6      	bne.n	8000ae2 <HAL_RCC_OscConfig+0x6a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b94:	681a      	ldr	r2, [r3, #0]
 8000b96:	6921      	ldr	r1, [r4, #16]
 8000b98:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8000b9c:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8000ba0:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ba2:	e772      	b.n	8000a8a <HAL_RCC_OscConfig+0x12>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000ba4:	68e2      	ldr	r2, [r4, #12]
 8000ba6:	4b58      	ldr	r3, [pc, #352]	; (8000d08 <HAL_RCC_OscConfig+0x290>)
 8000ba8:	b1b2      	cbz	r2, 8000bd8 <HAL_RCC_OscConfig+0x160>
        __HAL_RCC_HSI_ENABLE();
 8000baa:	2201      	movs	r2, #1
 8000bac:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000bae:	f001 fe67 	bl	8002880 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bb2:	4d54      	ldr	r5, [pc, #336]	; (8000d04 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 8000bb4:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bb6:	682b      	ldr	r3, [r5, #0]
 8000bb8:	0798      	lsls	r0, r3, #30
 8000bba:	d507      	bpl.n	8000bcc <HAL_RCC_OscConfig+0x154>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bbc:	682b      	ldr	r3, [r5, #0]
 8000bbe:	6922      	ldr	r2, [r4, #16]
 8000bc0:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000bc4:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000bc8:	602b      	str	r3, [r5, #0]
 8000bca:	e75e      	b.n	8000a8a <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000bcc:	f001 fe58 	bl	8002880 <HAL_GetTick>
 8000bd0:	1b80      	subs	r0, r0, r6
 8000bd2:	2802      	cmp	r0, #2
 8000bd4:	d9ef      	bls.n	8000bb6 <HAL_RCC_OscConfig+0x13e>
 8000bd6:	e79c      	b.n	8000b12 <HAL_RCC_OscConfig+0x9a>
        __HAL_RCC_HSI_DISABLE();
 8000bd8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000bda:	f001 fe51 	bl	8002880 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000bde:	4d49      	ldr	r5, [pc, #292]	; (8000d04 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 8000be0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000be2:	682b      	ldr	r3, [r5, #0]
 8000be4:	0799      	lsls	r1, r3, #30
 8000be6:	f57f af50 	bpl.w	8000a8a <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000bea:	f001 fe49 	bl	8002880 <HAL_GetTick>
 8000bee:	1b80      	subs	r0, r0, r6
 8000bf0:	2802      	cmp	r0, #2
 8000bf2:	d9f6      	bls.n	8000be2 <HAL_RCC_OscConfig+0x16a>
 8000bf4:	e78d      	b.n	8000b12 <HAL_RCC_OscConfig+0x9a>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000bf6:	6962      	ldr	r2, [r4, #20]
 8000bf8:	4b44      	ldr	r3, [pc, #272]	; (8000d0c <HAL_RCC_OscConfig+0x294>)
 8000bfa:	b17a      	cbz	r2, 8000c1c <HAL_RCC_OscConfig+0x1a4>
      __HAL_RCC_LSI_ENABLE();
 8000bfc:	2201      	movs	r2, #1
 8000bfe:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000c00:	f001 fe3e 	bl	8002880 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c04:	4d3f      	ldr	r5, [pc, #252]	; (8000d04 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 8000c06:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c08:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000c0a:	079f      	lsls	r7, r3, #30
 8000c0c:	f53f af41 	bmi.w	8000a92 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c10:	f001 fe36 	bl	8002880 <HAL_GetTick>
 8000c14:	1b80      	subs	r0, r0, r6
 8000c16:	2802      	cmp	r0, #2
 8000c18:	d9f6      	bls.n	8000c08 <HAL_RCC_OscConfig+0x190>
 8000c1a:	e77a      	b.n	8000b12 <HAL_RCC_OscConfig+0x9a>
      __HAL_RCC_LSI_DISABLE();
 8000c1c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000c1e:	f001 fe2f 	bl	8002880 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c22:	4d38      	ldr	r5, [pc, #224]	; (8000d04 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 8000c24:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c26:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000c28:	0798      	lsls	r0, r3, #30
 8000c2a:	f57f af32 	bpl.w	8000a92 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c2e:	f001 fe27 	bl	8002880 <HAL_GetTick>
 8000c32:	1b80      	subs	r0, r0, r6
 8000c34:	2802      	cmp	r0, #2
 8000c36:	d9f6      	bls.n	8000c26 <HAL_RCC_OscConfig+0x1ae>
 8000c38:	e76b      	b.n	8000b12 <HAL_RCC_OscConfig+0x9a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000c3a:	4b32      	ldr	r3, [pc, #200]	; (8000d04 <HAL_RCC_OscConfig+0x28c>)
 8000c3c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c3e:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8000c42:	d128      	bne.n	8000c96 <HAL_RCC_OscConfig+0x21e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000c44:	9201      	str	r2, [sp, #4]
 8000c46:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c48:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000c4c:	641a      	str	r2, [r3, #64]	; 0x40
 8000c4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c54:	9301      	str	r3, [sp, #4]
 8000c56:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000c58:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000c5a:	4d2d      	ldr	r5, [pc, #180]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000c5c:	682b      	ldr	r3, [r5, #0]
 8000c5e:	05d9      	lsls	r1, r3, #23
 8000c60:	d51b      	bpl.n	8000c9a <HAL_RCC_OscConfig+0x222>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000c62:	68a3      	ldr	r3, [r4, #8]
 8000c64:	4d27      	ldr	r5, [pc, #156]	; (8000d04 <HAL_RCC_OscConfig+0x28c>)
 8000c66:	2b01      	cmp	r3, #1
 8000c68:	d127      	bne.n	8000cba <HAL_RCC_OscConfig+0x242>
 8000c6a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000c6c:	f043 0301 	orr.w	r3, r3, #1
 8000c70:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8000c72:	f001 fe05 	bl	8002880 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000c76:	4d23      	ldr	r5, [pc, #140]	; (8000d04 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 8000c78:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000c7a:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000c7e:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000c80:	079b      	lsls	r3, r3, #30
 8000c82:	d539      	bpl.n	8000cf8 <HAL_RCC_OscConfig+0x280>
    if(pwrclkchanged == SET)
 8000c84:	2e00      	cmp	r6, #0
 8000c86:	f43f af08 	beq.w	8000a9a <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000c8a:	4a1e      	ldr	r2, [pc, #120]	; (8000d04 <HAL_RCC_OscConfig+0x28c>)
 8000c8c:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000c8e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000c92:	6413      	str	r3, [r2, #64]	; 0x40
 8000c94:	e701      	b.n	8000a9a <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 8000c96:	2600      	movs	r6, #0
 8000c98:	e7df      	b.n	8000c5a <HAL_RCC_OscConfig+0x1e2>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000c9a:	682b      	ldr	r3, [r5, #0]
 8000c9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ca0:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8000ca2:	f001 fded 	bl	8002880 <HAL_GetTick>
 8000ca6:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ca8:	682b      	ldr	r3, [r5, #0]
 8000caa:	05da      	lsls	r2, r3, #23
 8000cac:	d4d9      	bmi.n	8000c62 <HAL_RCC_OscConfig+0x1ea>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000cae:	f001 fde7 	bl	8002880 <HAL_GetTick>
 8000cb2:	1bc0      	subs	r0, r0, r7
 8000cb4:	2802      	cmp	r0, #2
 8000cb6:	d9f7      	bls.n	8000ca8 <HAL_RCC_OscConfig+0x230>
 8000cb8:	e72b      	b.n	8000b12 <HAL_RCC_OscConfig+0x9a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000cba:	2b05      	cmp	r3, #5
 8000cbc:	d104      	bne.n	8000cc8 <HAL_RCC_OscConfig+0x250>
 8000cbe:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000cc0:	f043 0304 	orr.w	r3, r3, #4
 8000cc4:	672b      	str	r3, [r5, #112]	; 0x70
 8000cc6:	e7d0      	b.n	8000c6a <HAL_RCC_OscConfig+0x1f2>
 8000cc8:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000cca:	f022 0201 	bic.w	r2, r2, #1
 8000cce:	672a      	str	r2, [r5, #112]	; 0x70
 8000cd0:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000cd2:	f022 0204 	bic.w	r2, r2, #4
 8000cd6:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d1ca      	bne.n	8000c72 <HAL_RCC_OscConfig+0x1fa>
      tickstart = HAL_GetTick();
 8000cdc:	f001 fdd0 	bl	8002880 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ce0:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000ce4:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ce6:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000ce8:	0798      	lsls	r0, r3, #30
 8000cea:	d5cb      	bpl.n	8000c84 <HAL_RCC_OscConfig+0x20c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000cec:	f001 fdc8 	bl	8002880 <HAL_GetTick>
 8000cf0:	1bc0      	subs	r0, r0, r7
 8000cf2:	4540      	cmp	r0, r8
 8000cf4:	d9f7      	bls.n	8000ce6 <HAL_RCC_OscConfig+0x26e>
 8000cf6:	e70c      	b.n	8000b12 <HAL_RCC_OscConfig+0x9a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000cf8:	f001 fdc2 	bl	8002880 <HAL_GetTick>
 8000cfc:	1bc0      	subs	r0, r0, r7
 8000cfe:	4540      	cmp	r0, r8
 8000d00:	d9bd      	bls.n	8000c7e <HAL_RCC_OscConfig+0x206>
 8000d02:	e706      	b.n	8000b12 <HAL_RCC_OscConfig+0x9a>
 8000d04:	40023800 	.word	0x40023800
 8000d08:	42470000 	.word	0x42470000
 8000d0c:	42470e80 	.word	0x42470e80
 8000d10:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000d14:	4d23      	ldr	r5, [pc, #140]	; (8000da4 <HAL_RCC_OscConfig+0x32c>)
 8000d16:	68ab      	ldr	r3, [r5, #8]
 8000d18:	f003 030c 	and.w	r3, r3, #12
 8000d1c:	2b08      	cmp	r3, #8
 8000d1e:	f43f aee0 	beq.w	8000ae2 <HAL_RCC_OscConfig+0x6a>
 8000d22:	4e21      	ldr	r6, [pc, #132]	; (8000da8 <HAL_RCC_OscConfig+0x330>)
 8000d24:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000d26:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000d28:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000d2a:	d12d      	bne.n	8000d88 <HAL_RCC_OscConfig+0x310>
        tickstart = HAL_GetTick();
 8000d2c:	f001 fda8 	bl	8002880 <HAL_GetTick>
 8000d30:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000d32:	682b      	ldr	r3, [r5, #0]
 8000d34:	0199      	lsls	r1, r3, #6
 8000d36:	d421      	bmi.n	8000d7c <HAL_RCC_OscConfig+0x304>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000d38:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
 8000d3c:	4313      	orrs	r3, r2
 8000d3e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000d40:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8000d44:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000d46:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000d4a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8000d4c:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8000d50:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d52:	4c14      	ldr	r4, [pc, #80]	; (8000da4 <HAL_RCC_OscConfig+0x32c>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000d54:	0852      	lsrs	r2, r2, #1
 8000d56:	3a01      	subs	r2, #1
 8000d58:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d5c:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000d5e:	2301      	movs	r3, #1
 8000d60:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000d62:	f001 fd8d 	bl	8002880 <HAL_GetTick>
 8000d66:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d68:	6823      	ldr	r3, [r4, #0]
 8000d6a:	019a      	lsls	r2, r3, #6
 8000d6c:	f53f ae99 	bmi.w	8000aa2 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d70:	f001 fd86 	bl	8002880 <HAL_GetTick>
 8000d74:	1b40      	subs	r0, r0, r5
 8000d76:	2802      	cmp	r0, #2
 8000d78:	d9f6      	bls.n	8000d68 <HAL_RCC_OscConfig+0x2f0>
 8000d7a:	e6ca      	b.n	8000b12 <HAL_RCC_OscConfig+0x9a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d7c:	f001 fd80 	bl	8002880 <HAL_GetTick>
 8000d80:	1bc0      	subs	r0, r0, r7
 8000d82:	2802      	cmp	r0, #2
 8000d84:	d9d5      	bls.n	8000d32 <HAL_RCC_OscConfig+0x2ba>
 8000d86:	e6c4      	b.n	8000b12 <HAL_RCC_OscConfig+0x9a>
        tickstart = HAL_GetTick();
 8000d88:	f001 fd7a 	bl	8002880 <HAL_GetTick>
 8000d8c:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000d8e:	682b      	ldr	r3, [r5, #0]
 8000d90:	019b      	lsls	r3, r3, #6
 8000d92:	f57f ae86 	bpl.w	8000aa2 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d96:	f001 fd73 	bl	8002880 <HAL_GetTick>
 8000d9a:	1b00      	subs	r0, r0, r4
 8000d9c:	2802      	cmp	r0, #2
 8000d9e:	d9f6      	bls.n	8000d8e <HAL_RCC_OscConfig+0x316>
 8000da0:	e6b7      	b.n	8000b12 <HAL_RCC_OscConfig+0x9a>
 8000da2:	bf00      	nop
 8000da4:	40023800 	.word	0x40023800
 8000da8:	42470060 	.word	0x42470060

08000dac <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8000dac:	6803      	ldr	r3, [r0, #0]
 8000dae:	68da      	ldr	r2, [r3, #12]
 8000db0:	f042 0201 	orr.w	r2, r2, #1
 8000db4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8000db6:	689a      	ldr	r2, [r3, #8]
 8000db8:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8000dbc:	2a06      	cmp	r2, #6
  {
    __HAL_TIM_ENABLE(htim);
 8000dbe:	bf1e      	ittt	ne
 8000dc0:	681a      	ldrne	r2, [r3, #0]
 8000dc2:	f042 0201 	orrne.w	r2, r2, #1
 8000dc6:	601a      	strne	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 8000dc8:	2000      	movs	r0, #0
 8000dca:	4770      	bx	lr

08000dcc <HAL_TIM_OC_DelayElapsedCallback>:
 8000dcc:	4770      	bx	lr

08000dce <HAL_TIM_IC_CaptureCallback>:
 8000dce:	4770      	bx	lr

08000dd0 <HAL_TIM_PWM_PulseFinishedCallback>:
 8000dd0:	4770      	bx	lr

08000dd2 <HAL_TIM_TriggerCallback>:
 8000dd2:	4770      	bx	lr

08000dd4 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000dd4:	6803      	ldr	r3, [r0, #0]
 8000dd6:	691a      	ldr	r2, [r3, #16]
 8000dd8:	0791      	lsls	r1, r2, #30
{
 8000dda:	b510      	push	{r4, lr}
 8000ddc:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000dde:	d50e      	bpl.n	8000dfe <HAL_TIM_IRQHandler+0x2a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8000de0:	68da      	ldr	r2, [r3, #12]
 8000de2:	0792      	lsls	r2, r2, #30
 8000de4:	d50b      	bpl.n	8000dfe <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8000de6:	f06f 0202 	mvn.w	r2, #2
 8000dea:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000dec:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000dee:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000df0:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000df2:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000df4:	d077      	beq.n	8000ee6 <HAL_TIM_IRQHandler+0x112>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8000df6:	f7ff ffea 	bl	8000dce <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8000dfe:	6823      	ldr	r3, [r4, #0]
 8000e00:	691a      	ldr	r2, [r3, #16]
 8000e02:	0750      	lsls	r0, r2, #29
 8000e04:	d510      	bpl.n	8000e28 <HAL_TIM_IRQHandler+0x54>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8000e06:	68da      	ldr	r2, [r3, #12]
 8000e08:	0751      	lsls	r1, r2, #29
 8000e0a:	d50d      	bpl.n	8000e28 <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8000e0c:	f06f 0204 	mvn.w	r2, #4
 8000e10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000e12:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000e14:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000e16:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000e1a:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8000e1c:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000e1e:	d068      	beq.n	8000ef2 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8000e20:	f7ff ffd5 	bl	8000dce <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000e24:	2300      	movs	r3, #0
 8000e26:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8000e28:	6823      	ldr	r3, [r4, #0]
 8000e2a:	691a      	ldr	r2, [r3, #16]
 8000e2c:	0712      	lsls	r2, r2, #28
 8000e2e:	d50f      	bpl.n	8000e50 <HAL_TIM_IRQHandler+0x7c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8000e30:	68da      	ldr	r2, [r3, #12]
 8000e32:	0710      	lsls	r0, r2, #28
 8000e34:	d50c      	bpl.n	8000e50 <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8000e36:	f06f 0208 	mvn.w	r2, #8
 8000e3a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000e3c:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000e3e:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000e40:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000e42:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8000e44:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000e46:	d05a      	beq.n	8000efe <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8000e48:	f7ff ffc1 	bl	8000dce <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8000e50:	6823      	ldr	r3, [r4, #0]
 8000e52:	691a      	ldr	r2, [r3, #16]
 8000e54:	06d2      	lsls	r2, r2, #27
 8000e56:	d510      	bpl.n	8000e7a <HAL_TIM_IRQHandler+0xa6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8000e58:	68da      	ldr	r2, [r3, #12]
 8000e5a:	06d0      	lsls	r0, r2, #27
 8000e5c:	d50d      	bpl.n	8000e7a <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8000e5e:	f06f 0210 	mvn.w	r2, #16
 8000e62:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000e64:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000e66:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000e68:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000e6c:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8000e6e:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000e70:	d04b      	beq.n	8000f0a <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8000e72:	f7ff ffac 	bl	8000dce <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000e76:	2300      	movs	r3, #0
 8000e78:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8000e7a:	6823      	ldr	r3, [r4, #0]
 8000e7c:	691a      	ldr	r2, [r3, #16]
 8000e7e:	07d1      	lsls	r1, r2, #31
 8000e80:	d508      	bpl.n	8000e94 <HAL_TIM_IRQHandler+0xc0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8000e82:	68da      	ldr	r2, [r3, #12]
 8000e84:	07d2      	lsls	r2, r2, #31
 8000e86:	d505      	bpl.n	8000e94 <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8000e88:	f06f 0201 	mvn.w	r2, #1
 8000e8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8000e8e:	4620      	mov	r0, r4
 8000e90:	f001 fba4 	bl	80025dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8000e94:	6823      	ldr	r3, [r4, #0]
 8000e96:	691a      	ldr	r2, [r3, #16]
 8000e98:	0610      	lsls	r0, r2, #24
 8000e9a:	d508      	bpl.n	8000eae <HAL_TIM_IRQHandler+0xda>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8000e9c:	68da      	ldr	r2, [r3, #12]
 8000e9e:	0611      	lsls	r1, r2, #24
 8000ea0:	d505      	bpl.n	8000eae <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8000ea2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8000ea6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8000ea8:	4620      	mov	r0, r4
 8000eaa:	f000 f8d4 	bl	8001056 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8000eae:	6823      	ldr	r3, [r4, #0]
 8000eb0:	691a      	ldr	r2, [r3, #16]
 8000eb2:	0652      	lsls	r2, r2, #25
 8000eb4:	d508      	bpl.n	8000ec8 <HAL_TIM_IRQHandler+0xf4>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8000eb6:	68da      	ldr	r2, [r3, #12]
 8000eb8:	0650      	lsls	r0, r2, #25
 8000eba:	d505      	bpl.n	8000ec8 <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8000ebc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8000ec0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8000ec2:	4620      	mov	r0, r4
 8000ec4:	f7ff ff85 	bl	8000dd2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8000ec8:	6823      	ldr	r3, [r4, #0]
 8000eca:	691a      	ldr	r2, [r3, #16]
 8000ecc:	0691      	lsls	r1, r2, #26
 8000ece:	d522      	bpl.n	8000f16 <HAL_TIM_IRQHandler+0x142>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8000ed0:	68da      	ldr	r2, [r3, #12]
 8000ed2:	0692      	lsls	r2, r2, #26
 8000ed4:	d51f      	bpl.n	8000f16 <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8000ed6:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8000eda:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8000edc:	611a      	str	r2, [r3, #16]
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8000ede:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8000ee2:	f000 b8b7 	b.w	8001054 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8000ee6:	f7ff ff71 	bl	8000dcc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000eea:	4620      	mov	r0, r4
 8000eec:	f7ff ff70 	bl	8000dd0 <HAL_TIM_PWM_PulseFinishedCallback>
 8000ef0:	e783      	b.n	8000dfa <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000ef2:	f7ff ff6b 	bl	8000dcc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000ef6:	4620      	mov	r0, r4
 8000ef8:	f7ff ff6a 	bl	8000dd0 <HAL_TIM_PWM_PulseFinishedCallback>
 8000efc:	e792      	b.n	8000e24 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000efe:	f7ff ff65 	bl	8000dcc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000f02:	4620      	mov	r0, r4
 8000f04:	f7ff ff64 	bl	8000dd0 <HAL_TIM_PWM_PulseFinishedCallback>
 8000f08:	e7a0      	b.n	8000e4c <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000f0a:	f7ff ff5f 	bl	8000dcc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000f0e:	4620      	mov	r0, r4
 8000f10:	f7ff ff5e 	bl	8000dd0 <HAL_TIM_PWM_PulseFinishedCallback>
 8000f14:	e7af      	b.n	8000e76 <HAL_TIM_IRQHandler+0xa2>
}
 8000f16:	bd10      	pop	{r4, pc}

08000f18 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000f18:	4a30      	ldr	r2, [pc, #192]	; (8000fdc <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 8000f1a:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000f1c:	4290      	cmp	r0, r2
 8000f1e:	d012      	beq.n	8000f46 <TIM_Base_SetConfig+0x2e>
 8000f20:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000f24:	d00f      	beq.n	8000f46 <TIM_Base_SetConfig+0x2e>
 8000f26:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8000f2a:	4290      	cmp	r0, r2
 8000f2c:	d00b      	beq.n	8000f46 <TIM_Base_SetConfig+0x2e>
 8000f2e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000f32:	4290      	cmp	r0, r2
 8000f34:	d007      	beq.n	8000f46 <TIM_Base_SetConfig+0x2e>
 8000f36:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000f3a:	4290      	cmp	r0, r2
 8000f3c:	d003      	beq.n	8000f46 <TIM_Base_SetConfig+0x2e>
 8000f3e:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8000f42:	4290      	cmp	r0, r2
 8000f44:	d119      	bne.n	8000f7a <TIM_Base_SetConfig+0x62>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8000f46:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000f48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8000f4c:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8000f4e:	4a23      	ldr	r2, [pc, #140]	; (8000fdc <TIM_Base_SetConfig+0xc4>)
 8000f50:	4290      	cmp	r0, r2
 8000f52:	d029      	beq.n	8000fa8 <TIM_Base_SetConfig+0x90>
 8000f54:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000f58:	d026      	beq.n	8000fa8 <TIM_Base_SetConfig+0x90>
 8000f5a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8000f5e:	4290      	cmp	r0, r2
 8000f60:	d022      	beq.n	8000fa8 <TIM_Base_SetConfig+0x90>
 8000f62:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000f66:	4290      	cmp	r0, r2
 8000f68:	d01e      	beq.n	8000fa8 <TIM_Base_SetConfig+0x90>
 8000f6a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000f6e:	4290      	cmp	r0, r2
 8000f70:	d01a      	beq.n	8000fa8 <TIM_Base_SetConfig+0x90>
 8000f72:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8000f76:	4290      	cmp	r0, r2
 8000f78:	d016      	beq.n	8000fa8 <TIM_Base_SetConfig+0x90>
 8000f7a:	4a19      	ldr	r2, [pc, #100]	; (8000fe0 <TIM_Base_SetConfig+0xc8>)
 8000f7c:	4290      	cmp	r0, r2
 8000f7e:	d013      	beq.n	8000fa8 <TIM_Base_SetConfig+0x90>
 8000f80:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000f84:	4290      	cmp	r0, r2
 8000f86:	d00f      	beq.n	8000fa8 <TIM_Base_SetConfig+0x90>
 8000f88:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000f8c:	4290      	cmp	r0, r2
 8000f8e:	d00b      	beq.n	8000fa8 <TIM_Base_SetConfig+0x90>
 8000f90:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8000f94:	4290      	cmp	r0, r2
 8000f96:	d007      	beq.n	8000fa8 <TIM_Base_SetConfig+0x90>
 8000f98:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000f9c:	4290      	cmp	r0, r2
 8000f9e:	d003      	beq.n	8000fa8 <TIM_Base_SetConfig+0x90>
 8000fa0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000fa4:	4290      	cmp	r0, r2
 8000fa6:	d103      	bne.n	8000fb0 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000fa8:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8000faa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000fae:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8000fb0:	694a      	ldr	r2, [r1, #20]
 8000fb2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000fb6:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8000fb8:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8000fba:	688b      	ldr	r3, [r1, #8]
 8000fbc:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8000fbe:	680b      	ldr	r3, [r1, #0]
 8000fc0:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8000fc2:	4b06      	ldr	r3, [pc, #24]	; (8000fdc <TIM_Base_SetConfig+0xc4>)
 8000fc4:	4298      	cmp	r0, r3
 8000fc6:	d003      	beq.n	8000fd0 <TIM_Base_SetConfig+0xb8>
 8000fc8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000fcc:	4298      	cmp	r0, r3
 8000fce:	d101      	bne.n	8000fd4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8000fd0:	690b      	ldr	r3, [r1, #16]
 8000fd2:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	6143      	str	r3, [r0, #20]
}
 8000fd8:	4770      	bx	lr
 8000fda:	bf00      	nop
 8000fdc:	40010000 	.word	0x40010000
 8000fe0:	40014000 	.word	0x40014000

08000fe4 <HAL_TIM_Base_Init>:
{
 8000fe4:	b510      	push	{r4, lr}
  if (htim == NULL)
 8000fe6:	4604      	mov	r4, r0
 8000fe8:	b1a0      	cbz	r0, 8001014 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8000fea:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8000fee:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000ff2:	b91b      	cbnz	r3, 8000ffc <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8000ff4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8000ff8:	f001 fb1a 	bl	8002630 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8000ffc:	2302      	movs	r3, #2
 8000ffe:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001002:	6820      	ldr	r0, [r4, #0]
 8001004:	1d21      	adds	r1, r4, #4
 8001006:	f7ff ff87 	bl	8000f18 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800100a:	2301      	movs	r3, #1
 800100c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001010:	2000      	movs	r0, #0
}
 8001012:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001014:	2001      	movs	r0, #1
 8001016:	e7fc      	b.n	8001012 <HAL_TIM_Base_Init+0x2e>

08001018 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001018:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800101c:	2b01      	cmp	r3, #1
{
 800101e:	b530      	push	{r4, r5, lr}
 8001020:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8001024:	d014      	beq.n	8001050 <HAL_TIMEx_MasterConfigSynchronization+0x38>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001026:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001028:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 800102c:	6862      	ldr	r2, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800102e:	68a3      	ldr	r3, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001030:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001032:	6849      	ldr	r1, [r1, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 8001034:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 8001038:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800103c:	430b      	orrs	r3, r1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800103e:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001040:	6062      	str	r2, [r4, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8001042:	60a3      	str	r3, [r4, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001044:	2301      	movs	r3, #1
 8001046:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800104a:	2300      	movs	r3, #0
 800104c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8001050:	4618      	mov	r0, r3

  return HAL_OK;
}
 8001052:	bd30      	pop	{r4, r5, pc}

08001054 <HAL_TIMEx_CommutCallback>:
 8001054:	4770      	bx	lr

08001056 <HAL_TIMEx_BreakCallback>:
 8001056:	4770      	bx	lr

08001058 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001058:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800105c:	6803      	ldr	r3, [r0, #0]
 800105e:	68c1      	ldr	r1, [r0, #12]
 8001060:	691a      	ldr	r2, [r3, #16]
{
 8001062:	4604      	mov	r4, r0
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001064:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001068:	430a      	orrs	r2, r1
 800106a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800106c:	6925      	ldr	r5, [r4, #16]
 800106e:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001070:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001072:	69c0      	ldr	r0, [r0, #28]
 8001074:	432a      	orrs	r2, r5
 8001076:	6965      	ldr	r5, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 8001078:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800107c:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1,
 800107e:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001082:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8001084:	430a      	orrs	r2, r1
 8001086:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001088:	695a      	ldr	r2, [r3, #20]
 800108a:	69a1      	ldr	r1, [r4, #24]
 800108c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001090:	430a      	orrs	r2, r1

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001092:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001096:	615a      	str	r2, [r3, #20]
 8001098:	4a7a      	ldr	r2, [pc, #488]	; (8001284 <UART_SetConfig+0x22c>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800109a:	d17b      	bne.n	8001194 <UART_SetConfig+0x13c>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800109c:	4293      	cmp	r3, r2
 800109e:	d003      	beq.n	80010a8 <UART_SetConfig+0x50>
 80010a0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80010a4:	4293      	cmp	r3, r2
 80010a6:	d144      	bne.n	8001132 <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80010a8:	f7ff fc70 	bl	800098c <HAL_RCC_GetPCLK2Freq>
 80010ac:	6867      	ldr	r7, [r4, #4]
 80010ae:	2519      	movs	r5, #25
 80010b0:	f04f 0864 	mov.w	r8, #100	; 0x64
 80010b4:	fb05 f300 	mul.w	r3, r5, r0
 80010b8:	007f      	lsls	r7, r7, #1
 80010ba:	fbb3 f3f7 	udiv	r3, r3, r7
 80010be:	fbb3 f3f8 	udiv	r3, r3, r8
 80010c2:	011f      	lsls	r7, r3, #4
 80010c4:	f7ff fc62 	bl	800098c <HAL_RCC_GetPCLK2Freq>
 80010c8:	6863      	ldr	r3, [r4, #4]
 80010ca:	4368      	muls	r0, r5
 80010cc:	005b      	lsls	r3, r3, #1
 80010ce:	fbb0 f6f3 	udiv	r6, r0, r3
 80010d2:	f7ff fc5b 	bl	800098c <HAL_RCC_GetPCLK2Freq>
 80010d6:	6863      	ldr	r3, [r4, #4]
 80010d8:	4368      	muls	r0, r5
 80010da:	005b      	lsls	r3, r3, #1
 80010dc:	fbb0 f3f3 	udiv	r3, r0, r3
 80010e0:	fbb3 f3f8 	udiv	r3, r3, r8
 80010e4:	fb08 6313 	mls	r3, r8, r3, r6
 80010e8:	00db      	lsls	r3, r3, #3
 80010ea:	3332      	adds	r3, #50	; 0x32
 80010ec:	fbb3 f3f8 	udiv	r3, r3, r8
 80010f0:	005b      	lsls	r3, r3, #1
 80010f2:	f403 76f8 	and.w	r6, r3, #496	; 0x1f0
 80010f6:	f7ff fc49 	bl	800098c <HAL_RCC_GetPCLK2Freq>
 80010fa:	6862      	ldr	r2, [r4, #4]
 80010fc:	4368      	muls	r0, r5
 80010fe:	0052      	lsls	r2, r2, #1
 8001100:	fbb0 f9f2 	udiv	r9, r0, r2
 8001104:	f7ff fc42 	bl	800098c <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001108:	6863      	ldr	r3, [r4, #4]
 800110a:	6822      	ldr	r2, [r4, #0]
 800110c:	4368      	muls	r0, r5
 800110e:	005b      	lsls	r3, r3, #1
 8001110:	fbb0 f3f3 	udiv	r3, r0, r3
 8001114:	fbb3 f3f8 	udiv	r3, r3, r8
 8001118:	fb08 9313 	mls	r3, r8, r3, r9
 800111c:	00db      	lsls	r3, r3, #3
 800111e:	3332      	adds	r3, #50	; 0x32
 8001120:	fbb3 f3f8 	udiv	r3, r3, r8
 8001124:	f003 0307 	and.w	r3, r3, #7
 8001128:	443b      	add	r3, r7
 800112a:	4433      	add	r3, r6
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800112c:	6093      	str	r3, [r2, #8]
    }
  }
}
 800112e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001132:	f7ff fc1b 	bl	800096c <HAL_RCC_GetPCLK1Freq>
 8001136:	6867      	ldr	r7, [r4, #4]
 8001138:	2519      	movs	r5, #25
 800113a:	f04f 0864 	mov.w	r8, #100	; 0x64
 800113e:	fb05 f300 	mul.w	r3, r5, r0
 8001142:	007f      	lsls	r7, r7, #1
 8001144:	fbb3 f3f7 	udiv	r3, r3, r7
 8001148:	fbb3 f3f8 	udiv	r3, r3, r8
 800114c:	011f      	lsls	r7, r3, #4
 800114e:	f7ff fc0d 	bl	800096c <HAL_RCC_GetPCLK1Freq>
 8001152:	6863      	ldr	r3, [r4, #4]
 8001154:	4368      	muls	r0, r5
 8001156:	005b      	lsls	r3, r3, #1
 8001158:	fbb0 f6f3 	udiv	r6, r0, r3
 800115c:	f7ff fc06 	bl	800096c <HAL_RCC_GetPCLK1Freq>
 8001160:	6863      	ldr	r3, [r4, #4]
 8001162:	4368      	muls	r0, r5
 8001164:	005b      	lsls	r3, r3, #1
 8001166:	fbb0 f3f3 	udiv	r3, r0, r3
 800116a:	fbb3 f3f8 	udiv	r3, r3, r8
 800116e:	fb08 6313 	mls	r3, r8, r3, r6
 8001172:	00db      	lsls	r3, r3, #3
 8001174:	3332      	adds	r3, #50	; 0x32
 8001176:	fbb3 f3f8 	udiv	r3, r3, r8
 800117a:	005b      	lsls	r3, r3, #1
 800117c:	f403 76f8 	and.w	r6, r3, #496	; 0x1f0
 8001180:	f7ff fbf4 	bl	800096c <HAL_RCC_GetPCLK1Freq>
 8001184:	6862      	ldr	r2, [r4, #4]
 8001186:	4368      	muls	r0, r5
 8001188:	0052      	lsls	r2, r2, #1
 800118a:	fbb0 f9f2 	udiv	r9, r0, r2
 800118e:	f7ff fbed 	bl	800096c <HAL_RCC_GetPCLK1Freq>
 8001192:	e7b9      	b.n	8001108 <UART_SetConfig+0xb0>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001194:	4293      	cmp	r3, r2
 8001196:	d002      	beq.n	800119e <UART_SetConfig+0x146>
 8001198:	4a3b      	ldr	r2, [pc, #236]	; (8001288 <UART_SetConfig+0x230>)
 800119a:	4293      	cmp	r3, r2
 800119c:	d141      	bne.n	8001222 <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800119e:	f7ff fbf5 	bl	800098c <HAL_RCC_GetPCLK2Freq>
 80011a2:	6867      	ldr	r7, [r4, #4]
 80011a4:	2519      	movs	r5, #25
 80011a6:	f04f 0864 	mov.w	r8, #100	; 0x64
 80011aa:	fb05 f300 	mul.w	r3, r5, r0
 80011ae:	00bf      	lsls	r7, r7, #2
 80011b0:	fbb3 f3f7 	udiv	r3, r3, r7
 80011b4:	fbb3 f3f8 	udiv	r3, r3, r8
 80011b8:	011f      	lsls	r7, r3, #4
 80011ba:	f7ff fbe7 	bl	800098c <HAL_RCC_GetPCLK2Freq>
 80011be:	6863      	ldr	r3, [r4, #4]
 80011c0:	4368      	muls	r0, r5
 80011c2:	009b      	lsls	r3, r3, #2
 80011c4:	fbb0 f6f3 	udiv	r6, r0, r3
 80011c8:	f7ff fbe0 	bl	800098c <HAL_RCC_GetPCLK2Freq>
 80011cc:	6863      	ldr	r3, [r4, #4]
 80011ce:	4368      	muls	r0, r5
 80011d0:	009b      	lsls	r3, r3, #2
 80011d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80011d6:	fbb3 f3f8 	udiv	r3, r3, r8
 80011da:	fb08 6313 	mls	r3, r8, r3, r6
 80011de:	011b      	lsls	r3, r3, #4
 80011e0:	3332      	adds	r3, #50	; 0x32
 80011e2:	fbb3 f3f8 	udiv	r3, r3, r8
 80011e6:	f003 06f0 	and.w	r6, r3, #240	; 0xf0
 80011ea:	f7ff fbcf 	bl	800098c <HAL_RCC_GetPCLK2Freq>
 80011ee:	6862      	ldr	r2, [r4, #4]
 80011f0:	4368      	muls	r0, r5
 80011f2:	0092      	lsls	r2, r2, #2
 80011f4:	fbb0 f9f2 	udiv	r9, r0, r2
 80011f8:	f7ff fbc8 	bl	800098c <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80011fc:	6863      	ldr	r3, [r4, #4]
 80011fe:	6822      	ldr	r2, [r4, #0]
 8001200:	4368      	muls	r0, r5
 8001202:	009b      	lsls	r3, r3, #2
 8001204:	fbb0 f3f3 	udiv	r3, r0, r3
 8001208:	fbb3 f3f8 	udiv	r3, r3, r8
 800120c:	fb08 9313 	mls	r3, r8, r3, r9
 8001210:	011b      	lsls	r3, r3, #4
 8001212:	3332      	adds	r3, #50	; 0x32
 8001214:	fbb3 f3f8 	udiv	r3, r3, r8
 8001218:	f003 030f 	and.w	r3, r3, #15
 800121c:	4333      	orrs	r3, r6
 800121e:	443b      	add	r3, r7
 8001220:	e784      	b.n	800112c <UART_SetConfig+0xd4>
 8001222:	f7ff fba3 	bl	800096c <HAL_RCC_GetPCLK1Freq>
 8001226:	6867      	ldr	r7, [r4, #4]
 8001228:	2519      	movs	r5, #25
 800122a:	f04f 0864 	mov.w	r8, #100	; 0x64
 800122e:	fb05 f300 	mul.w	r3, r5, r0
 8001232:	00bf      	lsls	r7, r7, #2
 8001234:	fbb3 f3f7 	udiv	r3, r3, r7
 8001238:	fbb3 f3f8 	udiv	r3, r3, r8
 800123c:	011f      	lsls	r7, r3, #4
 800123e:	f7ff fb95 	bl	800096c <HAL_RCC_GetPCLK1Freq>
 8001242:	6863      	ldr	r3, [r4, #4]
 8001244:	4368      	muls	r0, r5
 8001246:	009b      	lsls	r3, r3, #2
 8001248:	fbb0 f6f3 	udiv	r6, r0, r3
 800124c:	f7ff fb8e 	bl	800096c <HAL_RCC_GetPCLK1Freq>
 8001250:	6863      	ldr	r3, [r4, #4]
 8001252:	4368      	muls	r0, r5
 8001254:	009b      	lsls	r3, r3, #2
 8001256:	fbb0 f3f3 	udiv	r3, r0, r3
 800125a:	fbb3 f3f8 	udiv	r3, r3, r8
 800125e:	fb08 6313 	mls	r3, r8, r3, r6
 8001262:	011b      	lsls	r3, r3, #4
 8001264:	3332      	adds	r3, #50	; 0x32
 8001266:	fbb3 f3f8 	udiv	r3, r3, r8
 800126a:	f003 06f0 	and.w	r6, r3, #240	; 0xf0
 800126e:	f7ff fb7d 	bl	800096c <HAL_RCC_GetPCLK1Freq>
 8001272:	6862      	ldr	r2, [r4, #4]
 8001274:	4368      	muls	r0, r5
 8001276:	0092      	lsls	r2, r2, #2
 8001278:	fbb0 f9f2 	udiv	r9, r0, r2
 800127c:	f7ff fb76 	bl	800096c <HAL_RCC_GetPCLK1Freq>
 8001280:	e7bc      	b.n	80011fc <UART_SetConfig+0x1a4>
 8001282:	bf00      	nop
 8001284:	40011000 	.word	0x40011000
 8001288:	40011400 	.word	0x40011400

0800128c <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 800128c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800128e:	4604      	mov	r4, r0
 8001290:	460e      	mov	r6, r1
 8001292:	4617      	mov	r7, r2
 8001294:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001296:	6821      	ldr	r1, [r4, #0]
 8001298:	680b      	ldr	r3, [r1, #0]
 800129a:	ea36 0303 	bics.w	r3, r6, r3
 800129e:	d101      	bne.n	80012a4 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 80012a0:	2000      	movs	r0, #0
 80012a2:	e014      	b.n	80012ce <UART_WaitOnFlagUntilTimeout.constprop.3+0x42>
    if (Timeout != HAL_MAX_DELAY)
 80012a4:	1c6b      	adds	r3, r5, #1
 80012a6:	d0f7      	beq.n	8001298 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80012a8:	b995      	cbnz	r5, 80012d0 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80012aa:	6823      	ldr	r3, [r4, #0]
 80012ac:	68da      	ldr	r2, [r3, #12]
 80012ae:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80012b2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80012b4:	695a      	ldr	r2, [r3, #20]
 80012b6:	f022 0201 	bic.w	r2, r2, #1
 80012ba:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 80012bc:	2320      	movs	r3, #32
 80012be:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80012c2:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 80012c6:	2300      	movs	r3, #0
 80012c8:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 80012cc:	2003      	movs	r0, #3
}
 80012ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80012d0:	f001 fad6 	bl	8002880 <HAL_GetTick>
 80012d4:	1bc0      	subs	r0, r0, r7
 80012d6:	4285      	cmp	r5, r0
 80012d8:	d2dd      	bcs.n	8001296 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 80012da:	e7e6      	b.n	80012aa <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

080012dc <HAL_UART_Init>:
{
 80012dc:	b510      	push	{r4, lr}
  if (huart == NULL)
 80012de:	4604      	mov	r4, r0
 80012e0:	b340      	cbz	r0, 8001334 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 80012e2:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80012e6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80012ea:	b91b      	cbnz	r3, 80012f4 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80012ec:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80012f0:	f001 f9c0 	bl	8002674 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 80012f4:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80012f6:	2324      	movs	r3, #36	; 0x24
 80012f8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80012fc:	68d3      	ldr	r3, [r2, #12]
 80012fe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001302:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001304:	4620      	mov	r0, r4
 8001306:	f7ff fea7 	bl	8001058 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800130a:	6823      	ldr	r3, [r4, #0]
 800130c:	691a      	ldr	r2, [r3, #16]
 800130e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001312:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001314:	695a      	ldr	r2, [r3, #20]
 8001316:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800131a:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 800131c:	68da      	ldr	r2, [r3, #12]
 800131e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001322:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001324:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8001326:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001328:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800132a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800132e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 8001332:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001334:	2001      	movs	r0, #1
 8001336:	e7fc      	b.n	8001332 <HAL_UART_Init+0x56>

08001338 <HAL_UART_Transmit>:
{
 8001338:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800133c:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 800133e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001342:	2b20      	cmp	r3, #32
{
 8001344:	4604      	mov	r4, r0
 8001346:	460d      	mov	r5, r1
 8001348:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 800134a:	d14d      	bne.n	80013e8 <HAL_UART_Transmit+0xb0>
    if ((pData == NULL) || (Size == 0U))
 800134c:	2900      	cmp	r1, #0
 800134e:	d049      	beq.n	80013e4 <HAL_UART_Transmit+0xac>
 8001350:	2a00      	cmp	r2, #0
 8001352:	d047      	beq.n	80013e4 <HAL_UART_Transmit+0xac>
    __HAL_LOCK(huart);
 8001354:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001358:	2b01      	cmp	r3, #1
 800135a:	d045      	beq.n	80013e8 <HAL_UART_Transmit+0xb0>
 800135c:	2301      	movs	r3, #1
 800135e:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001362:	2300      	movs	r3, #0
 8001364:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001366:	2321      	movs	r3, #33	; 0x21
 8001368:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 800136c:	f001 fa88 	bl	8002880 <HAL_GetTick>
    huart->TxXferSize = Size;
 8001370:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 8001374:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8001376:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800137a:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800137c:	b29b      	uxth	r3, r3
 800137e:	b963      	cbnz	r3, 800139a <HAL_UART_Transmit+0x62>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001380:	463b      	mov	r3, r7
 8001382:	4632      	mov	r2, r6
 8001384:	2140      	movs	r1, #64	; 0x40
 8001386:	4620      	mov	r0, r4
 8001388:	f7ff ff80 	bl	800128c <UART_WaitOnFlagUntilTimeout.constprop.3>
 800138c:	b9a8      	cbnz	r0, 80013ba <HAL_UART_Transmit+0x82>
    huart->gState = HAL_UART_STATE_READY;
 800138e:	2320      	movs	r3, #32
 8001390:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8001394:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 8001398:	e010      	b.n	80013bc <HAL_UART_Transmit+0x84>
      huart->TxXferCount--;
 800139a:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800139c:	3b01      	subs	r3, #1
 800139e:	b29b      	uxth	r3, r3
 80013a0:	84e3      	strh	r3, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80013a2:	68a3      	ldr	r3, [r4, #8]
 80013a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80013a8:	4632      	mov	r2, r6
 80013aa:	463b      	mov	r3, r7
 80013ac:	f04f 0180 	mov.w	r1, #128	; 0x80
 80013b0:	4620      	mov	r0, r4
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80013b2:	d10e      	bne.n	80013d2 <HAL_UART_Transmit+0x9a>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80013b4:	f7ff ff6a 	bl	800128c <UART_WaitOnFlagUntilTimeout.constprop.3>
 80013b8:	b110      	cbz	r0, 80013c0 <HAL_UART_Transmit+0x88>
          return HAL_TIMEOUT;
 80013ba:	2003      	movs	r0, #3
}
 80013bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80013c0:	882b      	ldrh	r3, [r5, #0]
 80013c2:	6822      	ldr	r2, [r4, #0]
 80013c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80013c8:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80013ca:	6923      	ldr	r3, [r4, #16]
 80013cc:	b943      	cbnz	r3, 80013e0 <HAL_UART_Transmit+0xa8>
          pData += 2U;
 80013ce:	3502      	adds	r5, #2
 80013d0:	e7d3      	b.n	800137a <HAL_UART_Transmit+0x42>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80013d2:	f7ff ff5b 	bl	800128c <UART_WaitOnFlagUntilTimeout.constprop.3>
 80013d6:	2800      	cmp	r0, #0
 80013d8:	d1ef      	bne.n	80013ba <HAL_UART_Transmit+0x82>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80013da:	6823      	ldr	r3, [r4, #0]
 80013dc:	782a      	ldrb	r2, [r5, #0]
 80013de:	605a      	str	r2, [r3, #4]
 80013e0:	3501      	adds	r5, #1
 80013e2:	e7ca      	b.n	800137a <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 80013e4:	2001      	movs	r0, #1
 80013e6:	e7e9      	b.n	80013bc <HAL_UART_Transmit+0x84>
    return HAL_BUSY;
 80013e8:	2002      	movs	r0, #2
 80013ea:	e7e7      	b.n	80013bc <HAL_UART_Transmit+0x84>

080013ec <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80013ec:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 80013ee:	f000 fa37 	bl	8001860 <vTaskStartScheduler>
  
  return osOK;
}
 80013f2:	2000      	movs	r0, #0
 80013f4:	bd08      	pop	{r3, pc}

080013f6 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80013f6:	b570      	push	{r4, r5, r6, lr}
 80013f8:	4605      	mov	r5, r0
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80013fa:	6946      	ldr	r6, [r0, #20]
 80013fc:	692a      	ldr	r2, [r5, #16]
 80013fe:	f9b5 4008 	ldrsh.w	r4, [r5, #8]
{
 8001402:	460b      	mov	r3, r1
 8001404:	b086      	sub	sp, #24
 8001406:	e9d0 1000 	ldrd	r1, r0, [r0]
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800140a:	b176      	cbz	r6, 800142a <osThreadCreate+0x34>
 800140c:	69ad      	ldr	r5, [r5, #24]
 800140e:	b165      	cbz	r5, 800142a <osThreadCreate+0x34>
  if (priority != osPriorityError) {
 8001410:	2c84      	cmp	r4, #132	; 0x84
    fpriority += (priority - osPriorityIdle);
 8001412:	bf14      	ite	ne
 8001414:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8001416:	2400      	moveq	r4, #0
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001418:	e9cd 6501 	strd	r6, r5, [sp, #4]
 800141c:	9400      	str	r4, [sp, #0]
 800141e:	f000 f9bb 	bl	8001798 <xTaskCreateStatic>
 8001422:	9005      	str	r0, [sp, #20]
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8001424:	9805      	ldr	r0, [sp, #20]
}
 8001426:	b006      	add	sp, #24
 8001428:	bd70      	pop	{r4, r5, r6, pc}
  if (priority != osPriorityError) {
 800142a:	2c84      	cmp	r4, #132	; 0x84
    fpriority += (priority - osPriorityIdle);
 800142c:	bf14      	ite	ne
 800142e:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8001430:	2400      	moveq	r4, #0
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001432:	ad05      	add	r5, sp, #20
 8001434:	b292      	uxth	r2, r2
 8001436:	e9cd 4500 	strd	r4, r5, [sp]
 800143a:	f000 f9e4 	bl	8001806 <xTaskCreate>
 800143e:	2801      	cmp	r0, #1
 8001440:	d0f0      	beq.n	8001424 <osThreadCreate+0x2e>
      return NULL;
 8001442:	2000      	movs	r0, #0
 8001444:	e7ef      	b.n	8001426 <osThreadCreate+0x30>

08001446 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001446:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800144a:	f04f 32ff 	mov.w	r2, #4294967295
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800144e:	6043      	str	r3, [r0, #4]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001450:	e9c0 2302 	strd	r2, r3, [r0, #8]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001454:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001456:	2300      	movs	r3, #0
 8001458:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800145a:	4770      	bx	lr

0800145c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800145c:	2300      	movs	r3, #0
 800145e:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001460:	4770      	bx	lr

08001462 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8001462:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001464:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001466:	689a      	ldr	r2, [r3, #8]
 8001468:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800146a:	689a      	ldr	r2, [r3, #8]
 800146c:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800146e:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8001470:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001472:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8001474:	3301      	adds	r3, #1
 8001476:	6003      	str	r3, [r0, #0]
}
 8001478:	4770      	bx	lr

0800147a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800147a:	680a      	ldr	r2, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800147c:	1c53      	adds	r3, r2, #1
{
 800147e:	b530      	push	{r4, r5, lr}
	if( xValueOfInsertion == portMAX_DELAY )
 8001480:	d10a      	bne.n	8001498 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001482:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001484:	685a      	ldr	r2, [r3, #4]
 8001486:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001488:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800148a:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 800148c:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 800148e:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001490:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8001492:	3301      	adds	r3, #1
 8001494:	6003      	str	r3, [r0, #0]
}
 8001496:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001498:	f100 0308 	add.w	r3, r0, #8
 800149c:	685c      	ldr	r4, [r3, #4]
 800149e:	6825      	ldr	r5, [r4, #0]
 80014a0:	4295      	cmp	r5, r2
 80014a2:	d8ef      	bhi.n	8001484 <vListInsert+0xa>
 80014a4:	4623      	mov	r3, r4
 80014a6:	e7f9      	b.n	800149c <vListInsert+0x22>

080014a8 <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80014a8:	e9d0 1201 	ldrd	r1, r2, [r0, #4]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80014ac:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80014ae:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80014b0:	6882      	ldr	r2, [r0, #8]
 80014b2:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80014b4:	6859      	ldr	r1, [r3, #4]
 80014b6:	4281      	cmp	r1, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80014b8:	bf08      	it	eq
 80014ba:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80014bc:	2200      	movs	r2, #0
 80014be:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 80014c0:	681a      	ldr	r2, [r3, #0]
 80014c2:	3a01      	subs	r2, #1
 80014c4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80014c6:	6818      	ldr	r0, [r3, #0]
}
 80014c8:	4770      	bx	lr
	...

080014cc <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80014cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80014d0:	4606      	mov	r6, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80014d2:	f000 fbcf 	bl	8001c74 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80014d6:	4b2e      	ldr	r3, [pc, #184]	; (8001590 <prvAddNewTaskToReadyList+0xc4>)
		if( pxCurrentTCB == NULL )
 80014d8:	4c2e      	ldr	r4, [pc, #184]	; (8001594 <prvAddNewTaskToReadyList+0xc8>)
		uxCurrentNumberOfTasks++;
 80014da:	681a      	ldr	r2, [r3, #0]
 80014dc:	4f2e      	ldr	r7, [pc, #184]	; (8001598 <prvAddNewTaskToReadyList+0xcc>)
 80014de:	3201      	adds	r2, #1
 80014e0:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 80014e2:	6825      	ldr	r5, [r4, #0]
 80014e4:	2d00      	cmp	r5, #0
 80014e6:	d148      	bne.n	800157a <prvAddNewTaskToReadyList+0xae>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80014e8:	6026      	str	r6, [r4, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	2b01      	cmp	r3, #1
 80014ee:	d11f      	bne.n	8001530 <prvAddNewTaskToReadyList+0x64>
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80014f0:	f04f 0814 	mov.w	r8, #20
 80014f4:	fb08 7005 	mla	r0, r8, r5, r7
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80014f8:	3501      	adds	r5, #1
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80014fa:	f7ff ffa4 	bl	8001446 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80014fe:	2d07      	cmp	r5, #7
 8001500:	d1f8      	bne.n	80014f4 <prvAddNewTaskToReadyList+0x28>
	}

	vListInitialise( &xDelayedTaskList1 );
 8001502:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 80015c4 <prvAddNewTaskToReadyList+0xf8>
	vListInitialise( &xDelayedTaskList2 );
 8001506:	4d25      	ldr	r5, [pc, #148]	; (800159c <prvAddNewTaskToReadyList+0xd0>)
	vListInitialise( &xDelayedTaskList1 );
 8001508:	4640      	mov	r0, r8
 800150a:	f7ff ff9c 	bl	8001446 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800150e:	4628      	mov	r0, r5
 8001510:	f7ff ff99 	bl	8001446 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8001514:	4822      	ldr	r0, [pc, #136]	; (80015a0 <prvAddNewTaskToReadyList+0xd4>)
 8001516:	f7ff ff96 	bl	8001446 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800151a:	4822      	ldr	r0, [pc, #136]	; (80015a4 <prvAddNewTaskToReadyList+0xd8>)
 800151c:	f7ff ff93 	bl	8001446 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8001520:	4821      	ldr	r0, [pc, #132]	; (80015a8 <prvAddNewTaskToReadyList+0xdc>)
 8001522:	f7ff ff90 	bl	8001446 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8001526:	4b21      	ldr	r3, [pc, #132]	; (80015ac <prvAddNewTaskToReadyList+0xe0>)
 8001528:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800152c:	4b20      	ldr	r3, [pc, #128]	; (80015b0 <prvAddNewTaskToReadyList+0xe4>)
 800152e:	601d      	str	r5, [r3, #0]
		uxTaskNumber++;
 8001530:	4a20      	ldr	r2, [pc, #128]	; (80015b4 <prvAddNewTaskToReadyList+0xe8>)
		prvAddTaskToReadyList( pxNewTCB );
 8001532:	4921      	ldr	r1, [pc, #132]	; (80015b8 <prvAddNewTaskToReadyList+0xec>)
		uxTaskNumber++;
 8001534:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8001536:	6808      	ldr	r0, [r1, #0]
		uxTaskNumber++;
 8001538:	3301      	adds	r3, #1
 800153a:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 800153c:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 800153e:	2301      	movs	r3, #1
 8001540:	4093      	lsls	r3, r2
 8001542:	4303      	orrs	r3, r0
 8001544:	2014      	movs	r0, #20
 8001546:	600b      	str	r3, [r1, #0]
 8001548:	fb00 7002 	mla	r0, r0, r2, r7
 800154c:	1d31      	adds	r1, r6, #4
 800154e:	f7ff ff88 	bl	8001462 <vListInsertEnd>
	taskEXIT_CRITICAL();
 8001552:	f000 fbb1 	bl	8001cb8 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8001556:	4b19      	ldr	r3, [pc, #100]	; (80015bc <prvAddNewTaskToReadyList+0xf0>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	b163      	cbz	r3, 8001576 <prvAddNewTaskToReadyList+0xaa>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800155c:	6823      	ldr	r3, [r4, #0]
 800155e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001560:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 8001562:	429a      	cmp	r2, r3
 8001564:	d207      	bcs.n	8001576 <prvAddNewTaskToReadyList+0xaa>
			taskYIELD_IF_USING_PREEMPTION();
 8001566:	4b16      	ldr	r3, [pc, #88]	; (80015c0 <prvAddNewTaskToReadyList+0xf4>)
 8001568:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800156c:	601a      	str	r2, [r3, #0]
 800156e:	f3bf 8f4f 	dsb	sy
 8001572:	f3bf 8f6f 	isb	sy
}
 8001576:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if( xSchedulerRunning == pdFALSE )
 800157a:	4b10      	ldr	r3, [pc, #64]	; (80015bc <prvAddNewTaskToReadyList+0xf0>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d1d6      	bne.n	8001530 <prvAddNewTaskToReadyList+0x64>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001582:	6823      	ldr	r3, [r4, #0]
 8001584:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001586:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 8001588:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 800158a:	bf98      	it	ls
 800158c:	6026      	strls	r6, [r4, #0]
 800158e:	e7cf      	b.n	8001530 <prvAddNewTaskToReadyList+0x64>
 8001590:	200000c8 	.word	0x200000c8
 8001594:	20000030 	.word	0x20000030
 8001598:	2000003c 	.word	0x2000003c
 800159c:	200000f4 	.word	0x200000f4
 80015a0:	20000110 	.word	0x20000110
 80015a4:	2000013c 	.word	0x2000013c
 80015a8:	20000128 	.word	0x20000128
 80015ac:	20000034 	.word	0x20000034
 80015b0:	20000038 	.word	0x20000038
 80015b4:	200000d8 	.word	0x200000d8
 80015b8:	200000dc 	.word	0x200000dc
 80015bc:	20000124 	.word	0x20000124
 80015c0:	e000ed04 	.word	0xe000ed04
 80015c4:	200000e0 	.word	0x200000e0

080015c8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80015c8:	b510      	push	{r4, lr}
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80015ca:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
	{
 80015ce:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80015d0:	b93b      	cbnz	r3, 80015e2 <prvDeleteTCB+0x1a>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80015d2:	6b00      	ldr	r0, [r0, #48]	; 0x30
 80015d4:	f000 fd1c 	bl	8002010 <vPortFree>
				vPortFree( pxTCB );
 80015d8:	4620      	mov	r0, r4
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80015da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 80015de:	f000 bd17 	b.w	8002010 <vPortFree>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80015e2:	2b01      	cmp	r3, #1
 80015e4:	d0f9      	beq.n	80015da <prvDeleteTCB+0x12>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80015e6:	2b02      	cmp	r3, #2
 80015e8:	d008      	beq.n	80015fc <prvDeleteTCB+0x34>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80015ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80015ee:	f383 8811 	msr	BASEPRI, r3
 80015f2:	f3bf 8f6f 	isb	sy
 80015f6:	f3bf 8f4f 	dsb	sy
 80015fa:	e7fe      	b.n	80015fa <prvDeleteTCB+0x32>
	}
 80015fc:	bd10      	pop	{r4, pc}
	...

08001600 <prvIdleTask>:
{
 8001600:	b580      	push	{r7, lr}
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8001602:	4e14      	ldr	r6, [pc, #80]	; (8001654 <prvIdleTask+0x54>)
				taskYIELD();
 8001604:	4f14      	ldr	r7, [pc, #80]	; (8001658 <prvIdleTask+0x58>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001606:	4c15      	ldr	r4, [pc, #84]	; (800165c <prvIdleTask+0x5c>)
				--uxCurrentNumberOfTasks;
 8001608:	4d15      	ldr	r5, [pc, #84]	; (8001660 <prvIdleTask+0x60>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800160a:	6823      	ldr	r3, [r4, #0]
 800160c:	b96b      	cbnz	r3, 800162a <prvIdleTask+0x2a>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800160e:	4b15      	ldr	r3, [pc, #84]	; (8001664 <prvIdleTask+0x64>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	2b01      	cmp	r3, #1
 8001614:	d906      	bls.n	8001624 <prvIdleTask+0x24>
				taskYIELD();
 8001616:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800161a:	603b      	str	r3, [r7, #0]
 800161c:	f3bf 8f4f 	dsb	sy
 8001620:	f3bf 8f6f 	isb	sy
			vApplicationIdleHook();
 8001624:	f000 fd2c 	bl	8002080 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8001628:	e7ed      	b.n	8001606 <prvIdleTask+0x6>
			taskENTER_CRITICAL();
 800162a:	f000 fb23 	bl	8001c74 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800162e:	68f3      	ldr	r3, [r6, #12]
 8001630:	f8d3 800c 	ldr.w	r8, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001634:	f108 0004 	add.w	r0, r8, #4
 8001638:	f7ff ff36 	bl	80014a8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800163c:	682b      	ldr	r3, [r5, #0]
 800163e:	3b01      	subs	r3, #1
 8001640:	602b      	str	r3, [r5, #0]
				--uxDeletedTasksWaitingCleanUp;
 8001642:	6823      	ldr	r3, [r4, #0]
 8001644:	3b01      	subs	r3, #1
 8001646:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 8001648:	f000 fb36 	bl	8001cb8 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 800164c:	4640      	mov	r0, r8
 800164e:	f7ff ffbb 	bl	80015c8 <prvDeleteTCB>
 8001652:	e7da      	b.n	800160a <prvIdleTask+0xa>
 8001654:	2000013c 	.word	0x2000013c
 8001658:	e000ed04 	.word	0xe000ed04
 800165c:	200000cc 	.word	0x200000cc
 8001660:	200000c8 	.word	0x200000c8
 8001664:	2000003c 	.word	0x2000003c

08001668 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001668:	4a06      	ldr	r2, [pc, #24]	; (8001684 <prvResetNextTaskUnblockTime+0x1c>)
 800166a:	6813      	ldr	r3, [r2, #0]
 800166c:	6819      	ldr	r1, [r3, #0]
 800166e:	4b06      	ldr	r3, [pc, #24]	; (8001688 <prvResetNextTaskUnblockTime+0x20>)
 8001670:	b919      	cbnz	r1, 800167a <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8001672:	f04f 32ff 	mov.w	r2, #4294967295
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8001676:	601a      	str	r2, [r3, #0]
	}
}
 8001678:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800167a:	6812      	ldr	r2, [r2, #0]
 800167c:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800167e:	68d2      	ldr	r2, [r2, #12]
 8001680:	6852      	ldr	r2, [r2, #4]
 8001682:	e7f8      	b.n	8001676 <prvResetNextTaskUnblockTime+0xe>
 8001684:	20000034 	.word	0x20000034
 8001688:	20000108 	.word	0x20000108

0800168c <prvInitialiseNewTask.isra.2>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 800168c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001690:	e9dd 8409 	ldrd	r8, r4, [sp, #36]	; 0x24
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8001694:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8001698:	6b26      	ldr	r6, [r4, #48]	; 0x30
 800169a:	3a01      	subs	r2, #1
 800169c:	eb06 0682 	add.w	r6, r6, r2, lsl #2
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 80016a0:	469a      	mov	sl, r3
 80016a2:	4681      	mov	r9, r0
 80016a4:	1e4b      	subs	r3, r1, #1
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80016a6:	f026 0607 	bic.w	r6, r6, #7
 80016aa:	f104 0234 	add.w	r2, r4, #52	; 0x34
 80016ae:	310f      	adds	r1, #15
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80016b0:	f813 0f01 	ldrb.w	r0, [r3, #1]!
 80016b4:	f802 0b01 	strb.w	r0, [r2], #1
		if( pcName[ x ] == 0x00 )
 80016b8:	7818      	ldrb	r0, [r3, #0]
 80016ba:	b108      	cbz	r0, 80016c0 <prvInitialiseNewTask.isra.2+0x34>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80016bc:	428b      	cmp	r3, r1
 80016be:	d1f7      	bne.n	80016b0 <prvInitialiseNewTask.isra.2+0x24>
 80016c0:	9d08      	ldr	r5, [sp, #32]
 80016c2:	2d06      	cmp	r5, #6
 80016c4:	bf28      	it	cs
 80016c6:	2506      	movcs	r5, #6
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80016c8:	2700      	movs	r7, #0
	pxNewTCB->uxPriority = uxPriority;
 80016ca:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxMutexesHeld = 0;
 80016cc:	e9c4 5711 	strd	r5, r7, [r4, #68]	; 0x44
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80016d0:	1d20      	adds	r0, r4, #4
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80016d2:	f884 7043 	strb.w	r7, [r4, #67]	; 0x43
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80016d6:	f7ff fec1 	bl	800145c <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80016da:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80016de:	f104 0018 	add.w	r0, r4, #24
 80016e2:	f7ff febb 	bl	800145c <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 80016e6:	64e7      	str	r7, [r4, #76]	; 0x4c
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80016e8:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80016ea:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80016ec:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80016ee:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80016f2:	4652      	mov	r2, sl
 80016f4:	4649      	mov	r1, r9
 80016f6:	4630      	mov	r0, r6
 80016f8:	f000 fa94 	bl	8001c24 <pxPortInitialiseStack>
 80016fc:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 80016fe:	f1b8 0f00 	cmp.w	r8, #0
 8001702:	d001      	beq.n	8001708 <prvInitialiseNewTask.isra.2+0x7c>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001704:	f8c8 4000 	str.w	r4, [r8]
}
 8001708:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800170c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800170c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800170e:	4b1b      	ldr	r3, [pc, #108]	; (800177c <prvAddCurrentTaskToDelayedList+0x70>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001710:	4e1b      	ldr	r6, [pc, #108]	; (8001780 <prvAddCurrentTaskToDelayedList+0x74>)
const TickType_t xConstTickCount = xTickCount;
 8001712:	681c      	ldr	r4, [r3, #0]
{
 8001714:	4605      	mov	r5, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001716:	6830      	ldr	r0, [r6, #0]
 8001718:	3004      	adds	r0, #4
{
 800171a:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800171c:	f7ff fec4 	bl	80014a8 <uxListRemove>
 8001720:	4633      	mov	r3, r6
 8001722:	b940      	cbnz	r0, 8001736 <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8001724:	6831      	ldr	r1, [r6, #0]
 8001726:	4e17      	ldr	r6, [pc, #92]	; (8001784 <prvAddCurrentTaskToDelayedList+0x78>)
 8001728:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 800172a:	6832      	ldr	r2, [r6, #0]
 800172c:	2001      	movs	r0, #1
 800172e:	4088      	lsls	r0, r1
 8001730:	ea22 0200 	bic.w	r2, r2, r0
 8001734:	6032      	str	r2, [r6, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8001736:	1c6a      	adds	r2, r5, #1
 8001738:	d107      	bne.n	800174a <prvAddCurrentTaskToDelayedList+0x3e>
 800173a:	b137      	cbz	r7, 800174a <prvAddCurrentTaskToDelayedList+0x3e>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800173c:	6819      	ldr	r1, [r3, #0]
 800173e:	4812      	ldr	r0, [pc, #72]	; (8001788 <prvAddCurrentTaskToDelayedList+0x7c>)
 8001740:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8001742:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001746:	f7ff be8c 	b.w	8001462 <vListInsertEnd>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800174a:	681a      	ldr	r2, [r3, #0]
 800174c:	1964      	adds	r4, r4, r5
 800174e:	6054      	str	r4, [r2, #4]
			if( xTimeToWake < xConstTickCount )
 8001750:	d307      	bcc.n	8001762 <prvAddCurrentTaskToDelayedList+0x56>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001752:	4a0e      	ldr	r2, [pc, #56]	; (800178c <prvAddCurrentTaskToDelayedList+0x80>)
 8001754:	6810      	ldr	r0, [r2, #0]
 8001756:	6819      	ldr	r1, [r3, #0]
}
 8001758:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800175c:	3104      	adds	r1, #4
 800175e:	f7ff be8c 	b.w	800147a <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001762:	4a0b      	ldr	r2, [pc, #44]	; (8001790 <prvAddCurrentTaskToDelayedList+0x84>)
 8001764:	6810      	ldr	r0, [r2, #0]
 8001766:	6819      	ldr	r1, [r3, #0]
 8001768:	3104      	adds	r1, #4
 800176a:	f7ff fe86 	bl	800147a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800176e:	4b09      	ldr	r3, [pc, #36]	; (8001794 <prvAddCurrentTaskToDelayedList+0x88>)
 8001770:	681a      	ldr	r2, [r3, #0]
 8001772:	42a2      	cmp	r2, r4
					xNextTaskUnblockTime = xTimeToWake;
 8001774:	bf88      	it	hi
 8001776:	601c      	strhi	r4, [r3, #0]
}
 8001778:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800177a:	bf00      	nop
 800177c:	20000150 	.word	0x20000150
 8001780:	20000030 	.word	0x20000030
 8001784:	200000dc 	.word	0x200000dc
 8001788:	20000128 	.word	0x20000128
 800178c:	20000038 	.word	0x20000038
 8001790:	20000034 	.word	0x20000034
 8001794:	20000108 	.word	0x20000108

08001798 <xTaskCreateStatic>:
	{
 8001798:	b570      	push	{r4, r5, r6, lr}
 800179a:	b086      	sub	sp, #24
 800179c:	e9dd 540b 	ldrd	r5, r4, [sp, #44]	; 0x2c
		configASSERT( puxStackBuffer != NULL );
 80017a0:	b945      	cbnz	r5, 80017b4 <xTaskCreateStatic+0x1c>
 80017a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80017a6:	f383 8811 	msr	BASEPRI, r3
 80017aa:	f3bf 8f6f 	isb	sy
 80017ae:	f3bf 8f4f 	dsb	sy
 80017b2:	e7fe      	b.n	80017b2 <xTaskCreateStatic+0x1a>
		configASSERT( pxTaskBuffer != NULL );
 80017b4:	b944      	cbnz	r4, 80017c8 <xTaskCreateStatic+0x30>
 80017b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80017ba:	f383 8811 	msr	BASEPRI, r3
 80017be:	f3bf 8f6f 	isb	sy
 80017c2:	f3bf 8f4f 	dsb	sy
 80017c6:	e7fe      	b.n	80017c6 <xTaskCreateStatic+0x2e>
			volatile size_t xSize = sizeof( StaticTask_t );
 80017c8:	2654      	movs	r6, #84	; 0x54
 80017ca:	9604      	str	r6, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80017cc:	9e04      	ldr	r6, [sp, #16]
 80017ce:	2e54      	cmp	r6, #84	; 0x54
 80017d0:	d008      	beq.n	80017e4 <xTaskCreateStatic+0x4c>
 80017d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80017d6:	f383 8811 	msr	BASEPRI, r3
 80017da:	f3bf 8f6f 	isb	sy
 80017de:	f3bf 8f4f 	dsb	sy
 80017e2:	e7fe      	b.n	80017e2 <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80017e4:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80017e6:	2502      	movs	r5, #2
 80017e8:	f884 5051 	strb.w	r5, [r4, #81]	; 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80017ec:	ad05      	add	r5, sp, #20
 80017ee:	9501      	str	r5, [sp, #4]
 80017f0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80017f2:	9402      	str	r4, [sp, #8]
 80017f4:	9500      	str	r5, [sp, #0]
 80017f6:	f7ff ff49 	bl	800168c <prvInitialiseNewTask.isra.2>
			prvAddNewTaskToReadyList( pxNewTCB );
 80017fa:	4620      	mov	r0, r4
 80017fc:	f7ff fe66 	bl	80014cc <prvAddNewTaskToReadyList>
	}
 8001800:	9805      	ldr	r0, [sp, #20]
 8001802:	b006      	add	sp, #24
 8001804:	bd70      	pop	{r4, r5, r6, pc}

08001806 <xTaskCreate>:
	{
 8001806:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800180a:	4607      	mov	r7, r0
 800180c:	b085      	sub	sp, #20
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800180e:	0090      	lsls	r0, r2, #2
	{
 8001810:	4688      	mov	r8, r1
 8001812:	4616      	mov	r6, r2
 8001814:	4699      	mov	r9, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001816:	f000 fb6f 	bl	8001ef8 <pvPortMalloc>
			if( pxStack != NULL )
 800181a:	4605      	mov	r5, r0
 800181c:	b1e8      	cbz	r0, 800185a <xTaskCreate+0x54>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800181e:	2054      	movs	r0, #84	; 0x54
 8001820:	f000 fb6a 	bl	8001ef8 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8001824:	4604      	mov	r4, r0
 8001826:	b1a8      	cbz	r0, 8001854 <xTaskCreate+0x4e>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8001828:	2300      	movs	r3, #0
 800182a:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800182e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
					pxNewTCB->pxStack = pxStack;
 8001830:	6305      	str	r5, [r0, #48]	; 0x30
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8001832:	9301      	str	r3, [sp, #4]
 8001834:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001836:	9002      	str	r0, [sp, #8]
 8001838:	9300      	str	r3, [sp, #0]
 800183a:	4632      	mov	r2, r6
 800183c:	464b      	mov	r3, r9
 800183e:	4641      	mov	r1, r8
 8001840:	4638      	mov	r0, r7
 8001842:	f7ff ff23 	bl	800168c <prvInitialiseNewTask.isra.2>
			prvAddNewTaskToReadyList( pxNewTCB );
 8001846:	4620      	mov	r0, r4
 8001848:	f7ff fe40 	bl	80014cc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800184c:	2001      	movs	r0, #1
	}
 800184e:	b005      	add	sp, #20
 8001850:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 8001854:	4628      	mov	r0, r5
 8001856:	f000 fbdb 	bl	8002010 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800185a:	f04f 30ff 	mov.w	r0, #4294967295
		return xReturn;
 800185e:	e7f6      	b.n	800184e <xTaskCreate+0x48>

08001860 <vTaskStartScheduler>:
{
 8001860:	b510      	push	{r4, lr}
 8001862:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8001864:	2400      	movs	r4, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8001866:	aa07      	add	r2, sp, #28
 8001868:	a906      	add	r1, sp, #24
 800186a:	a805      	add	r0, sp, #20
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800186c:	e9cd 4405 	strd	r4, r4, [sp, #20]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8001870:	f000 fc08 	bl	8002084 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8001874:	9b05      	ldr	r3, [sp, #20]
 8001876:	9302      	str	r3, [sp, #8]
 8001878:	9b06      	ldr	r3, [sp, #24]
 800187a:	9a07      	ldr	r2, [sp, #28]
 800187c:	490e      	ldr	r1, [pc, #56]	; (80018b8 <vTaskStartScheduler+0x58>)
 800187e:	480f      	ldr	r0, [pc, #60]	; (80018bc <vTaskStartScheduler+0x5c>)
 8001880:	e9cd 4300 	strd	r4, r3, [sp]
 8001884:	4623      	mov	r3, r4
 8001886:	f7ff ff87 	bl	8001798 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 800188a:	b190      	cbz	r0, 80018b2 <vTaskStartScheduler+0x52>
 800188c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001890:	f383 8811 	msr	BASEPRI, r3
 8001894:	f3bf 8f6f 	isb	sy
 8001898:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 800189c:	4b08      	ldr	r3, [pc, #32]	; (80018c0 <vTaskStartScheduler+0x60>)
 800189e:	f04f 32ff 	mov.w	r2, #4294967295
 80018a2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80018a4:	4b07      	ldr	r3, [pc, #28]	; (80018c4 <vTaskStartScheduler+0x64>)
 80018a6:	2201      	movs	r2, #1
 80018a8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80018aa:	4b07      	ldr	r3, [pc, #28]	; (80018c8 <vTaskStartScheduler+0x68>)
 80018ac:	601c      	str	r4, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 80018ae:	f000 fa79 	bl	8001da4 <xPortStartScheduler>
}
 80018b2:	b008      	add	sp, #32
 80018b4:	bd10      	pop	{r4, pc}
 80018b6:	bf00      	nop
 80018b8:	0800318c 	.word	0x0800318c
 80018bc:	08001601 	.word	0x08001601
 80018c0:	20000108 	.word	0x20000108
 80018c4:	20000124 	.word	0x20000124
 80018c8:	20000150 	.word	0x20000150

080018cc <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 80018cc:	4a02      	ldr	r2, [pc, #8]	; (80018d8 <vTaskSuspendAll+0xc>)
 80018ce:	6813      	ldr	r3, [r2, #0]
 80018d0:	3301      	adds	r3, #1
 80018d2:	6013      	str	r3, [r2, #0]
}
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop
 80018d8:	200000d4 	.word	0x200000d4

080018dc <xTaskIncrementTick>:
{
 80018dc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80018e0:	4b3c      	ldr	r3, [pc, #240]	; (80019d4 <xTaskIncrementTick+0xf8>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d16e      	bne.n	80019c6 <xTaskIncrementTick+0xea>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80018e8:	4b3b      	ldr	r3, [pc, #236]	; (80019d8 <xTaskIncrementTick+0xfc>)
 80018ea:	681c      	ldr	r4, [r3, #0]
 80018ec:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 80018ee:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80018f0:	b9bc      	cbnz	r4, 8001922 <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 80018f2:	4b3a      	ldr	r3, [pc, #232]	; (80019dc <xTaskIncrementTick+0x100>)
 80018f4:	681a      	ldr	r2, [r3, #0]
 80018f6:	6812      	ldr	r2, [r2, #0]
 80018f8:	b142      	cbz	r2, 800190c <xTaskIncrementTick+0x30>
 80018fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018fe:	f383 8811 	msr	BASEPRI, r3
 8001902:	f3bf 8f6f 	isb	sy
 8001906:	f3bf 8f4f 	dsb	sy
 800190a:	e7fe      	b.n	800190a <xTaskIncrementTick+0x2e>
 800190c:	4a34      	ldr	r2, [pc, #208]	; (80019e0 <xTaskIncrementTick+0x104>)
 800190e:	6819      	ldr	r1, [r3, #0]
 8001910:	6810      	ldr	r0, [r2, #0]
 8001912:	6018      	str	r0, [r3, #0]
 8001914:	6011      	str	r1, [r2, #0]
 8001916:	4a33      	ldr	r2, [pc, #204]	; (80019e4 <xTaskIncrementTick+0x108>)
 8001918:	6813      	ldr	r3, [r2, #0]
 800191a:	3301      	adds	r3, #1
 800191c:	6013      	str	r3, [r2, #0]
 800191e:	f7ff fea3 	bl	8001668 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8001922:	4d31      	ldr	r5, [pc, #196]	; (80019e8 <xTaskIncrementTick+0x10c>)
 8001924:	4f31      	ldr	r7, [pc, #196]	; (80019ec <xTaskIncrementTick+0x110>)
 8001926:	682b      	ldr	r3, [r5, #0]
 8001928:	42a3      	cmp	r3, r4
BaseType_t xSwitchRequired = pdFALSE;
 800192a:	f04f 0b00 	mov.w	fp, #0
		if( xConstTickCount >= xNextTaskUnblockTime )
 800192e:	d911      	bls.n	8001954 <xTaskIncrementTick+0x78>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001930:	683a      	ldr	r2, [r7, #0]
 8001932:	4b2f      	ldr	r3, [pc, #188]	; (80019f0 <xTaskIncrementTick+0x114>)
 8001934:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001936:	2214      	movs	r2, #20
 8001938:	434a      	muls	r2, r1
 800193a:	589a      	ldr	r2, [r3, r2]
				xSwitchRequired = pdTRUE;
 800193c:	2a02      	cmp	r2, #2
 800193e:	bf28      	it	cs
 8001940:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 8001944:	4a2b      	ldr	r2, [pc, #172]	; (80019f4 <xTaskIncrementTick+0x118>)
 8001946:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 8001948:	2a00      	cmp	r2, #0
}
 800194a:	bf0c      	ite	eq
 800194c:	4658      	moveq	r0, fp
 800194e:	2001      	movne	r0, #1
 8001950:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001954:	f8df a084 	ldr.w	sl, [pc, #132]	; 80019dc <xTaskIncrementTick+0x100>
					prvAddTaskToReadyList( pxTCB );
 8001958:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 80019fc <xTaskIncrementTick+0x120>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800195c:	f8da 2000 	ldr.w	r2, [sl]
 8001960:	6812      	ldr	r2, [r2, #0]
 8001962:	b91a      	cbnz	r2, 800196c <xTaskIncrementTick+0x90>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001964:	f04f 32ff 	mov.w	r2, #4294967295
 8001968:	602a      	str	r2, [r5, #0]
					break;
 800196a:	e7e1      	b.n	8001930 <xTaskIncrementTick+0x54>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800196c:	f8da 2000 	ldr.w	r2, [sl]
 8001970:	68d2      	ldr	r2, [r2, #12]
 8001972:	68d6      	ldr	r6, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001974:	6871      	ldr	r1, [r6, #4]
					if( xConstTickCount < xItemValue )
 8001976:	428c      	cmp	r4, r1
 8001978:	d201      	bcs.n	800197e <xTaskIncrementTick+0xa2>
						xNextTaskUnblockTime = xItemValue;
 800197a:	6029      	str	r1, [r5, #0]
						break;
 800197c:	e7d8      	b.n	8001930 <xTaskIncrementTick+0x54>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800197e:	f106 0804 	add.w	r8, r6, #4
 8001982:	4640      	mov	r0, r8
 8001984:	f7ff fd90 	bl	80014a8 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001988:	6ab1      	ldr	r1, [r6, #40]	; 0x28
 800198a:	b119      	cbz	r1, 8001994 <xTaskIncrementTick+0xb8>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800198c:	f106 0018 	add.w	r0, r6, #24
 8001990:	f7ff fd8a 	bl	80014a8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001994:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 8001996:	f8d9 3000 	ldr.w	r3, [r9]
 800199a:	2201      	movs	r2, #1
 800199c:	fa02 f100 	lsl.w	r1, r2, r0
 80019a0:	4319      	orrs	r1, r3
 80019a2:	4b13      	ldr	r3, [pc, #76]	; (80019f0 <xTaskIncrementTick+0x114>)
 80019a4:	f8c9 1000 	str.w	r1, [r9]
 80019a8:	f04f 0c14 	mov.w	ip, #20
 80019ac:	4641      	mov	r1, r8
 80019ae:	fb0c 3000 	mla	r0, ip, r0, r3
 80019b2:	f7ff fd56 	bl	8001462 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80019b6:	6838      	ldr	r0, [r7, #0]
 80019b8:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 80019ba:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 80019bc:	4291      	cmp	r1, r2
 80019be:	bf28      	it	cs
 80019c0:	f04f 0b01 	movcs.w	fp, #1
 80019c4:	e7ca      	b.n	800195c <xTaskIncrementTick+0x80>
		++uxPendedTicks;
 80019c6:	4a0c      	ldr	r2, [pc, #48]	; (80019f8 <xTaskIncrementTick+0x11c>)
 80019c8:	6813      	ldr	r3, [r2, #0]
 80019ca:	3301      	adds	r3, #1
 80019cc:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 80019ce:	f04f 0b00 	mov.w	fp, #0
 80019d2:	e7b7      	b.n	8001944 <xTaskIncrementTick+0x68>
 80019d4:	200000d4 	.word	0x200000d4
 80019d8:	20000150 	.word	0x20000150
 80019dc:	20000034 	.word	0x20000034
 80019e0:	20000038 	.word	0x20000038
 80019e4:	2000010c 	.word	0x2000010c
 80019e8:	20000108 	.word	0x20000108
 80019ec:	20000030 	.word	0x20000030
 80019f0:	2000003c 	.word	0x2000003c
 80019f4:	20000154 	.word	0x20000154
 80019f8:	200000d0 	.word	0x200000d0
 80019fc:	200000dc 	.word	0x200000dc

08001a00 <xTaskResumeAll>:
{
 8001a00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
 8001a04:	4c30      	ldr	r4, [pc, #192]	; (8001ac8 <xTaskResumeAll+0xc8>)
 8001a06:	6823      	ldr	r3, [r4, #0]
 8001a08:	b943      	cbnz	r3, 8001a1c <xTaskResumeAll+0x1c>
 8001a0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a0e:	f383 8811 	msr	BASEPRI, r3
 8001a12:	f3bf 8f6f 	isb	sy
 8001a16:	f3bf 8f4f 	dsb	sy
 8001a1a:	e7fe      	b.n	8001a1a <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 8001a1c:	f000 f92a 	bl	8001c74 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8001a20:	6823      	ldr	r3, [r4, #0]
 8001a22:	3b01      	subs	r3, #1
 8001a24:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001a26:	6824      	ldr	r4, [r4, #0]
 8001a28:	b12c      	cbz	r4, 8001a36 <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 8001a2a:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8001a2c:	f000 f944 	bl	8001cb8 <vPortExitCritical>
}
 8001a30:	4620      	mov	r0, r4
 8001a32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001a36:	4b25      	ldr	r3, [pc, #148]	; (8001acc <xTaskResumeAll+0xcc>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d0f5      	beq.n	8001a2a <xTaskResumeAll+0x2a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001a3e:	4d24      	ldr	r5, [pc, #144]	; (8001ad0 <xTaskResumeAll+0xd0>)
					prvAddTaskToReadyList( pxTCB );
 8001a40:	4e24      	ldr	r6, [pc, #144]	; (8001ad4 <xTaskResumeAll+0xd4>)
 8001a42:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 8001ae8 <xTaskResumeAll+0xe8>
 8001a46:	e01f      	b.n	8001a88 <xTaskResumeAll+0x88>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8001a48:	68eb      	ldr	r3, [r5, #12]
 8001a4a:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001a4c:	f104 0904 	add.w	r9, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001a50:	f104 0018 	add.w	r0, r4, #24
 8001a54:	f7ff fd28 	bl	80014a8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001a58:	4648      	mov	r0, r9
 8001a5a:	f7ff fd25 	bl	80014a8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001a5e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001a60:	6831      	ldr	r1, [r6, #0]
 8001a62:	2701      	movs	r7, #1
 8001a64:	fa07 f302 	lsl.w	r3, r7, r2
 8001a68:	2014      	movs	r0, #20
 8001a6a:	430b      	orrs	r3, r1
 8001a6c:	fb00 8002 	mla	r0, r0, r2, r8
 8001a70:	4649      	mov	r1, r9
 8001a72:	6033      	str	r3, [r6, #0]
 8001a74:	f7ff fcf5 	bl	8001462 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001a78:	4b17      	ldr	r3, [pc, #92]	; (8001ad8 <xTaskResumeAll+0xd8>)
 8001a7a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a80:	429a      	cmp	r2, r3
 8001a82:	d301      	bcc.n	8001a88 <xTaskResumeAll+0x88>
						xYieldPending = pdTRUE;
 8001a84:	4b15      	ldr	r3, [pc, #84]	; (8001adc <xTaskResumeAll+0xdc>)
 8001a86:	601f      	str	r7, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001a88:	682b      	ldr	r3, [r5, #0]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d1dc      	bne.n	8001a48 <xTaskResumeAll+0x48>
				if( pxTCB != NULL )
 8001a8e:	b10c      	cbz	r4, 8001a94 <xTaskResumeAll+0x94>
					prvResetNextTaskUnblockTime();
 8001a90:	f7ff fdea 	bl	8001668 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8001a94:	4d12      	ldr	r5, [pc, #72]	; (8001ae0 <xTaskResumeAll+0xe0>)
 8001a96:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8001a98:	b144      	cbz	r4, 8001aac <xTaskResumeAll+0xac>
								xYieldPending = pdTRUE;
 8001a9a:	4e10      	ldr	r6, [pc, #64]	; (8001adc <xTaskResumeAll+0xdc>)
 8001a9c:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 8001a9e:	f7ff ff1d 	bl	80018dc <xTaskIncrementTick>
 8001aa2:	b100      	cbz	r0, 8001aa6 <xTaskResumeAll+0xa6>
								xYieldPending = pdTRUE;
 8001aa4:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8001aa6:	3c01      	subs	r4, #1
 8001aa8:	d1f9      	bne.n	8001a9e <xTaskResumeAll+0x9e>
						uxPendedTicks = 0;
 8001aaa:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8001aac:	4b0b      	ldr	r3, [pc, #44]	; (8001adc <xTaskResumeAll+0xdc>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d0ba      	beq.n	8001a2a <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 8001ab4:	4b0b      	ldr	r3, [pc, #44]	; (8001ae4 <xTaskResumeAll+0xe4>)
 8001ab6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001aba:	601a      	str	r2, [r3, #0]
 8001abc:	f3bf 8f4f 	dsb	sy
 8001ac0:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8001ac4:	2401      	movs	r4, #1
 8001ac6:	e7b1      	b.n	8001a2c <xTaskResumeAll+0x2c>
 8001ac8:	200000d4 	.word	0x200000d4
 8001acc:	200000c8 	.word	0x200000c8
 8001ad0:	20000110 	.word	0x20000110
 8001ad4:	200000dc 	.word	0x200000dc
 8001ad8:	20000030 	.word	0x20000030
 8001adc:	20000154 	.word	0x20000154
 8001ae0:	200000d0 	.word	0x200000d0
 8001ae4:	e000ed04 	.word	0xe000ed04
 8001ae8:	2000003c 	.word	0x2000003c

08001aec <vTaskDelay>:
	{
 8001aec:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8001aee:	b940      	cbnz	r0, 8001b02 <vTaskDelay+0x16>
			portYIELD_WITHIN_API();
 8001af0:	4b0e      	ldr	r3, [pc, #56]	; (8001b2c <vTaskDelay+0x40>)
 8001af2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001af6:	601a      	str	r2, [r3, #0]
 8001af8:	f3bf 8f4f 	dsb	sy
 8001afc:	f3bf 8f6f 	isb	sy
	}
 8001b00:	bd08      	pop	{r3, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 8001b02:	4b0b      	ldr	r3, [pc, #44]	; (8001b30 <vTaskDelay+0x44>)
 8001b04:	6819      	ldr	r1, [r3, #0]
 8001b06:	b141      	cbz	r1, 8001b1a <vTaskDelay+0x2e>
 8001b08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b0c:	f383 8811 	msr	BASEPRI, r3
 8001b10:	f3bf 8f6f 	isb	sy
 8001b14:	f3bf 8f4f 	dsb	sy
 8001b18:	e7fe      	b.n	8001b18 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8001b1a:	f7ff fed7 	bl	80018cc <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8001b1e:	f7ff fdf5 	bl	800170c <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8001b22:	f7ff ff6d 	bl	8001a00 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8001b26:	2800      	cmp	r0, #0
 8001b28:	d0e2      	beq.n	8001af0 <vTaskDelay+0x4>
 8001b2a:	e7e9      	b.n	8001b00 <vTaskDelay+0x14>
 8001b2c:	e000ed04 	.word	0xe000ed04
 8001b30:	200000d4 	.word	0x200000d4

08001b34 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8001b34:	4b17      	ldr	r3, [pc, #92]	; (8001b94 <vTaskSwitchContext+0x60>)
 8001b36:	681a      	ldr	r2, [r3, #0]
 8001b38:	4b17      	ldr	r3, [pc, #92]	; (8001b98 <vTaskSwitchContext+0x64>)
{
 8001b3a:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8001b3c:	b112      	cbz	r2, 8001b44 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 8001b3e:	2201      	movs	r2, #1
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8001b40:	601a      	str	r2, [r3, #0]
}
 8001b42:	bd10      	pop	{r4, pc}
		xYieldPending = pdFALSE;
 8001b44:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8001b46:	4b15      	ldr	r3, [pc, #84]	; (8001b9c <vTaskSwitchContext+0x68>)
 8001b48:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8001b4a:	fab3 f383 	clz	r3, r3
 8001b4e:	b2db      	uxtb	r3, r3
 8001b50:	f1c3 031f 	rsb	r3, r3, #31
 8001b54:	2214      	movs	r2, #20
 8001b56:	4912      	ldr	r1, [pc, #72]	; (8001ba0 <vTaskSwitchContext+0x6c>)
 8001b58:	435a      	muls	r2, r3
 8001b5a:	1888      	adds	r0, r1, r2
 8001b5c:	588c      	ldr	r4, [r1, r2]
 8001b5e:	b944      	cbnz	r4, 8001b72 <vTaskSwitchContext+0x3e>
	__asm volatile
 8001b60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b64:	f383 8811 	msr	BASEPRI, r3
 8001b68:	f3bf 8f6f 	isb	sy
 8001b6c:	f3bf 8f4f 	dsb	sy
 8001b70:	e7fe      	b.n	8001b70 <vTaskSwitchContext+0x3c>
 8001b72:	6844      	ldr	r4, [r0, #4]
 8001b74:	3208      	adds	r2, #8
 8001b76:	6864      	ldr	r4, [r4, #4]
 8001b78:	6044      	str	r4, [r0, #4]
 8001b7a:	440a      	add	r2, r1
 8001b7c:	4294      	cmp	r4, r2
 8001b7e:	bf04      	itt	eq
 8001b80:	6862      	ldreq	r2, [r4, #4]
 8001b82:	6042      	streq	r2, [r0, #4]
 8001b84:	2214      	movs	r2, #20
 8001b86:	fb02 1303 	mla	r3, r2, r3, r1
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	68da      	ldr	r2, [r3, #12]
 8001b8e:	4b05      	ldr	r3, [pc, #20]	; (8001ba4 <vTaskSwitchContext+0x70>)
 8001b90:	e7d6      	b.n	8001b40 <vTaskSwitchContext+0xc>
 8001b92:	bf00      	nop
 8001b94:	200000d4 	.word	0x200000d4
 8001b98:	20000154 	.word	0x20000154
 8001b9c:	200000dc 	.word	0x200000dc
 8001ba0:	2000003c 	.word	0x2000003c
 8001ba4:	20000030 	.word	0x20000030

08001ba8 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8001ba8:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8001baa:	2300      	movs	r3, #0
 8001bac:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8001bae:	4b0d      	ldr	r3, [pc, #52]	; (8001be4 <prvTaskExitError+0x3c>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	3301      	adds	r3, #1
 8001bb4:	d008      	beq.n	8001bc8 <prvTaskExitError+0x20>
 8001bb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001bba:	f383 8811 	msr	BASEPRI, r3
 8001bbe:	f3bf 8f6f 	isb	sy
 8001bc2:	f3bf 8f4f 	dsb	sy
 8001bc6:	e7fe      	b.n	8001bc6 <prvTaskExitError+0x1e>
 8001bc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001bcc:	f383 8811 	msr	BASEPRI, r3
 8001bd0:	f3bf 8f6f 	isb	sy
 8001bd4:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8001bd8:	9b01      	ldr	r3, [sp, #4]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d0fc      	beq.n	8001bd8 <prvTaskExitError+0x30>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8001bde:	b002      	add	sp, #8
 8001be0:	4770      	bx	lr
 8001be2:	bf00      	nop
 8001be4:	20000000 	.word	0x20000000

08001be8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8001be8:	4808      	ldr	r0, [pc, #32]	; (8001c0c <prvPortStartFirstTask+0x24>)
 8001bea:	6800      	ldr	r0, [r0, #0]
 8001bec:	6800      	ldr	r0, [r0, #0]
 8001bee:	f380 8808 	msr	MSP, r0
 8001bf2:	f04f 0000 	mov.w	r0, #0
 8001bf6:	f380 8814 	msr	CONTROL, r0
 8001bfa:	b662      	cpsie	i
 8001bfc:	b661      	cpsie	f
 8001bfe:	f3bf 8f4f 	dsb	sy
 8001c02:	f3bf 8f6f 	isb	sy
 8001c06:	df00      	svc	0
 8001c08:	bf00      	nop
 8001c0a:	0000      	.short	0x0000
 8001c0c:	e000ed08 	.word	0xe000ed08

08001c10 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8001c10:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8001c20 <vPortEnableVFP+0x10>
 8001c14:	6801      	ldr	r1, [r0, #0]
 8001c16:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8001c1a:	6001      	str	r1, [r0, #0]
 8001c1c:	4770      	bx	lr
 8001c1e:	0000      	.short	0x0000
 8001c20:	e000ed88 	.word	0xe000ed88

08001c24 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8001c24:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001c28:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8001c2c:	4b07      	ldr	r3, [pc, #28]	; (8001c4c <pxPortInitialiseStack+0x28>)
 8001c2e:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8001c32:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8001c36:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8001c3a:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8001c3e:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8001c42:	f840 3c24 	str.w	r3, [r0, #-36]
}
 8001c46:	3844      	subs	r0, #68	; 0x44
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop
 8001c4c:	08001ba9 	.word	0x08001ba9

08001c50 <SVC_Handler>:
	__asm volatile (
 8001c50:	4b07      	ldr	r3, [pc, #28]	; (8001c70 <pxCurrentTCBConst2>)
 8001c52:	6819      	ldr	r1, [r3, #0]
 8001c54:	6808      	ldr	r0, [r1, #0]
 8001c56:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001c5a:	f380 8809 	msr	PSP, r0
 8001c5e:	f3bf 8f6f 	isb	sy
 8001c62:	f04f 0000 	mov.w	r0, #0
 8001c66:	f380 8811 	msr	BASEPRI, r0
 8001c6a:	4770      	bx	lr
 8001c6c:	f3af 8000 	nop.w

08001c70 <pxCurrentTCBConst2>:
 8001c70:	20000030 	.word	0x20000030

08001c74 <vPortEnterCritical>:
 8001c74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c78:	f383 8811 	msr	BASEPRI, r3
 8001c7c:	f3bf 8f6f 	isb	sy
 8001c80:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8001c84:	4a0a      	ldr	r2, [pc, #40]	; (8001cb0 <vPortEnterCritical+0x3c>)
 8001c86:	6813      	ldr	r3, [r2, #0]
 8001c88:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 8001c8a:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 8001c8c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8001c8e:	d10d      	bne.n	8001cac <vPortEnterCritical+0x38>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8001c90:	4b08      	ldr	r3, [pc, #32]	; (8001cb4 <vPortEnterCritical+0x40>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f013 0fff 	tst.w	r3, #255	; 0xff
 8001c98:	d008      	beq.n	8001cac <vPortEnterCritical+0x38>
 8001c9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c9e:	f383 8811 	msr	BASEPRI, r3
 8001ca2:	f3bf 8f6f 	isb	sy
 8001ca6:	f3bf 8f4f 	dsb	sy
 8001caa:	e7fe      	b.n	8001caa <vPortEnterCritical+0x36>
}
 8001cac:	4770      	bx	lr
 8001cae:	bf00      	nop
 8001cb0:	20000000 	.word	0x20000000
 8001cb4:	e000ed04 	.word	0xe000ed04

08001cb8 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8001cb8:	4a08      	ldr	r2, [pc, #32]	; (8001cdc <vPortExitCritical+0x24>)
 8001cba:	6813      	ldr	r3, [r2, #0]
 8001cbc:	b943      	cbnz	r3, 8001cd0 <vPortExitCritical+0x18>
 8001cbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001cc2:	f383 8811 	msr	BASEPRI, r3
 8001cc6:	f3bf 8f6f 	isb	sy
 8001cca:	f3bf 8f4f 	dsb	sy
 8001cce:	e7fe      	b.n	8001cce <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8001cd0:	3b01      	subs	r3, #1
 8001cd2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8001cd4:	b90b      	cbnz	r3, 8001cda <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8001cd6:	f383 8811 	msr	BASEPRI, r3
}
 8001cda:	4770      	bx	lr
 8001cdc:	20000000 	.word	0x20000000

08001ce0 <PendSV_Handler>:
	__asm volatile
 8001ce0:	f3ef 8009 	mrs	r0, PSP
 8001ce4:	f3bf 8f6f 	isb	sy
 8001ce8:	4b15      	ldr	r3, [pc, #84]	; (8001d40 <pxCurrentTCBConst>)
 8001cea:	681a      	ldr	r2, [r3, #0]
 8001cec:	f01e 0f10 	tst.w	lr, #16
 8001cf0:	bf08      	it	eq
 8001cf2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8001cf6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001cfa:	6010      	str	r0, [r2, #0]
 8001cfc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8001d00:	f04f 0050 	mov.w	r0, #80	; 0x50
 8001d04:	f380 8811 	msr	BASEPRI, r0
 8001d08:	f3bf 8f4f 	dsb	sy
 8001d0c:	f3bf 8f6f 	isb	sy
 8001d10:	f7ff ff10 	bl	8001b34 <vTaskSwitchContext>
 8001d14:	f04f 0000 	mov.w	r0, #0
 8001d18:	f380 8811 	msr	BASEPRI, r0
 8001d1c:	bc09      	pop	{r0, r3}
 8001d1e:	6819      	ldr	r1, [r3, #0]
 8001d20:	6808      	ldr	r0, [r1, #0]
 8001d22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001d26:	f01e 0f10 	tst.w	lr, #16
 8001d2a:	bf08      	it	eq
 8001d2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8001d30:	f380 8809 	msr	PSP, r0
 8001d34:	f3bf 8f6f 	isb	sy
 8001d38:	4770      	bx	lr
 8001d3a:	bf00      	nop
 8001d3c:	f3af 8000 	nop.w

08001d40 <pxCurrentTCBConst>:
 8001d40:	20000030 	.word	0x20000030

08001d44 <SysTick_Handler>:
{
 8001d44:	b508      	push	{r3, lr}
	__asm volatile
 8001d46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d4a:	f383 8811 	msr	BASEPRI, r3
 8001d4e:	f3bf 8f6f 	isb	sy
 8001d52:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8001d56:	f7ff fdc1 	bl	80018dc <xTaskIncrementTick>
 8001d5a:	b118      	cbz	r0, 8001d64 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8001d5c:	4b03      	ldr	r3, [pc, #12]	; (8001d6c <SysTick_Handler+0x28>)
 8001d5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001d62:	601a      	str	r2, [r3, #0]
	__asm volatile
 8001d64:	2300      	movs	r3, #0
 8001d66:	f383 8811 	msr	BASEPRI, r3
}
 8001d6a:	bd08      	pop	{r3, pc}
 8001d6c:	e000ed04 	.word	0xe000ed04

08001d70 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8001d70:	4a08      	ldr	r2, [pc, #32]	; (8001d94 <vPortSetupTimerInterrupt+0x24>)
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8001d72:	4909      	ldr	r1, [pc, #36]	; (8001d98 <vPortSetupTimerInterrupt+0x28>)
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8001d74:	2300      	movs	r3, #0
 8001d76:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8001d78:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8001d7a:	4b08      	ldr	r3, [pc, #32]	; (8001d9c <vPortSetupTimerInterrupt+0x2c>)
 8001d7c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d86:	4906      	ldr	r1, [pc, #24]	; (8001da0 <vPortSetupTimerInterrupt+0x30>)
 8001d88:	3b01      	subs	r3, #1
 8001d8a:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8001d8c:	2307      	movs	r3, #7
 8001d8e:	6013      	str	r3, [r2, #0]
}
 8001d90:	4770      	bx	lr
 8001d92:	bf00      	nop
 8001d94:	e000e010 	.word	0xe000e010
 8001d98:	e000e018 	.word	0xe000e018
 8001d9c:	20000010 	.word	0x20000010
 8001da0:	e000e014 	.word	0xe000e014

08001da4 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8001da4:	4b39      	ldr	r3, [pc, #228]	; (8001e8c <xPortStartScheduler+0xe8>)
 8001da6:	4a3a      	ldr	r2, [pc, #232]	; (8001e90 <xPortStartScheduler+0xec>)
{
 8001da8:	b513      	push	{r0, r1, r4, lr}
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8001daa:	6819      	ldr	r1, [r3, #0]
 8001dac:	4291      	cmp	r1, r2
 8001dae:	d108      	bne.n	8001dc2 <xPortStartScheduler+0x1e>
	__asm volatile
 8001db0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001db4:	f383 8811 	msr	BASEPRI, r3
 8001db8:	f3bf 8f6f 	isb	sy
 8001dbc:	f3bf 8f4f 	dsb	sy
 8001dc0:	e7fe      	b.n	8001dc0 <xPortStartScheduler+0x1c>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8001dc2:	681a      	ldr	r2, [r3, #0]
 8001dc4:	4b33      	ldr	r3, [pc, #204]	; (8001e94 <xPortStartScheduler+0xf0>)
 8001dc6:	429a      	cmp	r2, r3
 8001dc8:	d108      	bne.n	8001ddc <xPortStartScheduler+0x38>
 8001dca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001dce:	f383 8811 	msr	BASEPRI, r3
 8001dd2:	f3bf 8f6f 	isb	sy
 8001dd6:	f3bf 8f4f 	dsb	sy
 8001dda:	e7fe      	b.n	8001dda <xPortStartScheduler+0x36>
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8001ddc:	4b2e      	ldr	r3, [pc, #184]	; (8001e98 <xPortStartScheduler+0xf4>)
 8001dde:	781a      	ldrb	r2, [r3, #0]
 8001de0:	b2d2      	uxtb	r2, r2
 8001de2:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8001de4:	22ff      	movs	r2, #255	; 0xff
 8001de6:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8001de8:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8001dea:	4a2c      	ldr	r2, [pc, #176]	; (8001e9c <xPortStartScheduler+0xf8>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8001dec:	b2db      	uxtb	r3, r3
 8001dee:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8001df2:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8001df6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001dfa:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8001dfc:	4b28      	ldr	r3, [pc, #160]	; (8001ea0 <xPortStartScheduler+0xfc>)
 8001dfe:	2207      	movs	r2, #7
 8001e00:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8001e02:	2100      	movs	r1, #0
 8001e04:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8001e08:	0600      	lsls	r0, r0, #24
 8001e0a:	f102 34ff 	add.w	r4, r2, #4294967295
 8001e0e:	d40d      	bmi.n	8001e2c <xPortStartScheduler+0x88>
 8001e10:	b101      	cbz	r1, 8001e14 <xPortStartScheduler+0x70>
 8001e12:	601a      	str	r2, [r3, #0]
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8001e14:	681a      	ldr	r2, [r3, #0]
 8001e16:	2a03      	cmp	r2, #3
 8001e18:	d011      	beq.n	8001e3e <xPortStartScheduler+0x9a>
 8001e1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e1e:	f383 8811 	msr	BASEPRI, r3
 8001e22:	f3bf 8f6f 	isb	sy
 8001e26:	f3bf 8f4f 	dsb	sy
 8001e2a:	e7fe      	b.n	8001e2a <xPortStartScheduler+0x86>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8001e2c:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8001e30:	0052      	lsls	r2, r2, #1
 8001e32:	b2d2      	uxtb	r2, r2
 8001e34:	f88d 2003 	strb.w	r2, [sp, #3]
 8001e38:	2101      	movs	r1, #1
 8001e3a:	4622      	mov	r2, r4
 8001e3c:	e7e2      	b.n	8001e04 <xPortStartScheduler+0x60>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8001e3e:	0212      	lsls	r2, r2, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8001e40:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8001e44:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8001e46:	9b01      	ldr	r3, [sp, #4]
 8001e48:	4a13      	ldr	r2, [pc, #76]	; (8001e98 <xPortStartScheduler+0xf4>)
 8001e4a:	b2db      	uxtb	r3, r3
 8001e4c:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8001e4e:	4b15      	ldr	r3, [pc, #84]	; (8001ea4 <xPortStartScheduler+0x100>)
 8001e50:	681a      	ldr	r2, [r3, #0]
 8001e52:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8001e56:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8001e58:	681a      	ldr	r2, [r3, #0]
 8001e5a:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8001e5e:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8001e60:	f7ff ff86 	bl	8001d70 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8001e64:	4b10      	ldr	r3, [pc, #64]	; (8001ea8 <xPortStartScheduler+0x104>)
 8001e66:	2400      	movs	r4, #0
 8001e68:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
 8001e6a:	f7ff fed1 	bl	8001c10 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8001e6e:	4a0f      	ldr	r2, [pc, #60]	; (8001eac <xPortStartScheduler+0x108>)
 8001e70:	6813      	ldr	r3, [r2, #0]
 8001e72:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8001e76:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 8001e78:	f7ff feb6 	bl	8001be8 <prvPortStartFirstTask>
	vTaskSwitchContext();
 8001e7c:	f7ff fe5a 	bl	8001b34 <vTaskSwitchContext>
	prvTaskExitError();
 8001e80:	f7ff fe92 	bl	8001ba8 <prvTaskExitError>
}
 8001e84:	4620      	mov	r0, r4
 8001e86:	b002      	add	sp, #8
 8001e88:	bd10      	pop	{r4, pc}
 8001e8a:	bf00      	nop
 8001e8c:	e000ed00 	.word	0xe000ed00
 8001e90:	410fc271 	.word	0x410fc271
 8001e94:	410fc270 	.word	0x410fc270
 8001e98:	e000e400 	.word	0xe000e400
 8001e9c:	20000158 	.word	0x20000158
 8001ea0:	2000015c 	.word	0x2000015c
 8001ea4:	e000ed20 	.word	0xe000ed20
 8001ea8:	20000000 	.word	0x20000000
 8001eac:	e000ef34 	.word	0xe000ef34

08001eb0 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8001eb0:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001eb2:	4b0f      	ldr	r3, [pc, #60]	; (8001ef0 <prvInsertBlockIntoFreeList+0x40>)
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	4282      	cmp	r2, r0
 8001eb8:	d318      	bcc.n	8001eec <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8001eba:	685c      	ldr	r4, [r3, #4]
 8001ebc:	1919      	adds	r1, r3, r4
 8001ebe:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8001ec0:	bf01      	itttt	eq
 8001ec2:	6841      	ldreq	r1, [r0, #4]
 8001ec4:	4618      	moveq	r0, r3
 8001ec6:	1909      	addeq	r1, r1, r4
 8001ec8:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8001eca:	6844      	ldr	r4, [r0, #4]
 8001ecc:	1901      	adds	r1, r0, r4
 8001ece:	428a      	cmp	r2, r1
 8001ed0:	d107      	bne.n	8001ee2 <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8001ed2:	4908      	ldr	r1, [pc, #32]	; (8001ef4 <prvInsertBlockIntoFreeList+0x44>)
 8001ed4:	6809      	ldr	r1, [r1, #0]
 8001ed6:	428a      	cmp	r2, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001ed8:	bf1f      	itttt	ne
 8001eda:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8001edc:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001ede:	1909      	addne	r1, r1, r4
 8001ee0:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8001ee2:	4298      	cmp	r0, r3
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001ee4:	6002      	str	r2, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001ee6:	bf18      	it	ne
 8001ee8:	6018      	strne	r0, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001eea:	bd10      	pop	{r4, pc}
 8001eec:	4613      	mov	r3, r2
 8001eee:	e7e1      	b.n	8001eb4 <prvInsertBlockIntoFreeList+0x4>
 8001ef0:	20003d70 	.word	0x20003d70
 8001ef4:	20000160 	.word	0x20000160

08001ef8 <pvPortMalloc>:
{
 8001ef8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001efc:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8001efe:	f7ff fce5 	bl	80018cc <vTaskSuspendAll>
		if( pxEnd == NULL )
 8001f02:	493d      	ldr	r1, [pc, #244]	; (8001ff8 <pvPortMalloc+0x100>)
 8001f04:	4d3d      	ldr	r5, [pc, #244]	; (8001ffc <pvPortMalloc+0x104>)
 8001f06:	680b      	ldr	r3, [r1, #0]
 8001f08:	b9fb      	cbnz	r3, 8001f4a <pvPortMalloc+0x52>
	uxAddress = ( size_t ) ucHeap;
 8001f0a:	4a3d      	ldr	r2, [pc, #244]	; (8002000 <pvPortMalloc+0x108>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8001f0c:	0756      	lsls	r6, r2, #29
 8001f0e:	f502 5370 	add.w	r3, r2, #15360	; 0x3c00
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8001f12:	bf1d      	ittte	ne
 8001f14:	3207      	addne	r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001f16:	f022 0207 	bicne.w	r2, r2, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8001f1a:	1a9b      	subne	r3, r3, r2
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8001f1c:	f44f 5370 	moveq.w	r3, #15360	; 0x3c00
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8001f20:	4413      	add	r3, r2
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001f22:	4e38      	ldr	r6, [pc, #224]	; (8002004 <pvPortMalloc+0x10c>)
	uxAddress -= xHeapStructSize;
 8001f24:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001f26:	f023 0307 	bic.w	r3, r3, #7
	xStart.xBlockSize = ( size_t ) 0;
 8001f2a:	2000      	movs	r0, #0
 8001f2c:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001f2e:	6032      	str	r2, [r6, #0]
	pxEnd->pxNextFreeBlock = NULL;
 8001f30:	e9c3 0000 	strd	r0, r0, [r3]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001f34:	1a98      	subs	r0, r3, r2
	pxEnd = ( void * ) uxAddress;
 8001f36:	600b      	str	r3, [r1, #0]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8001f38:	e9c2 3000 	strd	r3, r0, [r2]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001f3c:	4b32      	ldr	r3, [pc, #200]	; (8002008 <pvPortMalloc+0x110>)
 8001f3e:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001f40:	4b32      	ldr	r3, [pc, #200]	; (800200c <pvPortMalloc+0x114>)
 8001f42:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001f44:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8001f48:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8001f4a:	682f      	ldr	r7, [r5, #0]
 8001f4c:	4227      	tst	r7, r4
 8001f4e:	d14e      	bne.n	8001fee <pvPortMalloc+0xf6>
			if( xWantedSize > 0 )
 8001f50:	2c00      	cmp	r4, #0
 8001f52:	d03f      	beq.n	8001fd4 <pvPortMalloc+0xdc>
				xWantedSize += xHeapStructSize;
 8001f54:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8001f58:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8001f5a:	bf1c      	itt	ne
 8001f5c:	f023 0307 	bicne.w	r3, r3, #7
 8001f60:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d043      	beq.n	8001fee <pvPortMalloc+0xf6>
 8001f66:	4a29      	ldr	r2, [pc, #164]	; (800200c <pvPortMalloc+0x114>)
 8001f68:	6816      	ldr	r6, [r2, #0]
 8001f6a:	429e      	cmp	r6, r3
 8001f6c:	4690      	mov	r8, r2
 8001f6e:	d33e      	bcc.n	8001fee <pvPortMalloc+0xf6>
				pxBlock = xStart.pxNextFreeBlock;
 8001f70:	4a24      	ldr	r2, [pc, #144]	; (8002004 <pvPortMalloc+0x10c>)
 8001f72:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001f74:	6868      	ldr	r0, [r5, #4]
 8001f76:	4298      	cmp	r0, r3
 8001f78:	d201      	bcs.n	8001f7e <pvPortMalloc+0x86>
 8001f7a:	682c      	ldr	r4, [r5, #0]
 8001f7c:	b9a4      	cbnz	r4, 8001fa8 <pvPortMalloc+0xb0>
				if( pxBlock != pxEnd )
 8001f7e:	6809      	ldr	r1, [r1, #0]
 8001f80:	42a9      	cmp	r1, r5
 8001f82:	d034      	beq.n	8001fee <pvPortMalloc+0xf6>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001f84:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001f86:	6814      	ldr	r4, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001f88:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001f8a:	1ac2      	subs	r2, r0, r3
 8001f8c:	2a10      	cmp	r2, #16
 8001f8e:	d912      	bls.n	8001fb6 <pvPortMalloc+0xbe>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001f90:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001f92:	0741      	lsls	r1, r0, #29
 8001f94:	d00b      	beq.n	8001fae <pvPortMalloc+0xb6>
 8001f96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f9a:	f383 8811 	msr	BASEPRI, r3
 8001f9e:	f3bf 8f6f 	isb	sy
 8001fa2:	f3bf 8f4f 	dsb	sy
 8001fa6:	e7fe      	b.n	8001fa6 <pvPortMalloc+0xae>
 8001fa8:	462a      	mov	r2, r5
 8001faa:	4625      	mov	r5, r4
 8001fac:	e7e2      	b.n	8001f74 <pvPortMalloc+0x7c>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001fae:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8001fb0:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8001fb2:	f7ff ff7d 	bl	8001eb0 <prvInsertBlockIntoFreeList>
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001fb6:	4914      	ldr	r1, [pc, #80]	; (8002008 <pvPortMalloc+0x110>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001fb8:	686b      	ldr	r3, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001fba:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001fbc:	1af6      	subs	r6, r6, r3
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001fbe:	431f      	orrs	r7, r3
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001fc0:	4286      	cmp	r6, r0
					pxBlock->pxNextFreeBlock = NULL;
 8001fc2:	f04f 0300 	mov.w	r3, #0
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001fc6:	f8c8 6000 	str.w	r6, [r8]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8001fca:	bf38      	it	cc
 8001fcc:	600e      	strcc	r6, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001fce:	3408      	adds	r4, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001fd0:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8001fd2:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 8001fd4:	f7ff fd14 	bl	8001a00 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8001fd8:	0763      	lsls	r3, r4, #29
 8001fda:	d00a      	beq.n	8001ff2 <pvPortMalloc+0xfa>
 8001fdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fe0:	f383 8811 	msr	BASEPRI, r3
 8001fe4:	f3bf 8f6f 	isb	sy
 8001fe8:	f3bf 8f4f 	dsb	sy
 8001fec:	e7fe      	b.n	8001fec <pvPortMalloc+0xf4>
void *pvReturn = NULL;
 8001fee:	2400      	movs	r4, #0
 8001ff0:	e7f0      	b.n	8001fd4 <pvPortMalloc+0xdc>
}
 8001ff2:	4620      	mov	r0, r4
 8001ff4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001ff8:	20000160 	.word	0x20000160
 8001ffc:	20003d64 	.word	0x20003d64
 8002000:	20000164 	.word	0x20000164
 8002004:	20003d70 	.word	0x20003d70
 8002008:	20003d6c 	.word	0x20003d6c
 800200c:	20003d68 	.word	0x20003d68

08002010 <vPortFree>:
{
 8002010:	b510      	push	{r4, lr}
	if( pv != NULL )
 8002012:	4604      	mov	r4, r0
 8002014:	b370      	cbz	r0, 8002074 <vPortFree+0x64>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8002016:	4a18      	ldr	r2, [pc, #96]	; (8002078 <vPortFree+0x68>)
 8002018:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800201c:	6812      	ldr	r2, [r2, #0]
 800201e:	4213      	tst	r3, r2
 8002020:	d108      	bne.n	8002034 <vPortFree+0x24>
 8002022:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002026:	f383 8811 	msr	BASEPRI, r3
 800202a:	f3bf 8f6f 	isb	sy
 800202e:	f3bf 8f4f 	dsb	sy
 8002032:	e7fe      	b.n	8002032 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8002034:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8002038:	b141      	cbz	r1, 800204c <vPortFree+0x3c>
 800203a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800203e:	f383 8811 	msr	BASEPRI, r3
 8002042:	f3bf 8f6f 	isb	sy
 8002046:	f3bf 8f4f 	dsb	sy
 800204a:	e7fe      	b.n	800204a <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800204c:	ea23 0302 	bic.w	r3, r3, r2
 8002050:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8002054:	f7ff fc3a 	bl	80018cc <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002058:	4a08      	ldr	r2, [pc, #32]	; (800207c <vPortFree+0x6c>)
 800205a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800205e:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002060:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002064:	440b      	add	r3, r1
 8002066:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002068:	f7ff ff22 	bl	8001eb0 <prvInsertBlockIntoFreeList>
}
 800206c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 8002070:	f7ff bcc6 	b.w	8001a00 <xTaskResumeAll>
}
 8002074:	bd10      	pop	{r4, pc}
 8002076:	bf00      	nop
 8002078:	20003d64 	.word	0x20003d64
 800207c:	20003d68 	.word	0x20003d68

08002080 <vApplicationIdleHook>:
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 8002080:	4770      	bx	lr
	...

08002084 <vApplicationGetIdleTaskMemory>:
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8002084:	4b03      	ldr	r3, [pc, #12]	; (8002094 <vApplicationGetIdleTaskMemory+0x10>)
 8002086:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8002088:	4b03      	ldr	r3, [pc, #12]	; (8002098 <vApplicationGetIdleTaskMemory+0x14>)
 800208a:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800208c:	2380      	movs	r3, #128	; 0x80
 800208e:	6013      	str	r3, [r2, #0]
  /* place for user code */
}                   
 8002090:	4770      	bx	lr
 8002092:	bf00      	nop
 8002094:	20003f78 	.word	0x20003f78
 8002098:	20003d78 	.word	0x20003d78

0800209c <Delay>:
/**
 * @brief  Delays for amount of micro seconds
 * @param  micros: Number of microseconds for delay
 * @retval None
 */
__STATIC_INLINE void Delay(__IO uint32_t micros) {
 800209c:	b537      	push	{r0, r1, r2, r4, r5, lr}
#if !defined(STM32F0xx)
	uint32_t start = DWT->CYCCNT;
 800209e:	4c09      	ldr	r4, [pc, #36]	; (80020c4 <Delay+0x28>)
__STATIC_INLINE void Delay(__IO uint32_t micros) {
 80020a0:	9001      	str	r0, [sp, #4]
	uint32_t start = DWT->CYCCNT;
 80020a2:	6865      	ldr	r5, [r4, #4]
	
	/* Go to number of cycles for system */
	micros *= (HAL_RCC_GetHCLKFreq() / 1000000);
 80020a4:	f7fe fc5c 	bl	8000960 <HAL_RCC_GetHCLKFreq>
 80020a8:	9b01      	ldr	r3, [sp, #4]
 80020aa:	4a07      	ldr	r2, [pc, #28]	; (80020c8 <Delay+0x2c>)
 80020ac:	fbb0 f0f2 	udiv	r0, r0, r2
 80020b0:	4343      	muls	r3, r0
 80020b2:	9301      	str	r3, [sp, #4]
	
	/* Delay till end */
	while ((DWT->CYCCNT - start) < micros);
 80020b4:	6863      	ldr	r3, [r4, #4]
 80020b6:	9a01      	ldr	r2, [sp, #4]
 80020b8:	1b5b      	subs	r3, r3, r5
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d3fa      	bcc.n	80020b4 <Delay+0x18>
	micros *= (SystemCoreClock / 1000000) / 5;
	
	/* Wait till done */
	while (micros--);
#endif
}
 80020be:	b003      	add	sp, #12
 80020c0:	bd30      	pop	{r4, r5, pc}
 80020c2:	bf00      	nop
 80020c4:	e0001000 	.word	0xe0001000
 80020c8:	000f4240 	.word	0x000f4240

080020cc <set_gpio_output>:
GPIO_InitTypeDef GPIO_InitStruct;
bool display_temp = true;

void set_gpio_output(void) {
	/*Configure GPIO pin output: PA2 */
	GPIO_InitStruct.Pin = DHT11_Pin;
 80020cc:	4905      	ldr	r1, [pc, #20]	; (80020e4 <set_gpio_output+0x18>)
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(DHT11_GPIO_Port, &GPIO_InitStruct);
 80020ce:	4806      	ldr	r0, [pc, #24]	; (80020e8 <set_gpio_output+0x1c>)
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020d0:	2301      	movs	r3, #1
 80020d2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80020d6:	e9c1 2300 	strd	r2, r3, [r1]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020da:	2300      	movs	r3, #0
 80020dc:	60cb      	str	r3, [r1, #12]
	HAL_GPIO_Init(DHT11_GPIO_Port, &GPIO_InitStruct);
 80020de:	f7fe ba85 	b.w	80005ec <HAL_GPIO_Init>
 80020e2:	bf00      	nop
 80020e4:	2000413c 	.word	0x2000413c
 80020e8:	40020000 	.word	0x40020000

080020ec <set_gpio_input>:
}

void set_gpio_input(void) {
	/*Configure GPIO pin input: PA2 */
	GPIO_InitStruct.Pin = DHT11_Pin;
 80020ec:	4904      	ldr	r1, [pc, #16]	; (8002100 <set_gpio_input+0x14>)
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	HAL_GPIO_Init(DHT11_GPIO_Port, &GPIO_InitStruct);
 80020ee:	4805      	ldr	r0, [pc, #20]	; (8002104 <set_gpio_input+0x18>)
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020f0:	2300      	movs	r3, #0
 80020f2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80020f6:	e9c1 2300 	strd	r2, r3, [r1]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020fa:	608b      	str	r3, [r1, #8]
	HAL_GPIO_Init(DHT11_GPIO_Port, &GPIO_InitStruct);
 80020fc:	f7fe ba76 	b.w	80005ec <HAL_GPIO_Init>
 8002100:	2000413c 	.word	0x2000413c
 8002104:	40020000 	.word	0x40020000

08002108 <DHT11_start>:
}

void DHT11_start(void) {
 8002108:	b510      	push	{r4, lr}
	set_gpio_output();  // set the pin as output
	HAL_GPIO_WritePin(DHT11_GPIO_Port, DHT11_Pin, 0);   // pull the pin low
 800210a:	4c0d      	ldr	r4, [pc, #52]	; (8002140 <DHT11_start+0x38>)
	set_gpio_output();  // set the pin as output
 800210c:	f7ff ffde 	bl	80020cc <set_gpio_output>
	HAL_GPIO_WritePin(DHT11_GPIO_Port, DHT11_Pin, 0);   // pull the pin low
 8002110:	2200      	movs	r2, #0
 8002112:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002116:	4620      	mov	r0, r4
 8002118:	f7fe fb48 	bl	80007ac <HAL_GPIO_WritePin>
	Delay(18000);   // wait for 18ms
 800211c:	f244 6050 	movw	r0, #18000	; 0x4650
 8002120:	f7ff ffbc 	bl	800209c <Delay>
	HAL_GPIO_WritePin(DHT11_GPIO_Port, DHT11_Pin, 1);   // pull the pin low
 8002124:	4620      	mov	r0, r4
 8002126:	2201      	movs	r2, #1
 8002128:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800212c:	f7fe fb3e 	bl	80007ac <HAL_GPIO_WritePin>
	Delay(20);
 8002130:	2014      	movs	r0, #20
 8002132:	f7ff ffb3 	bl	800209c <Delay>
	set_gpio_input();   // set as input
}
 8002136:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	set_gpio_input();   // set as input
 800213a:	f7ff bfd7 	b.w	80020ec <set_gpio_input>
 800213e:	bf00      	nop
 8002140:	40020000 	.word	0x40020000

08002144 <check_response>:

uint8_t check_response(void) {
 8002144:	b538      	push	{r3, r4, r5, lr}
	uint8_t response = 0;
	Delay(40);
 8002146:	2028      	movs	r0, #40	; 0x28
 8002148:	f7ff ffa8 	bl	800209c <Delay>
	if (!(HAL_GPIO_ReadPin(DHT11_GPIO_Port, DHT11_Pin))) {
 800214c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002150:	480d      	ldr	r0, [pc, #52]	; (8002188 <check_response+0x44>)
 8002152:	f7fe fb25 	bl	80007a0 <HAL_GPIO_ReadPin>
 8002156:	b9a8      	cbnz	r0, 8002184 <check_response+0x40>
		Delay(80);
 8002158:	2050      	movs	r0, #80	; 0x50
 800215a:	f7ff ff9f 	bl	800209c <Delay>
		if ((HAL_GPIO_ReadPin(DHT11_GPIO_Port, DHT11_Pin)))
 800215e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002162:	4809      	ldr	r0, [pc, #36]	; (8002188 <check_response+0x44>)
 8002164:	f7fe fb1c 	bl	80007a0 <HAL_GPIO_ReadPin>
			response = 1;
		else
			response = -1;
 8002168:	2800      	cmp	r0, #0
 800216a:	bf14      	ite	ne
 800216c:	2401      	movne	r4, #1
 800216e:	24ff      	moveq	r4, #255	; 0xff
	}
	while ((HAL_GPIO_ReadPin(DHT11_GPIO_Port, DHT11_Pin)))
 8002170:	4d05      	ldr	r5, [pc, #20]	; (8002188 <check_response+0x44>)
 8002172:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002176:	4628      	mov	r0, r5
 8002178:	f7fe fb12 	bl	80007a0 <HAL_GPIO_ReadPin>
 800217c:	2800      	cmp	r0, #0
 800217e:	d1f8      	bne.n	8002172 <check_response+0x2e>
		;   // wait for the pin to go low

	return response;
}
 8002180:	4620      	mov	r0, r4
 8002182:	bd38      	pop	{r3, r4, r5, pc}
	uint8_t response = 0;
 8002184:	2400      	movs	r4, #0
 8002186:	e7f3      	b.n	8002170 <check_response+0x2c>
 8002188:	40020000 	.word	0x40020000

0800218c <read_data>:

uint8_t read_data(void) {
 800218c:	b570      	push	{r4, r5, r6, lr}
	uint8_t i, j;
	for (j = 0; j < 8; j++) {
		while (!(HAL_GPIO_ReadPin(DHT11_GPIO_Port, DHT11_Pin)))
 800218e:	4e14      	ldr	r6, [pc, #80]	; (80021e0 <read_data+0x54>)
uint8_t read_data(void) {
 8002190:	2400      	movs	r4, #0
 8002192:	2507      	movs	r5, #7
		while (!(HAL_GPIO_ReadPin(DHT11_GPIO_Port, DHT11_Pin)))
 8002194:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002198:	4811      	ldr	r0, [pc, #68]	; (80021e0 <read_data+0x54>)
 800219a:	f7fe fb01 	bl	80007a0 <HAL_GPIO_ReadPin>
 800219e:	2800      	cmp	r0, #0
 80021a0:	d0f8      	beq.n	8002194 <read_data+0x8>
			;   // wait for the pin to go high
		Delay(40);   // wait for 40 us
 80021a2:	2028      	movs	r0, #40	; 0x28
 80021a4:	f7ff ff7a 	bl	800209c <Delay>
		if ((HAL_GPIO_ReadPin(DHT11_GPIO_Port, DHT11_Pin)) == 0) // if the pin is low
 80021a8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021ac:	4630      	mov	r0, r6
 80021ae:	f7fe faf7 	bl	80007a0 <HAL_GPIO_ReadPin>
 80021b2:	2301      	movs	r3, #1
 80021b4:	40ab      	lsls	r3, r5
 80021b6:	b25b      	sxtb	r3, r3
 80021b8:	b264      	sxtb	r4, r4
 80021ba:	b970      	cbnz	r0, 80021da <read_data+0x4e>
				{
			i &= ~(1 << (7 - j));   // write 0
 80021bc:	ea24 0403 	bic.w	r4, r4, r3
		} else
			i |= (1 << (7 - j));  // if the pin is high, write 1
 80021c0:	b2e4      	uxtb	r4, r4
		while ((HAL_GPIO_ReadPin(DHT11_GPIO_Port, DHT11_Pin)))
 80021c2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021c6:	4630      	mov	r0, r6
 80021c8:	f7fe faea 	bl	80007a0 <HAL_GPIO_ReadPin>
 80021cc:	2800      	cmp	r0, #0
 80021ce:	d1f8      	bne.n	80021c2 <read_data+0x36>
	for (j = 0; j < 8; j++) {
 80021d0:	f115 35ff 	adds.w	r5, r5, #4294967295
 80021d4:	d2de      	bcs.n	8002194 <read_data+0x8>
			;
		// wait for the pin to go low
	}
	return i;
}
 80021d6:	4620      	mov	r0, r4
 80021d8:	bd70      	pop	{r4, r5, r6, pc}
			i |= (1 << (7 - j));  // if the pin is high, write 1
 80021da:	431c      	orrs	r4, r3
 80021dc:	e7f0      	b.n	80021c0 <read_data+0x34>
 80021de:	bf00      	nop
 80021e0:	40020000 	.word	0x40020000

080021e4 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80021e4:	b583      	push	{r0, r1, r7, lr}
		Rh_byte2 = read_data();
		Temp_byte1 = read_data();
		Temp_byte2 = read_data();
		sum = read_data();

		humidity_int_units = (Rh_byte1) % 10;
 80021e6:	4f4c      	ldr	r7, [pc, #304]	; (8002318 <StartDefaultTask+0x134>)
		for(i=0;i<30;i++){
 80021e8:	4c4c      	ldr	r4, [pc, #304]	; (800231c <StartDefaultTask+0x138>)
//						== GPIO_PIN_RESET) {
//

		vTaskDelay(3000);

		if (HAL_GPIO_ReadPin(BlueB_GPIO_Port, BlueB_Pin)) {
 80021ea:	4e4d      	ldr	r6, [pc, #308]	; (8002320 <StartDefaultTask+0x13c>)
		for(i=0;i<30;i++){
 80021ec:	2300      	movs	r3, #0
 80021ee:	6023      	str	r3, [r4, #0]
 80021f0:	6823      	ldr	r3, [r4, #0]
 80021f2:	2b1d      	cmp	r3, #29
 80021f4:	dcf8      	bgt.n	80021e8 <StartDefaultTask+0x4>
		DHT11_start();
 80021f6:	f7ff ff87 	bl	8002108 <DHT11_start>
		presence = check_response();
 80021fa:	f7ff ffa3 	bl	8002144 <check_response>
 80021fe:	4b49      	ldr	r3, [pc, #292]	; (8002324 <StartDefaultTask+0x140>)
		Rh_byte1 = read_data();
 8002200:	4d49      	ldr	r5, [pc, #292]	; (8002328 <StartDefaultTask+0x144>)
		presence = check_response();
 8002202:	7018      	strb	r0, [r3, #0]
		Rh_byte1 = read_data();
 8002204:	f7ff ffc2 	bl	800218c <read_data>
 8002208:	7028      	strb	r0, [r5, #0]
		Rh_byte2 = read_data();
 800220a:	f7ff ffbf 	bl	800218c <read_data>
 800220e:	4b47      	ldr	r3, [pc, #284]	; (800232c <StartDefaultTask+0x148>)
		humidity_int_decimals = (Rh_byte1) / 10;
 8002210:	f8df 8150 	ldr.w	r8, [pc, #336]	; 8002364 <StartDefaultTask+0x180>
		Rh_byte2 = read_data();
 8002214:	7018      	strb	r0, [r3, #0]
		Temp_byte1 = read_data();
 8002216:	f7ff ffb9 	bl	800218c <read_data>
 800221a:	4b45      	ldr	r3, [pc, #276]	; (8002330 <StartDefaultTask+0x14c>)
 800221c:	f8df 9148 	ldr.w	r9, [pc, #328]	; 8002368 <StartDefaultTask+0x184>
 8002220:	7018      	strb	r0, [r3, #0]
		Temp_byte2 = read_data();
 8002222:	f7ff ffb3 	bl	800218c <read_data>
 8002226:	4b43      	ldr	r3, [pc, #268]	; (8002334 <StartDefaultTask+0x150>)
 8002228:	7018      	strb	r0, [r3, #0]
		sum = read_data();
 800222a:	f7ff ffaf 	bl	800218c <read_data>
 800222e:	4b42      	ldr	r3, [pc, #264]	; (8002338 <StartDefaultTask+0x154>)
 8002230:	8018      	strh	r0, [r3, #0]
		humidity_int_units = (Rh_byte1) % 10;
 8002232:	782b      	ldrb	r3, [r5, #0]
 8002234:	250a      	movs	r5, #10
 8002236:	fbb3 f2f5 	udiv	r2, r3, r5
 800223a:	fb05 3112 	mls	r1, r5, r2, r3
 800223e:	7039      	strb	r1, [r7, #0]
		humidity_int_decimals = (Rh_byte1) / 10;
 8002240:	f888 2000 	strb.w	r2, [r8]
		humidityTab[i] = (uint8_t) Rh_byte1;
 8002244:	493d      	ldr	r1, [pc, #244]	; (800233c <StartDefaultTask+0x158>)
 8002246:	6822      	ldr	r2, [r4, #0]
		vTaskDelay(3000);
 8002248:	f640 30b8 	movw	r0, #3000	; 0xbb8
		humidityTab[i] = (uint8_t) Rh_byte1;
 800224c:	548b      	strb	r3, [r1, r2]
		vTaskDelay(3000);
 800224e:	f7ff fc4d 	bl	8001aec <vTaskDelay>
		if (HAL_GPIO_ReadPin(BlueB_GPIO_Port, BlueB_Pin)) {
 8002252:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002256:	4630      	mov	r0, r6
 8002258:	f7fe faa2 	bl	80007a0 <HAL_GPIO_ReadPin>
 800225c:	2800      	cmp	r0, #0
 800225e:	d047      	beq.n	80022f0 <StartDefaultTask+0x10c>
			if (TM_DS18B20_Is(DS_ROM)) {
 8002260:	4837      	ldr	r0, [pc, #220]	; (8002340 <StartDefaultTask+0x15c>)
 8002262:	f000 fc1e 	bl	8002aa2 <TM_DS18B20_Is>
 8002266:	b308      	cbz	r0, 80022ac <StartDefaultTask+0xc8>
				/* Everything is done */
				if (TM_DS18B20_AllDone(&OW)) {
 8002268:	4836      	ldr	r0, [pc, #216]	; (8002344 <StartDefaultTask+0x160>)
 800226a:	f000 fcc2 	bl	8002bf2 <TM_DS18B20_AllDone>
 800226e:	b1e8      	cbz	r0, 80022ac <StartDefaultTask+0xc8>
					/* Read temperature from device */
					if (TM_DS18B20_Read(&OW, DS_ROM, &temp)) {
 8002270:	f8df a0f8 	ldr.w	sl, [pc, #248]	; 800236c <StartDefaultTask+0x188>
 8002274:	4932      	ldr	r1, [pc, #200]	; (8002340 <StartDefaultTask+0x15c>)
 8002276:	4833      	ldr	r0, [pc, #204]	; (8002344 <StartDefaultTask+0x160>)
 8002278:	4652      	mov	r2, sl
 800227a:	f000 fb29 	bl	80028d0 <TM_DS18B20_Read>
 800227e:	b1a8      	cbz	r0, 80022ac <StartDefaultTask+0xc8>
						/* Temp read OK, CRC is OK */

						/* Start again on all sensors */
						TM_DS18B20_StartAll(&OW);
 8002280:	4830      	ldr	r0, [pc, #192]	; (8002344 <StartDefaultTask+0x160>)
 8002282:	f000 fb17 	bl	80028b4 <TM_DS18B20_StartAll>

						temp_int_units = ((uint8_t) temp) % 10;
 8002286:	edda 7a00 	vldr	s15, [sl]
 800228a:	492f      	ldr	r1, [pc, #188]	; (8002348 <StartDefaultTask+0x164>)
 800228c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002290:	edcd 7a01 	vstr	s15, [sp, #4]
 8002294:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8002298:	fbb3 f2f5 	udiv	r2, r3, r5
 800229c:	fb05 3512 	mls	r5, r5, r2, r3
 80022a0:	700d      	strb	r5, [r1, #0]
						temp_int_decimals = ((uint8_t) temp) / 10;
 80022a2:	492a      	ldr	r1, [pc, #168]	; (800234c <StartDefaultTask+0x168>)
 80022a4:	700a      	strb	r2, [r1, #0]

						temperatureTab[i] = (uint8_t) temp;
 80022a6:	6822      	ldr	r2, [r4, #0]
 80022a8:	4929      	ldr	r1, [pc, #164]	; (8002350 <StartDefaultTask+0x16c>)
 80022aa:	548b      	strb	r3, [r1, r2]
				== GPIO_PIN_RESET) {

			display_temp = !display_temp;
		}

		if (display_temp) {
 80022ac:	f899 1000 	ldrb.w	r1, [r9]
 80022b0:	4b28      	ldr	r3, [pc, #160]	; (8002354 <StartDefaultTask+0x170>)
 80022b2:	4a29      	ldr	r2, [pc, #164]	; (8002358 <StartDefaultTask+0x174>)
 80022b4:	b351      	cbz	r1, 800230c <StartDefaultTask+0x128>
			GPIOB->ODR = numbers[temp_int_decimals];
 80022b6:	4925      	ldr	r1, [pc, #148]	; (800234c <StartDefaultTask+0x168>)
 80022b8:	7809      	ldrb	r1, [r1, #0]
 80022ba:	5c59      	ldrb	r1, [r3, r1]
 80022bc:	6151      	str	r1, [r2, #20]
			GPIOC->ODR = numbers[temp_int_units];
 80022be:	4a22      	ldr	r2, [pc, #136]	; (8002348 <StartDefaultTask+0x164>)
 80022c0:	7812      	ldrb	r2, [r2, #0]
		} else {
			GPIOB->ODR = numbers[humidity_int_decimals];
			GPIOC->ODR = numbers[humidity_int_units];
 80022c2:	5c9b      	ldrb	r3, [r3, r2]
		}
		LD2_TOGGLE();
 80022c4:	4a25      	ldr	r2, [pc, #148]	; (800235c <StartDefaultTask+0x178>)
			GPIOC->ODR = numbers[humidity_int_units];
 80022c6:	6173      	str	r3, [r6, #20]
		LD2_TOGGLE();
 80022c8:	6953      	ldr	r3, [r2, #20]
//		debugPrintln(&huart1, "how are you?");
	    HAL_UART_Transmit(&huart1, temperatureTab, 30, 1000);
 80022ca:	4921      	ldr	r1, [pc, #132]	; (8002350 <StartDefaultTask+0x16c>)
 80022cc:	4824      	ldr	r0, [pc, #144]	; (8002360 <StartDefaultTask+0x17c>)
		LD2_TOGGLE();
 80022ce:	f083 0320 	eor.w	r3, r3, #32
 80022d2:	6153      	str	r3, [r2, #20]
	    HAL_UART_Transmit(&huart1, temperatureTab, 30, 1000);
 80022d4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022d8:	221e      	movs	r2, #30
 80022da:	f7ff f82d 	bl	8001338 <HAL_UART_Transmit>
		if(i==29)
 80022de:	6823      	ldr	r3, [r4, #0]
 80022e0:	2b1d      	cmp	r3, #29
			i=0;
 80022e2:	bf04      	itt	eq
 80022e4:	2300      	moveq	r3, #0
 80022e6:	6023      	streq	r3, [r4, #0]
		for(i=0;i<30;i++){
 80022e8:	6823      	ldr	r3, [r4, #0]
 80022ea:	3301      	adds	r3, #1
 80022ec:	6023      	str	r3, [r4, #0]
 80022ee:	e77f      	b.n	80021f0 <StartDefaultTask+0xc>
		} else if (HAL_GPIO_ReadPin(BlueB_GPIO_Port, BlueB_Pin)
 80022f0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80022f4:	4630      	mov	r0, r6
 80022f6:	f7fe fa53 	bl	80007a0 <HAL_GPIO_ReadPin>
 80022fa:	2800      	cmp	r0, #0
 80022fc:	d1d6      	bne.n	80022ac <StartDefaultTask+0xc8>
			display_temp = !display_temp;
 80022fe:	f899 3000 	ldrb.w	r3, [r9]
 8002302:	f083 0301 	eor.w	r3, r3, #1
 8002306:	f889 3000 	strb.w	r3, [r9]
 800230a:	e7cf      	b.n	80022ac <StartDefaultTask+0xc8>
			GPIOB->ODR = numbers[humidity_int_decimals];
 800230c:	f898 1000 	ldrb.w	r1, [r8]
 8002310:	5c59      	ldrb	r1, [r3, r1]
 8002312:	6151      	str	r1, [r2, #20]
			GPIOC->ODR = numbers[humidity_int_units];
 8002314:	783a      	ldrb	r2, [r7, #0]
 8002316:	e7d4      	b.n	80022c2 <StartDefaultTask+0xde>
 8002318:	200040a1 	.word	0x200040a1
 800231c:	20003fcc 	.word	0x20003fcc
 8002320:	40020800 	.word	0x40020800
 8002324:	20003fd0 	.word	0x20003fd0
 8002328:	200040a4 	.word	0x200040a4
 800232c:	20004139 	.word	0x20004139
 8002330:	20004138 	.word	0x20004138
 8002334:	200041e4 	.word	0x200041e4
 8002338:	200040a2 	.word	0x200040a2
 800233c:	200040b4 	.word	0x200040b4
 8002340:	20004074 	.word	0x20004074
 8002344:	200040d8 	.word	0x200040d8
 8002348:	2000419e 	.word	0x2000419e
 800234c:	200040d4 	.word	0x200040d4
 8002350:	2000407c 	.word	0x2000407c
 8002354:	20000005 	.word	0x20000005
 8002358:	40020400 	.word	0x40020400
 800235c:	40020000 	.word	0x40020000
 8002360:	200040f8 	.word	0x200040f8
 8002364:	200040f4 	.word	0x200040f4
 8002368:	20000004 	.word	0x20000004
 800236c:	200040b0 	.word	0x200040b0

08002370 <SystemClock_Config>:
{
 8002370:	b530      	push	{r4, r5, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002372:	2414      	movs	r4, #20
{
 8002374:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002376:	4622      	mov	r2, r4
 8002378:	2100      	movs	r1, #0
 800237a:	a808      	add	r0, sp, #32
 800237c:	f000 fee4 	bl	8003148 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002380:	4622      	mov	r2, r4
 8002382:	2100      	movs	r1, #0
 8002384:	a802      	add	r0, sp, #8
 8002386:	f000 fedf 	bl	8003148 <memset>
  __HAL_RCC_PWR_CLK_ENABLE();
 800238a:	2500      	movs	r5, #0
 800238c:	4b1c      	ldr	r3, [pc, #112]	; (8002400 <SystemClock_Config+0x90>)
 800238e:	9500      	str	r5, [sp, #0]
 8002390:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002392:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002396:	641a      	str	r2, [r3, #64]	; 0x40
 8002398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800239e:	9300      	str	r3, [sp, #0]
 80023a0:	9b00      	ldr	r3, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80023a2:	4b18      	ldr	r3, [pc, #96]	; (8002404 <SystemClock_Config+0x94>)
 80023a4:	9501      	str	r5, [sp, #4]
 80023a6:	681a      	ldr	r2, [r3, #0]
 80023a8:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80023ac:	601a      	str	r2, [r3, #0]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80023b4:	9301      	str	r3, [sp, #4]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80023b6:	2201      	movs	r2, #1
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80023b8:	9b01      	ldr	r3, [sp, #4]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80023ba:	2310      	movs	r3, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80023bc:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80023be:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLN = 180;
 80023c2:	2108      	movs	r1, #8
 80023c4:	23b4      	movs	r3, #180	; 0xb4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023c6:	a807      	add	r0, sp, #28
  RCC_OscInitStruct.PLL.PLLN = 180;
 80023c8:	e9cd 130f 	strd	r1, r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80023cc:	9407      	str	r4, [sp, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80023ce:	e9cd 450d 	strd	r4, r5, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80023d2:	e9cd 4411 	strd	r4, r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLR = 2;
 80023d6:	9413      	str	r4, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023d8:	f7fe fb4e 	bl	8000a78 <HAL_RCC_OscConfig>
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80023dc:	f7fe f9ec 	bl	80007b8 <HAL_PWREx_EnableOverDrive>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023e0:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80023e2:	e9cd 3402 	strd	r3, r4, [sp, #8]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80023e6:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 80023ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023ee:	e9cd 0305 	strd	r0, r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80023f2:	2105      	movs	r1, #5
 80023f4:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023f6:	9504      	str	r5, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80023f8:	f7fe fa1a 	bl	8000830 <HAL_RCC_ClockConfig>
}
 80023fc:	b015      	add	sp, #84	; 0x54
 80023fe:	bd30      	pop	{r4, r5, pc}
 8002400:	40023800 	.word	0x40023800
 8002404:	40007000 	.word	0x40007000

08002408 <main>:
{
 8002408:	b500      	push	{lr}
 800240a:	b08d      	sub	sp, #52	; 0x34
	TM_RCC_InitSystem();
 800240c:	f000 fdfe 	bl	800300c <TM_RCC_InitSystem>
	GPIOC->ODR = 0xff;
 8002410:	4c65      	ldr	r4, [pc, #404]	; (80025a8 <main+0x1a0>)
	GPIOB->ODR = 0xff;
 8002412:	4a66      	ldr	r2, [pc, #408]	; (80025ac <main+0x1a4>)
	GPIOC->ODR = 0xff;
 8002414:	23ff      	movs	r3, #255	; 0xff
 8002416:	6163      	str	r3, [r4, #20]
	GPIOB->ODR = 0xff;
 8002418:	6153      	str	r3, [r2, #20]
  HAL_Init();
 800241a:	f7fe f879 	bl	8000510 <HAL_Init>
	TM_OneWire_Init(&OW, GPIOC, GPIO_PIN_9);
 800241e:	4864      	ldr	r0, [pc, #400]	; (80025b0 <main+0x1a8>)
 8002420:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002424:	4621      	mov	r1, r4
 8002426:	f000 fcb3 	bl	8002d90 <TM_OneWire_Init>
	if (TM_OneWire_First(&OW)) {
 800242a:	4861      	ldr	r0, [pc, #388]	; (80025b0 <main+0x1a8>)
 800242c:	f000 fdae 	bl	8002f8c <TM_OneWire_First>
 8002430:	b118      	cbz	r0, 800243a <main+0x32>
		TM_OneWire_GetFullROM(&OW, DS_ROM);
 8002432:	4960      	ldr	r1, [pc, #384]	; (80025b4 <main+0x1ac>)
 8002434:	485e      	ldr	r0, [pc, #376]	; (80025b0 <main+0x1a8>)
 8002436:	f000 fdc1 	bl	8002fbc <TM_OneWire_GetFullROM>
	if (TM_DS18B20_Is(DS_ROM)) {
 800243a:	485e      	ldr	r0, [pc, #376]	; (80025b4 <main+0x1ac>)
 800243c:	f000 fb31 	bl	8002aa2 <TM_DS18B20_Is>
 8002440:	b190      	cbz	r0, 8002468 <main+0x60>
		TM_DS18B20_SetResolution(&OW, DS_ROM, TM_DS18B20_Resolution_9bits);
 8002442:	2209      	movs	r2, #9
 8002444:	495b      	ldr	r1, [pc, #364]	; (80025b4 <main+0x1ac>)
 8002446:	485a      	ldr	r0, [pc, #360]	; (80025b0 <main+0x1a8>)
 8002448:	f000 fac4 	bl	80029d4 <TM_DS18B20_SetResolution>
		TM_DS18B20_SetAlarmHighTemperature(&OW, DS_ROM, 30);
 800244c:	221e      	movs	r2, #30
 800244e:	4959      	ldr	r1, [pc, #356]	; (80025b4 <main+0x1ac>)
 8002450:	4857      	ldr	r0, [pc, #348]	; (80025b0 <main+0x1a8>)
 8002452:	f000 fb7d 	bl	8002b50 <TM_DS18B20_SetAlarmHighTemperature>
		TM_DS18B20_SetAlarmLowTemperature(&OW, DS_ROM, 10);
 8002456:	4957      	ldr	r1, [pc, #348]	; (80025b4 <main+0x1ac>)
 8002458:	4855      	ldr	r0, [pc, #340]	; (80025b0 <main+0x1a8>)
 800245a:	220a      	movs	r2, #10
 800245c:	f000 fb27 	bl	8002aae <TM_DS18B20_SetAlarmLowTemperature>
		TM_DS18B20_Start(&OW, DS_ROM);
 8002460:	4954      	ldr	r1, [pc, #336]	; (80025b4 <main+0x1ac>)
 8002462:	4853      	ldr	r0, [pc, #332]	; (80025b0 <main+0x1a8>)
 8002464:	f000 fa12 	bl	800288c <TM_DS18B20_Start>
  SystemClock_Config();
 8002468:	f7ff ff82 	bl	8002370 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800246c:	2214      	movs	r2, #20
 800246e:	2100      	movs	r1, #0
 8002470:	eb0d 0002 	add.w	r0, sp, r2
 8002474:	f000 fe68 	bl	8003148 <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002478:	2400      	movs	r4, #0
 800247a:	4b4f      	ldr	r3, [pc, #316]	; (80025b8 <main+0x1b0>)
 800247c:	9401      	str	r4, [sp, #4]
 800247e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  HAL_GPIO_WritePin(GPIOC, A_Pin|B_Pin|C_Pin|D_Pin
 8002480:	4849      	ldr	r0, [pc, #292]	; (80025a8 <main+0x1a0>)
  huart1.Init.BaudRate = 9600;
 8002482:	4e4e      	ldr	r6, [pc, #312]	; (80025bc <main+0x1b4>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002484:	f042 0204 	orr.w	r2, r2, #4
 8002488:	631a      	str	r2, [r3, #48]	; 0x30
 800248a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800248c:	f002 0204 	and.w	r2, r2, #4
 8002490:	9201      	str	r2, [sp, #4]
 8002492:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002494:	9402      	str	r4, [sp, #8]
 8002496:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002498:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800249c:	631a      	str	r2, [r3, #48]	; 0x30
 800249e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80024a0:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80024a4:	9202      	str	r2, [sp, #8]
 80024a6:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80024a8:	9403      	str	r4, [sp, #12]
 80024aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80024ac:	f042 0201 	orr.w	r2, r2, #1
 80024b0:	631a      	str	r2, [r3, #48]	; 0x30
 80024b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80024b4:	f002 0201 	and.w	r2, r2, #1
 80024b8:	9203      	str	r2, [sp, #12]
 80024ba:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80024bc:	9404      	str	r4, [sp, #16]
 80024be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80024c0:	f042 0202 	orr.w	r2, r2, #2
 80024c4:	631a      	str	r2, [r3, #48]	; 0x30
 80024c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024c8:	f003 0302 	and.w	r3, r3, #2
 80024cc:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, A_Pin|B_Pin|C_Pin|D_Pin
 80024ce:	4622      	mov	r2, r4
 80024d0:	f240 21ff 	movw	r1, #767	; 0x2ff
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80024d4:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, A_Pin|B_Pin|C_Pin|D_Pin
 80024d6:	f7fe f969 	bl	80007ac <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80024da:	4622      	mov	r2, r4
 80024dc:	2120      	movs	r1, #32
 80024de:	4838      	ldr	r0, [pc, #224]	; (80025c0 <main+0x1b8>)
 80024e0:	f7fe f964 	bl	80007ac <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, A1_Pin|B1_Pin|C1_Pin|D1_Pin
 80024e4:	4622      	mov	r2, r4
 80024e6:	217f      	movs	r1, #127	; 0x7f
 80024e8:	4830      	ldr	r0, [pc, #192]	; (80025ac <main+0x1a4>)
 80024ea:	f7fe f95f 	bl	80007ac <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80024ee:	4b35      	ldr	r3, [pc, #212]	; (80025c4 <main+0x1bc>)
  HAL_GPIO_Init(BlueB_GPIO_Port, &GPIO_InitStruct);
 80024f0:	482d      	ldr	r0, [pc, #180]	; (80025a8 <main+0x1a0>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f2:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80024f4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  HAL_GPIO_Init(BlueB_GPIO_Port, &GPIO_InitStruct);
 80024f8:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80024fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024fe:	2501      	movs	r5, #1
  HAL_GPIO_Init(BlueB_GPIO_Port, &GPIO_InitStruct);
 8002500:	f7fe f874 	bl	80005ec <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002504:	f240 23ff 	movw	r3, #767	; 0x2ff
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002508:	a905      	add	r1, sp, #20
 800250a:	4827      	ldr	r0, [pc, #156]	; (80025a8 <main+0x1a0>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800250c:	e9cd 3505 	strd	r3, r5, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002510:	e9cd 4407 	strd	r4, r4, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002514:	f7fe f86a 	bl	80005ec <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD2_Pin;
 8002518:	2320      	movs	r3, #32
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800251a:	a905      	add	r1, sp, #20
 800251c:	4828      	ldr	r0, [pc, #160]	; (80025c0 <main+0x1b8>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800251e:	e9cd 3505 	strd	r3, r5, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002522:	e9cd 4407 	strd	r4, r4, [sp, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002526:	f7fe f861 	bl	80005ec <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = A1_Pin|B1_Pin|C1_Pin|D1_Pin
 800252a:	237f      	movs	r3, #127	; 0x7f
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800252c:	a905      	add	r1, sp, #20
 800252e:	481f      	ldr	r0, [pc, #124]	; (80025ac <main+0x1a4>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002530:	e9cd 3505 	strd	r3, r5, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002534:	e9cd 4407 	strd	r4, r4, [sp, #28]
	htim7.Instance = TIM7;
 8002538:	4d23      	ldr	r5, [pc, #140]	; (80025c8 <main+0x1c0>)
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800253a:	f7fe f857 	bl	80005ec <HAL_GPIO_Init>
	htim7.Init.Prescaler = 179;
 800253e:	4923      	ldr	r1, [pc, #140]	; (80025cc <main+0x1c4>)
	htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002540:	60ac      	str	r4, [r5, #8]
	htim7.Init.Prescaler = 179;
 8002542:	23b3      	movs	r3, #179	; 0xb3
 8002544:	e9c5 1300 	strd	r1, r3, [r5]
	if (HAL_TIM_Base_Init(&htim7) != HAL_OK) {
 8002548:	4628      	mov	r0, r5
	htim7.Init.Period = 89;
 800254a:	2359      	movs	r3, #89	; 0x59
 800254c:	60eb      	str	r3, [r5, #12]
	htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800254e:	61ac      	str	r4, [r5, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002550:	e9cd 4405 	strd	r4, r4, [sp, #20]
	if (HAL_TIM_Base_Init(&htim7) != HAL_OK) {
 8002554:	f7fe fd46 	bl	8000fe4 <HAL_TIM_Base_Init>
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig)
 8002558:	a905      	add	r1, sp, #20
 800255a:	4628      	mov	r0, r5
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800255c:	e9cd 4405 	strd	r4, r4, [sp, #20]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig)
 8002560:	f7fe fd5a 	bl	8001018 <HAL_TIMEx_MasterConfigSynchronization>
  huart1.Instance = USART1;
 8002564:	481a      	ldr	r0, [pc, #104]	; (80025d0 <main+0x1c8>)
  huart1.Init.BaudRate = 9600;
 8002566:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 800256a:	e9c0 6300 	strd	r6, r3, [r0]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800256e:	230c      	movs	r3, #12
  osThreadDef(defaultTask, StartDefaultTask, osPriorityIdle, 0, 128);
 8002570:	4e18      	ldr	r6, [pc, #96]	; (80025d4 <main+0x1cc>)
  huart1.Init.Parity = UART_PARITY_NONE;
 8002572:	6104      	str	r4, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002574:	e9c0 3405 	strd	r3, r4, [r0, #20]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002578:	e9c0 4402 	strd	r4, r4, [r0, #8]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800257c:	61c4      	str	r4, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800257e:	f7fe fead 	bl	80012dc <HAL_UART_Init>
	HAL_TIM_Base_Start_IT(&htim7);
 8002582:	4628      	mov	r0, r5
 8002584:	f7fe fc12 	bl	8000dac <HAL_TIM_Base_Start_IT>
  osThreadDef(defaultTask, StartDefaultTask, osPriorityIdle, 0, 128);
 8002588:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800258a:	ad05      	add	r5, sp, #20
 800258c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800258e:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 8002592:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8002596:	4621      	mov	r1, r4
 8002598:	a805      	add	r0, sp, #20
 800259a:	f7fe ff2c 	bl	80013f6 <osThreadCreate>
 800259e:	4b0e      	ldr	r3, [pc, #56]	; (80025d8 <main+0x1d0>)
 80025a0:	6018      	str	r0, [r3, #0]
  osKernelStart();
 80025a2:	f7fe ff23 	bl	80013ec <osKernelStart>
 80025a6:	e7fe      	b.n	80025a6 <main+0x19e>
 80025a8:	40020800 	.word	0x40020800
 80025ac:	40020400 	.word	0x40020400
 80025b0:	200040d8 	.word	0x200040d8
 80025b4:	20004074 	.word	0x20004074
 80025b8:	40023800 	.word	0x40023800
 80025bc:	40011000 	.word	0x40011000
 80025c0:	40020000 	.word	0x40020000
 80025c4:	10210000 	.word	0x10210000
 80025c8:	200041a0 	.word	0x200041a0
 80025cc:	40001400 	.word	0x40001400
 80025d0:	200040f8 	.word	0x200040f8
 80025d4:	08003170 	.word	0x08003170
 80025d8:	20004010 	.word	0x20004010

080025dc <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
  /* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM7) {
 80025dc:	6802      	ldr	r2, [r0, #0]
 80025de:	4b03      	ldr	r3, [pc, #12]	; (80025ec <HAL_TIM_PeriodElapsedCallback+0x10>)
 80025e0:	429a      	cmp	r2, r3
 80025e2:	d101      	bne.n	80025e8 <HAL_TIM_PeriodElapsedCallback+0xc>
		HAL_IncTick();
 80025e4:	f000 b914 	b.w	8002810 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80025e8:	4770      	bx	lr
 80025ea:	bf00      	nop
 80025ec:	40001400 	.word	0x40001400

080025f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025f0:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025f2:	4b0e      	ldr	r3, [pc, #56]	; (800262c <HAL_MspInit+0x3c>)
 80025f4:	2200      	movs	r2, #0
 80025f6:	9200      	str	r2, [sp, #0]
 80025f8:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80025fa:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 80025fe:	6459      	str	r1, [r3, #68]	; 0x44
 8002600:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8002602:	f401 4180 	and.w	r1, r1, #16384	; 0x4000
 8002606:	9100      	str	r1, [sp, #0]
 8002608:	9900      	ldr	r1, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800260a:	9201      	str	r2, [sp, #4]
 800260c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800260e:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8002612:	6419      	str	r1, [r3, #64]	; 0x40
 8002614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002616:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800261a:	9301      	str	r3, [sp, #4]
 800261c:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800261e:	210f      	movs	r1, #15
 8002620:	f06f 0001 	mvn.w	r0, #1

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002624:	b002      	add	sp, #8
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002626:	f7fd bf9f 	b.w	8000568 <HAL_NVIC_SetPriority>
 800262a:	bf00      	nop
 800262c:	40023800 	.word	0x40023800

08002630 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002630:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM7)
 8002632:	4b0f      	ldr	r3, [pc, #60]	; (8002670 <HAL_TIM_Base_MspInit+0x40>)
 8002634:	6802      	ldr	r2, [r0, #0]
 8002636:	429a      	cmp	r2, r3
 8002638:	d116      	bne.n	8002668 <HAL_TIM_Base_MspInit+0x38>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 800263a:	2200      	movs	r2, #0
 800263c:	f503 3309 	add.w	r3, r3, #140288	; 0x22400
 8002640:	9201      	str	r2, [sp, #4]
 8002642:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002644:	f041 0120 	orr.w	r1, r1, #32
 8002648:	6419      	str	r1, [r3, #64]	; 0x40
 800264a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800264c:	f003 0320 	and.w	r3, r3, #32
 8002650:	9301      	str	r3, [sp, #4]
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002652:	4611      	mov	r1, r2
 8002654:	2037      	movs	r0, #55	; 0x37
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002656:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002658:	f7fd ff86 	bl	8000568 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800265c:	2037      	movs	r0, #55	; 0x37
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 800265e:	b003      	add	sp, #12
 8002660:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002664:	f7fd bfb4 	b.w	80005d0 <HAL_NVIC_EnableIRQ>
}
 8002668:	b003      	add	sp, #12
 800266a:	f85d fb04 	ldr.w	pc, [sp], #4
 800266e:	bf00      	nop
 8002670:	40001400 	.word	0x40001400

08002674 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002674:	b510      	push	{r4, lr}
 8002676:	4604      	mov	r4, r0
 8002678:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800267a:	2214      	movs	r2, #20
 800267c:	2100      	movs	r1, #0
 800267e:	a803      	add	r0, sp, #12
 8002680:	f000 fd62 	bl	8003148 <memset>
  if(huart->Instance==USART2)
 8002684:	6822      	ldr	r2, [r4, #0]
 8002686:	4b15      	ldr	r3, [pc, #84]	; (80026dc <HAL_UART_MspInit+0x68>)
 8002688:	429a      	cmp	r2, r3
 800268a:	d124      	bne.n	80026d6 <HAL_UART_MspInit+0x62>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800268c:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8002690:	2100      	movs	r1, #0
 8002692:	9101      	str	r1, [sp, #4]
 8002694:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002696:	4812      	ldr	r0, [pc, #72]	; (80026e0 <HAL_UART_MspInit+0x6c>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8002698:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800269c:	641a      	str	r2, [r3, #64]	; 0x40
 800269e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80026a0:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80026a4:	9201      	str	r2, [sp, #4]
 80026a6:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026a8:	9102      	str	r1, [sp, #8]
 80026aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80026ac:	f042 0201 	orr.w	r2, r2, #1
 80026b0:	631a      	str	r2, [r3, #48]	; 0x30
 80026b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026b4:	f003 0301 	and.w	r3, r3, #1
 80026b8:	9302      	str	r3, [sp, #8]
 80026ba:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026bc:	220c      	movs	r2, #12
 80026be:	2302      	movs	r3, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026c0:	2101      	movs	r1, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026c2:	e9cd 2303 	strd	r2, r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026c6:	2303      	movs	r3, #3
 80026c8:	e9cd 1305 	strd	r1, r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80026cc:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026ce:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80026d0:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026d2:	f7fd ff8b 	bl	80005ec <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80026d6:	b008      	add	sp, #32
 80026d8:	bd10      	pop	{r4, pc}
 80026da:	bf00      	nop
 80026dc:	40004400 	.word	0x40004400
 80026e0:	40020000 	.word	0x40020000

080026e4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026e4:	b530      	push	{r4, r5, lr}
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;

  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80026e6:	4601      	mov	r1, r0
{
 80026e8:	b089      	sub	sp, #36	; 0x24
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80026ea:	2200      	movs	r2, #0
 80026ec:	2036      	movs	r0, #54	; 0x36
 80026ee:	f7fd ff3b 	bl	8000568 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80026f2:	2036      	movs	r0, #54	; 0x36
 80026f4:	f7fd ff6c 	bl	80005d0 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80026f8:	2500      	movs	r5, #0
 80026fa:	4b15      	ldr	r3, [pc, #84]	; (8002750 <HAL_InitTick+0x6c>)
 80026fc:	9502      	str	r5, [sp, #8]
 80026fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002700:	4c14      	ldr	r4, [pc, #80]	; (8002754 <HAL_InitTick+0x70>)
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002702:	f042 0210 	orr.w	r2, r2, #16
 8002706:	641a      	str	r2, [r3, #64]	; 0x40
 8002708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800270a:	f003 0310 	and.w	r3, r3, #16
 800270e:	9302      	str	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002710:	a901      	add	r1, sp, #4
 8002712:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002714:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002716:	f7fe f949 	bl	80009ac <HAL_RCC_GetClockConfig>
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 800271a:	f7fe f927 	bl	800096c <HAL_RCC_GetPCLK1Freq>
  htim6.Instance = TIM6;
 800271e:	4b0e      	ldr	r3, [pc, #56]	; (8002758 <HAL_InitTick+0x74>)
 8002720:	6023      	str	r3, [r4, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 8002722:	f240 33e7 	movw	r3, #999	; 0x3e7
 8002726:	60e3      	str	r3, [r4, #12]
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8002728:	0040      	lsls	r0, r0, #1
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800272a:	4b0c      	ldr	r3, [pc, #48]	; (800275c <HAL_InitTick+0x78>)
 800272c:	fbb0 f0f3 	udiv	r0, r0, r3
 8002730:	3801      	subs	r0, #1
  htim6.Init.Prescaler = uwPrescalerValue;
 8002732:	6060      	str	r0, [r4, #4]
  htim6.Init.ClockDivision = 0;
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8002734:	4620      	mov	r0, r4
  htim6.Init.ClockDivision = 0;
 8002736:	6125      	str	r5, [r4, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002738:	60a5      	str	r5, [r4, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 800273a:	f7fe fc53 	bl	8000fe4 <HAL_TIM_Base_Init>
 800273e:	b920      	cbnz	r0, 800274a <HAL_InitTick+0x66>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8002740:	4620      	mov	r0, r4
 8002742:	f7fe fb33 	bl	8000dac <HAL_TIM_Base_Start_IT>
  }

  /* Return function status */
  return HAL_ERROR;
}
 8002746:	b009      	add	sp, #36	; 0x24
 8002748:	bd30      	pop	{r4, r5, pc}
  return HAL_ERROR;
 800274a:	2001      	movs	r0, #1
 800274c:	e7fb      	b.n	8002746 <HAL_InitTick+0x62>
 800274e:	bf00      	nop
 8002750:	40023800 	.word	0x40023800
 8002754:	200041e8 	.word	0x200041e8
 8002758:	40001000 	.word	0x40001000
 800275c:	000f4240 	.word	0x000f4240

08002760 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002760:	4770      	bx	lr

08002762 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002762:	e7fe      	b.n	8002762 <HardFault_Handler>

08002764 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002764:	e7fe      	b.n	8002764 <MemManage_Handler>

08002766 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002766:	e7fe      	b.n	8002766 <BusFault_Handler>

08002768 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002768:	e7fe      	b.n	8002768 <UsageFault_Handler>

0800276a <DebugMon_Handler>:
 800276a:	4770      	bx	lr

0800276c <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800276c:	4801      	ldr	r0, [pc, #4]	; (8002774 <TIM6_DAC_IRQHandler+0x8>)
 800276e:	f7fe bb31 	b.w	8000dd4 <HAL_TIM_IRQHandler>
 8002772:	bf00      	nop
 8002774:	200041e8 	.word	0x200041e8

08002778 <TIM7_IRQHandler>:
void TIM7_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002778:	4801      	ldr	r0, [pc, #4]	; (8002780 <TIM7_IRQHandler+0x8>)
 800277a:	f7fe bb2b 	b.w	8000dd4 <HAL_TIM_IRQHandler>
 800277e:	bf00      	nop
 8002780:	200041a0 	.word	0x200041a0

08002784 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002784:	490f      	ldr	r1, [pc, #60]	; (80027c4 <SystemInit+0x40>)
 8002786:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800278a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800278e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002792:	4b0d      	ldr	r3, [pc, #52]	; (80027c8 <SystemInit+0x44>)
 8002794:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002796:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8002798:	f042 0201 	orr.w	r2, r2, #1
 800279c:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 800279e:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80027a0:	681a      	ldr	r2, [r3, #0]
 80027a2:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80027a6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80027aa:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80027ac:	4a07      	ldr	r2, [pc, #28]	; (80027cc <SystemInit+0x48>)
 80027ae:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80027b0:	681a      	ldr	r2, [r3, #0]
 80027b2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80027b6:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80027b8:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80027ba:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80027be:	608b      	str	r3, [r1, #8]
#endif
}
 80027c0:	4770      	bx	lr
 80027c2:	bf00      	nop
 80027c4:	e000ed00 	.word	0xe000ed00
 80027c8:	40023800 	.word	0x40023800
 80027cc:	24003010 	.word	0x24003010

080027d0 <TM_DELAY_Init>:
uint32_t TM_DELAY_Init(void) {
#if !defined(STM32F0xx)
	uint32_t c;
	
    /* Enable TRC */
    CoreDebug->DEMCR &= ~0x01000000;
 80027d0:	4b0c      	ldr	r3, [pc, #48]	; (8002804 <TM_DELAY_Init+0x34>)
 80027d2:	68da      	ldr	r2, [r3, #12]
 80027d4:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80027d8:	60da      	str	r2, [r3, #12]
    CoreDebug->DEMCR |=  0x01000000;
 80027da:	68da      	ldr	r2, [r3, #12]
 80027dc:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80027e0:	60da      	str	r2, [r3, #12]
	
    /* Enable counter */
    DWT->CTRL &= ~0x00000001;
 80027e2:	4b09      	ldr	r3, [pc, #36]	; (8002808 <TM_DELAY_Init+0x38>)
 80027e4:	681a      	ldr	r2, [r3, #0]
 80027e6:	f022 0201 	bic.w	r2, r2, #1
 80027ea:	601a      	str	r2, [r3, #0]
    DWT->CTRL |=  0x00000001;
 80027ec:	681a      	ldr	r2, [r3, #0]
 80027ee:	f042 0201 	orr.w	r2, r2, #1
 80027f2:	601a      	str	r2, [r3, #0]
	
    /* Reset counter */
    DWT->CYCCNT = 0;
 80027f4:	2200      	movs	r2, #0
 80027f6:	605a      	str	r2, [r3, #4]
	
	/* Check if DWT has started */
	c = DWT->CYCCNT;
 80027f8:	685a      	ldr	r2, [r3, #4]
	
	/* 2 dummys */
	__ASM volatile ("NOP");
 80027fa:	bf00      	nop
	__ASM volatile ("NOP");
 80027fc:	bf00      	nop
	
	/* Return difference, if result is zero, DWT has not started */
	return (DWT->CYCCNT - c);
 80027fe:	6858      	ldr	r0, [r3, #4]
#else
	/* Return OK */
	return 1;
#endif
}
 8002800:	1a80      	subs	r0, r0, r2
 8002802:	4770      	bx	lr
 8002804:	e000edf0 	.word	0xe000edf0
 8002808:	e0001000 	.word	0xe0001000

0800280c <TM_DELAY_1msHandler>:
/* 1ms function called when systick makes interrupt */
__weak void TM_DELAY_1msHandler(void) {
	/* NOTE: This function Should not be modified, when the callback is needed,
           the TM_DELAY_1msHandler could be implemented in the user file
	*/
}
 800280c:	4770      	bx	lr
	...

08002810 <HAL_IncTick>:
/* Called from Systick handler */
void HAL_IncTick(void) {
	uint8_t i;
	
	/* Increase system time */
	TM_Time++;
 8002810:	4a18      	ldr	r2, [pc, #96]	; (8002874 <HAL_IncTick+0x64>)
void HAL_IncTick(void) {
 8002812:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	TM_Time++;
 8002814:	6813      	ldr	r3, [r2, #0]
 8002816:	3301      	adds	r3, #1
 8002818:	6013      	str	r3, [r2, #0]
	
	/* Decrease other system time */
	if (TM_Time2) {
 800281a:	4b17      	ldr	r3, [pc, #92]	; (8002878 <HAL_IncTick+0x68>)
 800281c:	681a      	ldr	r2, [r3, #0]
 800281e:	b112      	cbz	r2, 8002826 <HAL_IncTick+0x16>
		TM_Time2--;
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	3a01      	subs	r2, #1
 8002824:	601a      	str	r2, [r3, #0]
	}
	
	/* Check for timers */
	/* Check custom timers */
	for (i = 0; i < CustomTimers.Count; i++) {
 8002826:	4e15      	ldr	r6, [pc, #84]	; (800287c <HAL_IncTick+0x6c>)
void HAL_IncTick(void) {
 8002828:	2500      	movs	r5, #0
 800282a:	4637      	mov	r7, r6
	for (i = 0; i < CustomTimers.Count; i++) {
 800282c:	7833      	ldrb	r3, [r6, #0]
 800282e:	b2ec      	uxtb	r4, r5
 8002830:	42a3      	cmp	r3, r4
 8002832:	d802      	bhi.n	800283a <HAL_IncTick+0x2a>
			}
		}
	}
	
	/* Call 1ms interrupt handler function */
	TM_DELAY_1msHandler();
 8002834:	f7ff ffea 	bl	800280c <TM_DELAY_1msHandler>
}
 8002838:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			CustomTimers.Timers[i] &&             /*!< Pointer exists */
 800283a:	00a4      	lsls	r4, r4, #2
 800283c:	1933      	adds	r3, r6, r4
 800283e:	6858      	ldr	r0, [r3, #4]
		if (
 8002840:	b1b0      	cbz	r0, 8002870 <HAL_IncTick+0x60>
			CustomTimers.Timers[i] &&             /*!< Pointer exists */
 8002842:	7803      	ldrb	r3, [r0, #0]
 8002844:	079b      	lsls	r3, r3, #30
 8002846:	d513      	bpl.n	8002870 <HAL_IncTick+0x60>
			if (CustomTimers.Timers[i]->CNT) {
 8002848:	6883      	ldr	r3, [r0, #8]
 800284a:	b10b      	cbz	r3, 8002850 <HAL_IncTick+0x40>
				CustomTimers.Timers[i]->CNT--;
 800284c:	3b01      	subs	r3, #1
 800284e:	6083      	str	r3, [r0, #8]
			if (CustomTimers.Timers[i]->CNT == 0) {
 8002850:	6883      	ldr	r3, [r0, #8]
 8002852:	b96b      	cbnz	r3, 8002870 <HAL_IncTick+0x60>
				CustomTimers.Timers[i]->CNT = CustomTimers.Timers[i]->ARR;
 8002854:	443c      	add	r4, r7
				CustomTimers.Timers[i]->Callback(CustomTimers.Timers[i], CustomTimers.Timers[i]->UserParameters);
 8002856:	e9d0 3103 	ldrd	r3, r1, [r0, #12]
 800285a:	4798      	blx	r3
				CustomTimers.Timers[i]->CNT = CustomTimers.Timers[i]->ARR;
 800285c:	6862      	ldr	r2, [r4, #4]
 800285e:	6853      	ldr	r3, [r2, #4]
 8002860:	6093      	str	r3, [r2, #8]
				if (!CustomTimers.Timers[i]->Flags.F.AREN) {
 8002862:	7813      	ldrb	r3, [r2, #0]
 8002864:	f013 0101 	ands.w	r1, r3, #1
					CustomTimers.Timers[i]->Flags.F.CNTEN = 0;
 8002868:	bf04      	itt	eq
 800286a:	f361 0341 	bfieq	r3, r1, #1, #1
 800286e:	7013      	strbeq	r3, [r2, #0]
 8002870:	3501      	adds	r5, #1
 8002872:	e7db      	b.n	800282c <HAL_IncTick+0x1c>
 8002874:	20003fec 	.word	0x20003fec
 8002878:	20003ff0 	.word	0x20003ff0
 800287c:	20003fd4 	.word	0x20003fd4

08002880 <HAL_GetTick>:
	}
}

uint32_t HAL_GetTick(void) {
	/* Return current time in milliseconds */
	return TM_Time;
 8002880:	4b01      	ldr	r3, [pc, #4]	; (8002888 <HAL_GetTick+0x8>)
 8002882:	6818      	ldr	r0, [r3, #0]
}
 8002884:	4770      	bx	lr
 8002886:	bf00      	nop
 8002888:	20003fec 	.word	0x20003fec

0800288c <TM_DS18B20_Start>:
 * | OTHER DEALINGS IN THE SOFTWARE.
 * |----------------------------------------------------------------------
 */
#include "tm_stm32_ds18b20.h"

uint8_t TM_DS18B20_Start(TM_OneWire_t* OneWire, uint8_t *ROM) {
 800288c:	b538      	push	{r3, r4, r5, lr}
	return 1;
}

uint8_t TM_DS18B20_Is(uint8_t *ROM) {
	/* Checks if first byte is equal to DS18B20's family code */
	if (*ROM == DS18B20_FAMILY_CODE) {
 800288e:	780b      	ldrb	r3, [r1, #0]
 8002890:	2b28      	cmp	r3, #40	; 0x28
uint8_t TM_DS18B20_Start(TM_OneWire_t* OneWire, uint8_t *ROM) {
 8002892:	4604      	mov	r4, r0
 8002894:	460d      	mov	r5, r1
	if (*ROM == DS18B20_FAMILY_CODE) {
 8002896:	d10b      	bne.n	80028b0 <TM_DS18B20_Start+0x24>
	TM_OneWire_Reset(OneWire);
 8002898:	f000 fa8c 	bl	8002db4 <TM_OneWire_Reset>
	TM_OneWire_SelectWithPointer(OneWire, ROM);
 800289c:	4629      	mov	r1, r5
 800289e:	4620      	mov	r0, r4
 80028a0:	f000 fb8a 	bl	8002fb8 <TM_OneWire_SelectWithPointer>
	TM_OneWire_WriteByte(OneWire, DS18B20_CMD_CONVERTTEMP);
 80028a4:	4620      	mov	r0, r4
 80028a6:	2144      	movs	r1, #68	; 0x44
 80028a8:	f000 fae8 	bl	8002e7c <TM_OneWire_WriteByte>
	return 1;
 80028ac:	2001      	movs	r0, #1
}
 80028ae:	bd38      	pop	{r3, r4, r5, pc}
		return 0;
 80028b0:	2000      	movs	r0, #0
 80028b2:	e7fc      	b.n	80028ae <TM_DS18B20_Start+0x22>

080028b4 <TM_DS18B20_StartAll>:
void TM_DS18B20_StartAll(TM_OneWire_t* OneWire) {
 80028b4:	b510      	push	{r4, lr}
 80028b6:	4604      	mov	r4, r0
	TM_OneWire_Reset(OneWire);
 80028b8:	f000 fa7c 	bl	8002db4 <TM_OneWire_Reset>
	TM_OneWire_WriteByte(OneWire, ONEWIRE_CMD_SKIPROM);
 80028bc:	4620      	mov	r0, r4
 80028be:	21cc      	movs	r1, #204	; 0xcc
 80028c0:	f000 fadc 	bl	8002e7c <TM_OneWire_WriteByte>
	TM_OneWire_WriteByte(OneWire, DS18B20_CMD_CONVERTTEMP);
 80028c4:	4620      	mov	r0, r4
 80028c6:	2144      	movs	r1, #68	; 0x44
}
 80028c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	TM_OneWire_WriteByte(OneWire, DS18B20_CMD_CONVERTTEMP);
 80028cc:	f000 bad6 	b.w	8002e7c <TM_OneWire_WriteByte>

080028d0 <TM_DS18B20_Read>:
uint8_t TM_DS18B20_Read(TM_OneWire_t* OneWire, uint8_t *ROM, float *destination) {
 80028d0:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (*ROM == DS18B20_FAMILY_CODE) {
 80028d2:	780b      	ldrb	r3, [r1, #0]
 80028d4:	2b28      	cmp	r3, #40	; 0x28
uint8_t TM_DS18B20_Read(TM_OneWire_t* OneWire, uint8_t *ROM, float *destination) {
 80028d6:	b085      	sub	sp, #20
 80028d8:	4607      	mov	r7, r0
 80028da:	460c      	mov	r4, r1
 80028dc:	4615      	mov	r5, r2
	if (*ROM == DS18B20_FAMILY_CODE) {
 80028de:	d002      	beq.n	80028e6 <TM_DS18B20_Read+0x16>
		return 0;
 80028e0:	2000      	movs	r0, #0
}
 80028e2:	b005      	add	sp, #20
 80028e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!TM_OneWire_ReadBit(OneWire)) {
 80028e6:	f000 faab 	bl	8002e40 <TM_OneWire_ReadBit>
 80028ea:	2800      	cmp	r0, #0
 80028ec:	d0f8      	beq.n	80028e0 <TM_DS18B20_Read+0x10>
	TM_OneWire_Reset(OneWire);
 80028ee:	4638      	mov	r0, r7
 80028f0:	f000 fa60 	bl	8002db4 <TM_OneWire_Reset>
	TM_OneWire_SelectWithPointer(OneWire, ROM);
 80028f4:	4621      	mov	r1, r4
 80028f6:	4638      	mov	r0, r7
 80028f8:	f000 fb5e 	bl	8002fb8 <TM_OneWire_SelectWithPointer>
	TM_OneWire_WriteByte(OneWire, ONEWIRE_CMD_RSCRATCHPAD);
 80028fc:	21be      	movs	r1, #190	; 0xbe
 80028fe:	4638      	mov	r0, r7
 8002900:	f000 fabc 	bl	8002e7c <TM_OneWire_WriteByte>
 8002904:	2400      	movs	r4, #0
		data[i] = TM_OneWire_ReadByte(OneWire);
 8002906:	ae01      	add	r6, sp, #4
 8002908:	4638      	mov	r0, r7
 800290a:	f000 fac7 	bl	8002e9c <TM_OneWire_ReadByte>
 800290e:	5530      	strb	r0, [r6, r4]
 8002910:	3401      	adds	r4, #1
	for (i = 0; i < 9; i++) {
 8002912:	2c09      	cmp	r4, #9
 8002914:	d1f8      	bne.n	8002908 <TM_DS18B20_Read+0x38>
	crc = TM_OneWire_CRC8(data, 8);
 8002916:	2108      	movs	r1, #8
 8002918:	4630      	mov	r0, r6
 800291a:	f000 fb5a 	bl	8002fd2 <TM_OneWire_CRC8>
	if (crc != data[8]) {
 800291e:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8002922:	4283      	cmp	r3, r0
 8002924:	d1dc      	bne.n	80028e0 <TM_DS18B20_Read+0x10>
	temperature = data[0] | (data[1] << 8);
 8002926:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800292a:	f89d 6004 	ldrb.w	r6, [sp, #4]
 800292e:	ea46 2603 	orr.w	r6, r6, r3, lsl #8
 8002932:	b236      	sxth	r6, r6
	TM_OneWire_Reset(OneWire);
 8002934:	4638      	mov	r0, r7
 8002936:	f000 fa3d 	bl	8002db4 <TM_OneWire_Reset>
	temperature = data[0] | (data[1] << 8);
 800293a:	b2b4      	uxth	r4, r6
	if (temperature & 0x8000) {
 800293c:	2e00      	cmp	r6, #0
		temperature = ~temperature + 1;
 800293e:	bfbc      	itt	lt
 8002940:	4264      	neglt	r4, r4
 8002942:	b2a4      	uxthlt	r4, r4
	digit |= ((temperature >> 8) & 0x7) << 4;
 8002944:	ea4f 1314 	mov.w	r3, r4, lsr #4
 8002948:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800294c:	f344 1307 	sbfx	r3, r4, #4, #8
 8002950:	ea43 0302 	orr.w	r3, r3, r2
	resolution = ((data[4] & 0x60) >> 5) + 9;
 8002954:	f89d 2008 	ldrb.w	r2, [sp, #8]
 8002958:	f3c2 1241 	ubfx	r2, r2, #5, #2
	switch (resolution) {
 800295c:	f102 0209 	add.w	r2, r2, #9
		minus = 1;
 8002960:	bfb4      	ite	lt
 8002962:	2101      	movlt	r1, #1
	int8_t digit, minus = 0;
 8002964:	2100      	movge	r1, #0
	switch (resolution) {
 8002966:	2a0b      	cmp	r2, #11
 8002968:	d023      	beq.n	80029b2 <TM_DS18B20_Read+0xe2>
 800296a:	2a0c      	cmp	r2, #12
 800296c:	d028      	beq.n	80029c0 <TM_DS18B20_Read+0xf0>
 800296e:	2a0a      	cmp	r2, #10
			decimal = (temperature >> 3) & 0x01;
 8002970:	bf1b      	ittet	ne
 8002972:	f3c4 02c0 	ubfxne	r2, r4, #3, #1
 8002976:	ee07 2a90 	vmovne	s15, r2
			decimal = (temperature >> 2) & 0x03;
 800297a:	f3c4 0281 	ubfxeq	r2, r4, #2, #2
			decimal = (temperature >> 3) & 0x01;
 800297e:	eef8 7ae7 	vcvtne.f32.s32	s15, s15
			decimal = (temperature >> 2) & 0x03;
 8002982:	bf0d      	iteet	eq
 8002984:	ee07 2a90 	vmoveq	s15, r2
			decimal *= (float)DS18B20_DECIMAL_STEPS_9BIT;
 8002988:	eeb6 7a00 	vmovne.f32	s14, #96	; 0x3f000000  0.5
 800298c:	ee67 7a87 	vmulne.f32	s15, s15, s14
			decimal *= (float)DS18B20_DECIMAL_STEPS_10BIT;
 8002990:	eefa 7acf 	vcvteq.f32.s32	s15, s15, #2
	decimal = digit + decimal;
 8002994:	ee07 3a10 	vmov	s14, r3
 8002998:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800299c:	ee77 7a27 	vadd.f32	s15, s14, s15
	if (minus) {
 80029a0:	b119      	cbz	r1, 80029aa <TM_DS18B20_Read+0xda>
		decimal = 0 - decimal;
 80029a2:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 80029d0 <TM_DS18B20_Read+0x100>
 80029a6:	ee77 7a67 	vsub.f32	s15, s14, s15
	*destination = decimal;
 80029aa:	edc5 7a00 	vstr	s15, [r5]
	return 1;
 80029ae:	2001      	movs	r0, #1
 80029b0:	e797      	b.n	80028e2 <TM_DS18B20_Read+0x12>
			decimal = (temperature >> 1) & 0x07;
 80029b2:	f3c4 0242 	ubfx	r2, r4, #1, #3
 80029b6:	ee07 2a90 	vmov	s15, r2
			decimal *= (float)DS18B20_DECIMAL_STEPS_11BIT;
 80029ba:	eefa 7aee 	vcvt.f32.s32	s15, s15, #3
		} break;
 80029be:	e7e9      	b.n	8002994 <TM_DS18B20_Read+0xc4>
			decimal = temperature & 0x0F;
 80029c0:	f004 020f 	and.w	r2, r4, #15
 80029c4:	ee07 2a90 	vmov	s15, r2
			decimal *= (float)DS18B20_DECIMAL_STEPS_12BIT;
 80029c8:	eefa 7ace 	vcvt.f32.s32	s15, s15, #4
		} break;
 80029cc:	e7e2      	b.n	8002994 <TM_DS18B20_Read+0xc4>
 80029ce:	bf00      	nop
 80029d0:	00000000 	.word	0x00000000

080029d4 <TM_DS18B20_SetResolution>:
uint8_t TM_DS18B20_SetResolution(TM_OneWire_t* OneWire, uint8_t *ROM, TM_DS18B20_Resolution_t resolution) {
 80029d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	if (*ROM == DS18B20_FAMILY_CODE) {
 80029d8:	780b      	ldrb	r3, [r1, #0]
 80029da:	2b28      	cmp	r3, #40	; 0x28
uint8_t TM_DS18B20_SetResolution(TM_OneWire_t* OneWire, uint8_t *ROM, TM_DS18B20_Resolution_t resolution) {
 80029dc:	4604      	mov	r4, r0
 80029de:	460e      	mov	r6, r1
 80029e0:	4691      	mov	r9, r2
	if (*ROM == DS18B20_FAMILY_CODE) {
 80029e2:	d15c      	bne.n	8002a9e <TM_DS18B20_SetResolution+0xca>
	TM_OneWire_Reset(OneWire);
 80029e4:	f000 f9e6 	bl	8002db4 <TM_OneWire_Reset>
	TM_OneWire_SelectWithPointer(OneWire, ROM);
 80029e8:	4631      	mov	r1, r6
 80029ea:	4620      	mov	r0, r4
 80029ec:	f000 fae4 	bl	8002fb8 <TM_OneWire_SelectWithPointer>
	TM_OneWire_WriteByte(OneWire, ONEWIRE_CMD_RSCRATCHPAD);
 80029f0:	21be      	movs	r1, #190	; 0xbe
 80029f2:	4620      	mov	r0, r4
 80029f4:	f000 fa42 	bl	8002e7c <TM_OneWire_WriteByte>
	TM_OneWire_ReadByte(OneWire);
 80029f8:	4620      	mov	r0, r4
 80029fa:	f000 fa4f 	bl	8002e9c <TM_OneWire_ReadByte>
	TM_OneWire_ReadByte(OneWire);
 80029fe:	4620      	mov	r0, r4
 8002a00:	f000 fa4c 	bl	8002e9c <TM_OneWire_ReadByte>
	th = TM_OneWire_ReadByte(OneWire);
 8002a04:	4620      	mov	r0, r4
 8002a06:	f000 fa49 	bl	8002e9c <TM_OneWire_ReadByte>
 8002a0a:	4680      	mov	r8, r0
	tl = TM_OneWire_ReadByte(OneWire);
 8002a0c:	4620      	mov	r0, r4
 8002a0e:	f000 fa45 	bl	8002e9c <TM_OneWire_ReadByte>
 8002a12:	4607      	mov	r7, r0
	conf = TM_OneWire_ReadByte(OneWire);
 8002a14:	4620      	mov	r0, r4
 8002a16:	f000 fa41 	bl	8002e9c <TM_OneWire_ReadByte>
	if (resolution == TM_DS18B20_Resolution_9bits) {
 8002a1a:	f1b9 0f09 	cmp.w	r9, #9
	conf = TM_OneWire_ReadByte(OneWire);
 8002a1e:	4605      	mov	r5, r0
	if (resolution == TM_DS18B20_Resolution_9bits) {
 8002a20:	d126      	bne.n	8002a70 <TM_DS18B20_SetResolution+0x9c>
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 8002a22:	f000 059f 	and.w	r5, r0, #159	; 0x9f
	TM_OneWire_Reset(OneWire);
 8002a26:	4620      	mov	r0, r4
 8002a28:	f000 f9c4 	bl	8002db4 <TM_OneWire_Reset>
	TM_OneWire_SelectWithPointer(OneWire, ROM);
 8002a2c:	4631      	mov	r1, r6
 8002a2e:	4620      	mov	r0, r4
 8002a30:	f000 fac2 	bl	8002fb8 <TM_OneWire_SelectWithPointer>
	TM_OneWire_WriteByte(OneWire, ONEWIRE_CMD_WSCRATCHPAD);
 8002a34:	214e      	movs	r1, #78	; 0x4e
 8002a36:	4620      	mov	r0, r4
 8002a38:	f000 fa20 	bl	8002e7c <TM_OneWire_WriteByte>
	TM_OneWire_WriteByte(OneWire, th);
 8002a3c:	4641      	mov	r1, r8
 8002a3e:	4620      	mov	r0, r4
 8002a40:	f000 fa1c 	bl	8002e7c <TM_OneWire_WriteByte>
	TM_OneWire_WriteByte(OneWire, tl);
 8002a44:	4639      	mov	r1, r7
 8002a46:	4620      	mov	r0, r4
 8002a48:	f000 fa18 	bl	8002e7c <TM_OneWire_WriteByte>
	TM_OneWire_WriteByte(OneWire, conf);
 8002a4c:	4629      	mov	r1, r5
 8002a4e:	4620      	mov	r0, r4
 8002a50:	f000 fa14 	bl	8002e7c <TM_OneWire_WriteByte>
	TM_OneWire_Reset(OneWire);
 8002a54:	4620      	mov	r0, r4
 8002a56:	f000 f9ad 	bl	8002db4 <TM_OneWire_Reset>
	TM_OneWire_SelectWithPointer(OneWire, ROM);
 8002a5a:	4631      	mov	r1, r6
 8002a5c:	4620      	mov	r0, r4
 8002a5e:	f000 faab 	bl	8002fb8 <TM_OneWire_SelectWithPointer>
	TM_OneWire_WriteByte(OneWire, ONEWIRE_CMD_CPYSCRATCHPAD);
 8002a62:	4620      	mov	r0, r4
 8002a64:	2148      	movs	r1, #72	; 0x48
 8002a66:	f000 fa09 	bl	8002e7c <TM_OneWire_WriteByte>
	return 1;
 8002a6a:	2001      	movs	r0, #1
}
 8002a6c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	} else if (resolution == TM_DS18B20_Resolution_10bits) {
 8002a70:	f1b9 0f0a 	cmp.w	r9, #10
 8002a74:	d104      	bne.n	8002a80 <TM_DS18B20_SetResolution+0xac>
		conf &= ~(1 << DS18B20_RESOLUTION_R1);
 8002a76:	f000 05bf 	and.w	r5, r0, #191	; 0xbf
		conf |= 1 << DS18B20_RESOLUTION_R0;
 8002a7a:	f045 0520 	orr.w	r5, r5, #32
 8002a7e:	e7d2      	b.n	8002a26 <TM_DS18B20_SetResolution+0x52>
	} else if (resolution == TM_DS18B20_Resolution_11bits) {
 8002a80:	f1b9 0f0b 	cmp.w	r9, #11
 8002a84:	d104      	bne.n	8002a90 <TM_DS18B20_SetResolution+0xbc>
 8002a86:	f000 05df 	and.w	r5, r0, #223	; 0xdf
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 8002a8a:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 8002a8e:	e7ca      	b.n	8002a26 <TM_DS18B20_SetResolution+0x52>
	} else if (resolution == TM_DS18B20_Resolution_12bits) {
 8002a90:	f1b9 0f0c 	cmp.w	r9, #12
		conf |= 1 << DS18B20_RESOLUTION_R0;
 8002a94:	bf04      	itt	eq
 8002a96:	f040 0560 	orreq.w	r5, r0, #96	; 0x60
 8002a9a:	b2ed      	uxtbeq	r5, r5
 8002a9c:	e7c3      	b.n	8002a26 <TM_DS18B20_SetResolution+0x52>
		return 0;
 8002a9e:	2000      	movs	r0, #0
 8002aa0:	e7e4      	b.n	8002a6c <TM_DS18B20_SetResolution+0x98>

08002aa2 <TM_DS18B20_Is>:
	if (*ROM == DS18B20_FAMILY_CODE) {
 8002aa2:	7800      	ldrb	r0, [r0, #0]
		return 1;
	}
	return 0;
}
 8002aa4:	f1a0 0328 	sub.w	r3, r0, #40	; 0x28
 8002aa8:	4258      	negs	r0, r3
 8002aaa:	4158      	adcs	r0, r3
 8002aac:	4770      	bx	lr

08002aae <TM_DS18B20_SetAlarmLowTemperature>:

uint8_t TM_DS18B20_SetAlarmLowTemperature(TM_OneWire_t* OneWire, uint8_t *ROM, int8_t temp) {
 8002aae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (*ROM == DS18B20_FAMILY_CODE) {
 8002ab2:	780b      	ldrb	r3, [r1, #0]
 8002ab4:	2b28      	cmp	r3, #40	; 0x28
uint8_t TM_DS18B20_SetAlarmLowTemperature(TM_OneWire_t* OneWire, uint8_t *ROM, int8_t temp) {
 8002ab6:	4604      	mov	r4, r0
 8002ab8:	460e      	mov	r6, r1
	if (*ROM == DS18B20_FAMILY_CODE) {
 8002aba:	d147      	bne.n	8002b4c <TM_DS18B20_SetAlarmLowTemperature+0x9e>
 8002abc:	f06f 0536 	mvn.w	r5, #54	; 0x36
 8002ac0:	4295      	cmp	r5, r2
 8002ac2:	bfb8      	it	lt
 8002ac4:	4615      	movlt	r5, r2
	} 
	if (temp < -55) {
		temp = -55;
	}
	/* Reset line */
	TM_OneWire_Reset(OneWire);
 8002ac6:	f000 f975 	bl	8002db4 <TM_OneWire_Reset>
	/* Select ROM number */
	TM_OneWire_SelectWithPointer(OneWire, ROM);
 8002aca:	4631      	mov	r1, r6
 8002acc:	4620      	mov	r0, r4
 8002ace:	f000 fa73 	bl	8002fb8 <TM_OneWire_SelectWithPointer>
	/* Read scratchpad command by onewire protocol */
	TM_OneWire_WriteByte(OneWire, ONEWIRE_CMD_RSCRATCHPAD);
 8002ad2:	21be      	movs	r1, #190	; 0xbe
 8002ad4:	4620      	mov	r0, r4
 8002ad6:	f000 f9d1 	bl	8002e7c <TM_OneWire_WriteByte>
	
	/* Ignore first 2 bytes */
	TM_OneWire_ReadByte(OneWire);
 8002ada:	4620      	mov	r0, r4
 8002adc:	f000 f9de 	bl	8002e9c <TM_OneWire_ReadByte>
	TM_OneWire_ReadByte(OneWire);
 8002ae0:	4620      	mov	r0, r4
 8002ae2:	f000 f9db 	bl	8002e9c <TM_OneWire_ReadByte>
	
	th = TM_OneWire_ReadByte(OneWire);
 8002ae6:	4620      	mov	r0, r4
 8002ae8:	f000 f9d8 	bl	8002e9c <TM_OneWire_ReadByte>
 8002aec:	4680      	mov	r8, r0
	tl = TM_OneWire_ReadByte(OneWire);
 8002aee:	4620      	mov	r0, r4
 8002af0:	f000 f9d4 	bl	8002e9c <TM_OneWire_ReadByte>
	conf = TM_OneWire_ReadByte(OneWire);
 8002af4:	4620      	mov	r0, r4
 8002af6:	f000 f9d1 	bl	8002e9c <TM_OneWire_ReadByte>
 8002afa:	4607      	mov	r7, r0
	
	tl = (uint8_t)temp; 

	/* Reset line */
	TM_OneWire_Reset(OneWire);
 8002afc:	4620      	mov	r0, r4
 8002afe:	f000 f959 	bl	8002db4 <TM_OneWire_Reset>
	/* Select ROM number */
	TM_OneWire_SelectWithPointer(OneWire, ROM);
 8002b02:	4631      	mov	r1, r6
 8002b04:	4620      	mov	r0, r4
 8002b06:	f000 fa57 	bl	8002fb8 <TM_OneWire_SelectWithPointer>
	/* Write scratchpad command by onewire protocol, only th, tl and conf register can be written */
	TM_OneWire_WriteByte(OneWire, ONEWIRE_CMD_WSCRATCHPAD);
 8002b0a:	214e      	movs	r1, #78	; 0x4e
 8002b0c:	4620      	mov	r0, r4
 8002b0e:	f000 f9b5 	bl	8002e7c <TM_OneWire_WriteByte>
	
	/* Write bytes */
	TM_OneWire_WriteByte(OneWire, th);
 8002b12:	4641      	mov	r1, r8
 8002b14:	4620      	mov	r0, r4
 8002b16:	f000 f9b1 	bl	8002e7c <TM_OneWire_WriteByte>
	tl = (uint8_t)temp; 
 8002b1a:	2d7d      	cmp	r5, #125	; 0x7d
 8002b1c:	bfa8      	it	ge
 8002b1e:	257d      	movge	r5, #125	; 0x7d
	TM_OneWire_WriteByte(OneWire, tl);
 8002b20:	b2e9      	uxtb	r1, r5
 8002b22:	4620      	mov	r0, r4
 8002b24:	f000 f9aa 	bl	8002e7c <TM_OneWire_WriteByte>
	TM_OneWire_WriteByte(OneWire, conf);
 8002b28:	4639      	mov	r1, r7
 8002b2a:	4620      	mov	r0, r4
 8002b2c:	f000 f9a6 	bl	8002e7c <TM_OneWire_WriteByte>
	
	/* Reset line */
	TM_OneWire_Reset(OneWire);
 8002b30:	4620      	mov	r0, r4
 8002b32:	f000 f93f 	bl	8002db4 <TM_OneWire_Reset>
	/* Select ROM number */
	TM_OneWire_SelectWithPointer(OneWire, ROM);
 8002b36:	4631      	mov	r1, r6
 8002b38:	4620      	mov	r0, r4
 8002b3a:	f000 fa3d 	bl	8002fb8 <TM_OneWire_SelectWithPointer>
	/* Copy scratchpad to EEPROM of DS18B20 */
	TM_OneWire_WriteByte(OneWire, ONEWIRE_CMD_CPYSCRATCHPAD);
 8002b3e:	4620      	mov	r0, r4
 8002b40:	2148      	movs	r1, #72	; 0x48
 8002b42:	f000 f99b 	bl	8002e7c <TM_OneWire_WriteByte>
	
	return 1;
 8002b46:	2001      	movs	r0, #1
}
 8002b48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return 0;
 8002b4c:	2000      	movs	r0, #0
 8002b4e:	e7fb      	b.n	8002b48 <TM_DS18B20_SetAlarmLowTemperature+0x9a>

08002b50 <TM_DS18B20_SetAlarmHighTemperature>:

uint8_t TM_DS18B20_SetAlarmHighTemperature(TM_OneWire_t* OneWire, uint8_t *ROM, int8_t temp) {
 8002b50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (*ROM == DS18B20_FAMILY_CODE) {
 8002b54:	780b      	ldrb	r3, [r1, #0]
 8002b56:	2b28      	cmp	r3, #40	; 0x28
uint8_t TM_DS18B20_SetAlarmHighTemperature(TM_OneWire_t* OneWire, uint8_t *ROM, int8_t temp) {
 8002b58:	4604      	mov	r4, r0
 8002b5a:	460e      	mov	r6, r1
	if (*ROM == DS18B20_FAMILY_CODE) {
 8002b5c:	d147      	bne.n	8002bee <TM_DS18B20_SetAlarmHighTemperature+0x9e>
 8002b5e:	f06f 0536 	mvn.w	r5, #54	; 0x36
 8002b62:	4295      	cmp	r5, r2
 8002b64:	bfb8      	it	lt
 8002b66:	4615      	movlt	r5, r2
	} 
	if (temp < -55) {
		temp = -55;
	}
	/* Reset line */
	TM_OneWire_Reset(OneWire);
 8002b68:	f000 f924 	bl	8002db4 <TM_OneWire_Reset>
	/* Select ROM number */
	TM_OneWire_SelectWithPointer(OneWire, ROM);
 8002b6c:	4631      	mov	r1, r6
 8002b6e:	4620      	mov	r0, r4
 8002b70:	f000 fa22 	bl	8002fb8 <TM_OneWire_SelectWithPointer>
	/* Read scratchpad command by onewire protocol */
	TM_OneWire_WriteByte(OneWire, ONEWIRE_CMD_RSCRATCHPAD);
 8002b74:	21be      	movs	r1, #190	; 0xbe
 8002b76:	4620      	mov	r0, r4
 8002b78:	f000 f980 	bl	8002e7c <TM_OneWire_WriteByte>
	
	/* Ignore first 2 bytes */
	TM_OneWire_ReadByte(OneWire);
 8002b7c:	4620      	mov	r0, r4
 8002b7e:	f000 f98d 	bl	8002e9c <TM_OneWire_ReadByte>
	TM_OneWire_ReadByte(OneWire);
 8002b82:	4620      	mov	r0, r4
 8002b84:	f000 f98a 	bl	8002e9c <TM_OneWire_ReadByte>
	
	th = TM_OneWire_ReadByte(OneWire);
 8002b88:	4620      	mov	r0, r4
 8002b8a:	f000 f987 	bl	8002e9c <TM_OneWire_ReadByte>
	tl = TM_OneWire_ReadByte(OneWire);
 8002b8e:	4620      	mov	r0, r4
 8002b90:	f000 f984 	bl	8002e9c <TM_OneWire_ReadByte>
 8002b94:	4680      	mov	r8, r0
	conf = TM_OneWire_ReadByte(OneWire);
 8002b96:	4620      	mov	r0, r4
 8002b98:	f000 f980 	bl	8002e9c <TM_OneWire_ReadByte>
 8002b9c:	4607      	mov	r7, r0
	
	th = (uint8_t)temp; 

	/* Reset line */
	TM_OneWire_Reset(OneWire);
 8002b9e:	4620      	mov	r0, r4
 8002ba0:	f000 f908 	bl	8002db4 <TM_OneWire_Reset>
	/* Select ROM number */
	TM_OneWire_SelectWithPointer(OneWire, ROM);
 8002ba4:	4631      	mov	r1, r6
 8002ba6:	4620      	mov	r0, r4
 8002ba8:	f000 fa06 	bl	8002fb8 <TM_OneWire_SelectWithPointer>
	/* Write scratchpad command by onewire protocol, only th, tl and conf register can be written */
	TM_OneWire_WriteByte(OneWire, ONEWIRE_CMD_WSCRATCHPAD);
 8002bac:	214e      	movs	r1, #78	; 0x4e
 8002bae:	4620      	mov	r0, r4
 8002bb0:	f000 f964 	bl	8002e7c <TM_OneWire_WriteByte>
	th = (uint8_t)temp; 
 8002bb4:	2d7d      	cmp	r5, #125	; 0x7d
 8002bb6:	bfa8      	it	ge
 8002bb8:	257d      	movge	r5, #125	; 0x7d
	
	/* Write bytes */
	TM_OneWire_WriteByte(OneWire, th);
 8002bba:	b2e9      	uxtb	r1, r5
 8002bbc:	4620      	mov	r0, r4
 8002bbe:	f000 f95d 	bl	8002e7c <TM_OneWire_WriteByte>
	TM_OneWire_WriteByte(OneWire, tl);
 8002bc2:	4641      	mov	r1, r8
 8002bc4:	4620      	mov	r0, r4
 8002bc6:	f000 f959 	bl	8002e7c <TM_OneWire_WriteByte>
	TM_OneWire_WriteByte(OneWire, conf);
 8002bca:	4639      	mov	r1, r7
 8002bcc:	4620      	mov	r0, r4
 8002bce:	f000 f955 	bl	8002e7c <TM_OneWire_WriteByte>
	
	/* Reset line */
	TM_OneWire_Reset(OneWire);
 8002bd2:	4620      	mov	r0, r4
 8002bd4:	f000 f8ee 	bl	8002db4 <TM_OneWire_Reset>
	/* Select ROM number */
	TM_OneWire_SelectWithPointer(OneWire, ROM);
 8002bd8:	4631      	mov	r1, r6
 8002bda:	4620      	mov	r0, r4
 8002bdc:	f000 f9ec 	bl	8002fb8 <TM_OneWire_SelectWithPointer>
	/* Copy scratchpad to EEPROM of DS18B20 */
	TM_OneWire_WriteByte(OneWire, ONEWIRE_CMD_CPYSCRATCHPAD);
 8002be0:	4620      	mov	r0, r4
 8002be2:	2148      	movs	r1, #72	; 0x48
 8002be4:	f000 f94a 	bl	8002e7c <TM_OneWire_WriteByte>
	
	return 1;
 8002be8:	2001      	movs	r0, #1
}
 8002bea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return 0;
 8002bee:	2000      	movs	r0, #0
 8002bf0:	e7fb      	b.n	8002bea <TM_DS18B20_SetAlarmHighTemperature+0x9a>

08002bf2 <TM_DS18B20_AllDone>:
	return TM_OneWire_Search(OneWire, DS18B20_CMD_ALARMSEARCH);
}

uint8_t TM_DS18B20_AllDone(TM_OneWire_t* OneWire) {
	/* If read bit is low, then device is not finished yet with calculation temperature */
	return TM_OneWire_ReadBit(OneWire);
 8002bf2:	f000 b925 	b.w	8002e40 <TM_OneWire_ReadBit>

08002bf6 <TM_GPIO_SetPinAsInput>:
			GPIO_UsedPins[ptr] &= ~(1 << i);
		}
	}
}

void TM_GPIO_SetPinAsInput(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) {
 8002bf6:	b530      	push	{r4, r5, lr}
 8002bf8:	2300      	movs	r3, #0
	/* Go through all pins */
	for (i = 0x00; i < 0x10; i++) {
		/* Pin is set */
		if (GPIO_Pin & (1 << i)) {
			/* Set 00 bits combination for input */
			GPIOx->MODER &= ~(0x03 << (2 * i));
 8002bfa:	2503      	movs	r5, #3
		if (GPIO_Pin & (1 << i)) {
 8002bfc:	fa41 f203 	asr.w	r2, r1, r3
 8002c00:	07d2      	lsls	r2, r2, #31
 8002c02:	d506      	bpl.n	8002c12 <TM_GPIO_SetPinAsInput+0x1c>
			GPIOx->MODER &= ~(0x03 << (2 * i));
 8002c04:	6802      	ldr	r2, [r0, #0]
 8002c06:	005c      	lsls	r4, r3, #1
 8002c08:	fa05 f404 	lsl.w	r4, r5, r4
 8002c0c:	ea22 0204 	bic.w	r2, r2, r4
 8002c10:	6002      	str	r2, [r0, #0]
 8002c12:	3301      	adds	r3, #1
	for (i = 0x00; i < 0x10; i++) {
 8002c14:	2b10      	cmp	r3, #16
 8002c16:	d1f1      	bne.n	8002bfc <TM_GPIO_SetPinAsInput+0x6>
		}
	}
}
 8002c18:	bd30      	pop	{r4, r5, pc}

08002c1a <TM_GPIO_SetPinAsOutput>:

void TM_GPIO_SetPinAsOutput(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) {
 8002c1a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c1c:	2300      	movs	r3, #0
	/* Go through all pins */
	for (i = 0x00; i < 0x10; i++) {
		/* Pin is set */
		if (GPIO_Pin & (1 << i)) {
			/* Set 01 bits combination for output */
			GPIOx->MODER = (GPIOx->MODER & ~(0x03 << (2 * i))) | (0x01 << (2 * i));
 8002c1e:	2503      	movs	r5, #3
 8002c20:	2601      	movs	r6, #1
		if (GPIO_Pin & (1 << i)) {
 8002c22:	fa41 f203 	asr.w	r2, r1, r3
 8002c26:	07d2      	lsls	r2, r2, #31
 8002c28:	d509      	bpl.n	8002c3e <TM_GPIO_SetPinAsOutput+0x24>
			GPIOx->MODER = (GPIOx->MODER & ~(0x03 << (2 * i))) | (0x01 << (2 * i));
 8002c2a:	6802      	ldr	r2, [r0, #0]
 8002c2c:	005c      	lsls	r4, r3, #1
 8002c2e:	fa05 f704 	lsl.w	r7, r5, r4
 8002c32:	ea22 0207 	bic.w	r2, r2, r7
 8002c36:	fa06 f404 	lsl.w	r4, r6, r4
 8002c3a:	4322      	orrs	r2, r4
 8002c3c:	6002      	str	r2, [r0, #0]
 8002c3e:	3301      	adds	r3, #1
	for (i = 0x00; i < 0x10; i++) {
 8002c40:	2b10      	cmp	r3, #16
 8002c42:	d1ee      	bne.n	8002c22 <TM_GPIO_SetPinAsOutput+0x8>
		}
	}
}
 8002c44:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08002c48 <TM_GPIO_INT_EnableClock>:
void TM_GPIO_INT_EnableClock(GPIO_TypeDef* GPIOx) {
	/* Set bit according to the 1 << portsourcenumber */
#if defined(STM32F0xx)
	RCC->AHBENR |= (1 << (TM_GPIO_GetPortSource(GPIOx) + 17));
#else
	RCC->AHB1ENR |= (1 << TM_GPIO_GetPortSource(GPIOx));
 8002c48:	4a06      	ldr	r2, [pc, #24]	; (8002c64 <TM_GPIO_INT_EnableClock+0x1c>)
	return ((uint32_t)GPIOx - (GPIOA_BASE)) / ((GPIOB_BASE) - (GPIOA_BASE));
 8002c4a:	f100 403f 	add.w	r0, r0, #3204448256	; 0xbf000000
 8002c4e:	f500 007e 	add.w	r0, r0, #16646144	; 0xfe0000
	RCC->AHB1ENR |= (1 << TM_GPIO_GetPortSource(GPIOx));
 8002c52:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8002c54:	f3c0 238f 	ubfx	r3, r0, #10, #16
 8002c58:	2001      	movs	r0, #1
 8002c5a:	4098      	lsls	r0, r3
 8002c5c:	4308      	orrs	r0, r1
 8002c5e:	6310      	str	r0, [r2, #48]	; 0x30
#endif
}
 8002c60:	4770      	bx	lr
 8002c62:	bf00      	nop
 8002c64:	40023800 	.word	0x40023800

08002c68 <TM_GPIO_INT_Init>:
#else
	RCC->AHB1ENR &= ~(1 << TM_GPIO_GetPortSource(GPIOx));
#endif
}

void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {
 8002c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c6c:	b085      	sub	sp, #20
	return ((uint32_t)GPIOx - (GPIOA_BASE)) / ((GPIOB_BASE) - (GPIOA_BASE));
 8002c6e:	f100 453f 	add.w	r5, r0, #3204448256	; 0xbf000000
void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {
 8002c72:	f89d 4038 	ldrb.w	r4, [sp, #56]	; 0x38
 8002c76:	9402      	str	r4, [sp, #8]
	return ((uint32_t)GPIOx - (GPIOA_BASE)) / ((GPIOB_BASE) - (GPIOA_BASE));
 8002c78:	f505 057e 	add.w	r5, r5, #16646144	; 0xfe0000
void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {
 8002c7c:	f89d 403c 	ldrb.w	r4, [sp, #60]	; 0x3c
		if ((GPIO_Pin & (1 << pinpos)) == 0) {
			continue;
		}
		
		/* Pin is used */
		GPIO_UsedPins[ptr] |= 1 << pinpos;
 8002c80:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 8002d28 <TM_GPIO_INT_Init+0xc0>
void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {
 8002c84:	9403      	str	r4, [sp, #12]
		
		/* Set GPIO MODE register */
		GPIOx->MODER = (GPIOx->MODER & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Mode << (2 * pinpos)));
		
		/* Set only if output or alternate functions */
		if (GPIO_Mode == TM_GPIO_Mode_OUT || GPIO_Mode == TM_GPIO_Mode_AF) {		
 8002c86:	f102 3eff 	add.w	lr, r2, #4294967295
void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {
 8002c8a:	9301      	str	r3, [sp, #4]
	return ((uint32_t)GPIOx - (GPIOA_BASE)) / ((GPIOB_BASE) - (GPIOA_BASE));
 8002c8c:	2400      	movs	r4, #0
		GPIO_UsedPins[ptr] |= 1 << pinpos;
 8002c8e:	f3c5 2587 	ubfx	r5, r5, #10, #8
		GPIOx->PUPDR = (GPIOx->PUPDR & ~(0x03 << (2 * pinpos))) | ((uint32_t)(GPIO_PuPd << (2 * pinpos)));
 8002c92:	f04f 0a03 	mov.w	sl, #3
		if (GPIO_Mode == TM_GPIO_Mode_OUT || GPIO_Mode == TM_GPIO_Mode_AF) {		
 8002c96:	fa5f fe8e 	uxtb.w	lr, lr
		if ((GPIO_Pin & (1 << pinpos)) == 0) {
 8002c9a:	fa41 f604 	asr.w	r6, r1, r4
 8002c9e:	07f3      	lsls	r3, r6, #31
 8002ca0:	d53b      	bpl.n	8002d1a <TM_GPIO_INT_Init+0xb2>
		GPIO_UsedPins[ptr] |= 1 << pinpos;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	f838 6015 	ldrh.w	r6, [r8, r5, lsl #1]
		GPIOx->PUPDR = (GPIOx->PUPDR & ~(0x03 << (2 * pinpos))) | ((uint32_t)(GPIO_PuPd << (2 * pinpos)));
 8002ca8:	f8d0 c00c 	ldr.w	ip, [r0, #12]
		GPIO_UsedPins[ptr] |= 1 << pinpos;
 8002cac:	fa03 f904 	lsl.w	r9, r3, r4
 8002cb0:	ea49 0606 	orr.w	r6, r9, r6
 8002cb4:	f828 6015 	strh.w	r6, [r8, r5, lsl #1]
 8002cb8:	fa04 f603 	lsl.w	r6, r4, r3
		GPIOx->PUPDR = (GPIOx->PUPDR & ~(0x03 << (2 * pinpos))) | ((uint32_t)(GPIO_PuPd << (2 * pinpos)));
 8002cbc:	fa0a f706 	lsl.w	r7, sl, r6
 8002cc0:	9b02      	ldr	r3, [sp, #8]
 8002cc2:	43ff      	mvns	r7, r7
 8002cc4:	fa03 fb06 	lsl.w	fp, r3, r6
 8002cc8:	ea07 0c0c 	and.w	ip, r7, ip
 8002ccc:	ea4c 0c0b 	orr.w	ip, ip, fp
 8002cd0:	f8c0 c00c 	str.w	ip, [r0, #12]
		GPIOx->MODER = (GPIOx->MODER & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Mode << (2 * pinpos)));
 8002cd4:	f8d0 c000 	ldr.w	ip, [r0]
 8002cd8:	fa02 fb06 	lsl.w	fp, r2, r6
 8002cdc:	ea0c 0c07 	and.w	ip, ip, r7
 8002ce0:	ea4c 0c0b 	orr.w	ip, ip, fp
		if (GPIO_Mode == TM_GPIO_Mode_OUT || GPIO_Mode == TM_GPIO_Mode_AF) {		
 8002ce4:	f1be 0f01 	cmp.w	lr, #1
		GPIOx->MODER = (GPIOx->MODER & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Mode << (2 * pinpos)));
 8002ce8:	f8c0 c000 	str.w	ip, [r0]
		if (GPIO_Mode == TM_GPIO_Mode_OUT || GPIO_Mode == TM_GPIO_Mode_AF) {		
 8002cec:	d815      	bhi.n	8002d1a <TM_GPIO_INT_Init+0xb2>
			/* Set GPIO OTYPE register */
			GPIOx->OTYPER = (GPIOx->OTYPER & ~(uint16_t)(0x01 << pinpos)) | ((uint16_t)(GPIO_OType << pinpos));
 8002cee:	f8d0 c004 	ldr.w	ip, [r0, #4]
 8002cf2:	9b01      	ldr	r3, [sp, #4]
 8002cf4:	ea2c 0909 	bic.w	r9, ip, r9
 8002cf8:	fa03 fc04 	lsl.w	ip, r3, r4
 8002cfc:	fa1f fc8c 	uxth.w	ip, ip
 8002d00:	ea49 090c 	orr.w	r9, r9, ip
 8002d04:	f8c0 9004 	str.w	r9, [r0, #4]
			
			/* Set GPIO OSPEED register */
			GPIOx->OSPEEDR = (GPIOx->OSPEEDR & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Speed << (2 * pinpos)));
 8002d08:	f8d0 c008 	ldr.w	ip, [r0, #8]
 8002d0c:	9b03      	ldr	r3, [sp, #12]
 8002d0e:	ea07 070c 	and.w	r7, r7, ip
 8002d12:	fa03 f606 	lsl.w	r6, r3, r6
 8002d16:	4337      	orrs	r7, r6
 8002d18:	6087      	str	r7, [r0, #8]
 8002d1a:	3401      	adds	r4, #1
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
 8002d1c:	2c10      	cmp	r4, #16
 8002d1e:	d1bc      	bne.n	8002c9a <TM_GPIO_INT_Init+0x32>
		}
	}
}
 8002d20:	b005      	add	sp, #20
 8002d22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002d26:	bf00      	nop
 8002d28:	20003ff4 	.word	0x20003ff4

08002d2c <TM_GPIO_Init>:
void TM_GPIO_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {	
 8002d2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002d30:	4605      	mov	r5, r0
 8002d32:	4616      	mov	r6, r2
 8002d34:	461f      	mov	r7, r3
 8002d36:	f89d 8020 	ldrb.w	r8, [sp, #32]
 8002d3a:	f89d 9024 	ldrb.w	r9, [sp, #36]	; 0x24
	if (GPIO_Pin == 0x00) {
 8002d3e:	460c      	mov	r4, r1
 8002d40:	b159      	cbz	r1, 8002d5a <TM_GPIO_Init+0x2e>
	TM_GPIO_INT_EnableClock(GPIOx);
 8002d42:	f7ff ff81 	bl	8002c48 <TM_GPIO_INT_EnableClock>
	TM_GPIO_INT_Init(GPIOx, GPIO_Pin, GPIO_Mode, GPIO_OType, GPIO_PuPd, GPIO_Speed);
 8002d46:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8002d4a:	463b      	mov	r3, r7
 8002d4c:	4632      	mov	r2, r6
 8002d4e:	4621      	mov	r1, r4
 8002d50:	4628      	mov	r0, r5
}
 8002d52:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	TM_GPIO_INT_Init(GPIOx, GPIO_Pin, GPIO_Mode, GPIO_OType, GPIO_PuPd, GPIO_Speed);
 8002d56:	f7ff bf87 	b.w	8002c68 <TM_GPIO_INT_Init>
}
 8002d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

08002d60 <Delay>:
__STATIC_INLINE void Delay(__IO uint32_t micros) {
 8002d60:	b537      	push	{r0, r1, r2, r4, r5, lr}
	uint32_t start = DWT->CYCCNT;
 8002d62:	4c09      	ldr	r4, [pc, #36]	; (8002d88 <Delay+0x28>)
__STATIC_INLINE void Delay(__IO uint32_t micros) {
 8002d64:	9001      	str	r0, [sp, #4]
	uint32_t start = DWT->CYCCNT;
 8002d66:	6865      	ldr	r5, [r4, #4]
	micros *= (HAL_RCC_GetHCLKFreq() / 1000000);
 8002d68:	f7fd fdfa 	bl	8000960 <HAL_RCC_GetHCLKFreq>
 8002d6c:	9b01      	ldr	r3, [sp, #4]
 8002d6e:	4a07      	ldr	r2, [pc, #28]	; (8002d8c <Delay+0x2c>)
 8002d70:	fbb0 f0f2 	udiv	r0, r0, r2
 8002d74:	4343      	muls	r3, r0
 8002d76:	9301      	str	r3, [sp, #4]
	while ((DWT->CYCCNT - start) < micros);
 8002d78:	6863      	ldr	r3, [r4, #4]
 8002d7a:	9a01      	ldr	r2, [sp, #4]
 8002d7c:	1b5b      	subs	r3, r3, r5
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d3fa      	bcc.n	8002d78 <Delay+0x18>
}
 8002d82:	b003      	add	sp, #12
 8002d84:	bd30      	pop	{r4, r5, pc}
 8002d86:	bf00      	nop
 8002d88:	e0001000 	.word	0xe0001000
 8002d8c:	000f4240 	.word	0x000f4240

08002d90 <TM_OneWire_Init>:
#include "tm_stm32_onewire.h"
#include "tm_stm32_delay.h"
#include "defines.h"
#include "tm_stm32_gpio.h"

void TM_OneWire_Init(TM_OneWire_t* OneWireStruct, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) {
 8002d90:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002d92:	460e      	mov	r6, r1
 8002d94:	4615      	mov	r5, r2
 8002d96:	4604      	mov	r4, r0
	/* Initialize delay if it was not already */
	TM_DELAY_Init();
 8002d98:	f7ff fd1a 	bl	80027d0 <TM_DELAY_Init>

	/* Init GPIO pin */
	TM_GPIO_Init(GPIOx, GPIO_Pin, TM_GPIO_Mode_OUT, TM_GPIO_OType_PP, TM_GPIO_PuPd_UP, TM_GPIO_Speed_Medium);
 8002d9c:	2201      	movs	r2, #1
 8002d9e:	e9cd 2200 	strd	r2, r2, [sp]
 8002da2:	2300      	movs	r3, #0
 8002da4:	4629      	mov	r1, r5
 8002da6:	4630      	mov	r0, r6
 8002da8:	f7ff ffc0 	bl	8002d2c <TM_GPIO_Init>
	
	/* Save settings */
	OneWireStruct->GPIOx = GPIOx;
 8002dac:	6026      	str	r6, [r4, #0]
	OneWireStruct->GPIO_Pin = GPIO_Pin;
 8002dae:	80a5      	strh	r5, [r4, #4]
}
 8002db0:	b002      	add	sp, #8
 8002db2:	bd70      	pop	{r4, r5, r6, pc}

08002db4 <TM_OneWire_Reset>:

uint8_t TM_OneWire_Reset(TM_OneWire_t* OneWireStruct) {
	uint8_t i;
	
	/* Line low, and wait 480us */
	ONEWIRE_LOW(OneWireStruct);
 8002db4:	8881      	ldrh	r1, [r0, #4]
uint8_t TM_OneWire_Reset(TM_OneWire_t* OneWireStruct) {
 8002db6:	b510      	push	{r4, lr}
 8002db8:	4604      	mov	r4, r0
	ONEWIRE_LOW(OneWireStruct);
 8002dba:	6800      	ldr	r0, [r0, #0]
 8002dbc:	040b      	lsls	r3, r1, #16
 8002dbe:	6183      	str	r3, [r0, #24]
	ONEWIRE_OUTPUT(OneWireStruct);
 8002dc0:	f7ff ff2b 	bl	8002c1a <TM_GPIO_SetPinAsOutput>
	ONEWIRE_DELAY(480);
 8002dc4:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 8002dc8:	f7ff ffca 	bl	8002d60 <Delay>
	
	/* Release line and wait for 70us */
	ONEWIRE_INPUT(OneWireStruct);
 8002dcc:	88a1      	ldrh	r1, [r4, #4]
 8002dce:	6820      	ldr	r0, [r4, #0]
 8002dd0:	f7ff ff11 	bl	8002bf6 <TM_GPIO_SetPinAsInput>
	ONEWIRE_DELAY(70);
 8002dd4:	2046      	movs	r0, #70	; 0x46
 8002dd6:	f7ff ffc3 	bl	8002d60 <Delay>
	
	/* Check bit value */
	i = TM_GPIO_GetInputPinValue(OneWireStruct->GPIOx, OneWireStruct->GPIO_Pin);
 8002dda:	6823      	ldr	r3, [r4, #0]
 8002ddc:	88a2      	ldrh	r2, [r4, #4]
 8002dde:	691b      	ldr	r3, [r3, #16]
 8002de0:	421a      	tst	r2, r3
 8002de2:	bf14      	ite	ne
 8002de4:	2401      	movne	r4, #1
 8002de6:	2400      	moveq	r4, #0
	
	/* Delay for 410 us */
	ONEWIRE_DELAY(410);
 8002de8:	f44f 70cd 	mov.w	r0, #410	; 0x19a
 8002dec:	f7ff ffb8 	bl	8002d60 <Delay>
	
	/* Return value of presence pulse, 0 = OK, 1 = ERROR */
	return i;
}
 8002df0:	4620      	mov	r0, r4
 8002df2:	bd10      	pop	{r4, pc}

08002df4 <TM_OneWire_WriteBit>:

void TM_OneWire_WriteBit(TM_OneWire_t* OneWireStruct, uint8_t bit) {
 8002df4:	8883      	ldrh	r3, [r0, #4]
 8002df6:	b510      	push	{r4, lr}
 8002df8:	4604      	mov	r4, r0
 8002dfa:	6800      	ldr	r0, [r0, #0]
 8002dfc:	041a      	lsls	r2, r3, #16
	if (bit) {
		/* Set line low */
		ONEWIRE_LOW(OneWireStruct);
 8002dfe:	6182      	str	r2, [r0, #24]
	if (bit) {
 8002e00:	b191      	cbz	r1, 8002e28 <TM_OneWire_WriteBit+0x34>
		ONEWIRE_OUTPUT(OneWireStruct);
 8002e02:	4619      	mov	r1, r3
 8002e04:	f7ff ff09 	bl	8002c1a <TM_GPIO_SetPinAsOutput>
		ONEWIRE_DELAY(10);
 8002e08:	200a      	movs	r0, #10
 8002e0a:	f7ff ffa9 	bl	8002d60 <Delay>
		
		/* Bit high */
		ONEWIRE_INPUT(OneWireStruct);
 8002e0e:	6820      	ldr	r0, [r4, #0]
 8002e10:	88a1      	ldrh	r1, [r4, #4]
 8002e12:	f7ff fef0 	bl	8002bf6 <TM_GPIO_SetPinAsInput>
		
		/* Wait for 55 us and release the line */
		ONEWIRE_DELAY(55);
 8002e16:	2037      	movs	r0, #55	; 0x37
		
		/* Bit high */
		ONEWIRE_INPUT(OneWireStruct);
		
		/* Wait for 5 us and release the line */
		ONEWIRE_DELAY(5);
 8002e18:	f7ff ffa2 	bl	8002d60 <Delay>
		ONEWIRE_INPUT(OneWireStruct);
 8002e1c:	88a1      	ldrh	r1, [r4, #4]
 8002e1e:	6820      	ldr	r0, [r4, #0]
	}
}
 8002e20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		ONEWIRE_INPUT(OneWireStruct);
 8002e24:	f7ff bee7 	b.w	8002bf6 <TM_GPIO_SetPinAsInput>
		ONEWIRE_OUTPUT(OneWireStruct);
 8002e28:	4619      	mov	r1, r3
 8002e2a:	f7ff fef6 	bl	8002c1a <TM_GPIO_SetPinAsOutput>
		ONEWIRE_DELAY(65);
 8002e2e:	2041      	movs	r0, #65	; 0x41
 8002e30:	f7ff ff96 	bl	8002d60 <Delay>
		ONEWIRE_INPUT(OneWireStruct);
 8002e34:	6820      	ldr	r0, [r4, #0]
 8002e36:	88a1      	ldrh	r1, [r4, #4]
 8002e38:	f7ff fedd 	bl	8002bf6 <TM_GPIO_SetPinAsInput>
		ONEWIRE_DELAY(5);
 8002e3c:	2005      	movs	r0, #5
 8002e3e:	e7eb      	b.n	8002e18 <TM_OneWire_WriteBit+0x24>

08002e40 <TM_OneWire_ReadBit>:

uint8_t TM_OneWire_ReadBit(TM_OneWire_t* OneWireStruct) {
	uint8_t bit = 0;
	
	/* Line low */
	ONEWIRE_LOW(OneWireStruct);
 8002e40:	8881      	ldrh	r1, [r0, #4]
uint8_t TM_OneWire_ReadBit(TM_OneWire_t* OneWireStruct) {
 8002e42:	b510      	push	{r4, lr}
 8002e44:	4604      	mov	r4, r0
	ONEWIRE_LOW(OneWireStruct);
 8002e46:	6800      	ldr	r0, [r0, #0]
 8002e48:	040b      	lsls	r3, r1, #16
 8002e4a:	6183      	str	r3, [r0, #24]
	ONEWIRE_OUTPUT(OneWireStruct);
 8002e4c:	f7ff fee5 	bl	8002c1a <TM_GPIO_SetPinAsOutput>
	ONEWIRE_DELAY(3);
 8002e50:	2003      	movs	r0, #3
 8002e52:	f7ff ff85 	bl	8002d60 <Delay>
	
	/* Release line */
	ONEWIRE_INPUT(OneWireStruct);
 8002e56:	88a1      	ldrh	r1, [r4, #4]
 8002e58:	6820      	ldr	r0, [r4, #0]
 8002e5a:	f7ff fecc 	bl	8002bf6 <TM_GPIO_SetPinAsInput>
	ONEWIRE_DELAY(10);
 8002e5e:	200a      	movs	r0, #10
 8002e60:	f7ff ff7e 	bl	8002d60 <Delay>
	
	/* Read line value */
	if (TM_GPIO_GetInputPinValue(OneWireStruct->GPIOx, OneWireStruct->GPIO_Pin)) {
 8002e64:	6823      	ldr	r3, [r4, #0]
 8002e66:	88a2      	ldrh	r2, [r4, #4]
 8002e68:	691b      	ldr	r3, [r3, #16]
 8002e6a:	421a      	tst	r2, r3
	uint8_t bit = 0;
 8002e6c:	bf14      	ite	ne
 8002e6e:	2401      	movne	r4, #1
 8002e70:	2400      	moveq	r4, #0
		/* Bit is HIGH */
		bit = 1;
	}
	
	/* Wait 50us to complete 60us period */
	ONEWIRE_DELAY(50);
 8002e72:	2032      	movs	r0, #50	; 0x32
 8002e74:	f7ff ff74 	bl	8002d60 <Delay>
	
	/* Return bit value */
	return bit;
}
 8002e78:	4620      	mov	r0, r4
 8002e7a:	bd10      	pop	{r4, pc}

08002e7c <TM_OneWire_WriteByte>:

void TM_OneWire_WriteByte(TM_OneWire_t* OneWireStruct, uint8_t byte) {
 8002e7c:	b570      	push	{r4, r5, r6, lr}
 8002e7e:	4606      	mov	r6, r0
 8002e80:	460d      	mov	r5, r1
	uint8_t i = 8;
	/* Write 8 bits */
	while (i--) {
 8002e82:	2409      	movs	r4, #9
 8002e84:	3c01      	subs	r4, #1
 8002e86:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8002e8a:	d100      	bne.n	8002e8e <TM_OneWire_WriteByte+0x12>
		/* LSB bit is first */
		TM_OneWire_WriteBit(OneWireStruct, byte & 0x01);
		byte >>= 1;
	}
}
 8002e8c:	bd70      	pop	{r4, r5, r6, pc}
		TM_OneWire_WriteBit(OneWireStruct, byte & 0x01);
 8002e8e:	f005 0101 	and.w	r1, r5, #1
 8002e92:	4630      	mov	r0, r6
 8002e94:	f7ff ffae 	bl	8002df4 <TM_OneWire_WriteBit>
		byte >>= 1;
 8002e98:	086d      	lsrs	r5, r5, #1
 8002e9a:	e7f3      	b.n	8002e84 <TM_OneWire_WriteByte+0x8>

08002e9c <TM_OneWire_ReadByte>:

uint8_t TM_OneWire_ReadByte(TM_OneWire_t* OneWireStruct) {
 8002e9c:	b570      	push	{r4, r5, r6, lr}
 8002e9e:	4606      	mov	r6, r0
	uint8_t i = 8, byte = 0;
	while (i--) {
 8002ea0:	2509      	movs	r5, #9
	uint8_t i = 8, byte = 0;
 8002ea2:	2400      	movs	r4, #0
 8002ea4:	3d01      	subs	r5, #1
	while (i--) {
 8002ea6:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
 8002eaa:	d101      	bne.n	8002eb0 <TM_OneWire_ReadByte+0x14>
		byte >>= 1;
		byte |= (TM_OneWire_ReadBit(OneWireStruct) << 7);
	}
	
	return byte;
}
 8002eac:	4620      	mov	r0, r4
 8002eae:	bd70      	pop	{r4, r5, r6, pc}
		byte |= (TM_OneWire_ReadBit(OneWireStruct) << 7);
 8002eb0:	4630      	mov	r0, r6
 8002eb2:	f7ff ffc5 	bl	8002e40 <TM_OneWire_ReadBit>
		byte >>= 1;
 8002eb6:	0864      	lsrs	r4, r4, #1
		byte |= (TM_OneWire_ReadBit(OneWireStruct) << 7);
 8002eb8:	ea44 14c0 	orr.w	r4, r4, r0, lsl #7
 8002ebc:	b2e4      	uxtb	r4, r4
 8002ebe:	e7f1      	b.n	8002ea4 <TM_OneWire_ReadByte+0x8>

08002ec0 <TM_OneWire_Search>:
	OneWireStruct->LastDiscrepancy = 0;
	OneWireStruct->LastDeviceFlag = 0;
	OneWireStruct->LastFamilyDiscrepancy = 0;
}

uint8_t TM_OneWire_Search(TM_OneWire_t* OneWireStruct, uint8_t command) {
 8002ec0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	rom_byte_number = 0;
	rom_byte_mask = 1;
	search_result = 0;

	/* Check if any devices */
	if (!OneWireStruct->LastDeviceFlag) {
 8002ec4:	7a03      	ldrb	r3, [r0, #8]
uint8_t TM_OneWire_Search(TM_OneWire_t* OneWireStruct, uint8_t command) {
 8002ec6:	4604      	mov	r4, r0
 8002ec8:	460d      	mov	r5, r1
	if (!OneWireStruct->LastDeviceFlag) {
 8002eca:	b91b      	cbnz	r3, 8002ed4 <TM_OneWire_Search+0x14>
		/* 1-Wire reset */
		if (TM_OneWire_Reset(OneWireStruct)) {
 8002ecc:	f7ff ff72 	bl	8002db4 <TM_OneWire_Reset>
 8002ed0:	4681      	mov	r9, r0
 8002ed2:	b120      	cbz	r0, 8002ede <TM_OneWire_Search+0x1e>
			/* Reset the search */
			OneWireStruct->LastDiscrepancy = 0;
 8002ed4:	2000      	movs	r0, #0
 8002ed6:	80e0      	strh	r0, [r4, #6]
			OneWireStruct->LastDeviceFlag = 0;
			OneWireStruct->LastFamilyDiscrepancy = 0;
 8002ed8:	7220      	strb	r0, [r4, #8]
		OneWireStruct->LastFamilyDiscrepancy = 0;
		search_result = 0;
	}

	return search_result;
}
 8002eda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		TM_OneWire_WriteByte(OneWireStruct, command);  
 8002ede:	4629      	mov	r1, r5
 8002ee0:	4620      	mov	r0, r4
 8002ee2:	f7ff ffcb 	bl	8002e7c <TM_OneWire_WriteByte>
	rom_byte_mask = 1;
 8002ee6:	2601      	movs	r6, #1
	rom_byte_number = 0;
 8002ee8:	464f      	mov	r7, r9
	id_bit_number = 1;
 8002eea:	4635      	mov	r5, r6
			id_bit = TM_OneWire_ReadBit(OneWireStruct);
 8002eec:	4620      	mov	r0, r4
 8002eee:	f7ff ffa7 	bl	8002e40 <TM_OneWire_ReadBit>
 8002ef2:	4680      	mov	r8, r0
			cmp_id_bit = TM_OneWire_ReadBit(OneWireStruct);
 8002ef4:	4620      	mov	r0, r4
 8002ef6:	f7ff ffa3 	bl	8002e40 <TM_OneWire_ReadBit>
			if ((id_bit == 1) && (cmp_id_bit == 1)) {
 8002efa:	f1b8 0f01 	cmp.w	r8, #1
 8002efe:	d10f      	bne.n	8002f20 <TM_OneWire_Search+0x60>
 8002f00:	2801      	cmp	r0, #1
 8002f02:	d12b      	bne.n	8002f5c <TM_OneWire_Search+0x9c>
		if (!(id_bit_number < 65)) {
 8002f04:	2d40      	cmp	r5, #64	; 0x40
 8002f06:	d9e5      	bls.n	8002ed4 <TM_OneWire_Search+0x14>
			OneWireStruct->LastDiscrepancy = last_zero;
 8002f08:	f884 9006 	strb.w	r9, [r4, #6]
			if (OneWireStruct->LastDiscrepancy == 0) {
 8002f0c:	f1b9 0f00 	cmp.w	r9, #0
 8002f10:	d101      	bne.n	8002f16 <TM_OneWire_Search+0x56>
				OneWireStruct->LastDeviceFlag = 1;
 8002f12:	2301      	movs	r3, #1
 8002f14:	7223      	strb	r3, [r4, #8]
	if (!search_result || !OneWireStruct->ROM_NO[0]) {
 8002f16:	7a63      	ldrb	r3, [r4, #9]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d0db      	beq.n	8002ed4 <TM_OneWire_Search+0x14>
			search_result = 1;
 8002f1c:	2001      	movs	r0, #1
 8002f1e:	e7dc      	b.n	8002eda <TM_OneWire_Search+0x1a>
 8002f20:	19e2      	adds	r2, r4, r7
				if (id_bit != cmp_id_bit) {
 8002f22:	4580      	cmp	r8, r0
 8002f24:	7a53      	ldrb	r3, [r2, #9]
 8002f26:	d10f      	bne.n	8002f48 <TM_OneWire_Search+0x88>
					if (id_bit_number < OneWireStruct->LastDiscrepancy) {
 8002f28:	79a1      	ldrb	r1, [r4, #6]
 8002f2a:	42a9      	cmp	r1, r5
 8002f2c:	d910      	bls.n	8002f50 <TM_OneWire_Search+0x90>
						search_direction = ((OneWireStruct->ROM_NO[rom_byte_number] & rom_byte_mask) > 0);
 8002f2e:	4233      	tst	r3, r6
 8002f30:	bf14      	ite	ne
 8002f32:	f04f 0801 	movne.w	r8, #1
 8002f36:	f04f 0800 	moveq.w	r8, #0
					if (search_direction == 0) {
 8002f3a:	f1b8 0f00 	cmp.w	r8, #0
 8002f3e:	d10d      	bne.n	8002f5c <TM_OneWire_Search+0x9c>
						if (last_zero < 9) {
 8002f40:	2d08      	cmp	r5, #8
 8002f42:	d800      	bhi.n	8002f46 <TM_OneWire_Search+0x86>
							OneWireStruct->LastFamilyDiscrepancy = last_zero;
 8002f44:	71e5      	strb	r5, [r4, #7]
 8002f46:	46a9      	mov	r9, r5
					OneWireStruct->ROM_NO[rom_byte_number] &= ~rom_byte_mask;
 8002f48:	ea23 0306 	bic.w	r3, r3, r6
 8002f4c:	7253      	strb	r3, [r2, #9]
 8002f4e:	e00b      	b.n	8002f68 <TM_OneWire_Search+0xa8>
						search_direction = (id_bit_number == OneWireStruct->LastDiscrepancy);
 8002f50:	bf0c      	ite	eq
 8002f52:	f04f 0801 	moveq.w	r8, #1
 8002f56:	f04f 0800 	movne.w	r8, #0
 8002f5a:	e7ee      	b.n	8002f3a <TM_OneWire_Search+0x7a>
					OneWireStruct->ROM_NO[rom_byte_number] |= rom_byte_mask;
 8002f5c:	19e2      	adds	r2, r4, r7
 8002f5e:	f04f 0801 	mov.w	r8, #1
 8002f62:	7a53      	ldrb	r3, [r2, #9]
 8002f64:	4333      	orrs	r3, r6
 8002f66:	7253      	strb	r3, [r2, #9]
				TM_OneWire_WriteBit(OneWireStruct, search_direction);
 8002f68:	4641      	mov	r1, r8
 8002f6a:	4620      	mov	r0, r4
				rom_byte_mask <<= 1;
 8002f6c:	0076      	lsls	r6, r6, #1
				TM_OneWire_WriteBit(OneWireStruct, search_direction);
 8002f6e:	f7ff ff41 	bl	8002df4 <TM_OneWire_WriteBit>
				if (rom_byte_mask == 0) {
 8002f72:	f016 06ff 	ands.w	r6, r6, #255	; 0xff
					rom_byte_number++;
 8002f76:	bf04      	itt	eq
 8002f78:	3701      	addeq	r7, #1
 8002f7a:	b2ff      	uxtbeq	r7, r7
				id_bit_number++;
 8002f7c:	f105 0501 	add.w	r5, r5, #1
					rom_byte_mask = 1;
 8002f80:	bf08      	it	eq
 8002f82:	2601      	moveq	r6, #1
		} while (rom_byte_number < 8);
 8002f84:	2f07      	cmp	r7, #7
				id_bit_number++;
 8002f86:	b2ed      	uxtb	r5, r5
		} while (rom_byte_number < 8);
 8002f88:	d9b0      	bls.n	8002eec <TM_OneWire_Search+0x2c>
 8002f8a:	e7bb      	b.n	8002f04 <TM_OneWire_Search+0x44>

08002f8c <TM_OneWire_First>:
	OneWireStruct->LastDiscrepancy = 0;
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	80c2      	strh	r2, [r0, #6]
	OneWireStruct->LastFamilyDiscrepancy = 0;
 8002f90:	7202      	strb	r2, [r0, #8]
	return TM_OneWire_Search(OneWireStruct, ONEWIRE_CMD_SEARCHROM);
 8002f92:	21f0      	movs	r1, #240	; 0xf0
 8002f94:	f7ff bf94 	b.w	8002ec0 <TM_OneWire_Search>

08002f98 <TM_OneWire_Select>:

uint8_t TM_OneWire_GetROM(TM_OneWire_t* OneWireStruct, uint8_t index) {
	return OneWireStruct->ROM_NO[index];
}

void TM_OneWire_Select(TM_OneWire_t* OneWireStruct, uint8_t* addr) {
 8002f98:	b570      	push	{r4, r5, r6, lr}
 8002f9a:	460c      	mov	r4, r1
	uint8_t i;
	TM_OneWire_WriteByte(OneWireStruct, ONEWIRE_CMD_MATCHROM);
 8002f9c:	2155      	movs	r1, #85	; 0x55
void TM_OneWire_Select(TM_OneWire_t* OneWireStruct, uint8_t* addr) {
 8002f9e:	4606      	mov	r6, r0
	TM_OneWire_WriteByte(OneWireStruct, ONEWIRE_CMD_MATCHROM);
 8002fa0:	f7ff ff6c 	bl	8002e7c <TM_OneWire_WriteByte>
 8002fa4:	1e65      	subs	r5, r4, #1
 8002fa6:	3407      	adds	r4, #7
	
	for (i = 0; i < 8; i++) {
		TM_OneWire_WriteByte(OneWireStruct, *(addr + i));
 8002fa8:	f815 1f01 	ldrb.w	r1, [r5, #1]!
 8002fac:	4630      	mov	r0, r6
 8002fae:	f7ff ff65 	bl	8002e7c <TM_OneWire_WriteByte>
	for (i = 0; i < 8; i++) {
 8002fb2:	42a5      	cmp	r5, r4
 8002fb4:	d1f8      	bne.n	8002fa8 <TM_OneWire_Select+0x10>
	}
}
 8002fb6:	bd70      	pop	{r4, r5, r6, pc}

08002fb8 <TM_OneWire_SelectWithPointer>:
 8002fb8:	f7ff bfee 	b.w	8002f98 <TM_OneWire_Select>

08002fbc <TM_OneWire_GetFullROM>:
	for (i = 0; i < 8; i++) {
		TM_OneWire_WriteByte(OneWireStruct, *(ROM + i));
	}	
}

void TM_OneWire_GetFullROM(TM_OneWire_t* OneWireStruct, uint8_t *firstIndex) {
 8002fbc:	f100 0309 	add.w	r3, r0, #9
 8002fc0:	3901      	subs	r1, #1
 8002fc2:	3011      	adds	r0, #17
	uint8_t i;
	for (i = 0; i < 8; i++) {
		*(firstIndex + i) = OneWireStruct->ROM_NO[i];
 8002fc4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002fc8:	f801 2f01 	strb.w	r2, [r1, #1]!
	for (i = 0; i < 8; i++) {
 8002fcc:	4283      	cmp	r3, r0
 8002fce:	d1f9      	bne.n	8002fc4 <TM_OneWire_GetFullROM+0x8>
	}
}
 8002fd0:	4770      	bx	lr

08002fd2 <TM_OneWire_CRC8>:

uint8_t TM_OneWire_CRC8(uint8_t *addr, uint8_t len) {
 8002fd2:	b530      	push	{r4, r5, lr}
 8002fd4:	4401      	add	r1, r0
	uint8_t crc = 0, inbyte, i, mix;
 8002fd6:	2300      	movs	r3, #0
	
	while (len--) {
 8002fd8:	4288      	cmp	r0, r1
 8002fda:	d101      	bne.n	8002fe0 <TM_OneWire_CRC8+0xe>
		}
	}
	
	/* Return calculated CRC */
	return crc;
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	bd30      	pop	{r4, r5, pc}
		inbyte = *addr++;
 8002fe0:	f810 4b01 	ldrb.w	r4, [r0], #1
 8002fe4:	2208      	movs	r2, #8
			mix = (crc ^ inbyte) & 0x01;
 8002fe6:	ea83 0504 	eor.w	r5, r3, r4
			if (mix) {
 8002fea:	f015 0f01 	tst.w	r5, #1
 8002fee:	ea4f 0353 	mov.w	r3, r3, lsr #1
				crc ^= 0x8C;
 8002ff2:	bf18      	it	ne
 8002ff4:	f083 038c 	eorne.w	r3, r3, #140	; 0x8c
 8002ff8:	f102 32ff 	add.w	r2, r2, #4294967295
 8002ffc:	bf18      	it	ne
 8002ffe:	b2db      	uxtbne	r3, r3
		for (i = 8; i; i--) {
 8003000:	f012 02ff 	ands.w	r2, r2, #255	; 0xff
			inbyte >>= 1;
 8003004:	ea4f 0454 	mov.w	r4, r4, lsr #1
		for (i = 8; i; i--) {
 8003008:	d1ed      	bne.n	8002fe6 <TM_OneWire_CRC8+0x14>
 800300a:	e7e5      	b.n	8002fd8 <TM_OneWire_CRC8+0x6>

0800300c <TM_RCC_InitSystem>:
 * | OTHER DEALINGS IN THE SOFTWARE.
 * |----------------------------------------------------------------------
 */
#include "tm_stm32_rcc.h"

TM_RCC_Result_t TM_RCC_InitSystem(void) {
 800300c:	b510      	push	{r4, lr}
 800300e:	b094      	sub	sp, #80	; 0x50
	/* Enable D-Cache */
	SCB_EnableDCache();
#endif
	
	/* Enable Power Control clock */
	__HAL_RCC_PWR_CLK_ENABLE();
 8003010:	2300      	movs	r3, #0
 8003012:	4a24      	ldr	r2, [pc, #144]	; (80030a4 <TM_RCC_InitSystem+0x98>)
 8003014:	9300      	str	r3, [sp, #0]
 8003016:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8003018:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 800301c:	6411      	str	r1, [r2, #64]	; 0x40
 800301e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003020:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8003024:	9200      	str	r2, [sp, #0]
 8003026:	9a00      	ldr	r2, [sp, #0]

#if !defined(STM32F0xx)
	/* Set voltage scaling */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003028:	4a1f      	ldr	r2, [pc, #124]	; (80030a8 <TM_RCC_InitSystem+0x9c>)
 800302a:	9301      	str	r3, [sp, #4]
 800302c:	6811      	ldr	r1, [r2, #0]
 800302e:	f441 4140 	orr.w	r1, r1, #49152	; 0xc000
 8003032:	6011      	str	r1, [r2, #0]
 8003034:	6812      	ldr	r2, [r2, #0]
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE;
	
	/* Select proper PLL input clock */
	if (RCC_OSCILLATORTYPE == RCC_OSCILLATORTYPE_HSE) {	
		RCC_OscInitStruct.HSEState = RCC_HSE_ON;
		RCC_OscInitStruct.HSIState = RCC_HSI_OFF;
 8003036:	930a      	str	r3, [sp, #40]	; 0x28
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003038:	f402 4240 	and.w	r2, r2, #49152	; 0xc000
		RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
#endif
	}
	
	/* Set PLL parameters */
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800303c:	2402      	movs	r4, #2
 800303e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003042:	9201      	str	r2, [sp, #4]
		RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003044:	2001      	movs	r0, #1
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003046:	9a01      	ldr	r2, [sp, #4]
	
#if !defined(STM32F0xx)
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM;
	RCC_OscInitStruct.PLL.PLLN = RCC_PLLN;
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP;
 8003048:	9411      	str	r4, [sp, #68]	; 0x44
		RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800304a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800304e:	e9cd 430d 	strd	r4, r3, [sp, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLN = RCC_PLLN;
 8003052:	f04f 0c08 	mov.w	ip, #8
 8003056:	f44f 73b4 	mov.w	r3, #360	; 0x168
		RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800305a:	e9cd 0207 	strd	r0, r2, [sp, #28]
	RCC_OscInitStruct.PLL.PLLN = RCC_PLLN;
 800305e:	e9cd c30f 	strd	ip, r3, [sp, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLR = 7;
#endif
#endif
	
	/* Try to init */
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8003062:	a807      	add	r0, sp, #28
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ;
 8003064:	2307      	movs	r3, #7
	RCC_OscInitStruct.PLL.PLLR = 7;
 8003066:	e9cd 3312 	strd	r3, r3, [sp, #72]	; 0x48
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800306a:	f7fd fd05 	bl	8000a78 <HAL_RCC_OscConfig>
 800306e:	b110      	cbz	r0, 8003076 <TM_RCC_InitSystem+0x6a>
		return TM_RCC_Result_Error;
 8003070:	2001      	movs	r0, #1
		return TM_RCC_Result_Error;
	}
	
	/* Return OK */
	return TM_RCC_Result_Ok;
}
 8003072:	b014      	add	sp, #80	; 0x50
 8003074:	bd10      	pop	{r4, pc}
	if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 8003076:	f7fd fb9f 	bl	80007b8 <HAL_PWREx_EnableOverDrive>
 800307a:	2800      	cmp	r0, #0
 800307c:	d1f8      	bne.n	8003070 <TM_RCC_InitSystem+0x64>
	RCC_ClkInitStruct.ClockType |= RCC_CLOCKTYPE_PCLK2;
 800307e:	230f      	movs	r3, #15
 8003080:	9302      	str	r3, [sp, #8]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003082:	f44f 51a0 	mov.w	r1, #5120	; 0x1400
 8003086:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800308a:	e9cd 4003 	strd	r4, r0, [sp, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800308e:	e9cd 1305 	strd	r1, r3, [sp, #20]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK) {
 8003092:	a802      	add	r0, sp, #8
 8003094:	2106      	movs	r1, #6
 8003096:	f7fd fbcb 	bl	8000830 <HAL_RCC_ClockConfig>
		return TM_RCC_Result_Error;
 800309a:	3000      	adds	r0, #0
 800309c:	bf18      	it	ne
 800309e:	2001      	movne	r0, #1
 80030a0:	e7e7      	b.n	8003072 <TM_RCC_InitSystem+0x66>
 80030a2:	bf00      	nop
 80030a4:	40023800 	.word	0x40023800
 80030a8:	40007000 	.word	0x40007000

080030ac <Reset_Handler>:
 80030ac:	f8df d034 	ldr.w	sp, [pc, #52]	; 80030e4 <LoopFillZerobss+0x14>
 80030b0:	2100      	movs	r1, #0
 80030b2:	e003      	b.n	80030bc <LoopCopyDataInit>

080030b4 <CopyDataInit>:
 80030b4:	4b0c      	ldr	r3, [pc, #48]	; (80030e8 <LoopFillZerobss+0x18>)
 80030b6:	585b      	ldr	r3, [r3, r1]
 80030b8:	5043      	str	r3, [r0, r1]
 80030ba:	3104      	adds	r1, #4

080030bc <LoopCopyDataInit>:
 80030bc:	480b      	ldr	r0, [pc, #44]	; (80030ec <LoopFillZerobss+0x1c>)
 80030be:	4b0c      	ldr	r3, [pc, #48]	; (80030f0 <LoopFillZerobss+0x20>)
 80030c0:	1842      	adds	r2, r0, r1
 80030c2:	429a      	cmp	r2, r3
 80030c4:	d3f6      	bcc.n	80030b4 <CopyDataInit>
 80030c6:	4a0b      	ldr	r2, [pc, #44]	; (80030f4 <LoopFillZerobss+0x24>)
 80030c8:	e002      	b.n	80030d0 <LoopFillZerobss>

080030ca <FillZerobss>:
 80030ca:	2300      	movs	r3, #0
 80030cc:	f842 3b04 	str.w	r3, [r2], #4

080030d0 <LoopFillZerobss>:
 80030d0:	4b09      	ldr	r3, [pc, #36]	; (80030f8 <LoopFillZerobss+0x28>)
 80030d2:	429a      	cmp	r2, r3
 80030d4:	d3f9      	bcc.n	80030ca <FillZerobss>
 80030d6:	f7ff fb55 	bl	8002784 <SystemInit>
 80030da:	f000 f811 	bl	8003100 <__libc_init_array>
 80030de:	f7ff f993 	bl	8002408 <main>
 80030e2:	4770      	bx	lr
 80030e4:	20020000 	.word	0x20020000
 80030e8:	080031c8 	.word	0x080031c8
 80030ec:	20000000 	.word	0x20000000
 80030f0:	20000014 	.word	0x20000014
 80030f4:	20000014 	.word	0x20000014
 80030f8:	20004228 	.word	0x20004228

080030fc <ADC_IRQHandler>:
 80030fc:	e7fe      	b.n	80030fc <ADC_IRQHandler>
	...

08003100 <__libc_init_array>:
 8003100:	b570      	push	{r4, r5, r6, lr}
 8003102:	4e0d      	ldr	r6, [pc, #52]	; (8003138 <__libc_init_array+0x38>)
 8003104:	4c0d      	ldr	r4, [pc, #52]	; (800313c <__libc_init_array+0x3c>)
 8003106:	1ba4      	subs	r4, r4, r6
 8003108:	10a4      	asrs	r4, r4, #2
 800310a:	2500      	movs	r5, #0
 800310c:	42a5      	cmp	r5, r4
 800310e:	d109      	bne.n	8003124 <__libc_init_array+0x24>
 8003110:	4e0b      	ldr	r6, [pc, #44]	; (8003140 <__libc_init_array+0x40>)
 8003112:	4c0c      	ldr	r4, [pc, #48]	; (8003144 <__libc_init_array+0x44>)
 8003114:	f000 f820 	bl	8003158 <_init>
 8003118:	1ba4      	subs	r4, r4, r6
 800311a:	10a4      	asrs	r4, r4, #2
 800311c:	2500      	movs	r5, #0
 800311e:	42a5      	cmp	r5, r4
 8003120:	d105      	bne.n	800312e <__libc_init_array+0x2e>
 8003122:	bd70      	pop	{r4, r5, r6, pc}
 8003124:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003128:	4798      	blx	r3
 800312a:	3501      	adds	r5, #1
 800312c:	e7ee      	b.n	800310c <__libc_init_array+0xc>
 800312e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003132:	4798      	blx	r3
 8003134:	3501      	adds	r5, #1
 8003136:	e7f2      	b.n	800311e <__libc_init_array+0x1e>
 8003138:	080031c0 	.word	0x080031c0
 800313c:	080031c0 	.word	0x080031c0
 8003140:	080031c0 	.word	0x080031c0
 8003144:	080031c4 	.word	0x080031c4

08003148 <memset>:
 8003148:	4402      	add	r2, r0
 800314a:	4603      	mov	r3, r0
 800314c:	4293      	cmp	r3, r2
 800314e:	d100      	bne.n	8003152 <memset+0xa>
 8003150:	4770      	bx	lr
 8003152:	f803 1b01 	strb.w	r1, [r3], #1
 8003156:	e7f9      	b.n	800314c <memset+0x4>

08003158 <_init>:
 8003158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800315a:	bf00      	nop
 800315c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800315e:	bc08      	pop	{r3}
 8003160:	469e      	mov	lr, r3
 8003162:	4770      	bx	lr

08003164 <_fini>:
 8003164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003166:	bf00      	nop
 8003168:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800316a:	bc08      	pop	{r3}
 800316c:	469e      	mov	lr, r3
 800316e:	4770      	bx	lr
