# Generated by Yosys 0.7+543 (git sha1 2b00c1db, clang 3.8.1-24+rpi1 -fPIC -Os)

.model sdram_test
.inputs master_clk_i sdram_clk_i pb_i
.outputs sdram_clk_o led_disp_d0_o led_disp_d1_o led_disp_d2_o led_disp_d3_o led_disp_d4_o led_disp_d5_o led_disp_d6_o led_disp_d7_o led_status[0] led_status[1] led_status[2] led_status[3] sdramCntl_inst_sd_intf_cke sdramCntl_inst_sd_intf_we sdramCntl_inst_sd_intf_addr[0] sdramCntl_inst_sd_intf_addr[1] sdramCntl_inst_sd_intf_addr[2] sdramCntl_inst_sd_intf_addr[3] sdramCntl_inst_sd_intf_addr[4] sdramCntl_inst_sd_intf_addr[5] sdramCntl_inst_sd_intf_addr[6] sdramCntl_inst_sd_intf_addr[7] sdramCntl_inst_sd_intf_addr[8] sdramCntl_inst_sd_intf_addr[9] sdramCntl_inst_sd_intf_addr[10] sdramCntl_inst_sd_intf_addr[11] sdramCntl_inst_sd_intf_addr[12] sdramCntl_inst_sd_intf_dqml sdramCntl_inst_sd_intf_cas sdramCntl_inst_sd_intf_dqmh sdramCntl_inst_sd_intf_ras sdramCntl_inst_sd_intf_bs[0] sdramCntl_inst_sd_intf_bs[1] sdramCntl_inst_sd_intf_cs sdramCntl_inst_sd_intf_dq[0] sdramCntl_inst_sd_intf_dq[1] sdramCntl_inst_sd_intf_dq[2] sdramCntl_inst_sd_intf_dq[3] sdramCntl_inst_sd_intf_dq[4] sdramCntl_inst_sd_intf_dq[5] sdramCntl_inst_sd_intf_dq[6] sdramCntl_inst_sd_intf_dq[7] sdramCntl_inst_sd_intf_dq[8] sdramCntl_inst_sd_intf_dq[9] sdramCntl_inst_sd_intf_dq[10] sdramCntl_inst_sd_intf_dq[11] sdramCntl_inst_sd_intf_dq[12] sdramCntl_inst_sd_intf_dq[13] sdramCntl_inst_sd_intf_dq[14] sdramCntl_inst_sd_intf_dq[15]
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=led_disp_inst_seg_timer[0] I1=led_disp_inst_seg_timer[1] I2=$abc$16621$n475 I3=$abc$16621$n476 O=$abc$16621$n1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=led_disp_inst_seg_timer[6] I1=led_disp_inst_seg_timer[7] I2=led_disp_inst_seg_timer[8] I3=led_disp_inst_seg_timer[9] O=$abc$16621$n475
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=led_disp_inst_seg_timer[2] I1=led_disp_inst_seg_timer[3] I2=led_disp_inst_seg_timer[4] I3=led_disp_inst_seg_timer[5] O=$abc$16621$n476
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=led_disp_inst_seg_cntr[1] I1=led_disp_inst_seg_cntr[2] I2=led_disp_inst_seg_cntr[0] I3=$false O=$abc$16621$n3
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$16621$n555 I1=$abc$16621$n479 I2=$abc$16621$n562 I3=$abc$16621$n556 O=sdramCntl_inst_sAddr_x[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=$abc$16621$n480 I1=$abc$16621$n552 I2=$abc$16621$n548 I3=sdramCntl_inst_sAddr_r[0] O=$abc$16621$n479
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$abc$16621$n904 I1=$abc$16621$n914 I2=$abc$16621$n546 I3=$abc$16621$n547 O=$abc$16621$n480
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[2][2] I1=sdramCntl_inst_activeRow_r[1][2] I2=memory_test_inst_address[22] I3=memory_test_inst_address[23] O=$abc$16621$n487
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[0][2] I1=sdramCntl_inst_activeRow_r[3][2] I2=memory_test_inst_address[23] I3=memory_test_inst_address[22] O=$abc$16621$n488
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16621$n497 I1=$abc$16621$n495 I2=$abc$16621$n496 I3=memory_test_inst_address[12] O=$abc$16621$n494
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=sdramCntl_inst_activeRow_r[0][3] I3=$false O=$abc$16621$n495
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[2][3] I1=sdramCntl_inst_activeRow_r[1][3] I2=memory_test_inst_address[22] I3=memory_test_inst_address[23] O=$abc$16621$n496
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=sdramCntl_inst_activeRow_r[3][3] I3=$false O=$abc$16621$n497
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$16621$n505 I1=$abc$16621$n504 I2=memory_test_inst_address[18] I3=$false O=$abc$16621$n503
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[1][9] I1=sdramCntl_inst_activeRow_r[3][9] I2=memory_test_inst_address[23] I3=memory_test_inst_address[22] O=$abc$16621$n504
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[0][9] I1=sdramCntl_inst_activeRow_r[2][9] I2=memory_test_inst_address[22] I3=memory_test_inst_address[23] O=$abc$16621$n505
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$16621$n507 I1=$abc$16621$n508 I2=$abc$16621$n509 I3=memory_test_inst_address[14] O=$abc$16621$n506
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=sdramCntl_inst_activeRow_r[0][5] I3=$false O=$abc$16621$n507
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=sdramCntl_inst_activeRow_r[3][5] I3=$false O=$abc$16621$n508
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[2][5] I1=sdramCntl_inst_activeRow_r[1][5] I2=memory_test_inst_address[22] I3=memory_test_inst_address[23] O=$abc$16621$n509
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=$abc$16621$n511 I1=$abc$16621$n513 I2=$abc$16621$n512 I3=memory_test_inst_address[20] O=$abc$16621$n510
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=sdramCntl_inst_activeRow_r[0][11] I3=$false O=$abc$16621$n511
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[1][11] I1=sdramCntl_inst_activeRow_r[3][11] I2=memory_test_inst_address[23] I3=memory_test_inst_address[22] O=$abc$16621$n512
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=sdramCntl_inst_activeRow_r[2][11] I3=$false O=$abc$16621$n513
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$16621$n508 I1=$abc$16621$n507 I2=$abc$16621$n509 I3=memory_test_inst_address[14] O=$abc$16621$n516
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=sdramCntl_inst_activeBank_r[0] I2=memory_test_inst_address[23] I3=sdramCntl_inst_activeBank_r[1] O=$abc$16621$n518
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=sdramCntl_inst_activeFlag_r[2] I1=sdramCntl_inst_activeFlag_r[3] I2=memory_test_inst_address[22] I3=memory_test_inst_address[23] O=$abc$16621$n521
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16621$n487 I1=$abc$16621$n488 I2=memory_test_inst_address[11] I3=$false O=$abc$16621$n522
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$16621$n495 I1=$abc$16621$n497 I2=$abc$16621$n496 I3=memory_test_inst_address[12] O=$abc$16621$n523
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=$false I3=$false O=$abc$16621$n526
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$16621$n504 I1=$abc$16621$n505 I2=$false I3=$false O=$abc$16621$n540
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[1][10] I1=sdramCntl_inst_activeRow_r[3][10] I2=memory_test_inst_address[23] I3=memory_test_inst_address[22] O=$abc$16621$n544
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16621$n513 I1=$abc$16621$n511 I2=$abc$16621$n512 I3=memory_test_inst_address[20] O=$abc$16621$n545
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=sdramCntl_inst_rdPipeline_r[1] I1=sdramCntl_inst_rdPipeline_r[2] I2=sdramCntl_inst_rdPipeline_r[3] I3=sdramCntl_inst_rdPipeline_r[4] O=$abc$16621$n546
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=sdramCntl_inst_ba_r[0] I2=memory_test_inst_address[23] I3=sdramCntl_inst_ba_r[1] O=$abc$16621$n547
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$16621$n551 I1=sdramCntl_inst_sDataDir_x I2=$false I3=$false O=$abc$16621$n548
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\memory_test_inst_rd_enable[0:0] I1=memory_test_inst_rd_enable I2=$false I3=$false O=sdramCntl_inst_sDataDir_x
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=sdramCntl_inst_rdPipeline_r[0] I1=sdramCntl_inst_wrPipeline_r[0] I2=$false I3=$false O=$0\memory_test_inst_rd_enable[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=memory_test_inst_rd_enable I1=memory_test_inst_wr_enable I2=$0\memory_test_inst_rd_enable[0:0] I3=$false O=$abc$16621$n551
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$16621$n553 I1=$abc$16621$n547 I2=$false I3=$false O=$abc$16621$n552
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sdramCntl_inst_wrTimer_r[0] I1=sdramCntl_inst_wrTimer_r[1] I2=$abc$16621$n546 I3=$abc$16621$n554 O=$abc$16621$n553
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=sdramCntl_inst_rasTimer_r[0] I1=sdramCntl_inst_rasTimer_r[1] I2=sdramCntl_inst_rasTimer_r[2] I3=$false O=$abc$16621$n554
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$16621$n548 I1=$abc$16621$n480 I2=memory_test_inst_address[0] I3=$false O=$abc$16621$n555
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=sdramCntl_inst_state_r[5] I1=memory_test_inst_address[9] I2=$abc$16621$n557 I3=sdramCntl_inst_sAddr_r[0] O=$abc$16621$n556
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[0] I1=$abc$16621$n558 I2=$abc$16621$n553 I3=sdramCntl_inst_state_r[1] O=$abc$16621$n557
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[1] I1=sdramCntl_inst_rfshCntr_r[2] I2=$abc$16621$n559 I3=$abc$16621$n561 O=$abc$16621$n558
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[11] I1=sdramCntl_inst_rfshCntr_r[12] I2=sdramCntl_inst_rfshCntr_r[13] I3=$abc$16621$n560 O=$abc$16621$n559
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[7] I1=sdramCntl_inst_rfshCntr_r[8] I2=sdramCntl_inst_rfshCntr_r[9] I3=sdramCntl_inst_rfshCntr_r[10] O=$abc$16621$n560
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[3] I1=sdramCntl_inst_rfshCntr_r[4] I2=sdramCntl_inst_rfshCntr_r[5] I3=sdramCntl_inst_rfshCntr_r[6] O=$abc$16621$n561
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[0] I1=sdramCntl_inst_state_r[1] I2=$abc$16621$n558 I3=$false O=$abc$16621$n562
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$16621$n565 I1=$abc$16621$n564 I2=$abc$16621$n562 I3=$abc$16621$n566 O=sdramCntl_inst_sAddr_x[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=$abc$16621$n480 I1=$abc$16621$n552 I2=$abc$16621$n548 I3=sdramCntl_inst_sAddr_r[1] O=$abc$16621$n564
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$abc$16621$n548 I1=$abc$16621$n480 I2=memory_test_inst_address[1] I3=$false O=$abc$16621$n565
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=sdramCntl_inst_state_r[5] I1=memory_test_inst_address[10] I2=$abc$16621$n557 I3=sdramCntl_inst_sAddr_r[1] O=$abc$16621$n566
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16621$n569 I1=$abc$16621$n568 I2=$abc$16621$n562 I3=$abc$16621$n570 O=sdramCntl_inst_sAddr_x[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=$abc$16621$n480 I1=$abc$16621$n552 I2=$abc$16621$n548 I3=sdramCntl_inst_sAddr_r[2] O=$abc$16621$n568
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$abc$16621$n548 I1=$abc$16621$n480 I2=memory_test_inst_address[2] I3=$false O=$abc$16621$n569
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=sdramCntl_inst_state_r[5] I1=memory_test_inst_address[11] I2=$abc$16621$n557 I3=sdramCntl_inst_sAddr_r[2] O=$abc$16621$n570
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16621$n573 I1=$abc$16621$n572 I2=$abc$16621$n562 I3=$abc$16621$n574 O=sdramCntl_inst_sAddr_x[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=$abc$16621$n480 I1=$abc$16621$n552 I2=$abc$16621$n548 I3=sdramCntl_inst_sAddr_r[3] O=$abc$16621$n572
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$abc$16621$n548 I1=$abc$16621$n480 I2=memory_test_inst_address[3] I3=$false O=$abc$16621$n573
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=sdramCntl_inst_state_r[5] I1=memory_test_inst_address[12] I2=$abc$16621$n557 I3=sdramCntl_inst_sAddr_r[3] O=$abc$16621$n574
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16621$n577 I1=$abc$16621$n576 I2=$abc$16621$n562 I3=$abc$16621$n578 O=sdramCntl_inst_sAddr_x[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=$abc$16621$n480 I1=$abc$16621$n552 I2=$abc$16621$n548 I3=sdramCntl_inst_sAddr_r[4] O=$abc$16621$n576
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$abc$16621$n548 I1=$abc$16621$n480 I2=memory_test_inst_address[4] I3=$false O=$abc$16621$n577
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=sdramCntl_inst_state_r[2] I1=$abc$16621$n579 I2=$false I3=$false O=$abc$16621$n578
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sdramCntl_inst_state_r[5] I1=memory_test_inst_address[13] I2=$abc$16621$n557 I3=sdramCntl_inst_sAddr_r[4] O=$abc$16621$n579
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16621$n582 I1=$abc$16621$n581 I2=$abc$16621$n562 I3=$abc$16621$n583 O=sdramCntl_inst_sAddr_x[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=$abc$16621$n480 I1=$abc$16621$n552 I2=$abc$16621$n548 I3=sdramCntl_inst_sAddr_r[5] O=$abc$16621$n581
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$abc$16621$n548 I1=$abc$16621$n480 I2=memory_test_inst_address[5] I3=$false O=$abc$16621$n582
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=sdramCntl_inst_state_r[2] I1=$abc$16621$n584 I2=$false I3=$false O=$abc$16621$n583
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sdramCntl_inst_state_r[5] I1=memory_test_inst_address[14] I2=$abc$16621$n557 I3=sdramCntl_inst_sAddr_r[5] O=$abc$16621$n584
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16621$n587 I1=$abc$16621$n586 I2=$abc$16621$n562 I3=$abc$16621$n588 O=sdramCntl_inst_sAddr_x[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=$abc$16621$n480 I1=$abc$16621$n552 I2=$abc$16621$n548 I3=sdramCntl_inst_sAddr_r[6] O=$abc$16621$n586
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$abc$16621$n548 I1=$abc$16621$n480 I2=memory_test_inst_address[6] I3=$false O=$abc$16621$n587
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=sdramCntl_inst_state_r[5] I1=memory_test_inst_address[15] I2=$abc$16621$n557 I3=sdramCntl_inst_sAddr_r[6] O=$abc$16621$n588
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=sdramCntl_inst_sAddr_r[7] I1=$abc$16621$n548 I2=$abc$16621$n562 I3=$false O=$abc$16621$n592_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=sdramCntl_inst_state_r[5] I1=memory_test_inst_address[16] I2=$abc$16621$n557 I3=sdramCntl_inst_sAddr_r[7] O=$abc$16621$n593
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16621$n596 I1=$abc$16621$n595 I2=$abc$16621$n562 I3=$abc$16621$n597 O=sdramCntl_inst_sAddr_x[8]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=$abc$16621$n480 I1=$abc$16621$n552 I2=$abc$16621$n548 I3=sdramCntl_inst_sAddr_r[8] O=$abc$16621$n595
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$abc$16621$n548 I1=$abc$16621$n480 I2=memory_test_inst_address[8] I3=$false O=$abc$16621$n596
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=sdramCntl_inst_state_r[5] I1=memory_test_inst_address[17] I2=$abc$16621$n557 I3=sdramCntl_inst_sAddr_r[8] O=$abc$16621$n597
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16621$n602 I1=$abc$16621$n599 I2=$abc$16621$n605 I3=$false O=sdramCntl_inst_sAddr_x[9]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$16621$n600 I1=$abc$16621$n480 I2=sdramCntl_inst_state_r[1] I3=$false O=$abc$16621$n599
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$16621$n548 I1=$abc$16621$n601 I2=$false I3=$false O=$abc$16621$n600
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[0] I1=$abc$16621$n558 I2=$false I3=$false O=$abc$16621$n601
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sdramCntl_inst_sAddr_r[9] I1=$abc$16621$n603 I2=$abc$16621$n604 I3=$false O=$abc$16621$n602
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[0] I1=$abc$16621$n558 I2=$abc$16621$n553 I3=$false O=$abc$16621$n603
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$16621$n548 I1=sdramCntl_inst_rfshCntr_r[0] I2=$abc$16621$n558 I3=$abc$16621$n552 O=$abc$16621$n604
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=memory_test_inst_address[18] I1=sdramCntl_inst_state_r[5] I2=sdramCntl_inst_state_r[4] I3=$false O=$abc$16621$n605
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=sdramCntl_inst_state_r[5] I1=memory_test_inst_address[19] I2=$abc$16621$n607 I3=sdramCntl_inst_sAddr_r[10] O=sdramCntl_inst_sAddr_x[10]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$16621$n480 I1=$abc$16621$n552 I2=$abc$16621$n600 I3=$abc$16621$n608 O=$abc$16621$n607
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$16621$n603 I1=sdramCntl_inst_state_r[1] I2=$false I3=$false O=$abc$16621$n608
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sdramCntl_inst_state_r[5] I1=memory_test_inst_address[20] I2=$abc$16621$n607 I3=sdramCntl_inst_sAddr_r[11] O=sdramCntl_inst_sAddr_x[11]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=sdramCntl_inst_state_r[5] I1=memory_test_inst_address[21] I2=$abc$16621$n607 I3=sdramCntl_inst_sAddr_r[12] O=sdramCntl_inst_sAddr_x[12]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$16621$n914 I1=$abc$16621$n904 I2=$abc$16621$n604 I3=$abc$16621$n603 O=$abc$16621$n613
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$16621$n617 I1=sdramCntl_inst_state_r[1] I2=sdramCntl_inst_activeFlag_r[1] I3=$abc$16621$n618 O=sdramCntl_inst_activeFlag_x[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101000000
.gate SB_LUT4 I0=memory_test_inst_address[23] I1=memory_test_inst_address[22] I2=$abc$16621$n601 I3=$abc$16621$n613 O=$abc$16621$n617
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=memory_test_inst_address[23] I1=memory_test_inst_address[22] I2=sdramCntl_inst_activeFlag_r[1] I3=sdramCntl_inst_state_r[5] O=$abc$16621$n618
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$16621$n620 I1=sdramCntl_inst_state_r[1] I2=sdramCntl_inst_activeFlag_r[2] I3=$abc$16621$n621 O=sdramCntl_inst_activeFlag_x[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101000000
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=$abc$16621$n601 I3=$abc$16621$n613 O=$abc$16621$n620
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=sdramCntl_inst_activeFlag_r[2] I3=sdramCntl_inst_state_r[5] O=$abc$16621$n621
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=initialized I1=pb_debounced I2=$false I3=$false O=$0\test_status[7:0][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=memory_test_inst_test_state[0] I1=$0\test_status[7:0][1] I2=memory_test_inst_test_state[1] I3=$false O=$abc$16621$n184
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$0\memory_test_inst_rand_enable[0:0] I1=$0\test_status[7:0][1] I2=$false I3=$false O=$abc$16621$n188
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$0\memory_test_inst_rd_enable[0:0] I1=$abc$16621$n1474 I2=$false I3=$false O=$0\memory_test_inst_rand_enable[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=memory_test_inst_test_state[0] I1=memory_test_inst_test_state[1] I2=$false I3=$false O=$abc$16621$n1474
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$0\test_status[7:0][1] I1=memory_test_inst_test_state[0] I2=$false I3=$false O=$abc$16621$n195
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$16621$n1470 I1=$abc$16621$n939 I2=$0\test_status[7:0][1] I3=$false O=$abc$16621$n210
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$16621$n634_1 I1=memory_test_inst_test_state[0] I2=$false I3=$false O=$abc$16621$n1470
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$0\memory_test_inst_rd_enable[0:0] I1=$abc$16621$n640 I2=$abc$16621$n635_1 I3=$false O=$abc$16621$n634_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$16621$n636 I1=$abc$16621$n637 I2=$abc$16621$n638 I3=$abc$16621$n639 O=$abc$16621$n635_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$16621$n526 I1=memory_test_inst_address[0] I2=memory_test_inst_address[1] I3=$false O=$abc$16621$n636
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=memory_test_inst_address[24] I1=memory_test_inst_address[25] I2=memory_test_inst_address[26] I3=memory_test_inst_address[2] O=$abc$16621$n637
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=memory_test_inst_address[7] I1=memory_test_inst_address[8] I2=memory_test_inst_address[9] I3=memory_test_inst_address[10] O=$abc$16621$n638
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=memory_test_inst_address[3] I1=memory_test_inst_address[4] I2=memory_test_inst_address[5] I3=memory_test_inst_address[6] O=$abc$16621$n639
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$16621$n641 I1=$abc$16621$n642 I2=$abc$16621$n643 I3=$false O=$abc$16621$n640
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=memory_test_inst_address[19] I1=memory_test_inst_address[20] I2=memory_test_inst_address[21] I3=$false O=$abc$16621$n641
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=memory_test_inst_address[15] I1=memory_test_inst_address[16] I2=memory_test_inst_address[17] I3=memory_test_inst_address[18] O=$abc$16621$n642
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=memory_test_inst_address[11] I1=memory_test_inst_address[12] I2=memory_test_inst_address[13] I3=memory_test_inst_address[14] O=$abc$16621$n643
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=memory_test_inst_rand_gen_shfreg[10] I1=sdramCntl_inst_sdramData_r[10] I2=memory_test_inst_rand_gen_shfreg[11] I3=sdramCntl_inst_sdramData_r[11] O=$abc$16621$n648
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=memory_test_inst_rand_gen_shfreg[12] I1=sdramCntl_inst_sdramData_r[12] I2=memory_test_inst_rand_gen_shfreg[13] I3=sdramCntl_inst_sdramData_r[13] O=$abc$16621$n650
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=memory_test_inst_rand_gen_shfreg[9] I1=sdramCntl_inst_sdramData_r[9] I2=$abc$16621$n652 I3=$false O=$abc$16621$n651
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010000
.gate SB_LUT4 I0=memory_test_inst_rand_gen_shfreg[14] I1=sdramCntl_inst_sdramData_r[14] I2=sdramCntl_inst_sdramData_r[2] I3=memory_test_inst_rand_gen_shfreg[2] O=$abc$16621$n652
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=memory_test_inst_rand_gen_shfreg[5] I1=sdramCntl_inst_sdramData_r[5] I2=memory_test_inst_rand_gen_shfreg[8] I3=sdramCntl_inst_sdramData_r[8] O=$abc$16621$n654
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$0\memory_test_inst_rd_enable[0:0] I1=memory_test_inst_test_state[0] I2=memory_test_inst_test_state[1] I3=$false O=$abc$16621$n655
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=memory_test_inst_rand_gen_shfreg[15] I1=sdramCntl_inst_sdramData_r[15] I2=sdramCntl_inst_sdramData_r[7] I3=memory_test_inst_rand_gen_shfreg[7] O=$abc$16621$n656
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=memory_test_inst_rand_gen_shfreg[3] I1=sdramCntl_inst_sdramData_r[3] I2=memory_test_inst_rand_gen_shfreg[6] I3=sdramCntl_inst_sdramData_r[6] O=$abc$16621$n657
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=memory_test_inst_rand_load I1=memory_test_inst_rand_enable I2=$false I3=$false O=$abc$16621$n213
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$16621$n1 I1=led_disp_inst_initialized I2=$false I3=$false O=$abc$16621$n215
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$16621$n3 I1=$abc$16621$n1 I2=led_disp_inst_initialized I3=$false O=$abc$16621$n216
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=led_disp_inst_seg_timer[0] I1=led_disp_inst_initialized I2=$false I3=$false O=$abc$16621$n224
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n1 I1=led_disp_inst_initialized I2=$false I3=$false O=$abc$16621$n225
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=led_disp_inst_seg_cntr[0] I1=$abc$16621$n225 I2=$false I3=$false O=$abc$16621$n231
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=pb_i I1=pb_prev I2=$false I3=$false O=$abc$16621$n232
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$16621$n232 I1=$abc$16621$n666 I2=$false I3=$false O=$abc$16621$n236
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=debounce_cntr[0] I1=debounce_cntr[1] I2=$abc$16621$n667 I3=$false O=$abc$16621$n666
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=debounce_cntr[2] I1=debounce_cntr[3] I2=debounce_cntr[4] I3=debounce_cntr[5] O=$abc$16621$n667
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$16621$n232 I1=debounce_cntr[0] I2=$false I3=$false O=$abc$16621$n239
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=sdramCntl_inst_state_r[1] I1=$abc$16621$n674 I2=$abc$16621$n670 I3=$false O=$abc$16621$n243
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$16621$n671 I1=$abc$16621$n672 I2=$abc$16621$n673 I3=$false O=$abc$16621$n670
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=sdramCntl_inst_timer_r[8] I1=sdramCntl_inst_timer_r[9] I2=sdramCntl_inst_timer_r[10] I3=$false O=$abc$16621$n671
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=sdramCntl_inst_timer_r[4] I1=sdramCntl_inst_timer_r[5] I2=sdramCntl_inst_timer_r[6] I3=sdramCntl_inst_timer_r[7] O=$abc$16621$n672
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sdramCntl_inst_timer_r[0] I1=sdramCntl_inst_timer_r[1] I2=sdramCntl_inst_timer_r[2] I3=sdramCntl_inst_timer_r[3] O=$abc$16621$n673
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sdramCntl_inst_state_r[4] I1=$abc$16621$n675 I2=$false I3=$false O=$abc$16621$n674
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sdramCntl_inst_state_r[5] I1=sdramCntl_inst_state_r[2] I2=$false I3=$false O=$abc$16621$n675
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$16621$n680 I1=$abc$16621$n685 I2=$abc$16621$n546 I3=$abc$16621$n683 O=$abc$16621$n294
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$16621$n562 I1=$abc$16621$n551 I2=$abc$16621$n670 I3=$abc$16621$n547 O=$abc$16621$n678
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=sdramCntl_inst_sDataDir_x I1=$abc$16621$n680 I2=$abc$16621$n547 I3=$false O=$abc$16621$n679
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[0] I1=$abc$16621$n681 I2=$abc$16621$n558 I3=$false O=$abc$16621$n680
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$16621$n670 I1=sdramCntl_inst_state_r[1] I2=$false I3=$false O=$abc$16621$n681
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$16621$n548 I1=$abc$16621$n547 I2=$abc$16621$n680 I3=$false O=$abc$16621$n683
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$16621$n904 I1=$abc$16621$n914 I2=$false I3=$false O=$abc$16621$n685
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$16621$n670 I1=sdramCntl_inst_state_r[5] I2=$false I3=$false O=$abc$16621$n299
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sdramCntl_inst_state_r[1] I1=sdramCntl_inst_state_r[0] I2=$abc$16621$n689 I3=$false O=$abc$16621$n302
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=sdramCntl_inst_state_r[6] I1=sdramCntl_inst_state_r[3] I2=$abc$16621$n670 I3=$abc$16621$n674 O=$abc$16621$n689
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=sdramCntl_inst_timer_r[0] I1=$abc$16621$n302 I2=$false I3=$false O=$abc$16621$n303
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=$abc$16621$n299 I3=$false O=$abc$16621$n309
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=memory_test_inst_address[23] I1=memory_test_inst_address[22] I2=$abc$16621$n299 I3=$false O=$abc$16621$n314
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=$abc$16621$n299 I2=memory_test_inst_address[23] I3=$false O=$abc$16621$n318
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$16621$n299 I1=$abc$16621$n526 I2=$false I3=$false O=$abc$16621$n322
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$16621$n681 I1=$abc$16621$n299 I2=$false I3=$false O=$abc$16621$n326
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=sdramCntl_inst_state_r[4] I1=sdramCntl_inst_state_r[0] I2=$abc$16621$n670 I3=$false O=$abc$16621$n416
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=sdramCntl_inst_state_r[1] I1=$abc$16621$n603 I2=sdramCntl_inst_state_r[3] I3=$abc$16621$n670 O=$abc$16621$n419
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=memory_test_inst_test_state[1] I1=memory_test_inst_test_state[0] I2=$abc$16621$n634_1 I3=$0\test_status[7:0][1] O=$abc$16621$n429
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$16621$n670 I1=sdramCntl_inst_state_r[2] I2=$abc$16621$n700 I3=sdramCntl_inst_state_r[6] O=$abc$16621$n598
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$16621$n558 I1=$abc$16621$n670 I2=sdramCntl_inst_rfshCntr_r[0] I3=$false O=$abc$16621$n700
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$16621$n634_1 I1=memory_test_inst_test_state[0] I2=$0\test_status[7:0][1] I3=$false O=$abc$16621$n691
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$16621$n670 I1=sdramCntl_inst_state_r[5] I2=$abc$16621$n703_1 I3=$false O=$abc$16621$n712
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$16621$n685 I1=$abc$16621$n604 I2=$abc$16621$n681 I3=$false O=$abc$16621$n703_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=sdramCntl_inst_state_r[4] I1=$abc$16621$n670 I2=$abc$16621$n700 I3=sdramCntl_inst_state_r[6] O=$abc$16621$n717
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$16621$n685 I1=$abc$16621$n553 I2=$abc$16621$n680 I3=$abc$16621$n706 O=$abc$16621$n738
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=sdramCntl_inst_state_r[1] I1=$abc$16621$n670 I2=$abc$16621$n707 I3=$abc$16621$n683 O=$abc$16621$n706
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$16621$n557 I1=sdramCntl_inst_state_r[3] I2=$abc$16621$n675 I3=$abc$16621$n670 O=$abc$16621$n707
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=led_disp_inst_seg_cntr[1] I1=led_disp_inst_seg_cntr[2] I2=led_disp_inst_seg_cntr[0] I3=$false O=$0\led_disp_inst_blank[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$16621$n607 I1=$abc$16621$n713 I2=$false I3=$false O=sdramCntl_inst_cmd_x[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$16621$n678 I1=sdramCntl_inst_state_r[1] I2=$abc$16621$n613 I3=$abc$16621$n715 O=$abc$16621$n713
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$16621$n716 I1=sdramCntl_inst_state_r[5] I2=sdramCntl_inst_state_r[6] I3=sdramCntl_inst_state_r[3] O=$abc$16621$n715
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$16621$n243 I1=$abc$16621$n717_1 I2=$false I3=$false O=$abc$16621$n716
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=sdramCntl_inst_state_r[3] I1=sdramCntl_inst_state_r[6] I2=$abc$16621$n670 I3=$false O=$abc$16621$n717_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$16621$n599 I1=$abc$16621$n716 I2=sdramCntl_inst_state_r[5] I3=sdramCntl_inst_state_r[4] O=sdramCntl_inst_cmd_x[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111110
.gate SB_LUT4 I0=$abc$16621$n613 I1=sdramCntl_inst_state_r[1] I2=$abc$16621$n716 I3=$false O=sdramCntl_inst_cmd_x[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$16621$n670 I1=$abc$16621$n1220 I2=$abc$16621$n717_1 I3=$false O=sdramCntl_inst_timer_x[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$16621$n613 I1=sdramCntl_inst_state_r[1] I2=$abc$16621$n689 I3=sdramCntl_inst_timer_r[1] O=sdramCntl_inst_timer_x[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$16621$n670 I1=$abc$16621$n1224 I2=$abc$16621$n717_1 I3=$false O=sdramCntl_inst_timer_x[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$16621$n670 I1=$abc$16621$n1227 I2=$false I3=$false O=sdramCntl_inst_timer_x[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n1229 I1=sdramCntl_inst_state_r[0] I2=$abc$16621$n670 I3=$false O=sdramCntl_inst_timer_x[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$16621$n670 I1=$abc$16621$n1232 I2=$false I3=$false O=sdramCntl_inst_timer_x[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n1234 I1=sdramCntl_inst_state_r[0] I2=$abc$16621$n670 I3=$false O=sdramCntl_inst_timer_x[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$16621$n1236 I1=sdramCntl_inst_state_r[0] I2=$abc$16621$n670 I3=$false O=sdramCntl_inst_timer_x[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$16621$n1238 I1=sdramCntl_inst_state_r[0] I2=$abc$16621$n670 I3=$false O=sdramCntl_inst_timer_x[8]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$16621$n1240 I1=sdramCntl_inst_state_r[0] I2=$abc$16621$n670 I3=$false O=sdramCntl_inst_timer_x[9]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$16621$n1242 I1=sdramCntl_inst_state_r[0] I2=$abc$16621$n670 I3=$false O=sdramCntl_inst_timer_x[10]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$16621$n554 I1=$abc$16621$n1329 I2=$abc$16621$n299 I3=$false O=sdramCntl_inst_rasTimer_x[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=sdramCntl_inst_rasTimer_r[2] I1=$abc$16621$n299 I2=sdramCntl_inst_rasTimer_r[1] I3=sdramCntl_inst_rasTimer_r[0] O=sdramCntl_inst_rasTimer_x[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011000000000010
.gate SB_LUT4 I0=$abc$16621$n554 I1=$abc$16621$n1331 I2=$abc$16621$n299 I3=$false O=sdramCntl_inst_rasTimer_x[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$16621$n678 I1=$abc$16621$n735 I2=sdramCntl_inst_wrTimer_r[0] I3=sdramCntl_inst_wrTimer_r[1] O=sdramCntl_inst_wrTimer_x[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$16621$n685 I1=$abc$16621$n546 I2=$false I3=$false O=$abc$16621$n735
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sdramCntl_inst_wrTimer_r[0] I1=sdramCntl_inst_wrTimer_r[1] I2=$abc$16621$n735 I3=$abc$16621$n678 O=sdramCntl_inst_wrTimer_x[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$16621$n735 I1=$abc$16621$n678 I2=$false I3=$false O=sdramCntl_inst_wrPipeline_x
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$16621$n735 I1=$abc$16621$n679 I2=$false I3=$false O=sdramCntl_inst_rdPipeline_x[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$16621$n717_1 I1=$abc$16621$n1824 I2=$abc$16621$n740 I3=$false O=sdramCntl_inst_rfshCntr_x[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[0] I1=$abc$16621$n1293 I2=$abc$16621$n742 I3=$abc$16621$n741 O=$abc$16621$n740
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=sdramCntl_inst_state_r[4] I1=$abc$16621$n670 I2=$abc$16621$n717_1 I3=$false O=$abc$16621$n741
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=sdramCntl_inst_refTimer_r[0] I1=sdramCntl_inst_refTimer_r[1] I2=$abc$16621$n743 I3=$abc$16621$n744 O=$abc$16621$n742
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=sdramCntl_inst_refTimer_r[6] I1=sdramCntl_inst_refTimer_r[7] I2=sdramCntl_inst_refTimer_r[8] I3=sdramCntl_inst_refTimer_r[9] O=$abc$16621$n743
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sdramCntl_inst_refTimer_r[2] I1=sdramCntl_inst_refTimer_r[3] I2=sdramCntl_inst_refTimer_r[4] I3=sdramCntl_inst_refTimer_r[5] O=$abc$16621$n744
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$16621$n746 I1=sdramCntl_inst_rfshCntr_r[1] I2=sdramCntl_inst_rfshCntr_r[0] I3=$abc$16621$n717_1 O=sdramCntl_inst_rfshCntr_x[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101110101010
.gate SB_LUT4 I0=$abc$16621$n742 I1=sdramCntl_inst_rfshCntr_r[0] I2=sdramCntl_inst_rfshCntr_r[1] I3=$abc$16621$n741 O=$abc$16621$n746
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=$abc$16621$n717_1 I1=$abc$16621$n1825 I2=$abc$16621$n748 I3=$false O=sdramCntl_inst_rfshCntr_x[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[2] I1=$abc$16621$n1295 I2=$abc$16621$n742 I3=$abc$16621$n741 O=$abc$16621$n748
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=sdramCntl_inst_state_r[4] I1=$abc$16621$n1826 I2=$abc$16621$n717_1 I3=$abc$16621$n750 O=sdramCntl_inst_rfshCntr_x[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[3] I1=$abc$16621$n1296 I2=$abc$16621$n742 I3=$abc$16621$n741 O=$abc$16621$n750
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$16621$n717_1 I1=$abc$16621$n1827 I2=$abc$16621$n752 I3=$false O=sdramCntl_inst_rfshCntr_x[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[4] I1=$abc$16621$n1297 I2=$abc$16621$n742 I3=$abc$16621$n741 O=$abc$16621$n752
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$16621$n717_1 I1=$abc$16621$n1828 I2=$abc$16621$n754 I3=$false O=sdramCntl_inst_rfshCntr_x[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[5] I1=$abc$16621$n1298 I2=$abc$16621$n742 I3=$abc$16621$n741 O=$abc$16621$n754
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$16621$n717_1 I1=$abc$16621$n1829 I2=$abc$16621$n756 I3=$false O=sdramCntl_inst_rfshCntr_x[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[6] I1=$abc$16621$n1299 I2=$abc$16621$n742 I3=$abc$16621$n741 O=$abc$16621$n756
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$16621$n717_1 I1=$abc$16621$n1830 I2=$abc$16621$n758 I3=$false O=sdramCntl_inst_rfshCntr_x[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[7] I1=$abc$16621$n1300 I2=$abc$16621$n742 I3=$abc$16621$n741 O=$abc$16621$n758
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$16621$n717_1 I1=$abc$16621$n1831 I2=$abc$16621$n760_1 I3=$false O=sdramCntl_inst_rfshCntr_x[8]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[8] I1=$abc$16621$n1301 I2=$abc$16621$n742 I3=$abc$16621$n741 O=$abc$16621$n760_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$16621$n717_1 I1=$abc$16621$n1832 I2=$abc$16621$n762_1 I3=$false O=sdramCntl_inst_rfshCntr_x[9]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[9] I1=$abc$16621$n1302 I2=$abc$16621$n742 I3=$abc$16621$n741 O=$abc$16621$n762_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$16621$n717_1 I1=$abc$16621$n1833 I2=$abc$16621$n764 I3=$false O=sdramCntl_inst_rfshCntr_x[10]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[10] I1=$abc$16621$n1303 I2=$abc$16621$n742 I3=$abc$16621$n741 O=$abc$16621$n764
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$16621$n717_1 I1=$abc$16621$n1834 I2=$abc$16621$n766_1 I3=$false O=sdramCntl_inst_rfshCntr_x[11]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[11] I1=$abc$16621$n1304 I2=$abc$16621$n742 I3=$abc$16621$n741 O=$abc$16621$n766_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$16621$n717_1 I1=$abc$16621$n1835 I2=$abc$16621$n768 I3=$false O=sdramCntl_inst_rfshCntr_x[12]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[12] I1=$abc$16621$n1305 I2=$abc$16621$n742 I3=$abc$16621$n741 O=$abc$16621$n768
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$16621$n717_1 I1=$abc$16621$n1836 I2=$abc$16621$n770 I3=$false O=sdramCntl_inst_rfshCntr_x[13]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[13] I1=$abc$16621$n1306 I2=$abc$16621$n742 I3=$abc$16621$n741 O=$abc$16621$n770
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$16621$n742 I1=$abc$16621$n1307 I2=$false I3=$false O=sdramCntl_inst_refTimer_x[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n742 I1=$abc$16621$n1311 I2=$false I3=$false O=sdramCntl_inst_refTimer_x[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$16621$n742 I1=$abc$16621$n1313 I2=$false I3=$false O=sdramCntl_inst_refTimer_x[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$16621$n742 I1=$abc$16621$n1315 I2=$false I3=$false O=sdramCntl_inst_refTimer_x[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n742 I1=$abc$16621$n1317 I2=$false I3=$false O=sdramCntl_inst_refTimer_x[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n742 I1=$abc$16621$n1319 I2=$false I3=$false O=sdramCntl_inst_refTimer_x[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n742 I1=$abc$16621$n1321 I2=$false I3=$false O=sdramCntl_inst_refTimer_x[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n742 I1=$abc$16621$n1323 I2=$false I3=$false O=sdramCntl_inst_refTimer_x[8]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$16621$n742 I1=$abc$16621$n1325 I2=$false I3=$false O=sdramCntl_inst_refTimer_x[9]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$16621$n666 I1=$abc$16621$n1332 I2=$false I3=$false O=$abc$16621$n1333
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$16621$n666 I1=debounce_cntr[1] I2=$false I3=$false O=$abc$16621$n1335
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$16621$n666 I1=$abc$16621$n1336 I2=$false I3=$false O=$abc$16621$n1337
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n666 I1=$abc$16621$n1338 I2=$false I3=$false O=$abc$16621$n1339
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n666 I1=$abc$16621$n1340 I2=$false I3=$false O=$abc$16621$n1341
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n666 I1=$abc$16621$n1342 I2=$false I3=$false O=$abc$16621$n1343
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n787 I1=$abc$16621$n1386 I2=$false I3=$false O=$abc$16621$n1440
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n788 I1=memory_test_inst_test_state[0] I2=memory_test_inst_address[4] I3=memory_test_inst_address[5] O=$abc$16621$n787
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$16621$n640 I1=$abc$16621$n789 I2=$abc$16621$n790_1 I3=$abc$16621$n791 O=$abc$16621$n788
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=memory_test_inst_address[24] I1=$abc$16621$n526 I2=memory_test_inst_address[2] I3=$false O=$abc$16621$n789
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$16621$n638 I1=memory_test_inst_address[3] I2=memory_test_inst_address[6] I3=$false O=$abc$16621$n790_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=memory_test_inst_address[25] I1=memory_test_inst_address[26] I2=memory_test_inst_address[0] I3=memory_test_inst_address[1] O=$abc$16621$n791
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=memory_test_inst_address[0] I1=memory_test_inst_address[1] I2=$false I3=$false O=$abc$16621$n1441
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$16621$n787 I1=$abc$16621$n1390 I2=$false I3=$false O=$abc$16621$n1442
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n787 I1=$abc$16621$n1392 I2=$false I3=$false O=$abc$16621$n1443
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n787 I1=$abc$16621$n1394 I2=$false I3=$false O=$abc$16621$n1444
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n787 I1=$abc$16621$n1396 I2=$false I3=$false O=$abc$16621$n1445
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n787 I1=$abc$16621$n1398 I2=$false I3=$false O=$abc$16621$n1446
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n787 I1=$abc$16621$n1400 I2=$false I3=$false O=$abc$16621$n1447
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n787 I1=$abc$16621$n1402 I2=$false I3=$false O=$abc$16621$n1448
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n787 I1=$abc$16621$n1404 I2=$false I3=$false O=$abc$16621$n1449
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n787 I1=$abc$16621$n1406 I2=$false I3=$false O=$abc$16621$n1450
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n787 I1=$abc$16621$n1408 I2=$false I3=$false O=$abc$16621$n1451
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n787 I1=$abc$16621$n1410 I2=$false I3=$false O=$abc$16621$n1452
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n787 I1=$abc$16621$n1412 I2=$false I3=$false O=$abc$16621$n1453
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n787 I1=$abc$16621$n1414 I2=$false I3=$false O=$abc$16621$n1454
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n787 I1=$abc$16621$n1416 I2=$false I3=$false O=$abc$16621$n1455
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n787 I1=$abc$16621$n1418 I2=$false I3=$false O=$abc$16621$n1456
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n787 I1=$abc$16621$n1420 I2=$false I3=$false O=$abc$16621$n1457
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n787 I1=$abc$16621$n1422 I2=$false I3=$false O=$abc$16621$n1458
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n787 I1=$abc$16621$n1424 I2=$false I3=$false O=$abc$16621$n1459
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n787 I1=$abc$16621$n1426 I2=$false I3=$false O=$abc$16621$n1460
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n787 I1=$abc$16621$n1428 I2=$false I3=$false O=$abc$16621$n1461
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n787 I1=$abc$16621$n1430 I2=$false I3=$false O=$abc$16621$n1462
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n787 I1=$abc$16621$n1432 I2=$false I3=$false O=$abc$16621$n1463
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n787 I1=$abc$16621$n1434 I2=$false I3=$false O=$abc$16621$n1464
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n787 I1=$abc$16621$n1436 I2=$false I3=$false O=$abc$16621$n1465
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n787 I1=$abc$16621$n1438 I2=$false I3=$false O=$abc$16621$n1466
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=memory_test_inst_error I1=$abc$16621$n1474 I2=$false I3=$false O=$abc$16621$n1478
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=memory_test_inst_test_state[1] I1=memory_test_inst_error I2=memory_test_inst_test_state[0] I3=$false O=$abc$16621$n1479
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110001
.gate SB_LUT4 I0=memory_test_inst_error I1=memory_test_inst_test_state[1] I2=memory_test_inst_test_state[0] I3=$false O=$abc$16621$n1480
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=led_disp_inst_blank I1=led_disp_inst_digit_shf[0] I2=$false I3=$false O=led_disp_inst_drvr_enbls[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n825 I1=$abc$16621$n842 I2=$abc$16621$n837 I3=$abc$16621$n832 O=$abc$16621$n824
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=led_disp_inst_digit_shf[1] I1=$abc$16621$n826 I2=led_disp_inst_digit_shf[0] I3=$abc$16621$n829 O=$abc$16621$n825
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=led_disp_inst_digit_shf[2] I1=$abc$16621$n827 I2=$false I3=$false O=$abc$16621$n826
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=led_disp_inst_digit_shf[3] I1=$abc$16621$n828 I2=$false I3=$false O=$abc$16621$n827
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=led_disp_inst_digit_shf[7] I1=led_disp_inst_digit_shf[6] I2=led_disp_inst_digit_shf[5] I3=led_disp_inst_digit_shf[4] O=$abc$16621$n828
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$16621$n830 I1=$abc$16621$n831 I2=$false I3=$false O=$abc$16621$n829
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=test_status[6] I1=test_status[3] I2=led_disp_inst_digit_shf[0] I3=$false O=$abc$16621$n830
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011111
.gate SB_LUT4 I0=test_status[0] I1=test_status[1] I2=led_disp_inst_digit_shf[0] I3=$false O=$abc$16621$n831
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011111
.gate SB_LUT4 I0=$abc$16621$n836 I1=$abc$16621$n833 I2=$false I3=$false O=$abc$16621$n832
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=test_status[0] I1=$abc$16621$n834 I2=$abc$16621$n830 I3=$abc$16621$n835 O=$abc$16621$n833
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=led_disp_inst_digit_shf[0] I1=test_status[1] I2=$false I3=$false O=$abc$16621$n834
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=test_status[1] I1=test_status[6] I2=led_disp_inst_digit_shf[0] I3=test_status[3] O=$abc$16621$n835
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=test_status[0] I1=$abc$16621$n834 I2=$abc$16621$n830 I3=$false O=$abc$16621$n836
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=test_status[5] I1=$abc$16621$n840 I2=$abc$16621$n838 I3=$false O=$abc$16621$n837
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=test_status[0] I1=$abc$16621$n839 I2=$abc$16621$n834 I3=$false O=$abc$16621$n838
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=test_status[6] I1=test_status[5] I2=test_status[3] I3=$false O=$abc$16621$n839
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$16621$n831 I1=$abc$16621$n841 I2=$false I3=$false O=$abc$16621$n840
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=test_status[3] I1=test_status[6] I2=led_disp_inst_digit_shf[0] I3=$false O=$abc$16621$n841
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=test_status[1] I1=led_disp_inst_digit_shf[0] I2=test_status[0] I3=$abc$16621$n830 O=$abc$16621$n842
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=led_disp_inst_digit_shf[1] I1=$abc$16621$n826 I2=led_disp_inst_digit_shf[0] I3=$false O=$abc$16621$n843
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$16621$n825 I1=$abc$16621$n845 I2=$abc$16621$n838 I3=$abc$16621$n832 O=$abc$16621$n844
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$16621$n846 I1=$abc$16621$n848 I2=$abc$16621$n850 I3=test_status[3] O=$abc$16621$n845
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=test_status[5] I1=$abc$16621$n847 I2=$false I3=$false O=$abc$16621$n846
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=test_status[1] I1=test_status[0] I2=$abc$16621$n841 I3=$false O=$abc$16621$n847
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$16621$n834 I1=$abc$16621$n849 I2=test_status[0] I3=$false O=$abc$16621$n848
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=test_status[5] I1=test_status[6] I2=led_disp_inst_digit_shf[0] I3=$false O=$abc$16621$n849
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=test_status[0] I1=$abc$16621$n849 I2=$abc$16621$n834 I3=$false O=$abc$16621$n850
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$16621$n825 I1=$abc$16621$n842 I2=$abc$16621$n837 I3=$false O=$abc$16621$n855
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$16621$n860 I1=$abc$16621$n857 I2=$false I3=$false O=$abc$16621$n856
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n848 I1=$abc$16621$n858 I2=$abc$16621$n833 I3=$false O=$abc$16621$n857
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=test_status[5] I1=$abc$16621$n847 I2=$abc$16621$n859 I3=$false O=$abc$16621$n858
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$16621$n834 I1=$abc$16621$n849 I2=test_status[3] I3=$false O=$abc$16621$n859
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$16621$n834 I1=$abc$16621$n839 I2=test_status[0] I3=$false O=$abc$16621$n860
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=led_disp_inst_digit_shf[3] I1=$abc$16621$n863 I2=led_disp_inst_blank I3=$abc$16621$n864 O=led_disp_inst_drvr_enbls[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$16621$n856 I1=$abc$16621$n855 I2=led_disp_inst_seg_mask[2] I3=$false O=$abc$16621$n863
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=led_disp_inst_digit_shf[2] I1=led_disp_inst_digit_shf[1] I2=led_disp_inst_digit_shf[0] I3=$false O=$abc$16621$n864
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$16621$n869 I1=$abc$16621$n866 I2=$false I3=$false O=led_disp_inst_drvr_enbls[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n838 I1=$abc$16621$n867 I2=$abc$16621$n868 I3=led_disp_inst_blank O=$abc$16621$n866
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$16621$n843 I1=$abc$16621$n842 I2=$abc$16621$n850 I3=led_disp_inst_seg_mask[3] O=$abc$16621$n867
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=led_disp_inst_digit_shf[3] I1=$abc$16621$n864 I2=$false I3=$false O=$abc$16621$n868
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=led_disp_inst_digit_shf[4] I1=$abc$16621$n868 I2=$false I3=$false O=$abc$16621$n869
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n871 I1=led_disp_inst_seg_mask[4] I2=$abc$16621$n869 I3=$abc$16621$n878 O=led_disp_inst_drvr_enbls[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$16621$n872 I1=$abc$16621$n873 I2=$abc$16621$n876 I3=$abc$16621$n837 O=$abc$16621$n871
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$16621$n825 I1=$abc$16621$n860 I2=$false I3=$false O=$abc$16621$n872
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$16621$n845 I1=$abc$16621$n874 I2=$false I3=$false O=$abc$16621$n873
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=test_status[3] I1=$abc$16621$n831 I2=$abc$16621$n849 I3=$abc$16621$n875 O=$abc$16621$n874
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$16621$n840 I1=test_status[5] I2=$false I3=$false O=$abc$16621$n875
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$16621$n836 I1=$abc$16621$n877 I2=$abc$16621$n858 I3=$false O=$abc$16621$n876
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=test_status[6] I1=led_disp_inst_digit_shf[0] I2=$abc$16621$n831 I3=test_status[3] O=$abc$16621$n877
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$16621$n879 I1=led_disp_inst_blank I2=$false I3=$false O=$abc$16621$n878
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=led_disp_inst_digit_shf[5] I1=$abc$16621$n869 I2=$false I3=$false O=$abc$16621$n879
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=led_disp_inst_digit_shf[6] I1=$abc$16621$n881_1 I2=led_disp_inst_blank I3=$abc$16621$n879 O=led_disp_inst_drvr_enbls[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$16621$n838 I1=$abc$16621$n882 I2=$abc$16621$n872 I3=led_disp_inst_seg_mask[5] O=$abc$16621$n881_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$16621$n845 I1=$abc$16621$n835 I2=$abc$16621$n874 I3=$false O=$abc$16621$n882
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$16621$n827 I1=$abc$16621$n887 I2=$abc$16621$n884 I3=led_disp_inst_blank O=led_disp_inst_drvr_enbls[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$16621$n837 I1=$abc$16621$n885 I2=led_disp_inst_seg_mask[6] I3=$false O=$abc$16621$n884
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$16621$n875 I1=$abc$16621$n850 I2=$abc$16621$n860 I3=$abc$16621$n886 O=$abc$16621$n885
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=test_status[3] I1=$abc$16621$n848 I2=$abc$16621$n846 I3=$abc$16621$n832 O=$abc$16621$n886
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=led_disp_inst_digit_shf[6] I1=$abc$16621$n879 I2=$false I3=$false O=$abc$16621$n887
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16621$n670 I1=sdramCntl_inst_state_r[0] I2=$false I3=$false O=$abc$16621$n1809
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=memory_test_inst_rand_gen_shfreg[3] I1=memory_test_inst_rand_gen_shfreg[12] I2=memory_test_inst_rand_gen_shfreg[14] I3=memory_test_inst_rand_gen_shfreg[15] O=$0\SDRAM_TEST_MEMORY_TEST_INST_RAND_GEN_RAND_SHIFT.xor_bit[31:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=led_disp_inst_initialized I1=$false I2=$false I3=$false O=$abc$16621$n5
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\test_status[7:0][1] I1=$false I2=$false I3=$false O=memory_test_inst_host_intf_rst_i
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$16621$n1474 I1=$false I2=$false I3=$false O=$abc$16621$n192
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sdramCntl_inst_refTimer_r[0] I1=$false I2=$false I3=$false O=$abc$16621$n297
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=initialized I1=$false I2=$false I3=$false O=$abc$16621$n797
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sdramCntl_inst_refTimer_r[1] I1=$false I2=$false I3=$false O=sdramCntl_inst_refTimer_x[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=memory_test_inst_test_state[0] I1=$false I2=$false I3=$false O=$abc$16621$n1385
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=led_disp_inst_seg_cntr[1] I1=$false I2=$false I3=$false O=$abc$16621$n1806
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=led_disp_inst_seg_timer[1] I1=$false I2=$false I3=$false O=$abc$16621$n1807
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$16621$n494 I1=$abc$16621$n503 I2=$abc$16621$n506 I3=$abc$16621$n510 O=$abc$16621$n903
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$16621$n946 I1=$abc$16621$n908 I2=$abc$16621$n903 I3=$false O=$abc$16621$n904
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[1][12] I1=sdramCntl_inst_activeRow_r[3][12] I2=memory_test_inst_address[22] I3=memory_test_inst_address[23] O=$abc$16621$n905
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[2][12] I1=sdramCntl_inst_activeRow_r[0][12] I2=memory_test_inst_address[22] I3=$abc$16621$n905 O=$abc$16621$n906
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=$abc$16621$n487 I1=$abc$16621$n488 I2=memory_test_inst_address[11] I3=$false O=$abc$16621$n907
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$16621$n906 I1=memory_test_inst_address[21] I2=$abc$16621$n907 I3=$false O=$abc$16621$n908
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01100000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[1][1] I1=sdramCntl_inst_activeRow_r[3][1] I2=memory_test_inst_address[22] I3=memory_test_inst_address[23] O=$abc$16621$n909
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[0][1] I1=sdramCntl_inst_activeRow_r[2][1] I2=memory_test_inst_address[22] I3=$abc$16621$n909 O=$abc$16621$n910
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[1][0] I1=sdramCntl_inst_activeRow_r[3][0] I2=memory_test_inst_address[22] I3=memory_test_inst_address[23] O=$abc$16621$n911
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[2][0] I1=sdramCntl_inst_activeRow_r[0][0] I2=memory_test_inst_address[22] I3=$abc$16621$n911 O=$abc$16621$n912
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=$abc$16621$n912 I1=memory_test_inst_address[17] I2=$abc$16621$n919 I3=memory_test_inst_address[9] O=$abc$16621$n913
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001010000101000
.gate SB_LUT4 I0=$abc$16621$n913 I1=$abc$16621$n917 I2=$abc$16621$n925 I3=$abc$16621$n928 O=$abc$16621$n914
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=sdramCntl_inst_activeFlag_r[0] I1=sdramCntl_inst_activeFlag_r[1] I2=memory_test_inst_address[23] I3=memory_test_inst_address[22] O=$abc$16621$n915
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$16621$n521 I1=$abc$16621$n915 I2=$abc$16621$n518 I3=$false O=$abc$16621$n916
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$16621$n516 I1=$abc$16621$n522 I2=$abc$16621$n523 I3=$abc$16621$n916 O=$abc$16621$n917
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[1][8] I1=sdramCntl_inst_activeRow_r[3][8] I2=memory_test_inst_address[22] I3=memory_test_inst_address[23] O=$abc$16621$n918
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[0][8] I1=sdramCntl_inst_activeRow_r[2][8] I2=memory_test_inst_address[22] I3=$abc$16621$n918 O=$abc$16621$n919
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[3][4] I1=sdramCntl_inst_activeRow_r[1][4] I2=memory_test_inst_address[23] I3=memory_test_inst_address[13] O=$abc$16621$n920
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110001010011
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[2][4] I1=sdramCntl_inst_activeRow_r[0][4] I2=memory_test_inst_address[23] I3=memory_test_inst_address[13] O=$abc$16621$n921
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110001010011
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[2][6] I1=sdramCntl_inst_activeRow_r[0][6] I2=memory_test_inst_address[23] I3=memory_test_inst_address[15] O=$abc$16621$n922
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110001010011
.gate SB_LUT4 I0=$abc$16621$n921 I1=$abc$16621$n922 I2=$false I3=$false O=$abc$16621$n923
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[3][6] I1=sdramCntl_inst_activeRow_r[1][6] I2=memory_test_inst_address[23] I3=memory_test_inst_address[15] O=$abc$16621$n924
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110001010011
.gate SB_LUT4 I0=$abc$16621$n920 I1=$abc$16621$n924 I2=$abc$16621$n923 I3=memory_test_inst_address[22] O=$abc$16621$n925
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[0][10] I1=sdramCntl_inst_activeRow_r[2][10] I2=memory_test_inst_address[22] I3=memory_test_inst_address[23] O=$abc$16621$n926
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$16621$n926 I1=$abc$16621$n544 I2=memory_test_inst_address[19] I3=$false O=$abc$16621$n927
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111000
.gate SB_LUT4 I0=$abc$16621$n540 I1=memory_test_inst_address[18] I2=$abc$16621$n545 I3=$abc$16621$n927 O=$abc$16621$n928
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$16621$n552 I1=sdramCntl_inst_sAddr_r[7] I2=memory_test_inst_address[7] I3=$abc$16621$n480 O=$abc$16621$n929
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$abc$16621$n548 I1=$abc$16621$n929 I2=$abc$16621$n592_1 I3=$abc$16621$n593 O=sdramCntl_inst_sAddr_x[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=$abc$16621$n601 I3=sdramCntl_inst_state_r[5] O=$abc$16621$n931
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000011111
.gate SB_LUT4 I0=$abc$16621$n613 I1=sdramCntl_inst_activeFlag_r[0] I2=sdramCntl_inst_state_r[5] I3=$abc$16621$n931 O=$abc$16621$n932
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100100011111100
.gate SB_LUT4 I0=sdramCntl_inst_state_r[1] I1=sdramCntl_inst_state_r[5] I2=$abc$16621$n932 I3=$false O=sdramCntl_inst_activeFlag_x[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$16621$n601 I1=$abc$16621$n613 I2=sdramCntl_inst_state_r[5] I3=$abc$16621$n526 O=$abc$16621$n934
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110011111110
.gate SB_LUT4 I0=sdramCntl_inst_state_r[1] I1=sdramCntl_inst_state_r[5] I2=sdramCntl_inst_activeFlag_r[3] I3=$abc$16621$n934 O=sdramCntl_inst_activeFlag_x[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011001100
.gate SB_LUT4 I0=memory_test_inst_rand_gen_shfreg[1] I1=sdramCntl_inst_sdramData_r[1] I2=memory_test_inst_rand_gen_shfreg[4] I3=sdramCntl_inst_sdramData_r[4] O=$abc$16621$n936
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=memory_test_inst_rand_gen_shfreg[0] I1=sdramCntl_inst_sdramData_r[0] I2=$abc$16621$n936 I3=$abc$16621$n648 O=$abc$16621$n937
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=$abc$16621$n650 I1=$abc$16621$n654 I2=$abc$16621$n656 I3=$abc$16621$n657 O=$abc$16621$n938
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$16621$n938 I1=$abc$16621$n651 I2=$abc$16621$n937 I3=$abc$16621$n655 O=$abc$16621$n939
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$abc$16621$n844 I1=led_disp_inst_seg_mask[0] I2=led_disp_inst_digit_shf[1] I3=led_disp_inst_digit_shf[0] O=$abc$16621$n940
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=led_disp_inst_blank I1=$abc$16621$n940 I2=$false I3=$false O=led_disp_inst_drvr_enbls[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=led_disp_inst_seg_mask[1] I1=led_disp_inst_digit_shf[1] I2=led_disp_inst_blank I3=led_disp_inst_digit_shf[0] O=$abc$16621$n942_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=$abc$16621$n824 I1=led_disp_inst_digit_shf[2] I2=led_disp_inst_digit_shf[0] I3=$abc$16621$n942_1 O=led_disp_inst_drvr_enbls[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101110000000000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[1][7] I1=sdramCntl_inst_activeRow_r[3][7] I2=memory_test_inst_address[22] I3=memory_test_inst_address[23] O=$abc$16621$n944
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[2][7] I1=sdramCntl_inst_activeRow_r[0][7] I2=memory_test_inst_address[22] I3=$abc$16621$n944 O=$abc$16621$n945_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=$abc$16621$n945_1 I1=memory_test_inst_address[10] I2=$abc$16621$n910 I3=memory_test_inst_address[16] O=$abc$16621$n946
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001010000101000
.gate SB_LUT4 I0=$false I1=$true I2=sdramCntl_inst_rfshCntr_r[0] I3=$false O=$abc$16621$n1293
.attr src "iceriver/catboard.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=sdramCntl_inst_rfshCntr_r[10] I3=$auto$alumacc.cc:474:replace_alu$6661.C[10] O=$abc$16621$n1303
.attr src "iceriver/catboard.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6661.C[10] CO=$auto$alumacc.cc:474:replace_alu$6661.C[11] I0=$false I1=sdramCntl_inst_rfshCntr_r[10]
.attr src "iceriver/catboard.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sdramCntl_inst_rfshCntr_r[11] I3=$auto$alumacc.cc:474:replace_alu$6661.C[11] O=$abc$16621$n1304
.attr src "iceriver/catboard.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6661.C[11] CO=$auto$alumacc.cc:474:replace_alu$6661.C[12] I0=$false I1=sdramCntl_inst_rfshCntr_r[11]
.attr src "iceriver/catboard.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sdramCntl_inst_rfshCntr_r[12] I3=$auto$alumacc.cc:474:replace_alu$6661.C[12] O=$abc$16621$n1305
.attr src "iceriver/catboard.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6661.C[12] CO=$auto$alumacc.cc:474:replace_alu$6661.C[13] I0=$false I1=sdramCntl_inst_rfshCntr_r[12]
.attr src "iceriver/catboard.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sdramCntl_inst_rfshCntr_r[13] I3=$auto$alumacc.cc:474:replace_alu$6661.C[13] O=$abc$16621$n1306
.attr src "iceriver/catboard.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sdramCntl_inst_rfshCntr_r[0] CO=$auto$alumacc.cc:474:replace_alu$6661.C[2] I0=$false I1=sdramCntl_inst_rfshCntr_r[1]
.attr src "iceriver/catboard.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sdramCntl_inst_rfshCntr_r[2] I3=$auto$alumacc.cc:474:replace_alu$6661.C[2] O=$abc$16621$n1295
.attr src "iceriver/catboard.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6661.C[2] CO=$auto$alumacc.cc:474:replace_alu$6661.C[3] I0=$false I1=sdramCntl_inst_rfshCntr_r[2]
.attr src "iceriver/catboard.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sdramCntl_inst_rfshCntr_r[3] I3=$auto$alumacc.cc:474:replace_alu$6661.C[3] O=$abc$16621$n1296
.attr src "iceriver/catboard.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6661.C[3] CO=$auto$alumacc.cc:474:replace_alu$6661.C[4] I0=$false I1=sdramCntl_inst_rfshCntr_r[3]
.attr src "iceriver/catboard.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sdramCntl_inst_rfshCntr_r[4] I3=$auto$alumacc.cc:474:replace_alu$6661.C[4] O=$abc$16621$n1297
.attr src "iceriver/catboard.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6661.C[4] CO=$auto$alumacc.cc:474:replace_alu$6661.C[5] I0=$false I1=sdramCntl_inst_rfshCntr_r[4]
.attr src "iceriver/catboard.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sdramCntl_inst_rfshCntr_r[5] I3=$auto$alumacc.cc:474:replace_alu$6661.C[5] O=$abc$16621$n1298
.attr src "iceriver/catboard.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6661.C[5] CO=$auto$alumacc.cc:474:replace_alu$6661.C[6] I0=$false I1=sdramCntl_inst_rfshCntr_r[5]
.attr src "iceriver/catboard.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sdramCntl_inst_rfshCntr_r[6] I3=$auto$alumacc.cc:474:replace_alu$6661.C[6] O=$abc$16621$n1299
.attr src "iceriver/catboard.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6661.C[6] CO=$auto$alumacc.cc:474:replace_alu$6661.C[7] I0=$false I1=sdramCntl_inst_rfshCntr_r[6]
.attr src "iceriver/catboard.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sdramCntl_inst_rfshCntr_r[7] I3=$auto$alumacc.cc:474:replace_alu$6661.C[7] O=$abc$16621$n1300
.attr src "iceriver/catboard.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6661.C[7] CO=$auto$alumacc.cc:474:replace_alu$6661.C[8] I0=$false I1=sdramCntl_inst_rfshCntr_r[7]
.attr src "iceriver/catboard.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sdramCntl_inst_rfshCntr_r[8] I3=$auto$alumacc.cc:474:replace_alu$6661.C[8] O=$abc$16621$n1301
.attr src "iceriver/catboard.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6661.C[8] CO=$auto$alumacc.cc:474:replace_alu$6661.C[9] I0=$false I1=sdramCntl_inst_rfshCntr_r[8]
.attr src "iceriver/catboard.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sdramCntl_inst_rfshCntr_r[9] I3=$auto$alumacc.cc:474:replace_alu$6661.C[9] O=$abc$16621$n1302
.attr src "iceriver/catboard.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6661.C[9] CO=$auto$alumacc.cc:474:replace_alu$6661.C[10] I0=$false I1=sdramCntl_inst_rfshCntr_r[9]
.attr src "iceriver/catboard.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=memory_test_inst_address[0] I3=$false O=$abc$16621$n1386
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[10] I3=$auto$alumacc.cc:474:replace_alu$6664.C[10] O=$abc$16621$n1406
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6664.C[10] CO=$auto$alumacc.cc:474:replace_alu$6664.C[11] I0=$false I1=memory_test_inst_address[10]
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[11] I3=$auto$alumacc.cc:474:replace_alu$6664.C[11] O=$abc$16621$n1408
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6664.C[11] CO=$auto$alumacc.cc:474:replace_alu$6664.C[12] I0=$false I1=memory_test_inst_address[11]
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[12] I3=$auto$alumacc.cc:474:replace_alu$6664.C[12] O=$abc$16621$n1410
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6664.C[12] CO=$auto$alumacc.cc:474:replace_alu$6664.C[13] I0=$false I1=memory_test_inst_address[12]
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[13] I3=$auto$alumacc.cc:474:replace_alu$6664.C[13] O=$abc$16621$n1412
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6664.C[13] CO=$auto$alumacc.cc:474:replace_alu$6664.C[14] I0=$false I1=memory_test_inst_address[13]
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[14] I3=$auto$alumacc.cc:474:replace_alu$6664.C[14] O=$abc$16621$n1414
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6664.C[14] CO=$auto$alumacc.cc:474:replace_alu$6664.C[15] I0=$false I1=memory_test_inst_address[14]
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[15] I3=$auto$alumacc.cc:474:replace_alu$6664.C[15] O=$abc$16621$n1416
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6664.C[15] CO=$auto$alumacc.cc:474:replace_alu$6664.C[16] I0=$false I1=memory_test_inst_address[15]
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[16] I3=$auto$alumacc.cc:474:replace_alu$6664.C[16] O=$abc$16621$n1418
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6664.C[16] CO=$auto$alumacc.cc:474:replace_alu$6664.C[17] I0=$false I1=memory_test_inst_address[16]
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[17] I3=$auto$alumacc.cc:474:replace_alu$6664.C[17] O=$abc$16621$n1420
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6664.C[17] CO=$auto$alumacc.cc:474:replace_alu$6664.C[18] I0=$false I1=memory_test_inst_address[17]
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[18] I3=$auto$alumacc.cc:474:replace_alu$6664.C[18] O=$abc$16621$n1422
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6664.C[18] CO=$auto$alumacc.cc:474:replace_alu$6664.C[19] I0=$false I1=memory_test_inst_address[18]
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[19] I3=$auto$alumacc.cc:474:replace_alu$6664.C[19] O=$abc$16621$n1424
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6664.C[19] CO=$auto$alumacc.cc:474:replace_alu$6664.C[20] I0=$false I1=memory_test_inst_address[19]
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=memory_test_inst_address[0] CO=$auto$alumacc.cc:474:replace_alu$6664.C[2] I0=$false I1=memory_test_inst_address[1]
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[20] I3=$auto$alumacc.cc:474:replace_alu$6664.C[20] O=$abc$16621$n1426
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6664.C[20] CO=$auto$alumacc.cc:474:replace_alu$6664.C[21] I0=$false I1=memory_test_inst_address[20]
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[21] I3=$auto$alumacc.cc:474:replace_alu$6664.C[21] O=$abc$16621$n1428
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6664.C[21] CO=$auto$alumacc.cc:474:replace_alu$6664.C[22] I0=$false I1=memory_test_inst_address[21]
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[22] I3=$auto$alumacc.cc:474:replace_alu$6664.C[22] O=$abc$16621$n1430
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6664.C[22] CO=$auto$alumacc.cc:474:replace_alu$6664.C[23] I0=$false I1=memory_test_inst_address[22]
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[23] I3=$auto$alumacc.cc:474:replace_alu$6664.C[23] O=$abc$16621$n1432
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6664.C[23] CO=$auto$alumacc.cc:474:replace_alu$6664.C[24] I0=$false I1=memory_test_inst_address[23]
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[24] I3=$auto$alumacc.cc:474:replace_alu$6664.C[24] O=$abc$16621$n1434
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6664.C[24] CO=$auto$alumacc.cc:474:replace_alu$6664.C[25] I0=$false I1=memory_test_inst_address[24]
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[25] I3=$auto$alumacc.cc:474:replace_alu$6664.C[25] O=$abc$16621$n1436
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6664.C[25] CO=$auto$alumacc.cc:474:replace_alu$6664.C[26] I0=$false I1=memory_test_inst_address[25]
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[26] I3=$auto$alumacc.cc:474:replace_alu$6664.C[26] O=$abc$16621$n1438
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[2] I3=$auto$alumacc.cc:474:replace_alu$6664.C[2] O=$abc$16621$n1390
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6664.C[2] CO=$auto$alumacc.cc:474:replace_alu$6664.C[3] I0=$false I1=memory_test_inst_address[2]
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[3] I3=$auto$alumacc.cc:474:replace_alu$6664.C[3] O=$abc$16621$n1392
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6664.C[3] CO=$auto$alumacc.cc:474:replace_alu$6664.C[4] I0=$false I1=memory_test_inst_address[3]
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[4] I3=$auto$alumacc.cc:474:replace_alu$6664.C[4] O=$abc$16621$n1394
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6664.C[4] CO=$auto$alumacc.cc:474:replace_alu$6664.C[5] I0=$false I1=memory_test_inst_address[4]
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[5] I3=$auto$alumacc.cc:474:replace_alu$6664.C[5] O=$abc$16621$n1396
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6664.C[5] CO=$auto$alumacc.cc:474:replace_alu$6664.C[6] I0=$false I1=memory_test_inst_address[5]
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[6] I3=$auto$alumacc.cc:474:replace_alu$6664.C[6] O=$abc$16621$n1398
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6664.C[6] CO=$auto$alumacc.cc:474:replace_alu$6664.C[7] I0=$false I1=memory_test_inst_address[6]
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[7] I3=$auto$alumacc.cc:474:replace_alu$6664.C[7] O=$abc$16621$n1400
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6664.C[7] CO=$auto$alumacc.cc:474:replace_alu$6664.C[8] I0=$false I1=memory_test_inst_address[7]
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[8] I3=$auto$alumacc.cc:474:replace_alu$6664.C[8] O=$abc$16621$n1402
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6664.C[8] CO=$auto$alumacc.cc:474:replace_alu$6664.C[9] I0=$false I1=memory_test_inst_address[8]
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[9] I3=$auto$alumacc.cc:474:replace_alu$6664.C[9] O=$abc$16621$n1404
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6664.C[9] CO=$auto$alumacc.cc:474:replace_alu$6664.C[10] I0=$false I1=memory_test_inst_address[9]
.attr src "iceriver/catboard.v:873|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=debounce_cntr[0] I2=$false I3=$true O=$abc$16621$n1332
.attr src "iceriver/catboard.v:197|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=debounce_cntr[0] CO=$auto$alumacc.cc:474:replace_alu$6667.C[2] I0=debounce_cntr[1] I1=$true
.attr src "iceriver/catboard.v:197|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=debounce_cntr[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6667.C[2] O=$abc$16621$n1336
.attr src "iceriver/catboard.v:197|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6667.C[2] CO=$auto$alumacc.cc:474:replace_alu$6667.C[3] I0=debounce_cntr[2] I1=$true
.attr src "iceriver/catboard.v:197|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=debounce_cntr[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6667.C[3] O=$abc$16621$n1338
.attr src "iceriver/catboard.v:197|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6667.C[3] CO=$auto$alumacc.cc:474:replace_alu$6667.C[4] I0=debounce_cntr[3] I1=$true
.attr src "iceriver/catboard.v:197|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=debounce_cntr[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6667.C[4] O=$abc$16621$n1340
.attr src "iceriver/catboard.v:197|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6667.C[4] CO=$auto$alumacc.cc:474:replace_alu$6667.C[5] I0=debounce_cntr[4] I1=$true
.attr src "iceriver/catboard.v:197|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=debounce_cntr[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6667.C[5] O=$abc$16621$n1342
.attr src "iceriver/catboard.v:197|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rasTimer_r[0] I2=$false I3=$true O=$abc$16621$n1329
.attr src "iceriver/catboard.v:216|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sdramCntl_inst_rasTimer_r[0] CO=$auto$alumacc.cc:474:replace_alu$6670.C[2] I0=sdramCntl_inst_rasTimer_r[1] I1=$true
.attr src "iceriver/catboard.v:216|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rasTimer_r[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6670.C[2] O=$abc$16621$n1331
.attr src "iceriver/catboard.v:216|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_refTimer_r[0] I2=$false I3=$true O=$abc$16621$n1307
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sdramCntl_inst_refTimer_r[0] CO=$auto$alumacc.cc:474:replace_alu$6676.C[2] I0=sdramCntl_inst_refTimer_r[1] I1=$true
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_refTimer_r[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6676.C[2] O=$abc$16621$n1311
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6676.C[2] CO=$auto$alumacc.cc:474:replace_alu$6676.C[3] I0=sdramCntl_inst_refTimer_r[2] I1=$true
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_refTimer_r[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6676.C[3] O=$abc$16621$n1313
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6676.C[3] CO=$auto$alumacc.cc:474:replace_alu$6676.C[4] I0=sdramCntl_inst_refTimer_r[3] I1=$true
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_refTimer_r[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6676.C[4] O=$abc$16621$n1315
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6676.C[4] CO=$auto$alumacc.cc:474:replace_alu$6676.C[5] I0=sdramCntl_inst_refTimer_r[4] I1=$true
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_refTimer_r[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6676.C[5] O=$abc$16621$n1317
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6676.C[5] CO=$auto$alumacc.cc:474:replace_alu$6676.C[6] I0=sdramCntl_inst_refTimer_r[5] I1=$true
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_refTimer_r[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6676.C[6] O=$abc$16621$n1319
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6676.C[6] CO=$auto$alumacc.cc:474:replace_alu$6676.C[7] I0=sdramCntl_inst_refTimer_r[6] I1=$true
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_refTimer_r[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6676.C[7] O=$abc$16621$n1321
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6676.C[7] CO=$auto$alumacc.cc:474:replace_alu$6676.C[8] I0=sdramCntl_inst_refTimer_r[7] I1=$true
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_refTimer_r[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6676.C[8] O=$abc$16621$n1323
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6676.C[8] CO=$auto$alumacc.cc:474:replace_alu$6676.C[9] I0=sdramCntl_inst_refTimer_r[8] I1=$true
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_refTimer_r[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6676.C[9] O=$abc$16621$n1325
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_timer_r[0] I2=$false I3=$true O=$abc$16621$n1220
.attr src "iceriver/catboard.v:245|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_timer_r[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6679.C[10] O=$abc$16621$n1242
.attr src "iceriver/catboard.v:245|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sdramCntl_inst_timer_r[0] CO=$auto$alumacc.cc:474:replace_alu$6679.C[2] I0=sdramCntl_inst_timer_r[1] I1=$true
.attr src "iceriver/catboard.v:245|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_timer_r[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6679.C[2] O=$abc$16621$n1224
.attr src "iceriver/catboard.v:245|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6679.C[2] CO=$auto$alumacc.cc:474:replace_alu$6679.C[3] I0=sdramCntl_inst_timer_r[2] I1=$true
.attr src "iceriver/catboard.v:245|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_timer_r[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6679.C[3] O=$abc$16621$n1227
.attr src "iceriver/catboard.v:245|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6679.C[3] CO=$auto$alumacc.cc:474:replace_alu$6679.C[4] I0=sdramCntl_inst_timer_r[3] I1=$true
.attr src "iceriver/catboard.v:245|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_timer_r[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6679.C[4] O=$abc$16621$n1229
.attr src "iceriver/catboard.v:245|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6679.C[4] CO=$auto$alumacc.cc:474:replace_alu$6679.C[5] I0=sdramCntl_inst_timer_r[4] I1=$true
.attr src "iceriver/catboard.v:245|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_timer_r[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6679.C[5] O=$abc$16621$n1232
.attr src "iceriver/catboard.v:245|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6679.C[5] CO=$auto$alumacc.cc:474:replace_alu$6679.C[6] I0=sdramCntl_inst_timer_r[5] I1=$true
.attr src "iceriver/catboard.v:245|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_timer_r[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6679.C[6] O=$abc$16621$n1234
.attr src "iceriver/catboard.v:245|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6679.C[6] CO=$auto$alumacc.cc:474:replace_alu$6679.C[7] I0=sdramCntl_inst_timer_r[6] I1=$true
.attr src "iceriver/catboard.v:245|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_timer_r[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6679.C[7] O=$abc$16621$n1236
.attr src "iceriver/catboard.v:245|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6679.C[7] CO=$auto$alumacc.cc:474:replace_alu$6679.C[8] I0=sdramCntl_inst_timer_r[7] I1=$true
.attr src "iceriver/catboard.v:245|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_timer_r[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6679.C[8] O=$abc$16621$n1238
.attr src "iceriver/catboard.v:245|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6679.C[8] CO=$auto$alumacc.cc:474:replace_alu$6679.C[9] I0=sdramCntl_inst_timer_r[8] I1=$true
.attr src "iceriver/catboard.v:245|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_timer_r[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6679.C[9] O=$abc$16621$n1240
.attr src "iceriver/catboard.v:245|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6679.C[9] CO=$auto$alumacc.cc:474:replace_alu$6679.C[10] I0=sdramCntl_inst_timer_r[9] I1=$true
.attr src "iceriver/catboard.v:245|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rfshCntr_r[0] I2=$false I3=$true O=$abc$16621$n1824
.attr src "iceriver/catboard.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rfshCntr_r[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6682.C[10] O=$abc$16621$n1833
.attr src "iceriver/catboard.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6682.C[10] CO=$auto$alumacc.cc:474:replace_alu$6682.C[11] I0=sdramCntl_inst_rfshCntr_r[10] I1=$true
.attr src "iceriver/catboard.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rfshCntr_r[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6682.C[11] O=$abc$16621$n1834
.attr src "iceriver/catboard.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6682.C[11] CO=$auto$alumacc.cc:474:replace_alu$6682.C[12] I0=sdramCntl_inst_rfshCntr_r[11] I1=$true
.attr src "iceriver/catboard.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rfshCntr_r[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6682.C[12] O=$abc$16621$n1835
.attr src "iceriver/catboard.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6682.C[12] CO=$auto$alumacc.cc:474:replace_alu$6682.C[13] I0=sdramCntl_inst_rfshCntr_r[12] I1=$true
.attr src "iceriver/catboard.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rfshCntr_r[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6682.C[13] O=$abc$16621$n1836
.attr src "iceriver/catboard.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sdramCntl_inst_rfshCntr_r[0] CO=$auto$alumacc.cc:474:replace_alu$6682.C[2] I0=sdramCntl_inst_rfshCntr_r[1] I1=$true
.attr src "iceriver/catboard.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rfshCntr_r[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6682.C[2] O=$abc$16621$n1825
.attr src "iceriver/catboard.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6682.C[2] CO=$auto$alumacc.cc:474:replace_alu$6682.C[3] I0=sdramCntl_inst_rfshCntr_r[2] I1=$true
.attr src "iceriver/catboard.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rfshCntr_r[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6682.C[3] O=$abc$16621$n1826
.attr src "iceriver/catboard.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6682.C[3] CO=$auto$alumacc.cc:474:replace_alu$6682.C[4] I0=sdramCntl_inst_rfshCntr_r[3] I1=$true
.attr src "iceriver/catboard.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rfshCntr_r[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6682.C[4] O=$abc$16621$n1827
.attr src "iceriver/catboard.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6682.C[4] CO=$auto$alumacc.cc:474:replace_alu$6682.C[5] I0=sdramCntl_inst_rfshCntr_r[4] I1=$true
.attr src "iceriver/catboard.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rfshCntr_r[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6682.C[5] O=$abc$16621$n1828
.attr src "iceriver/catboard.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6682.C[5] CO=$auto$alumacc.cc:474:replace_alu$6682.C[6] I0=sdramCntl_inst_rfshCntr_r[5] I1=$true
.attr src "iceriver/catboard.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rfshCntr_r[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6682.C[6] O=$abc$16621$n1829
.attr src "iceriver/catboard.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6682.C[6] CO=$auto$alumacc.cc:474:replace_alu$6682.C[7] I0=sdramCntl_inst_rfshCntr_r[6] I1=$true
.attr src "iceriver/catboard.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rfshCntr_r[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6682.C[7] O=$abc$16621$n1830
.attr src "iceriver/catboard.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6682.C[7] CO=$auto$alumacc.cc:474:replace_alu$6682.C[8] I0=sdramCntl_inst_rfshCntr_r[7] I1=$true
.attr src "iceriver/catboard.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rfshCntr_r[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6682.C[8] O=$abc$16621$n1831
.attr src "iceriver/catboard.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6682.C[8] CO=$auto$alumacc.cc:474:replace_alu$6682.C[9] I0=sdramCntl_inst_rfshCntr_r[8] I1=$true
.attr src "iceriver/catboard.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rfshCntr_r[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6682.C[9] O=$abc$16621$n1832
.attr src "iceriver/catboard.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6682.C[9] CO=$auto$alumacc.cc:474:replace_alu$6682.C[10] I0=sdramCntl_inst_rfshCntr_r[9] I1=$true
.attr src "iceriver/catboard.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=led_disp_inst_seg_cntr[0] I2=$false I3=$true O=$auto$wreduce.cc:347:run$6658[0]
.attr src "iceriver/catboard.v:810|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=led_disp_inst_seg_cntr[0] CO=$auto$alumacc.cc:474:replace_alu$6685.C[2] I0=led_disp_inst_seg_cntr[1] I1=$true
.attr src "iceriver/catboard.v:810|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=led_disp_inst_seg_cntr[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6685.C[2] O=$auto$wreduce.cc:347:run$6658[2]
.attr src "iceriver/catboard.v:810|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=led_disp_inst_seg_timer[0] I2=$false I3=$true O=$auto$wreduce.cc:347:run$6659[0]
.attr src "iceriver/catboard.v:814|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=led_disp_inst_seg_timer[0] CO=$auto$alumacc.cc:474:replace_alu$6688.C[2] I0=led_disp_inst_seg_timer[1] I1=$true
.attr src "iceriver/catboard.v:814|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=led_disp_inst_seg_timer[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6688.C[2] O=$auto$wreduce.cc:347:run$6659[2]
.attr src "iceriver/catboard.v:814|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6688.C[2] CO=$auto$alumacc.cc:474:replace_alu$6688.C[3] I0=led_disp_inst_seg_timer[2] I1=$true
.attr src "iceriver/catboard.v:814|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=led_disp_inst_seg_timer[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6688.C[3] O=$auto$wreduce.cc:347:run$6659[3]
.attr src "iceriver/catboard.v:814|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6688.C[3] CO=$auto$alumacc.cc:474:replace_alu$6688.C[4] I0=led_disp_inst_seg_timer[3] I1=$true
.attr src "iceriver/catboard.v:814|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=led_disp_inst_seg_timer[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6688.C[4] O=$auto$wreduce.cc:347:run$6659[4]
.attr src "iceriver/catboard.v:814|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6688.C[4] CO=$auto$alumacc.cc:474:replace_alu$6688.C[5] I0=led_disp_inst_seg_timer[4] I1=$true
.attr src "iceriver/catboard.v:814|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=led_disp_inst_seg_timer[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6688.C[5] O=$auto$wreduce.cc:347:run$6659[5]
.attr src "iceriver/catboard.v:814|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6688.C[5] CO=$auto$alumacc.cc:474:replace_alu$6688.C[6] I0=led_disp_inst_seg_timer[5] I1=$true
.attr src "iceriver/catboard.v:814|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=led_disp_inst_seg_timer[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6688.C[6] O=$auto$wreduce.cc:347:run$6659[6]
.attr src "iceriver/catboard.v:814|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6688.C[6] CO=$auto$alumacc.cc:474:replace_alu$6688.C[7] I0=led_disp_inst_seg_timer[6] I1=$true
.attr src "iceriver/catboard.v:814|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=led_disp_inst_seg_timer[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6688.C[7] O=$auto$wreduce.cc:347:run$6659[7]
.attr src "iceriver/catboard.v:814|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6688.C[7] CO=$auto$alumacc.cc:474:replace_alu$6688.C[8] I0=led_disp_inst_seg_timer[7] I1=$true
.attr src "iceriver/catboard.v:814|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=led_disp_inst_seg_timer[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6688.C[8] O=$auto$wreduce.cc:347:run$6659[8]
.attr src "iceriver/catboard.v:814|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6688.C[8] CO=$auto$alumacc.cc:474:replace_alu$6688.C[9] I0=led_disp_inst_seg_timer[8] I1=$true
.attr src "iceriver/catboard.v:814|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=led_disp_inst_seg_timer[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6688.C[9] O=$auto$wreduce.cc:347:run$6659[9]
.attr src "iceriver/catboard.v:814|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate $_TBUF_ A=sdramCntl_inst_sData_r[0] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[0]
.attr src "iceriver/catboard.v:415"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[1] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[1]
.attr src "iceriver/catboard.v:415"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[2] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[2]
.attr src "iceriver/catboard.v:415"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[3] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[3]
.attr src "iceriver/catboard.v:415"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[4] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[4]
.attr src "iceriver/catboard.v:415"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[5] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[5]
.attr src "iceriver/catboard.v:415"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[6] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[6]
.attr src "iceriver/catboard.v:415"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[7] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[7]
.attr src "iceriver/catboard.v:415"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[8] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[8]
.attr src "iceriver/catboard.v:415"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[9] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[9]
.attr src "iceriver/catboard.v:415"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[10] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[10]
.attr src "iceriver/catboard.v:415"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[11] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[11]
.attr src "iceriver/catboard.v:415"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[12] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[12]
.attr src "iceriver/catboard.v:415"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[13] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[13]
.attr src "iceriver/catboard.v:415"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[14] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[14]
.attr src "iceriver/catboard.v:415"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[15] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[15]
.attr src "iceriver/catboard.v:415"
.gate $_TBUF_ A=led_disp_inst_digit_shf[7] E=led_disp_inst_drvr_enbls[7] Y=led_disp_d7_o
.attr src "iceriver/catboard.v:784"
.gate $_TBUF_ A=led_disp_inst_digit_shf[6] E=led_disp_inst_drvr_enbls[6] Y=led_disp_d6_o
.attr src "iceriver/catboard.v:770"
.gate $_TBUF_ A=led_disp_inst_digit_shf[5] E=led_disp_inst_drvr_enbls[5] Y=led_disp_d5_o
.attr src "iceriver/catboard.v:756"
.gate $_TBUF_ A=led_disp_inst_digit_shf[4] E=led_disp_inst_drvr_enbls[4] Y=led_disp_d4_o
.attr src "iceriver/catboard.v:742"
.gate $_TBUF_ A=led_disp_inst_digit_shf[3] E=led_disp_inst_drvr_enbls[3] Y=led_disp_d3_o
.attr src "iceriver/catboard.v:728"
.gate $_TBUF_ A=led_disp_inst_digit_shf[2] E=led_disp_inst_drvr_enbls[2] Y=led_disp_d2_o
.attr src "iceriver/catboard.v:714"
.gate $_TBUF_ A=led_disp_inst_digit_shf[1] E=led_disp_inst_drvr_enbls[1] Y=led_disp_d1_o
.attr src "iceriver/catboard.v:700"
.gate $_TBUF_ A=led_disp_inst_digit_shf[0] E=led_disp_inst_drvr_enbls[0] Y=led_disp_d0_o
.attr src "iceriver/catboard.v:686"
.gate SB_DFFSS C=sdram_clk_i D=$abc$16621$n1478 Q=led_status[0] S=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:853|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=sdram_clk_i D=$abc$16621$n1479 Q=led_status[1] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:853|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=sdram_clk_i D=$abc$16621$n1480 Q=led_status[2] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:853|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=sdram_clk_i D=$abc$16621$n1480 Q=test_status[0] S=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:853|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$0\test_status[7:0][1] Q=test_status[1]
.attr src "iceriver/catboard.v:853|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=sdram_clk_i D=$abc$16621$n1478 Q=test_status[3] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:853|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=sdram_clk_i D=$abc$16621$n192 Q=test_status[5] S=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:853|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=sdram_clk_i D=$abc$16621$n1474 Q=test_status[6] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:853|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=sdram_clk_i D=$abc$16621$n1470 Q=memory_test_inst_rand_load S=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:853|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=sdram_clk_i D=$0\memory_test_inst_rd_enable[0:0] E=$abc$16621$n184 Q=memory_test_inst_rd_enable
.attr src "iceriver/catboard.v:853|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=$0\memory_test_inst_rand_enable[0:0] E=$0\test_status[7:0][1] Q=memory_test_inst_rand_enable
.attr src "iceriver/catboard.v:853|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$16621$n1440 E=$abc$16621$n188 Q=memory_test_inst_address[0] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:853|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$16621$n1441 E=$abc$16621$n188 Q=memory_test_inst_address[1] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:853|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$16621$n1442 E=$abc$16621$n188 Q=memory_test_inst_address[2] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:853|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$16621$n1443 E=$abc$16621$n188 Q=memory_test_inst_address[3] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:853|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$16621$n1444 E=$abc$16621$n188 Q=memory_test_inst_address[4] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:853|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$16621$n1445 E=$abc$16621$n188 Q=memory_test_inst_address[5] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:853|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$16621$n1446 E=$abc$16621$n188 Q=memory_test_inst_address[6] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:853|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$16621$n1447 E=$abc$16621$n188 Q=memory_test_inst_address[7] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:853|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$16621$n1448 E=$abc$16621$n188 Q=memory_test_inst_address[8] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:853|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$16621$n1449 E=$abc$16621$n188 Q=memory_test_inst_address[9] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:853|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$16621$n1450 E=$abc$16621$n188 Q=memory_test_inst_address[10] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:853|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$16621$n1451 E=$abc$16621$n188 Q=memory_test_inst_address[11] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:853|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$16621$n1452 E=$abc$16621$n188 Q=memory_test_inst_address[12] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:853|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$16621$n1453 E=$abc$16621$n188 Q=memory_test_inst_address[13] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:853|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$16621$n1454 E=$abc$16621$n188 Q=memory_test_inst_address[14] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:853|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$16621$n1455 E=$abc$16621$n188 Q=memory_test_inst_address[15] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:853|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$16621$n1456 E=$abc$16621$n188 Q=memory_test_inst_address[16] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:853|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$16621$n1457 E=$abc$16621$n188 Q=memory_test_inst_address[17] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:853|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$16621$n1458 E=$abc$16621$n188 Q=memory_test_inst_address[18] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:853|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$16621$n1459 E=$abc$16621$n188 Q=memory_test_inst_address[19] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:853|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$16621$n1460 E=$abc$16621$n188 Q=memory_test_inst_address[20] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:853|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$16621$n1461 E=$abc$16621$n188 Q=memory_test_inst_address[21] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:853|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$16621$n1462 E=$abc$16621$n188 Q=memory_test_inst_address[22] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:853|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$16621$n1463 E=$abc$16621$n188 Q=memory_test_inst_address[23] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:853|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$16621$n1464 E=$abc$16621$n188 Q=memory_test_inst_address[24] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:853|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$16621$n1465 E=$abc$16621$n188 Q=memory_test_inst_address[25] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:853|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$16621$n1466 E=$abc$16621$n188 Q=memory_test_inst_address[26] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:853|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=$0\memory_test_inst_rd_enable[0:0] E=$abc$16621$n195 Q=memory_test_inst_wr_enable
.attr src "iceriver/catboard.v:853|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$16621$n1385 E=$abc$16621$n210 Q=memory_test_inst_error R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:853|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$0\SDRAM_TEST_MEMORY_TEST_INST_RAND_GEN_RAND_SHIFT.xor_bit[31:0] E=$abc$16621$n213 Q=memory_test_inst_rand_gen_shfreg[0] R=memory_test_inst_rand_load
.attr src "iceriver/catboard.v:834|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[0] E=$abc$16621$n213 Q=memory_test_inst_rand_gen_shfreg[1] S=memory_test_inst_rand_load
.attr src "iceriver/catboard.v:834|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[1] E=$abc$16621$n213 Q=memory_test_inst_rand_gen_shfreg[2] R=memory_test_inst_rand_load
.attr src "iceriver/catboard.v:834|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[2] E=$abc$16621$n213 Q=memory_test_inst_rand_gen_shfreg[3] S=memory_test_inst_rand_load
.attr src "iceriver/catboard.v:834|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[3] E=$abc$16621$n213 Q=memory_test_inst_rand_gen_shfreg[4] R=memory_test_inst_rand_load
.attr src "iceriver/catboard.v:834|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[4] E=$abc$16621$n213 Q=memory_test_inst_rand_gen_shfreg[5] S=memory_test_inst_rand_load
.attr src "iceriver/catboard.v:834|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[5] E=$abc$16621$n213 Q=memory_test_inst_rand_gen_shfreg[6] R=memory_test_inst_rand_load
.attr src "iceriver/catboard.v:834|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[6] E=$abc$16621$n213 Q=memory_test_inst_rand_gen_shfreg[7] R=memory_test_inst_rand_load
.attr src "iceriver/catboard.v:834|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[7] E=$abc$16621$n213 Q=memory_test_inst_rand_gen_shfreg[8] R=memory_test_inst_rand_load
.attr src "iceriver/catboard.v:834|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[8] E=$abc$16621$n213 Q=memory_test_inst_rand_gen_shfreg[9] R=memory_test_inst_rand_load
.attr src "iceriver/catboard.v:834|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[9] E=$abc$16621$n213 Q=memory_test_inst_rand_gen_shfreg[10] R=memory_test_inst_rand_load
.attr src "iceriver/catboard.v:834|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[10] E=$abc$16621$n213 Q=memory_test_inst_rand_gen_shfreg[11] R=memory_test_inst_rand_load
.attr src "iceriver/catboard.v:834|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[11] E=$abc$16621$n213 Q=memory_test_inst_rand_gen_shfreg[12] R=memory_test_inst_rand_load
.attr src "iceriver/catboard.v:834|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[12] E=$abc$16621$n213 Q=memory_test_inst_rand_gen_shfreg[13] R=memory_test_inst_rand_load
.attr src "iceriver/catboard.v:834|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[13] E=$abc$16621$n213 Q=memory_test_inst_rand_gen_shfreg[14] R=memory_test_inst_rand_load
.attr src "iceriver/catboard.v:834|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[14] E=$abc$16621$n213 Q=memory_test_inst_rand_gen_shfreg[15] R=memory_test_inst_rand_load
.attr src "iceriver/catboard.v:834|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=sdram_clk_i D=led_disp_inst_digit_shf[7] E=$abc$16621$n216 Q=led_disp_inst_digit_shf[0] S=$abc$16621$n5
.attr src "iceriver/catboard.v:793|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=led_disp_inst_digit_shf[0] E=$abc$16621$n216 Q=led_disp_inst_digit_shf[1] R=$abc$16621$n5
.attr src "iceriver/catboard.v:793|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=led_disp_inst_digit_shf[1] E=$abc$16621$n216 Q=led_disp_inst_digit_shf[2] R=$abc$16621$n5
.attr src "iceriver/catboard.v:793|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=led_disp_inst_digit_shf[2] E=$abc$16621$n216 Q=led_disp_inst_digit_shf[3] R=$abc$16621$n5
.attr src "iceriver/catboard.v:793|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=led_disp_inst_digit_shf[3] E=$abc$16621$n216 Q=led_disp_inst_digit_shf[4] R=$abc$16621$n5
.attr src "iceriver/catboard.v:793|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=led_disp_inst_digit_shf[4] E=$abc$16621$n216 Q=led_disp_inst_digit_shf[5] R=$abc$16621$n5
.attr src "iceriver/catboard.v:793|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=led_disp_inst_digit_shf[5] E=$abc$16621$n216 Q=led_disp_inst_digit_shf[6] R=$abc$16621$n5
.attr src "iceriver/catboard.v:793|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=led_disp_inst_digit_shf[6] E=$abc$16621$n216 Q=led_disp_inst_digit_shf[7] R=$abc$16621$n5
.attr src "iceriver/catboard.v:793|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSS C=sdram_clk_i D=$abc$16621$n5 Q=led_disp_inst_initialized S=led_disp_inst_initialized
.attr src "iceriver/catboard.v:793|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=sdram_clk_i D=$auto$wreduce.cc:347:run$6659[0] E=led_disp_inst_initialized Q=led_disp_inst_seg_timer[0] R=$abc$16621$n1
.attr src "iceriver/catboard.v:793|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$16621$n1807 E=$abc$16621$n224 Q=led_disp_inst_seg_timer[1] R=$abc$16621$n1
.attr src "iceriver/catboard.v:793|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=sdram_clk_i D=$auto$wreduce.cc:347:run$6659[2] E=led_disp_inst_initialized Q=led_disp_inst_seg_timer[2] S=$abc$16621$n1
.attr src "iceriver/catboard.v:793|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$auto$wreduce.cc:347:run$6659[3] E=led_disp_inst_initialized Q=led_disp_inst_seg_timer[3] R=$abc$16621$n1
.attr src "iceriver/catboard.v:793|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=sdram_clk_i D=$auto$wreduce.cc:347:run$6659[4] E=led_disp_inst_initialized Q=led_disp_inst_seg_timer[4] S=$abc$16621$n1
.attr src "iceriver/catboard.v:793|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$auto$wreduce.cc:347:run$6659[5] E=led_disp_inst_initialized Q=led_disp_inst_seg_timer[5] R=$abc$16621$n1
.attr src "iceriver/catboard.v:793|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=sdram_clk_i D=$auto$wreduce.cc:347:run$6659[6] E=led_disp_inst_initialized Q=led_disp_inst_seg_timer[6] S=$abc$16621$n1
.attr src "iceriver/catboard.v:793|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$auto$wreduce.cc:347:run$6659[7] E=led_disp_inst_initialized Q=led_disp_inst_seg_timer[7] R=$abc$16621$n1
.attr src "iceriver/catboard.v:793|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$auto$wreduce.cc:347:run$6659[8] E=led_disp_inst_initialized Q=led_disp_inst_seg_timer[8] R=$abc$16621$n1
.attr src "iceriver/catboard.v:793|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=sdram_clk_i D=$auto$wreduce.cc:347:run$6659[9] E=led_disp_inst_initialized Q=led_disp_inst_seg_timer[9] S=$abc$16621$n1
.attr src "iceriver/catboard.v:793|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=$0\led_disp_inst_blank[0:0] E=$abc$16621$n225 Q=led_disp_inst_blank
.attr src "iceriver/catboard.v:793|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$auto$wreduce.cc:347:run$6658[0] E=$abc$16621$n225 Q=led_disp_inst_seg_cntr[0] R=$abc$16621$n3
.attr src "iceriver/catboard.v:793|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=sdram_clk_i D=$abc$16621$n1806 E=$abc$16621$n231 Q=led_disp_inst_seg_cntr[1] S=$abc$16621$n3
.attr src "iceriver/catboard.v:793|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=sdram_clk_i D=$auto$wreduce.cc:347:run$6658[2] E=$abc$16621$n225 Q=led_disp_inst_seg_cntr[2] S=$abc$16621$n3
.attr src "iceriver/catboard.v:793|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=sdram_clk_i D=led_disp_inst_seg_mask[6] E=$abc$16621$n215 Q=led_disp_inst_seg_mask[0] S=$abc$16621$n5
.attr src "iceriver/catboard.v:793|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=led_disp_inst_seg_mask[0] E=$abc$16621$n215 Q=led_disp_inst_seg_mask[1] R=$abc$16621$n5
.attr src "iceriver/catboard.v:793|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=sdram_clk_i D=led_disp_inst_seg_mask[1] E=$abc$16621$n215 Q=led_disp_inst_seg_mask[2] S=$abc$16621$n5
.attr src "iceriver/catboard.v:793|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=led_disp_inst_seg_mask[2] E=$abc$16621$n215 Q=led_disp_inst_seg_mask[3] R=$abc$16621$n5
.attr src "iceriver/catboard.v:793|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=sdram_clk_i D=led_disp_inst_seg_mask[3] E=$abc$16621$n215 Q=led_disp_inst_seg_mask[4] S=$abc$16621$n5
.attr src "iceriver/catboard.v:793|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=led_disp_inst_seg_mask[4] E=$abc$16621$n215 Q=led_disp_inst_seg_mask[5] R=$abc$16621$n5
.attr src "iceriver/catboard.v:793|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=led_disp_inst_seg_mask[5] E=$abc$16621$n215 Q=led_disp_inst_seg_mask[6] R=$abc$16621$n5
.attr src "iceriver/catboard.v:793|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSS C=sdram_clk_i D=$abc$16621$n797 Q=initialized S=initialized
.attr src "iceriver/catboard.v:204|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=pb_i Q=pb_prev
.attr src "iceriver/catboard.v:187|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=sdram_clk_i D=pb_i E=$abc$16621$n236 Q=pb_debounced
.attr src "iceriver/catboard.v:187|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=sdram_clk_i D=$abc$16621$n1333 Q=debounce_cntr[0] R=$abc$16621$n232
.attr src "iceriver/catboard.v:187|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=sdram_clk_i D=$abc$16621$n1335 E=$abc$16621$n239 Q=debounce_cntr[1] R=$abc$16621$n232
.attr src "iceriver/catboard.v:187|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=sdram_clk_i D=$abc$16621$n1337 Q=debounce_cntr[2] R=$abc$16621$n232
.attr src "iceriver/catboard.v:187|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=sdram_clk_i D=$abc$16621$n1339 Q=debounce_cntr[3] R=$abc$16621$n232
.attr src "iceriver/catboard.v:187|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=sdram_clk_i D=$abc$16621$n1341 Q=debounce_cntr[4] S=$abc$16621$n232
.attr src "iceriver/catboard.v:187|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=sdram_clk_i D=$abc$16621$n1343 Q=debounce_cntr[5] S=$abc$16621$n232
.attr src "iceriver/catboard.v:187|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$abc$16621$n691 Q=memory_test_inst_test_state[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$abc$16621$n429 Q=memory_test_inst_test_state[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFS C=sdram_clk_i D=$abc$16621$n1809 Q=sdramCntl_inst_state_r[0] S=memory_test_inst_host_intf_rst_i
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.gate SB_DFFR C=sdram_clk_i D=$abc$16621$n738 Q=sdramCntl_inst_state_r[1] R=memory_test_inst_host_intf_rst_i
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=$abc$16621$n598 Q=sdramCntl_inst_state_r[2] R=memory_test_inst_host_intf_rst_i
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=$abc$16621$n419 Q=sdramCntl_inst_state_r[3] R=memory_test_inst_host_intf_rst_i
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=$abc$16621$n416 Q=sdramCntl_inst_state_r[4] R=memory_test_inst_host_intf_rst_i
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=$abc$16621$n712 Q=sdramCntl_inst_state_r[5] R=memory_test_inst_host_intf_rst_i
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=$abc$16621$n717 Q=sdramCntl_inst_state_r[6] R=memory_test_inst_host_intf_rst_i
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFS C=sdram_clk_i D=sdramCntl_inst_cmd_x[0] Q=sdramCntl_inst_sd_intf_we S=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.gate SB_DFFS C=sdram_clk_i D=sdramCntl_inst_cmd_x[1] Q=sdramCntl_inst_sd_intf_cas S=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.gate SB_DFFS C=sdram_clk_i D=sdramCntl_inst_cmd_x[2] Q=sdramCntl_inst_sd_intf_ras S=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sAddr_x[0] E=$abc$16621$n243 Q=sdramCntl_inst_sAddr_r[0] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sAddr_x[1] E=$abc$16621$n243 Q=sdramCntl_inst_sAddr_r[1] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sAddr_x[2] E=$abc$16621$n243 Q=sdramCntl_inst_sAddr_r[2] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sAddr_x[3] E=$abc$16621$n243 Q=sdramCntl_inst_sAddr_r[3] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sAddr_x[4] E=$abc$16621$n243 Q=sdramCntl_inst_sAddr_r[4] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sAddr_x[5] E=$abc$16621$n243 Q=sdramCntl_inst_sAddr_r[5] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sAddr_x[6] E=$abc$16621$n243 Q=sdramCntl_inst_sAddr_r[6] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sAddr_x[7] E=$abc$16621$n243 Q=sdramCntl_inst_sAddr_r[7] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sAddr_x[8] E=$abc$16621$n243 Q=sdramCntl_inst_sAddr_r[8] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sAddr_x[9] E=$abc$16621$n243 Q=sdramCntl_inst_sAddr_r[9] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sAddr_x[10] E=$abc$16621$n243 Q=sdramCntl_inst_sAddr_r[10] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sAddr_x[11] E=$abc$16621$n243 Q=sdramCntl_inst_sAddr_r[11] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sAddr_x[12] E=$abc$16621$n243 Q=sdramCntl_inst_sAddr_r[12] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sDataDir_x E=$abc$16621$n294 Q=sdramCntl_inst_sDataDir_r R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_rdPipeline_r[0] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rdPipeline_r[2] Q=sdramCntl_inst_rdPipeline_r[1] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rdPipeline_r[3] Q=sdramCntl_inst_rdPipeline_r[2] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rdPipeline_r[4] Q=sdramCntl_inst_rdPipeline_r[3] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rdPipeline_x[4] Q=sdramCntl_inst_rdPipeline_r[4] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_address[22] Q=sdramCntl_inst_ba_r[0] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_address[23] Q=sdramCntl_inst_ba_r[1] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[0] Q=sdramCntl_inst_rfshCntr_r[0] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[1] Q=sdramCntl_inst_rfshCntr_r[1] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[2] Q=sdramCntl_inst_rfshCntr_r[2] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[3] Q=sdramCntl_inst_rfshCntr_r[3] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[4] Q=sdramCntl_inst_rfshCntr_r[4] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[5] Q=sdramCntl_inst_rfshCntr_r[5] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[6] Q=sdramCntl_inst_rfshCntr_r[6] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[7] Q=sdramCntl_inst_rfshCntr_r[7] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[8] Q=sdramCntl_inst_rfshCntr_r[8] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[9] Q=sdramCntl_inst_rfshCntr_r[9] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[10] Q=sdramCntl_inst_rfshCntr_r[10] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[11] Q=sdramCntl_inst_rfshCntr_r[11] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[12] Q=sdramCntl_inst_rfshCntr_r[12] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[13] Q=sdramCntl_inst_rfshCntr_r[13] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_refTimer_x[0] Q=sdramCntl_inst_refTimer_r[0] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFES C=sdram_clk_i D=sdramCntl_inst_refTimer_x[1] E=$abc$16621$n297 Q=sdramCntl_inst_refTimer_r[1] S=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:28"
.gate SB_DFFS C=sdram_clk_i D=sdramCntl_inst_refTimer_x[2] Q=sdramCntl_inst_refTimer_r[2] S=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.gate SB_DFFS C=sdram_clk_i D=sdramCntl_inst_refTimer_x[3] Q=sdramCntl_inst_refTimer_r[3] S=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_refTimer_x[4] Q=sdramCntl_inst_refTimer_r[4] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_refTimer_x[5] Q=sdramCntl_inst_refTimer_r[5] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_refTimer_x[6] Q=sdramCntl_inst_refTimer_r[6] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_refTimer_x[7] Q=sdramCntl_inst_refTimer_r[7] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFS C=sdram_clk_i D=sdramCntl_inst_refTimer_x[8] Q=sdramCntl_inst_refTimer_r[8] S=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.gate SB_DFFS C=sdram_clk_i D=sdramCntl_inst_refTimer_x[9] Q=sdramCntl_inst_refTimer_r[9] S=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[0] Q=sdramCntl_inst_sData_r[0] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[1] Q=sdramCntl_inst_sData_r[1] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[2] Q=sdramCntl_inst_sData_r[2] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[3] Q=sdramCntl_inst_sData_r[3] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[4] Q=sdramCntl_inst_sData_r[4] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[5] Q=sdramCntl_inst_sData_r[5] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[6] Q=sdramCntl_inst_sData_r[6] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[7] Q=sdramCntl_inst_sData_r[7] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[8] Q=sdramCntl_inst_sData_r[8] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[9] Q=sdramCntl_inst_sData_r[9] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[10] Q=sdramCntl_inst_sData_r[10] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[11] Q=sdramCntl_inst_sData_r[11] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[12] Q=sdramCntl_inst_sData_r[12] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[13] Q=sdramCntl_inst_sData_r[13] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[14] Q=sdramCntl_inst_sData_r[14] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[15] Q=sdramCntl_inst_sData_r[15] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[22] E=$abc$16621$n299 Q=sdramCntl_inst_activeBank_r[0] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[23] E=$abc$16621$n299 Q=sdramCntl_inst_activeBank_r[1] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_wrPipeline_x Q=sdramCntl_inst_wrPipeline_r[0] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[0] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[0] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[1] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[1] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[2] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[2] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[3] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[3] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[4] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[4] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[5] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[5] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[6] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[6] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[7] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[7] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[8] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[8] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[9] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[9] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[10] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[10] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[11] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[11] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[12] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[12] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[13] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[13] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[14] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[14] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[15] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[15] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_wrTimer_x[0] Q=sdramCntl_inst_wrTimer_r[0] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_wrTimer_x[1] Q=sdramCntl_inst_wrTimer_r[1] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_timer_x[0] E=$abc$16621$n302 Q=sdramCntl_inst_timer_r[0] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_timer_x[1] E=$abc$16621$n303 Q=sdramCntl_inst_timer_r[1] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_timer_x[2] E=$abc$16621$n302 Q=sdramCntl_inst_timer_r[2] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_timer_x[3] E=$abc$16621$n302 Q=sdramCntl_inst_timer_r[3] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_timer_x[4] E=$abc$16621$n302 Q=sdramCntl_inst_timer_r[4] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_timer_x[5] E=$abc$16621$n302 Q=sdramCntl_inst_timer_r[5] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_timer_x[6] E=$abc$16621$n302 Q=sdramCntl_inst_timer_r[6] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_timer_x[7] E=$abc$16621$n302 Q=sdramCntl_inst_timer_r[7] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_timer_x[8] E=$abc$16621$n302 Q=sdramCntl_inst_timer_r[8] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_timer_x[9] E=$abc$16621$n302 Q=sdramCntl_inst_timer_r[9] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_timer_x[10] E=$abc$16621$n302 Q=sdramCntl_inst_timer_r[10] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rasTimer_x[0] Q=sdramCntl_inst_rasTimer_r[0] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rasTimer_x[1] Q=sdramCntl_inst_rasTimer_r[1] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rasTimer_x[2] Q=sdramCntl_inst_rasTimer_r[2] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[9] E=$abc$16621$n309 Q=sdramCntl_inst_activeRow_r[0][0] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[10] E=$abc$16621$n309 Q=sdramCntl_inst_activeRow_r[0][1] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[11] E=$abc$16621$n309 Q=sdramCntl_inst_activeRow_r[0][2] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[12] E=$abc$16621$n309 Q=sdramCntl_inst_activeRow_r[0][3] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[13] E=$abc$16621$n309 Q=sdramCntl_inst_activeRow_r[0][4] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[14] E=$abc$16621$n309 Q=sdramCntl_inst_activeRow_r[0][5] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[15] E=$abc$16621$n309 Q=sdramCntl_inst_activeRow_r[0][6] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[16] E=$abc$16621$n309 Q=sdramCntl_inst_activeRow_r[0][7] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[17] E=$abc$16621$n309 Q=sdramCntl_inst_activeRow_r[0][8] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[18] E=$abc$16621$n309 Q=sdramCntl_inst_activeRow_r[0][9] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[19] E=$abc$16621$n309 Q=sdramCntl_inst_activeRow_r[0][10] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[20] E=$abc$16621$n309 Q=sdramCntl_inst_activeRow_r[0][11] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[21] E=$abc$16621$n309 Q=sdramCntl_inst_activeRow_r[0][12] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[9] E=$abc$16621$n314 Q=sdramCntl_inst_activeRow_r[1][0] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[10] E=$abc$16621$n314 Q=sdramCntl_inst_activeRow_r[1][1] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[11] E=$abc$16621$n314 Q=sdramCntl_inst_activeRow_r[1][2] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[12] E=$abc$16621$n314 Q=sdramCntl_inst_activeRow_r[1][3] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[13] E=$abc$16621$n314 Q=sdramCntl_inst_activeRow_r[1][4] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[14] E=$abc$16621$n314 Q=sdramCntl_inst_activeRow_r[1][5] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[15] E=$abc$16621$n314 Q=sdramCntl_inst_activeRow_r[1][6] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[16] E=$abc$16621$n314 Q=sdramCntl_inst_activeRow_r[1][7] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[17] E=$abc$16621$n314 Q=sdramCntl_inst_activeRow_r[1][8] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[18] E=$abc$16621$n314 Q=sdramCntl_inst_activeRow_r[1][9] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[19] E=$abc$16621$n314 Q=sdramCntl_inst_activeRow_r[1][10] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[20] E=$abc$16621$n314 Q=sdramCntl_inst_activeRow_r[1][11] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[21] E=$abc$16621$n314 Q=sdramCntl_inst_activeRow_r[1][12] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[9] E=$abc$16621$n318 Q=sdramCntl_inst_activeRow_r[2][0] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[10] E=$abc$16621$n318 Q=sdramCntl_inst_activeRow_r[2][1] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[11] E=$abc$16621$n318 Q=sdramCntl_inst_activeRow_r[2][2] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[12] E=$abc$16621$n318 Q=sdramCntl_inst_activeRow_r[2][3] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[13] E=$abc$16621$n318 Q=sdramCntl_inst_activeRow_r[2][4] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[14] E=$abc$16621$n318 Q=sdramCntl_inst_activeRow_r[2][5] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[15] E=$abc$16621$n318 Q=sdramCntl_inst_activeRow_r[2][6] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[16] E=$abc$16621$n318 Q=sdramCntl_inst_activeRow_r[2][7] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[17] E=$abc$16621$n318 Q=sdramCntl_inst_activeRow_r[2][8] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[18] E=$abc$16621$n318 Q=sdramCntl_inst_activeRow_r[2][9] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[19] E=$abc$16621$n318 Q=sdramCntl_inst_activeRow_r[2][10] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[20] E=$abc$16621$n318 Q=sdramCntl_inst_activeRow_r[2][11] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[21] E=$abc$16621$n318 Q=sdramCntl_inst_activeRow_r[2][12] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[9] E=$abc$16621$n322 Q=sdramCntl_inst_activeRow_r[3][0] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[10] E=$abc$16621$n322 Q=sdramCntl_inst_activeRow_r[3][1] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[11] E=$abc$16621$n322 Q=sdramCntl_inst_activeRow_r[3][2] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[12] E=$abc$16621$n322 Q=sdramCntl_inst_activeRow_r[3][3] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[13] E=$abc$16621$n322 Q=sdramCntl_inst_activeRow_r[3][4] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[14] E=$abc$16621$n322 Q=sdramCntl_inst_activeRow_r[3][5] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[15] E=$abc$16621$n322 Q=sdramCntl_inst_activeRow_r[3][6] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[16] E=$abc$16621$n322 Q=sdramCntl_inst_activeRow_r[3][7] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[17] E=$abc$16621$n322 Q=sdramCntl_inst_activeRow_r[3][8] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[18] E=$abc$16621$n322 Q=sdramCntl_inst_activeRow_r[3][9] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[19] E=$abc$16621$n322 Q=sdramCntl_inst_activeRow_r[3][10] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[20] E=$abc$16621$n322 Q=sdramCntl_inst_activeRow_r[3][11] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[21] E=$abc$16621$n322 Q=sdramCntl_inst_activeRow_r[3][12] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_activeFlag_x[0] E=$abc$16621$n326 Q=sdramCntl_inst_activeFlag_r[0] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_activeFlag_x[1] E=$abc$16621$n326 Q=sdramCntl_inst_activeFlag_r[1] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_activeFlag_x[2] E=$abc$16621$n326 Q=sdramCntl_inst_activeFlag_r[2] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_activeFlag_x[3] E=$abc$16621$n326 Q=sdramCntl_inst_activeFlag_r[3] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:356|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.names sdram_clk_i clk
1 1
.names led_disp_d0_o d0
1 1
.names led_disp_d1_o d1
1 1
.names led_disp_d2_o d2
1 1
.names led_disp_d3_o d3
1 1
.names led_disp_d4_o d4
1 1
.names led_disp_d5_o d5
1 1
.names led_disp_d6_o d6
1 1
.names led_disp_d7_o d7
1 1
.names led_disp_d0_o led_disp_drvrs[0]
1 1
.names led_disp_d1_o led_disp_drvrs[1]
1 1
.names led_disp_d2_o led_disp_drvrs[2]
1 1
.names led_disp_d3_o led_disp_drvrs[3]
1 1
.names led_disp_d4_o led_disp_drvrs[4]
1 1
.names led_disp_d5_o led_disp_drvrs[5]
1 1
.names led_disp_d6_o led_disp_drvrs[6]
1 1
.names led_disp_d7_o led_disp_drvrs[7]
1 1
.names led_disp_d0_o led_disp_inst_inst_1_dummy
1 1
.names led_disp_d0_o led_disp_inst_inst_1_o_drvr
1 1
.names led_disp_d1_o led_disp_inst_inst_2_dummy
1 1
.names led_disp_d1_o led_disp_inst_inst_2_o_drvr
1 1
.names led_disp_d2_o led_disp_inst_inst_3_dummy
1 1
.names led_disp_d2_o led_disp_inst_inst_3_o_drvr
1 1
.names led_disp_d3_o led_disp_inst_inst_4_dummy
1 1
.names led_disp_d3_o led_disp_inst_inst_4_o_drvr
1 1
.names led_disp_d4_o led_disp_inst_inst_5_dummy
1 1
.names led_disp_d4_o led_disp_inst_inst_5_o_drvr
1 1
.names led_disp_d5_o led_disp_inst_inst_6_dummy
1 1
.names led_disp_d5_o led_disp_inst_inst_6_o_drvr
1 1
.names led_disp_d6_o led_disp_inst_inst_7_dummy
1 1
.names led_disp_d6_o led_disp_inst_inst_7_o_drvr
1 1
.names led_disp_d7_o led_disp_inst_inst_8_dummy
1 1
.names led_disp_d7_o led_disp_inst_inst_8_o_drvr
1 1
.names test_status[6] led_status[3]
1 1
.names memory_test_inst_rand_gen_shfreg[0] memory_test_inst_rand_val[0]
1 1
.names memory_test_inst_rand_gen_shfreg[1] memory_test_inst_rand_val[1]
1 1
.names memory_test_inst_rand_gen_shfreg[2] memory_test_inst_rand_val[2]
1 1
.names memory_test_inst_rand_gen_shfreg[3] memory_test_inst_rand_val[3]
1 1
.names memory_test_inst_rand_gen_shfreg[4] memory_test_inst_rand_val[4]
1 1
.names memory_test_inst_rand_gen_shfreg[5] memory_test_inst_rand_val[5]
1 1
.names memory_test_inst_rand_gen_shfreg[6] memory_test_inst_rand_val[6]
1 1
.names memory_test_inst_rand_gen_shfreg[7] memory_test_inst_rand_val[7]
1 1
.names memory_test_inst_rand_gen_shfreg[8] memory_test_inst_rand_val[8]
1 1
.names memory_test_inst_rand_gen_shfreg[9] memory_test_inst_rand_val[9]
1 1
.names memory_test_inst_rand_gen_shfreg[10] memory_test_inst_rand_val[10]
1 1
.names memory_test_inst_rand_gen_shfreg[11] memory_test_inst_rand_val[11]
1 1
.names memory_test_inst_rand_gen_shfreg[12] memory_test_inst_rand_val[12]
1 1
.names memory_test_inst_rand_gen_shfreg[13] memory_test_inst_rand_val[13]
1 1
.names memory_test_inst_rand_gen_shfreg[14] memory_test_inst_rand_val[14]
1 1
.names memory_test_inst_rand_gen_shfreg[15] memory_test_inst_rand_val[15]
1 1
.names $undef memory_test_inst_test_state[2]
1 1
.names memory_test_inst_host_intf_rst_i reset
1 1
.names memory_test_inst_address[22] sdramCntl_inst_activeBank_x[0]
1 1
.names memory_test_inst_address[23] sdramCntl_inst_activeBank_x[1]
1 1
.names memory_test_inst_address[9] sdramCntl_inst_activeRow_x[0][0]
1 1
.names memory_test_inst_address[10] sdramCntl_inst_activeRow_x[0][1]
1 1
.names memory_test_inst_address[11] sdramCntl_inst_activeRow_x[0][2]
1 1
.names memory_test_inst_address[12] sdramCntl_inst_activeRow_x[0][3]
1 1
.names memory_test_inst_address[13] sdramCntl_inst_activeRow_x[0][4]
1 1
.names memory_test_inst_address[14] sdramCntl_inst_activeRow_x[0][5]
1 1
.names memory_test_inst_address[15] sdramCntl_inst_activeRow_x[0][6]
1 1
.names memory_test_inst_address[16] sdramCntl_inst_activeRow_x[0][7]
1 1
.names memory_test_inst_address[17] sdramCntl_inst_activeRow_x[0][8]
1 1
.names memory_test_inst_address[18] sdramCntl_inst_activeRow_x[0][9]
1 1
.names memory_test_inst_address[19] sdramCntl_inst_activeRow_x[0][10]
1 1
.names memory_test_inst_address[20] sdramCntl_inst_activeRow_x[0][11]
1 1
.names memory_test_inst_address[21] sdramCntl_inst_activeRow_x[0][12]
1 1
.names memory_test_inst_address[9] sdramCntl_inst_activeRow_x[1][0]
1 1
.names memory_test_inst_address[10] sdramCntl_inst_activeRow_x[1][1]
1 1
.names memory_test_inst_address[11] sdramCntl_inst_activeRow_x[1][2]
1 1
.names memory_test_inst_address[12] sdramCntl_inst_activeRow_x[1][3]
1 1
.names memory_test_inst_address[13] sdramCntl_inst_activeRow_x[1][4]
1 1
.names memory_test_inst_address[14] sdramCntl_inst_activeRow_x[1][5]
1 1
.names memory_test_inst_address[15] sdramCntl_inst_activeRow_x[1][6]
1 1
.names memory_test_inst_address[16] sdramCntl_inst_activeRow_x[1][7]
1 1
.names memory_test_inst_address[17] sdramCntl_inst_activeRow_x[1][8]
1 1
.names memory_test_inst_address[18] sdramCntl_inst_activeRow_x[1][9]
1 1
.names memory_test_inst_address[19] sdramCntl_inst_activeRow_x[1][10]
1 1
.names memory_test_inst_address[20] sdramCntl_inst_activeRow_x[1][11]
1 1
.names memory_test_inst_address[21] sdramCntl_inst_activeRow_x[1][12]
1 1
.names memory_test_inst_address[9] sdramCntl_inst_activeRow_x[2][0]
1 1
.names memory_test_inst_address[10] sdramCntl_inst_activeRow_x[2][1]
1 1
.names memory_test_inst_address[11] sdramCntl_inst_activeRow_x[2][2]
1 1
.names memory_test_inst_address[12] sdramCntl_inst_activeRow_x[2][3]
1 1
.names memory_test_inst_address[13] sdramCntl_inst_activeRow_x[2][4]
1 1
.names memory_test_inst_address[14] sdramCntl_inst_activeRow_x[2][5]
1 1
.names memory_test_inst_address[15] sdramCntl_inst_activeRow_x[2][6]
1 1
.names memory_test_inst_address[16] sdramCntl_inst_activeRow_x[2][7]
1 1
.names memory_test_inst_address[17] sdramCntl_inst_activeRow_x[2][8]
1 1
.names memory_test_inst_address[18] sdramCntl_inst_activeRow_x[2][9]
1 1
.names memory_test_inst_address[19] sdramCntl_inst_activeRow_x[2][10]
1 1
.names memory_test_inst_address[20] sdramCntl_inst_activeRow_x[2][11]
1 1
.names memory_test_inst_address[21] sdramCntl_inst_activeRow_x[2][12]
1 1
.names memory_test_inst_address[9] sdramCntl_inst_activeRow_x[3][0]
1 1
.names memory_test_inst_address[10] sdramCntl_inst_activeRow_x[3][1]
1 1
.names memory_test_inst_address[11] sdramCntl_inst_activeRow_x[3][2]
1 1
.names memory_test_inst_address[12] sdramCntl_inst_activeRow_x[3][3]
1 1
.names memory_test_inst_address[13] sdramCntl_inst_activeRow_x[3][4]
1 1
.names memory_test_inst_address[14] sdramCntl_inst_activeRow_x[3][5]
1 1
.names memory_test_inst_address[15] sdramCntl_inst_activeRow_x[3][6]
1 1
.names memory_test_inst_address[16] sdramCntl_inst_activeRow_x[3][7]
1 1
.names memory_test_inst_address[17] sdramCntl_inst_activeRow_x[3][8]
1 1
.names memory_test_inst_address[18] sdramCntl_inst_activeRow_x[3][9]
1 1
.names memory_test_inst_address[19] sdramCntl_inst_activeRow_x[3][10]
1 1
.names memory_test_inst_address[20] sdramCntl_inst_activeRow_x[3][11]
1 1
.names memory_test_inst_address[21] sdramCntl_inst_activeRow_x[3][12]
1 1
.names memory_test_inst_address[22] sdramCntl_inst_ba_x[0]
1 1
.names memory_test_inst_address[23] sdramCntl_inst_ba_x[1]
1 1
.names memory_test_inst_address[22] sdramCntl_inst_bank_s[0]
1 1
.names memory_test_inst_address[23] sdramCntl_inst_bank_s[1]
1 1
.names sdramCntl_inst_sd_intf_we sdramCntl_inst_cmd_r[0]
1 1
.names sdramCntl_inst_sd_intf_cas sdramCntl_inst_cmd_r[1]
1 1
.names sdramCntl_inst_sd_intf_ras sdramCntl_inst_cmd_r[2]
1 1
.names memory_test_inst_address[0] sdramCntl_inst_col_s[0]
1 1
.names memory_test_inst_address[1] sdramCntl_inst_col_s[1]
1 1
.names memory_test_inst_address[2] sdramCntl_inst_col_s[2]
1 1
.names memory_test_inst_address[3] sdramCntl_inst_col_s[3]
1 1
.names memory_test_inst_address[4] sdramCntl_inst_col_s[4]
1 1
.names memory_test_inst_address[5] sdramCntl_inst_col_s[5]
1 1
.names memory_test_inst_address[6] sdramCntl_inst_col_s[6]
1 1
.names memory_test_inst_address[7] sdramCntl_inst_col_s[7]
1 1
.names memory_test_inst_address[8] sdramCntl_inst_col_s[8]
1 1
.names memory_test_inst_address[0] sdramCntl_inst_host_intf_addr_i[0]
1 1
.names memory_test_inst_address[1] sdramCntl_inst_host_intf_addr_i[1]
1 1
.names memory_test_inst_address[2] sdramCntl_inst_host_intf_addr_i[2]
1 1
.names memory_test_inst_address[3] sdramCntl_inst_host_intf_addr_i[3]
1 1
.names memory_test_inst_address[4] sdramCntl_inst_host_intf_addr_i[4]
1 1
.names memory_test_inst_address[5] sdramCntl_inst_host_intf_addr_i[5]
1 1
.names memory_test_inst_address[6] sdramCntl_inst_host_intf_addr_i[6]
1 1
.names memory_test_inst_address[7] sdramCntl_inst_host_intf_addr_i[7]
1 1
.names memory_test_inst_address[8] sdramCntl_inst_host_intf_addr_i[8]
1 1
.names memory_test_inst_address[9] sdramCntl_inst_host_intf_addr_i[9]
1 1
.names memory_test_inst_address[10] sdramCntl_inst_host_intf_addr_i[10]
1 1
.names memory_test_inst_address[11] sdramCntl_inst_host_intf_addr_i[11]
1 1
.names memory_test_inst_address[12] sdramCntl_inst_host_intf_addr_i[12]
1 1
.names memory_test_inst_address[13] sdramCntl_inst_host_intf_addr_i[13]
1 1
.names memory_test_inst_address[14] sdramCntl_inst_host_intf_addr_i[14]
1 1
.names memory_test_inst_address[15] sdramCntl_inst_host_intf_addr_i[15]
1 1
.names memory_test_inst_address[16] sdramCntl_inst_host_intf_addr_i[16]
1 1
.names memory_test_inst_address[17] sdramCntl_inst_host_intf_addr_i[17]
1 1
.names memory_test_inst_address[18] sdramCntl_inst_host_intf_addr_i[18]
1 1
.names memory_test_inst_address[19] sdramCntl_inst_host_intf_addr_i[19]
1 1
.names memory_test_inst_address[20] sdramCntl_inst_host_intf_addr_i[20]
1 1
.names memory_test_inst_address[21] sdramCntl_inst_host_intf_addr_i[21]
1 1
.names memory_test_inst_address[22] sdramCntl_inst_host_intf_addr_i[22]
1 1
.names memory_test_inst_address[23] sdramCntl_inst_host_intf_addr_i[23]
1 1
.names memory_test_inst_rand_gen_shfreg[0] sdramCntl_inst_host_intf_data_i[0]
1 1
.names memory_test_inst_rand_gen_shfreg[1] sdramCntl_inst_host_intf_data_i[1]
1 1
.names memory_test_inst_rand_gen_shfreg[2] sdramCntl_inst_host_intf_data_i[2]
1 1
.names memory_test_inst_rand_gen_shfreg[3] sdramCntl_inst_host_intf_data_i[3]
1 1
.names memory_test_inst_rand_gen_shfreg[4] sdramCntl_inst_host_intf_data_i[4]
1 1
.names memory_test_inst_rand_gen_shfreg[5] sdramCntl_inst_host_intf_data_i[5]
1 1
.names memory_test_inst_rand_gen_shfreg[6] sdramCntl_inst_host_intf_data_i[6]
1 1
.names memory_test_inst_rand_gen_shfreg[7] sdramCntl_inst_host_intf_data_i[7]
1 1
.names memory_test_inst_rand_gen_shfreg[8] sdramCntl_inst_host_intf_data_i[8]
1 1
.names memory_test_inst_rand_gen_shfreg[9] sdramCntl_inst_host_intf_data_i[9]
1 1
.names memory_test_inst_rand_gen_shfreg[10] sdramCntl_inst_host_intf_data_i[10]
1 1
.names memory_test_inst_rand_gen_shfreg[11] sdramCntl_inst_host_intf_data_i[11]
1 1
.names memory_test_inst_rand_gen_shfreg[12] sdramCntl_inst_host_intf_data_i[12]
1 1
.names memory_test_inst_rand_gen_shfreg[13] sdramCntl_inst_host_intf_data_i[13]
1 1
.names memory_test_inst_rand_gen_shfreg[14] sdramCntl_inst_host_intf_data_i[14]
1 1
.names memory_test_inst_rand_gen_shfreg[15] sdramCntl_inst_host_intf_data_i[15]
1 1
.names sdramCntl_inst_sdramData_r[0] sdramCntl_inst_host_intf_data_o[0]
1 1
.names sdramCntl_inst_sdramData_r[1] sdramCntl_inst_host_intf_data_o[1]
1 1
.names sdramCntl_inst_sdramData_r[2] sdramCntl_inst_host_intf_data_o[2]
1 1
.names sdramCntl_inst_sdramData_r[3] sdramCntl_inst_host_intf_data_o[3]
1 1
.names sdramCntl_inst_sdramData_r[4] sdramCntl_inst_host_intf_data_o[4]
1 1
.names sdramCntl_inst_sdramData_r[5] sdramCntl_inst_host_intf_data_o[5]
1 1
.names sdramCntl_inst_sdramData_r[6] sdramCntl_inst_host_intf_data_o[6]
1 1
.names sdramCntl_inst_sdramData_r[7] sdramCntl_inst_host_intf_data_o[7]
1 1
.names sdramCntl_inst_sdramData_r[8] sdramCntl_inst_host_intf_data_o[8]
1 1
.names sdramCntl_inst_sdramData_r[9] sdramCntl_inst_host_intf_data_o[9]
1 1
.names sdramCntl_inst_sdramData_r[10] sdramCntl_inst_host_intf_data_o[10]
1 1
.names sdramCntl_inst_sdramData_r[11] sdramCntl_inst_host_intf_data_o[11]
1 1
.names sdramCntl_inst_sdramData_r[12] sdramCntl_inst_host_intf_data_o[12]
1 1
.names sdramCntl_inst_sdramData_r[13] sdramCntl_inst_host_intf_data_o[13]
1 1
.names sdramCntl_inst_sdramData_r[14] sdramCntl_inst_host_intf_data_o[14]
1 1
.names sdramCntl_inst_sdramData_r[15] sdramCntl_inst_host_intf_data_o[15]
1 1
.names sdramCntl_inst_rdPipeline_r[1] sdramCntl_inst_rdPipeline_x[0]
1 1
.names sdramCntl_inst_rdPipeline_r[2] sdramCntl_inst_rdPipeline_x[1]
1 1
.names sdramCntl_inst_rdPipeline_r[3] sdramCntl_inst_rdPipeline_x[2]
1 1
.names sdramCntl_inst_rdPipeline_r[4] sdramCntl_inst_rdPipeline_x[3]
1 1
.names memory_test_inst_address[9] sdramCntl_inst_row_s[0]
1 1
.names memory_test_inst_address[10] sdramCntl_inst_row_s[1]
1 1
.names memory_test_inst_address[11] sdramCntl_inst_row_s[2]
1 1
.names memory_test_inst_address[12] sdramCntl_inst_row_s[3]
1 1
.names memory_test_inst_address[13] sdramCntl_inst_row_s[4]
1 1
.names memory_test_inst_address[14] sdramCntl_inst_row_s[5]
1 1
.names memory_test_inst_address[15] sdramCntl_inst_row_s[6]
1 1
.names memory_test_inst_address[16] sdramCntl_inst_row_s[7]
1 1
.names memory_test_inst_address[17] sdramCntl_inst_row_s[8]
1 1
.names memory_test_inst_address[18] sdramCntl_inst_row_s[9]
1 1
.names memory_test_inst_address[19] sdramCntl_inst_row_s[10]
1 1
.names memory_test_inst_address[20] sdramCntl_inst_row_s[11]
1 1
.names memory_test_inst_address[21] sdramCntl_inst_row_s[12]
1 1
.names memory_test_inst_rand_gen_shfreg[0] sdramCntl_inst_sData_x[0]
1 1
.names memory_test_inst_rand_gen_shfreg[1] sdramCntl_inst_sData_x[1]
1 1
.names memory_test_inst_rand_gen_shfreg[2] sdramCntl_inst_sData_x[2]
1 1
.names memory_test_inst_rand_gen_shfreg[3] sdramCntl_inst_sData_x[3]
1 1
.names memory_test_inst_rand_gen_shfreg[4] sdramCntl_inst_sData_x[4]
1 1
.names memory_test_inst_rand_gen_shfreg[5] sdramCntl_inst_sData_x[5]
1 1
.names memory_test_inst_rand_gen_shfreg[6] sdramCntl_inst_sData_x[6]
1 1
.names memory_test_inst_rand_gen_shfreg[7] sdramCntl_inst_sData_x[7]
1 1
.names memory_test_inst_rand_gen_shfreg[8] sdramCntl_inst_sData_x[8]
1 1
.names memory_test_inst_rand_gen_shfreg[9] sdramCntl_inst_sData_x[9]
1 1
.names memory_test_inst_rand_gen_shfreg[10] sdramCntl_inst_sData_x[10]
1 1
.names memory_test_inst_rand_gen_shfreg[11] sdramCntl_inst_sData_x[11]
1 1
.names memory_test_inst_rand_gen_shfreg[12] sdramCntl_inst_sData_x[12]
1 1
.names memory_test_inst_rand_gen_shfreg[13] sdramCntl_inst_sData_x[13]
1 1
.names memory_test_inst_rand_gen_shfreg[14] sdramCntl_inst_sData_x[14]
1 1
.names memory_test_inst_rand_gen_shfreg[15] sdramCntl_inst_sData_x[15]
1 1
.names sdramCntl_inst_sd_intf_dq[0] sdramCntl_inst_sDriver[0]
1 1
.names sdramCntl_inst_sd_intf_dq[1] sdramCntl_inst_sDriver[1]
1 1
.names sdramCntl_inst_sd_intf_dq[2] sdramCntl_inst_sDriver[2]
1 1
.names sdramCntl_inst_sd_intf_dq[3] sdramCntl_inst_sDriver[3]
1 1
.names sdramCntl_inst_sd_intf_dq[4] sdramCntl_inst_sDriver[4]
1 1
.names sdramCntl_inst_sd_intf_dq[5] sdramCntl_inst_sDriver[5]
1 1
.names sdramCntl_inst_sd_intf_dq[6] sdramCntl_inst_sDriver[6]
1 1
.names sdramCntl_inst_sd_intf_dq[7] sdramCntl_inst_sDriver[7]
1 1
.names sdramCntl_inst_sd_intf_dq[8] sdramCntl_inst_sDriver[8]
1 1
.names sdramCntl_inst_sd_intf_dq[9] sdramCntl_inst_sDriver[9]
1 1
.names sdramCntl_inst_sd_intf_dq[10] sdramCntl_inst_sDriver[10]
1 1
.names sdramCntl_inst_sd_intf_dq[11] sdramCntl_inst_sDriver[11]
1 1
.names sdramCntl_inst_sd_intf_dq[12] sdramCntl_inst_sDriver[12]
1 1
.names sdramCntl_inst_sd_intf_dq[13] sdramCntl_inst_sDriver[13]
1 1
.names sdramCntl_inst_sd_intf_dq[14] sdramCntl_inst_sDriver[14]
1 1
.names sdramCntl_inst_sd_intf_dq[15] sdramCntl_inst_sDriver[15]
1 1
.names sdramCntl_inst_sAddr_r[0] sdramCntl_inst_sd_intf_addr[0]
1 1
.names sdramCntl_inst_sAddr_r[1] sdramCntl_inst_sd_intf_addr[1]
1 1
.names sdramCntl_inst_sAddr_r[2] sdramCntl_inst_sd_intf_addr[2]
1 1
.names sdramCntl_inst_sAddr_r[3] sdramCntl_inst_sd_intf_addr[3]
1 1
.names sdramCntl_inst_sAddr_r[4] sdramCntl_inst_sd_intf_addr[4]
1 1
.names sdramCntl_inst_sAddr_r[5] sdramCntl_inst_sd_intf_addr[5]
1 1
.names sdramCntl_inst_sAddr_r[6] sdramCntl_inst_sd_intf_addr[6]
1 1
.names sdramCntl_inst_sAddr_r[7] sdramCntl_inst_sd_intf_addr[7]
1 1
.names sdramCntl_inst_sAddr_r[8] sdramCntl_inst_sd_intf_addr[8]
1 1
.names sdramCntl_inst_sAddr_r[9] sdramCntl_inst_sd_intf_addr[9]
1 1
.names sdramCntl_inst_sAddr_r[10] sdramCntl_inst_sd_intf_addr[10]
1 1
.names sdramCntl_inst_sAddr_r[11] sdramCntl_inst_sd_intf_addr[11]
1 1
.names sdramCntl_inst_sAddr_r[12] sdramCntl_inst_sd_intf_addr[12]
1 1
.names memory_test_inst_address[22] sdramCntl_inst_sd_intf_bs[0]
1 1
.names memory_test_inst_address[23] sdramCntl_inst_sd_intf_bs[1]
1 1
.names $true sdramCntl_inst_sd_intf_cke
1 1
.names $false sdramCntl_inst_sd_intf_cs
1 1
.names $false sdramCntl_inst_sd_intf_dqmh
1 1
.names $false sdramCntl_inst_sd_intf_dqml
1 1
.names sdramCntl_inst_sd_intf_dq[0] sdramCntl_inst_sdramData_x[0]
1 1
.names sdramCntl_inst_sd_intf_dq[1] sdramCntl_inst_sdramData_x[1]
1 1
.names sdramCntl_inst_sd_intf_dq[2] sdramCntl_inst_sdramData_x[2]
1 1
.names sdramCntl_inst_sd_intf_dq[3] sdramCntl_inst_sdramData_x[3]
1 1
.names sdramCntl_inst_sd_intf_dq[4] sdramCntl_inst_sdramData_x[4]
1 1
.names sdramCntl_inst_sd_intf_dq[5] sdramCntl_inst_sdramData_x[5]
1 1
.names sdramCntl_inst_sd_intf_dq[6] sdramCntl_inst_sdramData_x[6]
1 1
.names sdramCntl_inst_sd_intf_dq[7] sdramCntl_inst_sdramData_x[7]
1 1
.names sdramCntl_inst_sd_intf_dq[8] sdramCntl_inst_sdramData_x[8]
1 1
.names sdramCntl_inst_sd_intf_dq[9] sdramCntl_inst_sdramData_x[9]
1 1
.names sdramCntl_inst_sd_intf_dq[10] sdramCntl_inst_sdramData_x[10]
1 1
.names sdramCntl_inst_sd_intf_dq[11] sdramCntl_inst_sdramData_x[11]
1 1
.names sdramCntl_inst_sd_intf_dq[12] sdramCntl_inst_sdramData_x[12]
1 1
.names sdramCntl_inst_sd_intf_dq[13] sdramCntl_inst_sdramData_x[13]
1 1
.names sdramCntl_inst_sd_intf_dq[14] sdramCntl_inst_sdramData_x[14]
1 1
.names sdramCntl_inst_sd_intf_dq[15] sdramCntl_inst_sdramData_x[15]
1 1
.names $false sdramCntl_inst_wrPipeline_r[1]
1 1
.names $false sdramCntl_inst_wrPipeline_r[2]
1 1
.names $false sdramCntl_inst_wrPipeline_r[3]
1 1
.names $false sdramCntl_inst_wrPipeline_r[4]
1 1
.names master_clk_i sdram_clk_o
1 1
.names test_status[6] test_status[2]
1 1
.names test_status[5] test_status[4]
1 1
.names $false test_status[7]
1 1
.end
