Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Nov 12 21:28:12 2019
| Host         : abencoado running 64-bit Manjaro Linux
| Command      : report_methodology -file DCTCop_wrapper_methodology_drc_routed.rpt -pb DCTCop_wrapper_methodology_drc_routed.pb -rpx DCTCop_wrapper_methodology_drc_routed.rpx
| Design       : DCTCop_wrapper
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 30
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 5          |
| TIMING-9  | Warning  | Unknown CDC Logic             | 1          |
| TIMING-18 | Warning  | Missing input or output delay | 1          |
| TIMING-20 | Warning  | Non-clocked latch             | 23         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/CLR, DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/CLR, DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/CLR, DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/CLR, DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/CLR, DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/CLR, DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/CLR, DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/CLR, DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/CLR, DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/CLR, DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/CLR, DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/CLR, DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/CLR, DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/CLR, DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR, DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR, DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR, DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR, DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR, DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR, DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR, DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR, DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CLR, DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CLR, DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CLR, DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset_0 relative to clock(s) diff_clock_rtl_clk_p
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[10] cannot be properly analyzed as its control pin DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[11] cannot be properly analyzed as its control pin DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[12] cannot be properly analyzed as its control pin DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[13] cannot be properly analyzed as its control pin DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[14] cannot be properly analyzed as its control pin DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[15] cannot be properly analyzed as its control pin DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[16] cannot be properly analyzed as its control pin DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[17] cannot be properly analyzed as its control pin DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[18] cannot be properly analyzed as its control pin DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[19] cannot be properly analyzed as its control pin DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[1] cannot be properly analyzed as its control pin DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[20] cannot be properly analyzed as its control pin DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[21] cannot be properly analyzed as its control pin DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[22] cannot be properly analyzed as its control pin DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[2] cannot be properly analyzed as its control pin DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[31] cannot be properly analyzed as its control pin DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[3] cannot be properly analyzed as its control pin DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[4] cannot be properly analyzed as its control pin DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[5] cannot be properly analyzed as its control pin DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[6] cannot be properly analyzed as its control pin DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[7] cannot be properly analyzed as its control pin DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[8] cannot be properly analyzed as its control pin DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[9] cannot be properly analyzed as its control pin DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/reg_data_out_reg[9]/G is not reached by a timing clock
Related violations: <none>


