/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 320 320 488 336)
	(text "INPUT" (rect 133 0 166 12)(font "Arial" (font_size 6)))
	(text "Clk" (rect 9 0 25 14)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 92 12)(pt 117 12))
		(line (pt 92 4)(pt 117 4))
		(line (pt 121 8)(pt 168 8))
		(line (pt 92 12)(pt 92 4))
		(line (pt 117 4)(pt 121 8))
		(line (pt 117 12)(pt 121 8))
	)
	(text "VCC" (rect 136 7 159 19)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect 320 240 488 256)
	(text "INPUT" (rect 133 0 166 12)(font "Arial" (font_size 6)))
	(text "Clk_50Mhz" (rect 9 0 70 14)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 92 12)(pt 117 12))
		(line (pt 92 4)(pt 117 4))
		(line (pt 121 8)(pt 168 8))
		(line (pt 92 12)(pt 92 4))
		(line (pt 117 4)(pt 121 8))
		(line (pt 117 12)(pt 121 8))
	)
	(text "VCC" (rect 136 7 159 19)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect 320 336 488 352)
	(text "INPUT" (rect 133 0 166 12)(font "Arial" (font_size 6)))
	(text "Reset_L" (rect 9 0 56 14)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 92 12)(pt 117 12))
		(line (pt 92 4)(pt 117 4))
		(line (pt 121 8)(pt 168 8))
		(line (pt 92 12)(pt 92 4))
		(line (pt 117 4)(pt 121 8))
		(line (pt 117 12)(pt 121 8))
	)
	(text "VCC" (rect 136 7 159 19)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect 320 304 488 320)
	(text "INPUT" (rect 133 0 166 12)(font "Arial" (font_size 6)))
	(text "Enable_H" (rect 9 0 62 14)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 92 12)(pt 117 12))
		(line (pt 92 4)(pt 117 4))
		(line (pt 121 8)(pt 168 8))
		(line (pt 92 12)(pt 92 4))
		(line (pt 117 4)(pt 121 8))
		(line (pt 117 12)(pt 121 8))
	)
	(text "VCC" (rect 136 7 159 19)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect 320 288 488 304)
	(text "INPUT" (rect 133 0 166 12)(font "Arial" (font_size 6)))
	(text "DataIn[2..0]" (rect 5 0 68 14)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 92 12)(pt 117 12))
		(line (pt 92 4)(pt 117 4))
		(line (pt 121 8)(pt 168 8))
		(line (pt 92 12)(pt 92 4))
		(line (pt 117 4)(pt 121 8))
		(line (pt 117 12)(pt 121 8))
	)
	(text "VCC" (rect 136 7 159 19)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 1040 272 1216 288)
	(text "OUTPUT" (rect 1 0 44 12)(font "Arial" (font_size 6)))
	(text "ACIA_Clock" (rect 90 0 157 14)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(text "3 bit latch to store value used to set the baud rate" (rect 560 408 875 423)(font "Arial" (font_size 8)))
(text "000 = 230k baud" (rect 560 424 668 439)(font "Arial" (font_size 8)))
(text "001 = 115k baud" (rect 560 440 668 455)(font "Arial" (font_size 8)))
(text "010 = 57.6k baud" (rect 560 456 672 471)(font "Arial" (font_size 8)))
(text "011 = 38.4k baud" (rect 560 472 672 487)(font "Arial" (font_size 8)))
(text "100 = 19.2k baud" (rect 560 488 672 503)(font "Arial" (font_size 8)))
(text "all other values = 9600 baud" (rect 560 504 742 519)(font "Arial" (font_size 8)))
(text "This baud rate generator provides a \"x16\" clock for a 6850 acia chip. It derives its timing from a 50Mhz clock" (rect 752 360 1437 375)(font "Arial" (font_size 8)))
(text "After reset, it is cleared to \"000\" i.e. 230k baud so you should program it in software as part of your initialisation" (rect 560 528 1268 543)(font "Arial" (font_size 8)))
(text "Connect clock to transmit and receive clock inputs on the 6850" (rect 1032 304 1433 319)(font "Arial" (font_size 8)))
(text "Enabled by address decoder" (rect 560 544 746 559)(font "Arial" (font_size 8)))
