Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Mon Dec  2 00:21:28 2019
| Host             : rootieW running 64-bit Ubuntu 18.10
| Command          : report_power -file risc16System_wrapper_power_routed.rpt -pb risc16System_wrapper_power_summary_routed.pb -rpx risc16System_wrapper_power_routed.rpx
| Design           : risc16System_wrapper
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.405        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.307        |
| Device Static (W)        | 0.098        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.2         |
| Junction Temperature (C) | 26.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.031 |        9 |       --- |             --- |
| Slice Logic              |     0.019 |     9652 |       --- |             --- |
|   LUT as Logic           |     0.015 |     4549 |     63400 |            7.18 |
|   LUT as Distributed RAM |     0.003 |      528 |     19000 |            2.78 |
|   F7/F8 Muxes            |    <0.001 |      711 |     63400 |            1.12 |
|   Register               |    <0.001 |     3501 |    126800 |            2.76 |
|   CARRY4                 |    <0.001 |       22 |     15850 |            0.14 |
|   Others                 |     0.000 |       38 |       --- |             --- |
| Signals                  |     0.025 |     4987 |       --- |             --- |
| MMCM                     |     0.202 |        2 |         6 |           33.33 |
| I/O                      |     0.030 |       47 |       210 |           22.38 |
| Static Power             |     0.098 |          |           |                 |
| Total                    |     0.405 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.091 |       0.075 |      0.016 |
| Vccaux    |       1.800 |     0.131 |       0.113 |      0.018 |
| Vcco33    |       3.300 |     0.013 |       0.009 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------+----------------------------------------------------------------------------+-----------------+
| Clock                             | Domain                                                                     | Constraint (ns) |
+-----------------------------------+----------------------------------------------------------------------------+-----------------+
| clk_out1_risc16System_clk_wiz_0_0 | risc16System_i/Clocks/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0      |           200.0 |
| clk_out1_risc16System_clk_wiz_0_1 | risc16System_i/Clocks/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1 |            40.0 |
| clkfbout_risc16System_clk_wiz_0_0 | risc16System_i/Clocks/CLK_5MHz/inst/clkfbout_risc16System_clk_wiz_0_0      |            50.0 |
| clkfbout_risc16System_clk_wiz_0_1 | risc16System_i/Clocks/VGA_25MHz_CLK/inst/clkfbout_risc16System_clk_wiz_0_1 |            10.0 |
| sys_clk_pin                       | clk                                                                        |            10.0 |
| sys_clk_pin                       | clk_IBUF_BUFG                                                              |            10.0 |
+-----------------------------------+----------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------+-----------+
| Name                 | Power (W) |
+----------------------+-----------+
| risc16System_wrapper |     0.307 |
|   risc16System_i     |     0.277 |
|     Clocks           |     0.203 |
|       CLK_5MHz       |     0.086 |
|       VGA_25MHz_CLK  |     0.117 |
|     Memory           |     0.063 |
|       MCU            |     0.003 |
|       SYS_MEM        |     0.017 |
|       Video_Buffer_0 |     0.042 |
|     Risc16_CPU       |     0.009 |
|       inst           |     0.009 |
|     programer        |     0.001 |
+----------------------+-----------+


