design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/register_alu,register_alu,RUN_2025.05.31_04.05.36,flow completed,0h19m18s0ms,0h4m26s0ms,667777.7777777778,2.7,2003.3333333333333,-1,4.8934999999999995,3133.51,4935,0,0,0,0,0,0,0,5,5,0,0,482579,50184,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,360909315.0,0.0,5.44,6.3,0.45,0.92,0.0,2845,4235,56,1446,0,0,0,3909,18,0,45,51,149,69,24,2047,1074,1120,23,184801,37662,5433,41650,5409,274955,2643920.7295999997,0.00813,0.00463,4.91e-05,0.0102,0.00593,1.64e-07,0.0117,0.00702,1.86e-07,1.09,10.0,100.0,10,1,0.3,30,30,0.3,1,10,0.2,1,sky130_fd_sc_hd,AREA 0
