# ğŸ‘‹ Hi, Iâ€™m Manthan Gupta

- ğŸ“ B.Tech student at IIT Indore  
- ğŸ’¡ Passionate about VLSI, digital design, and microarchitecture 
- ğŸ’» Comfortable with C++ and Data Structures & Algorithms  
- ğŸ Interested in Competitive Programming and low-level system optimization  
- ğŸ Learning Python to automate and enhance my workflow

## ğŸ› ï¸ Skills
- **Languages:** Verilog, C++, Python (beginner)  
- **Domains:** Digital Logic, Pipelining, FPGA, DSA, CP  
- **Tools:** Vivado, LTSpice, GitHub

## ğŸš§ Current Projects
- ğŸ§® 8-bit Pipelined Microprocessor with Custom ISA  
- â¤ï¸ ECG Signal Processing (Analog + Digital Filtering)  


## ğŸš€ Interests
- VLSI & ASIC Design  
- CPU Microarchitecture  
- Competitive Programming  
- Hardware-Software Co-Design

## ğŸ“« Contact
- ğŸ“§ Email: ee240002036@iiti.ac.in
- ğŸŒ GitHub: https://github.com/Manthan-cpu
- ğŸ’¼ LinkedIn: https://www.linkedin.com/in/manthan-gupta-88164a32a/

---

*â€œFrom gates to graphs â€” building systems and solving problems.â€*
