Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Nov 27 12:52:55 2025
| Host         : DESKTOP-E28LK6R running 64-bit major release  (build 9200)
| Command      : report_drc -file GPIO_demo_drc_routed.rpt -pb GPIO_demo_drc_routed.pb -rpx GPIO_demo_drc_routed.rpx
| Design       : GPIO_demo
| Device       : xc7s25csga324-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 10
+--------+----------+-------------------------------------------------------------------+--------+
| Rule   | Severity | Description                                                       | Checks |
+--------+----------+-------------------------------------------------------------------+--------+
| DPIP-1 | Warning  | Input pipelining                                                  | 6      |
| AVAL-4 | Advisory | enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND | 2      |
| AVAL-5 | Advisory | enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND   | 2      |
+--------+----------+-------------------------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP inst_LogicUnit/inst_add/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_dsp_addsub/opt_vx7.i_add/i_primitive input inst_LogicUnit/inst_add/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_dsp_addsub/opt_vx7.i_add/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP inst_LogicUnit/inst_add/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_dsp_addsub/opt_vx7.i_add/i_primitive input inst_LogicUnit/inst_add/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_dsp_addsub/opt_vx7.i_add/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP inst_LogicUnit/inst_add/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_dsp_addsub/opt_vx7.i_add/i_primitive input inst_LogicUnit/inst_add/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_dsp_addsub/opt_vx7.i_add/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP inst_LogicUnit/inst_sub/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_dsp_addsub/opt_vx7.i_add/i_primitive input inst_LogicUnit/inst_sub/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_dsp_addsub/opt_vx7.i_add/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP inst_LogicUnit/inst_sub/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_dsp_addsub/opt_vx7.i_add/i_primitive input inst_LogicUnit/inst_sub/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_dsp_addsub/opt_vx7.i_add/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP inst_LogicUnit/inst_sub/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_dsp_addsub/opt_vx7.i_add/i_primitive input inst_LogicUnit/inst_sub/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_dsp_addsub/opt_vx7.i_add/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

AVAL-4#1 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
inst_LogicUnit/inst_add/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_dsp_addsub/opt_vx7.i_add/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#2 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
inst_LogicUnit/inst_sub/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_dsp_addsub/opt_vx7.i_add/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#1 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
inst_LogicUnit/inst_add/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_dsp_addsub/opt_vx7.i_add/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#2 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
inst_LogicUnit/inst_sub/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_dsp_addsub/opt_vx7.i_add/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>


