PlacerPacking.txt

Placing Design...

Spawning cells from netlist...
	Spawned cell: fir_filter_inst/FSM_sequential_state[0]_i_1__0 cellType: LUT6      
	Spawned cell: fir_filter_inst/sample_re_addr[2]_i_1    cellType: LUT6      
	Spawned cell: fir_filter_inst/weight_re_addr[1]_i_1    cellType: LUT4      
	Spawned cell: fir_filter_inst/o_dout_valid_reg         cellType: FDRE      
	Spawned cell: fir_filter_inst/sample_wr_addr_reg[3]    cellType: FDRE      
	Spawned cell: fir_filter_inst/ov_dout_reg[18]          cellType: FDRE      
	Spawned cell: fir_filter_inst/weight_re_addr[2]_i_1    cellType: LUT5      
	Spawned cell: fir_filter_inst/weight_re_i_1            cellType: LUT2      
	Spawned cell: fir_filter_inst/ov_dout_reg[14]          cellType: FDRE      
	Spawned cell: fir_filter_inst/sample_re_addr_reg[0]    cellType: FDRE      
	Spawned cell: fir_filter_inst/ov_dout_reg[10]          cellType: FDRE      
	Spawned cell: fir_filter_inst/ov_dout_reg[22]          cellType: FDRE      
	Spawned cell: fir_filter_inst/ov_dout_reg[7]           cellType: FDRE      
	Spawned cell: fir_filter_inst/weight_re_addr_reg[2]    cellType: FDRE      
	Spawned cell: fir_filter_inst/sample_re_addr_reg[4]    cellType: FDRE      
	Spawned cell: fir_filter_inst/o_ready_i_1              cellType: LUT2      
	Spawned cell: fir_filter_inst/ov_dout_reg[3]           cellType: FDRE      
	Spawned cell: fir_filter_inst/sample_re_addr[1]_i_1    cellType: LUT6      
	Spawned cell: fir_filter_inst/FSM_sequential_state[0]_i_2__0 cellType: LUT4      
	Spawned cell: fir_filter_inst/sum_rst_i_1              cellType: LUT4      
	Spawned cell: fir_filter_inst/sample_wr_addr_reg[2]    cellType: FDRE      
	Spawned cell: fir_filter_inst/ov_dout_reg[17]          cellType: FDRE      
	Spawned cell: fir_filter_inst/sample_re_addr[3]_i_4    cellType: LUT3      
	Spawned cell: fir_filter_inst/sample_re_addr[0]_i_1    cellType: LUT5      
	Spawned cell: fir_filter_inst/ov_dout_reg[13]          cellType: FDRE      
	Spawned cell: fir_filter_inst/sample_re_addr[3]_i_2    cellType: LUT3      
	Spawned cell: fir_filter_inst/sample_re_addr_reg[3]    cellType: FDRE      
	Spawned cell: fir_filter_inst/sample_re_addr[3]_i_3    cellType: LUT3      
	WARNING: Cell: fir_filter_inst/VCC of type: VCC has no compatible placements! SKIPPING.
	Spawned cell: fir_filter_inst/sample_re_addr[3]_i_1    cellType: LUT6      
	Spawned cell: fir_filter_inst/weight_re_addr[3]_i_1    cellType: LUT6      
	Spawned cell: fir_filter_inst/FSM_sequential_state[0]_i_3 cellType: LUT2      
	Spawned cell: fir_filter_inst/ov_dout_reg[21]          cellType: FDRE      
	Spawned cell: fir_filter_inst/weight_re_addr[0]_i_1    cellType: LUT3      
	Spawned cell: fir_filter_inst/ov_dout_reg[6]           cellType: FDRE      
	Spawned cell: fir_filter_inst/weight_re_addr_reg[3]    cellType: FDRE      
	Spawned cell: fir_filter_inst/FSM_sequential_state[1]_i_1__0 cellType: LUT3      
	WARNING: Cell: fir_filter_inst/GND of type: GND has no compatible placements! SKIPPING.
	Spawned cell: fir_filter_inst/ov_dout_reg[2]           cellType: FDRE      
	Spawned cell: fir_filter_inst/sample_wr_addr[4]_i_1    cellType: LUT6      
	Spawned cell: fir_filter_inst/ov_dout_reg[1]           cellType: FDRE      
	Spawned cell: fir_filter_inst/sample_re_addr[5]_i_1    cellType: LUT2      
	Spawned cell: fir_filter_inst/weight_re_addr[4]_i_1    cellType: LUT6      
	Spawned cell: fir_filter_inst/sample_wr_addr[1]_i_1    cellType: LUT2      
	Spawned cell: fir_filter_inst/sample_wr_addr_reg[1]    cellType: FDRE      
	Spawned cell: fir_filter_inst/weight_re_reg            cellType: FDRE      
	Spawned cell: fir_filter_inst/sample_re_addr[5]_i_3    cellType: LUT4      
	Spawned cell: fir_filter_inst/sample_re_addr[5]_i_2    cellType: LUT5      
	Spawned cell: fir_filter_inst/weight_re_addr[5]_i_1    cellType: LUT6      
	Spawned cell: fir_filter_inst/sample_re_addr_reg[2]    cellType: FDRE      
	Spawned cell: fir_filter_inst/sample_wr_addr_reg[5]    cellType: FDRE      
	Spawned cell: fir_filter_inst/ov_dout_reg[16]          cellType: FDRE      
	Spawned cell: fir_filter_inst/sample_wr_addr[2]_i_1    cellType: LUT3      
	Spawned cell: fir_filter_inst/ov_dout_reg[20]          cellType: FDRE      
	Spawned cell: fir_filter_inst/ov_dout_reg[9]           cellType: FDRE      
	Spawned cell: fir_filter_inst/weight_re_addr_reg[4]    cellType: FDRE      
	Spawned cell: fir_filter_inst/o_ready_reg              cellType: FDRE      
	Spawned cell: fir_filter_inst/ov_dout_reg[12]          cellType: FDRE      
	Spawned cell: fir_filter_inst/sample_re_addr[4]_i_1    cellType: LUT5      
	Spawned cell: fir_filter_inst/ov_dout_reg[5]           cellType: FDRE      
	Spawned cell: fir_filter_inst/weight_re_addr_reg[0]    cellType: FDRE      
	Spawned cell: fir_filter_inst/FSM_sequential_state_reg[0] cellType: FDRE      
	Spawned cell: fir_filter_inst/ov_dout[23]_i_1__0       cellType: LUT6      
	Spawned cell: fir_filter_inst/o_dout_valid_i_1__1      cellType: LUT6      
	Spawned cell: fir_filter_inst/ov_dout_reg[0]           cellType: FDRE      
	Spawned cell: fir_filter_inst/sum_rst_reg              cellType: FDRE      
	Spawned cell: fir_filter_inst/sample_wr_addr[3]_i_1    cellType: LUT4      
	Spawned cell: fir_filter_inst/sample_wr_addr[5]_i_1    cellType: LUT6      
	Spawned cell: fir_filter_inst/sample_wr_addr_reg[0]    cellType: FDRE      
	Spawned cell: fir_filter_inst/sample_wr_addr[0]_i_1    cellType: LUT1      
	Spawned cell: fir_filter_inst/ov_dout_reg[19]          cellType: FDRE      
	Spawned cell: fir_filter_inst/ov_dout_reg[15]          cellType: FDRE      
	Spawned cell: fir_filter_inst/sample_re_addr_reg[1]    cellType: FDRE      
	Spawned cell: fir_filter_inst/sample_wr_addr_reg[4]    cellType: FDRE      
	Spawned cell: fir_filter_inst/ov_dout_reg[8]           cellType: FDRE      
	Spawned cell: fir_filter_inst/weight_re_addr_reg[5]    cellType: FDRE      
	Spawned cell: fir_filter_inst/ov_dout_reg[11]          cellType: FDRE      
	Spawned cell: fir_filter_inst/sample_re_addr_reg[5]    cellType: FDRE      
	Spawned cell: fir_filter_inst/ov_dout_reg[23]          cellType: FDRE      
	Spawned cell: fir_filter_inst/ov_dout_reg[4]           cellType: FDRE      
	Spawned cell: fir_filter_inst/weight_re_addr_reg[1]    cellType: FDRE      
	Spawned cell: fir_filter_inst/FSM_sequential_state_reg[1] cellType: FDRE      
	Spawned cell: serializer_inst/FSM_sequential_state[0]_i_1__1 cellType: LUT4      
	Spawned cell: serializer_inst/shift_reg_reg[1]         cellType: FDRE      
	Spawned cell: serializer_inst/counter[3]_i_1           cellType: LUT6      
	Spawned cell: serializer_inst/o_dout_valid_reg         cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg_reg[20]        cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg_reg[9]         cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg[1]_i_1         cellType: LUT4      
	Spawned cell: serializer_inst/o_ready_i_1__0           cellType: LUT2      
	Spawned cell: serializer_inst/shift_reg_reg[5]         cellType: FDRE      
	Spawned cell: serializer_inst/counter[4]_i_2           cellType: LUT6      
	Spawned cell: serializer_inst/counter[4]_i_1           cellType: LUT4      
	Spawned cell: serializer_inst/shift_reg[23]_i_3        cellType: LUT3      
	Spawned cell: serializer_inst/shift_reg_reg[16]        cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg[23]_i_2        cellType: LUT3      
	Spawned cell: serializer_inst/shift_reg[23]_i_1        cellType: LUT5      
	Spawned cell: serializer_inst/counter[0]_i_1__0        cellType: LUT4      
	Spawned cell: serializer_inst/shift_reg_reg[12]        cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg[8]_i_1         cellType: LUT4      
	Spawned cell: serializer_inst/counter_reg[0]           cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg[15]_i_1        cellType: LUT4      
	Spawned cell: serializer_inst/counter_reg[4]           cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg[2]_i_1         cellType: LUT4      
	Spawned cell: serializer_inst/shift_reg[3]_i_1         cellType: LUT4      
	Spawned cell: serializer_inst/shift_reg_reg[4]         cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg[9]_i_1         cellType: LUT4      
	Spawned cell: serializer_inst/shift_reg_reg[0]         cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg[0]_i_1         cellType: LUT4      
	Spawned cell: serializer_inst/counter[1]_i_1__0        cellType: LUT5      
	Spawned cell: serializer_inst/shift_reg_reg[8]         cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg[6]_i_1         cellType: LUT4      
	Spawned cell: serializer_inst/shift_reg[16]_i_1        cellType: LUT4      
	Spawned cell: serializer_inst/shift_reg_reg[17]        cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg[13]_i_1        cellType: LUT4      
	Spawned cell: serializer_inst/shift_reg_reg[13]        cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg[10]_i_1        cellType: LUT4      
	Spawned cell: serializer_inst/shift_reg_reg[21]        cellType: FDRE      
	Spawned cell: serializer_inst/counter_reg[1]           cellType: FDRE      
	WARNING: Cell: serializer_inst/GND of type: GND has no compatible placements! SKIPPING.
	Spawned cell: serializer_inst/FSM_sequential_state[1]_i_1__1 cellType: LUT3      
	Spawned cell: serializer_inst/shift_reg_reg[3]         cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg[18]_i_1        cellType: LUT4      
	Spawned cell: serializer_inst/shift_reg[21]_i_1        cellType: LUT4      
	Spawned cell: serializer_inst/shift_reg_reg[7]         cellType: FDRE      
	Spawned cell: serializer_inst/FSM_sequential_state[1]_i_2 cellType: LUT5      
	Spawned cell: serializer_inst/shift_reg[19]_i_1        cellType: LUT4      
	Spawned cell: serializer_inst/shift_reg_reg[14]        cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg_reg[22]        cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg_reg[10]        cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg[12]_i_1        cellType: LUT4      
	Spawned cell: serializer_inst/o_ready_reg              cellType: FDRE      
	Spawned cell: serializer_inst/counter_reg[2]           cellType: FDRE      
	Spawned cell: serializer_inst/o_dout_valid_i_1         cellType: LUT5      
	Spawned cell: serializer_inst/shift_reg[5]_i_1         cellType: LUT4      
	Spawned cell: serializer_inst/shift_reg[20]_i_1        cellType: LUT4      
	Spawned cell: serializer_inst/FSM_sequential_state_reg[0] cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg_reg[18]        cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg_reg[2]         cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg[14]_i_1        cellType: LUT4      
	Spawned cell: serializer_inst/shift_reg[22]_i_1        cellType: LUT4      
	Spawned cell: serializer_inst/counter[2]_i_1__0        cellType: LUT6      
	Spawned cell: serializer_inst/shift_reg[11]_i_1        cellType: LUT4      
	Spawned cell: serializer_inst/shift_reg_reg[6]         cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg_reg[15]        cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg_reg[23]        cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg_reg[11]        cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg[4]_i_1         cellType: LUT4      
	Spawned cell: serializer_inst/shift_reg[17]_i_1        cellType: LUT4      
	Spawned cell: serializer_inst/counter_reg[3]           cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg[7]_i_1         cellType: LUT4      
	Spawned cell: serializer_inst/FSM_sequential_state_reg[1] cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg_reg[19]        cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg[4]_i_1__0    cellType: LUT2      
	Spawned cell: deserializer_inst/o_dout_valid_reg       cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg_reg[5]       cellType: FDRE      
	Spawned cell: deserializer_inst/ov_dout[23]_i_2        cellType: LUT2      
	Spawned cell: deserializer_inst/ov_dout_reg[14]        cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg_reg[12]      cellType: FDRE      
	Spawned cell: deserializer_inst/counter_reg[0]         cellType: FDRE      
	Spawned cell: deserializer_inst/ov_dout_reg[7]         cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg[8]_i_1__0    cellType: LUT2      
	Spawned cell: deserializer_inst/shift_reg_reg[4]       cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg[13]_i_1__0   cellType: LUT2      
	Spawned cell: deserializer_inst/ov_dout[23]_i_1        cellType: LUT6      
	Spawned cell: deserializer_inst/shift_reg[18]_i_1__0   cellType: LUT2      
	Spawned cell: deserializer_inst/shift_reg[1]_i_1__0    cellType: LUT2      
	Spawned cell: deserializer_inst/ov_dout_reg[13]        cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg_reg[13]      cellType: FDRE      
	WARNING: Cell: deserializer_inst/VCC of type: VCC has no compatible placements! SKIPPING.
	Spawned cell: deserializer_inst/counter_reg[1]         cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg[23]_i_1__0   cellType: LUT6      
	Spawned cell: deserializer_inst/FSM_sequential_state[0]_i_2 cellType: LUT4      
	Spawned cell: deserializer_inst/FSM_sequential_state[0]_i_1 cellType: LUT6      
	Spawned cell: deserializer_inst/ov_dout_reg[6]         cellType: FDRE      
	WARNING: Cell: deserializer_inst/GND of type: GND has no compatible placements! SKIPPING.
	Spawned cell: deserializer_inst/ov_dout_reg[1]         cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg[5]_i_1__0    cellType: LUT2      
	Spawned cell: deserializer_inst/shift_reg_reg[7]       cellType: FDRE      
	Spawned cell: deserializer_inst/counter[1]_i_1         cellType: LUT6      
	Spawned cell: deserializer_inst/shift_reg[9]_i_1__0    cellType: LUT2      
	Spawned cell: deserializer_inst/shift_reg_reg[22]      cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg_reg[10]      cellType: FDRE      
	Spawned cell: deserializer_inst/ov_dout_reg[9]         cellType: FDRE      
	Spawned cell: deserializer_inst/o_ready_reg            cellType: FDRE      
	Spawned cell: deserializer_inst/ov_dout_reg[12]        cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg[14]_i_1__0   cellType: LUT2      
	Spawned cell: deserializer_inst/FSM_sequential_state_reg[0] cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg_reg[18]      cellType: FDRE      
	Spawned cell: deserializer_inst/ov_dout_reg[0]         cellType: FDRE      
	Spawned cell: deserializer_inst/o_dout_valid_i_1__0    cellType: LUT4      
	Spawned cell: deserializer_inst/counter[4]_i_1__0      cellType: LUT2      
	Spawned cell: deserializer_inst/shift_reg[17]_i_1__0   cellType: LUT2      
	Spawned cell: deserializer_inst/shift_reg_reg[6]       cellType: FDRE      
	Spawned cell: deserializer_inst/ov_dout_reg[19]        cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg[10]_i_1__0   cellType: LUT2      
	Spawned cell: deserializer_inst/shift_reg_reg[23]      cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg_reg[11]      cellType: FDRE      
	Spawned cell: deserializer_inst/ov_dout_reg[8]         cellType: FDRE      
	Spawned cell: deserializer_inst/ov_dout_reg[11]        cellType: FDRE      
	Spawned cell: deserializer_inst/ov_dout_reg[23]        cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg[22]_i_1__0   cellType: LUT2      
	Spawned cell: deserializer_inst/FSM_sequential_state_reg[1] cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg_reg[19]      cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg[2]_i_1__0    cellType: LUT2      
	Spawned cell: deserializer_inst/shift_reg_reg[1]       cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg[6]_i_1__0    cellType: LUT2      
	Spawned cell: deserializer_inst/shift_reg[21]_i_1__0   cellType: LUT2      
	Spawned cell: deserializer_inst/shift_reg_reg[20]      cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg_reg[9]       cellType: FDRE      
	Spawned cell: deserializer_inst/o_ready_i_1__1         cellType: LUT4      
	Spawned cell: deserializer_inst/ov_dout_reg[18]        cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg_reg[16]      cellType: FDRE      
	Spawned cell: deserializer_inst/counter[4]_i_3         cellType: LUT3      
	Spawned cell: deserializer_inst/ov_dout_reg[10]        cellType: FDRE      
	Spawned cell: deserializer_inst/ov_dout_reg[22]        cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg[15]_i_1__0   cellType: LUT2      
	Spawned cell: deserializer_inst/counter_reg[4]         cellType: FDRE      
	Spawned cell: deserializer_inst/ov_dout_reg[3]         cellType: FDRE      
	Spawned cell: deserializer_inst/counter[3]_i_1__0      cellType: LUT5      
	Spawned cell: deserializer_inst/shift_reg_reg[0]       cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg[11]_i_1__0   cellType: LUT2      
	Spawned cell: deserializer_inst/shift_reg[16]_i_1__0   cellType: LUT2      
	Spawned cell: deserializer_inst/counter[2]_i_2         cellType: LUT4      
	Spawned cell: deserializer_inst/shift_reg_reg[8]       cellType: FDRE      
	Spawned cell: deserializer_inst/counter[2]_i_1         cellType: LUT4      
	Spawned cell: deserializer_inst/ov_dout_reg[17]        cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg_reg[17]      cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg_reg[21]      cellType: FDRE      
	Spawned cell: deserializer_inst/ov_dout_reg[21]        cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg[3]_i_1__0    cellType: LUT2      
	Spawned cell: deserializer_inst/ov_dout_reg[2]         cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg[20]_i_1__0   cellType: LUT2      
	Spawned cell: deserializer_inst/shift_reg_reg[3]       cellType: FDRE      
	Spawned cell: deserializer_inst/counter[4]_i_2__0      cellType: LUT5      
	Spawned cell: deserializer_inst/counter[0]_i_1         cellType: LUT5      
	Spawned cell: deserializer_inst/shift_reg_reg[14]      cellType: FDRE      
	Spawned cell: deserializer_inst/FSM_sequential_state[1]_i_1 cellType: LUT3      
	Spawned cell: deserializer_inst/ov_dout_reg[16]        cellType: FDRE      
	Spawned cell: deserializer_inst/ov_dout_reg[20]        cellType: FDRE      
	Spawned cell: deserializer_inst/counter_reg[2]         cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg[7]_i_1__0    cellType: LUT2      
	Spawned cell: deserializer_inst/ov_dout_reg[5]         cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg[23]_i_2__0   cellType: LUT2      
	Spawned cell: deserializer_inst/shift_reg_reg[2]       cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg[12]_i_1__0   cellType: LUT2      
	Spawned cell: deserializer_inst/shift_reg[0]_i_1__0    cellType: LUT2      
	Spawned cell: deserializer_inst/shift_reg_reg[15]      cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg[19]_i_1__0   cellType: LUT2      
	Spawned cell: deserializer_inst/ov_dout_reg[15]        cellType: FDRE      
	Spawned cell: deserializer_inst/counter_reg[3]         cellType: FDRE      
	Spawned cell: deserializer_inst/ov_dout_reg[4]         cellType: FDRE      
	WARNING: Cell: fir_filter_inst/xpm_memory_sprom_inst/GND of type: GND has no compatible placements! SKIPPING.
	WARNING: Cell: fir_filter_inst/xpm_memory_spram_inst/GND of type: GND has no compatible placements! SKIPPING.
	Spawned cell: fir_filter_inst/inst/ov_sum[4]_i_5       cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum[4]_i_4       cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[4]       cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/ov_sum[12]_i_5      cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[18]      cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/ov_sum[12]_i_2      cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum[20]_i_4      cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[8]       cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/ov_sum[20]_i_5      cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum[12]_i_4      cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum[20]_i_2      cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[14]      cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/ov_sum[12]_i_3      cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum[20]_i_3      cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[4]_i_1   cellType: CARRY4    
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[10]      cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[22]      cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/ov_sum[4]_i_3       cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum[4]_i_2       cellType: LUT2      
	WARNING: Cell: fir_filter_inst/inst/GND_1 of type: GND has no compatible placements! SKIPPING.
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[0]_i_2   cellType: CARRY4    
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[3]       cellType: FDRE      
	WARNING: Cell: fir_filter_inst/inst/VCC_1 of type: VCC has no compatible placements! SKIPPING.
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[17]      cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[7]       cellType: FDRE      
	WARNING: Cell: fir_filter_inst/inst/VCC of type: VCC has no compatible placements! SKIPPING.
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[16]_i_1  cellType: CARRY4    
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[13]      cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[21]      cellType: FDRE      
	WARNING: Cell: fir_filter_inst/inst/GND of type: GND has no compatible placements! SKIPPING.
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[8]_i_1   cellType: CARRY4    
	Spawned cell: fir_filter_inst/inst/ov_sum[16]_i_5      cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum[0]_i_1       cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[2]       cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/ov_sum[0]_i_3       cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum[0]_i_4       cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum[16]_i_2      cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[16]      cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/ov_sum[0]_i_5       cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum[0]_i_6       cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum[16]_i_4      cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[6]       cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/ov_sum[16]_i_3      cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[12]      cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/sum_trunc1__0       cellType: DSP48E1   
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[20]      cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[12]_i_1  cellType: CARRY4    
	Spawned cell: fir_filter_inst/inst/ov_sum[8]_i_4       cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum[8]_i_5       cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[20]_i_1  cellType: CARRY4    
	Spawned cell: fir_filter_inst/inst/ov_sum[8]_i_2       cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[0]       cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/ov_sum[8]_i_3       cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[19]      cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[1]       cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[15]      cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[5]       cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[23]      cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[11]      cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[9]       cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/sum_trunc1          cellType: DSP48E1   
	Spawned cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg_i_1 cellType: LUT2      
	WARNING: Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/GND of type: GND has no compatible placements! SKIPPING.
	Spawned cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg cellType: RAMB18E1  
	WARNING: Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/VCC of type: VCC has no compatible placements! SKIPPING.
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_i_2 cellType: LUT2      
	WARNING: Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/GND of type: GND has no compatible placements! SKIPPING.
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg cellType: RAMB18E1  
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_i_1 cellType: LUT2      
	WARNING: Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/VCC of type: VCC has no compatible placements! SKIPPING.

Printing Cell Types...
	cellName: fir_filter_inst/FSM_sequential_state[0]_i_1__0 cellType = LUT6      
	cellName: fir_filter_inst/sample_re_addr[2]_i_1    cellType = LUT6      
	cellName: fir_filter_inst/weight_re_addr[1]_i_1    cellType = LUT4      
	cellName: fir_filter_inst/o_dout_valid_reg         cellType = FDRE      
	cellName: fir_filter_inst/sample_wr_addr_reg[3]    cellType = FDRE      
	cellName: fir_filter_inst/ov_dout_reg[18]          cellType = FDRE      
	cellName: fir_filter_inst/weight_re_addr[2]_i_1    cellType = LUT5      
	cellName: fir_filter_inst/weight_re_i_1            cellType = LUT2      
	cellName: fir_filter_inst/ov_dout_reg[14]          cellType = FDRE      
	cellName: fir_filter_inst/sample_re_addr_reg[0]    cellType = FDRE      
	cellName: fir_filter_inst/ov_dout_reg[10]          cellType = FDRE      
	cellName: fir_filter_inst/ov_dout_reg[22]          cellType = FDRE      
	cellName: fir_filter_inst/ov_dout_reg[7]           cellType = FDRE      
	cellName: fir_filter_inst/weight_re_addr_reg[2]    cellType = FDRE      
	cellName: fir_filter_inst/sample_re_addr_reg[4]    cellType = FDRE      
	cellName: fir_filter_inst/o_ready_i_1              cellType = LUT2      
	cellName: fir_filter_inst/ov_dout_reg[3]           cellType = FDRE      
	cellName: fir_filter_inst/sample_re_addr[1]_i_1    cellType = LUT6      
	cellName: fir_filter_inst/FSM_sequential_state[0]_i_2__0 cellType = LUT4      
	cellName: fir_filter_inst/sum_rst_i_1              cellType = LUT4      
	cellName: fir_filter_inst/sample_wr_addr_reg[2]    cellType = FDRE      
	cellName: fir_filter_inst/ov_dout_reg[17]          cellType = FDRE      
	cellName: fir_filter_inst/sample_re_addr[3]_i_4    cellType = LUT3      
	cellName: fir_filter_inst/sample_re_addr[0]_i_1    cellType = LUT5      
	cellName: fir_filter_inst/ov_dout_reg[13]          cellType = FDRE      
	cellName: fir_filter_inst/sample_re_addr[3]_i_2    cellType = LUT3      
	cellName: fir_filter_inst/sample_re_addr_reg[3]    cellType = FDRE      
	cellName: fir_filter_inst/sample_re_addr[3]_i_3    cellType = LUT3      
	cellName: fir_filter_inst/sample_re_addr[3]_i_1    cellType = LUT6      
	cellName: fir_filter_inst/weight_re_addr[3]_i_1    cellType = LUT6      
	cellName: fir_filter_inst/FSM_sequential_state[0]_i_3 cellType = LUT2      
	cellName: fir_filter_inst/ov_dout_reg[21]          cellType = FDRE      
	cellName: fir_filter_inst/weight_re_addr[0]_i_1    cellType = LUT3      
	cellName: fir_filter_inst/ov_dout_reg[6]           cellType = FDRE      
	cellName: fir_filter_inst/weight_re_addr_reg[3]    cellType = FDRE      
	cellName: fir_filter_inst/FSM_sequential_state[1]_i_1__0 cellType = LUT3      
	cellName: fir_filter_inst/ov_dout_reg[2]           cellType = FDRE      
	cellName: fir_filter_inst/sample_wr_addr[4]_i_1    cellType = LUT6      
	cellName: fir_filter_inst/ov_dout_reg[1]           cellType = FDRE      
	cellName: fir_filter_inst/sample_re_addr[5]_i_1    cellType = LUT2      
	cellName: fir_filter_inst/weight_re_addr[4]_i_1    cellType = LUT6      
	cellName: fir_filter_inst/sample_wr_addr[1]_i_1    cellType = LUT2      
	cellName: fir_filter_inst/sample_wr_addr_reg[1]    cellType = FDRE      
	cellName: fir_filter_inst/weight_re_reg            cellType = FDRE      
	cellName: fir_filter_inst/sample_re_addr[5]_i_3    cellType = LUT4      
	cellName: fir_filter_inst/sample_re_addr[5]_i_2    cellType = LUT5      
	cellName: fir_filter_inst/weight_re_addr[5]_i_1    cellType = LUT6      
	cellName: fir_filter_inst/sample_re_addr_reg[2]    cellType = FDRE      
	cellName: fir_filter_inst/sample_wr_addr_reg[5]    cellType = FDRE      
	cellName: fir_filter_inst/ov_dout_reg[16]          cellType = FDRE      
	cellName: fir_filter_inst/sample_wr_addr[2]_i_1    cellType = LUT3      
	cellName: fir_filter_inst/ov_dout_reg[20]          cellType = FDRE      
	cellName: fir_filter_inst/ov_dout_reg[9]           cellType = FDRE      
	cellName: fir_filter_inst/weight_re_addr_reg[4]    cellType = FDRE      
	cellName: fir_filter_inst/o_ready_reg              cellType = FDRE      
	cellName: fir_filter_inst/ov_dout_reg[12]          cellType = FDRE      
	cellName: fir_filter_inst/sample_re_addr[4]_i_1    cellType = LUT5      
	cellName: fir_filter_inst/ov_dout_reg[5]           cellType = FDRE      
	cellName: fir_filter_inst/weight_re_addr_reg[0]    cellType = FDRE      
	cellName: fir_filter_inst/FSM_sequential_state_reg[0] cellType = FDRE      
	cellName: fir_filter_inst/ov_dout[23]_i_1__0       cellType = LUT6      
	cellName: fir_filter_inst/o_dout_valid_i_1__1      cellType = LUT6      
	cellName: fir_filter_inst/ov_dout_reg[0]           cellType = FDRE      
	cellName: fir_filter_inst/sum_rst_reg              cellType = FDRE      
	cellName: fir_filter_inst/sample_wr_addr[3]_i_1    cellType = LUT4      
	cellName: fir_filter_inst/sample_wr_addr[5]_i_1    cellType = LUT6      
	cellName: fir_filter_inst/sample_wr_addr_reg[0]    cellType = FDRE      
	cellName: fir_filter_inst/sample_wr_addr[0]_i_1    cellType = LUT1      
	cellName: fir_filter_inst/ov_dout_reg[19]          cellType = FDRE      
	cellName: fir_filter_inst/ov_dout_reg[15]          cellType = FDRE      
	cellName: fir_filter_inst/sample_re_addr_reg[1]    cellType = FDRE      
	cellName: fir_filter_inst/sample_wr_addr_reg[4]    cellType = FDRE      
	cellName: fir_filter_inst/ov_dout_reg[8]           cellType = FDRE      
	cellName: fir_filter_inst/weight_re_addr_reg[5]    cellType = FDRE      
	cellName: fir_filter_inst/ov_dout_reg[11]          cellType = FDRE      
	cellName: fir_filter_inst/sample_re_addr_reg[5]    cellType = FDRE      
	cellName: fir_filter_inst/ov_dout_reg[23]          cellType = FDRE      
	cellName: fir_filter_inst/ov_dout_reg[4]           cellType = FDRE      
	cellName: fir_filter_inst/weight_re_addr_reg[1]    cellType = FDRE      
	cellName: fir_filter_inst/FSM_sequential_state_reg[1] cellType = FDRE      
	cellName: serializer_inst/FSM_sequential_state[0]_i_1__1 cellType = LUT4      
	cellName: serializer_inst/shift_reg_reg[1]         cellType = FDRE      
	cellName: serializer_inst/counter[3]_i_1           cellType = LUT6      
	cellName: serializer_inst/o_dout_valid_reg         cellType = FDRE      
	cellName: serializer_inst/shift_reg_reg[20]        cellType = FDRE      
	cellName: serializer_inst/shift_reg_reg[9]         cellType = FDRE      
	cellName: serializer_inst/shift_reg[1]_i_1         cellType = LUT4      
	cellName: serializer_inst/o_ready_i_1__0           cellType = LUT2      
	cellName: serializer_inst/shift_reg_reg[5]         cellType = FDRE      
	cellName: serializer_inst/counter[4]_i_2           cellType = LUT6      
	cellName: serializer_inst/counter[4]_i_1           cellType = LUT4      
	cellName: serializer_inst/shift_reg[23]_i_3        cellType = LUT3      
	cellName: serializer_inst/shift_reg_reg[16]        cellType = FDRE      
	cellName: serializer_inst/shift_reg[23]_i_2        cellType = LUT3      
	cellName: serializer_inst/shift_reg[23]_i_1        cellType = LUT5      
	cellName: serializer_inst/counter[0]_i_1__0        cellType = LUT4      
	cellName: serializer_inst/shift_reg_reg[12]        cellType = FDRE      
	cellName: serializer_inst/shift_reg[8]_i_1         cellType = LUT4      
	cellName: serializer_inst/counter_reg[0]           cellType = FDRE      
	cellName: serializer_inst/shift_reg[15]_i_1        cellType = LUT4      
	cellName: serializer_inst/counter_reg[4]           cellType = FDRE      
	cellName: serializer_inst/shift_reg[2]_i_1         cellType = LUT4      
	cellName: serializer_inst/shift_reg[3]_i_1         cellType = LUT4      
	cellName: serializer_inst/shift_reg_reg[4]         cellType = FDRE      
	cellName: serializer_inst/shift_reg[9]_i_1         cellType = LUT4      
	cellName: serializer_inst/shift_reg_reg[0]         cellType = FDRE      
	cellName: serializer_inst/shift_reg[0]_i_1         cellType = LUT4      
	cellName: serializer_inst/counter[1]_i_1__0        cellType = LUT5      
	cellName: serializer_inst/shift_reg_reg[8]         cellType = FDRE      
	cellName: serializer_inst/shift_reg[6]_i_1         cellType = LUT4      
	cellName: serializer_inst/shift_reg[16]_i_1        cellType = LUT4      
	cellName: serializer_inst/shift_reg_reg[17]        cellType = FDRE      
	cellName: serializer_inst/shift_reg[13]_i_1        cellType = LUT4      
	cellName: serializer_inst/shift_reg_reg[13]        cellType = FDRE      
	cellName: serializer_inst/shift_reg[10]_i_1        cellType = LUT4      
	cellName: serializer_inst/shift_reg_reg[21]        cellType = FDRE      
	cellName: serializer_inst/counter_reg[1]           cellType = FDRE      
	cellName: serializer_inst/FSM_sequential_state[1]_i_1__1 cellType = LUT3      
	cellName: serializer_inst/shift_reg_reg[3]         cellType = FDRE      
	cellName: serializer_inst/shift_reg[18]_i_1        cellType = LUT4      
	cellName: serializer_inst/shift_reg[21]_i_1        cellType = LUT4      
	cellName: serializer_inst/shift_reg_reg[7]         cellType = FDRE      
	cellName: serializer_inst/FSM_sequential_state[1]_i_2 cellType = LUT5      
	cellName: serializer_inst/shift_reg[19]_i_1        cellType = LUT4      
	cellName: serializer_inst/shift_reg_reg[14]        cellType = FDRE      
	cellName: serializer_inst/shift_reg_reg[22]        cellType = FDRE      
	cellName: serializer_inst/shift_reg_reg[10]        cellType = FDRE      
	cellName: serializer_inst/shift_reg[12]_i_1        cellType = LUT4      
	cellName: serializer_inst/o_ready_reg              cellType = FDRE      
	cellName: serializer_inst/counter_reg[2]           cellType = FDRE      
	cellName: serializer_inst/o_dout_valid_i_1         cellType = LUT5      
	cellName: serializer_inst/shift_reg[5]_i_1         cellType = LUT4      
	cellName: serializer_inst/shift_reg[20]_i_1        cellType = LUT4      
	cellName: serializer_inst/FSM_sequential_state_reg[0] cellType = FDRE      
	cellName: serializer_inst/shift_reg_reg[18]        cellType = FDRE      
	cellName: serializer_inst/shift_reg_reg[2]         cellType = FDRE      
	cellName: serializer_inst/shift_reg[14]_i_1        cellType = LUT4      
	cellName: serializer_inst/shift_reg[22]_i_1        cellType = LUT4      
	cellName: serializer_inst/counter[2]_i_1__0        cellType = LUT6      
	cellName: serializer_inst/shift_reg[11]_i_1        cellType = LUT4      
	cellName: serializer_inst/shift_reg_reg[6]         cellType = FDRE      
	cellName: serializer_inst/shift_reg_reg[15]        cellType = FDRE      
	cellName: serializer_inst/shift_reg_reg[23]        cellType = FDRE      
	cellName: serializer_inst/shift_reg_reg[11]        cellType = FDRE      
	cellName: serializer_inst/shift_reg[4]_i_1         cellType = LUT4      
	cellName: serializer_inst/shift_reg[17]_i_1        cellType = LUT4      
	cellName: serializer_inst/counter_reg[3]           cellType = FDRE      
	cellName: serializer_inst/shift_reg[7]_i_1         cellType = LUT4      
	cellName: serializer_inst/FSM_sequential_state_reg[1] cellType = FDRE      
	cellName: serializer_inst/shift_reg_reg[19]        cellType = FDRE      
	cellName: deserializer_inst/shift_reg[4]_i_1__0    cellType = LUT2      
	cellName: deserializer_inst/o_dout_valid_reg       cellType = FDRE      
	cellName: deserializer_inst/shift_reg_reg[5]       cellType = FDRE      
	cellName: deserializer_inst/ov_dout[23]_i_2        cellType = LUT2      
	cellName: deserializer_inst/ov_dout_reg[14]        cellType = FDRE      
	cellName: deserializer_inst/shift_reg_reg[12]      cellType = FDRE      
	cellName: deserializer_inst/counter_reg[0]         cellType = FDRE      
	cellName: deserializer_inst/ov_dout_reg[7]         cellType = FDRE      
	cellName: deserializer_inst/shift_reg[8]_i_1__0    cellType = LUT2      
	cellName: deserializer_inst/shift_reg_reg[4]       cellType = FDRE      
	cellName: deserializer_inst/shift_reg[13]_i_1__0   cellType = LUT2      
	cellName: deserializer_inst/ov_dout[23]_i_1        cellType = LUT6      
	cellName: deserializer_inst/shift_reg[18]_i_1__0   cellType = LUT2      
	cellName: deserializer_inst/shift_reg[1]_i_1__0    cellType = LUT2      
	cellName: deserializer_inst/ov_dout_reg[13]        cellType = FDRE      
	cellName: deserializer_inst/shift_reg_reg[13]      cellType = FDRE      
	cellName: deserializer_inst/counter_reg[1]         cellType = FDRE      
	cellName: deserializer_inst/shift_reg[23]_i_1__0   cellType = LUT6      
	cellName: deserializer_inst/FSM_sequential_state[0]_i_2 cellType = LUT4      
	cellName: deserializer_inst/FSM_sequential_state[0]_i_1 cellType = LUT6      
	cellName: deserializer_inst/ov_dout_reg[6]         cellType = FDRE      
	cellName: deserializer_inst/ov_dout_reg[1]         cellType = FDRE      
	cellName: deserializer_inst/shift_reg[5]_i_1__0    cellType = LUT2      
	cellName: deserializer_inst/shift_reg_reg[7]       cellType = FDRE      
	cellName: deserializer_inst/counter[1]_i_1         cellType = LUT6      
	cellName: deserializer_inst/shift_reg[9]_i_1__0    cellType = LUT2      
	cellName: deserializer_inst/shift_reg_reg[22]      cellType = FDRE      
	cellName: deserializer_inst/shift_reg_reg[10]      cellType = FDRE      
	cellName: deserializer_inst/ov_dout_reg[9]         cellType = FDRE      
	cellName: deserializer_inst/o_ready_reg            cellType = FDRE      
	cellName: deserializer_inst/ov_dout_reg[12]        cellType = FDRE      
	cellName: deserializer_inst/shift_reg[14]_i_1__0   cellType = LUT2      
	cellName: deserializer_inst/FSM_sequential_state_reg[0] cellType = FDRE      
	cellName: deserializer_inst/shift_reg_reg[18]      cellType = FDRE      
	cellName: deserializer_inst/ov_dout_reg[0]         cellType = FDRE      
	cellName: deserializer_inst/o_dout_valid_i_1__0    cellType = LUT4      
	cellName: deserializer_inst/counter[4]_i_1__0      cellType = LUT2      
	cellName: deserializer_inst/shift_reg[17]_i_1__0   cellType = LUT2      
	cellName: deserializer_inst/shift_reg_reg[6]       cellType = FDRE      
	cellName: deserializer_inst/ov_dout_reg[19]        cellType = FDRE      
	cellName: deserializer_inst/shift_reg[10]_i_1__0   cellType = LUT2      
	cellName: deserializer_inst/shift_reg_reg[23]      cellType = FDRE      
	cellName: deserializer_inst/shift_reg_reg[11]      cellType = FDRE      
	cellName: deserializer_inst/ov_dout_reg[8]         cellType = FDRE      
	cellName: deserializer_inst/ov_dout_reg[11]        cellType = FDRE      
	cellName: deserializer_inst/ov_dout_reg[23]        cellType = FDRE      
	cellName: deserializer_inst/shift_reg[22]_i_1__0   cellType = LUT2      
	cellName: deserializer_inst/FSM_sequential_state_reg[1] cellType = FDRE      
	cellName: deserializer_inst/shift_reg_reg[19]      cellType = FDRE      
	cellName: deserializer_inst/shift_reg[2]_i_1__0    cellType = LUT2      
	cellName: deserializer_inst/shift_reg_reg[1]       cellType = FDRE      
	cellName: deserializer_inst/shift_reg[6]_i_1__0    cellType = LUT2      
	cellName: deserializer_inst/shift_reg[21]_i_1__0   cellType = LUT2      
	cellName: deserializer_inst/shift_reg_reg[20]      cellType = FDRE      
	cellName: deserializer_inst/shift_reg_reg[9]       cellType = FDRE      
	cellName: deserializer_inst/o_ready_i_1__1         cellType = LUT4      
	cellName: deserializer_inst/ov_dout_reg[18]        cellType = FDRE      
	cellName: deserializer_inst/shift_reg_reg[16]      cellType = FDRE      
	cellName: deserializer_inst/counter[4]_i_3         cellType = LUT3      
	cellName: deserializer_inst/ov_dout_reg[10]        cellType = FDRE      
	cellName: deserializer_inst/ov_dout_reg[22]        cellType = FDRE      
	cellName: deserializer_inst/shift_reg[15]_i_1__0   cellType = LUT2      
	cellName: deserializer_inst/counter_reg[4]         cellType = FDRE      
	cellName: deserializer_inst/ov_dout_reg[3]         cellType = FDRE      
	cellName: deserializer_inst/counter[3]_i_1__0      cellType = LUT5      
	cellName: deserializer_inst/shift_reg_reg[0]       cellType = FDRE      
	cellName: deserializer_inst/shift_reg[11]_i_1__0   cellType = LUT2      
	cellName: deserializer_inst/shift_reg[16]_i_1__0   cellType = LUT2      
	cellName: deserializer_inst/counter[2]_i_2         cellType = LUT4      
	cellName: deserializer_inst/shift_reg_reg[8]       cellType = FDRE      
	cellName: deserializer_inst/counter[2]_i_1         cellType = LUT4      
	cellName: deserializer_inst/ov_dout_reg[17]        cellType = FDRE      
	cellName: deserializer_inst/shift_reg_reg[17]      cellType = FDRE      
	cellName: deserializer_inst/shift_reg_reg[21]      cellType = FDRE      
	cellName: deserializer_inst/ov_dout_reg[21]        cellType = FDRE      
	cellName: deserializer_inst/shift_reg[3]_i_1__0    cellType = LUT2      
	cellName: deserializer_inst/ov_dout_reg[2]         cellType = FDRE      
	cellName: deserializer_inst/shift_reg[20]_i_1__0   cellType = LUT2      
	cellName: deserializer_inst/shift_reg_reg[3]       cellType = FDRE      
	cellName: deserializer_inst/counter[4]_i_2__0      cellType = LUT5      
	cellName: deserializer_inst/counter[0]_i_1         cellType = LUT5      
	cellName: deserializer_inst/shift_reg_reg[14]      cellType = FDRE      
	cellName: deserializer_inst/FSM_sequential_state[1]_i_1 cellType = LUT3      
	cellName: deserializer_inst/ov_dout_reg[16]        cellType = FDRE      
	cellName: deserializer_inst/ov_dout_reg[20]        cellType = FDRE      
	cellName: deserializer_inst/counter_reg[2]         cellType = FDRE      
	cellName: deserializer_inst/shift_reg[7]_i_1__0    cellType = LUT2      
	cellName: deserializer_inst/ov_dout_reg[5]         cellType = FDRE      
	cellName: deserializer_inst/shift_reg[23]_i_2__0   cellType = LUT2      
	cellName: deserializer_inst/shift_reg_reg[2]       cellType = FDRE      
	cellName: deserializer_inst/shift_reg[12]_i_1__0   cellType = LUT2      
	cellName: deserializer_inst/shift_reg[0]_i_1__0    cellType = LUT2      
	cellName: deserializer_inst/shift_reg_reg[15]      cellType = FDRE      
	cellName: deserializer_inst/shift_reg[19]_i_1__0   cellType = LUT2      
	cellName: deserializer_inst/ov_dout_reg[15]        cellType = FDRE      
	cellName: deserializer_inst/counter_reg[3]         cellType = FDRE      
	cellName: deserializer_inst/ov_dout_reg[4]         cellType = FDRE      
	cellName: fir_filter_inst/inst/ov_sum[4]_i_5       cellType = LUT2      
	cellName: fir_filter_inst/inst/ov_sum[4]_i_4       cellType = LUT2      
	cellName: fir_filter_inst/inst/ov_sum_reg[4]       cellType = FDRE      
	cellName: fir_filter_inst/inst/ov_sum[12]_i_5      cellType = LUT2      
	cellName: fir_filter_inst/inst/ov_sum_reg[18]      cellType = FDRE      
	cellName: fir_filter_inst/inst/ov_sum[12]_i_2      cellType = LUT2      
	cellName: fir_filter_inst/inst/ov_sum[20]_i_4      cellType = LUT2      
	cellName: fir_filter_inst/inst/ov_sum_reg[8]       cellType = FDRE      
	cellName: fir_filter_inst/inst/ov_sum[20]_i_5      cellType = LUT2      
	cellName: fir_filter_inst/inst/ov_sum[12]_i_4      cellType = LUT2      
	cellName: fir_filter_inst/inst/ov_sum[20]_i_2      cellType = LUT2      
	cellName: fir_filter_inst/inst/ov_sum_reg[14]      cellType = FDRE      
	cellName: fir_filter_inst/inst/ov_sum[12]_i_3      cellType = LUT2      
	cellName: fir_filter_inst/inst/ov_sum[20]_i_3      cellType = LUT2      
	cellName: fir_filter_inst/inst/ov_sum_reg[4]_i_1   cellType = CARRY4    
	cellName: fir_filter_inst/inst/ov_sum_reg[10]      cellType = FDRE      
	cellName: fir_filter_inst/inst/ov_sum_reg[22]      cellType = FDRE      
	cellName: fir_filter_inst/inst/ov_sum[4]_i_3       cellType = LUT2      
	cellName: fir_filter_inst/inst/ov_sum[4]_i_2       cellType = LUT2      
	cellName: fir_filter_inst/inst/ov_sum_reg[0]_i_2   cellType = CARRY4    
	cellName: fir_filter_inst/inst/ov_sum_reg[3]       cellType = FDRE      
	cellName: fir_filter_inst/inst/ov_sum_reg[17]      cellType = FDRE      
	cellName: fir_filter_inst/inst/ov_sum_reg[7]       cellType = FDRE      
	cellName: fir_filter_inst/inst/ov_sum_reg[16]_i_1  cellType = CARRY4    
	cellName: fir_filter_inst/inst/ov_sum_reg[13]      cellType = FDRE      
	cellName: fir_filter_inst/inst/ov_sum_reg[21]      cellType = FDRE      
	cellName: fir_filter_inst/inst/ov_sum_reg[8]_i_1   cellType = CARRY4    
	cellName: fir_filter_inst/inst/ov_sum[16]_i_5      cellType = LUT2      
	cellName: fir_filter_inst/inst/ov_sum[0]_i_1       cellType = LUT2      
	cellName: fir_filter_inst/inst/ov_sum_reg[2]       cellType = FDRE      
	cellName: fir_filter_inst/inst/ov_sum[0]_i_3       cellType = LUT2      
	cellName: fir_filter_inst/inst/ov_sum[0]_i_4       cellType = LUT2      
	cellName: fir_filter_inst/inst/ov_sum[16]_i_2      cellType = LUT2      
	cellName: fir_filter_inst/inst/ov_sum_reg[16]      cellType = FDRE      
	cellName: fir_filter_inst/inst/ov_sum[0]_i_5       cellType = LUT2      
	cellName: fir_filter_inst/inst/ov_sum[0]_i_6       cellType = LUT2      
	cellName: fir_filter_inst/inst/ov_sum[16]_i_4      cellType = LUT2      
	cellName: fir_filter_inst/inst/ov_sum_reg[6]       cellType = FDRE      
	cellName: fir_filter_inst/inst/ov_sum[16]_i_3      cellType = LUT2      
	cellName: fir_filter_inst/inst/ov_sum_reg[12]      cellType = FDRE      
	cellName: fir_filter_inst/inst/sum_trunc1__0       cellType = DSP48E1   
	cellName: fir_filter_inst/inst/ov_sum_reg[20]      cellType = FDRE      
	cellName: fir_filter_inst/inst/ov_sum_reg[12]_i_1  cellType = CARRY4    
	cellName: fir_filter_inst/inst/ov_sum[8]_i_4       cellType = LUT2      
	cellName: fir_filter_inst/inst/ov_sum[8]_i_5       cellType = LUT2      
	cellName: fir_filter_inst/inst/ov_sum_reg[20]_i_1  cellType = CARRY4    
	cellName: fir_filter_inst/inst/ov_sum[8]_i_2       cellType = LUT2      
	cellName: fir_filter_inst/inst/ov_sum_reg[0]       cellType = FDRE      
	cellName: fir_filter_inst/inst/ov_sum[8]_i_3       cellType = LUT2      
	cellName: fir_filter_inst/inst/ov_sum_reg[19]      cellType = FDRE      
	cellName: fir_filter_inst/inst/ov_sum_reg[1]       cellType = FDRE      
	cellName: fir_filter_inst/inst/ov_sum_reg[15]      cellType = FDRE      
	cellName: fir_filter_inst/inst/ov_sum_reg[5]       cellType = FDRE      
	cellName: fir_filter_inst/inst/ov_sum_reg[23]      cellType = FDRE      
	cellName: fir_filter_inst/inst/ov_sum_reg[11]      cellType = FDRE      
	cellName: fir_filter_inst/inst/ov_sum_reg[9]       cellType = FDRE      
	cellName: fir_filter_inst/inst/sum_trunc1          cellType = DSP48E1   
	cellName: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg_i_1 cellType = LUT2      
	cellName: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg cellType = RAMB18E1  
	cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_i_2 cellType = LUT2      
	cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg cellType = RAMB18E1  
	cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_i_1 cellType = LUT2      

Set of all Unique Cell Types... (10)
	FDRE
	LUT2
	RAMB18E1
	LUT1
	CARRY4
	LUT6
	DSP48E1
	LUT5
	LUT4
	LUT3

Sorting Cells By Cell Type...
	Found LUT cell: fir_filter_inst/FSM_sequential_state[0]_i_1__0
	Found LUT cell: fir_filter_inst/sample_re_addr[2]_i_1
	Found LUT cell: fir_filter_inst/weight_re_addr[1]_i_1
	Found FDRE cell: fir_filter_inst/o_dout_valid_reg
	Found FDRE cell: fir_filter_inst/sample_wr_addr_reg[3]
	Found FDRE cell: fir_filter_inst/ov_dout_reg[18]
	Found LUT cell: fir_filter_inst/weight_re_addr[2]_i_1
	Found LUT cell: fir_filter_inst/weight_re_i_1
	Found FDRE cell: fir_filter_inst/ov_dout_reg[14]
	Found FDRE cell: fir_filter_inst/sample_re_addr_reg[0]
	Found FDRE cell: fir_filter_inst/ov_dout_reg[10]
	Found FDRE cell: fir_filter_inst/ov_dout_reg[22]
	Found FDRE cell: fir_filter_inst/ov_dout_reg[7]
	Found FDRE cell: fir_filter_inst/weight_re_addr_reg[2]
	Found FDRE cell: fir_filter_inst/sample_re_addr_reg[4]
	Found LUT cell: fir_filter_inst/o_ready_i_1
	Found FDRE cell: fir_filter_inst/ov_dout_reg[3]
	Found LUT cell: fir_filter_inst/sample_re_addr[1]_i_1
	Found LUT cell: fir_filter_inst/FSM_sequential_state[0]_i_2__0
	Found LUT cell: fir_filter_inst/sum_rst_i_1
	Found FDRE cell: fir_filter_inst/sample_wr_addr_reg[2]
	Found FDRE cell: fir_filter_inst/ov_dout_reg[17]
	Found LUT cell: fir_filter_inst/sample_re_addr[3]_i_4
	Found LUT cell: fir_filter_inst/sample_re_addr[0]_i_1
	Found FDRE cell: fir_filter_inst/ov_dout_reg[13]
	Found LUT cell: fir_filter_inst/sample_re_addr[3]_i_2
	Found FDRE cell: fir_filter_inst/sample_re_addr_reg[3]
	Found LUT cell: fir_filter_inst/sample_re_addr[3]_i_3
	Found LUT cell: fir_filter_inst/sample_re_addr[3]_i_1
	Found LUT cell: fir_filter_inst/weight_re_addr[3]_i_1
	Found LUT cell: fir_filter_inst/FSM_sequential_state[0]_i_3
	Found FDRE cell: fir_filter_inst/ov_dout_reg[21]
	Found LUT cell: fir_filter_inst/weight_re_addr[0]_i_1
	Found FDRE cell: fir_filter_inst/ov_dout_reg[6]
	Found FDRE cell: fir_filter_inst/weight_re_addr_reg[3]
	Found LUT cell: fir_filter_inst/FSM_sequential_state[1]_i_1__0
	Found FDRE cell: fir_filter_inst/ov_dout_reg[2]
	Found LUT cell: fir_filter_inst/sample_wr_addr[4]_i_1
	Found FDRE cell: fir_filter_inst/ov_dout_reg[1]
	Found LUT cell: fir_filter_inst/sample_re_addr[5]_i_1
	Found LUT cell: fir_filter_inst/weight_re_addr[4]_i_1
	Found LUT cell: fir_filter_inst/sample_wr_addr[1]_i_1
	Found FDRE cell: fir_filter_inst/sample_wr_addr_reg[1]
	Found FDRE cell: fir_filter_inst/weight_re_reg
	Found LUT cell: fir_filter_inst/sample_re_addr[5]_i_3
	Found LUT cell: fir_filter_inst/sample_re_addr[5]_i_2
	Found LUT cell: fir_filter_inst/weight_re_addr[5]_i_1
	Found FDRE cell: fir_filter_inst/sample_re_addr_reg[2]
	Found FDRE cell: fir_filter_inst/sample_wr_addr_reg[5]
	Found FDRE cell: fir_filter_inst/ov_dout_reg[16]
	Found LUT cell: fir_filter_inst/sample_wr_addr[2]_i_1
	Found FDRE cell: fir_filter_inst/ov_dout_reg[20]
	Found FDRE cell: fir_filter_inst/ov_dout_reg[9]
	Found FDRE cell: fir_filter_inst/weight_re_addr_reg[4]
	Found FDRE cell: fir_filter_inst/o_ready_reg
	Found FDRE cell: fir_filter_inst/ov_dout_reg[12]
	Found LUT cell: fir_filter_inst/sample_re_addr[4]_i_1
	Found FDRE cell: fir_filter_inst/ov_dout_reg[5]
	Found FDRE cell: fir_filter_inst/weight_re_addr_reg[0]
	Found FDRE cell: fir_filter_inst/FSM_sequential_state_reg[0]
	Found LUT cell: fir_filter_inst/ov_dout[23]_i_1__0
	Found LUT cell: fir_filter_inst/o_dout_valid_i_1__1
	Found FDRE cell: fir_filter_inst/ov_dout_reg[0]
	Found FDRE cell: fir_filter_inst/sum_rst_reg
	Found LUT cell: fir_filter_inst/sample_wr_addr[3]_i_1
	Found LUT cell: fir_filter_inst/sample_wr_addr[5]_i_1
	Found FDRE cell: fir_filter_inst/sample_wr_addr_reg[0]
	Found LUT cell: fir_filter_inst/sample_wr_addr[0]_i_1
	Found FDRE cell: fir_filter_inst/ov_dout_reg[19]
	Found FDRE cell: fir_filter_inst/ov_dout_reg[15]
	Found FDRE cell: fir_filter_inst/sample_re_addr_reg[1]
	Found FDRE cell: fir_filter_inst/sample_wr_addr_reg[4]
	Found FDRE cell: fir_filter_inst/ov_dout_reg[8]
	Found FDRE cell: fir_filter_inst/weight_re_addr_reg[5]
	Found FDRE cell: fir_filter_inst/ov_dout_reg[11]
	Found FDRE cell: fir_filter_inst/sample_re_addr_reg[5]
	Found FDRE cell: fir_filter_inst/ov_dout_reg[23]
	Found FDRE cell: fir_filter_inst/ov_dout_reg[4]
	Found FDRE cell: fir_filter_inst/weight_re_addr_reg[1]
	Found FDRE cell: fir_filter_inst/FSM_sequential_state_reg[1]
	Found LUT cell: serializer_inst/FSM_sequential_state[0]_i_1__1
	Found FDRE cell: serializer_inst/shift_reg_reg[1]
	Found LUT cell: serializer_inst/counter[3]_i_1
	Found FDRE cell: serializer_inst/o_dout_valid_reg
	Found FDRE cell: serializer_inst/shift_reg_reg[20]
	Found FDRE cell: serializer_inst/shift_reg_reg[9]
	Found LUT cell: serializer_inst/shift_reg[1]_i_1
	Found LUT cell: serializer_inst/o_ready_i_1__0
	Found FDRE cell: serializer_inst/shift_reg_reg[5]
	Found LUT cell: serializer_inst/counter[4]_i_2
	Found LUT cell: serializer_inst/counter[4]_i_1
	Found LUT cell: serializer_inst/shift_reg[23]_i_3
	Found FDRE cell: serializer_inst/shift_reg_reg[16]
	Found LUT cell: serializer_inst/shift_reg[23]_i_2
	Found LUT cell: serializer_inst/shift_reg[23]_i_1
	Found LUT cell: serializer_inst/counter[0]_i_1__0
	Found FDRE cell: serializer_inst/shift_reg_reg[12]
	Found LUT cell: serializer_inst/shift_reg[8]_i_1
	Found FDRE cell: serializer_inst/counter_reg[0]
	Found LUT cell: serializer_inst/shift_reg[15]_i_1
	Found FDRE cell: serializer_inst/counter_reg[4]
	Found LUT cell: serializer_inst/shift_reg[2]_i_1
	Found LUT cell: serializer_inst/shift_reg[3]_i_1
	Found FDRE cell: serializer_inst/shift_reg_reg[4]
	Found LUT cell: serializer_inst/shift_reg[9]_i_1
	Found FDRE cell: serializer_inst/shift_reg_reg[0]
	Found LUT cell: serializer_inst/shift_reg[0]_i_1
	Found LUT cell: serializer_inst/counter[1]_i_1__0
	Found FDRE cell: serializer_inst/shift_reg_reg[8]
	Found LUT cell: serializer_inst/shift_reg[6]_i_1
	Found LUT cell: serializer_inst/shift_reg[16]_i_1
	Found FDRE cell: serializer_inst/shift_reg_reg[17]
	Found LUT cell: serializer_inst/shift_reg[13]_i_1
	Found FDRE cell: serializer_inst/shift_reg_reg[13]
	Found LUT cell: serializer_inst/shift_reg[10]_i_1
	Found FDRE cell: serializer_inst/shift_reg_reg[21]
	Found FDRE cell: serializer_inst/counter_reg[1]
	Found LUT cell: serializer_inst/FSM_sequential_state[1]_i_1__1
	Found FDRE cell: serializer_inst/shift_reg_reg[3]
	Found LUT cell: serializer_inst/shift_reg[18]_i_1
	Found LUT cell: serializer_inst/shift_reg[21]_i_1
	Found FDRE cell: serializer_inst/shift_reg_reg[7]
	Found LUT cell: serializer_inst/FSM_sequential_state[1]_i_2
	Found LUT cell: serializer_inst/shift_reg[19]_i_1
	Found FDRE cell: serializer_inst/shift_reg_reg[14]
	Found FDRE cell: serializer_inst/shift_reg_reg[22]
	Found FDRE cell: serializer_inst/shift_reg_reg[10]
	Found LUT cell: serializer_inst/shift_reg[12]_i_1
	Found FDRE cell: serializer_inst/o_ready_reg
	Found FDRE cell: serializer_inst/counter_reg[2]
	Found LUT cell: serializer_inst/o_dout_valid_i_1
	Found LUT cell: serializer_inst/shift_reg[5]_i_1
	Found LUT cell: serializer_inst/shift_reg[20]_i_1
	Found FDRE cell: serializer_inst/FSM_sequential_state_reg[0]
	Found FDRE cell: serializer_inst/shift_reg_reg[18]
	Found FDRE cell: serializer_inst/shift_reg_reg[2]
	Found LUT cell: serializer_inst/shift_reg[14]_i_1
	Found LUT cell: serializer_inst/shift_reg[22]_i_1
	Found LUT cell: serializer_inst/counter[2]_i_1__0
	Found LUT cell: serializer_inst/shift_reg[11]_i_1
	Found FDRE cell: serializer_inst/shift_reg_reg[6]
	Found FDRE cell: serializer_inst/shift_reg_reg[15]
	Found FDRE cell: serializer_inst/shift_reg_reg[23]
	Found FDRE cell: serializer_inst/shift_reg_reg[11]
	Found LUT cell: serializer_inst/shift_reg[4]_i_1
	Found LUT cell: serializer_inst/shift_reg[17]_i_1
	Found FDRE cell: serializer_inst/counter_reg[3]
	Found LUT cell: serializer_inst/shift_reg[7]_i_1
	Found FDRE cell: serializer_inst/FSM_sequential_state_reg[1]
	Found FDRE cell: serializer_inst/shift_reg_reg[19]
	Found LUT cell: deserializer_inst/shift_reg[4]_i_1__0
	Found FDRE cell: deserializer_inst/o_dout_valid_reg
	Found FDRE cell: deserializer_inst/shift_reg_reg[5]
	Found LUT cell: deserializer_inst/ov_dout[23]_i_2
	Found FDRE cell: deserializer_inst/ov_dout_reg[14]
	Found FDRE cell: deserializer_inst/shift_reg_reg[12]
	Found FDRE cell: deserializer_inst/counter_reg[0]
	Found FDRE cell: deserializer_inst/ov_dout_reg[7]
	Found LUT cell: deserializer_inst/shift_reg[8]_i_1__0
	Found FDRE cell: deserializer_inst/shift_reg_reg[4]
	Found LUT cell: deserializer_inst/shift_reg[13]_i_1__0
	Found LUT cell: deserializer_inst/ov_dout[23]_i_1
	Found LUT cell: deserializer_inst/shift_reg[18]_i_1__0
	Found LUT cell: deserializer_inst/shift_reg[1]_i_1__0
	Found FDRE cell: deserializer_inst/ov_dout_reg[13]
	Found FDRE cell: deserializer_inst/shift_reg_reg[13]
	Found FDRE cell: deserializer_inst/counter_reg[1]
	Found LUT cell: deserializer_inst/shift_reg[23]_i_1__0
	Found LUT cell: deserializer_inst/FSM_sequential_state[0]_i_2
	Found LUT cell: deserializer_inst/FSM_sequential_state[0]_i_1
	Found FDRE cell: deserializer_inst/ov_dout_reg[6]
	Found FDRE cell: deserializer_inst/ov_dout_reg[1]
	Found LUT cell: deserializer_inst/shift_reg[5]_i_1__0
	Found FDRE cell: deserializer_inst/shift_reg_reg[7]
	Found LUT cell: deserializer_inst/counter[1]_i_1
	Found LUT cell: deserializer_inst/shift_reg[9]_i_1__0
	Found FDRE cell: deserializer_inst/shift_reg_reg[22]
	Found FDRE cell: deserializer_inst/shift_reg_reg[10]
	Found FDRE cell: deserializer_inst/ov_dout_reg[9]
	Found FDRE cell: deserializer_inst/o_ready_reg
	Found FDRE cell: deserializer_inst/ov_dout_reg[12]
	Found LUT cell: deserializer_inst/shift_reg[14]_i_1__0
	Found FDRE cell: deserializer_inst/FSM_sequential_state_reg[0]
	Found FDRE cell: deserializer_inst/shift_reg_reg[18]
	Found FDRE cell: deserializer_inst/ov_dout_reg[0]
	Found LUT cell: deserializer_inst/o_dout_valid_i_1__0
	Found LUT cell: deserializer_inst/counter[4]_i_1__0
	Found LUT cell: deserializer_inst/shift_reg[17]_i_1__0
	Found FDRE cell: deserializer_inst/shift_reg_reg[6]
	Found FDRE cell: deserializer_inst/ov_dout_reg[19]
	Found LUT cell: deserializer_inst/shift_reg[10]_i_1__0
	Found FDRE cell: deserializer_inst/shift_reg_reg[23]
	Found FDRE cell: deserializer_inst/shift_reg_reg[11]
	Found FDRE cell: deserializer_inst/ov_dout_reg[8]
	Found FDRE cell: deserializer_inst/ov_dout_reg[11]
	Found FDRE cell: deserializer_inst/ov_dout_reg[23]
	Found LUT cell: deserializer_inst/shift_reg[22]_i_1__0
	Found FDRE cell: deserializer_inst/FSM_sequential_state_reg[1]
	Found FDRE cell: deserializer_inst/shift_reg_reg[19]
	Found LUT cell: deserializer_inst/shift_reg[2]_i_1__0
	Found FDRE cell: deserializer_inst/shift_reg_reg[1]
	Found LUT cell: deserializer_inst/shift_reg[6]_i_1__0
	Found LUT cell: deserializer_inst/shift_reg[21]_i_1__0
	Found FDRE cell: deserializer_inst/shift_reg_reg[20]
	Found FDRE cell: deserializer_inst/shift_reg_reg[9]
	Found LUT cell: deserializer_inst/o_ready_i_1__1
	Found FDRE cell: deserializer_inst/ov_dout_reg[18]
	Found FDRE cell: deserializer_inst/shift_reg_reg[16]
	Found LUT cell: deserializer_inst/counter[4]_i_3
	Found FDRE cell: deserializer_inst/ov_dout_reg[10]
	Found FDRE cell: deserializer_inst/ov_dout_reg[22]
	Found LUT cell: deserializer_inst/shift_reg[15]_i_1__0
	Found FDRE cell: deserializer_inst/counter_reg[4]
	Found FDRE cell: deserializer_inst/ov_dout_reg[3]
	Found LUT cell: deserializer_inst/counter[3]_i_1__0
	Found FDRE cell: deserializer_inst/shift_reg_reg[0]
	Found LUT cell: deserializer_inst/shift_reg[11]_i_1__0
	Found LUT cell: deserializer_inst/shift_reg[16]_i_1__0
	Found LUT cell: deserializer_inst/counter[2]_i_2
	Found FDRE cell: deserializer_inst/shift_reg_reg[8]
	Found LUT cell: deserializer_inst/counter[2]_i_1
	Found FDRE cell: deserializer_inst/ov_dout_reg[17]
	Found FDRE cell: deserializer_inst/shift_reg_reg[17]
	Found FDRE cell: deserializer_inst/shift_reg_reg[21]
	Found FDRE cell: deserializer_inst/ov_dout_reg[21]
	Found LUT cell: deserializer_inst/shift_reg[3]_i_1__0
	Found FDRE cell: deserializer_inst/ov_dout_reg[2]
	Found LUT cell: deserializer_inst/shift_reg[20]_i_1__0
	Found FDRE cell: deserializer_inst/shift_reg_reg[3]
	Found LUT cell: deserializer_inst/counter[4]_i_2__0
	Found LUT cell: deserializer_inst/counter[0]_i_1
	Found FDRE cell: deserializer_inst/shift_reg_reg[14]
	Found LUT cell: deserializer_inst/FSM_sequential_state[1]_i_1
	Found FDRE cell: deserializer_inst/ov_dout_reg[16]
	Found FDRE cell: deserializer_inst/ov_dout_reg[20]
	Found FDRE cell: deserializer_inst/counter_reg[2]
	Found LUT cell: deserializer_inst/shift_reg[7]_i_1__0
	Found FDRE cell: deserializer_inst/ov_dout_reg[5]
	Found LUT cell: deserializer_inst/shift_reg[23]_i_2__0
	Found FDRE cell: deserializer_inst/shift_reg_reg[2]
	Found LUT cell: deserializer_inst/shift_reg[12]_i_1__0
	Found LUT cell: deserializer_inst/shift_reg[0]_i_1__0
	Found FDRE cell: deserializer_inst/shift_reg_reg[15]
	Found LUT cell: deserializer_inst/shift_reg[19]_i_1__0
	Found FDRE cell: deserializer_inst/ov_dout_reg[15]
	Found FDRE cell: deserializer_inst/counter_reg[3]
	Found FDRE cell: deserializer_inst/ov_dout_reg[4]
	Found LUT cell: fir_filter_inst/inst/ov_sum[4]_i_5
	Found LUT cell: fir_filter_inst/inst/ov_sum[4]_i_4
	Found FDRE cell: fir_filter_inst/inst/ov_sum_reg[4]
	Found LUT cell: fir_filter_inst/inst/ov_sum[12]_i_5
	Found FDRE cell: fir_filter_inst/inst/ov_sum_reg[18]
	Found LUT cell: fir_filter_inst/inst/ov_sum[12]_i_2
	Found LUT cell: fir_filter_inst/inst/ov_sum[20]_i_4
	Found FDRE cell: fir_filter_inst/inst/ov_sum_reg[8]
	Found LUT cell: fir_filter_inst/inst/ov_sum[20]_i_5
	Found LUT cell: fir_filter_inst/inst/ov_sum[12]_i_4
	Found LUT cell: fir_filter_inst/inst/ov_sum[20]_i_2
	Found FDRE cell: fir_filter_inst/inst/ov_sum_reg[14]
	Found LUT cell: fir_filter_inst/inst/ov_sum[12]_i_3
	Found LUT cell: fir_filter_inst/inst/ov_sum[20]_i_3
	Found CARRY cell: fir_filter_inst/inst/ov_sum_reg[4]_i_1
	Found FDRE cell: fir_filter_inst/inst/ov_sum_reg[10]
	Found FDRE cell: fir_filter_inst/inst/ov_sum_reg[22]
	Found LUT cell: fir_filter_inst/inst/ov_sum[4]_i_3
	Found LUT cell: fir_filter_inst/inst/ov_sum[4]_i_2
	Found CARRY cell: fir_filter_inst/inst/ov_sum_reg[0]_i_2
	Found FDRE cell: fir_filter_inst/inst/ov_sum_reg[3]
	Found FDRE cell: fir_filter_inst/inst/ov_sum_reg[17]
	Found FDRE cell: fir_filter_inst/inst/ov_sum_reg[7]
	Found CARRY cell: fir_filter_inst/inst/ov_sum_reg[16]_i_1
	Found FDRE cell: fir_filter_inst/inst/ov_sum_reg[13]
	Found FDRE cell: fir_filter_inst/inst/ov_sum_reg[21]
	Found CARRY cell: fir_filter_inst/inst/ov_sum_reg[8]_i_1
	Found LUT cell: fir_filter_inst/inst/ov_sum[16]_i_5
	Found LUT cell: fir_filter_inst/inst/ov_sum[0]_i_1
	Found FDRE cell: fir_filter_inst/inst/ov_sum_reg[2]
	Found LUT cell: fir_filter_inst/inst/ov_sum[0]_i_3
	Found LUT cell: fir_filter_inst/inst/ov_sum[0]_i_4
	Found LUT cell: fir_filter_inst/inst/ov_sum[16]_i_2
	Found FDRE cell: fir_filter_inst/inst/ov_sum_reg[16]
	Found LUT cell: fir_filter_inst/inst/ov_sum[0]_i_5
	Found LUT cell: fir_filter_inst/inst/ov_sum[0]_i_6
	Found LUT cell: fir_filter_inst/inst/ov_sum[16]_i_4
	Found FDRE cell: fir_filter_inst/inst/ov_sum_reg[6]
	Found LUT cell: fir_filter_inst/inst/ov_sum[16]_i_3
	Found FDRE cell: fir_filter_inst/inst/ov_sum_reg[12]
	Found DSP cell: fir_filter_inst/inst/sum_trunc1__0
	Found FDRE cell: fir_filter_inst/inst/ov_sum_reg[20]
	Found CARRY cell: fir_filter_inst/inst/ov_sum_reg[12]_i_1
	Found LUT cell: fir_filter_inst/inst/ov_sum[8]_i_4
	Found LUT cell: fir_filter_inst/inst/ov_sum[8]_i_5
	Found CARRY cell: fir_filter_inst/inst/ov_sum_reg[20]_i_1
	Found LUT cell: fir_filter_inst/inst/ov_sum[8]_i_2
	Found FDRE cell: fir_filter_inst/inst/ov_sum_reg[0]
	Found LUT cell: fir_filter_inst/inst/ov_sum[8]_i_3
	Found FDRE cell: fir_filter_inst/inst/ov_sum_reg[19]
	Found FDRE cell: fir_filter_inst/inst/ov_sum_reg[1]
	Found FDRE cell: fir_filter_inst/inst/ov_sum_reg[15]
	Found FDRE cell: fir_filter_inst/inst/ov_sum_reg[5]
	Found FDRE cell: fir_filter_inst/inst/ov_sum_reg[23]
	Found FDRE cell: fir_filter_inst/inst/ov_sum_reg[11]
	Found FDRE cell: fir_filter_inst/inst/ov_sum_reg[9]
	Found DSP cell: fir_filter_inst/inst/sum_trunc1
	Found LUT cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg_i_1
	Found RAM cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg
	Found LUT cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_i_2
	Found RAM cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
	Found LUT cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_i_1

Printing CARRYCells... (6)
	Cell name: fir_filter_inst/inst/ov_sum_reg[4]_i_1
		EDIFHierCellInst name: CARRY4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[4]_i_1/CI
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[4]_i_1/CO[0]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[4]_i_1/CO[1]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[4]_i_1/CO[2]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[4]_i_1/CO[3]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[4]_i_1/CYINIT
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[4]_i_1/DI[0]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[4]_i_1/DI[1]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[4]_i_1/DI[2]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[4]_i_1/DI[3]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[4]_i_1/O[0]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[4]_i_1/O[1]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[4]_i_1/O[2]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[4]_i_1/O[3]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[4]_i_1/S[0]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[4]_i_1/S[1]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[4]_i_1/S[2]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[4]_i_1/S[3]
	Cell name: fir_filter_inst/inst/ov_sum_reg[0]_i_2
		EDIFHierCellInst name: CARRY4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[0]_i_2/CI
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[0]_i_2/CO[0]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[0]_i_2/CO[1]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[0]_i_2/CO[2]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[0]_i_2/CO[3]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[0]_i_2/CYINIT
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[0]_i_2/DI[0]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[0]_i_2/DI[1]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[0]_i_2/DI[2]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[0]_i_2/DI[3]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[0]_i_2/O[0]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[0]_i_2/O[1]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[0]_i_2/O[2]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[0]_i_2/O[3]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[0]_i_2/S[0]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[0]_i_2/S[1]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[0]_i_2/S[2]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[0]_i_2/S[3]
	Cell name: fir_filter_inst/inst/ov_sum_reg[16]_i_1
		EDIFHierCellInst name: CARRY4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[16]_i_1/CI
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[16]_i_1/CO[0]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[16]_i_1/CO[1]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[16]_i_1/CO[2]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[16]_i_1/CO[3]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[16]_i_1/CYINIT
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[16]_i_1/DI[0]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[16]_i_1/DI[1]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[16]_i_1/DI[2]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[16]_i_1/DI[3]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[16]_i_1/O[0]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[16]_i_1/O[1]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[16]_i_1/O[2]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[16]_i_1/O[3]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[16]_i_1/S[0]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[16]_i_1/S[1]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[16]_i_1/S[2]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[16]_i_1/S[3]
	Cell name: fir_filter_inst/inst/ov_sum_reg[8]_i_1
		EDIFHierCellInst name: CARRY4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[8]_i_1/CI
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[8]_i_1/CO[0]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[8]_i_1/CO[1]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[8]_i_1/CO[2]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[8]_i_1/CO[3]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[8]_i_1/CYINIT
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[8]_i_1/DI[0]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[8]_i_1/DI[1]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[8]_i_1/DI[2]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[8]_i_1/DI[3]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[8]_i_1/O[0]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[8]_i_1/O[1]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[8]_i_1/O[2]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[8]_i_1/O[3]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[8]_i_1/S[0]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[8]_i_1/S[1]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[8]_i_1/S[2]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[8]_i_1/S[3]
	Cell name: fir_filter_inst/inst/ov_sum_reg[12]_i_1
		EDIFHierCellInst name: CARRY4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[12]_i_1/CI
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[12]_i_1/CO[0]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[12]_i_1/CO[1]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[12]_i_1/CO[2]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[12]_i_1/CO[3]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[12]_i_1/CYINIT
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[12]_i_1/DI[0]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[12]_i_1/DI[1]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[12]_i_1/DI[2]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[12]_i_1/DI[3]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[12]_i_1/O[0]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[12]_i_1/O[1]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[12]_i_1/O[2]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[12]_i_1/O[3]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[12]_i_1/S[0]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[12]_i_1/S[1]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[12]_i_1/S[2]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[12]_i_1/S[3]
	Cell name: fir_filter_inst/inst/ov_sum_reg[20]_i_1
		EDIFHierCellInst name: CARRY4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[20]_i_1/CI
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[20]_i_1/CO[0]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[20]_i_1/CO[1]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[20]_i_1/CO[2]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[20]_i_1/CYINIT
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[20]_i_1/DI[0]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[20]_i_1/DI[1]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[20]_i_1/DI[2]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[20]_i_1/DI[3]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[20]_i_1/O[0]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[20]_i_1/O[1]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[20]_i_1/O[2]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[20]_i_1/O[3]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[20]_i_1/S[0]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[20]_i_1/S[1]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[20]_i_1/S[2]
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[20]_i_1/S[3]

Printing FFCells... (162)
	Cell name: fir_filter_inst/o_dout_valid_reg
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/o_dout_valid_reg/C
			EDIFHierPortInst name: fir_filter_inst/o_dout_valid_reg/CE
			EDIFHierPortInst name: fir_filter_inst/o_dout_valid_reg/D
			EDIFHierPortInst name: fir_filter_inst/o_dout_valid_reg/Q
			EDIFHierPortInst name: fir_filter_inst/o_dout_valid_reg/R
	Cell name: fir_filter_inst/sample_wr_addr_reg[3]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr_reg[3]/C
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr_reg[3]/CE
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr_reg[3]/D
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr_reg[3]/Q
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr_reg[3]/R
	Cell name: fir_filter_inst/ov_dout_reg[18]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[18]/C
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[18]/CE
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[18]/D
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[18]/Q
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[18]/R
	Cell name: fir_filter_inst/ov_dout_reg[14]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[14]/C
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[14]/CE
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[14]/D
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[14]/Q
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[14]/R
	Cell name: fir_filter_inst/sample_re_addr_reg[0]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr_reg[0]/C
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr_reg[0]/CE
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr_reg[0]/D
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr_reg[0]/Q
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr_reg[0]/R
	Cell name: fir_filter_inst/ov_dout_reg[10]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[10]/C
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[10]/CE
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[10]/D
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[10]/Q
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[10]/R
	Cell name: fir_filter_inst/ov_dout_reg[22]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[22]/C
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[22]/CE
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[22]/D
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[22]/Q
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[22]/R
	Cell name: fir_filter_inst/ov_dout_reg[7]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[7]/C
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[7]/CE
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[7]/D
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[7]/Q
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[7]/R
	Cell name: fir_filter_inst/weight_re_addr_reg[2]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr_reg[2]/C
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr_reg[2]/CE
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr_reg[2]/D
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr_reg[2]/Q
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr_reg[2]/R
	Cell name: fir_filter_inst/sample_re_addr_reg[4]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr_reg[4]/C
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr_reg[4]/CE
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr_reg[4]/D
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr_reg[4]/Q
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr_reg[4]/R
	Cell name: fir_filter_inst/ov_dout_reg[3]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[3]/C
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[3]/CE
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[3]/D
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[3]/Q
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[3]/R
	Cell name: fir_filter_inst/sample_wr_addr_reg[2]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr_reg[2]/C
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr_reg[2]/CE
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr_reg[2]/D
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr_reg[2]/Q
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr_reg[2]/R
	Cell name: fir_filter_inst/ov_dout_reg[17]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[17]/C
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[17]/CE
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[17]/D
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[17]/Q
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[17]/R
	Cell name: fir_filter_inst/ov_dout_reg[13]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[13]/C
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[13]/CE
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[13]/D
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[13]/Q
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[13]/R
	Cell name: fir_filter_inst/sample_re_addr_reg[3]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr_reg[3]/C
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr_reg[3]/CE
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr_reg[3]/D
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr_reg[3]/Q
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr_reg[3]/R
	Cell name: fir_filter_inst/ov_dout_reg[21]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[21]/C
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[21]/CE
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[21]/D
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[21]/Q
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[21]/R
	Cell name: fir_filter_inst/ov_dout_reg[6]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[6]/C
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[6]/CE
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[6]/D
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[6]/Q
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[6]/R
	Cell name: fir_filter_inst/weight_re_addr_reg[3]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr_reg[3]/C
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr_reg[3]/CE
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr_reg[3]/D
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr_reg[3]/Q
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr_reg[3]/R
	Cell name: fir_filter_inst/ov_dout_reg[2]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[2]/C
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[2]/CE
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[2]/D
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[2]/Q
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[2]/R
	Cell name: fir_filter_inst/ov_dout_reg[1]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[1]/C
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[1]/CE
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[1]/D
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[1]/Q
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[1]/R
	Cell name: fir_filter_inst/sample_wr_addr_reg[1]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr_reg[1]/C
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr_reg[1]/CE
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr_reg[1]/D
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr_reg[1]/Q
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr_reg[1]/R
	Cell name: fir_filter_inst/weight_re_reg
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/weight_re_reg/C
			EDIFHierPortInst name: fir_filter_inst/weight_re_reg/CE
			EDIFHierPortInst name: fir_filter_inst/weight_re_reg/D
			EDIFHierPortInst name: fir_filter_inst/weight_re_reg/Q
			EDIFHierPortInst name: fir_filter_inst/weight_re_reg/R
	Cell name: fir_filter_inst/sample_re_addr_reg[2]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr_reg[2]/C
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr_reg[2]/CE
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr_reg[2]/D
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr_reg[2]/Q
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr_reg[2]/R
	Cell name: fir_filter_inst/sample_wr_addr_reg[5]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr_reg[5]/C
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr_reg[5]/CE
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr_reg[5]/D
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr_reg[5]/Q
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr_reg[5]/R
	Cell name: fir_filter_inst/ov_dout_reg[16]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[16]/C
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[16]/CE
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[16]/D
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[16]/Q
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[16]/R
	Cell name: fir_filter_inst/ov_dout_reg[20]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[20]/C
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[20]/CE
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[20]/D
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[20]/Q
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[20]/R
	Cell name: fir_filter_inst/ov_dout_reg[9]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[9]/C
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[9]/CE
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[9]/D
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[9]/Q
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[9]/R
	Cell name: fir_filter_inst/weight_re_addr_reg[4]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr_reg[4]/C
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr_reg[4]/CE
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr_reg[4]/D
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr_reg[4]/Q
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr_reg[4]/R
	Cell name: fir_filter_inst/o_ready_reg
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/o_ready_reg/C
			EDIFHierPortInst name: fir_filter_inst/o_ready_reg/CE
			EDIFHierPortInst name: fir_filter_inst/o_ready_reg/D
			EDIFHierPortInst name: fir_filter_inst/o_ready_reg/Q
			EDIFHierPortInst name: fir_filter_inst/o_ready_reg/R
	Cell name: fir_filter_inst/ov_dout_reg[12]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[12]/C
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[12]/CE
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[12]/D
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[12]/Q
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[12]/R
	Cell name: fir_filter_inst/ov_dout_reg[5]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[5]/C
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[5]/CE
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[5]/D
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[5]/Q
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[5]/R
	Cell name: fir_filter_inst/weight_re_addr_reg[0]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr_reg[0]/C
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr_reg[0]/CE
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr_reg[0]/D
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr_reg[0]/Q
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr_reg[0]/R
	Cell name: fir_filter_inst/FSM_sequential_state_reg[0]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/FSM_sequential_state_reg[0]/C
			EDIFHierPortInst name: fir_filter_inst/FSM_sequential_state_reg[0]/CE
			EDIFHierPortInst name: fir_filter_inst/FSM_sequential_state_reg[0]/D
			EDIFHierPortInst name: fir_filter_inst/FSM_sequential_state_reg[0]/Q
			EDIFHierPortInst name: fir_filter_inst/FSM_sequential_state_reg[0]/R
	Cell name: fir_filter_inst/ov_dout_reg[0]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[0]/C
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[0]/CE
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[0]/D
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[0]/Q
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[0]/R
	Cell name: fir_filter_inst/sum_rst_reg
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/sum_rst_reg/C
			EDIFHierPortInst name: fir_filter_inst/sum_rst_reg/CE
			EDIFHierPortInst name: fir_filter_inst/sum_rst_reg/D
			EDIFHierPortInst name: fir_filter_inst/sum_rst_reg/Q
			EDIFHierPortInst name: fir_filter_inst/sum_rst_reg/R
	Cell name: fir_filter_inst/sample_wr_addr_reg[0]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr_reg[0]/C
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr_reg[0]/CE
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr_reg[0]/D
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr_reg[0]/Q
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr_reg[0]/R
	Cell name: fir_filter_inst/ov_dout_reg[19]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[19]/C
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[19]/CE
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[19]/D
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[19]/Q
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[19]/R
	Cell name: fir_filter_inst/ov_dout_reg[15]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[15]/C
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[15]/CE
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[15]/D
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[15]/Q
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[15]/R
	Cell name: fir_filter_inst/sample_re_addr_reg[1]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr_reg[1]/C
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr_reg[1]/CE
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr_reg[1]/D
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr_reg[1]/Q
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr_reg[1]/R
	Cell name: fir_filter_inst/sample_wr_addr_reg[4]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr_reg[4]/C
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr_reg[4]/CE
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr_reg[4]/D
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr_reg[4]/Q
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr_reg[4]/R
	Cell name: fir_filter_inst/ov_dout_reg[8]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[8]/C
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[8]/CE
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[8]/D
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[8]/Q
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[8]/R
	Cell name: fir_filter_inst/weight_re_addr_reg[5]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr_reg[5]/C
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr_reg[5]/CE
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr_reg[5]/D
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr_reg[5]/Q
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr_reg[5]/R
	Cell name: fir_filter_inst/ov_dout_reg[11]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[11]/C
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[11]/CE
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[11]/D
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[11]/Q
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[11]/R
	Cell name: fir_filter_inst/sample_re_addr_reg[5]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr_reg[5]/C
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr_reg[5]/CE
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr_reg[5]/D
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr_reg[5]/Q
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr_reg[5]/R
	Cell name: fir_filter_inst/ov_dout_reg[23]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[23]/C
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[23]/CE
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[23]/D
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[23]/Q
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[23]/R
	Cell name: fir_filter_inst/ov_dout_reg[4]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[4]/C
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[4]/CE
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[4]/D
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[4]/Q
			EDIFHierPortInst name: fir_filter_inst/ov_dout_reg[4]/R
	Cell name: fir_filter_inst/weight_re_addr_reg[1]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr_reg[1]/C
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr_reg[1]/CE
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr_reg[1]/D
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr_reg[1]/Q
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr_reg[1]/R
	Cell name: fir_filter_inst/FSM_sequential_state_reg[1]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/FSM_sequential_state_reg[1]/C
			EDIFHierPortInst name: fir_filter_inst/FSM_sequential_state_reg[1]/CE
			EDIFHierPortInst name: fir_filter_inst/FSM_sequential_state_reg[1]/D
			EDIFHierPortInst name: fir_filter_inst/FSM_sequential_state_reg[1]/Q
			EDIFHierPortInst name: fir_filter_inst/FSM_sequential_state_reg[1]/R
	Cell name: serializer_inst/shift_reg_reg[1]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[1]/C
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[1]/CE
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[1]/D
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[1]/Q
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[1]/R
	Cell name: serializer_inst/o_dout_valid_reg
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/o_dout_valid_reg/C
			EDIFHierPortInst name: serializer_inst/o_dout_valid_reg/CE
			EDIFHierPortInst name: serializer_inst/o_dout_valid_reg/D
			EDIFHierPortInst name: serializer_inst/o_dout_valid_reg/Q
			EDIFHierPortInst name: serializer_inst/o_dout_valid_reg/R
	Cell name: serializer_inst/shift_reg_reg[20]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[20]/C
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[20]/CE
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[20]/D
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[20]/Q
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[20]/R
	Cell name: serializer_inst/shift_reg_reg[9]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[9]/C
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[9]/CE
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[9]/D
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[9]/Q
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[9]/R
	Cell name: serializer_inst/shift_reg_reg[5]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[5]/C
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[5]/CE
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[5]/D
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[5]/Q
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[5]/R
	Cell name: serializer_inst/shift_reg_reg[16]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[16]/C
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[16]/CE
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[16]/D
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[16]/Q
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[16]/R
	Cell name: serializer_inst/shift_reg_reg[12]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[12]/C
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[12]/CE
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[12]/D
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[12]/Q
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[12]/R
	Cell name: serializer_inst/counter_reg[0]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/counter_reg[0]/C
			EDIFHierPortInst name: serializer_inst/counter_reg[0]/CE
			EDIFHierPortInst name: serializer_inst/counter_reg[0]/D
			EDIFHierPortInst name: serializer_inst/counter_reg[0]/Q
			EDIFHierPortInst name: serializer_inst/counter_reg[0]/R
	Cell name: serializer_inst/counter_reg[4]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/counter_reg[4]/C
			EDIFHierPortInst name: serializer_inst/counter_reg[4]/CE
			EDIFHierPortInst name: serializer_inst/counter_reg[4]/D
			EDIFHierPortInst name: serializer_inst/counter_reg[4]/Q
			EDIFHierPortInst name: serializer_inst/counter_reg[4]/R
	Cell name: serializer_inst/shift_reg_reg[4]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[4]/C
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[4]/CE
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[4]/D
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[4]/Q
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[4]/R
	Cell name: serializer_inst/shift_reg_reg[0]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[0]/C
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[0]/CE
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[0]/D
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[0]/Q
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[0]/R
	Cell name: serializer_inst/shift_reg_reg[8]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[8]/C
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[8]/CE
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[8]/D
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[8]/Q
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[8]/R
	Cell name: serializer_inst/shift_reg_reg[17]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[17]/C
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[17]/CE
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[17]/D
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[17]/Q
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[17]/R
	Cell name: serializer_inst/shift_reg_reg[13]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[13]/C
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[13]/CE
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[13]/D
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[13]/Q
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[13]/R
	Cell name: serializer_inst/shift_reg_reg[21]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[21]/C
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[21]/CE
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[21]/D
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[21]/Q
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[21]/R
	Cell name: serializer_inst/counter_reg[1]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/counter_reg[1]/C
			EDIFHierPortInst name: serializer_inst/counter_reg[1]/CE
			EDIFHierPortInst name: serializer_inst/counter_reg[1]/D
			EDIFHierPortInst name: serializer_inst/counter_reg[1]/Q
			EDIFHierPortInst name: serializer_inst/counter_reg[1]/R
	Cell name: serializer_inst/shift_reg_reg[3]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[3]/C
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[3]/CE
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[3]/D
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[3]/Q
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[3]/R
	Cell name: serializer_inst/shift_reg_reg[7]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[7]/C
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[7]/CE
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[7]/D
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[7]/Q
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[7]/R
	Cell name: serializer_inst/shift_reg_reg[14]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[14]/C
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[14]/CE
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[14]/D
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[14]/Q
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[14]/R
	Cell name: serializer_inst/shift_reg_reg[22]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[22]/C
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[22]/CE
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[22]/D
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[22]/Q
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[22]/R
	Cell name: serializer_inst/shift_reg_reg[10]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[10]/C
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[10]/CE
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[10]/D
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[10]/Q
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[10]/R
	Cell name: serializer_inst/o_ready_reg
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/o_ready_reg/C
			EDIFHierPortInst name: serializer_inst/o_ready_reg/CE
			EDIFHierPortInst name: serializer_inst/o_ready_reg/D
			EDIFHierPortInst name: serializer_inst/o_ready_reg/Q
			EDIFHierPortInst name: serializer_inst/o_ready_reg/R
	Cell name: serializer_inst/counter_reg[2]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/counter_reg[2]/C
			EDIFHierPortInst name: serializer_inst/counter_reg[2]/CE
			EDIFHierPortInst name: serializer_inst/counter_reg[2]/D
			EDIFHierPortInst name: serializer_inst/counter_reg[2]/Q
			EDIFHierPortInst name: serializer_inst/counter_reg[2]/R
	Cell name: serializer_inst/FSM_sequential_state_reg[0]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/FSM_sequential_state_reg[0]/C
			EDIFHierPortInst name: serializer_inst/FSM_sequential_state_reg[0]/CE
			EDIFHierPortInst name: serializer_inst/FSM_sequential_state_reg[0]/D
			EDIFHierPortInst name: serializer_inst/FSM_sequential_state_reg[0]/Q
			EDIFHierPortInst name: serializer_inst/FSM_sequential_state_reg[0]/R
	Cell name: serializer_inst/shift_reg_reg[18]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[18]/C
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[18]/CE
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[18]/D
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[18]/Q
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[18]/R
	Cell name: serializer_inst/shift_reg_reg[2]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[2]/C
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[2]/CE
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[2]/D
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[2]/Q
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[2]/R
	Cell name: serializer_inst/shift_reg_reg[6]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[6]/C
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[6]/CE
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[6]/D
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[6]/Q
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[6]/R
	Cell name: serializer_inst/shift_reg_reg[15]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[15]/C
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[15]/CE
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[15]/D
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[15]/Q
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[15]/R
	Cell name: serializer_inst/shift_reg_reg[23]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[23]/C
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[23]/CE
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[23]/D
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[23]/Q
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[23]/R
	Cell name: serializer_inst/shift_reg_reg[11]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[11]/C
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[11]/CE
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[11]/D
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[11]/Q
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[11]/R
	Cell name: serializer_inst/counter_reg[3]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/counter_reg[3]/C
			EDIFHierPortInst name: serializer_inst/counter_reg[3]/CE
			EDIFHierPortInst name: serializer_inst/counter_reg[3]/D
			EDIFHierPortInst name: serializer_inst/counter_reg[3]/Q
			EDIFHierPortInst name: serializer_inst/counter_reg[3]/R
	Cell name: serializer_inst/FSM_sequential_state_reg[1]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/FSM_sequential_state_reg[1]/C
			EDIFHierPortInst name: serializer_inst/FSM_sequential_state_reg[1]/CE
			EDIFHierPortInst name: serializer_inst/FSM_sequential_state_reg[1]/D
			EDIFHierPortInst name: serializer_inst/FSM_sequential_state_reg[1]/Q
			EDIFHierPortInst name: serializer_inst/FSM_sequential_state_reg[1]/R
	Cell name: serializer_inst/shift_reg_reg[19]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[19]/C
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[19]/CE
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[19]/D
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[19]/Q
			EDIFHierPortInst name: serializer_inst/shift_reg_reg[19]/R
	Cell name: deserializer_inst/o_dout_valid_reg
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/o_dout_valid_reg/C
			EDIFHierPortInst name: deserializer_inst/o_dout_valid_reg/CE
			EDIFHierPortInst name: deserializer_inst/o_dout_valid_reg/D
			EDIFHierPortInst name: deserializer_inst/o_dout_valid_reg/Q
			EDIFHierPortInst name: deserializer_inst/o_dout_valid_reg/R
	Cell name: deserializer_inst/shift_reg_reg[5]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[5]/C
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[5]/CE
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[5]/D
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[5]/Q
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[5]/R
	Cell name: deserializer_inst/ov_dout_reg[14]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[14]/C
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[14]/CE
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[14]/D
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[14]/Q
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[14]/R
	Cell name: deserializer_inst/shift_reg_reg[12]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[12]/C
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[12]/CE
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[12]/D
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[12]/Q
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[12]/R
	Cell name: deserializer_inst/counter_reg[0]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/counter_reg[0]/C
			EDIFHierPortInst name: deserializer_inst/counter_reg[0]/CE
			EDIFHierPortInst name: deserializer_inst/counter_reg[0]/D
			EDIFHierPortInst name: deserializer_inst/counter_reg[0]/Q
			EDIFHierPortInst name: deserializer_inst/counter_reg[0]/R
	Cell name: deserializer_inst/ov_dout_reg[7]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[7]/C
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[7]/CE
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[7]/D
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[7]/Q
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[7]/R
	Cell name: deserializer_inst/shift_reg_reg[4]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[4]/C
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[4]/CE
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[4]/D
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[4]/Q
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[4]/R
	Cell name: deserializer_inst/ov_dout_reg[13]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[13]/C
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[13]/CE
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[13]/D
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[13]/Q
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[13]/R
	Cell name: deserializer_inst/shift_reg_reg[13]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[13]/C
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[13]/CE
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[13]/D
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[13]/Q
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[13]/R
	Cell name: deserializer_inst/counter_reg[1]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/counter_reg[1]/C
			EDIFHierPortInst name: deserializer_inst/counter_reg[1]/CE
			EDIFHierPortInst name: deserializer_inst/counter_reg[1]/D
			EDIFHierPortInst name: deserializer_inst/counter_reg[1]/Q
			EDIFHierPortInst name: deserializer_inst/counter_reg[1]/R
	Cell name: deserializer_inst/ov_dout_reg[6]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[6]/C
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[6]/CE
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[6]/D
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[6]/Q
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[6]/R
	Cell name: deserializer_inst/ov_dout_reg[1]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[1]/C
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[1]/CE
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[1]/D
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[1]/Q
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[1]/R
	Cell name: deserializer_inst/shift_reg_reg[7]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[7]/C
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[7]/CE
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[7]/D
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[7]/Q
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[7]/R
	Cell name: deserializer_inst/shift_reg_reg[22]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[22]/C
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[22]/CE
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[22]/D
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[22]/Q
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[22]/R
	Cell name: deserializer_inst/shift_reg_reg[10]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[10]/C
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[10]/CE
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[10]/D
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[10]/Q
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[10]/R
	Cell name: deserializer_inst/ov_dout_reg[9]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[9]/C
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[9]/CE
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[9]/D
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[9]/Q
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[9]/R
	Cell name: deserializer_inst/o_ready_reg
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/o_ready_reg/C
			EDIFHierPortInst name: deserializer_inst/o_ready_reg/CE
			EDIFHierPortInst name: deserializer_inst/o_ready_reg/D
			EDIFHierPortInst name: deserializer_inst/o_ready_reg/Q
			EDIFHierPortInst name: deserializer_inst/o_ready_reg/R
	Cell name: deserializer_inst/ov_dout_reg[12]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[12]/C
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[12]/CE
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[12]/D
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[12]/Q
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[12]/R
	Cell name: deserializer_inst/FSM_sequential_state_reg[0]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/FSM_sequential_state_reg[0]/C
			EDIFHierPortInst name: deserializer_inst/FSM_sequential_state_reg[0]/CE
			EDIFHierPortInst name: deserializer_inst/FSM_sequential_state_reg[0]/D
			EDIFHierPortInst name: deserializer_inst/FSM_sequential_state_reg[0]/Q
			EDIFHierPortInst name: deserializer_inst/FSM_sequential_state_reg[0]/R
	Cell name: deserializer_inst/shift_reg_reg[18]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[18]/C
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[18]/CE
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[18]/D
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[18]/Q
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[18]/R
	Cell name: deserializer_inst/ov_dout_reg[0]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[0]/C
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[0]/CE
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[0]/D
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[0]/Q
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[0]/R
	Cell name: deserializer_inst/shift_reg_reg[6]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[6]/C
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[6]/CE
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[6]/D
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[6]/Q
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[6]/R
	Cell name: deserializer_inst/ov_dout_reg[19]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[19]/C
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[19]/CE
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[19]/D
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[19]/Q
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[19]/R
	Cell name: deserializer_inst/shift_reg_reg[23]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[23]/C
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[23]/CE
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[23]/D
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[23]/Q
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[23]/R
	Cell name: deserializer_inst/shift_reg_reg[11]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[11]/C
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[11]/CE
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[11]/D
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[11]/Q
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[11]/R
	Cell name: deserializer_inst/ov_dout_reg[8]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[8]/C
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[8]/CE
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[8]/D
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[8]/Q
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[8]/R
	Cell name: deserializer_inst/ov_dout_reg[11]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[11]/C
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[11]/CE
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[11]/D
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[11]/Q
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[11]/R
	Cell name: deserializer_inst/ov_dout_reg[23]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[23]/C
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[23]/CE
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[23]/D
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[23]/Q
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[23]/R
	Cell name: deserializer_inst/FSM_sequential_state_reg[1]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/FSM_sequential_state_reg[1]/C
			EDIFHierPortInst name: deserializer_inst/FSM_sequential_state_reg[1]/CE
			EDIFHierPortInst name: deserializer_inst/FSM_sequential_state_reg[1]/D
			EDIFHierPortInst name: deserializer_inst/FSM_sequential_state_reg[1]/Q
			EDIFHierPortInst name: deserializer_inst/FSM_sequential_state_reg[1]/R
	Cell name: deserializer_inst/shift_reg_reg[19]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[19]/C
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[19]/CE
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[19]/D
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[19]/Q
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[19]/R
	Cell name: deserializer_inst/shift_reg_reg[1]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[1]/C
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[1]/CE
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[1]/D
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[1]/Q
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[1]/R
	Cell name: deserializer_inst/shift_reg_reg[20]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[20]/C
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[20]/CE
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[20]/D
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[20]/Q
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[20]/R
	Cell name: deserializer_inst/shift_reg_reg[9]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[9]/C
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[9]/CE
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[9]/D
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[9]/Q
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[9]/R
	Cell name: deserializer_inst/ov_dout_reg[18]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[18]/C
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[18]/CE
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[18]/D
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[18]/Q
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[18]/R
	Cell name: deserializer_inst/shift_reg_reg[16]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[16]/C
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[16]/CE
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[16]/D
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[16]/Q
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[16]/R
	Cell name: deserializer_inst/ov_dout_reg[10]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[10]/C
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[10]/CE
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[10]/D
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[10]/Q
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[10]/R
	Cell name: deserializer_inst/ov_dout_reg[22]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[22]/C
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[22]/CE
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[22]/D
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[22]/Q
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[22]/R
	Cell name: deserializer_inst/counter_reg[4]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/counter_reg[4]/C
			EDIFHierPortInst name: deserializer_inst/counter_reg[4]/CE
			EDIFHierPortInst name: deserializer_inst/counter_reg[4]/D
			EDIFHierPortInst name: deserializer_inst/counter_reg[4]/Q
			EDIFHierPortInst name: deserializer_inst/counter_reg[4]/R
	Cell name: deserializer_inst/ov_dout_reg[3]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[3]/C
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[3]/CE
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[3]/D
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[3]/Q
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[3]/R
	Cell name: deserializer_inst/shift_reg_reg[0]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[0]/C
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[0]/CE
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[0]/D
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[0]/Q
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[0]/R
	Cell name: deserializer_inst/shift_reg_reg[8]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[8]/C
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[8]/CE
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[8]/D
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[8]/Q
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[8]/R
	Cell name: deserializer_inst/ov_dout_reg[17]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[17]/C
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[17]/CE
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[17]/D
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[17]/Q
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[17]/R
	Cell name: deserializer_inst/shift_reg_reg[17]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[17]/C
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[17]/CE
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[17]/D
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[17]/Q
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[17]/R
	Cell name: deserializer_inst/shift_reg_reg[21]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[21]/C
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[21]/CE
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[21]/D
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[21]/Q
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[21]/R
	Cell name: deserializer_inst/ov_dout_reg[21]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[21]/C
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[21]/CE
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[21]/D
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[21]/Q
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[21]/R
	Cell name: deserializer_inst/ov_dout_reg[2]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[2]/C
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[2]/CE
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[2]/D
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[2]/Q
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[2]/R
	Cell name: deserializer_inst/shift_reg_reg[3]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[3]/C
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[3]/CE
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[3]/D
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[3]/Q
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[3]/R
	Cell name: deserializer_inst/shift_reg_reg[14]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[14]/C
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[14]/CE
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[14]/D
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[14]/Q
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[14]/R
	Cell name: deserializer_inst/ov_dout_reg[16]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[16]/C
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[16]/CE
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[16]/D
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[16]/Q
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[16]/R
	Cell name: deserializer_inst/ov_dout_reg[20]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[20]/C
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[20]/CE
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[20]/D
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[20]/Q
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[20]/R
	Cell name: deserializer_inst/counter_reg[2]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/counter_reg[2]/C
			EDIFHierPortInst name: deserializer_inst/counter_reg[2]/CE
			EDIFHierPortInst name: deserializer_inst/counter_reg[2]/D
			EDIFHierPortInst name: deserializer_inst/counter_reg[2]/Q
			EDIFHierPortInst name: deserializer_inst/counter_reg[2]/R
	Cell name: deserializer_inst/ov_dout_reg[5]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[5]/C
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[5]/CE
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[5]/D
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[5]/Q
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[5]/R
	Cell name: deserializer_inst/shift_reg_reg[2]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[2]/C
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[2]/CE
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[2]/D
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[2]/Q
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[2]/R
	Cell name: deserializer_inst/shift_reg_reg[15]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[15]/C
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[15]/CE
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[15]/D
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[15]/Q
			EDIFHierPortInst name: deserializer_inst/shift_reg_reg[15]/R
	Cell name: deserializer_inst/ov_dout_reg[15]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[15]/C
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[15]/CE
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[15]/D
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[15]/Q
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[15]/R
	Cell name: deserializer_inst/counter_reg[3]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/counter_reg[3]/C
			EDIFHierPortInst name: deserializer_inst/counter_reg[3]/CE
			EDIFHierPortInst name: deserializer_inst/counter_reg[3]/D
			EDIFHierPortInst name: deserializer_inst/counter_reg[3]/Q
			EDIFHierPortInst name: deserializer_inst/counter_reg[3]/R
	Cell name: deserializer_inst/ov_dout_reg[4]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[4]/C
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[4]/CE
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[4]/D
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[4]/Q
			EDIFHierPortInst name: deserializer_inst/ov_dout_reg[4]/R
	Cell name: fir_filter_inst/inst/ov_sum_reg[4]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[4]/C
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[4]/CE
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[4]/D
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[4]/Q
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[4]/R
	Cell name: fir_filter_inst/inst/ov_sum_reg[18]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[18]/C
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[18]/CE
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[18]/D
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[18]/Q
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[18]/R
	Cell name: fir_filter_inst/inst/ov_sum_reg[8]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[8]/C
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[8]/CE
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[8]/D
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[8]/Q
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[8]/R
	Cell name: fir_filter_inst/inst/ov_sum_reg[14]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[14]/C
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[14]/CE
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[14]/D
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[14]/Q
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[14]/R
	Cell name: fir_filter_inst/inst/ov_sum_reg[10]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[10]/C
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[10]/CE
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[10]/D
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[10]/Q
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[10]/R
	Cell name: fir_filter_inst/inst/ov_sum_reg[22]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[22]/C
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[22]/CE
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[22]/D
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[22]/Q
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[22]/R
	Cell name: fir_filter_inst/inst/ov_sum_reg[3]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[3]/C
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[3]/CE
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[3]/D
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[3]/Q
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[3]/R
	Cell name: fir_filter_inst/inst/ov_sum_reg[17]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[17]/C
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[17]/CE
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[17]/D
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[17]/Q
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[17]/R
	Cell name: fir_filter_inst/inst/ov_sum_reg[7]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[7]/C
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[7]/CE
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[7]/D
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[7]/Q
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[7]/R
	Cell name: fir_filter_inst/inst/ov_sum_reg[13]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[13]/C
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[13]/CE
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[13]/D
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[13]/Q
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[13]/R
	Cell name: fir_filter_inst/inst/ov_sum_reg[21]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[21]/C
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[21]/CE
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[21]/D
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[21]/Q
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[21]/R
	Cell name: fir_filter_inst/inst/ov_sum_reg[2]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[2]/C
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[2]/CE
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[2]/D
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[2]/Q
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[2]/R
	Cell name: fir_filter_inst/inst/ov_sum_reg[16]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[16]/C
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[16]/CE
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[16]/D
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[16]/Q
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[16]/R
	Cell name: fir_filter_inst/inst/ov_sum_reg[6]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[6]/C
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[6]/CE
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[6]/D
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[6]/Q
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[6]/R
	Cell name: fir_filter_inst/inst/ov_sum_reg[12]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[12]/C
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[12]/CE
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[12]/D
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[12]/Q
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[12]/R
	Cell name: fir_filter_inst/inst/ov_sum_reg[20]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[20]/C
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[20]/CE
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[20]/D
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[20]/Q
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[20]/R
	Cell name: fir_filter_inst/inst/ov_sum_reg[0]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[0]/C
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[0]/CE
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[0]/D
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[0]/Q
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[0]/R
	Cell name: fir_filter_inst/inst/ov_sum_reg[19]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[19]/C
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[19]/CE
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[19]/D
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[19]/Q
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[19]/R
	Cell name: fir_filter_inst/inst/ov_sum_reg[1]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[1]/C
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[1]/CE
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[1]/D
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[1]/Q
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[1]/R
	Cell name: fir_filter_inst/inst/ov_sum_reg[15]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[15]/C
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[15]/CE
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[15]/D
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[15]/Q
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[15]/R
	Cell name: fir_filter_inst/inst/ov_sum_reg[5]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[5]/C
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[5]/CE
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[5]/D
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[5]/Q
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[5]/R
	Cell name: fir_filter_inst/inst/ov_sum_reg[23]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[23]/C
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[23]/CE
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[23]/D
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[23]/Q
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[23]/R
	Cell name: fir_filter_inst/inst/ov_sum_reg[11]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[11]/C
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[11]/CE
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[11]/D
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[11]/Q
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[11]/R
	Cell name: fir_filter_inst/inst/ov_sum_reg[9]
		EDIFHierCellInst name: FDRE
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[9]/C
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[9]/CE
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[9]/D
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[9]/Q
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum_reg[9]/R

Printing LUTCells... (137)
	Cell name: fir_filter_inst/FSM_sequential_state[0]_i_1__0
		EDIFHierCellInst name: LUT6
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/FSM_sequential_state[0]_i_1__0/I0
			EDIFHierPortInst name: fir_filter_inst/FSM_sequential_state[0]_i_1__0/I1
			EDIFHierPortInst name: fir_filter_inst/FSM_sequential_state[0]_i_1__0/I2
			EDIFHierPortInst name: fir_filter_inst/FSM_sequential_state[0]_i_1__0/I3
			EDIFHierPortInst name: fir_filter_inst/FSM_sequential_state[0]_i_1__0/I4
			EDIFHierPortInst name: fir_filter_inst/FSM_sequential_state[0]_i_1__0/I5
			EDIFHierPortInst name: fir_filter_inst/FSM_sequential_state[0]_i_1__0/O
	Cell name: fir_filter_inst/sample_re_addr[2]_i_1
		EDIFHierCellInst name: LUT6
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[2]_i_1/I0
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[2]_i_1/I1
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[2]_i_1/I2
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[2]_i_1/I3
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[2]_i_1/I4
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[2]_i_1/I5
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[2]_i_1/O
	Cell name: fir_filter_inst/weight_re_addr[1]_i_1
		EDIFHierCellInst name: LUT4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr[1]_i_1/I0
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr[1]_i_1/I1
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr[1]_i_1/I2
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr[1]_i_1/I3
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr[1]_i_1/O
	Cell name: fir_filter_inst/weight_re_addr[2]_i_1
		EDIFHierCellInst name: LUT5
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr[2]_i_1/I0
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr[2]_i_1/I1
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr[2]_i_1/I2
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr[2]_i_1/I3
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr[2]_i_1/I4
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr[2]_i_1/O
	Cell name: fir_filter_inst/weight_re_i_1
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/weight_re_i_1/I0
			EDIFHierPortInst name: fir_filter_inst/weight_re_i_1/I1
			EDIFHierPortInst name: fir_filter_inst/weight_re_i_1/O
	Cell name: fir_filter_inst/o_ready_i_1
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/o_ready_i_1/I0
			EDIFHierPortInst name: fir_filter_inst/o_ready_i_1/I1
			EDIFHierPortInst name: fir_filter_inst/o_ready_i_1/O
	Cell name: fir_filter_inst/sample_re_addr[1]_i_1
		EDIFHierCellInst name: LUT6
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[1]_i_1/I0
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[1]_i_1/I1
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[1]_i_1/I2
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[1]_i_1/I3
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[1]_i_1/I4
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[1]_i_1/I5
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[1]_i_1/O
	Cell name: fir_filter_inst/FSM_sequential_state[0]_i_2__0
		EDIFHierCellInst name: LUT4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/FSM_sequential_state[0]_i_2__0/I0
			EDIFHierPortInst name: fir_filter_inst/FSM_sequential_state[0]_i_2__0/I1
			EDIFHierPortInst name: fir_filter_inst/FSM_sequential_state[0]_i_2__0/I2
			EDIFHierPortInst name: fir_filter_inst/FSM_sequential_state[0]_i_2__0/I3
			EDIFHierPortInst name: fir_filter_inst/FSM_sequential_state[0]_i_2__0/O
	Cell name: fir_filter_inst/sum_rst_i_1
		EDIFHierCellInst name: LUT4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/sum_rst_i_1/I0
			EDIFHierPortInst name: fir_filter_inst/sum_rst_i_1/I1
			EDIFHierPortInst name: fir_filter_inst/sum_rst_i_1/I2
			EDIFHierPortInst name: fir_filter_inst/sum_rst_i_1/I3
			EDIFHierPortInst name: fir_filter_inst/sum_rst_i_1/O
	Cell name: fir_filter_inst/sample_re_addr[3]_i_4
		EDIFHierCellInst name: LUT3
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[3]_i_4/I0
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[3]_i_4/I1
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[3]_i_4/I2
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[3]_i_4/O
	Cell name: fir_filter_inst/sample_re_addr[0]_i_1
		EDIFHierCellInst name: LUT5
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[0]_i_1/I0
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[0]_i_1/I1
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[0]_i_1/I2
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[0]_i_1/I3
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[0]_i_1/I4
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[0]_i_1/O
	Cell name: fir_filter_inst/sample_re_addr[3]_i_2
		EDIFHierCellInst name: LUT3
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[3]_i_2/I0
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[3]_i_2/I1
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[3]_i_2/I2
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[3]_i_2/O
	Cell name: fir_filter_inst/sample_re_addr[3]_i_3
		EDIFHierCellInst name: LUT3
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[3]_i_3/I0
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[3]_i_3/I1
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[3]_i_3/I2
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[3]_i_3/O
	Cell name: fir_filter_inst/sample_re_addr[3]_i_1
		EDIFHierCellInst name: LUT6
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[3]_i_1/I0
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[3]_i_1/I1
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[3]_i_1/I2
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[3]_i_1/I3
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[3]_i_1/I4
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[3]_i_1/I5
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[3]_i_1/O
	Cell name: fir_filter_inst/weight_re_addr[3]_i_1
		EDIFHierCellInst name: LUT6
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr[3]_i_1/I0
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr[3]_i_1/I1
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr[3]_i_1/I2
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr[3]_i_1/I3
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr[3]_i_1/I4
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr[3]_i_1/I5
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr[3]_i_1/O
	Cell name: fir_filter_inst/FSM_sequential_state[0]_i_3
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/FSM_sequential_state[0]_i_3/I0
			EDIFHierPortInst name: fir_filter_inst/FSM_sequential_state[0]_i_3/I1
			EDIFHierPortInst name: fir_filter_inst/FSM_sequential_state[0]_i_3/O
	Cell name: fir_filter_inst/weight_re_addr[0]_i_1
		EDIFHierCellInst name: LUT3
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr[0]_i_1/I0
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr[0]_i_1/I1
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr[0]_i_1/I2
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr[0]_i_1/O
	Cell name: fir_filter_inst/FSM_sequential_state[1]_i_1__0
		EDIFHierCellInst name: LUT3
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/FSM_sequential_state[1]_i_1__0/I0
			EDIFHierPortInst name: fir_filter_inst/FSM_sequential_state[1]_i_1__0/I1
			EDIFHierPortInst name: fir_filter_inst/FSM_sequential_state[1]_i_1__0/I2
			EDIFHierPortInst name: fir_filter_inst/FSM_sequential_state[1]_i_1__0/O
	Cell name: fir_filter_inst/sample_wr_addr[4]_i_1
		EDIFHierCellInst name: LUT6
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr[4]_i_1/I0
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr[4]_i_1/I1
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr[4]_i_1/I2
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr[4]_i_1/I3
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr[4]_i_1/I4
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr[4]_i_1/I5
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr[4]_i_1/O
	Cell name: fir_filter_inst/sample_re_addr[5]_i_1
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[5]_i_1/I0
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[5]_i_1/I1
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[5]_i_1/O
	Cell name: fir_filter_inst/weight_re_addr[4]_i_1
		EDIFHierCellInst name: LUT6
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr[4]_i_1/I0
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr[4]_i_1/I1
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr[4]_i_1/I2
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr[4]_i_1/I3
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr[4]_i_1/I4
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr[4]_i_1/I5
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr[4]_i_1/O
	Cell name: fir_filter_inst/sample_wr_addr[1]_i_1
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr[1]_i_1/I0
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr[1]_i_1/I1
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr[1]_i_1/O
	Cell name: fir_filter_inst/sample_re_addr[5]_i_3
		EDIFHierCellInst name: LUT4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[5]_i_3/I0
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[5]_i_3/I1
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[5]_i_3/I2
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[5]_i_3/I3
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[5]_i_3/O
	Cell name: fir_filter_inst/sample_re_addr[5]_i_2
		EDIFHierCellInst name: LUT5
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[5]_i_2/I0
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[5]_i_2/I1
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[5]_i_2/I2
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[5]_i_2/I3
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[5]_i_2/I4
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[5]_i_2/O
	Cell name: fir_filter_inst/weight_re_addr[5]_i_1
		EDIFHierCellInst name: LUT6
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr[5]_i_1/I0
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr[5]_i_1/I1
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr[5]_i_1/I2
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr[5]_i_1/I3
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr[5]_i_1/I4
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr[5]_i_1/I5
			EDIFHierPortInst name: fir_filter_inst/weight_re_addr[5]_i_1/O
	Cell name: fir_filter_inst/sample_wr_addr[2]_i_1
		EDIFHierCellInst name: LUT3
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr[2]_i_1/I0
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr[2]_i_1/I1
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr[2]_i_1/I2
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr[2]_i_1/O
	Cell name: fir_filter_inst/sample_re_addr[4]_i_1
		EDIFHierCellInst name: LUT5
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[4]_i_1/I0
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[4]_i_1/I1
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[4]_i_1/I2
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[4]_i_1/I3
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[4]_i_1/I4
			EDIFHierPortInst name: fir_filter_inst/sample_re_addr[4]_i_1/O
	Cell name: fir_filter_inst/ov_dout[23]_i_1__0
		EDIFHierCellInst name: LUT6
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/ov_dout[23]_i_1__0/I0
			EDIFHierPortInst name: fir_filter_inst/ov_dout[23]_i_1__0/I1
			EDIFHierPortInst name: fir_filter_inst/ov_dout[23]_i_1__0/I2
			EDIFHierPortInst name: fir_filter_inst/ov_dout[23]_i_1__0/I3
			EDIFHierPortInst name: fir_filter_inst/ov_dout[23]_i_1__0/I4
			EDIFHierPortInst name: fir_filter_inst/ov_dout[23]_i_1__0/I5
			EDIFHierPortInst name: fir_filter_inst/ov_dout[23]_i_1__0/O
	Cell name: fir_filter_inst/o_dout_valid_i_1__1
		EDIFHierCellInst name: LUT6
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/o_dout_valid_i_1__1/I0
			EDIFHierPortInst name: fir_filter_inst/o_dout_valid_i_1__1/I1
			EDIFHierPortInst name: fir_filter_inst/o_dout_valid_i_1__1/I2
			EDIFHierPortInst name: fir_filter_inst/o_dout_valid_i_1__1/I3
			EDIFHierPortInst name: fir_filter_inst/o_dout_valid_i_1__1/I4
			EDIFHierPortInst name: fir_filter_inst/o_dout_valid_i_1__1/I5
			EDIFHierPortInst name: fir_filter_inst/o_dout_valid_i_1__1/O
	Cell name: fir_filter_inst/sample_wr_addr[3]_i_1
		EDIFHierCellInst name: LUT4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr[3]_i_1/I0
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr[3]_i_1/I1
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr[3]_i_1/I2
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr[3]_i_1/I3
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr[3]_i_1/O
	Cell name: fir_filter_inst/sample_wr_addr[5]_i_1
		EDIFHierCellInst name: LUT6
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr[5]_i_1/I0
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr[5]_i_1/I1
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr[5]_i_1/I2
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr[5]_i_1/I3
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr[5]_i_1/I4
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr[5]_i_1/I5
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr[5]_i_1/O
	Cell name: fir_filter_inst/sample_wr_addr[0]_i_1
		EDIFHierCellInst name: LUT1
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr[0]_i_1/I0
			EDIFHierPortInst name: fir_filter_inst/sample_wr_addr[0]_i_1/O
	Cell name: serializer_inst/FSM_sequential_state[0]_i_1__1
		EDIFHierCellInst name: LUT4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/FSM_sequential_state[0]_i_1__1/I0
			EDIFHierPortInst name: serializer_inst/FSM_sequential_state[0]_i_1__1/I1
			EDIFHierPortInst name: serializer_inst/FSM_sequential_state[0]_i_1__1/I2
			EDIFHierPortInst name: serializer_inst/FSM_sequential_state[0]_i_1__1/I3
			EDIFHierPortInst name: serializer_inst/FSM_sequential_state[0]_i_1__1/O
	Cell name: serializer_inst/counter[3]_i_1
		EDIFHierCellInst name: LUT6
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/counter[3]_i_1/I0
			EDIFHierPortInst name: serializer_inst/counter[3]_i_1/I1
			EDIFHierPortInst name: serializer_inst/counter[3]_i_1/I2
			EDIFHierPortInst name: serializer_inst/counter[3]_i_1/I3
			EDIFHierPortInst name: serializer_inst/counter[3]_i_1/I4
			EDIFHierPortInst name: serializer_inst/counter[3]_i_1/I5
			EDIFHierPortInst name: serializer_inst/counter[3]_i_1/O
	Cell name: serializer_inst/shift_reg[1]_i_1
		EDIFHierCellInst name: LUT4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg[1]_i_1/I0
			EDIFHierPortInst name: serializer_inst/shift_reg[1]_i_1/I1
			EDIFHierPortInst name: serializer_inst/shift_reg[1]_i_1/I2
			EDIFHierPortInst name: serializer_inst/shift_reg[1]_i_1/I3
			EDIFHierPortInst name: serializer_inst/shift_reg[1]_i_1/O
	Cell name: serializer_inst/o_ready_i_1__0
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/o_ready_i_1__0/I0
			EDIFHierPortInst name: serializer_inst/o_ready_i_1__0/I1
			EDIFHierPortInst name: serializer_inst/o_ready_i_1__0/O
	Cell name: serializer_inst/counter[4]_i_2
		EDIFHierCellInst name: LUT6
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/counter[4]_i_2/I0
			EDIFHierPortInst name: serializer_inst/counter[4]_i_2/I1
			EDIFHierPortInst name: serializer_inst/counter[4]_i_2/I2
			EDIFHierPortInst name: serializer_inst/counter[4]_i_2/I3
			EDIFHierPortInst name: serializer_inst/counter[4]_i_2/I4
			EDIFHierPortInst name: serializer_inst/counter[4]_i_2/I5
			EDIFHierPortInst name: serializer_inst/counter[4]_i_2/O
	Cell name: serializer_inst/counter[4]_i_1
		EDIFHierCellInst name: LUT4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/counter[4]_i_1/I0
			EDIFHierPortInst name: serializer_inst/counter[4]_i_1/I1
			EDIFHierPortInst name: serializer_inst/counter[4]_i_1/I2
			EDIFHierPortInst name: serializer_inst/counter[4]_i_1/I3
			EDIFHierPortInst name: serializer_inst/counter[4]_i_1/O
	Cell name: serializer_inst/shift_reg[23]_i_3
		EDIFHierCellInst name: LUT3
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg[23]_i_3/I0
			EDIFHierPortInst name: serializer_inst/shift_reg[23]_i_3/I1
			EDIFHierPortInst name: serializer_inst/shift_reg[23]_i_3/I2
			EDIFHierPortInst name: serializer_inst/shift_reg[23]_i_3/O
	Cell name: serializer_inst/shift_reg[23]_i_2
		EDIFHierCellInst name: LUT3
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg[23]_i_2/I0
			EDIFHierPortInst name: serializer_inst/shift_reg[23]_i_2/I1
			EDIFHierPortInst name: serializer_inst/shift_reg[23]_i_2/I2
			EDIFHierPortInst name: serializer_inst/shift_reg[23]_i_2/O
	Cell name: serializer_inst/shift_reg[23]_i_1
		EDIFHierCellInst name: LUT5
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg[23]_i_1/I0
			EDIFHierPortInst name: serializer_inst/shift_reg[23]_i_1/I1
			EDIFHierPortInst name: serializer_inst/shift_reg[23]_i_1/I2
			EDIFHierPortInst name: serializer_inst/shift_reg[23]_i_1/I3
			EDIFHierPortInst name: serializer_inst/shift_reg[23]_i_1/I4
			EDIFHierPortInst name: serializer_inst/shift_reg[23]_i_1/O
	Cell name: serializer_inst/counter[0]_i_1__0
		EDIFHierCellInst name: LUT4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/counter[0]_i_1__0/I0
			EDIFHierPortInst name: serializer_inst/counter[0]_i_1__0/I1
			EDIFHierPortInst name: serializer_inst/counter[0]_i_1__0/I2
			EDIFHierPortInst name: serializer_inst/counter[0]_i_1__0/I3
			EDIFHierPortInst name: serializer_inst/counter[0]_i_1__0/O
	Cell name: serializer_inst/shift_reg[8]_i_1
		EDIFHierCellInst name: LUT4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg[8]_i_1/I0
			EDIFHierPortInst name: serializer_inst/shift_reg[8]_i_1/I1
			EDIFHierPortInst name: serializer_inst/shift_reg[8]_i_1/I2
			EDIFHierPortInst name: serializer_inst/shift_reg[8]_i_1/I3
			EDIFHierPortInst name: serializer_inst/shift_reg[8]_i_1/O
	Cell name: serializer_inst/shift_reg[15]_i_1
		EDIFHierCellInst name: LUT4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg[15]_i_1/I0
			EDIFHierPortInst name: serializer_inst/shift_reg[15]_i_1/I1
			EDIFHierPortInst name: serializer_inst/shift_reg[15]_i_1/I2
			EDIFHierPortInst name: serializer_inst/shift_reg[15]_i_1/I3
			EDIFHierPortInst name: serializer_inst/shift_reg[15]_i_1/O
	Cell name: serializer_inst/shift_reg[2]_i_1
		EDIFHierCellInst name: LUT4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg[2]_i_1/I0
			EDIFHierPortInst name: serializer_inst/shift_reg[2]_i_1/I1
			EDIFHierPortInst name: serializer_inst/shift_reg[2]_i_1/I2
			EDIFHierPortInst name: serializer_inst/shift_reg[2]_i_1/I3
			EDIFHierPortInst name: serializer_inst/shift_reg[2]_i_1/O
	Cell name: serializer_inst/shift_reg[3]_i_1
		EDIFHierCellInst name: LUT4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg[3]_i_1/I0
			EDIFHierPortInst name: serializer_inst/shift_reg[3]_i_1/I1
			EDIFHierPortInst name: serializer_inst/shift_reg[3]_i_1/I2
			EDIFHierPortInst name: serializer_inst/shift_reg[3]_i_1/I3
			EDIFHierPortInst name: serializer_inst/shift_reg[3]_i_1/O
	Cell name: serializer_inst/shift_reg[9]_i_1
		EDIFHierCellInst name: LUT4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg[9]_i_1/I0
			EDIFHierPortInst name: serializer_inst/shift_reg[9]_i_1/I1
			EDIFHierPortInst name: serializer_inst/shift_reg[9]_i_1/I2
			EDIFHierPortInst name: serializer_inst/shift_reg[9]_i_1/I3
			EDIFHierPortInst name: serializer_inst/shift_reg[9]_i_1/O
	Cell name: serializer_inst/shift_reg[0]_i_1
		EDIFHierCellInst name: LUT4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg[0]_i_1/I0
			EDIFHierPortInst name: serializer_inst/shift_reg[0]_i_1/I1
			EDIFHierPortInst name: serializer_inst/shift_reg[0]_i_1/I2
			EDIFHierPortInst name: serializer_inst/shift_reg[0]_i_1/I3
			EDIFHierPortInst name: serializer_inst/shift_reg[0]_i_1/O
	Cell name: serializer_inst/counter[1]_i_1__0
		EDIFHierCellInst name: LUT5
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/counter[1]_i_1__0/I0
			EDIFHierPortInst name: serializer_inst/counter[1]_i_1__0/I1
			EDIFHierPortInst name: serializer_inst/counter[1]_i_1__0/I2
			EDIFHierPortInst name: serializer_inst/counter[1]_i_1__0/I3
			EDIFHierPortInst name: serializer_inst/counter[1]_i_1__0/I4
			EDIFHierPortInst name: serializer_inst/counter[1]_i_1__0/O
	Cell name: serializer_inst/shift_reg[6]_i_1
		EDIFHierCellInst name: LUT4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg[6]_i_1/I0
			EDIFHierPortInst name: serializer_inst/shift_reg[6]_i_1/I1
			EDIFHierPortInst name: serializer_inst/shift_reg[6]_i_1/I2
			EDIFHierPortInst name: serializer_inst/shift_reg[6]_i_1/I3
			EDIFHierPortInst name: serializer_inst/shift_reg[6]_i_1/O
	Cell name: serializer_inst/shift_reg[16]_i_1
		EDIFHierCellInst name: LUT4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg[16]_i_1/I0
			EDIFHierPortInst name: serializer_inst/shift_reg[16]_i_1/I1
			EDIFHierPortInst name: serializer_inst/shift_reg[16]_i_1/I2
			EDIFHierPortInst name: serializer_inst/shift_reg[16]_i_1/I3
			EDIFHierPortInst name: serializer_inst/shift_reg[16]_i_1/O
	Cell name: serializer_inst/shift_reg[13]_i_1
		EDIFHierCellInst name: LUT4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg[13]_i_1/I0
			EDIFHierPortInst name: serializer_inst/shift_reg[13]_i_1/I1
			EDIFHierPortInst name: serializer_inst/shift_reg[13]_i_1/I2
			EDIFHierPortInst name: serializer_inst/shift_reg[13]_i_1/I3
			EDIFHierPortInst name: serializer_inst/shift_reg[13]_i_1/O
	Cell name: serializer_inst/shift_reg[10]_i_1
		EDIFHierCellInst name: LUT4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg[10]_i_1/I0
			EDIFHierPortInst name: serializer_inst/shift_reg[10]_i_1/I1
			EDIFHierPortInst name: serializer_inst/shift_reg[10]_i_1/I2
			EDIFHierPortInst name: serializer_inst/shift_reg[10]_i_1/I3
			EDIFHierPortInst name: serializer_inst/shift_reg[10]_i_1/O
	Cell name: serializer_inst/FSM_sequential_state[1]_i_1__1
		EDIFHierCellInst name: LUT3
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/FSM_sequential_state[1]_i_1__1/I0
			EDIFHierPortInst name: serializer_inst/FSM_sequential_state[1]_i_1__1/I1
			EDIFHierPortInst name: serializer_inst/FSM_sequential_state[1]_i_1__1/I2
			EDIFHierPortInst name: serializer_inst/FSM_sequential_state[1]_i_1__1/O
	Cell name: serializer_inst/shift_reg[18]_i_1
		EDIFHierCellInst name: LUT4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg[18]_i_1/I0
			EDIFHierPortInst name: serializer_inst/shift_reg[18]_i_1/I1
			EDIFHierPortInst name: serializer_inst/shift_reg[18]_i_1/I2
			EDIFHierPortInst name: serializer_inst/shift_reg[18]_i_1/I3
			EDIFHierPortInst name: serializer_inst/shift_reg[18]_i_1/O
	Cell name: serializer_inst/shift_reg[21]_i_1
		EDIFHierCellInst name: LUT4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg[21]_i_1/I0
			EDIFHierPortInst name: serializer_inst/shift_reg[21]_i_1/I1
			EDIFHierPortInst name: serializer_inst/shift_reg[21]_i_1/I2
			EDIFHierPortInst name: serializer_inst/shift_reg[21]_i_1/I3
			EDIFHierPortInst name: serializer_inst/shift_reg[21]_i_1/O
	Cell name: serializer_inst/FSM_sequential_state[1]_i_2
		EDIFHierCellInst name: LUT5
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/FSM_sequential_state[1]_i_2/I0
			EDIFHierPortInst name: serializer_inst/FSM_sequential_state[1]_i_2/I1
			EDIFHierPortInst name: serializer_inst/FSM_sequential_state[1]_i_2/I2
			EDIFHierPortInst name: serializer_inst/FSM_sequential_state[1]_i_2/I3
			EDIFHierPortInst name: serializer_inst/FSM_sequential_state[1]_i_2/I4
			EDIFHierPortInst name: serializer_inst/FSM_sequential_state[1]_i_2/O
	Cell name: serializer_inst/shift_reg[19]_i_1
		EDIFHierCellInst name: LUT4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg[19]_i_1/I0
			EDIFHierPortInst name: serializer_inst/shift_reg[19]_i_1/I1
			EDIFHierPortInst name: serializer_inst/shift_reg[19]_i_1/I2
			EDIFHierPortInst name: serializer_inst/shift_reg[19]_i_1/I3
			EDIFHierPortInst name: serializer_inst/shift_reg[19]_i_1/O
	Cell name: serializer_inst/shift_reg[12]_i_1
		EDIFHierCellInst name: LUT4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg[12]_i_1/I0
			EDIFHierPortInst name: serializer_inst/shift_reg[12]_i_1/I1
			EDIFHierPortInst name: serializer_inst/shift_reg[12]_i_1/I2
			EDIFHierPortInst name: serializer_inst/shift_reg[12]_i_1/I3
			EDIFHierPortInst name: serializer_inst/shift_reg[12]_i_1/O
	Cell name: serializer_inst/o_dout_valid_i_1
		EDIFHierCellInst name: LUT5
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/o_dout_valid_i_1/I0
			EDIFHierPortInst name: serializer_inst/o_dout_valid_i_1/I1
			EDIFHierPortInst name: serializer_inst/o_dout_valid_i_1/I2
			EDIFHierPortInst name: serializer_inst/o_dout_valid_i_1/I3
			EDIFHierPortInst name: serializer_inst/o_dout_valid_i_1/I4
			EDIFHierPortInst name: serializer_inst/o_dout_valid_i_1/O
	Cell name: serializer_inst/shift_reg[5]_i_1
		EDIFHierCellInst name: LUT4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg[5]_i_1/I0
			EDIFHierPortInst name: serializer_inst/shift_reg[5]_i_1/I1
			EDIFHierPortInst name: serializer_inst/shift_reg[5]_i_1/I2
			EDIFHierPortInst name: serializer_inst/shift_reg[5]_i_1/I3
			EDIFHierPortInst name: serializer_inst/shift_reg[5]_i_1/O
	Cell name: serializer_inst/shift_reg[20]_i_1
		EDIFHierCellInst name: LUT4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg[20]_i_1/I0
			EDIFHierPortInst name: serializer_inst/shift_reg[20]_i_1/I1
			EDIFHierPortInst name: serializer_inst/shift_reg[20]_i_1/I2
			EDIFHierPortInst name: serializer_inst/shift_reg[20]_i_1/I3
			EDIFHierPortInst name: serializer_inst/shift_reg[20]_i_1/O
	Cell name: serializer_inst/shift_reg[14]_i_1
		EDIFHierCellInst name: LUT4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg[14]_i_1/I0
			EDIFHierPortInst name: serializer_inst/shift_reg[14]_i_1/I1
			EDIFHierPortInst name: serializer_inst/shift_reg[14]_i_1/I2
			EDIFHierPortInst name: serializer_inst/shift_reg[14]_i_1/I3
			EDIFHierPortInst name: serializer_inst/shift_reg[14]_i_1/O
	Cell name: serializer_inst/shift_reg[22]_i_1
		EDIFHierCellInst name: LUT4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg[22]_i_1/I0
			EDIFHierPortInst name: serializer_inst/shift_reg[22]_i_1/I1
			EDIFHierPortInst name: serializer_inst/shift_reg[22]_i_1/I2
			EDIFHierPortInst name: serializer_inst/shift_reg[22]_i_1/I3
			EDIFHierPortInst name: serializer_inst/shift_reg[22]_i_1/O
	Cell name: serializer_inst/counter[2]_i_1__0
		EDIFHierCellInst name: LUT6
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/counter[2]_i_1__0/I0
			EDIFHierPortInst name: serializer_inst/counter[2]_i_1__0/I1
			EDIFHierPortInst name: serializer_inst/counter[2]_i_1__0/I2
			EDIFHierPortInst name: serializer_inst/counter[2]_i_1__0/I3
			EDIFHierPortInst name: serializer_inst/counter[2]_i_1__0/I4
			EDIFHierPortInst name: serializer_inst/counter[2]_i_1__0/I5
			EDIFHierPortInst name: serializer_inst/counter[2]_i_1__0/O
	Cell name: serializer_inst/shift_reg[11]_i_1
		EDIFHierCellInst name: LUT4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg[11]_i_1/I0
			EDIFHierPortInst name: serializer_inst/shift_reg[11]_i_1/I1
			EDIFHierPortInst name: serializer_inst/shift_reg[11]_i_1/I2
			EDIFHierPortInst name: serializer_inst/shift_reg[11]_i_1/I3
			EDIFHierPortInst name: serializer_inst/shift_reg[11]_i_1/O
	Cell name: serializer_inst/shift_reg[4]_i_1
		EDIFHierCellInst name: LUT4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg[4]_i_1/I0
			EDIFHierPortInst name: serializer_inst/shift_reg[4]_i_1/I1
			EDIFHierPortInst name: serializer_inst/shift_reg[4]_i_1/I2
			EDIFHierPortInst name: serializer_inst/shift_reg[4]_i_1/I3
			EDIFHierPortInst name: serializer_inst/shift_reg[4]_i_1/O
	Cell name: serializer_inst/shift_reg[17]_i_1
		EDIFHierCellInst name: LUT4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg[17]_i_1/I0
			EDIFHierPortInst name: serializer_inst/shift_reg[17]_i_1/I1
			EDIFHierPortInst name: serializer_inst/shift_reg[17]_i_1/I2
			EDIFHierPortInst name: serializer_inst/shift_reg[17]_i_1/I3
			EDIFHierPortInst name: serializer_inst/shift_reg[17]_i_1/O
	Cell name: serializer_inst/shift_reg[7]_i_1
		EDIFHierCellInst name: LUT4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: serializer_inst/shift_reg[7]_i_1/I0
			EDIFHierPortInst name: serializer_inst/shift_reg[7]_i_1/I1
			EDIFHierPortInst name: serializer_inst/shift_reg[7]_i_1/I2
			EDIFHierPortInst name: serializer_inst/shift_reg[7]_i_1/I3
			EDIFHierPortInst name: serializer_inst/shift_reg[7]_i_1/O
	Cell name: deserializer_inst/shift_reg[4]_i_1__0
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg[4]_i_1__0/I0
			EDIFHierPortInst name: deserializer_inst/shift_reg[4]_i_1__0/I1
			EDIFHierPortInst name: deserializer_inst/shift_reg[4]_i_1__0/O
	Cell name: deserializer_inst/ov_dout[23]_i_2
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/ov_dout[23]_i_2/I0
			EDIFHierPortInst name: deserializer_inst/ov_dout[23]_i_2/I1
			EDIFHierPortInst name: deserializer_inst/ov_dout[23]_i_2/O
	Cell name: deserializer_inst/shift_reg[8]_i_1__0
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg[8]_i_1__0/I0
			EDIFHierPortInst name: deserializer_inst/shift_reg[8]_i_1__0/I1
			EDIFHierPortInst name: deserializer_inst/shift_reg[8]_i_1__0/O
	Cell name: deserializer_inst/shift_reg[13]_i_1__0
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg[13]_i_1__0/I0
			EDIFHierPortInst name: deserializer_inst/shift_reg[13]_i_1__0/I1
			EDIFHierPortInst name: deserializer_inst/shift_reg[13]_i_1__0/O
	Cell name: deserializer_inst/ov_dout[23]_i_1
		EDIFHierCellInst name: LUT6
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/ov_dout[23]_i_1/I0
			EDIFHierPortInst name: deserializer_inst/ov_dout[23]_i_1/I1
			EDIFHierPortInst name: deserializer_inst/ov_dout[23]_i_1/I2
			EDIFHierPortInst name: deserializer_inst/ov_dout[23]_i_1/I3
			EDIFHierPortInst name: deserializer_inst/ov_dout[23]_i_1/I4
			EDIFHierPortInst name: deserializer_inst/ov_dout[23]_i_1/I5
			EDIFHierPortInst name: deserializer_inst/ov_dout[23]_i_1/O
	Cell name: deserializer_inst/shift_reg[18]_i_1__0
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg[18]_i_1__0/I0
			EDIFHierPortInst name: deserializer_inst/shift_reg[18]_i_1__0/I1
			EDIFHierPortInst name: deserializer_inst/shift_reg[18]_i_1__0/O
	Cell name: deserializer_inst/shift_reg[1]_i_1__0
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg[1]_i_1__0/I0
			EDIFHierPortInst name: deserializer_inst/shift_reg[1]_i_1__0/I1
			EDIFHierPortInst name: deserializer_inst/shift_reg[1]_i_1__0/O
	Cell name: deserializer_inst/shift_reg[23]_i_1__0
		EDIFHierCellInst name: LUT6
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg[23]_i_1__0/I0
			EDIFHierPortInst name: deserializer_inst/shift_reg[23]_i_1__0/I1
			EDIFHierPortInst name: deserializer_inst/shift_reg[23]_i_1__0/I2
			EDIFHierPortInst name: deserializer_inst/shift_reg[23]_i_1__0/I3
			EDIFHierPortInst name: deserializer_inst/shift_reg[23]_i_1__0/I4
			EDIFHierPortInst name: deserializer_inst/shift_reg[23]_i_1__0/I5
			EDIFHierPortInst name: deserializer_inst/shift_reg[23]_i_1__0/O
	Cell name: deserializer_inst/FSM_sequential_state[0]_i_2
		EDIFHierCellInst name: LUT4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/FSM_sequential_state[0]_i_2/I0
			EDIFHierPortInst name: deserializer_inst/FSM_sequential_state[0]_i_2/I1
			EDIFHierPortInst name: deserializer_inst/FSM_sequential_state[0]_i_2/I2
			EDIFHierPortInst name: deserializer_inst/FSM_sequential_state[0]_i_2/I3
			EDIFHierPortInst name: deserializer_inst/FSM_sequential_state[0]_i_2/O
	Cell name: deserializer_inst/FSM_sequential_state[0]_i_1
		EDIFHierCellInst name: LUT6
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/FSM_sequential_state[0]_i_1/I0
			EDIFHierPortInst name: deserializer_inst/FSM_sequential_state[0]_i_1/I1
			EDIFHierPortInst name: deserializer_inst/FSM_sequential_state[0]_i_1/I2
			EDIFHierPortInst name: deserializer_inst/FSM_sequential_state[0]_i_1/I3
			EDIFHierPortInst name: deserializer_inst/FSM_sequential_state[0]_i_1/I4
			EDIFHierPortInst name: deserializer_inst/FSM_sequential_state[0]_i_1/I5
			EDIFHierPortInst name: deserializer_inst/FSM_sequential_state[0]_i_1/O
	Cell name: deserializer_inst/shift_reg[5]_i_1__0
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg[5]_i_1__0/I0
			EDIFHierPortInst name: deserializer_inst/shift_reg[5]_i_1__0/I1
			EDIFHierPortInst name: deserializer_inst/shift_reg[5]_i_1__0/O
	Cell name: deserializer_inst/counter[1]_i_1
		EDIFHierCellInst name: LUT6
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/counter[1]_i_1/I0
			EDIFHierPortInst name: deserializer_inst/counter[1]_i_1/I1
			EDIFHierPortInst name: deserializer_inst/counter[1]_i_1/I2
			EDIFHierPortInst name: deserializer_inst/counter[1]_i_1/I3
			EDIFHierPortInst name: deserializer_inst/counter[1]_i_1/I4
			EDIFHierPortInst name: deserializer_inst/counter[1]_i_1/I5
			EDIFHierPortInst name: deserializer_inst/counter[1]_i_1/O
	Cell name: deserializer_inst/shift_reg[9]_i_1__0
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg[9]_i_1__0/I0
			EDIFHierPortInst name: deserializer_inst/shift_reg[9]_i_1__0/I1
			EDIFHierPortInst name: deserializer_inst/shift_reg[9]_i_1__0/O
	Cell name: deserializer_inst/shift_reg[14]_i_1__0
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg[14]_i_1__0/I0
			EDIFHierPortInst name: deserializer_inst/shift_reg[14]_i_1__0/I1
			EDIFHierPortInst name: deserializer_inst/shift_reg[14]_i_1__0/O
	Cell name: deserializer_inst/o_dout_valid_i_1__0
		EDIFHierCellInst name: LUT4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/o_dout_valid_i_1__0/I0
			EDIFHierPortInst name: deserializer_inst/o_dout_valid_i_1__0/I1
			EDIFHierPortInst name: deserializer_inst/o_dout_valid_i_1__0/I2
			EDIFHierPortInst name: deserializer_inst/o_dout_valid_i_1__0/I3
			EDIFHierPortInst name: deserializer_inst/o_dout_valid_i_1__0/O
	Cell name: deserializer_inst/counter[4]_i_1__0
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/counter[4]_i_1__0/I0
			EDIFHierPortInst name: deserializer_inst/counter[4]_i_1__0/I1
			EDIFHierPortInst name: deserializer_inst/counter[4]_i_1__0/O
	Cell name: deserializer_inst/shift_reg[17]_i_1__0
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg[17]_i_1__0/I0
			EDIFHierPortInst name: deserializer_inst/shift_reg[17]_i_1__0/I1
			EDIFHierPortInst name: deserializer_inst/shift_reg[17]_i_1__0/O
	Cell name: deserializer_inst/shift_reg[10]_i_1__0
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg[10]_i_1__0/I0
			EDIFHierPortInst name: deserializer_inst/shift_reg[10]_i_1__0/I1
			EDIFHierPortInst name: deserializer_inst/shift_reg[10]_i_1__0/O
	Cell name: deserializer_inst/shift_reg[22]_i_1__0
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg[22]_i_1__0/I0
			EDIFHierPortInst name: deserializer_inst/shift_reg[22]_i_1__0/I1
			EDIFHierPortInst name: deserializer_inst/shift_reg[22]_i_1__0/O
	Cell name: deserializer_inst/shift_reg[2]_i_1__0
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg[2]_i_1__0/I0
			EDIFHierPortInst name: deserializer_inst/shift_reg[2]_i_1__0/I1
			EDIFHierPortInst name: deserializer_inst/shift_reg[2]_i_1__0/O
	Cell name: deserializer_inst/shift_reg[6]_i_1__0
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg[6]_i_1__0/I0
			EDIFHierPortInst name: deserializer_inst/shift_reg[6]_i_1__0/I1
			EDIFHierPortInst name: deserializer_inst/shift_reg[6]_i_1__0/O
	Cell name: deserializer_inst/shift_reg[21]_i_1__0
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg[21]_i_1__0/I0
			EDIFHierPortInst name: deserializer_inst/shift_reg[21]_i_1__0/I1
			EDIFHierPortInst name: deserializer_inst/shift_reg[21]_i_1__0/O
	Cell name: deserializer_inst/o_ready_i_1__1
		EDIFHierCellInst name: LUT4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/o_ready_i_1__1/I0
			EDIFHierPortInst name: deserializer_inst/o_ready_i_1__1/I1
			EDIFHierPortInst name: deserializer_inst/o_ready_i_1__1/I2
			EDIFHierPortInst name: deserializer_inst/o_ready_i_1__1/I3
			EDIFHierPortInst name: deserializer_inst/o_ready_i_1__1/O
	Cell name: deserializer_inst/counter[4]_i_3
		EDIFHierCellInst name: LUT3
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/counter[4]_i_3/I0
			EDIFHierPortInst name: deserializer_inst/counter[4]_i_3/I1
			EDIFHierPortInst name: deserializer_inst/counter[4]_i_3/I2
			EDIFHierPortInst name: deserializer_inst/counter[4]_i_3/O
	Cell name: deserializer_inst/shift_reg[15]_i_1__0
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg[15]_i_1__0/I0
			EDIFHierPortInst name: deserializer_inst/shift_reg[15]_i_1__0/I1
			EDIFHierPortInst name: deserializer_inst/shift_reg[15]_i_1__0/O
	Cell name: deserializer_inst/counter[3]_i_1__0
		EDIFHierCellInst name: LUT5
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/counter[3]_i_1__0/I0
			EDIFHierPortInst name: deserializer_inst/counter[3]_i_1__0/I1
			EDIFHierPortInst name: deserializer_inst/counter[3]_i_1__0/I2
			EDIFHierPortInst name: deserializer_inst/counter[3]_i_1__0/I3
			EDIFHierPortInst name: deserializer_inst/counter[3]_i_1__0/I4
			EDIFHierPortInst name: deserializer_inst/counter[3]_i_1__0/O
	Cell name: deserializer_inst/shift_reg[11]_i_1__0
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg[11]_i_1__0/I0
			EDIFHierPortInst name: deserializer_inst/shift_reg[11]_i_1__0/I1
			EDIFHierPortInst name: deserializer_inst/shift_reg[11]_i_1__0/O
	Cell name: deserializer_inst/shift_reg[16]_i_1__0
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg[16]_i_1__0/I0
			EDIFHierPortInst name: deserializer_inst/shift_reg[16]_i_1__0/I1
			EDIFHierPortInst name: deserializer_inst/shift_reg[16]_i_1__0/O
	Cell name: deserializer_inst/counter[2]_i_2
		EDIFHierCellInst name: LUT4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/counter[2]_i_2/I0
			EDIFHierPortInst name: deserializer_inst/counter[2]_i_2/I1
			EDIFHierPortInst name: deserializer_inst/counter[2]_i_2/I2
			EDIFHierPortInst name: deserializer_inst/counter[2]_i_2/I3
			EDIFHierPortInst name: deserializer_inst/counter[2]_i_2/O
	Cell name: deserializer_inst/counter[2]_i_1
		EDIFHierCellInst name: LUT4
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/counter[2]_i_1/I0
			EDIFHierPortInst name: deserializer_inst/counter[2]_i_1/I1
			EDIFHierPortInst name: deserializer_inst/counter[2]_i_1/I2
			EDIFHierPortInst name: deserializer_inst/counter[2]_i_1/I3
			EDIFHierPortInst name: deserializer_inst/counter[2]_i_1/O
	Cell name: deserializer_inst/shift_reg[3]_i_1__0
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg[3]_i_1__0/I0
			EDIFHierPortInst name: deserializer_inst/shift_reg[3]_i_1__0/I1
			EDIFHierPortInst name: deserializer_inst/shift_reg[3]_i_1__0/O
	Cell name: deserializer_inst/shift_reg[20]_i_1__0
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg[20]_i_1__0/I0
			EDIFHierPortInst name: deserializer_inst/shift_reg[20]_i_1__0/I1
			EDIFHierPortInst name: deserializer_inst/shift_reg[20]_i_1__0/O
	Cell name: deserializer_inst/counter[4]_i_2__0
		EDIFHierCellInst name: LUT5
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/counter[4]_i_2__0/I0
			EDIFHierPortInst name: deserializer_inst/counter[4]_i_2__0/I1
			EDIFHierPortInst name: deserializer_inst/counter[4]_i_2__0/I2
			EDIFHierPortInst name: deserializer_inst/counter[4]_i_2__0/I3
			EDIFHierPortInst name: deserializer_inst/counter[4]_i_2__0/I4
			EDIFHierPortInst name: deserializer_inst/counter[4]_i_2__0/O
	Cell name: deserializer_inst/counter[0]_i_1
		EDIFHierCellInst name: LUT5
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/counter[0]_i_1/I0
			EDIFHierPortInst name: deserializer_inst/counter[0]_i_1/I1
			EDIFHierPortInst name: deserializer_inst/counter[0]_i_1/I2
			EDIFHierPortInst name: deserializer_inst/counter[0]_i_1/I3
			EDIFHierPortInst name: deserializer_inst/counter[0]_i_1/I4
			EDIFHierPortInst name: deserializer_inst/counter[0]_i_1/O
	Cell name: deserializer_inst/FSM_sequential_state[1]_i_1
		EDIFHierCellInst name: LUT3
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/FSM_sequential_state[1]_i_1/I0
			EDIFHierPortInst name: deserializer_inst/FSM_sequential_state[1]_i_1/I1
			EDIFHierPortInst name: deserializer_inst/FSM_sequential_state[1]_i_1/I2
			EDIFHierPortInst name: deserializer_inst/FSM_sequential_state[1]_i_1/O
	Cell name: deserializer_inst/shift_reg[7]_i_1__0
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg[7]_i_1__0/I0
			EDIFHierPortInst name: deserializer_inst/shift_reg[7]_i_1__0/I1
			EDIFHierPortInst name: deserializer_inst/shift_reg[7]_i_1__0/O
	Cell name: deserializer_inst/shift_reg[23]_i_2__0
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg[23]_i_2__0/I0
			EDIFHierPortInst name: deserializer_inst/shift_reg[23]_i_2__0/I1
			EDIFHierPortInst name: deserializer_inst/shift_reg[23]_i_2__0/O
	Cell name: deserializer_inst/shift_reg[12]_i_1__0
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg[12]_i_1__0/I0
			EDIFHierPortInst name: deserializer_inst/shift_reg[12]_i_1__0/I1
			EDIFHierPortInst name: deserializer_inst/shift_reg[12]_i_1__0/O
	Cell name: deserializer_inst/shift_reg[0]_i_1__0
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg[0]_i_1__0/I0
			EDIFHierPortInst name: deserializer_inst/shift_reg[0]_i_1__0/I1
			EDIFHierPortInst name: deserializer_inst/shift_reg[0]_i_1__0/O
	Cell name: deserializer_inst/shift_reg[19]_i_1__0
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: deserializer_inst/shift_reg[19]_i_1__0/I0
			EDIFHierPortInst name: deserializer_inst/shift_reg[19]_i_1__0/I1
			EDIFHierPortInst name: deserializer_inst/shift_reg[19]_i_1__0/O
	Cell name: fir_filter_inst/inst/ov_sum[4]_i_5
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[4]_i_5/I0
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[4]_i_5/I1
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[4]_i_5/O
	Cell name: fir_filter_inst/inst/ov_sum[4]_i_4
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[4]_i_4/I0
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[4]_i_4/I1
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[4]_i_4/O
	Cell name: fir_filter_inst/inst/ov_sum[12]_i_5
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[12]_i_5/I0
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[12]_i_5/I1
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[12]_i_5/O
	Cell name: fir_filter_inst/inst/ov_sum[12]_i_2
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[12]_i_2/I0
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[12]_i_2/I1
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[12]_i_2/O
	Cell name: fir_filter_inst/inst/ov_sum[20]_i_4
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[20]_i_4/I0
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[20]_i_4/I1
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[20]_i_4/O
	Cell name: fir_filter_inst/inst/ov_sum[20]_i_5
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[20]_i_5/I0
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[20]_i_5/I1
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[20]_i_5/O
	Cell name: fir_filter_inst/inst/ov_sum[12]_i_4
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[12]_i_4/I0
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[12]_i_4/I1
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[12]_i_4/O
	Cell name: fir_filter_inst/inst/ov_sum[20]_i_2
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[20]_i_2/I0
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[20]_i_2/I1
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[20]_i_2/O
	Cell name: fir_filter_inst/inst/ov_sum[12]_i_3
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[12]_i_3/I0
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[12]_i_3/I1
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[12]_i_3/O
	Cell name: fir_filter_inst/inst/ov_sum[20]_i_3
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[20]_i_3/I0
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[20]_i_3/I1
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[20]_i_3/O
	Cell name: fir_filter_inst/inst/ov_sum[4]_i_3
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[4]_i_3/I0
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[4]_i_3/I1
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[4]_i_3/O
	Cell name: fir_filter_inst/inst/ov_sum[4]_i_2
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[4]_i_2/I0
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[4]_i_2/I1
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[4]_i_2/O
	Cell name: fir_filter_inst/inst/ov_sum[16]_i_5
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[16]_i_5/I0
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[16]_i_5/I1
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[16]_i_5/O
	Cell name: fir_filter_inst/inst/ov_sum[0]_i_1
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[0]_i_1/I0
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[0]_i_1/I1
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[0]_i_1/O
	Cell name: fir_filter_inst/inst/ov_sum[0]_i_3
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[0]_i_3/I0
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[0]_i_3/I1
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[0]_i_3/O
	Cell name: fir_filter_inst/inst/ov_sum[0]_i_4
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[0]_i_4/I0
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[0]_i_4/I1
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[0]_i_4/O
	Cell name: fir_filter_inst/inst/ov_sum[16]_i_2
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[16]_i_2/I0
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[16]_i_2/I1
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[16]_i_2/O
	Cell name: fir_filter_inst/inst/ov_sum[0]_i_5
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[0]_i_5/I0
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[0]_i_5/I1
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[0]_i_5/O
	Cell name: fir_filter_inst/inst/ov_sum[0]_i_6
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[0]_i_6/I0
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[0]_i_6/I1
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[0]_i_6/O
	Cell name: fir_filter_inst/inst/ov_sum[16]_i_4
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[16]_i_4/I0
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[16]_i_4/I1
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[16]_i_4/O
	Cell name: fir_filter_inst/inst/ov_sum[16]_i_3
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[16]_i_3/I0
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[16]_i_3/I1
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[16]_i_3/O
	Cell name: fir_filter_inst/inst/ov_sum[8]_i_4
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[8]_i_4/I0
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[8]_i_4/I1
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[8]_i_4/O
	Cell name: fir_filter_inst/inst/ov_sum[8]_i_5
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[8]_i_5/I0
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[8]_i_5/I1
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[8]_i_5/O
	Cell name: fir_filter_inst/inst/ov_sum[8]_i_2
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[8]_i_2/I0
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[8]_i_2/I1
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[8]_i_2/O
	Cell name: fir_filter_inst/inst/ov_sum[8]_i_3
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[8]_i_3/I0
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[8]_i_3/I1
			EDIFHierPortInst name: fir_filter_inst/inst/ov_sum[8]_i_3/O
	Cell name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg_i_1
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg_i_1/I0
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg_i_1/I1
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg_i_1/O
	Cell name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_i_2
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_i_2/I0
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_i_2/I1
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_i_2/O
	Cell name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_i_1
		EDIFHierCellInst name: LUT2
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_i_1/I0
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_i_1/I1
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_i_1/O

Printing DSPCells... (2)
	Cell name: fir_filter_inst/inst/sum_trunc1__0
		EDIFHierCellInst name: DSP48E1
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/ACIN[0]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/ACIN[10]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/ACIN[11]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/ACIN[12]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/ACIN[13]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/ACIN[14]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/ACIN[15]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/ACIN[16]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/ACIN[17]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/ACIN[18]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/ACIN[19]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/ACIN[1]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/ACIN[20]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/ACIN[21]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/ACIN[22]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/ACIN[23]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/ACIN[24]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/ACIN[25]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/ACIN[26]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/ACIN[27]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/ACIN[28]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/ACIN[29]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/ACIN[2]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/ACIN[3]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/ACIN[4]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/ACIN[5]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/ACIN[6]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/ACIN[7]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/ACIN[8]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/ACIN[9]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/ALUMODE[0]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/ALUMODE[1]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/ALUMODE[2]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/ALUMODE[3]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/A[0]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/A[10]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/A[11]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/A[12]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/A[13]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/A[14]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/A[15]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/A[16]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/A[17]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/A[18]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/A[19]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/A[1]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/A[20]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/A[21]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/A[22]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/A[23]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/A[24]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/A[25]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/A[26]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/A[27]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/A[28]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/A[29]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/A[2]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/A[3]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/A[4]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/A[5]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/A[6]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/A[7]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/A[8]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/A[9]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/BCIN[0]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/BCIN[10]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/BCIN[11]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/BCIN[12]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/BCIN[13]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/BCIN[14]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/BCIN[15]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/BCIN[16]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/BCIN[17]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/BCIN[1]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/BCIN[2]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/BCIN[3]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/BCIN[4]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/BCIN[5]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/BCIN[6]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/BCIN[7]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/BCIN[8]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/BCIN[9]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/B[0]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/B[10]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/B[11]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/B[12]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/B[13]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/B[14]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/B[15]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/B[16]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/B[17]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/B[1]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/B[2]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/B[3]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/B[4]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/B[5]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/B[6]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/B[7]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/B[8]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/B[9]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/CARRYCASCIN
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/CARRYIN
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/CARRYINSEL[0]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/CARRYINSEL[1]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/CARRYINSEL[2]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/CEA1
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/CEA2
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/CEAD
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/CEALUMODE
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/CEB1
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/CEB2
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/CEC
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/CECARRYIN
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/CECTRL
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/CED
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/CEINMODE
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/CEM
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/CEP
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/CLK
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[0]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[10]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[11]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[12]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[13]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[14]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[15]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[16]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[17]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[18]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[19]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[1]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[20]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[21]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[22]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[23]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[24]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[25]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[26]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[27]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[28]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[29]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[2]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[30]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[31]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[32]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[33]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[34]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[35]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[36]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[37]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[38]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[39]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[3]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[40]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[41]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[42]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[43]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[44]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[45]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[46]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[47]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[4]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[5]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[6]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[7]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[8]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/C[9]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/D[0]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/D[10]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/D[11]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/D[12]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/D[13]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/D[14]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/D[15]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/D[16]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/D[17]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/D[18]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/D[19]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/D[1]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/D[20]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/D[21]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/D[22]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/D[23]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/D[24]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/D[2]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/D[3]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/D[4]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/D[5]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/D[6]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/D[7]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/D[8]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/D[9]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/INMODE[0]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/INMODE[1]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/INMODE[2]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/INMODE[3]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/INMODE[4]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/MULTSIGNIN
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/OPMODE[0]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/OPMODE[1]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/OPMODE[2]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/OPMODE[3]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/OPMODE[4]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/OPMODE[5]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/OPMODE[6]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[0]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[10]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[11]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[12]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[13]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[14]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[15]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[16]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[17]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[18]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[19]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[1]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[20]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[21]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[22]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[23]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[24]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[25]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[26]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[27]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[28]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[29]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[2]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[30]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[31]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[32]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[33]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[34]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[35]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[36]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[37]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[38]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[39]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[3]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[40]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[41]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[42]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[43]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[44]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[45]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[46]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[47]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[4]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[5]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[6]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[7]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[8]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/PCIN[9]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/P[0]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/P[10]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/P[11]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/P[12]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/P[13]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/P[14]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/P[15]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/P[16]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/P[17]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/P[18]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/P[19]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/P[1]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/P[20]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/P[21]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/P[22]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/P[23]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/P[24]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/P[25]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/P[26]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/P[27]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/P[28]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/P[29]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/P[2]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/P[3]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/P[4]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/P[5]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/P[6]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/P[7]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/P[8]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/P[9]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/RSTA
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/RSTALLCARRYIN
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/RSTALUMODE
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/RSTB
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/RSTC
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/RSTCTRL
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/RSTD
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/RSTINMODE
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/RSTM
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1__0/RSTP
	Cell name: fir_filter_inst/inst/sum_trunc1
		EDIFHierCellInst name: DSP48E1
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/ACIN[0]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/ACIN[10]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/ACIN[11]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/ACIN[12]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/ACIN[13]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/ACIN[14]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/ACIN[15]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/ACIN[16]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/ACIN[17]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/ACIN[18]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/ACIN[19]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/ACIN[1]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/ACIN[20]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/ACIN[21]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/ACIN[22]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/ACIN[23]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/ACIN[24]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/ACIN[25]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/ACIN[26]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/ACIN[27]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/ACIN[28]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/ACIN[29]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/ACIN[2]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/ACIN[3]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/ACIN[4]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/ACIN[5]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/ACIN[6]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/ACIN[7]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/ACIN[8]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/ACIN[9]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/ALUMODE[0]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/ALUMODE[1]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/ALUMODE[2]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/ALUMODE[3]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/A[0]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/A[10]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/A[11]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/A[12]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/A[13]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/A[14]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/A[15]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/A[16]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/A[17]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/A[18]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/A[19]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/A[1]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/A[20]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/A[21]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/A[22]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/A[23]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/A[24]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/A[25]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/A[26]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/A[27]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/A[28]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/A[29]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/A[2]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/A[3]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/A[4]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/A[5]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/A[6]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/A[7]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/A[8]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/A[9]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/BCIN[0]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/BCIN[10]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/BCIN[11]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/BCIN[12]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/BCIN[13]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/BCIN[14]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/BCIN[15]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/BCIN[16]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/BCIN[17]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/BCIN[1]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/BCIN[2]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/BCIN[3]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/BCIN[4]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/BCIN[5]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/BCIN[6]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/BCIN[7]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/BCIN[8]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/BCIN[9]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/B[0]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/B[10]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/B[11]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/B[12]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/B[13]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/B[14]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/B[15]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/B[16]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/B[17]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/B[1]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/B[2]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/B[3]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/B[4]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/B[5]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/B[6]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/B[7]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/B[8]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/B[9]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/CARRYCASCIN
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/CARRYIN
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/CARRYINSEL[0]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/CARRYINSEL[1]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/CARRYINSEL[2]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/CEA1
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/CEA2
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/CEAD
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/CEALUMODE
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/CEB1
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/CEB2
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/CEC
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/CECARRYIN
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/CECTRL
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/CED
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/CEINMODE
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/CEM
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/CEP
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/CLK
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[0]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[10]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[11]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[12]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[13]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[14]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[15]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[16]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[17]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[18]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[19]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[1]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[20]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[21]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[22]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[23]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[24]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[25]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[26]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[27]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[28]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[29]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[2]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[30]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[31]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[32]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[33]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[34]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[35]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[36]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[37]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[38]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[39]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[3]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[40]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[41]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[42]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[43]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[44]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[45]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[46]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[47]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[4]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[5]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[6]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[7]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[8]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/C[9]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/D[0]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/D[10]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/D[11]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/D[12]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/D[13]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/D[14]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/D[15]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/D[16]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/D[17]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/D[18]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/D[19]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/D[1]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/D[20]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/D[21]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/D[22]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/D[23]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/D[24]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/D[2]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/D[3]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/D[4]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/D[5]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/D[6]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/D[7]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/D[8]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/D[9]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/INMODE[0]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/INMODE[1]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/INMODE[2]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/INMODE[3]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/INMODE[4]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/MULTSIGNIN
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/OPMODE[0]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/OPMODE[1]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/OPMODE[2]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/OPMODE[3]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/OPMODE[4]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/OPMODE[5]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/OPMODE[6]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[0]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[10]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[11]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[12]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[13]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[14]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[15]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[16]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[17]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[18]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[19]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[1]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[20]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[21]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[22]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[23]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[24]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[25]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[26]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[27]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[28]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[29]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[2]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[30]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[31]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[32]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[33]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[34]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[35]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[36]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[37]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[38]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[39]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[3]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[40]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[41]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[42]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[43]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[44]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[45]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[46]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[47]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[4]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[5]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[6]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[7]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[8]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCIN[9]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[0]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[10]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[11]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[12]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[13]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[14]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[15]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[16]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[17]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[18]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[19]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[1]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[20]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[21]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[22]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[23]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[24]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[25]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[26]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[27]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[28]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[29]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[2]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[30]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[31]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[32]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[33]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[34]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[35]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[36]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[37]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[38]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[39]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[3]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[40]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[41]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[42]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[43]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[44]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[45]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[46]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[47]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[4]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[5]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[6]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[7]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[8]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/PCOUT[9]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[0]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[10]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[11]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[12]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[13]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[14]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[15]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[16]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[17]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[18]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[19]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[1]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[20]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[21]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[22]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[23]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[24]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[25]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[26]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[27]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[28]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[29]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[2]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[30]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[31]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[32]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[33]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[34]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[35]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[36]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[37]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[38]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[39]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[3]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[40]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[41]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[42]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[43]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[44]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[45]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[46]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[47]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[4]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[5]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[6]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[7]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[8]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/P[9]
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/RSTA
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/RSTALLCARRYIN
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/RSTALUMODE
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/RSTB
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/RSTC
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/RSTCTRL
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/RSTD
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/RSTINMODE
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/RSTM
			EDIFHierPortInst name: fir_filter_inst/inst/sum_trunc1/RSTP

Printing RAMCells... (2)
	Cell name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg
		EDIFHierCellInst name: RAMB18E1
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRARDADDR[0]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRARDADDR[10]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRARDADDR[11]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRARDADDR[12]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRARDADDR[13]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRARDADDR[1]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRARDADDR[2]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRARDADDR[3]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRARDADDR[4]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRARDADDR[5]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRARDADDR[6]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRARDADDR[7]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRARDADDR[8]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRARDADDR[9]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRBWRADDR[0]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRBWRADDR[10]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRBWRADDR[11]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRBWRADDR[12]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRBWRADDR[13]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRBWRADDR[1]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRBWRADDR[2]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRBWRADDR[3]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRBWRADDR[4]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRBWRADDR[5]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRBWRADDR[6]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRBWRADDR[7]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRBWRADDR[8]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ADDRBWRADDR[9]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/CLKARDCLK
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/CLKBWRCLK
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIADI[0]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIADI[10]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIADI[11]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIADI[12]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIADI[13]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIADI[14]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIADI[15]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIADI[1]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIADI[2]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIADI[3]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIADI[4]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIADI[5]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIADI[6]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIADI[7]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIADI[8]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIADI[9]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIBDI[0]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIBDI[10]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIBDI[11]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIBDI[12]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIBDI[13]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIBDI[14]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIBDI[15]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIBDI[1]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIBDI[2]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIBDI[3]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIBDI[4]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIBDI[5]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIBDI[6]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIBDI[7]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIBDI[8]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIBDI[9]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIPADIP[0]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIPADIP[1]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIPBDIP[0]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DIPBDIP[1]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOADO[0]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOADO[10]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOADO[11]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOADO[12]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOADO[13]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOADO[14]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOADO[15]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOADO[1]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOADO[2]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOADO[3]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOADO[4]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOADO[5]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOADO[6]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOADO[7]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOADO[8]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOADO[9]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOBDO[0]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOBDO[1]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOBDO[2]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOBDO[3]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOBDO[4]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOBDO[5]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOPADOP[0]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/DOPADOP[1]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ENARDEN
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/ENBWREN
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/REGCEAREGCE
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/REGCEB
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/RSTRAMARSTRAM
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/RSTRAMB
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/RSTREGARSTREG
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/RSTREGB
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/WEA[0]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/WEA[1]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/WEBWE[0]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/WEBWE[1]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/WEBWE[2]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg/WEBWE[3]
	Cell name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
		EDIFHierCellInst name: RAMB18E1
		Printing EDIFHierPortInsts...
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[0]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[10]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[11]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[12]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[13]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[1]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[2]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[3]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[4]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[5]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[6]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[7]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[8]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[9]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[0]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[10]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[11]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[12]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[13]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[1]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[2]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[3]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[4]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[5]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[6]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[7]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[8]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[9]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[0]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[10]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[11]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[12]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[13]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[14]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[15]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[1]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[3]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[4]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[8]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[9]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[0]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[10]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[11]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[12]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[13]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[14]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[15]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[1]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[2]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[3]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[4]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[5]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[6]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[7]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[8]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[9]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIPADIP[0]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIPADIP[1]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIPBDIP[0]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIPBDIP[1]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOADO[0]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOADO[10]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOADO[11]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOADO[12]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOADO[13]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOADO[14]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOADO[15]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOADO[1]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOADO[2]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOADO[3]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOADO[4]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOADO[5]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOADO[6]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOADO[7]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOADO[8]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOADO[9]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[1]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[2]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[3]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[4]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[5]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOPADOP[0]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOPADOP[1]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/REGCEAREGCE
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/REGCEB
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/RSTRAMARSTRAM
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/RSTRAMB
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/RSTREGARSTREG
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/RSTREGB
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[0]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[1]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[0]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[1]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[2]
			EDIFHierPortInst name: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[3]

Printing All Nets...
	Net: i_en_IBUF
		SitePinInsts: None!
	Net: GLOBAL_LOGIC0
		SitePinInsts: None!
	Net: i_din
		SitePinInsts: None!
	Net: i_rst
		SitePinInsts: None!
	Net: o_dout
		SitePinInsts: None!
	Net: i_rst_IBUF
		SitePinInsts: None!
	Net: i_din_valid
		SitePinInsts: None!
	Net: i_din_IBUF
		SitePinInsts: None!
	Net: i_ready
		SitePinInsts: None!
	Net: i_en
		SitePinInsts: None!
	Net: i_clk_IBUF
		SitePinInsts: None!
	Net: serializer_inst/o_dout_valid_OBUF
		SitePinInsts: None!
	Net: o_dout_valid
		SitePinInsts: None!
	Net: i_din_valid_IBUF
		SitePinInsts: None!
	Net: o_ready
		SitePinInsts: None!
	Net: deserializer_inst/o_ready_OBUF
		SitePinInsts: None!
	Net: i_clk
		SitePinInsts: None!
	Net: serializer_inst/Q[0]
		SitePinInsts: None!
	Net: i_ready_IBUF
		SitePinInsts: None!

Printing All Cells...
	Cell: fir_filter_inst/sample_re_addr_reg[2]    isPlaced = false     
	Cell: fir_filter_inst/sample_wr_addr[2]_i_1    isPlaced = false     
	Cell: fir_filter_inst/ov_dout_reg[18]          isPlaced = false     
	Cell: deserializer_inst/shift_reg[16]_i_1__0   isPlaced = false     
	Cell: fir_filter_inst/ov_dout[23]_i_1__0       isPlaced = false     
	Cell: deserializer_inst/counter[0]_i_1         isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum_reg[22]      isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum_reg[10]      isPlaced = false     
	Cell: i_en                                     isPlaced = true      
		Site: IOB_X1Y136
		SiteInst: IOB_X1Y136 	Placed = true
		SiteTypeEnum: IOB33
	Cell: deserializer_inst/shift_reg_reg[1]       isPlaced = false     
	Cell: serializer_inst/shift_reg[9]_i_1         isPlaced = false     
	Cell: deserializer_inst/FSM_sequential_state_reg[0] isPlaced = false     
	Cell: deserializer_inst/ov_dout_reg[5]         isPlaced = false     
	Cell: deserializer_inst/ov_dout_reg[13]        isPlaced = false     
	Cell: serializer_inst/shift_reg_reg[1]         isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum_reg[0]       isPlaced = false     
	Cell: deserializer_inst/shift_reg[5]_i_1__0    isPlaced = false     
	Cell: fir_filter_inst/inst/GND                 isPlaced = false     
	Cell: fir_filter_inst/o_dout_valid_i_1__1      isPlaced = false     
	Cell: serializer_inst/shift_reg_reg[15]        isPlaced = false     
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_i_1 isPlaced = false     
	Cell: fir_filter_inst/ov_dout_reg[5]           isPlaced = false     
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_i_2 isPlaced = false     
	Cell: fir_filter_inst/FSM_sequential_state[1]_i_1__0 isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum_reg[4]_i_1   isPlaced = false     
	Cell: fir_filter_inst/ov_dout_reg[19]          isPlaced = false     
	Cell: fir_filter_inst/ov_dout_reg[17]          isPlaced = false     
	Cell: fir_filter_inst/sample_re_addr_reg[3]    isPlaced = false     
	Cell: deserializer_inst/shift_reg_reg[19]      isPlaced = false     
	Cell: fir_filter_inst/ov_dout_reg[3]           isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum_reg[23]      isPlaced = false     
	Cell: deserializer_inst/shift_reg[22]_i_1__0   isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum_reg[11]      isPlaced = false     
	Cell: deserializer_inst/o_dout_valid_i_1__0    isPlaced = false     
	Cell: fir_filter_inst/sum_rst_i_1              isPlaced = false     
	Cell: deserializer_inst/shift_reg[8]_i_1__0    isPlaced = false     
	Cell: serializer_inst/counter[0]_i_1__0        isPlaced = false     
	Cell: deserializer_inst/shift_reg_reg[0]       isPlaced = false     
	Cell: deserializer_inst/ov_dout_reg[4]         isPlaced = false     
	Cell: deserializer_inst/ov_dout_reg[12]        isPlaced = false     
	Cell: fir_filter_inst/sample_wr_addr[4]_i_1    isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum_reg[1]       isPlaced = false     
	Cell: serializer_inst/FSM_sequential_state[1]_i_1__1 isPlaced = false     
	Cell: serializer_inst/shift_reg_reg[14]        isPlaced = false     
	Cell: fir_filter_inst/xpm_memory_sprom_inst/GND isPlaced = false     
	Cell: serializer_inst/shift_reg_reg[0]         isPlaced = false     
	Cell: fir_filter_inst/ov_dout_reg[4]           isPlaced = false     
	Cell: serializer_inst/shift_reg[18]_i_1        isPlaced = false     
	Cell: serializer_inst/o_dout_valid_i_1         isPlaced = false     
	Cell: fir_filter_inst/sample_re_addr[3]_i_2    isPlaced = false     
	Cell: fir_filter_inst/sample_re_addr[3]_i_3    isPlaced = false     
	Cell: deserializer_inst/VCC                    isPlaced = false     
	Cell: fir_filter_inst/sample_re_addr_reg[4]    isPlaced = false     
	Cell: fir_filter_inst/sample_re_addr[3]_i_4    isPlaced = false     
	Cell: fir_filter_inst/ov_dout_reg[16]          isPlaced = false     
	Cell: i_din                                    isPlaced = true      
		Site: IOB_X1Y142
		SiteInst: IOB_X1Y142 	Placed = true
		SiteTypeEnum: IOB33
	Cell: serializer_inst/shift_reg_reg[13]        isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum_reg[12]      isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum_reg[0]_i_2   isPlaced = false     
	Cell: deserializer_inst/counter_reg[0]         isPlaced = false     
	Cell: deserializer_inst/shift_reg[2]_i_1__0    isPlaced = false     
	Cell: fir_filter_inst/sample_re_addr[3]_i_1    isPlaced = false     
	Cell: deserializer_inst/ov_dout_reg[3]         isPlaced = false     
	Cell: deserializer_inst/ov_dout_reg[23]        isPlaced = false     
	Cell: serializer_inst/FSM_sequential_state[1]_i_2 isPlaced = false     
	Cell: deserializer_inst/ov_dout_reg[11]        isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum_reg[13]      isPlaced = false     
	Cell: fir_filter_inst/ov_dout_reg[7]           isPlaced = false     
	Cell: fir_filter_inst/VCC                      isPlaced = false     
	Cell: deserializer_inst/shift_reg[11]_i_1__0   isPlaced = false     
	Cell: fir_filter_inst/inst/sum_trunc1__0       isPlaced = false     
	Cell: fir_filter_inst/ov_dout_reg[15]          isPlaced = false     
	Cell: fir_filter_inst/sample_re_addr_reg[5]    isPlaced = false     
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/GND isPlaced = false     
	Cell: serializer_inst/shift_reg[7]_i_1         isPlaced = false     
	Cell: serializer_inst/shift_reg_reg[12]        isPlaced = false     
	Cell: deserializer_inst/counter_reg[1]         isPlaced = false     
	Cell: i_clk_IBUF_inst                          isPlaced = true      
		Site: IOB_X1Y124
		SiteInst: IOB_X1Y124 	Placed = true
		SiteTypeEnum: IOB33
	Cell: serializer_inst/shift_reg[16]_i_1        isPlaced = false     
	Cell: deserializer_inst/counter[2]_i_2         isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum[20]_i_2      isPlaced = false     
	Cell: deserializer_inst/ov_dout_reg[10]        isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum[20]_i_4      isPlaced = false     
	Cell: deserializer_inst/ov_dout_reg[22]        isPlaced = false     
	Cell: deserializer_inst/counter[2]_i_1         isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum[20]_i_3      isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum_reg[14]      isPlaced = false     
	Cell: deserializer_inst/ov_dout_reg[2]         isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum[20]_i_5      isPlaced = false     
	Cell: fir_filter_inst/ov_dout_reg[6]           isPlaced = false     
	Cell: fir_filter_inst/weight_re_addr[5]_i_1    isPlaced = false     
	Cell: serializer_inst/shift_reg_reg[11]        isPlaced = false     
	Cell: serializer_inst/shift_reg_reg[23]        isPlaced = false     
	Cell: serializer_inst/FSM_sequential_state[0]_i_1__1 isPlaced = false     
	Cell: i_rst                                    isPlaced = true      
		Site: IOB_X1Y135
		SiteInst: IOB_X1Y135 	Placed = true
		SiteTypeEnum: IOB33
	Cell: serializer_inst/shift_reg[11]_i_1        isPlaced = false     
	Cell: i_rst_IBUF_inst                          isPlaced = true      
		Site: IOB_X1Y135
		SiteInst: IOB_X1Y135 	Placed = true
		SiteTypeEnum: IOB33
	Cell: fir_filter_inst/o_dout_valid_reg         isPlaced = false     
	Cell: serializer_inst/shift_reg_reg[5]         isPlaced = false     
	Cell: deserializer_inst/shift_reg[7]_i_1__0    isPlaced = false     
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/GND isPlaced = false     
	Cell: fir_filter_inst/sample_wr_addr_reg[0]    isPlaced = false     
	Cell: fir_filter_inst/sample_re_addr[1]_i_1    isPlaced = false     
	Cell: deserializer_inst/ov_dout_reg[1]         isPlaced = false     
	Cell: serializer_inst/shift_reg[10]_i_1        isPlaced = false     
	Cell: deserializer_inst/shift_reg_reg[20]      isPlaced = false     
	Cell: fir_filter_inst/weight_re_addr[4]_i_1    isPlaced = false     
	Cell: serializer_inst/o_ready_i_1__0           isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum_reg[4]       isPlaced = false     
	Cell: fir_filter_inst/ov_dout_reg[9]           isPlaced = false     
	Cell: deserializer_inst/ov_dout_reg[17]        isPlaced = false     
	Cell: fir_filter_inst/weight_re_reg            isPlaced = false     
	Cell: deserializer_inst/counter[4]_i_3         isPlaced = false     
	Cell: serializer_inst/shift_reg_reg[10]        isPlaced = false     
	Cell: serializer_inst/shift_reg_reg[22]        isPlaced = false     
	Cell: deserializer_inst/shift_reg[10]_i_1__0   isPlaced = false     
	Cell: i_din_valid                              isPlaced = true      
		Site: IOB_X1Y141
		SiteInst: IOB_X1Y141 	Placed = true
		SiteTypeEnum: IOB33
	Cell: fir_filter_inst/sample_wr_addr_reg[2]    isPlaced = false     
	Cell: fir_filter_inst/sample_wr_addr_reg[1]    isPlaced = false     
	Cell: serializer_inst/shift_reg[12]_i_1        isPlaced = false     
	Cell: deserializer_inst/ov_dout_reg[0]         isPlaced = false     
	Cell: serializer_inst/shift_reg_reg[4]         isPlaced = false     
	Cell: fir_filter_inst/weight_re_addr[3]_i_1    isPlaced = false     
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg_i_1 isPlaced = false     
	Cell: serializer_inst/shift_reg[5]_i_1         isPlaced = false     
	Cell: deserializer_inst/o_ready_reg            isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum_reg[5]       isPlaced = false     
	Cell: deserializer_inst/shift_reg[20]_i_1__0   isPlaced = false     
	Cell: deserializer_inst/ov_dout_reg[16]        isPlaced = false     
	Cell: fir_filter_inst/ov_dout_reg[8]           isPlaced = false     
	Cell: i_ready_IBUF_inst                        isPlaced = true      
		Site: IOB_X1Y131
		SiteInst: IOB_X1Y131 	Placed = true
		SiteTypeEnum: IOB33
	Cell: serializer_inst/FSM_sequential_state_reg[1] isPlaced = false     
	Cell: serializer_inst/shift_reg_reg[21]        isPlaced = false     
	Cell: deserializer_inst/shift_reg[4]_i_1__0    isPlaced = false     
	Cell: deserializer_inst/shift_reg[19]_i_1__0   isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum_reg[20]      isPlaced = false     
	Cell: fir_filter_inst/xpm_memory_spram_inst/GND isPlaced = false     
	Cell: fir_filter_inst/sample_wr_addr_reg[3]    isPlaced = false     
	Cell: serializer_inst/shift_reg[6]_i_1         isPlaced = false     
	Cell: deserializer_inst/ov_dout_reg[15]        isPlaced = false     
	Cell: deserializer_inst/counter[3]_i_1__0      isPlaced = false     
	Cell: deserializer_inst/shift_reg[13]_i_1__0   isPlaced = false     
	Cell: serializer_inst/shift_reg_reg[3]         isPlaced = false     
	Cell: deserializer_inst/shift_reg_reg[10]      isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum_reg[2]       isPlaced = false     
	Cell: deserializer_inst/shift_reg_reg[22]      isPlaced = false     
	Cell: serializer_inst/shift_reg[0]_i_1         isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum_reg[12]_i_1  isPlaced = false     
	Cell: serializer_inst/FSM_sequential_state_reg[0] isPlaced = false     
	Cell: serializer_inst/shift_reg_reg[20]        isPlaced = false     
	Cell: serializer_inst/shift_reg[21]_i_1        isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum[0]_i_1       isPlaced = false     
	Cell: o_dout                                   isPlaced = true      
		Site: IOB_X1Y87
		SiteInst: IOB_X1Y87 	Placed = true
		SiteTypeEnum: IOB33
	Cell: fir_filter_inst/inst/ov_sum_reg[21]      isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum[0]_i_5       isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum[0]_i_6       isPlaced = false     
	Cell: fir_filter_inst/sample_wr_addr_reg[4]    isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum[0]_i_3       isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum[0]_i_4       isPlaced = false     
	Cell: deserializer_inst/ov_dout_reg[14]        isPlaced = false     
	Cell: fir_filter_inst/sample_wr_addr[0]_i_1    isPlaced = false     
	Cell: serializer_inst/shift_reg_reg[2]         isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum[12]_i_3      isPlaced = false     
	Cell: fir_filter_inst/o_ready_reg              isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum[12]_i_2      isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum[12]_i_5      isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum[12]_i_4      isPlaced = false     
	Cell: deserializer_inst/shift_reg_reg[21]      isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum_reg[3]       isPlaced = false     
	Cell: deserializer_inst/ov_dout[23]_i_2        isPlaced = false     
	Cell: fir_filter_inst/sample_re_addr[2]_i_1    isPlaced = false     
	Cell: deserializer_inst/ov_dout[23]_i_1        isPlaced = false     
	Cell: serializer_inst/o_dout_valid_reg         isPlaced = false     
	Cell: deserializer_inst/shift_reg[1]_i_1__0    isPlaced = false     
	Cell: fir_filter_inst/ov_dout_reg[22]          isPlaced = false     
	Cell: serializer_inst/shift_reg[17]_i_1        isPlaced = false     
	Cell: fir_filter_inst/ov_dout_reg[10]          isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum[8]_i_2       isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum[8]_i_4       isPlaced = false     
	Cell: serializer_inst/shift_reg_reg[9]         isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum[8]_i_3       isPlaced = false     
	Cell: deserializer_inst/shift_reg[23]_i_2__0   isPlaced = false     
	Cell: fir_filter_inst/sample_wr_addr_reg[5]    isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum[8]_i_5       isPlaced = false     
	Cell: deserializer_inst/shift_reg[12]_i_1__0   isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum_reg[19]      isPlaced = false     
	Cell: deserializer_inst/shift_reg_reg[9]       isPlaced = false     
	Cell: deserializer_inst/shift_reg_reg[12]      isPlaced = false     
	Cell: fir_filter_inst/FSM_sequential_state[0]_i_3 isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum_reg[8]       isPlaced = false     
	Cell: deserializer_inst/counter[1]_i_1         isPlaced = false     
	Cell: serializer_inst/o_ready_reg              isPlaced = false     
	Cell: fir_filter_inst/ov_dout_reg[21]          isPlaced = false     
	Cell: fir_filter_inst/sample_wr_addr[1]_i_1    isPlaced = false     
	Cell: serializer_inst/shift_reg_reg[8]         isPlaced = false     
	Cell: fir_filter_inst/weight_re_addr[0]_i_1    isPlaced = false     
	Cell: serializer_inst/shift_reg[20]_i_1        isPlaced = false     
	Cell: fir_filter_inst/FSM_sequential_state_reg[0] isPlaced = false     
	Cell: fir_filter_inst/inst/VCC_1               isPlaced = false     
	Cell: deserializer_inst/shift_reg_reg[8]       isPlaced = false     
	Cell: deserializer_inst/shift_reg_reg[23]      isPlaced = false     
	Cell: deserializer_inst/shift_reg_reg[11]      isPlaced = false     
	Cell: serializer_inst/shift_reg[8]_i_1         isPlaced = false     
	Cell: serializer_inst/shift_reg[15]_i_1        isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum_reg[9]       isPlaced = false     
	Cell: fir_filter_inst/FSM_sequential_state[0]_i_1__0 isPlaced = false     
	Cell: fir_filter_inst/inst/GND_1               isPlaced = false     
	Cell: fir_filter_inst/weight_re_addr[2]_i_1    isPlaced = false     
	Cell: fir_filter_inst/sample_wr_addr[5]_i_1    isPlaced = false     
	Cell: deserializer_inst/shift_reg_reg[14]      isPlaced = false     
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg isPlaced = false     
	Cell: fir_filter_inst/ov_dout_reg[20]          isPlaced = false     
	Cell: deserializer_inst/shift_reg[15]_i_1__0   isPlaced = false     
	Cell: o_ready_OBUF_inst                        isPlaced = true      
		Site: IOB_X1Y107
		SiteInst: IOB_X1Y107 	Placed = true
		SiteTypeEnum: IOB33
	Cell: serializer_inst/shift_reg[22]_i_1        isPlaced = false     
	Cell: serializer_inst/counter[1]_i_1__0        isPlaced = false     
	Cell: deserializer_inst/counter[4]_i_2__0      isPlaced = false     
	Cell: i_ready                                  isPlaced = true      
		Site: IOB_X1Y131
		SiteInst: IOB_X1Y131 	Placed = true
		SiteTypeEnum: IOB33
	Cell: fir_filter_inst/GND                      isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum[4]_i_2       isPlaced = false     
	Cell: serializer_inst/shift_reg_reg[7]         isPlaced = false     
	Cell: deserializer_inst/shift_reg[6]_i_1__0    isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum[16]_i_2      isPlaced = false     
	Cell: fir_filter_inst/FSM_sequential_state_reg[1] isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum[16]_i_3      isPlaced = false     
	Cell: serializer_inst/shift_reg[13]_i_1        isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum[16]_i_4      isPlaced = false     
	Cell: fir_filter_inst/weight_re_addr_reg[0]    isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum[16]_i_5      isPlaced = false     
	Cell: serializer_inst/counter[3]_i_1           isPlaced = false     
	Cell: deserializer_inst/shift_reg_reg[7]       isPlaced = false     
	Cell: fir_filter_inst/sample_re_addr[4]_i_1    isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum[4]_i_4       isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum_reg[6]       isPlaced = false     
	Cell: deserializer_inst/ov_dout_reg[19]        isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum[4]_i_3       isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum[4]_i_5       isPlaced = false     
	Cell: fir_filter_inst/inst/VCC                 isPlaced = false     
	Cell: serializer_inst/shift_reg[1]_i_1         isPlaced = false     
	Cell: deserializer_inst/shift_reg_reg[13]      isPlaced = false     
	Cell: fir_filter_inst/sum_rst_reg              isPlaced = false     
	Cell: serializer_inst/counter_reg[4]           isPlaced = false     
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/VCC isPlaced = false     
	Cell: deserializer_inst/FSM_sequential_state[1]_i_1 isPlaced = false     
	Cell: deserializer_inst/shift_reg[9]_i_1__0    isPlaced = false     
	Cell: serializer_inst/shift_reg[4]_i_1         isPlaced = false     
	Cell: serializer_inst/shift_reg[19]_i_1        isPlaced = false     
	Cell: deserializer_inst/shift_reg[23]_i_1__0   isPlaced = false     
	Cell: serializer_inst/shift_reg_reg[6]         isPlaced = false     
	Cell: fir_filter_inst/weight_re_addr_reg[1]    isPlaced = false     
	Cell: o_dout_valid_OBUF_inst                   isPlaced = true      
		Site: IOB_X1Y88
		SiteInst: IOB_X1Y88 	Placed = true
		SiteTypeEnum: IOB33
	Cell: deserializer_inst/GND                    isPlaced = false     
	Cell: <LOCKED>                                 isPlaced = false     
		Site: OLOGIC_X1Y107
		SiteInst: OLOGIC_X1Y107 	Placed = true
		SiteTypeEnum: OLOGICE3
	Cell: deserializer_inst/shift_reg_reg[6]       isPlaced = false     
	Cell: deserializer_inst/ov_dout_reg[18]        isPlaced = false     
	Cell: deserializer_inst/shift_reg[18]_i_1__0   isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum_reg[7]       isPlaced = false     
	Cell: fir_filter_inst/sample_re_addr[0]_i_1    isPlaced = false     
	Cell: deserializer_inst/shift_reg[3]_i_1__0    isPlaced = false     
	Cell: fir_filter_inst/ov_dout_reg[14]          isPlaced = false     
	Cell: deserializer_inst/shift_reg_reg[16]      isPlaced = false     
	Cell: fir_filter_inst/ov_dout_reg[0]           isPlaced = false     
	Cell: deserializer_inst/shift_reg[14]_i_1__0   isPlaced = false     
	Cell: serializer_inst/counter[2]_i_1__0        isPlaced = false     
	Cell: deserializer_inst/counter_reg[2]         isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum_reg[16]_i_1  isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum_reg[8]_i_1   isPlaced = false     
	Cell: o_dout_OBUF_inst                         isPlaced = true      
		Site: IOB_X1Y87
		SiteInst: IOB_X1Y87 	Placed = true
		SiteTypeEnum: IOB33
	Cell: serializer_inst/shift_reg[3]_i_1         isPlaced = false     
	Cell: deserializer_inst/ov_dout_reg[21]        isPlaced = false     
	Cell: fir_filter_inst/weight_re_addr_reg[2]    isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum_reg[15]      isPlaced = false     
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/VCC isPlaced = false     
	Cell: serializer_inst/counter_reg[3]           isPlaced = false     
	Cell: deserializer_inst/shift_reg_reg[5]       isPlaced = false     
	Cell: serializer_inst/shift_reg_reg[19]        isPlaced = false     
	Cell: deserializer_inst/ov_dout_reg[9]         isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum_reg[20]_i_1  isPlaced = false     
	Cell: fir_filter_inst/FSM_sequential_state[0]_i_2__0 isPlaced = false     
	Cell: fir_filter_inst/ov_dout_reg[13]          isPlaced = false     
	Cell: deserializer_inst/shift_reg_reg[15]      isPlaced = false     
	Cell: deserializer_inst/o_ready_i_1__1         isPlaced = false     
	Cell: deserializer_inst/counter_reg[3]         isPlaced = false     
	Cell: deserializer_inst/counter[4]_i_1__0      isPlaced = false     
	Cell: serializer_inst/counter[4]_i_1           isPlaced = false     
	Cell: serializer_inst/counter[4]_i_2           isPlaced = false     
	Cell: deserializer_inst/FSM_sequential_state[0]_i_2 isPlaced = false     
	Cell: fir_filter_inst/weight_re_addr_reg[3]    isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum_reg[16]      isPlaced = false     
	Cell: o_ready                                  isPlaced = true      
		Site: IOB_X1Y107
		SiteInst: IOB_X1Y107 	Placed = true
		SiteTypeEnum: IOB33
	Cell: deserializer_inst/ov_dout_reg[20]        isPlaced = false     
	Cell: i_clk                                    isPlaced = true      
		Site: IOB_X1Y124
		SiteInst: IOB_X1Y124 	Placed = true
		SiteTypeEnum: IOB33
	Cell: serializer_inst/shift_reg[2]_i_1         isPlaced = false     
	Cell: serializer_inst/counter_reg[2]           isPlaced = false     
	Cell: serializer_inst/shift_reg_reg[18]        isPlaced = false     
	Cell: serializer_inst/shift_reg[23]_i_3        isPlaced = false     
	Cell: deserializer_inst/shift_reg_reg[4]       isPlaced = false     
	Cell: deserializer_inst/FSM_sequential_state[0]_i_1 isPlaced = false     
	Cell: deserializer_inst/ov_dout_reg[8]         isPlaced = false     
	Cell: fir_filter_inst/o_ready_i_1              isPlaced = false     
	Cell: serializer_inst/shift_reg[23]_i_2        isPlaced = false     
	Cell: serializer_inst/shift_reg[23]_i_1        isPlaced = false     
	Cell: serializer_inst/shift_reg[14]_i_1        isPlaced = false     
	Cell: deserializer_inst/shift_reg_reg[18]      isPlaced = false     
	Cell: deserializer_inst/shift_reg[17]_i_1__0   isPlaced = false     
	Cell: fir_filter_inst/ov_dout_reg[2]           isPlaced = false     
	Cell: fir_filter_inst/ov_dout_reg[12]          isPlaced = false     
	Cell: deserializer_inst/counter_reg[4]         isPlaced = false     
	Cell: fir_filter_inst/sample_re_addr_reg[0]    isPlaced = false     
	Cell: i_din_IBUF_inst                          isPlaced = true      
		Site: IOB_X1Y142
		SiteInst: IOB_X1Y142 	Placed = true
		SiteTypeEnum: IOB33
	Cell: fir_filter_inst/inst/ov_sum_reg[17]      isPlaced = false     
	Cell: fir_filter_inst/weight_re_i_1            isPlaced = false     
	Cell: fir_filter_inst/weight_re_addr_reg[4]    isPlaced = false     
	Cell: serializer_inst/shift_reg_reg[17]        isPlaced = false     
	Cell: serializer_inst/counter_reg[1]           isPlaced = false     
	Cell: deserializer_inst/ov_dout_reg[7]         isPlaced = false     
	Cell: deserializer_inst/shift_reg_reg[3]       isPlaced = false     
	Cell: fir_filter_inst/weight_re_addr[1]_i_1    isPlaced = false     
	Cell: deserializer_inst/shift_reg_reg[17]      isPlaced = false     
	Cell: fir_filter_inst/ov_dout_reg[1]           isPlaced = false     
	Cell: fir_filter_inst/ov_dout_reg[11]          isPlaced = false     
	Cell: fir_filter_inst/ov_dout_reg[23]          isPlaced = false     
	Cell: fir_filter_inst/sample_wr_addr[3]_i_1    isPlaced = false     
	Cell: i_en_IBUF_inst                           isPlaced = true      
		Site: IOB_X1Y136
		SiteInst: IOB_X1Y136 	Placed = true
		SiteTypeEnum: IOB33
	Cell: fir_filter_inst/sample_re_addr_reg[1]    isPlaced = false     
	Cell: deserializer_inst/o_dout_valid_reg       isPlaced = false     
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg isPlaced = false     
	Cell: o_dout_valid                             isPlaced = true      
		Site: IOB_X1Y88
		SiteInst: IOB_X1Y88 	Placed = true
		SiteTypeEnum: IOB33
	Cell: deserializer_inst/FSM_sequential_state_reg[1] isPlaced = false     
	Cell: fir_filter_inst/inst/ov_sum_reg[18]      isPlaced = false     
	Cell: deserializer_inst/ov_dout_reg[6]         isPlaced = false     
	Cell: fir_filter_inst/sample_re_addr[5]_i_2    isPlaced = false     
	Cell: fir_filter_inst/sample_re_addr[5]_i_3    isPlaced = false     
	Cell: fir_filter_inst/inst/sum_trunc1          isPlaced = false     
	Cell: fir_filter_inst/sample_re_addr[5]_i_1    isPlaced = false     
	Cell: i_din_valid_IBUF_inst                    isPlaced = true      
		Site: IOB_X1Y141
		SiteInst: IOB_X1Y141 	Placed = true
		SiteTypeEnum: IOB33
	Cell: fir_filter_inst/weight_re_addr_reg[5]    isPlaced = false     
	Cell: serializer_inst/shift_reg_reg[16]        isPlaced = false     
	Cell: serializer_inst/counter_reg[0]           isPlaced = false     
	Cell: deserializer_inst/shift_reg[21]_i_1__0   isPlaced = false     
	Cell: deserializer_inst/shift_reg[0]_i_1__0    isPlaced = false     
	Cell: serializer_inst/GND                      isPlaced = false     
	Cell: deserializer_inst/shift_reg_reg[2]       isPlaced = false     