// !!!!!! This generated VQM is intended for Academic use or Internal Altera use only !!!!!!
// Functionality may not be correct on the programmed device or in simulation


// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition"

// DATE "11/25/2019 14:37:11"

module 	murax_symbiflow (
	io_mainClk,
	io_uart_txd,
	io_uart_rxd,
	sw,
	io_led);
input 	io_mainClk;
output 	io_uart_txd;
input 	io_uart_rxd;
input 	[15:0] sw;
output 	[15:0] io_led;
wire \io_mainClk~input ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~1 ;
wire \Murax:murax|resetCtrl_systemClkResetCounter[0]~2 ;
wire \Murax:murax|resetCtrl_systemClkResetCounter[0] ;
wire \Murax:murax|resetCtrl_systemClkResetCounter[1]~3 ;
wire \Murax:murax|resetCtrl_systemClkResetCounter[1] ;
wire \Murax:murax|resetCtrl_systemClkResetCounter[2]~4 ;
wire \Murax:murax|resetCtrl_systemClkResetCounter[2] ;
wire \Murax:murax|resetCtrl_systemClkResetCounter[3]~5 ;
wire \Murax:murax|resetCtrl_systemClkResetCounter[3] ;
wire \Murax:murax|Equal0~0 ;
wire \Murax:murax|resetCtrl_systemClkResetCounter[4]~1 ;
wire \Murax:murax|resetCtrl_systemClkResetCounter[4] ;
wire \Murax:murax|resetCtrl_systemClkResetCounter[5]~0 ;
wire \Murax:murax|resetCtrl_systemClkResetCounter[5] ;
wire \Murax:murax|Equal0~1 ;
wire \Murax:murax|resetCtrl_systemReset ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[0] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~2 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~5 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[1] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~6 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~9 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~74 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~77 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[19] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~1 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~2 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~3 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[2] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~10 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~13 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[3] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~14 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~17 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[4] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~18 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~21 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[5] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~22 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~25 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[6] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~26 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~29 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[7] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~30 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~33 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[8] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~34 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~37 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[9] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~38 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~41 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[10] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~42 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~45 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[11] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~46 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~49 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[12] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~50 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~53 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[13] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~54 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~57 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[14] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~58 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~61 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[15] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~62 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~65 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[16] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~66 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~69 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[17] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~70 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~73 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[18] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_valueNext~1 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[0] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[1]~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[1] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_valueNext~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[2] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_tick~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_tick ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector8~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[0] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector7~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[1] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector6~1 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[2] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector6~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popping~0 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_arbitration_isValid ;
wire \Murax:murax|VexRiscv:system_cpu|Equal29~1 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_arbitration_isValid ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~2 ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~5 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[4] ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[4] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~35 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~18 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~21 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[14] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[14] ;
wire \Murax:murax|VexRiscv:system_cpu|Equal31~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_MEMORY_ENABLE ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_MEMORY_ENABLE ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ENABLE ;
wire \Murax:murax|VexRiscv:system_cpu|Equal7~0 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector20~1 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector11~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[12] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[4] ;
wire \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|always2~0 ;
wire \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspPending~0 ;
wire \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspPending ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[5] ;
wire \Murax:murax|_zz_5 ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[26] ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[25] ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[24] ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[23] ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[22] ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[21] ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[20] ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[19] ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[18] ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[17] ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[16] ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[15] ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[14] ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[13] ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[12] ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[11] ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[10] ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[9] ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[8] ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[5] ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~6 ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~9 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[5] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~34 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[1] ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[1] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~4 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector15~0 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[16] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[16] ;
wire \Murax:murax|VexRiscv:system_cpu|Mux55~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[16] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|state~0 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|state ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|simpleBusStage_rsp_valid~0 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_8 ;
wire \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_valid ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_81~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_81 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[1]~2 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[1] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[3]~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[3] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~2 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[1] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~3 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[2] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|full~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Equal1~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Equal1~1 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|_zz_2 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~3 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~1 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[0] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[3] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~2 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[0]~1 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[0] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[0] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[0]~1 ;
wire \Murax:murax|_zz_6[5] ;
wire \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[5] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[0]~2 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[0]~3 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[1]~6 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[1]~7 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[2]~10 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[2]~11 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[3]~13 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_82[7] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[7] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[7] ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[7] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|bridge_interruptCtrl_readIntEnable~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|bridge_interruptCtrl_writeIntEnable ;
wire \Murax:murax|Apb3Router:apb3Router_1|Equal1~0 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[8]~3 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|full~1 ;
wire \sw[10]~input ;
wire \Murax:murax|VexRiscv:system_cpu|Equal62~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[1] ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[5] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~2 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~1 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[0] ;
wire \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitude[0]~1 ;
wire \Murax:murax|VexRiscv:system_cpu|Add5~0 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[1] ;
wire \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitude[1]~0 ;
wire \Murax:murax|VexRiscv:system_cpu|Add5~4 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[2] ;
wire \Murax:murax|VexRiscv:system_cpu|Add5~1 ;
wire \Murax:murax|VexRiscv:system_cpu|Add5~3 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[3] ;
wire \Murax:murax|VexRiscv:system_cpu|Add5~2 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[4] ;
wire \Murax:murax|VexRiscv:system_cpu|execute_arbitration_haltItself~1 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_arbitration_haltItself~0 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive~0 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive ;
wire \Murax:murax|VexRiscv:system_cpu|Equal22~0 ;
wire \Murax:murax|VexRiscv:system_cpu|Equal22~1 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SHIFT_CTRL[1] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[6] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[6] ;
wire \Murax:murax|VexRiscv:system_cpu|Mux65~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[6] ;
wire \sw[11]~input ;
wire \Murax:murax|VexRiscv:system_cpu|Equal30~0 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_MEMORY_ADDRESS_LOW[1] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ADDRESS_LOW[1] ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_MEMORY_ADDRESS_LOW[0] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ADDRESS_LOW[0] ;
wire \sw[15]~input ;
wire \Murax:murax|VexRiscv:system_cpu|Equal43~0 ;
wire \Murax:murax|_zz_7[15] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[15] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|ctrl_doWrite~0 ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[15] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~1 ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[15] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector17~0 ;
wire \Murax:murax|_zz_6[6] ;
wire \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[6] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~0 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~1 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~3 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[15] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~4 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~5 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[15] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Selector4~3 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Selector4~4 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[1]~2 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[1] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[2]~3 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[2] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[3]~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[3] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~1 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[1] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~2 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[2] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~3 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[3] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|full~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|full~1 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[0]~2 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[0]~3 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[1]~5 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[1]~6 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[1]~7 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[2]~9 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[2]~10 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[2]~11 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[3]~13 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|Add0~0 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[20] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[20] ;
wire \Murax:murax|VexRiscv:system_cpu|Mux51~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[20] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_82[15] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_68[15]~1 ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[15] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 ;
wire \Murax:murax|VexRiscv:system_cpu|Equal12~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1] ;
wire \Murax:murax|VexRiscv:system_cpu|Equal54~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[18] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[18] ;
wire \Murax:murax|VexRiscv:system_cpu|Mux53~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[18] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[19] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[19] ;
wire \Murax:murax|VexRiscv:system_cpu|Mux52~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[19] ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19 ;
wire \Murax:murax|VexRiscv:system_cpu|Selector79~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[19] ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~78 ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~81 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[19]~70 ;
wire \Murax:murax|VexRiscv:system_cpu|Equal58~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[1] ;
wire \Murax:murax|VexRiscv:system_cpu|Equal59~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[0] ;
wire \Murax:murax|VexRiscv:system_cpu|Mux20~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[19]~71 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[19] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[19] ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[13] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[13] ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[12] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[12] ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11 ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[19]~40 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[22] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[22] ;
wire \Murax:murax|VexRiscv:system_cpu|Mux49~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[22] ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22 ;
wire \Murax:murax|VexRiscv:system_cpu|Selector76~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[22] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[21] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[21] ;
wire \Murax:murax|VexRiscv:system_cpu|Mux50~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[21] ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21 ;
wire \Murax:murax|VexRiscv:system_cpu|Selector77~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[21] ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~82 ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~86 ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~90 ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~93 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[23] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[23] ;
wire \Murax:murax|VexRiscv:system_cpu|Mux48~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[23] ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~94 ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~97 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[0]~1 ;
wire \Murax:murax|VexRiscv:system_cpu|Selector7~0 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[24] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[24] ;
wire \Murax:murax|VexRiscv:system_cpu|Mux47~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[24] ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~98 ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~101 ;
wire \Murax:murax|VexRiscv:system_cpu|Mux15~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[25] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[25] ;
wire \Murax:murax|VexRiscv:system_cpu|Mux46~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[25] ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~102 ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~105 ;
wire \Murax:murax|VexRiscv:system_cpu|Mux14~0 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[26] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[26] ;
wire \Murax:murax|VexRiscv:system_cpu|Mux45~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[26] ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~106 ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~109 ;
wire \Murax:murax|VexRiscv:system_cpu|Mux13~0 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27 ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[27] ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~94 ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~97 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[27] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~10 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[27] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[27] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[31] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[26] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[26] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[25] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[25] ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[24] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[24] ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[23] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[23] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[22] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[22] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[21] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[21] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[20] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[20] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[19] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[19] ;
wire \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[19]~5 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[19] ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[18] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[18] ;
wire \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[18]~6 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[18] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[17] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[17] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[17] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[17] ;
wire \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[17]~7 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[17] ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[16] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[16] ;
wire \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[16]~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[16] ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[15] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[15] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[15] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[15] ;
wire \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[15]~1 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[15] ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[14] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[14] ;
wire \Murax:murax|VexRiscv:system_cpu|Mux57~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[14] ;
wire \Murax:murax|VexRiscv:system_cpu|Selector84~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[14] ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13 ;
wire \Murax:murax|VexRiscv:system_cpu|Selector85~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[13] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[11] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[11] ;
wire \Murax:murax|VexRiscv:system_cpu|Mux60~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[11] ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[11] ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[10] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[13] ;
wire \Murax:murax|VexRiscv:system_cpu|Selector2~0 ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[29] ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[28] ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~98 ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~101 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[28] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~19 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[28] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[28] ;
wire \Murax:murax|VexRiscv:system_cpu|Mux43~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[28] ;
wire \Murax:murax|VexRiscv:system_cpu|Selector70~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[28] ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~110 ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~114 ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~117 ;
wire \Murax:murax|VexRiscv:system_cpu|Mux11~0 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29 ;
wire \Murax:murax|VexRiscv:system_cpu|Selector69~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[29] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[28]~52 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[28]~53 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[28] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[28] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[28] ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[28]~31 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[28] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[28] ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~110 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~113 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[28] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 ;
wire \Murax:murax|VexRiscv:system_cpu|Equal21~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_IS_EBREAK ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_140~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_60~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_CSR_WRITE_OPCODE ;
wire \Murax:murax|VexRiscv:system_cpu|always6~0 ;
wire \Murax:murax|VexRiscv:system_cpu|always6~1 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~0 ;
wire \Murax:murax|VexRiscv:system_cpu|DebugPlugin_haltIt~0 ;
wire \Murax:murax|VexRiscv:system_cpu|DebugPlugin_haltIt ;
wire \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_iBus_cmd_ready~0 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_IBusSimplePlugin_pendingCmd~0 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_IBusSimplePlugin_pendingCmd ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|io_interrupt ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MEIP ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_183[0]~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[30] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[29] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[28] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[27] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[25] ;
wire \Murax:murax|VexRiscv:system_cpu|Equal50~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[24] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[23] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[20] ;
wire \Murax:murax|VexRiscv:system_cpu|Equal50~1 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[22] ;
wire \Murax:murax|VexRiscv:system_cpu|Equal51~0 ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MSIE~0 ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MEIE ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_185[0]~0 ;
wire \Murax:murax|VexRiscv:system_cpu|Equal51~1 ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MSIP~0 ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MSIP ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MSIE ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_interrupt~1 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_74~0 ;
wire \Murax:murax|VexRiscv:system_cpu|Equal53~0 ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~0 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[7] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_184[0]~0 ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPIE~0 ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPIE ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MIE~0 ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MIE ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_interrupt~2 ;
wire \Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~0 ;
wire \Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~3 ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isValid~0 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~2 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[28] ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~102 ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~105 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[29] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~20 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[29] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[29] ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~114 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~117 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[29] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[29] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[29] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[29] ;
wire \Murax:murax|VexRiscv:system_cpu|Mux42~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[29] ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~118 ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~121 ;
wire \Murax:murax|VexRiscv:system_cpu|Mux10~0 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30 ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[30] ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~106 ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~109 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[30] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~8 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[30] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[30] ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~118 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~121 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[30] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[30] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[30] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[30] ;
wire \Murax:murax|VexRiscv:system_cpu|Mux41~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[30] ;
wire \Murax:murax|VexRiscv:system_cpu|Mux9~0 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_arbitration_isFiring ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~110 ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~113 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[31] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[31] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[31] ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~122 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~125 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[31] ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[31]~0 ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[31] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~14 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~15 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[31] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[31]~0 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[31] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[31] ;
wire \Murax:murax|VexRiscv:system_cpu|Mux40~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[31] ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~122 ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~126 ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~129 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[0]~45 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_141~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[24]~29 ;
wire \Murax:murax|VexRiscv:system_cpu|Mux8~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_115[31]~4 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[31]~46 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[31]~47 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[31] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[31] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[31] ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[31]~28 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31 ;
wire \Murax:murax|VexRiscv:system_cpu|Selector67~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[31] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[30]~48 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[30]~49 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[30] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[30] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[30] ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[30]~29 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30 ;
wire \Murax:murax|VexRiscv:system_cpu|Selector68~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[30] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[29]~50 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[29]~51 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[29] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[29] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[29] ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[29]~30 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[29] ;
wire \Murax:murax|_zz_7[29] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[29] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[29] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[29] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector3~0 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[29] ;
wire \Murax:murax|_zz_6[28] ;
wire \Murax:murax|_zz_6[29] ;
wire \Murax:murax|Equal1~5 ;
wire \Murax:murax|_zz_6[13] ;
wire \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[13]~7 ;
wire \Murax:murax|_zz_6[14] ;
wire \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[14]~8 ;
wire \Murax:murax|VexRiscv:system_cpu|Mux56~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[15] ;
wire \Murax:murax|VexRiscv:system_cpu|Selector83~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[15] ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~62 ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~65 ;
wire \Murax:murax|_zz_6[15] ;
wire \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[15]~9 ;
wire \Murax:murax|_zz_6[18] ;
wire \Murax:murax|_zz_6[19] ;
wire \Murax:murax|Equal1~6 ;
wire \Murax:murax|Equal1~7 ;
wire \Murax:murax|Equal1~8 ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|always1~3 ;
wire \Murax:murax|_zz_8[1] ;
wire \Murax:murax|_zz_8[0] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|always1~7 ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|always1~8 ;
wire \Murax:murax|_zz_12~0 ;
wire \Murax:murax|_zz_6[8] ;
wire \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[8] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[9]~33 ;
wire \Murax:murax|VexRiscv:system_cpu|Mux30~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[9]~34 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[9] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[9] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[9] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[25] ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~15 ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[9]~21 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[9] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[5] ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~22 ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~26 ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~30 ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~34 ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~38 ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~41 ;
wire \Murax:murax|_zz_6[9] ;
wire \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ;
wire \Murax:murax|_zz_6[10] ;
wire \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~49 ;
wire \Murax:murax|_zz_6[11] ;
wire \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5 ;
wire \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[29]~24 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_82[29] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[29] ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[9] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[9] ;
wire \Murax:murax|VexRiscv:system_cpu|Mux62~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[9] ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~42 ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~45 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[10]~18 ;
wire \Murax:murax|VexRiscv:system_cpu|Mux29~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[10]~19 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[10] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[10] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[10] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[26] ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[10]~20 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[10] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[10] ;
wire \Murax:murax|VexRiscv:system_cpu|Mux61~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[10] ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~46 ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~50 ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~54 ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~57 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[13]~37 ;
wire \Murax:murax|VexRiscv:system_cpu|Mux26~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[13]~38 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[13] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[13] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[13] ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[13]~17 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[13] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[13] ;
wire \Murax:murax|VexRiscv:system_cpu|Mux58~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[13] ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~58 ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~61 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[14]~43 ;
wire \Murax:murax|VexRiscv:system_cpu|Mux25~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[14]~44 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[14] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[14] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[14] ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[14]~16 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[14] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[14] ;
wire \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[14]~2 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[13] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[13] ;
wire \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[13]~3 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[12] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[12] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[12] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[12] ;
wire \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[12]~4 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[11] ;
wire \Murax:murax|VexRiscv:system_cpu|Selector96~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[11] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[10] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[10] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[9] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[9] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[8] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[8] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[8] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[8] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[7] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[7] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[7] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[7] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[6] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[6] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[5] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[5] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[5] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[4] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[4] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_129[4]~3 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[3] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[3] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_129[3]~2 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[2] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[2] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_129[2]~1 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[1] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_129[1]~0 ;
wire \Murax:murax|VexRiscv:system_cpu|Equal75~0 ;
wire \Murax:murax|VexRiscv:system_cpu|Equal24~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_LESS_UNSIGNED ;
wire \Murax:murax|VexRiscv:system_cpu|execute_SrcPlugin_less~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[0]~27 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[0]~28 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[0] ;
wire \Murax:murax|VexRiscv:system_cpu|Mux39~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[0]~30 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[0]~31 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[0]~32 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[0] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[0] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[16] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[24] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[0]~4 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector31~0 ;
wire \sw[0]~input ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[0] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[0] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector32~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_tick ;
wire \io_uart_rxd~input ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|BufferCC:bufferCC_3|buffers_0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|BufferCC:bufferCC_3|buffers_1 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_samples_1~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_samples_1 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_samples_2 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_value~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_value ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_tick~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector6~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[2] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Equal0~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector2~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.010 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector5~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state~16 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector4~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.100 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector0~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector0~1 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.000 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector3~1 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter[0] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter~2 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter[2] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter~1 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter[1] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Equal1~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector1~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.001 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector8~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[0] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector7~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[1] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[4]~2 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[0]~9 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[0] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_15[1]~0 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~8 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|timerABridge_clearsEnable[0] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_11~0 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~6 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[15] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~1 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|always0~0 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[0] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~2 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~5 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[1] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~6 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~9 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[2] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~10 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~13 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[3] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~14 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~17 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[4] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~18 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~21 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[5] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~22 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~25 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[6] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~26 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~29 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[7] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~30 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~33 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[8] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~34 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~37 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[9] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~38 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~41 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[10] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~42 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~45 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[11] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~46 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~49 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[12] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~50 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~53 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[13] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~54 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~57 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[14] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~58 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~61 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[15] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~0 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[13] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[14] ;
wire \Murax:murax|_zz_7[14] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[14] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[14] ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[12] ;
wire \Murax:murax|_zz_7[12] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[12] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[12] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~1 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[9] ;
wire \Murax:murax|_zz_7[9] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[9] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[9] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[10] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[11] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~2 ;
wire \Murax:murax|_zz_7[6] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[6] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[6] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[7] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[8] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~3 ;
wire \Murax:murax|_zz_7[2] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[2] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[2] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[0] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[1] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~4 ;
wire \Murax:murax|_zz_7[3] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[3] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[3] ;
wire \Murax:murax|_zz_7[4] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[4] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[4] ;
wire \Murax:murax|_zz_7[5] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[5] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[5] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~5 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~6 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|timerABridge_ticksEnable[1] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|timerABridge_ticksEnable[0] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|inhibitFull ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|io_full~0 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings~0 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings[0] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector32~1 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[0] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[0] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector32~4 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~7 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|timerBBridge_ticksEnable[0] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector32~5 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector32~6 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector32~7 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~1 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[0] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~1 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_13~0 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|timerBBridge_ticksEnable[1] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[0] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector32~8 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector32~2 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector32~3 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[0] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|always1~0 ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|always1~1 ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0 ;
wire \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[0]~31 ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[0] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[8] ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[0]~8 ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[0]~9 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[0] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[0] ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~2 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~6 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~10 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~14 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~18 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~22 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~26 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~30 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~34 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~38 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~42 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~46 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~50 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~54 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~58 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~62 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~66 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~70 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~74 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~78 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~82 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~86 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~90 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~94 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~98 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~102 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~106 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~109 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[27] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[27] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[27] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[27] ;
wire \Murax:murax|VexRiscv:system_cpu|Mux44~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[27] ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~113 ;
wire \Murax:murax|VexRiscv:system_cpu|Mux12~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[27]~54 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[27]~55 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[27] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[27] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[27] ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[27]~32 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27 ;
wire \Murax:murax|VexRiscv:system_cpu|Selector71~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[27] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[26]~56 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[26]~57 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[26] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[26] ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[26]~33 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26 ;
wire \Murax:murax|VexRiscv:system_cpu|Selector72~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[26] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[25]~58 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[25]~59 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[25] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[25] ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[25]~34 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25 ;
wire \Murax:murax|VexRiscv:system_cpu|Selector73~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[25] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[24]~60 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[24]~61 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[24] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[24] ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[24]~35 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[24] ;
wire \Murax:murax|_zz_7[24] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[24] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[24] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[24] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector8~0 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[24] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0 ;
wire \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[24]~12 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_82[24] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_68[24]~5 ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[24] ;
wire \Murax:murax|VexRiscv:system_cpu|Selector74~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[24] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[23]~62 ;
wire \Murax:murax|VexRiscv:system_cpu|Mux16~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[23]~63 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[23] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[23] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[23] ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[23]~36 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[23] ;
wire \Murax:murax|_zz_7[23] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[23] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[23] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[23] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector9~0 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[23] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|always1~2 ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|always1~4 ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7 ;
wire \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[23]~16 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_82[23] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_68[23]~9 ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[23] ;
wire \Murax:murax|VexRiscv:system_cpu|Selector75~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[23] ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~89 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[21]~66 ;
wire \Murax:murax|VexRiscv:system_cpu|Mux18~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[21]~67 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[21] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[22]~64 ;
wire \Murax:murax|VexRiscv:system_cpu|Mux17~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[22]~65 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[22] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[22] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[22] ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[22]~37 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[22] ;
wire \Murax:murax|_zz_7[22] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[22] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[22] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[22] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector10~0 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[22] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6 ;
wire \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[22]~15 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_82[22] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_68[22]~8 ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[22] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[19] ;
wire \Murax:murax|_zz_7[19] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[19] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[19] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[19] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector13~0 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector13~1 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[19] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3 ;
wire \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[19]~2 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_82[19] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_68[19]~0 ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[19] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17 ;
wire \Murax:murax|VexRiscv:system_cpu|Selector81~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[17] ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~66 ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~70 ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~74 ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~77 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[18]~72 ;
wire \Murax:murax|VexRiscv:system_cpu|Mux21~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[18]~73 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[18] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[18] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[18] ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[18]~41 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[18] ;
wire \Murax:murax|_zz_7[18] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[18] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[18] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[18] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector14~0 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector14~1 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[18] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2 ;
wire \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[18]~6 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_82[18] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_68[18]~4 ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[18] ;
wire \Murax:murax|VexRiscv:system_cpu|Selector80~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[18] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[16]~39 ;
wire \Murax:murax|VexRiscv:system_cpu|Mux23~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[16]~40 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[16] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[17]~74 ;
wire \Murax:murax|VexRiscv:system_cpu|Mux22~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[17]~75 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[17] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[17] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[17] ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[17]~42 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[17] ;
wire \Murax:murax|_zz_7[17] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[17] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[17] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[17] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector15~1 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector15~2 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[17] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1 ;
wire \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[17]~5 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_82[17] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_68[17]~3 ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[17] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20 ;
wire \Murax:murax|VexRiscv:system_cpu|Selector78~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[20] ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~85 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[20]~68 ;
wire \Murax:murax|VexRiscv:system_cpu|Mux19~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[20]~69 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[20] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[20] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[20] ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[20]~39 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[20] ;
wire \Murax:murax|_zz_7[20] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[20] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[20] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[20] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector12~0 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector12~1 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[20] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4 ;
wire \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[20]~13 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_82[20] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_68[20]~6 ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[20] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[5] ;
wire \Murax:murax|_zz_7[13] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[13] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[13] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[14] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[12] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~1 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[9] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[10] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[11] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~2 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[6] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[7] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[8] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~3 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[2] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[1] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~4 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[3] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[4] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[5] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~5 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~6 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~2 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~5 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[1] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~6 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~9 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[2] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~10 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~13 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[3] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~14 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~17 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[4] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~18 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~21 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~22 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~25 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[6] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~26 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~29 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[7] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~30 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~33 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[8] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~34 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~37 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[9] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~38 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~41 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[10] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~42 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~45 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[11] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~46 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~49 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[12] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~50 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~53 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[13] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~54 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~57 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[14] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~58 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~61 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[15] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector17~1 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector17~2 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector17~3 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[15] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|always1~5 ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|always1~6 ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7 ;
wire \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[15]~3 ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[15] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_88[15]~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_88[16] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[21] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[21] ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[21]~38 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[21] ;
wire \Murax:murax|_zz_7[21] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[21] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[21] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[21] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector11~1 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[21] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5 ;
wire \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[21]~14 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_82[21] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_68[21]~7 ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[21] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[21] ;
wire \Murax:murax|VexRiscv:system_cpu|Equal50~2 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_115[12]~1 ;
wire \Murax:murax|VexRiscv:system_cpu|Mux27~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[12]~16 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_76[1] ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~2 ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~3 ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP[1] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[12]~17 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[12] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[12] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[12] ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[12]~18 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12 ;
wire \Murax:murax|VexRiscv:system_cpu|Selector86~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[12] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[11]~4 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[11]~0 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[11]~1 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_76[0] ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~1 ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP[0] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[11]~5 ;
wire \Murax:murax|VexRiscv:system_cpu|Mux28~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[11]~6 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[11]~7 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[11] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[11] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[11] ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[11]~19 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[11] ;
wire \Murax:murax|_zz_7[11] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[11] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[11] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[11] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector21~0 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[11] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector21~1 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector21~2 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector21~3 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[11] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3 ;
wire \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[11]~22 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_82[11] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[11] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[11] ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[11] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[6] ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~29 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[6]~14 ;
wire \Murax:murax|VexRiscv:system_cpu|Mux33~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[6]~15 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[6] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[6] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[6] ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[6]~24 ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[6]~25 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[6] ;
wire \Murax:murax|VexRiscv:system_cpu|Selector1~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[30] ;
wire \Murax:murax|_zz_7[30] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[30] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[30] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[30] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector2~0 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[30] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6 ;
wire \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[30]~23 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_82[30] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[30] ;
wire \Murax:murax|VexRiscv:system_cpu|Equal23~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SHIFT_CTRL[0] ;
wire \Murax:murax|VexRiscv:system_cpu|Equal66~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_115[2]~2 ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mcause_exceptionCode[2] ;
wire \Murax:murax|VexRiscv:system_cpu|Selector87~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[2] ;
wire \Murax:murax|VexRiscv:system_cpu|Mux37~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[2]~23 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[2]~24 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[2] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[2] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[2] ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[2]~4 ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[2]~5 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[2] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[10] ;
wire \Murax:murax|_zz_7[10] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[10] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[10] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[10] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector22~0 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[10] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector22~1 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector22~2 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector22~3 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[10] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2 ;
wire \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[10]~21 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_82[10] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[10] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[10] ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[10] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[1] ;
wire \Murax:murax|_zz_7[1] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[1] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|bridge_interruptCtrl_readIntEnable ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[9] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[9] ;
wire \sw[9]~input ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector23~3 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[9] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector23~0 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector23~1 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector23~2 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[9] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1 ;
wire \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[9]~20 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_82[9] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[9] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[9] ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[9] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[4] ;
wire \Murax:murax|VexRiscv:system_cpu|Selector3~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[28] ;
wire \Murax:murax|_zz_7[28] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[28] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[28] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[28] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector4~0 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector4~1 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[28] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4 ;
wire \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[28]~26 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_82[28] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[28] ;
wire \Murax:murax|VexRiscv:system_cpu|Mux63~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[8] ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~37 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[8]~12 ;
wire \Murax:murax|VexRiscv:system_cpu|Mux31~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[8]~13 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[8] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[8] ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~22 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[8] ;
wire \Murax:murax|_zz_7[8] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[8] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[8] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[8] ;
wire \sw[8]~input ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector24~3 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[8] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector24~0 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector24~1 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector24~2 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[8] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0 ;
wire \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[8]~19 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_82[8] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[8] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[8] ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[8] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[3] ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~2 ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~6 ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~10 ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~14 ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~18 ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~21 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[4]~20 ;
wire \Murax:murax|VexRiscv:system_cpu|Mux35~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[4]~21 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[4] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[4] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[4] ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[4]~0 ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[4]~1 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[4] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_115[3]~0 ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_interruptRequest~0 ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mcause_exceptionCode[3] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[3]~8 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[3]~9 ;
wire \Murax:murax|VexRiscv:system_cpu|Mux36~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[3]~10 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[3]~11 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[3] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[3] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[3] ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[3]~2 ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[3]~3 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[3] ;
wire \Murax:murax|VexRiscv:system_cpu|Selector4~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[27] ;
wire \Murax:murax|_zz_7[27] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[27] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[27] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[27] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector5~0 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[27] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3 ;
wire \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[27]~27 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_82[27] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[27] ;
wire \Murax:murax|VexRiscv:system_cpu|Mux64~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[7] ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~33 ;
wire \Murax:murax|_zz_6[7] ;
wire \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[7] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector16~0 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector16~1 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector16~2 ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[16] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[16] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector16~3 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[16] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0 ;
wire \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[16]~4 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_82[16] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_68[16]~2 ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[16] ;
wire \Murax:murax|VexRiscv:system_cpu|Selector82~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[16] ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~69 ;
wire \Murax:murax|_zz_6[16] ;
wire \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[16]~4 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[16] ;
wire \Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[1]~1 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~1 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|risingOccupancy~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|risingOccupancy ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_validReg ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushing ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[0]~1 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[0] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[2]~3 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[2] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[2]~9 ;
wire \Murax:murax|VexRiscv:system_cpu|Selector5~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[26] ;
wire \Murax:murax|_zz_7[26] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[26] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[26] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[26] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector6~0 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[26] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2 ;
wire \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[26]~28 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_82[26] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[26] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[26] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[0]~22 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_115[1]~3 ;
wire \Murax:murax|VexRiscv:system_cpu|Mux38~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[1]~25 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[1]~26 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[1] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[1] ;
wire \sw[1]~input ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[1] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[1] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector31~1 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[3]~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[1]~8 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[1] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector31~7 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[1] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector31~2 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector31~3 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~2 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_9[1] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|inhibitFull ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|io_full~0 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings~1 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings[1] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector31~4 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector31~8 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector31~5 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector31~6 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[1] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1 ;
wire \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[1]~30 ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[1] ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[1]~6 ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[1]~7 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[1] ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~5 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[1] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[1] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[1] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[1] ;
wire \Murax:murax|VexRiscv:system_cpu|Mux70~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[1] ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~9 ;
wire \Murax:murax|_zz_6[1] ;
wire \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[1]~1 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[1] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|Equal1~0 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector7~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[1]~5 ;
wire \Murax:murax|VexRiscv:system_cpu|Selector6~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[25] ;
wire \Murax:murax|_zz_7[25] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[25] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[25] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[25] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector7~1 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[25] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1 ;
wire \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[25]~29 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_82[25] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[25] ;
wire \Murax:murax|VexRiscv:system_cpu|Mux66~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[5] ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~25 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[5]~35 ;
wire \Murax:murax|VexRiscv:system_cpu|Mux34~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[5]~36 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[5] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[5] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[5] ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[5]~26 ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[5]~27 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[5] ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~21 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[5] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[5] ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~10 ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~13 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[6] ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[6] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~33 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~25 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[6] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[6] ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~14 ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~17 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[7] ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[7] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~32 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~29 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[7] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[7] ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~18 ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~21 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[8] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~31 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~33 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[8] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[8] ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~22 ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~25 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[9] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~30 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~37 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[9] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[9] ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~26 ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~29 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[10] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~29 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~41 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[10] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[10] ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~30 ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~33 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[11] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~28 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~45 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[11] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[11] ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~34 ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~37 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[12] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~21 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~49 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[12] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[12] ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~38 ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~41 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[13] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~22 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~53 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[13] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[13] ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~42 ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~45 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[14] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~23 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~57 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[14] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[14] ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~46 ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~49 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[15] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~24 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~61 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[15] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[15] ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~50 ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~53 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[16] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~7 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~65 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[16] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16] ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~54 ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~57 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[17] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~27 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~69 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[17] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[17] ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~58 ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~61 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[18] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~25 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~73 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[18] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[18] ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~62 ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~65 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[19] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~26 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~77 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[19] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[19] ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~66 ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~69 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[20] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~16 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~81 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[20] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[20] ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~70 ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~73 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[21] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~17 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~85 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[21] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[21] ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~74 ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~77 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[22] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~18 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~89 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[22] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[22] ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~78 ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~81 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[23] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~11 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~93 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[23] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[23] ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~82 ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~85 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[24] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~13 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~97 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[24] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[24] ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~86 ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~89 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[25] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~12 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~101 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[25] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[25] ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~90 ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~93 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[26] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~9 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~105 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[26] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[26] ;
wire \Murax:murax|_zz_6[27] ;
wire \Murax:murax|Equal1~0 ;
wire \Murax:murax|_zz_6[23] ;
wire \Murax:murax|_zz_6[25] ;
wire \Murax:murax|_zz_6[26] ;
wire \Murax:murax|Equal1~1 ;
wire \Murax:murax|_zz_6[24] ;
wire \Murax:murax|_zz_6[20] ;
wire \Murax:murax|_zz_6[31] ;
wire \Murax:murax|Equal1~2 ;
wire \Murax:murax|_zz_6[21] ;
wire \Murax:murax|_zz_6[22] ;
wire \Murax:murax|Equal1~3 ;
wire \Murax:murax|Equal1~4 ;
wire \Murax:murax|Equal1~9 ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|_zz_1~0 ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|_zz_1 ;
wire \Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~1 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[0]~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_119[4] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_118 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_119[0] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_119[1] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_119[2] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_119[3] ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_117~8 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_117~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_117~1 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_117~2 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_117~3 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_117~4 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_117~5 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_117~6 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_117~7 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~10 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~1 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[4] ;
wire \Murax:murax|VexRiscv:system_cpu|Mux67~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[4] ;
wire \Murax:murax|VexRiscv:system_cpu|Equal0~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_141~1 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[15]~41 ;
wire \Murax:murax|VexRiscv:system_cpu|Mux24~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[15]~42 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[15] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[15] ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[15]~13 ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[15]~14 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[15] ;
wire \Murax:murax|VexRiscv:system_cpu|Selector0~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[31] ;
wire \Murax:murax|_zz_7[31] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[31] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[31] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[31] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector1~0 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[31] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7 ;
wire \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[31]~25 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_82[31] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[31] ;
wire \Murax:murax|VexRiscv:system_cpu|Mux59~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[12] ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~53 ;
wire \Murax:murax|_zz_6[12] ;
wire \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[12]~6 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[12] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[13] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[14] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[15] ;
wire \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[18]~10 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[18] ;
wire \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[19]~11 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[19] ;
wire \Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[2]~0 ;
wire \Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[1] ;
wire \Murax:murax|Apb3Router:apb3Router_1|selIndex[0] ;
wire \sw[12]~input ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[12] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[12] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector20~2 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[12] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector20~3 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector20~4 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector20~5 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[12] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4 ;
wire \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[12]~10 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_82[12] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[12] ;
wire \Murax:murax|VexRiscv:system_cpu|Equal33~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_IS_CSR ;
wire \Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_writeInstruction~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[7]~0 ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MTIE ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[7]~1 ;
wire \Murax:murax|VexRiscv:system_cpu|Mux32~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[7]~2 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_58[7]~3 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[7] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[7] ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[7]~23 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[7] ;
wire \Murax:murax|_zz_7[7] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[7] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[7] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector25~0 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector25~1 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[7]~7 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[7] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7 ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[7] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~1 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~2 ;
wire \sw[7]~input ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[7] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector25~2 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector25~3 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7 ;
wire \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[7]~18 ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[7] ;
wire \Murax:murax|VexRiscv:system_cpu|Mux0~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_86[8] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[16] ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[16]~12 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[16] ;
wire \Murax:murax|_zz_7[16] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[16] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|timerBBridge_clearsEnable[0] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[5] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~22 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~25 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[6] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~26 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~29 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[7] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~30 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~33 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~34 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~37 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[9] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~38 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~41 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[10] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~42 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~45 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[11] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~46 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~49 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[12] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~50 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~53 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[13] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~54 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~57 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[14] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~58 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~61 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[15] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~0 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[13] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[14] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~1 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~2 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[6] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~3 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[2] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~4 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[3] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[4] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[5] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~5 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~6 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~2 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~5 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[1] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~6 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~9 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[2] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~10 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~13 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[3] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~14 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~17 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[4] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector28~0 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector28~1 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[4]~3 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[4] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4 ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[4] ;
wire \sw[4]~input ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[4] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector28~2 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector28~3 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[4] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4 ;
wire \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[4]~1 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_82[4] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[4] ;
wire \Murax:murax|VexRiscv:system_cpu|Equal55~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~17 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[4] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[4] ;
wire \Murax:murax|_zz_6[4] ;
wire \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[4] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Selector4~0 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Selector4~2 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector27~0 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector27~1 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[5]~6 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[5] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5 ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[5] ;
wire \sw[5]~input ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[5] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector27~2 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector27~3 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[5] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5 ;
wire \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[5]~17 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_82[5] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[5] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_REGFILE_WRITE_VALID~0 ;
wire \Murax:murax|VexRiscv:system_cpu|Equal42~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_REGFILE_WRITE_VALID~1 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_REGFILE_WRITE_VALID ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_VALID ;
wire \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_VALID ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_118~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_107 ;
wire \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[0] ;
wire \Murax:murax|_zz_7[0] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[0] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|_zz_9[0] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Equal2~0 ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MTIP ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_interrupt~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_145~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_145~1 ;
wire \Murax:murax|VexRiscv:system_cpu|Add3~1 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[3] ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[3] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~6 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~13 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[3] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[3] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[3] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[3] ;
wire \Murax:murax|VexRiscv:system_cpu|Mux68~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[3] ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~17 ;
wire \Murax:murax|_zz_6[3] ;
wire \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector20~0 ;
wire \sw[14]~input ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[14] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[14] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector18~0 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector18~1 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector18~2 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector18~3 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[14] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6 ;
wire \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[14]~8 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_82[14] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[14] ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[14] ;
wire \Murax:murax|VexRiscv:system_cpu|execute_SrcPlugin_less~1 ;
wire \Murax:murax|VexRiscv:system_cpu|Equal75~1 ;
wire \Murax:murax|VexRiscv:system_cpu|Equal75~2 ;
wire \Murax:murax|VexRiscv:system_cpu|Equal75~3 ;
wire \Murax:murax|VexRiscv:system_cpu|Equal75~4 ;
wire \Murax:murax|VexRiscv:system_cpu|Equal75~5 ;
wire \Murax:murax|VexRiscv:system_cpu|Equal75~6 ;
wire \Murax:murax|VexRiscv:system_cpu|Equal75~7 ;
wire \Murax:murax|VexRiscv:system_cpu|Equal75~8 ;
wire \Murax:murax|VexRiscv:system_cpu|Equal75~9 ;
wire \Murax:murax|VexRiscv:system_cpu|Equal75~10 ;
wire \Murax:murax|VexRiscv:system_cpu|Equal75~11 ;
wire \Murax:murax|VexRiscv:system_cpu|Equal75~12 ;
wire \Murax:murax|VexRiscv:system_cpu|Equal75~13 ;
wire \Murax:murax|VexRiscv:system_cpu|Mux72~0 ;
wire \Murax:murax|VexRiscv:system_cpu|Mux72~1 ;
wire \Murax:murax|VexRiscv:system_cpu|Mux72~2 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_DO ;
wire \Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[2] ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[2] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~5 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~9 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[2] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[2] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[2] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[2] ;
wire \Murax:murax|VexRiscv:system_cpu|Mux69~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[2] ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~13 ;
wire \Murax:murax|_zz_6[2] ;
wire \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Selector4~1 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector29~0 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector29~1 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[3]~1 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[3] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3 ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[3] ;
wire \sw[3]~input ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[3] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector29~2 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector29~3 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[3] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3 ;
wire \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[3]~0 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_82[3] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[3] ;
wire \Murax:murax|VexRiscv:system_cpu|Equal29~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~11 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~1 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~2 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~3 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~4 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~5 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~6 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~7 ;
wire \Murax:murax|VexRiscv:system_cpu|Equal34~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~8 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~9 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~0 ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isValid~1 ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isValid ;
wire \Murax:murax|VexRiscv:system_cpu|decode_arbitration_isValid~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_arbitration_isValid ;
wire \Murax:murax|VexRiscv:system_cpu|execute_arbitration_isValid~0 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_arbitration_isValid ;
wire \Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_readDataRegValid~0 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_readDataRegValid ;
wire \Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ;
wire \Murax:murax|VexRiscv:system_cpu|memory_arbitration_isValid~0 ;
wire \Murax:murax|VexRiscv:system_cpu|memory_arbitration_isValid ;
wire \Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0 ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[0] ;
wire \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[0] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~0 ;
wire \Murax:murax|VexRiscv:system_cpu|Add4~1 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_19[0]~0 ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[0] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[0] ;
wire \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[0] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[0] ;
wire \Murax:murax|VexRiscv:system_cpu|Mux71~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[0] ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~5 ;
wire \Murax:murax|_zz_6[0] ;
wire \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[0]~0 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[0] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|Equal1~1 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~0 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector26~0 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector26~1 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[6]~5 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[6] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6 ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[6] ;
wire \sw[6]~input ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[6] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector26~2 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector26~3 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[6] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6 ;
wire \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[6]~11 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_82[6] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[6] ;
wire \Murax:murax|VexRiscv:system_cpu|Equal8~0 ;
wire \Murax:murax|VexRiscv:system_cpu|Mux54~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[17] ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~73 ;
wire \Murax:murax|_zz_6[17] ;
wire \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[17]~12 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[17] ;
wire \Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[2] ;
wire \Murax:murax|Apb3Router:apb3Router_1|selIndex[1] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector30~0 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector30~1 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[2]~4 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[2] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2 ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[2] ;
wire \sw[2]~input ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[2] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector30~2 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector30~3 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[2] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2 ;
wire \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]~9 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_82[2] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[2] ;
wire \Murax:murax|VexRiscv:system_cpu|Equal11~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_USE_SUB_LESS ;
wire \Murax:murax|VexRiscv:system_cpu|Add2~125 ;
wire \Murax:murax|_zz_6[30] ;
wire \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[30]~5 ;
wire \Murax:murax|Equal2~0 ;
wire \Murax:murax|Equal2~1 ;
wire \Murax:murax|system_mainBusDecoder_logic_noHit~0 ;
wire \Murax:murax|system_mainBusDecoder_logic_rspNoHit ;
wire \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|always0~0 ;
wire \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspTarget~0 ;
wire \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspTarget ;
wire \Murax:murax|VexRiscv:system_cpu|always12~0 ;
wire \Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~1 ;
wire \Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~2 ;
wire \Murax:murax|_zz_13~0 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|state~_wirecell ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 ;
wire \Murax:murax|system_mainBusDecoder_logic_rspSourceId[0]~0 ;
wire \Murax:murax|system_mainBusDecoder_logic_rspSourceId[0] ;
wire \sw[13]~input ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[13] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[13] ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector19~0 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector19~1 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector19~2 ;
wire \Murax:murax|Apb3Router:apb3Router_1|Selector19~3 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[13] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5 ;
wire \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[13]~7 ;
wire \Murax:murax|VexRiscv:system_cpu|_zz_82[13] ;
wire \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[13] ;
wire \Murax:murax|VexRiscv:system_cpu|Equal5~0 ;
wire \Murax:murax|VexRiscv:system_cpu|decode_to_execute_ENV_CTRL[1] ;
wire \Murax:murax|VexRiscv:system_cpu|execute_to_memory_ENV_CTRL[1] ;
wire \Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~0 ;
wire \Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ;
wire \Murax:murax|system_mainBusDecoder_logic_masterPipelined_cmd_ready~0 ;
wire \Murax:murax|_zz_4~0 ;
wire \Murax:murax|_zz_4 ;
wire \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_wr~0 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_4 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushing~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|risingOccupancy~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|risingOccupancy ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Equal1~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Equal1~1 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|_zz_2 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_pop_valid~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state~12 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector5~3 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.100 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector2~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Equal0~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector2~1 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.000~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.000 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector2~2 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.001 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector3~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.010 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Mux0~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Mux0~4 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector0~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|_zz_1 ;
wire [1:0] \Murax:murax|VexRiscv:system_cpu|_zz_76 ;
wire [31:0] \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4 ;
wire [7:0] \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter ;
wire [2:0] \Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL ;
wire [31:0] \Murax:murax|VexRiscv:system_cpu|_zz_86 ;
wire [1:0] \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP ;
wire [1:0] \Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL ;
wire [1:0] \Murax:murax|MuraxApb3Timer:system_timer|timerBBridge_ticksEnable ;
wire [1:0] \Murax:murax|MuraxApb3Timer:system_timer|timerABridge_ticksEnable ;
wire [2:0] \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value ;
wire [31:0] \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA ;
wire [0:0] \Murax:murax|MuraxApb3Timer:system_timer|timerABridge_clearsEnable ;
wire [0:0] \Murax:murax|MuraxApb3Timer:system_timer|timerBBridge_clearsEnable ;
wire [1:0] \Murax:murax|_zz_8 ;
wire [31:0] \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION ;
wire [15:0] \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter ;
wire [4:0] \Murax:murax|VexRiscv:system_cpu|_zz_119 ;
wire [31:0] \Murax:murax|_zz_6 ;
wire [31:0] \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION ;
wire [15:0] \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter ;
wire [5:0] \Murax:murax|resetCtrl_systemClkResetCounter ;
wire [2:0] \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value ;
wire [31:0] \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1 ;
wire [1:0] \Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL ;
wire [3:0] \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value ;
wire [2:0] \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter ;
wire [31:0] \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA ;
wire [15:0] \Murax:murax|MuraxApb3Timer:system_timer|_zz_1 ;
wire [1:0] \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SHIFT_CTRL ;
wire [1:0] \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ADDRESS_LOW ;
wire [3:0] \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value ;
wire [31:0] \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6 ;
wire [19:0] \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter ;
wire [31:0] \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc ;
wire [31:0] \Murax:murax|_zz_7 ;
wire [31:0] \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9 ;
wire [31:0] \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1 ;
wire [3:0] \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mcause_exceptionCode ;
wire [15:0] \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter ;
wire [31:0] \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1 ;
wire [31:0] \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA ;
wire [31:0] \Murax:murax|VexRiscv:system_cpu|_zz_88 ;
wire [3:0] \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value ;
wire [31:0] \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5 ;
wire [31:0] \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION ;
wire [1:0] \Murax:murax|MuraxApb3Timer:system_timer|_zz_9 ;
wire [1:0] \Murax:murax|VexRiscv:system_cpu|execute_to_memory_ENV_CTRL ;
wire [1:0] \Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings ;
wire [31:0] \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC ;
wire [15:0] \Murax:murax|MuraxApb3Timer:system_timer|_zz_6 ;
wire [31:0] \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2 ;
wire [4:0] \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg ;
wire [31:0] \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION ;
wire [31:0] \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2 ;
wire [31:0] \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2 ;
wire [31:0] \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC ;
wire [31:0] \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg ;
wire [15:0] \Murax:murax|MuraxApb3Timer:system_timer|_zz_3 ;
wire [31:0] \Murax:murax|VexRiscv:system_cpu|_zz_82 ;
wire [2:0] \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value ;
wire [0:0] \Murax:murax|system_mainBusDecoder_logic_rspSourceId ;
wire [1:0] \Murax:murax|VexRiscv:system_cpu|decode_to_execute_ENV_CTRL ;
wire [1:0] \Murax:murax|VexRiscv:system_cpu|execute_to_memory_MEMORY_ADDRESS_LOW ;
wire [3:0] \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value ;
wire [31:0] \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC ;
wire [1:0] \Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL ;
wire [31:0] \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC ;
wire [1:0] \Murax:murax|Apb3Router:apb3Router_1|selIndex ;

wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~25 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~21 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[4] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[5] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[6] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[7] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[8] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[9] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[10] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[11] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~17 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[3] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~13 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~9 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[1] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~5 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[0] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[17] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[19] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[18] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[15] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[14] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[13] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[12] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[29] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[28] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[22] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[21] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[20] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[24] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[25] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[23] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[27] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[26] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[30] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_CsrPlugin_readDataRegValid ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[5] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[6] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[12] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[2] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[14] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[13] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[4] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[3] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[16] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[3] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[2] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[1] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[0] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[10] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[9] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[8] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[7] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[2] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[3] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[6] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[5] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[12] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[19] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[14] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[16] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[15] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[13] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[11] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[17] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[18] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__Mux0~4 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a6 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__Mux0~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a2 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a3 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a1 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a4 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a7 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a5 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~5 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[4] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[5] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[6] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[7] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[8] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[9] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[10] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[11] ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a5 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[25] ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a6 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[26] ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a7 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[27] ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a8 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[28] ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a9 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a10 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a11 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a12 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a12 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a13 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a13 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a14 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a14 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a15 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a15 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a16 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a16 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[31] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~1 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a2 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add4~1 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~129 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~125 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~121 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~117 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~113 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~109 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~105 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~101 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~97 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~93 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~89 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~85 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~81 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~77 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~73 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[29] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|__ALT_INV__ram_block1a5 ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|__ALT_INV__ram_block1a7 ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|__ALT_INV__ram_block1a6 ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|__ALT_INV__ram_block1a5 ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|__ALT_INV__ram_block1a4 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[20] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|__ALT_INV__ram_block1a0 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[24] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[30] ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a0 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a1 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a2 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a3 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a4 ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|__ALT_INV__ram_block1a6 ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|__ALT_INV__ram_block1a4 ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|__ALT_INV__ram_block1a2 ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|__ALT_INV__ram_block1a6 ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|__ALT_INV__ram_block1a5 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[11] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[10] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[9] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[8] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[7] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|__ALT_INV__ram_block1a2 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[18] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|__ALT_INV__ram_block1a1 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[17] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|__ALT_INV__ram_block1a0 ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|__ALT_INV__ram_block1a7 ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|__ALT_INV__ram_block1a3 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[19] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|__ALT_INV__ram_block1a4 ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|__ALT_INV__ram_block1a3 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~69 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~65 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~61 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~57 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~53 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~49 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~45 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~41 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~37 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~33 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~29 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[11] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[10] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[9] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[14] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[13] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[12] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[15] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__inhibitFull ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a17 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a17 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a18 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a18 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a19 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a19 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a20 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a20 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a21 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a21 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a22 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a22 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a23 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a23 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a24 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a24 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a25 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a25 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a26 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a26 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a27 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a27 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a28 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a28 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a29 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a29 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a30 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a30 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a31 ;
wire \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a31 ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|__ALT_INV__ram_block1a5 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a5 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[5] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[5] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__io_occupancy[0]~1 ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|__ALT_INV__ram_block1a6 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a6 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[6] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[6] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[12] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[12] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a2 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[2] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[2] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[14] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[14] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[13] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[13] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|__ALT_INV__ram_block1a3 ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|__ALT_INV__ram_block1a2 ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|__ALT_INV__ram_block1a1 ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|__ALT_INV__ram_block1a0 ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|__ALT_INV__ram_block1a7 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[15] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[15] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__io_occupancy[3]~13 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__io_occupancy[2]~9 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__io_occupancy[1]~5 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__io_occupancy[0]~1 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a4 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[4] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[4] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a3 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[3] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[3] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~53 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~49 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~45 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~41 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~37 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~33 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~29 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~25 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~21 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~17 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~13 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~9 ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|__ALT_INV__ram_block1a1 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[25] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|__ALT_INV__ram_block1a2 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[26] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|__ALT_INV__ram_block1a3 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[27] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|__ALT_INV__ram_block1a4 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[28] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|__ALT_INV__ram_block1a7 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~113 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~109 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~105 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~101 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~97 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~93 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~89 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~85 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~81 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~77 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~73 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~69 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~65 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~61 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~57 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[4] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[10] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[6] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[8] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[1] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[0] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[8] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[7] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[11] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[10] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[9] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__inhibitFull ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[1] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[0] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[8] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[7] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[11] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[10] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[9] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[5] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[4] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[3] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[2] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[1] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[0] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[8] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[7] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[6] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__stateMachine_state~12 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__Add2~3 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__Add2~2 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__popping~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__Selector6~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__io_pop_valid~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV___zz_2 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__pushing~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popping~1 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popping~0 ;
wire \Murax:murax|Apb3Decoder:io_apb_decoder|__ALT_INV__io_output_PSEL[1]~1 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__full~1 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__full~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__popPtr_value[2] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__pushPtr_value[2] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__popPtr_value[1] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__pushPtr_value[1] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__popPtr_value[0] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__pushPtr_value[0] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__popPtr_value[3] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__pushPtr_value[3] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__risingOccupancy ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__Equal0~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__clockDivider_tick ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__clockDivider_tick~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__clockDivider_counter_value[0] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__clockDivider_counter_value[1] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__clockDivider_counter_value[2] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__Equal0~3 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__Equal0~2 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[0] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[1] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[4] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__Equal0~1 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__Equal0~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__stateMachine_state.001 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_6[1] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV__ctrl_doWrite~0 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_4 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV__state ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[17] ;
wire \Murax:murax|Apb3Decoder:io_apb_decoder|__ALT_INV__io_output_PSEL[2]~0 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[19] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[18] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[15] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[14] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[13] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[12] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[16] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|__ALT_INV__Equal1~0 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[1] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[0] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_6[0] ;
wire \Murax:murax|__ALT_INV__resetCtrl_systemReset ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__stateMachine_state.000 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__stateMachine_state.100 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__tickCounter_value[0] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__tickCounter_value[1] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__tickCounter_value[2] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__stateMachine_state.010 ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[15] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[14] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[13] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[12] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[11] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[10] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[9] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[8] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[7] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[6] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[5] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[4] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[3] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[2] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[1] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[0] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV___zz_1 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector24~3 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector23~3 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[17] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[18] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[19] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[20] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[21] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[22] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[23] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[24] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[25] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[26] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[27] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[28] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[29] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[30] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a1 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__io_occupancy[3]~13 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__io_occupancy[2]~9 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__io_occupancy[1]~5 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[14] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[15] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[16] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[13] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[5] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[9] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|__ALT_INV__ram_block1a0 ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|__ALT_INV__ram_block1a1 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a7 ;
wire \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__io_masterBus_cmd_payload_address[12]~6 ;
wire \Murax:murax|__ALT_INV___zz_6[12] ;
wire \Murax:murax|__ALT_INV__Equal2~1 ;
wire \Murax:murax|__ALT_INV__Equal2~0 ;
wire \Murax:murax|__ALT_INV___zz_6[29] ;
wire \Murax:murax|__ALT_INV___zz_6[28] ;
wire \Murax:murax|__ALT_INV__Equal1~3 ;
wire \Murax:murax|__ALT_INV___zz_6[22] ;
wire \Murax:murax|__ALT_INV___zz_6[21] ;
wire \Murax:murax|__ALT_INV__Equal1~2 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[31] ;
wire \Murax:murax|__ALT_INV___zz_6[31] ;
wire \Murax:murax|__ALT_INV___zz_6[20] ;
wire \Murax:murax|__ALT_INV___zz_6[24] ;
wire \Murax:murax|__ALT_INV__Equal1~1 ;
wire \Murax:murax|__ALT_INV___zz_6[26] ;
wire \Murax:murax|__ALT_INV___zz_6[25] ;
wire \Murax:murax|__ALT_INV___zz_6[23] ;
wire \Murax:murax|__ALT_INV__Equal1~0 ;
wire \Murax:murax|__ALT_INV___zz_6[27] ;
wire \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__io_masterBus_cmd_payload_address[30]~5 ;
wire \Murax:murax|__ALT_INV___zz_6[30] ;
wire \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__always0~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__iBus_cmd_valid~2 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__iBus_cmd_valid~1 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_arbitration_isValid ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__iBus_cmd_valid~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_interrupt~2 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mstatus_MIE ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_interrupt~1 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mie_MSIE ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mip_MSIP ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mie_MEIE ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mip_MEIP ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_interrupt~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mie_MTIE ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mip_MTIP ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_IBusSimplePlugin_pendingCmd ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__DebugPlugin_haltIt~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__DebugPlugin_haltIt ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_140~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_flushAll~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_BRANCH_DO ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_IS_EBREAK ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isStuck~1 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_isStuck~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__always6~1 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_MEMORY_ENABLE ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__always6~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_IS_CSR ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_CSR_WRITE_OPCODE ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_haltItself~10 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_117~7 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_117~6 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_117~5 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_117~4 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_117~3 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_117~2 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_117~1 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_117~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[23] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[22] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[21] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[20] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[24] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_haltItself~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_amplitudeReg[2] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_amplitudeReg[3] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_amplitudeReg[4] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_amplitude[1]~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_amplitudeReg[1] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_amplitudeReg[0]~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SHIFT_CTRL[0] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SHIFT_CTRL[1] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal0~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[0] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[1] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[2] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[3] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[4] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_haltItself~2 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_INSTRUCTION[5] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_MEMORY_ENABLE ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_haltItself~1 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_haltItself~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_ENV_CTRL[1] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isStuck~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_haltItself~9 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_haltItself~8 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal34~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_haltItself~7 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_haltItself~6 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_VALID ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_INSTRUCTION[11] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_INSTRUCTION[10] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isValid ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_haltItself~5 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_INSTRUCTION[9] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_INSTRUCTION[8] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_INSTRUCTION[7] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_haltItself~4 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_INSTRUCTION[11] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_INSTRUCTION[10] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_INSTRUCTION[9] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_haltItself~3 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_INSTRUCTION[8] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_INSTRUCTION[7] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_VALID ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_arbitration_isValid ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_haltItself~2 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_REGFILE_WRITE_VALID ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_isValid ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[11] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[10] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_haltItself~1 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[9] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[8] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[7] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_haltItself~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_119[3] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_119[2] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[18] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[17] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_119[1] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_119[0] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_118 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[16] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[15] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_119[4] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[19] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal29~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isValid ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__always12~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_arbitration_isValid ;
wire \Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_valid ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_8 ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|__ALT_INV___zz_1 ;
wire \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__rspPending ;
wire \Murax:murax|__ALT_INV__system_mainBusDecoder_logic_rspNoHit ;
wire \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__rspTarget ;
wire \Murax:murax|__ALT_INV___zz_6[16] ;
wire \Murax:murax|__ALT_INV___zz_6[3] ;
wire \Murax:murax|__ALT_INV___zz_6[2] ;
wire \Murax:murax|__ALT_INV___zz_6[1] ;
wire \Murax:murax|__ALT_INV___zz_6[0] ;
wire \Murax:murax|__ALT_INV___zz_4 ;
wire \Murax:murax|__ALT_INV__Equal0~1 ;
wire \Murax:murax|__ALT_INV__Equal0~0 ;
wire \Murax:murax|__ALT_INV__resetCtrl_systemClkResetCounter[3] ;
wire \Murax:murax|__ALT_INV__resetCtrl_systemClkResetCounter[2] ;
wire \Murax:murax|__ALT_INV__resetCtrl_systemClkResetCounter[1] ;
wire \Murax:murax|__ALT_INV__resetCtrl_systemClkResetCounter[0] ;
wire \Murax:murax|__ALT_INV__resetCtrl_systemClkResetCounter[4] ;
wire \Murax:murax|__ALT_INV__resetCtrl_systemClkResetCounter[5] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__Selector2~1 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__Selector2~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_amplitude[0]~1 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_amplitudeReg[0] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal22~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[0] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[1] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[2] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[3] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal7~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal8~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[4] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[6] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[12] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[2] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[14] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[13] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal42~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_REGFILE_WRITE_VALID~0 ;
wire \Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[18]~6 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_82[18] ;
wire \Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[17]~5 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_82[17] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_118~0 ;
wire \Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[16]~4 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[16] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_82[16] ;
wire \Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[15]~3 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[15] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_82[15] ;
wire \Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[19]~2 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_82[19] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[4] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[3] ;
wire \Murax:murax|__ALT_INV__system_mainBusDecoder_logic_rspSourceId[0] ;
wire \Murax:murax|__ALT_INV__Equal1~9 ;
wire \Murax:murax|__ALT_INV__Equal1~8 ;
wire \Murax:murax|__ALT_INV__Equal1~7 ;
wire \Murax:murax|__ALT_INV__Equal1~6 ;
wire \Murax:murax|__ALT_INV__Equal1~5 ;
wire \Murax:murax|__ALT_INV__Equal1~4 ;
wire \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__always2~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[16] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[5] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[6] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[7] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[8] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[9] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[10] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[11] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[12] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[12] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[13] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[13] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[14] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[14] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[15] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[15] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[16] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[16] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[3] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[2] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[2] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[1] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[16]~2 ;
wire \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__io_iBus_cmd_ready~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_arbitration_isValid~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_flushAll~1 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__iBus_cmd_valid~3 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_isStuck~1 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~1 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_arbitration_isStuck~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[16]~1 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[0] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~1 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isFiring~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC_USE_SUB_LESS ;
wire \Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_cmd_ready~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_haltItself~3 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[0] ;
wire \Murax:murax|__ALT_INV__resetCtrl_systemClkResetCounter[0]~2 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__Equal1~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__Equal0~4 ;
wire \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__io_masterBus_cmd_payload_wr~0 ;
wire \Murax:murax|__ALT_INV___zz_5 ;
wire \Murax:murax|__ALT_INV___zz_6[17] ;
wire \Murax:murax|__ALT_INV___zz_6[19] ;
wire \Murax:murax|__ALT_INV___zz_6[18] ;
wire \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__io_masterBus_cmd_payload_address[15]~9 ;
wire \Murax:murax|__ALT_INV___zz_6[15] ;
wire \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__io_masterBus_cmd_payload_address[14]~8 ;
wire \Murax:murax|__ALT_INV___zz_6[14] ;
wire \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__io_masterBus_cmd_payload_address[13]~7 ;
wire \Murax:murax|__ALT_INV___zz_6[13] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[18] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[15] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[14] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[13] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[12] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[29] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[28] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[22] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[21] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[20] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg~14 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[31] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_BRANCH_CALC[31] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_arbitration_isFiring ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[24] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[25] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[23] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[27] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[26] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[30] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mstatus_MPIE ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mstatus_MPP~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal53~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal51~1 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_185[0]~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[3] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[18] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_183[0]~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[11] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|__ALT_INV__bridge_interruptCtrl_writeIntEnable ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popping~2 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV___zz_2 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__full~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popPtr_value[2] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__pushPtr_value[2] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popPtr_value[1] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__pushPtr_value[1] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popPtr_value[0] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__pushPtr_value[0] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popPtr_value[3] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__pushPtr_value[3] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__risingOccupancy ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|__ALT_INV__bridge_interruptCtrl_readIntEnable ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal51~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[22] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[21] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal50~1 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[20] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[23] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[24] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal50~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[25] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[27] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[28] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[29] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[30] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[31] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[26] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_184[0]~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[7] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|__ALT_INV__pendings[1] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_9[1] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|__ALT_INV__pendings[0] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_9[0] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux72~1 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux72~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~13 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~12 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~11 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~10 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~9 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~8 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~7 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~6 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~5 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~4 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~3 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~2 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~1 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[13] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_SrcPlugin_less~1 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_SrcPlugin_less~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC_LESS_UNSIGNED ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[17] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[17] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[18] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[18] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[19] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[19] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[20] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[20] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[21] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[21] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[22] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[22] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[23] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[23] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[24] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[24] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[25] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[25] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[26] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[26] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[27] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[27] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[28] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[28] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[29] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[29] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[30] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[30] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[31] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[31] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[12] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[14] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[5] ;
wire \Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[23]~16 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[23] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_82[23] ;
wire \Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[22]~15 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[22] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_82[22] ;
wire \Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[21]~14 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[21] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_82[21] ;
wire \Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[20]~13 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_82[20] ;
wire \Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[24]~12 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_82[24] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add5~1 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__timerABridge_clearsEnable[0] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__timerBBridge_clearsEnable[0] ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector16~0 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector20~1 ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|__ALT_INV__always1~5 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector17~2 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector17~1 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[15] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[15] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[15] ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector17~0 ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[15] ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector20~0 ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|__ALT_INV__always1~3 ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|__ALT_INV__always1~2 ;
wire \Murax:murax|__ALT_INV___zz_8[0] ;
wire \Murax:murax|__ALT_INV___zz_8[1] ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector13~0 ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[19] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[19] ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector15~0 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector7~0 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector28~2 ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[4] ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector28~1 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector28~0 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[4] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[4] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[4] ;
wire \Murax:murax|__ALT_INV___zz_6[11] ;
wire \Murax:murax|__ALT_INV___zz_6[10] ;
wire \Murax:murax|__ALT_INV___zz_6[9] ;
wire \Murax:murax|__ALT_INV___zz_6[8] ;
wire \Murax:murax|__ALT_INV___zz_6[7] ;
wire \Murax:murax|__ALT_INV___zz_6[6] ;
wire \Murax:murax|__ALT_INV___zz_6[5] ;
wire \Murax:murax|__ALT_INV___zz_6[4] ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|__ALT_INV__always1~0 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector29~2 ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[3] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[7]~2 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[7]~1 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector29~1 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector29~0 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[3] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[3] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~4 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~3 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[3] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~2 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~1 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~0 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[7] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[5] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[6] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[4] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[7]~0 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Equal1~0 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__selIndex[0] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|__ALT_INV__Equal1~1 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__selIndex[1] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_129[4]~3 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[4] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[4] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[5] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[5] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[6] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[6] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[7] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[7] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[8] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[8] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[9] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[9] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[10] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[10] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[11] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Selector96~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[11] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_BranchPlugin_branch_src1[12]~4 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[12] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[12] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_BranchPlugin_branch_src1[13]~3 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[13] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[13] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_BranchPlugin_branch_src1[14]~2 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[14] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[14] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[15] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_BranchPlugin_branch_src1[15]~1 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[15] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[15] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[16] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_BranchPlugin_branch_src1[16]~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[16] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[16] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[5] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[6] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[7] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[8] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[9] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[10] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[11] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[12] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[13] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[14] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[15] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal30~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[16] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_129[3]~2 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[3] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[3] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_129[2]~1 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[2] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[2] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_129[1]~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[1] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[1] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[0] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[0] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal62~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[15] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[14] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[13] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[12] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[11] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[10] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[9] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[8] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[7] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[6] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[5] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[4] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[3] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[2] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[1] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[17] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[19] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[21] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[22] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[23] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[24] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[25] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[26] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[27] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[28] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[29] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[30] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[31] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[29] ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector27~2 ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[5] ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector27~1 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector27~0 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[5] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[5] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[5] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[23] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[23] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[22] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[22] ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector11~0 ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[21] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[21] ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector12~0 ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[20] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[20] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|__ALT_INV__Add0~0 ;
wire \Murax:murax|MuraxSimpleBusRam:system_ram|__ALT_INV__always1~7 ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[24] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[24] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[30] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[0]~8 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[8] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[0] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[24] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[16] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[0] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[1]~6 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[9] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[1] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[25] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[17] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[1] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[2]~4 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[10] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[2] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[26] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[18] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[2] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[3]~2 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[11] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[3] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[27] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[19] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[3] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[4]~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[12] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[4] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[28] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_ADDRESS_LOW[0] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_ADDRESS_LOW[1] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[20] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[4] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_ENABLE ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_107 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector26~2 ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[6] ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector26~1 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector26~0 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[6] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[6] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[6] ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector20~4 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector20~3 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[12] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[12] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[12] ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector20~2 ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[12] ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector30~2 ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[2] ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector30~1 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector30~0 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[2] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[2] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[2] ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector18~2 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector18~1 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[14] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[14] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[14] ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector18~0 ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[14] ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector19~2 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector19~1 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[13] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[13] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[13] ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector19~0 ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[13] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[11] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[10] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[9] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[8] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[7] ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector14~0 ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[18] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[18] ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector15~1 ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[17] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[17] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[16] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[16] ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector16~2 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector16~1 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[13] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[13] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[8]~15 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[30] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[14] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[14] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[15]~13 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[15] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_INSTRUCTION[12] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_INSTRUCTION[13] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[16] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_88[16] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_88[15]~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_86[8] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux0~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[31] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[23] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[15] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[7] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_INSTRUCTION[14] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[31] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[31] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[31] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[17] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_BranchPlugin_branch_src1[17]~7 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[17] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[17] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_BranchPlugin_branch_src1[18]~6 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[18] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[18] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[19] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_BranchPlugin_branch_src1[19]~5 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[19] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[19] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[20] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[20] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[21] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[21] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[22] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[22] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[23] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[23] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[24] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[24] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[25] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[25] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[26] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[26] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[27] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[27] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[28] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[28] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[29] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[29] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[30] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[30] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[3]~10 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux36~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[3]~9 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[3]~8 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mcause_exceptionCode[3] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_115[3]~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[2] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[11]~6 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux28~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[11]~5 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mstatus_MPP[0] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[11]~4 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[12] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__Equal1~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__Add2~3 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__Add2~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popping~3 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__pushing ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_validReg ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__full~1 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[7]~2 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux32~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[0] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[1] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[0] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[1] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[7]~1 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[11]~1 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[11]~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[7]~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal66~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_CsrPlugin_writeInstruction~0 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__io_full~0 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__Equal0~6 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__Equal0~5 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__Equal0~4 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[1] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[0] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__Equal0~3 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[8] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[7] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__Equal0~2 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[11] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[10] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[9] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__Equal0~1 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__Equal0~0 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__timerBBridge_ticksEnable[1] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__timerBBridge_ticksEnable[0] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__io_full~0 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__Equal0~6 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__Equal0~5 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__Equal0~4 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[1] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[0] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__Equal0~3 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[8] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[7] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__Equal0~2 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[11] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[10] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[9] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__Equal0~1 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__Equal0~0 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__Equal0~6 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__Equal0~5 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__Equal0~4 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[1] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[0] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__Equal0~3 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[8] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[7] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__Equal0~2 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[11] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[10] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[9] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__Equal0~1 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__Equal0~0 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__timerABridge_ticksEnable[1] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__timerABridge_ticksEnable[0] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_15[1]~0 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Decoder1~1 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Decoder1~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[17] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[18] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[19] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[20] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux33~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[6]~14 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux31~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[8]~12 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[17] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[18] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[19] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[20] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[21] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[22] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[23] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[24] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[25] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[26] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[27] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[28] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[29] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[30] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[31] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[29] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[29] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_shifter[5] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[30] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[30] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[0] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[0] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[1] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[1] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_shifter[6] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_shifter[2] ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector21~2 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector21~1 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector21~0 ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[11] ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector22~2 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector22~1 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector22~0 ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[10] ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector23~1 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector23~0 ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[9] ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector24~1 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector24~0 ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[8] ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[8]~3 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector25~2 ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[7] ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector25~1 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector25~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_shifter[4] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV__Decoder0~1 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_shifter[3] ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_11~0 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Decoder1~4 ;
wire \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_13~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[4] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[5] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[6] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[7] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[8] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[9] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[10] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[11] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[5]~26 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[5] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[21] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[5] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[6]~24 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[6] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[22] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[6] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[7] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[8] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[9] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[10] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[11] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[12] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[29] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux17~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[22]~64 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux16~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[23]~62 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[24]~60 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux15~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[25]~58 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux14~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[26]~56 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux13~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[27]~54 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux12~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[28]~52 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux11~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[29]~50 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux10~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[30]~48 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux9~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[31]~46 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_115[31]~4 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux8~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[0]~45 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_shifter[0] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_shifter[1] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__sampler_samples_1 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|BufferCC:bufferCC_3|__ALT_INV__buffers_1 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__sampler_samples_2 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux25~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[14]~43 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux24~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[15]~41 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux23~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[16]~39 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mstatus_MPP~2 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_76[1] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux26~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[13]~37 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__Selector3~1 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_state.000 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_state.001 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux34~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[5]~35 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux30~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[9]~33 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[31] ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector32~2 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector32~1 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector32~0 ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[0] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[0]~31 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[0]~30 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[24]~29 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux39~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[0]~28 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[0]~27 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector31~5 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector31~4 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector31~3 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector31~2 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector31~1 ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[1] ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector31~0 ;
wire \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[0]~4 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[1]~25 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux38~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_115[1]~3 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_shifter[7] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_shifter[4]~2 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_shifter[3]~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__sampler_value ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[25] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[25] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[26] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[26] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[27] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[27] ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector4~0 ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[28] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[28] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[31] ;
wire \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[31] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[2]~23 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux37~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mcause_exceptionCode[2] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_115[2]~2 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[0]~22 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux35~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[4]~20 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_76[0] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux29~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[10]~18 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mstatus_MPP[1] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[12]~16 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux27~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_115[12]~1 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal50~2 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__Selector5~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitTimer_tick~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__Equal1~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitTimer_counter[2] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitTimer_counter[1] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitTimer_counter[0] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__sampler_tick ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_state.010 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__Equal0~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitCounter_value[2] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitCounter_value[1] ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitCounter_value[0] ;
wire \__ALT_INV__sw[0]~input ;
wire \__ALT_INV__sw[1]~input ;
wire \__ALT_INV__sw[11]~input ;
wire \__ALT_INV__sw[10]~input ;
wire \__ALT_INV__sw[9]~input ;
wire \__ALT_INV__sw[8]~input ;
wire \__ALT_INV__sw[7]~input ;
wire \__ALT_INV__sw[5]~input ;
wire \__ALT_INV__sw[6]~input ;
wire \__ALT_INV__sw[12]~input ;
wire \__ALT_INV__sw[2]~input ;
wire \__ALT_INV__sw[14]~input ;
wire \__ALT_INV__sw[13]~input ;
wire \__ALT_INV__sw[15]~input ;
wire \__ALT_INV__sw[4]~input ;
wire \__ALT_INV__sw[3]~input ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[4] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[5] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[6] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[7] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[8] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[9] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[10] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[11] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[17] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[19] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[18] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[15] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[14] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[13] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[12] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[29] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[28] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[22] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[21] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[20] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[31] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[24] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[25] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[23] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[27] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[26] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[30] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[16] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[3] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[2] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[1] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[0] ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_74~0 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector32~8 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector32~7 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector32~6 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector32~5 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector32~4 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector31~8 ;
wire \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector31~7 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_haltItself~1 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_117~8 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_haltItself~11 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__Selector0~0 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_state~16 ;
wire \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_state.100 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux22~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[17]~74 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux21~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[18]~72 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux20~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[19]~70 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux19~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[20]~68 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux18~0 ;
wire \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[21]~66 ;

wire gnd;
wire vcc;

assign gnd = 1'b0;
assign vcc = 1'b1;

assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~25  = ~ \Murax:murax|VexRiscv:system_cpu|Add2~25 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~21  = ~ \Murax:murax|VexRiscv:system_cpu|Add2~21 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[4]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[4] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[5]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[5] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[6]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[6] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[7]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[7] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[8]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[8] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[9]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[9] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[10]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[10] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[11]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[11] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~17  = ~ \Murax:murax|VexRiscv:system_cpu|Add2~17 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[3]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[3] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~13  = ~ \Murax:murax|VexRiscv:system_cpu|Add2~13 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~9  = ~ \Murax:murax|VexRiscv:system_cpu|Add2~9 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[1]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[1] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~5  = ~ \Murax:murax|VexRiscv:system_cpu|Add2~5 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[0]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[0] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[17]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[17] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[19]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[19] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[18]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[18] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[15]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[15] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[14]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[14] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[13]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[13] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[12]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[12] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[29]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[29] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[28]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[28] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[22]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[22] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[21]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[21] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[20]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[20] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[24]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[24] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[25]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[25] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[23]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[23] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[27]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[27] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[26]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[26] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[30]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[30] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_CsrPlugin_readDataRegValid  = ~ \Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_readDataRegValid ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[5]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[5] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[6]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[6] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[12]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[12] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[2]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[2] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[14]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[14] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[13]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[13] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[4]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[4] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[3]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[3] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[16]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[3]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[3] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[2]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[2] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[1]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[1] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[0]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[0] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[10]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[10] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[9]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[9] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[8]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[8] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[7]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[7] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[2]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[2] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[3]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[3] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[6]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[6] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[5]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[5] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[12]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[12] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[19]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[19] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[14]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[14] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[16]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[16] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[15]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[15] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[13]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[13] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[11]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[11] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[17]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[17] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[18]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[18] ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__Mux0~4  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Mux0~4 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a6  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__Mux0~0  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Mux0~0 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a2  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a0  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a3  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a1  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a4  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a7  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a5  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~5  = ~ \Murax:murax|VexRiscv:system_cpu|Add3~5 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[4]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[4] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[5]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[5] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[6]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[6] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[7]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[7] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[8]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[8] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[9]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[9] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[10]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[10] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[11]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[11] ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a5  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[25]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[25] ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a6  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[26]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[26] ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a7  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[27]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[27] ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a8  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[28]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[28] ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a9  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a10  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a11  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a12  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a12  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a13  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a13  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a14  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a14  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a15  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a15  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a16  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a16  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[31]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[31] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~1  = ~ \Murax:murax|VexRiscv:system_cpu|Add3~1 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a2  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add4~1  = ~ \Murax:murax|VexRiscv:system_cpu|Add4~1 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~129  = ~ \Murax:murax|VexRiscv:system_cpu|Add2~129 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~125  = ~ \Murax:murax|VexRiscv:system_cpu|Add2~125 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~121  = ~ \Murax:murax|VexRiscv:system_cpu|Add2~121 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~117  = ~ \Murax:murax|VexRiscv:system_cpu|Add2~117 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~113  = ~ \Murax:murax|VexRiscv:system_cpu|Add2~113 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~109  = ~ \Murax:murax|VexRiscv:system_cpu|Add2~109 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~105  = ~ \Murax:murax|VexRiscv:system_cpu|Add2~105 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~101  = ~ \Murax:murax|VexRiscv:system_cpu|Add2~101 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~97  = ~ \Murax:murax|VexRiscv:system_cpu|Add2~97 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~93  = ~ \Murax:murax|VexRiscv:system_cpu|Add2~93 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~89  = ~ \Murax:murax|VexRiscv:system_cpu|Add2~89 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~85  = ~ \Murax:murax|VexRiscv:system_cpu|Add2~85 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~81  = ~ \Murax:murax|VexRiscv:system_cpu|Add2~81 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~77  = ~ \Murax:murax|VexRiscv:system_cpu|Add2~77 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~73  = ~ \Murax:murax|VexRiscv:system_cpu|Add2~73 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[29]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[29] ;
assign \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|__ALT_INV__ram_block1a5  = ~ \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5 ;
assign \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|__ALT_INV__ram_block1a7  = ~ \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7 ;
assign \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|__ALT_INV__ram_block1a6  = ~ \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6 ;
assign \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|__ALT_INV__ram_block1a5  = ~ \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5 ;
assign \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|__ALT_INV__ram_block1a4  = ~ \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4 ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[20]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[20] ;
assign \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|__ALT_INV__ram_block1a0  = ~ \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0 ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[24]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[24] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[30]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[30] ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a0  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a1  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a2  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a3  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a4  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4 ;
assign \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|__ALT_INV__ram_block1a6  = ~ \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6 ;
assign \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|__ALT_INV__ram_block1a4  = ~ \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4 ;
assign \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|__ALT_INV__ram_block1a2  = ~ \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2 ;
assign \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|__ALT_INV__ram_block1a6  = ~ \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6 ;
assign \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|__ALT_INV__ram_block1a5  = ~ \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[11]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[11] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[10]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[10] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[9]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[9] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[8]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[8] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[7]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[7] ;
assign \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|__ALT_INV__ram_block1a2  = ~ \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2 ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[18]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[18] ;
assign \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|__ALT_INV__ram_block1a1  = ~ \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1 ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[17]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[17] ;
assign \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|__ALT_INV__ram_block1a0  = ~ \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0 ;
assign \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|__ALT_INV__ram_block1a7  = ~ \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7 ;
assign \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|__ALT_INV__ram_block1a3  = ~ \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3 ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[19]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[19] ;
assign \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|__ALT_INV__ram_block1a4  = ~ \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4 ;
assign \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|__ALT_INV__ram_block1a3  = ~ \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~69  = ~ \Murax:murax|VexRiscv:system_cpu|Add2~69 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~65  = ~ \Murax:murax|VexRiscv:system_cpu|Add2~65 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~61  = ~ \Murax:murax|VexRiscv:system_cpu|Add2~61 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~57  = ~ \Murax:murax|VexRiscv:system_cpu|Add2~57 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~53  = ~ \Murax:murax|VexRiscv:system_cpu|Add2~53 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~49  = ~ \Murax:murax|VexRiscv:system_cpu|Add2~49 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~45  = ~ \Murax:murax|VexRiscv:system_cpu|Add2~45 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~41  = ~ \Murax:murax|VexRiscv:system_cpu|Add2~41 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~37  = ~ \Murax:murax|VexRiscv:system_cpu|Add2~37 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~33  = ~ \Murax:murax|VexRiscv:system_cpu|Add2~33 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~29  = ~ \Murax:murax|VexRiscv:system_cpu|Add2~29 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[11]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[11] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[10]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[10] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[9]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[9] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[14]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[14] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[13]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[13] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[12]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[12] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[15]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[15] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__inhibitFull  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|inhibitFull ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a17  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a17  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a18  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a18  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a19  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a19  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a20  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a20  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a21  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a21  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a22  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a22  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a23  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a23  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a24  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a24  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a25  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a25  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a26  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a26  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a27  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a27  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a28  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a28  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a29  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a29  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a30  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a30  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a31  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31 ;
assign \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a31  = ~ \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31 ;
assign \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|__ALT_INV__ram_block1a5  = ~ \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a5  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[5]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[5]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[5] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__io_occupancy[0]~1  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[0]~1 ;
assign \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|__ALT_INV__ram_block1a6  = ~ \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a6  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[6]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[6] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[6]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[6] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[12]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[12] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[12]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[12] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a2  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[2]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[2] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[2]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[2] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[14]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[14] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[14]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[14] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[13]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[13] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[13]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[13] ;
assign \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|__ALT_INV__ram_block1a3  = ~ \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3 ;
assign \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|__ALT_INV__ram_block1a2  = ~ \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2 ;
assign \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|__ALT_INV__ram_block1a1  = ~ \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1 ;
assign \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|__ALT_INV__ram_block1a0  = ~ \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0 ;
assign \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|__ALT_INV__ram_block1a7  = ~ \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[15]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[15] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[15]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[15] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__io_occupancy[3]~13  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[3]~13 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__io_occupancy[2]~9  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[2]~9 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__io_occupancy[1]~5  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[1]~5 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__io_occupancy[0]~1  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[0]~1 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a4  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[4]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[4] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[4]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[4] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a3  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[3]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[3] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[3]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[3] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~53  = ~ \Murax:murax|VexRiscv:system_cpu|Add3~53 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~49  = ~ \Murax:murax|VexRiscv:system_cpu|Add3~49 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~45  = ~ \Murax:murax|VexRiscv:system_cpu|Add3~45 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~41  = ~ \Murax:murax|VexRiscv:system_cpu|Add3~41 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~37  = ~ \Murax:murax|VexRiscv:system_cpu|Add3~37 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~33  = ~ \Murax:murax|VexRiscv:system_cpu|Add3~33 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~29  = ~ \Murax:murax|VexRiscv:system_cpu|Add3~29 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~25  = ~ \Murax:murax|VexRiscv:system_cpu|Add3~25 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~21  = ~ \Murax:murax|VexRiscv:system_cpu|Add3~21 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~17  = ~ \Murax:murax|VexRiscv:system_cpu|Add3~17 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~13  = ~ \Murax:murax|VexRiscv:system_cpu|Add3~13 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~9  = ~ \Murax:murax|VexRiscv:system_cpu|Add3~9 ;
assign \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|__ALT_INV__ram_block1a1  = ~ \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1 ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[25]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[25] ;
assign \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|__ALT_INV__ram_block1a2  = ~ \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2 ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[26]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[26] ;
assign \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|__ALT_INV__ram_block1a3  = ~ \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3 ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[27]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[27] ;
assign \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|__ALT_INV__ram_block1a4  = ~ \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4 ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[28]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[28] ;
assign \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|__ALT_INV__ram_block1a7  = ~ \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~113  = ~ \Murax:murax|VexRiscv:system_cpu|Add3~113 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~109  = ~ \Murax:murax|VexRiscv:system_cpu|Add3~109 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~105  = ~ \Murax:murax|VexRiscv:system_cpu|Add3~105 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~101  = ~ \Murax:murax|VexRiscv:system_cpu|Add3~101 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~97  = ~ \Murax:murax|VexRiscv:system_cpu|Add3~97 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~93  = ~ \Murax:murax|VexRiscv:system_cpu|Add3~93 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~89  = ~ \Murax:murax|VexRiscv:system_cpu|Add3~89 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~85  = ~ \Murax:murax|VexRiscv:system_cpu|Add3~85 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~81  = ~ \Murax:murax|VexRiscv:system_cpu|Add3~81 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~77  = ~ \Murax:murax|VexRiscv:system_cpu|Add3~77 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~73  = ~ \Murax:murax|VexRiscv:system_cpu|Add3~73 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~69  = ~ \Murax:murax|VexRiscv:system_cpu|Add3~69 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~65  = ~ \Murax:murax|VexRiscv:system_cpu|Add3~65 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~61  = ~ \Murax:murax|VexRiscv:system_cpu|Add3~61 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~57  = ~ \Murax:murax|VexRiscv:system_cpu|Add3~57 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[4]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[4] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[10]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[10] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[6]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[6] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[8]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[8] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[1]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[1] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[0]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[0] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[8]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[7]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[7] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[11]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[11] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[10]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[10] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[9]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[9] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__inhibitFull  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|inhibitFull ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[1]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[1] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[0]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[0] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[8]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[8] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[7]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[7] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[11]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[11] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[10]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[10] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[9]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[9] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[5]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[5] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[4]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[4] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[3]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[3] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[2]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[2] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[1]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[1] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[0]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[0] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[8]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[8] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[7]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[7] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[6]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[6] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__stateMachine_state~12  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state~12 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__Add2~3  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~3 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__Add2~2  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~2 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__popping~0  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popping~0 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__Selector6~0  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector6~0 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__io_pop_valid~0  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_pop_valid~0 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV___zz_2  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|_zz_2 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__pushing~0  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushing~0 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popping~1  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~1 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popping~0  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~0 ;
assign \Murax:murax|Apb3Decoder:io_apb_decoder|__ALT_INV__io_output_PSEL[1]~1  = ~ \Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[1]~1 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__full~1  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|full~1 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__full~0  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|full~0 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__popPtr_value[2]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[2] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__pushPtr_value[2]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[2] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__popPtr_value[1]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[1] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__pushPtr_value[1]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[1] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__popPtr_value[0]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[0] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__pushPtr_value[0]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[0] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__popPtr_value[3]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[3] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__pushPtr_value[3]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[3] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__risingOccupancy  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|risingOccupancy ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__Equal0~0  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Equal0~0 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__clockDivider_tick  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_tick ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__clockDivider_tick~0  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_tick~0 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__clockDivider_counter_value[0]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[0] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__clockDivider_counter_value[1]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[1] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__clockDivider_counter_value[2]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[2] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__Equal0~3  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~3 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__Equal0~2  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~2 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[0]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[0] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[1]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[1] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[4]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[4] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__Equal0~1  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~1 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__Equal0~0  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~0 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__stateMachine_state.001  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.001 ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_6[1]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[1] ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV__ctrl_doWrite~0  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|ctrl_doWrite~0 ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_4  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_4 ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV__state  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|state ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[17]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[17] ;
assign \Murax:murax|Apb3Decoder:io_apb_decoder|__ALT_INV__io_output_PSEL[2]~0  = ~ \Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[2]~0 ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[19]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[19] ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[18]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[18] ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[15]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[15] ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[14]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[14] ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[13]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[13] ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[12]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[12] ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[16]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[16] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|__ALT_INV__Equal1~0  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|Equal1~0 ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[1]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[1] ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[0]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[0] ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_6[0]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[0] ;
assign \Murax:murax|__ALT_INV__resetCtrl_systemReset  = ~ \Murax:murax|resetCtrl_systemReset ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__stateMachine_state.000  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.000 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__stateMachine_state.100  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.100 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__tickCounter_value[0]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[0] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__tickCounter_value[1]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[1] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__tickCounter_value[2]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[2] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__stateMachine_state.010  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.010 ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[15]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[15] ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[14]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[14] ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[13]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[13] ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[12]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[12] ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[11]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[11] ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[10]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[10] ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[9]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[9] ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[8]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[8] ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[7]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[7] ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[6]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[6] ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[5]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[5] ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[4]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[4] ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[3]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[3] ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[2]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[2] ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[1]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[1] ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[0]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[0] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV___zz_1  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|_zz_1 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector24~3  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector24~3 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector23~3  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector23~3 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[17]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[17] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[18]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[18] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[19]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[20]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[20] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[21]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[21] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[22]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[22] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[23]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[23] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[24]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[24] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[25]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[25] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[26]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[26] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[27]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[27] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[28]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[28] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[29]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[29] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[30]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[30] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a0  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a1  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__io_occupancy[3]~13  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[3]~13 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__io_occupancy[2]~9  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[2]~9 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__io_occupancy[1]~5  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[1]~5 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[14]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[14] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[15]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[15] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[16]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[16] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[13]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[13] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[5]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[5] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[9]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[9] ;
assign \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|__ALT_INV__ram_block1a0  = ~ \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0 ;
assign \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|__ALT_INV__ram_block1a1  = ~ \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a7  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7 ;
assign \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__io_masterBus_cmd_payload_address[12]~6  = ~ \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[12]~6 ;
assign \Murax:murax|__ALT_INV___zz_6[12]  = ~ \Murax:murax|_zz_6[12] ;
assign \Murax:murax|__ALT_INV__Equal2~1  = ~ \Murax:murax|Equal2~1 ;
assign \Murax:murax|__ALT_INV__Equal2~0  = ~ \Murax:murax|Equal2~0 ;
assign \Murax:murax|__ALT_INV___zz_6[29]  = ~ \Murax:murax|_zz_6[29] ;
assign \Murax:murax|__ALT_INV___zz_6[28]  = ~ \Murax:murax|_zz_6[28] ;
assign \Murax:murax|__ALT_INV__Equal1~3  = ~ \Murax:murax|Equal1~3 ;
assign \Murax:murax|__ALT_INV___zz_6[22]  = ~ \Murax:murax|_zz_6[22] ;
assign \Murax:murax|__ALT_INV___zz_6[21]  = ~ \Murax:murax|_zz_6[21] ;
assign \Murax:murax|__ALT_INV__Equal1~2  = ~ \Murax:murax|Equal1~2 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[31]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[31] ;
assign \Murax:murax|__ALT_INV___zz_6[31]  = ~ \Murax:murax|_zz_6[31] ;
assign \Murax:murax|__ALT_INV___zz_6[20]  = ~ \Murax:murax|_zz_6[20] ;
assign \Murax:murax|__ALT_INV___zz_6[24]  = ~ \Murax:murax|_zz_6[24] ;
assign \Murax:murax|__ALT_INV__Equal1~1  = ~ \Murax:murax|Equal1~1 ;
assign \Murax:murax|__ALT_INV___zz_6[26]  = ~ \Murax:murax|_zz_6[26] ;
assign \Murax:murax|__ALT_INV___zz_6[25]  = ~ \Murax:murax|_zz_6[25] ;
assign \Murax:murax|__ALT_INV___zz_6[23]  = ~ \Murax:murax|_zz_6[23] ;
assign \Murax:murax|__ALT_INV__Equal1~0  = ~ \Murax:murax|Equal1~0 ;
assign \Murax:murax|__ALT_INV___zz_6[27]  = ~ \Murax:murax|_zz_6[27] ;
assign \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__io_masterBus_cmd_payload_address[30]~5  = ~ \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[30]~5 ;
assign \Murax:murax|__ALT_INV___zz_6[30]  = ~ \Murax:murax|_zz_6[30] ;
assign \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__always0~0  = ~ \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|always0~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__iBus_cmd_valid~2  = ~ \Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~2 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__iBus_cmd_valid~1  = ~ \Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~1 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_arbitration_isValid  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_arbitration_isValid ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__iBus_cmd_valid~0  = ~ \Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_interrupt~2  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_interrupt~2 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mstatus_MIE  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MIE ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_interrupt~1  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_interrupt~1 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mie_MSIE  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MSIE ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mip_MSIP  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MSIP ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mie_MEIE  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MEIE ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mip_MEIP  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MEIP ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_interrupt~0  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_interrupt~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mie_MTIE  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MTIE ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mip_MTIP  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MTIP ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_IBusSimplePlugin_pendingCmd  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_IBusSimplePlugin_pendingCmd ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__DebugPlugin_haltIt~0  = ~ \Murax:murax|VexRiscv:system_cpu|DebugPlugin_haltIt~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__DebugPlugin_haltIt  = ~ \Murax:murax|VexRiscv:system_cpu|DebugPlugin_haltIt ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_140~0  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_140~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_flushAll~0  = ~ \Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_BRANCH_DO  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_DO ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_IS_EBREAK  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_IS_EBREAK ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isStuck~1  = ~ \Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~1 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_isStuck~0  = ~ \Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__always6~1  = ~ \Murax:murax|VexRiscv:system_cpu|always6~1 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_MEMORY_ENABLE  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_MEMORY_ENABLE ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__always6~0  = ~ \Murax:murax|VexRiscv:system_cpu|always6~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_IS_CSR  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_IS_CSR ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_CSR_WRITE_OPCODE  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_CSR_WRITE_OPCODE ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_haltItself~10  = ~ \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~10 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_117~7  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_117~7 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_117~6  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_117~6 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_117~5  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_117~5 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_117~4  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_117~4 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_117~3  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_117~3 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_117~2  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_117~2 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_117~1  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_117~1 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_117~0  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_117~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[23]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[23] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[22]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[22] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[21]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[21] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[20]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[20] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[24]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[24] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_haltItself~0  = ~ \Murax:murax|VexRiscv:system_cpu|execute_arbitration_haltItself~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_amplitudeReg[2]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[2] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_amplitudeReg[3]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[3] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_amplitudeReg[4]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[4] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_amplitude[1]~0  = ~ \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitude[1]~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_amplitudeReg[1]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[1] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive  = ~ \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_amplitudeReg[0]~0  = ~ \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[0]~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~0  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_141~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SHIFT_CTRL[0]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SHIFT_CTRL[0] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SHIFT_CTRL[1]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SHIFT_CTRL[1] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal0~0  = ~ \Murax:murax|VexRiscv:system_cpu|Equal0~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[0]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[0] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[1]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[1] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[2]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[2] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[3]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[3] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[4]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[4] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_haltItself~2  = ~ \Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~2 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_INSTRUCTION[5]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[5] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_MEMORY_ENABLE  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_MEMORY_ENABLE ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_haltItself~1  = ~ \Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~1 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_haltItself~0  = ~ \Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_ENV_CTRL[1]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_ENV_CTRL[1] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isStuck~0  = ~ \Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_haltItself~9  = ~ \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~9 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_haltItself~8  = ~ \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~8 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal34~0  = ~ \Murax:murax|VexRiscv:system_cpu|Equal34~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_haltItself~7  = ~ \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~7 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_haltItself~6  = ~ \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~6 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_VALID  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_VALID ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_INSTRUCTION[11]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[11] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_INSTRUCTION[10]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[10] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isValid  = ~ \Murax:murax|VexRiscv:system_cpu|memory_arbitration_isValid ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_haltItself~5  = ~ \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~5 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_INSTRUCTION[9]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[9] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_INSTRUCTION[8]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[8] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_INSTRUCTION[7]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[7] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_haltItself~4  = ~ \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~4 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_INSTRUCTION[11]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_INSTRUCTION[10]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_INSTRUCTION[9]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_haltItself~3  = ~ \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~3 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_INSTRUCTION[8]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_INSTRUCTION[7]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_VALID  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_VALID ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_arbitration_isValid  = ~ \Murax:murax|VexRiscv:system_cpu|writeBack_arbitration_isValid ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_haltItself~2  = ~ \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~2 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_REGFILE_WRITE_VALID  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_REGFILE_WRITE_VALID ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_isValid  = ~ \Murax:murax|VexRiscv:system_cpu|execute_arbitration_isValid ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[11]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[11] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[10]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[10] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_haltItself~1  = ~ \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~1 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[9]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[9] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[8]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[8] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[7]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[7] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_haltItself~0  = ~ \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_119[3]  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_119[3] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_119[2]  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_119[2] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[18]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[18] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[17]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[17] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_119[1]  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_119[1] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_119[0]  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_119[0] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_118  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_118 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[16]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[16] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[15]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[15] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_119[4]  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_119[4] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[19]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[19] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal29~0  = ~ \Murax:murax|VexRiscv:system_cpu|Equal29~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isValid  = ~ \Murax:murax|VexRiscv:system_cpu|decode_arbitration_isValid ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__always12~0  = ~ \Murax:murax|VexRiscv:system_cpu|always12~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_81 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_arbitration_isValid  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isValid ;
assign \Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_valid  = ~ \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_valid ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_8  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_8 ;
assign \Murax:murax|MuraxSimpleBusRam:system_ram|__ALT_INV___zz_1  = ~ \Murax:murax|MuraxSimpleBusRam:system_ram|_zz_1 ;
assign \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__rspPending  = ~ \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspPending ;
assign \Murax:murax|__ALT_INV__system_mainBusDecoder_logic_rspNoHit  = ~ \Murax:murax|system_mainBusDecoder_logic_rspNoHit ;
assign \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__rspTarget  = ~ \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspTarget ;
assign \Murax:murax|__ALT_INV___zz_6[16]  = ~ \Murax:murax|_zz_6[16] ;
assign \Murax:murax|__ALT_INV___zz_6[3]  = ~ \Murax:murax|_zz_6[3] ;
assign \Murax:murax|__ALT_INV___zz_6[2]  = ~ \Murax:murax|_zz_6[2] ;
assign \Murax:murax|__ALT_INV___zz_6[1]  = ~ \Murax:murax|_zz_6[1] ;
assign \Murax:murax|__ALT_INV___zz_6[0]  = ~ \Murax:murax|_zz_6[0] ;
assign \Murax:murax|__ALT_INV___zz_4  = ~ \Murax:murax|_zz_4 ;
assign \Murax:murax|__ALT_INV__Equal0~1  = ~ \Murax:murax|Equal0~1 ;
assign \Murax:murax|__ALT_INV__Equal0~0  = ~ \Murax:murax|Equal0~0 ;
assign \Murax:murax|__ALT_INV__resetCtrl_systemClkResetCounter[3]  = ~ \Murax:murax|resetCtrl_systemClkResetCounter[3] ;
assign \Murax:murax|__ALT_INV__resetCtrl_systemClkResetCounter[2]  = ~ \Murax:murax|resetCtrl_systemClkResetCounter[2] ;
assign \Murax:murax|__ALT_INV__resetCtrl_systemClkResetCounter[1]  = ~ \Murax:murax|resetCtrl_systemClkResetCounter[1] ;
assign \Murax:murax|__ALT_INV__resetCtrl_systemClkResetCounter[0]  = ~ \Murax:murax|resetCtrl_systemClkResetCounter[0] ;
assign \Murax:murax|__ALT_INV__resetCtrl_systemClkResetCounter[4]  = ~ \Murax:murax|resetCtrl_systemClkResetCounter[4] ;
assign \Murax:murax|__ALT_INV__resetCtrl_systemClkResetCounter[5]  = ~ \Murax:murax|resetCtrl_systemClkResetCounter[5] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__Selector2~1  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector2~1 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__Selector2~0  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector2~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_amplitude[0]~1  = ~ \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitude[0]~1 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_amplitudeReg[0]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[0] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal22~0  = ~ \Murax:murax|VexRiscv:system_cpu|Equal22~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[0]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[0] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[1]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[1] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[2]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[2] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[3]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[3] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal7~0  = ~ \Murax:murax|VexRiscv:system_cpu|Equal7~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal8~0  = ~ \Murax:murax|VexRiscv:system_cpu|Equal8~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[4]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[4] ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[6]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[6] ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[12]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[12] ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[2]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[2] ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[14]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[14] ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[13]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[13] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal42~0  = ~ \Murax:murax|VexRiscv:system_cpu|Equal42~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_REGFILE_WRITE_VALID~0  = ~ \Murax:murax|VexRiscv:system_cpu|decode_REGFILE_WRITE_VALID~0 ;
assign \Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[18]~6  = ~ \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[18]~6 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_82[18]  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_82[18] ;
assign \Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[17]~5  = ~ \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[17]~5 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_82[17]  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_82[17] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_118~0  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_118~0 ;
assign \Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[16]~4  = ~ \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[16]~4 ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[16]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[16] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_82[16]  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_82[16] ;
assign \Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[15]~3  = ~ \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[15]~3 ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[15]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[15] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_82[15]  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_82[15] ;
assign \Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[19]~2  = ~ \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[19]~2 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_82[19]  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_82[19] ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[4]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[4] ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[3]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[3] ;
assign \Murax:murax|__ALT_INV__system_mainBusDecoder_logic_rspSourceId[0]  = ~ \Murax:murax|system_mainBusDecoder_logic_rspSourceId[0] ;
assign \Murax:murax|__ALT_INV__Equal1~9  = ~ \Murax:murax|Equal1~9 ;
assign \Murax:murax|__ALT_INV__Equal1~8  = ~ \Murax:murax|Equal1~8 ;
assign \Murax:murax|__ALT_INV__Equal1~7  = ~ \Murax:murax|Equal1~7 ;
assign \Murax:murax|__ALT_INV__Equal1~6  = ~ \Murax:murax|Equal1~6 ;
assign \Murax:murax|__ALT_INV__Equal1~5  = ~ \Murax:murax|Equal1~5 ;
assign \Murax:murax|__ALT_INV__Equal1~4  = ~ \Murax:murax|Equal1~4 ;
assign \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__always2~0  = ~ \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|always2~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[16]  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[16] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[5]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[5] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[6]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[6] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[7]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[7] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[8]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[8] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[9]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[9] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[10]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[10] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[11]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[11] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[12]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[12] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[12]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[12] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[13]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[13] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[13]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[13] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[14]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[14] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[14]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[14] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[15]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[15] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[15]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[15] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[16]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[16] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[16]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[16] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[3]  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[3] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[2]  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[2] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[2]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[2] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[1]  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[1] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[16]~2  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~2 ;
assign \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__io_iBus_cmd_ready~0  = ~ \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_iBus_cmd_ready~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_arbitration_isValid~0  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isValid~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_flushAll~1  = ~ \Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~1 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__iBus_cmd_valid~3  = ~ \Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~3 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_isStuck~1  = ~ \Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~1  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_141~1 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_arbitration_isStuck~0  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[16]~1  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[0]  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[0] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~1  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_145~1 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~0  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_145~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isFiring~0  = ~ \Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC_USE_SUB_LESS  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_USE_SUB_LESS ;
assign \Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_cmd_ready~0  = ~ \Murax:murax|system_mainBusDecoder_logic_masterPipelined_cmd_ready~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_haltItself~3  = ~ \Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[0]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[0] ;
assign \Murax:murax|__ALT_INV__resetCtrl_systemClkResetCounter[0]~2  = ~ \Murax:murax|resetCtrl_systemClkResetCounter[0]~2 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__Equal1~0  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Equal1~0 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__Equal0~4  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 ;
assign \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__io_masterBus_cmd_payload_wr~0  = ~ \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_wr~0 ;
assign \Murax:murax|__ALT_INV___zz_5  = ~ \Murax:murax|_zz_5 ;
assign \Murax:murax|__ALT_INV___zz_6[17]  = ~ \Murax:murax|_zz_6[17] ;
assign \Murax:murax|__ALT_INV___zz_6[19]  = ~ \Murax:murax|_zz_6[19] ;
assign \Murax:murax|__ALT_INV___zz_6[18]  = ~ \Murax:murax|_zz_6[18] ;
assign \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__io_masterBus_cmd_payload_address[15]~9  = ~ \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[15]~9 ;
assign \Murax:murax|__ALT_INV___zz_6[15]  = ~ \Murax:murax|_zz_6[15] ;
assign \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__io_masterBus_cmd_payload_address[14]~8  = ~ \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[14]~8 ;
assign \Murax:murax|__ALT_INV___zz_6[14]  = ~ \Murax:murax|_zz_6[14] ;
assign \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__io_masterBus_cmd_payload_address[13]~7  = ~ \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[13]~7 ;
assign \Murax:murax|__ALT_INV___zz_6[13]  = ~ \Murax:murax|_zz_6[13] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[18]  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[18] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[15]  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[15] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[14]  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[14] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[13]  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[13] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[12]  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[12] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[29]  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[29] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[28]  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[28] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[22]  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[22] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[21]  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[21] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[20]  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[20] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg~14  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~14 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[31]  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[31] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_BRANCH_CALC[31]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[31] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_arbitration_isFiring  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_arbitration_isFiring ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[24]  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[24] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[25]  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[25] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[23]  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[23] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[27]  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[27] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[26]  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[26] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[30]  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[30] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mstatus_MPIE  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPIE ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mstatus_MPP~0  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal53~0  = ~ \Murax:murax|VexRiscv:system_cpu|Equal53~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal51~1  = ~ \Murax:murax|VexRiscv:system_cpu|Equal51~1 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_185[0]~0  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_185[0]~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[3]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[3] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[18]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[18] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_183[0]~0  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_183[0]~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[11]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[11] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|__ALT_INV__bridge_interruptCtrl_writeIntEnable  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|bridge_interruptCtrl_writeIntEnable ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popping~2  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~2 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV___zz_2  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|_zz_2 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__full~0  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|full~0 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popPtr_value[2]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[2] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__pushPtr_value[2]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[2] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popPtr_value[1]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[1] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__pushPtr_value[1]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[1] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popPtr_value[0]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[0] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__pushPtr_value[0]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[0] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popPtr_value[3]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[3] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__pushPtr_value[3]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[3] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__risingOccupancy  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|risingOccupancy ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|__ALT_INV__bridge_interruptCtrl_readIntEnable  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|bridge_interruptCtrl_readIntEnable ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal51~0  = ~ \Murax:murax|VexRiscv:system_cpu|Equal51~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[22]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[22] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[21]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[21] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal50~1  = ~ \Murax:murax|VexRiscv:system_cpu|Equal50~1 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[20]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[20] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[23]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[23] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[24]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[24] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal50~0  = ~ \Murax:murax|VexRiscv:system_cpu|Equal50~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[25]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[25] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[27]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[27] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[28]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[28] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[29]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[29] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[30]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[30] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[31]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[31] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[26]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[26] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_184[0]~0  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_184[0]~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[7]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[7] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|__ALT_INV__pendings[1]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings[1] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_9[1]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_9[1] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|__ALT_INV__pendings[0]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings[0] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_9[0]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_9[0] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux72~1  = ~ \Murax:murax|VexRiscv:system_cpu|Mux72~1 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux72~0  = ~ \Murax:murax|VexRiscv:system_cpu|Mux72~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~13  = ~ \Murax:murax|VexRiscv:system_cpu|Equal75~13 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~12  = ~ \Murax:murax|VexRiscv:system_cpu|Equal75~12 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~11  = ~ \Murax:murax|VexRiscv:system_cpu|Equal75~11 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~10  = ~ \Murax:murax|VexRiscv:system_cpu|Equal75~10 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~9  = ~ \Murax:murax|VexRiscv:system_cpu|Equal75~9 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~8  = ~ \Murax:murax|VexRiscv:system_cpu|Equal75~8 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~7  = ~ \Murax:murax|VexRiscv:system_cpu|Equal75~7 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~6  = ~ \Murax:murax|VexRiscv:system_cpu|Equal75~6 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~5  = ~ \Murax:murax|VexRiscv:system_cpu|Equal75~5 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~4  = ~ \Murax:murax|VexRiscv:system_cpu|Equal75~4 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~3  = ~ \Murax:murax|VexRiscv:system_cpu|Equal75~3 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~2  = ~ \Murax:murax|VexRiscv:system_cpu|Equal75~2 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~1  = ~ \Murax:murax|VexRiscv:system_cpu|Equal75~1 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[13]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_SrcPlugin_less~1  = ~ \Murax:murax|VexRiscv:system_cpu|execute_SrcPlugin_less~1 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_SrcPlugin_less~0  = ~ \Murax:murax|VexRiscv:system_cpu|execute_SrcPlugin_less~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC_LESS_UNSIGNED  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_LESS_UNSIGNED ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[17]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[17] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[17]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[17] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[18]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[18] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[18]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[18] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[19]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[19] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[19]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[19] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[20]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[20] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[20]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[20] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[21]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[21] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[21]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[21] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[22]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[22] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[22]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[22] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[23]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[23] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[23]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[23] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[24]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[24] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[24]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[24] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[25]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[25] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[25]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[25] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[26]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[26] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[26]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[26] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[27]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[27] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[27]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[27] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[28]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[28] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[28]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[28] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[29]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[29] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[29]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[29] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[30]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[30] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[30]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[30] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~0  = ~ \Murax:murax|VexRiscv:system_cpu|Equal75~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[31]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[31] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[31]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[31] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[12]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[12] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[14]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[14] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[5]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[5] ;
assign \Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[23]~16  = ~ \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[23]~16 ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[23]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[23] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_82[23]  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_82[23] ;
assign \Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[22]~15  = ~ \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[22]~15 ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[22]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[22] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_82[22]  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_82[22] ;
assign \Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[21]~14  = ~ \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[21]~14 ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[21]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[21] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_82[21]  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_82[21] ;
assign \Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[20]~13  = ~ \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[20]~13 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_82[20]  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_82[20] ;
assign \Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[24]~12  = ~ \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[24]~12 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_82[24]  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_82[24] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add5~1  = ~ \Murax:murax|VexRiscv:system_cpu|Add5~1 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__timerABridge_clearsEnable[0]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|timerABridge_clearsEnable[0] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__timerBBridge_clearsEnable[0]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|timerBBridge_clearsEnable[0] ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector16~0  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector16~0 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector20~1  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector20~1 ;
assign \Murax:murax|MuraxSimpleBusRam:system_ram|__ALT_INV__always1~5  = ~ \Murax:murax|MuraxSimpleBusRam:system_ram|always1~5 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector17~2  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector17~2 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector17~1  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector17~1 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[15]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[15] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[15]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[15] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[15]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[15] ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector17~0  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector17~0 ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[15]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[15] ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector20~0  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector20~0 ;
assign \Murax:murax|MuraxSimpleBusRam:system_ram|__ALT_INV__always1~3  = ~ \Murax:murax|MuraxSimpleBusRam:system_ram|always1~3 ;
assign \Murax:murax|MuraxSimpleBusRam:system_ram|__ALT_INV__always1~2  = ~ \Murax:murax|MuraxSimpleBusRam:system_ram|always1~2 ;
assign \Murax:murax|__ALT_INV___zz_8[0]  = ~ \Murax:murax|_zz_8[0] ;
assign \Murax:murax|__ALT_INV___zz_8[1]  = ~ \Murax:murax|_zz_8[1] ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector13~0  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector13~0 ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[19]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[19] ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[19]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[19] ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector15~0  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector15~0 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector7~0  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector7~0 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector28~2  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector28~2 ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[4]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[4] ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector28~1  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector28~1 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector28~0  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector28~0 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[4]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[4] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[4]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[4] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[4]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[4] ;
assign \Murax:murax|__ALT_INV___zz_6[11]  = ~ \Murax:murax|_zz_6[11] ;
assign \Murax:murax|__ALT_INV___zz_6[10]  = ~ \Murax:murax|_zz_6[10] ;
assign \Murax:murax|__ALT_INV___zz_6[9]  = ~ \Murax:murax|_zz_6[9] ;
assign \Murax:murax|__ALT_INV___zz_6[8]  = ~ \Murax:murax|_zz_6[8] ;
assign \Murax:murax|__ALT_INV___zz_6[7]  = ~ \Murax:murax|_zz_6[7] ;
assign \Murax:murax|__ALT_INV___zz_6[6]  = ~ \Murax:murax|_zz_6[6] ;
assign \Murax:murax|__ALT_INV___zz_6[5]  = ~ \Murax:murax|_zz_6[5] ;
assign \Murax:murax|__ALT_INV___zz_6[4]  = ~ \Murax:murax|_zz_6[4] ;
assign \Murax:murax|MuraxSimpleBusRam:system_ram|__ALT_INV__always1~0  = ~ \Murax:murax|MuraxSimpleBusRam:system_ram|always1~0 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector29~2  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector29~2 ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[3]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[3] ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[7]~2  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~2 ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[7]~1  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~1 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector29~1  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector29~1 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector29~0  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector29~0 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[3]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[3] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[3]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[3] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~4  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Selector4~4 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~3  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Selector4~3 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[3]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[3] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~2  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Selector4~2 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~1  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Selector4~1 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~0  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Selector4~0 ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[7]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[7] ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[5]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[5] ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[6]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[6] ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[4]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[4] ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[7]~0  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~0 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Equal1~0  = ~ \Murax:murax|Apb3Router:apb3Router_1|Equal1~0 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__selIndex[0]  = ~ \Murax:murax|Apb3Router:apb3Router_1|selIndex[0] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|__ALT_INV__Equal1~1  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|Equal1~1 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__selIndex[1]  = ~ \Murax:murax|Apb3Router:apb3Router_1|selIndex[1] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_129[4]~3  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_129[4]~3 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[4]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[4] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[4]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[4] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[5]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[5] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[5]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[5] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[6]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[6] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[6]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[6] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[7]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[7] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[7]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[7] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[8]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[8] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[8]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[8] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[9]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[9] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[9]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[9] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[10]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[10] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[10]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[10] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[11]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[11] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Selector96~0  = ~ \Murax:murax|VexRiscv:system_cpu|Selector96~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[11]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[11] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_BranchPlugin_branch_src1[12]~4  = ~ \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[12]~4 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[12]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[12] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[12]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[12] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_BranchPlugin_branch_src1[13]~3  = ~ \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[13]~3 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[13]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[13] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[13]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[13] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_BranchPlugin_branch_src1[14]~2  = ~ \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[14]~2 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[14]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[14] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[14]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[14] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[15]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[15] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_BranchPlugin_branch_src1[15]~1  = ~ \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[15]~1 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[15]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[15] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[15]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[15] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[16]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[16] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_BranchPlugin_branch_src1[16]~0  = ~ \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[16]~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[16]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[16] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[16]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[16] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[5]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[5] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[6]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[6] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[7]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[7] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[8]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[8] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[9]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[9] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[10]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[10] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[11]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[11] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[12]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[12] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[13]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[13] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[14]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[14] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[15]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[15] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal30~0  = ~ \Murax:murax|VexRiscv:system_cpu|Equal30~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[16]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[16] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_129[3]~2  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_129[3]~2 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[3]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[3] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[3]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[3] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_129[2]~1  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_129[2]~1 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[2]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[2] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[2]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[2] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_129[1]~0  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_129[1]~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[1]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[1] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[1]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[1] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[0]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[0] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[0]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[0] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal62~0  = ~ \Murax:murax|VexRiscv:system_cpu|Equal62~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[15]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[15] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[14]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[14] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[13]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[13] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[12]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[12] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[11]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[11] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[10]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[10] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[9]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[9] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[8]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[8] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[7]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[7] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[6]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[6] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[5]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[5] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[4]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[4] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[3]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[3] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[2]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[2] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[1]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[1] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[17]  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[17] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[19]  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[19] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[21]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[21] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[22]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[22] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[23]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[23] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[24]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[24] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[25]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[25] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[26]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[26] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[27]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[27] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[28]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[28] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[29]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[29] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[30]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[30] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[31]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[31] ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[29]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[29] ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector27~2  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector27~2 ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[5]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[5] ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector27~1  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector27~1 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector27~0  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector27~0 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[5]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[5] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[5]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[5] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[5]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[5] ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[23]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[23] ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[23]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[23] ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[22]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[22] ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[22]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[22] ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector11~0  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector11~0 ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[21]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[21] ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[21]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[21] ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector12~0  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector12~0 ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[20]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[20] ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[20]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[20] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|__ALT_INV__Add0~0  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|Add0~0 ;
assign \Murax:murax|MuraxSimpleBusRam:system_ram|__ALT_INV__always1~7  = ~ \Murax:murax|MuraxSimpleBusRam:system_ram|always1~7 ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[24]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[24] ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[24]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[24] ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[30]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[30] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[0]~8  = ~ \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[0]~8 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[8]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[8] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[0]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[0] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[24]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[24] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[16]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[16] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[0]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[0] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[1]~6  = ~ \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[1]~6 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[9]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[9] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[1]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[1] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[25]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[25] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[17]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[17] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[1]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[1] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[2]~4  = ~ \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[2]~4 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[10]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[10] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[2]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[2] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[26]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[26] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[18]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[18] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[2]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[2] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[3]~2  = ~ \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[3]~2 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[11]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[11] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[3]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[3] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[27]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[27] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[19]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[19] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[3]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[3] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[4]~0  = ~ \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[4]~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[12]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[12] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[4]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[4] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[28]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[28] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_ADDRESS_LOW[0]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ADDRESS_LOW[0] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_ADDRESS_LOW[1]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ADDRESS_LOW[1] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[20]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[20] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[4]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[4] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_ENABLE  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ENABLE ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_107  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_107 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector26~2  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector26~2 ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[6]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[6] ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector26~1  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector26~1 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector26~0  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector26~0 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[6]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[6] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[6]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[6] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[6]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[6] ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector20~4  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector20~4 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector20~3  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector20~3 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[12]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[12] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[12]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[12] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[12]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[12] ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector20~2  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector20~2 ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[12]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[12] ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector30~2  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector30~2 ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[2]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[2] ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector30~1  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector30~1 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector30~0  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector30~0 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[2]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[2] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[2]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[2] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[2]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[2] ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector18~2  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector18~2 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector18~1  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector18~1 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[14]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[14] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[14]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[14] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[14]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[14] ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector18~0  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector18~0 ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[14]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[14] ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector19~2  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector19~2 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector19~1  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector19~1 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[13]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[13] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[13]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[13] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[13]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[13] ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector19~0  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector19~0 ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[13]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[13] ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[11]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[11] ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[10]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[10] ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[9]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[9] ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[8]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[8] ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[7]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7] ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector14~0  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector14~0 ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[18]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[18] ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[18]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[18] ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector15~1  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector15~1 ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[17]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[17] ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[17]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[17] ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[16]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[16] ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[16]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[16] ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector16~2  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector16~2 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector16~1  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector16~1 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[13]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[13] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[13]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[13] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[8]~15  = ~ \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~15 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[30]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[30] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[14]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[14] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[14]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[14] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[15]~13  = ~ \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[15]~13 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[15]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[15] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11  = ~ \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10  = ~ \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_INSTRUCTION[12]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[12] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_INSTRUCTION[13]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[13] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[16]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[16] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_88[16]  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_88[16] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_88[15]~0  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_88[15]~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_86[8]  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_86[8] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux0~0  = ~ \Murax:murax|VexRiscv:system_cpu|Mux0~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[31]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[31] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[23]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[23] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[15]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[15] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[7]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[7] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_INSTRUCTION[14]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[14] ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[31]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[31] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[31]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[31] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[31]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[31] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[17]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[17] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_BranchPlugin_branch_src1[17]~7  = ~ \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[17]~7 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[17]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[17] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[17]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[17] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_BranchPlugin_branch_src1[18]~6  = ~ \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[18]~6 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[18]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[18] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[18]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[18] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[19]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[19] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_BranchPlugin_branch_src1[19]~5  = ~ \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[19]~5 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[19]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[19] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[19]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[19] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[20]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[20] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[20]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[20] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[21]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[21] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[21]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[21] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[22]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[22] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[22]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[22] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[23]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[23] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[23]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[23] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[24]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[24] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[24]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[24] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[25]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[25] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[25]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[25] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[26]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[26] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[26]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[26] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[27]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[27] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[27]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[27] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[28]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[28] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[28]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[28] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[29]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[29] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[29]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[29] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[30]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[30] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[30]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[30] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[3]~10  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[3]~10 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux36~0  = ~ \Murax:murax|VexRiscv:system_cpu|Mux36~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[3]~9  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[3]~9 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[3]~8  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[3]~8 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mcause_exceptionCode[3]  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mcause_exceptionCode[3] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_115[3]~0  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_115[3]~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[2]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[2] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[11]~6  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[11]~6 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux28~0  = ~ \Murax:murax|VexRiscv:system_cpu|Mux28~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[11]~5  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[11]~5 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mstatus_MPP[0]  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP[0] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[11]~4  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[11]~4 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[12]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[12] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__Equal1~0  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Equal1~0 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__Add2~3  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~3 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__Add2~0  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~0 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popping~3  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~3 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__pushing  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushing ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_validReg  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_validReg ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__full~1  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|full~1 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[7]~2  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[7]~2 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux32~0  = ~ \Murax:murax|VexRiscv:system_cpu|Mux32~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[0]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[0] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[1]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[1] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[0]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[1]  = ~ \Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[7]~1  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[7]~1 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[11]~1  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[11]~1 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[11]~0  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[11]~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[7]~0  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[7]~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal66~0  = ~ \Murax:murax|VexRiscv:system_cpu|Equal66~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_CsrPlugin_writeInstruction~0  = ~ \Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_writeInstruction~0 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__io_full~0  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|io_full~0 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__Equal0~6  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~6 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__Equal0~5  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~5 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__Equal0~4  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~4 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[1]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[1] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[0]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[0] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__Equal0~3  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~3 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[8]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[8] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[7]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[7] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__Equal0~2  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~2 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[11]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[11] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[10]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[10] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[9]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[9] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__Equal0~1  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~1 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__Equal0~0  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~0 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__timerBBridge_ticksEnable[1]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|timerBBridge_ticksEnable[1] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__timerBBridge_ticksEnable[0]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|timerBBridge_ticksEnable[0] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__io_full~0  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|io_full~0 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__Equal0~6  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~6 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__Equal0~5  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~5 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__Equal0~4  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~4 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[1]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[1] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[0]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[0] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__Equal0~3  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~3 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[8]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[8] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[7]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[7] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__Equal0~2  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~2 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[11]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[11] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[10]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[10] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[9]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[9] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__Equal0~1  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~1 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__Equal0~0  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~0 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__Equal0~6  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~6 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__Equal0~5  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~5 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__Equal0~4  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~4 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[1]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[1] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[0]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[0] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__Equal0~3  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~3 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[8]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[8] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[7]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[7] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__Equal0~2  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~2 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[11]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[11] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[10]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[10] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[9]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[9] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__Equal0~1  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~1 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__Equal0~0  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~0 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__timerABridge_ticksEnable[1]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|timerABridge_ticksEnable[1] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__timerABridge_ticksEnable[0]  = ~ \Murax:murax|MuraxApb3Timer:system_timer|timerABridge_ticksEnable[0] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_15[1]~0  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_15[1]~0 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Decoder1~1  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~1 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Decoder1~0  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[17]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[17] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[18]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[18] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[19]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[19] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[20]  = ~ \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[20] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux33~0  = ~ \Murax:murax|VexRiscv:system_cpu|Mux33~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[6]~14  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[6]~14 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux31~0  = ~ \Murax:murax|VexRiscv:system_cpu|Mux31~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[8]~12  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[8]~12 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[17]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[17] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[18]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[18] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[19]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[19] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[20]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[20] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[21]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[21] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[22]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[22] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[23]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[23] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[24]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[24] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[25]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[25] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[26]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[26] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[27]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[27] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[28]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[28] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[29]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[29] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[30]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[30] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[31]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[31] ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[29]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[29] ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[29]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[29] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_shifter[5]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[5] ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[30]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[30] ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[30]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[30] ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[0]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[0] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[0]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[0] ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[1]  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[1] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[1]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[1] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_shifter[6]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[6] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_shifter[2]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[2] ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector21~2  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector21~2 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector21~1  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector21~1 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector21~0  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector21~0 ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[11]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[11] ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector22~2  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector22~2 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector22~1  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector22~1 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector22~0  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector22~0 ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[10]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[10] ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector23~1  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector23~1 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector23~0  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector23~0 ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[9]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[9] ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector24~1  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector24~1 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector24~0  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector24~0 ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[8]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[8] ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[8]~3  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[8]~3 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector25~2  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector25~2 ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[7]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[7] ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector25~1  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector25~1 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector25~0  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector25~0 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_shifter[4]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[4] ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV__Decoder0~1  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~1 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_shifter[3]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[3] ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_11~0  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_11~0 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Decoder1~4  = ~ \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~4 ;
assign \Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_13~0  = ~ \Murax:murax|MuraxApb3Timer:system_timer|_zz_13~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[4]  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[4] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[5]  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[5] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[6]  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[6] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[7]  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[7] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[8]  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[8] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[9]  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[9] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[10]  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[10] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[11]  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[11] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[5]~26  = ~ \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[5]~26 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[5]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[5] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[21]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[21] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[5]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[5] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[6]~24  = ~ \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[6]~24 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[6]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[6] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[22]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[22] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[6]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[6] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[7]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[7] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[8]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[8] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[9]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[9] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[10]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[10] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[11]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[11] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[12]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[12] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[29]  = ~ \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[29] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux17~0  = ~ \Murax:murax|VexRiscv:system_cpu|Mux17~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[22]~64  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[22]~64 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux16~0  = ~ \Murax:murax|VexRiscv:system_cpu|Mux16~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[23]~62  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[23]~62 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[24]~60  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[24]~60 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux15~0  = ~ \Murax:murax|VexRiscv:system_cpu|Mux15~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[25]~58  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[25]~58 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux14~0  = ~ \Murax:murax|VexRiscv:system_cpu|Mux14~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[26]~56  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[26]~56 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux13~0  = ~ \Murax:murax|VexRiscv:system_cpu|Mux13~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[27]~54  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[27]~54 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux12~0  = ~ \Murax:murax|VexRiscv:system_cpu|Mux12~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[28]~52  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[28]~52 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux11~0  = ~ \Murax:murax|VexRiscv:system_cpu|Mux11~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[29]~50  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[29]~50 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux10~0  = ~ \Murax:murax|VexRiscv:system_cpu|Mux10~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[30]~48  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[30]~48 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux9~0  = ~ \Murax:murax|VexRiscv:system_cpu|Mux9~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[31]~46  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[31]~46 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_115[31]~4  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_115[31]~4 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux8~0  = ~ \Murax:murax|VexRiscv:system_cpu|Mux8~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[0]~45  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[0]~45 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_shifter[0]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[0] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_shifter[1]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[1] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__sampler_samples_1  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_samples_1 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|BufferCC:bufferCC_3|__ALT_INV__buffers_1  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|BufferCC:bufferCC_3|buffers_1 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__sampler_samples_2  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_samples_2 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux25~0  = ~ \Murax:murax|VexRiscv:system_cpu|Mux25~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[14]~43  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[14]~43 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux24~0  = ~ \Murax:murax|VexRiscv:system_cpu|Mux24~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[15]~41  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[15]~41 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux23~0  = ~ \Murax:murax|VexRiscv:system_cpu|Mux23~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[16]~39  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[16]~39 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mstatus_MPP~2  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~2 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_76[1]  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_76[1] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux26~0  = ~ \Murax:murax|VexRiscv:system_cpu|Mux26~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[13]~37  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[13]~37 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__Selector3~1  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector3~1 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_state.000  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.000 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_state.001  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.001 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux34~0  = ~ \Murax:murax|VexRiscv:system_cpu|Mux34~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[5]~35  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[5]~35 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux30~0  = ~ \Murax:murax|VexRiscv:system_cpu|Mux30~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[9]~33  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[9]~33 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[31]  = ~ \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[31] ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector32~2  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector32~2 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector32~1  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector32~1 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector32~0  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector32~0 ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[0]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[0] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[0]~31  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[0]~31 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[0]~30  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[0]~30 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[24]~29  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[24]~29 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux39~0  = ~ \Murax:murax|VexRiscv:system_cpu|Mux39~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[0]~28  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[0]~28 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[0]~27  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[0]~27 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector31~5  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector31~5 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector31~4  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector31~4 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector31~3  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector31~3 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector31~2  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector31~2 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector31~1  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector31~1 ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[1]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[1] ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector31~0  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector31~0 ;
assign \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[0]~4  = ~ \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[0]~4 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[1]~25  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[1]~25 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux38~0  = ~ \Murax:murax|VexRiscv:system_cpu|Mux38~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_115[1]~3  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_115[1]~3 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_shifter[7]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[7] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_shifter[4]~2  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[4]~2 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_shifter[3]~0  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[3]~0 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__sampler_value  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_value ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[25]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[25] ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[25]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[25] ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[26]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[26] ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[26]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[26] ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[27]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[27] ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[27]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[27] ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector4~0  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector4~0 ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[28]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[28] ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[28]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[28] ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[31]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[31] ;
assign \Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[31]  = ~ \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[31] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[2]~23  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[2]~23 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux37~0  = ~ \Murax:murax|VexRiscv:system_cpu|Mux37~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mcause_exceptionCode[2]  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mcause_exceptionCode[2] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_115[2]~2  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_115[2]~2 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[0]~22  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[0]~22 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux35~0  = ~ \Murax:murax|VexRiscv:system_cpu|Mux35~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[4]~20  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[4]~20 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_76[0]  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_76[0] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux29~0  = ~ \Murax:murax|VexRiscv:system_cpu|Mux29~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[10]~18  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[10]~18 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mstatus_MPP[1]  = ~ \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP[1] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[12]~16  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[12]~16 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux27~0  = ~ \Murax:murax|VexRiscv:system_cpu|Mux27~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_115[12]~1  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_115[12]~1 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal50~2  = ~ \Murax:murax|VexRiscv:system_cpu|Equal50~2 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__Selector5~0  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector5~0 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitTimer_tick~0  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_tick~0 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__Equal1~0  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Equal1~0 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitTimer_counter[2]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter[2] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitTimer_counter[1]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter[1] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitTimer_counter[0]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter[0] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__sampler_tick  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_tick ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_state.010  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.010 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__Equal0~0  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Equal0~0 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitCounter_value[2]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[2] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitCounter_value[1]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[1] ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitCounter_value[0]  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[0] ;
assign \__ALT_INV__sw[0]~input  = ~ \sw[0]~input ;
assign \__ALT_INV__sw[1]~input  = ~ \sw[1]~input ;
assign \__ALT_INV__sw[11]~input  = ~ \sw[11]~input ;
assign \__ALT_INV__sw[10]~input  = ~ \sw[10]~input ;
assign \__ALT_INV__sw[9]~input  = ~ \sw[9]~input ;
assign \__ALT_INV__sw[8]~input  = ~ \sw[8]~input ;
assign \__ALT_INV__sw[7]~input  = ~ \sw[7]~input ;
assign \__ALT_INV__sw[5]~input  = ~ \sw[5]~input ;
assign \__ALT_INV__sw[6]~input  = ~ \sw[6]~input ;
assign \__ALT_INV__sw[12]~input  = ~ \sw[12]~input ;
assign \__ALT_INV__sw[2]~input  = ~ \sw[2]~input ;
assign \__ALT_INV__sw[14]~input  = ~ \sw[14]~input ;
assign \__ALT_INV__sw[13]~input  = ~ \sw[13]~input ;
assign \__ALT_INV__sw[15]~input  = ~ \sw[15]~input ;
assign \__ALT_INV__sw[4]~input  = ~ \sw[4]~input ;
assign \__ALT_INV__sw[3]~input  = ~ \sw[3]~input ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[4]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[4] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[5]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[5] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[6]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[6] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[7]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[7] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[8]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[8] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[9]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[9] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[10]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[10] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[11]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[11] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[17]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[17] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[19]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[19] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[18]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[18] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[15]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[15] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[14]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[14] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[13]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[13] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[12]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[12] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[29]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[29] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[28]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[28] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[22]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[22] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[21]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[21] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[20]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[20] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[31]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[31] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[24]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[24] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[25]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[25] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[23]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[23] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[27]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[27] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[26]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[26] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[30]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[30] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[16]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[16] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[3]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[3] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[2]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[2] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[1]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[1] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[0]  = ~ \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[0] ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_74~0  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_74~0 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector32~8  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector32~8 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector32~7  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector32~7 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector32~6  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector32~6 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector32~5  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector32~5 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector32~4  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector32~4 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector31~8  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector31~8 ;
assign \Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector31~7  = ~ \Murax:murax|Apb3Router:apb3Router_1|Selector31~7 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_haltItself~1  = ~ \Murax:murax|VexRiscv:system_cpu|execute_arbitration_haltItself~1 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_117~8  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_117~8 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_haltItself~11  = ~ \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~11 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__Selector0~0  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector0~0 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_state~16  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state~16 ;
assign \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_state.100  = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.100 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux22~0  = ~ \Murax:murax|VexRiscv:system_cpu|Mux22~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[17]~74  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[17]~74 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux21~0  = ~ \Murax:murax|VexRiscv:system_cpu|Mux21~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[18]~72  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[18]~72 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux20~0  = ~ \Murax:murax|VexRiscv:system_cpu|Mux20~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[19]~70  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[19]~70 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux19~0  = ~ \Murax:murax|VexRiscv:system_cpu|Mux19~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[20]~68  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[20]~68 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux18~0  = ~ \Murax:murax|VexRiscv:system_cpu|Mux18~0 ;
assign \Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[21]~66  = ~ \Murax:murax|VexRiscv:system_cpu|_zz_58[21]~66 ;

assign io_uart_txd = ~ \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|_zz_1 ;

assign io_led[0] = \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[0] ;

assign io_led[1] = \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[1] ;

assign io_led[2] = \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[2] ;

assign io_led[3] = \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[3] ;

assign io_led[4] = \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[4] ;

assign io_led[5] = \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[5] ;

assign io_led[6] = \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[6] ;

assign io_led[7] = \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[7] ;

assign io_led[8] = \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[8] ;

assign io_led[9] = \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[9] ;

assign io_led[10] = \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[10] ;

assign io_led[11] = \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[11] ;

assign io_led[12] = \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[12] ;

assign io_led[13] = \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[13] ;

assign io_led[14] = \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[14] ;

assign io_led[15] = \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[15] ;

assign \io_mainClk~input  = io_mainClk;

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~1_I (
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[0] ),
	.cin(gnd),
	.sumout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~1 ),
	.cout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~2 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~1_I .lut_mask = "00000000000000FF";

stratixiv_lcell_comb \Murax:murax|resetCtrl_systemClkResetCounter[0]~2_I (
	.dataa(\Murax:murax|__ALT_INV__resetCtrl_systemClkResetCounter[0] ),
	.datab(\Murax:murax|__ALT_INV__Equal0~1 ),
	.combout(\Murax:murax|resetCtrl_systemClkResetCounter[0]~2 ));
defparam \Murax:murax|resetCtrl_systemClkResetCounter[0]~2_I .shared_arith = "off";
defparam \Murax:murax|resetCtrl_systemClkResetCounter[0]~2_I .extended_lut = "off";
defparam \Murax:murax|resetCtrl_systemClkResetCounter[0]~2_I .lut_mask = "EEEEEEEEEEEEEEEE";

dffeas \Murax:murax|resetCtrl_systemClkResetCounter[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|resetCtrl_systemClkResetCounter[0]~2 ),
	.q(\Murax:murax|resetCtrl_systemClkResetCounter[0] ));
defparam \Murax:murax|resetCtrl_systemClkResetCounter[0]~I .power_up = "low";
defparam \Murax:murax|resetCtrl_systemClkResetCounter[0]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|resetCtrl_systemClkResetCounter[1]~3_I (
	.dataa(\Murax:murax|__ALT_INV__resetCtrl_systemClkResetCounter[1] ),
	.datab(\Murax:murax|__ALT_INV__resetCtrl_systemClkResetCounter[0]~2 ),
	.combout(\Murax:murax|resetCtrl_systemClkResetCounter[1]~3 ));
defparam \Murax:murax|resetCtrl_systemClkResetCounter[1]~3_I .shared_arith = "off";
defparam \Murax:murax|resetCtrl_systemClkResetCounter[1]~3_I .extended_lut = "off";
defparam \Murax:murax|resetCtrl_systemClkResetCounter[1]~3_I .lut_mask = "9999999999999999";

dffeas \Murax:murax|resetCtrl_systemClkResetCounter[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|resetCtrl_systemClkResetCounter[1]~3 ),
	.q(\Murax:murax|resetCtrl_systemClkResetCounter[1] ));
defparam \Murax:murax|resetCtrl_systemClkResetCounter[1]~I .power_up = "low";
defparam \Murax:murax|resetCtrl_systemClkResetCounter[1]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|resetCtrl_systemClkResetCounter[2]~4_I (
	.dataa(\Murax:murax|__ALT_INV__resetCtrl_systemClkResetCounter[1] ),
	.datab(\Murax:murax|__ALT_INV__resetCtrl_systemClkResetCounter[2] ),
	.datac(\Murax:murax|__ALT_INV__resetCtrl_systemClkResetCounter[0]~2 ),
	.combout(\Murax:murax|resetCtrl_systemClkResetCounter[2]~4 ));
defparam \Murax:murax|resetCtrl_systemClkResetCounter[2]~4_I .shared_arith = "off";
defparam \Murax:murax|resetCtrl_systemClkResetCounter[2]~4_I .extended_lut = "off";
defparam \Murax:murax|resetCtrl_systemClkResetCounter[2]~4_I .lut_mask = "6363636363636363";

dffeas \Murax:murax|resetCtrl_systemClkResetCounter[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|resetCtrl_systemClkResetCounter[2]~4 ),
	.q(\Murax:murax|resetCtrl_systemClkResetCounter[2] ));
defparam \Murax:murax|resetCtrl_systemClkResetCounter[2]~I .power_up = "low";
defparam \Murax:murax|resetCtrl_systemClkResetCounter[2]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|resetCtrl_systemClkResetCounter[3]~5_I (
	.dataa(\Murax:murax|__ALT_INV__resetCtrl_systemClkResetCounter[1] ),
	.datab(\Murax:murax|__ALT_INV__resetCtrl_systemClkResetCounter[2] ),
	.datac(\Murax:murax|__ALT_INV__resetCtrl_systemClkResetCounter[3] ),
	.datad(\Murax:murax|__ALT_INV__resetCtrl_systemClkResetCounter[0]~2 ),
	.combout(\Murax:murax|resetCtrl_systemClkResetCounter[3]~5 ));
defparam \Murax:murax|resetCtrl_systemClkResetCounter[3]~5_I .shared_arith = "off";
defparam \Murax:murax|resetCtrl_systemClkResetCounter[3]~5_I .extended_lut = "off";
defparam \Murax:murax|resetCtrl_systemClkResetCounter[3]~5_I .lut_mask = "1E0F1E0F1E0F1E0F";

dffeas \Murax:murax|resetCtrl_systemClkResetCounter[3]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|resetCtrl_systemClkResetCounter[3]~5 ),
	.q(\Murax:murax|resetCtrl_systemClkResetCounter[3] ));
defparam \Murax:murax|resetCtrl_systemClkResetCounter[3]~I .power_up = "low";
defparam \Murax:murax|resetCtrl_systemClkResetCounter[3]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Equal0~0_I (
	.dataa(\Murax:murax|__ALT_INV__resetCtrl_systemClkResetCounter[0] ),
	.datab(\Murax:murax|__ALT_INV__resetCtrl_systemClkResetCounter[1] ),
	.datac(\Murax:murax|__ALT_INV__resetCtrl_systemClkResetCounter[2] ),
	.datad(\Murax:murax|__ALT_INV__resetCtrl_systemClkResetCounter[3] ),
	.combout(\Murax:murax|Equal0~0 ));
defparam \Murax:murax|Equal0~0_I .shared_arith = "off";
defparam \Murax:murax|Equal0~0_I .extended_lut = "off";
defparam \Murax:murax|Equal0~0_I .lut_mask = "0001000100010001";

stratixiv_lcell_comb \Murax:murax|resetCtrl_systemClkResetCounter[4]~1_I (
	.dataa(\Murax:murax|__ALT_INV__resetCtrl_systemClkResetCounter[5] ),
	.datab(\Murax:murax|__ALT_INV__resetCtrl_systemClkResetCounter[4] ),
	.datac(\Murax:murax|__ALT_INV__Equal0~0 ),
	.combout(\Murax:murax|resetCtrl_systemClkResetCounter[4]~1 ));
defparam \Murax:murax|resetCtrl_systemClkResetCounter[4]~1_I .shared_arith = "off";
defparam \Murax:murax|resetCtrl_systemClkResetCounter[4]~1_I .extended_lut = "off";
defparam \Murax:murax|resetCtrl_systemClkResetCounter[4]~1_I .lut_mask = "3D3D3D3D3D3D3D3D";

dffeas \Murax:murax|resetCtrl_systemClkResetCounter[4]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|resetCtrl_systemClkResetCounter[4]~1 ),
	.q(\Murax:murax|resetCtrl_systemClkResetCounter[4] ));
defparam \Murax:murax|resetCtrl_systemClkResetCounter[4]~I .power_up = "low";
defparam \Murax:murax|resetCtrl_systemClkResetCounter[4]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|resetCtrl_systemClkResetCounter[5]~0_I (
	.dataa(\Murax:murax|__ALT_INV__resetCtrl_systemClkResetCounter[5] ),
	.datab(\Murax:murax|__ALT_INV__resetCtrl_systemClkResetCounter[4] ),
	.datac(\Murax:murax|__ALT_INV__Equal0~0 ),
	.combout(\Murax:murax|resetCtrl_systemClkResetCounter[5]~0 ));
defparam \Murax:murax|resetCtrl_systemClkResetCounter[5]~0_I .shared_arith = "off";
defparam \Murax:murax|resetCtrl_systemClkResetCounter[5]~0_I .extended_lut = "off";
defparam \Murax:murax|resetCtrl_systemClkResetCounter[5]~0_I .lut_mask = "5757575757575757";

dffeas \Murax:murax|resetCtrl_systemClkResetCounter[5]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|resetCtrl_systemClkResetCounter[5]~0 ),
	.q(\Murax:murax|resetCtrl_systemClkResetCounter[5] ));
defparam \Murax:murax|resetCtrl_systemClkResetCounter[5]~I .power_up = "low";
defparam \Murax:murax|resetCtrl_systemClkResetCounter[5]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Equal0~1_I (
	.dataa(\Murax:murax|__ALT_INV__resetCtrl_systemClkResetCounter[5] ),
	.datab(\Murax:murax|__ALT_INV__resetCtrl_systemClkResetCounter[4] ),
	.datac(\Murax:murax|__ALT_INV__Equal0~0 ),
	.combout(\Murax:murax|Equal0~1 ));
defparam \Murax:murax|Equal0~1_I .shared_arith = "off";
defparam \Murax:murax|Equal0~1_I .extended_lut = "off";
defparam \Murax:murax|Equal0~1_I .lut_mask = "FEFEFEFEFEFEFEFE";

dffeas \Murax:murax|resetCtrl_systemReset~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Equal0~1 ),
	.q(\Murax:murax|resetCtrl_systemReset ));
defparam \Murax:murax|resetCtrl_systemReset~I .power_up = "low";
defparam \Murax:murax|resetCtrl_systemReset~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~1 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[0] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[0]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[0]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~5_I (
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[1] ),
	.cin(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~2 ),
	.sumout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~5 ),
	.cout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~6 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~5_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~5_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~5_I .lut_mask = "00000000000000FF";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~5 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[1] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[1]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[1]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~9_I (
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[2] ),
	.cin(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~6 ),
	.sumout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~9 ),
	.cout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~10 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~9_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~9_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~9_I .lut_mask = "00000000000000FF";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~73_I (
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[18] ),
	.cin(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~70 ),
	.sumout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~73 ),
	.cout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~74 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~73_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~73_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~73_I .lut_mask = "00000000000000FF";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~77_I (
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[19] ),
	.cin(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~74 ),
	.sumout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~77 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~77_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~77_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~77_I .lut_mask = "00000000000000FF";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[19]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~77 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sclr(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[19] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[19]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[19]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~1_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[11] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[13] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[15] ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[16] ),
	.datae(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[14] ),
	.dataf(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[19] ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~1 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~1_I .lut_mask = "8000000000000000";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~2_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[4] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[1] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[0] ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[12] ),
	.datae(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[5] ),
	.dataf(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[6] ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~2 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~2_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~2_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~2_I .lut_mask = "8000000000000000";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~3_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[3] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[2] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[7] ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[8] ),
	.datae(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[9] ),
	.dataf(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[10] ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~3 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~3_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~3_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~3_I .lut_mask = "8000000000000000";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__Equal0~0 ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__Equal0~1 ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__Equal0~2 ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__Equal0~3 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4_I .lut_mask = "0001000100010001";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~9 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sclr(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[2] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[2]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[2]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~13_I (
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[3] ),
	.cin(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~10 ),
	.sumout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~13 ),
	.cout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~14 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~13_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~13_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~13_I .lut_mask = "00000000000000FF";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[3]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~13 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sclr(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[3] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[3]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[3]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~17_I (
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[4] ),
	.cin(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~14 ),
	.sumout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~17 ),
	.cout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~18 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~17_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~17_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~17_I .lut_mask = "00000000000000FF";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[4]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~17 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[4] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[4]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[4]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~21_I (
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[5] ),
	.cin(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~18 ),
	.sumout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~21 ),
	.cout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~22 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~21_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~21_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~21_I .lut_mask = "00000000000000FF";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[5]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~21 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sclr(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[5] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[5]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[5]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~25_I (
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[6] ),
	.cin(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~22 ),
	.sumout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~25 ),
	.cout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~26 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~25_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~25_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~25_I .lut_mask = "00000000000000FF";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[6]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~25 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sclr(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[6] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[6]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[6]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~29_I (
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[7] ),
	.cin(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~26 ),
	.sumout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~29 ),
	.cout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~30 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~29_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~29_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~29_I .lut_mask = "00000000000000FF";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[7]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~29 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sclr(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[7] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[7]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[7]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~33_I (
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[8] ),
	.cin(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~30 ),
	.sumout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~33 ),
	.cout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~34 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~33_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~33_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~33_I .lut_mask = "00000000000000FF";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[8]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~33 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sclr(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[8] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[8]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[8]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~37_I (
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[9] ),
	.cin(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~34 ),
	.sumout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~37 ),
	.cout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~38 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~37_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~37_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~37_I .lut_mask = "00000000000000FF";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[9]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~37 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sclr(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[9] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[9]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[9]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~41_I (
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[10] ),
	.cin(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~38 ),
	.sumout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~41 ),
	.cout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~42 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~41_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~41_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~41_I .lut_mask = "00000000000000FF";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[10]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~41 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sclr(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[10] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[10]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[10]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~45_I (
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[11] ),
	.cin(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~42 ),
	.sumout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~45 ),
	.cout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~46 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~45_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~45_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~45_I .lut_mask = "00000000000000FF";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[11]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~45 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sclr(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[11] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[11]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[11]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~49_I (
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[12] ),
	.cin(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~46 ),
	.sumout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~49 ),
	.cout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~50 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~49_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~49_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~49_I .lut_mask = "00000000000000FF";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[12]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~49 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sclr(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[12] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[12]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[12]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~53_I (
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[13] ),
	.cin(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~50 ),
	.sumout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~53 ),
	.cout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~54 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~53_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~53_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~53_I .lut_mask = "00000000000000FF";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[13]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~53 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sclr(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[13] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[13]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[13]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~57_I (
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[14] ),
	.cin(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~54 ),
	.sumout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~57 ),
	.cout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~58 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~57_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~57_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~57_I .lut_mask = "00000000000000FF";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[14]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~57 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sclr(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[14] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[14]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[14]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~61_I (
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[15] ),
	.cin(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~58 ),
	.sumout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~61 ),
	.cout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~62 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~61_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~61_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~61_I .lut_mask = "00000000000000FF";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[15]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~61 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sclr(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[15] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[15]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[15]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~65_I (
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[16] ),
	.cin(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~62 ),
	.sumout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~65 ),
	.cout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~66 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~65_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~65_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~65_I .lut_mask = "00000000000000FF";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[16]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~65 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sclr(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[16] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[16]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[16]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~69_I (
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[17] ),
	.cin(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~66 ),
	.sumout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~69 ),
	.cout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~70 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~69_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~69_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~69_I .lut_mask = "00000000000000FF";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[17]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~69 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sclr(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[17] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[17]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[17]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[18]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Add0~73 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sclr(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[18] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[18]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|clockDivider_counter[18]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[18] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__clockDivider_counter[17] ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~0_I .lut_mask = "8888888888888888";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_valueNext~1_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__clockDivider_counter_value[0] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__Equal0~4 ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__clockDivider_tick~0 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_valueNext~1 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_valueNext~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_valueNext~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_valueNext~1_I .lut_mask = "6464646464646464";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_valueNext~1 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[0] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[0]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[0]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[1]~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__clockDivider_counter_value[1] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__clockDivider_counter_value[0] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__Equal0~4 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[1]~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[1]~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[1]~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[1]~0_I .lut_mask = "5656565656565656";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[1]~0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[1] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[1]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[1]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_valueNext~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__clockDivider_counter_value[2] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__clockDivider_counter_value[1] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__clockDivider_counter_value[0] ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__Equal0~4 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_valueNext~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_valueNext~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_valueNext~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_valueNext~0_I .lut_mask = "5516551655165516";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_valueNext~0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[2] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[2]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_counter_value[2]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_tick~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__clockDivider_counter_value[2] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__clockDivider_counter_value[1] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__clockDivider_counter_value[0] ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_tick~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_tick~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_tick~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_tick~0_I .lut_mask = "4040404040404040";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_tick~I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__Equal0~0 ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__Equal0~1 ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__Equal0~2 ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__Equal0~3 ),
	.datae(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__clockDivider_tick~0 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_tick ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_tick~I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_tick~I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_tick~I .lut_mask = "0000000100000001";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector8~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__tickCounter_value[0] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__stateMachine_state.001 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector8~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector8~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector8~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector8~0_I .lut_mask = "8888888888888888";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector8~0 ),
	.ena(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_tick ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[0] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[0]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[0]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector7~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__tickCounter_value[1] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__tickCounter_value[0] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__stateMachine_state.001 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector7~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector7~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector7~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector7~0_I .lut_mask = "6060606060606060";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector7~0 ),
	.ena(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_tick ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[1] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[1]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[1]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector6~1_I (
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__tickCounter_value[2] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__tickCounter_value[1] ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__tickCounter_value[0] ),
	.datae(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__stateMachine_state.001 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector6~1 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector6~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector6~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector6~1_I .lut_mask = "333C0000333C0000";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector6~1 ),
	.ena(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|clockDivider_tick ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[2] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[2]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|tickCounter_value[2]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector6~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__stateMachine_state.010 ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__tickCounter_value[2] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__tickCounter_value[1] ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__tickCounter_value[0] ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector6~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector6~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector6~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector6~0_I .lut_mask = "0001000100010001";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popping~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__Equal0~0 ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__Equal0~1 ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__Equal0~2 ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|__ALT_INV__Equal0~3 ),
	.datae(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__clockDivider_tick~0 ),
	.dataf(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__Selector6~0 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popping~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popping~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popping~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popping~0_I .lut_mask = "0000000000000001";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_arbitration_isValid~I (
	.clk(\io_mainClk~input ),
	.d(vcc),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_arbitration_isValid ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_arbitration_isValid~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_arbitration_isValid~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal29~1_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[6] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal29~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal29~1 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal29~1_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal29~1_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal29~1_I .lut_mask = "1111111111111111";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Equal29~1 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[0]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|writeBack_arbitration_isValid~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|writeBack_arbitration_isValid ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_arbitration_isValid~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_arbitration_isValid~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add3~1_I (
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[3] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[2] ),
	.cin(gnd),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add3~1 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add3~2 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add3~1_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~1_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~1_I .lut_mask = "0000FF00000000FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add3~5_I (
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[4] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add3~2 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add3~5 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add3~6 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add3~5_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~5_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~5_I .lut_mask = "0000FFFF000000FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[4]~I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~5 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[4] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[4]~I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[4]~I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[4]~I .lut_mask = "5555555555555555";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[4]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[4] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|_zz_145~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[4] ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[4]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[4]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~35_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isFiring~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_flushAll~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~1 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[4] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[4] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~35 ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~35_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~35_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~35_I .lut_mask = "00B144F500B144F5";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~17_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[4] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~14 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~17 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~18 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~17_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~17_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~17_I .lut_mask = "0000FFFF000000FF";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~21_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[5] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~18 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~21 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~22 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~21_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~21_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~21_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[14]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[14] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[14] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[14]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[14]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[14]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[14] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[14] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[14]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[14]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal31~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[6] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[4] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal31~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal31~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal31~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal31~0_I .lut_mask = "8888888888888888";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_MEMORY_ENABLE~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Equal31~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_MEMORY_ENABLE ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_MEMORY_ENABLE~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_MEMORY_ENABLE~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_MEMORY_ENABLE~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_MEMORY_ENABLE ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_MEMORY_ENABLE ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_MEMORY_ENABLE~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_MEMORY_ENABLE~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ENABLE~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_MEMORY_ENABLE ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ENABLE ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ENABLE~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ENABLE~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal7~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[2] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[6] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[4] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[5] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal7~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal7~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal7~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal7~0_I .lut_mask = "A828A828A828A828";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector20~1_I (
	.dataa(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__selIndex[0] ),
	.datab(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__selIndex[1] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector20~1 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector20~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector20~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector20~1_I .lut_mask = "8888888888888888";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector11~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|__ALT_INV__Equal1~1 ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datad(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector20~1 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector11~0 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector11~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector11~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector11~0_I .lut_mask = "0014001400140014";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[12]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[12] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[12] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[12]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[12]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[13] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[4]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[4] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[4] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[4]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[4]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|always2~0_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.datab(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__io_masterBus_cmd_payload_wr~0 ),
	.datac(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__always0~0 ),
	.datad(\Murax:murax|__ALT_INV__Equal2~1 ),
	.combout(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|always2~0 ));
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|always2~0_I .shared_arith = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|always2~0_I .extended_lut = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|always2~0_I .lut_mask = "C080C080C080C080";

stratixiv_lcell_comb \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspPending~0_I (
	.dataa(\Murax:murax|__ALT_INV___zz_4 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__iBus_cmd_valid~2 ),
	.datac(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__always0~0 ),
	.datad(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__always2~0 ),
	.combout(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspPending~0 ));
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspPending~0_I .shared_arith = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspPending~0_I .extended_lut = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspPending~0_I .lut_mask = "0F7F0F7F0F7F0F7F";

dffeas \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspPending~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspPending~0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspPending ));
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspPending~I .power_up = "low";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspPending~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[5]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[5] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[5] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[5]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[5]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_5~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[5] ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_5 ));
defparam \Murax:murax|_zz_5~I .power_up = "low";
defparam \Murax:murax|_zz_5~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[26]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[26] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|_zz_145~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[26] ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[26]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[26]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[25]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[25] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|_zz_145~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[25] ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[25]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[25]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[24]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[24] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|_zz_145~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[24] ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[24]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[24]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[23]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[23] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|_zz_145~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[23] ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[23]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[23]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[22]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[22] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|_zz_145~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[22] ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[22]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[22]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[21]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[21] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|_zz_145~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[21] ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[21]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[21]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[20]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[20] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|_zz_145~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[20] ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[20]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[20]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[19]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[19] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|_zz_145~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[19] ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[19]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[19]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[18]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[18] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|_zz_145~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[18] ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[18]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[18]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[17]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[17] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|_zz_145~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[17] ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[17]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[17]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[16]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|_zz_145~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[16] ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[16]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[16]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[15]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[15] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|_zz_145~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[15] ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[15]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[15]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[14]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[14] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|_zz_145~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[14] ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[14]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[14]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[13]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[13] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|_zz_145~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[13] ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[13]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[13]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[12]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[12] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|_zz_145~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[12] ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[12]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[12]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[11]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[11] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|_zz_145~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[11] ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[11]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[11]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[10]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[10] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|_zz_145~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[10] ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[10]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[10]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[9]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[9] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|_zz_145~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[9] ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[9]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[9]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[8]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[8] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|_zz_145~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[8] ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[8]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[8]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[5]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[5] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|_zz_145~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[5] ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[5]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[5]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add3~9_I (
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[5] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add3~6 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add3~9 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add3~10 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add3~9_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~9_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~9_I .lut_mask = "0000FFFF000000FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[5]~I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~9 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[5] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[5]~I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[5]~I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[5]~I .lut_mask = "5555555555555555";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~34_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isFiring~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_flushAll~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~1 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[5] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[5] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~34 ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~34_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~34_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~34_I .lut_mask = "0A4EBBFF0A4EBBFF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[1]~I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[1] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[1] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[1]~I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[1]~I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[1]~I .lut_mask = "5555555555555555";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[1] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|_zz_145~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[1] ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[1]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[1]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~4_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isFiring~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_flushAll~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~1 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[1] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[1] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~4 ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~4_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~4_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~4_I .lut_mask = "00B144F500B144F5";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector15~0_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[0] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[1] ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datae(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__selIndex[0] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector15~0 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector15~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector15~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector15~0_I .lut_mask = "0880000008800000";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[16]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[16] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[16]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[16]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[16]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[16] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[16] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[16]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[16]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux55~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal8~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal7~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[31] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a16 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[16] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux55~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux55~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux55~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux55~0_I .lut_mask = "06178E9F06178E9F";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[16]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Mux55~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[16] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[16]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[16]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|state~0_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV__state ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.combout(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|state~0 ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|state~0_I .shared_arith = "off";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|state~0_I .extended_lut = "off";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|state~0_I .lut_mask = "2222222222222222";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|state~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|state~0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|state ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|state~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|state~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|simpleBusStage_rsp_valid~0_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV__state ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_4 ),
	.combout(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|simpleBusStage_rsp_valid~0 ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|simpleBusStage_rsp_valid~0_I .shared_arith = "off";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|simpleBusStage_rsp_valid~0_I .extended_lut = "off";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|simpleBusStage_rsp_valid~0_I .lut_mask = "4444444444444444";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_8~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|simpleBusStage_rsp_valid~0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_8 ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_8~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_8~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_valid~I (
	.dataa(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_rspNoHit ),
	.datab(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__rspPending ),
	.datac(\Murax:murax|MuraxSimpleBusRam:system_ram|__ALT_INV___zz_1 ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_8 ),
	.combout(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_valid ));
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_valid~I .shared_arith = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_valid~I .extended_lut = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_valid~I .lut_mask = "E000E000E000E000";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_81~0_I (
	.dataa(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__rspTarget ),
	.datab(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_valid ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isStuck~0 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isStuck~1 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_81~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_81~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_81~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_81~0_I .lut_mask = "88FF88FF88FF0000";

dffeas \Murax:murax|VexRiscv:system_cpu|_zz_81~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_81~0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|_zz_81 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_81~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_81~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[1]~2_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__pushPtr_value[0] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__pushPtr_value[1] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__pushing ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[1]~2 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[1]~2_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[1]~2_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[1]~2_I .lut_mask = "3636363636363636";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[1]~2 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[1] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[1]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[1]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[3]~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__pushPtr_value[0] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__pushPtr_value[1] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__pushPtr_value[2] ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__pushPtr_value[3] ),
	.datae(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__pushing ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[3]~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[3]~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[3]~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[3]~0_I .lut_mask = "00FF01FE00FF01FE";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[3]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[3]~0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[3] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[3]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[3]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~2_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popping~1 ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popPtr_value[0] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popPtr_value[1] ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popping~3 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~2 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~2_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~2_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~2_I .lut_mask = "0F1E0F1E0F1E0F1E";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~2 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[1] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[1]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[1]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~3_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popping~1 ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popPtr_value[0] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popPtr_value[1] ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popPtr_value[2] ),
	.datae(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popping~3 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~3 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~3_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~3_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~3_I .lut_mask = "00FF01FE00FF01FE";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~3 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[2] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[2]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[2]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|full~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__pushPtr_value[0] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popPtr_value[0] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__pushPtr_value[1] ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popPtr_value[1] ),
	.datae(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__pushPtr_value[2] ),
	.dataf(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popPtr_value[2] ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|full~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|full~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|full~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|full~0_I .lut_mask = "9009000000009009";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Equal1~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popping~1 ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__pushPtr_value[0] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popPtr_value[0] ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__pushPtr_value[1] ),
	.datae(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popPtr_value[1] ),
	.dataf(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popping~3 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Equal1~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Equal1~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Equal1~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Equal1~0_I .lut_mask = "C30000C392040492";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Equal1~1_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__pushPtr_value[2] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__pushPtr_value[3] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__Add2~3 ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__Add2~0 ),
	.datae(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__Equal1~0 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Equal1~1 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Equal1~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Equal1~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Equal1~1_I .lut_mask = "0000842100008421";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|_zz_2~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Equal1~1 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|_zz_2 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|_zz_2~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|_zz_2~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~3_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_4 ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__risingOccupancy ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__pushPtr_value[3] ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popPtr_value[3] ),
	.datae(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__full~0 ),
	.dataf(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV___zz_2 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~3 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~3_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~3_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~3_I .lut_mask = "AAAA2AA200002002";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~1_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popping~1 ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popPtr_value[0] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popping~3 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~1 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~1_I .lut_mask = "3636363636363636";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~1 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[0] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[0]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[0]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popping~1 ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popPtr_value[0] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popPtr_value[1] ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popPtr_value[2] ),
	.datae(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popPtr_value[3] ),
	.dataf(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popping~3 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~0_I .lut_mask = "0000FFFF0001FFFE";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[3]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[3] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[3]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popPtr_value[3]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~2_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__risingOccupancy ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__pushPtr_value[3] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popPtr_value[3] ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__full~0 ),
	.datae(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV___zz_2 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~2 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~2_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~2_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~2_I .lut_mask = "FF7D0041FF7D0041";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[0]~1_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__pushPtr_value[0] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__pushing~0 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[0]~1 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[0]~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[0]~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[0]~1_I .lut_mask = "6666666666666666";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[0]~1 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[0] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[0]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[0]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__popPtr_value[0] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__io_pop_valid~0 ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__popping~0 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~0_I .lut_mask = "5656565656565656";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[0] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[0]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[0]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[0]~1_I (
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__pushPtr_value[0] ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__popPtr_value[0] ),
	.cin(gnd),
	.sharein(gnd),
	.sumout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[0]~1 ),
	.cout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[0]~2 ),
	.shareout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[0]~3 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[0]~1_I .shared_arith = "on";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[0]~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[0]~1_I .lut_mask = "0000FF0F00000FF0";

dffeas \Murax:murax|_zz_6[5]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add2~25 ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_6[5] ));
defparam \Murax:murax|_zz_6[5]~I .power_up = "low";
defparam \Murax:murax|_zz_6[5]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14_I (
	.dataa(\Murax:murax|__ALT_INV___zz_4 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[5] ),
	.datac(\Murax:murax|__ALT_INV___zz_6[5] ),
	.combout(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ));
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14_I .shared_arith = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14_I .extended_lut = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14_I .lut_mask = "2727272727272727";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[5]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[5] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[5]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[5]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[0]~1_I (
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__pushPtr_value[0] ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popPtr_value[0] ),
	.cin(gnd),
	.sharein(gnd),
	.sumout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[0]~1 ),
	.cout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[0]~2 ),
	.shareout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[0]~3 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[0]~1_I .shared_arith = "on";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[0]~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[0]~1_I .lut_mask = "0000FF0F00000FF0";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[1]~5_I (
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__pushPtr_value[1] ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popPtr_value[1] ),
	.cin(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[0]~2 ),
	.sharein(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[0]~3 ),
	.sumout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[1]~5 ),
	.cout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[1]~6 ),
	.shareout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[1]~7 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[1]~5_I .shared_arith = "on";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[1]~5_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[1]~5_I .lut_mask = "00000F000000F00F";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[2]~9_I (
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__pushPtr_value[2] ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popPtr_value[2] ),
	.cin(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[1]~6 ),
	.sharein(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[1]~7 ),
	.sumout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[2]~9 ),
	.cout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[2]~10 ),
	.shareout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[2]~11 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[2]~9_I .shared_arith = "on";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[2]~9_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[2]~9_I .lut_mask = "00000F000000F00F";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[3]~13_I (
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__pushPtr_value[3] ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popPtr_value[3] ),
	.cin(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[2]~10 ),
	.sharein(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[2]~11 ),
	.sumout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[3]~13 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[3]~13_I .shared_arith = "on";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[3]~13_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|io_occupancy[3]~13_I .lut_mask = "000000000000F00F";

dffeas \Murax:murax|VexRiscv:system_cpu|_zz_82[7]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[7]~18 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.q(\Murax:murax|VexRiscv:system_cpu|_zz_82[7] ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[7]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[7]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[7]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_82[7] ),
	.asdata(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[7]~18 ),
	.sload(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[7] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[7]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[7]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[7]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[7] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[7] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[7]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[7]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[7]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[7] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[7] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[7]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[7]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[7] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|bridge_interruptCtrl_readIntEnable~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|__ALT_INV__Equal1~0 ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV__state ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_4 ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.datae(\Murax:murax|Apb3Decoder:io_apb_decoder|__ALT_INV__io_output_PSEL[2]~0 ),
	.dataf(\Murax:murax|Apb3Decoder:io_apb_decoder|__ALT_INV__io_output_PSEL[1]~1 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|bridge_interruptCtrl_readIntEnable~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|bridge_interruptCtrl_readIntEnable~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|bridge_interruptCtrl_readIntEnable~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|bridge_interruptCtrl_readIntEnable~0_I .lut_mask = "0000000000000001";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|bridge_interruptCtrl_writeIntEnable~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[0] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|Apb3UartCtrl:system_uartCtrl|bridge_interruptCtrl_readIntEnable~0 ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|bridge_interruptCtrl_writeIntEnable ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|bridge_interruptCtrl_writeIntEnable~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|bridge_interruptCtrl_writeIntEnable~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Equal1~0_I (
	.dataa(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__selIndex[0] ),
	.datab(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__selIndex[1] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Equal1~0 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Equal1~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Equal1~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Equal1~0_I .lut_mask = "4444444444444444";

stratixiv_lcell_comb \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[8]~3_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|__ALT_INV__Equal1~0 ),
	.datab(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Equal1~0 ),
	.combout(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[8]~3 ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[8]~3_I .shared_arith = "off";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[8]~3_I .extended_lut = "off";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[8]~3_I .lut_mask = "1111111111111111";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|full~1_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__pushPtr_value[3] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popPtr_value[3] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__full~0 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|full~1 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|full~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|full~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|full~1_I .lut_mask = "0909090909090909";

assign \sw[10]~input  = sw[10];

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal62~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[2] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[6] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[4] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal62~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal62~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal62~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal62~0_I .lut_mask = "5454545454545454";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1 ),
	.sclr(\Murax:murax|VexRiscv:system_cpu|Equal62~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[1] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[1]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[1]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[5]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[5] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[5] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[5]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[5]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~2_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isValid ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_ENV_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_MEMORY_ENABLE ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_INSTRUCTION[5] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~2 ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~2_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~2_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~2_I .lut_mask = "0400040004000400";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~1_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isValid ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_haltItself~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_haltItself~1 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_haltItself~2 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_flushAll~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~1 ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~1_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~1_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~1_I .lut_mask = "4404000044040000";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitude[0]~1 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[0]~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[0] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[0]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[0]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitude[0]~1_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[0] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_amplitudeReg[0] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitude[0]~1 ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitude[0]~1_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitude[0]~1_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitude[0]~1_I .lut_mask = "B8B8B8B8B8B8B8B8";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add5~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_amplitude[1]~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_amplitude[0]~1 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Add5~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add5~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add5~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add5~0_I .lut_mask = "6666666666666666";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add5~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[0]~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[1] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[1]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[1]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitude[1]~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_amplitudeReg[1] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitude[1]~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitude[1]~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitude[1]~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitude[1]~0_I .lut_mask = "4747474747474747";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add5~4_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[2] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_amplitudeReg[2] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_amplitude[1]~0 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_amplitude[0]~1 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Add5~4 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add5~4_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add5~4_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add5~4_I .lut_mask = "4747B8474747B847";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add5~4 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[0]~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[2] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[2]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[2]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add5~1_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[2] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_amplitudeReg[2] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_amplitude[1]~0 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_amplitude[0]~1 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Add5~1 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add5~1_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add5~1_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add5~1_I .lut_mask = "0000B8000000B800";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add5~3_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[3] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_amplitudeReg[3] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add5~1 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Add5~3 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add5~3_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add5~3_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add5~3_I .lut_mask = "53AC53AC53AC53AC";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[3]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add5~3 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[0]~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[3] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[3]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[3]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add5~2_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[4] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[3] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_amplitudeReg[3] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_amplitudeReg[4] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add5~1 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Add5~2 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add5~2_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add5~2_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add5~2_I .lut_mask = "550055FF99F0990F";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[4]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add5~2 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[0]~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[4] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[4]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[4]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|execute_arbitration_haltItself~1_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_amplitudeReg[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[2] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_amplitudeReg[3] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_amplitudeReg[2] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_haltItself~1 ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_arbitration_haltItself~1_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_arbitration_haltItself~1_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_arbitration_haltItself~1_I .lut_mask = "E4A0A0A0E4A0A0A0";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|execute_arbitration_haltItself~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[4] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_amplitudeReg[4] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[1] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[3] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_haltItself~1 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_haltItself~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_arbitration_haltItself~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_arbitration_haltItself~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_arbitration_haltItself~0_I .lut_mask = "00000000B8303030";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_flushAll~1 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_amplitudeReg[0]~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_haltItself~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive~0_I .lut_mask = "2A082A082A082A08";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive~0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_isActive~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal22~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[13] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[2] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[12] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[6] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[4] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal22~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal22~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal22~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal22~0_I .lut_mask = "0000080000000800";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal22~1_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[14] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal22~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal22~1 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal22~1_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal22~1_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal22~1_I .lut_mask = "1111111111111111";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SHIFT_CTRL[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Equal22~1 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SHIFT_CTRL[1] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SHIFT_CTRL[1]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SHIFT_CTRL[1]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[6]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[6] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[6] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[6]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[6]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[6]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[6] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[6] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[6]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[6]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux65~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal8~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal7~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[26] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a6 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[6] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux65~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux65~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux65~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux65~0_I .lut_mask = "06178E9F06178E9F";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[6]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Mux65~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[6] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[6]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[6]~I .is_wysiwyg = "true";

assign \sw[11]~input  = sw[11];

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal30~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[2] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[6] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal30~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal30~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal30~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal30~0_I .lut_mask = "4444444444444444";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_MEMORY_ADDRESS_LOW[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add2~9 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_MEMORY_ADDRESS_LOW[1] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_MEMORY_ADDRESS_LOW[1]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_MEMORY_ADDRESS_LOW[1]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ADDRESS_LOW[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_MEMORY_ADDRESS_LOW[1] ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ADDRESS_LOW[1] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ADDRESS_LOW[1]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ADDRESS_LOW[1]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_MEMORY_ADDRESS_LOW[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add2~5 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_MEMORY_ADDRESS_LOW[0] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_MEMORY_ADDRESS_LOW[0]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_MEMORY_ADDRESS_LOW[0]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ADDRESS_LOW[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_MEMORY_ADDRESS_LOW[0] ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ADDRESS_LOW[0] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ADDRESS_LOW[0]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_ADDRESS_LOW[0]~I .is_wysiwyg = "true";

assign \sw[15]~input  = sw[15];

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal43~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[12] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[13] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal43~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal43~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal43~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal43~0_I .lut_mask = "7777777777777777";

dffeas \Murax:murax|_zz_7[15]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[7] ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[15] ),
	.sload(\Murax:murax|VexRiscv:system_cpu|Equal43~0 ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_7[15] ));
defparam \Murax:murax|_zz_7[15]~I .power_up = "low";
defparam \Murax:murax|_zz_7[15]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[15]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|_zz_7[15] ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[15] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[15]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[15]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Gpio:system_gpioACtrl|ctrl_doWrite~0_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[17] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV__state ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_4 ),
	.combout(\Murax:murax|Apb3Gpio:system_gpioACtrl|ctrl_doWrite~0 ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|ctrl_doWrite~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|ctrl_doWrite~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|ctrl_doWrite~0_I .lut_mask = "0202020202020202";

stratixiv_lcell_comb \Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|__ALT_INV__Equal1~0 ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[16] ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.datad(\Murax:murax|Apb3Decoder:io_apb_decoder|__ALT_INV__io_output_PSEL[2]~0 ),
	.datae(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV__ctrl_doWrite~0 ),
	.combout(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0_I .lut_mask = "0000000400000004";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[15]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[15] ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[15] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[15]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[15]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~1_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[0] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[1] ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.combout(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~1 ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~1_I .lut_mask = "0080008000800080";

stratixiv_lcell_comb \Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[16] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.datac(\Murax:murax|Apb3Decoder:io_apb_decoder|__ALT_INV__io_output_PSEL[2]~0 ),
	.datad(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV__ctrl_doWrite~0 ),
	.datae(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV__Decoder0~1 ),
	.combout(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2_I .shared_arith = "off";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2_I .extended_lut = "off";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2_I .lut_mask = "0000000200000002";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[15]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[15] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[15] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[15]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[15]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector17~0_I (
	.dataa(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[15] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|__ALT_INV__Equal1~1 ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datae(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[15] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector17~0 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector17~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector17~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector17~0_I .lut_mask = "0100013001000130";

dffeas \Murax:murax|_zz_6[6]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add2~29 ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_6[6] ));
defparam \Murax:murax|_zz_6[6]~I .power_up = "low";
defparam \Murax:murax|_zz_6[6]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15_I (
	.dataa(\Murax:murax|__ALT_INV___zz_4 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[6] ),
	.datac(\Murax:murax|__ALT_INV___zz_6[6] ),
	.combout(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ));
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15_I .shared_arith = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15_I .extended_lut = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15_I .lut_mask = "2727272727272727";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[6]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[6] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[6]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[6]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~0_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[0] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[1] ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV__state ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_4 ),
	.datae(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[5] ),
	.dataf(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[7] ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~0 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~0_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~0_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~0_I .lut_mask = "0008000000000000";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~1_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[17] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[16] ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.datad(\Murax:murax|Apb3Decoder:io_apb_decoder|__ALT_INV__io_output_PSEL[2]~0 ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Decoder1~0 ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~1 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~1_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~1_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~1_I .lut_mask = "0000000400000004";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~3_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[4] ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[6] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Decoder1~1 ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~3 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~3_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~3_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~3_I .lut_mask = "0000000400000004";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[15]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[15] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~3 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_6[15] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[15]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[15]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~4_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[4] ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[6] ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~4 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~4_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~4_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~4_I .lut_mask = "0040004000400040";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~5_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[17] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[16] ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.datad(\Murax:murax|Apb3Decoder:io_apb_decoder|__ALT_INV__io_output_PSEL[2]~0 ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Decoder1~0 ),
	.dataf(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Decoder1~4 ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~5 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~5_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~5_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~5_I .lut_mask = "0000000000000004";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[15]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[15] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~5 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_3[15] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[15]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[15]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Selector4~3_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[6] ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|Selector4~3 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Selector4~3_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Selector4~3_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Selector4~3_I .lut_mask = "8282828282828282";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Selector4~4_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[6] ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|Selector4~4 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Selector4~4_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Selector4~4_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Selector4~4_I .lut_mask = "0606060606060606";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~0_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[15] ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[15] ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~0 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~0_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~0_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~0_I .lut_mask = "6666666666666666";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[1]~2_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__pushPtr_value[0] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__pushPtr_value[1] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__pushing~0 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[1]~2 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[1]~2_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[1]~2_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[1]~2_I .lut_mask = "3636363636363636";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[1]~2 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[1] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[1]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[1]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[2]~3_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__pushPtr_value[0] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__pushPtr_value[1] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__pushPtr_value[2] ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__pushing~0 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[2]~3 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[2]~3_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[2]~3_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[2]~3_I .lut_mask = "0F1E0F1E0F1E0F1E";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[2]~3 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[2] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[2]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[2]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[3]~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__pushPtr_value[0] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__pushPtr_value[1] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__pushPtr_value[2] ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__pushPtr_value[3] ),
	.datae(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__pushing~0 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[3]~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[3]~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[3]~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[3]~0_I .lut_mask = "00FF01FE00FF01FE";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[3]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[3]~0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[3] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[3]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[3]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~1_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__popPtr_value[0] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__popPtr_value[1] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__io_pop_valid~0 ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__popping~0 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~1 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~1_I .lut_mask = "3336333633363336";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~1 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[1] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[1]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[1]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~2_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__popPtr_value[0] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__popPtr_value[1] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__popPtr_value[2] ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__io_pop_valid~0 ),
	.datae(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__popping~0 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~2 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~2_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~2_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~2_I .lut_mask = "0F0F0F1E0F0F0F1E";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~2 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[2] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[2]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[2]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~3_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__popPtr_value[0] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__popPtr_value[1] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__popPtr_value[2] ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__popPtr_value[3] ),
	.datae(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__io_pop_valid~0 ),
	.dataf(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__popping~0 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~3 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~3_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~3_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~3_I .lut_mask = "00FF00FF00FF01FE";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[3]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~3 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[3] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[3]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|popPtr_value[3]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|full~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__pushPtr_value[0] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__popPtr_value[0] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__pushPtr_value[1] ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__popPtr_value[1] ),
	.datae(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__pushPtr_value[2] ),
	.dataf(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__popPtr_value[2] ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|full~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|full~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|full~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|full~0_I .lut_mask = "9009000000009009";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|full~1_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__pushPtr_value[3] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__popPtr_value[3] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__full~0 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|full~1 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|full~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|full~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|full~1_I .lut_mask = "0909090909090909";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[1]~5_I (
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__pushPtr_value[1] ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__popPtr_value[1] ),
	.cin(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[0]~2 ),
	.sharein(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[0]~3 ),
	.sumout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[1]~5 ),
	.cout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[1]~6 ),
	.shareout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[1]~7 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[1]~5_I .shared_arith = "on";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[1]~5_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[1]~5_I .lut_mask = "00000F000000F00F";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[2]~9_I (
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__pushPtr_value[2] ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__popPtr_value[2] ),
	.cin(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[1]~6 ),
	.sharein(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[1]~7 ),
	.sumout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[2]~9 ),
	.cout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[2]~10 ),
	.shareout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[2]~11 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[2]~9_I .shared_arith = "on";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[2]~9_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[2]~9_I .lut_mask = "00000F000000F00F";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[3]~13_I (
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__pushPtr_value[3] ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__popPtr_value[3] ),
	.cin(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[2]~10 ),
	.sharein(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[2]~11 ),
	.sumout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[3]~13 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[3]~13_I .shared_arith = "on";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[3]~13_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_occupancy[3]~13_I .lut_mask = "000000000000F00F";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|Add0~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__io_occupancy[0]~1 ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__io_occupancy[1]~5 ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__io_occupancy[2]~9 ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__io_occupancy[3]~13 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|Add0~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|Add0~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|Add0~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|Add0~0_I .lut_mask = "8000800080008000";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[20]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[20] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[20] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[20]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[20]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[20]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[20] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[20] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[20]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[20]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux51~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal8~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal7~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[31] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a20 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[20] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux51~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux51~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux51~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux51~0_I .lut_mask = "06178E9F06178E9F";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[20]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Mux51~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[20] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[20]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[20]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|_zz_82[15]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[15]~3 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.q(\Murax:murax|VexRiscv:system_cpu|_zz_82[15] ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[15]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[15]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_68[15]~1_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_82[15] ),
	.datac(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[15]~3 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_68[15]~1 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_68[15]~1_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_68[15]~1_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_68[15]~1_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[15]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_68[15]~1 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[15] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[15]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[15]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[15] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isStuck~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isStuck~1 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_82[15] ),
	.dataf(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[15]~3 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5_I .lut_mask = "33303335333A333F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[16] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isStuck~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isStuck~1 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_82[16] ),
	.dataf(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[16]~4 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6_I .lut_mask = "33303335333A333F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal12~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[13] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[14] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[2] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[12] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[6] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[5] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal12~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal12~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal12~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal12~0_I .lut_mask = "30B030B03FBF30B0";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Equal12~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[1]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal54~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[13] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[14] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[2] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal54~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal54~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal54~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal54~0_I .lut_mask = "4040404040404040";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Equal54~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_CTRL[0]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[18]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[18] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[18] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[18]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[18]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[18]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[18] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[18] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[18]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[18]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux53~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal8~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal7~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[31] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a18 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[18] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux53~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux53~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux53~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux53~0_I .lut_mask = "06178E9F06178E9F";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[18]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Mux53~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[18] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[18]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[18]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[18] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isStuck~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isStuck~1 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_82[18] ),
	.dataf(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[18]~6 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8_I .lut_mask = "33303335333A333F";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[19]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[19] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[19] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[19]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[19]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[19]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[19] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[19] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[19]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[19]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux52~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal8~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal7~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[31] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a19 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[19] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux52~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux52~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux52~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux52~0_I .lut_mask = "06178E9F06178E9F";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[19]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Mux52~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[19] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[19]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[19]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[19]~40 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_a_first_bit_number = 19;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_b_first_bit_number = 19;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Selector79~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[19] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal62~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal30~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a19 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Selector79~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Selector79~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector79~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector79~0_I .lut_mask = "05CD05CD05CD05CD";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[19]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Selector79~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[19] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[19]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[19]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add2~77_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC_USE_SUB_LESS ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[18] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[18] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add2~74 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add2~77 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add2~78 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add2~77_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~77_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~77_I .lut_mask = "0000FF00000055AA";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add2~81_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC_USE_SUB_LESS ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[19] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[19] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add2~78 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add2~81 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add2~82 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add2~81_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~81_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~81_I .lut_mask = "0000FF00000055AA";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[19]~70_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[18] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[20] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal66~0 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[18] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[20] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[19]~70 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[19]~70_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[19]~70_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[19]~70_I .lut_mask = "0A220A775F225F77";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal58~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[2] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[12] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal58~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal58~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal58~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal58~0_I .lut_mask = "7777777777777777";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Equal58~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[1] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[1]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[1]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal59~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[13] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[2] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[12] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal59~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal59~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal59~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal59~0_I .lut_mask = "7B7B7B7B7B7B7B7B";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Equal59~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[0] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[0]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_ALU_BITWISE_CTRL[0]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux20~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[19] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[19] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux20~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux20~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux20~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux20~0_I .lut_mask = "449F449F449F449F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[19]~71_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~1 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~81 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[1] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[0] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[19]~70 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux20~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[19]~71 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[19]~71_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[19]~71_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[19]~71_I .lut_mask = "200275572A027F57";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_CsrPlugin_writeInstruction~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~1 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2_I .lut_mask = "4444444444444444";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_58[19]~71 ),
	.sclr(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[19]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[19] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[19]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[19]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[19]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[19]~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[19] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[19]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[19]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[13]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[13] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[13]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[13]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[13]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[13] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[13] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[13]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[13]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[12]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[12] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[12] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[12]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[12]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[12]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[12] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[12] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[12]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[12]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_arbitration_isValid ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_ENABLE ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_INSTRUCTION[13] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_INSTRUCTION[12] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10_I .lut_mask = "0111011101110111";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_arbitration_isValid ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_ENABLE ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_INSTRUCTION[13] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11_I .lut_mask = "1010101010101010";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[19]~40_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_86[8] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_88[16] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[19] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[19] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[19]~40 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[19]~40_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[19]~40_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[19]~40_I .lut_mask = "0F0F00FF55553333";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[21] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isStuck~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isStuck~1 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_82[21] ),
	.dataf(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[21]~14 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1_I .lut_mask = "33303335333A333F";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[22]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[22] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[22] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[22]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[22]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[22]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[22] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[22] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[22]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[22]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux49~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal8~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal7~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[31] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a22 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[22] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux49~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux49~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux49~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux49~0_I .lut_mask = "06178E9F06178E9F";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[22]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Mux49~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[22] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[22]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[22]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[22]~37 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_a_first_bit_number = 22;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_b_first_bit_number = 22;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Selector76~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[22] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal62~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal30~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a22 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Selector76~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Selector76~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector76~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector76~0_I .lut_mask = "05CD05CD05CD05CD";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[22]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Selector76~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[22] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[22]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[22]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[21]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[21] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[21] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[21]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[21]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[21]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[21] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[21] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[21]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[21]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux50~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal8~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal7~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[31] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a21 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[21] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux50~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux50~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux50~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux50~0_I .lut_mask = "06178E9F06178E9F";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[21]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Mux50~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[21] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[21]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[21]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[21]~38 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_a_first_bit_number = 21;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_b_first_bit_number = 21;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Selector77~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[21] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal62~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal30~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a21 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Selector77~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Selector77~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector77~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector77~0_I .lut_mask = "05CD05CD05CD05CD";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[21]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Selector77~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[21] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[21]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[21]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add2~85_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC_USE_SUB_LESS ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[20] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[20] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add2~82 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add2~85 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add2~86 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add2~85_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~85_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~85_I .lut_mask = "0000FF00000055AA";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add2~89_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC_USE_SUB_LESS ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[21] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[21] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add2~86 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add2~89 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add2~90 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add2~89_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~89_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~89_I .lut_mask = "0000FF00000055AA";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add2~93_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC_USE_SUB_LESS ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[22] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[22] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add2~90 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add2~93 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add2~94 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add2~93_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~93_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~93_I .lut_mask = "0000FF00000055AA";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[23]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[23] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[23] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[23]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[23]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[23]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[23] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[23] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[23]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[23]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux48~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal8~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal7~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[31] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a23 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[23] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux48~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux48~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux48~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux48~0_I .lut_mask = "06178E9F06178E9F";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[23]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Mux48~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[23] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[23]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[23]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add2~97_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC_USE_SUB_LESS ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[23] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[23] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add2~94 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add2~97 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add2~98 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add2~97_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~97_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~97_I .lut_mask = "0000FF00000055AA";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Selector7~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[0] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[12] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[13] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[8] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Selector7~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Selector7~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector7~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector7~0_I .lut_mask = "4575457545754575";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[24]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[24] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[24] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[24]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[24]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[24]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[24] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[24] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[24]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[24]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux47~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal8~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal7~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[31] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a24 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[24] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux47~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux47~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux47~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux47~0_I .lut_mask = "06178E9F06178E9F";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[24]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Mux47~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[24] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[24]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[24]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add2~101_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC_USE_SUB_LESS ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[24] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[24] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add2~98 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add2~101 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add2~102 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add2~101_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~101_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~101_I .lut_mask = "0000FF00000055AA";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux15~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[24] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[24] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux15~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux15~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux15~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux15~0_I .lut_mask = "449F449F449F449F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[23] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isStuck~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isStuck~1 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_82[23] ),
	.dataf(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[23]~16 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3_I .lut_mask = "33303335333A333F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[24] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isStuck~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isStuck~1 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_82[24] ),
	.dataf(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[24]~12 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4_I .lut_mask = "33303335333A333F";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[25]~34 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_a_first_bit_number = 25;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_b_first_bit_number = 25;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[25]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[25] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[25] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[25]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[25]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[25]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[25] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[25] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[25]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[25]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux46~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal8~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal7~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[31] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a25 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[25] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux46~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux46~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux46~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux46~0_I .lut_mask = "06178E9F06178E9F";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[25]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Mux46~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[25] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[25]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[25]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add2~105_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC_USE_SUB_LESS ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[25] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[25] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add2~102 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add2~105 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add2~106 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add2~105_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~105_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~105_I .lut_mask = "0000FF00000055AA";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux14~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[25] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[25] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux14~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux14~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux14~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux14~0_I .lut_mask = "449F449F449F449F";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[26]~33 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_a_first_bit_number = 26;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_b_first_bit_number = 26;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[26]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[26] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[26] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[26]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[26]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[26]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[26] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[26] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[26]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[26]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux45~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal8~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal7~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[31] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a26 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[26] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux45~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux45~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux45~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux45~0_I .lut_mask = "06178E9F06178E9F";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[26]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Mux45~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[26] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[26]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[26]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add2~109_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC_USE_SUB_LESS ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[26] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[26] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add2~106 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add2~109 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add2~110 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add2~109_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~109_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~109_I .lut_mask = "0000FF00000055AA";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux13~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[26] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[26] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux13~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux13~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux13~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux13~0_I .lut_mask = "449F449F449F449F";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[27]~32 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_a_first_bit_number = 27;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_b_first_bit_number = 27;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[27]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[27] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|_zz_145~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[27] ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[27]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[27]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add3~93_I (
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[26] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add3~90 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add3~93 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add3~94 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add3~93_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~93_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~93_I .lut_mask = "0000FFFF000000FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add3~97_I (
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[27] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add3~94 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add3~97 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add3~98 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add3~97_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~97_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~97_I .lut_mask = "0000FFFF000000FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[27]~I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~97 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[27] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[27]~I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[27]~I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[27]~I .lut_mask = "5555555555555555";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~10_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isFiring~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_flushAll~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~1 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[27] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[27] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~10 ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~10_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~10_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~10_I .lut_mask = "0044B1F50044B1F5";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[27]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[27] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[27]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[27]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[27]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[27] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[27] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[27]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[27]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[31]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[31] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[31] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[31]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[31]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[26]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[26] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[26]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[26]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[26]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[26] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[26] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[26]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[26]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[25]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[25] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[25]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[25]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[25]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[25] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[25] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[25]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[25]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[24]~35 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_a_first_bit_number = 24;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_b_first_bit_number = 24;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[24]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a24 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[24] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[24]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[24]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[24]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[24] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[24] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[24]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[24]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[23]~36 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_a_first_bit_number = 23;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_b_first_bit_number = 23;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[23]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a23 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[23] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[23]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[23]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[23]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[23] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[23] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[23]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[23]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[22]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a22 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[22] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[22]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[22]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[22]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[22] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[22] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[22]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[22]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[21]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a21 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[21] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[21]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[21]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[21]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[21] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[21] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[21]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[21]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[20]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[20] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[20]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[20]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[20]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[20] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[20] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[20]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[20]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[19]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a19 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[19] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[19]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[19]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[19]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[19] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[19] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[19]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[19]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[19]~5_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[19] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[19] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[19]~5 ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[19]~5_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[19]~5_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[19]~5_I .lut_mask = "01EF01EF01EF01EF";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[19]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[19] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[19] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[19]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[19]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[18]~41 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_a_first_bit_number = 18;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_b_first_bit_number = 18;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[18]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a18 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[18] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[18]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[18]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[18]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[18] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[18] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[18]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[18]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[18]~6_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[18] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[18] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[18]~6 ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[18]~6_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[18]~6_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[18]~6_I .lut_mask = "01EF01EF01EF01EF";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[18]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[18] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[18] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[18]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[18]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[17]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[17] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[17]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[17]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[17]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[17] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[17] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[17]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[17]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[17]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[17] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[17] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[17]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[17]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[17]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[17] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[17] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[17]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[17]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[17]~7_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[17] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[17] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[17]~7 ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[17]~7_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[17]~7_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[17]~7_I .lut_mask = "01EF01EF01EF01EF";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[17]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[17] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[17] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[17]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[17]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[16]~12 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_a_first_bit_number = 16;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_b_first_bit_number = 16;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[16]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a16 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[16] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[16]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[16]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[16]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[16] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[16] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[16]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[16]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[16]~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[16] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[16] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[16]~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[16]~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[16]~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[16]~0_I .lut_mask = "01EF01EF01EF01EF";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[16]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[16] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[16] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[16]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[16]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[15]~14 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_a_first_bit_number = 15;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_b_first_bit_number = 15;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[15]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a15 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[15] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[15]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[15]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[15]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[15] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[15] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[15]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[15]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[15]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[15] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[15] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[15]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[15]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[15]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[15] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[15] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[15]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[15]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[15]~1_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[15] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[15] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[15]~1 ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[15]~1_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[15]~1_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[15]~1_I .lut_mask = "01EF01EF01EF01EF";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[15]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[15] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[15] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[15]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[15]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[14]~16 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_a_first_bit_number = 14;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_b_first_bit_number = 14;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[14]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[14] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[14] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[14]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[14]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[14]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[14] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[14] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[14]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[14]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux57~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal8~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal7~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[31] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a14 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[14] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux57~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux57~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux57~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux57~0_I .lut_mask = "06178E9F06178E9F";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[14]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Mux57~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[14] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[14]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[14]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Selector84~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[14] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal62~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal30~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a14 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Selector84~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Selector84~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector84~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector84~0_I .lut_mask = "05CD05CD05CD05CD";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[14]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Selector84~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[14] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[14]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[14]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[13]~17 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_a_first_bit_number = 13;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_b_first_bit_number = 13;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Selector85~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[13] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal62~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal30~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a13 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Selector85~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Selector85~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector85~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector85~0_I .lut_mask = "05CD05CD05CD05CD";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[13]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Selector85~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[13] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[13]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[13]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[11]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[11] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[11] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[11]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[11]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[11]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[11] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[11] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[11]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[11]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux60~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal8~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal7~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[31] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a11 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[11] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux60~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux60~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux60~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux60~0_I .lut_mask = "06178E9F06178E9F";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[11]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Mux60~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[11] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[11]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[11]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[11]~19 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_a_first_bit_number = 11;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_b_first_bit_number = 11;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[11]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11 ),
	.sclr(\Murax:murax|VexRiscv:system_cpu|Equal62~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[11] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[11]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[11]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[10]~20 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_a_first_bit_number = 10;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_b_first_bit_number = 10;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[10]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10 ),
	.sclr(\Murax:murax|VexRiscv:system_cpu|Equal62~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[10] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[10]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[10]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[13]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[13] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[13]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[13]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Selector2~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[12] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[13] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[5] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[13] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Selector2~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Selector2~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector2~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector2~0_I .lut_mask = "0B4F0B4F0B4F0B4F";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[29]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[29] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|_zz_145~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[29] ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[29]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[29]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[28]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[28] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|_zz_145~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[28] ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[28]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[28]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add3~101_I (
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[28] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add3~98 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add3~101 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add3~102 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add3~101_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~101_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~101_I .lut_mask = "0000FFFF000000FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[28]~I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~101 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[28] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[28]~I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[28]~I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[28]~I .lut_mask = "5555555555555555";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~19_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isFiring~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_flushAll~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~1 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[28] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[28] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~19 ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~19_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~19_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~19_I .lut_mask = "0044B1F50044B1F5";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[28]~31 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_a_first_bit_number = 28;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_b_first_bit_number = 28;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[28]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[28] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[28] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[28]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[28]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[28]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[28] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[28] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[28]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[28]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux43~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal8~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal7~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[31] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a28 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[28] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux43~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux43~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux43~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux43~0_I .lut_mask = "06178E9F06178E9F";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[28]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Mux43~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[28] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[28]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[28]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Selector70~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal62~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal30~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[28] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a28 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Selector70~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Selector70~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector70~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector70~0_I .lut_mask = "03AB03AB03AB03AB";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[28]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Selector70~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[28] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[28]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[28]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add2~113_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC_USE_SUB_LESS ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[27] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[27] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add2~110 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add2~113 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add2~114 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add2~113_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~113_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~113_I .lut_mask = "0000FF00000055AA";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add2~117_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC_USE_SUB_LESS ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[28] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[28] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add2~114 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add2~117 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add2~118 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add2~117_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~117_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~117_I .lut_mask = "0000FF00000055AA";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux11~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[28] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[28] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux11~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux11~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux11~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux11~0_I .lut_mask = "449F449F449F449F";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[29]~30 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_a_first_bit_number = 29;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_b_first_bit_number = 29;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Selector69~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[29] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal62~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal30~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a29 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Selector69~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Selector69~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector69~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector69~0_I .lut_mask = "05CD05CD05CD05CD";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[29]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Selector69~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[29] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[29]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[29]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[28]~52_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[29] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[27] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal66~0 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[29] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[27] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[28]~52 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[28]~52_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[28]~52_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[28]~52_I .lut_mask = "220A770A225F775F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[28]~53_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~1 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~117 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[1] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[0] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux11~0 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[28]~52 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[28]~53 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[28]~53_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[28]~53_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[28]~53_I .lut_mask = "20022A0275577F57";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[28]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_58[28]~53 ),
	.sclr(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[28] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[28]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[28]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[28]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[28] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[28] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[28]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[28]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[28]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[28]~26 ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[28] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[28]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[28]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[28]~31_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_86[8] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_88[16] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[28] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[28] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[28]~31 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[28]~31_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[28]~31_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[28]~31_I .lut_mask = "0F0F00FF55553333";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[28]~31 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_a_first_bit_number = 28;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_b_first_bit_number = 28;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[28]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a28 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[28] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[28]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[28]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[28]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[28] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[28] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[28]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[28]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add4~109_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[27] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[27] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[31] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add4~106 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add4~109 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add4~110 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add4~109_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~109_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~109_I .lut_mask = "0000FF00000001EF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add4~113_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[28] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[28] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[31] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add4~110 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add4~113 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add4~114 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add4~113_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~113_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~113_I .lut_mask = "0000FF00000001EF";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[28]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add4~113 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[28] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[28]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[28]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isValid ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_haltItself~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_haltItself~1 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_haltItself~2 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_BRANCH_DO ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1_I .lut_mask = "0000440400004404";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal21~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[13] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[12] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[6] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[4] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[29] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal21~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal21~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal21~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal21~0_I .lut_mask = "0008000000080000";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_IS_EBREAK~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Equal21~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_IS_EBREAK ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_IS_EBREAK~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_IS_EBREAK~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_140~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isValid ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_haltItself~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_haltItself~1 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_haltItself~2 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_flushAll~0 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_isValid ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_140~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_140~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_140~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_140~0_I .lut_mask = "00000000BBFBFFFF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_60~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[15] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[16] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[17] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[18] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[19] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[13] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_60~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_60~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_60~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_60~0_I .lut_mask = "FFFFFFFF7FFFFFFF";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_CSR_WRITE_OPCODE~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_60~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_CSR_WRITE_OPCODE ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_CSR_WRITE_OPCODE~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_CSR_WRITE_OPCODE~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|always6~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_isValid ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_CSR_WRITE_OPCODE ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_IS_CSR ),
	.combout(\Murax:murax|VexRiscv:system_cpu|always6~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|always6~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|always6~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|always6~0_I .lut_mask = "0101010101010101";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|always6~1_I (
	.dataa(\Murax:murax|__ALT_INV___zz_4 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_isValid ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_MEMORY_ENABLE ),
	.combout(\Murax:murax|VexRiscv:system_cpu|always6~1 ));
defparam \Murax:murax|VexRiscv:system_cpu|always6~1_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|always6~1_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|always6~1_I .lut_mask = "0101010101010101";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_haltItself~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_haltItself~1 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_haltItself~2 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_CsrPlugin_readDataRegValid ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__always6~0 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__always6~1 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~0_I .lut_mask = "A2A200A200000000";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|DebugPlugin_haltIt~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_amplitudeReg[0]~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_haltItself~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_isStuck~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_IS_EBREAK ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_140~0 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__DebugPlugin_haltIt ),
	.combout(\Murax:murax|VexRiscv:system_cpu|DebugPlugin_haltIt~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|DebugPlugin_haltIt~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|DebugPlugin_haltIt~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|DebugPlugin_haltIt~0_I .lut_mask = "0000000BFFFFFFFF";

dffeas \Murax:murax|VexRiscv:system_cpu|DebugPlugin_haltIt~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|DebugPlugin_haltIt~0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|DebugPlugin_haltIt ));
defparam \Murax:murax|VexRiscv:system_cpu|DebugPlugin_haltIt~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|DebugPlugin_haltIt~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_iBus_cmd_ready~0_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.datab(\Murax:murax|__ALT_INV___zz_4 ),
	.datac(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__always0~0 ),
	.datad(\Murax:murax|__ALT_INV__Equal2~1 ),
	.combout(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_iBus_cmd_ready~0 ));
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_iBus_cmd_ready~0_I .shared_arith = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_iBus_cmd_ready~0_I .extended_lut = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_iBus_cmd_ready~0_I .lut_mask = "C080C080C080C080";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_IBusSimplePlugin_pendingCmd~0_I (
	.dataa(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__rspTarget ),
	.datab(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_valid ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_IBusSimplePlugin_pendingCmd ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__iBus_cmd_valid~2 ),
	.datae(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__io_iBus_cmd_ready~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_IBusSimplePlugin_pendingCmd~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_IBusSimplePlugin_pendingCmd~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_IBusSimplePlugin_pendingCmd~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_IBusSimplePlugin_pendingCmd~0_I .lut_mask = "070707FF070707FF";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_IBusSimplePlugin_pendingCmd~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_IBusSimplePlugin_pendingCmd~0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_IBusSimplePlugin_pendingCmd ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_IBusSimplePlugin_pendingCmd~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_IBusSimplePlugin_pendingCmd~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|io_interrupt~I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__io_pop_valid~0 ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|__ALT_INV__bridge_interruptCtrl_readIntEnable ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popping~2 ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|__ALT_INV__bridge_interruptCtrl_writeIntEnable ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|io_interrupt ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|io_interrupt~I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|io_interrupt~I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|io_interrupt~I .lut_mask = "03AB03AB03AB03AB";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MEIP~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|io_interrupt ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MEIP ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MEIP~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MEIP~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_183[0]~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[11] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[14] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[12] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[13] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[11] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_183[0]~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_183[0]~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_183[0]~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_183[0]~0_I .lut_mask = "444044FB444044FB";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[30]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[30] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[30] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[30]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[30]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[29]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[29] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[29] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[29]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[29]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[28]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[28] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[28] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[28]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[28]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[27]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[27] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[27] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[27]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[27]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[25]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[25] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[25] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[25]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[25]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal50~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[31] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[30] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[29] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[28] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[27] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[25] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal50~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal50~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal50~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal50~0_I .lut_mask = "0008000000000000";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[24]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[24] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[24] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[24]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[24]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[23]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[23] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[23] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[23]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[23]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[20]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[20] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[20] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[20]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[20]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal50~1_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[24] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[23] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[20] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal50~1 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal50~1_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal50~1_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal50~1_I .lut_mask = "8080808080808080";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[22]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[22] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[22] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[22]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[22]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal51~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[21] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[22] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal51~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal51~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal51~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal51~0_I .lut_mask = "2222222222222222";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MSIE~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_CsrPlugin_readDataRegValid ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__always6~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[26] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal50~0 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal50~1 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal51~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MSIE~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MSIE~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MSIE~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MSIE~0_I .lut_mask = "0000000000000010";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MEIE~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_183[0]~0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MSIE~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MEIE ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MEIE~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MEIE~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_185[0]~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[3] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[14] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[12] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[13] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[18] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[3] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_185[0]~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_185[0]~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_185[0]~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_185[0]~0_I .lut_mask = "4440777044FB77F8";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal51~1_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[26] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal50~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal50~1 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal51~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal51~1 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal51~1_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal51~1_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal51~1_I .lut_mask = "0001000100010001";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MSIP~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_CsrPlugin_readDataRegValid ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__always6~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mip_MSIP ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_185[0]~0 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal51~1 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MSIP~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MSIP~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MSIP~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MSIP~0_I .lut_mask = "0F0F0E1F0F0F0E1F";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MSIP~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MSIP~0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MSIP ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MSIP~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MSIP~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MSIE~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_185[0]~0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MSIE~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MSIE ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MSIE~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MSIE~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|CsrPlugin_interrupt~1_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mip_MEIP ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mie_MEIE ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mip_MSIP ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mie_MSIE ),
	.combout(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_interrupt~1 ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_interrupt~1_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_interrupt~1_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_interrupt~1_I .lut_mask = "EEE0EEE0EEE0EEE0";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_74~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_arbitration_isValid ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_ENV_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isValid ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_74~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_74~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_74~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_74~0_I .lut_mask = "0202020202020202";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal53~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[22] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal50~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal50~1 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal53~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal53~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal53~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal53~0_I .lut_mask = "0202020202020202";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_CsrPlugin_readDataRegValid ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__always6~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[26] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[21] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal53~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~0_I .lut_mask = "0000100000001000";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[7]~23 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_a_first_bit_number = 7;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_b_first_bit_number = 7;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[7]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7 ),
	.sclr(\Murax:murax|VexRiscv:system_cpu|Equal62~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[7] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[7]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[7]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_184[0]~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[7] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[14] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[12] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[13] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[7] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_184[0]~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_184[0]~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_184[0]~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_184[0]~0_I .lut_mask = "444044FB444044FB";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPIE~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~1 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mstatus_MPP~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mstatus_MPIE ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_184[0]~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPIE~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPIE~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPIE~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPIE~0_I .lut_mask = "4C7F4C7F4C7F4C7F";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPIE~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPIE~0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPIE ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPIE~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPIE~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MIE~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mstatus_MIE ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~1 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_74~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mstatus_MPP~0 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_185[0]~0 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mstatus_MPIE ),
	.combout(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MIE~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MIE~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MIE~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MIE~0_I .lut_mask = "400040FF4F004FFF";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MIE~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MIE~0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MIE ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MIE~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MIE~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|CsrPlugin_interrupt~2_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__DebugPlugin_haltIt ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mstatus_MIE ),
	.combout(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_interrupt~2 ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_interrupt~2_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_interrupt~2_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_interrupt~2_I .lut_mask = "2222222222222222";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~0_I (
	.dataa(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__rspTarget ),
	.datab(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_valid ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_IBusSimplePlugin_pendingCmd ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_interrupt~0 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_interrupt~1 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_interrupt~2 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~0_I .lut_mask = "F8F8F8F80000F800";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~3_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_isStuck~1 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_IS_EBREAK ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_140~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__DebugPlugin_haltIt ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__iBus_cmd_valid~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~3 ));
defparam \Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~3_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~3_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~3_I .lut_mask = "0000FE000000FE00";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isValid~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_flushAll~1 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_isValid ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_amplitudeReg[0]~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_haltItself~0 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_isStuck~0 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_IS_EBREAK ),
	.combout(\Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isValid~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isValid~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isValid~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isValid~0_I .lut_mask = "AAAAAAAAAAAA8A88";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~2_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~1 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[16]~1 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_74~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~2 ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~2_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~2_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~2_I .lut_mask = "8080808080808080";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_arbitration_isValid ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_arbitration_isStuck~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__iBus_cmd_valid~3 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_arbitration_isValid~0 ),
	.datae(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__io_iBus_cmd_ready~0 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[16]~2 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3_I .lut_mask = "FFFFFFFF00000001";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[28]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~19 ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[28] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sload(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[28] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[28]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[28]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add3~105_I (
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[29] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add3~102 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add3~105 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add3~106 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add3~105_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~105_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~105_I .lut_mask = "0000FFFF000000FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[29]~I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~105 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[29] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[29]~I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[29]~I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[29]~I .lut_mask = "5555555555555555";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~20_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isFiring~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_flushAll~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~1 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[29] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[29] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~20 ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~20_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~20_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~20_I .lut_mask = "0044B1F50044B1F5";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[29]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a29 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[29] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[29]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[29]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[29]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[29] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[29] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[29]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[29]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add4~117_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[29] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[29] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[31] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add4~114 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add4~117 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add4~118 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add4~117_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~117_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~117_I .lut_mask = "0000FF00000001EF";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[29]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add4~117 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[29] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[29]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[29]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[29]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~20 ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[29] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sload(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[29] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[29]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[29]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[29]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[29] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[29] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[29]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[29]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[29]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[29] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[29] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[29]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[29]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux42~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal8~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal7~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[31] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a29 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[29] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux42~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux42~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux42~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux42~0_I .lut_mask = "06178E9F06178E9F";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[29]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Mux42~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[29] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[29]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[29]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add2~121_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC_USE_SUB_LESS ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[29] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[29] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add2~118 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add2~121 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add2~122 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add2~121_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~121_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~121_I .lut_mask = "0000FF00000055AA";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux10~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[29] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[29] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux10~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux10~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux10~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux10~0_I .lut_mask = "449F449F449F449F";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[30]~29 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_a_first_bit_number = 30;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_b_first_bit_number = 30;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[30]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[30] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|_zz_145~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[30] ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[30]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[30]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add3~109_I (
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[30] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add3~106 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add3~109 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add3~110 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add3~109_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~109_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~109_I .lut_mask = "0000FFFF000000FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[30]~I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~109 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[30] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[30]~I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[30]~I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[30]~I .lut_mask = "5555555555555555";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~8_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isFiring~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_flushAll~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~1 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[30] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[30] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~8 ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~8_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~8_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~8_I .lut_mask = "0044B1F50044B1F5";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[30]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[30] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[30]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[30]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[30]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[30] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[30] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[30]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[30]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add4~121_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[30] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[30] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[31] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add4~118 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add4~121 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add4~122 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add4~121_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~121_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~121_I .lut_mask = "0000FF00000001EF";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[30]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add4~121 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[30] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[30]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[30]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[30]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~8 ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[30] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sload(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[30] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[30]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[30]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[30]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[30] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[30] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[30]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[30]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[30]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[30] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[30] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[30]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[30]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux41~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal8~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal7~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[31] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a30 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[30] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux41~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux41~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux41~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux41~0_I .lut_mask = "06178E9F06178E9F";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[30]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Mux41~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[30] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[30]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[30]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux9~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[30] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[30] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux9~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux9~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux9~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux9~0_I .lut_mask = "449F449F449F449F";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[31]~28 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_a_first_bit_number = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_b_first_bit_number = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_arbitration_isFiring~I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_arbitration_isValid ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_arbitration_isStuck~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__iBus_cmd_valid~3 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_arbitration_isValid~0 ),
	.datae(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__io_iBus_cmd_ready~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_arbitration_isFiring ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_arbitration_isFiring~I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_arbitration_isFiring~I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_arbitration_isFiring~I .lut_mask = "0000000100000001";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add3~113_I (
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[31] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add3~110 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add3~113 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add3~113_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~113_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~113_I .lut_mask = "0000FFFF0000FF00";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[31]~I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~113 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[31] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[31]~I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[31]~I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[31]~I .lut_mask = "5555555555555555";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[31]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[31] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[31]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[31]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[31]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[31] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[31] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[31]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[31]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add4~125_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[31] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[31] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[31] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add4~122 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add4~125 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add4~125_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~125_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~125_I .lut_mask = "0000FF00000001EF";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[31]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add4~125 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[31] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[31]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[31]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[31]~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[31] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[31]~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[31]~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[31]~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[31]~0_I .lut_mask = "AAAAAAAAAAAAAAAA";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[31]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[31]~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|_zz_145~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[31] ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[31]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[31]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~14_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~1 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[16]~1 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_74~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_BRANCH_CALC[31] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[31] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~14 ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~14_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~14_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~14_I .lut_mask = "40734C7F40734C7F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~15_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[31] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_arbitration_isFiring ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[16]~2 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[31] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg~14 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~15 ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~15_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~15_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~15_I .lut_mask = "F7F40000F7F40000";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[31]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~15 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[31] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[31]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[31]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[31]~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[31] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[31]~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[31]~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[31]~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[31]~0_I .lut_mask = "AAAAAAAAAAAAAAAA";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[31]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[31]~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[31] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[31]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[31]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[31]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[31] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[31] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[31]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[31]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux40~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal8~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal7~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[31] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a31 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[31] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux40~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux40~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux40~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux40~0_I .lut_mask = "06178E9F06178E9F";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[31]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Mux40~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[31] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[31]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[31]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add2~125_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC_USE_SUB_LESS ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[30] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[30] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add2~122 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add2~125 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add2~126 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add2~125_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~125_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~125_I .lut_mask = "0000FF00000055AA";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add2~129_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC_USE_SUB_LESS ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[31] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[31] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add2~126 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add2~129 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add2~129_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~129_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~129_I .lut_mask = "0000FF00000055AA";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[0]~45_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_CsrPlugin_writeInstruction~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~1 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[1] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[0] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[0]~45 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[0]~45_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[0]~45_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[0]~45_I .lut_mask = "8008800880088008";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_141~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_isValid ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SHIFT_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SHIFT_CTRL[0] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_141~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_141~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_141~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_141~0_I .lut_mask = "1515151515151515";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[24]~29_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal0~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[1] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[0] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[24]~29 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[24]~29_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[24]~29_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[24]~29_I .lut_mask = "0D000D000D000D00";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux8~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[31] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[31] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux8~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux8~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux8~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux8~0_I .lut_mask = "449F449F449F449F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_115[31]~4_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[30] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[30] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[31] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[31] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SHIFT_CTRL[1] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_115[31]~4 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_115[31]~4_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_115[31]~4_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_115[31]~4_I .lut_mask = "555533330F0F00FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[31]~46_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_CsrPlugin_writeInstruction~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SHIFT_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~1 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[24]~29 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux8~0 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_115[31]~4 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[31]~46 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[31]~46_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[31]~46_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[31]~46_I .lut_mask = "000000AA030303AB";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[31]~47_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~1 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~129 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[0]~22 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[0]~45 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[31]~46 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[31]~47 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[31]~47_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[31]~47_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[31]~47_I .lut_mask = "0A3BFFFF0A3BFFFF";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[31]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_58[31]~47 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[31] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[31]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[31]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[31]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[31] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[31] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[31]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[31]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[31]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[31]~25 ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[31] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[31]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[31]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[31]~28_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_86[8] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_88[16] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[31] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[31] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[31]~28 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[31]~28_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[31]~28_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[31]~28_I .lut_mask = "0F0F00FF55553333";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[31]~28 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_a_first_bit_number = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_b_first_bit_number = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a31~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Selector67~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal62~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[31] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal30~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a31 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Selector67~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Selector67~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector67~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector67~0_I .lut_mask = "03AB03AB03AB03AB";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[31]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Selector67~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[31] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[31]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[31]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[30]~48_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[31] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[29] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal66~0 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[31] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[29] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[30]~48 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[30]~48_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[30]~48_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[30]~48_I .lut_mask = "220A770A225F775F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[30]~49_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~1 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~125 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[1] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[0] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux9~0 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[30]~48 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[30]~49 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[30]~49_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[30]~49_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[30]~49_I .lut_mask = "20022A0275577F57";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[30]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_58[30]~49 ),
	.sclr(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[30] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[30]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[30]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[30]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[30] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[30] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[30]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[30]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[30]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[30]~23 ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[30] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[30]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[30]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[30]~29_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_86[8] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_88[16] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[30] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[30] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[30]~29 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[30]~29_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[30]~29_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[30]~29_I .lut_mask = "0F0F00FF55553333";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[30]~29 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_a_first_bit_number = 30;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_b_first_bit_number = 30;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a30~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Selector68~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[30] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal62~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal30~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a30 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Selector68~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Selector68~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector68~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector68~0_I .lut_mask = "05CD05CD05CD05CD";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[30]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Selector68~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[30] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[30]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[30]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[29]~50_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[30] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[28] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal66~0 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[30] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[28] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[29]~50 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[29]~50_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[29]~50_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[29]~50_I .lut_mask = "220A770A225F775F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[29]~51_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~1 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~121 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[1] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[0] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux10~0 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[29]~50 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[29]~51 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[29]~51_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[29]~51_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[29]~51_I .lut_mask = "20022A0275577F57";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[29]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_58[29]~51 ),
	.sclr(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[29] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[29]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[29]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[29]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[29] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[29] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[29]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[29]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[29]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[29]~24 ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[29] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[29]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[29]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[29]~30_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_86[8] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_88[16] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[29] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[29] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[29]~30 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[29]~30_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[29]~30_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[29]~30_I .lut_mask = "0F0F00FF55553333";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[29]~30 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_a_first_bit_number = 29;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_b_first_bit_number = 29;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[29]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a29 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[29] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[29]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[29]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_7[29]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Selector2~0 ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[29] ),
	.sload(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_7[29] ));
defparam \Murax:murax|_zz_7[29]~I .power_up = "low";
defparam \Murax:murax|_zz_7[29]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[29]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|_zz_7[29] ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[29] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[29]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[29]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[29]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[29] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[29] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[29]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[29]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[29]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[29] ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[29] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[29]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[29]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector3~0_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datab(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector11~0 ),
	.datac(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[29] ),
	.datad(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[29] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector3~0 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector3~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector3~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector3~0_I .lut_mask = "0123012301230123";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[29]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3Router:apb3Router_1|Selector3~0 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[29] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[29]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[29]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_6[28]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add2~117 ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_6[28] ));
defparam \Murax:murax|_zz_6[28]~I .power_up = "low";
defparam \Murax:murax|_zz_6[28]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_6[29]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add2~121 ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_6[29] ));
defparam \Murax:murax|_zz_6[29]~I .power_up = "low";
defparam \Murax:murax|_zz_6[29]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Equal1~5_I (
	.dataa(\Murax:murax|__ALT_INV___zz_4 ),
	.datab(\Murax:murax|__ALT_INV___zz_6[28] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[28] ),
	.datad(\Murax:murax|__ALT_INV___zz_6[29] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[29] ),
	.combout(\Murax:murax|Equal1~5 ));
defparam \Murax:murax|Equal1~5_I .shared_arith = "off";
defparam \Murax:murax|Equal1~5_I .extended_lut = "off";
defparam \Murax:murax|Equal1~5_I .lut_mask = "E4A04400E4A04400";

dffeas \Murax:murax|_zz_6[13]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add2~57 ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_6[13] ));
defparam \Murax:murax|_zz_6[13]~I .power_up = "low";
defparam \Murax:murax|_zz_6[13]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[13]~7_I (
	.dataa(\Murax:murax|__ALT_INV___zz_4 ),
	.datab(\Murax:murax|__ALT_INV___zz_6[13] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[13] ),
	.combout(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[13]~7 ));
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[13]~7_I .shared_arith = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[13]~7_I .extended_lut = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[13]~7_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|_zz_6[14]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add2~61 ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_6[14] ));
defparam \Murax:murax|_zz_6[14]~I .power_up = "low";
defparam \Murax:murax|_zz_6[14]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[14]~8_I (
	.dataa(\Murax:murax|__ALT_INV___zz_4 ),
	.datab(\Murax:murax|__ALT_INV___zz_6[14] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[14] ),
	.combout(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[14]~8 ));
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[14]~8_I .shared_arith = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[14]~8_I .extended_lut = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[14]~8_I .lut_mask = "1B1B1B1B1B1B1B1B";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux56~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal8~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal7~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[31] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a15 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[15] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux56~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux56~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux56~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux56~0_I .lut_mask = "06178E9F06178E9F";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[15]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Mux56~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[15] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[15]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[15]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Selector83~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[15] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal62~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal30~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a15 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Selector83~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Selector83~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector83~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector83~0_I .lut_mask = "05CD05CD05CD05CD";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[15]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Selector83~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[15] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[15]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[15]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add2~61_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC_USE_SUB_LESS ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[14] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[14] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add2~58 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add2~61 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add2~62 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add2~61_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~61_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~61_I .lut_mask = "0000FF00000055AA";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add2~65_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC_USE_SUB_LESS ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[15] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[15] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add2~62 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add2~65 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add2~66 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add2~65_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~65_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~65_I .lut_mask = "0000FF00000055AA";

dffeas \Murax:murax|_zz_6[15]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add2~65 ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_6[15] ));
defparam \Murax:murax|_zz_6[15]~I .power_up = "low";
defparam \Murax:murax|_zz_6[15]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[15]~9_I (
	.dataa(\Murax:murax|__ALT_INV___zz_4 ),
	.datab(\Murax:murax|__ALT_INV___zz_6[15] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[15] ),
	.combout(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[15]~9 ));
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[15]~9_I .shared_arith = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[15]~9_I .extended_lut = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[15]~9_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|_zz_6[18]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add2~77 ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_6[18] ));
defparam \Murax:murax|_zz_6[18]~I .power_up = "low";
defparam \Murax:murax|_zz_6[18]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_6[19]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add2~81 ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_6[19] ));
defparam \Murax:murax|_zz_6[19]~I .power_up = "low";
defparam \Murax:murax|_zz_6[19]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Equal1~6_I (
	.dataa(\Murax:murax|__ALT_INV___zz_4 ),
	.datab(\Murax:murax|__ALT_INV___zz_6[18] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[18] ),
	.datad(\Murax:murax|__ALT_INV___zz_6[19] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[19] ),
	.combout(\Murax:murax|Equal1~6 ));
defparam \Murax:murax|Equal1~6_I .shared_arith = "off";
defparam \Murax:murax|Equal1~6_I .extended_lut = "off";
defparam \Murax:murax|Equal1~6_I .lut_mask = "E4A04400E4A04400";

stratixiv_lcell_comb \Murax:murax|Equal1~7_I (
	.dataa(\Murax:murax|__ALT_INV___zz_4 ),
	.datab(\Murax:murax|__ALT_INV___zz_6[17] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[17] ),
	.datad(\Murax:murax|__ALT_INV___zz_6[16] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[16] ),
	.combout(\Murax:murax|Equal1~7 ));
defparam \Murax:murax|Equal1~7_I .shared_arith = "off";
defparam \Murax:murax|Equal1~7_I .extended_lut = "off";
defparam \Murax:murax|Equal1~7_I .lut_mask = "E4A04400E4A04400";

stratixiv_lcell_comb \Murax:murax|Equal1~8_I (
	.dataa(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__io_masterBus_cmd_payload_address[12]~6 ),
	.datab(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__io_masterBus_cmd_payload_address[13]~7 ),
	.datac(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__io_masterBus_cmd_payload_address[14]~8 ),
	.datad(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__io_masterBus_cmd_payload_address[15]~9 ),
	.datae(\Murax:murax|__ALT_INV__Equal1~6 ),
	.dataf(\Murax:murax|__ALT_INV__Equal1~7 ),
	.combout(\Murax:murax|Equal1~8 ));
defparam \Murax:murax|Equal1~8_I .shared_arith = "off";
defparam \Murax:murax|Equal1~8_I .extended_lut = "off";
defparam \Murax:murax|Equal1~8_I .lut_mask = "0000000000008000";

stratixiv_lcell_comb \Murax:murax|MuraxSimpleBusRam:system_ram|always1~3_I (
	.dataa(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__io_masterBus_cmd_payload_wr~0 ),
	.datab(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__always0~0 ),
	.combout(\Murax:murax|MuraxSimpleBusRam:system_ram|always1~3 ));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|always1~3_I .shared_arith = "off";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|always1~3_I .extended_lut = "off";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|always1~3_I .lut_mask = "4444444444444444";

dffeas \Murax:murax|_zz_8[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_8[1] ));
defparam \Murax:murax|_zz_8[1]~I .power_up = "low";
defparam \Murax:murax|_zz_8[1]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_8[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[12] ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_8[0] ));
defparam \Murax:murax|_zz_8[0]~I .power_up = "low";
defparam \Murax:murax|_zz_8[0]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxSimpleBusRam:system_ram|always1~7_I (
	.dataa(\Murax:murax|__ALT_INV___zz_6[0] ),
	.datab(\Murax:murax|__ALT_INV___zz_6[1] ),
	.datac(\Murax:murax|__ALT_INV___zz_8[1] ),
	.datad(\Murax:murax|__ALT_INV___zz_8[0] ),
	.combout(\Murax:murax|MuraxSimpleBusRam:system_ram|always1~7 ));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|always1~7_I .shared_arith = "off";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|always1~7_I .extended_lut = "off";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|always1~7_I .lut_mask = "E0C0E0C0E0C0E0C0";

stratixiv_lcell_comb \Murax:murax|MuraxSimpleBusRam:system_ram|always1~8_I (
	.dataa(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__io_masterBus_cmd_payload_address[30]~5 ),
	.datab(\Murax:murax|__ALT_INV__Equal1~4 ),
	.datac(\Murax:murax|__ALT_INV__Equal1~5 ),
	.datad(\Murax:murax|__ALT_INV__Equal1~8 ),
	.datae(\Murax:murax|MuraxSimpleBusRam:system_ram|__ALT_INV__always1~3 ),
	.dataf(\Murax:murax|MuraxSimpleBusRam:system_ram|__ALT_INV__always1~7 ),
	.combout(\Murax:murax|MuraxSimpleBusRam:system_ram|always1~8 ));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|always1~8_I .shared_arith = "off";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|always1~8_I .extended_lut = "off";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|always1~8_I .lut_mask = "0000000200000000";

stratixiv_lcell_comb \Murax:murax|_zz_12~0_I (
	.dataa(\Murax:murax|__ALT_INV___zz_4 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__iBus_cmd_valid~2 ),
	.datac(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__always0~0 ),
	.datad(\Murax:murax|__ALT_INV__Equal1~9 ),
	.combout(\Murax:murax|_zz_12~0 ));
defparam \Murax:murax|_zz_12~0_I .shared_arith = "off";
defparam \Murax:murax|_zz_12~0_I .extended_lut = "off";
defparam \Murax:murax|_zz_12~0_I .lut_mask = "0070007000700070";

dffeas \Murax:murax|_zz_6[8]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add2~37 ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_6[8] ));
defparam \Murax:murax|_zz_6[8]~I .power_up = "low";
defparam \Murax:murax|_zz_6[8]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17_I (
	.dataa(\Murax:murax|__ALT_INV___zz_4 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[8] ),
	.datac(\Murax:murax|__ALT_INV___zz_6[8] ),
	.combout(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ));
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17_I .shared_arith = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17_I .extended_lut = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17_I .lut_mask = "2727272727272727";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~22 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_a_first_bit_number = 8;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_b_first_bit_number = 8;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[8]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8 ),
	.sclr(\Murax:murax|VexRiscv:system_cpu|Equal62~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[8] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[8]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[8]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[9]~33_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[10] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[8] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal66~0 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[8] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[10] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[9]~33 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[9]~33_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[9]~33_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[9]~33_I .lut_mask = "220A225F770A775F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux30~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[9] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[9] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux30~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux30~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux30~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux30~0_I .lut_mask = "449F449F449F449F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[9]~34_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~1 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~41 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[1] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[0] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[9]~33 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux30~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[9]~34 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[9]~34_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[9]~34_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[9]~34_I .lut_mask = "200275572A027F57";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[9]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_58[9]~34 ),
	.sclr(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[9] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[9]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[9]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[9]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[9] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[9] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[9]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[9]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[9]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[9]~20 ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[9] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[9]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[9]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[25]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[25]~29 ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[25] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[25]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[25]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~15_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_arbitration_isValid ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_ENABLE ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_ADDRESS_LOW[1] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_ADDRESS_LOW[0] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_INSTRUCTION[13] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_INSTRUCTION[12] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~15 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~15_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~15_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~15_I .lut_mask = "1111010001000100";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[9]~21_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[9] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_86[8] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[9] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[25] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[8]~15 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[9]~21 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[9]~21_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[9]~21_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[9]~21_I .lut_mask = "555533330F0F00FF";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[9]~21 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_a_first_bit_number = 9;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_b_first_bit_number = 9;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[9]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9 ),
	.sclr(\Murax:murax|VexRiscv:system_cpu|Equal62~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[9] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[9]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[9]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[5]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5 ),
	.sclr(\Murax:murax|VexRiscv:system_cpu|Equal62~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[5] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[5]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[5]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add2~21_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC_USE_SUB_LESS ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[4] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[4] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add2~18 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add2~21 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add2~22 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add2~21_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~21_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~21_I .lut_mask = "0000FF00000055AA";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add2~25_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC_USE_SUB_LESS ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[5] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[5] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add2~22 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add2~25 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add2~26 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add2~25_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~25_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~25_I .lut_mask = "0000FF00000055AA";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add2~29_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC_USE_SUB_LESS ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[6] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[6] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add2~26 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add2~29 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add2~30 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add2~29_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~29_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~29_I .lut_mask = "0000FF00000055AA";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add2~33_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC_USE_SUB_LESS ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[7] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[7] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add2~30 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add2~33 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add2~34 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add2~33_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~33_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~33_I .lut_mask = "0000FF00000055AA";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add2~37_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC_USE_SUB_LESS ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[8] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[8] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add2~34 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add2~37 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add2~38 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add2~37_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~37_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~37_I .lut_mask = "0000FF00000055AA";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add2~41_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC_USE_SUB_LESS ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[9] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[9] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add2~38 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add2~41 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add2~42 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add2~41_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~41_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~41_I .lut_mask = "0000FF00000055AA";

dffeas \Murax:murax|_zz_6[9]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add2~41 ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_6[9] ));
defparam \Murax:murax|_zz_6[9]~I .power_up = "low";
defparam \Murax:murax|_zz_6[9]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18_I (
	.dataa(\Murax:murax|__ALT_INV___zz_4 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[9] ),
	.datac(\Murax:murax|__ALT_INV___zz_6[9] ),
	.combout(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ));
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18_I .shared_arith = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18_I .extended_lut = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18_I .lut_mask = "2727272727272727";

dffeas \Murax:murax|_zz_6[10]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add2~45 ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_6[10] ));
defparam \Murax:murax|_zz_6[10]~I .power_up = "low";
defparam \Murax:murax|_zz_6[10]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19_I (
	.dataa(\Murax:murax|__ALT_INV___zz_4 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[10] ),
	.datac(\Murax:murax|__ALT_INV___zz_6[10] ),
	.combout(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ));
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19_I .shared_arith = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19_I .extended_lut = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19_I .lut_mask = "2727272727272727";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add2~49_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC_USE_SUB_LESS ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[11] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[11] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add2~46 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add2~49 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add2~50 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add2~49_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~49_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~49_I .lut_mask = "0000FF00000055AA";

dffeas \Murax:murax|_zz_6[11]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add2~49 ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_6[11] ));
defparam \Murax:murax|_zz_6[11]~I .power_up = "low";
defparam \Murax:murax|_zz_6[11]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20_I (
	.dataa(\Murax:murax|__ALT_INV___zz_4 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[11] ),
	.datac(\Murax:murax|__ALT_INV___zz_6[11] ),
	.combout(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ));
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20_I .shared_arith = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20_I .extended_lut = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20_I .lut_mask = "2727272727272727";

stratixiv_ram_block \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5~I (
	.portawe(\Murax:murax|MuraxSimpleBusRam:system_ram|always1~8 ),
	.portbre(\Murax:murax|_zz_12~0 ),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|_zz_7[29] }),
	.portaaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbdataout({\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5 }));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5~I .operation_mode = "dual_port";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5~I .ram_block_type = "auto";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5~I .logical_ram_name = "Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5~I .init_file = "db/murax_symbiflow.ram3_MuraxSimpleBusRam_1bffb5c2.hdl.mif";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5~I .init_file_layout = "Port_B";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5~I .port_a_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5~I .port_a_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5~I .port_a_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5~I .port_a_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5~I .port_a_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5~I .port_a_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5~I .port_a_first_bit_number = 5;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5~I .port_a_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5~I .port_a_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5~I .port_b_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5~I .port_b_address_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5~I .port_b_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5~I .port_b_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5~I .port_b_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5~I .port_b_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5~I .port_b_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5~I .port_b_first_bit_number = 5;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5~I .port_b_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5~I .port_b_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a5~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[29]~24_I (
	.dataa(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_rspSourceId[0] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[29] ),
	.datac(\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|__ALT_INV__ram_block1a5 ),
	.combout(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[29]~24 ));
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[29]~24_I .shared_arith = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[29]~24_I .extended_lut = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[29]~24_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|_zz_82[29]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[29]~24 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.q(\Murax:murax|VexRiscv:system_cpu|_zz_82[29] ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[29]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[29]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[29]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_82[29] ),
	.asdata(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[29]~24 ),
	.sload(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[29] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[29]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[29]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[9]~21 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_a_first_bit_number = 9;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_b_first_bit_number = 9;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[9]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[9] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[9] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[9]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[9]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[9]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[9] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[9] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[9]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[9]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux62~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal8~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal7~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[29] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a9 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[9] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux62~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux62~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux62~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux62~0_I .lut_mask = "06178E9F06178E9F";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[9]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Mux62~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[9] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[9]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[9]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add2~45_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC_USE_SUB_LESS ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[10] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[10] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add2~42 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add2~45 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add2~46 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add2~45_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~45_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~45_I .lut_mask = "0000FF00000055AA";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[10]~18_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[11] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[9] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[11] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal66~0 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[9] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[10]~18 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[10]~18_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[10]~18_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[10]~18_I .lut_mask = "22770A0A22775F5F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux29~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[10] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[10] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux29~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux29~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux29~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux29~0_I .lut_mask = "449F449F449F449F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[10]~19_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~1 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~45 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[1] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[0] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[10]~18 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux29~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[10]~19 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[10]~19_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[10]~19_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[10]~19_I .lut_mask = "200275572A027F57";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[10]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_58[10]~19 ),
	.sclr(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[10] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[10]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[10]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[10]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[10] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[10] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[10]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[10]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[10]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[10]~21 ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[10] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[10]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[10]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[26]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[26]~28 ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[26] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[26]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[26]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[10]~20_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[10] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_86[8] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[10] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[26] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[8]~15 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[10]~20 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[10]~20_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[10]~20_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[10]~20_I .lut_mask = "555533330F0F00FF";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[10]~20 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_a_first_bit_number = 10;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_b_first_bit_number = 10;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[10]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[10] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[10] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[10]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[10]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[10]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[10] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[10] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[10]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[10]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux61~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal8~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[30] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal7~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a10 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[10] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux61~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux61~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux61~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux61~0_I .lut_mask = "1217B2B71217B2B7";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[10]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Mux61~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[10] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[10]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[10]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add2~53_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC_USE_SUB_LESS ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[12] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[12] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add2~50 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add2~53 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add2~54 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add2~53_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~53_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~53_I .lut_mask = "0000FF00000055AA";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add2~57_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC_USE_SUB_LESS ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[13] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[13] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add2~54 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add2~57 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add2~58 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add2~57_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~57_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~57_I .lut_mask = "0000FF00000055AA";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[13]~37_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[14] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[12] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal66~0 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[12] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[14] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[13]~37 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[13]~37_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[13]~37_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[13]~37_I .lut_mask = "220A225F770A775F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux26~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[13] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[13] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux26~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux26~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux26~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux26~0_I .lut_mask = "449F449F449F449F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[13]~38_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~1 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~57 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[1] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[0] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[13]~37 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux26~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[13]~38 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[13]~38_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[13]~38_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[13]~38_I .lut_mask = "200275572A027F57";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[13]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_58[13]~38 ),
	.sclr(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[13] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[13]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[13]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[13]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[13] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[13] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[13]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[13]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[13]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[13]~7 ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[13] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[13]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[13]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[13]~17_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[13] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_86[8] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[13] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[29] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[8]~15 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[13]~17 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[13]~17_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[13]~17_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[13]~17_I .lut_mask = "555533330F0F00FF";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[13]~17 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_a_first_bit_number = 13;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_b_first_bit_number = 13;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a13~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[13]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[13] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[13] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[13]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[13]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[13]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[13] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[13] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[13]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[13]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux58~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal8~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal7~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[31] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a13 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[13] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux58~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux58~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux58~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux58~0_I .lut_mask = "06178E9F06178E9F";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[13]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Mux58~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[13] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[13]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[13]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[14]~43_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[15] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[13] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal66~0 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[13] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[15] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[14]~43 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[14]~43_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[14]~43_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[14]~43_I .lut_mask = "220A225F770A775F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux25~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[14] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[14] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux25~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux25~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux25~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux25~0_I .lut_mask = "449F449F449F449F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[14]~44_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~1 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~61 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[1] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[0] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[14]~43 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux25~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[14]~44 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[14]~44_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[14]~44_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[14]~44_I .lut_mask = "200275572A027F57";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[14]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_58[14]~44 ),
	.sclr(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[14] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[14]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[14]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[14]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[14] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[14] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[14]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[14]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[14]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[14]~8 ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[14] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[14]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[14]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[14]~16_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[14] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_86[8] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[14] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[30] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[8]~15 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[14]~16 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[14]~16_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[14]~16_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[14]~16_I .lut_mask = "555533330F0F00FF";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[14]~16 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_a_first_bit_number = 14;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_b_first_bit_number = 14;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[14]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a14 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[14] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[14]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[14]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[14]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[14] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[14] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[14]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[14]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[14]~2_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[14] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[14] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[14]~2 ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[14]~2_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[14]~2_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[14]~2_I .lut_mask = "01EF01EF01EF01EF";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[13]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a13 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[13] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[13]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[13]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[13]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[13] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[13] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[13]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[13]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[13]~3_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[13] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[13] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[13]~3 ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[13]~3_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[13]~3_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[13]~3_I .lut_mask = "01EF01EF01EF01EF";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[12]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[12] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[12]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[12]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[12]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[12] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[12] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[12]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[12]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[12]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[12] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[12] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[12]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[12]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[12]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[12] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[12] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[12]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[12]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[12]~4_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[12] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[12] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[12]~4 ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[12]~4_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[12]~4_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_BranchPlugin_branch_src1[12]~4_I .lut_mask = "01EF01EF01EF01EF";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[11]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a11 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[11] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[11]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[11]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Selector96~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[7] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[31] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[20] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Selector96~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Selector96~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector96~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector96~0_I .lut_mask = "4447747744477477";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[11]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[11] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[11] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[11]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[11]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[10]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a10 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[10] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[10]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[10]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[10]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[10] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[10] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[10]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[10]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[9]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a9 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[9] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[9]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[9]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[9]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[9] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[9] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[9]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[9]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[8]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a8 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[8] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[8]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[8]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[8]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[8] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[8] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[8]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[8]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[8]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[8] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[8] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[8]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[8]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[8]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[8] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[8] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[8]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[8]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[7]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a7 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[7] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[7]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[7]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[7]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[7] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[7] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[7]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[7]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[7]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[7] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[7] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[7]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[7]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[7]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[7] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[7] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[7]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[7]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[6]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[6] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[6]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[6]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[6]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[6] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[6] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[6]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[6]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[5]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[5] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[5] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[5]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[5]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[5]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[5] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[5] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[5]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[5]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[5]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[5] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[5] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[5]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[5]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[4]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[4] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[4]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[4]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[4]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[4] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[4] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[4]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[4]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_129[4]~3_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[11] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[24] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_129[4]~3 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_129[4]~3_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_129[4]~3_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_129[4]~3_I .lut_mask = "4747474747474747";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[3]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[3] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[3]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[3]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[3]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[3] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[3] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[3]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[3]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_129[3]~2_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[10] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[23] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_129[3]~2 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_129[3]~2_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_129[3]~2_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_129[3]~2_I .lut_mask = "4747474747474747";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[2]~5 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_a_first_bit_number = 2;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_b_first_bit_number = 2;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a2 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[2] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[2]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[2]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[2] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[2] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[2]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[2]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_129[2]~1_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[9] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[22] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_129[2]~1 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_129[2]~1_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_129[2]~1_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_129[2]~1_I .lut_mask = "4747474747474747";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[1] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[1] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[1]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[1]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_129[1]~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[8] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[21] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_129[1]~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_129[1]~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_129[1]~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_129[1]~0_I .lut_mask = "4747474747474747";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal75~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[31] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[31] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal75~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~0_I .lut_mask = "6666666666666666";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal24~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[13] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[14] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[12] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[4] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal24~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal24~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal24~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal24~0_I .lut_mask = "5D0C5D0C5D0C5D0C";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_LESS_UNSIGNED~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Equal24~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_LESS_UNSIGNED ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_LESS_UNSIGNED~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_LESS_UNSIGNED~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|execute_SrcPlugin_less~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[31] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[31] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC_LESS_UNSIGNED ),
	.combout(\Murax:murax|VexRiscv:system_cpu|execute_SrcPlugin_less~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_SrcPlugin_less~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_SrcPlugin_less~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_SrcPlugin_less~0_I .lut_mask = "2424242424242424";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[0]~27_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_CsrPlugin_writeInstruction~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~1 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[1] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[0] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[0]~27 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[0]~27_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[0]~27_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[0]~27_I .lut_mask = "0080008000800080";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[0]~28_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_CsrPlugin_writeInstruction~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~1 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~5 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[1] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[0] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[0]~28 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[0]~28_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[0]~28_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[0]~28_I .lut_mask = "0800000808000008";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0 ),
	.sclr(\Murax:murax|VexRiscv:system_cpu|Equal62~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[0] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[0]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[0]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux39~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[0] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[0] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux39~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux39~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux39~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux39~0_I .lut_mask = "449F449F449F449F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[0]~30_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal66~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[1] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[0]~30 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[0]~30_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[0]~30_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[0]~30_I .lut_mask = "2070207020702070";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[0]~31_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_CsrPlugin_writeInstruction~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~1 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[0]~22 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux39~0 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[24]~29 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[0]~30 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[0]~31 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[0]~31_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[0]~31_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[0]~31_I .lut_mask = "F3F3F351C0C0C040";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[0]~32_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~129 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_SrcPlugin_less~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[0]~27 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[0]~28 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[0]~31 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[0]~32 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[0]~32_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[0]~32_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[0]~32_I .lut_mask = "FFFFFFFF002FFFFF";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_58[0]~32 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[0] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[0]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[0]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[0] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[0] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[0]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[0]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[16]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[16]~4 ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[16] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[16]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[16]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[24]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[24]~12 ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[24] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[24]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[24]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[0]~4_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|__ALT_INV__Equal1~1 ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datad(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Equal1~0 ),
	.combout(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[0]~4 ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[0]~4_I .shared_arith = "off";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[0]~4_I .extended_lut = "off";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[0]~4_I .lut_mask = "AB00AB00AB00AB00";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector31~0_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[0]~4 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector31~0 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector31~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector31~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector31~0_I .lut_mask = "8080808080808080";

assign \sw[0]~input  = sw[0];

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[0] ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[0] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[0]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[0]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[0] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[0] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[0]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[0]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector32~0_I (
	.dataa(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[0] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[0]~4 ),
	.datae(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[0] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector32~0 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector32~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector32~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector32~0_I .lut_mask = "10001F0010001F00";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_tick~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_tick ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_tick~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_tick~I .is_wysiwyg = "true";

assign \io_uart_rxd~input  = io_uart_rxd;

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|BufferCC:bufferCC_3|buffers_0~I (
	.clk(\io_mainClk~input ),
	.d(\io_uart_rxd~input ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|BufferCC:bufferCC_3|buffers_0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|BufferCC:bufferCC_3|buffers_0~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|BufferCC:bufferCC_3|buffers_0~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|BufferCC:bufferCC_3|buffers_1~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|BufferCC:bufferCC_3|buffers_0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|BufferCC:bufferCC_3|buffers_1 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|BufferCC:bufferCC_3|buffers_1~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|BufferCC:bufferCC_3|buffers_1~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_samples_1~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|BufferCC:bufferCC_3|__ALT_INV__buffers_1 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_samples_1~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_samples_1~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_samples_1~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_samples_1~0_I .lut_mask = "AAAAAAAAAAAAAAAA";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_samples_1~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_samples_1~0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_samples_1 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_samples_1~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_samples_1~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_samples_2~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_samples_1 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|Equal0~4 ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_samples_2 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_samples_2~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_samples_2~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_value~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__sampler_samples_2 ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|BufferCC:bufferCC_3|__ALT_INV__buffers_1 ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__sampler_samples_1 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_value~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_value~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_value~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_value~0_I .lut_mask = "4D4D4D4D4D4D4D4D";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_value~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_value~0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_value ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_value~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_value~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_tick~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__sampler_tick ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__Equal1~0 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_tick~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_tick~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_tick~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_tick~0_I .lut_mask = "1111111111111111";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector6~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitCounter_value[0] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitCounter_value[1] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitCounter_value[2] ),
	.datae(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_state.001 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector6~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector6~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector6~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector6~0_I .lut_mask = "1E1E00001E1E0000";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector6~0 ),
	.ena(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_tick~0 ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[2] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[2]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[2]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Equal0~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitCounter_value[0] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitCounter_value[1] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitCounter_value[2] ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Equal0~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Equal0~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Equal0~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Equal0~0_I .lut_mask = "0101010101010101";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector2~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__Equal0~0 ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_state.010 ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitTimer_tick~0 ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__sampler_value ),
	.datae(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_state.001 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector2~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector2~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector2~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector2~0_I .lut_mask = "3232323F3232323F";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.010~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector2~0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.010 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.010~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.010~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector5~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__Equal0~0 ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_state.010 ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitTimer_tick~0 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector5~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector5~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector5~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector5~0_I .lut_mask = "0101010101010101";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state~16_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitCounter_value[0] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitCounter_value[1] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitCounter_value[2] ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__sampler_value ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state~16 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state~16_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state~16_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state~16_I .lut_mask = "7F007F007F007F00";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector4~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitTimer_tick~0 ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__Selector5~0 ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_state.100 ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_state~16 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector4~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector4~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector4~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector4~0_I .lut_mask = "3B3F3B3F3B3F3B3F";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.100~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector4~0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.100 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.100~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.100~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector0~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__sampler_value ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_state.001 ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_state.100 ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_state~16 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector0~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector0~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector0~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector0~0_I .lut_mask = "2F222F222F222F22";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector0~1_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__sampler_tick ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitTimer_tick~0 ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__sampler_value ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_state.000 ),
	.datae(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__Selector0~0 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector0~1 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector0~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector0~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector0~1_I .lut_mask = "05FF04CC05FF04CC";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.000~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector0~1 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.000 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.000~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.000~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector3~1_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__sampler_tick ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__sampler_value ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_state.000 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector3~1 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector3~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector3~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector3~1_I .lut_mask = "1010101010101010";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__sampler_tick ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitTimer_counter[0] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__Equal1~0 ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__Selector3~1 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter~0_I .lut_mask = "62FF62FF62FF62FF";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter~0 ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter[0] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter[0]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter[0]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter~2_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitTimer_counter[0] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitTimer_counter[1] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitTimer_counter[2] ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__Selector3~1 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter~2 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter~2_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter~2_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter~2_I .lut_mask = "8700870087008700";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter~2 ),
	.ena(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_tick ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter[2] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter[2]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter[2]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter~1_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitTimer_counter[0] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitTimer_counter[1] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitTimer_counter[2] ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__Selector3~1 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter~1 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter~1_I .lut_mask = "1900190019001900";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter~1 ),
	.ena(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|sampler_tick ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter[1] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter[1]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_counter[1]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Equal1~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitTimer_counter[0] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitTimer_counter[1] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitTimer_counter[2] ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Equal1~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Equal1~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Equal1~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Equal1~0_I .lut_mask = "8080808080808080";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector1~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__sampler_tick ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__Equal1~0 ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__sampler_value ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_state.001 ),
	.datae(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_state.000 ),
	.dataf(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_state.100 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector1~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector1~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector1~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector1~0_I .lut_mask = "05EF00EE04EE00EE";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.001~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector1~0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.001 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.001~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_state.001~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector8~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitCounter_value[0] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_state.001 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector8~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector8~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector8~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector8~0_I .lut_mask = "8888888888888888";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector8~0 ),
	.ena(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_tick~0 ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[0] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[0]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[0]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector7~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitCounter_value[0] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitCounter_value[1] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_state.001 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector7~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector7~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector7~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector7~0_I .lut_mask = "6060606060606060";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector7~0 ),
	.ena(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitTimer_tick~0 ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[1] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[1]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|bitCounter_value[1]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[4]~2_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitCounter_value[0] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_state.010 ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitTimer_tick~0 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[4]~2 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[4]~2_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[4]~2_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[4]~2_I .lut_mask = "0202020202020202";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[0]~9_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitCounter_value[1] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitCounter_value[2] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__sampler_value ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_shifter[4]~2 ),
	.datae(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_shifter[0] ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[0]~9 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[0]~9_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[0]~9_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[0]~9_I .lut_mask = "0080FFF70080FFF7";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[0]~9 ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[0] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[0]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[0]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I (
	.portawe(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushing ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[0] }),
	.portaaddr({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[3] ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[2] ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[1] ,
\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[0] }),
	.portbaddr({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~0 ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~3 ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~2 ,
\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~1 }),
	.portbdataout({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0 }));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .operation_mode = "dual_port";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .ram_block_type = "auto";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .logical_ram_name = "Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_a_logical_ram_depth = 16;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_a_address_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_a_data_out_clock = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_a_data_out_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_a_first_address = 0;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_a_last_address = 15;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_a_first_bit_number = 0;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_a_data_width = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_a_address_width = 4;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_b_logical_ram_depth = 16;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_b_address_clock = "clock0";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_b_address_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_b_data_out_clock = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_b_data_out_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_b_first_address = 0;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_b_last_address = 15;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_b_first_bit_number = 0;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_b_data_width = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_b_address_width = 4;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|_zz_15[1]~0_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[4] ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[6] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Decoder1~1 ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|_zz_15[1]~0 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_15[1]~0_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_15[1]~0_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_15[1]~0_I .lut_mask = "0000080000000800";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~8_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[4] ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[6] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Decoder1~1 ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~8 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~8_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~8_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~8_I .lut_mask = "0000008000000080";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|timerABridge_clearsEnable[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[16] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~8 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|timerABridge_clearsEnable[0] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|timerABridge_clearsEnable[0]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|timerABridge_clearsEnable[0]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|_zz_11~0_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[4] ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Decoder1~1 ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~4 ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|_zz_11~0 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_11~0_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_11~0_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_11~0_I .lut_mask = "0202020202020202";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__timerABridge_clearsEnable[0] ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__io_full~0 ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_11~0 ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1_I .lut_mask = "1F1F1F1F1F1F1F1F";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~6_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[4] ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[6] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Decoder1~1 ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~6 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~6_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~6_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~6_I .lut_mask = "0000800000008000";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[15]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[15] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~6 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_1[15] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[15]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[15]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~1_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[0] ),
	.cin(gnd),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~1 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~2 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~1_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~1_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~1_I .lut_mask = "00000000000000FF";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|always0~0_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[4] ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[6] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Decoder1~1 ),
	.dataf(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__Equal0~6 ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|always0~0 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|always0~0_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|always0~0_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|always0~0_I .lut_mask = "00008000FFFFFFFF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~1 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|always0~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[0] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[0]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[0]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~5_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[1] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~2 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~5 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~6 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~5_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~5_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~5_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~5 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|always0~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[1] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[1]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[1]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~9_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[2] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~6 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~9 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~10 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~9_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~9_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~9_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~9 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|always0~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[2] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[2]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[2]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~13_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[3] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~10 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~13 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~14 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~13_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~13_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~13_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[3]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~13 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|always0~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[3] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[3]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[3]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~17_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[4] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~14 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~17 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~18 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~17_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~17_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~17_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[4]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~17 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|always0~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[4] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[4]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[4]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~21_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[5] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~18 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~21 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~22 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~21_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~21_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~21_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[5]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~21 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|always0~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[5] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[5]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[5]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~25_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[6] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~22 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~25 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~26 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~25_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~25_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~25_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[6]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~25 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|always0~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[6] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[6]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[6]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~29_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[7] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~26 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~29 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~30 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~29_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~29_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~29_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[7]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~29 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|always0~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[7] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[7]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[7]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~33_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[8] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~30 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~33 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~34 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~33_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~33_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~33_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[8]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~33 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|always0~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[8] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[8]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[8]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~37_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[9] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~34 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~37 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~38 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~37_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~37_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~37_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[9]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~37 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|always0~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[9] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[9]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[9]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~41_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[10] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~38 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~41 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~42 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~41_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~41_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~41_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[10]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~41 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|always0~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[10] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[10]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[10]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~45_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[11] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~42 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~45 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~46 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~45_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~45_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~45_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[11]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~45 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|always0~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[11] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[11]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[11]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~49_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[12] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~46 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~49 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~50 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~49_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~49_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~49_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[12]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~49 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|always0~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[12] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[12]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[12]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~53_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[13] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~50 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~53 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~54 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~53_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~53_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~53_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[13]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~53 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|always0~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[13] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[13]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[13]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~57_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[14] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~54 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~57 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~58 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~57_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~57_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~57_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[14]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~57 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|always0~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[14] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[14]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[14]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~61_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[15] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~58 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~61 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~61_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~61_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~61_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[15]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Add0~61 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|always0~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[15] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[15]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|counter[15]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~0_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[15] ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[15] ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~0 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~0_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~0_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~0_I .lut_mask = "6666666666666666";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[13]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[13] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~6 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_1[13] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[13]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[13]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[14]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a14 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[14] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[14]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[14]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_7[14]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[6] ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[14] ),
	.sload(\Murax:murax|VexRiscv:system_cpu|Equal43~0 ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_7[14] ));
defparam \Murax:murax|_zz_7[14]~I .power_up = "low";
defparam \Murax:murax|_zz_7[14]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[14]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|_zz_7[14] ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[14] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[14]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[14]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[14]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[14] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~6 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_1[14] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[14]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[14]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[12]~18 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_a_first_bit_number = 12;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_b_first_bit_number = 12;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[12]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a12 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[12] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[12]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[12]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_7[12]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[4] ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[12] ),
	.sload(\Murax:murax|VexRiscv:system_cpu|Equal43~0 ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_7[12] ));
defparam \Murax:murax|_zz_7[12]~I .power_up = "low";
defparam \Murax:murax|_zz_7[12]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[12]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|_zz_7[12] ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[12] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[12]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[12]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[12]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[12] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~6 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_1[12] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[12]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[12]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~1_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[13] ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[14] ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[12] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[12] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[13] ),
	.dataf(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[14] ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~1 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~1_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~1_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~1_I .lut_mask = "8008400420021001";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[9]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a9 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[9] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[9]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[9]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_7[9]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[1] ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[9] ),
	.sload(\Murax:murax|VexRiscv:system_cpu|Equal43~0 ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_7[9] ));
defparam \Murax:murax|_zz_7[9]~I .power_up = "low";
defparam \Murax:murax|_zz_7[9]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[9]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|_zz_7[9] ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[9] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[9]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[9]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[9]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[9] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~6 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_1[9] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[9]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[9]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[10]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[10] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~6 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_1[10] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[10]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[10]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[11]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[11] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~6 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_1[11] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[11]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[11]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~2_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[9] ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[9] ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[10] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[10] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[11] ),
	.dataf(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[11] ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~2 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~2_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~2_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~2_I .lut_mask = "9009000000009009";

dffeas \Murax:murax|_zz_7[6]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[6] ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_7[6] ));
defparam \Murax:murax|_zz_7[6]~I .power_up = "low";
defparam \Murax:murax|_zz_7[6]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[6]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|_zz_7[6] ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[6] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[6]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[6]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[6]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[6] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~6 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_1[6] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[6]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[6]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[7]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[7] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~6 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_1[7] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[7]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[7]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[8]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[8] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~6 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_1[8] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[8]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[8]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~3_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[6] ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[6] ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[7] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[7] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[8] ),
	.dataf(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[8] ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~3 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~3_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~3_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~3_I .lut_mask = "9009000000009009";

dffeas \Murax:murax|_zz_7[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[2] ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_7[2] ));
defparam \Murax:murax|_zz_7[2]~I .power_up = "low";
defparam \Murax:murax|_zz_7[2]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|_zz_7[2] ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[2] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[2]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[2]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[2] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~6 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_1[2] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[2]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[2]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[0] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~6 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_1[0] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[0]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[0]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[1] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~6 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_1[1] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[1]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[1]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~4_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[2] ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[0] ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[0] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[1] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[1] ),
	.dataf(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[2] ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~4 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~4_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~4_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~4_I .lut_mask = "8200008241000041";

dffeas \Murax:murax|_zz_7[3]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[3] ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_7[3] ));
defparam \Murax:murax|_zz_7[3]~I .power_up = "low";
defparam \Murax:murax|_zz_7[3]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[3]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|_zz_7[3] ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[3] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[3]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[3]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[3]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[3] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~6 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_1[3] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[3]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[3]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_7[4]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[4] ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_7[4] ));
defparam \Murax:murax|_zz_7[4]~I .power_up = "low";
defparam \Murax:murax|_zz_7[4]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[4]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|_zz_7[4] ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[4] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[4]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[4]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[4]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[4] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~6 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_1[4] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[4]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[4]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_7[5]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[5] ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_7[5] ));
defparam \Murax:murax|_zz_7[5]~I .power_up = "low";
defparam \Murax:murax|_zz_7[5]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[5]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|_zz_7[5] ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[5] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[5]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[5]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[5]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[5] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~6 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_1[5] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[5]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_1[5]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~5_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[3] ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[4] ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[5] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[3] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[4] ),
	.dataf(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__counter[5] ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~5 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~5_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~5_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~5_I .lut_mask = "8040201008040201";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~6_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__Equal0~0 ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__Equal0~1 ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__Equal0~2 ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__Equal0~3 ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__Equal0~4 ),
	.dataf(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__Equal0~5 ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~6 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~6_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~6_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|Equal0~6_I .lut_mask = "0000000000000002";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|timerABridge_ticksEnable[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[1] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~8 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|timerABridge_ticksEnable[1] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|timerABridge_ticksEnable[1]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|timerABridge_ticksEnable[1]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|timerABridge_ticksEnable[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[0] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~8 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|timerABridge_ticksEnable[0] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|timerABridge_ticksEnable[0]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|timerABridge_ticksEnable[0]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_11~0 ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__Equal0~6 ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__timerABridge_ticksEnable[1] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__timerABridge_ticksEnable[0] ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0_I .lut_mask = "57FF57FF57FF57FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|inhibitFull~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~6 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1 ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|inhibitFull ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|inhibitFull~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|inhibitFull~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|io_full~0_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__inhibitFull ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__timerABridge_ticksEnable[0] ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__timerABridge_ticksEnable[1] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__Equal0~6 ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__Equal0~6 ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|io_full~0 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|io_full~0_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|io_full~0_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|io_full~0_I .lut_mask = "0000222A0000222A";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings~0_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_6[0] ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|__ALT_INV__pendings[0] ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_15[1]~0 ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__io_full~0 ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings~0 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings~0_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings~0_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings~0_I .lut_mask = "32FF32FF32FF32FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings~0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings[0] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings[0]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings[0]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector32~1_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_9[0] ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|__ALT_INV__pendings[0] ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[4] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[0] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector32~1 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector32~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector32~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector32~1_I .lut_mask = "0013AA130013AA13";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[0] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~5 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_3[0] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[0]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[0]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[0] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~3 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_6[0] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[0]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[0]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector32~4_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[6] ),
	.datab(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector32~1 ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[0] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[0] ),
	.datae(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[4] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector32~4 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector32~4_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector32~4_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector32~4_I .lut_mask = "2727227727272277";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~7_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[4] ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[6] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Decoder1~1 ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~7 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~7_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~7_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~7_I .lut_mask = "0000000800000008";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|timerBBridge_ticksEnable[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[0] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~7 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|timerBBridge_ticksEnable[0] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|timerBBridge_ticksEnable[0]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|timerBBridge_ticksEnable[0]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector32~5_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__timerABridge_ticksEnable[0] ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__timerBBridge_ticksEnable[0] ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[4] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector32~5 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector32~5_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector32~5_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector32~5_I .lut_mask = "5353535353535353";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector32~6_I (
	.dataa(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector16~0 ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[6] ),
	.datae(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector32~4 ),
	.dataf(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector32~5 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector32~6 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector32~6_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector32~6_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector32~6_I .lut_mask = "0004501400445054";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector32~7_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|__ALT_INV__bridge_interruptCtrl_writeIntEnable ),
	.datad(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Equal1~0 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector32~7 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector32~7_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector32~7_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector32~7_I .lut_mask = "008C008C008C008C";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~1_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__Equal0~6 ),
	.dataf(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[0] ),
	.cin(gnd),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~1 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~2 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~1_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~1_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~1_I .lut_mask = "0000FF000000FF00";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~1 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1 ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[0] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[0]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[0]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~1_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__Equal0~6 ),
	.dataf(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[0] ),
	.cin(gnd),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~1 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~2 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~1_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~1_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~1_I .lut_mask = "0000FF000000FF00";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|_zz_13~0_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[4] ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Decoder1~1 ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~4 ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|_zz_13~0 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_13~0_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_13~0_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_13~0_I .lut_mask = "0101010101010101";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|timerBBridge_ticksEnable[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[1] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~7 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|timerBBridge_ticksEnable[1] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|timerBBridge_ticksEnable[1]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|timerBBridge_ticksEnable[1]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_13~0 ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__timerBBridge_ticksEnable[1] ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__timerBBridge_ticksEnable[0] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__Equal0~6 ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0_I .lut_mask = "5F7F5F7F5F7F5F7F";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~1 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1 ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[0] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[0]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[0]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector32~8_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[4] ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[0] ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[0] ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector32~8 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector32~8_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector32~8_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector32~8_I .lut_mask = "00D800D800D800D8";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector32~2_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|__ALT_INV__Equal1~1 ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a0 ),
	.datad(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector32~6 ),
	.datae(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector32~7 ),
	.dataf(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector32~8 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector32~2 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector32~2_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector32~2_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector32~2_I .lut_mask = "0055155500111511";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector32~3_I (
	.dataa(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector20~1 ),
	.datab(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector31~0 ),
	.datac(\__ALT_INV__sw[0]~input ),
	.datad(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector32~0 ),
	.datae(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector32~2 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector32~3 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector32~3_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector32~3_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector32~3_I .lut_mask = "0155FFFF0155FFFF";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3Router:apb3Router_1|Selector32~3 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[0] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[0]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[0]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxSimpleBusRam:system_ram|always1~0_I (
	.dataa(\Murax:murax|__ALT_INV___zz_6[1] ),
	.datab(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__io_masterBus_cmd_payload_wr~0 ),
	.combout(\Murax:murax|MuraxSimpleBusRam:system_ram|always1~0 ));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|always1~0_I .shared_arith = "off";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|always1~0_I .extended_lut = "off";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|always1~0_I .lut_mask = "2222222222222222";

stratixiv_lcell_comb \Murax:murax|MuraxSimpleBusRam:system_ram|always1~1_I (
	.dataa(\Murax:murax|__ALT_INV___zz_4 ),
	.datab(\Murax:murax|__ALT_INV___zz_6[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__iBus_cmd_valid~2 ),
	.datad(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__always0~0 ),
	.datae(\Murax:murax|__ALT_INV__Equal1~9 ),
	.dataf(\Murax:murax|MuraxSimpleBusRam:system_ram|__ALT_INV__always1~0 ),
	.combout(\Murax:murax|MuraxSimpleBusRam:system_ram|always1~1 ));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|always1~1_I .shared_arith = "off";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|always1~1_I .extended_lut = "off";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|always1~1_I .lut_mask = "0000000000004C00";

stratixiv_ram_block \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0~I (
	.portawe(\Murax:murax|MuraxSimpleBusRam:system_ram|always1~1 ),
	.portbre(\Murax:murax|_zz_12~0 ),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|_zz_7[0] }),
	.portaaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbdataout({\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0 }));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0~I .operation_mode = "dual_port";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0~I .ram_block_type = "auto";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0~I .logical_ram_name = "Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0~I .init_file = "db/murax_symbiflow.ram0_MuraxSimpleBusRam_1bffb5c2.hdl.mif";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0~I .init_file_layout = "Port_B";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0~I .port_a_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0~I .port_a_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0~I .port_a_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0~I .port_a_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0~I .port_a_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0~I .port_a_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0~I .port_a_first_bit_number = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0~I .port_a_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0~I .port_a_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0~I .port_b_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0~I .port_b_address_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0~I .port_b_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0~I .port_b_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0~I .port_b_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0~I .port_b_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0~I .port_b_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0~I .port_b_first_bit_number = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0~I .port_b_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0~I .port_b_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a0~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[0]~31_I (
	.dataa(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_rspSourceId[0] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[0] ),
	.datac(\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|__ALT_INV__ram_block1a0 ),
	.combout(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[0]~31 ));
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[0]~31_I .shared_arith = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[0]~31_I .extended_lut = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[0]~31_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[0]~31 ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[0] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[0]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[0]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[8]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[8]~19 ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[8] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[8]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[8]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[0]~8_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_ADDRESS_LOW[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_ADDRESS_LOW[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[16] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[24] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[0] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[8] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[0]~8 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[0]~8_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[0]~8_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[0]~8_I .lut_mask = "04158C9D2637AEBF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[0]~9_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_arbitration_isValid ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_ENABLE ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[0]~8 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[0]~9 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[0]~9_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[0]~9_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[0]~9_I .lut_mask = "0E1F0E1F0E1F0E1F";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[0]~9 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_a_first_bit_number = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_b_first_bit_number = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[0] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[0]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[0]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[0] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[0] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[0]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_PC[0]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add4~1_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[20] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[0] ),
	.cin(gnd),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add4~1 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add4~2 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add4~1_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~1_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~1_I .lut_mask = "0000FE1000000011";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add4~5_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[1] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[1] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_129[1]~0 ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add4~2 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add4~5 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add4~6 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add4~5_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~5_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~5_I .lut_mask = "0000FF00000001EF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add4~9_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[2] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[2] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_129[2]~1 ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add4~6 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add4~9 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add4~10 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add4~9_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~9_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~9_I .lut_mask = "0000FF00000001EF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add4~13_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[3] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[3] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_129[3]~2 ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add4~10 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add4~13 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add4~14 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add4~13_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~13_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~13_I .lut_mask = "0000FF00000001EF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add4~17_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[4] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[4] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_129[4]~3 ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add4~14 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add4~17 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add4~18 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add4~17_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~17_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~17_I .lut_mask = "0000FF00000001EF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add4~21_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[5] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[5] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[25] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add4~18 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add4~21 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add4~22 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add4~21_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~21_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~21_I .lut_mask = "0000FF00000001EF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add4~25_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[6] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[6] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[26] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add4~22 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add4~25 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add4~26 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add4~25_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~25_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~25_I .lut_mask = "0000FF00000001EF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add4~29_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[7] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[7] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[27] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add4~26 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add4~29 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add4~30 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add4~29_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~29_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~29_I .lut_mask = "0000FF00000001EF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add4~33_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[8] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[8] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[28] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add4~30 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add4~33 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add4~34 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add4~33_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~33_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~33_I .lut_mask = "0000FF00000001EF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add4~37_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[9] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[9] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[29] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add4~34 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add4~37 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add4~38 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add4~37_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~37_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~37_I .lut_mask = "0000FF00000001EF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add4~41_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[10] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[10] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[30] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add4~38 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add4~41 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add4~42 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add4~41_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~41_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~41_I .lut_mask = "0000FF00000001EF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add4~45_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[11] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Selector96~0 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[11] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add4~42 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add4~45 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add4~46 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add4~45_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~45_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~45_I .lut_mask = "0000FE10000000FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add4~49_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[31] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_BranchPlugin_branch_src1[12]~4 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[12] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add4~46 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add4~49 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add4~50 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add4~49_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~49_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~49_I .lut_mask = "0000F4B0000000FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add4~53_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[13] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_BranchPlugin_branch_src1[13]~3 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[31] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add4~50 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add4~53 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add4~54 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add4~53_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~53_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~53_I .lut_mask = "0000FB40000000FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add4~57_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[31] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_BranchPlugin_branch_src1[14]~2 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[14] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add4~54 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add4~57 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add4~58 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add4~57_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~57_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~57_I .lut_mask = "0000F4B0000000FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add4~61_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[31] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_BranchPlugin_branch_src1[15]~1 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[15] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add4~58 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add4~61 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add4~62 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add4~61_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~61_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~61_I .lut_mask = "0000F4B0000000FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add4~65_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[31] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_BranchPlugin_branch_src1[16]~0 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[16] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add4~62 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add4~65 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add4~66 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add4~65_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~65_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~65_I .lut_mask = "0000F4B0000000FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add4~69_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[31] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_BranchPlugin_branch_src1[17]~7 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[17] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add4~66 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add4~69 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add4~70 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add4~69_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~69_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~69_I .lut_mask = "0000F4B0000000FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add4~73_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[31] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_BranchPlugin_branch_src1[18]~6 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[18] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add4~70 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add4~73 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add4~74 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add4~73_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~73_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~73_I .lut_mask = "0000F4B0000000FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add4~77_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[31] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_BranchPlugin_branch_src1[19]~5 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[19] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add4~74 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add4~77 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add4~78 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add4~77_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~77_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~77_I .lut_mask = "0000F4B0000000FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add4~81_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[20] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[20] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[31] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add4~78 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add4~81 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add4~82 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add4~81_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~81_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~81_I .lut_mask = "0000FF00000001EF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add4~85_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[21] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[21] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[31] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add4~82 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add4~85 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add4~86 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add4~85_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~85_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~85_I .lut_mask = "0000FF00000001EF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add4~89_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[22] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[22] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[31] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add4~86 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add4~89 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add4~90 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add4~89_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~89_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~89_I .lut_mask = "0000FF00000001EF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add4~93_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[23] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[23] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[31] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add4~90 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add4~93 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add4~94 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add4~93_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~93_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~93_I .lut_mask = "0000FF00000001EF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add4~97_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[24] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[24] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[31] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add4~94 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add4~97 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add4~98 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add4~97_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~97_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~97_I .lut_mask = "0000FF00000001EF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add4~101_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[25] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[25] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[31] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add4~98 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add4~101 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add4~102 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add4~101_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~101_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~101_I .lut_mask = "0000FF00000001EF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add4~105_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS1[26] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_PC[26] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[31] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add4~102 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add4~105 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add4~106 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add4~105_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~105_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add4~105_I .lut_mask = "0000FF00000001EF";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[27]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add4~109 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[27] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[27]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[27]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[27]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~10 ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[27] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sload(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[27] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[27]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[27]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[27]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[27] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[27] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[27]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[27]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[27]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[27] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[27] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[27]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[27]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux44~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal8~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal7~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[31] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a27 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[27] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux44~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux44~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux44~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux44~0_I .lut_mask = "06178E9F06178E9F";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[27]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Mux44~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[27] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[27]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[27]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux12~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[27] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[27] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux12~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux12~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux12~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux12~0_I .lut_mask = "449F449F449F449F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[27]~54_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[28] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[26] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal66~0 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[28] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[26] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[27]~54 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[27]~54_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[27]~54_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[27]~54_I .lut_mask = "220A770A225F775F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[27]~55_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~1 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~113 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[1] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[0] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux12~0 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[27]~54 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[27]~55 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[27]~55_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[27]~55_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[27]~55_I .lut_mask = "20022A0275577F57";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[27]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_58[27]~55 ),
	.sclr(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[27] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[27]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[27]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[27]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[27] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[27] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[27]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[27]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[27]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[27]~27 ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[27] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[27]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[27]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[27]~32_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_86[8] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_88[16] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[27] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[27] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[27]~32 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[27]~32_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[27]~32_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[27]~32_I .lut_mask = "0F0F00FF55553333";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[27]~32 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_a_first_bit_number = 27;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_b_first_bit_number = 27;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a27~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Selector71~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal62~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal30~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[27] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a27 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Selector71~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Selector71~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector71~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector71~0_I .lut_mask = "03AB03AB03AB03AB";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[27]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Selector71~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[27] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[27]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[27]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[26]~56_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[27] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[25] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal66~0 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[27] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[25] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[26]~56 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[26]~56_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[26]~56_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[26]~56_I .lut_mask = "220A770A225F775F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[26]~57_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~1 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~109 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[1] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[0] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux13~0 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[26]~56 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[26]~57 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[26]~57_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[26]~57_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[26]~57_I .lut_mask = "20022A0275577F57";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[26]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_58[26]~57 ),
	.sclr(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[26] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[26]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[26]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[26]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[26] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[26] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[26]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[26]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[26]~33_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_86[8] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_88[16] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[26] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[26] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[26]~33 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[26]~33_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[26]~33_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[26]~33_I .lut_mask = "0F0F00FF55553333";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[26]~33 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_a_first_bit_number = 26;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_b_first_bit_number = 26;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a26~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Selector72~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal62~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal30~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[26] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a26 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Selector72~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Selector72~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector72~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector72~0_I .lut_mask = "03AB03AB03AB03AB";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[26]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Selector72~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[26] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[26]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[26]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[25]~58_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[26] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[24] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal66~0 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[26] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[24] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[25]~58 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[25]~58_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[25]~58_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[25]~58_I .lut_mask = "220A770A225F775F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[25]~59_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~1 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~105 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[1] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[0] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux14~0 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[25]~58 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[25]~59 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[25]~59_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[25]~59_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[25]~59_I .lut_mask = "20022A0275577F57";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[25]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_58[25]~59 ),
	.sclr(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[25] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[25]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[25]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[25]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[25] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[25] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[25]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[25]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[25]~34_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_86[8] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_88[16] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[25] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[25] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[25]~34 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[25]~34_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[25]~34_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[25]~34_I .lut_mask = "0F0F00FF55553333";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[25]~34 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_a_first_bit_number = 25;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_b_first_bit_number = 25;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a25~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Selector73~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal62~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal30~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[25] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a25 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Selector73~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Selector73~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector73~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector73~0_I .lut_mask = "03AB03AB03AB03AB";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[25]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Selector73~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[25] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[25]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[25]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[24]~60_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[25] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[23] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal66~0 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[25] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[23] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[24]~60 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[24]~60_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[24]~60_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[24]~60_I .lut_mask = "220A770A225F775F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[24]~61_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~1 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~101 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[1] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[0] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux15~0 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[24]~60 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[24]~61 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[24]~61_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[24]~61_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[24]~61_I .lut_mask = "20022A0275577F57";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[24]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_58[24]~61 ),
	.sclr(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[24] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[24]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[24]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[24]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[24] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[24] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[24]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[24]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[24]~35_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_86[8] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_88[16] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[24] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[24] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[24]~35 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[24]~35_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[24]~35_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[24]~35_I .lut_mask = "0F0F00FF55553333";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[24]~35 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_a_first_bit_number = 24;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_b_first_bit_number = 24;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[24]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a24 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[24] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[24]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[24]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_7[24]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Selector7~0 ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[24] ),
	.sload(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_7[24] ));
defparam \Murax:murax|_zz_7[24]~I .power_up = "low";
defparam \Murax:murax|_zz_7[24]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[24]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|_zz_7[24] ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[24] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[24]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[24]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[24]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[24] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[24] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[24]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[24]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[24]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[24] ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[24] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[24]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[24]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector8~0_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datab(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector7~0 ),
	.datac(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector15~0 ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__io_occupancy[0]~1 ),
	.datae(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[24] ),
	.dataf(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[24] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector8~0 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector8~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector8~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector8~0_I .lut_mask = "003305370A3B0F3F";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[24]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3Router:apb3Router_1|Selector8~0 ),
	.sclr(\Murax:murax|Apb3Router:apb3Router_1|selIndex[1] ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[24] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[24]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[24]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0~I (
	.portawe(\Murax:murax|MuraxSimpleBusRam:system_ram|always1~8 ),
	.portbre(\Murax:murax|_zz_12~0 ),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|_zz_7[24] }),
	.portaaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbdataout({\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0 }));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0~I .operation_mode = "dual_port";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0~I .ram_block_type = "auto";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0~I .logical_ram_name = "Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0~I .init_file = "db/murax_symbiflow.ram3_MuraxSimpleBusRam_1bffb5c2.hdl.mif";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0~I .init_file_layout = "Port_B";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0~I .port_a_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0~I .port_a_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0~I .port_a_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0~I .port_a_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0~I .port_a_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0~I .port_a_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0~I .port_a_first_bit_number = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0~I .port_a_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0~I .port_a_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0~I .port_b_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0~I .port_b_address_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0~I .port_b_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0~I .port_b_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0~I .port_b_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0~I .port_b_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0~I .port_b_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0~I .port_b_first_bit_number = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0~I .port_b_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0~I .port_b_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a0~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[24]~12_I (
	.dataa(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_rspSourceId[0] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[24] ),
	.datac(\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|__ALT_INV__ram_block1a0 ),
	.combout(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[24]~12 ));
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[24]~12_I .shared_arith = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[24]~12_I .extended_lut = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[24]~12_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|_zz_82[24]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[24]~12 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.q(\Murax:murax|VexRiscv:system_cpu|_zz_82[24] ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[24]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[24]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_68[24]~5_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_82[24] ),
	.datac(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[24]~12 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_68[24]~5 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_68[24]~5_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_68[24]~5_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_68[24]~5_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[24]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_68[24]~5 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[24] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[24]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[24]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Selector74~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[24] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal62~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal30~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a24 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Selector74~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Selector74~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector74~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector74~0_I .lut_mask = "05CD05CD05CD05CD";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[24]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Selector74~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[24] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[24]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[24]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[23]~62_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[24] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[22] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal66~0 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[24] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[22] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[23]~62 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[23]~62_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[23]~62_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[23]~62_I .lut_mask = "220A770A225F775F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux16~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[23] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[23] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux16~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux16~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux16~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux16~0_I .lut_mask = "449F449F449F449F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[23]~63_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~1 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~97 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[1] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[0] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[23]~62 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux16~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[23]~63 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[23]~63_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[23]~63_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[23]~63_I .lut_mask = "200275572A027F57";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[23]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_58[23]~63 ),
	.sclr(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[23] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[23]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[23]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[23]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[23] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[23] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[23]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[23]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[23]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[23]~16 ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[23] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[23]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[23]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[23]~36_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_86[8] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_88[16] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[23] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[23] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[23]~36 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[23]~36_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[23]~36_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[23]~36_I .lut_mask = "0F0F00FF55553333";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[23]~36 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_a_first_bit_number = 23;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_b_first_bit_number = 23;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[23]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a23 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[23] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[23]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[23]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_7[23]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[23] ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[7] ),
	.sload(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[13] ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_7[23] ));
defparam \Murax:murax|_zz_7[23]~I .power_up = "low";
defparam \Murax:murax|_zz_7[23]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[23]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|_zz_7[23] ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[23] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[23]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[23]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[23]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[23] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[23] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[23]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[23]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[23]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[23] ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[23] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[23]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[23]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector9~0_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datab(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector11~0 ),
	.datac(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[23] ),
	.datad(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[23] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector9~0 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector9~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector9~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector9~0_I .lut_mask = "0123012301230123";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[23]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3Router:apb3Router_1|Selector9~0 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[23] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[23]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[23]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxSimpleBusRam:system_ram|always1~2_I (
	.dataa(\Murax:murax|__ALT_INV___zz_6[0] ),
	.datab(\Murax:murax|__ALT_INV___zz_6[1] ),
	.datac(\Murax:murax|__ALT_INV___zz_8[1] ),
	.datad(\Murax:murax|__ALT_INV___zz_8[0] ),
	.combout(\Murax:murax|MuraxSimpleBusRam:system_ram|always1~2 ));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|always1~2_I .shared_arith = "off";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|always1~2_I .extended_lut = "off";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|always1~2_I .lut_mask = "D191D191D191D191";

stratixiv_lcell_comb \Murax:murax|MuraxSimpleBusRam:system_ram|always1~4_I (
	.dataa(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__io_masterBus_cmd_payload_address[30]~5 ),
	.datab(\Murax:murax|__ALT_INV__Equal1~4 ),
	.datac(\Murax:murax|__ALT_INV__Equal1~5 ),
	.datad(\Murax:murax|__ALT_INV__Equal1~8 ),
	.datae(\Murax:murax|MuraxSimpleBusRam:system_ram|__ALT_INV__always1~2 ),
	.dataf(\Murax:murax|MuraxSimpleBusRam:system_ram|__ALT_INV__always1~3 ),
	.combout(\Murax:murax|MuraxSimpleBusRam:system_ram|always1~4 ));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|always1~4_I .shared_arith = "off";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|always1~4_I .extended_lut = "off";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|always1~4_I .lut_mask = "0000000000020000";

stratixiv_ram_block \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7~I (
	.portawe(\Murax:murax|MuraxSimpleBusRam:system_ram|always1~4 ),
	.portbre(\Murax:murax|_zz_12~0 ),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|_zz_7[23] }),
	.portaaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbdataout({\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7 }));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7~I .operation_mode = "dual_port";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7~I .ram_block_type = "auto";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7~I .logical_ram_name = "Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7~I .init_file = "db/murax_symbiflow.ram2_MuraxSimpleBusRam_1bffb5c2.hdl.mif";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7~I .init_file_layout = "Port_B";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7~I .port_a_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7~I .port_a_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7~I .port_a_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7~I .port_a_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7~I .port_a_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7~I .port_a_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7~I .port_a_first_bit_number = 7;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7~I .port_a_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7~I .port_a_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7~I .port_b_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7~I .port_b_address_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7~I .port_b_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7~I .port_b_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7~I .port_b_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7~I .port_b_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7~I .port_b_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7~I .port_b_first_bit_number = 7;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7~I .port_b_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7~I .port_b_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a7~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[23]~16_I (
	.dataa(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_rspSourceId[0] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[23] ),
	.datac(\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|__ALT_INV__ram_block1a7 ),
	.combout(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[23]~16 ));
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[23]~16_I .shared_arith = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[23]~16_I .extended_lut = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[23]~16_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|_zz_82[23]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[23]~16 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.q(\Murax:murax|VexRiscv:system_cpu|_zz_82[23] ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[23]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[23]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_68[23]~9_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_82[23] ),
	.datac(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[23]~16 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_68[23]~9 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_68[23]~9_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_68[23]~9_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_68[23]~9_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[23]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_68[23]~9 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[23] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[23]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[23]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Selector75~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[23] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal62~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal30~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a23 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Selector75~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Selector75~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector75~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector75~0_I .lut_mask = "05CD05CD05CD05CD";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[23]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Selector75~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[23] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[23]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[23]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[21]~66_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[22] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[20] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal66~0 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[22] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[20] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[21]~66 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[21]~66_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[21]~66_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[21]~66_I .lut_mask = "220A770A225F775F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux18~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[21] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[21] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux18~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux18~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux18~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux18~0_I .lut_mask = "449F449F449F449F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[21]~67_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~1 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~89 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[1] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[0] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[21]~66 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux18~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[21]~67 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[21]~67_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[21]~67_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[21]~67_I .lut_mask = "200275572A027F57";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[21]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_58[21]~67 ),
	.sclr(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[21] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[21]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[21]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[22]~64_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[23] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[21] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal66~0 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[23] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[21] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[22]~64 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[22]~64_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[22]~64_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[22]~64_I .lut_mask = "220A770A225F775F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux17~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[22] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[22] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux17~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux17~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux17~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux17~0_I .lut_mask = "449F449F449F449F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[22]~65_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~1 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~93 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[1] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[0] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[22]~64 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux17~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[22]~65 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[22]~65_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[22]~65_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[22]~65_I .lut_mask = "200275572A027F57";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[22]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_58[22]~65 ),
	.sclr(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[22] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[22]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[22]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[22]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[22] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[22] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[22]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[22]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[22]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[22]~15 ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[22] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[22]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[22]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[22]~37_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_86[8] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_88[16] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[22] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[22] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[22]~37 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[22]~37_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[22]~37_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[22]~37_I .lut_mask = "0F0F00FF55553333";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[22]~37 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_a_first_bit_number = 22;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_b_first_bit_number = 22;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[22]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a22 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[22] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[22]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[22]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_7[22]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[22] ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[6] ),
	.sload(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[13] ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_7[22] ));
defparam \Murax:murax|_zz_7[22]~I .power_up = "low";
defparam \Murax:murax|_zz_7[22]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[22]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|_zz_7[22] ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[22] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[22]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[22]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[22]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[22] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[22] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[22]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[22]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[22]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[22] ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[22] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[22]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[22]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector10~0_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datab(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector11~0 ),
	.datac(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[22] ),
	.datad(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[22] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector10~0 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector10~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector10~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector10~0_I .lut_mask = "0123012301230123";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[22]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3Router:apb3Router_1|Selector10~0 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[22] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[22]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[22]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6~I (
	.portawe(\Murax:murax|MuraxSimpleBusRam:system_ram|always1~4 ),
	.portbre(\Murax:murax|_zz_12~0 ),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|_zz_7[22] }),
	.portaaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbdataout({\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6 }));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6~I .operation_mode = "dual_port";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6~I .ram_block_type = "auto";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6~I .logical_ram_name = "Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6~I .init_file = "db/murax_symbiflow.ram2_MuraxSimpleBusRam_1bffb5c2.hdl.mif";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6~I .init_file_layout = "Port_B";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6~I .port_a_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6~I .port_a_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6~I .port_a_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6~I .port_a_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6~I .port_a_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6~I .port_a_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6~I .port_a_first_bit_number = 6;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6~I .port_a_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6~I .port_a_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6~I .port_b_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6~I .port_b_address_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6~I .port_b_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6~I .port_b_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6~I .port_b_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6~I .port_b_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6~I .port_b_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6~I .port_b_first_bit_number = 6;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6~I .port_b_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6~I .port_b_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a6~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[22]~15_I (
	.dataa(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_rspSourceId[0] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[22] ),
	.datac(\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|__ALT_INV__ram_block1a6 ),
	.combout(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[22]~15 ));
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[22]~15_I .shared_arith = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[22]~15_I .extended_lut = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[22]~15_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|_zz_82[22]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[22]~15 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.q(\Murax:murax|VexRiscv:system_cpu|_zz_82[22] ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[22]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[22]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_68[22]~8_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_82[22] ),
	.datac(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[22]~15 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_68[22]~8 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_68[22]~8_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_68[22]~8_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_68[22]~8_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[22]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_68[22]~8 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[22] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[22]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[22]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[22] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isStuck~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isStuck~1 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_82[22] ),
	.dataf(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[22]~15 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2_I .lut_mask = "33303335333A333F";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[19]~40 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_a_first_bit_number = 19;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_b_first_bit_number = 19;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[19]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a19 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[19] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[19]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[19]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_7[19]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[19] ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[3] ),
	.sload(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[13] ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_7[19] ));
defparam \Murax:murax|_zz_7[19]~I .power_up = "low";
defparam \Murax:murax|_zz_7[19]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[19]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|_zz_7[19] ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[19] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[19]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[19]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[19]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[19] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[19] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[19]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[19]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[19]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[19] ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[19] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[19]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[19]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector13~0_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datab(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector15~0 ),
	.datac(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[19] ),
	.datad(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[19] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector13~0 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector13~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector13~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector13~0_I .lut_mask = "0123012301230123";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector13~1_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__io_occupancy[0]~1 ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__io_occupancy[1]~5 ),
	.datac(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector7~0 ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__io_occupancy[2]~9 ),
	.datae(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__io_occupancy[3]~13 ),
	.dataf(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector13~0 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector13~1 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector13~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector13~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector13~1_I .lut_mask = "070F0800FFFFFFFF";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[19]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3Router:apb3Router_1|Selector13~1 ),
	.sclr(\Murax:murax|Apb3Router:apb3Router_1|selIndex[1] ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[19] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[19]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[19]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3~I (
	.portawe(\Murax:murax|MuraxSimpleBusRam:system_ram|always1~4 ),
	.portbre(\Murax:murax|_zz_12~0 ),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|_zz_7[19] }),
	.portaaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbdataout({\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3 }));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3~I .operation_mode = "dual_port";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3~I .ram_block_type = "auto";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3~I .logical_ram_name = "Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3~I .init_file = "db/murax_symbiflow.ram2_MuraxSimpleBusRam_1bffb5c2.hdl.mif";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3~I .init_file_layout = "Port_B";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3~I .port_a_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3~I .port_a_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3~I .port_a_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3~I .port_a_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3~I .port_a_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3~I .port_a_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3~I .port_a_first_bit_number = 3;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3~I .port_a_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3~I .port_a_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3~I .port_b_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3~I .port_b_address_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3~I .port_b_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3~I .port_b_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3~I .port_b_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3~I .port_b_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3~I .port_b_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3~I .port_b_first_bit_number = 3;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3~I .port_b_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3~I .port_b_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a3~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[19]~2_I (
	.dataa(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_rspSourceId[0] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[19] ),
	.datac(\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|__ALT_INV__ram_block1a3 ),
	.combout(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[19]~2 ));
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[19]~2_I .shared_arith = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[19]~2_I .extended_lut = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[19]~2_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|_zz_82[19]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[19]~2 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.q(\Murax:murax|VexRiscv:system_cpu|_zz_82[19] ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[19]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[19]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_68[19]~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_82[19] ),
	.datac(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[19]~2 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_68[19]~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_68[19]~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_68[19]~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_68[19]~0_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[19]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_68[19]~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[19] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[19]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[19]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[19] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isStuck~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isStuck~1 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_82[19] ),
	.dataf(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[19]~2 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9_I .lut_mask = "33303335333A333F";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[17]~42 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_a_first_bit_number = 17;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_b_first_bit_number = 17;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a17~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Selector81~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[17] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal62~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal30~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a17 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Selector81~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Selector81~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector81~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector81~0_I .lut_mask = "05CD05CD05CD05CD";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[17]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Selector81~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[17] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[17]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[17]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add2~69_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC_USE_SUB_LESS ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[16] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[16] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add2~66 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add2~69 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add2~70 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add2~69_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~69_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~69_I .lut_mask = "0000FF00000055AA";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add2~73_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC_USE_SUB_LESS ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[17] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[17] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add2~70 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add2~73 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add2~74 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add2~73_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~73_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~73_I .lut_mask = "0000FF00000055AA";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[18]~72_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[17] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[19] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal66~0 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[17] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[19] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[18]~72 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[18]~72_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[18]~72_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[18]~72_I .lut_mask = "0A220A775F225F77";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux21~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[18] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[18] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux21~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux21~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux21~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux21~0_I .lut_mask = "449F449F449F449F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[18]~73_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~1 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~77 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[1] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[0] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[18]~72 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux21~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[18]~73 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[18]~73_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[18]~73_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[18]~73_I .lut_mask = "200275572A027F57";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[18]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_58[18]~73 ),
	.sclr(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[18] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[18]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[18]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[18]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[18] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[18] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[18]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[18]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[18]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[18]~6 ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[18] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[18]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[18]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[18]~41_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_86[8] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_88[16] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[18] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[18] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[18]~41 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[18]~41_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[18]~41_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[18]~41_I .lut_mask = "0F0F00FF55553333";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[18]~41 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_a_first_bit_number = 18;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_b_first_bit_number = 18;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[18]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a18 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[18] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[18]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[18]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_7[18]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[18] ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[2] ),
	.sload(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[13] ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_7[18] ));
defparam \Murax:murax|_zz_7[18]~I .power_up = "low";
defparam \Murax:murax|_zz_7[18]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[18]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|_zz_7[18] ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[18] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[18]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[18]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[18]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[18] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[18] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[18]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[18]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[18]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[18] ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[18] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[18]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[18]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector14~0_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datab(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector15~0 ),
	.datac(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[18] ),
	.datad(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[18] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector14~0 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector14~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector14~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector14~0_I .lut_mask = "0123012301230123";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector14~1_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__io_occupancy[0]~1 ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__io_occupancy[1]~5 ),
	.datac(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector7~0 ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__io_occupancy[2]~9 ),
	.datae(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector14~0 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector14~1 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector14~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector14~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector14~1_I .lut_mask = "0708FFFF0708FFFF";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[18]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3Router:apb3Router_1|Selector14~1 ),
	.sclr(\Murax:murax|Apb3Router:apb3Router_1|selIndex[1] ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[18] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[18]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[18]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2~I (
	.portawe(\Murax:murax|MuraxSimpleBusRam:system_ram|always1~4 ),
	.portbre(\Murax:murax|_zz_12~0 ),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|_zz_7[18] }),
	.portaaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbdataout({\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2 }));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2~I .operation_mode = "dual_port";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2~I .ram_block_type = "auto";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2~I .logical_ram_name = "Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2~I .init_file = "db/murax_symbiflow.ram2_MuraxSimpleBusRam_1bffb5c2.hdl.mif";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2~I .init_file_layout = "Port_B";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2~I .port_a_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2~I .port_a_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2~I .port_a_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2~I .port_a_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2~I .port_a_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2~I .port_a_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2~I .port_a_first_bit_number = 2;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2~I .port_a_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2~I .port_a_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2~I .port_b_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2~I .port_b_address_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2~I .port_b_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2~I .port_b_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2~I .port_b_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2~I .port_b_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2~I .port_b_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2~I .port_b_first_bit_number = 2;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2~I .port_b_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2~I .port_b_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a2~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[18]~6_I (
	.dataa(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_rspSourceId[0] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[18] ),
	.datac(\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|__ALT_INV__ram_block1a2 ),
	.combout(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[18]~6 ));
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[18]~6_I .shared_arith = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[18]~6_I .extended_lut = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[18]~6_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|_zz_82[18]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[18]~6 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.q(\Murax:murax|VexRiscv:system_cpu|_zz_82[18] ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[18]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[18]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_68[18]~4_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_82[18] ),
	.datac(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[18]~6 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_68[18]~4 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_68[18]~4_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_68[18]~4_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_68[18]~4_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[18]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_68[18]~4 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[18] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[18]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[18]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Selector80~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[18] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal62~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal30~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a18 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Selector80~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Selector80~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector80~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector80~0_I .lut_mask = "05CD05CD05CD05CD";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[18]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Selector80~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[18] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[18]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[18]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[16]~39_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[17] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[15] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal66~0 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[17] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[15] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[16]~39 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[16]~39_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[16]~39_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[16]~39_I .lut_mask = "220A770A225F775F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux23~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[16] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[16] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux23~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux23~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux23~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux23~0_I .lut_mask = "449F449F449F449F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[16]~40_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~1 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~69 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[1] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[0] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[16]~39 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux23~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[16]~40 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[16]~40_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[16]~40_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[16]~40_I .lut_mask = "200275572A027F57";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[16]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_58[16]~40 ),
	.sclr(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[16] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[16]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[16]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[17]~74_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[16] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[18] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal66~0 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[16] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[18] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[17]~74 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[17]~74_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[17]~74_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[17]~74_I .lut_mask = "0A220A775F225F77";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux22~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[17] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[17] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux22~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux22~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux22~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux22~0_I .lut_mask = "449F449F449F449F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[17]~75_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~1 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~73 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[1] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[0] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[17]~74 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux22~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[17]~75 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[17]~75_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[17]~75_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[17]~75_I .lut_mask = "200275572A027F57";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[17]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_58[17]~75 ),
	.sclr(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[17] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[17]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[17]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[17]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[17] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[17] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[17]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[17]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[17]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[17]~5 ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[17] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[17]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[17]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[17]~42_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_86[8] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_88[16] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[17] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[17] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[17]~42 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[17]~42_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[17]~42_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[17]~42_I .lut_mask = "0F0F00FF55553333";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[17]~42 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_a_first_bit_number = 17;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_b_first_bit_number = 17;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[17]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a17 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[17] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[17]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[17]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_7[17]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[17] ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[1] ),
	.sload(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[13] ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_7[17] ));
defparam \Murax:murax|_zz_7[17]~I .power_up = "low";
defparam \Murax:murax|_zz_7[17]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[17]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|_zz_7[17] ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[17] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[17]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[17]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[17]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[17] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[17] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[17]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[17]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[17]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[17] ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[17] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[17]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[17]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector15~1_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datab(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[17] ),
	.datac(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[17] ),
	.datad(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector15~0 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector15~1 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector15~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector15~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector15~1_I .lut_mask = "001B001B001B001B";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector15~2_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__io_occupancy[0]~1 ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__io_occupancy[1]~5 ),
	.datac(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector7~0 ),
	.datad(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector15~1 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector15~2 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector15~2_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector15~2_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector15~2_I .lut_mask = "06FF06FF06FF06FF";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[17]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3Router:apb3Router_1|Selector15~2 ),
	.sclr(\Murax:murax|Apb3Router:apb3Router_1|selIndex[1] ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[17] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[17]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[17]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1~I (
	.portawe(\Murax:murax|MuraxSimpleBusRam:system_ram|always1~4 ),
	.portbre(\Murax:murax|_zz_12~0 ),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|_zz_7[17] }),
	.portaaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbdataout({\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1 }));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1~I .operation_mode = "dual_port";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1~I .ram_block_type = "auto";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1~I .logical_ram_name = "Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1~I .init_file = "db/murax_symbiflow.ram2_MuraxSimpleBusRam_1bffb5c2.hdl.mif";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1~I .init_file_layout = "Port_B";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1~I .port_a_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1~I .port_a_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1~I .port_a_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1~I .port_a_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1~I .port_a_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1~I .port_a_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1~I .port_a_first_bit_number = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1~I .port_a_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1~I .port_a_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1~I .port_b_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1~I .port_b_address_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1~I .port_b_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1~I .port_b_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1~I .port_b_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1~I .port_b_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1~I .port_b_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1~I .port_b_first_bit_number = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1~I .port_b_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1~I .port_b_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a1~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[17]~5_I (
	.dataa(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_rspSourceId[0] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[17] ),
	.datac(\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|__ALT_INV__ram_block1a1 ),
	.combout(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[17]~5 ));
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[17]~5_I .shared_arith = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[17]~5_I .extended_lut = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[17]~5_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|_zz_82[17]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[17]~5 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.q(\Murax:murax|VexRiscv:system_cpu|_zz_82[17] ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[17]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[17]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_68[17]~3_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_82[17] ),
	.datac(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[17]~5 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_68[17]~3 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_68[17]~3_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_68[17]~3_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_68[17]~3_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[17]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_68[17]~3 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[17] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[17]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[17]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[17] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isStuck~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isStuck~1 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_82[17] ),
	.dataf(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[17]~5 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7_I .lut_mask = "33303335333A333F";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[20]~39 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_a_first_bit_number = 20;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_b_first_bit_number = 20;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a20~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Selector78~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[20] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal62~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal30~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a20 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Selector78~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Selector78~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector78~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector78~0_I .lut_mask = "05CD05CD05CD05CD";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[20]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Selector78~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[20] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[20]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[20]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[20]~68_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[19] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[21] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal66~0 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[19] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[21] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[20]~68 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[20]~68_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[20]~68_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[20]~68_I .lut_mask = "0A220A775F225F77";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux19~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[20] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[20] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux19~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux19~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux19~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux19~0_I .lut_mask = "449F449F449F449F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[20]~69_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~1 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~85 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[1] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[0] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[20]~68 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux19~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[20]~69 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[20]~69_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[20]~69_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[20]~69_I .lut_mask = "200275572A027F57";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[20]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_58[20]~69 ),
	.sclr(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[20] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[20]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[20]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[20]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[20] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[20] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[20]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[20]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[20]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[20]~13 ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[20] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[20]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[20]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[20]~39_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_86[8] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_88[16] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[20] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[20] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[20]~39 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[20]~39_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[20]~39_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[20]~39_I .lut_mask = "0F0F00FF55553333";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[20]~39 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_a_first_bit_number = 20;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_b_first_bit_number = 20;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[20]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a20 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[20] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[20]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[20]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_7[20]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[20] ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[4] ),
	.sload(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[13] ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_7[20] ));
defparam \Murax:murax|_zz_7[20]~I .power_up = "low";
defparam \Murax:murax|_zz_7[20]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[20]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|_zz_7[20] ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[20] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[20]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[20]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[20]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[20] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[20] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[20]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[20]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[20]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[20] ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[20] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[20]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[20]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector12~0_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datab(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector15~0 ),
	.datac(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[20] ),
	.datad(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[20] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector12~0 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector12~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector12~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector12~0_I .lut_mask = "0123012301230123";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector12~1_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__risingOccupancy ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__full~1 ),
	.datac(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector7~0 ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|__ALT_INV__Add0~0 ),
	.datae(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector12~0 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector12~1 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector12~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector12~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector12~1_I .lut_mask = "010EFFFF010EFFFF";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[20]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3Router:apb3Router_1|Selector12~1 ),
	.sclr(\Murax:murax|Apb3Router:apb3Router_1|selIndex[1] ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[20] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[20]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[20]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4~I (
	.portawe(\Murax:murax|MuraxSimpleBusRam:system_ram|always1~4 ),
	.portbre(\Murax:murax|_zz_12~0 ),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|_zz_7[20] }),
	.portaaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbdataout({\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4 }));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4~I .operation_mode = "dual_port";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4~I .ram_block_type = "auto";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4~I .logical_ram_name = "Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4~I .init_file = "db/murax_symbiflow.ram2_MuraxSimpleBusRam_1bffb5c2.hdl.mif";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4~I .init_file_layout = "Port_B";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4~I .port_a_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4~I .port_a_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4~I .port_a_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4~I .port_a_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4~I .port_a_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4~I .port_a_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4~I .port_a_first_bit_number = 4;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4~I .port_a_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4~I .port_a_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4~I .port_b_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4~I .port_b_address_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4~I .port_b_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4~I .port_b_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4~I .port_b_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4~I .port_b_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4~I .port_b_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4~I .port_b_first_bit_number = 4;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4~I .port_b_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4~I .port_b_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a4~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[20]~13_I (
	.dataa(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_rspSourceId[0] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[20] ),
	.datac(\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|__ALT_INV__ram_block1a4 ),
	.combout(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[20]~13 ));
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[20]~13_I .shared_arith = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[20]~13_I .extended_lut = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[20]~13_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|_zz_82[20]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[20]~13 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.q(\Murax:murax|VexRiscv:system_cpu|_zz_82[20] ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[20]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[20]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_68[20]~6_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_82[20] ),
	.datac(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[20]~13 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_68[20]~6 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_68[20]~6_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_68[20]~6_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_68[20]~6_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[20]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_68[20]~6 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[20] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[20]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[20]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[20] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isStuck~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isStuck~1 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_82[20] ),
	.dataf(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[20]~13 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0_I .lut_mask = "33303335333A333F";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[5]~27 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_a_first_bit_number = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_b_first_bit_number = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[5]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a5 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[5] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[5]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[5]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_7[13]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[5] ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[13] ),
	.sload(\Murax:murax|VexRiscv:system_cpu|Equal43~0 ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_7[13] ));
defparam \Murax:murax|_zz_7[13]~I .power_up = "low";
defparam \Murax:murax|_zz_7[13]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[13]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|_zz_7[13] ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[13] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[13]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[13]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[13]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[13] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~5 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_3[13] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[13]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[13]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[14]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[14] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~5 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_3[14] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[14]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[14]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[12]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[12] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~5 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_3[12] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[12]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[12]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~1_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[13] ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[13] ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[14] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[14] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[12] ),
	.dataf(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[12] ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~1 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~1_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~1_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~1_I .lut_mask = "9009000000009009";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[9]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[9] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~5 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_3[9] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[9]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[9]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[10]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[10] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~5 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_3[10] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[10]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[10]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[11]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[11] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~5 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_3[11] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[11]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[11]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~2_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[9] ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[9] ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[10] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[10] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[11] ),
	.dataf(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[11] ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~2 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~2_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~2_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~2_I .lut_mask = "9009000000009009";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[6]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[6] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~5 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_3[6] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[6]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[6]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[7]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[7] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~5 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_3[7] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[7]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[7]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[8]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[8] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~5 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_3[8] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[8]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[8]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~3_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[6] ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[6] ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[7] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[7] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[8] ),
	.dataf(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[8] ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~3 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~3_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~3_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~3_I .lut_mask = "9009000000009009";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[2] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~5 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_3[2] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[2]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[2]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[1] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~5 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_3[1] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[1]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[1]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~4_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[2] ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[2] ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[0] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[0] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[1] ),
	.dataf(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[1] ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~4 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~4_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~4_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~4_I .lut_mask = "9009000000009009";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[3]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[3] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~5 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_3[3] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[3]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[3]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[4]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[4] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~5 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_3[4] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[4]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[4]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[5]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[5] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~5 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_3[5] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[5]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_3[5]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~5_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[3] ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[3] ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[4] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[4] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[5] ),
	.dataf(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[5] ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~5 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~5_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~5_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~5_I .lut_mask = "9009000000009009";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~6_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__Equal0~0 ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__Equal0~1 ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__Equal0~2 ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__Equal0~3 ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__Equal0~4 ),
	.dataf(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__Equal0~5 ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~6 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~6_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~6_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Equal0~6_I .lut_mask = "0000000000000002";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~5_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[1] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~2 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~5 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~6 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~5_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~5_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~5_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~5 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1 ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[1] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[1]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[1]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~9_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[2] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~6 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~9 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~10 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~9_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~9_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~9_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~9 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1 ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[2] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[2]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[2]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~13_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[3] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~10 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~13 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~14 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~13_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~13_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~13_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[3]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~13 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1 ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[3] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[3]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[3]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~17_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[4] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~14 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~17 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~18 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~17_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~17_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~17_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[4]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~17 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1 ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[4] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[4]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[4]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~21_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[5] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~18 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~21 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~22 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~21_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~21_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~21_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~21 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1 ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~25_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[6] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~22 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~25 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~26 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~25_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~25_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~25_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[6]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~25 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1 ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[6] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[6]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[6]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~29_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[7] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~26 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~29 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~30 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~29_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~29_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~29_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[7]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~29 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1 ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[7] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[7]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[7]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~33_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[8] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~30 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~33 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~34 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~33_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~33_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~33_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[8]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~33 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1 ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[8] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[8]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[8]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~37_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[9] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~34 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~37 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~38 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~37_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~37_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~37_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[9]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~37 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1 ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[9] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[9]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[9]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~41_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[10] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~38 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~41 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~42 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~41_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~41_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~41_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[10]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~41 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1 ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[10] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[10]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[10]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~45_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[11] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~42 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~45 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~46 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~45_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~45_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~45_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[11]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~45 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1 ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[11] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[11]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[11]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~49_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[12] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~46 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~49 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~50 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~49_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~49_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~49_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[12]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~49 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1 ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[12] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[12]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[12]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~53_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[13] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~50 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~53 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~54 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~53_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~53_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~53_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[13]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~53 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1 ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[13] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[13]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[13]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~57_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[14] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~54 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~57 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~58 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~57_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~57_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~57_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[14]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~57 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1 ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[14] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[14]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[14]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~61_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[15] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~58 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~61 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~61_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~61_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~61_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[15]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|Add0~61 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|_zz_11~1 ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[5]~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[15] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[15]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|counter[15]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector17~1_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[15] ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~3 ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~4 ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[15] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[15] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector17~1 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector17~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector17~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector17~1_I .lut_mask = "0407343704073437";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector17~2_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[15] ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~1 ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~2 ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[15] ),
	.datae(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector17~1 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector17~2 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector17~2_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector17~2_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector17~2_I .lut_mask = "101C131F101C131F";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector17~3_I (
	.dataa(\__ALT_INV__sw[15]~input ),
	.datab(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector20~0 ),
	.datac(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector17~0 ),
	.datad(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__selIndex[0] ),
	.datae(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__selIndex[1] ),
	.dataf(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector17~2 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector17~3 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector17~3_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector17~3_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector17~3_I .lut_mask = "1F0000001F00FFFF";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[15]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3Router:apb3Router_1|Selector17~3 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[15] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[15]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[15]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxSimpleBusRam:system_ram|always1~5_I (
	.dataa(\Murax:murax|__ALT_INV___zz_6[0] ),
	.datab(\Murax:murax|__ALT_INV___zz_8[1] ),
	.datac(\Murax:murax|__ALT_INV___zz_8[0] ),
	.combout(\Murax:murax|MuraxSimpleBusRam:system_ram|always1~5 ));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|always1~5_I .shared_arith = "off";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|always1~5_I .extended_lut = "off";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|always1~5_I .lut_mask = "8080808080808080";

stratixiv_lcell_comb \Murax:murax|MuraxSimpleBusRam:system_ram|always1~6_I (
	.dataa(\Murax:murax|__ALT_INV___zz_4 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__iBus_cmd_valid~2 ),
	.datac(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__always0~0 ),
	.datad(\Murax:murax|__ALT_INV__Equal1~9 ),
	.datae(\Murax:murax|MuraxSimpleBusRam:system_ram|__ALT_INV__always1~5 ),
	.dataf(\Murax:murax|MuraxSimpleBusRam:system_ram|__ALT_INV__always1~0 ),
	.combout(\Murax:murax|MuraxSimpleBusRam:system_ram|always1~6 ));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|always1~6_I .shared_arith = "off";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|always1~6_I .extended_lut = "off";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|always1~6_I .lut_mask = "0000000000700000";

stratixiv_ram_block \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7~I (
	.portawe(\Murax:murax|MuraxSimpleBusRam:system_ram|always1~6 ),
	.portbre(\Murax:murax|_zz_12~0 ),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|_zz_7[15] }),
	.portaaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbdataout({\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7 }));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7~I .operation_mode = "dual_port";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7~I .ram_block_type = "auto";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7~I .logical_ram_name = "Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7~I .init_file = "db/murax_symbiflow.ram1_MuraxSimpleBusRam_1bffb5c2.hdl.mif";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7~I .init_file_layout = "Port_B";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7~I .port_a_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7~I .port_a_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7~I .port_a_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7~I .port_a_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7~I .port_a_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7~I .port_a_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7~I .port_a_first_bit_number = 7;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7~I .port_a_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7~I .port_a_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7~I .port_b_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7~I .port_b_address_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7~I .port_b_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7~I .port_b_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7~I .port_b_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7~I .port_b_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7~I .port_b_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7~I .port_b_first_bit_number = 7;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7~I .port_b_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7~I .port_b_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a7~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[15]~3_I (
	.dataa(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_rspSourceId[0] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[15] ),
	.datac(\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|__ALT_INV__ram_block1a7 ),
	.combout(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[15]~3 ));
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[15]~3_I .shared_arith = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[15]~3_I .extended_lut = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[15]~3_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[15]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[15]~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[15] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[15]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[15]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_88[15]~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_ADDRESS_LOW[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_ADDRESS_LOW[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[15] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[31] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_88[15]~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_88[15]~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_88[15]~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_88[15]~0_I .lut_mask = "0B4F0B4F0B4F0B4F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_88[16]~I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_INSTRUCTION[14] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_88[15]~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_88[16] ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_88[16]~I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_88[16]~I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_88[16]~I .lut_mask = "2222222222222222";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[21]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[21] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[21] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[21]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[21]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[21]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[21]~14 ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[21] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[21]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[21]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[21]~38_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_86[8] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_88[16] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[21] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[21] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[21]~38 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[21]~38_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[21]~38_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[21]~38_I .lut_mask = "0F0F00FF55553333";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[21]~38 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_a_first_bit_number = 21;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_b_first_bit_number = 21;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[21]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a21 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[21] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[21]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[21]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_7[21]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[21] ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[5] ),
	.sload(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[13] ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_7[21] ));
defparam \Murax:murax|_zz_7[21]~I .power_up = "low";
defparam \Murax:murax|_zz_7[21]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[21]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|_zz_7[21] ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[21] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[21]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[21]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[21]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[21] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[21] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[21]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[21]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[21]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[21] ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[21] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[21]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[21]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector11~1_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datab(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[21] ),
	.datac(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[21] ),
	.datad(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector11~0 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector11~1 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector11~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector11~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector11~1_I .lut_mask = "001B001B001B001B";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[21]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3Router:apb3Router_1|Selector11~1 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[21] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[21]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[21]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5~I (
	.portawe(\Murax:murax|MuraxSimpleBusRam:system_ram|always1~4 ),
	.portbre(\Murax:murax|_zz_12~0 ),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|_zz_7[21] }),
	.portaaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbdataout({\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5 }));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5~I .operation_mode = "dual_port";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5~I .ram_block_type = "auto";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5~I .logical_ram_name = "Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5~I .init_file = "db/murax_symbiflow.ram2_MuraxSimpleBusRam_1bffb5c2.hdl.mif";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5~I .init_file_layout = "Port_B";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5~I .port_a_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5~I .port_a_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5~I .port_a_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5~I .port_a_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5~I .port_a_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5~I .port_a_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5~I .port_a_first_bit_number = 5;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5~I .port_a_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5~I .port_a_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5~I .port_b_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5~I .port_b_address_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5~I .port_b_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5~I .port_b_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5~I .port_b_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5~I .port_b_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5~I .port_b_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5~I .port_b_first_bit_number = 5;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5~I .port_b_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5~I .port_b_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a5~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[21]~14_I (
	.dataa(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_rspSourceId[0] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[21] ),
	.datac(\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|__ALT_INV__ram_block1a5 ),
	.combout(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[21]~14 ));
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[21]~14_I .shared_arith = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[21]~14_I .extended_lut = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[21]~14_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|_zz_82[21]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[21]~14 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.q(\Murax:murax|VexRiscv:system_cpu|_zz_82[21] ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[21]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[21]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_68[21]~7_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_82[21] ),
	.datac(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[21]~14 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_68[21]~7 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_68[21]~7_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_68[21]~7_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_68[21]~7_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[21]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_68[21]~7 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[21] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[21]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[21]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[21]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[21] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[21] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[21]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[21]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal50~2_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[26] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[21] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal53~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal50~2 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal50~2_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal50~2_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal50~2_I .lut_mask = "0808080808080808";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_115[12]~1_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[13] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[13] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[11] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[11] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal66~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_115[12]~1 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_115[12]~1_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_115[12]~1_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_115[12]~1_I .lut_mask = "555533330F0F00FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux27~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[12] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[12] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux27~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux27~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux27~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux27~0_I .lut_mask = "449F449F449F449F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[12]~16_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~53 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux27~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[12]~16 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[12]~16_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[12]~16_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[12]~16_I .lut_mask = "4171417141714171";

dffeas \Murax:murax|VexRiscv:system_cpu|_zz_76[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP[1] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|VexRiscv:system_cpu|_zz_74~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|_zz_76[1] ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_76[1]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_76[1]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~2_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[12] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[14] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[12] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[13] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[12] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~2 ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~2_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~2_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~2_I .lut_mask = "444044FB444044FB";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~3_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~1 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mstatus_MPP~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mstatus_MPP[1] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_76[1] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mstatus_MPP~2 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~3 ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~3_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~3_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~3_I .lut_mask = "3B7F084C3B7F084C";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~3 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP[1] ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP[1]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP[1]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[12]~17_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_CsrPlugin_writeInstruction~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~1 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal50~2 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_115[12]~1 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[12]~16 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mstatus_MPP[1] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[12]~17 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[12]~17_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[12]~17_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[12]~17_I .lut_mask = "04378CBF003388BB";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[12]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_58[12]~17 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[12] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[12]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[12]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[12]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[12] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[12] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[12]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[12]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[12]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[12]~10 ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[12] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[12]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[12]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[12]~18_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[12] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_86[8] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[12] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[28] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[8]~15 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[12]~18 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[12]~18_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[12]~18_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[12]~18_I .lut_mask = "555533330F0F00FF";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[12]~18 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_a_first_bit_number = 12;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_b_first_bit_number = 12;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a12~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Selector86~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[12] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal62~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal30~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a12 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Selector86~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Selector86~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector86~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector86~0_I .lut_mask = "05CD05CD05CD05CD";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[12]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Selector86~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[12] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[12]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[12]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[11]~4_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[12] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[12] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[10] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[10] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal66~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[11]~4 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[11]~4_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[11]~4_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[11]~4_I .lut_mask = "555533330F0F00FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[11]~0_I (
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[21] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[22] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal50~0 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal50~1 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[11]~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[11]~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[11]~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[11]~0_I .lut_mask = "00000000000000F0";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[11]~1_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_CsrPlugin_writeInstruction~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[26] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[21] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[22] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal50~0 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal50~1 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[11]~1 ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[11]~1_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[11]~1_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[11]~1_I .lut_mask = "5555555555551535";

dffeas \Murax:murax|VexRiscv:system_cpu|_zz_76[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP[0] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|VexRiscv:system_cpu|_zz_74~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|_zz_76[0] ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_76[0]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_76[0]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~1_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~1 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mstatus_MPP~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_183[0]~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mstatus_MPP[0] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_76[0] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~1 ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~1_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~1_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~1_I .lut_mask = "30B874FC30B874FC";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP~1 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP[0] ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP[0]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mstatus_MPP[0]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[11]~5_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mip_MEIP ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mie_MEIE ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[11]~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[11]~1 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mstatus_MPP[0] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[11]~5 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[11]~5_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[11]~5_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[11]~5_I .lut_mask = "F3050305F3050305";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux28~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[11] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[11] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux28~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux28~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux28~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux28~0_I .lut_mask = "449F449F449F449F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[11]~6_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~49 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux28~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[11]~6 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[11]~6_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[11]~6_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[11]~6_I .lut_mask = "4171417141714171";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[11]~7_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_CsrPlugin_writeInstruction~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~1 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[11]~4 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[11]~5 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[11]~6 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[11]~7 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[11]~7_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[11]~7_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[11]~7_I .lut_mask = "03478BCF03478BCF";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[11]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_58[11]~7 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[11] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[11]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[11]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[11]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[11] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[11] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[11]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[11]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[11]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[11]~22 ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[11] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[11]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[11]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[11]~19_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[11] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_86[8] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[11] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[27] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[8]~15 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[11]~19 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[11]~19_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[11]~19_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[11]~19_I .lut_mask = "555533330F0F00FF";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[11]~19 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_a_first_bit_number = 11;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_b_first_bit_number = 11;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[11]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a11 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[11] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[11]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[11]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_7[11]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[3] ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[11] ),
	.sload(\Murax:murax|VexRiscv:system_cpu|Equal43~0 ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_7[11] ));
defparam \Murax:murax|_zz_7[11]~I .power_up = "low";
defparam \Murax:murax|_zz_7[11]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[11]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|_zz_7[11] ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[11] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[11]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[11]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[11]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[11] ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[11] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[11]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[11]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[11]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[11] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[11] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[11]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[11]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector21~0_I (
	.dataa(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[11] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|__ALT_INV__Equal1~1 ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datae(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[11] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector21~0 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector21~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector21~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector21~0_I .lut_mask = "0100013001000130";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[11]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[11] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~3 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_6[11] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[11]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[11]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector21~1_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~3 ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~4 ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[11] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[11] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[11] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector21~1 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector21~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector21~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector21~1_I .lut_mask = "0426153704261537";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector21~2_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~1 ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~2 ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[11] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[11] ),
	.datae(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector21~1 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector21~2 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector21~2_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector21~2_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector21~2_I .lut_mask = "0246135702461357";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector21~3_I (
	.dataa(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector20~0 ),
	.datab(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__selIndex[0] ),
	.datac(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__selIndex[1] ),
	.datad(\__ALT_INV__sw[11]~input ),
	.datae(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector21~0 ),
	.dataf(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector21~2 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector21~3 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector21~3_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector21~3_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector21~3_I .lut_mask = "0040C0C00F4FCFCF";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[11]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3Router:apb3Router_1|Selector21~3 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[11] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[11]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[11]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3~I (
	.portawe(\Murax:murax|MuraxSimpleBusRam:system_ram|always1~6 ),
	.portbre(\Murax:murax|_zz_12~0 ),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|_zz_7[11] }),
	.portaaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbdataout({\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3 }));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3~I .operation_mode = "dual_port";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3~I .ram_block_type = "auto";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3~I .logical_ram_name = "Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3~I .init_file = "db/murax_symbiflow.ram1_MuraxSimpleBusRam_1bffb5c2.hdl.mif";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3~I .init_file_layout = "Port_B";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3~I .port_a_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3~I .port_a_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3~I .port_a_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3~I .port_a_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3~I .port_a_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3~I .port_a_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3~I .port_a_first_bit_number = 3;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3~I .port_a_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3~I .port_a_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3~I .port_b_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3~I .port_b_address_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3~I .port_b_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3~I .port_b_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3~I .port_b_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3~I .port_b_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3~I .port_b_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3~I .port_b_first_bit_number = 3;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3~I .port_b_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3~I .port_b_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a3~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[11]~22_I (
	.dataa(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_rspSourceId[0] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[11] ),
	.datac(\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|__ALT_INV__ram_block1a3 ),
	.combout(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[11]~22 ));
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[11]~22_I .shared_arith = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[11]~22_I .extended_lut = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[11]~22_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|_zz_82[11]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[11]~22 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.q(\Murax:murax|VexRiscv:system_cpu|_zz_82[11] ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[11]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[11]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[11]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_82[11] ),
	.asdata(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[11]~22 ),
	.sload(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[11] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[11]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[11]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[11]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[11] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[11] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[11]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[11]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[11]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[11] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[11] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[11]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[11]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[11] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[6]~25 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_a_first_bit_number = 6;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_b_first_bit_number = 6;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[6]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a6 ),
	.sclr(\Murax:murax|VexRiscv:system_cpu|Equal62~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[6] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[6]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[6]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[6]~14_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[7] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[5] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[7] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal66~0 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[5] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[6]~14 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[6]~14_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[6]~14_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[6]~14_I .lut_mask = "22770A0A22775F5F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux33~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[6] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[6] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux33~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux33~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux33~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux33~0_I .lut_mask = "449F449F449F449F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[6]~15_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~1 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~29 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[1] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[0] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[6]~14 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux33~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[6]~15 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[6]~15_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[6]~15_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[6]~15_I .lut_mask = "200275572A027F57";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[6]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_58[6]~15 ),
	.sclr(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[6] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[6]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[6]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[6]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[6] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[6] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[6]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[6]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[6]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[6]~11 ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[6] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[6]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[6]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[6]~24_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_ADDRESS_LOW[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_ADDRESS_LOW[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[14] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[30] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[22] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[6] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[6]~24 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[6]~24_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[6]~24_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[6]~24_I .lut_mask = "021346578A9BCEDF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[6]~25_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_arbitration_isValid ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_ENABLE ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[6] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[6]~24 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[6]~25 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[6]~25_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[6]~25_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[6]~25_I .lut_mask = "0E1F0E1F0E1F0E1F";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[6]~25 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_a_first_bit_number = 6;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_b_first_bit_number = 6;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[6]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a6 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[6] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[6]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[6]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Selector1~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[12] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[13] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[6] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[14] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Selector1~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Selector1~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector1~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector1~0_I .lut_mask = "0B4F0B4F0B4F0B4F";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[30]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a30 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[30] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[30]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[30]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_7[30]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Selector1~0 ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[30] ),
	.sload(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_7[30] ));
defparam \Murax:murax|_zz_7[30]~I .power_up = "low";
defparam \Murax:murax|_zz_7[30]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[30]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|_zz_7[30] ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[30] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[30]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[30]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[30]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[30] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[30] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[30]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[30]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[30]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[30] ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[30] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[30]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[30]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector2~0_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datab(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector11~0 ),
	.datac(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[30] ),
	.datad(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[30] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector2~0 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector2~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector2~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector2~0_I .lut_mask = "0123012301230123";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[30]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3Router:apb3Router_1|Selector2~0 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[30] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[30]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[30]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6~I (
	.portawe(\Murax:murax|MuraxSimpleBusRam:system_ram|always1~8 ),
	.portbre(\Murax:murax|_zz_12~0 ),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|_zz_7[30] }),
	.portaaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbdataout({\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6 }));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6~I .operation_mode = "dual_port";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6~I .ram_block_type = "auto";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6~I .logical_ram_name = "Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6~I .init_file = "db/murax_symbiflow.ram3_MuraxSimpleBusRam_1bffb5c2.hdl.mif";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6~I .init_file_layout = "Port_B";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6~I .port_a_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6~I .port_a_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6~I .port_a_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6~I .port_a_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6~I .port_a_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6~I .port_a_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6~I .port_a_first_bit_number = 6;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6~I .port_a_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6~I .port_a_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6~I .port_b_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6~I .port_b_address_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6~I .port_b_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6~I .port_b_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6~I .port_b_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6~I .port_b_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6~I .port_b_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6~I .port_b_first_bit_number = 6;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6~I .port_b_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6~I .port_b_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a6~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[30]~23_I (
	.dataa(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_rspSourceId[0] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[30] ),
	.datac(\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|__ALT_INV__ram_block1a6 ),
	.combout(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[30]~23 ));
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[30]~23_I .shared_arith = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[30]~23_I .extended_lut = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[30]~23_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|_zz_82[30]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[30]~23 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.q(\Murax:murax|VexRiscv:system_cpu|_zz_82[30] ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[30]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[30]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[30]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_82[30] ),
	.asdata(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[30]~23 ),
	.sload(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[30] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[30]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[30]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal23~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[14] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal22~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[30] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal23~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal23~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal23~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal23~0_I .lut_mask = "2323232323232323";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SHIFT_CTRL[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Equal23~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SHIFT_CTRL[0] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SHIFT_CTRL[0]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SHIFT_CTRL[0]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal66~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SHIFT_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SHIFT_CTRL[0] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal66~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal66~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal66~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal66~0_I .lut_mask = "2222222222222222";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_115[2]~2_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[3] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[3] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[1] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[1] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal66~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_115[2]~2 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_115[2]~2_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_115[2]~2_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_115[2]~2_I .lut_mask = "555533330F0F00FF";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mcause_exceptionCode[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_interrupt~1 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|_zz_145~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mcause_exceptionCode[2] ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mcause_exceptionCode[2]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mcause_exceptionCode[2]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Selector87~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[2] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[6] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[4] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a2 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Selector87~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Selector87~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector87~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector87~0_I .lut_mask = "10BB10BB10BB10BB";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Selector87~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[2] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[2]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[2]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux37~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[2] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[2] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux37~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux37~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux37~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux37~0_I .lut_mask = "449F449F449F449F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[2]~23_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_CsrPlugin_writeInstruction~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~13 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[1] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[0] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux37~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[2]~23 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[2]~23_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[2]~23_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[2]~23_I .lut_mask = "20022A0220022A02";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[2]~24_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~1 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[0]~22 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_115[2]~2 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mcause_exceptionCode[2] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[2]~23 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[2]~24 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[2]~24_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[2]~24_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[2]~24_I .lut_mask = "0527AFAF0527AFAF";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_58[2]~24 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[2] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[2]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[2]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[2] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[2] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[2]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[2]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]~9 ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[2] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[2]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[2]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[2]~4_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_ADDRESS_LOW[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_ADDRESS_LOW[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[18] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[26] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[2] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[10] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[2]~4 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[2]~4_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[2]~4_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[2]~4_I .lut_mask = "04158C9D2637AEBF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[2]~5_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_arbitration_isValid ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_ENABLE ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[2] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[2]~4 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[2]~5 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[2]~5_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[2]~5_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[2]~5_I .lut_mask = "0E1F0E1F0E1F0E1F";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[2]~5 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_a_first_bit_number = 2;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_b_first_bit_number = 2;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a2 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[2] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[2]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[2]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[10]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a10 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[10] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[10]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[10]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_7[10]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[2] ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[10] ),
	.sload(\Murax:murax|VexRiscv:system_cpu|Equal43~0 ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_7[10] ));
defparam \Murax:murax|_zz_7[10]~I .power_up = "low";
defparam \Murax:murax|_zz_7[10]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[10]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|_zz_7[10] ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[10] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[10]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[10]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[10]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[10] ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[10] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[10]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[10]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[10]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[10] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[10] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[10]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[10]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector22~0_I (
	.dataa(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[10] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|__ALT_INV__Equal1~1 ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datae(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[10] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector22~0 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector22~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector22~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector22~0_I .lut_mask = "0100013001000130";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[10]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[10] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~3 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_6[10] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[10]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[10]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector22~1_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~3 ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~4 ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[10] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[10] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[10] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector22~1 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector22~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector22~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector22~1_I .lut_mask = "0426153704261537";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector22~2_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~1 ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~2 ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[10] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[10] ),
	.datae(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector22~1 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector22~2 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector22~2_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector22~2_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector22~2_I .lut_mask = "0246135702461357";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector22~3_I (
	.dataa(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector20~0 ),
	.datab(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__selIndex[0] ),
	.datac(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__selIndex[1] ),
	.datad(\__ALT_INV__sw[10]~input ),
	.datae(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector22~0 ),
	.dataf(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector22~2 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector22~3 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector22~3_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector22~3_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector22~3_I .lut_mask = "0040C0C00F4FCFCF";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[10]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3Router:apb3Router_1|Selector22~3 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[10] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[10]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[10]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2~I (
	.portawe(\Murax:murax|MuraxSimpleBusRam:system_ram|always1~6 ),
	.portbre(\Murax:murax|_zz_12~0 ),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|_zz_7[10] }),
	.portaaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbdataout({\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2 }));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2~I .operation_mode = "dual_port";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2~I .ram_block_type = "auto";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2~I .logical_ram_name = "Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2~I .init_file = "db/murax_symbiflow.ram1_MuraxSimpleBusRam_1bffb5c2.hdl.mif";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2~I .init_file_layout = "Port_B";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2~I .port_a_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2~I .port_a_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2~I .port_a_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2~I .port_a_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2~I .port_a_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2~I .port_a_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2~I .port_a_first_bit_number = 2;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2~I .port_a_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2~I .port_a_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2~I .port_b_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2~I .port_b_address_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2~I .port_b_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2~I .port_b_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2~I .port_b_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2~I .port_b_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2~I .port_b_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2~I .port_b_first_bit_number = 2;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2~I .port_b_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2~I .port_b_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a2~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[10]~21_I (
	.dataa(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_rspSourceId[0] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[10] ),
	.datac(\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|__ALT_INV__ram_block1a2 ),
	.combout(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[10]~21 ));
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[10]~21_I .shared_arith = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[10]~21_I .extended_lut = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[10]~21_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|_zz_82[10]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[10]~21 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.q(\Murax:murax|VexRiscv:system_cpu|_zz_82[10] ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[10]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[10]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[10]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_82[10] ),
	.asdata(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[10]~21 ),
	.sload(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[10] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[10]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[10]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[10]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[10] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[10] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[10]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[10]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[10]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[10] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[10] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[10]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[10]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[10] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[1]~7 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_a_first_bit_number = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_b_first_bit_number = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a1 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[1] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[1]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[1]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_7[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[1] ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_7[1] ));
defparam \Murax:murax|_zz_7[1]~I .power_up = "low";
defparam \Murax:murax|_zz_7[1]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|_zz_7[1] ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[1] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[1]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[1]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|bridge_interruptCtrl_readIntEnable~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[1] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|Apb3UartCtrl:system_uartCtrl|bridge_interruptCtrl_readIntEnable~0 ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|bridge_interruptCtrl_readIntEnable ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|bridge_interruptCtrl_readIntEnable~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|bridge_interruptCtrl_readIntEnable~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[9]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[9] ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[9] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[9]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[9]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[9]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[9] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[9] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[9]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[9]~I .is_wysiwyg = "true";

assign \sw[9]~input  = sw[9];

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector23~3_I (
	.dataa(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[9] ),
	.datab(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Equal1~0 ),
	.datac(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[9] ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datae(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.dataf(\Murax:murax|Apb3UartCtrl:system_uartCtrl|__ALT_INV__Equal1~1 ),
	.datag(\__ALT_INV__sw[9]~input ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector23~3 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector23~3_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector23~3_I .extended_lut = "on";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector23~3_I .lut_mask = "000000000C440C00";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[9]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[9] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~3 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_6[9] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[9]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[9]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector23~0_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~3 ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~4 ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[9] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[9] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[9] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector23~0 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector23~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector23~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector23~0_I .lut_mask = "0426153704261537";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector23~1_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~1 ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~2 ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[9] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[9] ),
	.datae(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector23~0 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector23~1 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector23~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector23~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector23~1_I .lut_mask = "0246135702461357";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector23~2_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|__ALT_INV__bridge_interruptCtrl_readIntEnable ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popping~2 ),
	.datac(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__selIndex[1] ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[8]~3 ),
	.datae(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector23~3 ),
	.dataf(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector23~1 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector23~2 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector23~2_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector23~2_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector23~2_I .lut_mask = "0010F0F00F1FFFFF";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[9]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3Router:apb3Router_1|Selector23~2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[9] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[9]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[9]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1~I (
	.portawe(\Murax:murax|MuraxSimpleBusRam:system_ram|always1~6 ),
	.portbre(\Murax:murax|_zz_12~0 ),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|_zz_7[9] }),
	.portaaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbdataout({\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1 }));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1~I .operation_mode = "dual_port";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1~I .ram_block_type = "auto";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1~I .logical_ram_name = "Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1~I .init_file = "db/murax_symbiflow.ram1_MuraxSimpleBusRam_1bffb5c2.hdl.mif";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1~I .init_file_layout = "Port_B";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1~I .port_a_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1~I .port_a_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1~I .port_a_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1~I .port_a_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1~I .port_a_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1~I .port_a_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1~I .port_a_first_bit_number = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1~I .port_a_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1~I .port_a_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1~I .port_b_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1~I .port_b_address_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1~I .port_b_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1~I .port_b_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1~I .port_b_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1~I .port_b_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1~I .port_b_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1~I .port_b_first_bit_number = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1~I .port_b_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1~I .port_b_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a1~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[9]~20_I (
	.dataa(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_rspSourceId[0] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[9] ),
	.datac(\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|__ALT_INV__ram_block1a1 ),
	.combout(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[9]~20 ));
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[9]~20_I .shared_arith = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[9]~20_I .extended_lut = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[9]~20_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|_zz_82[9]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[9]~20 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.q(\Murax:murax|VexRiscv:system_cpu|_zz_82[9] ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[9]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[9]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[9]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_82[9] ),
	.asdata(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[9]~20 ),
	.sload(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[9] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[9]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[9]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[9]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[9] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[9] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[9]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[9]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[9]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[9] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[9] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[9]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[9]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[9] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[4]~1 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_a_first_bit_number = 4;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_b_first_bit_number = 4;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[4]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a4 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[4] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[4]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[4]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Selector3~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[12] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[13] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[4] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[12] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Selector3~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Selector3~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector3~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector3~0_I .lut_mask = "0B4F0B4F0B4F0B4F";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[28]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a28 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[28] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[28]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[28]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_7[28]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Selector3~0 ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[28] ),
	.sload(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_7[28] ));
defparam \Murax:murax|_zz_7[28]~I .power_up = "low";
defparam \Murax:murax|_zz_7[28]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[28]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|_zz_7[28] ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[28] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[28]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[28]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[28]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[28] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[28] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[28]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[28]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[28]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[28] ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[28] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[28]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[28]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector4~0_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datab(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector15~0 ),
	.datac(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[28] ),
	.datad(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[28] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector4~0 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector4~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector4~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector4~0_I .lut_mask = "0123012301230123";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector4~1_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__risingOccupancy ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__full~1 ),
	.datac(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector7~0 ),
	.datad(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector4~0 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector4~1 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector4~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector4~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector4~1_I .lut_mask = "01FF01FF01FF01FF";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[28]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3Router:apb3Router_1|Selector4~1 ),
	.sclr(\Murax:murax|Apb3Router:apb3Router_1|selIndex[1] ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[28] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[28]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[28]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4~I (
	.portawe(\Murax:murax|MuraxSimpleBusRam:system_ram|always1~8 ),
	.portbre(\Murax:murax|_zz_12~0 ),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|_zz_7[28] }),
	.portaaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbdataout({\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4 }));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4~I .operation_mode = "dual_port";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4~I .ram_block_type = "auto";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4~I .logical_ram_name = "Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4~I .init_file = "db/murax_symbiflow.ram3_MuraxSimpleBusRam_1bffb5c2.hdl.mif";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4~I .init_file_layout = "Port_B";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4~I .port_a_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4~I .port_a_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4~I .port_a_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4~I .port_a_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4~I .port_a_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4~I .port_a_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4~I .port_a_first_bit_number = 4;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4~I .port_a_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4~I .port_a_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4~I .port_b_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4~I .port_b_address_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4~I .port_b_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4~I .port_b_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4~I .port_b_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4~I .port_b_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4~I .port_b_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4~I .port_b_first_bit_number = 4;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4~I .port_b_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4~I .port_b_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a4~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[28]~26_I (
	.dataa(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_rspSourceId[0] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[28] ),
	.datac(\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|__ALT_INV__ram_block1a4 ),
	.combout(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[28]~26 ));
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[28]~26_I .shared_arith = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[28]~26_I .extended_lut = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[28]~26_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|_zz_82[28]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[28]~26 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.q(\Murax:murax|VexRiscv:system_cpu|_zz_82[28] ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[28]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[28]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[28]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_82[28] ),
	.asdata(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[28]~26 ),
	.sload(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[28] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[28]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[28]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux63~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal8~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal7~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[28] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a8 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[8] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux63~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux63~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux63~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux63~0_I .lut_mask = "06178E9F06178E9F";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[8]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Mux63~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[8] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[8]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[8]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[8]~12_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[9] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[7] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[7] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal66~0 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[9] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[8]~12 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[8]~12_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[8]~12_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[8]~12_I .lut_mask = "22220A5F77770A5F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux31~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[8] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[8] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux31~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux31~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux31~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux31~0_I .lut_mask = "449F449F449F449F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[8]~13_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~1 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~37 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[1] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[0] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[8]~12 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux31~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[8]~13 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[8]~13_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[8]~13_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[8]~13_I .lut_mask = "200275572A027F57";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[8]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_58[8]~13 ),
	.sclr(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[8] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[8]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[8]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[8]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[8] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[8] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[8]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[8]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~22_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[8] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_86[8] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[8] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[24] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[8]~15 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~22 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~22_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~22_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~22_I .lut_mask = "555533330F0F00FF";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[8]~22 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_a_first_bit_number = 8;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_b_first_bit_number = 8;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[8]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a8 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[8] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[8]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[8]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_7[8]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[0] ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[8] ),
	.sload(\Murax:murax|VexRiscv:system_cpu|Equal43~0 ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_7[8] ));
defparam \Murax:murax|_zz_7[8]~I .power_up = "low";
defparam \Murax:murax|_zz_7[8]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[8]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|_zz_7[8] ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[8] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[8]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[8]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[8]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[8] ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[8] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[8]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[8]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[8]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[8] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[8] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[8]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[8]~I .is_wysiwyg = "true";

assign \sw[8]~input  = sw[8];

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector24~3_I (
	.dataa(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[8] ),
	.datab(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Equal1~0 ),
	.datac(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[8] ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datae(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.dataf(\Murax:murax|Apb3UartCtrl:system_uartCtrl|__ALT_INV__Equal1~1 ),
	.datag(\__ALT_INV__sw[8]~input ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector24~3 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector24~3_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector24~3_I .extended_lut = "on";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector24~3_I .lut_mask = "000000000C440C00";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[8]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[8] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~3 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_6[8] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[8]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[8]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector24~0_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~3 ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~4 ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[8] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[8] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[8] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector24~0 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector24~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector24~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector24~0_I .lut_mask = "0426153704261537";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector24~1_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~1 ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~2 ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[8] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[8] ),
	.datae(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector24~0 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector24~1 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector24~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector24~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector24~1_I .lut_mask = "0246135702461357";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector24~2_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__io_pop_valid~0 ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|__ALT_INV__bridge_interruptCtrl_writeIntEnable ),
	.datac(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__selIndex[1] ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[8]~3 ),
	.datae(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector24~3 ),
	.dataf(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector24~1 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector24~2 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector24~2_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector24~2_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector24~2_I .lut_mask = "0020F0F00F2FFFFF";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[8]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3Router:apb3Router_1|Selector24~2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[8] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[8]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[8]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0~I (
	.portawe(\Murax:murax|MuraxSimpleBusRam:system_ram|always1~6 ),
	.portbre(\Murax:murax|_zz_12~0 ),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|_zz_7[8] }),
	.portaaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbdataout({\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0 }));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0~I .operation_mode = "dual_port";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0~I .ram_block_type = "auto";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0~I .logical_ram_name = "Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0~I .init_file = "db/murax_symbiflow.ram1_MuraxSimpleBusRam_1bffb5c2.hdl.mif";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0~I .init_file_layout = "Port_B";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0~I .port_a_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0~I .port_a_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0~I .port_a_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0~I .port_a_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0~I .port_a_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0~I .port_a_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0~I .port_a_first_bit_number = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0~I .port_a_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0~I .port_a_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0~I .port_b_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0~I .port_b_address_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0~I .port_b_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0~I .port_b_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0~I .port_b_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0~I .port_b_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0~I .port_b_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0~I .port_b_first_bit_number = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0~I .port_b_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0~I .port_b_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a0~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[8]~19_I (
	.dataa(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_rspSourceId[0] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[8] ),
	.datac(\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|__ALT_INV__ram_block1a0 ),
	.combout(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[8]~19 ));
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[8]~19_I .shared_arith = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[8]~19_I .extended_lut = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[8]~19_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|_zz_82[8]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[8]~19 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.q(\Murax:murax|VexRiscv:system_cpu|_zz_82[8] ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[8]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[8]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[8]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_82[8] ),
	.asdata(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[8]~19 ),
	.sload(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[8] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[8]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[8]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[8]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[8] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[8] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[8]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[8]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[8]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[8] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[8] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[8]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[8]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_INSTRUCTION[8] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[3]~3 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_a_first_bit_number = 3;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_b_first_bit_number = 3;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[3]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a3 ),
	.sclr(\Murax:murax|VexRiscv:system_cpu|Equal62~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[3] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[3]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[3]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add2~2_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC_USE_SUB_LESS ),
	.cin(gnd),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add2~2 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add2~2_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~2_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~2_I .lut_mask = "0000000000005555";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add2~5_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC_USE_SUB_LESS ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[0] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[0] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add2~2 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add2~5 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add2~6 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add2~5_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~5_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~5_I .lut_mask = "0000FF00000055AA";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add2~9_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC_USE_SUB_LESS ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[1] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[1] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add2~6 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add2~9 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add2~10 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add2~9_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~9_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~9_I .lut_mask = "0000FF00000055AA";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add2~13_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC_USE_SUB_LESS ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[2] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[2] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add2~10 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add2~13 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add2~14 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add2~13_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~13_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~13_I .lut_mask = "0000FF00000055AA";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add2~17_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC_USE_SUB_LESS ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[3] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[3] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add2~14 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add2~17 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add2~18 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add2~17_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~17_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add2~17_I .lut_mask = "0000FF00000055AA";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[4]~20_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[3] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[5] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[3] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal66~0 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[5] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[4]~20 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[4]~20_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[4]~20_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[4]~20_I .lut_mask = "0A0A22775F5F2277";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux35~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[4] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[4] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux35~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux35~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux35~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux35~0_I .lut_mask = "449F449F449F449F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[4]~21_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~1 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~21 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[1] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[0] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[4]~20 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux35~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[4]~21 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[4]~21_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[4]~21_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[4]~21_I .lut_mask = "200275572A027F57";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[4]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_58[4]~21 ),
	.sclr(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[4] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[4]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[4]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[4]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[4] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[4] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[4]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[4]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[4]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[4]~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[4] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[4]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[4]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[4]~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[20] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_ADDRESS_LOW[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_ADDRESS_LOW[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[28] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[4] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[12] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[4]~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[4]~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[4]~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[4]~0_I .lut_mask = "1013D0D31C1FDCDF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[4]~1_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_arbitration_isValid ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_ENABLE ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[4] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[4]~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[4]~1 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[4]~1_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[4]~1_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[4]~1_I .lut_mask = "0E1F0E1F0E1F0E1F";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[4]~1 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_a_first_bit_number = 4;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_b_first_bit_number = 4;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[4]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a4 ),
	.sclr(\Murax:murax|VexRiscv:system_cpu|Equal62~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[4] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[4]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[4]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_115[3]~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[4] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[4] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[2] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[2] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal66~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_115[3]~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_115[3]~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_115[3]~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_115[3]~0_I .lut_mask = "555533330F0F00FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|CsrPlugin_interruptRequest~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mip_MEIP ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mie_MEIE ),
	.combout(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_interruptRequest~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_interruptRequest~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_interruptRequest~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_interruptRequest~0_I .lut_mask = "1111111111111111";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mcause_exceptionCode[3]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_interruptRequest~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|_zz_145~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mcause_exceptionCode[3] ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mcause_exceptionCode[3]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mcause_exceptionCode[3]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[3]~8_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mip_MSIP ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mie_MSIE ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[26] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal50~0 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal50~1 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal51~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[3]~8 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[3]~8_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[3]~8_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[3]~8_I .lut_mask = "0000000000000035";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[3]~9_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mstatus_MIE ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[26] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[21] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal53~0 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mcause_exceptionCode[3] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[3]~8 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[3]~9 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[3]~9_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[3]~9_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[3]~9_I .lut_mask = "FFBFFFBC00000000";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux36~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[3] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[3] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux36~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux36~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux36~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux36~0_I .lut_mask = "449F449F449F449F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[3]~10_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~17 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux36~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[3]~10 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[3]~10_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[3]~10_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[3]~10_I .lut_mask = "4171417141714171";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[3]~11_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_CsrPlugin_writeInstruction~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~1 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_115[3]~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[3]~9 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[3]~10 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[3]~11 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[3]~11_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[3]~11_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[3]~11_I .lut_mask = "4703CF8B4703CF8B";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[3]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_58[3]~11 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[3] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[3]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[3]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[3]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[3] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[3] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[3]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[3]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[3]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[3]~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[3] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[3]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[3]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[3]~2_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_ADDRESS_LOW[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_ADDRESS_LOW[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[19] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[27] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[3] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[11] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[3]~2 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[3]~2_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[3]~2_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[3]~2_I .lut_mask = "04158C9D2637AEBF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[3]~3_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_arbitration_isValid ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_ENABLE ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[3] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[3]~2 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[3]~3 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[3]~3_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[3]~3_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[3]~3_I .lut_mask = "0E1F0E1F0E1F0E1F";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[3]~3 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_a_first_bit_number = 3;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_b_first_bit_number = 3;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[3]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a3 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[3] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[3]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[3]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Selector4~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[12] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[13] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[3] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[11] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Selector4~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Selector4~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector4~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector4~0_I .lut_mask = "0B4F0B4F0B4F0B4F";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[27]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a27 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[27] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[27]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[27]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_7[27]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Selector4~0 ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[27] ),
	.sload(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_7[27] ));
defparam \Murax:murax|_zz_7[27]~I .power_up = "low";
defparam \Murax:murax|_zz_7[27]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[27]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|_zz_7[27] ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[27] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[27]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[27]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[27]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[27] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[27] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[27]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[27]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[27]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[27] ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[27] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[27]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[27]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector5~0_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datab(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector7~0 ),
	.datac(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector15~0 ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__io_occupancy[3]~13 ),
	.datae(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[27] ),
	.dataf(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[27] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector5~0 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector5~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector5~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector5~0_I .lut_mask = "003305370A3B0F3F";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[27]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3Router:apb3Router_1|Selector5~0 ),
	.sclr(\Murax:murax|Apb3Router:apb3Router_1|selIndex[1] ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[27] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[27]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[27]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3~I (
	.portawe(\Murax:murax|MuraxSimpleBusRam:system_ram|always1~8 ),
	.portbre(\Murax:murax|_zz_12~0 ),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|_zz_7[27] }),
	.portaaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbdataout({\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3 }));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3~I .operation_mode = "dual_port";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3~I .ram_block_type = "auto";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3~I .logical_ram_name = "Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3~I .init_file = "db/murax_symbiflow.ram3_MuraxSimpleBusRam_1bffb5c2.hdl.mif";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3~I .init_file_layout = "Port_B";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3~I .port_a_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3~I .port_a_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3~I .port_a_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3~I .port_a_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3~I .port_a_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3~I .port_a_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3~I .port_a_first_bit_number = 3;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3~I .port_a_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3~I .port_a_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3~I .port_b_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3~I .port_b_address_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3~I .port_b_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3~I .port_b_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3~I .port_b_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3~I .port_b_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3~I .port_b_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3~I .port_b_first_bit_number = 3;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3~I .port_b_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3~I .port_b_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a3~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[27]~27_I (
	.dataa(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_rspSourceId[0] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[27] ),
	.datac(\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|__ALT_INV__ram_block1a3 ),
	.combout(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[27]~27 ));
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[27]~27_I .shared_arith = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[27]~27_I .extended_lut = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[27]~27_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|_zz_82[27]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[27]~27 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.q(\Murax:murax|VexRiscv:system_cpu|_zz_82[27] ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[27]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[27]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[27]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_82[27] ),
	.asdata(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[27]~27 ),
	.sload(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[27] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[27]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[27]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux64~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal8~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal7~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[27] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a7 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[7] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux64~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux64~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux64~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux64~0_I .lut_mask = "06178E9F06178E9F";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[7]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Mux64~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[7] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[7]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[7]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_6[7]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add2~33 ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_6[7] ));
defparam \Murax:murax|_zz_6[7]~I .power_up = "low";
defparam \Murax:murax|_zz_6[7]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16_I (
	.dataa(\Murax:murax|__ALT_INV___zz_4 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[7] ),
	.datac(\Murax:murax|__ALT_INV___zz_6[7] ),
	.combout(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ));
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16_I .shared_arith = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16_I .extended_lut = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16_I .lut_mask = "2727272727272727";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[7]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[7] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[7]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[7]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector16~0_I (
	.dataa(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__selIndex[1] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[5] ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[7] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector16~0 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector16~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector16~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector16~0_I .lut_mask = "4040404040404040";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector16~1_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[4] ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[6] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__timerBBridge_clearsEnable[0] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__timerABridge_clearsEnable[0] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector16~1 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector16~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector16~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector16~1_I .lut_mask = "0002080A0002080A";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector16~2_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popping~2 ),
	.datac(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__selIndex[1] ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__io_occupancy[0]~1 ),
	.datae(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector16~0 ),
	.dataf(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector16~1 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector16~2 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector16~2_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector16~2_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector16~2_I .lut_mask = "207020702070FFFF";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[16]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[16] ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[16] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[16]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[16]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[16]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[16] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[16] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[16]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[16]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector16~3_I (
	.dataa(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector16~2 ),
	.datab(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector20~1 ),
	.datac(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[16] ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datae(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.dataf(\Murax:murax|Apb3UartCtrl:system_uartCtrl|__ALT_INV__Equal1~1 ),
	.datag(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[16] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector16~3 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector16~3_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector16~3_I .extended_lut = "on";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector16~3_I .lut_mask = "0000000044034700";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[16]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3Router:apb3Router_1|Selector16~3 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[16] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[16]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[16]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0~I (
	.portawe(\Murax:murax|MuraxSimpleBusRam:system_ram|always1~4 ),
	.portbre(\Murax:murax|_zz_12~0 ),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|_zz_7[16] }),
	.portaaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbdataout({\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0 }));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0~I .operation_mode = "dual_port";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0~I .ram_block_type = "auto";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0~I .logical_ram_name = "Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0~I .init_file = "db/murax_symbiflow.ram2_MuraxSimpleBusRam_1bffb5c2.hdl.mif";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0~I .init_file_layout = "Port_B";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0~I .port_a_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0~I .port_a_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0~I .port_a_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0~I .port_a_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0~I .port_a_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0~I .port_a_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0~I .port_a_first_bit_number = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0~I .port_a_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0~I .port_a_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0~I .port_b_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0~I .port_b_address_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0~I .port_b_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0~I .port_b_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0~I .port_b_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0~I .port_b_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0~I .port_b_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0~I .port_b_first_bit_number = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0~I .port_b_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0~I .port_b_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|ram_block1a0~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[16]~4_I (
	.dataa(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_rspSourceId[0] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[16] ),
	.datac(\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_fk42:auto_generated|__ALT_INV__ram_block1a0 ),
	.combout(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[16]~4 ));
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[16]~4_I .shared_arith = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[16]~4_I .extended_lut = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[16]~4_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|_zz_82[16]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[16]~4 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.q(\Murax:murax|VexRiscv:system_cpu|_zz_82[16] ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[16]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[16]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_68[16]~2_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_82[16] ),
	.datac(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[16]~4 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_68[16]~2 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_68[16]~2_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_68[16]~2_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_68[16]~2_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[16]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_68[16]~2 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[16] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[16]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[16]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Selector82~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[16] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal62~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal30~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a16 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Selector82~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Selector82~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector82~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector82~0_I .lut_mask = "05CD05CD05CD05CD";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[16]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Selector82~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[16] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[16]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC1[16]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_6[16]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add2~69 ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_6[16] ));
defparam \Murax:murax|_zz_6[16]~I .power_up = "low";
defparam \Murax:murax|_zz_6[16]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[16]~4_I (
	.dataa(\Murax:murax|__ALT_INV___zz_4 ),
	.datab(\Murax:murax|__ALT_INV___zz_6[16] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[16] ),
	.combout(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[16]~4 ));
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[16]~4_I .shared_arith = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[16]~4_I .extended_lut = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[16]~4_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[16]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[16]~4 ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[16] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[16]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[16]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[1]~1_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[17] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[16] ),
	.combout(\Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[1]~1 ));
defparam \Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[1]~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[1]~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[1]~1_I .lut_mask = "2222222222222222";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~0_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[0] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[1] ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datae(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV__state ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~0_I .lut_mask = "0000800000008000";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~1_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.datab(\Murax:murax|Apb3Decoder:io_apb_decoder|__ALT_INV__io_output_PSEL[2]~0 ),
	.datac(\Murax:murax|Apb3Decoder:io_apb_decoder|__ALT_INV__io_output_PSEL[1]~1 ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popping~0 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~1 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|popping~1_I .lut_mask = "0001000100010001";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|risingOccupancy~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popping~1 ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__risingOccupancy ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__pushing ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popping~3 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|risingOccupancy~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|risingOccupancy~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|risingOccupancy~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|risingOccupancy~0_I .lut_mask = "3F2B3F2B3F2B3F2B";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|risingOccupancy~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|risingOccupancy~0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|risingOccupancy ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|risingOccupancy~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|risingOccupancy~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_validReg~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|Selector5~0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_validReg ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_validReg~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_validReg~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushing~I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__risingOccupancy ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__full~1 ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_validReg ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushing ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushing~I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushing~I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushing~I .lut_mask = "0E0E0E0E0E0E0E0E";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[0]~1_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__pushPtr_value[0] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__pushing ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[0]~1 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[0]~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[0]~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[0]~1_I .lut_mask = "6666666666666666";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[0]~1 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[0] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[0]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[0]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[2]~3_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__pushPtr_value[0] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__pushPtr_value[1] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__pushPtr_value[2] ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__pushing ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[2]~3 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[2]~3_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[2]~3_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[2]~3_I .lut_mask = "0F1E0F1E0F1E0F1E";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[2]~3 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[2] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[2]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[2]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Selector5~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[12] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[13] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[2] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[10] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Selector5~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Selector5~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector5~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector5~0_I .lut_mask = "0B4F0B4F0B4F0B4F";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[26]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a26 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[26] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[26]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[26]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_7[26]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Selector5~0 ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[26] ),
	.sload(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_7[26] ));
defparam \Murax:murax|_zz_7[26]~I .power_up = "low";
defparam \Murax:murax|_zz_7[26]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[26]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|_zz_7[26] ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[26] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[26]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[26]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[26]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[26] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[26] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[26]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[26]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[26]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[26] ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[26] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[26]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[26]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector6~0_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datab(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector7~0 ),
	.datac(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector15~0 ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__io_occupancy[2]~9 ),
	.datae(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[26] ),
	.dataf(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[26] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector6~0 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector6~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector6~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector6~0_I .lut_mask = "003305370A3B0F3F";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[26]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3Router:apb3Router_1|Selector6~0 ),
	.sclr(\Murax:murax|Apb3Router:apb3Router_1|selIndex[1] ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[26] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[26]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[26]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2~I (
	.portawe(\Murax:murax|MuraxSimpleBusRam:system_ram|always1~8 ),
	.portbre(\Murax:murax|_zz_12~0 ),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|_zz_7[26] }),
	.portaaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbdataout({\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2 }));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2~I .operation_mode = "dual_port";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2~I .ram_block_type = "auto";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2~I .logical_ram_name = "Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2~I .init_file = "db/murax_symbiflow.ram3_MuraxSimpleBusRam_1bffb5c2.hdl.mif";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2~I .init_file_layout = "Port_B";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2~I .port_a_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2~I .port_a_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2~I .port_a_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2~I .port_a_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2~I .port_a_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2~I .port_a_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2~I .port_a_first_bit_number = 2;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2~I .port_a_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2~I .port_a_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2~I .port_b_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2~I .port_b_address_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2~I .port_b_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2~I .port_b_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2~I .port_b_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2~I .port_b_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2~I .port_b_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2~I .port_b_first_bit_number = 2;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2~I .port_b_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2~I .port_b_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a2~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[26]~28_I (
	.dataa(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_rspSourceId[0] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[26] ),
	.datac(\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|__ALT_INV__ram_block1a2 ),
	.combout(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[26]~28 ));
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[26]~28_I .shared_arith = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[26]~28_I .extended_lut = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[26]~28_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|_zz_82[26]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[26]~28 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.q(\Murax:murax|VexRiscv:system_cpu|_zz_82[26] ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[26]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[26]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[26]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_82[26] ),
	.asdata(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[26]~28 ),
	.sload(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[26] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[26]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[26]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[26]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[26] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[26] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[26]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[26]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[0]~22_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_CsrPlugin_writeInstruction~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[26] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[21] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[22] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal50~0 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal50~1 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[0]~22 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[0]~22_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[0]~22_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[0]~22_I .lut_mask = "0000000000000100";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_115[1]~3_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[2] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[2] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[0] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal66~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_115[1]~3 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_115[1]~3_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_115[1]~3_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_115[1]~3_I .lut_mask = "555533330F0F00FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux38~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[1] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux38~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux38~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux38~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux38~0_I .lut_mask = "449F449F449F449F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[1]~25_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~9 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux38~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[1]~25 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[1]~25_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[1]~25_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[1]~25_I .lut_mask = "4171417141714171";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[1]~26_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_CsrPlugin_writeInstruction~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~1 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[0]~22 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_115[1]~3 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[1]~25 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[1]~26 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[1]~26_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[1]~26_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[1]~26_I .lut_mask = "0C3F8CBF0C3F8CBF";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_58[1]~26 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[1] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[1]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[1]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[1] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[1] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[1]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[1]~I .is_wysiwyg = "true";

assign \sw[1]~input  = sw[1];

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[1] ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[1] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[1]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[1]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[1] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[1] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[1]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[1]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector31~1_I (
	.dataa(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[1] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[0]~4 ),
	.datae(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[1] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector31~1 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector31~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector31~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector31~1_I .lut_mask = "10001F0010001F00";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[3]~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitCounter_value[0] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_state.010 ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitTimer_tick~0 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[3]~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[3]~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[3]~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[3]~0_I .lut_mask = "0101010101010101";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[1]~8_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitCounter_value[1] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitCounter_value[2] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__sampler_value ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_shifter[3]~0 ),
	.datae(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_shifter[1] ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[1]~8 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[1]~8_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[1]~8_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[1]~8_I .lut_mask = "0080FFF70080FFF7";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[1]~8 ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[1] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[1]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[1]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I (
	.portawe(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushing ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[1] }),
	.portaaddr({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[3] ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[2] ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[1] ,
\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[0] }),
	.portbaddr({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~0 ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~3 ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~2 ,
\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~1 }),
	.portbdataout({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1 }));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .operation_mode = "dual_port";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .ram_block_type = "auto";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .logical_ram_name = "Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_a_logical_ram_depth = 16;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_a_address_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_a_data_out_clock = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_a_data_out_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_a_first_address = 0;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_a_last_address = 15;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_a_first_bit_number = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_a_data_width = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_a_address_width = 4;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_b_logical_ram_depth = 16;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_b_address_clock = "clock0";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_b_address_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_b_data_out_clock = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_b_data_out_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_b_first_address = 0;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_b_last_address = 15;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_b_first_bit_number = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_b_data_width = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_b_address_width = 4;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector31~7_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|__ALT_INV__bridge_interruptCtrl_readIntEnable ),
	.datad(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__selIndex[1] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector31~7 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector31~7_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector31~7_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector31~7_I .lut_mask = "8C008C008C008C00";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[1] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~3 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_6[1] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[1]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[1]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector31~2_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__timerABridge_ticksEnable[1] ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[1] ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__timerBBridge_ticksEnable[1] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[1] ),
	.datae(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.dataf(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[4] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector31~2 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector31~2_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector31~2_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector31~2_I .lut_mask = "555533330F0F00FF";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector31~3_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[4] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[1] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[1] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector31~3 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector31~3_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector31~3_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector31~3_I .lut_mask = "0020022200200222";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~2_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[4] ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[6] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Decoder1~1 ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~2 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~2_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~2_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Decoder1~2_I .lut_mask = "0000040000000400";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_9[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[1] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~2 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_9[1] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_9[1]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_9[1]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|inhibitFull~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~6 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1 ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|inhibitFull ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|inhibitFull~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|inhibitFull~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|io_full~0_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|Prescaler:prescaler_1|__ALT_INV__Equal0~6 ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__inhibitFull ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__timerBBridge_ticksEnable[0] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__timerBBridge_ticksEnable[1] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__Equal0~6 ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|io_full~0 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|io_full~0_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|io_full~0_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|io_full~0_I .lut_mask = "00000C4C00000C4C";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings~1_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_6[1] ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|__ALT_INV__pendings[1] ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_15[1]~0 ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__io_full~0 ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings~1 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings~1_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings~1_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings~1_I .lut_mask = "32FF32FF32FF32FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings~1 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings[1] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings[1]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|pendings[1]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector31~4_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_9[1] ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|__ALT_INV__pendings[1] ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[4] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[1] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector31~4 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector31~4_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector31~4_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector31~4_I .lut_mask = "0013AA130013AA13";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector31~8_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[6] ),
	.datac(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector31~2 ),
	.datad(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector31~3 ),
	.datae(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector31~4 ),
	.dataf(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector16~0 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector31~8 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector31~8_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector31~8_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector31~8_I .lut_mask = "0000000002338ABB";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector31~5_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|__ALT_INV__Equal1~1 ),
	.datab(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector20~1 ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a1 ),
	.datae(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector31~7 ),
	.dataf(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector31~8 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector31~5 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector31~5_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector31~5_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector31~5_I .lut_mask = "0000044444444444";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector31~6_I (
	.dataa(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector20~1 ),
	.datab(\__ALT_INV__sw[1]~input ),
	.datac(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector31~0 ),
	.datad(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector31~1 ),
	.datae(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector31~5 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector31~6 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector31~6_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector31~6_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector31~6_I .lut_mask = "0155FFFF0155FFFF";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3Router:apb3Router_1|Selector31~6 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[1] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[1]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[1]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1~I (
	.portawe(\Murax:murax|MuraxSimpleBusRam:system_ram|always1~1 ),
	.portbre(\Murax:murax|_zz_12~0 ),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|_zz_7[1] }),
	.portaaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbdataout({\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1 }));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1~I .operation_mode = "dual_port";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1~I .ram_block_type = "auto";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1~I .logical_ram_name = "Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1~I .init_file = "db/murax_symbiflow.ram0_MuraxSimpleBusRam_1bffb5c2.hdl.mif";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1~I .init_file_layout = "Port_B";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1~I .port_a_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1~I .port_a_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1~I .port_a_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1~I .port_a_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1~I .port_a_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1~I .port_a_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1~I .port_a_first_bit_number = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1~I .port_a_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1~I .port_a_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1~I .port_b_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1~I .port_b_address_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1~I .port_b_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1~I .port_b_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1~I .port_b_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1~I .port_b_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1~I .port_b_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1~I .port_b_first_bit_number = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1~I .port_b_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1~I .port_b_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a1~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[1]~30_I (
	.dataa(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_rspSourceId[0] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[1] ),
	.datac(\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|__ALT_INV__ram_block1a1 ),
	.combout(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[1]~30 ));
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[1]~30_I .shared_arith = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[1]~30_I .extended_lut = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[1]~30_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[1]~30 ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[1] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[1]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[1]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[1]~6_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_ADDRESS_LOW[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_ADDRESS_LOW[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[17] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[25] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[1] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[9] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[1]~6 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[1]~6_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[1]~6_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[1]~6_I .lut_mask = "04158C9D2637AEBF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[1]~7_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_arbitration_isValid ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_ENABLE ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[1] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[1]~6 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[1]~7 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[1]~7_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[1]~7_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[1]~7_I .lut_mask = "0E1F0E1F0E1F0E1F";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[1]~7 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_a_first_bit_number = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_b_first_bit_number = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a1 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[1] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[1]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[1]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add4~5 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[1] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[1]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[1]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~4 ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[1] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sload(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[1] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[1]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[1]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[1] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[1] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[1]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[1]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[1] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[1] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[1]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[1]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux70~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[8] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[21] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a1 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal8~0 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal7~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux70~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux70~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux70~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux70~0_I .lut_mask = "555533330F0F00FF";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Mux70~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[1] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[1]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[1]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_6[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add2~9 ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_6[1] ));
defparam \Murax:murax|_zz_6[1]~I .power_up = "low";
defparam \Murax:murax|_zz_6[1]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[1]~1_I (
	.dataa(\Murax:murax|__ALT_INV___zz_4 ),
	.datab(\Murax:murax|__ALT_INV___zz_6[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[1] ),
	.combout(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[1]~1 ));
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[1]~1_I .shared_arith = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[1]~1_I .extended_lut = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[1]~1_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[1]~1 ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[1] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[1]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[1]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|Equal1~0_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[0] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[1] ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|Equal1~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|Equal1~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|Equal1~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|Equal1~0_I .lut_mask = "0800080008000800";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector7~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|__ALT_INV__Equal1~0 ),
	.datab(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__selIndex[0] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector7~0 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector7~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector7~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector7~0_I .lut_mask = "1111111111111111";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Selector6~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[12] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[13] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[1] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[9] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Selector6~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Selector6~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector6~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector6~0_I .lut_mask = "0B4F0B4F0B4F0B4F";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[25]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a25 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[25] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[25]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[25]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_7[25]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Selector6~0 ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[25] ),
	.sload(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_7[25] ));
defparam \Murax:murax|_zz_7[25]~I .power_up = "low";
defparam \Murax:murax|_zz_7[25]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[25]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|_zz_7[25] ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[25] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[25]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[25]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[25]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[25] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[25] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[25]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[25]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[25]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[25] ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[25] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[25]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[25]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector7~1_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datab(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector7~0 ),
	.datac(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector15~0 ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__io_occupancy[1]~5 ),
	.datae(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[25] ),
	.dataf(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[25] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector7~1 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector7~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector7~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector7~1_I .lut_mask = "003305370A3B0F3F";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[25]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3Router:apb3Router_1|Selector7~1 ),
	.sclr(\Murax:murax|Apb3Router:apb3Router_1|selIndex[1] ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[25] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[25]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[25]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1~I (
	.portawe(\Murax:murax|MuraxSimpleBusRam:system_ram|always1~8 ),
	.portbre(\Murax:murax|_zz_12~0 ),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|_zz_7[25] }),
	.portaaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbdataout({\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1 }));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1~I .operation_mode = "dual_port";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1~I .ram_block_type = "auto";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1~I .logical_ram_name = "Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1~I .init_file = "db/murax_symbiflow.ram3_MuraxSimpleBusRam_1bffb5c2.hdl.mif";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1~I .init_file_layout = "Port_B";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1~I .port_a_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1~I .port_a_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1~I .port_a_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1~I .port_a_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1~I .port_a_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1~I .port_a_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1~I .port_a_first_bit_number = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1~I .port_a_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1~I .port_a_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1~I .port_b_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1~I .port_b_address_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1~I .port_b_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1~I .port_b_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1~I .port_b_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1~I .port_b_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1~I .port_b_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1~I .port_b_first_bit_number = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1~I .port_b_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1~I .port_b_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a1~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[25]~29_I (
	.dataa(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_rspSourceId[0] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[25] ),
	.datac(\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|__ALT_INV__ram_block1a1 ),
	.combout(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[25]~29 ));
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[25]~29_I .shared_arith = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[25]~29_I .extended_lut = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[25]~29_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|_zz_82[25]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[25]~29 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.q(\Murax:murax|VexRiscv:system_cpu|_zz_82[25] ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[25]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[25]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[25]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_82[25] ),
	.asdata(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[25]~29 ),
	.sload(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[25] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[25]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[25]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux66~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal8~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal7~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[25] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a5 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[5] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux66~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux66~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux66~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux66~0_I .lut_mask = "06178E9F06178E9F";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[5]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Mux66~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[5] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[5]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[5]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[5]~35_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[6] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[4] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[4] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal66~0 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[6] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[5]~35 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[5]~35_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[5]~35_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[5]~35_I .lut_mask = "22220A5F77770A5F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux34~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[5] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[5] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux34~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux34~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux34~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux34~0_I .lut_mask = "449F449F449F449F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[5]~36_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~1 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~25 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[1] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[0] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[5]~35 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux34~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[5]~36 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[5]~36_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[5]~36_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[5]~36_I .lut_mask = "200275572A027F57";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[5]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_58[5]~36 ),
	.sclr(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[5] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[5]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[5]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[5]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[5] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[5] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[5]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[5]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[5]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[5]~17 ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[5] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[5]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[5]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[5]~26_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_ADDRESS_LOW[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_ADDRESS_LOW[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[13] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[29] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[21] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[5] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[5]~26 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[5]~26_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[5]~26_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[5]~26_I .lut_mask = "021346578A9BCEDF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[5]~27_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_arbitration_isValid ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_ENABLE ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[5] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[5]~26 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[5]~27 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[5]~27_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[5]~27_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[5]~27_I .lut_mask = "0E1F0E1F0E1F0E1F";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[5]~27 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[19]~9 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[18]~8 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[17]~7 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[16]~6 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[15]~5 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_a_first_bit_number = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_b_first_bit_number = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[5]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_6sq1:auto_generated|ram_block1a5 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[5] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[5]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS1[5]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[5]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add4~21 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[5] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[5]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[5]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[5]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~34 ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[5] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sload(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[5] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[5]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[5]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add3~13_I (
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[6] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add3~10 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add3~13 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add3~14 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add3~13_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~13_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~13_I .lut_mask = "0000FFFF000000FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[6]~I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~13 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[6] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[6]~I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[6]~I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[6]~I .lut_mask = "5555555555555555";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[6]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[6] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|_zz_145~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[6] ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[6]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[6]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~33_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isFiring~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_flushAll~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~1 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[6] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[6] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~33 ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~33_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~33_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~33_I .lut_mask = "00B144F500B144F5";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[6]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add4~25 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[6] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[6]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[6]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[6]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~33 ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[6] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sload(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[6] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[6]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[6]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add3~17_I (
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[7] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add3~14 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add3~17 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add3~18 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add3~17_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~17_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~17_I .lut_mask = "0000FFFF000000FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[7]~I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~17 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[7] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[7]~I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[7]~I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[7]~I .lut_mask = "5555555555555555";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[7]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[7] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|_zz_145~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[7] ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[7]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[7]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~32_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isFiring~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_flushAll~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~1 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[7] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[7] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~32 ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~32_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~32_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~32_I .lut_mask = "00B144F500B144F5";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[7]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add4~29 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[7] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[7]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[7]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[7]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~32 ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[7] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sload(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[7] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[7]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[7]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add3~21_I (
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[8] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add3~18 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add3~21 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add3~22 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add3~21_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~21_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~21_I .lut_mask = "0000FFFF000000FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[8]~I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~21 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[8] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[8]~I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[8]~I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[8]~I .lut_mask = "5555555555555555";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~31_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isFiring~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_flushAll~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~1 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[8] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[8] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~31 ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~31_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~31_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~31_I .lut_mask = "0044B1F50044B1F5";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[8]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add4~33 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[8] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[8]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[8]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[8]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~31 ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[8] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sload(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[8] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[8]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[8]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add3~25_I (
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[9] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add3~22 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add3~25 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add3~26 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add3~25_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~25_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~25_I .lut_mask = "0000FFFF000000FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[9]~I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~25 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[9] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[9]~I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[9]~I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[9]~I .lut_mask = "5555555555555555";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~30_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isFiring~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_flushAll~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~1 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[9] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[9] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~30 ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~30_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~30_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~30_I .lut_mask = "0044B1F50044B1F5";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[9]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add4~37 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[9] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[9]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[9]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[9]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~30 ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[9] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sload(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[9] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[9]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[9]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add3~29_I (
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[10] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add3~26 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add3~29 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add3~30 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add3~29_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~29_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~29_I .lut_mask = "0000FFFF000000FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[10]~I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~29 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[10] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[10]~I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[10]~I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[10]~I .lut_mask = "5555555555555555";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~29_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isFiring~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_flushAll~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~1 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[10] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[10] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~29 ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~29_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~29_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~29_I .lut_mask = "0044B1F50044B1F5";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[10]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add4~41 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[10] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[10]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[10]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[10]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~29 ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[10] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sload(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[10] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[10]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[10]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add3~33_I (
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[11] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add3~30 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add3~33 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add3~34 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add3~33_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~33_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~33_I .lut_mask = "0000FFFF000000FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[11]~I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~33 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[11] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[11]~I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[11]~I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[11]~I .lut_mask = "5555555555555555";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~28_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isFiring~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_flushAll~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~1 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[11] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[11] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~28 ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~28_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~28_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~28_I .lut_mask = "0044B1F50044B1F5";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[11]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add4~45 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[11] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[11]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[11]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[11]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~28 ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[11] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sload(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[11] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[11]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[11]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add3~37_I (
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[12] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add3~34 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add3~37 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add3~38 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add3~37_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~37_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~37_I .lut_mask = "0000FFFF000000FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[12]~I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~37 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[12] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[12]~I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[12]~I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[12]~I .lut_mask = "5555555555555555";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~21_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isFiring~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_flushAll~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~1 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[12] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[12] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~21 ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~21_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~21_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~21_I .lut_mask = "0044B1F50044B1F5";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[12]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add4~49 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[12] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[12]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[12]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[12]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~21 ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[12] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sload(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[12] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[12]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[12]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add3~41_I (
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[13] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add3~38 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add3~41 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add3~42 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add3~41_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~41_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~41_I .lut_mask = "0000FFFF000000FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[13]~I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~41 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[13] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[13]~I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[13]~I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[13]~I .lut_mask = "5555555555555555";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~22_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isFiring~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_flushAll~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~1 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[13] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[13] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~22 ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~22_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~22_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~22_I .lut_mask = "0044B1F50044B1F5";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[13]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add4~53 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[13] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[13]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[13]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[13]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~22 ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[13] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sload(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[13] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[13]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[13]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add3~45_I (
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[14] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add3~42 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add3~45 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add3~46 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add3~45_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~45_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~45_I .lut_mask = "0000FFFF000000FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[14]~I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~45 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[14] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[14]~I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[14]~I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[14]~I .lut_mask = "5555555555555555";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~23_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isFiring~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_flushAll~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~1 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[14] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[14] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~23 ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~23_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~23_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~23_I .lut_mask = "0044B1F50044B1F5";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[14]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add4~57 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[14] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[14]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[14]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[14]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~23 ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[14] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sload(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[14] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[14]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[14]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add3~49_I (
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[15] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add3~46 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add3~49 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add3~50 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add3~49_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~49_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~49_I .lut_mask = "0000FFFF000000FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[15]~I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~49 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[15] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[15]~I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[15]~I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[15]~I .lut_mask = "5555555555555555";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~24_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isFiring~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_flushAll~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~1 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[15] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[15] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~24 ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~24_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~24_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~24_I .lut_mask = "0044B1F50044B1F5";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[15]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add4~61 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[15] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[15]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[15]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[15]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~24 ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[15] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sload(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[15] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[15]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[15]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add3~53_I (
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[16] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add3~50 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add3~53 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add3~54 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add3~53_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~53_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~53_I .lut_mask = "0000FFFF000000FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[16]~I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~53 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[16] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[16]~I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[16]~I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[16]~I .lut_mask = "5555555555555555";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~7_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isFiring~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_flushAll~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~1 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[16] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[16] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~7 ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~7_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~7_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~7_I .lut_mask = "0044B1F50044B1F5";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[16]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add4~65 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[16] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[16]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[16]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~7 ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[16] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sload(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add3~57_I (
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[17] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add3~54 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add3~57 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add3~58 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add3~57_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~57_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~57_I .lut_mask = "0000FFFF000000FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[17]~I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~57 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[17] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[17]~I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[17]~I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[17]~I .lut_mask = "5555555555555555";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~27_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isFiring~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_flushAll~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~1 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[17] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[17] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~27 ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~27_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~27_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~27_I .lut_mask = "0044B1F50044B1F5";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[17]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add4~69 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[17] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[17]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[17]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[17]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~27 ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[17] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sload(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[17] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[17]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[17]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add3~61_I (
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[18] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add3~58 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add3~61 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add3~62 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add3~61_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~61_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~61_I .lut_mask = "0000FFFF000000FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[18]~I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~61 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[18] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[18]~I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[18]~I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[18]~I .lut_mask = "5555555555555555";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~25_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isFiring~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_flushAll~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~1 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[18] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[18] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~25 ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~25_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~25_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~25_I .lut_mask = "0044B1F50044B1F5";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[18]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add4~73 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[18] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[18]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[18]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[18]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~25 ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[18] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sload(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[18] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[18]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[18]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add3~65_I (
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[19] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add3~62 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add3~65 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add3~66 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add3~65_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~65_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~65_I .lut_mask = "0000FFFF000000FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[19]~I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~65 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[19] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[19]~I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[19]~I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[19]~I .lut_mask = "5555555555555555";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~26_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isFiring~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_flushAll~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~1 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[19] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[19] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~26 ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~26_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~26_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~26_I .lut_mask = "0044B1F50044B1F5";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[19]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add4~77 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[19] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[19]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[19]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[19]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~26 ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[19] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sload(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[19] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[19]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[19]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add3~69_I (
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[20] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add3~66 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add3~69 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add3~70 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add3~69_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~69_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~69_I .lut_mask = "0000FFFF000000FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[20]~I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~69 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[20] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[20]~I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[20]~I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[20]~I .lut_mask = "5555555555555555";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~16_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isFiring~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_flushAll~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~1 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[20] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[20] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~16 ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~16_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~16_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~16_I .lut_mask = "0044B1F50044B1F5";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[20]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add4~81 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[20] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[20]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[20]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[20]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~16 ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[20] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sload(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[20] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[20]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[20]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add3~73_I (
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[21] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add3~70 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add3~73 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add3~74 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add3~73_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~73_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~73_I .lut_mask = "0000FFFF000000FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[21]~I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~73 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[21] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[21]~I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[21]~I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[21]~I .lut_mask = "5555555555555555";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~17_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isFiring~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_flushAll~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~1 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[21] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[21] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~17 ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~17_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~17_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~17_I .lut_mask = "0044B1F50044B1F5";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[21]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add4~85 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[21] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[21]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[21]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[21]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~17 ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[21] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sload(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[21] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[21]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[21]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add3~77_I (
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[22] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add3~74 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add3~77 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add3~78 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add3~77_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~77_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~77_I .lut_mask = "0000FFFF000000FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[22]~I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~77 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[22] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[22]~I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[22]~I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[22]~I .lut_mask = "5555555555555555";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~18_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isFiring~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_flushAll~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~1 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[22] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[22] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~18 ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~18_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~18_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~18_I .lut_mask = "0044B1F50044B1F5";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[22]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add4~89 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[22] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[22]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[22]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[22]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~18 ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[22] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sload(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[22] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[22]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[22]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add3~81_I (
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[23] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add3~78 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add3~81 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add3~82 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add3~81_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~81_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~81_I .lut_mask = "0000FFFF000000FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[23]~I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~81 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[23] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[23]~I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[23]~I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[23]~I .lut_mask = "5555555555555555";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~11_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isFiring~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_flushAll~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~1 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[23] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[23] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~11 ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~11_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~11_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~11_I .lut_mask = "0044B1F50044B1F5";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[23]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add4~93 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[23] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[23]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[23]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[23]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~11 ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[23] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sload(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[23] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[23]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[23]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add3~85_I (
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[24] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add3~82 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add3~85 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add3~86 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add3~85_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~85_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~85_I .lut_mask = "0000FFFF000000FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[24]~I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~85 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[24] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[24]~I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[24]~I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[24]~I .lut_mask = "5555555555555555";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~13_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isFiring~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_flushAll~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~1 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[24] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[24] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~13 ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~13_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~13_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~13_I .lut_mask = "0044B1F50044B1F5";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[24]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add4~97 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[24] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[24]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[24]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[24]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~13 ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[24] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sload(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[24] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[24]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[24]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Add3~89_I (
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[25] ),
	.cin(\Murax:murax|VexRiscv:system_cpu|Add3~86 ),
	.sumout(\Murax:murax|VexRiscv:system_cpu|Add3~89 ),
	.cout(\Murax:murax|VexRiscv:system_cpu|Add3~90 ));
defparam \Murax:murax|VexRiscv:system_cpu|Add3~89_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~89_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Add3~89_I .lut_mask = "0000FFFF000000FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[25]~I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~89 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[25] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[25]~I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[25]~I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[25]~I .lut_mask = "5555555555555555";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~12_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isFiring~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_flushAll~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~1 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[25] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[25] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~12 ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~12_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~12_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~12_I .lut_mask = "0044B1F50044B1F5";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[25]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add4~101 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[25] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[25]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[25]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[25]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~12 ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[25] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sload(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[25] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[25]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[25]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[26]~I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~93 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[26] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[26]~I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[26]~I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[26]~I .lut_mask = "5555555555555555";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~9_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isFiring~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_flushAll~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~1 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[26] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[26] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~9 ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~9_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~9_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~9_I .lut_mask = "0044B1F50044B1F5";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[26]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add4~105 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[26] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[26]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[26]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[26]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~9 ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[26] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sload(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[26] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[26]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[26]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_6[27]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add2~113 ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_6[27] ));
defparam \Murax:murax|_zz_6[27]~I .power_up = "low";
defparam \Murax:murax|_zz_6[27]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Equal1~0_I (
	.dataa(\Murax:murax|__ALT_INV___zz_4 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[26] ),
	.datac(\Murax:murax|__ALT_INV___zz_6[27] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[27] ),
	.combout(\Murax:murax|Equal1~0 ));
defparam \Murax:murax|Equal1~0_I .shared_arith = "off";
defparam \Murax:murax|Equal1~0_I .extended_lut = "off";
defparam \Murax:murax|Equal1~0_I .lut_mask = "D850D850D850D850";

dffeas \Murax:murax|_zz_6[23]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add2~97 ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_6[23] ));
defparam \Murax:murax|_zz_6[23]~I .power_up = "low";
defparam \Murax:murax|_zz_6[23]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_6[25]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add2~105 ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_6[25] ));
defparam \Murax:murax|_zz_6[25]~I .power_up = "low";
defparam \Murax:murax|_zz_6[25]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_6[26]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add2~109 ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_6[26] ));
defparam \Murax:murax|_zz_6[26]~I .power_up = "low";
defparam \Murax:murax|_zz_6[26]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Equal1~1_I (
	.dataa(\Murax:murax|__ALT_INV___zz_4 ),
	.datab(\Murax:murax|__ALT_INV___zz_6[23] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[23] ),
	.datad(\Murax:murax|__ALT_INV___zz_6[25] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[25] ),
	.dataf(\Murax:murax|__ALT_INV___zz_6[26] ),
	.combout(\Murax:murax|Equal1~1 ));
defparam \Murax:murax|Equal1~1_I .shared_arith = "off";
defparam \Murax:murax|Equal1~1_I .extended_lut = "off";
defparam \Murax:murax|Equal1~1_I .lut_mask = "E4A04400A0A00000";

dffeas \Murax:murax|_zz_6[24]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add2~101 ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_6[24] ));
defparam \Murax:murax|_zz_6[24]~I .power_up = "low";
defparam \Murax:murax|_zz_6[24]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_6[20]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add2~85 ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_6[20] ));
defparam \Murax:murax|_zz_6[20]~I .power_up = "low";
defparam \Murax:murax|_zz_6[20]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_6[31]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add2~129 ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_6[31] ));
defparam \Murax:murax|_zz_6[31]~I .power_up = "low";
defparam \Murax:murax|_zz_6[31]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Equal1~2_I (
	.dataa(\Murax:murax|__ALT_INV___zz_4 ),
	.datab(\Murax:murax|__ALT_INV___zz_6[24] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[24] ),
	.datad(\Murax:murax|__ALT_INV___zz_6[20] ),
	.datae(\Murax:murax|__ALT_INV___zz_6[31] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[31] ),
	.combout(\Murax:murax|Equal1~2 ));
defparam \Murax:murax|Equal1~2_I .shared_arith = "off";
defparam \Murax:murax|Equal1~2_I .extended_lut = "off";
defparam \Murax:murax|Equal1~2_I .lut_mask = "A0A0E4A000004400";

dffeas \Murax:murax|_zz_6[21]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add2~89 ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_6[21] ));
defparam \Murax:murax|_zz_6[21]~I .power_up = "low";
defparam \Murax:murax|_zz_6[21]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_6[22]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add2~93 ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_6[22] ));
defparam \Murax:murax|_zz_6[22]~I .power_up = "low";
defparam \Murax:murax|_zz_6[22]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Equal1~3_I (
	.dataa(\Murax:murax|__ALT_INV___zz_4 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[20] ),
	.datac(\Murax:murax|__ALT_INV___zz_6[21] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[21] ),
	.datae(\Murax:murax|__ALT_INV___zz_6[22] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[22] ),
	.combout(\Murax:murax|Equal1~3 ));
defparam \Murax:murax|Equal1~3_I .shared_arith = "off";
defparam \Murax:murax|Equal1~3_I .extended_lut = "off";
defparam \Murax:murax|Equal1~3_I .lut_mask = "D850880050500000";

stratixiv_lcell_comb \Murax:murax|Equal1~4_I (
	.dataa(\Murax:murax|__ALT_INV__Equal1~0 ),
	.datab(\Murax:murax|__ALT_INV__Equal1~1 ),
	.datac(\Murax:murax|__ALT_INV__Equal1~2 ),
	.datad(\Murax:murax|__ALT_INV__Equal1~3 ),
	.combout(\Murax:murax|Equal1~4 ));
defparam \Murax:murax|Equal1~4_I .shared_arith = "off";
defparam \Murax:murax|Equal1~4_I .extended_lut = "off";
defparam \Murax:murax|Equal1~4_I .lut_mask = "0001000100010001";

stratixiv_lcell_comb \Murax:murax|Equal1~9_I (
	.dataa(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__io_masterBus_cmd_payload_address[30]~5 ),
	.datab(\Murax:murax|__ALT_INV__Equal1~4 ),
	.datac(\Murax:murax|__ALT_INV__Equal1~5 ),
	.datad(\Murax:murax|__ALT_INV__Equal1~8 ),
	.combout(\Murax:murax|Equal1~9 ));
defparam \Murax:murax|Equal1~9_I .shared_arith = "off";
defparam \Murax:murax|Equal1~9_I .extended_lut = "off";
defparam \Murax:murax|Equal1~9_I .lut_mask = "0002000200020002";

stratixiv_lcell_comb \Murax:murax|MuraxSimpleBusRam:system_ram|_zz_1~0_I (
	.dataa(\Murax:murax|__ALT_INV___zz_4 ),
	.datab(\Murax:murax|__ALT_INV___zz_5 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__iBus_cmd_valid~2 ),
	.datad(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__always0~0 ),
	.datae(\Murax:murax|__ALT_INV__Equal1~9 ),
	.combout(\Murax:murax|MuraxSimpleBusRam:system_ram|_zz_1~0 ));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|_zz_1~0_I .shared_arith = "off";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|_zz_1~0_I .extended_lut = "off";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|_zz_1~0_I .lut_mask = "00004E0000004E00";

dffeas \Murax:murax|MuraxSimpleBusRam:system_ram|_zz_1~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusRam:system_ram|_zz_1~0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|MuraxSimpleBusRam:system_ram|_zz_1 ));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|_zz_1~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|_zz_1~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~1_I (
	.dataa(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__rspTarget ),
	.datab(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_rspNoHit ),
	.datac(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__rspPending ),
	.datad(\Murax:murax|MuraxSimpleBusRam:system_ram|__ALT_INV___zz_1 ),
	.datae(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_8 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~1 ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~1_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~1_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~1_I .lut_mask = "0155555501555555";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[0]~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_haltItself~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_haltItself~1 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_haltItself~2 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal0~0 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[0]~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[0]~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[0]~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_LightShifterPlugin_amplitudeReg[0]~0_I .lut_mask = "0000A2000000A200";

dffeas \Murax:murax|VexRiscv:system_cpu|_zz_119[4]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ),
	.q(\Murax:murax|VexRiscv:system_cpu|_zz_119[4] ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_119[4]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_119[4]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|_zz_118~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_118~0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|_zz_118 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_118~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_118~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|_zz_119[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] ),
	.q(\Murax:murax|VexRiscv:system_cpu|_zz_119[0] ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_119[0]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_119[0]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|_zz_119[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ),
	.q(\Murax:murax|VexRiscv:system_cpu|_zz_119[1] ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_119[1]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_119[1]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|_zz_119[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ),
	.q(\Murax:murax|VexRiscv:system_cpu|_zz_119[2] ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_119[2]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_119[2]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|_zz_119[3]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ),
	.q(\Murax:murax|VexRiscv:system_cpu|_zz_119[3] ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_119[3]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_119[3]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_117~8_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_119[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[21] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_119[2] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_119[3] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[22] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[23] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_117~8 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_117~8_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_117~8_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_117~8_I .lut_mask = "9000090000900009";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_117~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_119[4] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[24] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_118 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_119[0] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[20] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_117~8 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_117~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_117~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_117~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_117~0_I .lut_mask = "0000000009000009";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_117~1_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[7] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[8] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[9] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[20] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[21] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[22] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_117~1 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_117~1_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_117~1_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_117~1_I .lut_mask = "8040201008040201";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_117~2_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[10] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[11] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_isValid ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_REGFILE_WRITE_VALID ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[23] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[24] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_117~2 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_117~2_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_117~2_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_117~2_I .lut_mask = "0008000400020001";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_117~3_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_arbitration_isValid ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_VALID ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_INSTRUCTION[7] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_INSTRUCTION[8] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[20] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[21] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_117~3 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_117~3_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_117~3_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_117~3_I .lut_mask = "1000010000100001";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_117~4_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_INSTRUCTION[9] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_INSTRUCTION[10] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_INSTRUCTION[11] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[22] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[23] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[24] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_117~4 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_117~4_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_117~4_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_117~4_I .lut_mask = "8040201008040201";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_117~5_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_INSTRUCTION[7] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_INSTRUCTION[8] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_INSTRUCTION[9] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[20] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[21] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[22] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_117~5 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_117~5_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_117~5_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_117~5_I .lut_mask = "8040201008040201";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_117~6_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isValid ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_INSTRUCTION[10] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_INSTRUCTION[11] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_VALID ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[23] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[24] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_117~6 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_117~6_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_117~6_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_117~6_I .lut_mask = "0040001000040001";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_117~7_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_117~1 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_117~2 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_117~3 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_117~4 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_117~5 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_117~6 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_117~7 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_117~7_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_117~7_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_117~7_I .lut_mask = "EEE0EEE0EEE00000";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~10_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isValid ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[2] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[6] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[4] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[5] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~10 ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~10_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~10_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~10_I .lut_mask = "0000444000004440";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~1_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_amplitudeReg[0]~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_haltItself~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_117~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_117~7 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_haltItself~10 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_isStuck~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~1 ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~1_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~1_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~1_I .lut_mask = "00000000BBBB00B0";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isStuck~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isStuck~1 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2_I .lut_mask = "1111111111111111";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[4]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[4] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[4] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[4]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[4]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux67~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[4] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[11] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[24] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a4 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal8~0 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal7~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux67~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux67~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux67~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux67~0_I .lut_mask = "555533330F0F00FF";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[4]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Mux67~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[4] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[4]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[4]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal0~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[4] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[3] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[2] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[1] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[0] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal0~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal0~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal0~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal0~0_I .lut_mask = "8000000080000000";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_141~1_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal0~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_141~1 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_141~1_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_141~1_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_141~1_I .lut_mask = "2222222222222222";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[15]~41_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[16] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[14] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal66~0 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[16] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[14] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[15]~41 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[15]~41_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[15]~41_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[15]~41_I .lut_mask = "220A770A225F775F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux24~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[15] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[15] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux24~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux24~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux24~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux24~0_I .lut_mask = "449F449F449F449F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[15]~42_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~1 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~65 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[1] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[0] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[15]~41 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux24~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[15]~42 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[15]~42_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[15]~42_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[15]~42_I .lut_mask = "200275572A027F57";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[15]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_58[15]~42 ),
	.sclr(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[19]~2 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[15] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[15]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[15]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[15]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[15] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[15] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[15]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[15]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[15]~13_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_INSTRUCTION[14] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux0~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_88[15]~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_INSTRUCTION[13] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_INSTRUCTION[12] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[15]~13 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[15]~13_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[15]~13_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[15]~13_I .lut_mask = "220F0F0F220F0F0F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[15]~14_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_arbitration_isValid ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_ENABLE ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[15] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[15]~13 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[15]~14 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[15]~14_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[15]~14_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[15]~14_I .lut_mask = "0E1F0E1F0E1F0E1F";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[15]~14 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_a_first_bit_number = 15;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_b_first_bit_number = 15;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[15]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a15 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[15] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[15]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[15]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Selector0~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[12] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[13] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[7] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_RS2[15] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Selector0~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Selector0~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector0~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Selector0~0_I .lut_mask = "0B4F0B4F0B4F0B4F";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[31]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a31 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[31] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[31]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[31]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_7[31]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Selector0~0 ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[31] ),
	.sload(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[13] ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_7[31] ));
defparam \Murax:murax|_zz_7[31]~I .power_up = "low";
defparam \Murax:murax|_zz_7[31]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[31]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|_zz_7[31] ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[31] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[31]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[31]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[31]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[31] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[31] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[31]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[31]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[31]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[31] ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[31] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[31]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[31]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector1~0_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datab(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector11~0 ),
	.datac(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[31] ),
	.datad(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[31] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector1~0 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector1~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector1~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector1~0_I .lut_mask = "0123012301230123";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[31]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3Router:apb3Router_1|Selector1~0 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[31] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[31]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[31]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7~I (
	.portawe(\Murax:murax|MuraxSimpleBusRam:system_ram|always1~8 ),
	.portbre(\Murax:murax|_zz_12~0 ),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|_zz_7[31] }),
	.portaaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbdataout({\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7 }));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7~I .operation_mode = "dual_port";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7~I .ram_block_type = "auto";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7~I .logical_ram_name = "Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7~I .init_file = "db/murax_symbiflow.ram3_MuraxSimpleBusRam_1bffb5c2.hdl.mif";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7~I .init_file_layout = "Port_B";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7~I .port_a_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7~I .port_a_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7~I .port_a_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7~I .port_a_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7~I .port_a_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7~I .port_a_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7~I .port_a_first_bit_number = 7;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7~I .port_a_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7~I .port_a_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7~I .port_b_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7~I .port_b_address_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7~I .port_b_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7~I .port_b_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7~I .port_b_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7~I .port_b_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7~I .port_b_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7~I .port_b_first_bit_number = 7;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7~I .port_b_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7~I .port_b_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|ram_block1a7~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[31]~25_I (
	.dataa(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_rspSourceId[0] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[31] ),
	.datac(\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_gk42:auto_generated|__ALT_INV__ram_block1a7 ),
	.combout(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[31]~25 ));
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[31]~25_I .shared_arith = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[31]~25_I .extended_lut = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[31]~25_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|_zz_82[31]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[31]~25 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.q(\Murax:murax|VexRiscv:system_cpu|_zz_82[31] ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[31]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[31]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[31]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_82[31] ),
	.asdata(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[31]~25 ),
	.sload(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[31] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[31]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[31]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux59~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal8~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal7~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[31] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a12 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[12] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux59~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux59~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux59~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux59~0_I .lut_mask = "06178E9F06178E9F";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[12]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Mux59~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[12] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[12]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[12]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_6[12]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add2~53 ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_6[12] ));
defparam \Murax:murax|_zz_6[12]~I .power_up = "low";
defparam \Murax:murax|_zz_6[12]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[12]~6_I (
	.dataa(\Murax:murax|__ALT_INV___zz_4 ),
	.datab(\Murax:murax|__ALT_INV___zz_6[12] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[12] ),
	.combout(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[12]~6 ));
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[12]~6_I .shared_arith = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[12]~6_I .extended_lut = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[12]~6_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[12]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[12]~6 ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[12] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[12]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[12]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[13]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[13]~7 ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[13] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[13]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[13]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[14]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[14]~8 ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[14] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[14]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[14]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[15]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[15]~9 ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[15] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[15]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[15]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[18]~10_I (
	.dataa(\Murax:murax|__ALT_INV___zz_4 ),
	.datab(\Murax:murax|__ALT_INV___zz_6[18] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[18] ),
	.combout(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[18]~10 ));
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[18]~10_I .shared_arith = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[18]~10_I .extended_lut = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[18]~10_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[18]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[18]~10 ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[18] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[18]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[18]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[19]~11_I (
	.dataa(\Murax:murax|__ALT_INV___zz_4 ),
	.datab(\Murax:murax|__ALT_INV___zz_6[19] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[19] ),
	.combout(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[19]~11 ));
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[19]~11_I .shared_arith = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[19]~11_I .extended_lut = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[19]~11_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[19]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[19]~11 ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[19] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[19]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[19]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[2]~0_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[12] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[13] ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[14] ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[15] ),
	.datae(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[18] ),
	.dataf(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[19] ),
	.combout(\Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[2]~0 ));
defparam \Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[2]~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[2]~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[2]~0_I .lut_mask = "8000000000000000";

stratixiv_lcell_comb \Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[1]~I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.datab(\Murax:murax|Apb3Decoder:io_apb_decoder|__ALT_INV__io_output_PSEL[2]~0 ),
	.datac(\Murax:murax|Apb3Decoder:io_apb_decoder|__ALT_INV__io_output_PSEL[1]~1 ),
	.combout(\Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[1] ));
defparam \Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[1]~I .shared_arith = "off";
defparam \Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[1]~I .extended_lut = "off";
defparam \Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[1]~I .lut_mask = "0101010101010101";

dffeas \Murax:murax|Apb3Router:apb3Router_1|selIndex[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[1] ),
	.q(\Murax:murax|Apb3Router:apb3Router_1|selIndex[0] ));
defparam \Murax:murax|Apb3Router:apb3Router_1|selIndex[0]~I .power_up = "low";
defparam \Murax:murax|Apb3Router:apb3Router_1|selIndex[0]~I .is_wysiwyg = "true";

assign \sw[12]~input  = sw[12];

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[12]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[12] ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[12] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[12]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[12]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[12]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[12] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[12] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[12]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[12]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector20~2_I (
	.dataa(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[12] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|__ALT_INV__Equal1~1 ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datae(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[12] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector20~2 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector20~2_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector20~2_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector20~2_I .lut_mask = "0100013001000130";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[12]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[12] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~3 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_6[12] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[12]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[12]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector20~3_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~3 ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~4 ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[12] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[12] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[12] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector20~3 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector20~3_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector20~3_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector20~3_I .lut_mask = "0213465702134657";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector20~4_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~1 ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~2 ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[12] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[12] ),
	.datae(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector20~3 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector20~4 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector20~4_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector20~4_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector20~4_I .lut_mask = "0426153704261537";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector20~5_I (
	.dataa(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector20~0 ),
	.datab(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__selIndex[0] ),
	.datac(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__selIndex[1] ),
	.datad(\__ALT_INV__sw[12]~input ),
	.datae(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector20~2 ),
	.dataf(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector20~4 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector20~5 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector20~5_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector20~5_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector20~5_I .lut_mask = "0040C0C00F4FCFCF";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[12]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3Router:apb3Router_1|Selector20~5 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[12] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[12]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[12]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4~I (
	.portawe(\Murax:murax|MuraxSimpleBusRam:system_ram|always1~6 ),
	.portbre(\Murax:murax|_zz_12~0 ),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|_zz_7[12] }),
	.portaaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbdataout({\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4 }));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4~I .operation_mode = "dual_port";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4~I .ram_block_type = "auto";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4~I .logical_ram_name = "Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4~I .init_file = "db/murax_symbiflow.ram1_MuraxSimpleBusRam_1bffb5c2.hdl.mif";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4~I .init_file_layout = "Port_B";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4~I .port_a_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4~I .port_a_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4~I .port_a_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4~I .port_a_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4~I .port_a_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4~I .port_a_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4~I .port_a_first_bit_number = 4;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4~I .port_a_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4~I .port_a_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4~I .port_b_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4~I .port_b_address_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4~I .port_b_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4~I .port_b_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4~I .port_b_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4~I .port_b_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4~I .port_b_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4~I .port_b_first_bit_number = 4;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4~I .port_b_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4~I .port_b_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a4~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[12]~10_I (
	.dataa(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_rspSourceId[0] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[12] ),
	.datac(\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|__ALT_INV__ram_block1a4 ),
	.combout(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[12]~10 ));
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[12]~10_I .shared_arith = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[12]~10_I .extended_lut = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[12]~10_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|_zz_82[12]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[12]~10 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.q(\Murax:murax|VexRiscv:system_cpu|_zz_82[12] ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[12]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[12]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[12]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_82[12] ),
	.asdata(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[12]~10 ),
	.sload(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[12] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[12]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[12]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal33~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[13] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[12] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[6] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[4] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal33~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal33~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal33~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal33~0_I .lut_mask = "0007000700070007";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_IS_CSR~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Equal33~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_IS_CSR ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_IS_CSR~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_IS_CSR~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_writeInstruction~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_isValid ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_IS_CSR ),
	.combout(\Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_writeInstruction~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_writeInstruction~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_writeInstruction~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_writeInstruction~0_I .lut_mask = "1111111111111111";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[7]~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[8] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[8] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[6] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[6] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_LightShifterPlugin_isActive ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal66~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[7]~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[7]~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[7]~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[7]~0_I .lut_mask = "555533330F0F00FF";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MTIE~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_184[0]~0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MSIE~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MTIE ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MTIE~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mie_MTIE~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[7]~1_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mip_MTIP ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mie_MTIE ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mstatus_MPIE ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[11]~0 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_DATA[11]~1 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[7]~1 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[7]~1_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[7]~1_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[7]~1_I .lut_mask = "0F3300550F330055";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux32~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[7] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_BITWISE_CTRL[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[7] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux32~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux32~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux32~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux32~0_I .lut_mask = "449F449F449F449F";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[7]~2_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~33 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_ALU_CTRL[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux32~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[7]~2 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[7]~2_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[7]~2_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[7]~2_I .lut_mask = "4171417141714171";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_58[7]~3_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_CsrPlugin_writeInstruction~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~1 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[7]~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[7]~1 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_58[7]~2 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_58[7]~3 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[7]~3_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[7]~3_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_58[7]~3_I .lut_mask = "03478BCF03478BCF";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[7]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_58[7]~3 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[7] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[7]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[7]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[7]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[7] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[7] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[7]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[7]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[7]~23_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_arbitration_isValid ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_ENABLE ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux0~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[7] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[7]~23 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[7]~23_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[7]~23_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[7]~23_I .lut_mask = "01EF01EF01EF01EF";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[7]~23 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_a_first_bit_number = 7;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_b_first_bit_number = 7;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[7]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a7 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[7] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[7]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[7]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_7[7]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[7] ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_7[7] ));
defparam \Murax:murax|_zz_7[7]~I .power_up = "low";
defparam \Murax:murax|_zz_7[7]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[7]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|_zz_7[7] ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[7] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[7]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[7]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[7]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[7] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~3 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_6[7] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[7]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[7]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector25~0_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~3 ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~4 ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[7] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[7] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[7] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector25~0 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector25~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector25~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector25~0_I .lut_mask = "0426153704261537";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector25~1_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~1 ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~2 ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[7] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[7] ),
	.datae(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector25~0 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector25~1 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector25~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector25~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector25~1_I .lut_mask = "0246135702461357";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[7]~7_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitCounter_value[1] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitCounter_value[2] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_shifter[7] ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__sampler_value ),
	.datae(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_shifter[3]~0 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[7]~7 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[7]~7_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[7]~7_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[7]~7_I .lut_mask = "0F0F1F0E0F0F1F0E";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[7]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[7]~7 ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[7] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[7]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[7]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I (
	.portawe(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushing ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[7] }),
	.portaaddr({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[3] ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[2] ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[1] ,
\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[0] }),
	.portbaddr({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~0 ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~3 ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~2 ,
\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~1 }),
	.portbdataout({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7 }));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .operation_mode = "dual_port";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .ram_block_type = "auto";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .logical_ram_name = "Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_a_logical_ram_depth = 16;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_a_address_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_a_data_out_clock = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_a_data_out_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_a_first_address = 0;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_a_last_address = 15;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_a_first_bit_number = 7;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_a_data_width = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_a_address_width = 4;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_b_logical_ram_depth = 16;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_b_address_clock = "clock0";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_b_address_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_b_data_out_clock = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_b_data_out_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_b_first_address = 0;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_b_last_address = 15;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_b_first_bit_number = 7;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_b_data_width = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_b_address_width = 4;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[7]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[7] ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[7] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[7]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[7]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~1_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|__ALT_INV__Equal1~1 ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datad(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Equal1~0 ),
	.combout(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~1 ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~1_I .shared_arith = "off";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~1_I .extended_lut = "off";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~1_I .lut_mask = "1400140014001400";

stratixiv_lcell_comb \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~2_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|__ALT_INV__Equal1~1 ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datad(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Equal1~0 ),
	.combout(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~2 ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~2_I .shared_arith = "off";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~2_I .extended_lut = "off";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~2_I .lut_mask = "4440444044404440";

assign \sw[7]~input  = sw[7];

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[7]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[7] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[7] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[7]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[7]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector25~2_I (
	.dataa(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[7] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[7]~0 ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[7]~1 ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[7]~2 ),
	.datae(\__ALT_INV__sw[7]~input ),
	.dataf(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[7] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector25~2 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector25~2_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector25~2_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector25~2_I .lut_mask = "040004C0040C04CC";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector25~3_I (
	.dataa(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__selIndex[1] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[7]~0 ),
	.datac(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector25~1 ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a7 ),
	.datae(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector25~2 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector25~3 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector25~3_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector25~3_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector25~3_I .lut_mask = "0527AFAF0527AFAF";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3Router:apb3Router_1|Selector25~3 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7~I (
	.portawe(\Murax:murax|MuraxSimpleBusRam:system_ram|always1~1 ),
	.portbre(\Murax:murax|_zz_12~0 ),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|_zz_7[7] }),
	.portaaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbdataout({\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7 }));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7~I .operation_mode = "dual_port";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7~I .ram_block_type = "auto";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7~I .logical_ram_name = "Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7~I .init_file = "db/murax_symbiflow.ram0_MuraxSimpleBusRam_1bffb5c2.hdl.mif";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7~I .init_file_layout = "Port_B";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7~I .port_a_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7~I .port_a_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7~I .port_a_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7~I .port_a_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7~I .port_a_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7~I .port_a_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7~I .port_a_first_bit_number = 7;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7~I .port_a_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7~I .port_a_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7~I .port_b_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7~I .port_b_address_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7~I .port_b_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7~I .port_b_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7~I .port_b_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7~I .port_b_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7~I .port_b_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7~I .port_b_first_bit_number = 7;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7~I .port_b_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7~I .port_b_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a7~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[7]~18_I (
	.dataa(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_rspSourceId[0] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[7] ),
	.datac(\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|__ALT_INV__ram_block1a7 ),
	.combout(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[7]~18 ));
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[7]~18_I .shared_arith = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[7]~18_I .extended_lut = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[7]~18_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[7]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[7]~18 ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[7] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[7]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_MEMORY_READ_DATA[7]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux0~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[7] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[15] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[23] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[31] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_ADDRESS_LOW[0] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_ADDRESS_LOW[1] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux0~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux0~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux0~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux0~0_I .lut_mask = "555533330F0F00FF";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_86[8]~I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_INSTRUCTION[14] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux0~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_86[8] ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_86[8]~I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_86[8]~I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_86[8]~I .lut_mask = "2222222222222222";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[16]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_DATA[16] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[16] ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[16]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[16]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[16]~12_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_86[8] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_88[16] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_DATA[16] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_MEMORY_READ_DATA[16] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[8]~10 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_RegFilePlugin_regFileWrite_payload_data[25]~11 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[16]~12 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[16]~12_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[16]~12_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[16]~12_I .lut_mask = "0F0F00FF55553333";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[16]~12 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_a_first_bit_number = 16;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_b_first_bit_number = 16;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[16]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a16 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[16] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[16]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[16]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_7[16]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[16] ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[0] ),
	.sload(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[13] ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_7[16] ));
defparam \Murax:murax|_zz_7[16]~I .power_up = "low";
defparam \Murax:murax|_zz_7[16]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[16]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|_zz_7[16] ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[16] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[16]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[16]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|timerBBridge_clearsEnable[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[16] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~7 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|timerBBridge_clearsEnable[0] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|timerBBridge_clearsEnable[0]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|timerBBridge_clearsEnable[0]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__timerBBridge_clearsEnable[0] ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__io_full~0 ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_13~0 ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1_I .lut_mask = "1F1F1F1F1F1F1F1F";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[5]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~21 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1 ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[5] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[5]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[5]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~25_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[6] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~22 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~25 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~26 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~25_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~25_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~25_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[6]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~25 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1 ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[6] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[6]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[6]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~29_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[7] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~26 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~29 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~30 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~29_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~29_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~29_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[7]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~29 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1 ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[7] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[7]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[7]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~33_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[8] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~30 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~33 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~34 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~33_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~33_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~33_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~33 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1 ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~37_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[9] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~34 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~37 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~38 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~37_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~37_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~37_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[9]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~37 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1 ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[9] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[9]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[9]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~41_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[10] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~38 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~41 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~42 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~41_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~41_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~41_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[10]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~41 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1 ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[10] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[10]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[10]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~45_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[11] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~42 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~45 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~46 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~45_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~45_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~45_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[11]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~45 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1 ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[11] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[11]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[11]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~49_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[12] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~46 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~49 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~50 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~49_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~49_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~49_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[12]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~49 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1 ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[12] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[12]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[12]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~53_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[13] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~50 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~53 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~54 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~53_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~53_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~53_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[13]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~53 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1 ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[13] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[13]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[13]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~57_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[14] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~54 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~57 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~58 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~57_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~57_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~57_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[14]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~57 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1 ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[14] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[14]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[14]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~61_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[15] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~58 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~61 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~61_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~61_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~61_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[15]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~61 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1 ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[15] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[15]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[15]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~0_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[15] ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[15] ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~0 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~0_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~0_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~0_I .lut_mask = "6666666666666666";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[13]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[13] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~3 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_6[13] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[13]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[13]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[14]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[14] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~3 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_6[14] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[14]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[14]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~1_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[13] ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[13] ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[14] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[14] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[12] ),
	.dataf(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[12] ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~1 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~1_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~1_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~1_I .lut_mask = "9009000000009009";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~2_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[9] ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[9] ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[10] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[10] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[11] ),
	.dataf(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[11] ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~2 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~2_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~2_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~2_I .lut_mask = "9009000000009009";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[6]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[6] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~3 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_6[6] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[6]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[6]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~3_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[6] ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[6] ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[7] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[7] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[8] ),
	.dataf(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[8] ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~3 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~3_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~3_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~3_I .lut_mask = "9009000000009009";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[2] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~3 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_6[2] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[2]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[2]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~4_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[2] ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[2] ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[0] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[0] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[1] ),
	.dataf(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[1] ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~4 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~4_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~4_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~4_I .lut_mask = "9009000000009009";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[3]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[3] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~3 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_6[3] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[3]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[3]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[4]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[4] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~3 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_6[4] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[4]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[4]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[5]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[5] ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~3 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_6[5] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[5]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_6[5]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~5_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[3] ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[3] ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[4] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[4] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[5] ),
	.dataf(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[5] ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~5 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~5_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~5_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~5_I .lut_mask = "9009000000009009";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~6_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__Equal0~0 ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__Equal0~1 ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__Equal0~2 ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__Equal0~3 ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__Equal0~4 ),
	.dataf(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__Equal0~5 ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~6 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~6_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~6_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Equal0~6_I .lut_mask = "0000000000000002";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~5_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[1] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~2 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~5 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~6 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~5_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~5_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~5_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~5 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1 ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[1] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[1]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[1]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~9_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[2] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~6 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~9 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~10 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~9_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~9_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~9_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~9 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1 ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[2] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[2]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[2]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~13_I (
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[3] ),
	.cin(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~10 ),
	.sumout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~13 ),
	.cout(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~14 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~13_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~13_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~13_I .lut_mask = "0000FFFF000000FF";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[3]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~13 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1 ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[3] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[3]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[3]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[4]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|Add0~17 ),
	.sclr(\Murax:murax|MuraxApb3Timer:system_timer|_zz_13~1 ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[8]~0 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[4] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[4]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|counter[4]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector28~0_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~3 ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~4 ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[4] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[4] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[4] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector28~0 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector28~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector28~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector28~0_I .lut_mask = "0213465702134657";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector28~1_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~1 ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~2 ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[4] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[4] ),
	.datae(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector28~0 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector28~1 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector28~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector28~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector28~1_I .lut_mask = "0426153704261537";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[4]~3_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_shifter[4] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitCounter_value[1] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitCounter_value[2] ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__sampler_value ),
	.datae(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_shifter[4]~2 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[4]~3 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[4]~3_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[4]~3_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[4]~3_I .lut_mask = "55555D5155555D51";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[4]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[4]~3 ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[4] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[4]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[4]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I (
	.portawe(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushing ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[4] }),
	.portaaddr({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[3] ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[2] ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[1] ,
\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[0] }),
	.portbaddr({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~0 ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~3 ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~2 ,
\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~1 }),
	.portbdataout({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4 }));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .operation_mode = "dual_port";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .ram_block_type = "auto";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .logical_ram_name = "Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_a_logical_ram_depth = 16;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_a_address_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_a_data_out_clock = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_a_data_out_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_a_first_address = 0;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_a_last_address = 15;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_a_first_bit_number = 4;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_a_data_width = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_a_address_width = 4;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_b_logical_ram_depth = 16;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_b_address_clock = "clock0";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_b_address_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_b_data_out_clock = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_b_data_out_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_b_first_address = 0;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_b_last_address = 15;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_b_first_bit_number = 4;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_b_data_width = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_b_address_width = 4;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[4]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[4] ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[4] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[4]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[4]~I .is_wysiwyg = "true";

assign \sw[4]~input  = sw[4];

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[4]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[4] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[4] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[4]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[4]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector28~2_I (
	.dataa(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[4] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[7]~0 ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[7]~1 ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[7]~2 ),
	.datae(\__ALT_INV__sw[4]~input ),
	.dataf(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[4] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector28~2 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector28~2_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector28~2_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector28~2_I .lut_mask = "040004C0040C04CC";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector28~3_I (
	.dataa(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__selIndex[1] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[7]~0 ),
	.datac(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector28~1 ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a4 ),
	.datae(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector28~2 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector28~3 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector28~3_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector28~3_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector28~3_I .lut_mask = "0527AFAF0527AFAF";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[4]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3Router:apb3Router_1|Selector28~3 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[4] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[4]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[4]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4~I (
	.portawe(\Murax:murax|MuraxSimpleBusRam:system_ram|always1~1 ),
	.portbre(\Murax:murax|_zz_12~0 ),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|_zz_7[4] }),
	.portaaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbdataout({\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4 }));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4~I .operation_mode = "dual_port";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4~I .ram_block_type = "auto";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4~I .logical_ram_name = "Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4~I .init_file = "db/murax_symbiflow.ram0_MuraxSimpleBusRam_1bffb5c2.hdl.mif";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4~I .init_file_layout = "Port_B";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4~I .port_a_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4~I .port_a_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4~I .port_a_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4~I .port_a_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4~I .port_a_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4~I .port_a_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4~I .port_a_first_bit_number = 4;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4~I .port_a_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4~I .port_a_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4~I .port_b_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4~I .port_b_address_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4~I .port_b_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4~I .port_b_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4~I .port_b_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4~I .port_b_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4~I .port_b_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4~I .port_b_first_bit_number = 4;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4~I .port_b_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4~I .port_b_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a4~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[4]~1_I (
	.dataa(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_rspSourceId[0] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[4] ),
	.datac(\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|__ALT_INV__ram_block1a4 ),
	.combout(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[4]~1 ));
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[4]~1_I .shared_arith = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[4]~1_I .extended_lut = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[4]~1_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|_zz_82[4]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[4]~1 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.q(\Murax:murax|VexRiscv:system_cpu|_zz_82[4] ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[4]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[4]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[4]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_82[4] ),
	.asdata(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[4]~1 ),
	.sload(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[4] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[4]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[4]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal55~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[2] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[4] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal55~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal55~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal55~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal55~0_I .lut_mask = "4444444444444444";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Equal55~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_BRANCH_CTRL[1]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[4]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add4~17 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[4] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[4]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[4]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[4]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~35 ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[4] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sload(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[4] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[4]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[4]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_6[4]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add2~21 ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_6[4] ));
defparam \Murax:murax|_zz_6[4]~I .power_up = "low";
defparam \Murax:murax|_zz_6[4]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13_I (
	.dataa(\Murax:murax|__ALT_INV___zz_4 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[4] ),
	.datac(\Murax:murax|__ALT_INV___zz_6[4] ),
	.combout(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ));
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13_I .shared_arith = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13_I .extended_lut = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13_I .lut_mask = "2727272727272727";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[4]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[4] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[4]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[4]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Selector4~0_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[0] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[1] ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[5] ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[7] ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|Selector4~0 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Selector4~0_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Selector4~0_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Selector4~0_I .lut_mask = "8000800080008000";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Selector4~2_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[4] ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[6] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~0 ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|Selector4~2 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Selector4~2_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Selector4~2_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Selector4~2_I .lut_mask = "0000F0F40000F0F4";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector27~0_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~3 ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~4 ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[5] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[5] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[5] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector27~0 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector27~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector27~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector27~0_I .lut_mask = "0213465702134657";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector27~1_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~1 ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~2 ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[5] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[5] ),
	.datae(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector27~0 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector27~1 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector27~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector27~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector27~1_I .lut_mask = "0426153704261537";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[5]~6_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_shifter[5] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitCounter_value[1] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitCounter_value[2] ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__sampler_value ),
	.datae(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_shifter[3]~0 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[5]~6 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[5]~6_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[5]~6_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[5]~6_I .lut_mask = "55555D5155555D51";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[5]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[5]~6 ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[5] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[5]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[5]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I (
	.portawe(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushing ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[5] }),
	.portaaddr({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[3] ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[2] ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[1] ,
\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[0] }),
	.portbaddr({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~0 ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~3 ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~2 ,
\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~1 }),
	.portbdataout({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5 }));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .operation_mode = "dual_port";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .ram_block_type = "auto";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .logical_ram_name = "Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_a_logical_ram_depth = 16;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_a_address_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_a_data_out_clock = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_a_data_out_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_a_first_address = 0;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_a_last_address = 15;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_a_first_bit_number = 5;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_a_data_width = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_a_address_width = 4;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_b_logical_ram_depth = 16;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_b_address_clock = "clock0";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_b_address_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_b_data_out_clock = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_b_data_out_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_b_first_address = 0;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_b_last_address = 15;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_b_first_bit_number = 5;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_b_data_width = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_b_address_width = 4;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[5]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[5] ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[5] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[5]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[5]~I .is_wysiwyg = "true";

assign \sw[5]~input  = sw[5];

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[5]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[5] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[5] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[5]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[5]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector27~2_I (
	.dataa(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[5] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[7]~0 ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[7]~1 ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[7]~2 ),
	.datae(\__ALT_INV__sw[5]~input ),
	.dataf(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[5] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector27~2 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector27~2_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector27~2_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector27~2_I .lut_mask = "040004C0040C04CC";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector27~3_I (
	.dataa(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__selIndex[1] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[7]~0 ),
	.datac(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector27~1 ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a5 ),
	.datae(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector27~2 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector27~3 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector27~3_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector27~3_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector27~3_I .lut_mask = "0527AFAF0527AFAF";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[5]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3Router:apb3Router_1|Selector27~3 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[5] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[5]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[5]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5~I (
	.portawe(\Murax:murax|MuraxSimpleBusRam:system_ram|always1~1 ),
	.portbre(\Murax:murax|_zz_12~0 ),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|_zz_7[5] }),
	.portaaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbdataout({\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5 }));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5~I .operation_mode = "dual_port";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5~I .ram_block_type = "auto";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5~I .logical_ram_name = "Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5~I .init_file = "db/murax_symbiflow.ram0_MuraxSimpleBusRam_1bffb5c2.hdl.mif";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5~I .init_file_layout = "Port_B";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5~I .port_a_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5~I .port_a_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5~I .port_a_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5~I .port_a_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5~I .port_a_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5~I .port_a_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5~I .port_a_first_bit_number = 5;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5~I .port_a_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5~I .port_a_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5~I .port_b_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5~I .port_b_address_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5~I .port_b_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5~I .port_b_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5~I .port_b_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5~I .port_b_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5~I .port_b_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5~I .port_b_first_bit_number = 5;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5~I .port_b_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5~I .port_b_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a5~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[5]~17_I (
	.dataa(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_rspSourceId[0] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[5] ),
	.datac(\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|__ALT_INV__ram_block1a5 ),
	.combout(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[5]~17 ));
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[5]~17_I .shared_arith = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[5]~17_I .extended_lut = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[5]~17_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|_zz_82[5]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[5]~17 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.q(\Murax:murax|VexRiscv:system_cpu|_zz_82[5] ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[5]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[5]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[5]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_82[5] ),
	.asdata(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[5]~17 ),
	.sload(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[5] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[5]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[5]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|decode_REGFILE_WRITE_VALID~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[13] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[12] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[6] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[4] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|decode_REGFILE_WRITE_VALID~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_REGFILE_WRITE_VALID~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|decode_REGFILE_WRITE_VALID~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|decode_REGFILE_WRITE_VALID~0_I .lut_mask = "00F700F700F700F7";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal42~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[8] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[9] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[10] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[11] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal42~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal42~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal42~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal42~0_I .lut_mask = "8000800080008000";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|decode_REGFILE_WRITE_VALID~1_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[2] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[5] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[7] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_REGFILE_WRITE_VALID~0 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal42~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|decode_REGFILE_WRITE_VALID~1 ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_REGFILE_WRITE_VALID~1_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|decode_REGFILE_WRITE_VALID~1_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|decode_REGFILE_WRITE_VALID~1_I .lut_mask = "DDFF0D0FDDFF0D0F";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_REGFILE_WRITE_VALID~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|decode_REGFILE_WRITE_VALID~1 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_REGFILE_WRITE_VALID ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_REGFILE_WRITE_VALID~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_REGFILE_WRITE_VALID~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_VALID~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_REGFILE_WRITE_VALID ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_VALID ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_VALID~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_VALID~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_VALID~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_REGFILE_WRITE_VALID ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_VALID ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_VALID~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_REGFILE_WRITE_VALID~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_118~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_arbitration_isValid ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_VALID ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_118~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_118~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_118~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_118~0_I .lut_mask = "1111111111111111";

dffeas \Murax:murax|VexRiscv:system_cpu|_zz_107~I (
	.clk(\io_mainClk~input ),
	.d(vcc),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|_zz_107 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_107~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_107~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_118~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_107 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0_I .lut_mask = "DDDDDDDDDDDDDDDD";

stratixiv_ram_block \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0~I (
	.portawe(\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_valid~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|VexRiscv:system_cpu|writeBack_RegFilePlugin_regFileWrite_payload_data[0]~9 }),
	.portaaddr({\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[11] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[10] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[9] ,
\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[8] ,\Murax:murax|VexRiscv:system_cpu|memory_to_writeBack_INSTRUCTION[7] }),
	.portbaddr({\Murax:murax|VexRiscv:system_cpu|_zz_67[24]~4 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[23]~3 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[22]~2 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[21]~1 ,\Murax:murax|VexRiscv:system_cpu|_zz_67[20]~0 }),
	.portbdataout({\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0 }));
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0~I .operation_mode = "dual_port";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0~I .ram_block_type = "auto";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0~I .logical_ram_name = "Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_a_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_a_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_a_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_a_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_a_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_a_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_a_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_a_first_bit_number = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_a_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_a_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_b_logical_ram_depth = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_b_logical_ram_width = 32;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_b_address_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_b_address_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_b_data_out_clock = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_b_data_out_clear = "none";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_b_first_address = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_b_last_address = 31;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_b_first_bit_number = 0;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_b_data_width = 1;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_b_address_width = 5;
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|ram_block1a0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[0] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[0]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[0]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_7[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_RS2[0] ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_7[0] ));
defparam \Murax:murax|_zz_7[0]~I .power_up = "low";
defparam \Murax:murax|_zz_7[0]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|_zz_7[0] ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[0] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[0]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[0]~I .is_wysiwyg = "true";

dffeas \Murax:murax|MuraxApb3Timer:system_timer|_zz_9[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[0] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|MuraxApb3Timer:system_timer|Decoder1~2 ),
	.q(\Murax:murax|MuraxApb3Timer:system_timer|_zz_9[0] ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_9[0]~I .power_up = "low";
defparam \Murax:murax|MuraxApb3Timer:system_timer|_zz_9[0]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Equal2~0_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_9[0] ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|__ALT_INV__pendings[0] ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_9[1] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|InterruptCtrl:interruptCtrl_1|__ALT_INV__pendings[1] ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|Equal2~0 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Equal2~0_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Equal2~0_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Equal2~0_I .lut_mask = "111F111F111F111F";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MTIP~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxApb3Timer:system_timer|Equal2~0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MTIP ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MTIP~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mip_MTIP~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|CsrPlugin_interrupt~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mip_MTIP ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mie_MTIE ),
	.combout(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_interrupt~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_interrupt~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_interrupt~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_interrupt~0_I .lut_mask = "1111111111111111";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_145~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isValid ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_arbitration_isValid ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_arbitration_isValid ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isValid ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_isValid ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_145~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_145~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_145~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_145~0_I .lut_mask = "8000000080000000";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_145~1_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_interrupt~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_interrupt~1 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_interrupt~2 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_145~1 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_145~1_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_145~1_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_145~1_I .lut_mask = "000D000D000D000D";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[3]~I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add3~1 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[3] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[3]~I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[3]~I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[3]~I .lut_mask = "5555555555555555";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[3]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[3] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|_zz_145~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[3] ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[3]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[3]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~6_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isFiring~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_flushAll~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~1 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[3] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[3] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~6 ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~6_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~6_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~6_I .lut_mask = "00B144F500B144F5";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[3]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add4~13 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[3] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[3]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[3]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[3]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~6 ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[3] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sload(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[3] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[3]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[3]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[3]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[3] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[3] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[3]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[3]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[3]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[3] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[3] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[3]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[3]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux68~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[3] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[10] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[23] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a3 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal8~0 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal7~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux68~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux68~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux68~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux68~0_I .lut_mask = "555533330F0F00FF";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[3]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Mux68~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[3] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[3]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[3]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_6[3]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add2~17 ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_6[3] ));
defparam \Murax:murax|_zz_6[3]~I .power_up = "low";
defparam \Murax:murax|_zz_6[3]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3_I (
	.dataa(\Murax:murax|__ALT_INV___zz_4 ),
	.datab(\Murax:murax|__ALT_INV___zz_6[3] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[3] ),
	.combout(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ));
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3_I .shared_arith = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3_I .extended_lut = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[3]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector20~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|__ALT_INV__Equal1~1 ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector20~0 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector20~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector20~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector20~0_I .lut_mask = "4040404040404040";

assign \sw[14]~input  = sw[14];

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[14]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[14] ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[14] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[14]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[14]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[14]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[14] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[14] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[14]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[14]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector18~0_I (
	.dataa(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[14] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|__ALT_INV__Equal1~1 ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datae(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[14] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector18~0 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector18~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector18~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector18~0_I .lut_mask = "0100013001000130";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector18~1_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~3 ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~4 ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[14] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[14] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[14] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector18~1 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector18~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector18~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector18~1_I .lut_mask = "0213465702134657";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector18~2_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~1 ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~2 ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[14] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[14] ),
	.datae(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector18~1 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector18~2 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector18~2_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector18~2_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector18~2_I .lut_mask = "0426153704261537";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector18~3_I (
	.dataa(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector20~0 ),
	.datab(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__selIndex[0] ),
	.datac(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__selIndex[1] ),
	.datad(\__ALT_INV__sw[14]~input ),
	.datae(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector18~0 ),
	.dataf(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector18~2 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector18~3 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector18~3_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector18~3_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector18~3_I .lut_mask = "0040C0C00F4FCFCF";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[14]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3Router:apb3Router_1|Selector18~3 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[14] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[14]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[14]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6~I (
	.portawe(\Murax:murax|MuraxSimpleBusRam:system_ram|always1~6 ),
	.portbre(\Murax:murax|_zz_12~0 ),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|_zz_7[14] }),
	.portaaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbdataout({\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6 }));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6~I .operation_mode = "dual_port";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6~I .ram_block_type = "auto";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6~I .logical_ram_name = "Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6~I .init_file = "db/murax_symbiflow.ram1_MuraxSimpleBusRam_1bffb5c2.hdl.mif";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6~I .init_file_layout = "Port_B";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6~I .port_a_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6~I .port_a_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6~I .port_a_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6~I .port_a_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6~I .port_a_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6~I .port_a_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6~I .port_a_first_bit_number = 6;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6~I .port_a_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6~I .port_a_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6~I .port_b_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6~I .port_b_address_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6~I .port_b_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6~I .port_b_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6~I .port_b_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6~I .port_b_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6~I .port_b_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6~I .port_b_first_bit_number = 6;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6~I .port_b_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6~I .port_b_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a6~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[14]~8_I (
	.dataa(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_rspSourceId[0] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[14] ),
	.datac(\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|__ALT_INV__ram_block1a6 ),
	.combout(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[14]~8 ));
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[14]~8_I .shared_arith = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[14]~8_I .extended_lut = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[14]~8_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|_zz_82[14]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[14]~8 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.q(\Murax:murax|VexRiscv:system_cpu|_zz_82[14] ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[14]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[14]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[14]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_82[14] ),
	.asdata(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[14]~8 ),
	.sload(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[14] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[14]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[14]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[14]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[14] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[14] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[14]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_INSTRUCTION[14]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|execute_SrcPlugin_less~1_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add2~129 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_SrcPlugin_less~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|execute_SrcPlugin_less~1 ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_SrcPlugin_less~1_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_SrcPlugin_less~1_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_SrcPlugin_less~1_I .lut_mask = "D0D0D0D0D0D0D0D0";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal75~1_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[17] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[17] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[16] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[16] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[15] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[15] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal75~1 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~1_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~1_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~1_I .lut_mask = "9009000000009009";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal75~2_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[14] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[14] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[13] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[13] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[12] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[12] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal75~2 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~2_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~2_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~2_I .lut_mask = "9009000000009009";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal75~3_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[11] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[11] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[10] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[10] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[9] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[9] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal75~3 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~3_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~3_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~3_I .lut_mask = "9009000000009009";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal75~4_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[8] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[8] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[7] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[7] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[6] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[6] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal75~4 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~4_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~4_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~4_I .lut_mask = "9009000000009009";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal75~5_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[2] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[0] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[1] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[2] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal75~5 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~5_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~5_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~5_I .lut_mask = "8008200240041001";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal75~6_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[4] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[3] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[3] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[5] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[5] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[4] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal75~6 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~6_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~6_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~6_I .lut_mask = "8200008241000041";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal75~7_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~2 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~3 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~4 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~5 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~6 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal75~7 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~7_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~7_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~7_I .lut_mask = "0000000100000001";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal75~8_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[31] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[31] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[30] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[30] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal75~8 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~8_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~8_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~8_I .lut_mask = "9009900990099009";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal75~9_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[29] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[29] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[28] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[28] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[27] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[27] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal75~9 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~9_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~9_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~9_I .lut_mask = "9009000000009009";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal75~10_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[26] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[26] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[25] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[25] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[24] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[24] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal75~10 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~10_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~10_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~10_I .lut_mask = "9009000000009009";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal75~11_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[18] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[18] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[19] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[19] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[20] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[20] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal75~11 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~11_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~11_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~11_I .lut_mask = "9009000000009009";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal75~12_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[23] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[23] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[22] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[22] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC2[21] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_SRC1[21] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal75~12 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~12_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~12_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~12_I .lut_mask = "9009000000009009";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal75~13_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~8 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~9 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~10 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~11 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~12 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal75~13 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~13_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~13_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal75~13_I .lut_mask = "0000000100000001";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux72~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[14] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[13] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux72~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux72~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux72~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux72~0_I .lut_mask = "4040404040404040";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux72~1_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[12] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~1 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~7 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal75~13 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux72~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux72~1 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux72~1_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux72~1_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux72~1_I .lut_mask = "AAAAAAAA88888882";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux72~2_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[14] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[12] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_SrcPlugin_less~1 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[13] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Mux72~1 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux72~2 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux72~2_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux72~2_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux72~2_I .lut_mask = "FFFFFFFF10015401";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_DO~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Mux72~2 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_DO ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_DO~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_DO~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_ENV_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_BRANCH_DO ),
	.combout(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_arbitration_flushAll~0_I .lut_mask = "8888888888888888";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[2]~I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[2] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[2] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[2]~I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[2]~I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[2]~I .lut_mask = "AAAAAAAAAAAAAAAA";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[2] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|_zz_145~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[2] ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[2]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[2]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~5_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isFiring~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_flushAll~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~1 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[2] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[2] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~5 ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~5_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~5_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~5_I .lut_mask = "00B144F500B144F5";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add4~9 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[2] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[2]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[2]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~5 ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[2] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sload(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[2] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[2]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[2]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[2] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[2] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[2]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[2]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[2] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[2] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[2]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[2]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux69~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[2] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[9] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[22] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a2 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal8~0 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal7~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux69~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux69~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux69~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux69~0_I .lut_mask = "555533330F0F00FF";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Mux69~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[2] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[2]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[2]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_6[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add2~13 ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_6[2] ));
defparam \Murax:murax|_zz_6[2]~I .power_up = "low";
defparam \Murax:murax|_zz_6[2]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2_I (
	.dataa(\Murax:murax|__ALT_INV___zz_4 ),
	.datab(\Murax:murax|__ALT_INV___zz_6[2] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[2] ),
	.combout(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 ));
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2_I .shared_arith = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2_I .extended_lut = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[2]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxApb3Timer:system_timer|Selector4~1_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[4] ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[6] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~0 ),
	.combout(\Murax:murax|MuraxApb3Timer:system_timer|Selector4~1 ));
defparam \Murax:murax|MuraxApb3Timer:system_timer|Selector4~1_I .shared_arith = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Selector4~1_I .extended_lut = "off";
defparam \Murax:murax|MuraxApb3Timer:system_timer|Selector4~1_I .lut_mask = "0000F0F20000F0F2";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector29~0_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~3 ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~4 ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[3] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[3] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[3] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector29~0 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector29~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector29~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector29~0_I .lut_mask = "0213465702134657";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector29~1_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~1 ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~2 ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[3] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[3] ),
	.datae(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector29~0 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector29~1 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector29~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector29~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector29~1_I .lut_mask = "0426153704261537";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[3]~1_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_shifter[3] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitCounter_value[1] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitCounter_value[2] ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__sampler_value ),
	.datae(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_shifter[3]~0 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[3]~1 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[3]~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[3]~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[3]~1_I .lut_mask = "5555754555557545";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[3]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[3]~1 ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[3] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[3]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[3]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I (
	.portawe(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushing ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[3] }),
	.portaaddr({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[3] ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[2] ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[1] ,
\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[0] }),
	.portbaddr({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~0 ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~3 ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~2 ,
\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~1 }),
	.portbdataout({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3 }));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .operation_mode = "dual_port";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .ram_block_type = "auto";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .logical_ram_name = "Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_a_logical_ram_depth = 16;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_a_address_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_a_data_out_clock = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_a_data_out_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_a_first_address = 0;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_a_last_address = 15;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_a_first_bit_number = 3;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_a_data_width = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_a_address_width = 4;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_b_logical_ram_depth = 16;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_b_address_clock = "clock0";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_b_address_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_b_data_out_clock = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_b_data_out_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_b_first_address = 0;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_b_last_address = 15;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_b_first_bit_number = 3;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_b_data_width = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_b_address_width = 4;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[3]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[3] ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[3] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[3]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[3]~I .is_wysiwyg = "true";

assign \sw[3]~input  = sw[3];

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[3]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[3] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[3] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[3]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[3]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector29~2_I (
	.dataa(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[3] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[7]~0 ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[7]~1 ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[7]~2 ),
	.datae(\__ALT_INV__sw[3]~input ),
	.dataf(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[3] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector29~2 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector29~2_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector29~2_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector29~2_I .lut_mask = "040004C0040C04CC";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector29~3_I (
	.dataa(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__selIndex[1] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[7]~0 ),
	.datac(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector29~1 ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a3 ),
	.datae(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector29~2 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector29~3 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector29~3_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector29~3_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector29~3_I .lut_mask = "0527AFAF0527AFAF";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[3]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3Router:apb3Router_1|Selector29~3 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[3] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[3]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[3]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3~I (
	.portawe(\Murax:murax|MuraxSimpleBusRam:system_ram|always1~1 ),
	.portbre(\Murax:murax|_zz_12~0 ),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|_zz_7[3] }),
	.portaaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbdataout({\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3 }));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3~I .operation_mode = "dual_port";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3~I .ram_block_type = "auto";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3~I .logical_ram_name = "Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3~I .init_file = "db/murax_symbiflow.ram0_MuraxSimpleBusRam_1bffb5c2.hdl.mif";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3~I .init_file_layout = "Port_B";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3~I .port_a_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3~I .port_a_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3~I .port_a_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3~I .port_a_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3~I .port_a_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3~I .port_a_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3~I .port_a_first_bit_number = 3;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3~I .port_a_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3~I .port_a_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3~I .port_b_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3~I .port_b_address_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3~I .port_b_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3~I .port_b_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3~I .port_b_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3~I .port_b_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3~I .port_b_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3~I .port_b_first_bit_number = 3;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3~I .port_b_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3~I .port_b_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a3~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[3]~0_I (
	.dataa(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_rspSourceId[0] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[3] ),
	.datac(\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|__ALT_INV__ram_block1a3 ),
	.combout(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[3]~0 ));
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[3]~0_I .shared_arith = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[3]~0_I .extended_lut = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[3]~0_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|_zz_82[3]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[3]~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.q(\Murax:murax|VexRiscv:system_cpu|_zz_82[3] ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[3]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[3]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[3]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_82[3] ),
	.asdata(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[3]~0 ),
	.sload(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[3] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[3]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[3]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal29~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[3] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[4] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal29~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal29~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal29~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal29~0_I .lut_mask = "8888888888888888";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~11_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[16] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_119[1] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[17] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[18] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_119[2] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_119[3] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~11 ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~11_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~11_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~11_I .lut_mask = "9000090000900009";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[19] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_119[4] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[15] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_118 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_119[0] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_haltItself~11 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~0_I .lut_mask = "0000000000900009";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~1_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[15] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[16] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[17] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[7] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[8] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[9] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~1 ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~1_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~1_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~1_I .lut_mask = "8040201008040201";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~2_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[18] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[19] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[10] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_INSTRUCTION[11] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_isValid ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_REGFILE_WRITE_VALID ),
	.combout(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~2 ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~2_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~2_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~2_I .lut_mask = "0000000000008421";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~3_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_arbitration_isValid ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_REGFILE_WRITE_VALID ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_INSTRUCTION[7] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[15] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_INSTRUCTION[8] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[16] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~3 ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~3_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~3_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~3_I .lut_mask = "1001000000001001";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~4_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_INSTRUCTION[9] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[17] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_INSTRUCTION[10] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[18] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_to_writeBack_INSTRUCTION[11] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[19] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~4 ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~4_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~4_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~4_I .lut_mask = "9009000000009009";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~5_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[15] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[16] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[17] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_INSTRUCTION[7] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_INSTRUCTION[8] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_INSTRUCTION[9] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~5 ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~5_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~5_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~5_I .lut_mask = "8040201008040201";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~6_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isValid ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[18] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[19] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_INSTRUCTION[10] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_INSTRUCTION[11] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_REGFILE_WRITE_VALID ),
	.combout(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~6 ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~6_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~6_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~6_I .lut_mask = "0000000040100401";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~7_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_haltItself~1 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_haltItself~2 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_haltItself~3 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_haltItself~4 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_haltItself~5 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_haltItself~6 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~7 ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~7_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~7_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~7_I .lut_mask = "EEE0EEE0EEE00000";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal34~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[13] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[14] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[2] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[12] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[6] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal34~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal34~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal34~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal34~0_I .lut_mask = "F0F040C0F0F040C0";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~8_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isValid ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isValid ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_isValid ),
	.combout(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~8 ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~8_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~8_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~8_I .lut_mask = "1313131313131313";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~9_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[13] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[12] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[6] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[4] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_haltItself~8 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~9 ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~9_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~9_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_haltItself~9_I .lut_mask = "0000000700000007";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isValid ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal29~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_haltItself~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_haltItself~7 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal34~0 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_haltItself~9 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~0_I .lut_mask = "EEFEAAFA00000000";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__always12~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isStuck~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isStuck~1 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0_I .lut_mask = "0202020202020202";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isValid~1_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_arbitration_isValid ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_arbitration_isValid ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_arbitration_isStuck~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__iBus_cmd_valid~3 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_arbitration_isValid~0 ),
	.dataf(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__io_iBus_cmd_ready~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isValid~1 ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isValid~1_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isValid~1_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isValid~1_I .lut_mask = "0000303000003035";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isValid~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isValid~1 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isValid ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isValid~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isValid~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|decode_arbitration_isValid~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_arbitration_isValid ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__always12~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isValid ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isStuck~0 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isStuck~1 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_arbitration_isValid~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isValid~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_isValid~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_isValid~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_isValid~0_I .lut_mask = "000000000F0F0F44";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_arbitration_isValid~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isValid~0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isValid ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_isValid~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_arbitration_isValid~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|execute_arbitration_isValid~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isValid ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isStuck~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_isStuck~1 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isStuck~1 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_140~0 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_arbitration_isValid~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isValid~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_arbitration_isValid~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_arbitration_isValid~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_arbitration_isValid~0_I .lut_mask = "0000F0F00011F0D1";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_arbitration_isValid~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isValid~0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isValid ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_arbitration_isValid~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_arbitration_isValid~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_readDataRegValid~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_isValid ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_CsrPlugin_readDataRegValid ),
	.combout(\Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_readDataRegValid~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_readDataRegValid~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_readDataRegValid~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_readDataRegValid~0_I .lut_mask = "7777777777777777";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_readDataRegValid~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_readDataRegValid~0 ),
	.sclr(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_readDataRegValid ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_readDataRegValid~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_CsrPlugin_readDataRegValid~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_haltItself~3 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_CsrPlugin_readDataRegValid ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__always6~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_141~1 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_haltItself~0 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__always6~1 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1_I .lut_mask = "5100515100000000";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|memory_arbitration_isValid~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isValid ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_haltItself~3 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_isStuck~1 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_140~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_isValid~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_arbitration_isValid~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|memory_arbitration_isValid~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|memory_arbitration_isValid~0_I .lut_mask = "444F444F444F444F";

dffeas \Murax:murax|VexRiscv:system_cpu|memory_arbitration_isValid~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_isValid~0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_isValid ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_arbitration_isValid~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|memory_arbitration_isValid~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isValid ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_haltItself~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_haltItself~1 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_haltItself~2 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|memory_arbitration_isFiring~0_I .lut_mask = "4404440444044404";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[0]~I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[0] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[0] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[0]~I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[0]~I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcPlus4[0]~I .lut_mask = "5555555555555555";

dffeas \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[0] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|_zz_145~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[0] ));
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[0]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|CsrPlugin_mepc[0]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isFiring~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_flushAll~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcPlus4[0] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_145~1 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__CsrPlugin_mepc[0] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~0_I .lut_mask = "0B014F450B014F45";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|_zz_19[0]~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_BRANCH_CTRL[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Add4~1 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|_zz_19[0]~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_19[0]~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_19[0]~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_19[0]~0_I .lut_mask = "0E0E0E0E0E0E0E0E";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_19[0]~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[0] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[0]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[0]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg~0 ),
	.asdata(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_BRANCH_CALC[0] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sload(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~1 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[16]~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[0] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[0]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[0]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_PcManagerSimplePlugin_pcReg[0] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|fetch_arbitration_isStuck~0 ),
	.q(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[0] ));
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[0]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[0]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|prefetch_to_fetch_PC[0] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[0] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[0]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_PC[0]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux71~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[0] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[7] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[20] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a0 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal8~0 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal7~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux71~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux71~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux71~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux71~0_I .lut_mask = "555533330F0F00FF";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Mux71~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[0] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[0]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[0]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_6[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add2~5 ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_6[0] ));
defparam \Murax:murax|_zz_6[0]~I .power_up = "low";
defparam \Murax:murax|_zz_6[0]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[0]~0_I (
	.dataa(\Murax:murax|__ALT_INV___zz_4 ),
	.datab(\Murax:murax|__ALT_INV___zz_6[0] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[0] ),
	.combout(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[0]~0 ));
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[0]~0_I .shared_arith = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[0]~0_I .extended_lut = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[0]~0_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[0]~0 ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[0] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[0]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[0]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|Equal1~1_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[0] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[1] ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|Equal1~1 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|Equal1~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|Equal1~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|Equal1~1_I .lut_mask = "8888888888888888";

stratixiv_lcell_comb \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|__ALT_INV__Equal1~1 ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datad(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Equal1~0 ),
	.combout(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~0 ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~0_I .shared_arith = "off";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~0_I .extended_lut = "off";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[7]~0_I .lut_mask = "0040004000400040";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector26~0_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~3 ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~4 ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[6] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[6] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[6] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector26~0 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector26~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector26~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector26~0_I .lut_mask = "0213465702134657";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector26~1_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~1 ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~2 ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[6] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[6] ),
	.datae(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector26~0 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector26~1 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector26~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector26~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector26~1_I .lut_mask = "0426153704261537";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[6]~5_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_shifter[6] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitCounter_value[1] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitCounter_value[2] ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__sampler_value ),
	.datae(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_shifter[4]~2 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[6]~5 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[6]~5_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[6]~5_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[6]~5_I .lut_mask = "5555575455555754";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[6]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[6]~5 ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[6] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[6]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[6]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I (
	.portawe(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushing ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[6] }),
	.portaaddr({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[3] ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[2] ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[1] ,
\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[0] }),
	.portbaddr({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~0 ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~3 ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~2 ,
\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~1 }),
	.portbdataout({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6 }));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .operation_mode = "dual_port";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .ram_block_type = "auto";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .logical_ram_name = "Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_a_logical_ram_depth = 16;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_a_address_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_a_data_out_clock = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_a_data_out_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_a_first_address = 0;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_a_last_address = 15;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_a_first_bit_number = 6;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_a_data_width = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_a_address_width = 4;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_b_logical_ram_depth = 16;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_b_address_clock = "clock0";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_b_address_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_b_data_out_clock = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_b_data_out_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_b_first_address = 0;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_b_last_address = 15;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_b_first_bit_number = 6;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_b_data_width = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_b_address_width = 4;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[6]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[6] ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[6] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[6]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[6]~I .is_wysiwyg = "true";

assign \sw[6]~input  = sw[6];

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[6]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[6] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[6] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[6]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[6]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector26~2_I (
	.dataa(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[6] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[7]~0 ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[7]~1 ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[7]~2 ),
	.datae(\__ALT_INV__sw[6]~input ),
	.dataf(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[6] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector26~2 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector26~2_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector26~2_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector26~2_I .lut_mask = "040004C0040C04CC";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector26~3_I (
	.dataa(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__selIndex[1] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[7]~0 ),
	.datac(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector26~1 ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a6 ),
	.datae(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector26~2 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector26~3 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector26~3_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector26~3_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector26~3_I .lut_mask = "0527AFAF0527AFAF";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[6]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3Router:apb3Router_1|Selector26~3 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[6] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[6]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[6]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6~I (
	.portawe(\Murax:murax|MuraxSimpleBusRam:system_ram|always1~1 ),
	.portbre(\Murax:murax|_zz_12~0 ),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|_zz_7[6] }),
	.portaaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbdataout({\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6 }));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6~I .operation_mode = "dual_port";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6~I .ram_block_type = "auto";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6~I .logical_ram_name = "Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6~I .init_file = "db/murax_symbiflow.ram0_MuraxSimpleBusRam_1bffb5c2.hdl.mif";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6~I .init_file_layout = "Port_B";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6~I .port_a_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6~I .port_a_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6~I .port_a_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6~I .port_a_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6~I .port_a_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6~I .port_a_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6~I .port_a_first_bit_number = 6;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6~I .port_a_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6~I .port_a_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6~I .port_b_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6~I .port_b_address_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6~I .port_b_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6~I .port_b_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6~I .port_b_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6~I .port_b_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6~I .port_b_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6~I .port_b_first_bit_number = 6;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6~I .port_b_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6~I .port_b_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a6~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[6]~11_I (
	.dataa(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_rspSourceId[0] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[6] ),
	.datac(\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|__ALT_INV__ram_block1a6 ),
	.combout(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[6]~11 ));
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[6]~11_I .shared_arith = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[6]~11_I .extended_lut = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[6]~11_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|_zz_82[6]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[6]~11 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.q(\Murax:murax|VexRiscv:system_cpu|_zz_82[6] ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[6]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[6]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[6]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_82[6] ),
	.asdata(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[6]~11 ),
	.sload(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[6] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[6]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[6]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal8~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[2] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[6] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[4] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[5] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal8~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal8~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal8~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal8~0_I .lut_mask = "00A800A800A800A8";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Mux54~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal8~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__Equal7~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[31] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_6sq1:auto_generated|__ALT_INV__ram_block1a17 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_PC[17] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Mux54~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Mux54~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux54~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Mux54~0_I .lut_mask = "06178E9F06178E9F";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[17]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Mux54~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[17] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[17]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC2[17]~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_6[17]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add2~73 ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_6[17] ));
defparam \Murax:murax|_zz_6[17]~I .power_up = "low";
defparam \Murax:murax|_zz_6[17]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[17]~12_I (
	.dataa(\Murax:murax|__ALT_INV___zz_4 ),
	.datab(\Murax:murax|__ALT_INV___zz_6[17] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[17] ),
	.combout(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[17]~12 ));
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[17]~12_I .shared_arith = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[17]~12_I .extended_lut = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[17]~12_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[17]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[17]~12 ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[17] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[17]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_5[17]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[2]~I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[17] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[16] ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.datad(\Murax:murax|Apb3Decoder:io_apb_decoder|__ALT_INV__io_output_PSEL[2]~0 ),
	.combout(\Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[2] ));
defparam \Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[2]~I .shared_arith = "off";
defparam \Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[2]~I .extended_lut = "off";
defparam \Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[2]~I .lut_mask = "0004000400040004";

dffeas \Murax:murax|Apb3Router:apb3Router_1|selIndex[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3Decoder:io_apb_decoder|io_output_PSEL[2] ),
	.q(\Murax:murax|Apb3Router:apb3Router_1|selIndex[1] ));
defparam \Murax:murax|Apb3Router:apb3Router_1|selIndex[1]~I .power_up = "low";
defparam \Murax:murax|Apb3Router:apb3Router_1|selIndex[1]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector30~0_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~3 ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~4 ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[2] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[2] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[2] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector30~0 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector30~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector30~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector30~0_I .lut_mask = "0213465702134657";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector30~1_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~1 ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~2 ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[2] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[2] ),
	.datae(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector30~0 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector30~1 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector30~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector30~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector30~1_I .lut_mask = "0426153704261537";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[2]~4_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_shifter[2] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitCounter_value[1] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__bitCounter_value[2] ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__sampler_value ),
	.datae(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|__ALT_INV__stateMachine_shifter[4]~2 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[2]~4 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[2]~4_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[2]~4_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[2]~4_I .lut_mask = "5555754555557545";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[2]~4 ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[2] ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[2]~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[2]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I (
	.portawe(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushing ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlRx:rx|stateMachine_shifter[2] }),
	.portaaddr({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[3] ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[2] ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[1] ,
\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|pushPtr_value[0] }),
	.portbaddr({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~0 ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~3 ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~2 ,
\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|Add2~1 }),
	.portbdataout({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2 }));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .operation_mode = "dual_port";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .ram_block_type = "auto";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .logical_ram_name = "Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_a_logical_ram_depth = 16;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_a_address_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_a_data_out_clock = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_a_data_out_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_a_first_address = 0;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_a_last_address = 15;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_a_first_bit_number = 2;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_a_data_width = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_a_address_width = 4;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_b_logical_ram_depth = 16;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_b_address_clock = "clock0";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_b_address_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_b_data_out_clock = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_b_data_out_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_b_first_address = 0;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_b_last_address = 15;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_b_first_bit_number = 2;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_b_data_width = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_b_address_width = 4;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .clock_duty_cycle_dependence = "on";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[2] ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[2] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[2]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[2]~I .is_wysiwyg = "true";

assign \sw[2]~input  = sw[2];

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[2] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[2] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[2]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[2]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector30~2_I (
	.dataa(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[2] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[7]~0 ),
	.datac(\__ALT_INV__sw[2]~input ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[7]~1 ),
	.datae(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[7]~2 ),
	.dataf(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[2] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector30~2 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector30~2_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector30~2_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector30~2_I .lut_mask = "00440C0000440CCC";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector30~3_I (
	.dataa(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__selIndex[1] ),
	.datab(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector30~1 ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a2 ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[7]~0 ),
	.datae(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector30~2 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector30~3 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector30~3_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector30~3_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector30~3_I .lut_mask = "111BBBBB111BBBBB";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3Router:apb3Router_1|Selector30~3 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[2] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[2]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[2]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2~I (
	.portawe(\Murax:murax|MuraxSimpleBusRam:system_ram|always1~1 ),
	.portbre(\Murax:murax|_zz_12~0 ),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|_zz_7[2] }),
	.portaaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbdataout({\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2 }));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2~I .operation_mode = "dual_port";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2~I .ram_block_type = "auto";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2~I .logical_ram_name = "Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2~I .init_file = "db/murax_symbiflow.ram0_MuraxSimpleBusRam_1bffb5c2.hdl.mif";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2~I .init_file_layout = "Port_B";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2~I .port_a_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2~I .port_a_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2~I .port_a_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2~I .port_a_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2~I .port_a_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2~I .port_a_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2~I .port_a_first_bit_number = 2;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2~I .port_a_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2~I .port_a_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2~I .port_b_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2~I .port_b_address_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2~I .port_b_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2~I .port_b_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2~I .port_b_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2~I .port_b_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2~I .port_b_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2~I .port_b_first_bit_number = 2;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2~I .port_b_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2~I .port_b_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|ram_block1a2~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]~9_I (
	.dataa(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_rspSourceId[0] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[2] ),
	.datac(\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_dk42:auto_generated|__ALT_INV__ram_block1a2 ),
	.combout(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]~9 ));
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]~9_I .shared_arith = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]~9_I .extended_lut = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]~9_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|_zz_82[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]~9 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.q(\Murax:murax|VexRiscv:system_cpu|_zz_82[2] ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[2]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[2]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[2]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_82[2] ),
	.asdata(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[2]~9 ),
	.sload(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[2] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[2]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[2]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal11~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[13] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[2] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[6] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[4] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[5] ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[30] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal11~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal11~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal11~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal11~0_I .lut_mask = "0C440C440C440CFF";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_USE_SUB_LESS~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Equal11~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_USE_SUB_LESS ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_USE_SUB_LESS~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_SRC_USE_SUB_LESS~I .is_wysiwyg = "true";

dffeas \Murax:murax|_zz_6[30]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Add2~125 ),
	.ena(\Murax:murax|__ALT_INV___zz_4 ),
	.q(\Murax:murax|_zz_6[30] ));
defparam \Murax:murax|_zz_6[30]~I .power_up = "low";
defparam \Murax:murax|_zz_6[30]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[30]~5_I (
	.dataa(\Murax:murax|__ALT_INV___zz_4 ),
	.datab(\Murax:murax|__ALT_INV___zz_6[30] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[30] ),
	.combout(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[30]~5 ));
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[30]~5_I .shared_arith = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[30]~5_I .extended_lut = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[30]~5_I .lut_mask = "1B1B1B1B1B1B1B1B";

stratixiv_lcell_comb \Murax:murax|Equal2~0_I (
	.dataa(\Murax:murax|__ALT_INV___zz_4 ),
	.datab(\Murax:murax|__ALT_INV___zz_6[28] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[28] ),
	.datad(\Murax:murax|__ALT_INV___zz_6[29] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_PcManagerSimplePlugin_pcReg[29] ),
	.combout(\Murax:murax|Equal2~0 ));
defparam \Murax:murax|Equal2~0_I .shared_arith = "off";
defparam \Murax:murax|Equal2~0_I .extended_lut = "off";
defparam \Murax:murax|Equal2~0_I .lut_mask = "00110A1B00110A1B";

stratixiv_lcell_comb \Murax:murax|Equal2~1_I (
	.dataa(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__io_masterBus_cmd_payload_address[30]~5 ),
	.datab(\Murax:murax|__ALT_INV__Equal1~0 ),
	.datac(\Murax:murax|__ALT_INV__Equal1~1 ),
	.datad(\Murax:murax|__ALT_INV__Equal1~2 ),
	.datae(\Murax:murax|__ALT_INV__Equal1~3 ),
	.dataf(\Murax:murax|__ALT_INV__Equal2~0 ),
	.combout(\Murax:murax|Equal2~1 ));
defparam \Murax:murax|Equal2~1_I .shared_arith = "off";
defparam \Murax:murax|Equal2~1_I .extended_lut = "off";
defparam \Murax:murax|Equal2~1_I .lut_mask = "0000000000000001";

stratixiv_lcell_comb \Murax:murax|system_mainBusDecoder_logic_noHit~0_I (
	.dataa(\Murax:murax|__ALT_INV__Equal2~1 ),
	.datab(\Murax:murax|__ALT_INV__Equal1~9 ),
	.combout(\Murax:murax|system_mainBusDecoder_logic_noHit~0 ));
defparam \Murax:murax|system_mainBusDecoder_logic_noHit~0_I .shared_arith = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_noHit~0_I .extended_lut = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_noHit~0_I .lut_mask = "8888888888888888";

dffeas \Murax:murax|system_mainBusDecoder_logic_rspNoHit~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_noHit~0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|system_mainBusDecoder_logic_rspNoHit ));
defparam \Murax:murax|system_mainBusDecoder_logic_rspNoHit~I .power_up = "low";
defparam \Murax:murax|system_mainBusDecoder_logic_rspNoHit~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|always0~0_I (
	.dataa(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_rspNoHit ),
	.datab(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__rspPending ),
	.datac(\Murax:murax|MuraxSimpleBusRam:system_ram|__ALT_INV___zz_1 ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_8 ),
	.combout(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|always0~0 ));
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|always0~0_I .shared_arith = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|always0~0_I .extended_lut = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|always0~0_I .lut_mask = "2000200020002000";

stratixiv_lcell_comb \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspTarget~0_I (
	.dataa(\Murax:murax|__ALT_INV___zz_4 ),
	.datab(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__rspTarget ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__iBus_cmd_valid~2 ),
	.datad(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__always0~0 ),
	.datae(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__always2~0 ),
	.combout(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspTarget~0 ));
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspTarget~0_I .shared_arith = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspTarget~0_I .extended_lut = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspTarget~0_I .lut_mask = "3333753333337533";

dffeas \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspTarget~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspTarget~0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspTarget ));
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspTarget~I .power_up = "low";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|rspTarget~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|always12~0_I (
	.dataa(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__rspTarget ),
	.datab(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_rsp_valid ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_arbitration_isValid ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|always12~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|always12~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|always12~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|always12~0_I .lut_mask = "0700070007000700";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~1_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__prefetch_arbitration_isValid ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_isValid ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_haltItself~0 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_haltItself~1 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_haltItself~2 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_arbitration_flushAll~0 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~1 ));
defparam \Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~1_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~1_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~1_I .lut_mask = "4545554555555555";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~2_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__always12~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isStuck~0 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_arbitration_isStuck~1 ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__DebugPlugin_haltIt~0 ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__iBus_cmd_valid~0 ),
	.dataf(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__iBus_cmd_valid~1 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~2 ));
defparam \Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~2_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~2_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|iBus_cmd_valid~2_I .lut_mask = "0000000000000200";

stratixiv_lcell_comb \Murax:murax|_zz_13~0_I (
	.dataa(\Murax:murax|__ALT_INV___zz_4 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__iBus_cmd_valid~2 ),
	.datac(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__always0~0 ),
	.datad(\Murax:murax|__ALT_INV__Equal2~1 ),
	.combout(\Murax:murax|_zz_13~0 ));
defparam \Murax:murax|_zz_13~0_I .shared_arith = "off";
defparam \Murax:murax|_zz_13~0_I .extended_lut = "off";
defparam \Murax:murax|_zz_13~0_I .lut_mask = "0070007000700070";

stratixiv_lcell_comb \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|state~_wirecell_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV__state ),
	.combout(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|state~_wirecell ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|state~_wirecell_I .shared_arith = "off";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|state~_wirecell_I .extended_lut = "off";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|state~_wirecell_I .lut_mask = "AAAAAAAAAAAAAAAA";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|_zz_13~0 ),
	.asdata(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|state~_wirecell ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.sload(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2 ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_2~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|system_mainBusDecoder_logic_rspSourceId[0]~0_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.datab(\Murax:murax|__ALT_INV___zz_4 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__iBus_cmd_valid~2 ),
	.datad(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__always0~0 ),
	.datae(\Murax:murax|__ALT_INV__Equal2~1 ),
	.dataf(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_rspSourceId[0] ),
	.combout(\Murax:murax|system_mainBusDecoder_logic_rspSourceId[0]~0 ));
defparam \Murax:murax|system_mainBusDecoder_logic_rspSourceId[0]~0_I .shared_arith = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_rspSourceId[0]~0_I .extended_lut = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_rspSourceId[0]~0_I .lut_mask = "00002A00C0FFFFFF";

dffeas \Murax:murax|system_mainBusDecoder_logic_rspSourceId[0]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_rspSourceId[0]~0 ),
	.q(\Murax:murax|system_mainBusDecoder_logic_rspSourceId[0] ));
defparam \Murax:murax|system_mainBusDecoder_logic_rspSourceId[0]~I .power_up = "low";
defparam \Murax:murax|system_mainBusDecoder_logic_rspSourceId[0]~I .is_wysiwyg = "true";

assign \sw[13]~input  = sw[13];

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[13]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[13] ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~0 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[13] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[13]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_1[13]~I .is_wysiwyg = "true";

dffeas \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[13]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[13] ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.ena(\Murax:murax|Apb3Gpio:system_gpioACtrl|Decoder0~2 ),
	.q(\Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[13] ));
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[13]~I .power_up = "low";
defparam \Murax:murax|Apb3Gpio:system_gpioACtrl|_zz_2[13]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector19~0_I (
	.dataa(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_1[13] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|__ALT_INV__Equal1~1 ),
	.datac(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[2] ),
	.datad(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_5[3] ),
	.datae(\Murax:murax|Apb3Gpio:system_gpioACtrl|__ALT_INV___zz_2[13] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector19~0 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector19~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector19~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector19~0_I .lut_mask = "0100013001000130";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector19~1_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~3 ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~4 ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_3[13] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerA|__ALT_INV__counter[13] ),
	.datae(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_1[13] ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector19~1 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector19~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector19~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector19~1_I .lut_mask = "0213465702134657";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector19~2_I (
	.dataa(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~1 ),
	.datab(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV__Selector4~2 ),
	.datac(\Murax:murax|MuraxApb3Timer:system_timer|Timer:timerB|__ALT_INV__counter[13] ),
	.datad(\Murax:murax|MuraxApb3Timer:system_timer|__ALT_INV___zz_6[13] ),
	.datae(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector19~1 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector19~2 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector19~2_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector19~2_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector19~2_I .lut_mask = "0426153704261537";

stratixiv_lcell_comb \Murax:murax|Apb3Router:apb3Router_1|Selector19~3_I (
	.dataa(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector20~0 ),
	.datab(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__selIndex[0] ),
	.datac(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__selIndex[1] ),
	.datad(\__ALT_INV__sw[13]~input ),
	.datae(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector19~0 ),
	.dataf(\Murax:murax|Apb3Router:apb3Router_1|__ALT_INV__Selector19~2 ),
	.combout(\Murax:murax|Apb3Router:apb3Router_1|Selector19~3 ));
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector19~3_I .shared_arith = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector19~3_I .extended_lut = "off";
defparam \Murax:murax|Apb3Router:apb3Router_1|Selector19~3_I .lut_mask = "0040C0C00F4FCFCF";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[13]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3Router:apb3Router_1|Selector19~3 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[13] ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[13]~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_9[13]~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5~I (
	.portawe(\Murax:murax|MuraxSimpleBusRam:system_ram|always1~6 ),
	.portbre(\Murax:murax|_zz_12~0 ),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|_zz_7[13] }),
	.portaaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbaddr({\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[11]~20 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[10]~19 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[9]~18 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[8]~17 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[7]~16 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[6]~15 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[5]~14 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[4]~13 ,
\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[3]~3 ,\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_address[2]~2 }),
	.portbdataout({\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5 }));
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5~I .operation_mode = "dual_port";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5~I .ram_block_type = "auto";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5~I .logical_ram_name = "Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5~I .init_file = "db/murax_symbiflow.ram1_MuraxSimpleBusRam_1bffb5c2.hdl.mif";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5~I .init_file_layout = "Port_B";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5~I .port_a_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5~I .port_a_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5~I .port_a_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5~I .port_a_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5~I .port_a_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5~I .port_a_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5~I .port_a_first_bit_number = 5;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5~I .port_a_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5~I .port_a_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5~I .port_b_logical_ram_depth = 1024;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5~I .port_b_address_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5~I .port_b_address_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5~I .port_b_data_out_clock = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5~I .port_b_data_out_clear = "none";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5~I .port_b_first_address = 0;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5~I .port_b_last_address = 1023;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5~I .port_b_first_bit_number = 5;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5~I .port_b_data_width = 1;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5~I .port_b_address_width = 10;
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|ram_block1a5~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[13]~7_I (
	.dataa(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_rspSourceId[0] ),
	.datab(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_9[13] ),
	.datac(\Murax:murax|MuraxSimpleBusRam:system_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_ek42:auto_generated|__ALT_INV__ram_block1a5 ),
	.combout(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[13]~7 ));
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[13]~7_I .shared_arith = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[13]~7_I .extended_lut = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[13]~7_I .lut_mask = "1B1B1B1B1B1B1B1B";

dffeas \Murax:murax|VexRiscv:system_cpu|_zz_82[13]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[13]~7 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.q(\Murax:murax|VexRiscv:system_cpu|_zz_82[13] ));
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[13]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|_zz_82[13]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[13]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|_zz_82[13] ),
	.asdata(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_rsp_payload_data[13]~7 ),
	.sload(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_81 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|decode_arbitration_isStuck~2 ),
	.q(\Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[13] ));
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[13]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|fetch_to_decode_INSTRUCTION[13]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|Equal5~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[13] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[12] ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[6] ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[4] ),
	.datae(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__fetch_to_decode_INSTRUCTION[20] ),
	.combout(\Murax:murax|VexRiscv:system_cpu|Equal5~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|Equal5~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal5~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|Equal5~0_I .lut_mask = "0008000000080000";

dffeas \Murax:murax|VexRiscv:system_cpu|decode_to_execute_ENV_CTRL[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|Equal5~0 ),
	.ena(\Murax:murax|VexRiscv:system_cpu|execute_arbitration_isStuck~1 ),
	.q(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_ENV_CTRL[1] ));
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_ENV_CTRL[1]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|decode_to_execute_ENV_CTRL[1]~I .is_wysiwyg = "true";

dffeas \Murax:murax|VexRiscv:system_cpu|execute_to_memory_ENV_CTRL[1]~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|VexRiscv:system_cpu|decode_to_execute_ENV_CTRL[1] ),
	.ena(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ),
	.q(\Murax:murax|VexRiscv:system_cpu|execute_to_memory_ENV_CTRL[1] ));
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_ENV_CTRL[1]~I .power_up = "low";
defparam \Murax:murax|VexRiscv:system_cpu|execute_to_memory_ENV_CTRL[1]~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~0_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__execute_to_memory_ENV_CTRL[1] ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__writeBack_arbitration_isValid ),
	.combout(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~0 ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~0_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~0_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~0_I .lut_mask = "1111111111111111";

stratixiv_lcell_comb \Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3_I (
	.dataa(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_haltItself~0 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_haltItself~1 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_haltItself~2 ),
	.combout(\Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3 ));
defparam \Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3_I .shared_arith = "off";
defparam \Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3_I .extended_lut = "off";
defparam \Murax:murax|VexRiscv:system_cpu|memory_arbitration_haltItself~3_I .lut_mask = "A2A2A2A2A2A2A2A2";

stratixiv_lcell_comb \Murax:murax|system_mainBusDecoder_logic_masterPipelined_cmd_ready~0_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.datab(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|__ALT_INV__always0~0 ),
	.datac(\Murax:murax|__ALT_INV__Equal2~1 ),
	.combout(\Murax:murax|system_mainBusDecoder_logic_masterPipelined_cmd_ready~0 ));
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_cmd_ready~0_I .shared_arith = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_cmd_ready~0_I .extended_lut = "off";
defparam \Murax:murax|system_mainBusDecoder_logic_masterPipelined_cmd_ready~0_I .lut_mask = "C8C8C8C8C8C8C8C8";

stratixiv_lcell_comb \Murax:murax|_zz_4~0_I (
	.dataa(\Murax:murax|__ALT_INV___zz_4 ),
	.datab(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__memory_arbitration_haltItself~3 ),
	.datac(\Murax:murax|VexRiscv:system_cpu|__ALT_INV__decode_to_execute_MEMORY_ENABLE ),
	.datad(\Murax:murax|VexRiscv:system_cpu|__ALT_INV___zz_140~0 ),
	.datae(\Murax:murax|__ALT_INV__system_mainBusDecoder_logic_masterPipelined_cmd_ready~0 ),
	.combout(\Murax:murax|_zz_4~0 ));
defparam \Murax:murax|_zz_4~0_I .shared_arith = "off";
defparam \Murax:murax|_zz_4~0_I .extended_lut = "off";
defparam \Murax:murax|_zz_4~0_I .lut_mask = "5557000255570002";

dffeas \Murax:murax|_zz_4~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|_zz_4~0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|_zz_4 ));
defparam \Murax:murax|_zz_4~I .power_up = "low";
defparam \Murax:murax|_zz_4~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_wr~0_I (
	.dataa(\Murax:murax|__ALT_INV___zz_4 ),
	.datab(\Murax:murax|__ALT_INV___zz_5 ),
	.combout(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_wr~0 ));
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_wr~0_I .shared_arith = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_wr~0_I .extended_lut = "off";
defparam \Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_wr~0_I .lut_mask = "1111111111111111";

dffeas \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_4~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|MuraxMasterArbiter:system_mainBusArbiter|io_masterBus_cmd_payload_wr~0 ),
	.ena(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_2 ),
	.q(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_4 ));
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_4~I .power_up = "low";
defparam \Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_4~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushing~0_I (
	.dataa(\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|__ALT_INV___zz_4 ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__risingOccupancy ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__full~1 ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_3|__ALT_INV__popping~1 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushing~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushing~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushing~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushing~0_I .lut_mask = "0054005400540054";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|risingOccupancy~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__risingOccupancy ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__io_pop_valid~0 ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__popping~0 ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__pushing~0 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|risingOccupancy~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|risingOccupancy~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|risingOccupancy~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|risingOccupancy~0_I .lut_mask = "54FD54FD54FD54FD";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|risingOccupancy~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|risingOccupancy~0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|risingOccupancy ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|risingOccupancy~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|risingOccupancy~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Equal1~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__pushPtr_value[0] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__popPtr_value[0] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__pushPtr_value[1] ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__popPtr_value[1] ),
	.datae(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__io_pop_valid~0 ),
	.dataf(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__popping~0 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Equal1~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Equal1~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Equal1~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Equal1~0_I .lut_mask = "9009900990094224";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Equal1~1_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__pushPtr_value[2] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__pushPtr_value[3] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__Add2~2 ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__Add2~3 ),
	.datae(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__Equal1~0 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Equal1~1 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Equal1~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Equal1~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Equal1~1_I .lut_mask = "0000842100008421";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|_zz_2~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Equal1~1 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|_zz_2 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|_zz_2~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|_zz_2~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_pop_valid~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__risingOccupancy ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__pushPtr_value[3] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__popPtr_value[3] ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__full~0 ),
	.datae(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV___zz_2 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_pop_valid~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_pop_valid~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_pop_valid~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|io_pop_valid~0_I .lut_mask = "FF7D0041FF7D0041";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state~12_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__tickCounter_value[2] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__tickCounter_value[1] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__tickCounter_value[0] ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state~12 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state~12_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state~12_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state~12_I .lut_mask = "8080808080808080";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector5~3_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__stateMachine_state.100 ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__stateMachine_state.001 ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__clockDivider_tick ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__Selector6~0 ),
	.datae(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__stateMachine_state~12 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector5~3 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector5~3_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector5~3_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector5~3_I .lut_mask = "545C505C545C505C";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.100~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector5~3 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.100 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.100~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.100~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector2~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__stateMachine_state.100 ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__clockDivider_tick ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__stateMachine_state~12 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector2~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector2~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector2~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector2~0_I .lut_mask = "0101010101010101";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Equal0~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__tickCounter_value[2] ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__tickCounter_value[1] ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__tickCounter_value[0] ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Equal0~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Equal0~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Equal0~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Equal0~0_I .lut_mask = "0101010101010101";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector2~1_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__stateMachine_state.010 ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__stateMachine_state.100 ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__stateMachine_state.000 ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__clockDivider_tick ),
	.datae(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__Equal0~0 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector2~1 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector2~1_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector2~1_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector2~1_I .lut_mask = "0008000C0008000C";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.000~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__stateMachine_state.000 ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__clockDivider_tick ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__io_pop_valid~0 ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__Selector2~0 ),
	.datae(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__Selector2~1 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.000~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.000~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.000~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.000~0_I .lut_mask = "5703FFFF5703FFFF";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.000~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.000~0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.000 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.000~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.000~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector2~2_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__stateMachine_state.000 ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__stateMachine_state.001 ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__clockDivider_tick ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|__ALT_INV__io_pop_valid~0 ),
	.datae(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__Selector2~0 ),
	.dataf(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__Selector2~1 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector2~2 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector2~2_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector2~2_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector2~2_I .lut_mask = "333B00FF000A00FF";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.001~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector2~2 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.001 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.001~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.001~I .is_wysiwyg = "true";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector3~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__stateMachine_state.010 ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__stateMachine_state.001 ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__clockDivider_tick ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__Equal0~0 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector3~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector3~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector3~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector3~0_I .lut_mask = "5753575357535753";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.010~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector3~0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.010 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.010~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|stateMachine_state.010~I .is_wysiwyg = "true";

stratixiv_ram_block \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I (
	.portawe(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushing~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[5] }),
	.portaaddr({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[3] ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[2] ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[1] ,
\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[0] }),
	.portbaddr({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~3 ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~2 ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~1 ,
\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~0 }),
	.portbdataout({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5 }));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .operation_mode = "dual_port";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .ram_block_type = "auto";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .logical_ram_name = "Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_a_logical_ram_depth = 16;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_a_address_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_a_data_out_clock = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_a_data_out_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_a_first_address = 0;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_a_last_address = 15;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_a_first_bit_number = 5;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_a_data_width = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_a_address_width = 4;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_b_logical_ram_depth = 16;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_b_address_clock = "clock0";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_b_address_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_b_data_out_clock = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_b_data_out_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_b_first_address = 0;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_b_last_address = 15;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_b_first_bit_number = 5;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_b_data_width = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_b_address_width = 4;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a5~I .clock_duty_cycle_dependence = "on";

stratixiv_ram_block \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I (
	.portawe(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushing~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[7] }),
	.portaaddr({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[3] ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[2] ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[1] ,
\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[0] }),
	.portbaddr({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~3 ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~2 ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~1 ,
\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~0 }),
	.portbdataout({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7 }));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .operation_mode = "dual_port";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .ram_block_type = "auto";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .logical_ram_name = "Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_a_logical_ram_depth = 16;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_a_address_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_a_data_out_clock = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_a_data_out_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_a_first_address = 0;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_a_last_address = 15;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_a_first_bit_number = 7;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_a_data_width = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_a_address_width = 4;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_b_logical_ram_depth = 16;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_b_address_clock = "clock0";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_b_address_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_b_data_out_clock = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_b_data_out_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_b_first_address = 0;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_b_last_address = 15;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_b_first_bit_number = 7;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_b_data_width = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_b_address_width = 4;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a7~I .clock_duty_cycle_dependence = "on";

stratixiv_ram_block \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I (
	.portawe(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushing~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[6] }),
	.portaaddr({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[3] ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[2] ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[1] ,
\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[0] }),
	.portbaddr({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~3 ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~2 ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~1 ,
\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~0 }),
	.portbdataout({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6 }));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .operation_mode = "dual_port";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .ram_block_type = "auto";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .logical_ram_name = "Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_a_logical_ram_depth = 16;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_a_address_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_a_data_out_clock = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_a_data_out_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_a_first_address = 0;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_a_last_address = 15;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_a_first_bit_number = 6;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_a_data_width = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_a_address_width = 4;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_b_logical_ram_depth = 16;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_b_address_clock = "clock0";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_b_address_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_b_data_out_clock = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_b_data_out_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_b_first_address = 0;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_b_last_address = 15;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_b_first_bit_number = 6;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_b_data_width = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_b_address_width = 4;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a6~I .clock_duty_cycle_dependence = "on";

stratixiv_ram_block \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I (
	.portawe(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushing~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[1] }),
	.portaaddr({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[3] ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[2] ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[1] ,
\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[0] }),
	.portbaddr({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~3 ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~2 ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~1 ,
\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~0 }),
	.portbdataout({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1 }));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .operation_mode = "dual_port";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .ram_block_type = "auto";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .logical_ram_name = "Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_a_logical_ram_depth = 16;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_a_address_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_a_data_out_clock = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_a_data_out_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_a_first_address = 0;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_a_last_address = 15;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_a_first_bit_number = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_a_data_width = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_a_address_width = 4;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_b_logical_ram_depth = 16;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_b_address_clock = "clock0";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_b_address_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_b_data_out_clock = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_b_data_out_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_b_first_address = 0;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_b_last_address = 15;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_b_first_bit_number = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_b_data_width = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_b_address_width = 4;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a1~I .clock_duty_cycle_dependence = "on";

stratixiv_ram_block \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I (
	.portawe(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushing~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[3] }),
	.portaaddr({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[3] ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[2] ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[1] ,
\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[0] }),
	.portbaddr({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~3 ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~2 ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~1 ,
\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~0 }),
	.portbdataout({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3 }));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .operation_mode = "dual_port";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .ram_block_type = "auto";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .logical_ram_name = "Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_a_logical_ram_depth = 16;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_a_address_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_a_data_out_clock = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_a_data_out_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_a_first_address = 0;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_a_last_address = 15;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_a_first_bit_number = 3;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_a_data_width = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_a_address_width = 4;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_b_logical_ram_depth = 16;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_b_address_clock = "clock0";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_b_address_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_b_data_out_clock = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_b_data_out_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_b_first_address = 0;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_b_last_address = 15;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_b_first_bit_number = 3;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_b_data_width = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_b_address_width = 4;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a3~I .clock_duty_cycle_dependence = "on";

stratixiv_ram_block \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I (
	.portawe(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushing~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[2] }),
	.portaaddr({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[3] ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[2] ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[1] ,
\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[0] }),
	.portbaddr({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~3 ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~2 ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~1 ,
\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~0 }),
	.portbdataout({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2 }));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .operation_mode = "dual_port";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .ram_block_type = "auto";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .logical_ram_name = "Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_a_logical_ram_depth = 16;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_a_address_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_a_data_out_clock = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_a_data_out_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_a_first_address = 0;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_a_last_address = 15;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_a_first_bit_number = 2;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_a_data_width = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_a_address_width = 4;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_b_logical_ram_depth = 16;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_b_address_clock = "clock0";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_b_address_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_b_data_out_clock = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_b_data_out_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_b_first_address = 0;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_b_last_address = 15;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_b_first_bit_number = 2;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_b_data_width = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_b_address_width = 4;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a2~I .clock_duty_cycle_dependence = "on";

stratixiv_ram_block \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I (
	.portawe(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushing~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[0] }),
	.portaaddr({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[3] ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[2] ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[1] ,
\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[0] }),
	.portbaddr({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~3 ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~2 ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~1 ,
\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~0 }),
	.portbdataout({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0 }));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .operation_mode = "dual_port";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .ram_block_type = "auto";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .logical_ram_name = "Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_a_logical_ram_depth = 16;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_a_address_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_a_data_out_clock = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_a_data_out_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_a_first_address = 0;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_a_last_address = 15;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_a_first_bit_number = 0;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_a_data_width = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_a_address_width = 4;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_b_logical_ram_depth = 16;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_b_address_clock = "clock0";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_b_address_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_b_data_out_clock = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_b_data_out_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_b_first_address = 0;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_b_last_address = 15;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_b_first_bit_number = 0;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_b_data_width = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_b_address_width = 4;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a0~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Mux0~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a1 ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a3 ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a2 ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__tickCounter_value[0] ),
	.datae(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__tickCounter_value[1] ),
	.dataf(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__tickCounter_value[2] ),
	.datag(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a0 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Mux0~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Mux0~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Mux0~0_I .extended_lut = "on";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Mux0~0_I .lut_mask = "0F550F3300FF00FF";

stratixiv_ram_block \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I (
	.portawe(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushing~0 ),
	.portbre(vcc),
	.clk0(\io_mainClk~input ),
	.ena2(vcc),
	.portadatain({\Murax:murax|MuraxSimpleBusToApbBridge:system_apbBridge|_zz_6[4] }),
	.portaaddr({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[3] ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[2] ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[1] ,
\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|pushPtr_value[0] }),
	.portbaddr({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~3 ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~2 ,\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~1 ,
\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|Add2~0 }),
	.portbdataout({\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4 }));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .operation_mode = "dual_port";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .ram_block_type = "auto";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .mixed_port_feed_through_mode = "old";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .logical_ram_name = "Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ALTSYNCRAM";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .data_interleave_width_in_bits = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .data_interleave_offset_in_bits = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_a_logical_ram_depth = 16;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_a_logical_ram_width = 8;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_a_address_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_a_data_out_clock = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_a_data_out_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_a_first_address = 0;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_a_last_address = 15;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_a_first_bit_number = 4;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_a_data_width = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_a_address_width = 4;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_b_logical_ram_depth = 16;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_b_logical_ram_width = 8;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_b_address_clock = "clock0";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_b_address_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_b_read_enable_clock = "clock0";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_b_data_out_clock = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_b_data_out_clear = "none";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_b_first_address = 0;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_b_last_address = 15;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_b_first_bit_number = 4;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_b_data_width = 1;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_b_address_width = 4;
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .clk0_input_clock_enable = "ena2";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .clk0_core_clock_enable = "ena2";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|ram_block1a4~I .clock_duty_cycle_dependence = "on";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Mux0~4_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a5 ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a7 ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a6 ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__tickCounter_value[2] ),
	.datae(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__tickCounter_value[1] ),
	.dataf(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__Mux0~0 ),
	.datag(\Murax:murax|Apb3UartCtrl:system_uartCtrl|StreamFifo:streamFifo_2|altsyncram:ram_rtl_0|altsyncram_epq1:auto_generated|__ALT_INV__ram_block1a4 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Mux0~4 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Mux0~4_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Mux0~4_I .extended_lut = "on";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Mux0~4_I .lut_mask = "000F000FFF55FF33";

stratixiv_lcell_comb \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector0~0_I (
	.dataa(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__stateMachine_state.010 ),
	.datab(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__Mux0~4 ),
	.datac(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__stateMachine_state.100 ),
	.datad(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|__ALT_INV__stateMachine_state.000 ),
	.combout(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector0~0 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector0~0_I .shared_arith = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector0~0_I .extended_lut = "off";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector0~0_I .lut_mask = "00E000E000E000E0";

dffeas \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|_zz_1~I (
	.clk(\io_mainClk~input ),
	.d(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|Selector0~0 ),
	.clrn(\Murax:murax|__ALT_INV__resetCtrl_systemReset ),
	.q(\Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|_zz_1 ));
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|_zz_1~I .power_up = "low";
defparam \Murax:murax|Apb3UartCtrl:system_uartCtrl|UartCtrl:uartCtrl_1|UartCtrlTx:tx|_zz_1~I .is_wysiwyg = "true";

endmodule
