<HTML>
<HEAD><TITLE>Project Summary</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Mrp"></A>
             Lattice Mapping Report File for Design Module 'top'



<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -a ECP5U -p LFE5U-45F -t CABGA381 -s 6 -oc Commercial
     Projeto_impl1.ngd -o Projeto_impl1_map.ncd -pr Projeto_impl1.prf -mp
     Projeto_impl1.mrp -lpf C:/Users/ResTIC16/Documents/fpga/AulaPratica_1410202
     5/Projeto_ContadorRegistrador/Projeto/impl1/Projeto_impl1_synplify.lpf -lpf
      C:/Users/ResTIC16/Documents/fpga/AulaPratica_14102025/Projeto_ContadorRegi
     strador/Arquivos/top.lpf -gui 
Target Vendor:  LATTICE
Target Device:  LFE5U-45FCABGA381
Target Performance:   6
Mapper:  sa5p00,  version:  Diamond (64-bit) 3.14.0.75.2
Mapped on:  10/14/25  10:48:56


<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of registers:     55 out of 44457 (0%)
      PFU registers:           50 out of 43848 (0%)
      PIO registers:            5 out of   609 (1%)
   Number of SLICEs:        57 out of 21924 (0%)
      SLICEs as Logic/ROM:     57 out of 21924 (0%)
      SLICEs as RAM:            0 out of 16443 (0%)
      SLICEs as Carry:         18 out of 21924 (0%)
   Number of LUT4s:         96 out of 43848 (0%)
      Number used as logic LUTs:         60
      Number used as distributed RAM:     0
      Number used as ripple logic:       36
      Number used as shift registers:     0
   Number of PIO sites used: 25 out of 203 (12%)
   Number of block RAMs:  0 out of 108 (0%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  0 out of 4 (0%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.

        Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18D          0
   MULT9X9D            0
   ALU54B              0

   ALU24B              0
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 144 (0 %)
   Number of Used DSP ALU Sites:  0 out of 72 (0 %)
   Number of Used DSP PRADD Sites:  0 out of 144 (0 %)
   Number of clocks:  1
     Net clk_c: 35 loads, 35 rising, 0 falling (Driver: PIO clk )
   Number of Clock Enables:  0
   Number of LSRs:  2
     Net un32_blink_cnt_0_a4: 6 loads, 6 LSLICEs
     Net reset_rise: 5 loads, 5 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net reset_rise: 16 loads
     Net un32_blink_cnt_0_a4: 16 loads
     Net cnt1017_out: 12 loads
     Net load_rise: 10 loads
     Net s_dir[1]: 10 loads
     Net s_modo[1]: 9 loads
     Net un1_reset_rise_2: 9 loads
     Net un1_cnt1017[1]: 8 loads
     Net s_load[1]: 5 loads
     Net blink_cnt[23]: 4 loads




   Number of warnings:  0
   Number of errors:    0
     




<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

   No errors or warnings present.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| q[0]                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| clk                 | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led                 | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| q[8]                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| q[7]                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| q[6]                | OUTPUT    | LVCMOS33  |            |

+---------------------+-----------+-----------+------------+
| q[5]                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| q[4]                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| q[3]                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| q[2]                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| q[1]                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| data_in[8]          | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| data_in[7]          | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| data_in[6]          | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| data_in[5]          | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| data_in[4]          | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| data_in[3]          | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| data_in[2]          | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| data_in[1]          | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| data_in[0]          | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| modo                | INPUT     | LVCMOS33  | IN         |
+---------------------+-----------+-----------+------------+
| dir                 | INPUT     | LVCMOS33  | IN         |
+---------------------+-----------+-----------+------------+
| pause               | INPUT     | LVCMOS33  | IN         |
+---------------------+-----------+-----------+------------+
| load                | INPUT     | LVCMOS33  | IN         |
+---------------------+-----------+-----------+------------+
| reset               | INPUT     | LVCMOS33  | IN         |
+---------------------+-----------+-----------+------------+



<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Block GSR_INST undriven or does not drive anything - clipped.
Block GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.
Signal GND undriven or does not drive anything - clipped.
Signal un35_blink_cnt_cry_0_0_S1 undriven or does not drive anything - clipped.
Signal un35_blink_cnt_cry_0_0_S0 undriven or does not drive anything - clipped.
Signal N_1 undriven or does not drive anything - clipped.
Signal cnt10_6_cry_7_0_COUT undriven or does not drive anything - clipped.
Signal cnt10_6_cry_0_0_S1 undriven or does not drive anything - clipped.
Signal cnt10_6_cry_0_0_S0 undriven or does not drive anything - clipped.
Signal N_2 undriven or does not drive anything - clipped.
Signal un35_blink_cnt_cry_23_0_COUT undriven or does not drive anything -
     clipped.

Block VCC was optimized away.

     



<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 2 secs  
   Peak Memory Usage: 160 MB
        
















































Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights
     reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
