static void T_1 F_1 ( T_2 V_1 , T_2 V_2 )\r\n{\r\nV_3 . V_4 = V_1 ;\r\nV_3 . V_5 = V_1 + V_2 - 1 ;\r\nF_2 ( & V_6 , & V_3 ) ;\r\n}\r\nstatic T_2 T_1 F_3 ( void )\r\n{\r\nT_2 V_2 ;\r\nunsigned long V_7 ;\r\nif ( V_8 > 5 )\r\nV_8 = 5 ;\r\nV_2 = ( 32 * 1024 * 1024 ) << V_8 ;\r\nV_7 = F_4 ( V_9 , V_10 ,\r\nV_2 , V_2 ) ;\r\nif ( ! V_7 || V_7 + V_2 > V_10 ) {\r\nF_5 ( V_11\r\nL_1 ,\r\nV_7 , V_2 >> 10 ) ;\r\nreturn 0 ;\r\n}\r\nF_6 ( V_7 , V_2 ) ;\r\nF_7 ( F_8 ( V_7 ) ) ;\r\nF_5 ( V_12 L_2 ,\r\nV_2 >> 10 , V_7 ) ;\r\nF_1 ( ( T_2 ) V_7 , V_2 ) ;\r\nF_9 ( V_7 >> V_13 ,\r\n( V_7 + V_2 ) >> V_13 ) ;\r\nreturn ( T_2 ) V_7 ;\r\n}\r\nstatic T_2 T_1 F_10 ( int V_14 , int V_15 , int V_16 , int V_17 )\r\n{\r\nint V_18 ;\r\nT_3 V_19 ;\r\nif ( ! ( F_11 ( V_14 , V_15 , V_16 , V_20 ) &\r\nV_21 ) )\r\nreturn 0 ;\r\nV_19 = F_12 ( V_14 , V_15 , V_16 , V_22 ) ;\r\nfor ( V_18 = 0 ; V_18 < 48 && V_19 >= 0x40 ; V_18 ++ ) {\r\nT_3 V_23 ;\r\nV_19 &= ~ 3 ;\r\nV_23 = F_12 ( V_14 , V_15 , V_16 , V_19 + V_24 ) ;\r\nif ( V_23 == 0xff )\r\nbreak;\r\nif ( V_23 == V_17 )\r\nreturn V_19 ;\r\nV_19 = F_12 ( V_14 , V_15 , V_16 ,\r\nV_19 + V_25 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic T_2 T_1 F_13 ( int V_14 , int V_15 , int V_16 , int V_17 , T_2 * V_26 )\r\n{\r\nT_2 V_27 ;\r\nT_2 V_28 ;\r\nint V_29 ;\r\nT_2 V_30 , V_31 ;\r\nT_4 V_32 ;\r\nT_2 V_33 ;\r\nF_5 ( V_12 L_3 , V_14 , V_15 , V_16 ) ;\r\nV_28 = F_11 ( V_14 , V_15 , V_16 , V_17 + 0x14 ) ;\r\nif ( V_28 == 0xffffffff ) {\r\nF_5 ( V_11 L_4 ) ;\r\nreturn 0 ;\r\n}\r\nV_33 = * V_26 ;\r\nV_27 = V_28 & 0xfff ;\r\nif ( V_27 & 0xff )\r\nV_27 |= 0xf00 ;\r\nV_29 = F_14 ( V_27 ) ;\r\n* V_26 = 7 - V_29 ;\r\nif ( ( int ) * V_26 < 0 )\r\n* V_26 = 0 ;\r\nV_30 = F_15 ( V_14 , V_15 , V_16 , 0x10 ) ;\r\nV_31 = F_15 ( V_14 , V_15 , V_16 , 0x14 ) ;\r\nV_32 = ( V_30 & ~ ( ( 1 << 22 ) - 1 ) ) | ( ( T_4 ) V_31 << 32 ) ;\r\nF_5 ( V_12 L_5 ,\r\nV_32 , 32 << V_33 ) ;\r\nif ( V_32 + ( 32ULL << ( 20 + * V_26 ) ) > 0x100000000ULL ) {\r\nF_5 ( V_12 L_6 ,\r\n32 << * V_26 , V_28 ) ;\r\n* V_26 = V_33 ;\r\n}\r\nF_5 ( V_12 L_7 ,\r\nV_32 , 32 << * V_26 , V_28 ) ;\r\nif ( ! F_16 ( V_32 , ( 32 * 1024 * 1024 ) << * V_26 , 32 << 20 ) )\r\nreturn 0 ;\r\nreturn ( T_2 ) V_32 ;\r\n}\r\nstatic T_2 T_1 F_17 ( T_2 * V_26 , int * V_34 )\r\n{\r\nint V_14 , V_15 , V_16 ;\r\nfor ( V_14 = 0 ; V_14 < 256 ; V_14 ++ ) {\r\nfor ( V_15 = 0 ; V_15 < 32 ; V_15 ++ ) {\r\nfor ( V_16 = 0 ; V_16 < 8 ; V_16 ++ ) {\r\nT_2 V_35 , V_17 ;\r\nT_3 type ;\r\nV_35 = F_15 ( V_14 , V_15 , V_16 ,\r\nV_36 ) ;\r\nif ( V_35 == 0xffffffff )\r\nbreak;\r\nswitch ( V_35 >> 16 ) {\r\ncase V_37 :\r\ncase V_38 :\r\nV_17 = F_10 ( V_14 , V_15 , V_16 ,\r\nV_39 ) ;\r\nif ( ! V_17 )\r\nbreak;\r\n* V_34 = 1 ;\r\nreturn F_13 ( V_14 , V_15 , V_16 , V_17 ,\r\nV_26 ) ;\r\n}\r\ntype = F_12 ( V_14 , V_15 , V_16 ,\r\nV_40 ) ;\r\nif ( ! ( type & 0x80 ) )\r\nbreak;\r\n}\r\n}\r\n}\r\nF_5 ( V_12 L_8 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_1 F_18 ( char * V_41 )\r\n{\r\nif ( ! V_41 )\r\nreturn - V_42 ;\r\nif ( ! strncmp ( V_41 , L_9 , 3 ) )\r\nV_43 = 0 ;\r\nelse if ( ! strncmp ( V_41 , L_10 , 2 ) )\r\nV_43 = 1 ;\r\nreturn 0 ;\r\n}\r\nvoid T_1 F_19 ( void )\r\n{\r\nT_2 V_44 = 0 ;\r\nint V_45 , V_46 , V_15 , V_34 = 0 ;\r\nT_2 V_47 ;\r\nT_2 V_2 = 0 , V_48 = 0 , V_49 = 0 ;\r\nT_4 V_1 = 0 , V_50 = 0 ;\r\nint V_51 = 0 , V_52 = 0 , V_53 = 0 ;\r\nif ( ! F_20 () )\r\nreturn;\r\nF_17 ( & V_44 , & V_34 ) ;\r\nV_46 = 0 ;\r\nfor ( V_45 = 0 ; V_54 [ V_45 ] . V_55 ; V_45 ++ ) {\r\nint V_14 ;\r\nint V_56 , V_55 ;\r\nV_14 = V_54 [ V_45 ] . V_14 ;\r\nV_56 = V_54 [ V_45 ] . V_56 ;\r\nV_55 = V_54 [ V_45 ] . V_55 ;\r\nfor ( V_15 = V_56 ; V_15 < V_55 ; V_15 ++ ) {\r\nif ( ! F_21 ( F_15 ( V_14 , V_15 , 3 , 0x00 ) ) )\r\ncontinue;\r\nV_47 = F_15 ( V_14 , V_15 , 3 , V_57 ) ;\r\nV_51 = V_47 & V_58 ;\r\nV_48 = ( V_47 >> 1 ) & 7 ;\r\nV_2 = ( 32 * 1024 * 1024 ) << V_48 ;\r\nV_1 = F_15 ( V_14 , V_15 , 3 , V_59 ) & 0x7fff ;\r\nV_1 <<= 25 ;\r\nif ( V_53 ) {\r\nif ( ( V_48 != V_49 ) ||\r\n( V_1 != V_50 ) ||\r\n( V_51 != V_52 ) ) {\r\nV_46 = 1 ;\r\nbreak;\r\n}\r\n}\r\nV_49 = V_48 ;\r\nV_50 = V_1 ;\r\nV_52 = V_51 ;\r\nV_53 = 1 ;\r\n}\r\n}\r\nif ( ! V_46 && ! V_51 )\r\nreturn;\r\nif ( ! V_1 || ! V_2 || V_1 + V_2 > 0x100000000UL )\r\nV_46 = 1 ;\r\nif ( V_43 && ! V_46 && V_51 ) {\r\nif ( F_22 ( V_1 , V_1 + V_2 ,\r\nV_60 ) ) {\r\nF_5 ( V_12 L_11 ) ;\r\nF_23 ( V_1 , V_2 , V_61 ) ;\r\nF_24 () ;\r\n}\r\n}\r\nif ( V_34 )\r\nreturn;\r\nfor ( V_45 = 0 ; V_45 < V_54 [ V_45 ] . V_55 ; V_45 ++ ) {\r\nint V_14 ;\r\nint V_56 , V_55 ;\r\nV_14 = V_54 [ V_45 ] . V_14 ;\r\nV_56 = V_54 [ V_45 ] . V_56 ;\r\nV_55 = V_54 [ V_45 ] . V_55 ;\r\nfor ( V_15 = V_56 ; V_15 < V_55 ; V_15 ++ ) {\r\nif ( ! F_21 ( F_15 ( V_14 , V_15 , 3 , 0x00 ) ) )\r\ncontinue;\r\nV_47 = F_15 ( V_14 , V_15 , 3 , V_57 ) ;\r\nV_47 &= ~ V_58 ;\r\nF_25 ( V_14 , V_15 , 3 , V_57 , V_47 ) ;\r\n}\r\n}\r\n}\r\nint T_1 F_26 ( void )\r\n{\r\nT_2 V_62 = 0 , V_44 = 0 ;\r\nT_2 V_2 , V_63 = 0 , V_48 = 0 , V_49 = 0 ;\r\nT_4 V_1 , V_50 = 0 ;\r\nint V_46 , V_15 , V_34 = 0 ;\r\nint V_45 , V_64 ;\r\nif ( V_65 || ! V_66 ||\r\n! F_20 () )\r\nreturn - V_67 ;\r\nF_5 ( V_12 L_12 ) ;\r\nif ( ! V_68 )\r\nV_62 = F_17 ( & V_44 , & V_34 ) ;\r\nV_46 = 0 ;\r\nV_64 = 0 ;\r\nfor ( V_45 = 0 ; V_45 < V_54 [ V_45 ] . V_55 ; V_45 ++ ) {\r\nint V_14 ;\r\nint V_56 , V_55 ;\r\nT_2 V_47 ;\r\nV_14 = V_54 [ V_45 ] . V_14 ;\r\nV_56 = V_54 [ V_45 ] . V_56 ;\r\nV_55 = V_54 [ V_45 ] . V_55 ;\r\nfor ( V_15 = V_56 ; V_15 < V_55 ; V_15 ++ ) {\r\nif ( ! F_21 ( F_15 ( V_14 , V_15 , 3 , 0x00 ) ) )\r\ncontinue;\r\nV_69 = 1 ;\r\nV_70 = 1 ;\r\nV_71 . V_72 . V_73 = V_74 ;\r\nV_47 = F_15 ( V_14 , V_15 , 3 ,\r\nV_57 ) ;\r\nV_47 &= ~ V_58 ;\r\nF_25 ( V_14 , V_15 , 3 , V_57 , V_47 ) ;\r\nV_48 = ( V_47 >> 1 ) & 7 ;\r\nV_2 = ( 32 * 1024 * 1024 ) << V_48 ;\r\nV_1 = F_15 ( V_14 , V_15 , 3 , V_59 ) & 0x7fff ;\r\nV_1 <<= 25 ;\r\nF_5 ( V_12 L_13 ,\r\nV_64 , V_1 , V_2 >> 20 ) ;\r\nV_64 ++ ;\r\nif ( ! F_16 ( V_1 , V_2 , 64 << 20 ) ) {\r\nif ( V_34 && V_62 &&\r\nV_62 == V_1 &&\r\nV_44 == V_48 ) {\r\nif ( ! V_75 &&\r\nV_76 > V_77 &&\r\n! V_78 ) {\r\nF_5 ( V_11 L_14 ) ;\r\nF_5 ( V_11 L_15 ) ;\r\nF_5 ( V_11 L_16 ) ;\r\nV_78 = 1 ;\r\n}\r\n} else {\r\nV_46 = 1 ;\r\ngoto V_79;\r\n}\r\n}\r\nif ( ( V_49 && V_48 != V_49 ) ||\r\n( V_50 && V_1 != V_50 ) ) {\r\nV_46 = 1 ;\r\ngoto V_79;\r\n}\r\nV_49 = V_48 ;\r\nV_50 = V_1 ;\r\n}\r\n}\r\nV_79:\r\nif ( ! V_46 && ! V_68 ) {\r\nif ( V_50 ) {\r\nunsigned long V_80 = ( 32 * 1024 * 1024 ) << V_49 ;\r\nF_1 ( ( T_2 ) V_50 , V_80 ) ;\r\nreturn 1 ;\r\n}\r\nreturn 0 ;\r\n}\r\nif ( ! V_68 ) {\r\nV_63 = V_62 ;\r\nV_48 = V_44 ;\r\n}\r\nif ( V_63 ) {\r\n} else if ( ( ! V_75 && V_76 > V_77 ) ||\r\nV_81 ||\r\nV_34 ||\r\nV_68 ) {\r\nF_5 ( V_12\r\nL_17 ) ;\r\nF_5 ( V_12\r\nL_18 ) ;\r\nF_5 ( V_12\r\nL_19 ,\r\n32 << V_8 ) ;\r\nV_48 = V_8 ;\r\nV_63 = F_3 () ;\r\nif ( ! V_63 ) {\r\nF_27 ( L_20 ) ;\r\n}\r\n} else {\r\nreturn 0 ;\r\n}\r\nfor ( V_45 = 0 ; V_45 < V_54 [ V_45 ] . V_55 ; V_45 ++ ) {\r\nint V_14 , V_56 , V_55 ;\r\nT_2 V_47 = V_48 << 1 ;\r\nV_14 = V_54 [ V_45 ] . V_14 ;\r\nV_56 = V_54 [ V_45 ] . V_56 ;\r\nV_55 = V_54 [ V_45 ] . V_55 ;\r\nfor ( V_15 = V_56 ; V_15 < V_55 ; V_15 ++ ) {\r\nif ( ! F_21 ( F_15 ( V_14 , V_15 , 3 , 0x00 ) ) )\r\ncontinue;\r\nF_25 ( V_14 , V_15 , 3 , V_57 , V_47 ) ;\r\nF_25 ( V_14 , V_15 , 3 , V_59 , V_63 >> 25 ) ;\r\n}\r\n}\r\nF_28 ( V_48 , V_63 ) ;\r\nreturn 1 ;\r\n}
