{
    "CompileProcesses": [
        "cgproc.7810.json"
    ],
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 105976
    },
    "CompileStatus": "Successful",
    "MlibObjs": {},
    "stat": {
        "quadSpeed": 93863.950710423742,
        "ru_self_cgstart": {
            "ru_stime_sec": 0.029072000000000001,
            "ru_utime_sec": 0.10125199999999999,
            "ru_majflt": 0,
            "ru_maxrss_kb": 60632,
            "ru_nivcsw": 6,
            "ru_minflt": 14144,
            "ru_nvcsw": 174
        },
        "ru_childs_end": {
            "ru_stime_sec": 0.0,
            "ru_utime_sec": 0.0,
            "ru_majflt": 0,
            "ru_maxrss_kb": 0,
            "ru_nivcsw": 0,
            "ru_minflt": 0,
            "ru_nvcsw": 0
        },
        "CodeGen(%)": 32.031952742162851,
        "outputSizePerQuad": 83.0,
        "ru_childs_cgstart": {
            "ru_stime_sec": 0.0,
            "ru_utime_sec": 0.0,
            "ru_majflt": 0,
            "ru_maxrss_kb": 0,
            "ru_nivcsw": 0,
            "ru_minflt": 0,
            "ru_nvcsw": 0
        },
        "nMops": 9226,
        "nQuads": 4479,
        "mopSpeed": 193344.23068862903,
        "mop/quad": 2.0598347845501226,
        "totalObjSize": 374844,
        "Frontend(%)": 67.968047257837142,
        "ru_self_end": {
            "ru_stime_sec": 0.046989999999999997,
            "ru_utime_sec": 0.14896999999999999,
            "ru_majflt": 0,
            "ru_maxrss_kb": 70572,
            "ru_nivcsw": 10,
            "ru_minflt": 16957,
            "ru_nvcsw": 293
        }
    },
    "CurCompileUdps": {},
    "PrevCompiledModules": {
        "_vcs_unit__4146107702": {
            "EVcYB_d": {
                "bytes": 12881,
                "mod": "_vcs_unit__4146107702",
                "mode": 4,
                "archive": "archive.78/_prev_archive_1.a",
                "checksum": 4294967295,
                "out": "EVcYB_d.o"
            }
        },
        "std": {
            "reYIK_d": {
                "bytes": 33471,
                "mod": "std",
                "mode": 4,
                "archive": "archive.78/_prev_archive_1.a",
                "checksum": 4294967295,
                "out": "reYIK_d.o"
            }
        },
        "top": {
            "Emx8S_d": {
                "bytes": 261255,
                "mod": "top",
                "mode": 4,
                "archive": "archive.78/_7810_archive_1.a",
                "checksum": 4294967295,
                "out": "Emx8S_d.o"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 7613,
                "mod": "...MASTER...",
                "out": "objs/amcQw_d.o",
                "mode": 4,
                "checksum": 4294967295
            }
        },
        "uart": {
            "bvImI_d": {
                "bytes": 68045,
                "mod": "uart",
                "mode": 4,
                "archive": "archive.78/_prev_archive_1.a",
                "checksum": 4294967295,
                "out": "bvImI_d.o"
            }
        }
    },
    "Misc": {
        "cwd": "/afs/ece.cmu.edu/usr/davidx/Private/18725/flex-uart",
        "archive_dir": "archive.78",
        "csrc": "csrc",
        "csrc_abs": "/afs/ece.cmu.edu/usr/davidx/Private/18725/flex-uart/csrc",
        "daidir": "simv.daidir",
        "daidir_abs": "/afs/ece.cmu.edu/usr/davidx/Private/18725/flex-uart/simv.daidir",
        "default_output_dir": "csrc"
    },
    "PEModules": [],
    "NameTable": {
        "_vcs_unit__4146107702": [
            "_vcs_unit__4146107702",
            "EVcYB",
            "module"
        ],
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "top": [
            "top",
            "Emx8S",
            "module"
        ],
        "uart": [
            "uart",
            "bvImI",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "CurCompileModules": [
        "...MASTER...",
        "top"
    ],
    "LVLData": [
        "SIM"
    ]
}