

================================================================
== Vivado HLS Report for 'murmur3'
================================================================
* Date:           Thu Oct 10 14:59:24 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        murmur3.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    6|    6|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|     15|       0|    330|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     72|
|Register         |        -|      -|     364|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     15|     364|    402|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      6|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |h_5_fu_204_p2                     |     *    |      3|  0|  20|          32|          32|
    |h_7_fu_227_p2                     |     *    |      3|  0|  20|          31|          32|
    |k_2_fu_120_p2                     |     *    |      3|  0|  20|          29|          32|
    |k_fu_82_p2                        |     *    |      3|  0|  20|          31|          32|
    |tmp_fu_88_p2                      |     *    |      3|  0|  20|          29|          32|
    |h_2_fu_172_p2                     |     +    |      0|  0|  32|          32|          32|
    |tmp1_fu_166_p2                    |     +    |      0|  0|  32|          30|          32|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_return                         |    xor   |      0|  0|  32|          32|          32|
    |h_3_fu_178_p2                     |    xor   |      0|  0|  32|          32|           3|
    |h_4_fu_198_p2                     |    xor   |      0|  0|  32|          32|          32|
    |h_6_fu_222_p2                     |    xor   |      0|  0|  32|          32|          32|
    |h_fu_126_p2                       |    xor   |      0|  0|  32|          32|          32|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |     15|  0| 330|         377|         359|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |key_ap_vld_in_sig   |   9|          2|    1|          2|
    |key_ap_vld_preg     |   9|          2|    1|          2|
    |key_blk_n           |   9|          2|    1|          2|
    |key_in_sig          |   9|          2|   32|         64|
    |seed_ap_vld_in_sig  |   9|          2|    1|          2|
    |seed_ap_vld_preg    |   9|          2|    1|          2|
    |seed_blk_n          |   9|          2|    1|          2|
    |seed_in_sig         |   9|          2|   32|         64|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  72|         16|   70|        140|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6          |   1|   0|    1|          0|
    |h_4_reg_270                      |  32|   0|   32|          0|
    |h_5_reg_275                      |  32|   0|   32|          0|
    |h_6_reg_285                      |  32|   0|   32|          0|
    |h_7_reg_290                      |  32|   0|   32|          0|
    |k_2_reg_265                      |  32|   0|   32|          0|
    |key_ap_vld_preg                  |   1|   0|    1|          0|
    |key_preg                         |  32|   0|   32|          0|
    |seed_ap_vld_preg                 |   1|   0|    1|          0|
    |seed_preg                        |  32|   0|   32|          0|
    |seed_read_reg_250                |  32|   0|   32|          0|
    |seed_read_reg_250_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_1_reg_255                    |  15|   0|   15|          0|
    |tmp_5_reg_260                    |  17|   0|   17|          0|
    |tmp_7_reg_280                    |  19|   0|   19|          0|
    |tmp_8_reg_295                    |  16|   0|   16|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 364|   0|  364|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |    murmur3   | return value |
|ap_rst_n     |  in |    1| ap_ctrl_hs |    murmur3   | return value |
|ap_start     |  in |    1| ap_ctrl_hs |    murmur3   | return value |
|ap_done      | out |    1| ap_ctrl_hs |    murmur3   | return value |
|ap_idle      | out |    1| ap_ctrl_hs |    murmur3   | return value |
|ap_ready     | out |    1| ap_ctrl_hs |    murmur3   | return value |
|ap_return    | out |   32| ap_ctrl_hs |    murmur3   | return value |
|seed_ap_vld  |  in |    1|   ap_vld   |     seed     |    scalar    |
|seed         |  in |   32|   ap_vld   |     seed     |    scalar    |
|key_ap_vld   |  in |    1|   ap_vld   |      key     |    scalar    |
|key          |  in |   32|   ap_vld   |      key     |    scalar    |
+-------------+-----+-----+------------+--------------+--------------+

