# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Pong.srcs/sources_1/new/Pong.vhd" \
"../../../../Pong.srcs/sources_1/new/VGA.vhd" \
"../../../../Pong.srcs/sim_1/imports/new/TB_roodScherm.vhd" \

# Do not sort compile order
nosort
