#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Jul 18 11:09:45 2024
# Process ID: 26776
# Current directory: C:/Users/training/Day13/MIPS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8536 C:\Users\training\Day13\MIPS\MIPS-v5.xpr
# Log file: C:/Users/training/Day13/MIPS/vivado.log
# Journal file: C:/Users/training/Day13/MIPS\vivado.jou
# Running On: amd-training-5, OS: Windows, CPU Frequency: 2096 MHz, CPU Physical cores: 12, Host memory: 33664 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/training/Day13/MIPS/MIPS-v5.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/Users/training/Day13/MIPS/test_behav.wcfg
source test.tcl
close_sim
launch_simulation
open_wave_config C:/Users/training/Day13/MIPS/test_behav.wcfg
source test.tcl
update_compile_order -fileset sources_1
synth_design -top top -part xc7z007sclg400-1 -lint 
synth_design -top top -part xc7z007sclg400-1 -lint 
launch_runs synth_1 -jobs 6
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
place_ports clk M14
file mkdir C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new
close [ open C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc w ]
add_files -fileset constrs_1 C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc
set_property target_constrs_file C:/Users/training/Day13/MIPS/MIPS-v5.srcs/constrs_1/new/constraints.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list ALUSRC]]
set_property IOSTANDARD LVCMOS33 [get_ports [list EXTOP]]
set_property IOSTANDARD LVCMOS33 [get_ports [list JUMP]]
set_property IOSTANDARD LVCMOS33 [get_ports [list MEM2REG]]
set_property IOSTANDARD LVCMOS33 [get_ports [list MEMWRITE]]
set_property IOSTANDARD LVCMOS33 [get_ports [list PCSRC]]
set_property IOSTANDARD LVCMOS33 [get_ports [list REGDST]]
set_property IOSTANDARD LVCMOS33 [get_ports [list REGWRITE]]
place_ports REGDST N20
place_ports REGWRITE P20
place_ports EXTOP R19
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
place_ports ALUSRC T20
place_ports MEMWRITE T19
place_ports MEM2REG U13
place_ports PCSRC V20
place_ports JUMP W20
place_ports {ALU_OP[3]} Y17
place_ports {ALU_OP[2]} Y18
place_ports {ALU_OP[1]} Y19
place_ports {ALU_OP[0]} W19
set_property IOSTANDARD LVCMOS33 [get_ports [list {ALU_OP[3]} {ALU_OP[2]} {ALU_OP[1]} {ALU_OP[0]}]]
save_constraints
launch_runs impl_1 -jobs 6
wait_on_run impl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {extern_dataIN[11]} {extern_dataIN[10]} {extern_dataIN[9]} {extern_dataIN[8]} {extern_dataIN[7]} {extern_dataIN[6]} {extern_dataIN[5]} {extern_dataIN[4]} {extern_dataIN[3]} {extern_dataIN[2]} {extern_dataIN[1]} {extern_dataIN[0]}]]
set_property is_loc_fixed true [get_ports [list  {extern_dataIN[11]} {extern_dataIN[10]} {extern_dataIN[9]} {extern_dataIN[8]} {extern_dataIN[7]} {extern_dataIN[6]} {extern_dataIN[5]} {extern_dataIN[4]} {extern_dataIN[3]} {extern_dataIN[2]} {extern_dataIN[1]} {extern_dataIN[0]}]]
place_ports {extern_dataIN[11]} T14
place_ports {extern_dataIN[10]} T11
place_ports {extern_dataIN[9]} T12
place_ports {extern_dataIN[8]} T10
place_ports {extern_dataIN[7]} M15
place_ports {extern_dataIN[6]} L15
place_ports {extern_dataIN[5]} P14
place_ports {extern_dataIN[4]} R14
place_ports {extern_dataIN[3]} N16
place_ports {extern_dataIN[2]} R16
place_ports {extern_dataIN[1]} U20
place_ports {extern_dataIN[0]} R17
set_property IOSTANDARD LVCMOS33 [get_ports [list {extern_dataOUT[11]} {extern_dataOUT[10]} {extern_dataOUT[9]} {extern_dataOUT[8]} {extern_dataOUT[7]} {extern_dataOUT[6]} {extern_dataOUT[5]} {extern_dataOUT[4]} {extern_dataOUT[3]} {extern_dataOUT[2]} {extern_dataOUT[1]} {extern_dataOUT[0]}]]
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/training/Day13/MIPS/MIPS-v5.runs/impl_1/top.bit} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z007s_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/training/Day13/MIPS/MIPS-v5.runs/impl_1/top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
place_ports {extern_dataOUT[11]} Y17
place_ports {extern_dataOUT[10]} Y18
place_ports {extern_dataOUT[9]} Y19
place_ports {extern_dataOUT[8]} W19
place_ports {extern_dataOUT[8]} W20
place_ports {extern_dataOUT[8]} V20
place_ports {extern_dataOUT[8]} U13
place_ports {extern_dataOUT[8]} T19
place_ports {extern_dataOUT[8]} W19
place_ports {extern_dataOUT[7]} W20
place_ports {extern_dataOUT[6]} V20
place_ports {extern_dataOUT[5]} U13
place_ports {extern_dataOUT[4]} T19
place_ports {extern_dataOUT[3]} T20
place_ports {extern_dataOUT[2]} R19
place_ports {extern_dataOUT[1]} P20
place_ports {extern_dataOUT[0]} N20
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/training/Day13/MIPS/MIPS-v5.runs/impl_1/top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/training/Day13/MIPS/MIPS-v5.runs/impl_1/top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/training/Day13/MIPS/MIPS-v5.runs/impl_1/top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/training/Day13/MIPS/MIPS-v5.runs/impl_1/top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/training/Day13/MIPS/MIPS-v5.runs/impl_1/top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/training/Day13/MIPS/MIPS-v5.runs/impl_1/top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/training/Day13/MIPS/MIPS-v5.runs/impl_1/top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
close [ open {C:/Users/training/Day13/MIPS/MIPS-v5.srcs/sources_1/new/module btn_filter.v} w ]
add_files {{C:/Users/training/Day13/MIPS/MIPS-v5.srcs/sources_1/new/module btn_filter.v}}
update_compile_order -fileset sources_1
close_sim
