<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1291' ll='1309' type='unsigned int llvm::TargetLoweringBase::getNumRegisters(llvm::LLVMContext &amp; Context, llvm::EVT VT) const'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1325' u='c' c='_ZNK4llvm18TargetLoweringBase29getNumRegistersForCallingConvERNS_11LLVMContextEjNS_3EVTE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1283'>/// Return the number of registers that this ValueType will eventually
  /// require.
  ///
  /// This is one for any types promoted to live in larger registers, but may be
  /// more than one for types (like i64) that are split into pieces.  For types
  /// like i140, which are first promoted then expanded, it is the number of
  /// registers needed to hold all the bits of the original type.  For an i140
  /// on a 32 bit machine this means 5 registers.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='1157' u='c' c='_ZN4llvm8FastISel11lowerCallToERNS0_16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='1796' u='c' c='_ZN4llvm8FastISel18selectExtractValueEPKNS_4UserE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FunctionLoweringInfo.cpp' l='283' u='c' c='_ZN4llvm20FunctionLoweringInfo3setERKNS_8FunctionERNS_15MachineFunctionEPNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FunctionLoweringInfo.cpp' l='372' u='c' c='_ZN4llvm20FunctionLoweringInfo10CreateRegsEPNS_4TypeEb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FunctionLoweringInfo.cpp' l='421' u='c' c='_ZN4llvm20FunctionLoweringInfo24ComputePHILiveOutRegInfoEPKNS_7PHINodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FunctionLoweringInfo.cpp' l='538' u='c' c='_ZN4llvm20FunctionLoweringInfo22getValueFromVirtualRegEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp' l='1049' u='c' c='_ZN4llvm16DAGTypeLegalizer19PromoteIntRes_VAARGEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='790' u='c' c='_ZN4llvm12RegsForValueC1ERNS_11LLVMContextERKNS_14TargetLoweringERKNS_10DataLayoutEjPNS_4TypeENS_8OptionalIjEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='989' u='c' c='_ZNK4llvm12RegsForValue20AddInlineAsmOperandsEjbjRKNS_5SDLocERNS_12SelectionDAGERSt6vectorINS_7SDValueESaIS7_EE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='7949' u='c' c='_ZL20GetRegistersForValueRN4llvm12SelectionDAGERKNS_5SDLocERN12_GLOBAL__N_120SDISelAsmOperandInfoES7_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='8983' u='c' c='_ZNK4llvm14TargetLowering11LowerCallToERNS0_16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='9965' u='c' c='_ZN4llvm19SelectionDAGBuilder31HandlePHINodesInSuccessorBlocksEPKNS_10BasicBlockE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='159' u='c' c='_ZNK4llvm18MipsTargetLowering29getNumRegistersForCallingConvERNS_11LLVMContextEjNS_3EVTE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='2534' u='c' c='_ZNK4llvm19NVPTXTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='1274' u='c' c='_ZNK4llvm17PPCTargetLowering29getNumRegistersForCallingConvERNS_11LLVMContextEjNS_3EVTE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyMachineFunctionInfo.cpp' l='38' u='c' c='_ZN4llvm20computeLegalValueVTsERKNS_8FunctionERKNS_13TargetMachineEPNS_4TypeERNS_15SmallVectorImplINS_3MVTEEE'/>
<use f='llvm/llvm/lib/Target/X86/X86CallLowering.cpp' l='69' u='c' c='_ZNK4llvm15X86CallLowering17splitToValueTypesERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS2_EERKNS_10DataLayoutERNS_19MachineRegisterInfoESt8fu15106803'/>
