

================================================================
== Vitis HLS Report for 'selectLayer'
================================================================
* Date:           Sun Nov 26 22:31:29 2023

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        hotspot.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.067 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        8|      785|  26.640 ns|  2.614 us|    8|  785|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 7 11 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 6 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.61>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%layer_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %layer"   --->   Operation 15 'read' 'layer_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%load_flag_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %load_flag"   --->   Operation 16 'read' 'load_flag_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %temp, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.49ns)   --->   "%switch_ln233 = switch i4 %layer_read, void, i4 0, void, i4 7, void" [3dHLS.cpp:233]   --->   Operation 18 'switch' 'switch_ln233' <Predicate = true> <Delay = 0.49>
ST_1 : Operation 19 [2/2] (0.61ns)   --->   "%call_ln241 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %center_buf_0, i32 %center_buf_1, i32 %center_buf_2, i32 %center_buf_3, i32 %center_buf_4, i32 %center_buf_5, i32 %center_buf_6, i32 %center_buf_7, i32 %center_buf_8, i32 %center_buf_9, i32 %center_buf_10, i32 %center_buf_11, i32 %center_buf_12, i32 %center_buf_13, i32 %center_buf_14, i32 %center_buf_15, i21 114688" [3dHLS.cpp:241]   --->   Operation 19 'call' 'call_ln241' <Predicate = (layer_read == 7)> <Delay = 0.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 20 [2/2] (0.61ns)   --->   "%call_ln235 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %center_buf_0, i32 %center_buf_1, i32 %center_buf_2, i32 %center_buf_3, i32 %center_buf_4, i32 %center_buf_5, i32 %center_buf_6, i32 %center_buf_7, i32 %center_buf_8, i32 %center_buf_9, i32 %center_buf_10, i32 %center_buf_11, i32 %center_buf_12, i32 %center_buf_13, i32 %center_buf_14, i32 %center_buf_15, i21 0" [3dHLS.cpp:235]   --->   Operation 20 'call' 'call_ln235' <Predicate = (layer_read == 0)> <Delay = 0.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln247_1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i4.i14, i4 %layer_read, i14 0" [3dHLS.cpp:247]   --->   Operation 21 'bitconcatenate' 'shl_ln247_1' <Predicate = (layer_read != 0 & layer_read != 7)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln247_1 = zext i18 %shl_ln247_1" [3dHLS.cpp:247]   --->   Operation 22 'zext' 'zext_ln247_1' <Predicate = (layer_read != 0 & layer_read != 7)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.61ns)   --->   "%call_ln247 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %center_buf_0, i32 %center_buf_1, i32 %center_buf_2, i32 %center_buf_3, i32 %center_buf_4, i32 %center_buf_5, i32 %center_buf_6, i32 %center_buf_7, i32 %center_buf_8, i32 %center_buf_9, i32 %center_buf_10, i32 %center_buf_11, i32 %center_buf_12, i32 %center_buf_13, i32 %center_buf_14, i32 %center_buf_15, i21 %zext_ln247_1" [3dHLS.cpp:247]   --->   Operation 23 'call' 'call_ln247' <Predicate = (layer_read != 0 & layer_read != 7)> <Delay = 0.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln241 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %center_buf_0, i32 %center_buf_1, i32 %center_buf_2, i32 %center_buf_3, i32 %center_buf_4, i32 %center_buf_5, i32 %center_buf_6, i32 %center_buf_7, i32 %center_buf_8, i32 %center_buf_9, i32 %center_buf_10, i32 %center_buf_11, i32 %center_buf_12, i32 %center_buf_13, i32 %center_buf_14, i32 %center_buf_15, i21 114688" [3dHLS.cpp:241]   --->   Operation 24 'call' 'call_ln241' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.61>
ST_3 : Operation 25 [2/2] (0.61ns)   --->   "%call_ln242 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %top_buf_0, i32 %top_buf_1, i32 %top_buf_2, i32 %top_buf_3, i32 %top_buf_4, i32 %top_buf_5, i32 %top_buf_6, i32 %top_buf_7, i32 %top_buf_8, i32 %top_buf_9, i32 %top_buf_10, i32 %top_buf_11, i32 %top_buf_12, i32 %top_buf_13, i32 %top_buf_14, i32 %top_buf_15, i21 114688" [3dHLS.cpp:242]   --->   Operation 25 'call' 'call_ln242' <Predicate = true> <Delay = 0.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln242 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %top_buf_0, i32 %top_buf_1, i32 %top_buf_2, i32 %top_buf_3, i32 %top_buf_4, i32 %top_buf_5, i32 %top_buf_6, i32 %top_buf_7, i32 %top_buf_8, i32 %top_buf_9, i32 %top_buf_10, i32 %top_buf_11, i32 %top_buf_12, i32 %top_buf_13, i32 %top_buf_14, i32 %top_buf_15, i21 114688" [3dHLS.cpp:242]   --->   Operation 26 'call' 'call_ln242' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.61>
ST_5 : Operation 27 [2/2] (0.61ns)   --->   "%call_ln243 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %bottom_buf_0, i32 %bottom_buf_1, i32 %bottom_buf_2, i32 %bottom_buf_3, i32 %bottom_buf_4, i32 %bottom_buf_5, i32 %bottom_buf_6, i32 %bottom_buf_7, i32 %bottom_buf_8, i32 %bottom_buf_9, i32 %bottom_buf_10, i32 %bottom_buf_11, i32 %bottom_buf_12, i32 %bottom_buf_13, i32 %bottom_buf_14, i32 %bottom_buf_15, i21 98304" [3dHLS.cpp:243]   --->   Operation 27 'call' 'call_ln243' <Predicate = true> <Delay = 0.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln243 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %bottom_buf_0, i32 %bottom_buf_1, i32 %bottom_buf_2, i32 %bottom_buf_3, i32 %bottom_buf_4, i32 %bottom_buf_5, i32 %bottom_buf_6, i32 %bottom_buf_7, i32 %bottom_buf_8, i32 %bottom_buf_9, i32 %bottom_buf_10, i32 %bottom_buf_11, i32 %bottom_buf_12, i32 %bottom_buf_13, i32 %bottom_buf_14, i32 %bottom_buf_15, i21 98304" [3dHLS.cpp:243]   --->   Operation 28 'call' 'call_ln243' <Predicate = (layer_read == 7)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln244 = br void" [3dHLS.cpp:244]   --->   Operation 29 'br' 'br_ln244' <Predicate = (layer_read == 7)> <Delay = 0.00>
ST_6 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln237 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %bottom_buf_0, i32 %bottom_buf_1, i32 %bottom_buf_2, i32 %bottom_buf_3, i32 %bottom_buf_4, i32 %bottom_buf_5, i32 %bottom_buf_6, i32 %bottom_buf_7, i32 %bottom_buf_8, i32 %bottom_buf_9, i32 %bottom_buf_10, i32 %bottom_buf_11, i32 %bottom_buf_12, i32 %bottom_buf_13, i32 %bottom_buf_14, i32 %bottom_buf_15, i21 0" [3dHLS.cpp:237]   --->   Operation 30 'call' 'call_ln237' <Predicate = (layer_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln238 = br void" [3dHLS.cpp:238]   --->   Operation 31 'br' 'br_ln238' <Predicate = (layer_read == 0)> <Delay = 0.00>
ST_6 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln249 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %bottom_buf_0, i32 %bottom_buf_1, i32 %bottom_buf_2, i32 %bottom_buf_3, i32 %bottom_buf_4, i32 %bottom_buf_5, i32 %bottom_buf_6, i32 %bottom_buf_7, i32 %bottom_buf_8, i32 %bottom_buf_9, i32 %bottom_buf_10, i32 %bottom_buf_11, i32 %bottom_buf_12, i32 %bottom_buf_13, i32 %bottom_buf_14, i32 %bottom_buf_15, i21 %sext_ln249_1" [3dHLS.cpp:249]   --->   Operation 32 'call' 'call_ln249' <Predicate = (layer_read != 0 & layer_read != 7)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 33 'br' 'br_ln0' <Predicate = (layer_read != 0 & layer_read != 7)> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln251 = ret" [3dHLS.cpp:251]   --->   Operation 34 'ret' 'ret_ln251' <Predicate = true> <Delay = 0.00>

State 7 <SV = 1> <Delay = 0.00>
ST_7 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln235 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %center_buf_0, i32 %center_buf_1, i32 %center_buf_2, i32 %center_buf_3, i32 %center_buf_4, i32 %center_buf_5, i32 %center_buf_6, i32 %center_buf_7, i32 %center_buf_8, i32 %center_buf_9, i32 %center_buf_10, i32 %center_buf_11, i32 %center_buf_12, i32 %center_buf_13, i32 %center_buf_14, i32 %center_buf_15, i21 0" [3dHLS.cpp:235]   --->   Operation 35 'call' 'call_ln235' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 2> <Delay = 0.61>
ST_8 : Operation 36 [2/2] (0.61ns)   --->   "%call_ln236 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %top_buf_0, i32 %top_buf_1, i32 %top_buf_2, i32 %top_buf_3, i32 %top_buf_4, i32 %top_buf_5, i32 %top_buf_6, i32 %top_buf_7, i32 %top_buf_8, i32 %top_buf_9, i32 %top_buf_10, i32 %top_buf_11, i32 %top_buf_12, i32 %top_buf_13, i32 %top_buf_14, i32 %top_buf_15, i21 16384" [3dHLS.cpp:236]   --->   Operation 36 'call' 'call_ln236' <Predicate = true> <Delay = 0.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 3> <Delay = 0.00>
ST_9 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln236 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %top_buf_0, i32 %top_buf_1, i32 %top_buf_2, i32 %top_buf_3, i32 %top_buf_4, i32 %top_buf_5, i32 %top_buf_6, i32 %top_buf_7, i32 %top_buf_8, i32 %top_buf_9, i32 %top_buf_10, i32 %top_buf_11, i32 %top_buf_12, i32 %top_buf_13, i32 %top_buf_14, i32 %top_buf_15, i21 16384" [3dHLS.cpp:236]   --->   Operation 37 'call' 'call_ln236' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 4> <Delay = 0.61>
ST_10 : Operation 38 [2/2] (0.61ns)   --->   "%call_ln237 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %bottom_buf_0, i32 %bottom_buf_1, i32 %bottom_buf_2, i32 %bottom_buf_3, i32 %bottom_buf_4, i32 %bottom_buf_5, i32 %bottom_buf_6, i32 %bottom_buf_7, i32 %bottom_buf_8, i32 %bottom_buf_9, i32 %bottom_buf_10, i32 %bottom_buf_11, i32 %bottom_buf_12, i32 %bottom_buf_13, i32 %bottom_buf_14, i32 %bottom_buf_15, i21 0" [3dHLS.cpp:237]   --->   Operation 38 'call' 'call_ln237' <Predicate = true> <Delay = 0.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 1> <Delay = 0.00>
ST_11 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln247 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %center_buf_0, i32 %center_buf_1, i32 %center_buf_2, i32 %center_buf_3, i32 %center_buf_4, i32 %center_buf_5, i32 %center_buf_6, i32 %center_buf_7, i32 %center_buf_8, i32 %center_buf_9, i32 %center_buf_10, i32 %center_buf_11, i32 %center_buf_12, i32 %center_buf_13, i32 %center_buf_14, i32 %center_buf_15, i21 %zext_ln247_1" [3dHLS.cpp:247]   --->   Operation 39 'call' 'call_ln247' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 2> <Delay = 1.85>
ST_12 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %layer_read, i12 0" [3dHLS.cpp:247]   --->   Operation 40 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i16 %shl_ln" [3dHLS.cpp:247]   --->   Operation 41 'zext' 'zext_ln247' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 42 [1/1] (0.78ns)   --->   "%add_ln248 = add i16 %shl_ln, i16 4096" [3dHLS.cpp:248]   --->   Operation 42 'add' 'add_ln248' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %add_ln248, i32 4, i32 15" [3dHLS.cpp:248]   --->   Operation 43 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i12.i6, i12 %tmp, i6 0" [3dHLS.cpp:248]   --->   Operation 44 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln248 = zext i18 %shl_ln1" [3dHLS.cpp:248]   --->   Operation 45 'zext' 'zext_ln248' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 46 [2/2] (0.61ns)   --->   "%call_ln248 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %top_buf_0, i32 %top_buf_1, i32 %top_buf_2, i32 %top_buf_3, i32 %top_buf_4, i32 %top_buf_5, i32 %top_buf_6, i32 %top_buf_7, i32 %top_buf_8, i32 %top_buf_9, i32 %top_buf_10, i32 %top_buf_11, i32 %top_buf_12, i32 %top_buf_13, i32 %top_buf_14, i32 %top_buf_15, i21 %zext_ln248" [3dHLS.cpp:248]   --->   Operation 46 'call' 'call_ln248' <Predicate = true> <Delay = 0.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 47 [1/1] (0.78ns)   --->   "%add_ln249 = add i17 %zext_ln247, i17 126976" [3dHLS.cpp:249]   --->   Operation 47 'add' 'add_ln249' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln249, i32 16" [3dHLS.cpp:249]   --->   Operation 48 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [1/1] (0.78ns)   --->   "%sub_ln249 = sub i16 4096, i16 %shl_ln" [3dHLS.cpp:249]   --->   Operation 49 'sub' 'sub_ln249' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln249_1 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %sub_ln249, i32 4, i32 15" [3dHLS.cpp:249]   --->   Operation 50 'partselect' 'trunc_ln249_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln249 = sext i12 %trunc_ln249_1" [3dHLS.cpp:249]   --->   Operation 51 'sext' 'sext_ln249' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 52 [1/1] (0.74ns)   --->   "%sub_ln249_1 = sub i13 0, i13 %sext_ln249" [3dHLS.cpp:249]   --->   Operation 52 'sub' 'sub_ln249_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln249_2 = partselect i13 @_ssdm_op_PartSelect.i13.i17.i32.i32, i17 %add_ln249, i32 4, i32 16" [3dHLS.cpp:249]   --->   Operation 53 'partselect' 'trunc_ln249_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (0.32ns)   --->   "%select_ln249 = select i1 %tmp_1, i13 %sub_ln249_1, i13 %trunc_ln249_2" [3dHLS.cpp:249]   --->   Operation 54 'select' 'select_ln249' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 3> <Delay = 0.00>
ST_13 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln248 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %top_buf_0, i32 %top_buf_1, i32 %top_buf_2, i32 %top_buf_3, i32 %top_buf_4, i32 %top_buf_5, i32 %top_buf_6, i32 %top_buf_7, i32 %top_buf_8, i32 %top_buf_9, i32 %top_buf_10, i32 %top_buf_11, i32 %top_buf_12, i32 %top_buf_13, i32 %top_buf_14, i32 %top_buf_15, i21 %zext_ln248" [3dHLS.cpp:248]   --->   Operation 55 'call' 'call_ln248' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 4> <Delay = 0.61>
ST_14 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i13.i6, i13 %select_ln249, i6 0" [3dHLS.cpp:249]   --->   Operation 56 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln249_1 = sext i19 %tmp_2" [3dHLS.cpp:249]   --->   Operation 57 'sext' 'sext_ln249_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 58 [2/2] (0.61ns)   --->   "%call_ln249 = call void @buffer_load, i512 %temp, i1 %load_flag_read, i32 %bottom_buf_0, i32 %bottom_buf_1, i32 %bottom_buf_2, i32 %bottom_buf_3, i32 %bottom_buf_4, i32 %bottom_buf_5, i32 %bottom_buf_6, i32 %bottom_buf_7, i32 %bottom_buf_8, i32 %bottom_buf_9, i32 %bottom_buf_10, i32 %bottom_buf_11, i32 %bottom_buf_12, i32 %bottom_buf_13, i32 %bottom_buf_14, i32 %bottom_buf_15, i21 %sext_ln249_1" [3dHLS.cpp:249]   --->   Operation 58 'call' 'call_ln249' <Predicate = true> <Delay = 0.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.899ns.

 <State 1>: 0.617ns
The critical path consists of the following:
	wire read on port 'load_flag' [53]  (0 ns)
	'call' operation ('call_ln235', 3dHLS.cpp:235) to 'buffer_load' [62]  (0.617 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0.617ns
The critical path consists of the following:
	'call' operation ('call_ln242', 3dHLS.cpp:242) to 'buffer_load' [58]  (0.617 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0.617ns
The critical path consists of the following:
	'call' operation ('call_ln243', 3dHLS.cpp:243) to 'buffer_load' [59]  (0.617 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0.617ns
The critical path consists of the following:
	'call' operation ('call_ln236', 3dHLS.cpp:236) to 'buffer_load' [63]  (0.617 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0.617ns
The critical path consists of the following:
	'call' operation ('call_ln237', 3dHLS.cpp:237) to 'buffer_load' [64]  (0.617 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 1.85ns
The critical path consists of the following:
	'sub' operation ('sub_ln249', 3dHLS.cpp:249) [79]  (0.785 ns)
	'sub' operation ('sub_ln249_1', 3dHLS.cpp:249) [82]  (0.745 ns)
	'select' operation ('select_ln249', 3dHLS.cpp:249) [84]  (0.321 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0.617ns
The critical path consists of the following:
	'call' operation ('call_ln249', 3dHLS.cpp:249) to 'buffer_load' [87]  (0.617 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
