==39178== Cachegrind, a cache and branch-prediction profiler
==39178== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39178== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39178== Command: ./sift .
==39178== 
--39178-- warning: L3 cache found, using its data for the LL simulation.
--39178-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39178-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==39178== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39178== (see section Limitations in user manual)
==39178== NOTE: further instances of this message will not be shown
==39178== 
==39178== I   refs:      3,167,698,658
==39178== I1  misses:            1,830
==39178== LLi misses:            1,820
==39178== I1  miss rate:          0.00%
==39178== LLi miss rate:          0.00%
==39178== 
==39178== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39178== D1  misses:        6,601,014  (  4,299,403 rd   +   2,301,611 wr)
==39178== LLd misses:        4,154,639  (  2,189,729 rd   +   1,964,910 wr)
==39178== D1  miss rate:           0.7% (        0.6%     +         0.8%  )
==39178== LLd miss rate:           0.4% (        0.3%     +         0.7%  )
==39178== 
==39178== LL refs:           6,602,844  (  4,301,233 rd   +   2,301,611 wr)
==39178== LL misses:         4,156,459  (  2,191,549 rd   +   1,964,910 wr)
==39178== LL miss rate:            0.1% (        0.1%     +         0.7%  )
