

================================================================
== Vivado HLS Report for 'Conv1DMac_new402'
================================================================
* Date:           Sat May 13 19:59:18 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.198|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  8388613|  8388613|  8388613|  8388613|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                                     |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        |                      Loop Name                      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  8388611|  8388611|         5|          1|          1|  8388608|    yes   |
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|     590|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|     580|
|Memory           |        8|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     147|
|Register         |        0|      -|     377|      96|
+-----------------+---------+-------+--------+--------+
|Total            |        8|      0|     377|    1413|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +----------------------------+------------------------+---------+-------+---+-----+
    |          Instance          |         Module         | BRAM_18K| DSP48E| FF| LUT |
    +----------------------------+------------------------+---------+-------+---+-----+
    |computeS2_mux_325yd2_x_U63  |computeS2_mux_325yd2_x  |        0|      0|  0|  145|
    |computeS2_mux_325yd2_x_U64  |computeS2_mux_325yd2_x  |        0|      0|  0|  145|
    |computeS2_mux_325yd2_x_U65  |computeS2_mux_325yd2_x  |        0|      0|  0|  145|
    |computeS2_mux_325yd2_x_U66  |computeS2_mux_325yd2_x  |        0|      0|  0|  145|
    +----------------------------+------------------------+---------+-------+---+-----+
    |Total                       |                        |        0|      0|  0|  580|
    +----------------------------+------------------------+---------+-------+---+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |          Memory          |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |weights7_m_weights_V_U    |Conv1DMac_new402_Aem  |        2|  0|   0|  4096|    7|     1|        28672|
    |weights7_m_weights_V_1_U  |Conv1DMac_new402_Bew  |        2|  0|   0|  4096|    8|     1|        32768|
    |weights7_m_weights_V_2_U  |Conv1DMac_new402_CeG  |        2|  0|   0|  4096|    7|     1|        28672|
    |weights7_m_weights_V_3_U  |Conv1DMac_new402_DeQ  |        2|  0|   0|  4096|    8|     1|        32768|
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                     |                      |        8|  0|   0| 16384|   30|     4|       122880|
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_1_fu_552_p2                |     *    |      0|  0|  41|           8|           8|
    |p_Val2_2_fu_622_p2                |     *    |      0|  0|  41|           7|           8|
    |p_Val2_3_fu_692_p2                |     *    |      0|  0|  41|           8|           8|
    |p_Val2_s_fu_482_p2                |     *    |      0|  0|  41|           7|           8|
    |indvar_flatten_next4_fu_317_p2    |     +    |      0|  0|  31|           1|          24|
    |indvar_flatten_op_fu_449_p2       |     +    |      0|  0|  21|          14|           1|
    |macRegisters_0_V_fu_784_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_1_V_fu_803_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_2_V_fu_822_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_3_V_fu_841_p2        |     +    |      0|  0|   8|           8|           8|
    |nm_1_fu_371_p2                    |     +    |      0|  0|  15|           1|           6|
    |p_Val2_20_1_fu_1010_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_20_2_fu_1085_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_20_3_fu_1160_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_5_fu_935_p2                |     +    |      0|  0|  15|           8|           8|
    |sf_1_fu_443_p2                    |     +    |      0|  0|  15|           8|           1|
    |tmp1_fu_778_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp2_fu_797_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp3_fu_816_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp4_fu_835_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp_44_fu_431_p2                  |     +    |      0|  0|  19|          12|          12|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_1_fu_789_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_2_fu_808_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_3_fu_827_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_fu_770_p2             |    and   |      0|  0|   2|           1|           1|
    |tmp_42_mid_fu_365_p2              |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten4_fu_311_p2       |   icmp   |      0|  0|  18|          24|          25|
    |exitcond_flatten_fu_323_p2        |   icmp   |      0|  0|  13|          14|          13|
    |tmp_203_1_fu_612_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_203_2_fu_682_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_203_3_fu_752_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_290_fu_359_p2                 |   icmp   |      0|  0|  13|           8|           9|
    |tmp_50_fu_542_p2                  |   icmp   |      0|  0|  11|           6|           1|
    |tmp_64_fu_437_p2                  |   icmp   |      0|  0|  11|           8|           7|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |tmp_270_fu_377_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_47_fu_518_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_53_fu_588_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_57_fu_658_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_61_fu_728_p2                  |    or    |      0|  0|   2|           1|           1|
    |indvar_flatten_next_fu_455_p3     |  select  |      0|  0|  14|           1|           1|
    |nm_mid2_fu_419_p3                 |  select  |      0|  0|   6|           1|           6|
    |nm_mid_fu_329_p3                  |  select  |      0|  0|   6|           1|           1|
    |nm_t_mid2_fu_411_p3               |  select  |      0|  0|   5|           1|           5|
    |nm_t_mid_fu_345_p3                |  select  |      0|  0|   5|           1|           1|
    |sf_mid2_fu_383_p3                 |  select  |      0|  0|   8|           1|           1|
    |tmp_41_mid2_fu_403_p3             |  select  |      0|  0|  12|           1|          12|
    |tmp_41_mid_fu_337_p3              |  select  |      0|  0|  12|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |not_exitcond_flatten_fu_353_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 590|         266|         277|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4    |   9|          2|    1|          2|
    |in_V_V_blk_n               |   9|          2|    1|          2|
    |indvar_flatten4_reg_235    |   9|          2|   24|         48|
    |indvar_flatten_reg_246     |   9|          2|   14|         28|
    |macRegisters_0_V_2_fu_154  |   9|          2|    8|         16|
    |macRegisters_1_V_2_fu_158  |   9|          2|    8|         16|
    |macRegisters_2_V_2_fu_162  |   9|          2|    8|         16|
    |macRegisters_3_V_2_fu_166  |   9|          2|    8|         16|
    |nm_reg_257                 |   9|          2|    6|         12|
    |out_V_V_blk_n              |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    |sf_reg_268                 |   9|          2|    8|         16|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 147|         32|   91|        184|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   3|   0|    3|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4     |   1|   0|    1|          0|
    |exitcond_flatten4_reg_1203  |   1|   0|    1|          0|
    |indvar_flatten4_reg_235     |  24|   0|   24|          0|
    |indvar_flatten_reg_246      |  14|   0|   14|          0|
    |macRegisters_0_V_2_fu_154   |   8|   0|    8|          0|
    |macRegisters_1_V_2_fu_158   |   8|   0|    8|          0|
    |macRegisters_2_V_2_fu_162   |   8|   0|    8|          0|
    |macRegisters_3_V_2_fu_166   |   8|   0|    8|          0|
    |nm_reg_257                  |   6|   0|    6|          0|
    |nm_t_mid2_reg_1212          |   5|   0|    5|          0|
    |p_Val2_20_1_reg_1329        |   8|   0|    8|          0|
    |p_Val2_20_2_reg_1334        |   8|   0|    8|          0|
    |p_Val2_20_3_reg_1339        |   8|   0|    8|          0|
    |p_Val2_5_reg_1324           |   8|   0|    8|          0|
    |p_Val2_75_1_reg_1279        |   8|   0|    8|          0|
    |p_Val2_75_3_reg_1309        |   8|   0|    8|          0|
    |sf_reg_268                  |   8|   0|    8|          0|
    |start_once_reg              |   1|   0|    1|          0|
    |tmp_203_1_reg_1289          |   1|   0|    1|          0|
    |tmp_203_2_reg_1304          |   1|   0|    1|          0|
    |tmp_203_3_reg_1319          |   1|   0|    1|          0|
    |tmp_327_reg_1269            |   1|   0|    1|          0|
    |tmp_330_reg_1284            |   1|   0|    1|          0|
    |tmp_333_reg_1299            |   1|   0|    1|          0|
    |tmp_336_reg_1314            |   1|   0|    1|          0|
    |tmp_44_reg_1225             |  12|   0|   12|          0|
    |tmp_50_reg_1274             |   1|   0|    1|          0|
    |tmp_64_reg_1230             |   1|   0|    1|          0|
    |tmp_67_reg_1294             |   8|   0|    8|          0|
    |tmp_s_reg_1264              |   8|   0|    8|          0|
    |exitcond_flatten4_reg_1203  |  64|  32|    1|          0|
    |nm_t_mid2_reg_1212          |  64|  32|    5|          0|
    |tmp_64_reg_1230             |  64|  32|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 377|  96|  192|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------+-----+-----+------------+------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Conv1DMac_new402 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Conv1DMac_new402 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Conv1DMac_new402 | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | Conv1DMac_new402 | return value |
|ap_done         | out |    1| ap_ctrl_hs | Conv1DMac_new402 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | Conv1DMac_new402 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Conv1DMac_new402 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Conv1DMac_new402 | return value |
|start_out       | out |    1| ap_ctrl_hs | Conv1DMac_new402 | return value |
|start_write     | out |    1| ap_ctrl_hs | Conv1DMac_new402 | return value |
|in_V_V_dout     |  in |    8|   ap_fifo  |      in_V_V      |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |      in_V_V      |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |      in_V_V      |    pointer   |
|out_V_V_din     | out |   32|   ap_fifo  |      out_V_V     |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |      out_V_V     |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |      out_V_V     |    pointer   |
+----------------+-----+-----+------------+------------------+--------------+

