Oh no...

Cycle: 42
MARS instruction number: 36	Instruction: addiu $29,$29,-32
Expected:	Register Write to Reg: 0x1D Val: 0x10010FB8
Got     :	Register Write to Reg: 0x01 Val: 0x00400000
Incorrect write

Cycle: 43
MARS instruction number: 40	Instruction: sw $30,28($29)
Expected:	Memory Write to Addr: 0x10010FD4 Val: 0x10010FD8
Got     :	Register Write to Reg: 0x1D Val: 0x10010FB8
Wrote to incorrect structure

Cycle: 46
MARS instruction number: 41	Instruction: addu $30,$0,$29
Expected:	Register Write to Reg: 0x1E Val: 0x10010FB8
Got     :	Memory Write to Addr: 0x10010FD4 Val: 0x10010FD8
Wrote to incorrect structure

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


