<module name="RTI0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="RTI_GCTRL" acronym="RTI_GCTRL" offset="0x0" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="COS" width="1" begin="15" end="15" resetval="0x0" description="Continue On Suspend. This bit determines if both counters are stopped when the device goes into debug mode or if they continue counting." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="14" end="2" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="CNT1EN" width="1" begin="1" end="1" resetval="0x0" description="Counter 1 Enable." range="" rwaccess="RW"/>
    <bitfield id="CNT0EN" width="1" begin="0" end="0" resetval="0x0" description="Counter 0 Enable. The CNT0EN bit starts and stops the operation of counter block0 (UC0 and FRC0)." range="" rwaccess="RW"/>
  </register>
  <register id="RTI_TBCTRL" acronym="RTI_TBCTRL" offset="0x4" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INC" width="1" begin="1" end="1" resetval="0x0" description="This bit determines whether the Free Running Counter 0 is automatically incremented if a failing clock on the NTUx signal is detected." range="" rwaccess="RW"/>
    <bitfield id="TBEXT" width="1" begin="0" end="0" resetval="0x0" description="The Timebase External bit selects whether the Free Running Counter 0 is clocked by the internal Up Counter 0 or from the external signal NTUx. Since setting the TBEXT bit to 1 resets Up Counter 0, Free Running Counter 0 will not be incremented in this occurence. The only source which is able to increment Free Running Counter 0 is NTUx. When the Timebase Supervisor circuit detects a missing clockedge, then the TBEXT bit is reset. The selection if the external signal should be used, can only be done by software." range="" rwaccess="RW"/>
  </register>
  <register id="RTI_CAPCTRL" acronym="RTI_CAPCTRL" offset="0x8" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAPCNTR1" width="1" begin="1" end="1" resetval="0x0" description="Capture Counter 1." range="" rwaccess="RW"/>
    <bitfield id="CAPCNTR0" width="1" begin="0" end="0" resetval="0x0" description="Capture Counter 0. This bit determines, which external interrupt source triggers a capture event of both UC0 and FRC0." range="" rwaccess="RW"/>
  </register>
  <register id="RTI_COMPCTRL" acronym="RTI_COMPCTRL" offset="0xC" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="COMPSEL3" width="1" begin="12" end="12" resetval="0x0" description="Compare Select 3. This bit determines the counter with which the compare value hold in compare register 3 is compared." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="COMPSEL2" width="1" begin="8" end="8" resetval="0x0" description="Compare Select 2. This bit determines the counter with which the compare value hold in compare register 2 is compared." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="COMPSEL1" width="1" begin="4" end="4" resetval="0x0" description="Compare Select 1. This bit determines the counter with which the compare value hold in compare register 1 is compared." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="COMPSEL0" width="1" begin="0" end="0" resetval="0x0" description="Compare Select 0. This bit determines the counter with which the compare value hold in compare register 0 is compared." range="" rwaccess="RW"/>
  </register>
  <register id="RTI_FRC0" acronym="RTI_FRC0" offset="0x10" width="32" description="This registers holds the current value of the Free Running Counter 0 and will be updated continuously.">
    <bitfield id="FRC0" width="32" begin="31" end="0" resetval="0x0" description="Free Running Counter 0. This registers holds the current value of the Free Running Counter 0 and will be updated continuously." range="" rwaccess="RW"/>
  </register>
  <register id="RTI_UC0" acronym="RTI_UC0" offset="0x14" width="32" description="">
    <bitfield id="UC0" width="32" begin="31" end="0" resetval="0x0" description="Up Counter 0. This registers holds the current value of the Up Counter 0 and prescales the RTI clock. It will be only updated by a previous read of Free Running Counter 0. This gives effectively a 64 bit read of both counters, without having the problem of a counter being updated between two consecutive reads on Up Counter 0 and Free Running Counter 0." range="" rwaccess="RW"/>
  </register>
  <register id="RTI_CPUC0" acronym="RTI_CPUC0" offset="0x18" width="32" description="">
    <bitfield id="CPUC0" width="32" begin="31" end="0" resetval="0x0" description="Compare Up Counter 0. This registers holds the compare value, which is compared with the Up Counter 0. When the compare matches, Free Running counter 0 is incremented. The Up Counter is set to zero when the counter value matches the CPUC0 value. The value set in this prescales the RTI." range="" rwaccess="RW"/>
  </register>
  <register id="RTI_CAFRC0" acronym="RTI_CAFRC0" offset="0x20" width="32" description="">
    <bitfield id="CAFRC0" width="32" begin="31" end="0" resetval="0x0" description="Capture Free Running Counter 0. This registers captures the current value of the Free Running Counter 0 when an event occurs, controlled by the external capture control block." range="" rwaccess="R"/>
  </register>
  <register id="RTI_CAUC0" acronym="RTI_CAUC0" offset="0x24" width="32" description="">
    <bitfield id="CAUC0" width="32" begin="31" end="0" resetval="0x0" description="Capture Up Counter 0. This registers captures the current value of the Up Counter 0 when an event occurs, controlled by the external capture control block. The read sequence has to be the same as with Up Counter 0 and Free Running Counter 0. So the" range="" rwaccess="R"/>
  </register>
  <register id="RTI_FRC1" acronym="RTI_FRC1" offset="0x30" width="32" description="">
    <bitfield id="FRC1" width="32" begin="31" end="0" resetval="0x0" description="Free Running Counter 1. This registers holds the current value of the Free Running Counter 1 and will be updated continuously." range="" rwaccess="RW"/>
  </register>
  <register id="RTI_UC1" acronym="RTI_UC1" offset="0x34" width="32" description="">
    <bitfield id="UC1" width="32" begin="31" end="0" resetval="0x0" description="Up Counter 1. This registers holds the current value of the Up Counter 1 and prescales the RTI clock. It will be only updated by a previous read of Free Running Counter 1. This gives effectively a 64 bit read of both counters, without having the problem of a counter being updated between two consecutive reads on Up Counter 1 and Free Running Counter 1." range="" rwaccess="RW"/>
  </register>
  <register id="RTI_CPUC1" acronym="RTI_CPUC1" offset="0x38" width="32" description="">
    <bitfield id="CPUC1" width="32" begin="31" end="0" resetval="0x0" description="Compare Up Counter 1. This registers holds the compare value, which is compared with the Up Counter 1. When the compare matches, Free Running counter 1 is incremented. The Up Counter is set to zero when the counter value matches the CPUC1 value. The value set in this prescales the RTI." range="" rwaccess="RW"/>
  </register>
  <register id="RTI_CAFRC1" acronym="RTI_CAFRC1" offset="0x40" width="32" description="">
    <bitfield id="CAFRC1" width="32" begin="31" end="0" resetval="0x0" description="Capture Free Running Counter 1. This registers captures the current value of the Free Running Counter 1 when an event occurs, controlled by the external capture control block." range="" rwaccess="R"/>
  </register>
  <register id="RTI_CAUC1" acronym="RTI_CAUC1" offset="0x44" width="32" description="">
    <bitfield id="CAUC1" width="32" begin="31" end="0" resetval="0x0" description="Capture Up Counter 1. This registers captures the current value of the Up Counter 1 when an event occurs, controlled by the external capture control block. The read sequence has to be the same as with Up Counter 1 and Free Running Counter 1. So the" range="" rwaccess="R"/>
  </register>
  <register id="RTI_COMP0" acronym="RTI_COMP0" offset="0x50" width="32" description="">
    <bitfield id="COMP0" width="32" begin="31" end="0" resetval="0x0" description="Compare 0. This registers holds a compare value, which is compared with the counter selected in the compare control logic. If the Free Running Counter matches the compare value, an interrupt is flagged. With this register it is also possible to initiate a DMA request." range="" rwaccess="RW"/>
  </register>
  <register id="RTI_UDCP0" acronym="RTI_UDCP0" offset="0x54" width="32" description="">
    <bitfield id="UDCP0" width="32" begin="31" end="0" resetval="0x0" description="Update Compare 0 Register. This registers holds a value, which is added to the value in the compare 0 register each time a compare matches. This gives the possibility to generate periodic interrupts without software intervention." range="" rwaccess="RW"/>
  </register>
  <register id="RTI_COMP1" acronym="RTI_COMP1" offset="0x58" width="32" description="">
    <bitfield id="COMP1" width="32" begin="31" end="0" resetval="0x0" description="Compare 1. This registers holds a compare value, which is compared with the counter selected in the compare control logic. If the Free Running Counter matches the compare value, an interrupt is flagged. With this register it is also possible to initiate a DMA request." range="" rwaccess="RW"/>
  </register>
  <register id="RTI_UDCP1" acronym="RTI_UDCP1" offset="0x5C" width="32" description="">
    <bitfield id="UDCP1" width="32" begin="31" end="0" resetval="0x0" description="Update Compare 1 Register. This registers holds a value, which is added to the value in the compare 1 register each time a compare matches. This gives the possibility to generate periodic interrupts without software intervention." range="" rwaccess="RW"/>
  </register>
  <register id="RTI_COMP2" acronym="RTI_COMP2" offset="0x60" width="32" description="">
    <bitfield id="COMP2" width="32" begin="31" end="0" resetval="0x0" description="Compare 2. This registers holds a compare value, which is compared with the counter selected in the compare control logic. If the Free Running Counter matches the compare value, an interrupt is flagged. With this register it is also possible to initiate a DMA request." range="" rwaccess="RW"/>
  </register>
  <register id="RTI_UDCP2" acronym="RTI_UDCP2" offset="0x64" width="32" description="This registers holds a value, which is added to the value in the compare 2 register each time a compare matches. This gives the possibility to generate periodic interrupts without software intervention.">
    <bitfield id="UDCP2" width="32" begin="31" end="0" resetval="0x0" description="Update Compare 2 Register. This registers holds a value, which is added to the value in the compare 2 register each time a compare matches. This gives the possibility to generate periodic interrupts without software intervention." range="" rwaccess="RW"/>
  </register>
  <register id="RTI_COMP3" acronym="RTI_COMP3" offset="0x68" width="32" description="">
    <bitfield id="COMP3" width="32" begin="31" end="0" resetval="0x0" description="Compare 3. This registers holds a compare value, which is compared with the counter selected in the compare control logic. If the Free Running Counter matches the compare value, an interrupt is flagged. With this register it is also possible to initiate a DMA request." range="" rwaccess="RW"/>
  </register>
  <register id="RTI_UDCP3" acronym="RTI_UDCP3" offset="0x6C" width="32" description="">
    <bitfield id="UDCP3" width="32" begin="31" end="0" resetval="0x0" description="Update Compare 3 Register. This registers holds a value, which is added to the value in the compare 3 register each time a compare matches. This gives the possibility to generate periodic interrupts without software intervention." range="" rwaccess="RW"/>
  </register>
  <register id="RTI_TBLCOMP" acronym="RTI_TBLCOMP" offset="0x70" width="32" description="">
    <bitfield id="TBLCOMP" width="32" begin="31" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="RTI_TBHCOMP" acronym="RTI_TBHCOMP" offset="0x74" width="32" description="">
    <bitfield id="TBHCOMP" width="32" begin="31" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="RTI_SETINT" acronym="RTI_SETINT" offset="0x80" width="32" description="This register prevents the necessity of a read-modify-write operation if a particular interrupt should be enabled. Some of the RTI features described in this section may not be supported on this family of devices. For more information, see , RTI Not Supported Features.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SETOVL1INT" width="1" begin="18" end="18" resetval="0x0" description="Set Free Running Counter 1 Overflow Interrupt." range="" rwaccess="RW1S"/>
    <bitfield id="SETOVL0INT" width="1" begin="17" end="17" resetval="0x0" description="Set Free Running Counter 0 Overflow Interrupt." range="" rwaccess="RW1S"/>
    <bitfield id="SETTBINT" width="1" begin="16" end="16" resetval="0x0" description="User and privilege mode (read):" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SETDMA3" width="1" begin="11" end="11" resetval="0x0" description="Set Compare DMA Request 3." range="" rwaccess="RW1S"/>
    <bitfield id="SETDMA2" width="1" begin="10" end="10" resetval="0x0" description="Set Compare DMA Request 2." range="" rwaccess="RW1S"/>
    <bitfield id="SETDMA1" width="1" begin="9" end="9" resetval="0x0" description="Set Compare DMA Request 1." range="" rwaccess="RW1S"/>
    <bitfield id="SETDMA0" width="1" begin="8" end="8" resetval="0x0" description="Set Compare DMA Request 0." range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SETINT3" width="1" begin="3" end="3" resetval="0x0" description="Set Compare Interrupt 3." range="" rwaccess="RW1S"/>
    <bitfield id="SETINT2" width="1" begin="2" end="2" resetval="0x0" description="Set Compare Interrupt 2." range="" rwaccess="RW1S"/>
    <bitfield id="SETINT1" width="1" begin="1" end="1" resetval="0x0" description="Set Compare Interrupt 1." range="" rwaccess="RW1S"/>
    <bitfield id="SETINT0" width="1" begin="0" end="0" resetval="0x0" description="Set Compare Interrupt 0." range="" rwaccess="RW1S"/>
  </register>
  <register id="RTI_CLEARINT" acronym="RTI_CLEARINT" offset="0x84" width="32" description="This register prevents the necessity of a read-modify-write operation if a particular interrupt should be disabled. Some of the RTI features described in this section may not be supported on this family of devices. For more information, see , RTI Not Supported Features.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLEAROVL1INT" width="1" begin="18" end="18" resetval="0x0" description="Clear Free Running Counter 1 Overflow Interrupt." range="" rwaccess="RW1C"/>
    <bitfield id="CLEAROVL0INT" width="1" begin="17" end="17" resetval="0x0" description="Clear Free Running Counter 0 Overflow Interrupt." range="" rwaccess="RW1C"/>
    <bitfield id="CLEARTBINT" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLEARDMA3" width="1" begin="11" end="11" resetval="0x0" description="Clear Compare DMA Request 3." range="" rwaccess="RW1C"/>
    <bitfield id="CLEARDMA2" width="1" begin="10" end="10" resetval="0x0" description="Clear Compare DMA Request 2." range="" rwaccess="RW1C"/>
    <bitfield id="CLEARDMA1" width="1" begin="9" end="9" resetval="0x0" description="Clear Compare DMA Request 1." range="" rwaccess="RW1C"/>
    <bitfield id="CLEARDMA0" width="1" begin="8" end="8" resetval="0x0" description="Clear Compare DMA Request 0." range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLEARINT3" width="1" begin="3" end="3" resetval="0x0" description="Clear Compare Interrupt 3." range="" rwaccess="RW1C"/>
    <bitfield id="CLEARINT2" width="1" begin="2" end="2" resetval="0x0" description="Clear Compare Interrupt 2." range="" rwaccess="RW1C"/>
    <bitfield id="CLEARINT1" width="1" begin="1" end="1" resetval="0x0" description="Clear Compare Interrupt 1." range="" rwaccess="RW1C"/>
    <bitfield id="CLEARINT0" width="1" begin="0" end="0" resetval="0x0" description="Clear Compare Interrupt 0." range="" rwaccess="RW1C"/>
  </register>
  <register id="RTI_INTFLAG" acronym="RTI_INTFLAG" offset="0x88" width="32" description="The corresponding flags are set at every compare match of Free Running Counterx and RTICOMPx value, regardless if the interrupt is enabled or not.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVL1INT" width="1" begin="18" end="18" resetval="0x0" description="Free Running Counter 1 Overflow Interrupt Flag." range="" rwaccess="RW1C"/>
    <bitfield id="OVL0INT" width="1" begin="17" end="17" resetval="0x0" description="Free Running Counter 0 Overflow Interrupt Flag." range="" rwaccess="RW1C"/>
    <bitfield id="TBINT" width="1" begin="16" end="16" resetval="0x0" description="User and privilege mode (read): this flag is set when the TBEXT bit is cleared by detection of a missing external clockedge. It will not be set by clearing TBEXT by software." range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Flag 3." range="" rwaccess="RW1C"/>
    <bitfield id="INT2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Flag 2." range="" rwaccess="RW1C"/>
    <bitfield id="INT1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Flag 1." range="" rwaccess="RW1C"/>
    <bitfield id="INT0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Flag 0." range="" rwaccess="RW1C"/>
  </register>
  <register id="RTI_DWDCTRL" acronym="RTI_DWDCTRL" offset="0x90" width="32" description="Some of the RTI features described in this section may not be supported on this family of devices. For more information, see , RTI Not Supported Features. This register's functionality is dependent on whether the DWD is implemented to be always enabled or not. If the DWD is always enabled, then the DWD is automatically enabled after system reset is released and cannot be disabled by software. In that case, this register is redundant and any writes to this register have no effect on the DWD functionality. If, however, the DWD is not enabled upon release of system reset, then the software has to write to the DWDCTRL field in order to enable the DWD, as described below. Once enabled, the watchdog can only be disabled by a system reset. The application cannot disable the watchdog. The register also implements a one-time-write constraint. That is, once the application writes to this register to enable the watchdog, all further writes are ignored.">
    <bitfield id="DWDCTRL" width="32" begin="31" end="0" resetval="0x5312ACED" description="Digital Watchdog Control." range="" rwaccess="RW"/>
  </register>
  <register id="RTI_DWDPRLD" acronym="RTI_DWDPRLD" offset="0x94" width="32" description="Some of the RTI features described in this section may not be supported on this family of devices. For more information, see , RTI Not Supported Features.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DWDPRLD" width="12" begin="11" end="0" resetval="0xFFF" description="Digital Watchdog Preload Value." range="" rwaccess="RW"/>
  </register>
  <register id="RTI_WDSTATUS" acronym="RTI_WDSTATUS" offset="0x98" width="32" description="Some of the RTI features described in this section may not be supported on this family of devices. For more information, see , RTI Not Supported Features. The values of the following status bits will not be affected by a system reset. These bits are cleared by a power up reset, or by the application.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DWWD_ST" width="1" begin="5" end="5" resetval="0x0" description="Windowed Watchdog Status. This bit denotes whether the time-window defined by the windowed watchdog configuration has been violated, or if a wrong key or key sequence was written to service the watchdog." range="" rwaccess="RW1C"/>
    <bitfield id="END" width="1" begin="4" end="4" resetval="0x0" description="Windowed Watchdog End Time Violation Status. This bit denotes whether the end-time defined by the windowed watchdog configuration has been violated. This bit is effectively a copy of the DWD ST status flag." range="" rwaccess="RW1C"/>
    <bitfield id="START" width="1" begin="3" end="3" resetval="0x0" description="Windowed Watchdog End Time Violation Status. This bit denotes whether the start-time defined by the windowed watchdog configuration has been violated. This indicates that the WWD was serviced before the service window was opened." range="" rwaccess="RW1C"/>
    <bitfield id="KEYST" width="1" begin="2" end="2" resetval="0x0" description="Watchdog KeyStatus. This bit denotes a reset generated by a wrong key or a wrong key-sequence written to the" range="" rwaccess="RW1C"/>
    <bitfield id="DWDST" width="1" begin="1" end="1" resetval="0x0" description="Digital Watchdog Status. Status flag and is maintained for compatibility reasons." range="" rwaccess="RW1C"/>
    <bitfield id="AWDST" width="1" begin="0" end="0" resetval="0x0" description="Analog Watchdog Status." range="" rwaccess="RW1C"/>
  </register>
  <register id="RTI_WDKEY" acronym="RTI_WDKEY" offset="0x9C" width="32" description="Some of the RTI features described in this section may not be supported on this family of devices. For more information, see , RTI Not Supported Features.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WDKEY" width="16" begin="15" end="0" resetval="0xA35C" description="Watchdog Key.Example of a WDKEY sequenceStep -&amp;amp;gt; Value written to WDKEY -&amp;amp;gt; Result1 -&amp;amp;gt; 0x0A35C -&amp;amp;gt; No Action2 -&amp;amp;gt; 0x0A35C -&amp;amp;gt; No Action3 -&amp;amp;gt; 0x0E51A -&amp;amp;gt; WDKEY is enabled for reset by next 0x0A35C4 -&amp;amp;gt; 0x0E51A -&amp;amp;gt; WDKEY is enabled for reset by next 0x0A35C5 -&amp;amp;gt; 0x0E51A -&amp;amp;gt; WDKEY is enabled for reset by next 0x0A35C6 -&amp;amp;gt; 0x0A35C -&amp;amp;gt; Watchdog is reset7 -&amp;amp;gt; 0x0A35C -&amp;amp;gt; No Action8 -&amp;amp;gt; 0x0E51A -&amp;amp;gt; WDKEY is enabled for reset by next 0x0A35C9 -&amp;amp;gt; 0x0A35C -&amp;amp;gt; Watchdog is reset10 -&amp;amp;gt; 0x0E51A -&amp;amp;gt; WDKEY is enabled for reset by next 0x0A35C11 -&amp;amp;gt; 0x02345 -&amp;amp;gt; System reset; incorrect value written to WDKEY" range="" rwaccess="RW"/>
  </register>
  <register id="RTI_DWDCNTR" acronym="RTI_DWDCNTR" offset="0xA0" width="32" description="Some of the RTI features described in this section may not be supported on this family of devices. For more information, see , RTI Not Supported Features.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DWDCNTR" width="25" begin="24" end="0" resetval="0x002DFFFF" description="Digital Watchdog Down Counter. The value of the DWDCNTR after a system reset is 002D FFFFh. When the DWD is enabled and the DWD counter starts counting down from this value with an RTI_FCLK time base of 3 MHz, a watchdog reset will be generated in 1 second." range="" rwaccess="R"/>
  </register>
  <register id="RTI_WWDRXNCTRL" acronym="RTI_WWDRXNCTRL" offset="0xA4" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WWDRXN" width="4" begin="3" end="0" resetval="0x5" description="Digital Windowed Watchdog Reaction." range="" rwaccess="RW"/>
  </register>
  <register id="RTI_WWDSIZECTRL" acronym="RTI_WWDSIZECTRL" offset="0xA8" width="32" description="">
    <bitfield id="WWDSIZE" width="32" begin="31" end="0" resetval="0x5" description="Digital Windowed Watchdog Window Size." range="" rwaccess="RW"/>
  </register>
  <register id="RTI_INTCLRENABLE" acronym="RTI_INTCLRENABLE" offset="0xAC" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INTCLRENABLE3" width="4" begin="27" end="24" resetval="0x5" description="Enables the auto-clear functionality on the compare 3 interrupt." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INTCLRENABLE2" width="4" begin="19" end="16" resetval="0x5" description="Enables the auto-clear functionality on the compare 2 interrupt." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INTCLRENABLE1" width="4" begin="11" end="8" resetval="0x5" description="Enables the auto-clear functionality on the compare 1 interrupt." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INTCLRENABLE0" width="4" begin="3" end="0" resetval="0x5" description="Enables the auto-clear functionality on the compare 0 interrupt." range="" rwaccess="RW"/>
  </register>
  <register id="RTI_COMP0CLR" acronym="RTI_COMP0CLR" offset="0xB0" width="32" description="">
    <bitfield id="COMP0CLR" width="32" begin="31" end="0" resetval="0x0" description="Compare 0 Clear. This registers holds a compare value, which is compared with the counter selected in the compare control logic. If the Free Running Counter matches the compare value, the compare 0 interrupt or DMA request line is cleared." range="" rwaccess="RW"/>
  </register>
  <register id="RTI_COMP1CLR" acronym="RTI_COMP1CLR" offset="0xB4" width="32" description="">
    <bitfield id="COMP1CLR" width="32" begin="31" end="0" resetval="0x0" description="Compare 1 Clear. This registers holds a compare value, which is compared with the counter selected in the compare control logic. If the Free Running Counter matches the compare value, the compare 1 interrupt or DMA request line is cleared." range="" rwaccess="RW"/>
  </register>
  <register id="RTI_COMP2CLR" acronym="RTI_COMP2CLR" offset="0xB8" width="32" description="">
    <bitfield id="COMP2CLR" width="32" begin="31" end="0" resetval="0x0" description="Compare 2 Clear. This registers holds a compare value, which is compared with the counter selected in the compare control logic. If the Free Running Counter matches the compare value, the compare 2 interrupt or DMA request line is cleared." range="" rwaccess="RW"/>
  </register>
  <register id="RTI_COMP3CLR" acronym="RTI_COMP3CLR" offset="0xBC" width="32" description="">
    <bitfield id="COMP3CLR" width="32" begin="31" end="0" resetval="0x0" description="Compare 3 Clear. This registers holds a compare value, which is compared with the counter selected in the compare control logic. If the Free Running Counter matches the compare value, the compare 3 interrupt or DMA request line is cleared." range="" rwaccess="RW"/>
  </register>
</module>
