#contributor : Aaron , generated by script from template provided by Xilinx
#name : S3_OFDDRCPE
#key:S3_OFDDRCPE
# --

OFDDRCPE U_OFDDRCPE (
   .Q(Q),      // Data output (connect directly to top-level port)
   .C0(C0),    // 0 degree clock input
   .C1(C1),    // 180 degree clock input
   .CE(CE),    // Clock enable input
   .CLR(CLR),  // Asynchronous reset input
   .D0(D0),    // Posedge data input
   .D1(D1),    // Negedge data input
   .PRE(PRE)   // Asynchronous preset input
);
  
