--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml privateKeyGen.twx privateKeyGen.ncd -o privateKeyGen.twr
privateKeyGen.pcf

Design file:              privateKeyGen.ncd
Physical constraint file: privateKeyGen.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
e<0>        |    5.276(R)|      SLOW  |   -1.562(R)|      FAST  |clk_BUFGP         |   0.000|
e<1>        |    5.584(R)|      SLOW  |   -1.766(R)|      FAST  |clk_BUFGP         |   0.000|
e<2>        |    5.663(R)|      SLOW  |   -1.770(R)|      FAST  |clk_BUFGP         |   0.000|
e<3>        |    5.415(R)|      SLOW  |   -1.640(R)|      FAST  |clk_BUFGP         |   0.000|
e<4>        |    5.541(R)|      SLOW  |   -1.738(R)|      FAST  |clk_BUFGP         |   0.000|
e<5>        |    5.667(R)|      SLOW  |   -1.824(R)|      FAST  |clk_BUFGP         |   0.000|
e<6>        |    5.913(R)|      SLOW  |   -2.033(R)|      FAST  |clk_BUFGP         |   0.000|
e<7>        |    6.003(R)|      SLOW  |   -2.090(R)|      FAST  |clk_BUFGP         |   0.000|
e<8>        |    5.577(R)|      SLOW  |   -1.784(R)|      FAST  |clk_BUFGP         |   0.000|
e<9>        |    5.750(R)|      SLOW  |   -1.905(R)|      FAST  |clk_BUFGP         |   0.000|
e<10>       |    6.124(R)|      SLOW  |   -2.163(R)|      FAST  |clk_BUFGP         |   0.000|
e<11>       |    5.860(R)|      SLOW  |   -2.028(R)|      FAST  |clk_BUFGP         |   0.000|
totient<0>  |   29.687(R)|      SLOW  |   -1.956(R)|      FAST  |clk_BUFGP         |   0.000|
totient<1>  |   29.132(R)|      SLOW  |   -2.051(R)|      FAST  |clk_BUFGP         |   0.000|
totient<2>  |   29.589(R)|      SLOW  |   -1.988(R)|      FAST  |clk_BUFGP         |   0.000|
totient<3>  |   29.878(R)|      SLOW  |   -2.248(R)|      FAST  |clk_BUFGP         |   0.000|
totient<4>  |   30.089(R)|      SLOW  |   -2.024(R)|      FAST  |clk_BUFGP         |   0.000|
totient<5>  |   29.316(R)|      SLOW  |   -1.960(R)|      FAST  |clk_BUFGP         |   0.000|
totient<6>  |   30.383(R)|      SLOW  |   -1.952(R)|      FAST  |clk_BUFGP         |   0.000|
totient<7>  |   29.768(R)|      SLOW  |   -1.934(R)|      FAST  |clk_BUFGP         |   0.000|
totient<8>  |   31.388(R)|      SLOW  |   -1.942(R)|      FAST  |clk_BUFGP         |   0.000|
totient<9>  |   30.940(R)|      SLOW  |   -1.927(R)|      FAST  |clk_BUFGP         |   0.000|
totient<10> |   31.577(R)|      SLOW  |   -2.456(R)|      FAST  |clk_BUFGP         |   0.000|
totient<11> |   31.313(R)|      SLOW  |   -2.049(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
d<0>        |         9.436(R)|      SLOW  |         5.245(R)|      FAST  |clk_BUFGP         |   0.000|
d<1>        |         9.257(R)|      SLOW  |         5.130(R)|      FAST  |clk_BUFGP         |   0.000|
d<2>        |         8.721(R)|      SLOW  |         4.765(R)|      FAST  |clk_BUFGP         |   0.000|
d<3>        |         8.843(R)|      SLOW  |         4.840(R)|      FAST  |clk_BUFGP         |   0.000|
d<4>        |         8.712(R)|      SLOW  |         4.760(R)|      FAST  |clk_BUFGP         |   0.000|
d<5>        |         7.508(R)|      SLOW  |         3.998(R)|      FAST  |clk_BUFGP         |   0.000|
d<6>        |         8.763(R)|      SLOW  |         4.749(R)|      FAST  |clk_BUFGP         |   0.000|
d<7>        |         7.543(R)|      SLOW  |         3.994(R)|      FAST  |clk_BUFGP         |   0.000|
d<8>        |         8.643(R)|      SLOW  |         4.706(R)|      FAST  |clk_BUFGP         |   0.000|
d<9>        |         7.332(R)|      SLOW  |         3.873(R)|      FAST  |clk_BUFGP         |   0.000|
d<10>       |         7.483(R)|      SLOW  |         3.962(R)|      FAST  |clk_BUFGP         |   0.000|
d<11>       |         7.649(R)|      SLOW  |         4.083(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   28.461|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Dec  3 05:21:58 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 386 MB



