always @(posedge clk) begin
    if (reset)
        q <= 4'd0;
    else if (slowena) begin
        if (q == 4'd9)
            q <= 4'd0;
        else
            q <= q + 1'b1;
    end
end

endmodule