Return-Path: <linux-kernel+bounces-748852-lists+linux-kernel=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from am.mirrors.kernel.org (am.mirrors.kernel.org [IPv6:2604:1380:4601:e00::3])
	by mail.lfdr.de (Postfix) with ESMTPS id C798BB146BD
	for <lists+linux-kernel@lfdr.de>; Tue, 29 Jul 2025 05:21:50 +0200 (CEST)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by am.mirrors.kernel.org (Postfix) with ESMTPS id E3EAF1AA07A1
	for <lists+linux-kernel@lfdr.de>; Tue, 29 Jul 2025 03:22:08 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id CB37321C9E1;
	Tue, 29 Jul 2025 03:21:42 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="jCTS3M47"
Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.21])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id EF505286A9;
	Tue, 29 Jul 2025 03:21:39 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.21
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1753759302; cv=none; b=gKBMN8K/vjouDjLFIcb/LY+/6PnU1sL1mkq9uoW3gatJ5VEjJHtclvq85sfPATuUWYltpk98cvKNdJ6jiCiERVncDfmmvjFTkHKx8krPHH21n1XsTr8sOPrsSoqnakgJJk/wFlETpKtkze5xnAMVrvVqSWZJrDhWD/poJUor5nY=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1753759302; c=relaxed/simple;
	bh=W79zxZ/SroVgb+ij5JNpIzrVPEqrbWWkaQW6E8YfT7E=;
	h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From:
	 In-Reply-To:Content-Type; b=ppEkpeC4Rd/9LShs5fO/jpxN0pyyHN9KgCyP/GQ7cl+XRgbskCuoPGQm/94Q2zESElLxeTJTgZKTOuM0Lm0rkkOMgsfXTuRyvI/J5nIAW7/O//zXEZzT2CuCeyusyx/eaeHK5Q/t9XXdvyrJOcW0pZcUEr8BMsXdYEpwQ7j/CSI=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com; spf=none smtp.mailfrom=linux.intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=jCTS3M47; arc=none smtp.client-ip=198.175.65.21
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com
Authentication-Results: smtp.subspace.kernel.org; spf=none smtp.mailfrom=linux.intel.com
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
  d=intel.com; i=@intel.com; q=dns/txt; s=Intel;
  t=1753759300; x=1785295300;
  h=message-id:date:mime-version:subject:to:cc:references:
   from:in-reply-to:content-transfer-encoding;
  bh=W79zxZ/SroVgb+ij5JNpIzrVPEqrbWWkaQW6E8YfT7E=;
  b=jCTS3M47zScPx4K01zOJEEyY8s6+z+BQo8XuWonUjYjCH/QzzxFiq06Y
   rTBqdOFsQFfmR3dMww31H401P0bH1Em2uRbiMWHxPyJaBNsWFyaBbw3Cl
   4YbEGG0xo5Ka1Zqk9dkcyNv1l/MnTzAXgJBKs99/XTVNNA8Z083hDky+Z
   9I3PQF8TobhJY7SYGiovhTpzq1ZAfr2jfzkxpS50StZpEdlRH7Bj/5gk1
   yjvoe0NWeZJqRb/moj8Yv0Bgekk3qen7iSjMIHk6RCUFjrrkVvI6iRAEC
   qznivOoNL2eXiZTSwof8+nDqj4WfF8R3ChxH46akfRJuYk3dmZEuZQmfP
   Q==;
X-CSE-ConnectionGUID: qk0qqPPoRteXireYA5k/IA==
X-CSE-MsgGUID: jXF2J8FDQ8+ET1F1IFSP6w==
X-IronPort-AV: E=McAfee;i="6800,10657,11505"; a="55900039"
X-IronPort-AV: E=Sophos;i="6.16,348,1744095600"; 
   d="scan'208";a="55900039"
Received: from fmviesa001.fm.intel.com ([10.60.135.141])
  by orvoesa113.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 28 Jul 2025 20:21:39 -0700
X-CSE-ConnectionGUID: ttI5ChlcS0W/7xu4Bto0Xg==
X-CSE-MsgGUID: qizMBqXkQEGH5Ly6FL6kgg==
X-ExtLoop1: 1
X-IronPort-AV: E=Sophos;i="6.16,348,1744095600"; 
   d="scan'208";a="193422674"
Received: from zhengwen-mobl3.ccr.corp.intel.com (HELO [10.124.240.106]) ([10.124.240.106])
  by smtpauth.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 28 Jul 2025 20:21:35 -0700
Message-ID: <4354cb25-3999-489a-9154-c6ce45f2be23@linux.intel.com>
Date: Tue, 29 Jul 2025 11:21:32 +0800
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH v2 1/2] perf topdown: Use attribute to see an event is a
 topdown metic or slots
To: Namhyung Kim <namhyung@kernel.org>, Ian Rogers <irogers@google.com>
Cc: Thomas Falcon <thomas.falcon@intel.com>,
 Peter Zijlstra <peterz@infradead.org>, Ingo Molnar <mingo@redhat.com>,
 Arnaldo Carvalho de Melo <acme@kernel.org>,
 Mark Rutland <mark.rutland@arm.com>,
 Alexander Shishkin <alexander.shishkin@linux.intel.com>,
 Jiri Olsa <jolsa@kernel.org>, Adrian Hunter <adrian.hunter@intel.com>,
 "Liang, Kan" <kan.liang@linux.intel.com>,
 Ravi Bangoria <ravi.bangoria@amd.com>, James Clark <james.clark@linaro.org>,
 Weilin Wang <weilin.wang@intel.com>, Andi Kleen <ak@linux.intel.com>,
 linux-kernel@vger.kernel.org, linux-perf-users@vger.kernel.org
References: <20250718132750.1546457-1-irogers@google.com>
 <aIA09RLkeKjeUCnB@google.com>
Content-Language: en-US
From: "Mi, Dapeng" <dapeng1.mi@linux.intel.com>
In-Reply-To: <aIA09RLkeKjeUCnB@google.com>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit


On 7/23/2025 9:03 AM, Namhyung Kim wrote:
> On Fri, Jul 18, 2025 at 06:27:49AM -0700, Ian Rogers wrote:
>> The string comparisons were overly broad and could fire for the
>> incorrect PMU and events. Switch to using the config in the attribute
>> then add a perf test to confirm the attribute config values match
>> those of parsed events of that name and don't match others. This
>> exposed matches for slots events that shouldn't have matched as the
>> slots fixed counter event, such as topdown.slots_p.
>>
>> Fixes: fbc798316bef ("perf x86/topdown: Refine helper arch_is_topdown_metrics()")
>> Signed-off-by: Ian Rogers <irogers@google.com>
> Dapeng, are you ok with this (or Ian's TMA fix v3 below)?
>
> https://lore.kernel.org/r/20250719030517.1990983-1-irogers@google.com

Sorry for late response (Just back from vacation). The patches look good to
me. I tested these patches on Sapphire Rapids and Panther Lake, no issue is
found. Thanks. 


>
> Thanks,
> Namhyung
>
>
>> ---
>> v2: In test rename topdown_pmu to p_core_pmu for clarity.
>> ---
>>  tools/perf/arch/x86/include/arch-tests.h |  4 ++
>>  tools/perf/arch/x86/tests/Build          |  1 +
>>  tools/perf/arch/x86/tests/arch-tests.c   |  1 +
>>  tools/perf/arch/x86/tests/topdown.c      | 76 ++++++++++++++++++++++++
>>  tools/perf/arch/x86/util/evsel.c         | 46 ++++----------
>>  tools/perf/arch/x86/util/topdown.c       | 31 ++++------
>>  tools/perf/arch/x86/util/topdown.h       |  4 ++
>>  7 files changed, 108 insertions(+), 55 deletions(-)
>>  create mode 100644 tools/perf/arch/x86/tests/topdown.c
>>
>> diff --git a/tools/perf/arch/x86/include/arch-tests.h b/tools/perf/arch/x86/include/arch-tests.h
>> index 4fd425157d7d..8713e9122d4c 100644
>> --- a/tools/perf/arch/x86/include/arch-tests.h
>> +++ b/tools/perf/arch/x86/include/arch-tests.h
>> @@ -2,6 +2,8 @@
>>  #ifndef ARCH_TESTS_H
>>  #define ARCH_TESTS_H
>>  
>> +#include "tests/tests.h"
>> +
>>  struct test_suite;
>>  
>>  /* Tests */
>> @@ -17,6 +19,8 @@ int test__amd_ibs_via_core_pmu(struct test_suite *test, int subtest);
>>  int test__amd_ibs_period(struct test_suite *test, int subtest);
>>  int test__hybrid(struct test_suite *test, int subtest);
>>  
>> +DECLARE_SUITE(x86_topdown);
>> +
>>  extern struct test_suite *arch_tests[];
>>  
>>  #endif
>> diff --git a/tools/perf/arch/x86/tests/Build b/tools/perf/arch/x86/tests/Build
>> index 01d5527f38c7..311b6b53d3d8 100644
>> --- a/tools/perf/arch/x86/tests/Build
>> +++ b/tools/perf/arch/x86/tests/Build
>> @@ -11,6 +11,7 @@ endif
>>  perf-test-$(CONFIG_X86_64) += bp-modify.o
>>  perf-test-y += amd-ibs-via-core-pmu.o
>>  perf-test-y += amd-ibs-period.o
>> +perf-test-y += topdown.o
>>  
>>  ifdef SHELLCHECK
>>    SHELL_TESTS := gen-insn-x86-dat.sh
>> diff --git a/tools/perf/arch/x86/tests/arch-tests.c b/tools/perf/arch/x86/tests/arch-tests.c
>> index bfee2432515b..29ec1861ccef 100644
>> --- a/tools/perf/arch/x86/tests/arch-tests.c
>> +++ b/tools/perf/arch/x86/tests/arch-tests.c
>> @@ -53,5 +53,6 @@ struct test_suite *arch_tests[] = {
>>  	&suite__amd_ibs_via_core_pmu,
>>  	&suite__amd_ibs_period,
>>  	&suite__hybrid,
>> +	&suite__x86_topdown,
>>  	NULL,
>>  };
>> diff --git a/tools/perf/arch/x86/tests/topdown.c b/tools/perf/arch/x86/tests/topdown.c
>> new file mode 100644
>> index 000000000000..8d0ea7a4bbc1
>> --- /dev/null
>> +++ b/tools/perf/arch/x86/tests/topdown.c
>> @@ -0,0 +1,76 @@
>> +// SPDX-License-Identifier: GPL-2.0
>> +#include "arch-tests.h"
>> +#include "../util/topdown.h"
>> +#include "evlist.h"
>> +#include "parse-events.h"
>> +#include "pmu.h"
>> +#include "pmus.h"
>> +
>> +static int event_cb(void *state, struct pmu_event_info *info)
>> +{
>> +	char buf[256];
>> +	struct parse_events_error parse_err;
>> +	int *ret = state, err;
>> +	struct evlist *evlist = evlist__new();
>> +	struct evsel *evsel;
>> +
>> +	if (!evlist)
>> +		return -ENOMEM;
>> +
>> +	parse_events_error__init(&parse_err);
>> +	snprintf(buf, sizeof(buf), "%s/%s/", info->pmu->name, info->name);
>> +	err = parse_events(evlist, buf, &parse_err);
>> +	if (err) {
>> +		parse_events_error__print(&parse_err, buf);
>> +		*ret = TEST_FAIL;
>> +	}
>> +	parse_events_error__exit(&parse_err);
>> +	evlist__for_each_entry(evlist, evsel) {
>> +		bool fail = false;
>> +		bool p_core_pmu = evsel->pmu->type == PERF_TYPE_RAW;
>> +		const char *name = evsel__name(evsel);
>> +
>> +		if (strcasestr(name, "uops_retired.slots") ||
>> +		    strcasestr(name, "topdown.backend_bound_slots") ||
>> +		    strcasestr(name, "topdown.br_mispredict_slots") ||
>> +		    strcasestr(name, "topdown.memory_bound_slots") ||
>> +		    strcasestr(name, "topdown.bad_spec_slots") ||
>> +		    strcasestr(name, "topdown.slots_p")) {
>> +			if (arch_is_topdown_slots(evsel) || arch_is_topdown_metrics(evsel))
>> +				fail = true;
>> +		} else if (strcasestr(name, "slots")) {
>> +			if (arch_is_topdown_slots(evsel) != p_core_pmu ||
>> +			    arch_is_topdown_metrics(evsel))
>> +				fail = true;
>> +		} else if (strcasestr(name, "topdown")) {
>> +			if (arch_is_topdown_slots(evsel) ||
>> +			    arch_is_topdown_metrics(evsel) != p_core_pmu)
>> +				fail = true;
>> +		} else if (arch_is_topdown_slots(evsel) || arch_is_topdown_metrics(evsel)) {
>> +			fail = true;
>> +		}
>> +		if (fail) {
>> +			pr_debug("Broken topdown information for '%s'\n", evsel__name(evsel));
>> +			*ret = TEST_FAIL;
>> +		}
>> +	}
>> +	evlist__delete(evlist);
>> +	return 0;
>> +}
>> +
>> +static int test__x86_topdown(struct test_suite *test __maybe_unused, int subtest __maybe_unused)
>> +{
>> +	int ret = TEST_OK;
>> +	struct perf_pmu *pmu = NULL;
>> +
>> +	if (!topdown_sys_has_perf_metrics())
>> +		return TEST_OK;
>> +
>> +	while ((pmu = perf_pmus__scan_core(pmu)) != NULL) {
>> +		if (perf_pmu__for_each_event(pmu, /*skip_duplicate_pmus=*/false, &ret, event_cb))
>> +			break;
>> +	}
>> +	return ret;
>> +}
>> +
>> +DEFINE_SUITE("x86 topdown", x86_topdown);
>> diff --git a/tools/perf/arch/x86/util/evsel.c b/tools/perf/arch/x86/util/evsel.c
>> index 3dd29ba2c23b..9bc80fff3aa0 100644
>> --- a/tools/perf/arch/x86/util/evsel.c
>> +++ b/tools/perf/arch/x86/util/evsel.c
>> @@ -23,47 +23,25 @@ void arch_evsel__set_sample_weight(struct evsel *evsel)
>>  bool evsel__sys_has_perf_metrics(const struct evsel *evsel)
>>  {
>>  	struct perf_pmu *pmu;
>> -	u32 type = evsel->core.attr.type;
>>  
>> -	/*
>> -	 * The PERF_TYPE_RAW type is the core PMU type, e.g., "cpu" PMU
>> -	 * on a non-hybrid machine, "cpu_core" PMU on a hybrid machine.
>> -	 * The slots event is only available for the core PMU, which
>> -	 * supports the perf metrics feature.
>> -	 * Checking both the PERF_TYPE_RAW type and the slots event
>> -	 * should be good enough to detect the perf metrics feature.
>> -	 */
>> -again:
>> -	switch (type) {
>> -	case PERF_TYPE_HARDWARE:
>> -	case PERF_TYPE_HW_CACHE:
>> -		type = evsel->core.attr.config >> PERF_PMU_TYPE_SHIFT;
>> -		if (type)
>> -			goto again;
>> -		break;
>> -	case PERF_TYPE_RAW:
>> -		break;
>> -	default:
>> +	if (!topdown_sys_has_perf_metrics())
>>  		return false;
>> -	}
>> -
>> -	pmu = evsel->pmu;
>> -	if (pmu && perf_pmu__is_fake(pmu))
>> -		pmu = NULL;
>>  
>> -	if (!pmu) {
>> -		while ((pmu = perf_pmus__scan_core(pmu)) != NULL) {
>> -			if (pmu->type == PERF_TYPE_RAW)
>> -				break;
>> -		}
>> -	}
>> -	return pmu && perf_pmu__have_event(pmu, "slots");
>> +	/*
>> +	 * The PERF_TYPE_RAW type is the core PMU type, e.g., "cpu" PMU on a
>> +	 * non-hybrid machine, "cpu_core" PMU on a hybrid machine.  The
>> +	 * topdown_sys_has_perf_metrics checks the slots event is only available
>> +	 * for the core PMU, which supports the perf metrics feature. Checking
>> +	 * both the PERF_TYPE_RAW type and the slots event should be good enough
>> +	 * to detect the perf metrics feature.
>> +	 */
>> +	pmu = evsel__find_pmu(evsel);
>> +	return pmu && pmu->type == PERF_TYPE_RAW;
>>  }
>>  
>>  bool arch_evsel__must_be_in_group(const struct evsel *evsel)
>>  {
>> -	if (!evsel__sys_has_perf_metrics(evsel) || !evsel->name ||
>> -	    strcasestr(evsel->name, "uops_retired.slots"))
>> +	if (!evsel__sys_has_perf_metrics(evsel))
>>  		return false;
>>  
>>  	return arch_is_topdown_metrics(evsel) || arch_is_topdown_slots(evsel);
>> diff --git a/tools/perf/arch/x86/util/topdown.c b/tools/perf/arch/x86/util/topdown.c
>> index d1c654839049..66b231fbf52e 100644
>> --- a/tools/perf/arch/x86/util/topdown.c
>> +++ b/tools/perf/arch/x86/util/topdown.c
>> @@ -1,6 +1,4 @@
>>  // SPDX-License-Identifier: GPL-2.0
>> -#include "api/fs/fs.h"
>> -#include "util/evsel.h"
>>  #include "util/evlist.h"
>>  #include "util/pmu.h"
>>  #include "util/pmus.h"
>> @@ -8,6 +6,9 @@
>>  #include "topdown.h"
>>  #include "evsel.h"
>>  
>> +// cmask=0, inv=0, pc=0, edge=0, umask=4, event=0
>> +#define TOPDOWN_SLOTS		0x0400
>> +
>>  /* Check whether there is a PMU which supports the perf metrics. */
>>  bool topdown_sys_has_perf_metrics(void)
>>  {
>> @@ -32,31 +33,19 @@ bool topdown_sys_has_perf_metrics(void)
>>  	return has_perf_metrics;
>>  }
>>  
>> -#define TOPDOWN_SLOTS		0x0400
>>  bool arch_is_topdown_slots(const struct evsel *evsel)
>>  {
>> -	if (evsel->core.attr.config == TOPDOWN_SLOTS)
>> -		return true;
>> -
>> -	return false;
>> +	return evsel->core.attr.type == PERF_TYPE_RAW &&
>> +	       evsel->core.attr.config == TOPDOWN_SLOTS &&
>> +	       evsel->core.attr.config1 == 0;
>>  }
>>  
>>  bool arch_is_topdown_metrics(const struct evsel *evsel)
>>  {
>> -	int config = evsel->core.attr.config;
>> -	const char *name_from_config;
>> -	struct perf_pmu *pmu;
>> -
>> -	/* All topdown events have an event code of 0. */
>> -	if ((config & 0xFF) != 0)
>> -		return false;
>> -
>> -	pmu = evsel__find_pmu(evsel);
>> -	if (!pmu || !pmu->is_core)
>> -		return false;
>> -
>> -	name_from_config = perf_pmu__name_from_config(pmu, config);
>> -	return name_from_config && strcasestr(name_from_config, "topdown");
>> +	// cmask=0, inv=0, pc=0, edge=0, umask=0x80-0x87, event=0
>> +	return evsel->core.attr.type == PERF_TYPE_RAW &&
>> +		(evsel->core.attr.config & 0xFFFFF8FF) == 0x8000 &&
>> +		evsel->core.attr.config1 == 0;
>>  }
>>  
>>  /*
>> diff --git a/tools/perf/arch/x86/util/topdown.h b/tools/perf/arch/x86/util/topdown.h
>> index 1bae9b1822d7..2349536cf882 100644
>> --- a/tools/perf/arch/x86/util/topdown.h
>> +++ b/tools/perf/arch/x86/util/topdown.h
>> @@ -2,6 +2,10 @@
>>  #ifndef _TOPDOWN_H
>>  #define _TOPDOWN_H 1
>>  
>> +#include <stdbool.h>
>> +
>> +struct evsel;
>> +
>>  bool topdown_sys_has_perf_metrics(void);
>>  bool arch_is_topdown_slots(const struct evsel *evsel);
>>  bool arch_is_topdown_metrics(const struct evsel *evsel);
>> -- 
>> 2.50.0.727.gbf7dc18ff4-goog
>>

