// Seed: 3898360990
module module_0 (
    input  wire  id_0,
    output wire  id_1,
    input  tri0  id_2,
    output wor   id_3,
    input  wire  id_4,
    input  tri0  id_5,
    input  wand  id_6,
    input  uwire id_7
);
  assign id_3 = id_5;
endmodule
module module_1 #(
    parameter id_10 = 32'd75,
    parameter id_6  = 32'd79,
    parameter id_9  = 32'd41
) (
    output tri0 id_0,
    output wand id_1,
    input wire id_2,
    output supply1 id_3,
    input tri0 id_4,
    input tri id_5[1 'b0 : 1],
    input supply1 _id_6,
    output supply1 id_7
);
  wire _id_9, _id_10, id_11, id_12;
  tri0 [-1 : id_9] id_13, id_14;
  wire [id_10  |  -1 : id_6] id_15;
  wire id_16, id_17;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_2,
      id_7,
      id_2,
      id_5,
      id_4,
      id_2
  );
  assign id_13 = -1;
  assign id_13 = -1 - id_2;
endmodule
