

================================================================
== Vitis HLS Report for 'aes_invMain'
================================================================
* Date:           Wed Apr 17 16:02:47 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_Power_Monitor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.982 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1260|     2260|  12.600 us|  22.600 us|  1260|  2260|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                   |                                                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                              Instance                             |                         Module                         |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249  |aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2  |       19|       19|   0.190 us|   0.190 us|   19|   19|       no|
        |grp_aes_invRound_fu_256                                            |aes_invRound                                            |       81|      117|   0.810 us|   1.170 us|   81|  117|       no|
        |grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265                   |aes_invMain_Pipeline_VITIS_LOOP_507_1                   |       19|       19|   0.190 us|   0.190 us|   19|   19|       no|
        |grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273                    |aes_invMain_Pipeline_invShiftRowLoop                    |        2|        5|  20.000 ns|  50.000 ns|    2|    5|       no|
        |grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288                   |aes_invMain_Pipeline_VITIS_LOOP_308_1                   |       18|       18|   0.180 us|   0.180 us|   18|   18|       no|
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-----------------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |                       |  Latency (cycles) | Iteration |  Initiation Interval  |  Trip  |          |
        |       Loop Name       |   min   |   max   |  Latency  |  achieved |   target  |  Count | Pipelined|
        +-----------------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_398_1     |       40|       40|         10|          -|          -|       4|        no|
        | + VITIS_LOOP_401_2    |        8|        8|          2|          -|          -|       4|        no|
        |- VITIS_LOOP_308_1     |       32|       32|          2|          -|          -|      16|        no|
        |- VITIS_LOOP_605_1     |     1116|     2080|  124 ~ 160|          -|          -|  9 ~ 13|        no|
        | + VITIS_LOOP_398_1    |       40|       40|         10|          -|          -|       4|        no|
        |  ++ VITIS_LOOP_401_2  |        8|        8|          2|          -|          -|       4|        no|
        |- VITIS_LOOP_515_1     |        8|       44|     2 ~ 11|          -|          -|       4|        no|
        +-----------------------+---------+---------+-----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    242|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        1|    -|     357|   1426|    -|
|Memory           |        1|    -|       8|      2|    0|
|Multiplexer      |        -|    -|       -|    559|    -|
|Register         |        -|    -|     138|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|     503|   2229|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+------+-----+
    |                              Instance                             |                         Module                         | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+------+-----+
    |grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288                   |aes_invMain_Pipeline_VITIS_LOOP_308_1                   |        0|   0|   12|    69|    0|
    |grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249  |aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2  |        0|   0|   30|   160|    0|
    |grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265                   |aes_invMain_Pipeline_VITIS_LOOP_507_1                   |        0|   0|   18|    61|    0|
    |grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273                    |aes_invMain_Pipeline_invShiftRowLoop                    |        0|   0|   37|    83|    0|
    |grp_aes_invRound_fu_256                                            |aes_invRound                                            |        1|   0|  260|  1053|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                              |                                                        |        1|   0|  357|  1426|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |                          Module                          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |rsbox_U     |aes_invRound_Pipeline_VITIS_LOOP_507_1_rsbox_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    |roundKey_U  |aes_main_roundKey_RAM_AUTO_1R1W                           |        0|  8|   2|    0|    16|    8|     1|          128|
    +------------+----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                                                          |        1|  8|   2|    0|   272|   16|     2|         2176|
    +------------+----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln308_fu_411_p2         |         +|   0|  0|  13|           5|           1|
    |add_ln398_3_fu_467_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln398_fu_313_p2         |         +|   0|  0|  11|           3|           1|
    |add_ln401_1_fu_505_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln401_fu_346_p2         |         +|   0|  0|  11|           3|           1|
    |add_ln402_4_fu_383_p2       |         +|   0|  0|  13|           4|           4|
    |add_ln402_5_fu_524_p2       |         +|   0|  0|  15|           8|           8|
    |add_ln402_6_fu_546_p2       |         +|   0|  0|  13|           4|           4|
    |add_ln402_fu_361_p2         |         +|   0|  0|  15|           8|           8|
    |add_ln605_1_fu_489_p2       |         +|   0|  0|  13|           5|           2|
    |add_ln605_fu_422_p2         |         +|   0|  0|  13|           4|           2|
    |i_28_fu_568_p2              |         +|   0|  0|  11|           3|           1|
    |icmp_ln308_fu_405_p2        |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln398_1_fu_461_p2      |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln398_fu_307_p2        |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln401_1_fu_499_p2      |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln401_fu_340_p2        |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln515_fu_562_p2        |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln525_fu_598_p2        |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln605_fu_446_p2        |      icmp|   0|  0|   9|           5|           1|
    |add_ptr_i_sum2_fu_587_p2    |        or|   0|  0|   4|           4|           2|
    |add_ptr_i_sum774_fu_615_p2  |        or|   0|  0|   4|           4|           1|
    |or_ln530_fu_604_p2          |        or|   0|  0|   4|           4|           2|
    |xor_ln309_fu_436_p2         |       xor|   0|  0|   8|           8|           8|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 242|         100|          75|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  113|         22|    1|         22|
    |expandedKey_address0  |   20|          4|    8|         32|
    |expandedKey_ce0       |   14|          3|    1|          3|
    |i_20_fu_102           |    9|          2|    5|         10|
    |i_21_fu_106           |    9|          2|    5|         10|
    |i_22_reg_227          |    9|          2|    3|          6|
    |i_24_fu_110           |    9|          2|    3|          6|
    |i_fu_78               |    9|          2|    3|          6|
    |j_1_reg_238           |    9|          2|    3|          6|
    |j_reg_216             |    9|          2|    3|          6|
    |roundKey_address0     |   37|          7|    4|         28|
    |roundKey_ce0          |   25|          5|    1|          5|
    |roundKey_d0           |   14|          3|    8|         24|
    |roundKey_we0          |   14|          3|    1|          3|
    |rsbox_address0        |   14|          3|    8|         24|
    |rsbox_ce0             |    9|          2|    1|          2|
    |state_address0        |   53|         10|    4|         40|
    |state_address1        |   37|          7|    4|         28|
    |state_ce0             |   25|          5|    1|          5|
    |state_ce1             |   25|          5|    1|          5|
    |state_d0              |   37|          7|    8|         56|
    |state_d1              |   20|          4|    8|         32|
    |state_we0             |   25|          5|    1|          5|
    |state_we1             |   14|          3|    1|          3|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  559|        112|   86|        367|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                      | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln398_3_reg_768                                                             |   3|   0|    3|          0|
    |add_ln398_reg_690                                                               |   3|   0|    3|          0|
    |add_ln401_1_reg_781                                                             |   3|   0|    3|          0|
    |add_ln401_reg_710                                                               |   3|   0|    3|          0|
    |add_ln402_4_reg_720                                                             |   4|   0|    4|          0|
    |add_ln402_6_reg_791                                                             |   4|   0|    4|          0|
    |ap_CS_fsm                                                                       |  21|   0|   21|          0|
    |grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288_ap_start_reg                   |   1|   0|    1|          0|
    |grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249_ap_start_reg  |   1|   0|    1|          0|
    |grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265_ap_start_reg                   |   1|   0|    1|          0|
    |grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273_ap_start_reg                    |   1|   0|    1|          0|
    |grp_aes_invRound_fu_256_ap_start_reg                                            |   1|   0|    1|          0|
    |i_20_fu_102                                                                     |   5|   0|    5|          0|
    |i_21_fu_106                                                                     |   5|   0|    5|          0|
    |i_22_reg_227                                                                    |   3|   0|    3|          0|
    |i_24_fu_110                                                                     |   3|   0|    3|          0|
    |i_26_reg_745                                                                    |   5|   0|    5|          0|
    |i_28_reg_804                                                                    |   3|   0|    3|          0|
    |i_fu_78                                                                         |   3|   0|    3|          0|
    |icmp_ln525_reg_825                                                              |   1|   0|    1|          0|
    |j_1_reg_238                                                                     |   3|   0|    3|          0|
    |j_reg_216                                                                       |   3|   0|    3|          0|
    |shl_ln2_reg_809                                                                 |   2|   0|    4|          2|
    |state_addr_15_reg_814                                                           |   2|   0|    4|          2|
    |state_addr_16_reg_819                                                           |   2|   0|    4|          2|
    |state_addr_17_reg_829                                                           |   2|   0|    4|          2|
    |state_addr_18_reg_835                                                           |   2|   0|    4|          2|
    |state_addr_reg_728                                                              |   4|   0|    4|          0|
    |state_load_14_reg_840                                                           |   8|   0|    8|          0|
    |state_load_15_reg_845                                                           |   8|   0|    8|          0|
    |state_load_16_reg_850                                                           |   8|   0|    8|          0|
    |state_load_17_reg_855                                                           |   8|   0|    8|          0|
    |trunc_ln515_reg_796                                                             |   2|   0|    2|          0|
    |zext_ln398_2_reg_760                                                            |   3|   0|    4|          1|
    |zext_ln398_reg_682                                                              |   3|   0|    4|          1|
    |zext_ln401_1_reg_773                                                            |   2|   0|    8|          6|
    |zext_ln401_reg_695                                                              |   2|   0|    8|          6|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                           | 138|   0|  162|         24|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------+-----+-----+------------+--------------+--------------+
|                 RTL Ports                | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                                    |   in|    1|  ap_ctrl_hs|   aes_invMain|  return value|
|ap_rst                                    |   in|    1|  ap_ctrl_hs|   aes_invMain|  return value|
|ap_start                                  |   in|    1|  ap_ctrl_hs|   aes_invMain|  return value|
|ap_done                                   |  out|    1|  ap_ctrl_hs|   aes_invMain|  return value|
|ap_idle                                   |  out|    1|  ap_ctrl_hs|   aes_invMain|  return value|
|ap_ready                                  |  out|    1|  ap_ctrl_hs|   aes_invMain|  return value|
|grp_galois_multiplication_fu_560_p_din1   |  out|    8|  ap_ctrl_hs|   aes_invMain|  return value|
|grp_galois_multiplication_fu_560_p_din2   |  out|    4|  ap_ctrl_hs|   aes_invMain|  return value|
|grp_galois_multiplication_fu_560_p_dout0  |   in|    8|  ap_ctrl_hs|   aes_invMain|  return value|
|grp_galois_multiplication_fu_560_p_ready  |   in|    1|  ap_ctrl_hs|   aes_invMain|  return value|
|grp_galois_multiplication_fu_565_p_din1   |  out|    8|  ap_ctrl_hs|   aes_invMain|  return value|
|grp_galois_multiplication_fu_565_p_din2   |  out|    4|  ap_ctrl_hs|   aes_invMain|  return value|
|grp_galois_multiplication_fu_565_p_dout0  |   in|    8|  ap_ctrl_hs|   aes_invMain|  return value|
|grp_galois_multiplication_fu_565_p_ready  |   in|    1|  ap_ctrl_hs|   aes_invMain|  return value|
|grp_galois_multiplication_fu_570_p_din1   |  out|    8|  ap_ctrl_hs|   aes_invMain|  return value|
|grp_galois_multiplication_fu_570_p_din2   |  out|    4|  ap_ctrl_hs|   aes_invMain|  return value|
|grp_galois_multiplication_fu_570_p_dout0  |   in|    8|  ap_ctrl_hs|   aes_invMain|  return value|
|grp_galois_multiplication_fu_570_p_ready  |   in|    1|  ap_ctrl_hs|   aes_invMain|  return value|
|state_address0                            |  out|    4|   ap_memory|         state|         array|
|state_ce0                                 |  out|    1|   ap_memory|         state|         array|
|state_we0                                 |  out|    1|   ap_memory|         state|         array|
|state_d0                                  |  out|    8|   ap_memory|         state|         array|
|state_q0                                  |   in|    8|   ap_memory|         state|         array|
|state_address1                            |  out|    4|   ap_memory|         state|         array|
|state_ce1                                 |  out|    1|   ap_memory|         state|         array|
|state_we1                                 |  out|    1|   ap_memory|         state|         array|
|state_d1                                  |  out|    8|   ap_memory|         state|         array|
|state_q1                                  |   in|    8|   ap_memory|         state|         array|
|expandedKey_address0                      |  out|    8|   ap_memory|   expandedKey|         array|
|expandedKey_ce0                           |  out|    1|   ap_memory|   expandedKey|         array|
|expandedKey_q0                            |   in|    8|   ap_memory|   expandedKey|         array|
|nbrRounds                                 |   in|    4|     ap_none|     nbrRounds|        scalar|
+------------------------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 2 
4 --> 3 
5 --> 6 7 
6 --> 5 
7 --> 12 8 
8 --> 11 9 
9 --> 10 8 
10 --> 9 
11 --> 7 
12 --> 13 
13 --> 19 14 18 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 13 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 22 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%nbrRounds_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %nbrRounds"   --->   Operation 23 'read' 'nbrRounds_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_loc = alloca i64 1"   --->   Operation 24 'alloca' 'tmp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_loc10 = alloca i64 1"   --->   Operation 25 'alloca' 'p_loc10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_loc9 = alloca i64 1"   --->   Operation 26 'alloca' 'p_loc9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 27 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.32ns)   --->   "%roundKey = alloca i64 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:600]   --->   Operation 28 'alloca' 'roundKey' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln398 = store i3 0, i3 %i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398]   --->   Operation 29 'store' 'store_ln398' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln398 = br void %VITIS_LOOP_401_2.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398]   --->   Operation 30 'br' 'br_ln398' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.71>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i_23 = load i3 %i"   --->   Operation 31 'load' 'i_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln398 = zext i3 %i_23" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398]   --->   Operation 32 'zext' 'zext_ln398' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.13ns)   --->   "%icmp_ln398 = icmp_eq  i3 %i_23, i3 4" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398]   --->   Operation 33 'icmp' 'icmp_ln398' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.65ns)   --->   "%add_ln398 = add i3 %i_23, i3 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398]   --->   Operation 35 'add' 'add_ln398' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln398 = br i1 %icmp_ln398, void %VITIS_LOOP_401_2.i.split, void %for.inc.i7.preheader" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398]   --->   Operation 36 'br' 'br_ln398' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln396 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:396]   --->   Operation 37 'specloopname' 'specloopname_ln396' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%empty_56 = trunc i3 %i_23"   --->   Operation 38 'trunc' 'empty_56' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_56, i2 0"   --->   Operation 39 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln401 = zext i4 %tmp_s" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401]   --->   Operation 40 'zext' 'zext_ln401' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.58ns)   --->   "%br_ln401 = br void %for.inc.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401]   --->   Operation 41 'br' 'br_ln401' <Predicate = (!icmp_ln398)> <Delay = 1.58>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%i_20 = alloca i32 1"   --->   Operation 42 'alloca' 'i_20' <Predicate = (icmp_ln398)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln308 = store i5 0, i5 %i_20" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:308]   --->   Operation 43 'store' 'store_ln308' <Predicate = (icmp_ln398)> <Delay = 1.58>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln308 = br void %for.inc.i7" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:308]   --->   Operation 44 'br' 'br_ln308' <Predicate = (icmp_ln398)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.16>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%j = phi i3 %add_ln401, void %for.inc.i.split, i3 0, void %VITIS_LOOP_401_2.i.split" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401]   --->   Operation 45 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.13ns)   --->   "%icmp_ln401 = icmp_eq  i3 %j, i3 4" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401]   --->   Operation 46 'icmp' 'icmp_ln401' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%empty_57 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 47 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.65ns)   --->   "%add_ln401 = add i3 %j, i3 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401]   --->   Operation 48 'add' 'add_ln401' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln401 = br i1 %icmp_ln401, void %for.inc.i.split, void %for.inc8.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401]   --->   Operation 49 'br' 'br_ln401' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i1.i3, i4 %nbrRounds_read, i1 0, i3 %j" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 50 'bitconcatenate' 'tmp1' <Predicate = (!icmp_ln401)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.91ns)   --->   "%add_ln402 = add i8 %tmp1, i8 %zext_ln401" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 51 'add' 'add_ln402' <Predicate = (!icmp_ln401)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln402 = zext i8 %add_ln402" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 52 'zext' 'zext_ln402' <Predicate = (!icmp_ln401)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%expandedKey_addr16 = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln402" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 53 'getelementptr' 'expandedKey_addr16' <Predicate = (!icmp_ln401)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (3.25ns)   --->   "%expandedKey_load = load i8 %expandedKey_addr16" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 54 'load' 'expandedKey_load' <Predicate = (!icmp_ln401)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln402 = trunc i3 %j" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 55 'trunc' 'trunc_ln402' <Predicate = (!icmp_ln401)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln402, i2 0" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 56 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln401)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.73ns)   --->   "%add_ln402_4 = add i4 %shl_ln, i4 %zext_ln398" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 57 'add' 'add_ln402_4' <Predicate = (!icmp_ln401)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln398 = store i3 %add_ln398, i3 %i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398]   --->   Operation 58 'store' 'store_ln398' <Predicate = (icmp_ln401)> <Delay = 1.58>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln398 = br void %VITIS_LOOP_401_2.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398]   --->   Operation 59 'br' 'br_ln398' <Predicate = (icmp_ln401)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln396 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:396]   --->   Operation 60 'specloopname' 'specloopname_ln396' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/2] (3.25ns)   --->   "%expandedKey_load = load i8 %expandedKey_addr16" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 61 'load' 'expandedKey_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln402_4 = zext i4 %add_ln402_4" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 62 'zext' 'zext_ln402_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%roundKey_addr_1 = getelementptr i8 %roundKey, i64 0, i64 %zext_ln402_4" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 63 'getelementptr' 'roundKey_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (2.32ns)   --->   "%store_ln402 = store i8 %expandedKey_load, i4 %roundKey_addr_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 64 'store' 'store_ln402' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln401 = br void %for.inc.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401]   --->   Operation 65 'br' 'br_ln401' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 3.36>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%i_25 = load i5 %i_20" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:308]   --->   Operation 66 'load' 'i_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln308 = zext i5 %i_25" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:308]   --->   Operation 67 'zext' 'zext_ln308' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.36ns)   --->   "%icmp_ln308 = icmp_eq  i5 %i_25, i5 16" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:308]   --->   Operation 68 'icmp' 'icmp_ln308' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%empty_58 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 69 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.78ns)   --->   "%add_ln308 = add i5 %i_25, i5 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:308]   --->   Operation 70 'add' 'add_ln308' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln308 = br i1 %icmp_ln308, void %for.inc.i7.split, void %_Z11addRoundKeyPhS_.exit" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:308]   --->   Operation 71 'br' 'br_ln308' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i8 %state, i64 0, i64 %zext_ln308" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:309]   --->   Operation 72 'getelementptr' 'state_addr' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_5 : Operation 73 [2/2] (2.32ns)   --->   "%state_load = load i4 %state_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:309]   --->   Operation 73 'load' 'state_load' <Predicate = (!icmp_ln308)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%roundKey_addr = getelementptr i8 %roundKey, i64 0, i64 %zext_ln308" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:309]   --->   Operation 74 'getelementptr' 'roundKey_addr' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_5 : Operation 75 [2/2] (2.32ns)   --->   "%roundKey_load = load i4 %roundKey_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:309]   --->   Operation 75 'load' 'roundKey_load' <Predicate = (!icmp_ln308)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln308 = store i5 %add_ln308, i5 %i_20" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:308]   --->   Operation 76 'store' 'store_ln308' <Predicate = (!icmp_ln308)> <Delay = 1.58>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%i_21 = alloca i32 1"   --->   Operation 77 'alloca' 'i_21' <Predicate = (icmp_ln308)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (1.73ns)   --->   "%add_ln605 = add i4 %nbrRounds_read, i4 15" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:605]   --->   Operation 78 'add' 'add_ln605' <Predicate = (icmp_ln308)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln605 = zext i4 %add_ln605" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:605]   --->   Operation 79 'zext' 'zext_ln605' <Predicate = (icmp_ln308)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln605 = store i5 %zext_ln605, i5 %i_21" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:605]   --->   Operation 80 'store' 'store_ln605' <Predicate = (icmp_ln308)> <Delay = 1.58>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln605 = br void %for.inc" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:605]   --->   Operation 81 'br' 'br_ln605' <Predicate = (icmp_ln308)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 5.63>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln307 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:307]   --->   Operation 82 'specloopname' 'specloopname_ln307' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/2] (2.32ns)   --->   "%state_load = load i4 %state_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:309]   --->   Operation 83 'load' 'state_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 84 [1/2] (2.32ns)   --->   "%roundKey_load = load i4 %roundKey_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:309]   --->   Operation 84 'load' 'roundKey_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 85 [1/1] (0.99ns)   --->   "%xor_ln309 = xor i8 %roundKey_load, i8 %state_load" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:309]   --->   Operation 85 'xor' 'xor_ln309' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (2.32ns)   --->   "%store_ln309 = store i8 %xor_ln309, i4 %state_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:309]   --->   Operation 86 'store' 'store_ln309' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln308 = br void %for.inc.i7" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:308]   --->   Operation 87 'br' 'br_ln308' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 2.95>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%i_26 = load i5 %i_21" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:605]   --->   Operation 88 'load' 'i_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (1.36ns)   --->   "%icmp_ln605 = icmp_eq  i5 %i_26, i5 0" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:605]   --->   Operation 89 'icmp' 'icmp_ln605' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%empty_59 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 13, i64 0"   --->   Operation 90 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln605 = br i1 %icmp_ln605, void %for.inc.split, void %for.inc.i39.preheader" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:605]   --->   Operation 91 'br' 'br_ln605' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln598 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:598]   --->   Operation 92 'specloopname' 'specloopname_ln598' <Predicate = (!icmp_ln605)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (1.58ns)   --->   "%br_ln398 = br void %VITIS_LOOP_401_2.i10" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398]   --->   Operation 93 'br' 'br_ln398' <Predicate = (!icmp_ln605)> <Delay = 1.58>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%i_24 = alloca i32 1"   --->   Operation 94 'alloca' 'i_24' <Predicate = (icmp_ln605)> <Delay = 0.00>
ST_7 : Operation 95 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2, i8 %expandedKey, i8 %roundKey"   --->   Operation 95 'call' 'call_ln0' <Predicate = (icmp_ln605)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln515 = store i3 0, i3 %i_24" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:515]   --->   Operation 96 'store' 'store_ln515' <Predicate = (icmp_ln605)> <Delay = 1.58>

State 8 <SV = 4> <Delay = 3.36>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%i_22 = phi i3 %add_ln398_3, void %for.inc8.i24, i3 0, void %for.inc.split" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398]   --->   Operation 97 'phi' 'i_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln398_2 = zext i3 %i_22" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398]   --->   Operation 98 'zext' 'zext_ln398_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (1.13ns)   --->   "%icmp_ln398_1 = icmp_eq  i3 %i_22, i3 4" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398]   --->   Operation 99 'icmp' 'icmp_ln398_1' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%empty_60 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 100 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (1.65ns)   --->   "%add_ln398_3 = add i3 %i_22, i3 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398]   --->   Operation 101 'add' 'add_ln398_3' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln398 = br i1 %icmp_ln398_1, void %VITIS_LOOP_401_2.i10.split, void %_Z14createRoundKeyPhS_.exit25" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398]   --->   Operation 102 'br' 'br_ln398' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln396 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:396]   --->   Operation 103 'specloopname' 'specloopname_ln396' <Predicate = (!icmp_ln398_1)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%empty_61 = trunc i3 %i_22" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398]   --->   Operation 104 'trunc' 'empty_61' <Predicate = (!icmp_ln398_1)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_61, i2 0" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398]   --->   Operation 105 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln398_1)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln401_1 = zext i4 %tmp_26" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401]   --->   Operation 106 'zext' 'zext_ln401_1' <Predicate = (!icmp_ln398_1)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (1.58ns)   --->   "%br_ln401 = br void %for.inc.i21" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401]   --->   Operation 107 'br' 'br_ln401' <Predicate = (!icmp_ln398_1)> <Delay = 1.58>
ST_8 : Operation 108 [2/2] (0.00ns)   --->   "%call_ln608 = call void @aes_invRound, i8 %state, i8 %roundKey, i8 %rsbox" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:608]   --->   Operation 108 'call' 'call_ln608' <Predicate = (icmp_ln398_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 109 [1/1] (1.78ns)   --->   "%add_ln605_1 = add i5 %i_26, i5 31" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:605]   --->   Operation 109 'add' 'add_ln605_1' <Predicate = (icmp_ln398_1)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (1.58ns)   --->   "%store_ln605 = store i5 %add_ln605_1, i5 %i_21" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:605]   --->   Operation 110 'store' 'store_ln605' <Predicate = (icmp_ln398_1)> <Delay = 1.58>

State 9 <SV = 5> <Delay = 5.16>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%j_1 = phi i3 %add_ln401_1, void %for.inc.i21.split, i3 0, void %VITIS_LOOP_401_2.i10.split" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401]   --->   Operation 111 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (1.13ns)   --->   "%icmp_ln401_1 = icmp_eq  i3 %j_1, i3 4" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401]   --->   Operation 112 'icmp' 'icmp_ln401_1' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%empty_62 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 113 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (1.65ns)   --->   "%add_ln401_1 = add i3 %j_1, i3 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401]   --->   Operation 114 'add' 'add_ln401_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln401 = br i1 %icmp_ln401_1, void %for.inc.i21.split, void %for.inc8.i24" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401]   --->   Operation 115 'br' 'br_ln401' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln605 = trunc i5 %i_26" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:605]   --->   Operation 116 'trunc' 'trunc_ln605' <Predicate = (!icmp_ln401_1)> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%tmp2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i1.i3, i4 %trunc_ln605, i1 0, i3 %j_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 117 'bitconcatenate' 'tmp2' <Predicate = (!icmp_ln401_1)> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (1.91ns)   --->   "%add_ln402_5 = add i8 %tmp2, i8 %zext_ln401_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 118 'add' 'add_ln402_5' <Predicate = (!icmp_ln401_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln402_5 = zext i8 %add_ln402_5" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 119 'zext' 'zext_ln402_5' <Predicate = (!icmp_ln401_1)> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%expandedKey_addr = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln402_5" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 120 'getelementptr' 'expandedKey_addr' <Predicate = (!icmp_ln401_1)> <Delay = 0.00>
ST_9 : Operation 121 [2/2] (3.25ns)   --->   "%expandedKey_load_8 = load i8 %expandedKey_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 121 'load' 'expandedKey_load_8' <Predicate = (!icmp_ln401_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln402_1 = trunc i3 %j_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 122 'trunc' 'trunc_ln402_1' <Predicate = (!icmp_ln401_1)> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%shl_ln402_4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln402_1, i2 0" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 123 'bitconcatenate' 'shl_ln402_4' <Predicate = (!icmp_ln401_1)> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (1.73ns)   --->   "%add_ln402_6 = add i4 %shl_ln402_4, i4 %zext_ln398_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 124 'add' 'add_ln402_6' <Predicate = (!icmp_ln401_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln398 = br void %VITIS_LOOP_401_2.i10" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398]   --->   Operation 125 'br' 'br_ln398' <Predicate = (icmp_ln401_1)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 5.57>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%specloopname_ln396 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:396]   --->   Operation 126 'specloopname' 'specloopname_ln396' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/2] (3.25ns)   --->   "%expandedKey_load_8 = load i8 %expandedKey_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 127 'load' 'expandedKey_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln402_6 = zext i4 %add_ln402_6" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 128 'zext' 'zext_ln402_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%roundKey_addr_2 = getelementptr i8 %roundKey, i64 0, i64 %zext_ln402_6" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 129 'getelementptr' 'roundKey_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (2.32ns)   --->   "%store_ln402 = store i8 %expandedKey_load_8, i4 %roundKey_addr_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 130 'store' 'store_ln402' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln401 = br void %for.inc.i21" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401]   --->   Operation 131 'br' 'br_ln401' <Predicate = true> <Delay = 0.00>

State 11 <SV = 5> <Delay = 0.00>
ST_11 : Operation 132 [1/2] (0.00ns)   --->   "%call_ln608 = call void @aes_invRound, i8 %state, i8 %roundKey, i8 %rsbox" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:608]   --->   Operation 132 'call' 'call_ln608' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln605 = br void %for.inc" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:605]   --->   Operation 133 'br' 'br_ln605' <Predicate = true> <Delay = 0.00>

State 12 <SV = 4> <Delay = 0.00>
ST_12 : Operation 134 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2, i8 %expandedKey, i8 %roundKey"   --->   Operation 134 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln515 = br void %for.inc.i47" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:515]   --->   Operation 135 'br' 'br_ln515' <Predicate = true> <Delay = 0.00>

State 13 <SV = 5> <Delay = 2.32>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%i_27 = load i3 %i_24" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:515]   --->   Operation 136 'load' 'i_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln515 = trunc i3 %i_27" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:515]   --->   Operation 137 'trunc' 'trunc_ln515' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (1.13ns)   --->   "%icmp_ln515 = icmp_eq  i3 %i_27, i3 4" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:515]   --->   Operation 138 'icmp' 'icmp_ln515' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%empty_63 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 139 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (1.65ns)   --->   "%i_28 = add i3 %i_27, i3 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:515]   --->   Operation 140 'add' 'i_28' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln515 = br i1 %icmp_ln515, void %for.inc.i47.split, void %for.inc.i56.preheader" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:515]   --->   Operation 141 'br' 'br_ln515' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln513 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:513]   --->   Operation 142 'specloopname' 'specloopname_ln513' <Predicate = (!icmp_ln515)> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln515, i2 0" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:516]   --->   Operation 143 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln515)> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln516 = zext i4 %shl_ln2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:516]   --->   Operation 144 'zext' 'zext_ln516' <Predicate = (!icmp_ln515)> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%state_addr_15 = getelementptr i8 %state, i64 0, i64 %zext_ln516" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:516]   --->   Operation 145 'getelementptr' 'state_addr_15' <Predicate = (!icmp_ln515)> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%add_ptr_i_sum2 = or i4 %shl_ln2, i4 3" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:516]   --->   Operation 146 'or' 'add_ptr_i_sum2' <Predicate = (!icmp_ln515)> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%add_ptr_i_sum2_cast = zext i4 %add_ptr_i_sum2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:516]   --->   Operation 147 'zext' 'add_ptr_i_sum2_cast' <Predicate = (!icmp_ln515)> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%state_addr_16 = getelementptr i8 %state, i64 0, i64 %add_ptr_i_sum2_cast" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:516]   --->   Operation 148 'getelementptr' 'state_addr_16' <Predicate = (!icmp_ln515)> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.95ns)   --->   "%icmp_ln525 = icmp_eq  i2 %trunc_ln515, i2 0" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:525]   --->   Operation 149 'icmp' 'icmp_ln525' <Predicate = (!icmp_ln515)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln525 = br i1 %icmp_ln525, void %for.body.lr.ph.i.i, void %_Z11invShiftRowPhh.exit.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:525]   --->   Operation 150 'br' 'br_ln525' <Predicate = (!icmp_ln515)> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%or_ln530 = or i4 %shl_ln2, i4 2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 151 'or' 'or_ln530' <Predicate = (!icmp_ln515 & !icmp_ln525)> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln530 = zext i4 %or_ln530" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 152 'zext' 'zext_ln530' <Predicate = (!icmp_ln515 & !icmp_ln525)> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%state_addr_17 = getelementptr i8 %state, i64 0, i64 %zext_ln530" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 153 'getelementptr' 'state_addr_17' <Predicate = (!icmp_ln515 & !icmp_ln525)> <Delay = 0.00>
ST_13 : Operation 154 [2/2] (2.32ns)   --->   "%state_load_14 = load i4 %state_addr_16" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:528]   --->   Operation 154 'load' 'state_load_14' <Predicate = (!icmp_ln515 & !icmp_ln525)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 155 [2/2] (2.32ns)   --->   "%state_load_15 = load i4 %state_addr_17" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 155 'load' 'state_load_15' <Predicate = (!icmp_ln515 & !icmp_ln525)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 156 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aes_invMain_Pipeline_VITIS_LOOP_507_1, i8 %state, i8 %rsbox"   --->   Operation 156 'call' 'call_ln0' <Predicate = (icmp_ln515)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 6> <Delay = 2.32>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%add_ptr_i_sum774 = or i4 %shl_ln2, i4 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:516]   --->   Operation 157 'or' 'add_ptr_i_sum774' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%add_ptr_i_sum774_cast = zext i4 %add_ptr_i_sum774" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:516]   --->   Operation 158 'zext' 'add_ptr_i_sum774_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%state_addr_18 = getelementptr i8 %state, i64 0, i64 %add_ptr_i_sum774_cast" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:516]   --->   Operation 159 'getelementptr' 'state_addr_18' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 160 [1/2] (2.32ns)   --->   "%state_load_14 = load i4 %state_addr_16" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:528]   --->   Operation 160 'load' 'state_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 161 [1/2] (2.32ns)   --->   "%state_load_15 = load i4 %state_addr_17" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 161 'load' 'state_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 162 [2/2] (2.32ns)   --->   "%state_load_16 = load i4 %state_addr_18" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 162 'load' 'state_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 163 [2/2] (2.32ns)   --->   "%state_load_17 = load i4 %state_addr_15" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 163 'load' 'state_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 15 <SV = 7> <Delay = 3.91>
ST_15 : Operation 164 [1/2] (2.32ns)   --->   "%state_load_16 = load i4 %state_addr_18" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 164 'load' 'state_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 165 [1/2] (2.32ns)   --->   "%state_load_17 = load i4 %state_addr_15" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 165 'load' 'state_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 166 [2/2] (1.58ns)   --->   "%call_ln530 = call void @aes_invMain_Pipeline_invShiftRowLoop, i8 %state_load_17, i8 %state_load_16, i8 %state_load_15, i8 %state_load_14, i2 %trunc_ln515, i8 %p_loc, i8 %p_loc9, i8 %p_loc10, i8 %tmp_loc" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 166 'call' 'call_ln530' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 8> <Delay = 0.95>
ST_16 : Operation 167 [1/2] (0.95ns)   --->   "%call_ln530 = call void @aes_invMain_Pipeline_invShiftRowLoop, i8 %state_load_17, i8 %state_load_16, i8 %state_load_15, i8 %state_load_14, i2 %trunc_ln515, i8 %p_loc, i8 %p_loc9, i8 %p_loc10, i8 %tmp_loc" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 167 'call' 'call_ln530' <Predicate = true> <Delay = 0.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 9> <Delay = 2.32>
ST_17 : Operation 168 [1/1] (0.00ns)   --->   "%p_loc10_load = load i8 %p_loc10"   --->   Operation 168 'load' 'p_loc10_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_loc_load = load i8 %tmp_loc"   --->   Operation 169 'load' 'tmp_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 170 [1/1] (2.32ns)   --->   "%store_ln528 = store i8 %tmp_loc_load, i4 %state_addr_16" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:528]   --->   Operation 170 'store' 'store_ln528' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 171 [1/1] (2.32ns)   --->   "%store_ln530 = store i8 %p_loc10_load, i4 %state_addr_17" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 171 'store' 'store_ln530' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 18 <SV = 10> <Delay = 2.32>
ST_18 : Operation 172 [1/1] (0.00ns)   --->   "%p_loc_load = load i8 %p_loc"   --->   Operation 172 'load' 'p_loc_load' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_18 : Operation 173 [1/1] (0.00ns)   --->   "%p_loc9_load = load i8 %p_loc9"   --->   Operation 173 'load' 'p_loc9_load' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_18 : Operation 174 [1/1] (2.32ns)   --->   "%store_ln530 = store i8 %p_loc9_load, i4 %state_addr_18" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 174 'store' 'store_ln530' <Predicate = (!icmp_ln525)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 175 [1/1] (2.32ns)   --->   "%store_ln530 = store i8 %p_loc_load, i4 %state_addr_15" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 175 'store' 'store_ln530' <Predicate = (!icmp_ln525)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln533 = br void %_Z11invShiftRowPhh.exit.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:533]   --->   Operation 176 'br' 'br_ln533' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_18 : Operation 177 [1/1] (1.58ns)   --->   "%store_ln515 = store i3 %i_28, i3 %i_24" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:515]   --->   Operation 177 'store' 'store_ln515' <Predicate = true> <Delay = 1.58>
ST_18 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln515 = br void %for.inc.i47" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:515]   --->   Operation 178 'br' 'br_ln515' <Predicate = true> <Delay = 0.00>

State 19 <SV = 6> <Delay = 0.00>
ST_19 : Operation 179 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aes_invMain_Pipeline_VITIS_LOOP_507_1, i8 %state, i8 %rsbox"   --->   Operation 179 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 7> <Delay = 0.00>
ST_20 : Operation 180 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aes_invMain_Pipeline_VITIS_LOOP_308_1, i8 %state, i8 %roundKey"   --->   Operation 180 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 8> <Delay = 0.00>
ST_21 : Operation 181 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aes_invMain_Pipeline_VITIS_LOOP_308_1, i8 %state, i8 %roundKey"   --->   Operation 181 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 182 [1/1] (0.00ns)   --->   "%ret_ln615 = ret" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:615]   --->   Operation 182 'ret' 'ret_ln615' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ expandedKey]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ nbrRounds]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rsbox]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 0111100000000000000000]
nbrRounds_read        (read             ) [ 0011111000000000000000]
tmp_loc               (alloca           ) [ 0011111111111111111000]
p_loc10               (alloca           ) [ 0011111111111111111000]
p_loc9                (alloca           ) [ 0011111111111111111000]
p_loc                 (alloca           ) [ 0011111111111111111000]
roundKey              (alloca           ) [ 0011111111111111111111]
store_ln398           (store            ) [ 0000000000000000000000]
br_ln398              (br               ) [ 0000000000000000000000]
i_23                  (load             ) [ 0000000000000000000000]
zext_ln398            (zext             ) [ 0001100000000000000000]
icmp_ln398            (icmp             ) [ 0011100000000000000000]
empty                 (speclooptripcount) [ 0000000000000000000000]
add_ln398             (add              ) [ 0001100000000000000000]
br_ln398              (br               ) [ 0000000000000000000000]
specloopname_ln396    (specloopname     ) [ 0000000000000000000000]
empty_56              (trunc            ) [ 0000000000000000000000]
tmp_s                 (bitconcatenate   ) [ 0000000000000000000000]
zext_ln401            (zext             ) [ 0001100000000000000000]
br_ln401              (br               ) [ 0011100000000000000000]
i_20                  (alloca           ) [ 0011111000000000000000]
store_ln308           (store            ) [ 0000000000000000000000]
br_ln308              (br               ) [ 0000000000000000000000]
j                     (phi              ) [ 0001000000000000000000]
icmp_ln401            (icmp             ) [ 0011100000000000000000]
empty_57              (speclooptripcount) [ 0000000000000000000000]
add_ln401             (add              ) [ 0011100000000000000000]
br_ln401              (br               ) [ 0000000000000000000000]
tmp1                  (bitconcatenate   ) [ 0000000000000000000000]
add_ln402             (add              ) [ 0000000000000000000000]
zext_ln402            (zext             ) [ 0000000000000000000000]
expandedKey_addr16    (getelementptr    ) [ 0000100000000000000000]
trunc_ln402           (trunc            ) [ 0000000000000000000000]
shl_ln                (bitconcatenate   ) [ 0000000000000000000000]
add_ln402_4           (add              ) [ 0000100000000000000000]
store_ln398           (store            ) [ 0000000000000000000000]
br_ln398              (br               ) [ 0000000000000000000000]
specloopname_ln396    (specloopname     ) [ 0000000000000000000000]
expandedKey_load      (load             ) [ 0000000000000000000000]
zext_ln402_4          (zext             ) [ 0000000000000000000000]
roundKey_addr_1       (getelementptr    ) [ 0000000000000000000000]
store_ln402           (store            ) [ 0000000000000000000000]
br_ln401              (br               ) [ 0011100000000000000000]
i_25                  (load             ) [ 0000000000000000000000]
zext_ln308            (zext             ) [ 0000000000000000000000]
icmp_ln308            (icmp             ) [ 0000011000000000000000]
empty_58              (speclooptripcount) [ 0000000000000000000000]
add_ln308             (add              ) [ 0000000000000000000000]
br_ln308              (br               ) [ 0000000000000000000000]
state_addr            (getelementptr    ) [ 0000001000000000000000]
roundKey_addr         (getelementptr    ) [ 0000001000000000000000]
store_ln308           (store            ) [ 0000000000000000000000]
i_21                  (alloca           ) [ 0000011111110000000000]
add_ln605             (add              ) [ 0000000000000000000000]
zext_ln605            (zext             ) [ 0000000000000000000000]
store_ln605           (store            ) [ 0000000000000000000000]
br_ln605              (br               ) [ 0000000000000000000000]
specloopname_ln307    (specloopname     ) [ 0000000000000000000000]
state_load            (load             ) [ 0000000000000000000000]
roundKey_load         (load             ) [ 0000000000000000000000]
xor_ln309             (xor              ) [ 0000000000000000000000]
store_ln309           (store            ) [ 0000000000000000000000]
br_ln308              (br               ) [ 0000000000000000000000]
i_26                  (load             ) [ 0000000011100000000000]
icmp_ln605            (icmp             ) [ 0000000111110000000000]
empty_59              (speclooptripcount) [ 0000000000000000000000]
br_ln605              (br               ) [ 0000000000000000000000]
specloopname_ln598    (specloopname     ) [ 0000000000000000000000]
br_ln398              (br               ) [ 0000000111110000000000]
i_24                  (alloca           ) [ 0000000111111111111000]
store_ln515           (store            ) [ 0000000000000000000000]
i_22                  (phi              ) [ 0000000010000000000000]
zext_ln398_2          (zext             ) [ 0000000001100000000000]
icmp_ln398_1          (icmp             ) [ 0000000111110000000000]
empty_60              (speclooptripcount) [ 0000000000000000000000]
add_ln398_3           (add              ) [ 0000000111110000000000]
br_ln398              (br               ) [ 0000000000000000000000]
specloopname_ln396    (specloopname     ) [ 0000000000000000000000]
empty_61              (trunc            ) [ 0000000000000000000000]
tmp_26                (bitconcatenate   ) [ 0000000000000000000000]
zext_ln401_1          (zext             ) [ 0000000001100000000000]
br_ln401              (br               ) [ 0000000111110000000000]
add_ln605_1           (add              ) [ 0000000000000000000000]
store_ln605           (store            ) [ 0000000000000000000000]
j_1                   (phi              ) [ 0000000001000000000000]
icmp_ln401_1          (icmp             ) [ 0000000111110000000000]
empty_62              (speclooptripcount) [ 0000000000000000000000]
add_ln401_1           (add              ) [ 0000000111110000000000]
br_ln401              (br               ) [ 0000000000000000000000]
trunc_ln605           (trunc            ) [ 0000000000000000000000]
tmp2                  (bitconcatenate   ) [ 0000000000000000000000]
add_ln402_5           (add              ) [ 0000000000000000000000]
zext_ln402_5          (zext             ) [ 0000000000000000000000]
expandedKey_addr      (getelementptr    ) [ 0000000000100000000000]
trunc_ln402_1         (trunc            ) [ 0000000000000000000000]
shl_ln402_4           (bitconcatenate   ) [ 0000000000000000000000]
add_ln402_6           (add              ) [ 0000000000100000000000]
br_ln398              (br               ) [ 0000000111110000000000]
specloopname_ln396    (specloopname     ) [ 0000000000000000000000]
expandedKey_load_8    (load             ) [ 0000000000000000000000]
zext_ln402_6          (zext             ) [ 0000000000000000000000]
roundKey_addr_2       (getelementptr    ) [ 0000000000000000000000]
store_ln402           (store            ) [ 0000000000000000000000]
br_ln401              (br               ) [ 0000000111110000000000]
call_ln608            (call             ) [ 0000000000000000000000]
br_ln605              (br               ) [ 0000000000000000000000]
call_ln0              (call             ) [ 0000000000000000000000]
br_ln515              (br               ) [ 0000000000000000000000]
i_27                  (load             ) [ 0000000000000000000000]
trunc_ln515           (trunc            ) [ 0000000000000011100000]
icmp_ln515            (icmp             ) [ 0000000000000111111000]
empty_63              (speclooptripcount) [ 0000000000000000000000]
i_28                  (add              ) [ 0000000000000011111000]
br_ln515              (br               ) [ 0000000000000000000000]
specloopname_ln513    (specloopname     ) [ 0000000000000000000000]
shl_ln2               (bitconcatenate   ) [ 0000000000000010000000]
zext_ln516            (zext             ) [ 0000000000000000000000]
state_addr_15         (getelementptr    ) [ 0000000000000011111000]
add_ptr_i_sum2        (or               ) [ 0000000000000000000000]
add_ptr_i_sum2_cast   (zext             ) [ 0000000000000000000000]
state_addr_16         (getelementptr    ) [ 0000000000000011110000]
icmp_ln525            (icmp             ) [ 0000000000000111111000]
br_ln525              (br               ) [ 0000000000000000000000]
or_ln530              (or               ) [ 0000000000000000000000]
zext_ln530            (zext             ) [ 0000000000000000000000]
state_addr_17         (getelementptr    ) [ 0000000000000011110000]
add_ptr_i_sum774      (or               ) [ 0000000000000000000000]
add_ptr_i_sum774_cast (zext             ) [ 0000000000000000000000]
state_addr_18         (getelementptr    ) [ 0000000000000101111000]
state_load_14         (load             ) [ 0000000000000001100000]
state_load_15         (load             ) [ 0000000000000001100000]
state_load_16         (load             ) [ 0000000000000000100000]
state_load_17         (load             ) [ 0000000000000000100000]
call_ln530            (call             ) [ 0000000000000000000000]
p_loc10_load          (load             ) [ 0000000000000000000000]
tmp_loc_load          (load             ) [ 0000000000000000000000]
store_ln528           (store            ) [ 0000000000000000000000]
store_ln530           (store            ) [ 0000000000000000000000]
p_loc_load            (load             ) [ 0000000000000000000000]
p_loc9_load           (load             ) [ 0000000000000000000000]
store_ln530           (store            ) [ 0000000000000000000000]
store_ln530           (store            ) [ 0000000000000000000000]
br_ln533              (br               ) [ 0000000000000000000000]
store_ln515           (store            ) [ 0000000000000000000000]
br_ln515              (br               ) [ 0000000000000000000000]
call_ln0              (call             ) [ 0000000000000000000000]
call_ln0              (call             ) [ 0000000000000000000000]
ret_ln615             (ret              ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="expandedKey">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="expandedKey"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="nbrRounds">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nbrRounds"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rsbox">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rsbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_invRound"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_invMain_Pipeline_VITIS_LOOP_507_1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_invMain_Pipeline_invShiftRowLoop"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_invMain_Pipeline_VITIS_LOOP_308_1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="i_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_loc_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_loc/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_loc10_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc10/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_loc9_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc9/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_loc_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="roundKey_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="roundKey/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_20_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_20/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_21_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_21/5 "/>
</bind>
</comp>

<comp id="110" class="1004" name="i_24_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_24/7 "/>
</bind>
</comp>

<comp id="114" class="1004" name="nbrRounds_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="0" index="1" bw="4" slack="0"/>
<pin id="117" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nbrRounds_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="expandedKey_addr16_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="8" slack="0"/>
<pin id="124" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="expandedKey_addr16/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="expandedKey_load/3 expandedKey_load_8/9 "/>
</bind>
</comp>

<comp id="133" class="1004" name="roundKey_addr_1_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="4" slack="0"/>
<pin id="137" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="roundKey_addr_1/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="0"/>
<pin id="141" dir="0" index="1" bw="8" slack="0"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln402/4 roundKey_load/5 store_ln402/10 "/>
</bind>
</comp>

<comp id="146" class="1004" name="state_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="5" slack="0"/>
<pin id="150" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/5 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="0" index="1" bw="8" slack="0"/>
<pin id="156" dir="0" index="2" bw="0" slack="0"/>
<pin id="202" dir="0" index="4" bw="4" slack="0"/>
<pin id="203" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="204" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="8" slack="0"/>
<pin id="205" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_load/5 store_ln309/6 state_load_14/13 state_load_15/13 state_load_16/14 state_load_17/14 store_ln528/17 store_ln530/17 store_ln530/18 store_ln530/18 "/>
</bind>
</comp>

<comp id="159" class="1004" name="roundKey_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="5" slack="0"/>
<pin id="163" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="roundKey_addr/5 "/>
</bind>
</comp>

<comp id="166" class="1004" name="expandedKey_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="8" slack="0"/>
<pin id="170" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="expandedKey_addr/9 "/>
</bind>
</comp>

<comp id="174" class="1004" name="roundKey_addr_2_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="4" slack="0"/>
<pin id="178" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="roundKey_addr_2/10 "/>
</bind>
</comp>

<comp id="181" class="1004" name="state_addr_15_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="4" slack="0"/>
<pin id="185" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_15/13 "/>
</bind>
</comp>

<comp id="188" class="1004" name="state_addr_16_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="4" slack="0"/>
<pin id="192" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_16/13 "/>
</bind>
</comp>

<comp id="195" class="1004" name="state_addr_17_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="4" slack="0"/>
<pin id="199" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_17/13 "/>
</bind>
</comp>

<comp id="208" class="1004" name="state_addr_18_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="4" slack="0"/>
<pin id="212" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_18/14 "/>
</bind>
</comp>

<comp id="216" class="1005" name="j_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="3" slack="1"/>
<pin id="218" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="j_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="0"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="1" slack="1"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="227" class="1005" name="i_22_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="1"/>
<pin id="229" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_22 (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="i_22_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="0"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="1" slack="1"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_22/8 "/>
</bind>
</comp>

<comp id="238" class="1005" name="j_1_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="3" slack="1"/>
<pin id="240" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="j_1_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="3" slack="0"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="1" slack="1"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/9 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="0" slack="0"/>
<pin id="251" dir="0" index="1" bw="8" slack="0"/>
<pin id="252" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_aes_invRound_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="0" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="0"/>
<pin id="259" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="260" dir="0" index="3" bw="8" slack="0"/>
<pin id="261" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln608/8 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="0" slack="0"/>
<pin id="267" dir="0" index="1" bw="8" slack="0"/>
<pin id="268" dir="0" index="2" bw="8" slack="0"/>
<pin id="269" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/13 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="0" slack="0"/>
<pin id="275" dir="0" index="1" bw="8" slack="0"/>
<pin id="276" dir="0" index="2" bw="8" slack="0"/>
<pin id="277" dir="0" index="3" bw="8" slack="1"/>
<pin id="278" dir="0" index="4" bw="8" slack="1"/>
<pin id="279" dir="0" index="5" bw="2" slack="2"/>
<pin id="280" dir="0" index="6" bw="8" slack="7"/>
<pin id="281" dir="0" index="7" bw="8" slack="7"/>
<pin id="282" dir="0" index="8" bw="8" slack="7"/>
<pin id="283" dir="0" index="9" bw="8" slack="7"/>
<pin id="284" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln530/15 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="0" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="0"/>
<pin id="291" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="292" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/20 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln398_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="3" slack="0"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln398/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="i_23_load_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="3" slack="1"/>
<pin id="302" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_23/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln398_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="3" slack="0"/>
<pin id="305" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln398/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="icmp_ln398_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="3" slack="0"/>
<pin id="309" dir="0" index="1" bw="3" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln398/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="add_ln398_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="3" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln398/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="empty_56_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="3" slack="0"/>
<pin id="321" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_56/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_s_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="0"/>
<pin id="325" dir="0" index="1" bw="2" slack="0"/>
<pin id="326" dir="0" index="2" bw="1" slack="0"/>
<pin id="327" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln401_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="0"/>
<pin id="333" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln401/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln308_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="5" slack="0"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln308/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="icmp_ln401_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="3" slack="0"/>
<pin id="342" dir="0" index="1" bw="3" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln401/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="add_ln401_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="3" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln401/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="0"/>
<pin id="354" dir="0" index="1" bw="4" slack="2"/>
<pin id="355" dir="0" index="2" bw="1" slack="0"/>
<pin id="356" dir="0" index="3" bw="3" slack="0"/>
<pin id="357" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp1/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln402_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="0"/>
<pin id="363" dir="0" index="1" bw="4" slack="1"/>
<pin id="364" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln402/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln402_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln402/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="trunc_ln402_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="3" slack="0"/>
<pin id="373" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln402/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="shl_ln_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="4" slack="0"/>
<pin id="377" dir="0" index="1" bw="2" slack="0"/>
<pin id="378" dir="0" index="2" bw="1" slack="0"/>
<pin id="379" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln402_4_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="0"/>
<pin id="385" dir="0" index="1" bw="3" slack="1"/>
<pin id="386" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln402_4/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="store_ln398_store_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="3" slack="1"/>
<pin id="390" dir="0" index="1" bw="3" slack="2"/>
<pin id="391" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln398/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln402_4_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="4" slack="1"/>
<pin id="394" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln402_4/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="i_25_load_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="5" slack="1"/>
<pin id="398" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_25/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln308_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="5" slack="0"/>
<pin id="401" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln308/5 "/>
</bind>
</comp>

<comp id="405" class="1004" name="icmp_ln308_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="5" slack="0"/>
<pin id="407" dir="0" index="1" bw="5" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln308/5 "/>
</bind>
</comp>

<comp id="411" class="1004" name="add_ln308_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="5" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln308/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="store_ln308_store_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="5" slack="0"/>
<pin id="419" dir="0" index="1" bw="5" slack="1"/>
<pin id="420" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln308/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="add_ln605_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="4" slack="2"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln605/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="zext_ln605_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="4" slack="0"/>
<pin id="429" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln605/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="store_ln605_store_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="4" slack="0"/>
<pin id="433" dir="0" index="1" bw="5" slack="0"/>
<pin id="434" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln605/5 "/>
</bind>
</comp>

<comp id="436" class="1004" name="xor_ln309_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="0"/>
<pin id="438" dir="0" index="1" bw="8" slack="0"/>
<pin id="439" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln309/6 "/>
</bind>
</comp>

<comp id="443" class="1004" name="i_26_load_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="5" slack="1"/>
<pin id="445" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_26/7 "/>
</bind>
</comp>

<comp id="446" class="1004" name="icmp_ln605_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="5" slack="0"/>
<pin id="448" dir="0" index="1" bw="5" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln605/7 "/>
</bind>
</comp>

<comp id="452" class="1004" name="store_ln515_store_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="3" slack="0"/>
<pin id="455" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln515/7 "/>
</bind>
</comp>

<comp id="457" class="1004" name="zext_ln398_2_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="3" slack="0"/>
<pin id="459" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln398_2/8 "/>
</bind>
</comp>

<comp id="461" class="1004" name="icmp_ln398_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="3" slack="0"/>
<pin id="463" dir="0" index="1" bw="3" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln398_1/8 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_ln398_3_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="3" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln398_3/8 "/>
</bind>
</comp>

<comp id="473" class="1004" name="empty_61_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="3" slack="0"/>
<pin id="475" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_61/8 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_26_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="4" slack="0"/>
<pin id="479" dir="0" index="1" bw="2" slack="0"/>
<pin id="480" dir="0" index="2" bw="1" slack="0"/>
<pin id="481" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26/8 "/>
</bind>
</comp>

<comp id="485" class="1004" name="zext_ln401_1_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="4" slack="0"/>
<pin id="487" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln401_1/8 "/>
</bind>
</comp>

<comp id="489" class="1004" name="add_ln605_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln605_1/8 "/>
</bind>
</comp>

<comp id="494" class="1004" name="store_ln605_store_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="5" slack="0"/>
<pin id="496" dir="0" index="1" bw="5" slack="2"/>
<pin id="497" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln605/8 "/>
</bind>
</comp>

<comp id="499" class="1004" name="icmp_ln401_1_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="3" slack="0"/>
<pin id="501" dir="0" index="1" bw="3" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln401_1/9 "/>
</bind>
</comp>

<comp id="505" class="1004" name="add_ln401_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="3" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln401_1/9 "/>
</bind>
</comp>

<comp id="511" class="1004" name="trunc_ln605_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="5" slack="2"/>
<pin id="513" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln605/9 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp2_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="8" slack="0"/>
<pin id="516" dir="0" index="1" bw="4" slack="0"/>
<pin id="517" dir="0" index="2" bw="1" slack="0"/>
<pin id="518" dir="0" index="3" bw="3" slack="0"/>
<pin id="519" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp2/9 "/>
</bind>
</comp>

<comp id="524" class="1004" name="add_ln402_5_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="0"/>
<pin id="526" dir="0" index="1" bw="4" slack="1"/>
<pin id="527" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln402_5/9 "/>
</bind>
</comp>

<comp id="529" class="1004" name="zext_ln402_5_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="0"/>
<pin id="531" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln402_5/9 "/>
</bind>
</comp>

<comp id="534" class="1004" name="trunc_ln402_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="3" slack="0"/>
<pin id="536" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln402_1/9 "/>
</bind>
</comp>

<comp id="538" class="1004" name="shl_ln402_4_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="4" slack="0"/>
<pin id="540" dir="0" index="1" bw="2" slack="0"/>
<pin id="541" dir="0" index="2" bw="1" slack="0"/>
<pin id="542" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln402_4/9 "/>
</bind>
</comp>

<comp id="546" class="1004" name="add_ln402_6_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="4" slack="0"/>
<pin id="548" dir="0" index="1" bw="3" slack="1"/>
<pin id="549" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln402_6/9 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext_ln402_6_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="4" slack="1"/>
<pin id="553" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln402_6/10 "/>
</bind>
</comp>

<comp id="555" class="1004" name="i_27_load_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="3" slack="2"/>
<pin id="557" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_27/13 "/>
</bind>
</comp>

<comp id="558" class="1004" name="trunc_ln515_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="3" slack="0"/>
<pin id="560" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln515/13 "/>
</bind>
</comp>

<comp id="562" class="1004" name="icmp_ln515_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="3" slack="0"/>
<pin id="564" dir="0" index="1" bw="3" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln515/13 "/>
</bind>
</comp>

<comp id="568" class="1004" name="i_28_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="3" slack="0"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="1" index="2" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_28/13 "/>
</bind>
</comp>

<comp id="574" class="1004" name="shl_ln2_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="4" slack="0"/>
<pin id="576" dir="0" index="1" bw="2" slack="0"/>
<pin id="577" dir="0" index="2" bw="1" slack="0"/>
<pin id="578" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/13 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln516_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="4" slack="0"/>
<pin id="584" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln516/13 "/>
</bind>
</comp>

<comp id="587" class="1004" name="add_ptr_i_sum2_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="4" slack="0"/>
<pin id="589" dir="0" index="1" bw="4" slack="0"/>
<pin id="590" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="add_ptr_i_sum2/13 "/>
</bind>
</comp>

<comp id="593" class="1004" name="add_ptr_i_sum2_cast_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="4" slack="0"/>
<pin id="595" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_ptr_i_sum2_cast/13 "/>
</bind>
</comp>

<comp id="598" class="1004" name="icmp_ln525_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="2" slack="0"/>
<pin id="600" dir="0" index="1" bw="2" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln525/13 "/>
</bind>
</comp>

<comp id="604" class="1004" name="or_ln530_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="4" slack="0"/>
<pin id="606" dir="0" index="1" bw="4" slack="0"/>
<pin id="607" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln530/13 "/>
</bind>
</comp>

<comp id="610" class="1004" name="zext_ln530_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="4" slack="0"/>
<pin id="612" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln530/13 "/>
</bind>
</comp>

<comp id="615" class="1004" name="add_ptr_i_sum774_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="4" slack="1"/>
<pin id="617" dir="0" index="1" bw="4" slack="0"/>
<pin id="618" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="add_ptr_i_sum774/14 "/>
</bind>
</comp>

<comp id="620" class="1004" name="add_ptr_i_sum774_cast_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="4" slack="0"/>
<pin id="622" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_ptr_i_sum774_cast/14 "/>
</bind>
</comp>

<comp id="625" class="1004" name="p_loc10_load_load_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="9"/>
<pin id="627" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc10_load/17 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_loc_load_load_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="8" slack="9"/>
<pin id="631" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_loc_load/17 "/>
</bind>
</comp>

<comp id="633" class="1004" name="p_loc_load_load_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="8" slack="10"/>
<pin id="635" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/18 "/>
</bind>
</comp>

<comp id="637" class="1004" name="p_loc9_load_load_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="8" slack="10"/>
<pin id="639" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc9_load/18 "/>
</bind>
</comp>

<comp id="641" class="1004" name="store_ln515_store_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="3" slack="5"/>
<pin id="643" dir="0" index="1" bw="3" slack="7"/>
<pin id="644" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln515/18 "/>
</bind>
</comp>

<comp id="645" class="1005" name="i_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="3" slack="0"/>
<pin id="647" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="652" class="1005" name="nbrRounds_read_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="4" slack="2"/>
<pin id="654" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="nbrRounds_read "/>
</bind>
</comp>

<comp id="658" class="1005" name="tmp_loc_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="7"/>
<pin id="660" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="tmp_loc "/>
</bind>
</comp>

<comp id="664" class="1005" name="p_loc10_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="7"/>
<pin id="666" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="p_loc10 "/>
</bind>
</comp>

<comp id="670" class="1005" name="p_loc9_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="7"/>
<pin id="672" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="p_loc9 "/>
</bind>
</comp>

<comp id="676" class="1005" name="p_loc_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="8" slack="7"/>
<pin id="678" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="682" class="1005" name="zext_ln398_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="4" slack="1"/>
<pin id="684" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln398 "/>
</bind>
</comp>

<comp id="690" class="1005" name="add_ln398_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="3" slack="1"/>
<pin id="692" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln398 "/>
</bind>
</comp>

<comp id="695" class="1005" name="zext_ln401_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="8" slack="1"/>
<pin id="697" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln401 "/>
</bind>
</comp>

<comp id="700" class="1005" name="i_20_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="5" slack="0"/>
<pin id="702" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_20 "/>
</bind>
</comp>

<comp id="710" class="1005" name="add_ln401_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="3" slack="0"/>
<pin id="712" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln401 "/>
</bind>
</comp>

<comp id="715" class="1005" name="expandedKey_addr16_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="8" slack="1"/>
<pin id="717" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="expandedKey_addr16 "/>
</bind>
</comp>

<comp id="720" class="1005" name="add_ln402_4_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="4" slack="1"/>
<pin id="722" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln402_4 "/>
</bind>
</comp>

<comp id="728" class="1005" name="state_addr_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="4" slack="1"/>
<pin id="730" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="733" class="1005" name="roundKey_addr_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="4" slack="1"/>
<pin id="735" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="roundKey_addr "/>
</bind>
</comp>

<comp id="738" class="1005" name="i_21_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="5" slack="0"/>
<pin id="740" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_21 "/>
</bind>
</comp>

<comp id="745" class="1005" name="i_26_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="5" slack="2"/>
<pin id="747" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="i_26 "/>
</bind>
</comp>

<comp id="753" class="1005" name="i_24_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="3" slack="0"/>
<pin id="755" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_24 "/>
</bind>
</comp>

<comp id="760" class="1005" name="zext_ln398_2_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="4" slack="1"/>
<pin id="762" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln398_2 "/>
</bind>
</comp>

<comp id="768" class="1005" name="add_ln398_3_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="3" slack="0"/>
<pin id="770" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln398_3 "/>
</bind>
</comp>

<comp id="773" class="1005" name="zext_ln401_1_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="8" slack="1"/>
<pin id="775" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln401_1 "/>
</bind>
</comp>

<comp id="781" class="1005" name="add_ln401_1_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="3" slack="0"/>
<pin id="783" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln401_1 "/>
</bind>
</comp>

<comp id="786" class="1005" name="expandedKey_addr_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="8" slack="1"/>
<pin id="788" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="expandedKey_addr "/>
</bind>
</comp>

<comp id="791" class="1005" name="add_ln402_6_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="4" slack="1"/>
<pin id="793" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln402_6 "/>
</bind>
</comp>

<comp id="796" class="1005" name="trunc_ln515_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="2" slack="2"/>
<pin id="798" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln515 "/>
</bind>
</comp>

<comp id="804" class="1005" name="i_28_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="3" slack="5"/>
<pin id="806" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="i_28 "/>
</bind>
</comp>

<comp id="809" class="1005" name="shl_ln2_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="4" slack="1"/>
<pin id="811" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln2 "/>
</bind>
</comp>

<comp id="814" class="1005" name="state_addr_15_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="4" slack="1"/>
<pin id="816" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_15 "/>
</bind>
</comp>

<comp id="819" class="1005" name="state_addr_16_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="4" slack="1"/>
<pin id="821" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_16 "/>
</bind>
</comp>

<comp id="825" class="1005" name="icmp_ln525_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="5"/>
<pin id="827" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln525 "/>
</bind>
</comp>

<comp id="829" class="1005" name="state_addr_17_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="4" slack="1"/>
<pin id="831" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_17 "/>
</bind>
</comp>

<comp id="835" class="1005" name="state_addr_18_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="4" slack="1"/>
<pin id="837" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_18 "/>
</bind>
</comp>

<comp id="840" class="1005" name="state_load_14_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="8" slack="1"/>
<pin id="842" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="state_load_14 "/>
</bind>
</comp>

<comp id="845" class="1005" name="state_load_15_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="8" slack="1"/>
<pin id="847" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="state_load_15 "/>
</bind>
</comp>

<comp id="850" class="1005" name="state_load_16_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="8" slack="1"/>
<pin id="852" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="state_load_16 "/>
</bind>
</comp>

<comp id="855" class="1005" name="state_load_17_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="8" slack="1"/>
<pin id="857" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="state_load_17 "/>
</bind>
</comp>

<comp id="860" class="1004" name="grp_galois_multiplication_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="862" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="863" dir="0" index="2" bw="3" slack="2147483647"/>
<pin id="864" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_14/3 tmp_16/4 tmp_20/5 tmp_24/6 "/>
</bind>
</comp>

<comp id="865" class="1004" name="grp_galois_multiplication_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="867" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="868" dir="0" index="2" bw="4" slack="2147483647"/>
<pin id="869" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_15/3 tmp_17/4 tmp_21/5 tmp_25/6 "/>
</bind>
</comp>

<comp id="870" class="1004" name="grp_galois_multiplication_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="872" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="873" dir="0" index="2" bw="4" slack="2147483647"/>
<pin id="874" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_s/3 tmp_11/4 tmp_18/5 tmp_22/6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="38" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="38" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="144"><net_src comp="127" pin="3"/><net_sink comp="139" pin=1"/></net>

<net id="145"><net_src comp="133" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="38" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="38" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="165"><net_src comp="159" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="171"><net_src comp="2" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="166" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="179"><net_src comp="38" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="180"><net_src comp="174" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="186"><net_src comp="0" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="38" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="38" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="0" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="38" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="206"><net_src comp="188" pin="3"/><net_sink comp="153" pin=2"/></net>

<net id="207"><net_src comp="195" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="213"><net_src comp="0" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="38" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="208" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="219"><net_src comp="14" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="230"><net_src comp="14" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="241"><net_src comp="14" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="254"><net_src comp="58" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="2" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="262"><net_src comp="60" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="0" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="264"><net_src comp="6" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="270"><net_src comp="70" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="0" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="6" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="285"><net_src comp="74" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="286"><net_src comp="153" pin="7"/><net_sink comp="273" pin=1"/></net>

<net id="287"><net_src comp="153" pin="3"/><net_sink comp="273" pin=2"/></net>

<net id="293"><net_src comp="76" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="0" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="14" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="306"><net_src comp="300" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="300" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="16" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="300" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="22" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="300" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="28" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="319" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="30" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="334"><net_src comp="323" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="32" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="220" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="16" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="220" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="22" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="358"><net_src comp="34" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="36" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="360"><net_src comp="220" pin="4"/><net_sink comp="352" pin=3"/></net>

<net id="365"><net_src comp="352" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="361" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="374"><net_src comp="220" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="28" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="371" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="30" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="387"><net_src comp="375" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="395"><net_src comp="392" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="402"><net_src comp="396" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="409"><net_src comp="396" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="42" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="396" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="46" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="411" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="48" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="422" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="427" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="440"><net_src comp="139" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="153" pin="3"/><net_sink comp="436" pin=1"/></net>

<net id="442"><net_src comp="436" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="450"><net_src comp="443" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="32" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="14" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="231" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="231" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="16" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="231" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="22" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="476"><net_src comp="231" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="482"><net_src comp="28" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="473" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="30" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="488"><net_src comp="477" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="493"><net_src comp="62" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="498"><net_src comp="489" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="503"><net_src comp="242" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="16" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="242" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="22" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="520"><net_src comp="34" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="511" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="522"><net_src comp="36" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="523"><net_src comp="242" pin="4"/><net_sink comp="514" pin=3"/></net>

<net id="528"><net_src comp="514" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="524" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="537"><net_src comp="242" pin="4"/><net_sink comp="534" pin=0"/></net>

<net id="543"><net_src comp="28" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="534" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="30" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="550"><net_src comp="538" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="554"><net_src comp="551" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="561"><net_src comp="555" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="566"><net_src comp="555" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="16" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="555" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="22" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="579"><net_src comp="28" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="558" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="30" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="585"><net_src comp="574" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="591"><net_src comp="574" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="66" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="596"><net_src comp="587" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="602"><net_src comp="558" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="30" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="574" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="68" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="613"><net_src comp="604" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="619"><net_src comp="72" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="623"><net_src comp="615" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="628"><net_src comp="625" pin="1"/><net_sink comp="153" pin=4"/></net>

<net id="632"><net_src comp="629" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="636"><net_src comp="633" pin="1"/><net_sink comp="153" pin=4"/></net>

<net id="640"><net_src comp="637" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="648"><net_src comp="78" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="651"><net_src comp="645" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="655"><net_src comp="114" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="661"><net_src comp="82" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="273" pin=9"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="667"><net_src comp="86" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="273" pin=8"/></net>

<net id="669"><net_src comp="664" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="673"><net_src comp="90" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="273" pin=7"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="679"><net_src comp="94" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="273" pin=6"/></net>

<net id="681"><net_src comp="676" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="685"><net_src comp="303" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="693"><net_src comp="313" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="698"><net_src comp="331" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="703"><net_src comp="102" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="706"><net_src comp="700" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="713"><net_src comp="346" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="718"><net_src comp="120" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="723"><net_src comp="383" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="731"><net_src comp="146" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="736"><net_src comp="159" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="741"><net_src comp="106" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="744"><net_src comp="738" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="748"><net_src comp="443" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="756"><net_src comp="110" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="758"><net_src comp="753" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="759"><net_src comp="753" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="763"><net_src comp="457" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="771"><net_src comp="467" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="776"><net_src comp="485" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="784"><net_src comp="505" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="789"><net_src comp="166" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="794"><net_src comp="546" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="799"><net_src comp="558" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="273" pin=5"/></net>

<net id="807"><net_src comp="568" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="812"><net_src comp="574" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="817"><net_src comp="181" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="822"><net_src comp="188" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="824"><net_src comp="819" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="828"><net_src comp="598" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="832"><net_src comp="195" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="834"><net_src comp="829" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="838"><net_src comp="208" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="843"><net_src comp="153" pin="7"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="273" pin=4"/></net>

<net id="848"><net_src comp="153" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="273" pin=3"/></net>

<net id="853"><net_src comp="153" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="858"><net_src comp="153" pin="7"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="273" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {6 8 11 13 17 18 19 20 21 }
	Port: rsbox | {}
 - Input state : 
	Port: aes_invMain : state | {5 6 8 11 13 14 15 19 20 21 }
	Port: aes_invMain : expandedKey | {3 4 7 9 10 12 }
	Port: aes_invMain : nbrRounds | {1 }
	Port: aes_invMain : rsbox | {8 11 13 19 }
  - Chain level:
	State 1
		store_ln398 : 1
	State 2
		zext_ln398 : 1
		icmp_ln398 : 1
		add_ln398 : 1
		br_ln398 : 2
		empty_56 : 1
		tmp_s : 2
		zext_ln401 : 3
		store_ln308 : 1
	State 3
		icmp_ln401 : 1
		add_ln401 : 1
		br_ln401 : 2
		tmp1 : 1
		add_ln402 : 2
		zext_ln402 : 3
		expandedKey_addr16 : 4
		expandedKey_load : 5
		trunc_ln402 : 1
		shl_ln : 2
		add_ln402_4 : 3
	State 4
		roundKey_addr_1 : 1
		store_ln402 : 2
	State 5
		zext_ln308 : 1
		icmp_ln308 : 1
		add_ln308 : 1
		br_ln308 : 2
		state_addr : 2
		state_load : 3
		roundKey_addr : 2
		roundKey_load : 3
		store_ln308 : 2
		zext_ln605 : 1
		store_ln605 : 2
	State 6
		xor_ln309 : 1
		store_ln309 : 1
	State 7
		icmp_ln605 : 1
		br_ln605 : 2
		store_ln515 : 1
	State 8
		zext_ln398_2 : 1
		icmp_ln398_1 : 1
		add_ln398_3 : 1
		br_ln398 : 2
		empty_61 : 1
		tmp_26 : 2
		zext_ln401_1 : 3
		store_ln605 : 1
	State 9
		icmp_ln401_1 : 1
		add_ln401_1 : 1
		br_ln401 : 2
		tmp2 : 1
		add_ln402_5 : 2
		zext_ln402_5 : 3
		expandedKey_addr : 4
		expandedKey_load_8 : 5
		trunc_ln402_1 : 1
		shl_ln402_4 : 2
		add_ln402_6 : 3
	State 10
		roundKey_addr_2 : 1
		store_ln402 : 2
	State 11
	State 12
	State 13
		trunc_ln515 : 1
		icmp_ln515 : 1
		i_28 : 1
		br_ln515 : 2
		shl_ln2 : 2
		zext_ln516 : 3
		state_addr_15 : 4
		add_ptr_i_sum2 : 3
		add_ptr_i_sum2_cast : 3
		state_addr_16 : 4
		icmp_ln525 : 2
		br_ln525 : 3
		or_ln530 : 3
		zext_ln530 : 3
		state_addr_17 : 4
		state_load_14 : 5
		state_load_15 : 5
	State 14
		state_addr_18 : 1
		state_load_16 : 2
	State 15
		call_ln530 : 1
	State 16
	State 17
		store_ln528 : 1
		store_ln530 : 1
	State 18
		store_ln530 : 1
		store_ln530 : 1
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------|---------|---------|---------|
| Operation|                          Functional Unit                          |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|          | grp_aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_249 |  1.588  |    34   |    93   |
|          |                      grp_aes_invRound_fu_256                      | 36.4869 |   281   |   1168  |
|          |          grp_aes_invMain_Pipeline_VITIS_LOOP_507_1_fu_265         |  3.176  |    18   |    40   |
|   call   |          grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273          |    0    |    36   |    18   |
|          |          grp_aes_invMain_Pipeline_VITIS_LOOP_308_1_fu_288         |  3.176  |    13   |    48   |
|          |                  grp_galois_multiplication_fu_860                 |    0    |    0    |   104   |
|          |                  grp_galois_multiplication_fu_865                 |    0    |    0    |   104   |
|          |                  grp_galois_multiplication_fu_870                 |    0    |    0    |   104   |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|          |                          add_ln398_fu_313                         |    0    |    0    |    11   |
|          |                          add_ln401_fu_346                         |    0    |    0    |    11   |
|          |                          add_ln402_fu_361                         |    0    |    0    |    15   |
|          |                         add_ln402_4_fu_383                        |    0    |    0    |    13   |
|          |                          add_ln308_fu_411                         |    0    |    0    |    13   |
|    add   |                          add_ln605_fu_422                         |    0    |    0    |    13   |
|          |                         add_ln398_3_fu_467                        |    0    |    0    |    11   |
|          |                         add_ln605_1_fu_489                        |    0    |    0    |    13   |
|          |                         add_ln401_1_fu_505                        |    0    |    0    |    11   |
|          |                         add_ln402_5_fu_524                        |    0    |    0    |    15   |
|          |                         add_ln402_6_fu_546                        |    0    |    0    |    13   |
|          |                            i_28_fu_568                            |    0    |    0    |    11   |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|          |                         icmp_ln398_fu_307                         |    0    |    0    |    8    |
|          |                         icmp_ln401_fu_340                         |    0    |    0    |    8    |
|          |                         icmp_ln308_fu_405                         |    0    |    0    |    9    |
|   icmp   |                         icmp_ln605_fu_446                         |    0    |    0    |    9    |
|          |                        icmp_ln398_1_fu_461                        |    0    |    0    |    8    |
|          |                        icmp_ln401_1_fu_499                        |    0    |    0    |    8    |
|          |                         icmp_ln515_fu_562                         |    0    |    0    |    8    |
|          |                         icmp_ln525_fu_598                         |    0    |    0    |    8    |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|    xor   |                          xor_ln309_fu_436                         |    0    |    0    |    8    |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|   read   |                     nbrRounds_read_read_fu_114                    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|          |                         zext_ln398_fu_303                         |    0    |    0    |    0    |
|          |                         zext_ln401_fu_331                         |    0    |    0    |    0    |
|          |                         zext_ln402_fu_366                         |    0    |    0    |    0    |
|          |                        zext_ln402_4_fu_392                        |    0    |    0    |    0    |
|          |                         zext_ln308_fu_399                         |    0    |    0    |    0    |
|          |                         zext_ln605_fu_427                         |    0    |    0    |    0    |
|   zext   |                        zext_ln398_2_fu_457                        |    0    |    0    |    0    |
|          |                        zext_ln401_1_fu_485                        |    0    |    0    |    0    |
|          |                        zext_ln402_5_fu_529                        |    0    |    0    |    0    |
|          |                        zext_ln402_6_fu_551                        |    0    |    0    |    0    |
|          |                         zext_ln516_fu_582                         |    0    |    0    |    0    |
|          |                     add_ptr_i_sum2_cast_fu_593                    |    0    |    0    |    0    |
|          |                         zext_ln530_fu_610                         |    0    |    0    |    0    |
|          |                    add_ptr_i_sum774_cast_fu_620                   |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|          |                          empty_56_fu_319                          |    0    |    0    |    0    |
|          |                         trunc_ln402_fu_371                        |    0    |    0    |    0    |
|   trunc  |                          empty_61_fu_473                          |    0    |    0    |    0    |
|          |                         trunc_ln605_fu_511                        |    0    |    0    |    0    |
|          |                        trunc_ln402_1_fu_534                       |    0    |    0    |    0    |
|          |                         trunc_ln515_fu_558                        |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|          |                            tmp_s_fu_323                           |    0    |    0    |    0    |
|          |                            tmp1_fu_352                            |    0    |    0    |    0    |
|          |                           shl_ln_fu_375                           |    0    |    0    |    0    |
|bitconcatenate|                           tmp_26_fu_477                           |    0    |    0    |    0    |
|          |                            tmp2_fu_514                            |    0    |    0    |    0    |
|          |                         shl_ln402_4_fu_538                        |    0    |    0    |    0    |
|          |                           shl_ln2_fu_574                          |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|          |                       add_ptr_i_sum2_fu_587                       |    0    |    0    |    0    |
|    or    |                          or_ln530_fu_604                          |    0    |    0    |    0    |
|          |                      add_ptr_i_sum774_fu_615                      |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                   | 44.4269 |   382   |   1903  |
|----------|-------------------------------------------------------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
|roundKey|    0   |    8   |    2   |    0   |
+--------+--------+--------+--------+--------+
|  Total |    0   |    8   |    2   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    add_ln398_3_reg_768   |    3   |
|     add_ln398_reg_690    |    3   |
|    add_ln401_1_reg_781   |    3   |
|     add_ln401_reg_710    |    3   |
|    add_ln402_4_reg_720   |    4   |
|    add_ln402_6_reg_791   |    4   |
|expandedKey_addr16_reg_715|    8   |
| expandedKey_addr_reg_786 |    8   |
|       i_20_reg_700       |    5   |
|       i_21_reg_738       |    5   |
|       i_22_reg_227       |    3   |
|       i_24_reg_753       |    3   |
|       i_26_reg_745       |    5   |
|       i_28_reg_804       |    3   |
|         i_reg_645        |    3   |
|    icmp_ln525_reg_825    |    1   |
|        j_1_reg_238       |    3   |
|         j_reg_216        |    3   |
|  nbrRounds_read_reg_652  |    4   |
|      p_loc10_reg_664     |    8   |
|      p_loc9_reg_670      |    8   |
|       p_loc_reg_676      |    8   |
|   roundKey_addr_reg_733  |    4   |
|      shl_ln2_reg_809     |    4   |
|   state_addr_15_reg_814  |    4   |
|   state_addr_16_reg_819  |    4   |
|   state_addr_17_reg_829  |    4   |
|   state_addr_18_reg_835  |    4   |
|    state_addr_reg_728    |    4   |
|   state_load_14_reg_840  |    8   |
|   state_load_15_reg_845  |    8   |
|   state_load_16_reg_850  |    8   |
|   state_load_17_reg_855  |    8   |
|      tmp_loc_reg_658     |    8   |
|    trunc_ln515_reg_796   |    2   |
|   zext_ln398_2_reg_760   |    4   |
|    zext_ln398_reg_682    |    4   |
|   zext_ln401_1_reg_773   |    8   |
|    zext_ln401_reg_695    |    8   |
+--------------------------+--------+
|           Total          |   192  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                       Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                grp_access_fu_127                |  p0  |   4  |   8  |   32   ||    20   |
|                grp_access_fu_139                |  p0  |   4  |   4  |   16   ||    20   |
|                grp_access_fu_153                |  p0  |   7  |   4  |   28   ||    37   |
|                grp_access_fu_153                |  p1  |   3  |   8  |   24   ||    14   |
|                grp_access_fu_153                |  p2  |   4  |   0  |    0   ||    20   |
|                grp_access_fu_153                |  p4  |   2  |   4  |    8   ||    9    |
| grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273 |  p1  |   2  |   8  |   16   ||    9    |
| grp_aes_invMain_Pipeline_invShiftRowLoop_fu_273 |  p2  |   2  |   8  |   16   ||    9    |
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                      Total                      |      |      |      |   140  || 14.1356 ||   138   |
|-------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   44   |   382  |  1903  |    -   |
|   Memory  |    0   |    -   |    8   |    2   |    0   |
|Multiplexer|    -   |   14   |    -   |   138  |    -   |
|  Register |    -   |    -   |   192  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   58   |   582  |  2043  |    0   |
+-----------+--------+--------+--------+--------+--------+
