
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.038628                       # Number of seconds simulated
sim_ticks                                 38627855000                       # Number of ticks simulated
final_tick                               8873741915500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 181693                       # Simulator instruction rate (inst/s)
host_op_rate                                   241414                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               70184109                       # Simulator tick rate (ticks/s)
host_mem_usage                                2221080                       # Number of bytes of host memory used
host_seconds                                   550.38                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     132869130                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             10880                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           1189632                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1200512                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        10880                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10880                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       202496                       # Number of bytes written to this memory
system.physmem.bytes_written::total            202496                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                170                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              18588                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 18758                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3164                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3164                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst               281662                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             30797258                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                31078920                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          281662                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             281662                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           5242227                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                5242227                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           5242227                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              281662                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            30797258                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               36321147                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                          14651                       # number of replacements
system.l2.tagsinuse                       3953.587485                       # Cycle average of tags in use
system.l2.total_refs                           838779                       # Total number of references to valid blocks.
system.l2.sampled_refs                          18744                       # Sample count of references to valid blocks.
system.l2.avg_refs                          44.749200                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   8868999066500                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           105.310937                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst              19.001984                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            3829.274564                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.025711                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.004639                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.934881                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.965231                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                    8                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               681563                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  681571                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           159120                       # number of Writeback hits
system.l2.Writeback_hits::total                159120                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              24446                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 24446                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                     8                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                706009                       # number of demand (read+write) hits
system.l2.demand_hits::total                   706017                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    8                       # number of overall hits
system.l2.overall_hits::cpu.data               706009                       # number of overall hits
system.l2.overall_hits::total                  706017                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                170                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data              18110                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 18280                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              478                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 478                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 170                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               18588                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18758                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                170                       # number of overall misses
system.l2.overall_misses::cpu.data              18588                       # number of overall misses
system.l2.overall_misses::total                 18758                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst      9164500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data    971312000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       980476500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     25000500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      25000500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst       9164500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     996312500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1005477000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst      9164500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    996312500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1005477000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              178                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           699673                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              699851                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       159120                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            159120                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          24924                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             24924                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               178                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            724597                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               724775                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              178                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           724597                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              724775                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.955056                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.025884                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.026120                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.019178                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.019178                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.955056                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.025653                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.025881                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.955056                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.025653                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.025881                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53908.823529                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 53634.014357                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53636.570022                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52302.301255                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52302.301255                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53908.823529                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53599.768668                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53602.569570                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53908.823529                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53599.768668                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53602.569570                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3164                       # number of writebacks
system.l2.writebacks::total                      3164                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           170                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data         18110                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            18280                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          478                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            478                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            170                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          18588                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18758                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           170                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         18588                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18758                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst      7093500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data    751684500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    758778000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     19234500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     19234500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst      7093500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    770919000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    778012500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst      7093500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    770919000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    778012500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.955056                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.025884                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.026120                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.019178                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.019178                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.955056                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.025653                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.025881                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.955056                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.025653                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.025881                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41726.470588                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 41506.598564                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41508.643326                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40239.539749                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40239.539749                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41726.470588                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41474.015494                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41476.303444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41726.470588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41474.015494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41476.303444                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 6506204                       # Number of BP lookups
system.cpu.branchPred.condPredicted           6506204                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            192344                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4829177                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4818183                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.772342                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                         77255710                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            9542237                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      107793490                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     6506204                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4818183                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      22756134                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1484495                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               42963953                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   9484586                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 10970                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           76550875                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.879501                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.142365                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 54386399     71.05%     71.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   328665      0.43%     71.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   978899      1.28%     72.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2204274      2.88%     75.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   702217      0.92%     76.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1619126      2.12%     78.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1983522      2.59%     81.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2609632      3.41%     84.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 11738141     15.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             76550875                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.084216                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.395282                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 16582148                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              36617641                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  17944808                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               4117750                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1288527                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              143339810                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                1288527                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 20737675                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                18760461                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  15807012                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              19957199                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              142675926                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents              15691127                       # Number of times rename has blocked due to ROB full
system.cpu.rename.LSQFullEvents                126877                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           165945437                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             373803935                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        134623875                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         239180060                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             153629897                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 12315476                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  45736991                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             23318745                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4729465                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2933807                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            37708                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  142266332                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                   7                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 139423946                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            286534                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         9386265                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      9791480                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              7                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      76550875                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.821324                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.275419                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8008379     10.46%     10.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            28753431     37.56%     48.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            21106906     27.57%     75.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             9998387     13.06%     88.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             6048968      7.90%     96.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1856132      2.42%     98.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              469111      0.61%     99.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              306144      0.40%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                3417      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        76550875                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2676468      5.29%      5.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      5.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      5.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              47470754     93.83%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 444911      0.88%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    84      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             16329      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              48455939     34.75%     34.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     34.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     34.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            63007048     45.19%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             23225141     16.66%     96.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4719489      3.38%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              139423946                       # Type of FU issued
system.cpu.iq.rate                           1.804707                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    50592217                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.362866                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          190400819                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          61375304                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     55297134                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           215876695                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           90277859                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     83624057                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               58234686                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses               131765148                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           618547                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1127689                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          560                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       124193                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          8151                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1288527                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   24654                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   320                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           142266339                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              9289                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              23318745                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              4729465                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            560                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         107508                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        86694                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               194202                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             139142499                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              23158567                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            281443                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     27864962                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  6104316                       # Number of branches executed
system.cpu.iew.exec_stores                    4706395                       # Number of stores executed
system.cpu.iew.exec_rate                     1.801064                       # Inst execution rate
system.cpu.iew.wb_sent                      138933131                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     138921191                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 107859799                       # num instructions producing a value
system.cpu.iew.wb_consumers                 194231488                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.798200                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.555316                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         9397166                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts            192344                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     75262348                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.765413                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.209885                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     26516823     35.23%     35.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     19254449     25.58%     60.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     13005183     17.28%     78.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      4431329      5.89%     83.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2466670      3.28%     87.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3309539      4.40%     91.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       952814      1.27%     92.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       425259      0.57%     93.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4900282      6.51%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     75262348                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              132869130                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       26796323                       # Number of memory references committed
system.cpu.commit.loads                      22191051                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    5672435                       # Number of branches committed
system.cpu.commit.fp_insts                   82142745                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  73405045                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               4900282                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    212628362                       # The number of ROB reads
system.cpu.rob.rob_writes                   285821352                       # The number of ROB writes
system.cpu.timesIdled                           41166                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          704835                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     132869130                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               0.772557                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.772557                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.294403                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.294403                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                157539074                       # number of integer regfile reads
system.cpu.int_regfile_writes                84033674                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 164622201                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 77689980                       # number of floating regfile writes
system.cpu.misc_regfile_reads                40905830                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                     23                       # number of replacements
system.cpu.icache.tagsinuse                141.868076                       # Cycle average of tags in use
system.cpu.icache.total_refs                  9484364                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    178                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               53282.943820                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     141.868076                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.277086                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.277086                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst      9484364                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9484364                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       9484364                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9484364                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      9484364                       # number of overall hits
system.cpu.icache.overall_hits::total         9484364                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          222                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           222                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          222                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            222                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          222                       # number of overall misses
system.cpu.icache.overall_misses::total           222                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     11748500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11748500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     11748500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11748500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     11748500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11748500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      9484586                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9484586                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      9484586                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9484586                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      9484586                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9484586                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000023                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000023                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000023                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000023                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000023                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 52921.171171                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52921.171171                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 52921.171171                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52921.171171                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 52921.171171                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52921.171171                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          156                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           52                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           44                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           44                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           44                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           44                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           44                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           44                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          178                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          178                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          178                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          178                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          178                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          178                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      9426000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9426000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      9426000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9426000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      9426000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9426000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 52955.056180                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52955.056180                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 52955.056180                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52955.056180                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52955.056180                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52955.056180                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 724085                       # number of replacements
system.cpu.dcache.tagsinuse                511.808097                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 25036700                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 724597                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  34.552586                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           8835258237000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.808097                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999625                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999625                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     20456592                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20456592                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4580108                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4580108                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      25036700                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         25036700                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     25036700                       # number of overall hits
system.cpu.dcache.overall_hits::total        25036700                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2075515                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2075515                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        25164                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        25164                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      2100679                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2100679                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2100679                       # number of overall misses
system.cpu.dcache.overall_misses::total       2100679                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  27112813500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  27112813500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    347332496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    347332496                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  27460145996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  27460145996                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  27460145996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  27460145996                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     22532107                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     22532107                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4605272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4605272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     27137379                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     27137379                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     27137379                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     27137379                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.092114                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.092114                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005464                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005464                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.077409                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.077409                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.077409                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.077409                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13063.173959                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13063.173959                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13802.753775                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13802.753775                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13072.033374                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13072.033374                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13072.033374                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13072.033374                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29642                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3303                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.974266                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       159120                       # number of writebacks
system.cpu.dcache.writebacks::total            159120                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      1375839                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1375839                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          243                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          243                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      1376082                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1376082                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      1376082                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1376082                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       699676                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       699676                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        24921                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        24921                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       724597                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       724597                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       724597                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       724597                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   8530134000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8530134000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    295485996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    295485996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   8825619996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8825619996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   8825619996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8825619996                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.031052                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031052                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005411                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005411                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.026701                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026701                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.026701                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026701                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12191.548660                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12191.548660                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11856.907668                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11856.907668                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 12180.039382                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12180.039382                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 12180.039382                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12180.039382                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
