
*** Running vivado
    with args -log ALU_tb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU_tb.tcl


****** Vivado v2024.2.1 (64-bit)
  **** SW Build 5266912 on Sun Dec 15 09:03:31 MST 2024
  **** IP Build 5264866 on Sun Dec 15 16:27:47 MST 2024
  **** SharedData Build 5264680 on Wed Dec 11 12:48:36 MST 2024
  **** Start of session at: Tue Mar  4 10:03:22 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source ALU_tb.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/kmarty/Documents/INSA/4A/VHDL/Exercices/ALU/ALU.srcs/utils_1/imports/synth_1/ALU_tb.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kmarty/Documents/INSA/4A/VHDL/Exercices/ALU/ALU.srcs/utils_1/imports/synth_1/ALU_tb.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top ALU_tb -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31457
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1861.273 ; gain = 425.832 ; free physical = 17435 ; free virtual = 21406
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU_tb' [/home/kmarty/Documents/INSA/4A/VHDL/Exercices/ALU/ALU.srcs/sources_1/new/ALU.vhd:76]
INFO: [Synth 8-3491] module 'ALU' declared at '/home/kmarty/Documents/INSA/4A/VHDL/Exercices/ALU/ALU.srcs/sources_1/new/ALU.vhd:26' bound to instance 'UUT' of component 'ALU' [/home/kmarty/Documents/INSA/4A/VHDL/Exercices/ALU/ALU.srcs/sources_1/new/ALU.vhd:90]
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/kmarty/Documents/INSA/4A/VHDL/Exercices/ALU/ALU.srcs/sources_1/new/ALU.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'ALU' (0#1) [/home/kmarty/Documents/INSA/4A/VHDL/Exercices/ALU/ALU.srcs/sources_1/new/ALU.vhd:35]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/kmarty/Documents/INSA/4A/VHDL/Exercices/ALU/ALU.srcs/sources_1/new/ALU.vhd:96]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/kmarty/Documents/INSA/4A/VHDL/Exercices/ALU/ALU.srcs/sources_1/new/ALU.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/kmarty/Documents/INSA/4A/VHDL/Exercices/ALU/ALU.srcs/sources_1/new/ALU.vhd:104]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/kmarty/Documents/INSA/4A/VHDL/Exercices/ALU/ALU.srcs/sources_1/new/ALU.vhd:108]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/kmarty/Documents/INSA/4A/VHDL/Exercices/ALU/ALU.srcs/sources_1/new/ALU.vhd:112]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/kmarty/Documents/INSA/4A/VHDL/Exercices/ALU/ALU.srcs/sources_1/new/ALU.vhd:116]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/kmarty/Documents/INSA/4A/VHDL/Exercices/ALU/ALU.srcs/sources_1/new/ALU.vhd:120]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/kmarty/Documents/INSA/4A/VHDL/Exercices/ALU/ALU.srcs/sources_1/new/ALU.vhd:124]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/kmarty/Documents/INSA/4A/VHDL/Exercices/ALU/ALU.srcs/sources_1/new/ALU.vhd:128]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/kmarty/Documents/INSA/4A/VHDL/Exercices/ALU/ALU.srcs/sources_1/new/ALU.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'ALU_tb' (0#1) [/home/kmarty/Documents/INSA/4A/VHDL/Exercices/ALU/ALU.srcs/sources_1/new/ALU.vhd:76]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1935.242 ; gain = 499.801 ; free physical = 17356 ; free virtual = 21328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1950.086 ; gain = 514.645 ; free physical = 17344 ; free virtual = 21316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1950.086 ; gain = 514.645 ; free physical = 17344 ; free virtual = 21316
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1950.086 ; gain = 0.000 ; free physical = 17344 ; free virtual = 21316
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/kmarty/Documents/INSA/4A/VHDL/Exercices/ALU/ALU.srcs/constrs_1/new/ALU.xdc]
Finished Parsing XDC File [/home/kmarty/Documents/INSA/4A/VHDL/Exercices/ALU/ALU.srcs/constrs_1/new/ALU.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2066.836 ; gain = 0.000 ; free physical = 17305 ; free virtual = 21276
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2066.836 ; gain = 0.000 ; free physical = 17305 ; free virtual = 21276
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2066.836 ; gain = 631.395 ; free physical = 17307 ; free virtual = 21278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2074.840 ; gain = 639.398 ; free physical = 17307 ; free virtual = 21278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2074.840 ; gain = 639.398 ; free physical = 17307 ; free virtual = 21278
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'logical_res_reg' [/home/kmarty/Documents/INSA/4A/VHDL/Exercices/ALU/ALU.srcs/sources_1/new/ALU.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'mult_res_reg' [/home/kmarty/Documents/INSA/4A/VHDL/Exercices/ALU/ALU.srcs/sources_1/new/ALU.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'sub_res_reg' [/home/kmarty/Documents/INSA/4A/VHDL/Exercices/ALU/ALU.srcs/sources_1/new/ALU.vhd:44]
WARNING: [Synth 8-327] inferring latch for variable 'add_res_reg' [/home/kmarty/Documents/INSA/4A/VHDL/Exercices/ALU/ALU.srcs/sources_1/new/ALU.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2074.840 ; gain = 639.398 ; free physical = 17305 ; free virtual = 21277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    9 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Muxes : 
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (UUT/logical_res_reg[8]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/logical_res_reg[7]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/logical_res_reg[6]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/logical_res_reg[5]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/logical_res_reg[4]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/logical_res_reg[3]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/logical_res_reg[2]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/logical_res_reg[1]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/logical_res_reg[0]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/mult_res_reg[15]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/mult_res_reg[14]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/mult_res_reg[13]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/mult_res_reg[12]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/mult_res_reg[11]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/mult_res_reg[10]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/mult_res_reg[9]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/mult_res_reg[8]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/mult_res_reg[7]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/mult_res_reg[6]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/mult_res_reg[5]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/mult_res_reg[4]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/mult_res_reg[3]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/mult_res_reg[2]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/mult_res_reg[1]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/mult_res_reg[0]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/sub_res_reg[8]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/sub_res_reg[7]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/sub_res_reg[6]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/sub_res_reg[5]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/sub_res_reg[4]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/sub_res_reg[3]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/sub_res_reg[2]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/sub_res_reg[1]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/sub_res_reg[0]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/add_res_reg[8]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/add_res_reg[7]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/add_res_reg[6]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/add_res_reg[5]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/add_res_reg[4]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/add_res_reg[3]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/add_res_reg[2]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/add_res_reg[1]) is unused and will be removed from module ALU_tb.
WARNING: [Synth 8-3332] Sequential element (UUT/add_res_reg[0]) is unused and will be removed from module ALU_tb.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2074.840 ; gain = 639.398 ; free physical = 17300 ; free virtual = 21276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2107.840 ; gain = 672.398 ; free physical = 17236 ; free virtual = 21213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2107.840 ; gain = 672.398 ; free physical = 17236 ; free virtual = 21213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2117.855 ; gain = 682.414 ; free physical = 17226 ; free virtual = 21203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2279.668 ; gain = 844.227 ; free physical = 17074 ; free virtual = 21050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2279.668 ; gain = 844.227 ; free physical = 17074 ; free virtual = 21050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2279.668 ; gain = 844.227 ; free physical = 17074 ; free virtual = 21050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2279.668 ; gain = 844.227 ; free physical = 17074 ; free virtual = 21050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2279.668 ; gain = 844.227 ; free physical = 17074 ; free virtual = 21050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2279.668 ; gain = 844.227 ; free physical = 17074 ; free virtual = 21050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2279.668 ; gain = 844.227 ; free physical = 17074 ; free virtual = 21050
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 48 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2279.668 ; gain = 727.477 ; free physical = 17074 ; free virtual = 21050
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2279.676 ; gain = 844.227 ; free physical = 17074 ; free virtual = 21050
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2279.676 ; gain = 0.000 ; free physical = 17073 ; free virtual = 21050
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2279.676 ; gain = 0.000 ; free physical = 17250 ; free virtual = 21226
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 114efbfd
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 58 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2279.676 ; gain = 907.734 ; free physical = 17250 ; free virtual = 21226
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1555.167; main = 1502.748; forked = 266.484
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3015.387; main = 2279.668; forked = 908.547
INFO: [Common 17-1381] The checkpoint '/home/kmarty/Documents/INSA/4A/VHDL/Exercices/ALU/ALU.runs/synth_1/ALU_tb.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file ALU_tb_utilization_synth.rpt -pb ALU_tb_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar  4 10:03:39 2025...
