{"Source Block": ["verilog-ethernet/rtl/axis_fifo.v@98:118@HdlStmProcess", "            wr_ptr_next = wr_ptr_reg + 1;\n        end\n    end\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        wr_ptr_reg <= {ADDR_WIDTH+1{1'b0}};\n    end else begin\n        wr_ptr_reg <= wr_ptr_next;\n    end\n\n    if (write) begin\n        mem[wr_ptr_reg[ADDR_WIDTH-1:0]] <= {input_axis_tlast, input_axis_tuser, input_axis_tdata};\n    end\nend\n\n// Read logic\nalways @* begin\n    read = 1'b0;\n\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_fifo_64.v@103:123", "            wr_ptr_next = wr_ptr_reg + 1;\n        end\n    end\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        wr_ptr_reg <= {ADDR_WIDTH+1{1'b0}};\n    end else begin\n        wr_ptr_reg <= wr_ptr_next;\n    end\n\n    if (write) begin\n        mem[wr_ptr_reg[ADDR_WIDTH-1:0]] <= {input_axis_tlast, input_axis_tuser, input_axis_tkeep, input_axis_tdata};\n    end\nend\n\n// FIFO read logic\nalways @* begin\n    read = 1'b0;\n\n"]], "Diff Content": {"Delete": [[111, "        mem[wr_ptr_reg[ADDR_WIDTH-1:0]] <= {input_axis_tlast, input_axis_tuser, input_axis_tdata};\n"]], "Add": [[111, "        mem[wr_ptr_reg[ADDR_WIDTH-1:0]] <= mem_write_data;\n"]]}}