INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 03:01:57 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.052ns  (required time - arrival time)
  Source:                 mem_controller4/read_arbiter/data/sel_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.225ns period=4.450ns})
  Destination:            buffer31/outs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.225ns period=4.450ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.450ns  (clk rise@4.450ns - clk rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 1.195ns (26.723%)  route 3.277ns (73.277%))
  Logic Levels:           13  (CARRY4=2 LUT3=2 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.933 - 4.450 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1857, unset)         0.508     0.508    mem_controller4/read_arbiter/data/clk
    SLICE_X16Y113        FDRE                                         r  mem_controller4/read_arbiter/data/sel_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y113        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  mem_controller4/read_arbiter/data/sel_prev_reg[0]/Q
                         net (fo=96, routed)          0.661     1.423    mem_controller4/read_arbiter/data/sel_prev
    SLICE_X16Y112        LUT5 (Prop_lut5_I2_O)        0.048     1.471 r  mem_controller4/read_arbiter/data/data_tehb/Memory[0][23]_i_1/O
                         net (fo=10, routed)          0.246     1.717    buffer0/fifo/load0_dataOut[23]
    SLICE_X14Y111        LUT5 (Prop_lut5_I1_O)        0.132     1.849 r  buffer0/fifo/Memory[0][23]_i_1/O
                         net (fo=5, routed)           0.263     2.112    buffer83/fifo/D[23]
    SLICE_X11Y111        LUT5 (Prop_lut5_I0_O)        0.043     2.155 r  buffer83/fifo/dataReg[23]_i_1__0/O
                         net (fo=2, routed)           0.259     2.414    init16/control/D[23]
    SLICE_X10Y111        LUT3 (Prop_lut3_I0_O)        0.043     2.457 r  init16/control/Memory[0][23]_i_1__0/O
                         net (fo=4, routed)           0.223     2.680    buffer84/fifo/init16_outs[23]
    SLICE_X10Y110        LUT5 (Prop_lut5_I1_O)        0.043     2.723 r  buffer84/fifo/Memory[0][23]_i_1__1/O
                         net (fo=4, routed)           0.444     3.167    buffer85/fifo/init17_outs[23]
    SLICE_X1Y110         LUT5 (Prop_lut5_I1_O)        0.043     3.210 r  buffer85/fifo/Memory[0][23]_i_1__2/O
                         net (fo=4, routed)           0.228     3.438    buffer86/fifo/init18_outs[23]
    SLICE_X0Y111         LUT5 (Prop_lut5_I1_O)        0.043     3.481 r  buffer86/fifo/Memory[0][23]_i_1__3/O
                         net (fo=3, routed)           0.192     3.672    buffer87/fifo/init19_outs[23]
    SLICE_X1Y111         LUT3 (Prop_lut3_I1_O)        0.043     3.715 r  buffer87/fifo/dataReg[23]_i_1__4/O
                         net (fo=2, routed)           0.172     3.887    init20/control/D[7]
    SLICE_X0Y112         LUT6 (Prop_lut6_I4_O)        0.043     3.930 r  init20/control/outs[0]_i_25__0/O
                         net (fo=1, routed)           0.300     4.230    cmpi7/outs_reg[0]_i_3_10
    SLICE_X5Y112         LUT6 (Prop_lut6_I2_O)        0.043     4.273 r  cmpi7/outs[0]_i_8/O
                         net (fo=1, routed)           0.000     4.273    cmpi7/outs[0]_i_8_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     4.460 r  cmpi7/outs_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.460    cmpi7/outs_reg[0]_i_3_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.567 r  cmpi7/outs_reg[0]_i_2/CO[2]
                         net (fo=1, routed)           0.290     4.857    buffer31/control/result[0]
    SLICE_X5Y115         LUT6 (Prop_lut6_I3_O)        0.123     4.980 r  buffer31/control/outs[0]_i_1__8/O
                         net (fo=1, routed)           0.000     4.980    buffer31/control_n_8
    SLICE_X5Y115         FDRE                                         r  buffer31/outs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.450     4.450 r  
                                                      0.000     4.450 r  clk (IN)
                         net (fo=1857, unset)         0.483     4.933    buffer31/clk
    SLICE_X5Y115         FDRE                                         r  buffer31/outs_reg[0]/C
                         clock pessimism              0.000     4.933    
                         clock uncertainty           -0.035     4.897    
    SLICE_X5Y115         FDRE (Setup_fdre_C_D)        0.031     4.928    buffer31/outs_reg[0]
  -------------------------------------------------------------------
                         required time                          4.928    
                         arrival time                          -4.980    
  -------------------------------------------------------------------
                         slack                                 -0.052    




