==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2013.4
Copyright (C) 2013 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@W [HLS-40] Cannot find source file cache_module_top.cpp; skipping it.
@I [HLS-10] Analyzing design file 'cache_module/src/cache_module_top.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'query_hb_cache' into 'cache_module' (cache_module/src/cache_module_top.cpp:39) automatically.
@I [XFORM-401] Performing if-conversion on hyperblock from (cache_module/src/cache_module_top.cpp:58:9) to (cache_module/src/cache_module_top.cpp:56:49) in function 'cache_module'... converting 3 basic blocks.
@I [HLS-111] Elapsed time: 0.84 seconds; current memory usage: 47.4 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'cache_module' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'cache_module' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 47.5 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'cache_module' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 47.7 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'cache_module' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'cache_module/a' to 'ap_bus'.
@I [RTGEN-500] Setting interface mode on port 'cache_module/AppID' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'cache_module/sensorID' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'cache_module/sensor_value' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'cache_module/out_log_addr' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'cache_module/out_state_addr' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on function 'cache_module' to 'ap_ctrl_hs'.
@W [RTGEN-101] Port 'cache_module/a_req_din' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Setting dangling out port 'cache_module/a_req_din' to 0.
@W [RTGEN-101] Port 'cache_module/a_req_full_n' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Port 'cache_module/a_req_write' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Setting dangling out port 'cache_module/a_req_write' to 0.
@W [RTGEN-101] Port 'cache_module/a_rsp_empty_n' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Port 'cache_module/a_rsp_read' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Setting dangling out port 'cache_module/a_rsp_read' to 0.
@W [RTGEN-101] Port 'cache_module/a_address' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Setting dangling out port 'cache_module/a_address' to 0.
@W [RTGEN-101] Port 'cache_module/a_datain' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Port 'cache_module/a_dataout' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Setting dangling out port 'cache_module/a_dataout' to 0.
@W [RTGEN-101] Port 'cache_module/a_size' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Setting dangling out port 'cache_module/a_size' to 0.
@W [RTGEN-101] Port 'cache_module/sensorID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@I [RTGEN-100] Finished creating RTL model for 'cache_module'.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 48 MB.
@W [RTMG-274] Memory 'cache_module_hb_cache_AppID' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'cache_module_hb_cache_AppID_rom' using block ROMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'cache_module'.
@I [WVHDL-304] Generating RTL VHDL for 'cache_module'.
@I [WVLOG-307] Generating RTL Verilog for 'cache_module'.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
@I [HLS-112] Total elapsed time: 17.202 seconds; peak memory usage: 48 MB.
@I [LIC-101] Checked in feature [VIVADO_HLS]
