## This file is a general .xdc for the Basys3 rev B board
## Adjust pin assignments as needed for your project

# Clock signal
set_property PACKAGE_PIN W5 [get_ports clk_fpga]                            
    set_property IOSTANDARD LVCMOS33 [get_ports clk_fpga]
    create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk_fpga]

# Reset
set_property PACKAGE_PIN U18 [get_ports reset]                        
    set_property IOSTANDARD LVCMOS33 [get_ports reset]

# Receive Data (RxD)
# NOTE: Replace 'V17' with the appropriate pin for RxD in your setup
set_property PACKAGE_PIN V17 [get_ports RxD]                    
    set_property IOSTANDARD LVCMOS33 [get_ports RxD]

# Receive Data Output (RxData)
set_property PACKAGE_PIN U16 [get_ports {RxData[0]}]                    
    set_property IOSTANDARD LVCMOS33 [get_ports {RxData[0]}]
set_property PACKAGE_PIN E19 [get_ports {RxData[1]}]                    
    set_property IOSTANDARD LVCMOS33 [get_ports {RxData[1]}]
set_property PACKAGE_PIN U19 [get_ports {RxData[2]}]                    
    set_property IOSTANDARD LVCMOS33 [get_ports {RxData[2]}]
set_property PACKAGE_PIN V19 [get_ports {RxData[3]}]                    
    set_property IOSTANDARD LVCMOS33 [get_ports {RxData[3]}]
set_property PACKAGE_PIN W18 [get_ports {RxData[4]}]                    
    set_property IOSTANDARD LVCMOS33 [get_ports {RxData[4]}]
set_property PACKAGE_PIN U15 [get_ports {RxData[5]}]                    
    set_property IOSTANDARD LVCMOS33 [get_ports {RxData[5]}]
set_property PACKAGE_PIN U14 [get_ports {RxData[6]}]                    
    set_property IOSTANDARD LVCMOS33 [get_ports {RxData[6]}]
set_property PACKAGE_PIN V14 [get_ports {RxData[7]}]                    
    set_property IOSTANDARD LVCMOS33 [get_ports {RxData[7]}]

# Other pins (e.g., switches, LEDs, etc.) not used in topreceiver module are omitted

