# Verilog/SystemVerilog compiled files
*.vcd
*.vpd
*.fsdb
*.shm
*.log
*.key
*.srm
*.bak

# Simulation files
*.vvp
*.vvp.*
work/
*.work/
modelsim.ini
transaction.log
*.wlf
*.qws
*.rpt
*.svo

# Synthesis files
*.edf
*.edif
*.edn
*.ngc
*.ngr
*.ncf
*.xise
*.gise
*.bit
*.mcs
*.prj
*.xst
*.lso
*.npl
*.pwr
*.ngd
*.pcf
*.bld
*.map
*.mrp
*.mhs
*.ucf
*.ut
*.xrpt
*.srp
*.twr
*.twx
*.xml
*.unroutes
*.ptwx

# Directory build files
*.dir/
*.jou
*.str
*.log
*.zip
*.dcp

# Quartus generated files
*.qpf
*.qsf
*.qws
*.sopc
*.sof
*.pof
*.rbf
*.sft
*.sdc
*.tcl
*.sld
*.cmp
*.smsg

# Vivado generated files
*.xpr
*.data
*.xsa
*.hw
*.sysdef
*.hwh
*.bit
*.ltx
*.hdf
*.mhs

# ASIC tools
*.sp
*.pex
*.lib
*.lef
*.def
*.gds
*.oas
*.sdc
*.spef
*.sdf
*.v
*.tlf
*.itf
*.map
*.cdl
*.spi

# Logs and reports
*.log
*.rpt
*.txt
*.html
*.xml

# Temporary files
*~
*.tmp
*.temp
*.swp
*.swo
.DS_Store
Thumbs.db

# Backup files
*.bak
*.backup
*_old
*_new

# IDE specific files
.vscode/
.idea/
*.vpj
*.mpf
*.tcl
