
---------- Begin Simulation Statistics ----------
final_tick                                 6863096500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  68367                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725104                       # Number of bytes of host memory used
host_op_rate                                   109502                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   146.27                       # Real time elapsed on the host
host_tick_rate                               46921124                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000004                       # Number of instructions simulated
sim_ops                                      16016672                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006863                       # Number of seconds simulated
sim_ticks                                  6863096500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   9661084                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8772787                       # number of cc regfile writes
system.cpu.committedInsts                    10000004                       # Number of Instructions Simulated
system.cpu.committedOps                      16016672                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.372619                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.372619                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1002835                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   529593                       # number of floating regfile writes
system.cpu.idleCycles                          135666                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               150624                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1442057                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.442598                       # Inst execution rate
system.cpu.iew.exec_refs                      4827528                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1594357                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1489356                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3928889                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                917                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4058                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1660073                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            23194486                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3233171                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            328533                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              19801377                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  10334                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2290126                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 128888                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2304209                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            361                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        79309                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          71315                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  25750047                       # num instructions consuming a value
system.cpu.iew.wb_count                      19561966                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.574979                       # average fanout of values written-back
system.cpu.iew.wb_producers                  14805749                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.425156                       # insts written-back per cycle
system.cpu.iew.wb_sent                       19672046                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 30917044                       # number of integer regfile reads
system.cpu.int_regfile_writes                16003143                       # number of integer regfile writes
system.cpu.ipc                               0.728534                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.728534                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            212776      1.06%      1.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              14515722     72.11%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   58      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 48299      0.24%     73.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              132432      0.66%     74.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1378      0.01%     74.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9002      0.04%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                38096      0.19%     74.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     74.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20173      0.10%     74.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              256678      1.28%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               5815      0.03%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            7273      0.04%     75.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           3232      0.02%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3227528     16.03%     91.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1247310      6.20%     97.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           42134      0.21%     98.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         362001      1.80%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20129913                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  944716                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1857823                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       885575                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1065446                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      282577                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014038                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  136305     48.24%     48.24% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     48.24% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     48.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     48.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     48.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     48.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     48.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     48.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     48.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     48.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     48.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     48.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     48.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    154      0.05%     48.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     48.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    961      0.34%     48.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 29505     10.44%     59.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     59.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     59.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   39      0.01%     59.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     59.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     59.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     59.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     59.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     59.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     59.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     59.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     59.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     59.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     59.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     59.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     59.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     59.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     59.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     59.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     59.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     59.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     59.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     59.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     59.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     59.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     59.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     59.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     59.09% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 103550     36.64%     95.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 10661      3.77%     99.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               612      0.22%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              790      0.28%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               19254998                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           52306100                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     18676391                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          29307117                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   23193159                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  20129913                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1327                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         7177748                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             30995                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            124                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     14061406                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      13590528                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.481172                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.104132                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7549677     55.55%     55.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1305198      9.60%     65.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1125905      8.28%     73.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1160892      8.54%     81.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              794045      5.84%     87.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              624839      4.60%     92.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              617143      4.54%     96.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              215636      1.59%     98.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              197193      1.45%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        13590528                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.466533                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            257129                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            91100                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3928889                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1660073                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8339553                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         13726194                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1490                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        38399                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         85430                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           30                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        61747                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          890                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       124520                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            890                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2912802                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2415908                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            128638                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1495925                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1482718                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.117135                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  189197                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           22202                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              10672                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            11530                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1789                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         7171131                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            127661                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     12631005                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.268044                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.125193                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         7414390     58.70%     58.70% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1738072     13.76%     72.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         1114002      8.82%     81.28% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          865154      6.85%     88.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          220531      1.75%     89.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          433752      3.43%     93.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          133206      1.05%     94.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           90170      0.71%     95.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          621728      4.92%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     12631005                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000004                       # Number of instructions committed
system.cpu.commit.opsCommitted               16016672                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4150461                       # Number of memory references committed
system.cpu.commit.loads                       2695202                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                    1221874                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     829848                       # Number of committed floating point instructions.
system.cpu.commit.integer                    15504649                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                156974                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       177488      1.11%      1.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     11214635     70.02%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.25%     71.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       128428      0.80%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.01%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.05%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        18147      0.11%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.10%     72.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       253856      1.58%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.01%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt         3698      0.02%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult         1849      0.01%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2669945     16.67%     90.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1117553      6.98%     97.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        25257      0.16%     97.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       337706      2.11%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     16016672                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        621728                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3733631                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3733631                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3733631                       # number of overall hits
system.cpu.dcache.overall_hits::total         3733631                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       107452                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         107452                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       107452                       # number of overall misses
system.cpu.dcache.overall_misses::total        107452                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5722431993                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5722431993                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5722431993                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5722431993                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3841083                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3841083                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3841083                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3841083                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.027974                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.027974                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.027974                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.027974                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53255.704808                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53255.704808                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53255.704808                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53255.704808                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28999                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          331                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               805                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              35                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.023602                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     9.457143                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        43098                       # number of writebacks
system.cpu.dcache.writebacks::total             43098                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        47241                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        47241                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        47241                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        47241                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        60211                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        60211                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        60211                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        60211                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3477645994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3477645994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3477645994                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3477645994                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015676                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015676                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015676                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015676                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57757.652157                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57757.652157                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57757.652157                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57757.652157                       # average overall mshr miss latency
system.cpu.dcache.replacements                  59698                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2315290                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2315290                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        70531                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         70531                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3074157500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3074157500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2385821                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2385821                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.029563                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.029563                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43585.905488                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43585.905488                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        47229                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        47229                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        23302                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        23302                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    866786000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    866786000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009767                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009767                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37197.922925                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37197.922925                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1418341                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1418341                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        36921                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36921                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2648274493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2648274493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025371                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025371                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71728.135560                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71728.135560                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36909                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36909                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2610859994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2610859994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70737.760275                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70737.760275                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6863096500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.499717                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3793842                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             60210                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             63.010164                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.499717                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995117                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995117                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          323                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7742376                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7742376                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6863096500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1331357                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               8615041                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2658850                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                856392                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 128888                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1373201                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1868                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               25297548                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  9006                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     3231547                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1594368                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3238                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16712                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6863096500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6863096500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6863096500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1428552                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15712924                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2912802                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1682587                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      12023689                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  261388                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  920                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6639                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1301968                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 20286                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           13590528                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.966608                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.134357                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  9121566     67.12%     67.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   157935      1.16%     68.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   504540      3.71%     71.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   366635      2.70%     74.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   327422      2.41%     77.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   276409      2.03%     79.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   370784      2.73%     81.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   178016      1.31%     83.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2287221     16.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             13590528                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.212208                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.144740                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1298710                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1298710                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1298710                       # number of overall hits
system.cpu.icache.overall_hits::total         1298710                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3257                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3257                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3257                       # number of overall misses
system.cpu.icache.overall_misses::total          3257                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    201163500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    201163500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    201163500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    201163500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1301967                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1301967                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1301967                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1301967                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002502                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002502                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002502                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002502                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61763.432607                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61763.432607                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61763.432607                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61763.432607                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          370                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.428571                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2048                       # number of writebacks
system.cpu.icache.writebacks::total              2048                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          694                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          694                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          694                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          694                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2563                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2563                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2563                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2563                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    160649000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    160649000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    160649000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    160649000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001969                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001969                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001969                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001969                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62680.062427                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62680.062427                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62680.062427                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62680.062427                       # average overall mshr miss latency
system.cpu.icache.replacements                   2048                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1298710                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1298710                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3257                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3257                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    201163500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    201163500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1301967                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1301967                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002502                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002502                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61763.432607                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61763.432607                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          694                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          694                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2563                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2563                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    160649000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    160649000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001969                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001969                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62680.062427                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62680.062427                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6863096500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           504.194820                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1301273                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2563                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            507.714787                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   504.194820                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.984756                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.984756                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2606497                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2606497                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6863096500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1302985                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1344                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6863096500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6863096500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6863096500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      843864                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1233670                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1307                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 361                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 204804                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   10                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    676                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   6863096500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 128888                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1692673                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 4012501                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13662                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3087996                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4654808                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               24534599                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 10820                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 801621                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 712618                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3091372                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             104                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            31547737                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    67112082                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 39436419                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1102283                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21428780                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 10118859                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     744                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 722                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4116975                       # count of insts added to the skid buffer
system.cpu.rob.reads                         35184548                       # The number of ROB reads
system.cpu.rob.writes                        47336685                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000004                       # Number of Instructions committed
system.cpu.thread_0.numOps                   16016672                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  466                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                15275                       # number of demand (read+write) hits
system.l2.demand_hits::total                    15741                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 466                       # number of overall hits
system.l2.overall_hits::.cpu.data               15275                       # number of overall hits
system.l2.overall_hits::total                   15741                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2096                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              44935                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47031                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2096                       # number of overall misses
system.l2.overall_misses::.cpu.data             44935                       # number of overall misses
system.l2.overall_misses::total                 47031                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    151674500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3224993000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3376667500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    151674500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3224993000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3376667500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2562                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            60210                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                62772                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2562                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           60210                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               62772                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.818111                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.746305                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.749235                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.818111                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.746305                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.749235                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72363.788168                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71770.179148                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71796.634135                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72363.788168                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71770.179148                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71796.634135                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28260                       # number of writebacks
system.l2.writebacks::total                     28260                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2096                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         44935                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47031                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2096                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        44935                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            47031                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    130265000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2765315250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2895580250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    130265000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2765315250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2895580250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.818111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.746305                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.749235                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.818111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.746305                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.749235                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 62149.332061                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61540.341605                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61567.482086                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 62149.332061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61540.341605                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61567.482086                       # average overall mshr miss latency
system.l2.replacements                          39284                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        43098                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43098                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        43098                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43098                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2047                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2047                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2047                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2047                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1125                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1125                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           35784                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35784                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2543565500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2543565500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36909                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36909                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.969520                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.969520                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71081.083725                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71081.083725                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        35784                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35784                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2177231000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2177231000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.969520                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.969520                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 60843.701095                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60843.701095                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            466                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                466                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2096                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2096                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    151674500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    151674500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2562                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2562                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.818111                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.818111                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72363.788168                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72363.788168                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2096                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2096                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    130265000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    130265000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.818111                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.818111                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 62149.332061                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62149.332061                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14150                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14150                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9151                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9151                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    681427500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    681427500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        23301                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         23301                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.392730                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.392730                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74464.812589                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74464.812589                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9151                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9151                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    588084250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    588084250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.392730                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.392730                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64264.479292                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64264.479292                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6863096500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7756.622157                       # Cycle average of tags in use
system.l2.tags.total_refs                      124495                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     47476                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.622272                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      56.458888                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       259.410231                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7440.753038                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006892                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.031666                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.908295                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.946853                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8102                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1043444                       # Number of tag accesses
system.l2.tags.data_accesses                  1043444                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6863096500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28260.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     44933.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001656352500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1754                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1754                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              121981                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26522                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       47031                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28260                       # Number of write requests accepted
system.mem_ctrls.readBursts                     47031                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28260                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.30                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 47031                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28260                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1754                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.806727                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.170432                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    169.253735                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1746     99.54%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            7      0.40%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1754                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1754                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.097491                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.091710                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.449586                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1671     95.27%     95.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      0.34%     95.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               67      3.82%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      0.51%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1754                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3009984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1808640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    438.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    263.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6849118000                       # Total gap between requests
system.mem_ctrls.avgGap                      90968.62                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       134144                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2875712                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1807040                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 19545696.319438319653                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 419010864.847958981991                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 263298060.868006169796                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2096                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        44935                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28260                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     61095750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1282477750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 146506977000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29148.74                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28540.73                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   5184252.55                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       134144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2875840                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3009984                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       134144                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       134144                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1808640                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1808640                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2096                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        44935                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          47031                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28260                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28260                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     19545696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    419029515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        438575212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     19545696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     19545696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    263531192                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       263531192                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    263531192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     19545696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    419029515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       702106403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                47029                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28235                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3268                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3155                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2982                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3007                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2976                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3067                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3067                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2853                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2914                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2794                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2900                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2878                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2911                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2712                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2867                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2678                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1853                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2034                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1876                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1823                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1637                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1789                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1761                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1693                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1661                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1681                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1503                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               461779750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             235145000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1343573500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9819.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28569.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40096                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              25649                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.26                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.84                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9519                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   506.029625                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   294.239317                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   417.707346                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         2692     28.28%     28.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1416     14.88%     43.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          569      5.98%     49.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          554      5.82%     54.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          356      3.74%     58.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          314      3.30%     61.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          205      2.15%     64.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          271      2.85%     66.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3142     33.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9519                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3009856                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1807040                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              438.556561                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              263.298061                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.48                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               87.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6863096500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        35278740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        18751095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      174037500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      75862260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 541497840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1619310720                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1271799360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3736537515                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   544.439017                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3277279500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    229060000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3356757000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        32686920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        17373510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      161749560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      71524440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 541497840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1590272070                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1296252960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3711357300                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   540.770088                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3342404500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    229060000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3291632000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6863096500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11247                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28260                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10139                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35784                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35784                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11247                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       132461                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       132461                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 132461                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4818624                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4818624                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4818624                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47031                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47031    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47031                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6863096500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            49617500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           58788750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             25864                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        71358                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2048                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           27624                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36909                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36909                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2563                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        23301                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7173                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       180120                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                187293                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       295040                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6611712                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6906752                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           39285                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1808704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           102058                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009014                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.094516                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 101138     99.10%     99.10% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    920      0.90%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             102058                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6863096500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          107406000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3846496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          90315500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
