//
// File created by:  xrun
// Do not modify this file
//
-YDIR
./../run/../rtl
-VFILE
/cad/dk/umc180/SUS/verilog/UCLLIB_AGH.v
-LIBEXT
.v
-VTIMESCALE
1ns/1ps
-LIBEXT
.v
