.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* KA1 */
.set KA1__0__INTTYPE, CYREG_PICU4_INTTYPE2
.set KA1__0__MASK, 0x04
.set KA1__0__PC, CYREG_PRT4_PC2
.set KA1__0__PORT, 4
.set KA1__0__SHIFT, 2
.set KA1__AG, CYREG_PRT4_AG
.set KA1__AMUX, CYREG_PRT4_AMUX
.set KA1__BIE, CYREG_PRT4_BIE
.set KA1__BIT_MASK, CYREG_PRT4_BIT_MASK
.set KA1__BYP, CYREG_PRT4_BYP
.set KA1__CTL, CYREG_PRT4_CTL
.set KA1__DM0, CYREG_PRT4_DM0
.set KA1__DM1, CYREG_PRT4_DM1
.set KA1__DM2, CYREG_PRT4_DM2
.set KA1__DR, CYREG_PRT4_DR
.set KA1__INP_DIS, CYREG_PRT4_INP_DIS
.set KA1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set KA1__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set KA1__LCD_EN, CYREG_PRT4_LCD_EN
.set KA1__MASK, 0x04
.set KA1__PORT, 4
.set KA1__PRT, CYREG_PRT4_PRT
.set KA1__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set KA1__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set KA1__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set KA1__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set KA1__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set KA1__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set KA1__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set KA1__PS, CYREG_PRT4_PS
.set KA1__SHIFT, 2
.set KA1__SLW, CYREG_PRT4_SLW

/* KA2 */
.set KA2__0__INTTYPE, CYREG_PICU4_INTTYPE3
.set KA2__0__MASK, 0x08
.set KA2__0__PC, CYREG_PRT4_PC3
.set KA2__0__PORT, 4
.set KA2__0__SHIFT, 3
.set KA2__AG, CYREG_PRT4_AG
.set KA2__AMUX, CYREG_PRT4_AMUX
.set KA2__BIE, CYREG_PRT4_BIE
.set KA2__BIT_MASK, CYREG_PRT4_BIT_MASK
.set KA2__BYP, CYREG_PRT4_BYP
.set KA2__CTL, CYREG_PRT4_CTL
.set KA2__DM0, CYREG_PRT4_DM0
.set KA2__DM1, CYREG_PRT4_DM1
.set KA2__DM2, CYREG_PRT4_DM2
.set KA2__DR, CYREG_PRT4_DR
.set KA2__INP_DIS, CYREG_PRT4_INP_DIS
.set KA2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set KA2__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set KA2__LCD_EN, CYREG_PRT4_LCD_EN
.set KA2__MASK, 0x08
.set KA2__PORT, 4
.set KA2__PRT, CYREG_PRT4_PRT
.set KA2__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set KA2__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set KA2__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set KA2__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set KA2__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set KA2__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set KA2__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set KA2__PS, CYREG_PRT4_PS
.set KA2__SHIFT, 3
.set KA2__SLW, CYREG_PRT4_SLW

/* KA3 */
.set KA3__0__INTTYPE, CYREG_PICU4_INTTYPE4
.set KA3__0__MASK, 0x10
.set KA3__0__PC, CYREG_PRT4_PC4
.set KA3__0__PORT, 4
.set KA3__0__SHIFT, 4
.set KA3__AG, CYREG_PRT4_AG
.set KA3__AMUX, CYREG_PRT4_AMUX
.set KA3__BIE, CYREG_PRT4_BIE
.set KA3__BIT_MASK, CYREG_PRT4_BIT_MASK
.set KA3__BYP, CYREG_PRT4_BYP
.set KA3__CTL, CYREG_PRT4_CTL
.set KA3__DM0, CYREG_PRT4_DM0
.set KA3__DM1, CYREG_PRT4_DM1
.set KA3__DM2, CYREG_PRT4_DM2
.set KA3__DR, CYREG_PRT4_DR
.set KA3__INP_DIS, CYREG_PRT4_INP_DIS
.set KA3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set KA3__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set KA3__LCD_EN, CYREG_PRT4_LCD_EN
.set KA3__MASK, 0x10
.set KA3__PORT, 4
.set KA3__PRT, CYREG_PRT4_PRT
.set KA3__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set KA3__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set KA3__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set KA3__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set KA3__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set KA3__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set KA3__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set KA3__PS, CYREG_PRT4_PS
.set KA3__SHIFT, 4
.set KA3__SLW, CYREG_PRT4_SLW

/* KA4 */
.set KA4__0__INTTYPE, CYREG_PICU4_INTTYPE5
.set KA4__0__MASK, 0x20
.set KA4__0__PC, CYREG_PRT4_PC5
.set KA4__0__PORT, 4
.set KA4__0__SHIFT, 5
.set KA4__AG, CYREG_PRT4_AG
.set KA4__AMUX, CYREG_PRT4_AMUX
.set KA4__BIE, CYREG_PRT4_BIE
.set KA4__BIT_MASK, CYREG_PRT4_BIT_MASK
.set KA4__BYP, CYREG_PRT4_BYP
.set KA4__CTL, CYREG_PRT4_CTL
.set KA4__DM0, CYREG_PRT4_DM0
.set KA4__DM1, CYREG_PRT4_DM1
.set KA4__DM2, CYREG_PRT4_DM2
.set KA4__DR, CYREG_PRT4_DR
.set KA4__INP_DIS, CYREG_PRT4_INP_DIS
.set KA4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set KA4__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set KA4__LCD_EN, CYREG_PRT4_LCD_EN
.set KA4__MASK, 0x20
.set KA4__PORT, 4
.set KA4__PRT, CYREG_PRT4_PRT
.set KA4__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set KA4__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set KA4__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set KA4__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set KA4__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set KA4__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set KA4__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set KA4__PS, CYREG_PRT4_PS
.set KA4__SHIFT, 5
.set KA4__SLW, CYREG_PRT4_SLW

/* KA5 */
.set KA5__0__INTTYPE, CYREG_PICU6_INTTYPE2
.set KA5__0__MASK, 0x04
.set KA5__0__PC, CYREG_PRT6_PC2
.set KA5__0__PORT, 6
.set KA5__0__SHIFT, 2
.set KA5__AG, CYREG_PRT6_AG
.set KA5__AMUX, CYREG_PRT6_AMUX
.set KA5__BIE, CYREG_PRT6_BIE
.set KA5__BIT_MASK, CYREG_PRT6_BIT_MASK
.set KA5__BYP, CYREG_PRT6_BYP
.set KA5__CTL, CYREG_PRT6_CTL
.set KA5__DM0, CYREG_PRT6_DM0
.set KA5__DM1, CYREG_PRT6_DM1
.set KA5__DM2, CYREG_PRT6_DM2
.set KA5__DR, CYREG_PRT6_DR
.set KA5__INP_DIS, CYREG_PRT6_INP_DIS
.set KA5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set KA5__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set KA5__LCD_EN, CYREG_PRT6_LCD_EN
.set KA5__MASK, 0x04
.set KA5__PORT, 6
.set KA5__PRT, CYREG_PRT6_PRT
.set KA5__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set KA5__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set KA5__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set KA5__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set KA5__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set KA5__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set KA5__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set KA5__PS, CYREG_PRT6_PS
.set KA5__SHIFT, 2
.set KA5__SLW, CYREG_PRT6_SLW

/* KA6 */
.set KA6__0__INTTYPE, CYREG_PICU6_INTTYPE3
.set KA6__0__MASK, 0x08
.set KA6__0__PC, CYREG_PRT6_PC3
.set KA6__0__PORT, 6
.set KA6__0__SHIFT, 3
.set KA6__AG, CYREG_PRT6_AG
.set KA6__AMUX, CYREG_PRT6_AMUX
.set KA6__BIE, CYREG_PRT6_BIE
.set KA6__BIT_MASK, CYREG_PRT6_BIT_MASK
.set KA6__BYP, CYREG_PRT6_BYP
.set KA6__CTL, CYREG_PRT6_CTL
.set KA6__DM0, CYREG_PRT6_DM0
.set KA6__DM1, CYREG_PRT6_DM1
.set KA6__DM2, CYREG_PRT6_DM2
.set KA6__DR, CYREG_PRT6_DR
.set KA6__INP_DIS, CYREG_PRT6_INP_DIS
.set KA6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set KA6__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set KA6__LCD_EN, CYREG_PRT6_LCD_EN
.set KA6__MASK, 0x08
.set KA6__PORT, 6
.set KA6__PRT, CYREG_PRT6_PRT
.set KA6__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set KA6__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set KA6__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set KA6__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set KA6__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set KA6__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set KA6__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set KA6__PS, CYREG_PRT6_PS
.set KA6__SHIFT, 3
.set KA6__SLW, CYREG_PRT6_SLW

/* KA7 */
.set KA7__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set KA7__0__MASK, 0x10
.set KA7__0__PC, CYREG_IO_PC_PRT15_PC4
.set KA7__0__PORT, 15
.set KA7__0__SHIFT, 4
.set KA7__AG, CYREG_PRT15_AG
.set KA7__AMUX, CYREG_PRT15_AMUX
.set KA7__BIE, CYREG_PRT15_BIE
.set KA7__BIT_MASK, CYREG_PRT15_BIT_MASK
.set KA7__BYP, CYREG_PRT15_BYP
.set KA7__CTL, CYREG_PRT15_CTL
.set KA7__DM0, CYREG_PRT15_DM0
.set KA7__DM1, CYREG_PRT15_DM1
.set KA7__DM2, CYREG_PRT15_DM2
.set KA7__DR, CYREG_PRT15_DR
.set KA7__INP_DIS, CYREG_PRT15_INP_DIS
.set KA7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set KA7__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set KA7__LCD_EN, CYREG_PRT15_LCD_EN
.set KA7__MASK, 0x10
.set KA7__PORT, 15
.set KA7__PRT, CYREG_PRT15_PRT
.set KA7__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set KA7__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set KA7__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set KA7__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set KA7__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set KA7__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set KA7__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set KA7__PS, CYREG_PRT15_PS
.set KA7__SHIFT, 4
.set KA7__SLW, CYREG_PRT15_SLW

/* IN_1 */
.set IN_1__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set IN_1__0__MASK, 0x10
.set IN_1__0__PC, CYREG_PRT0_PC4
.set IN_1__0__PORT, 0
.set IN_1__0__SHIFT, 4
.set IN_1__AG, CYREG_PRT0_AG
.set IN_1__AMUX, CYREG_PRT0_AMUX
.set IN_1__BIE, CYREG_PRT0_BIE
.set IN_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set IN_1__BYP, CYREG_PRT0_BYP
.set IN_1__CTL, CYREG_PRT0_CTL
.set IN_1__DM0, CYREG_PRT0_DM0
.set IN_1__DM1, CYREG_PRT0_DM1
.set IN_1__DM2, CYREG_PRT0_DM2
.set IN_1__DR, CYREG_PRT0_DR
.set IN_1__INP_DIS, CYREG_PRT0_INP_DIS
.set IN_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set IN_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set IN_1__LCD_EN, CYREG_PRT0_LCD_EN
.set IN_1__MASK, 0x10
.set IN_1__PORT, 0
.set IN_1__PRT, CYREG_PRT0_PRT
.set IN_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set IN_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set IN_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set IN_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set IN_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set IN_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set IN_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set IN_1__PS, CYREG_PRT0_PS
.set IN_1__SHIFT, 4
.set IN_1__SLW, CYREG_PRT0_SLW

/* IN_2 */
.set IN_2__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set IN_2__0__MASK, 0x20
.set IN_2__0__PC, CYREG_PRT0_PC5
.set IN_2__0__PORT, 0
.set IN_2__0__SHIFT, 5
.set IN_2__AG, CYREG_PRT0_AG
.set IN_2__AMUX, CYREG_PRT0_AMUX
.set IN_2__BIE, CYREG_PRT0_BIE
.set IN_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set IN_2__BYP, CYREG_PRT0_BYP
.set IN_2__CTL, CYREG_PRT0_CTL
.set IN_2__DM0, CYREG_PRT0_DM0
.set IN_2__DM1, CYREG_PRT0_DM1
.set IN_2__DM2, CYREG_PRT0_DM2
.set IN_2__DR, CYREG_PRT0_DR
.set IN_2__INP_DIS, CYREG_PRT0_INP_DIS
.set IN_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set IN_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set IN_2__LCD_EN, CYREG_PRT0_LCD_EN
.set IN_2__MASK, 0x20
.set IN_2__PORT, 0
.set IN_2__PRT, CYREG_PRT0_PRT
.set IN_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set IN_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set IN_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set IN_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set IN_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set IN_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set IN_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set IN_2__PS, CYREG_PRT0_PS
.set IN_2__SHIFT, 5
.set IN_2__SLW, CYREG_PRT0_SLW

/* IN_3 */
.set IN_3__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set IN_3__0__MASK, 0x40
.set IN_3__0__PC, CYREG_PRT0_PC6
.set IN_3__0__PORT, 0
.set IN_3__0__SHIFT, 6
.set IN_3__AG, CYREG_PRT0_AG
.set IN_3__AMUX, CYREG_PRT0_AMUX
.set IN_3__BIE, CYREG_PRT0_BIE
.set IN_3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set IN_3__BYP, CYREG_PRT0_BYP
.set IN_3__CTL, CYREG_PRT0_CTL
.set IN_3__DM0, CYREG_PRT0_DM0
.set IN_3__DM1, CYREG_PRT0_DM1
.set IN_3__DM2, CYREG_PRT0_DM2
.set IN_3__DR, CYREG_PRT0_DR
.set IN_3__INP_DIS, CYREG_PRT0_INP_DIS
.set IN_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set IN_3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set IN_3__LCD_EN, CYREG_PRT0_LCD_EN
.set IN_3__MASK, 0x40
.set IN_3__PORT, 0
.set IN_3__PRT, CYREG_PRT0_PRT
.set IN_3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set IN_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set IN_3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set IN_3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set IN_3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set IN_3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set IN_3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set IN_3__PS, CYREG_PRT0_PS
.set IN_3__SHIFT, 6
.set IN_3__SLW, CYREG_PRT0_SLW

/* IN_4 */
.set IN_4__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set IN_4__0__MASK, 0x80
.set IN_4__0__PC, CYREG_PRT0_PC7
.set IN_4__0__PORT, 0
.set IN_4__0__SHIFT, 7
.set IN_4__AG, CYREG_PRT0_AG
.set IN_4__AMUX, CYREG_PRT0_AMUX
.set IN_4__BIE, CYREG_PRT0_BIE
.set IN_4__BIT_MASK, CYREG_PRT0_BIT_MASK
.set IN_4__BYP, CYREG_PRT0_BYP
.set IN_4__CTL, CYREG_PRT0_CTL
.set IN_4__DM0, CYREG_PRT0_DM0
.set IN_4__DM1, CYREG_PRT0_DM1
.set IN_4__DM2, CYREG_PRT0_DM2
.set IN_4__DR, CYREG_PRT0_DR
.set IN_4__INP_DIS, CYREG_PRT0_INP_DIS
.set IN_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set IN_4__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set IN_4__LCD_EN, CYREG_PRT0_LCD_EN
.set IN_4__MASK, 0x80
.set IN_4__PORT, 0
.set IN_4__PRT, CYREG_PRT0_PRT
.set IN_4__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set IN_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set IN_4__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set IN_4__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set IN_4__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set IN_4__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set IN_4__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set IN_4__PS, CYREG_PRT0_PS
.set IN_4__SHIFT, 7
.set IN_4__SLW, CYREG_PRT0_SLW

/* IN_5 */
.set IN_5__0__INTTYPE, CYREG_PICU4_INTTYPE6
.set IN_5__0__MASK, 0x40
.set IN_5__0__PC, CYREG_PRT4_PC6
.set IN_5__0__PORT, 4
.set IN_5__0__SHIFT, 6
.set IN_5__AG, CYREG_PRT4_AG
.set IN_5__AMUX, CYREG_PRT4_AMUX
.set IN_5__BIE, CYREG_PRT4_BIE
.set IN_5__BIT_MASK, CYREG_PRT4_BIT_MASK
.set IN_5__BYP, CYREG_PRT4_BYP
.set IN_5__CTL, CYREG_PRT4_CTL
.set IN_5__DM0, CYREG_PRT4_DM0
.set IN_5__DM1, CYREG_PRT4_DM1
.set IN_5__DM2, CYREG_PRT4_DM2
.set IN_5__DR, CYREG_PRT4_DR
.set IN_5__INP_DIS, CYREG_PRT4_INP_DIS
.set IN_5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set IN_5__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set IN_5__LCD_EN, CYREG_PRT4_LCD_EN
.set IN_5__MASK, 0x40
.set IN_5__PORT, 4
.set IN_5__PRT, CYREG_PRT4_PRT
.set IN_5__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set IN_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set IN_5__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set IN_5__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set IN_5__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set IN_5__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set IN_5__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set IN_5__PS, CYREG_PRT4_PS
.set IN_5__SHIFT, 6
.set IN_5__SLW, CYREG_PRT4_SLW

/* IN_6 */
.set IN_6__0__INTTYPE, CYREG_PICU4_INTTYPE7
.set IN_6__0__MASK, 0x80
.set IN_6__0__PC, CYREG_PRT4_PC7
.set IN_6__0__PORT, 4
.set IN_6__0__SHIFT, 7
.set IN_6__AG, CYREG_PRT4_AG
.set IN_6__AMUX, CYREG_PRT4_AMUX
.set IN_6__BIE, CYREG_PRT4_BIE
.set IN_6__BIT_MASK, CYREG_PRT4_BIT_MASK
.set IN_6__BYP, CYREG_PRT4_BYP
.set IN_6__CTL, CYREG_PRT4_CTL
.set IN_6__DM0, CYREG_PRT4_DM0
.set IN_6__DM1, CYREG_PRT4_DM1
.set IN_6__DM2, CYREG_PRT4_DM2
.set IN_6__DR, CYREG_PRT4_DR
.set IN_6__INP_DIS, CYREG_PRT4_INP_DIS
.set IN_6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set IN_6__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set IN_6__LCD_EN, CYREG_PRT4_LCD_EN
.set IN_6__MASK, 0x80
.set IN_6__PORT, 4
.set IN_6__PRT, CYREG_PRT4_PRT
.set IN_6__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set IN_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set IN_6__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set IN_6__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set IN_6__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set IN_6__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set IN_6__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set IN_6__PS, CYREG_PRT4_PS
.set IN_6__SHIFT, 7
.set IN_6__SLW, CYREG_PRT4_SLW

/* IN_7 */
.set IN_7__0__INTTYPE, CYREG_PICU6_INTTYPE0
.set IN_7__0__MASK, 0x01
.set IN_7__0__PC, CYREG_PRT6_PC0
.set IN_7__0__PORT, 6
.set IN_7__0__SHIFT, 0
.set IN_7__AG, CYREG_PRT6_AG
.set IN_7__AMUX, CYREG_PRT6_AMUX
.set IN_7__BIE, CYREG_PRT6_BIE
.set IN_7__BIT_MASK, CYREG_PRT6_BIT_MASK
.set IN_7__BYP, CYREG_PRT6_BYP
.set IN_7__CTL, CYREG_PRT6_CTL
.set IN_7__DM0, CYREG_PRT6_DM0
.set IN_7__DM1, CYREG_PRT6_DM1
.set IN_7__DM2, CYREG_PRT6_DM2
.set IN_7__DR, CYREG_PRT6_DR
.set IN_7__INP_DIS, CYREG_PRT6_INP_DIS
.set IN_7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set IN_7__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set IN_7__LCD_EN, CYREG_PRT6_LCD_EN
.set IN_7__MASK, 0x01
.set IN_7__PORT, 6
.set IN_7__PRT, CYREG_PRT6_PRT
.set IN_7__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set IN_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set IN_7__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set IN_7__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set IN_7__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set IN_7__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set IN_7__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set IN_7__PS, CYREG_PRT6_PS
.set IN_7__SHIFT, 0
.set IN_7__SLW, CYREG_PRT6_SLW

/* LED1 */
.set LED1__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set LED1__0__MASK, 0x08
.set LED1__0__PC, CYREG_PRT0_PC3
.set LED1__0__PORT, 0
.set LED1__0__SHIFT, 3
.set LED1__AG, CYREG_PRT0_AG
.set LED1__AMUX, CYREG_PRT0_AMUX
.set LED1__BIE, CYREG_PRT0_BIE
.set LED1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LED1__BYP, CYREG_PRT0_BYP
.set LED1__CTL, CYREG_PRT0_CTL
.set LED1__DM0, CYREG_PRT0_DM0
.set LED1__DM1, CYREG_PRT0_DM1
.set LED1__DM2, CYREG_PRT0_DM2
.set LED1__DR, CYREG_PRT0_DR
.set LED1__INP_DIS, CYREG_PRT0_INP_DIS
.set LED1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LED1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LED1__LCD_EN, CYREG_PRT0_LCD_EN
.set LED1__MASK, 0x08
.set LED1__PORT, 0
.set LED1__PRT, CYREG_PRT0_PRT
.set LED1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LED1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LED1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LED1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LED1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LED1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LED1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LED1__PS, CYREG_PRT0_PS
.set LED1__SHIFT, 3
.set LED1__SLW, CYREG_PRT0_SLW

/* LED2 */
.set LED2__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set LED2__0__MASK, 0x04
.set LED2__0__PC, CYREG_PRT0_PC2
.set LED2__0__PORT, 0
.set LED2__0__SHIFT, 2
.set LED2__AG, CYREG_PRT0_AG
.set LED2__AMUX, CYREG_PRT0_AMUX
.set LED2__BIE, CYREG_PRT0_BIE
.set LED2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LED2__BYP, CYREG_PRT0_BYP
.set LED2__CTL, CYREG_PRT0_CTL
.set LED2__DM0, CYREG_PRT0_DM0
.set LED2__DM1, CYREG_PRT0_DM1
.set LED2__DM2, CYREG_PRT0_DM2
.set LED2__DR, CYREG_PRT0_DR
.set LED2__INP_DIS, CYREG_PRT0_INP_DIS
.set LED2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LED2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LED2__LCD_EN, CYREG_PRT0_LCD_EN
.set LED2__MASK, 0x04
.set LED2__PORT, 0
.set LED2__PRT, CYREG_PRT0_PRT
.set LED2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LED2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LED2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LED2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LED2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LED2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LED2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LED2__PS, CYREG_PRT0_PS
.set LED2__SHIFT, 2
.set LED2__SLW, CYREG_PRT0_SLW

/* LED3 */
.set LED3__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set LED3__0__MASK, 0x01
.set LED3__0__PC, CYREG_PRT12_PC0
.set LED3__0__PORT, 12
.set LED3__0__SHIFT, 0
.set LED3__AG, CYREG_PRT12_AG
.set LED3__BIE, CYREG_PRT12_BIE
.set LED3__BIT_MASK, CYREG_PRT12_BIT_MASK
.set LED3__BYP, CYREG_PRT12_BYP
.set LED3__DM0, CYREG_PRT12_DM0
.set LED3__DM1, CYREG_PRT12_DM1
.set LED3__DM2, CYREG_PRT12_DM2
.set LED3__DR, CYREG_PRT12_DR
.set LED3__INP_DIS, CYREG_PRT12_INP_DIS
.set LED3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set LED3__MASK, 0x01
.set LED3__PORT, 12
.set LED3__PRT, CYREG_PRT12_PRT
.set LED3__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set LED3__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set LED3__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set LED3__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set LED3__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set LED3__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set LED3__PS, CYREG_PRT12_PS
.set LED3__SHIFT, 0
.set LED3__SIO_CFG, CYREG_PRT12_SIO_CFG
.set LED3__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set LED3__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set LED3__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set LED3__SLW, CYREG_PRT12_SLW

/* LED4 */
.set LED4__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set LED4__0__MASK, 0x08
.set LED4__0__PC, CYREG_IO_PC_PRT15_PC3
.set LED4__0__PORT, 15
.set LED4__0__SHIFT, 3
.set LED4__AG, CYREG_PRT15_AG
.set LED4__AMUX, CYREG_PRT15_AMUX
.set LED4__BIE, CYREG_PRT15_BIE
.set LED4__BIT_MASK, CYREG_PRT15_BIT_MASK
.set LED4__BYP, CYREG_PRT15_BYP
.set LED4__CTL, CYREG_PRT15_CTL
.set LED4__DM0, CYREG_PRT15_DM0
.set LED4__DM1, CYREG_PRT15_DM1
.set LED4__DM2, CYREG_PRT15_DM2
.set LED4__DR, CYREG_PRT15_DR
.set LED4__INP_DIS, CYREG_PRT15_INP_DIS
.set LED4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set LED4__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set LED4__LCD_EN, CYREG_PRT15_LCD_EN
.set LED4__MASK, 0x08
.set LED4__PORT, 15
.set LED4__PRT, CYREG_PRT15_PRT
.set LED4__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set LED4__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set LED4__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set LED4__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set LED4__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set LED4__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set LED4__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set LED4__PS, CYREG_PRT15_PS
.set LED4__SHIFT, 3
.set LED4__SLW, CYREG_PRT15_SLW

/* RX_1 */
.set RX_1__0__INTTYPE, CYREG_PICU4_INTTYPE1
.set RX_1__0__MASK, 0x02
.set RX_1__0__PC, CYREG_PRT4_PC1
.set RX_1__0__PORT, 4
.set RX_1__0__SHIFT, 1
.set RX_1__AG, CYREG_PRT4_AG
.set RX_1__AMUX, CYREG_PRT4_AMUX
.set RX_1__BIE, CYREG_PRT4_BIE
.set RX_1__BIT_MASK, CYREG_PRT4_BIT_MASK
.set RX_1__BYP, CYREG_PRT4_BYP
.set RX_1__CTL, CYREG_PRT4_CTL
.set RX_1__DM0, CYREG_PRT4_DM0
.set RX_1__DM1, CYREG_PRT4_DM1
.set RX_1__DM2, CYREG_PRT4_DM2
.set RX_1__DR, CYREG_PRT4_DR
.set RX_1__INP_DIS, CYREG_PRT4_INP_DIS
.set RX_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set RX_1__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set RX_1__LCD_EN, CYREG_PRT4_LCD_EN
.set RX_1__MASK, 0x02
.set RX_1__PORT, 4
.set RX_1__PRT, CYREG_PRT4_PRT
.set RX_1__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set RX_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set RX_1__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set RX_1__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set RX_1__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set RX_1__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set RX_1__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set RX_1__PS, CYREG_PRT4_PS
.set RX_1__SHIFT, 1
.set RX_1__SLW, CYREG_PRT4_SLW

/* TX_1 */
.set TX_1__0__INTTYPE, CYREG_PICU4_INTTYPE0
.set TX_1__0__MASK, 0x01
.set TX_1__0__PC, CYREG_PRT4_PC0
.set TX_1__0__PORT, 4
.set TX_1__0__SHIFT, 0
.set TX_1__AG, CYREG_PRT4_AG
.set TX_1__AMUX, CYREG_PRT4_AMUX
.set TX_1__BIE, CYREG_PRT4_BIE
.set TX_1__BIT_MASK, CYREG_PRT4_BIT_MASK
.set TX_1__BYP, CYREG_PRT4_BYP
.set TX_1__CTL, CYREG_PRT4_CTL
.set TX_1__DM0, CYREG_PRT4_DM0
.set TX_1__DM1, CYREG_PRT4_DM1
.set TX_1__DM2, CYREG_PRT4_DM2
.set TX_1__DR, CYREG_PRT4_DR
.set TX_1__INP_DIS, CYREG_PRT4_INP_DIS
.set TX_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set TX_1__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set TX_1__LCD_EN, CYREG_PRT4_LCD_EN
.set TX_1__MASK, 0x01
.set TX_1__PORT, 4
.set TX_1__PRT, CYREG_PRT4_PRT
.set TX_1__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set TX_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set TX_1__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set TX_1__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set TX_1__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set TX_1__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set TX_1__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set TX_1__PS, CYREG_PRT4_PS
.set TX_1__SHIFT, 0
.set TX_1__SLW, CYREG_PRT4_SLW

/* test */
.set test__0__INTTYPE, CYREG_PICU6_INTTYPE1
.set test__0__MASK, 0x02
.set test__0__PC, CYREG_PRT6_PC1
.set test__0__PORT, 6
.set test__0__SHIFT, 1
.set test__AG, CYREG_PRT6_AG
.set test__AMUX, CYREG_PRT6_AMUX
.set test__BIE, CYREG_PRT6_BIE
.set test__BIT_MASK, CYREG_PRT6_BIT_MASK
.set test__BYP, CYREG_PRT6_BYP
.set test__CTL, CYREG_PRT6_CTL
.set test__DM0, CYREG_PRT6_DM0
.set test__DM1, CYREG_PRT6_DM1
.set test__DM2, CYREG_PRT6_DM2
.set test__DR, CYREG_PRT6_DR
.set test__INP_DIS, CYREG_PRT6_INP_DIS
.set test__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set test__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set test__LCD_EN, CYREG_PRT6_LCD_EN
.set test__MASK, 0x02
.set test__PORT, 6
.set test__PRT, CYREG_PRT6_PRT
.set test__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set test__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set test__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set test__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set test__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set test__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set test__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set test__PS, CYREG_PRT6_PS
.set test__SHIFT, 1
.set test__SLW, CYREG_PRT6_SLW

/* CAN_1_CanIP */
.set CAN_1_CanIP__CSR_BUF_SR, CYREG_CAN0_CSR_BUF_SR
.set CAN_1_CanIP__CSR_CFG, CYREG_CAN0_CSR_CFG
.set CAN_1_CanIP__CSR_CMD, CYREG_CAN0_CSR_CMD
.set CAN_1_CanIP__CSR_ERR_SR, CYREG_CAN0_CSR_ERR_SR
.set CAN_1_CanIP__CSR_INT_EN, CYREG_CAN0_CSR_INT_EN
.set CAN_1_CanIP__CSR_INT_SR, CYREG_CAN0_CSR_INT_SR
.set CAN_1_CanIP__PM_ACT_CFG, CYREG_PM_ACT_CFG6
.set CAN_1_CanIP__PM_ACT_MSK, 0x01
.set CAN_1_CanIP__PM_STBY_CFG, CYREG_PM_STBY_CFG6
.set CAN_1_CanIP__PM_STBY_MSK, 0x01
.set CAN_1_CanIP__RX0_ACR, CYREG_CAN0_RX0_ACR
.set CAN_1_CanIP__RX0_ACRD, CYREG_CAN0_RX0_ACRD
.set CAN_1_CanIP__RX0_AMR, CYREG_CAN0_RX0_AMR
.set CAN_1_CanIP__RX0_AMRD, CYREG_CAN0_RX0_AMRD
.set CAN_1_CanIP__RX0_CMD, CYREG_CAN0_RX0_CMD
.set CAN_1_CanIP__RX0_DH, CYREG_CAN0_RX0_DH
.set CAN_1_CanIP__RX0_DL, CYREG_CAN0_RX0_DL
.set CAN_1_CanIP__RX0_ID, CYREG_CAN0_RX0_ID
.set CAN_1_CanIP__RX1_ACR, CYREG_CAN0_RX1_ACR
.set CAN_1_CanIP__RX1_ACRD, CYREG_CAN0_RX1_ACRD
.set CAN_1_CanIP__RX1_AMR, CYREG_CAN0_RX1_AMR
.set CAN_1_CanIP__RX1_AMRD, CYREG_CAN0_RX1_AMRD
.set CAN_1_CanIP__RX1_CMD, CYREG_CAN0_RX1_CMD
.set CAN_1_CanIP__RX1_DH, CYREG_CAN0_RX1_DH
.set CAN_1_CanIP__RX1_DL, CYREG_CAN0_RX1_DL
.set CAN_1_CanIP__RX1_ID, CYREG_CAN0_RX1_ID
.set CAN_1_CanIP__RX10_ACR, CYREG_CAN0_RX10_ACR
.set CAN_1_CanIP__RX10_ACRD, CYREG_CAN0_RX10_ACRD
.set CAN_1_CanIP__RX10_AMR, CYREG_CAN0_RX10_AMR
.set CAN_1_CanIP__RX10_AMRD, CYREG_CAN0_RX10_AMRD
.set CAN_1_CanIP__RX10_CMD, CYREG_CAN0_RX10_CMD
.set CAN_1_CanIP__RX10_DH, CYREG_CAN0_RX10_DH
.set CAN_1_CanIP__RX10_DL, CYREG_CAN0_RX10_DL
.set CAN_1_CanIP__RX10_ID, CYREG_CAN0_RX10_ID
.set CAN_1_CanIP__RX11_ACR, CYREG_CAN0_RX11_ACR
.set CAN_1_CanIP__RX11_ACRD, CYREG_CAN0_RX11_ACRD
.set CAN_1_CanIP__RX11_AMR, CYREG_CAN0_RX11_AMR
.set CAN_1_CanIP__RX11_AMRD, CYREG_CAN0_RX11_AMRD
.set CAN_1_CanIP__RX11_CMD, CYREG_CAN0_RX11_CMD
.set CAN_1_CanIP__RX11_DH, CYREG_CAN0_RX11_DH
.set CAN_1_CanIP__RX11_DL, CYREG_CAN0_RX11_DL
.set CAN_1_CanIP__RX11_ID, CYREG_CAN0_RX11_ID
.set CAN_1_CanIP__RX12_ACR, CYREG_CAN0_RX12_ACR
.set CAN_1_CanIP__RX12_ACRD, CYREG_CAN0_RX12_ACRD
.set CAN_1_CanIP__RX12_AMR, CYREG_CAN0_RX12_AMR
.set CAN_1_CanIP__RX12_AMRD, CYREG_CAN0_RX12_AMRD
.set CAN_1_CanIP__RX12_CMD, CYREG_CAN0_RX12_CMD
.set CAN_1_CanIP__RX12_DH, CYREG_CAN0_RX12_DH
.set CAN_1_CanIP__RX12_DL, CYREG_CAN0_RX12_DL
.set CAN_1_CanIP__RX12_ID, CYREG_CAN0_RX12_ID
.set CAN_1_CanIP__RX13_ACR, CYREG_CAN0_RX13_ACR
.set CAN_1_CanIP__RX13_ACRD, CYREG_CAN0_RX13_ACRD
.set CAN_1_CanIP__RX13_AMR, CYREG_CAN0_RX13_AMR
.set CAN_1_CanIP__RX13_AMRD, CYREG_CAN0_RX13_AMRD
.set CAN_1_CanIP__RX13_CMD, CYREG_CAN0_RX13_CMD
.set CAN_1_CanIP__RX13_DH, CYREG_CAN0_RX13_DH
.set CAN_1_CanIP__RX13_DL, CYREG_CAN0_RX13_DL
.set CAN_1_CanIP__RX13_ID, CYREG_CAN0_RX13_ID
.set CAN_1_CanIP__RX14_ACR, CYREG_CAN0_RX14_ACR
.set CAN_1_CanIP__RX14_ACRD, CYREG_CAN0_RX14_ACRD
.set CAN_1_CanIP__RX14_AMR, CYREG_CAN0_RX14_AMR
.set CAN_1_CanIP__RX14_AMRD, CYREG_CAN0_RX14_AMRD
.set CAN_1_CanIP__RX14_CMD, CYREG_CAN0_RX14_CMD
.set CAN_1_CanIP__RX14_DH, CYREG_CAN0_RX14_DH
.set CAN_1_CanIP__RX14_DL, CYREG_CAN0_RX14_DL
.set CAN_1_CanIP__RX14_ID, CYREG_CAN0_RX14_ID
.set CAN_1_CanIP__RX15_ACR, CYREG_CAN0_RX15_ACR
.set CAN_1_CanIP__RX15_ACRD, CYREG_CAN0_RX15_ACRD
.set CAN_1_CanIP__RX15_AMR, CYREG_CAN0_RX15_AMR
.set CAN_1_CanIP__RX15_AMRD, CYREG_CAN0_RX15_AMRD
.set CAN_1_CanIP__RX15_CMD, CYREG_CAN0_RX15_CMD
.set CAN_1_CanIP__RX15_DH, CYREG_CAN0_RX15_DH
.set CAN_1_CanIP__RX15_DL, CYREG_CAN0_RX15_DL
.set CAN_1_CanIP__RX15_ID, CYREG_CAN0_RX15_ID
.set CAN_1_CanIP__RX2_ACR, CYREG_CAN0_RX2_ACR
.set CAN_1_CanIP__RX2_ACRD, CYREG_CAN0_RX2_ACRD
.set CAN_1_CanIP__RX2_AMR, CYREG_CAN0_RX2_AMR
.set CAN_1_CanIP__RX2_AMRD, CYREG_CAN0_RX2_AMRD
.set CAN_1_CanIP__RX2_CMD, CYREG_CAN0_RX2_CMD
.set CAN_1_CanIP__RX2_DH, CYREG_CAN0_RX2_DH
.set CAN_1_CanIP__RX2_DL, CYREG_CAN0_RX2_DL
.set CAN_1_CanIP__RX2_ID, CYREG_CAN0_RX2_ID
.set CAN_1_CanIP__RX3_ACR, CYREG_CAN0_RX3_ACR
.set CAN_1_CanIP__RX3_ACRD, CYREG_CAN0_RX3_ACRD
.set CAN_1_CanIP__RX3_AMR, CYREG_CAN0_RX3_AMR
.set CAN_1_CanIP__RX3_AMRD, CYREG_CAN0_RX3_AMRD
.set CAN_1_CanIP__RX3_CMD, CYREG_CAN0_RX3_CMD
.set CAN_1_CanIP__RX3_DH, CYREG_CAN0_RX3_DH
.set CAN_1_CanIP__RX3_DL, CYREG_CAN0_RX3_DL
.set CAN_1_CanIP__RX3_ID, CYREG_CAN0_RX3_ID
.set CAN_1_CanIP__RX4_ACR, CYREG_CAN0_RX4_ACR
.set CAN_1_CanIP__RX4_ACRD, CYREG_CAN0_RX4_ACRD
.set CAN_1_CanIP__RX4_AMR, CYREG_CAN0_RX4_AMR
.set CAN_1_CanIP__RX4_AMRD, CYREG_CAN0_RX4_AMRD
.set CAN_1_CanIP__RX4_CMD, CYREG_CAN0_RX4_CMD
.set CAN_1_CanIP__RX4_DH, CYREG_CAN0_RX4_DH
.set CAN_1_CanIP__RX4_DL, CYREG_CAN0_RX4_DL
.set CAN_1_CanIP__RX4_ID, CYREG_CAN0_RX4_ID
.set CAN_1_CanIP__RX5_ACR, CYREG_CAN0_RX5_ACR
.set CAN_1_CanIP__RX5_ACRD, CYREG_CAN0_RX5_ACRD
.set CAN_1_CanIP__RX5_AMR, CYREG_CAN0_RX5_AMR
.set CAN_1_CanIP__RX5_AMRD, CYREG_CAN0_RX5_AMRD
.set CAN_1_CanIP__RX5_CMD, CYREG_CAN0_RX5_CMD
.set CAN_1_CanIP__RX5_DH, CYREG_CAN0_RX5_DH
.set CAN_1_CanIP__RX5_DL, CYREG_CAN0_RX5_DL
.set CAN_1_CanIP__RX5_ID, CYREG_CAN0_RX5_ID
.set CAN_1_CanIP__RX6_ACR, CYREG_CAN0_RX6_ACR
.set CAN_1_CanIP__RX6_ACRD, CYREG_CAN0_RX6_ACRD
.set CAN_1_CanIP__RX6_AMR, CYREG_CAN0_RX6_AMR
.set CAN_1_CanIP__RX6_AMRD, CYREG_CAN0_RX6_AMRD
.set CAN_1_CanIP__RX6_CMD, CYREG_CAN0_RX6_CMD
.set CAN_1_CanIP__RX6_DH, CYREG_CAN0_RX6_DH
.set CAN_1_CanIP__RX6_DL, CYREG_CAN0_RX6_DL
.set CAN_1_CanIP__RX6_ID, CYREG_CAN0_RX6_ID
.set CAN_1_CanIP__RX7_ACR, CYREG_CAN0_RX7_ACR
.set CAN_1_CanIP__RX7_ACRD, CYREG_CAN0_RX7_ACRD
.set CAN_1_CanIP__RX7_AMR, CYREG_CAN0_RX7_AMR
.set CAN_1_CanIP__RX7_AMRD, CYREG_CAN0_RX7_AMRD
.set CAN_1_CanIP__RX7_CMD, CYREG_CAN0_RX7_CMD
.set CAN_1_CanIP__RX7_DH, CYREG_CAN0_RX7_DH
.set CAN_1_CanIP__RX7_DL, CYREG_CAN0_RX7_DL
.set CAN_1_CanIP__RX7_ID, CYREG_CAN0_RX7_ID
.set CAN_1_CanIP__RX8_ACR, CYREG_CAN0_RX8_ACR
.set CAN_1_CanIP__RX8_ACRD, CYREG_CAN0_RX8_ACRD
.set CAN_1_CanIP__RX8_AMR, CYREG_CAN0_RX8_AMR
.set CAN_1_CanIP__RX8_AMRD, CYREG_CAN0_RX8_AMRD
.set CAN_1_CanIP__RX8_CMD, CYREG_CAN0_RX8_CMD
.set CAN_1_CanIP__RX8_DH, CYREG_CAN0_RX8_DH
.set CAN_1_CanIP__RX8_DL, CYREG_CAN0_RX8_DL
.set CAN_1_CanIP__RX8_ID, CYREG_CAN0_RX8_ID
.set CAN_1_CanIP__RX9_ACR, CYREG_CAN0_RX9_ACR
.set CAN_1_CanIP__RX9_ACRD, CYREG_CAN0_RX9_ACRD
.set CAN_1_CanIP__RX9_AMR, CYREG_CAN0_RX9_AMR
.set CAN_1_CanIP__RX9_AMRD, CYREG_CAN0_RX9_AMRD
.set CAN_1_CanIP__RX9_CMD, CYREG_CAN0_RX9_CMD
.set CAN_1_CanIP__RX9_DH, CYREG_CAN0_RX9_DH
.set CAN_1_CanIP__RX9_DL, CYREG_CAN0_RX9_DL
.set CAN_1_CanIP__RX9_ID, CYREG_CAN0_RX9_ID
.set CAN_1_CanIP__TX0_CMD, CYREG_CAN0_TX0_CMD
.set CAN_1_CanIP__TX0_DH, CYREG_CAN0_TX0_DH
.set CAN_1_CanIP__TX0_DL, CYREG_CAN0_TX0_DL
.set CAN_1_CanIP__TX0_ID, CYREG_CAN0_TX0_ID
.set CAN_1_CanIP__TX1_CMD, CYREG_CAN0_TX1_CMD
.set CAN_1_CanIP__TX1_DH, CYREG_CAN0_TX1_DH
.set CAN_1_CanIP__TX1_DL, CYREG_CAN0_TX1_DL
.set CAN_1_CanIP__TX1_ID, CYREG_CAN0_TX1_ID
.set CAN_1_CanIP__TX2_CMD, CYREG_CAN0_TX2_CMD
.set CAN_1_CanIP__TX2_DH, CYREG_CAN0_TX2_DH
.set CAN_1_CanIP__TX2_DL, CYREG_CAN0_TX2_DL
.set CAN_1_CanIP__TX2_ID, CYREG_CAN0_TX2_ID
.set CAN_1_CanIP__TX3_CMD, CYREG_CAN0_TX3_CMD
.set CAN_1_CanIP__TX3_DH, CYREG_CAN0_TX3_DH
.set CAN_1_CanIP__TX3_DL, CYREG_CAN0_TX3_DL
.set CAN_1_CanIP__TX3_ID, CYREG_CAN0_TX3_ID
.set CAN_1_CanIP__TX4_CMD, CYREG_CAN0_TX4_CMD
.set CAN_1_CanIP__TX4_DH, CYREG_CAN0_TX4_DH
.set CAN_1_CanIP__TX4_DL, CYREG_CAN0_TX4_DL
.set CAN_1_CanIP__TX4_ID, CYREG_CAN0_TX4_ID
.set CAN_1_CanIP__TX5_CMD, CYREG_CAN0_TX5_CMD
.set CAN_1_CanIP__TX5_DH, CYREG_CAN0_TX5_DH
.set CAN_1_CanIP__TX5_DL, CYREG_CAN0_TX5_DL
.set CAN_1_CanIP__TX5_ID, CYREG_CAN0_TX5_ID
.set CAN_1_CanIP__TX6_CMD, CYREG_CAN0_TX6_CMD
.set CAN_1_CanIP__TX6_DH, CYREG_CAN0_TX6_DH
.set CAN_1_CanIP__TX6_DL, CYREG_CAN0_TX6_DL
.set CAN_1_CanIP__TX6_ID, CYREG_CAN0_TX6_ID
.set CAN_1_CanIP__TX7_CMD, CYREG_CAN0_TX7_CMD
.set CAN_1_CanIP__TX7_DH, CYREG_CAN0_TX7_DH
.set CAN_1_CanIP__TX7_DL, CYREG_CAN0_TX7_DL
.set CAN_1_CanIP__TX7_ID, CYREG_CAN0_TX7_ID

/* CAN_1_isr */
.set CAN_1_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set CAN_1_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set CAN_1_isr__INTC_MASK, 0x10000
.set CAN_1_isr__INTC_NUMBER, 16
.set CAN_1_isr__INTC_PRIOR_NUM, 7
.set CAN_1_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_16
.set CAN_1_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set CAN_1_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* RX_ISR */
.set RX_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set RX_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set RX_ISR__INTC_MASK, 0x02
.set RX_ISR__INTC_NUMBER, 1
.set RX_ISR__INTC_PRIOR_NUM, 7
.set RX_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set RX_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set RX_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UART_1_BUART */
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB06_CTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB06_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB06_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB06_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB06_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB06_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB06_ST
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB06_A0
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB06_A1
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB06_D0
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB06_D1
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB06_F0
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB06_F1
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x38
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB05_MSK
.set UART_1_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set UART_1_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set UART_1_BUART_sRX_RxSts__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB05_ST
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB07_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB07_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB07_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB07_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB07_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB07_F1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB04_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB04_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB04_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB04_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB04_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB04_F1
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB05_MSK
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB05_ST

/* UART_1_IntClock */
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x02
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x04
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x04

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x00
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x01
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x01

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x01
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x02
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x02

/* Timer_1_TimerUDB */
.set Timer_1_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_1_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set Timer_1_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_1_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_1_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_1_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_1_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer_1_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB07_MSK
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB07_ST
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB07_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB07_MSK
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set Timer_1_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set Timer_1_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B1_UDB06_A0
.set Timer_1_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B1_UDB06_A1
.set Timer_1_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set Timer_1_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B1_UDB06_D0
.set Timer_1_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B1_UDB06_D1
.set Timer_1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Timer_1_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set Timer_1_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B1_UDB06_F0
.set Timer_1_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B1_UDB06_F1
.set Timer_1_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Timer_1_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set Timer_1_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set Timer_1_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B1_UDB07_A0
.set Timer_1_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B1_UDB07_A1
.set Timer_1_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set Timer_1_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B1_UDB07_D0
.set Timer_1_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B1_UDB07_D1
.set Timer_1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Timer_1_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set Timer_1_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B1_UDB07_F0
.set Timer_1_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B1_UDB07_F1
.set Timer_1_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Timer_1_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL

/* UART_RX */
.set UART_RX__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set UART_RX__0__MASK, 0x08
.set UART_RX__0__PC, CYREG_PRT12_PC3
.set UART_RX__0__PORT, 12
.set UART_RX__0__SHIFT, 3
.set UART_RX__AG, CYREG_PRT12_AG
.set UART_RX__BIE, CYREG_PRT12_BIE
.set UART_RX__BIT_MASK, CYREG_PRT12_BIT_MASK
.set UART_RX__BYP, CYREG_PRT12_BYP
.set UART_RX__DM0, CYREG_PRT12_DM0
.set UART_RX__DM1, CYREG_PRT12_DM1
.set UART_RX__DM2, CYREG_PRT12_DM2
.set UART_RX__DR, CYREG_PRT12_DR
.set UART_RX__INP_DIS, CYREG_PRT12_INP_DIS
.set UART_RX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set UART_RX__MASK, 0x08
.set UART_RX__PORT, 12
.set UART_RX__PRT, CYREG_PRT12_PRT
.set UART_RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set UART_RX__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set UART_RX__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set UART_RX__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set UART_RX__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set UART_RX__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set UART_RX__PS, CYREG_PRT12_PS
.set UART_RX__SHIFT, 3
.set UART_RX__SIO_CFG, CYREG_PRT12_SIO_CFG
.set UART_RX__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set UART_RX__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set UART_RX__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set UART_RX__SLW, CYREG_PRT12_SLW

/* UART_TX */
.set UART_TX__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set UART_TX__0__MASK, 0x02
.set UART_TX__0__PC, CYREG_PRT12_PC1
.set UART_TX__0__PORT, 12
.set UART_TX__0__SHIFT, 1
.set UART_TX__AG, CYREG_PRT12_AG
.set UART_TX__BIE, CYREG_PRT12_BIE
.set UART_TX__BIT_MASK, CYREG_PRT12_BIT_MASK
.set UART_TX__BYP, CYREG_PRT12_BYP
.set UART_TX__DM0, CYREG_PRT12_DM0
.set UART_TX__DM1, CYREG_PRT12_DM1
.set UART_TX__DM2, CYREG_PRT12_DM2
.set UART_TX__DR, CYREG_PRT12_DR
.set UART_TX__INP_DIS, CYREG_PRT12_INP_DIS
.set UART_TX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set UART_TX__MASK, 0x02
.set UART_TX__PORT, 12
.set UART_TX__PRT, CYREG_PRT12_PRT
.set UART_TX__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set UART_TX__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set UART_TX__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set UART_TX__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set UART_TX__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set UART_TX__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set UART_TX__PS, CYREG_PRT12_PS
.set UART_TX__SHIFT, 1
.set UART_TX__SIO_CFG, CYREG_PRT12_SIO_CFG
.set UART_TX__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set UART_TX__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set UART_TX__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set UART_TX__SLW, CYREG_PRT12_SLW

/* LCD_Char_1_LCDPort */
.set LCD_Char_1_LCDPort__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set LCD_Char_1_LCDPort__0__MASK, 0x01
.set LCD_Char_1_LCDPort__0__PC, CYREG_PRT3_PC0
.set LCD_Char_1_LCDPort__0__PORT, 3
.set LCD_Char_1_LCDPort__0__SHIFT, 0
.set LCD_Char_1_LCDPort__1__INTTYPE, CYREG_PICU3_INTTYPE1
.set LCD_Char_1_LCDPort__1__MASK, 0x02
.set LCD_Char_1_LCDPort__1__PC, CYREG_PRT3_PC1
.set LCD_Char_1_LCDPort__1__PORT, 3
.set LCD_Char_1_LCDPort__1__SHIFT, 1
.set LCD_Char_1_LCDPort__2__INTTYPE, CYREG_PICU3_INTTYPE2
.set LCD_Char_1_LCDPort__2__MASK, 0x04
.set LCD_Char_1_LCDPort__2__PC, CYREG_PRT3_PC2
.set LCD_Char_1_LCDPort__2__PORT, 3
.set LCD_Char_1_LCDPort__2__SHIFT, 2
.set LCD_Char_1_LCDPort__3__INTTYPE, CYREG_PICU3_INTTYPE3
.set LCD_Char_1_LCDPort__3__MASK, 0x08
.set LCD_Char_1_LCDPort__3__PC, CYREG_PRT3_PC3
.set LCD_Char_1_LCDPort__3__PORT, 3
.set LCD_Char_1_LCDPort__3__SHIFT, 3
.set LCD_Char_1_LCDPort__4__INTTYPE, CYREG_PICU3_INTTYPE4
.set LCD_Char_1_LCDPort__4__MASK, 0x10
.set LCD_Char_1_LCDPort__4__PC, CYREG_PRT3_PC4
.set LCD_Char_1_LCDPort__4__PORT, 3
.set LCD_Char_1_LCDPort__4__SHIFT, 4
.set LCD_Char_1_LCDPort__5__INTTYPE, CYREG_PICU3_INTTYPE5
.set LCD_Char_1_LCDPort__5__MASK, 0x20
.set LCD_Char_1_LCDPort__5__PC, CYREG_PRT3_PC5
.set LCD_Char_1_LCDPort__5__PORT, 3
.set LCD_Char_1_LCDPort__5__SHIFT, 5
.set LCD_Char_1_LCDPort__6__INTTYPE, CYREG_PICU3_INTTYPE6
.set LCD_Char_1_LCDPort__6__MASK, 0x40
.set LCD_Char_1_LCDPort__6__PC, CYREG_PRT3_PC6
.set LCD_Char_1_LCDPort__6__PORT, 3
.set LCD_Char_1_LCDPort__6__SHIFT, 6
.set LCD_Char_1_LCDPort__AG, CYREG_PRT3_AG
.set LCD_Char_1_LCDPort__AMUX, CYREG_PRT3_AMUX
.set LCD_Char_1_LCDPort__BIE, CYREG_PRT3_BIE
.set LCD_Char_1_LCDPort__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LCD_Char_1_LCDPort__BYP, CYREG_PRT3_BYP
.set LCD_Char_1_LCDPort__CTL, CYREG_PRT3_CTL
.set LCD_Char_1_LCDPort__DM0, CYREG_PRT3_DM0
.set LCD_Char_1_LCDPort__DM1, CYREG_PRT3_DM1
.set LCD_Char_1_LCDPort__DM2, CYREG_PRT3_DM2
.set LCD_Char_1_LCDPort__DR, CYREG_PRT3_DR
.set LCD_Char_1_LCDPort__INP_DIS, CYREG_PRT3_INP_DIS
.set LCD_Char_1_LCDPort__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set LCD_Char_1_LCDPort__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LCD_Char_1_LCDPort__LCD_EN, CYREG_PRT3_LCD_EN
.set LCD_Char_1_LCDPort__MASK, 0x7F
.set LCD_Char_1_LCDPort__PORT, 3
.set LCD_Char_1_LCDPort__PRT, CYREG_PRT3_PRT
.set LCD_Char_1_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LCD_Char_1_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LCD_Char_1_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LCD_Char_1_LCDPort__PS, CYREG_PRT3_PS
.set LCD_Char_1_LCDPort__SHIFT, 0
.set LCD_Char_1_LCDPort__SLW, CYREG_PRT3_SLW

/* TLC5616_CLK */
.set TLC5616_CLK__0__INTTYPE, CYREG_PICU5_INTTYPE6
.set TLC5616_CLK__0__MASK, 0x40
.set TLC5616_CLK__0__PC, CYREG_PRT5_PC6
.set TLC5616_CLK__0__PORT, 5
.set TLC5616_CLK__0__SHIFT, 6
.set TLC5616_CLK__AG, CYREG_PRT5_AG
.set TLC5616_CLK__AMUX, CYREG_PRT5_AMUX
.set TLC5616_CLK__BIE, CYREG_PRT5_BIE
.set TLC5616_CLK__BIT_MASK, CYREG_PRT5_BIT_MASK
.set TLC5616_CLK__BYP, CYREG_PRT5_BYP
.set TLC5616_CLK__CTL, CYREG_PRT5_CTL
.set TLC5616_CLK__DM0, CYREG_PRT5_DM0
.set TLC5616_CLK__DM1, CYREG_PRT5_DM1
.set TLC5616_CLK__DM2, CYREG_PRT5_DM2
.set TLC5616_CLK__DR, CYREG_PRT5_DR
.set TLC5616_CLK__INP_DIS, CYREG_PRT5_INP_DIS
.set TLC5616_CLK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set TLC5616_CLK__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set TLC5616_CLK__LCD_EN, CYREG_PRT5_LCD_EN
.set TLC5616_CLK__MASK, 0x40
.set TLC5616_CLK__PORT, 5
.set TLC5616_CLK__PRT, CYREG_PRT5_PRT
.set TLC5616_CLK__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set TLC5616_CLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set TLC5616_CLK__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set TLC5616_CLK__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set TLC5616_CLK__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set TLC5616_CLK__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set TLC5616_CLK__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set TLC5616_CLK__PS, CYREG_PRT5_PS
.set TLC5616_CLK__SHIFT, 6
.set TLC5616_CLK__SLW, CYREG_PRT5_SLW

/* TLC5616_CS1 */
.set TLC5616_CS1__0__INTTYPE, CYREG_PICU5_INTTYPE5
.set TLC5616_CS1__0__MASK, 0x20
.set TLC5616_CS1__0__PC, CYREG_PRT5_PC5
.set TLC5616_CS1__0__PORT, 5
.set TLC5616_CS1__0__SHIFT, 5
.set TLC5616_CS1__AG, CYREG_PRT5_AG
.set TLC5616_CS1__AMUX, CYREG_PRT5_AMUX
.set TLC5616_CS1__BIE, CYREG_PRT5_BIE
.set TLC5616_CS1__BIT_MASK, CYREG_PRT5_BIT_MASK
.set TLC5616_CS1__BYP, CYREG_PRT5_BYP
.set TLC5616_CS1__CTL, CYREG_PRT5_CTL
.set TLC5616_CS1__DM0, CYREG_PRT5_DM0
.set TLC5616_CS1__DM1, CYREG_PRT5_DM1
.set TLC5616_CS1__DM2, CYREG_PRT5_DM2
.set TLC5616_CS1__DR, CYREG_PRT5_DR
.set TLC5616_CS1__INP_DIS, CYREG_PRT5_INP_DIS
.set TLC5616_CS1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set TLC5616_CS1__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set TLC5616_CS1__LCD_EN, CYREG_PRT5_LCD_EN
.set TLC5616_CS1__MASK, 0x20
.set TLC5616_CS1__PORT, 5
.set TLC5616_CS1__PRT, CYREG_PRT5_PRT
.set TLC5616_CS1__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set TLC5616_CS1__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set TLC5616_CS1__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set TLC5616_CS1__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set TLC5616_CS1__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set TLC5616_CS1__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set TLC5616_CS1__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set TLC5616_CS1__PS, CYREG_PRT5_PS
.set TLC5616_CS1__SHIFT, 5
.set TLC5616_CS1__SLW, CYREG_PRT5_SLW

/* TLC5616_CS2 */
.set TLC5616_CS2__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set TLC5616_CS2__0__MASK, 0x04
.set TLC5616_CS2__0__PC, CYREG_PRT12_PC2
.set TLC5616_CS2__0__PORT, 12
.set TLC5616_CS2__0__SHIFT, 2
.set TLC5616_CS2__AG, CYREG_PRT12_AG
.set TLC5616_CS2__BIE, CYREG_PRT12_BIE
.set TLC5616_CS2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set TLC5616_CS2__BYP, CYREG_PRT12_BYP
.set TLC5616_CS2__DM0, CYREG_PRT12_DM0
.set TLC5616_CS2__DM1, CYREG_PRT12_DM1
.set TLC5616_CS2__DM2, CYREG_PRT12_DM2
.set TLC5616_CS2__DR, CYREG_PRT12_DR
.set TLC5616_CS2__INP_DIS, CYREG_PRT12_INP_DIS
.set TLC5616_CS2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set TLC5616_CS2__MASK, 0x04
.set TLC5616_CS2__PORT, 12
.set TLC5616_CS2__PRT, CYREG_PRT12_PRT
.set TLC5616_CS2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set TLC5616_CS2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set TLC5616_CS2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set TLC5616_CS2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set TLC5616_CS2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set TLC5616_CS2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set TLC5616_CS2__PS, CYREG_PRT12_PS
.set TLC5616_CS2__SHIFT, 2
.set TLC5616_CS2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set TLC5616_CS2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set TLC5616_CS2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set TLC5616_CS2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set TLC5616_CS2__SLW, CYREG_PRT12_SLW

/* TLC5616_DAT */
.set TLC5616_DAT__0__INTTYPE, CYREG_PICU5_INTTYPE7
.set TLC5616_DAT__0__MASK, 0x80
.set TLC5616_DAT__0__PC, CYREG_PRT5_PC7
.set TLC5616_DAT__0__PORT, 5
.set TLC5616_DAT__0__SHIFT, 7
.set TLC5616_DAT__AG, CYREG_PRT5_AG
.set TLC5616_DAT__AMUX, CYREG_PRT5_AMUX
.set TLC5616_DAT__BIE, CYREG_PRT5_BIE
.set TLC5616_DAT__BIT_MASK, CYREG_PRT5_BIT_MASK
.set TLC5616_DAT__BYP, CYREG_PRT5_BYP
.set TLC5616_DAT__CTL, CYREG_PRT5_CTL
.set TLC5616_DAT__DM0, CYREG_PRT5_DM0
.set TLC5616_DAT__DM1, CYREG_PRT5_DM1
.set TLC5616_DAT__DM2, CYREG_PRT5_DM2
.set TLC5616_DAT__DR, CYREG_PRT5_DR
.set TLC5616_DAT__INP_DIS, CYREG_PRT5_INP_DIS
.set TLC5616_DAT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set TLC5616_DAT__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set TLC5616_DAT__LCD_EN, CYREG_PRT5_LCD_EN
.set TLC5616_DAT__MASK, 0x80
.set TLC5616_DAT__PORT, 5
.set TLC5616_DAT__PRT, CYREG_PRT5_PRT
.set TLC5616_DAT__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set TLC5616_DAT__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set TLC5616_DAT__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set TLC5616_DAT__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set TLC5616_DAT__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set TLC5616_DAT__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set TLC5616_DAT__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set TLC5616_DAT__PS, CYREG_PRT5_PS
.set TLC5616_DAT__SHIFT, 7
.set TLC5616_DAT__SLW, CYREG_PRT5_SLW

/* Status_Reg_1 */
.set Status_Reg_1_sts_sts_reg__0__MASK, 0x01
.set Status_Reg_1_sts_sts_reg__0__POS, 0
.set Status_Reg_1_sts_sts_reg__1__MASK, 0x02
.set Status_Reg_1_sts_sts_reg__1__POS, 1
.set Status_Reg_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Status_Reg_1_sts_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set Status_Reg_1_sts_sts_reg__2__MASK, 0x04
.set Status_Reg_1_sts_sts_reg__2__POS, 2
.set Status_Reg_1_sts_sts_reg__3__MASK, 0x08
.set Status_Reg_1_sts_sts_reg__3__POS, 3
.set Status_Reg_1_sts_sts_reg__4__MASK, 0x10
.set Status_Reg_1_sts_sts_reg__4__POS, 4
.set Status_Reg_1_sts_sts_reg__5__MASK, 0x20
.set Status_Reg_1_sts_sts_reg__5__POS, 5
.set Status_Reg_1_sts_sts_reg__6__MASK, 0x40
.set Status_Reg_1_sts_sts_reg__6__POS, 6
.set Status_Reg_1_sts_sts_reg__MASK, 0x7F
.set Status_Reg_1_sts_sts_reg__MASK_REG, CYREG_B1_UDB07_MSK
.set Status_Reg_1_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Status_Reg_1_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Status_Reg_1_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Status_Reg_1_sts_sts_reg__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set Status_Reg_1_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set Status_Reg_1_sts_sts_reg__STATUS_REG, CYREG_B1_UDB07_ST

/* Control_Reg_1 */
.set Control_Reg_1_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_1_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_1_Sync_ctrl_reg__1__MASK, 0x02
.set Control_Reg_1_Sync_ctrl_reg__1__POS, 1
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set Control_Reg_1_Sync_ctrl_reg__2__MASK, 0x04
.set Control_Reg_1_Sync_ctrl_reg__2__POS, 2
.set Control_Reg_1_Sync_ctrl_reg__3__MASK, 0x08
.set Control_Reg_1_Sync_ctrl_reg__3__POS, 3
.set Control_Reg_1_Sync_ctrl_reg__4__MASK, 0x10
.set Control_Reg_1_Sync_ctrl_reg__4__POS, 4
.set Control_Reg_1_Sync_ctrl_reg__5__MASK, 0x20
.set Control_Reg_1_Sync_ctrl_reg__5__POS, 5
.set Control_Reg_1_Sync_ctrl_reg__6__MASK, 0x40
.set Control_Reg_1_Sync_ctrl_reg__6__POS, 6
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set Control_Reg_1_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB05_CTL
.set Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set Control_Reg_1_Sync_ctrl_reg__MASK, 0x7F
.set Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Control_Reg_1_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB05_MSK

/* ISR_Stroke_Timer */
.set ISR_Stroke_Timer__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ISR_Stroke_Timer__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ISR_Stroke_Timer__INTC_MASK, 0x01
.set ISR_Stroke_Timer__INTC_NUMBER, 0
.set ISR_Stroke_Timer__INTC_PRIOR_NUM, 7
.set ISR_Stroke_Timer__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ISR_Stroke_Timer__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ISR_Stroke_Timer__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 66000000
.set BCLK__BUS_CLK__KHZ, 66000
.set BCLK__BUS_CLK__MHZ, 66
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E163069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_Disable
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 0
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000003
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 2
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 1
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
