\hypertarget{struct__hw__gpio__pddr_1_1__hw__gpio__pddr__bitfields}{}\section{\+\_\+hw\+\_\+gpio\+\_\+pddr\+:\+:\+\_\+hw\+\_\+gpio\+\_\+pddr\+\_\+bitfields Struct Reference}
\label{struct__hw__gpio__pddr_1_1__hw__gpio__pddr__bitfields}\index{\+\_\+hw\+\_\+gpio\+\_\+pddr\+::\+\_\+hw\+\_\+gpio\+\_\+pddr\+\_\+bitfields@{\+\_\+hw\+\_\+gpio\+\_\+pddr\+::\+\_\+hw\+\_\+gpio\+\_\+pddr\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__gpio__pddr_1_1__hw__gpio__pddr__bitfields_ab2d4ac1477c60f0198f900db69baeb4f}{P\+DD}\+: 32
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+gpio\+\_\+pddr\+::\+\_\+hw\+\_\+gpio\+\_\+pddr\+\_\+bitfields@{\+\_\+hw\+\_\+gpio\+\_\+pddr\+::\+\_\+hw\+\_\+gpio\+\_\+pddr\+\_\+bitfields}!P\+DD@{P\+DD}}
\index{P\+DD@{P\+DD}!\+\_\+hw\+\_\+gpio\+\_\+pddr\+::\+\_\+hw\+\_\+gpio\+\_\+pddr\+\_\+bitfields@{\+\_\+hw\+\_\+gpio\+\_\+pddr\+::\+\_\+hw\+\_\+gpio\+\_\+pddr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{P\+DD}{PDD}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+gpio\+\_\+pddr\+::\+\_\+hw\+\_\+gpio\+\_\+pddr\+\_\+bitfields\+::\+P\+DD}\hypertarget{struct__hw__gpio__pddr_1_1__hw__gpio__pddr__bitfields_ab2d4ac1477c60f0198f900db69baeb4f}{}\label{struct__hw__gpio__pddr_1_1__hw__gpio__pddr__bitfields_ab2d4ac1477c60f0198f900db69baeb4f}
\mbox{[}31\+:0\mbox{]} Port Data Direction 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+gpio.\+h\end{DoxyCompactItemize}
