# ğŸ”„ PDKã®ä¸–ä»£ã¨äº’æ›æ€§  
# ğŸ”„ PDK Generations and Compatibility

---

## ğŸ“˜ æ¦‚è¦ï½œOverview

PDKï¼ˆProcess Design Kitï¼‰ã¯ã€ç‰¹å®šã®åŠå°ä½“ãƒ—ãƒ­ã‚»ã‚¹ã«åˆã‚ã›ãŸè¨­è¨ˆæ”¯æ´ãƒ•ã‚¡ã‚¤ãƒ«ç¾¤ã§ã™ã€‚  
ä¸–ä»£ã‚’ã¾ãŸãäº’æ›æ€§ã‚„ç§»è¡Œæ€§ã€è¨­è¨ˆè³‡ç”£ã®å†åˆ©ç”¨æ€§ã¯ã€**å®Ÿå‹™ã§ã‚‚æ•™è‚²ã§ã‚‚æ¥µã‚ã¦é‡è¦**ãªè¦³ç‚¹ã§ã™ã€‚

PDKs are design-support file packages tailored to specific semiconductor processes.  
Compatibility across generations and reuse of design assets are critical in both **practical design and education**.

---

## ğŸ—ï¸ PDKã®åŸºæœ¬æ§‹æˆã¨ãƒãƒ¼ã‚¸ãƒ§ãƒ³ç®¡ç†ï½œPDK Structure and Versioning

| ğŸ“¦ **é …ç›®ï½œItem** | ğŸ“˜ **å†…å®¹ï½œDescription** |
|------------------|--------------------------|
| ãƒ‡ã‚¶ã‚¤ãƒ³ãƒ«ãƒ¼ãƒ«<br>Design Rules (DRC) | å±¤é–“è·é›¢ãƒ»é…ç·šå¹…ãƒ»ãƒªã‚½åˆ¶é™ãªã©<br>Spacing, width, lithographic rules |
| ãƒ‡ãƒã‚¤ã‚¹ãƒ¢ãƒ‡ãƒ«<br>Device Models | SPICEç”¨ã®MOS/BJTç­‰ã®æŒ¯ã‚‹èˆã„<br>Behavioral models for SPICE simulations |
| ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆæ§‹æˆ<br>Layout Elements | GDSå±¤ãƒ»ãƒã‚¯ãƒ­ã‚»ãƒ«ãƒ»ãƒ€ãƒŸãƒ¼å®šç¾©<br>GDS layers, macros, dummy rules |
| æŠ½å‡ºãƒ«ãƒ¼ãƒ«<br>Extraction Rules (LPE) | RCæŠ½å‡ºç”¨ã®ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ã‚»ãƒƒãƒˆ<br>Parasitic extraction models |
| ã‚·ãƒ³ãƒœãƒ«ï¼å›è·¯å›³<br>Symbols/Schematics | Schematic entryå¯¾å¿œãƒ©ã‚¤ãƒ–ãƒ©ãƒª<br>Libraries for schematic tools |
| ã‚¹ã‚¯ãƒªãƒ—ãƒˆç¾¤<br>Scripts | DRC/LVSå®Ÿè¡Œãƒ»Makefileãƒ»è¨­å®šç­‰<br>Verification scripts and flows |

- **PDKã¯é€šå¸¸ãƒ—ãƒ­ã‚»ã‚¹ã”ã¨ã«å€‹åˆ¥è¨­è¨ˆã•ã‚Œã€EDAãƒ„ãƒ¼ãƒ«ã”ã¨ã«æœ€é©åŒ–**ã•ã‚Œã‚‹  
  *Each PDK is tailored to a specific process and optimized for the EDA toolchain.*
- Sky130ã§ã¯ã€`sky130A`, `sky130B` ãªã©**Gitãƒ™ãƒ¼ã‚¹ã§ãƒãƒ¼ã‚¸ãƒ§ãƒ³ç®¡ç†**ã•ã‚Œã‚‹ä¾‹ãŒã‚ã‚‹  
  *Sky130 demonstrates Git-based versioning with multiple variants.*

---

## ğŸ“ˆ ãƒ—ãƒ­ã‚»ã‚¹ä¸–ä»£ã”ã¨ã®å·®ç•°ï½œPDK Differences Across Generations

| ğŸ§­ **ä¸–ä»£ï½œGeneration** | ğŸ§ª **ä¸»ãªé•ã„ï½œKey Differences** | âš ï¸ **è¨­è¨ˆæ³¨æ„ç‚¹ï½œDesign Considerations** |
|------------------------|------------------------------|------------------------------------------|
| 0.35â€“0.18Âµm | å˜ç´”æ§‹é€ ãƒ»é•·ãƒãƒ£ãƒãƒ«è¨­è¨ˆ<br>Simple, long-channel design | æ‰‹å‹•è¨­è¨ˆä¸­å¿ƒã€PDKã‚‚ç°¡æ˜“<br>Manual layout, simplified PDKs |
| 0.13â€“90nm | é…ç·šRCæ”¯é…ãƒ»å¯„ç”Ÿè€ƒæ…®<br>Interconnect-dominated delay | RCæŠ½å‡ºãŒæ€§èƒ½ã«ç›´çµ<br>Accuracy of extraction is critical |
| 65â€“28nm | æ–¹ä½ãƒ»DFMåˆ¶é™å¼·åŒ–<br>Orientation rules, DFM limits | ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆä¾å­˜åŠ¹æœãŒå¢—å¤§<br>Layout-dependent effects dominate |
| FinFETä¸–ä»£ | éå¹³é¢æ§‹é€ ãƒ»ã‚²ãƒ¼ãƒˆ3DåŒ–<br>Non-planar, 3D gate structures | ãƒ¢ãƒ‡ãƒ«ç²¾åº¦ãƒ»å¯„ç”Ÿå†è©•ä¾¡å¿…é ˆ<br>Modeling and parasitic precision required |

---

## ğŸ”„ äº’æ›æ€§ã¨è¨­è¨ˆè³‡ç”£ã®å†åˆ©ç”¨ï½œCompatibility & Reusability of Design Assets

### âŒ **PDKé–“ã®å®Œå…¨äº’æ›ã¯å›°é›£**  
**Complete compatibility is difficult between PDKs**

- ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆã‚„å›è·¯å›³ã¯**å±¤æ§‹æˆãƒ»ãƒ”ãƒ³é…ç½®ãƒ»å‘½åè¦å‰‡**ã«ä¾å­˜  
  *Layouts and schematics depend heavily on PDK-specific conventions*
- å¯„ç”ŸæŠ½å‡ºãƒ¢ãƒ‡ãƒ«ã‚„ã‚¹ã‚±ãƒ¼ãƒªãƒ³ã‚°ãƒ«ãƒ¼ãƒ«ã‚‚ç•°ãªã‚‹  
  *Parasitic models and scaling behavior vary across generations*

### âœ… **å†åˆ©ç”¨å¯èƒ½ãªè¨­è¨ˆè³‡ç”£**  
**Reusable assets across PDKs**

| å†åˆ©ç”¨å¯¾è±¡ | å†…å®¹ |
|------------|------|
| RTL / Verilog / SystemC | ãƒ—ãƒ­ã‚»ã‚¹éä¾å­˜ãªæ©Ÿèƒ½è¨­è¨ˆã‚³ãƒ¼ãƒ‰ |
| ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒ / ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ç’°å¢ƒ | SPICEãƒ¢ãƒ‡ãƒ«ã‚’å…¥ã‚Œæ›¿ãˆã‚‹ã“ã¨ã§å†åˆ©ç”¨å¯èƒ½ |
| ãƒ•ãƒ­ã‚¢ãƒ—ãƒ©ãƒ³æ¡ˆ / ãƒãƒ¼ãƒŸãƒ³ã‚°ãƒ«ãƒ¼ãƒ« | æŸ”è»Ÿæ€§ãŒé«˜ã„è¨­è¨ˆè³‡ç”£ã¨ã—ã¦æµç”¨å¯èƒ½ |

---

## ğŸ§ª æ•™è‚²ãƒ»ç ”ç©¶ã§ã®å¿œç”¨ï¼šSky130ã®ä¾‹ï½œEducational Use Case: Sky130

- `sky130A` ã¯OSSãƒ™ãƒ¼ã‚¹PDKã®ä»£è¡¨ä¾‹  
  *sky130A is a representative open-source PDK*

| ç‰¹å¾´ | å†…å®¹ |
|------|------|
| ãƒ„ãƒ¼ãƒ«é€£æº | Magic, Xschem, ngspice, OpenROAD ãªã©ã«å¯¾å¿œ |
| å­¦ç¿’ç”¨é€” | åŠå°ä½“æ•™è‚²ãƒ»ç ”ç©¶ã«æœ€é©ã€‚ãƒ—ãƒ­ã‚»ã‚¹ç†è§£ã‚’æ·±ã‚ã‚‹æ•™ææ§‹æˆ |
| æ‹¡å¼µæ€§ | Sky90, Sky65 ãªã©ã®ä¸–ä»£è¿½åŠ ãŒæœŸå¾…ã•ã‚Œã¦ã„ã‚‹ |

---

## ğŸ¯ æ•™æçš„æ„ç¾©ï½œEducational Significance

- **PDKäº’æ›æ€§ã¨è¨­è¨ˆä¾å­˜æ€§**ã‚’ç†è§£ã™ã‚‹ã“ã¨ã§ã€è¨­è¨ˆè³‡ç”£ã®é™ç•Œã¨æ´»ç”¨å¯èƒ½æ€§ã‚’åˆ¤æ–­ã§ãã‚‹  
  *Understanding PDK compatibility clarifies the limits and potential of design reuse.*
- **ãƒ—ãƒ­ã‚»ã‚¹é€²åŒ–ã¨ç‰©ç†åˆ¶ç´„**ã®é–¢ä¿‚ã‚’å¯è¦–åŒ–ã§ãã‚‹  
  *Clarifies the correlation between process scaling and physical constraints.*
- **Sky130ãªã©ã®OSS PDK**ã‚’æ´»ç”¨ã™ã‚‹ã“ã¨ã§ã€æ•™è‚²å®Ÿé¨“ã«ãŠã‘ã‚‹æŸ”è»Ÿæ€§ã‚’ç¢ºä¿ã§ãã‚‹  
  *Open PDKs like Sky130 offer flexibility in hands-on learning environments.*

---

## ğŸ”— é–¢é€£è³‡æ–™ï½œRelated Materials

- [`pdk_structure.md`](./pdk_structure.md)ï¼šPDKã®åŸºæœ¬æ§‹æˆã¨ãƒ•ã‚¡ã‚¤ãƒ«ç¾¤  
  *Structure and components of a PDK*
- [`eda_toolchain.md`](./eda_toolchain.md)ï¼šEDAãƒ„ãƒ¼ãƒ«ã¨ã®æ¥ç¶šæ§‹æˆ  
  *EDA tool integration with PDKs*
- [`rule_check_flow.md`](./rule_check_flow.md)ï¼šè¨­è¨ˆæ¤œè¨¼ãƒ•ãƒ­ãƒ¼ï¼ˆDRC/LVS/ERCï¼‰  
  *Design verification flow*

---

### ğŸ› ï¸ å¿œç”¨ç·¨ ç¬¬6ç« ï¼šPDKã¨EDAç’°å¢ƒï½œPDK and EDA Environment  
[â¡ï¸ ç« ã®è©³ç´°ã¸é€²ã‚€ï½œGo to Chapter](./README.md)

---

Â© 2025 **Shinichi Samizo** / MIT License
