Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Oct 18 22:39:40 2023
| Host         : DESKTOP-NKD83KS running 64-bit major release  (build 9200)
| Command      : report_methodology -file ip_clk_wiz_methodology_drc_routed.rpt -pb ip_clk_wiz_methodology_drc_routed.pb -rpx ip_clk_wiz_methodology_drc_routed.rpx
| Design       : ip_clk_wiz
| Device       : xc7z020clg400-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 2
+--------+----------+--------------------------------------------------------+------------+
| Rule   | Severity | Description                                            | Violations |
+--------+----------+--------------------------------------------------------+------------+
| XDCC-1 | Warning  | Scoped Clock constraint overwritten with the same name | 1          |
| XDCC-7 | Warning  | Scoped Clock constraint overwritten on the same source | 1          |
+--------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 20.000 -name sys_clk [get_ports sys_clk] (Source: F:/FPGA_Project/03_time_four/prj/ip_clk_wiz.srcs/constrs_1/new/ip_clk_wiz.xdc (Line: 3))
Previous: create_clock -period 20.000 [get_ports sys_clk] (Source: f:/FPGA_Project/03_time_four/prj/ip_clk_wiz.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc (Line: 56))
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 20.000 -name sys_clk [get_ports sys_clk] (Source: F:/FPGA_Project/03_time_four/prj/ip_clk_wiz.srcs/constrs_1/new/ip_clk_wiz.xdc (Line: 3))
Previous: create_clock -period 20.000 [get_ports sys_clk] (Source: f:/FPGA_Project/03_time_four/prj/ip_clk_wiz.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc (Line: 56))
Related violations: <none>


