<a href="https://github.com/drshahizan/project-management/stargazers"><img src="https://img.shields.io/github/stars/drshahizan/project-management" alt="Stars Badge"/></a>
<a href="https://github.com/drshahizan/project-management/network/members"><img src="https://img.shields.io/github/forks/drshahizan/project-management" alt="Forks Badge"/></a>
<a href="https://github.com/drshahizan/project-management/pulls"><img src="https://img.shields.io/github/issues-pr/drshahizan/project-management" alt="Pull Requests Badge"/></a>
<a href="https://github.com/drshahizan/project-management"><img src="https://img.shields.io/github/issues/drshahizan/project-management" alt="Issues Badge"/></a>
<a href="https://github.com/drshahizan/project-management/graphs/contributors"><img alt="GitHub contributors" src="https://img.shields.io/github/contributors/drshahizan/project-management?color=2b9348"></a>
![Visitors](https://api.visitorbadge.io/api/visitors?path=https%3A%2F%2Fgithub.com%2Fdrshahizan%2Fproject-management&labelColor=%23d9e3f0&countColor=%23697689&style=flat)

# Slides

| Week   | Topic                                                                                                          |
|:-----:|----------------------------------------------------------------------------------------------------------------|
| 1   | **[Chapter 1: Fundamentals of Quantitative Design and Analysis](https://github.com/drshahizan/computer-system/blob/main/images/week1/Chapter1.pptx)**<br>Classes of Computers, Defining Computer Architecture, Trends in Technology, Trends in Power and Energy in Integrated Circuits, Trends in Cost, Dependability |
| 3   | **Chapter 2: Memory Hierarchy Design**<br>Basics of Memory Hierarchy, Memory Technology and Optimizations, Reducing Power Consumption in SDRAMs |
| 5   | **Chapter 3: Instruction-Level Parallelism and Its Exploitation**<br>Data Dependences, Name Dependences, Data Hazards, Branch-Target Buffers, Integrated Instruction Fetch Units, Speculation Support: Register Renaming Versus Reorder Buffers, The Challenge of More Issues Per Clock |
| 7   | **Chapter 4: Data-Level Parallelism in Vector, SIMD, and GPU Architecture**<br>Vector Architecture, SIMD Instruction Set Extensions for Multimedia, Graphics Processing Units, NVIDIA GPU Computational Structures, NVIDIA GPU Instruction Set Architecture, NVIDIA GPU Memory Structure |
| 9   | **Chapter 5: Thread-Level Parallelism**<br>Multiprocessor Architecture, Centralized Shared Memory Architecture, Performance of Symmetric Shared-Memory Multiprocessors |
| 11  | **Chapter 6: Warehouse-Scale Computers to Exploit Request-Level and Data-Level Parallelism**<br>Warehouse-Scale Computer Programming Models and Workload, Warehouse-Scale Computer Architecture, Warehouse-Scale Computer Memory Hierarchy, Warehouse-Scale Computer Efficiency and Cost, Cloud Computing, Amazon Web Services |
| 13  | **Chapter 7: Domain-Specific Architecture**<br>Google Tensor Processing Unit, An Inference Data Center Accelerator |



## Contribution üõ†Ô∏è
Please create an [Issue](https://github.com/drshahizan/project-management/issues) for any improvements, suggestions or errors in the content.

[![Visitors](https://api.visitorbadge.io/api/visitors?path=https%3A%2F%2Fgithub.com%2Fdrshahizan&labelColor=%23697689&countColor=%23555555&style=plastic)](https://visitorbadge.io/status?path=https%3A%2F%2Fgithub.com%2Fdrshahizan)
![](https://hit.yhype.me/github/profile?user_id=81284918)
