design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/register_file,register_file,RUN_2025.05.25_19.14.43,flow completed,0h1m8s0ms,0h0m49s0ms,82790.62635706434,0.010315177425,41395.31317853217,-1,68.3697,512.79,313,0,0,0,0,0,0,0,0,0,0,0,9171,2744,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,4166730.0,0.0,31.13,29.96,4.53,3.58,0.0,133,216,16,99,0,0,0,197,0,0,1,0,9,0,0,112,82,80,4,259,99,1,178,427,964,7175.632000000001,0.00055,0.000194,3.39e-06,0.000691,0.000251,2.87e-09,0.000792,0.000299,5.43e-09,1.02,10.0,100.0,10,1,50,21.080,21.275,0.3,1,10,0.6,0,sky130_fd_sc_hd,AREA 0
