#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Sep 30 16:00:55 2025
# Process ID: 1472
# Current directory: C:/Users/datda/Downloads/jit_intern/i2c_controller
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11300 C:\Users\datda\Downloads\jit_intern\i2c_controller\i2c_controller.xpr
# Log file: C:/Users/datda/Downloads/jit_intern/i2c_controller/vivado.log
# Journal file: C:/Users/datda/Downloads/jit_intern/i2c_controller\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/App_FPGA/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 835.953 ; gain = 144.926
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.srcs/sources_1/new/temp.v] -no_script -reset -force -quiet
remove_files  C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.srcs/sources_1/new/temp.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.srcs/sim_1/new/temp_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.srcs/sim_1/new/temp_tb.v
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj i2c_master_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.srcs/sources_1/new/i2c_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.srcs/sim_1/new/i2c_master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.sim/sim_1/behav/xsim'
"xelab -wto bd3ea96680974ebf88e6e6598e2bb076 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/App_FPGA/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bd3ea96680974ebf88e6e6598e2bb076 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_master_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_master_tb_behav -key {Behavioral:sim_1:Functional:i2c_master_tb} -tclbatch {i2c_master_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source i2c_master_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'i2c_master_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 895.125 ; gain = 10.918
run 1 s
[97500000 ns] STATE:        S_POWERUP, o_temp_data=0x00
[10097500000 ns] STATE:         S_STARTW, o_temp_data=0x00
[10152500000 ns] STATE:          S_ADDRW, o_temp_data=0x00
[10902500000 ns] STATE:          S_ACKAW, o_temp_data=0x00
[11002500000 ns] STATE:            S_REG, o_temp_data=0x00
[11802500000 ns] STATE:           S_ACKR, o_temp_data=0x00
[11902500000 ns] STATE:         S_RSTART, o_temp_data=0x00
[11952500000 ns] STATE:          S_ADDRR, o_temp_data=0x00
[12702500000 ns] STATE:          S_ACKAR, o_temp_data=0x00
[12802500000 ns] STATE:           S_RMSB, o_temp_data=0x00
[13602500000 ns] STATE:           S_MACK, o_temp_data=0x00
[13702500000 ns] STATE:           S_RLSB, o_temp_data=0x00
[14502500000 ns] STATE:          S_MNACK, o_temp_data=0x00
[14602500000 ns] STATE:           S_STOP, o_temp_data=0x00
[14607500000 ns] STATE:         S_STARTW, o_temp_data=0xff
[14652500000 ns] STATE:          S_ADDRW, o_temp_data=0xff
[15402500000 ns] STATE:          S_ACKAW, o_temp_data=0xff
[15502500000 ns] STATE:            S_REG, o_temp_data=0xff
[16302500000 ns] STATE:           S_ACKR, o_temp_data=0xff
[16402500000 ns] STATE:         S_RSTART, o_temp_data=0xff
[16452500000 ns] STATE:          S_ADDRR, o_temp_data=0xff
[17202500000 ns] STATE:          S_ACKAR, o_temp_data=0xff
[17302500000 ns] STATE:           S_RMSB, o_temp_data=0xff
[18102500000 ns] STATE:           S_MACK, o_temp_data=0xff
[18202500000 ns] STATE:           S_RLSB, o_temp_data=0xff
[19002500000 ns] STATE:          S_MNACK, o_temp_data=0xff
[19102500000 ns] STATE:           S_STOP, o_temp_data=0xff
[19107500000 ns] STATE:         S_STARTW, o_temp_data=0xff
[19152500000 ns] STATE:          S_ADDRW, o_temp_data=0xff
[19902500000 ns] STATE:          S_ACKAW, o_temp_data=0xff
[20002500000 ns] STATE:            S_REG, o_temp_data=0xff
[20802500000 ns] STATE:           S_ACKR, o_temp_data=0xff
[20902500000 ns] STATE:         S_RSTART, o_temp_data=0xff
[20952500000 ns] STATE:          S_ADDRR, o_temp_data=0xff
[21702500000 ns] STATE:          S_ACKAR, o_temp_data=0xff
[21802500000 ns] STATE:           S_RMSB, o_temp_data=0xff
[22602500000 ns] STATE:           S_MACK, o_temp_data=0xff
[22702500000 ns] STATE:           S_RLSB, o_temp_data=0xff
[23502500000 ns] STATE:          S_MNACK, o_temp_data=0xff
[23602500000 ns] STATE:           S_STOP, o_temp_data=0xff
[23607500000 ns] STATE:         S_STARTW, o_temp_data=0xff
[23652500000 ns] STATE:          S_ADDRW, o_temp_data=0xff
[24402500000 ns] STATE:          S_ACKAW, o_temp_data=0xff
[24502500000 ns] STATE:            S_REG, o_temp_data=0xff
[25302500000 ns] STATE:           S_ACKR, o_temp_data=0xff
[25402500000 ns] STATE:         S_RSTART, o_temp_data=0xff
[25452500000 ns] STATE:          S_ADDRR, o_temp_data=0xff
[26202500000 ns] STATE:          S_ACKAR, o_temp_data=0xff
[26302500000 ns] STATE:           S_RMSB, o_temp_data=0xff
[27102500000 ns] STATE:           S_MACK, o_temp_data=0xff
[27202500000 ns] STATE:           S_RLSB, o_temp_data=0xff
[28002500000 ns] STATE:          S_MNACK, o_temp_data=0xff
[28102500000 ns] STATE:           S_STOP, o_temp_data=0xff
[28107500000 ns] STATE:         S_STARTW, o_temp_data=0xff
[28152500000 ns] STATE:          S_ADDRW, o_temp_data=0xff
[28902500000 ns] STATE:          S_ACKAW, o_temp_data=0xff
[29002500000 ns] STATE:            S_REG, o_temp_data=0xff
[29802500000 ns] STATE:           S_ACKR, o_temp_data=0xff
[29902500000 ns] STATE:         S_RSTART, o_temp_data=0xff
[29952500000 ns] STATE:          S_ADDRR, o_temp_data=0xff
[30702500000 ns] STATE:          S_ACKAR, o_temp_data=0xff
[30802500000 ns] STATE:           S_RMSB, o_temp_data=0xff
[31602500000 ns] STATE:           S_MACK, o_temp_data=0xff
[31702500000 ns] STATE:           S_RLSB, o_temp_data=0xff
[32502500000 ns] STATE:          S_MNACK, o_temp_data=0xff
[32602500000 ns] STATE:           S_STOP, o_temp_data=0xff
[32607500000 ns] STATE:         S_STARTW, o_temp_data=0xff
[32652500000 ns] STATE:          S_ADDRW, o_temp_data=0xff
[33402500000 ns] STATE:          S_ACKAW, o_temp_data=0xff
[33502500000 ns] STATE:            S_REG, o_temp_data=0xff
[34302500000 ns] STATE:           S_ACKR, o_temp_data=0xff
[34402500000 ns] STATE:         S_RSTART, o_temp_data=0xff
[34452500000 ns] STATE:          S_ADDRR, o_temp_data=0xff
[35202500000 ns] STATE:          S_ACKAR, o_temp_data=0xff
[35302500000 ns] STATE:           S_RMSB, o_temp_data=0xff
[36102500000 ns] STATE:           S_MACK, o_temp_data=0xff
[36202500000 ns] STATE:           S_RLSB, o_temp_data=0xff
[37002500000 ns] STATE:          S_MNACK, o_temp_data=0xff
[37102500000 ns] STATE:           S_STOP, o_temp_data=0xff
[37107500000 ns] STATE:         S_STARTW, o_temp_data=0xff
[37152500000 ns] STATE:          S_ADDRW, o_temp_data=0xff
[37902500000 ns] STATE:          S_ACKAW, o_temp_data=0xff
[38002500000 ns] STATE:            S_REG, o_temp_data=0xff
[38802500000 ns] STATE:           S_ACKR, o_temp_data=0xff
[38902500000 ns] STATE:         S_RSTART, o_temp_data=0xff
[38952500000 ns] STATE:          S_ADDRR, o_temp_data=0xff
[39702500000 ns] STATE:          S_ACKAR, o_temp_data=0xff
[39802500000 ns] STATE:           S_RMSB, o_temp_data=0xff
Finish at 40000000000 ns
$finish called at time : 40 ms : File "C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.srcs/sim_1/new/i2c_master_tb.v" Line 191
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 30 16:58:30 2025...
