# This is a makefile for creating a project #

# Define variables
CC = gcc # Compiler
CFLAGS = -Wall -g # Compiler flags
LDFLAGS = -lm # Library flags

# Define sources and objects
SRC = main.c source1.c source2.c # Source files
OBJ = $(SRC:.c=.o) # Object files

# Define targets
.PHONY: all clean # "all" and "clean" are phony targets

all: my_program # Default target

# Build target
my_program : $(OBJ) # Target depends on object files
	$(CC) $(CFLAGS) $(LDFLAGS) $^ -o $@ # Compile and link objects to create executable

# Compile sources
%.o : %.c # Rule for compiling source to object
	$(CC) $(CFLAGS) -c $< -o $@ # Uses automatic variables for source and object

# Clean target
clean:
	rm -f $(OBJ) my_program # Remove object files and executable