<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtex7</ProductFamily>
        <Part>xc7v585t-ffg1761-2</Part>
        <TopModelName>fw</TopModelName>
        <TargetClockPeriod>20.00</TargetClockPeriod>
        <ClockUncertainty>5.40</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.756</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>12561</Best-caseLatency>
            <Average-caseLatency>12561</Average-caseLatency>
            <Worst-caseLatency>12561</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.251 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.251 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.251 ms</Worst-caseRealTimeLatency>
            <Interval-min>12562</Interval-min>
            <Interval-max>12562</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>2</BRAM_18K>
            <DSP>0</DSP>
            <FF>970</FF>
            <LUT>1233</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>1590</BRAM_18K>
            <DSP>1260</DSP>
            <FF>728400</FF>
            <LUT>364200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>fw</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>fw</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>fw</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>fw</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>fw</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>fw</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>fw</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_fw_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_14</InstName>
                    <ModuleName>fw_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>14</ID>
                    <BindInstances>indvar_flatten_next_fu_113_p2 indvars_iv_next26_dup39_fu_139_p2 mul_5ns_5ns_8_1_1_U1 conv_s5_27fixp_fu_290_p2 empty_18_fu_189_p2 empty_20_fu_203_p2 indvars_iv_next20_fu_227_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5_fu_20</InstName>
                    <ModuleName>fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>20</ID>
                    <BindInstances>empty_4_fu_158_p2 indvar_flatten_next37_fu_170_p2 indvars_iv_next16_dup42_fu_193_p2 indvars_iv_next11_fu_261_p2 p_mid111_fu_301_p2 empty_10_fu_332_p2 empty_11_fu_343_p2 add61_s12_20fixp_fu_353_p2 path_s12_20fixp_d0 indvars_iv_next_fu_384_p2 indvar_flatten13_op_fu_389_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>path_s12_20fixp_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>fw_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2</Name>
            <Loops>
                <VITIS_LOOP_30_1_VITIS_LOOP_31_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>6.756</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>268</Best-caseLatency>
                    <Average-caseLatency>268</Average-caseLatency>
                    <Worst-caseLatency>268</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.360 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.360 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.360 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>268</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_30_1_VITIS_LOOP_31_2>
                        <Name>VITIS_LOOP_30_1_VITIS_LOOP_31_2</Name>
                        <Slack>14.60</Slack>
                        <TripCount>256</TripCount>
                        <Latency>266</Latency>
                        <AbsoluteTimeLatency>5.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_30_1_VITIS_LOOP_31_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1260</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>801</FF>
                    <AVAIL_FF>728400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>701</LUT>
                    <AVAIL_LUT>364200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1590</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_31_2" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next_fu_113_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_31_2" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next26_dup39_fu_139_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next26_dup39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_31_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_5ns_8_1_1_U1" SOURCE="" URAM="0" VARIABLE="empty_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_31_2" OPTYPE="add" PRAGMA="" RTLNAME="conv_s5_27fixp_fu_290_p2" SOURCE="" URAM="0" VARIABLE="conv_s5_27fixp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_31_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_18_fu_189_p2" SOURCE="" URAM="0" VARIABLE="empty_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_31_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_20_fu_203_p2" SOURCE="" URAM="0" VARIABLE="empty_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_31_2" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next20_fu_227_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next20"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5</Name>
            <Loops>
                <VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>6.661</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12290</Best-caseLatency>
                    <Average-caseLatency>12290</Average-caseLatency>
                    <Worst-caseLatency>12290</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12290</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5>
                        <Name>VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5</Name>
                        <Slack>14.60</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>12288</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>163</FF>
                    <AVAIL_FF>728400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>450</LUT>
                    <AVAIL_LUT>364200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1590</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1260</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_4_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next37_fu_170_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next16_dup42_fu_193_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next16_dup42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next11_fu_261_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5" OPTYPE="add" PRAGMA="" RTLNAME="p_mid111_fu_301_p2" SOURCE="" URAM="0" VARIABLE="p_mid111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_10_fu_332_p2" SOURCE="" URAM="0" VARIABLE="empty_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_11_fu_343_p2" SOURCE="" URAM="0" VARIABLE="empty_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5" OPTYPE="add" PRAGMA="" RTLNAME="add61_s12_20fixp_fu_353_p2" SOURCE="" URAM="0" VARIABLE="add61_s12_20fixp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5" OPTYPE="add" PRAGMA="" RTLNAME="path_s12_20fixp_d0" SOURCE="" URAM="0" VARIABLE="add73_s12_20fixp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next_fu_384_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten13_op_fu_389_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten13_op"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fw</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>6.756</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12561</Best-caseLatency>
                    <Average-caseLatency>12561</Average-caseLatency>
                    <Worst-caseLatency>12561</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.251 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.251 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.251 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12562</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>1590</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1260</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>970</FF>
                    <AVAIL_FF>728400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1233</LUT>
                    <AVAIL_LUT>364200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="path_s12_20fixp_U" SOURCE="" URAM="0" VARIABLE="path_s12_20fixp"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0"/>
    </ReportSWInterface>
    <PragmaReport/>
</profile>

