Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Jun 22 03:53:54 2018
| Host         : DESKTOP-C7OAI1J running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    24 |
| Unused register locations in slices containing registers |    87 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             194 |          103 |
| No           | No                    | Yes                    |             407 |          158 |
| No           | Yes                   | No                     |              17 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             189 |           67 |
| Yes          | Yes                   | No                     |              66 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------+-----------------------------------------------------------+-------------------------------+------------------+----------------+
|         Clock Signal         |                       Enable Signal                       |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+------------------------------+-----------------------------------------------------------+-------------------------------+------------------+----------------+
|  KeyboardCtrl_0/b_undo_reg_1 |                                                           |                               |                1 |              1 |
|  KeyboardCtrl_0/w_undo_reg   |                                                           |                               |                1 |              1 |
|  place/late_next_reg_i_2_n_1 |                                                           |                               |                1 |              1 |
|  lopt_1                      |                                                           | rst_IBUF                      |                2 |              2 |
|  clk_IBUF_BUFG               | KeyboardCtrl_0/inst/inst/Ps2Interface_i/bits_count        | rst_IBUF                      |                2 |              4 |
|  clk_IBUF_BUFG               | KeyboardCtrl_0/E[0]                                       | rst_IBUF                      |                2 |              4 |
|  clk_IBUF_BUFG               | pos/position_y[3]_i_1_n_1                                 | rst_IBUF                      |                3 |              4 |
|  clk_wiz_0_inst/CLK          |                                                           | rst_IBUF                      |                3 |              6 |
|  clk_wiz_0_inst/CLK          | b_player/min[5]_i_1_n_1                                   | rst_IBUF                      |                3 |              6 |
|  clk_wiz_0_inst/sec_reg[0]   |                                                           | rst_IBUF                      |                3 |              6 |
|  clk_wiz_0_inst/sec_reg[0]   | w_player/min[5]_i_1__0_n_1                                | rst_IBUF                      |                3 |              6 |
|  clk_IBUF_BUFG               |                                                           |                               |                4 |              6 |
|  clk_IBUF_BUFG               | KeyboardCtrl_0/inst/inst/Ps2Interface_i/rx_valid          | rst_IBUF                      |                3 |              8 |
|  clk_IBUF_BUFG               | KeyboardCtrl_0/inst/inst/Ps2Interface_i/rx_finish         | rst_IBUF                      |                1 |              8 |
|  clk_IBUF_BUFG               | KeyboardCtrl_0/key[9]_i_1_n_1                             | rst_IBUF                      |                5 |             10 |
|  lopt_1                      | vga_inst/line_cnt                                         | vga_inst/line_cnt[9]_i_1_n_1  |                4 |             10 |
|  clk_IBUF_BUFG               | KeyboardCtrl_0/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0 | rst_IBUF                      |                6 |             11 |
|  lopt_1                      |                                                           | vga_inst/pixel_cnt[9]_i_1_n_1 |                7 |             15 |
|  lopt_1                      |                                                           |                               |               10 |             22 |
|  clk_IBUF_BUFG               | place/p_4_in                                              | clk_wiz_0_inst/b_clk0         |                7 |             28 |
|  clk_IBUF_BUFG               | place/w_cnt_reg[0]                                        | clk_wiz_0_inst/w_clk0         |                7 |             28 |
|  clk_IBUF_BUFG               | KeyboardCtrl_0/op/E[0]                                    | rst_IBUF                      |               39 |            128 |
|  n_0_5908_BUFG               |                                                           |                               |               86 |            163 |
|  clk_IBUF_BUFG               |                                                           | rst_IBUF                      |              152 |            395 |
+------------------------------+-----------------------------------------------------------+-------------------------------+------------------+----------------+


