# Reading D:/quartus18.1/modelsim_ase/tcl/vsim/pref.tcl
# do FX_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/quartus18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/fp_sub {C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/fp_sub/fp_subtractor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:50 on Mar 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/fp_sub" C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/fp_sub/fp_subtractor.v 
# -- Compiling module fp_subtractor_altbarrel_shift_ltd
# -- Compiling module fp_subtractor_altbarrel_shift_aeb
# -- Compiling module fp_subtractor_altpriority_encoder_3e8
# -- Compiling module fp_subtractor_altpriority_encoder_6e8
# -- Compiling module fp_subtractor_altpriority_encoder_be8
# -- Compiling module fp_subtractor_altpriority_encoder_3v7
# -- Compiling module fp_subtractor_altpriority_encoder_6v7
# -- Compiling module fp_subtractor_altpriority_encoder_bv7
# -- Compiling module fp_subtractor_altpriority_encoder_r08
# -- Compiling module fp_subtractor_altpriority_encoder_rf8
# -- Compiling module fp_subtractor_altpriority_encoder_qb6
# -- Compiling module fp_subtractor_altpriority_encoder_nh8
# -- Compiling module fp_subtractor_altpriority_encoder_qh8
# -- Compiling module fp_subtractor_altpriority_encoder_vh8
# -- Compiling module fp_subtractor_altpriority_encoder_fj8
# -- Compiling module fp_subtractor_altpriority_encoder_n28
# -- Compiling module fp_subtractor_altpriority_encoder_q28
# -- Compiling module fp_subtractor_altpriority_encoder_v28
# -- Compiling module fp_subtractor_altpriority_encoder_f48
# -- Compiling module fp_subtractor_altpriority_encoder_e48
# -- Compiling module fp_subtractor_altfp_add_sub_61k
# -- Compiling module fp_subtractor
# 
# Top level modules:
# 	fp_subtractor
# End time: 00:27:50 on Mar 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/fp_mul {C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/fp_mul/fp_multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:50 on Mar 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/fp_mul" C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/fp_mul/fp_multiplier.v 
# -- Compiling module fp_multiplier_altfp_mult_tmo
# -- Compiling module fp_multiplier
# 
# Top level modules:
# 	fp_multiplier
# End time: 00:27:50 on Mar 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/fp_add {C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/fp_add/fp_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:50 on Mar 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/fp_add" C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/fp_add/fp_adder.v 
# -- Compiling module fp_adder_altbarrel_shift_ltd
# -- Compiling module fp_adder_altbarrel_shift_aeb
# -- Compiling module fp_adder_altpriority_encoder_3e8
# -- Compiling module fp_adder_altpriority_encoder_6e8
# -- Compiling module fp_adder_altpriority_encoder_be8
# -- Compiling module fp_adder_altpriority_encoder_3v7
# -- Compiling module fp_adder_altpriority_encoder_6v7
# -- Compiling module fp_adder_altpriority_encoder_bv7
# -- Compiling module fp_adder_altpriority_encoder_r08
# -- Compiling module fp_adder_altpriority_encoder_rf8
# -- Compiling module fp_adder_altpriority_encoder_qb6
# -- Compiling module fp_adder_altpriority_encoder_nh8
# -- Compiling module fp_adder_altpriority_encoder_qh8
# -- Compiling module fp_adder_altpriority_encoder_vh8
# -- Compiling module fp_adder_altpriority_encoder_fj8
# -- Compiling module fp_adder_altpriority_encoder_n28
# -- Compiling module fp_adder_altpriority_encoder_q28
# -- Compiling module fp_adder_altpriority_encoder_v28
# -- Compiling module fp_adder_altpriority_encoder_f48
# -- Compiling module fp_adder_altpriority_encoder_e48
# -- Compiling module fp_adder_altfp_add_sub_50k
# -- Compiling module fp_adder
# 
# Top level modules:
# 	fp_adder
# End time: 00:27:50 on Mar 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/CORDIC {C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/CORDIC/CORDIC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:50 on Mar 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/CORDIC" C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/CORDIC/CORDIC.v 
# -- Compiling module CORDIC
# 
# Top level modules:
# 	CORDIC
# End time: 00:27:50 on Mar 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/FX {C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/FX/FX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:50 on Mar 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/FX" C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/FX/FX.v 
# -- Compiling module FX
# 
# Top level modules:
# 	FX
# End time: 00:27:50 on Mar 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/db {C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/db/mult_6ct.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:51 on Mar 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/db" C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/db/mult_6ct.v 
# -- Compiling module mult_6ct
# 
# Top level modules:
# 	mult_6ct
# End time: 00:27:51 on Mar 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP {C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:51 on Mar 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP" C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 00:27:51 on Mar 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 00:27:51 on Mar 14,2024
# Loading work.tb
# Loading work.FX
# Loading work.fp_multiplier
# Loading work.fp_multiplier_altfp_mult_tmo
# Loading lpm_ver.lpm_add_sub
# Loading lpm_ver.lpm_mult
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.fp_adder
# Loading work.fp_adder_altfp_add_sub_50k
# Loading work.fp_adder_altbarrel_shift_ltd
# Loading work.fp_adder_altbarrel_shift_aeb
# Loading work.fp_adder_altpriority_encoder_qb6
# Loading work.fp_adder_altpriority_encoder_r08
# Loading work.fp_adder_altpriority_encoder_be8
# Loading work.fp_adder_altpriority_encoder_6e8
# Loading work.fp_adder_altpriority_encoder_3e8
# Loading work.fp_adder_altpriority_encoder_bv7
# Loading work.fp_adder_altpriority_encoder_6v7
# Loading work.fp_adder_altpriority_encoder_3v7
# Loading work.fp_adder_altpriority_encoder_rf8
# Loading work.fp_adder_altpriority_encoder_e48
# Loading work.fp_adder_altpriority_encoder_fj8
# Loading work.fp_adder_altpriority_encoder_vh8
# Loading work.fp_adder_altpriority_encoder_qh8
# Loading work.fp_adder_altpriority_encoder_nh8
# Loading work.fp_adder_altpriority_encoder_f48
# Loading work.fp_adder_altpriority_encoder_v28
# Loading work.fp_adder_altpriority_encoder_q28
# Loading work.fp_adder_altpriority_encoder_n28
# Loading lpm_ver.lpm_compare
# Loading work.fp_subtractor
# Loading work.fp_subtractor_altfp_add_sub_61k
# Loading work.fp_subtractor_altbarrel_shift_ltd
# Loading work.fp_subtractor_altbarrel_shift_aeb
# Loading work.fp_subtractor_altpriority_encoder_qb6
# Loading work.fp_subtractor_altpriority_encoder_r08
# Loading work.fp_subtractor_altpriority_encoder_be8
# Loading work.fp_subtractor_altpriority_encoder_6e8
# Loading work.fp_subtractor_altpriority_encoder_3e8
# Loading work.fp_subtractor_altpriority_encoder_bv7
# Loading work.fp_subtractor_altpriority_encoder_6v7
# Loading work.fp_subtractor_altpriority_encoder_3v7
# Loading work.fp_subtractor_altpriority_encoder_rf8
# Loading work.fp_subtractor_altpriority_encoder_e48
# Loading work.fp_subtractor_altpriority_encoder_fj8
# Loading work.fp_subtractor_altpriority_encoder_vh8
# Loading work.fp_subtractor_altpriority_encoder_qh8
# Loading work.fp_subtractor_altpriority_encoder_nh8
# Loading work.fp_subtractor_altpriority_encoder_f48
# Loading work.fp_subtractor_altpriority_encoder_v28
# Loading work.fp_subtractor_altpriority_encoder_q28
# Loading work.fp_subtractor_altpriority_encoder_n28
# Loading work.CORDIC
# ** Warning: (vsim-3017) C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/FX/FX.v(118): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb/unit/cordic File: C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/CORDIC/CORDIC.v
# ** Warning: (vsim-3722) C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/FX/FX.v(118): [TFMPC] - Missing connection for port 'fixedpoint_in'.
# ** Warning: (vsim-3722) C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/FX/FX.v(118): [TFMPC] - Missing connection for port 'fixedpoint_out'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 << Starting Simulation >> 
#                 1030<< Simulation Complete >>
# ** Note: $stop    : C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/tb.v(92)
#    Time: 1030 ns  Iteration: 0  Instance: /tb
# Break in Module tb at C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/tb.v line 92
# End time: 00:28:33 on Mar 14,2024, Elapsed time: 0:00:42
# Errors: 0, Warnings: 3
