---
layout: page
title: 2.5 More Verilog Features 更多 Verilog 特性
permalink: /VerilogLanguage/More
nav_order: 5
description: "2.5 More Verilog Features 更多 Verilog 特性"
parent: 2 Verilog Language



---

# Verilog Language: More Verilog Features 更多 Verilog 特性

- [Conditional ternary operator](https://hdlbits.01xz.net/wiki/conditional) **条件三元操作符**
- [Reduction operators](https://hdlbits.01xz.net/wiki/reduction) **缩减操作符**
- [Reduction: Even wider gates](https://hdlbits.01xz.net/wiki/gates100) **缩减：更宽的门**
- [Combinational for-loop: Vector reversal 2](https://hdlbits.01xz.net/wiki/vector100r) **组合 for 循环：向量翻转 2**
- [Combinational for-loop: 255-bit population count](https://hdlbits.01xz.net/wiki/popcount255) **组合 for 循环：255 位人口计数**
- [Generate for-loop: 100-bit binary adder 2](https://hdlbits.01xz.net/wiki/adder100i) **生成 for 循环：100 位二进制加法器 2**
- [Generate for-loop: 100-digit BCD adder](https://hdlbits.01xz.net/wiki/bcdadd100) **生成 for 循环：100 位 BCD 加法器**