INFO: [VRFC 10-2263] Analyzing Verilog file "/var/home/david/vivado/ece_351_final/ECE351 Final Proj.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/var/home/david/vivado/ece_351_final/ECE351 Final Proj.srcs/sources_1/new/animations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module animations
INFO: [VRFC 10-311] analyzing module bin_converter
INFO: [VRFC 10-311] analyzing module second_clk
INFO: [VRFC 10-311] analyzing module eight_bit_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/var/home/david/vivado/ece_351_final/ECE351 Final Proj.srcs/sim_1/imports/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'blk_mem_gen_0' [/var/home/david/vivado/ece_351_final/ECE351 Final Proj.srcs/sim_1/imports/sim/blk_mem_gen_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "/var/home/david/vivado/ece_351_final/ECE351 Final Proj.srcs/sources_1/new/dependencies.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module angle_decoder
INFO: [VRFC 10-311] analyzing module sw_to_angle
INFO: [VRFC 10-2263] Analyzing Verilog file "/var/home/david/vivado/ece_351_final/ECE351 Final Proj.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module animations_tb
