// Seed: 1810327803
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input supply0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input uwire id_5,
    output wor id_6
);
  wire id_8;
  wire id_9;
  ;
  wire  id_10;
  logic id_11;
endmodule
module module_1 #(
    parameter id_6 = 32'd13
) (
    output uwire id_0,
    output uwire id_1,
    input  wire  id_2,
    input  uwire id_3,
    output tri0  id_4,
    input  tri1  id_5,
    input  tri0  _id_6
);
  logic id_8 = -1;
  parameter id_9 = 1;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_5,
      id_3,
      id_3,
      id_1
  );
  logic id_10[-1 'b0 >  1 : 1];
  logic id_11;
  logic [-1 : (  id_6  )] id_12;
endmodule
