Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May 22 11:39:49 2019
| Host         : DESKTOP-45TA9LH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stop_watch_core_control_sets_placed.rpt
| Design       : stop_watch_core
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            3 |
|      8 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              35 |            8 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               8 |            4 |
| Yes          | Yes                   | No                     |              18 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------+------------------------------------------------------------+------------------+----------------+
|    Clock Signal   | Enable Signal |                      Set/Reset Signal                      | Slice Load Count | Bel Load Count |
+-------------------+---------------+------------------------------------------------------------+------------------+----------------+
|  U1/inst/clk_out1 | CE0           | U4/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count__0 |                2 |              6 |
|  U1/inst/clk_out1 | CE00_out      | U3/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count__0 |                2 |              6 |
|  U1/inst/clk_out1 | CE01_out      | U2/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count__0 |                2 |              6 |
|  U1/inst/clk_out1 | R1/an_n_0     | reset_IBUF                                                 |                4 |              8 |
|  U1/inst/clk_out1 |               | reset_IBUF                                                 |                8 |             35 |
+-------------------+---------------+------------------------------------------------------------+------------------+----------------+


