						 /*--------------------------------------------------------------------------
SC92F7490_C.H

C Header file for SC92F7490 microcontroller.
Copyright (c) 2018 Shenzhen SinOne Chip Electronic CO., Ltd.
All rights reserved.
Ԫ΢޹˾
汾:  V1.0    
:  2018.07.25
--------------------------------------------------------------------------*/
#ifndef _SC92F7490_H_
#define _SC92F7490_H_

/* ------------------- ֽڼĴ-------------------- */
///*CPU*/
sfr   ACC	  = 0xE0;		  //ۼ
sfr   B	      = 0xF0;		  //ͨüĴB		
sfr   PSW	  = 0xD0;		  //״̬		
sfr   DPH	  = 0x83;	      //ָ8λ		
sfr   DPL	  = 0x82;		  //ָ8λ		
sfr   SP	  = 0x81;		  //ջָ			

/*system*/
sfr   PCON	  = 0x87;	  	  //ԴƼĴ

/*interrupt*/
sfr   IP1     = 0XB9;     //жȼƼĴ1
sfr   IP      = 0xB8;	  //жȨƼĴ
sfr   IE      = 0xA8;	  //жϿƼĴ
sfr   IE1     = 0XA9;     //жϿƼĴ1

/*PORT*/

sfr   P2PH    = 0xA2;	  //P2ģʽƼĴ0		
sfr	  P2CON   = 0xA1;	  //P2ģʽƼĴ1		
sfr   P2	  = 0xA0;	  //P2ݼĴ
sfr   P1PH    = 0x92;	  //P1ģʽƼĴ0		
sfr	  P1CON   = 0x91;	  //P1ģʽƼĴ1	
sfr   P1	  = 0x90;	  //P1ݼĴ
sfr	  P0PH    = 0x9B;	  //P0ģʽƼĴ1		
sfr	  P0CON   = 0x9A;	  //P0ģʽƼĴ1		
sfr   P0	  = 0x80;	  //P0ݼĴ
sfr   IOHCON  = 0x97;	  //IOHüĴ

/*TIMER*/
sfr   TMCON   = 0x8E;	  //ʱƵʿƼĴ
sfr   TH1	  = 0x8D;	  //ʱ18λ
sfr   TH0	  = 0x8C;	  //ʱ08λ
sfr   TL1	  = 0x8B;	  //ʱ18λ
sfr   TL0	  = 0x8A;	  //ʱ08λ
sfr   TMOD    = 0x89;	  //ʱģʽĴ
sfr   TCON    = 0x88;     //ʱƼĴ
sfr   T2CON   = 0XC8;     //ʱ2ƼĴ
sfr   T2MOD   = 0XC9; 	  //ʱ2ģʽĴ
sfr   RCAP2L  = 0XCA;     //ʱ2/׽8λ
sfr   RCAP2H  = 0XCB;     //ʱ2/׽8λ
sfr   TL2     = 0XCC;     //ʱ28λ
sfr   TH2     = 0XCD;     //ʱ28λ


/*ADC*/
sfr	  ADCCFG0 = 0xAB;	  //ADCüĴ0
sfr	  ADCCFG1 = 0xAC;	  //ADCüĴ1
sfr   ADCCON  = 0XAD;     //ADCƼĴ
sfr   ADCVL	  = 0xAE;	  //ADC Ĵ
sfr   ADCVH	  = 0xAF;	  //ADC Ĵ

///*WatchDog*/
sfr	  BTMCON  = 0XCE;     //ƵʱƼĴ
sfr   WDTCON  = 0xCF;	  //WDTƼĴ

/*LCD*/
sfr   OTCON   = 0X8F;	  //LCDѹƼĴ
sfr   P0VO    = 0X9C;     //P0 LCD Bais Ĵ

/*INT*/
sfr   INT0F   = 0XBA; 	  //INT0 ½жϿƼĴ
sfr   INT0R   = 0XBB; 	  //INT0 ϽжϿƼĴ
sfr   INT2F   = 0XC6; 	  //INT2 ½жϿƼĴ
sfr   INT2R   = 0XC7; 	  //INT2 ϽжϿƼĴ

/*IAP */
sfr	  IAPCTL  = 0xF6;	  //IAPƼĴ
sfr	  IAPDAT  = 0xF5;	  //IAPݼĴ
sfr   IAPADE  = 0xF4;     //IAPչַĴ
sfr	  IAPADH  = 0xF3;	  //IAPдַλĴ
sfr	  IAPADL  = 0xF2;	  //IAPдַ8λĴ
sfr	  IAPKEY  = 0xF1;	  //IAPĴ

/*SSI*/
sfr   SS0CON0 = 0XA5;  	  //SSI0ƼĴ2
sfr   SS0CON1 = 0XA6;  	  //SSI0ƼĴ1
sfr   SS0CON2 = 0XA4;  	  //SSI0ƼĴ0
sfr   SS0DAT  = 0XA7;  	  //SSI0ݼĴ

sfr   SS1CON2 = 0X95;  	  //SSI1ƼĴ2
sfr   SS1CON0 = 0X9D;  	  //SSI1ƼĴ0
sfr   SS1CON1 = 0X9E;  	  //SSI1ƼĴ1
sfr   SS1DAT  = 0X9F;  	  //SSI1ݼĴ

/*CHKSUM*/
sfr   OPERCON = 0xEF;     //ƼĴ
sfr   CHKSUML = 0xFC;     //CHKSUMĴλ
sfr   CHKSUMH = 0XFD;     //CHKSUMĴλ

/*option*/
sfr   OPINX   = 0XFE;     //Optionָ
sfr   OPREG   = 0XFF;     //OptionĴ

sfr   P5PH    = 0xDA;	 	
sfr	  P5CON   = 0xD9;	  	
sfr   P5	  = 0xD8;	  
///* ------------------- λĴ-------------------- */

/*PSW*/
sbit  CY	  = PSW^7;	  //־λ		0:ӷλ޽λ߼λ޽λʱ		1:ӷλнλ߼λнλʱ
sbit  AC	  = PSW^6;	  //λ־λ	0:޽λλ		1:ӷʱbit3λнλbit3λнλʱ
sbit  F0	  = PSW^5;	  //û־λ
sbit  RS1	  = PSW^4;	  //Ĵѡλ
sbit  RS0	  = PSW^3;	  //Ĵѡλ
sbit  OV	  = PSW^2;	  //־λ
sbit  F1	  = PSW^1;	  //F1־
sbit  P	      = PSW^0;	  //ż־λ	0:ACC1ĸΪż0		1:ACC1ĸΪ

/*T2CON*/
sbit  TF2	  = T2CON^7;
sbit  EXF2	  = T2CON^6;
sbit  RCLK	  = T2CON^5;
sbit  TCLK	  = T2CON^4;
sbit  EXEN2   = T2CON^3;
sbit  TR2	  = T2CON^2;
sbit  T2      = T2CON^1;
sbit  CP	  = T2CON^0;


/*IP*/
sbit  IPADC	  = IP^6;	  //ADCжȿλ      0:趨 ADCжȨ ͡		1:趨 ADCжȨ ߡ
sbit  IPT2	  = IP^5;	  //Timer2жȿλ   0:趨 Timer2жȨ ͡		1:趨Timer2жȨ ߡ
sbit  IPSSI0  = IP^4;	  //SSI0жȿλ	   0:趨SSI0жȨ ͡		1:趨SSI0жȨ ߡ
sbit  IPT1	  = IP^3;	  //Timer1жȿλ   0:趨 Timer 1жȨ ͡	1:趨 Timer 1жȨ ߡ
sbit  IPT0	  = IP^1;	  //Timer0жȿλ   0:趨 Timer 0жȨ ͡	1:趨 Timer 0жȨ ߡ
sbit  IPINT0  = IP^0;     //INT0жȿλ	   0:趨INT0жȨ ͡		    1:趨INT0жȨ ߡ

/*IE*/
sbit  EA	  = IE^7;	  //жʹܵܿ	0:رеж	1:еж
sbit  EADC    = IE^6;	  //ADCжʹܿ	    0:رADCж		1:ADCж
sbit  ET2     = IE^5;	  //Timer2жʹܿ	0:رTimer2ж    1:Timer2ж
sbit  ESSI0   = IE^4;	  //SSI0жʹܿ	0:رSSI0ж		1:SSI0ж
sbit  ET1     = IE^3;	  //Timer1жʹܿ	0:رTIMER1ж	1:TIMER1ж
sbit  ET0	  = IE^1;	  //Timer0жʹܿ	0:رTIMER0ж	1:TIMER0ж
sbit  EINT0   = IE^0;	  //INT0жʹܿ	0:رINT0ж      1:INT0ж

/*TCON*/
sbit  TF1	  = TCON^7;	  //T1ж־λ	T1жʱӲTF1Ϊ1жϣCPUӦʱӲ塰0
sbit  TR1	  = TCON^6;	  //ʱT1пλ	0:Timer1ֹ		1:Timer1ʼ
sbit  TF0	  = TCON^5;	  //T0ж־λ	T0жʱӲTF0Ϊ1жϣCPUӦʱӲ塰0
sbit  TR0	  = TCON^4;	  //ʱT0пλ	0:Timer0ֹ		1:Timer0ʼ

/******************* P0 ******************/
sbit  P05 = P0^5;

/******************* P1 ******************/
sbit  P13 = P1^3;
sbit  P12 = P1^2;
sbit  P11 = P1^1;

/******************* P2 ******************/
sbit  P21 = P2^1;
sbit  P20 = P2^0;

/****************************************************************************
*ע⣺ʼIOںºꡣ
*****************************************************************************/
#define  SC92F7490_NIO_Init()   {P0CON|=0xDF;P1CON|=0xF1;P2CON|=0xFC;P5CON|=0x03;} 

#endif