// Seed: 4040114842
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = id_3 ? 1 !== id_1 : id_3 ? 1'b0 : 1'b0;
endmodule
module module_1 (
    input tri0 id_0,
    output uwire id_1,
    input tri id_2,
    output wor id_3,
    output supply0 id_4,
    input supply0 id_5,
    input supply0 id_6,
    input supply1 id_7,
    input wor id_8,
    input wor id_9,
    output supply1 id_10,
    input tri1 id_11,
    input wire id_12,
    input wor id_13,
    input wire id_14,
    input uwire id_15,
    input tri id_16,
    output tri0 id_17,
    output tri0 id_18,
    input uwire id_19,
    input wire id_20,
    output uwire id_21,
    input uwire id_22,
    input wor id_23,
    input supply0 id_24,
    output supply0 id_25
    , id_27
);
  assign id_3 = 1 ? 1 : (1'd0);
  wire id_28;
  xnor (
      id_25,
      id_8,
      id_12,
      id_23,
      id_14,
      id_0,
      id_15,
      id_22,
      id_13,
      id_9,
      id_27,
      id_28,
      id_24,
      id_11,
      id_20,
      id_6,
      id_5,
      id_19,
      id_7,
      id_2
  );
  module_0(
      id_28, id_28, id_27
  );
  assign id_10 = 1;
  wire id_29;
  wire id_30;
endmodule
