{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1456259277953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1456259277962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 23 21:27:57 2016 " "Processing started: Tue Feb 23 21:27:57 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1456259277962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1456259277962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1456259277962 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1456259278514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myspi.sv 1 1 " "Found 1 design units, including 1 entities, in source file myspi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySPI " "Found entity 1: MySPI" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/MySPI.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456259290395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456259290395 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DE0_NANO.sv(315) " "Verilog HDL information at DE0_NANO.sv(315): always construct contains both blocking and non-blocking assignments" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 315 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1456259290399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano.sv 4 4 " "Found 4 design units, including 4 entities, in source file de0_nano.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO " "Found entity 1: DE0_NANO" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456259290400 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456259290400 ""} { "Info" "ISGN_ENTITY_NAME" "3 counter20Clk " "Found entity 3: counter20Clk" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456259290400 ""} { "Info" "ISGN_ENTITY_NAME" "4 GlitchHandler " "Found entity 4: GlitchHandler" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456259290400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456259290400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocktest.v 1 1 " "Found 1 design units, including 1 entities, in source file clocktest.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockTest " "Found entity 1: ClockTest" {  } { { "ClockTest.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/ClockTest.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456259290403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456259290403 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO " "Elaborating entity \"DE0_NANO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1456259290463 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE0_NANO.sv(189) " "Verilog HDL assignment warning at DE0_NANO.sv(189): truncated value with size 32 to match size of target (16)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456259290467 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE0_NANO.sv(190) " "Verilog HDL assignment warning at DE0_NANO.sv(190): truncated value with size 32 to match size of target (16)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456259290467 "|DE0_NANO"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "GPIO_1\[32\] GPIO_2\[9\] DE0_NANO.sv(19) " "Bidirectional port \"GPIO_2\[9\]\" at DE0_NANO.sv(19) has a one-way connection to bidirectional port \"GPIO_1\[32\]\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456259290478 "|DE0_NANO"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "GPIO_1\[31\] GPIO_2\[8\] DE0_NANO.sv(19) " "Bidirectional port \"GPIO_2\[8\]\" at DE0_NANO.sv(19) has a one-way connection to bidirectional port \"GPIO_1\[31\]\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456259290478 "|DE0_NANO"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "GPIO_1\[30\] GPIO_2\[6\] DE0_NANO.sv(19) " "Bidirectional port \"GPIO_2\[6\]\" at DE0_NANO.sv(19) has a one-way connection to bidirectional port \"GPIO_1\[30\]\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456259290478 "|DE0_NANO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:CompteurTourelle " "Elaborating entity \"counter\" for hierarchy \"counter:CompteurTourelle\"" {  } { { "DE0_NANO.sv" "CompteurTourelle" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290502 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE0_NANO.sv(262) " "Verilog HDL assignment warning at DE0_NANO.sv(262): truncated value with size 32 to match size of target (16)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456259290503 "|DE0_NANO|counter:CompteurTourelle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GlitchHandler GlitchHandler:GlitchSignLaser " "Elaborating entity \"GlitchHandler\" for hierarchy \"GlitchHandler:GlitchSignLaser\"" {  } { { "DE0_NANO.sv" "GlitchSignLaser" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290509 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Send DE0_NANO.sv(315) " "Verilog HDL Always Construct warning at DE0_NANO.sv(315): inferring latch(es) for variable \"Send\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 315 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1456259290510 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resetCount DE0_NANO.sv(315) " "Verilog HDL Always Construct warning at DE0_NANO.sv(315): inferring latch(es) for variable \"resetCount\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 315 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1456259290510 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DebutReception DE0_NANO.sv(340) " "Verilog HDL Always Construct warning at DE0_NANO.sv(340): inferring latch(es) for variable \"DebutReception\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1456259290511 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Buffer DE0_NANO.sv(340) " "Verilog HDL Always Construct warning at DE0_NANO.sv(340): inferring latch(es) for variable \"Buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1456259290511 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FinReception DE0_NANO.sv(340) " "Verilog HDL Always Construct warning at DE0_NANO.sv(340): inferring latch(es) for variable \"FinReception\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1456259290511 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FinReception\[0\] DE0_NANO.sv(340) " "Inferred latch for \"FinReception\[0\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290512 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FinReception\[1\] DE0_NANO.sv(340) " "Inferred latch for \"FinReception\[1\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290512 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FinReception\[2\] DE0_NANO.sv(340) " "Inferred latch for \"FinReception\[2\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290512 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FinReception\[3\] DE0_NANO.sv(340) " "Inferred latch for \"FinReception\[3\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290512 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FinReception\[4\] DE0_NANO.sv(340) " "Inferred latch for \"FinReception\[4\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290512 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FinReception\[5\] DE0_NANO.sv(340) " "Inferred latch for \"FinReception\[5\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290512 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FinReception\[6\] DE0_NANO.sv(340) " "Inferred latch for \"FinReception\[6\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290513 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FinReception\[7\] DE0_NANO.sv(340) " "Inferred latch for \"FinReception\[7\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290513 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FinReception\[8\] DE0_NANO.sv(340) " "Inferred latch for \"FinReception\[8\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290513 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FinReception\[9\] DE0_NANO.sv(340) " "Inferred latch for \"FinReception\[9\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290513 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FinReception\[10\] DE0_NANO.sv(340) " "Inferred latch for \"FinReception\[10\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290513 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FinReception\[11\] DE0_NANO.sv(340) " "Inferred latch for \"FinReception\[11\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290513 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FinReception\[12\] DE0_NANO.sv(340) " "Inferred latch for \"FinReception\[12\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290513 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FinReception\[13\] DE0_NANO.sv(340) " "Inferred latch for \"FinReception\[13\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290513 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FinReception\[14\] DE0_NANO.sv(340) " "Inferred latch for \"FinReception\[14\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290513 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FinReception\[15\] DE0_NANO.sv(340) " "Inferred latch for \"FinReception\[15\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290514 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer\[0\] DE0_NANO.sv(340) " "Inferred latch for \"Buffer\[0\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290514 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer\[1\] DE0_NANO.sv(340) " "Inferred latch for \"Buffer\[1\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290514 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer\[2\] DE0_NANO.sv(340) " "Inferred latch for \"Buffer\[2\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290514 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer\[3\] DE0_NANO.sv(340) " "Inferred latch for \"Buffer\[3\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290514 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer\[4\] DE0_NANO.sv(340) " "Inferred latch for \"Buffer\[4\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290514 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer\[5\] DE0_NANO.sv(340) " "Inferred latch for \"Buffer\[5\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290514 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer\[6\] DE0_NANO.sv(340) " "Inferred latch for \"Buffer\[6\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290514 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer\[7\] DE0_NANO.sv(340) " "Inferred latch for \"Buffer\[7\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290514 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer\[8\] DE0_NANO.sv(340) " "Inferred latch for \"Buffer\[8\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290514 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer\[9\] DE0_NANO.sv(340) " "Inferred latch for \"Buffer\[9\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290515 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer\[10\] DE0_NANO.sv(340) " "Inferred latch for \"Buffer\[10\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290515 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer\[11\] DE0_NANO.sv(340) " "Inferred latch for \"Buffer\[11\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290515 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer\[12\] DE0_NANO.sv(340) " "Inferred latch for \"Buffer\[12\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290515 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer\[13\] DE0_NANO.sv(340) " "Inferred latch for \"Buffer\[13\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290515 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer\[14\] DE0_NANO.sv(340) " "Inferred latch for \"Buffer\[14\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290515 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer\[15\] DE0_NANO.sv(340) " "Inferred latch for \"Buffer\[15\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290515 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebutReception\[0\] DE0_NANO.sv(340) " "Inferred latch for \"DebutReception\[0\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290515 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebutReception\[1\] DE0_NANO.sv(340) " "Inferred latch for \"DebutReception\[1\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290515 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebutReception\[2\] DE0_NANO.sv(340) " "Inferred latch for \"DebutReception\[2\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290515 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebutReception\[3\] DE0_NANO.sv(340) " "Inferred latch for \"DebutReception\[3\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290515 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebutReception\[4\] DE0_NANO.sv(340) " "Inferred latch for \"DebutReception\[4\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290516 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebutReception\[5\] DE0_NANO.sv(340) " "Inferred latch for \"DebutReception\[5\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290516 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebutReception\[6\] DE0_NANO.sv(340) " "Inferred latch for \"DebutReception\[6\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290516 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebutReception\[7\] DE0_NANO.sv(340) " "Inferred latch for \"DebutReception\[7\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290516 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebutReception\[8\] DE0_NANO.sv(340) " "Inferred latch for \"DebutReception\[8\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290516 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebutReception\[9\] DE0_NANO.sv(340) " "Inferred latch for \"DebutReception\[9\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290516 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebutReception\[10\] DE0_NANO.sv(340) " "Inferred latch for \"DebutReception\[10\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290516 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebutReception\[11\] DE0_NANO.sv(340) " "Inferred latch for \"DebutReception\[11\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290516 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebutReception\[12\] DE0_NANO.sv(340) " "Inferred latch for \"DebutReception\[12\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290516 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebutReception\[13\] DE0_NANO.sv(340) " "Inferred latch for \"DebutReception\[13\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290516 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebutReception\[14\] DE0_NANO.sv(340) " "Inferred latch for \"DebutReception\[14\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290517 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebutReception\[15\] DE0_NANO.sv(340) " "Inferred latch for \"DebutReception\[15\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290517 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetCount DE0_NANO.sv(315) " "Inferred latch for \"resetCount\" at DE0_NANO.sv(315)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290517 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Send DE0_NANO.sv(315) " "Inferred latch for \"Send\" at DE0_NANO.sv(315)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456259290517 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter20Clk GlitchHandler:GlitchSignLaser\|counter20Clk:Compteur " "Elaborating entity \"counter20Clk\" for hierarchy \"GlitchHandler:GlitchSignLaser\|counter20Clk:Compteur\"" {  } { { "DE0_NANO.sv" "Compteur" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:CompteurTemps " "Elaborating entity \"counter\" for hierarchy \"counter:CompteurTemps\"" {  } { { "DE0_NANO.sv" "CompteurTemps" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockTest ClockTest:ClockTest_inst " "Elaborating entity \"ClockTest\" for hierarchy \"ClockTest:ClockTest_inst\"" {  } { { "DE0_NANO.sv" "ClockTest_inst" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ClockTest:ClockTest_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ClockTest:ClockTest_inst\|altpll:altpll_component\"" {  } { { "ClockTest.v" "altpll_component" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/ClockTest.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290603 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ClockTest:ClockTest_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"ClockTest:ClockTest_inst\|altpll:altpll_component\"" {  } { { "ClockTest.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/ClockTest.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456259290620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ClockTest:ClockTest_inst\|altpll:altpll_component " "Instantiated megafunction \"ClockTest:ClockTest_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10000 " "Parameter \"clk0_divide_by\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ClockTest " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ClockTest\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290626 ""}  } { { "ClockTest.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/ClockTest.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1456259290626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clocktest_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clocktest_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockTest_altpll " "Found entity 1: ClockTest_altpll" {  } { { "db/clocktest_altpll.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/db/clocktest_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456259290688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456259290688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockTest_altpll ClockTest:ClockTest_inst\|altpll:altpll_component\|ClockTest_altpll:auto_generated " "Elaborating entity \"ClockTest_altpll\" for hierarchy \"ClockTest:ClockTest_inst\|altpll:altpll_component\|ClockTest_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/15.0/qartussetupweb/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySPI MySPI:MySPI_instance " "Elaborating entity \"MySPI\" for hierarchy \"MySPI:MySPI_instance\"" {  } { { "DE0_NANO.sv" "MySPI_instance" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456259290698 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MySPI.sv(113) " "Verilog HDL assignment warning at MySPI.sv(113): truncated value with size 32 to match size of target (4)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/MySPI.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456259290701 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(120) " "Verilog HDL assignment warning at MySPI.sv(120): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/MySPI.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456259290701 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(121) " "Verilog HDL assignment warning at MySPI.sv(121): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/MySPI.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456259290701 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(122) " "Verilog HDL assignment warning at MySPI.sv(122): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/MySPI.sv" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456259290701 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(123) " "Verilog HDL assignment warning at MySPI.sv(123): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/MySPI.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456259290701 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(124) " "Verilog HDL assignment warning at MySPI.sv(124): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/MySPI.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456259290702 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(125) " "Verilog HDL assignment warning at MySPI.sv(125): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/MySPI.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456259290702 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(126) " "Verilog HDL assignment warning at MySPI.sv(126): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/MySPI.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456259290702 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(127) " "Verilog HDL assignment warning at MySPI.sv(127): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/MySPI.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456259290702 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(128) " "Verilog HDL assignment warning at MySPI.sv(128): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/MySPI.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456259290702 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(129) " "Verilog HDL assignment warning at MySPI.sv(129): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/MySPI.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456259290702 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(130) " "Verilog HDL assignment warning at MySPI.sv(130): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/MySPI.sv" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456259290702 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(131) " "Verilog HDL assignment warning at MySPI.sv(131): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/MySPI.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456259290702 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(132) " "Verilog HDL assignment warning at MySPI.sv(132): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/MySPI.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456259290702 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(133) " "Verilog HDL assignment warning at MySPI.sv(133): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/MySPI.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456259290703 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(134) " "Verilog HDL assignment warning at MySPI.sv(134): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/MySPI.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456259290703 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(135) " "Verilog HDL assignment warning at MySPI.sv(135): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/MySPI.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456259290703 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(136) " "Verilog HDL assignment warning at MySPI.sv(136): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/MySPI.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456259290703 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(137) " "Verilog HDL assignment warning at MySPI.sv(137): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/MySPI.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456259290703 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(138) " "Verilog HDL assignment warning at MySPI.sv(138): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/MySPI.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456259290703 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(139) " "Verilog HDL assignment warning at MySPI.sv(139): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/MySPI.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456259290703 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(140) " "Verilog HDL assignment warning at MySPI.sv(140): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/MySPI.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456259290703 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(141) " "Verilog HDL assignment warning at MySPI.sv(141): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/MySPI.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456259290703 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(142) " "Verilog HDL assignment warning at MySPI.sv(142): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/MySPI.sv" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456259290703 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_glo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_glo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_glo " "Found entity 1: sld_ela_trigger_glo" {  } { { "db/sld_ela_trigger_glo.tdf" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/db/sld_ela_trigger_glo.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456259291955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456259291955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_de0_nano_auto_signaltap_0_1_12d.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_de0_nano_auto_signaltap_0_1_12d.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_DE0_NANO_auto_signaltap_0_1_12d " "Found entity 1: sld_reserved_DE0_NANO_auto_signaltap_0_1_12d" {  } { { "db/sld_reserved_de0_nano_auto_signaltap_0_1_12d.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/db/sld_reserved_de0_nano_auto_signaltap_0_1_12d.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456259292029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456259292029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8124 " "Found entity 1: altsyncram_8124" {  } { { "db/altsyncram_8124.tdf" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/db/altsyncram_8124.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456259292707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456259292707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vsc " "Found entity 1: mux_vsc" {  } { { "db/mux_vsc.tdf" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/db/mux_vsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456259292904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456259292904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456259293012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456259293012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/db/cntr_fgi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456259293157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456259293157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o9j " "Found entity 1: cntr_o9j" {  } { { "db/cntr_o9j.tdf" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/db/cntr_o9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456259293250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456259293250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/db/cntr_igi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456259293362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456259293362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456259293430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456259293430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456259293517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456259293517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456259293579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456259293579 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456259293831 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1456259293871 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.02.23.21:28:19 Progress: Loading sld7325694e/alt_sld_fab_wrapper_hw.tcl " "2016.02.23.21:28:19 Progress: Loading sld7325694e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1456259299397 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1456259302241 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1456259302490 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1456259304280 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1456259304297 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1456259304315 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1456259304358 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1456259304366 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1456259304367 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1456259305058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7325694e/alt_sld_fab.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/db/ip/sld7325694e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456259305206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456259305206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456259305237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456259305237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456259305240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456259305240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456259305249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456259305249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456259305284 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456259305284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456259305284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456259305298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456259305298 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ClockTest:ClockTest_inst\|altpll:altpll_component\|ClockTest_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"ClockTest:ClockTest_inst\|altpll:altpll_component\|ClockTest_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/clocktest_altpll.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/db/clocktest_altpll.v" 93 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/15.0/qartussetupweb/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "ClockTest.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/ClockTest.v" 104 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 230 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456259305904 "|DE0_NANO|ClockTest:ClockTest_inst|altpll:altpll_component|ClockTest_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1456259305904 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1456259305904 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1456259306953 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "bidirectional pin \"GPIO_2\[0\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "bidirectional pin \"GPIO_2\[2\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "bidirectional pin \"GPIO_2\[3\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "bidirectional pin \"GPIO_2\[6\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "bidirectional pin \"GPIO_2\[8\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "bidirectional pin \"GPIO_2\[9\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "bidirectional pin \"GPIO_2\[10\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "bidirectional pin \"GPIO_2\[11\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "bidirectional pin \"GPIO_2\[12\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456259307091 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 -1 1456259307091 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_2\[4\] VCC pin " "The pin \"GPIO_2\[4\]\" is fed by VCC" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1456259307094 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_2\[5\] VCC pin " "The pin \"GPIO_2\[5\]\" is fed by VCC" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1456259307094 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[0\] GND pin " "The pin \"GPIO_1\[0\]\" is fed by GND" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1456259307094 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[33\] GND pin " "The pin \"GPIO_1\[33\]\" is fed by GND" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1456259307094 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1456259307094 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 129 -1 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 275 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1456259307104 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1456259307104 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_2\[7\]~synth " "Node \"GPIO_2\[7\]~synth\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456259307264 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Quartus II" 0 -1 1456259307264 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_2\[4\]~synth " "Node \"GPIO_2\[4\]~synth\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456259307264 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_2\[5\]~synth " "Node \"GPIO_2\[5\]~synth\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456259307264 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PIC32_C1TX~synth " "Node \"PIC32_C1TX~synth\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456259307264 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PIC32_SCL3A~synth " "Node \"PIC32_SCL3A~synth\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456259307264 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PIC32_SDA3A~synth " "Node \"PIC32_SDA3A~synth\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456259307264 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1456259307264 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456259307391 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LED\[3\] GPIO_1\[1\] " "Output pin \"LED\[3\]\" driven by bidirectional pin \"GPIO_1\[1\]\" cannot be tri-stated" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 13 -1 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1456259307551 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LED\[2\] GPIO_1\[2\] " "Output pin \"LED\[2\]\" driven by bidirectional pin \"GPIO_1\[2\]\" cannot be tri-stated" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 13 -1 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1456259307551 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LED\[1\] GPIO_1\[3\] " "Output pin \"LED\[1\]\" driven by bidirectional pin \"GPIO_1\[3\]\" cannot be tri-stated" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 13 -1 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1456259307551 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LED\[0\] GPIO_1\[4\] " "Output pin \"LED\[0\]\" driven by bidirectional pin \"GPIO_1\[4\]\" cannot be tri-stated" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 13 -1 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1456259307551 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LED\[5\] GPIO_1\[5\] " "Output pin \"LED\[5\]\" driven by bidirectional pin \"GPIO_1\[5\]\" cannot be tri-stated" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 13 -1 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1456259307551 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LED\[4\] GPIO_1\[6\] " "Output pin \"LED\[4\]\" driven by bidirectional pin \"GPIO_1\[6\]\" cannot be tri-stated" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 13 -1 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1456259307551 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LED\[6\] GPIO_1\[17\] " "Output pin \"LED\[6\]\" driven by bidirectional pin \"GPIO_1\[17\]\" cannot be tri-stated" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 13 -1 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1456259307551 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LED\[7\] GPIO_1\[18\] " "Output pin \"LED\[7\]\" driven by bidirectional pin \"GPIO_1\[18\]\" cannot be tri-stated" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 13 -1 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1456259307551 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1456259308057 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.map.smsg " "Generated suppressed messages file C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1456259308254 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 65 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 65 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1456259308755 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1456259308802 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456259308802 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456259309087 "|DE0_NANO|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456259309087 "|DE0_NANO|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456259309087 "|DE0_NANO|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[0\] " "No output dependent on input pin \"GPIO_0_IN\[0\]\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456259309087 "|DE0_NANO|GPIO_0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[1\] " "No output dependent on input pin \"GPIO_0_IN\[1\]\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456259309087 "|DE0_NANO|GPIO_0_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[0\] " "No output dependent on input pin \"GPIO_1_IN\[0\]\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456259309087 "|DE0_NANO|GPIO_1_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[1\] " "No output dependent on input pin \"GPIO_1_IN\[1\]\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456259309087 "|DE0_NANO|GPIO_1_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1456259309087 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1665 " "Implemented 1665 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1456259309090 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1456259309090 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "81 " "Implemented 81 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1456259309090 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1541 " "Implemented 1541 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1456259309090 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1456259309090 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1456259309090 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 141 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 141 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "751 " "Peak virtual memory: 751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1456259309168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 23 21:28:29 2016 " "Processing ended: Tue Feb 23 21:28:29 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1456259309168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1456259309168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1456259309168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1456259309168 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1456259311885 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1456259311895 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 23 21:28:31 2016 " "Processing started: Tue Feb 23 21:28:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1456259311895 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1456259311895 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1456259311895 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1456259312072 ""}
{ "Info" "0" "" "Project  = DE0_NANO" {  } {  } 0 0 "Project  = DE0_NANO" 0 0 "Fitter" 0 0 1456259312073 ""}
{ "Info" "0" "" "Revision = DE0_NANO" {  } {  } 0 0 "Revision = DE0_NANO" 0 0 "Fitter" 0 0 1456259312073 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1456259312252 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_NANO EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DE0_NANO\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1456259312274 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1456259312344 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1456259312345 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1456259312563 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1456259312570 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1456259312745 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1456259312745 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1456259312745 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1456259312745 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1456259312753 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1456259312753 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1456259312753 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1456259312753 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1456259312756 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1456259312836 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "49 " "TimeQuest Timing Analyzer is analyzing 49 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1456259314109 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1456259314113 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1456259314113 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1456259314113 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1456259314113 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_NANO.SDC " "Reading SDC File: 'DE0_NANO.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1456259314128 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1456259314130 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[5\] " "Node: GPIO_1\[5\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:CompteurTourelle\|count\[10\] GPIO_1\[5\] " "Register counter:CompteurTourelle\|count\[10\] is being clocked by GPIO_1\[5\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1456259314138 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1456259314138 "|DE0_NANO|GPIO_1[5]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[1\] " "Node: GPIO_1\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:CompteurTesting\|count\[0\] GPIO_1\[1\] " "Register counter:CompteurTesting\|count\[0\] is being clocked by GPIO_1\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1456259314138 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1456259314138 "|DE0_NANO|GPIO_1[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[17\] " "Node: GPIO_1\[17\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NoSign GPIO_1\[17\] " "Register NoSign is being clocked by GPIO_1\[17\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1456259314139 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1456259314139 "|DE0_NANO|GPIO_1[17]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[18\] " "Node: GPIO_1\[18\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TempSign GPIO_1\[18\] " "Register TempSign is being clocked by GPIO_1\[18\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1456259314139 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1456259314139 "|DE0_NANO|GPIO_1[18]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GlitchHandler:GlitchSignLaser\|counter20Clk:Compteur\|flag " "Node: GlitchHandler:GlitchSignLaser\|counter20Clk:Compteur\|flag was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch GlitchHandler:GlitchSignLaser\|FinReception\[1\] GlitchHandler:GlitchSignLaser\|counter20Clk:Compteur\|flag " "Latch GlitchHandler:GlitchSignLaser\|FinReception\[1\] is being clocked by GlitchHandler:GlitchSignLaser\|counter20Clk:Compteur\|flag" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1456259314139 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1456259314139 "|DE0_NANO|GlitchHandler:GlitchSignLaser|counter20Clk:Compteur|flag"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[3\] " "Node: GPIO_1\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:ComptCodRight\|count\[0\] GPIO_1\[3\] " "Register counter:ComptCodRight\|count\[0\] is being clocked by GPIO_1\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1456259314140 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1456259314140 "|DE0_NANO|GPIO_1[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[4\] " "Node: GPIO_1\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:ComptCodRightB\|count\[0\] GPIO_1\[4\] " "Register counter:ComptCodRightB\|count\[0\] is being clocked by GPIO_1\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1456259314140 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1456259314140 "|DE0_NANO|GPIO_1[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[2\] " "Node: GPIO_1\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:ComptCodLeftB\|count\[0\] GPIO_1\[2\] " "Register counter:ComptCodLeftB\|count\[0\] is being clocked by GPIO_1\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1456259314140 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1456259314140 "|DE0_NANO|GPIO_1[2]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1456259314157 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1456259314160 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1456259314161 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1456259314161 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1456259314161 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1456259314161 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1456259314161 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1456259314344 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GlitchHandler:GlitchSignLaser\|state.Glitch " "Destination node GlitchHandler:GlitchSignLaser\|state.Glitch" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 307 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 491 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1456259314344 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GlitchHandler:GlitchSignLaser\|state.Wait " "Destination node GlitchHandler:GlitchSignLaser\|state.Wait" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 307 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 495 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1456259314344 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GlitchHandler:GlitchSignLaser\|state.Reception " "Destination node GlitchHandler:GlitchSignLaser\|state.Reception" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 307 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 492 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1456259314344 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1456259314344 ""}  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 3968 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1456259314344 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPIO_1\[1\]~input (placed in PIN T15 (DIFFIO_B23n, DQS0B/CQ1B,CDPCLK3)) " "Automatically promoted node GPIO_1\[1\]~input (placed in PIN T15 (DIFFIO_B23n, DQS0B/CQ1B,CDPCLK3))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1456259314345 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED\[3\]~output " "Destination node LED\[3\]~output" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 3875 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1456259314345 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1456259314345 ""}  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 3955 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1456259314345 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1456259314345 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 1537 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1456259314345 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GlitchHandler:GlitchSignLaser\|always2~0  " "Automatically promoted node GlitchHandler:GlitchSignLaser\|always2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1456259314345 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 1085 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1456259314345 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GlitchHandler:GlitchSignLaser\|always2~1  " "Automatically promoted node GlitchHandler:GlitchSignLaser\|always2~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1456259314345 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GlitchHandler:GlitchSignLaser\|state~5 " "Destination node GlitchHandler:GlitchSignLaser\|state~5" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 307 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 1255 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1456259314345 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1456259314345 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 1086 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1456259314345 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GlitchHandler:GlitchSignLaser\|Buffer\[0\]~0  " "Automatically promoted node GlitchHandler:GlitchSignLaser\|Buffer\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1456259314346 ""}  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 340 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 1256 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1456259314346 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY\[1\]~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node KEY\[1\]~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1456259314346 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Status\[1\] " "Destination node Status\[1\]" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 94 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 705 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1456259314346 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1456259314346 ""}  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 3969 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1456259314346 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1456259314346 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/15.0/qartussetupweb/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 3253 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1456259314346 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/15.0/qartussetupweb/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 2106 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1456259314346 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1456259314346 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/15.0/qartussetupweb/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 852 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 2558 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1456259314346 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GlitchHandler:GlitchSignLaser\|resetCount  " "Automatically promoted node GlitchHandler:GlitchSignLaser\|resetCount " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1456259314346 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GlitchHandler:GlitchSignLaser\|resetCount " "Destination node GlitchHandler:GlitchSignLaser\|resetCount" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 304 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 494 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1456259314346 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1456259314346 ""}  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 304 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 494 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1456259314346 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1456259315047 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1456259315052 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1456259315053 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1456259315059 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1456259315069 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1456259315079 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1456259315079 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1456259315084 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1456259315179 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1456259315185 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1456259315185 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SADDR " "Node \"ADC_SADDR\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SADDR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDAT " "Node \"ADC_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_ASDO " "Node \"EPCS_ASDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_ASDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DATA0 " "Node \"EPCS_DATA0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DCLK " "Node \"EPCS_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_NCSO " "Node \"EPCS_NCSO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_NCSO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_CS_N " "Node \"G_SENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_INT " "Node \"G_SENSOR_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1456259315450 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1456259315450 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456259315453 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1456259315460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1456259316718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456259317118 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1456259317157 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1456259317806 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456259317806 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1456259318537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1456259320423 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1456259320423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456259321098 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1456259321100 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1456259321100 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1456259321100 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.89 " "Total time spent on timing analysis during the Fitter is 0.89 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1456259321164 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1456259321258 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1456259321704 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1456259321782 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1456259322477 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456259323410 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1456259323931 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "95 Cyclone IV E " "95 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[0\] 3.3-V LVTTL E15 " "Pin GPIO_2_IN\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[0] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 75 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[1\] 3.3-V LVTTL E16 " "Pin GPIO_2_IN\[1\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[1] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 76 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[2\] 3.3-V LVTTL M16 " "Pin GPIO_2_IN\[2\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[2] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 77 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[0\] 3.3-V LVTTL A8 " "Pin GPIO_0_IN\[0\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0_IN[0] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[0\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 112 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[1\] 3.3-V LVTTL B8 " "Pin GPIO_0_IN\[1\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0_IN[1] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[1\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 113 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_IN\[0\] 3.3-V LVTTL T9 " "Pin GPIO_1_IN\[0\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1_IN[0] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[0\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 143 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_IN\[1\] 3.3-V LVTTL R9 " "Pin GPIO_1_IN\[1\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1_IN[1] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[1\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 144 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[11\] 3.3-V LVTTL G16 " "Pin GPIO_2\[11\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 73 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[12\] 3.3-V LVTTL G15 " "Pin GPIO_2\[12\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 74 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[0\] 3.3-V LVTTL D3 " "Pin GPIO_0\[0\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 78 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[1\] 3.3-V LVTTL C3 " "Pin GPIO_0\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 79 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[2\] 3.3-V LVTTL A2 " "Pin GPIO_0\[2\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 80 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[3\] 3.3-V LVTTL A3 " "Pin GPIO_0\[3\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 81 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[4\] 3.3-V LVTTL B3 " "Pin GPIO_0\[4\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 82 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[5\] 3.3-V LVTTL B4 " "Pin GPIO_0\[5\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 83 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[6\] 3.3-V LVTTL A4 " "Pin GPIO_0\[6\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 84 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[7\] 3.3-V LVTTL B5 " "Pin GPIO_0\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 85 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[8\] 3.3-V LVTTL A5 " "Pin GPIO_0\[8\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 86 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[9\] 3.3-V LVTTL D5 " "Pin GPIO_0\[9\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 87 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[10\] 3.3-V LVTTL B6 " "Pin GPIO_0\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 88 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[11\] 3.3-V LVTTL A6 " "Pin GPIO_0\[11\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 89 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[12\] 3.3-V LVTTL B7 " "Pin GPIO_0\[12\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 90 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[13\] 3.3-V LVTTL D6 " "Pin GPIO_0\[13\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 91 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[14\] 3.3-V LVTTL A7 " "Pin GPIO_0\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 92 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[15\] 3.3-V LVTTL C6 " "Pin GPIO_0\[15\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 93 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[16\] 3.3-V LVTTL C8 " "Pin GPIO_0\[16\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 94 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[17\] 3.3-V LVTTL E6 " "Pin GPIO_0\[17\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 95 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[18\] 3.3-V LVTTL E7 " "Pin GPIO_0\[18\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 96 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[19\] 3.3-V LVTTL D8 " "Pin GPIO_0\[19\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 97 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[20\] 3.3-V LVTTL E8 " "Pin GPIO_0\[20\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 98 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[21\] 3.3-V LVTTL F8 " "Pin GPIO_0\[21\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 99 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[22\] 3.3-V LVTTL F9 " "Pin GPIO_0\[22\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 100 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[23\] 3.3-V LVTTL E9 " "Pin GPIO_0\[23\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 101 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[24\] 3.3-V LVTTL C9 " "Pin GPIO_0\[24\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 102 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[25\] 3.3-V LVTTL D9 " "Pin GPIO_0\[25\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 103 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[26\] 3.3-V LVTTL E11 " "Pin GPIO_0\[26\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 104 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[27\] 3.3-V LVTTL E10 " "Pin GPIO_0\[27\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 105 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[28\] 3.3-V LVTTL C11 " "Pin GPIO_0\[28\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 106 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[29\] 3.3-V LVTTL B11 " "Pin GPIO_0\[29\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 107 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[30\] 3.3-V LVTTL A12 " "Pin GPIO_0\[30\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 108 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[31\] 3.3-V LVTTL D11 " "Pin GPIO_0\[31\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 109 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[32\] 3.3-V LVTTL D12 " "Pin GPIO_0\[32\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 110 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[33\] 3.3-V LVTTL B12 " "Pin GPIO_0\[33\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 111 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[7\] 3.3-V LVTTL T11 " "Pin GPIO_1\[7\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 120 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[8\] 3.3-V LVTTL T10 " "Pin GPIO_1\[8\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 121 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[9\] 3.3-V LVTTL R11 " "Pin GPIO_1\[9\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 122 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[10\] 3.3-V LVTTL P11 " "Pin GPIO_1\[10\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 123 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[11\] 3.3-V LVTTL R10 " "Pin GPIO_1\[11\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 124 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[12\] 3.3-V LVTTL N12 " "Pin GPIO_1\[12\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 125 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[13\] 3.3-V LVTTL P9 " "Pin GPIO_1\[13\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 126 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[14\] 3.3-V LVTTL N9 " "Pin GPIO_1\[14\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 127 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[15\] 3.3-V LVTTL N11 " "Pin GPIO_1\[15\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 128 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[16\] 3.3-V LVTTL L16 " "Pin GPIO_1\[16\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 129 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[19\] 3.3-V LVTTL L15 " "Pin GPIO_1\[19\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 132 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[20\] 3.3-V LVTTL P15 " "Pin GPIO_1\[20\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 133 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[21\] 3.3-V LVTTL P16 " "Pin GPIO_1\[21\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 134 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[22\] 3.3-V LVTTL R14 " "Pin GPIO_1\[22\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 135 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[23\] 3.3-V LVTTL N16 " "Pin GPIO_1\[23\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 136 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[24\] 3.3-V LVTTL N15 " "Pin GPIO_1\[24\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 137 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[25\] 3.3-V LVTTL P14 " "Pin GPIO_1\[25\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 138 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[26\] 3.3-V LVTTL L14 " "Pin GPIO_1\[26\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 139 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[27\] 3.3-V LVTTL N14 " "Pin GPIO_1\[27\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 140 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[28\] 3.3-V LVTTL M10 " "Pin GPIO_1\[28\] uses I/O standard 3.3-V LVTTL at M10" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 141 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[0\] 3.3-V LVTTL A14 " "Pin GPIO_2\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 66 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[1\] 3.3-V LVTTL B16 " "Pin GPIO_2\[1\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 51 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[2\] 3.3-V LVTTL C14 " "Pin GPIO_2\[2\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 67 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[3\] 3.3-V LVTTL C16 " "Pin GPIO_2\[3\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 68 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[4\] 3.3-V LVTTL C15 " "Pin GPIO_2\[4\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 27 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[5\] 3.3-V LVTTL D16 " "Pin GPIO_2\[5\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 28 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[6\] 3.3-V LVTTL D15 " "Pin GPIO_2\[6\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 69 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[7\] 3.3-V LVTTL D14 " "Pin GPIO_2\[7\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 50 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[8\] 3.3-V LVTTL F15 " "Pin GPIO_2\[8\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 70 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[9\] 3.3-V LVTTL F16 " "Pin GPIO_2\[9\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 71 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[10\] 3.3-V LVTTL F14 " "Pin GPIO_2\[10\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 72 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[0\] 3.3-V LVTTL F13 " "Pin GPIO_1\[0\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 29 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[1\] 3.3-V LVTTL T15 " "Pin GPIO_1\[1\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 114 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[2\] 3.3-V LVTTL T14 " "Pin GPIO_1\[2\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 115 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[3\] 3.3-V LVTTL T13 " "Pin GPIO_1\[3\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 116 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[4\] 3.3-V LVTTL R13 " "Pin GPIO_1\[4\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 117 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[5\] 3.3-V LVTTL T12 " "Pin GPIO_1\[5\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 118 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[6\] 3.3-V LVTTL R12 " "Pin GPIO_1\[6\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 119 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[17\] 3.3-V LVTTL K16 " "Pin GPIO_1\[17\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 130 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[18\] 3.3-V LVTTL R16 " "Pin GPIO_1\[18\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 131 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[29\] 3.3-V LVTTL L13 " "Pin GPIO_1\[29\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 142 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[30\] 3.3-V LVTTL J16 " "Pin GPIO_1\[30\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 31 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[31\] 3.3-V LVTTL K15 " "Pin GPIO_1\[31\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 32 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[32\] 3.3-V LVTTL J13 " "Pin GPIO_1\[32\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 33 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[33\] 3.3-V LVTTL J14 " "Pin GPIO_1\[33\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 30 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 145 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 61 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 65 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 64 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 63 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 62 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 60 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1456259323988 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1456259323988 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "80 " "Following 80 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[11\] a permanently disabled " "Pin GPIO_2\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 73 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[12\] a permanently disabled " "Pin GPIO_2\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 74 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 78 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 79 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 80 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 81 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 82 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 83 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 84 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 85 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 86 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 87 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 88 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 89 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 90 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 91 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 92 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 93 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 94 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 95 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 96 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 97 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 98 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 99 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 100 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 101 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 102 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 103 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 104 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 105 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 106 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 107 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 108 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 109 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 110 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 111 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 120 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 121 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 122 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 123 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 124 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 125 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 126 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 127 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 128 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 129 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 132 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 133 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 134 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 135 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 136 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 137 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 138 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 139 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 140 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 141 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[0\] a permanently disabled " "Pin GPIO_2\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 66 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[2\] a permanently disabled " "Pin GPIO_2\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 67 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[3\] a permanently disabled " "Pin GPIO_2\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 68 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[4\] a permanently enabled " "Pin GPIO_2\[4\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 27 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[5\] a permanently enabled " "Pin GPIO_2\[5\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 28 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[6\] a permanently disabled " "Pin GPIO_2\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 69 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[7\] a permanently disabled " "Pin GPIO_2\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 50 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[8\] a permanently disabled " "Pin GPIO_2\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 70 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[9\] a permanently disabled " "Pin GPIO_2\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 71 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[10\] a permanently disabled " "Pin GPIO_2\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 72 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently enabled " "Pin GPIO_1\[0\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 29 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 114 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 115 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 116 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 117 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 118 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 119 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 130 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 131 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 142 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently enabled " "Pin GPIO_1\[30\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 31 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently enabled " "Pin GPIO_1\[31\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 32 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently enabled " "Pin GPIO_1\[32\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 33 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently enabled " "Pin GPIO_1\[33\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/" { { 0 { 0 ""} 0 30 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1456259323999 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1456259323999 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.fit.smsg " "Generated suppressed messages file C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/GitProject/ProgSandbot/DE0-nano/DE0_NANO.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1456259324349 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 66 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1406 " "Peak virtual memory: 1406 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1456259325226 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 23 21:28:45 2016 " "Processing ended: Tue Feb 23 21:28:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1456259325226 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1456259325226 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1456259325226 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1456259325226 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1456259327657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1456259327665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 23 21:28:47 2016 " "Processing started: Tue Feb 23 21:28:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1456259327665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1456259327665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1456259327666 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1456259329227 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1456259329267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "610 " "Peak virtual memory: 610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1456259329707 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 23 21:28:49 2016 " "Processing ended: Tue Feb 23 21:28:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1456259329707 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1456259329707 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1456259329707 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1456259329707 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1456259330326 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1456259332368 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1456259332378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 23 21:28:51 2016 " "Processing started: Tue Feb 23 21:28:51 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1456259332378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1456259332378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE0_NANO -c DE0_NANO " "Command: quartus_sta DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1456259332378 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1456259332573 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1456259332835 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1456259332898 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1456259332898 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "49 " "TimeQuest Timing Analyzer is analyzing 49 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1456259333249 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1456259333337 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1456259333337 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1456259333337 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1456259333337 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_NANO.SDC " "Reading SDC File: 'DE0_NANO.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1456259333353 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1456259333355 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[5\] " "Node: GPIO_1\[5\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:CompteurTourelle\|count\[10\] GPIO_1\[5\] " "Register counter:CompteurTourelle\|count\[10\] is being clocked by GPIO_1\[5\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1456259333365 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1456259333365 "|DE0_NANO|GPIO_1[5]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[1\] " "Node: GPIO_1\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register positiveSpeedL GPIO_1\[1\] " "Register positiveSpeedL is being clocked by GPIO_1\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1456259333365 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1456259333365 "|DE0_NANO|GPIO_1[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[17\] " "Node: GPIO_1\[17\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CompteurMax\[0\] GPIO_1\[17\] " "Register CompteurMax\[0\] is being clocked by GPIO_1\[17\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1456259333365 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1456259333365 "|DE0_NANO|GPIO_1[17]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[18\] " "Node: GPIO_1\[18\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch GlitchHandler:GlitchSignLaser\|Buffer\[0\] GPIO_1\[18\] " "Latch GlitchHandler:GlitchSignLaser\|Buffer\[0\] is being clocked by GPIO_1\[18\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1456259333365 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1456259333365 "|DE0_NANO|GPIO_1[18]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GlitchHandler:GlitchSignLaser\|counter20Clk:Compteur\|flag " "Node: GlitchHandler:GlitchSignLaser\|counter20Clk:Compteur\|flag was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch GlitchHandler:GlitchSignLaser\|FinReception\[1\] GlitchHandler:GlitchSignLaser\|counter20Clk:Compteur\|flag " "Latch GlitchHandler:GlitchSignLaser\|FinReception\[1\] is being clocked by GlitchHandler:GlitchSignLaser\|counter20Clk:Compteur\|flag" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1456259333366 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1456259333366 "|DE0_NANO|GlitchHandler:GlitchSignLaser|counter20Clk:Compteur|flag"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[2\] " "Node: GPIO_1\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:ComptCodLeftB\|count\[0\] GPIO_1\[2\] " "Register counter:ComptCodLeftB\|count\[0\] is being clocked by GPIO_1\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1456259333366 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1456259333366 "|DE0_NANO|GPIO_1[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[3\] " "Node: GPIO_1\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:ComptCodRight\|count\[0\] GPIO_1\[3\] " "Register counter:ComptCodRight\|count\[0\] is being clocked by GPIO_1\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1456259333366 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1456259333366 "|DE0_NANO|GPIO_1[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[4\] " "Node: GPIO_1\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:ComptCodRightB\|count\[0\] GPIO_1\[4\] " "Register counter:ComptCodRightB\|count\[0\] is being clocked by GPIO_1\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1456259333366 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1456259333366 "|DE0_NANO|GPIO_1[4]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1456259333491 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1456259333494 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1456259333508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.526 " "Worst-case setup slack is 12.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259333546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259333546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.526               0.000 CLOCK_50  " "   12.526               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259333546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.184               0.000 altera_reserved_tck  " "   37.184               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259333546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1456259333546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.304 " "Worst-case hold slack is 0.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259333554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259333554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 CLOCK_50  " "    0.304               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259333554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259333554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1456259333554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.043 " "Worst-case recovery slack is 18.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259333559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259333559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.043               0.000 CLOCK_50  " "   18.043               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259333559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.665               0.000 altera_reserved_tck  " "   48.665               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259333559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1456259333559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.893 " "Worst-case removal slack is 0.893" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259333564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259333564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.893               0.000 CLOCK_50  " "    0.893               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259333564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.086               0.000 altera_reserved_tck  " "    1.086               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259333564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1456259333564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.488 " "Worst-case minimum pulse width slack is 9.488" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259333567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259333567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.488               0.000 CLOCK_50  " "    9.488               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259333567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.492               0.000 altera_reserved_tck  " "   49.492               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259333567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1456259333567 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1456259333753 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1456259333786 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1456259334671 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[5\] " "Node: GPIO_1\[5\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:CompteurTourelle\|count\[10\] GPIO_1\[5\] " "Register counter:CompteurTourelle\|count\[10\] is being clocked by GPIO_1\[5\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1456259334813 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1456259334813 "|DE0_NANO|GPIO_1[5]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[1\] " "Node: GPIO_1\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register positiveSpeedL GPIO_1\[1\] " "Register positiveSpeedL is being clocked by GPIO_1\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1456259334814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1456259334814 "|DE0_NANO|GPIO_1[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[17\] " "Node: GPIO_1\[17\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CompteurMax\[0\] GPIO_1\[17\] " "Register CompteurMax\[0\] is being clocked by GPIO_1\[17\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1456259334814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1456259334814 "|DE0_NANO|GPIO_1[17]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[18\] " "Node: GPIO_1\[18\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch GlitchHandler:GlitchSignLaser\|Buffer\[0\] GPIO_1\[18\] " "Latch GlitchHandler:GlitchSignLaser\|Buffer\[0\] is being clocked by GPIO_1\[18\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1456259334814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1456259334814 "|DE0_NANO|GPIO_1[18]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GlitchHandler:GlitchSignLaser\|counter20Clk:Compteur\|flag " "Node: GlitchHandler:GlitchSignLaser\|counter20Clk:Compteur\|flag was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch GlitchHandler:GlitchSignLaser\|FinReception\[1\] GlitchHandler:GlitchSignLaser\|counter20Clk:Compteur\|flag " "Latch GlitchHandler:GlitchSignLaser\|FinReception\[1\] is being clocked by GlitchHandler:GlitchSignLaser\|counter20Clk:Compteur\|flag" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1456259334815 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1456259334815 "|DE0_NANO|GlitchHandler:GlitchSignLaser|counter20Clk:Compteur|flag"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[2\] " "Node: GPIO_1\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:ComptCodLeftB\|count\[0\] GPIO_1\[2\] " "Register counter:ComptCodLeftB\|count\[0\] is being clocked by GPIO_1\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1456259334815 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1456259334815 "|DE0_NANO|GPIO_1[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[3\] " "Node: GPIO_1\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:ComptCodRight\|count\[0\] GPIO_1\[3\] " "Register counter:ComptCodRight\|count\[0\] is being clocked by GPIO_1\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1456259334815 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1456259334815 "|DE0_NANO|GPIO_1[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[4\] " "Node: GPIO_1\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:ComptCodRightB\|count\[0\] GPIO_1\[4\] " "Register counter:ComptCodRightB\|count\[0\] is being clocked by GPIO_1\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1456259334816 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1456259334816 "|DE0_NANO|GPIO_1[4]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1456259334820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.367 " "Worst-case setup slack is 13.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259334850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259334850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.367               0.000 CLOCK_50  " "   13.367               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259334850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.652               0.000 altera_reserved_tck  " "   38.652               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259334850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1456259334850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.300 " "Worst-case hold slack is 0.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259334860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259334860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 CLOCK_50  " "    0.300               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259334860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259334860 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1456259334860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.251 " "Worst-case recovery slack is 18.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259334868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259334868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.251               0.000 CLOCK_50  " "   18.251               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259334868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.875               0.000 altera_reserved_tck  " "   48.875               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259334868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1456259334868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.797 " "Worst-case removal slack is 0.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259334877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259334877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.797               0.000 CLOCK_50  " "    0.797               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259334877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.988               0.000 altera_reserved_tck  " "    0.988               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259334877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1456259334877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.489 " "Worst-case minimum pulse width slack is 9.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259334883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259334883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.489               0.000 CLOCK_50  " "    9.489               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259334883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.439               0.000 altera_reserved_tck  " "   49.439               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259334883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1456259334883 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1456259335100 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[5\] " "Node: GPIO_1\[5\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:CompteurTourelle\|count\[10\] GPIO_1\[5\] " "Register counter:CompteurTourelle\|count\[10\] is being clocked by GPIO_1\[5\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1456259335367 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1456259335367 "|DE0_NANO|GPIO_1[5]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[1\] " "Node: GPIO_1\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register positiveSpeedL GPIO_1\[1\] " "Register positiveSpeedL is being clocked by GPIO_1\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1456259335367 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1456259335367 "|DE0_NANO|GPIO_1[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[17\] " "Node: GPIO_1\[17\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CompteurMax\[0\] GPIO_1\[17\] " "Register CompteurMax\[0\] is being clocked by GPIO_1\[17\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1456259335367 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1456259335367 "|DE0_NANO|GPIO_1[17]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[18\] " "Node: GPIO_1\[18\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch GlitchHandler:GlitchSignLaser\|Buffer\[0\] GPIO_1\[18\] " "Latch GlitchHandler:GlitchSignLaser\|Buffer\[0\] is being clocked by GPIO_1\[18\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1456259335368 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1456259335368 "|DE0_NANO|GPIO_1[18]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GlitchHandler:GlitchSignLaser\|counter20Clk:Compteur\|flag " "Node: GlitchHandler:GlitchSignLaser\|counter20Clk:Compteur\|flag was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch GlitchHandler:GlitchSignLaser\|FinReception\[1\] GlitchHandler:GlitchSignLaser\|counter20Clk:Compteur\|flag " "Latch GlitchHandler:GlitchSignLaser\|FinReception\[1\] is being clocked by GlitchHandler:GlitchSignLaser\|counter20Clk:Compteur\|flag" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1456259335368 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1456259335368 "|DE0_NANO|GlitchHandler:GlitchSignLaser|counter20Clk:Compteur|flag"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[2\] " "Node: GPIO_1\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:ComptCodLeftB\|count\[0\] GPIO_1\[2\] " "Register counter:ComptCodLeftB\|count\[0\] is being clocked by GPIO_1\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1456259335368 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1456259335368 "|DE0_NANO|GPIO_1[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[3\] " "Node: GPIO_1\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:ComptCodRight\|count\[0\] GPIO_1\[3\] " "Register counter:ComptCodRight\|count\[0\] is being clocked by GPIO_1\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1456259335369 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1456259335369 "|DE0_NANO|GPIO_1[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[4\] " "Node: GPIO_1\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:ComptCodRightB\|count\[0\] GPIO_1\[4\] " "Register counter:ComptCodRightB\|count\[0\] is being clocked by GPIO_1\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1456259335369 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1456259335369 "|DE0_NANO|GPIO_1[4]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1456259335373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.573 " "Worst-case setup slack is 15.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259335387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259335387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.573               0.000 CLOCK_50  " "   15.573               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259335387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.787               0.000 altera_reserved_tck  " "   42.787               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259335387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1456259335387 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.145 " "Worst-case hold slack is 0.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259335400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259335400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 CLOCK_50  " "    0.145               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259335400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 altera_reserved_tck  " "    0.188               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259335400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1456259335400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.853 " "Worst-case recovery slack is 18.853" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259335411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259335411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.853               0.000 CLOCK_50  " "   18.853               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259335411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.563               0.000 altera_reserved_tck  " "   49.563               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259335411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1456259335411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.500 " "Worst-case removal slack is 0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259335421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259335421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 CLOCK_50  " "    0.500               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259335421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.586               0.000 altera_reserved_tck  " "    0.586               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259335421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1456259335421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.208 " "Worst-case minimum pulse width slack is 9.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259335430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259335430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.208               0.000 CLOCK_50  " "    9.208               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259335430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.298               0.000 altera_reserved_tck  " "   49.298               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456259335430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1456259335430 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1456259336237 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1456259336238 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "746 " "Peak virtual memory: 746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1456259336444 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 23 21:28:56 2016 " "Processing ended: Tue Feb 23 21:28:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1456259336444 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1456259336444 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1456259336444 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1456259336444 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 232 s " "Quartus II Full Compilation was successful. 0 errors, 232 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1456259337258 ""}
