<stg><name>dijkstra</name>


<trans_list>

<trans id="250" from="1" to="2">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="2" to="3">
<condition id="88">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="2" to="2">
<condition id="90">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="3" to="6">
<condition id="92">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="3" to="4">
<condition id="94">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="4" to="5">
<condition id="95">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="4" to="3">
<condition id="100">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="5" to="4">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="6" to="7">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="7" to="8">
<condition id="105">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="7" to="10">
<condition id="104">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="8" to="9">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="9" to="9">
<condition id="111">
<or_exp><and_exp><literal name="vector_load" val="1"/>
<literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="9" to="7">
<condition id="113">
<or_exp><and_exp><literal name="vector_load" val="0"/>
</and_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="10" to="11">
<condition id="116">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="10" to="15">
<condition id="115">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="11" to="14">
<condition id="119">
<or_exp><and_exp><literal name="vector_load_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="11" to="12">
<condition id="121">
<or_exp><and_exp><literal name="vector_load_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="12" to="13">
<condition id="124">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="12" to="14">
<condition id="123">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="13" to="12">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="14" to="10">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="15" to="16">
<condition id="132">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="15" to="19">
<condition id="131">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="16" to="17">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="17" to="18">
<condition id="137">
<or_exp><and_exp><literal name="vector_load_2" val="1"/>
<literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="17" to="15">
<condition id="142">
<or_exp><and_exp><literal name="vector_load_2" val="0"/>
</and_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="18" to="17">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="19" to="20">
<condition id="145">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="19" to="23">
<condition id="144">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="20" to="21">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="21" to="22">
<condition id="150">
<or_exp><and_exp><literal name="vector_load_3" val="1"/>
<literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="21" to="19">
<condition id="155">
<or_exp><and_exp><literal name="vector_load_3" val="0"/>
</and_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="22" to="21">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="23" to="24">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="24" to="23">
<condition id="159">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
<literal name="vector_load_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="24" to="25">
<condition id="161">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp><and_exp><literal name="vector_load_4" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="24" to="6">
<condition id="163">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
<literal name="tmp_22" val="0"/>
</and_exp><and_exp><literal name="vector_load_4" val="0"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="25" to="26">
<condition id="164">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="26" to="25">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([64 x i8]* %in_data_V), !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x i1]* %in_last_V), !map !13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i8 %start_point_V), !map !17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([8 x i8]* %out_data_V), !map !23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([8 x i1]* %out_last_V), !map !29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %start_point_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %start_point_V)

]]></node>
<StgValue><ssdm name="start_point_V_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="64" op_0_bw="8">
<![CDATA[
:7  %tmp = zext i8 %start_point_V_read to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %vector_addr = getelementptr [8 x i1]* @vector, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="vector_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
:9  store i1 true, i1* %vector_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i = phi i4 [ 0, %0 ], [ %i_8, %2 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond1 = icmp eq i4 %i, -8

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i_8 = add i4 %i, 1

]]></node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %.preheader55, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_1 = zext i4 %i to i64

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %vector_addr_1 = getelementptr [8 x i1]* @vector, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="vector_addr_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
:3  store i1 false, i1* %vector_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader55:0  %i_1 = phi i4 [ %i_9, %6 ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader55:1  %exitcond2 = icmp eq i4 %i_1, -8

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader55:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader55:3  %i_9 = add i4 %i_1, 1

]]></node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader55:4  br i1 %exitcond2, label %.preheader54, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="3" op_0_bw="4">
<![CDATA[
:2  %tmp_5 = trunc i4 %i_1 to i3

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:3  %tmp_4 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_5, i3 0)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:4  %tmp_12 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_1, i3 0)

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="8" op_0_bw="7">
<![CDATA[
:5  %matrix_addr9_cast = zext i7 %tmp_12 to i8

]]></node>
<StgValue><ssdm name="matrix_addr9_cast"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %e = phi i4 [ 0, %3 ], [ %e_5, %5 ]

]]></node>
<StgValue><ssdm name="e"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond3 = icmp eq i4 %e, -8

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %e_5 = add i4 %e, 1

]]></node>
<StgValue><ssdm name="e_5"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond3, label %6, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="6" op_0_bw="4">
<![CDATA[
:1  %tmp_7_cast = zext i4 %e to i6

]]></node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %tmp_8 = add i6 %tmp_4, %tmp_7_cast

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="64" op_0_bw="6">
<![CDATA[
:3  %tmp_9 = zext i6 %tmp_8 to i64

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %in_data_V_addr = getelementptr [64 x i8]* %in_data_V, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="in_data_V_addr"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="8" op_0_bw="6">
<![CDATA[
:5  %in_data_V_load = load i8* %in_data_V_addr, align 1

]]></node>
<StgValue><ssdm name="in_data_V_load"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="8" op_0_bw="4">
<![CDATA[
:6  %tmp_trn_cast = zext i4 %e to i8

]]></node>
<StgValue><ssdm name="tmp_trn_cast"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %matrix_addr1 = add i8 %matrix_addr9_cast, %tmp_trn_cast

]]></node>
<StgValue><ssdm name="matrix_addr1"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:0  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1, i32 %tmp_6)

]]></node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader55

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="8" op_0_bw="6">
<![CDATA[
:5  %in_data_V_load = load i8* %in_data_V_addr, align 1

]]></node>
<StgValue><ssdm name="in_data_V_load"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="64" op_0_bw="8">
<![CDATA[
:8  %tmp_15 = zext i8 %matrix_addr1 to i64

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %matrix_addr = getelementptr [64 x i8]* @matrix, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="matrix_addr"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:10  store i8 %in_data_V_load, i8* %matrix_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader54:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader54:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str3)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="0">
<![CDATA[
.preheader54:2  br label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i_2 = phi i4 [ 0, %.preheader54 ], [ %i_14, %.loopexit53 ]

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond4 = icmp eq i4 %i_2, -8

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i_14 = add i4 %i_2, 1

]]></node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond4, label %.preheader51, label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="4">
<![CDATA[
:2  %tmp_2 = zext i4 %i_2 to i64

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %vector_addr_2 = getelementptr [8 x i1]* @vector, i64 0, i64 %tmp_2

]]></node>
<StgValue><ssdm name="vector_addr_2"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="1" op_0_bw="3">
<![CDATA[
:4  %vector_load = load i1* %vector_addr_2, align 1

]]></node>
<StgValue><ssdm name="vector_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="1" op_0_bw="3">
<![CDATA[
:4  %vector_load = load i1* %vector_addr_2, align 1

]]></node>
<StgValue><ssdm name="vector_load"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %vector_load, label %.preheader52.preheader, label %.loopexit53

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="vector_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="8" op_0_bw="4">
<![CDATA[
.preheader52.preheader:0  %tmp_2_trn_cast = zext i4 %i_2 to i8

]]></node>
<StgValue><ssdm name="tmp_2_trn_cast"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="vector_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="0" op_0_bw="0">
<![CDATA[
.preheader52.preheader:1  br label %.preheader52

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="vector_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader52:0  %e_1 = phi i4 [ %e_6, %9 ], [ 0, %.preheader52.preheader ]

]]></node>
<StgValue><ssdm name="e_1"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="vector_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader52:1  %exitcond6 = icmp eq i4 %e_1, -8

]]></node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="vector_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader52:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="vector_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader52:3  %e_6 = add i4 %e_1, 1

]]></node>
<StgValue><ssdm name="e_6"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="vector_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader52:4  br i1 %exitcond6, label %.loopexit53, label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="vector_load" val="1"/>
<literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="vector_load" val="1"/>
<literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:1  %tmp_27 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %e_1, i3 0)

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="vector_load" val="1"/>
<literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="8" op_0_bw="7">
<![CDATA[
:2  %matrix_addr7_cast = zext i7 %tmp_27 to i8

]]></node>
<StgValue><ssdm name="matrix_addr7_cast"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="vector_load" val="1"/>
<literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %matrix_addr8 = add i8 %matrix_addr7_cast, %tmp_2_trn_cast

]]></node>
<StgValue><ssdm name="matrix_addr8"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="vector_load" val="1"/>
<literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="64" op_0_bw="8">
<![CDATA[
:4  %tmp_28 = zext i8 %matrix_addr8 to i64

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="vector_load" val="1"/>
<literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %matrix_addr_1 = getelementptr [64 x i8]* @matrix, i64 0, i64 %tmp_28

]]></node>
<StgValue><ssdm name="matrix_addr_1"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="vector_load" val="1"/>
<literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:6  store i8 -1, i8* %matrix_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="vector_load" val="1"/>
<literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader52

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="vector_load" val="0"/>
</and_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.loopexit53:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str4, i32 %tmp_7)

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="vector_load" val="0"/>
</and_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="0">
<![CDATA[
.loopexit53:1  br label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader51:0  %i_3 = phi i4 [ %i_10, %.loopexit50 ], [ 0, %7 ]

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader51:1  %min = phi i8 [ %min_3, %.loopexit50 ], [ -1, %7 ]

]]></node>
<StgValue><ssdm name="min"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader51:2  %exitcond5 = icmp eq i4 %i_3, -8

]]></node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader51:3  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader51:4  %i_10 = add i4 %i_3, 1

]]></node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader51:5  br i1 %exitcond5, label %.preheader48, label %10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="64" op_0_bw="4">
<![CDATA[
:2  %tmp_10 = zext i4 %i_3 to i64

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %vector_addr_3 = getelementptr [8 x i1]* @vector, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="vector_addr_3"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="1" op_0_bw="3">
<![CDATA[
:4  %vector_load_1 = load i1* %vector_addr_3, align 1

]]></node>
<StgValue><ssdm name="vector_load_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="121" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str6) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str6)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="1" op_0_bw="3">
<![CDATA[
:4  %vector_load_1 = load i1* %vector_addr_3, align 1

]]></node>
<StgValue><ssdm name="vector_load_1"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %vector_load_1, label %.preheader49.preheader, label %.loopexit50

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="vector_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader49.preheader:0  %tmp_18 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_3, i3 0)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="vector_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="8" op_0_bw="7">
<![CDATA[
.preheader49.preheader:1  %matrix_addr5_cast = zext i7 %tmp_18 to i8

]]></node>
<StgValue><ssdm name="matrix_addr5_cast"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="vector_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="0" op_0_bw="0">
<![CDATA[
.preheader49.preheader:2  br label %.preheader49

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="128" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader49:0  %e_2 = phi i4 [ %e_7, %._crit_edge ], [ 0, %.preheader49.preheader ]

]]></node>
<StgValue><ssdm name="e_2"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader49:1  %min_1 = phi i8 [ %min_4_min_1, %._crit_edge ], [ %min, %.preheader49.preheader ]

]]></node>
<StgValue><ssdm name="min_1"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader49:2  %exitcond8 = icmp eq i4 %e_2, -8

]]></node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader49:3  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader49:4  %e_7 = add i4 %e_2, 1

]]></node>
<StgValue><ssdm name="e_7"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader49:5  br i1 %exitcond8, label %.loopexit50, label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="8" op_0_bw="4">
<![CDATA[
._crit_edge:1  %tmp_15_trn_cast = zext i4 %e_2 to i8

]]></node>
<StgValue><ssdm name="tmp_15_trn_cast"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:2  %matrix_addr6 = add i8 %matrix_addr5_cast, %tmp_15_trn_cast

]]></node>
<StgValue><ssdm name="matrix_addr6"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge:3  %tmp_30 = zext i8 %matrix_addr6 to i64

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:4  %matrix_addr_2 = getelementptr [64 x i8]* @matrix, i64 0, i64 %tmp_30

]]></node>
<StgValue><ssdm name="matrix_addr_2"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge:5  %min_2 = load i8* %matrix_addr_2, align 1

]]></node>
<StgValue><ssdm name="min_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="139" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
._crit_edge:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str7) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge:5  %min_2 = load i8* %matrix_addr_2, align 1

]]></node>
<StgValue><ssdm name="min_2"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:6  %tmp_14 = icmp ult i8 %min_2, %min_1

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge:7  %min_4_min_1 = select i1 %tmp_14, i8 %min_2, i8 %min_1

]]></node>
<StgValue><ssdm name="min_4_min_1"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:8  br label %.preheader49

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="144" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.loopexit50:0  %min_3 = phi i8 [ %min, %10 ], [ %min_1, %.preheader49 ]

]]></node>
<StgValue><ssdm name="min_3"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.loopexit50:1  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str6, i32 %tmp_s)

]]></node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="0">
<![CDATA[
.loopexit50:2  br label %.preheader51

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="147" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader48:0  %i_4 = phi i4 [ %i_11, %.loopexit47 ], [ 0, %.preheader51 ]

]]></node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="148" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader48:1  %exitcond7 = icmp eq i4 %i_4, -8

]]></node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="149" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader48:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="150" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader48:3  %i_11 = add i4 %i_4, 1

]]></node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="151" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader48:4  br i1 %exitcond7, label %.preheader45, label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="64" op_0_bw="4">
<![CDATA[
:2  %tmp_13 = zext i4 %i_4 to i64

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="153" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %vector_addr_4 = getelementptr [8 x i1]* @vector, i64 0, i64 %tmp_13

]]></node>
<StgValue><ssdm name="vector_addr_4"/></StgValue>
</operation>

<operation id="154" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="1" op_0_bw="3">
<![CDATA[
:4  %vector_load_2 = load i1* %vector_addr_4, align 1

]]></node>
<StgValue><ssdm name="vector_load_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="155" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str8) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="157" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="1" op_0_bw="3">
<![CDATA[
:4  %vector_load_2 = load i1* %vector_addr_4, align 1

]]></node>
<StgValue><ssdm name="vector_load_2"/></StgValue>
</operation>

<operation id="158" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %vector_load_2, label %.preheader46.preheader, label %.loopexit47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="vector_load_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader46.preheader:0  %tmp_26 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_4, i3 0)

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="160" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="vector_load_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="8" op_0_bw="7">
<![CDATA[
.preheader46.preheader:1  %matrix_addr3_cast = zext i7 %tmp_26 to i8

]]></node>
<StgValue><ssdm name="matrix_addr3_cast"/></StgValue>
</operation>

<operation id="161" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="vector_load_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="0" op_0_bw="0">
<![CDATA[
.preheader46.preheader:2  br label %.preheader46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="162" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="vector_load_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader46:0  %e_3 = phi i4 [ %e_8, %12 ], [ 0, %.preheader46.preheader ]

]]></node>
<StgValue><ssdm name="e_3"/></StgValue>
</operation>

<operation id="163" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="vector_load_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader46:1  %exitcond10 = icmp eq i4 %e_3, -8

]]></node>
<StgValue><ssdm name="exitcond10"/></StgValue>
</operation>

<operation id="164" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="vector_load_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader46:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="165" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="vector_load_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader46:3  %e_8 = add i4 %e_3, 1

]]></node>
<StgValue><ssdm name="e_8"/></StgValue>
</operation>

<operation id="166" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="vector_load_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader46:4  br i1 %exitcond10, label %.loopexit47, label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="vector_load_2" val="1"/>
<literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="8" op_0_bw="4">
<![CDATA[
:1  %tmp_20_trn_cast = zext i4 %e_3 to i8

]]></node>
<StgValue><ssdm name="tmp_20_trn_cast"/></StgValue>
</operation>

<operation id="168" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="vector_load_2" val="1"/>
<literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %matrix_addr4 = add i8 %matrix_addr3_cast, %tmp_20_trn_cast

]]></node>
<StgValue><ssdm name="matrix_addr4"/></StgValue>
</operation>

<operation id="169" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="vector_load_2" val="1"/>
<literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="64" op_0_bw="8">
<![CDATA[
:3  %tmp_31 = zext i8 %matrix_addr4 to i64

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="170" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="vector_load_2" val="1"/>
<literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %matrix_addr_3 = getelementptr [64 x i8]* @matrix, i64 0, i64 %tmp_31

]]></node>
<StgValue><ssdm name="matrix_addr_3"/></StgValue>
</operation>

<operation id="171" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="vector_load_2" val="1"/>
<literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="8" op_0_bw="6">
<![CDATA[
:5  %matrix_load = load i8* %matrix_addr_3, align 1

]]></node>
<StgValue><ssdm name="matrix_load"/></StgValue>
</operation>

<operation id="172" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="vector_load_2" val="0"/>
</and_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.loopexit47:0  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_11)

]]></node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="173" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="vector_load_2" val="0"/>
</and_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="0" op_0_bw="0">
<![CDATA[
.loopexit47:1  br label %.preheader48

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="174" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="8" op_0_bw="6">
<![CDATA[
:5  %matrix_load = load i8* %matrix_addr_3, align 1

]]></node>
<StgValue><ssdm name="matrix_load"/></StgValue>
</operation>

<operation id="176" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %tmp_19 = sub i8 %matrix_load, %min

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="177" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:7  store i8 %tmp_19, i8* %matrix_addr_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="179" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader45:0  %i_5 = phi i4 [ %i_12, %.loopexit44 ], [ 0, %.preheader48 ]

]]></node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="180" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader45:1  %exitcond9 = icmp eq i4 %i_5, -8

]]></node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="181" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader45:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="182" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader45:3  %i_12 = add i4 %i_5, 1

]]></node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="183" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader45:4  br i1 %exitcond9, label %.preheader42, label %13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="64" op_0_bw="4">
<![CDATA[
:2  %tmp_17 = zext i4 %i_5 to i64

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="185" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %vector_addr_5 = getelementptr [8 x i1]* @vector, i64 0, i64 %tmp_17

]]></node>
<StgValue><ssdm name="vector_addr_5"/></StgValue>
</operation>

<operation id="186" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="1" op_0_bw="3">
<![CDATA[
:4  %vector_load_3 = load i1* %vector_addr_5, align 1

]]></node>
<StgValue><ssdm name="vector_load_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="187" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str10) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str10)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="189" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="1" op_0_bw="3">
<![CDATA[
:4  %vector_load_3 = load i1* %vector_addr_5, align 1

]]></node>
<StgValue><ssdm name="vector_load_3"/></StgValue>
</operation>

<operation id="190" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %vector_load_3, label %.preheader43.preheader, label %.loopexit44

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="vector_load_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader43.preheader:0  %tmp_29 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_5, i3 0)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="192" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="vector_load_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="8" op_0_bw="7">
<![CDATA[
.preheader43.preheader:1  %matrix_addr1_cast = zext i7 %tmp_29 to i8

]]></node>
<StgValue><ssdm name="matrix_addr1_cast"/></StgValue>
</operation>

<operation id="193" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="vector_load_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="0" op_0_bw="0">
<![CDATA[
.preheader43.preheader:2  br label %.preheader43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="194" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="vector_load_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader43:0  %e_4 = phi i4 [ %e_9, %._crit_edge56 ], [ 0, %.preheader43.preheader ]

]]></node>
<StgValue><ssdm name="e_4"/></StgValue>
</operation>

<operation id="195" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="vector_load_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader43:1  %exitcond11 = icmp eq i4 %e_4, -8

]]></node>
<StgValue><ssdm name="exitcond11"/></StgValue>
</operation>

<operation id="196" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="vector_load_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader43:2  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="197" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="vector_load_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader43:3  %e_9 = add i4 %e_4, 1

]]></node>
<StgValue><ssdm name="e_9"/></StgValue>
</operation>

<operation id="198" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="vector_load_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader43:4  br i1 %exitcond11, label %.loopexit44, label %14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="vector_load_3" val="1"/>
<literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="8" op_0_bw="4">
<![CDATA[
:2  %tmp_24_trn_cast = zext i4 %e_4 to i8

]]></node>
<StgValue><ssdm name="tmp_24_trn_cast"/></StgValue>
</operation>

<operation id="200" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="vector_load_3" val="1"/>
<literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %matrix_addr2 = add i8 %matrix_addr1_cast, %tmp_24_trn_cast

]]></node>
<StgValue><ssdm name="matrix_addr2"/></StgValue>
</operation>

<operation id="201" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="vector_load_3" val="1"/>
<literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="64" op_0_bw="8">
<![CDATA[
:4  %tmp_32 = zext i8 %matrix_addr2 to i64

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="202" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="vector_load_3" val="1"/>
<literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %matrix_addr_4 = getelementptr [64 x i8]* @matrix, i64 0, i64 %tmp_32

]]></node>
<StgValue><ssdm name="matrix_addr_4"/></StgValue>
</operation>

<operation id="203" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="vector_load_3" val="1"/>
<literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="8" op_0_bw="6">
<![CDATA[
:6  %matrix_load_1 = load i8* %matrix_addr_4, align 1

]]></node>
<StgValue><ssdm name="matrix_load_1"/></StgValue>
</operation>

<operation id="204" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="vector_load_3" val="0"/>
</and_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.loopexit44:0  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str10, i32 %tmp_16)

]]></node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="205" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="vector_load_3" val="0"/>
</and_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="0" op_0_bw="0">
<![CDATA[
.loopexit44:1  br label %.preheader45

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="206" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str11) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_23 = zext i4 %e_4 to i64

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="208" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="8" op_0_bw="6">
<![CDATA[
:6  %matrix_load_1 = load i8* %matrix_addr_4, align 1

]]></node>
<StgValue><ssdm name="matrix_load_1"/></StgValue>
</operation>

<operation id="209" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %tmp_24 = icmp eq i8 %matrix_load_1, 0

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="210" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_24, label %15, label %._crit_edge56

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %vector_addr_7 = getelementptr [8 x i1]* @vector, i64 0, i64 %tmp_23

]]></node>
<StgValue><ssdm name="vector_addr_7"/></StgValue>
</operation>

<operation id="212" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
:1  store i1 true, i1* %vector_addr_7, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="3" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %result_addr_1 = getelementptr [8 x i4]* @result, i64 0, i64 %tmp_23

]]></node>
<StgValue><ssdm name="result_addr_1"/></StgValue>
</operation>

<operation id="214" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="0" op_0_bw="4" op_1_bw="3">
<![CDATA[
:3  store i4 %i_5, i4* %result_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge56

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge56:0  br label %.preheader43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="217" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader42:0  %i_6 = phi i4 [ %i_16, %17 ], [ 1, %.preheader45 ]

]]></node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="218" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader42:1  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %i_6, i32 3)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="219" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader42:2  br i1 %tmp_20, label %.loopexit, label %16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_21 = zext i4 %i_6 to i64

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="221" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %vector_addr_6 = getelementptr [8 x i1]* @vector, i64 0, i64 %tmp_21

]]></node>
<StgValue><ssdm name="vector_addr_6"/></StgValue>
</operation>

<operation id="222" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="1" op_0_bw="3">
<![CDATA[
:3  %vector_load_4 = load i1* %vector_addr_6, align 1

]]></node>
<StgValue><ssdm name="vector_load_4"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="223" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str12) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="1" op_0_bw="3">
<![CDATA[
:3  %vector_load_4 = load i1* %vector_addr_6, align 1

]]></node>
<StgValue><ssdm name="vector_load_4"/></StgValue>
</operation>

<operation id="225" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %vector_load_4, label %17, label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
<literal name="vector_load_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %i_16 = add i4 %i_6, 1

]]></node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="227" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
<literal name="vector_load_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader42

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp><and_exp><literal name="vector_load_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:0  %tmp_22 = icmp ugt i4 %i_6, 6

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="229" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp><and_exp><literal name="vector_load_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:1  br i1 %tmp_22, label %.preheader, label %18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
<literal name="tmp_22" val="0"/>
</and_exp><and_exp><literal name="vector_load_4" val="0"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:0  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str3, i32 %tmp_3)

]]></node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="231" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
<literal name="tmp_22" val="0"/>
</and_exp><and_exp><literal name="vector_load_4" val="0"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader54

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="232" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %i_7 = phi i4 [ %i_17, %19 ], [ 0, %.loopexit ]

]]></node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="233" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %exitcond = icmp eq i4 %i_7, -8

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="234" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="235" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %i_17 = add i4 %i_7, 1

]]></node>
<StgValue><ssdm name="i_17"/></StgValue>
</operation>

<operation id="236" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %20, label %19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_25 = zext i4 %i_7 to i64

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="238" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="3" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %result_addr = getelementptr [8 x i4]* @result, i64 0, i64 %tmp_25

]]></node>
<StgValue><ssdm name="result_addr"/></StgValue>
</operation>

<operation id="239" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="4" op_0_bw="3">
<![CDATA[
:3  %result_load = load i4* %result_addr, align 1

]]></node>
<StgValue><ssdm name="result_load"/></StgValue>
</operation>

<operation id="240" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %out_last_V_addr = getelementptr [8 x i1]* %out_last_V, i64 0, i64 %tmp_25

]]></node>
<StgValue><ssdm name="out_last_V_addr"/></StgValue>
</operation>

<operation id="241" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:8  %not_tmp_s = icmp ugt i4 %i_7, 6

]]></node>
<StgValue><ssdm name="not_tmp_s"/></StgValue>
</operation>

<operation id="242" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
:9  store i1 %not_tmp_s, i1* %out_last_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="244" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str13) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="254" bw="4" op_0_bw="3">
<![CDATA[
:3  %result_load = load i4* %result_addr, align 1

]]></node>
<StgValue><ssdm name="result_load"/></StgValue>
</operation>

<operation id="246" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="8" op_0_bw="4">
<![CDATA[
:4  %val_assign = zext i4 %result_load to i8

]]></node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="247" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %out_data_V_addr = getelementptr [8 x i8]* %out_data_V, i64 0, i64 %tmp_25

]]></node>
<StgValue><ssdm name="out_data_V_addr"/></StgValue>
</operation>

<operation id="248" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
:6  store i8 %val_assign, i8* %out_data_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="303" name="in_data_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="304" name="in_last_V" dir="3" iftype="1">
<core>NULL</core><StgValue><ssdm name="in_last_V"/></StgValue>
</port>
<port id="305" name="start_point_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="start_point_V"/></StgValue>
</port>
<port id="306" name="out_data_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_data_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="307" name="out_last_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_last_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="308" name="vector" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="vector"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="309" name="matrix" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="matrix"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="310" name="result" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="result"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="312" from="_ssdm_op_SpecBitsMap" to="stg_27" fromId="311" toId="27">
</dataflow>
<dataflow id="313" from="in_data_V" to="stg_27" fromId="303" toId="27">
</dataflow>
<dataflow id="314" from="_ssdm_op_SpecBitsMap" to="stg_28" fromId="311" toId="28">
</dataflow>
<dataflow id="315" from="in_last_V" to="stg_28" fromId="304" toId="28">
</dataflow>
<dataflow id="316" from="_ssdm_op_SpecBitsMap" to="stg_29" fromId="311" toId="29">
</dataflow>
<dataflow id="317" from="start_point_V" to="stg_29" fromId="305" toId="29">
</dataflow>
<dataflow id="318" from="_ssdm_op_SpecBitsMap" to="stg_30" fromId="311" toId="30">
</dataflow>
<dataflow id="319" from="out_data_V" to="stg_30" fromId="306" toId="30">
</dataflow>
<dataflow id="320" from="_ssdm_op_SpecBitsMap" to="stg_31" fromId="311" toId="31">
</dataflow>
<dataflow id="321" from="out_last_V" to="stg_31" fromId="307" toId="31">
</dataflow>
<dataflow id="323" from="_ssdm_op_SpecTopModule" to="stg_32" fromId="322" toId="32">
</dataflow>
<dataflow id="325" from="str" to="stg_32" fromId="324" toId="32">
</dataflow>
<dataflow id="327" from="_ssdm_op_Read.ap_auto.i8" to="start_point_V_read" fromId="326" toId="33">
</dataflow>
<dataflow id="328" from="start_point_V" to="start_point_V_read" fromId="305" toId="33">
</dataflow>
<dataflow id="329" from="start_point_V_read" to="tmp" fromId="33" toId="34">
</dataflow>
<dataflow id="330" from="vector" to="vector_addr" fromId="308" toId="35">
</dataflow>
<dataflow id="332" from="stg_331" to="vector_addr" fromId="331" toId="35">
</dataflow>
<dataflow id="333" from="tmp" to="vector_addr" fromId="34" toId="35">
</dataflow>
<dataflow id="335" from="stg_334" to="stg_36" fromId="334" toId="36">
</dataflow>
<dataflow id="336" from="vector_addr" to="stg_36" fromId="35" toId="36">
</dataflow>
<dataflow id="338" from="stg_337" to="i" fromId="337" toId="38">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="339" from="stg_37" to="i" fromId="37" toId="38">
</dataflow>
<dataflow id="340" from="i_8" to="i" fromId="41" toId="38">
<BackEdge/>
<condition id="195">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="341" from="stg_47" to="i" fromId="47" toId="38">
<BackEdge/>
</dataflow>
<dataflow id="342" from="i" to="exitcond1" fromId="38" toId="39">
</dataflow>
<dataflow id="344" from="stg_343" to="exitcond1" fromId="343" toId="39">
</dataflow>
<dataflow id="346" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="345" toId="40">
</dataflow>
<dataflow id="348" from="stg_347" to="empty" fromId="347" toId="40">
</dataflow>
<dataflow id="349" from="stg_347" to="empty" fromId="347" toId="40">
</dataflow>
<dataflow id="350" from="stg_347" to="empty" fromId="347" toId="40">
</dataflow>
<dataflow id="351" from="i" to="i_8" fromId="38" toId="41">
</dataflow>
<dataflow id="353" from="stg_352" to="i_8" fromId="352" toId="41">
</dataflow>
<dataflow id="354" from="exitcond1" to="stg_42" fromId="39" toId="42">
</dataflow>
<dataflow id="356" from="_ssdm_op_SpecLoopName" to="stg_43" fromId="355" toId="43">
</dataflow>
<dataflow id="358" from="p_str" to="stg_43" fromId="357" toId="43">
</dataflow>
<dataflow id="359" from="i" to="tmp_1" fromId="38" toId="44">
</dataflow>
<dataflow id="360" from="vector" to="vector_addr_1" fromId="308" toId="45">
</dataflow>
<dataflow id="361" from="stg_331" to="vector_addr_1" fromId="331" toId="45">
</dataflow>
<dataflow id="362" from="tmp_1" to="vector_addr_1" fromId="44" toId="45">
</dataflow>
<dataflow id="364" from="stg_363" to="stg_46" fromId="363" toId="46">
</dataflow>
<dataflow id="365" from="vector_addr_1" to="stg_46" fromId="45" toId="46">
</dataflow>
<dataflow id="366" from="i_9" to="i_1" fromId="51" toId="48">
<BackEdge/>
<condition id="196">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="367" from="stg_73" to="i_1" fromId="73" toId="48">
<BackEdge/>
</dataflow>
<dataflow id="368" from="stg_337" to="i_1" fromId="337" toId="48">
<condition id="197">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="369" from="stg_42" to="i_1" fromId="42" toId="48">
</dataflow>
<dataflow id="370" from="i_1" to="exitcond2" fromId="48" toId="49">
</dataflow>
<dataflow id="371" from="stg_343" to="exitcond2" fromId="343" toId="49">
</dataflow>
<dataflow id="372" from="_ssdm_op_SpecLoopTripCount" to="empty_2" fromId="345" toId="50">
</dataflow>
<dataflow id="373" from="stg_347" to="empty_2" fromId="347" toId="50">
</dataflow>
<dataflow id="374" from="stg_347" to="empty_2" fromId="347" toId="50">
</dataflow>
<dataflow id="375" from="stg_347" to="empty_2" fromId="347" toId="50">
</dataflow>
<dataflow id="376" from="i_1" to="i_9" fromId="48" toId="51">
</dataflow>
<dataflow id="377" from="stg_352" to="i_9" fromId="352" toId="51">
</dataflow>
<dataflow id="378" from="exitcond2" to="stg_52" fromId="49" toId="52">
</dataflow>
<dataflow id="379" from="_ssdm_op_SpecLoopName" to="stg_53" fromId="355" toId="53">
</dataflow>
<dataflow id="381" from="p_str1" to="stg_53" fromId="380" toId="53">
</dataflow>
<dataflow id="383" from="_ssdm_op_SpecRegionBegin" to="tmp_6" fromId="382" toId="54">
</dataflow>
<dataflow id="384" from="p_str1" to="tmp_6" fromId="380" toId="54">
</dataflow>
<dataflow id="385" from="i_1" to="tmp_5" fromId="48" toId="55">
</dataflow>
<dataflow id="387" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="tmp_4" fromId="386" toId="56">
</dataflow>
<dataflow id="388" from="tmp_5" to="tmp_4" fromId="55" toId="56">
</dataflow>
<dataflow id="390" from="stg_389" to="tmp_4" fromId="389" toId="56">
</dataflow>
<dataflow id="392" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="tmp_12" fromId="391" toId="57">
</dataflow>
<dataflow id="393" from="i_1" to="tmp_12" fromId="48" toId="57">
</dataflow>
<dataflow id="394" from="stg_389" to="tmp_12" fromId="389" toId="57">
</dataflow>
<dataflow id="395" from="tmp_12" to="matrix_addr9_cast" fromId="57" toId="58">
</dataflow>
<dataflow id="396" from="stg_337" to="e" fromId="337" toId="60">
<condition id="198">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="397" from="stg_59" to="e" fromId="59" toId="60">
</dataflow>
<dataflow id="398" from="e_5" to="e" fromId="63" toId="60">
<BackEdge/>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="399" from="stg_79" to="e" fromId="79" toId="60">
<BackEdge/>
</dataflow>
<dataflow id="400" from="e" to="exitcond3" fromId="60" toId="61">
</dataflow>
<dataflow id="401" from="stg_343" to="exitcond3" fromId="343" toId="61">
</dataflow>
<dataflow id="402" from="_ssdm_op_SpecLoopTripCount" to="empty_3" fromId="345" toId="62">
</dataflow>
<dataflow id="403" from="stg_347" to="empty_3" fromId="347" toId="62">
</dataflow>
<dataflow id="404" from="stg_347" to="empty_3" fromId="347" toId="62">
</dataflow>
<dataflow id="405" from="stg_347" to="empty_3" fromId="347" toId="62">
</dataflow>
<dataflow id="406" from="e" to="e_5" fromId="60" toId="63">
</dataflow>
<dataflow id="407" from="stg_352" to="e_5" fromId="352" toId="63">
</dataflow>
<dataflow id="408" from="exitcond3" to="stg_64" fromId="61" toId="64">
</dataflow>
<dataflow id="409" from="e" to="tmp_7_cast" fromId="60" toId="65">
</dataflow>
<dataflow id="410" from="tmp_4" to="tmp_8" fromId="56" toId="66">
</dataflow>
<dataflow id="411" from="tmp_7_cast" to="tmp_8" fromId="65" toId="66">
</dataflow>
<dataflow id="412" from="tmp_8" to="tmp_9" fromId="66" toId="67">
</dataflow>
<dataflow id="413" from="in_data_V" to="in_data_V_addr" fromId="303" toId="68">
</dataflow>
<dataflow id="414" from="stg_331" to="in_data_V_addr" fromId="331" toId="68">
</dataflow>
<dataflow id="415" from="tmp_9" to="in_data_V_addr" fromId="67" toId="68">
</dataflow>
<dataflow id="416" from="in_data_V_addr" to="in_data_V_load" fromId="68" toId="69">
</dataflow>
<dataflow id="417" from="e" to="tmp_trn_cast" fromId="60" toId="70">
</dataflow>
<dataflow id="418" from="matrix_addr9_cast" to="matrix_addr1" fromId="58" toId="71">
</dataflow>
<dataflow id="419" from="tmp_trn_cast" to="matrix_addr1" fromId="70" toId="71">
</dataflow>
<dataflow id="421" from="_ssdm_op_SpecRegionEnd" to="empty_4" fromId="420" toId="72">
</dataflow>
<dataflow id="422" from="p_str1" to="empty_4" fromId="380" toId="72">
</dataflow>
<dataflow id="423" from="tmp_6" to="empty_4" fromId="54" toId="72">
</dataflow>
<dataflow id="424" from="_ssdm_op_SpecLoopName" to="stg_74" fromId="355" toId="74">
</dataflow>
<dataflow id="426" from="p_str2" to="stg_74" fromId="425" toId="74">
</dataflow>
<dataflow id="427" from="in_data_V_addr" to="in_data_V_load" fromId="68" toId="75">
</dataflow>
<dataflow id="428" from="matrix_addr1" to="tmp_15" fromId="71" toId="76">
</dataflow>
<dataflow id="429" from="matrix" to="matrix_addr" fromId="309" toId="77">
</dataflow>
<dataflow id="430" from="stg_331" to="matrix_addr" fromId="331" toId="77">
</dataflow>
<dataflow id="431" from="tmp_15" to="matrix_addr" fromId="76" toId="77">
</dataflow>
<dataflow id="432" from="in_data_V_load" to="stg_78" fromId="75" toId="78">
</dataflow>
<dataflow id="433" from="matrix_addr" to="stg_78" fromId="77" toId="78">
</dataflow>
<dataflow id="434" from="_ssdm_op_SpecLoopName" to="stg_80" fromId="355" toId="80">
</dataflow>
<dataflow id="436" from="p_str3" to="stg_80" fromId="435" toId="80">
</dataflow>
<dataflow id="437" from="_ssdm_op_SpecRegionBegin" to="tmp_3" fromId="382" toId="81">
</dataflow>
<dataflow id="438" from="p_str3" to="tmp_3" fromId="435" toId="81">
</dataflow>
<dataflow id="439" from="stg_337" to="i_2" fromId="337" toId="83">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="440" from="stg_82" to="i_2" fromId="82" toId="83">
</dataflow>
<dataflow id="441" from="i_14" to="i_2" fromId="86" toId="83">
<BackEdge/>
<condition id="201">
<or_exp><and_exp><literal name="vector_load" val="0"/>
</and_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="442" from="stg_111" to="i_2" fromId="111" toId="83">
<BackEdge/>
</dataflow>
<dataflow id="443" from="i_2" to="exitcond4" fromId="83" toId="84">
</dataflow>
<dataflow id="444" from="stg_343" to="exitcond4" fromId="343" toId="84">
</dataflow>
<dataflow id="445" from="_ssdm_op_SpecLoopTripCount" to="empty_5" fromId="345" toId="85">
</dataflow>
<dataflow id="446" from="stg_347" to="empty_5" fromId="347" toId="85">
</dataflow>
<dataflow id="447" from="stg_347" to="empty_5" fromId="347" toId="85">
</dataflow>
<dataflow id="448" from="stg_347" to="empty_5" fromId="347" toId="85">
</dataflow>
<dataflow id="449" from="i_2" to="i_14" fromId="83" toId="86">
</dataflow>
<dataflow id="450" from="stg_352" to="i_14" fromId="352" toId="86">
</dataflow>
<dataflow id="451" from="exitcond4" to="stg_87" fromId="84" toId="87">
</dataflow>
<dataflow id="452" from="i_2" to="tmp_2" fromId="83" toId="88">
</dataflow>
<dataflow id="453" from="vector" to="vector_addr_2" fromId="308" toId="89">
</dataflow>
<dataflow id="454" from="stg_331" to="vector_addr_2" fromId="331" toId="89">
</dataflow>
<dataflow id="455" from="tmp_2" to="vector_addr_2" fromId="88" toId="89">
</dataflow>
<dataflow id="456" from="vector_addr_2" to="vector_load" fromId="89" toId="90">
</dataflow>
<dataflow id="457" from="_ssdm_op_SpecLoopName" to="stg_91" fromId="355" toId="91">
</dataflow>
<dataflow id="459" from="p_str4" to="stg_91" fromId="458" toId="91">
</dataflow>
<dataflow id="460" from="_ssdm_op_SpecRegionBegin" to="tmp_7" fromId="382" toId="92">
</dataflow>
<dataflow id="461" from="p_str4" to="tmp_7" fromId="458" toId="92">
</dataflow>
<dataflow id="462" from="vector_addr_2" to="vector_load" fromId="89" toId="93">
</dataflow>
<dataflow id="463" from="vector_load" to="stg_94" fromId="93" toId="94">
</dataflow>
<dataflow id="464" from="i_2" to="tmp_2_trn_cast" fromId="83" toId="95">
</dataflow>
<dataflow id="465" from="e_6" to="e_1" fromId="100" toId="97">
<BackEdge/>
<condition id="202">
<or_exp><and_exp><literal name="vector_load" val="1"/>
<literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="466" from="stg_109" to="e_1" fromId="109" toId="97">
<BackEdge/>
</dataflow>
<dataflow id="467" from="stg_337" to="e_1" fromId="337" toId="97">
<condition id="203">
<or_exp><and_exp><literal name="vector_load" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="468" from="stg_96" to="e_1" fromId="96" toId="97">
</dataflow>
<dataflow id="469" from="e_1" to="exitcond6" fromId="97" toId="98">
</dataflow>
<dataflow id="470" from="stg_343" to="exitcond6" fromId="343" toId="98">
</dataflow>
<dataflow id="471" from="_ssdm_op_SpecLoopTripCount" to="empty_6" fromId="345" toId="99">
</dataflow>
<dataflow id="472" from="stg_347" to="empty_6" fromId="347" toId="99">
</dataflow>
<dataflow id="473" from="stg_347" to="empty_6" fromId="347" toId="99">
</dataflow>
<dataflow id="474" from="stg_347" to="empty_6" fromId="347" toId="99">
</dataflow>
<dataflow id="475" from="e_1" to="e_6" fromId="97" toId="100">
</dataflow>
<dataflow id="476" from="stg_352" to="e_6" fromId="352" toId="100">
</dataflow>
<dataflow id="477" from="exitcond6" to="stg_101" fromId="98" toId="101">
</dataflow>
<dataflow id="478" from="_ssdm_op_SpecLoopName" to="stg_102" fromId="355" toId="102">
</dataflow>
<dataflow id="480" from="p_str5" to="stg_102" fromId="479" toId="102">
</dataflow>
<dataflow id="481" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="tmp_27" fromId="391" toId="103">
</dataflow>
<dataflow id="482" from="e_1" to="tmp_27" fromId="97" toId="103">
</dataflow>
<dataflow id="483" from="stg_389" to="tmp_27" fromId="389" toId="103">
</dataflow>
<dataflow id="484" from="tmp_27" to="matrix_addr7_cast" fromId="103" toId="104">
</dataflow>
<dataflow id="485" from="matrix_addr7_cast" to="matrix_addr8" fromId="104" toId="105">
</dataflow>
<dataflow id="486" from="tmp_2_trn_cast" to="matrix_addr8" fromId="95" toId="105">
</dataflow>
<dataflow id="487" from="matrix_addr8" to="tmp_28" fromId="105" toId="106">
</dataflow>
<dataflow id="488" from="matrix" to="matrix_addr_1" fromId="309" toId="107">
</dataflow>
<dataflow id="489" from="stg_331" to="matrix_addr_1" fromId="331" toId="107">
</dataflow>
<dataflow id="490" from="tmp_28" to="matrix_addr_1" fromId="106" toId="107">
</dataflow>
<dataflow id="492" from="stg_491" to="stg_108" fromId="491" toId="108">
</dataflow>
<dataflow id="493" from="matrix_addr_1" to="stg_108" fromId="107" toId="108">
</dataflow>
<dataflow id="494" from="_ssdm_op_SpecRegionEnd" to="empty_7" fromId="420" toId="110">
</dataflow>
<dataflow id="495" from="p_str4" to="empty_7" fromId="458" toId="110">
</dataflow>
<dataflow id="496" from="tmp_7" to="empty_7" fromId="92" toId="110">
</dataflow>
<dataflow id="497" from="i_10" to="i_3" fromId="116" toId="112">
<BackEdge/>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="498" from="stg_146" to="i_3" fromId="146" toId="112">
<BackEdge/>
</dataflow>
<dataflow id="499" from="stg_337" to="i_3" fromId="337" toId="112">
<condition id="205">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="500" from="stg_87" to="i_3" fromId="87" toId="112">
</dataflow>
<dataflow id="501" from="min_3" to="min" fromId="144" toId="113">
<BackEdge/>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="502" from="stg_146" to="min" fromId="146" toId="113">
<BackEdge/>
</dataflow>
<dataflow id="503" from="stg_491" to="min" fromId="491" toId="113">
<condition id="207">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="504" from="stg_87" to="min" fromId="87" toId="113">
</dataflow>
<dataflow id="505" from="i_3" to="exitcond5" fromId="112" toId="114">
</dataflow>
<dataflow id="506" from="stg_343" to="exitcond5" fromId="343" toId="114">
</dataflow>
<dataflow id="507" from="_ssdm_op_SpecLoopTripCount" to="empty_8" fromId="345" toId="115">
</dataflow>
<dataflow id="508" from="stg_347" to="empty_8" fromId="347" toId="115">
</dataflow>
<dataflow id="509" from="stg_347" to="empty_8" fromId="347" toId="115">
</dataflow>
<dataflow id="510" from="stg_347" to="empty_8" fromId="347" toId="115">
</dataflow>
<dataflow id="511" from="i_3" to="i_10" fromId="112" toId="116">
</dataflow>
<dataflow id="512" from="stg_352" to="i_10" fromId="352" toId="116">
</dataflow>
<dataflow id="513" from="exitcond5" to="stg_117" fromId="114" toId="117">
</dataflow>
<dataflow id="514" from="i_3" to="tmp_10" fromId="112" toId="118">
</dataflow>
<dataflow id="515" from="vector" to="vector_addr_3" fromId="308" toId="119">
</dataflow>
<dataflow id="516" from="stg_331" to="vector_addr_3" fromId="331" toId="119">
</dataflow>
<dataflow id="517" from="tmp_10" to="vector_addr_3" fromId="118" toId="119">
</dataflow>
<dataflow id="518" from="vector_addr_3" to="vector_load_1" fromId="119" toId="120">
</dataflow>
<dataflow id="519" from="_ssdm_op_SpecLoopName" to="stg_121" fromId="355" toId="121">
</dataflow>
<dataflow id="521" from="p_str6" to="stg_121" fromId="520" toId="121">
</dataflow>
<dataflow id="522" from="_ssdm_op_SpecRegionBegin" to="tmp_s" fromId="382" toId="122">
</dataflow>
<dataflow id="523" from="p_str6" to="tmp_s" fromId="520" toId="122">
</dataflow>
<dataflow id="524" from="vector_addr_3" to="vector_load_1" fromId="119" toId="123">
</dataflow>
<dataflow id="525" from="vector_load_1" to="stg_124" fromId="123" toId="124">
</dataflow>
<dataflow id="526" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="tmp_18" fromId="391" toId="125">
</dataflow>
<dataflow id="527" from="i_3" to="tmp_18" fromId="112" toId="125">
</dataflow>
<dataflow id="528" from="stg_389" to="tmp_18" fromId="389" toId="125">
</dataflow>
<dataflow id="529" from="tmp_18" to="matrix_addr5_cast" fromId="125" toId="126">
</dataflow>
<dataflow id="530" from="e_7" to="e_2" fromId="132" toId="128">
<BackEdge/>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="531" from="stg_143" to="e_2" fromId="143" toId="128">
<BackEdge/>
</dataflow>
<dataflow id="532" from="stg_337" to="e_2" fromId="337" toId="128">
<condition id="209">
<or_exp><and_exp><literal name="vector_load_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="533" from="stg_127" to="e_2" fromId="127" toId="128">
</dataflow>
<dataflow id="534" from="min_4_min_1" to="min_1" fromId="142" toId="129">
<BackEdge/>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="535" from="stg_143" to="min_1" fromId="143" toId="129">
<BackEdge/>
</dataflow>
<dataflow id="536" from="min" to="min_1" fromId="113" toId="129">
<condition id="211">
<or_exp><and_exp><literal name="vector_load_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="537" from="stg_127" to="min_1" fromId="127" toId="129">
</dataflow>
<dataflow id="538" from="e_2" to="exitcond8" fromId="128" toId="130">
</dataflow>
<dataflow id="539" from="stg_343" to="exitcond8" fromId="343" toId="130">
</dataflow>
<dataflow id="540" from="_ssdm_op_SpecLoopTripCount" to="empty_9" fromId="345" toId="131">
</dataflow>
<dataflow id="541" from="stg_347" to="empty_9" fromId="347" toId="131">
</dataflow>
<dataflow id="542" from="stg_347" to="empty_9" fromId="347" toId="131">
</dataflow>
<dataflow id="543" from="stg_347" to="empty_9" fromId="347" toId="131">
</dataflow>
<dataflow id="544" from="e_2" to="e_7" fromId="128" toId="132">
</dataflow>
<dataflow id="545" from="stg_352" to="e_7" fromId="352" toId="132">
</dataflow>
<dataflow id="546" from="exitcond8" to="stg_133" fromId="130" toId="133">
</dataflow>
<dataflow id="547" from="e_2" to="tmp_15_trn_cast" fromId="128" toId="134">
</dataflow>
<dataflow id="548" from="matrix_addr5_cast" to="matrix_addr6" fromId="126" toId="135">
</dataflow>
<dataflow id="549" from="tmp_15_trn_cast" to="matrix_addr6" fromId="134" toId="135">
</dataflow>
<dataflow id="550" from="matrix_addr6" to="tmp_30" fromId="135" toId="136">
</dataflow>
<dataflow id="551" from="matrix" to="matrix_addr_2" fromId="309" toId="137">
</dataflow>
<dataflow id="552" from="stg_331" to="matrix_addr_2" fromId="331" toId="137">
</dataflow>
<dataflow id="553" from="tmp_30" to="matrix_addr_2" fromId="136" toId="137">
</dataflow>
<dataflow id="554" from="matrix_addr_2" to="min_2" fromId="137" toId="138">
</dataflow>
<dataflow id="555" from="_ssdm_op_SpecLoopName" to="stg_139" fromId="355" toId="139">
</dataflow>
<dataflow id="557" from="p_str7" to="stg_139" fromId="556" toId="139">
</dataflow>
<dataflow id="558" from="matrix_addr_2" to="min_2" fromId="137" toId="140">
</dataflow>
<dataflow id="559" from="min_2" to="tmp_14" fromId="140" toId="141">
</dataflow>
<dataflow id="560" from="min_1" to="tmp_14" fromId="129" toId="141">
</dataflow>
<dataflow id="561" from="tmp_14" to="min_4_min_1" fromId="141" toId="142">
</dataflow>
<dataflow id="562" from="min_2" to="min_4_min_1" fromId="140" toId="142">
</dataflow>
<dataflow id="563" from="min_1" to="min_4_min_1" fromId="129" toId="142">
</dataflow>
<dataflow id="564" from="min" to="min_3" fromId="113" toId="144">
<condition id="212">
<or_exp><and_exp><literal name="vector_load_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="565" from="stg_124" to="min_3" fromId="124" toId="144">
</dataflow>
<dataflow id="566" from="min_1" to="min_3" fromId="129" toId="144">
<condition id="213">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="567" from="stg_133" to="min_3" fromId="133" toId="144">
</dataflow>
<dataflow id="568" from="_ssdm_op_SpecRegionEnd" to="empty_10" fromId="420" toId="145">
</dataflow>
<dataflow id="569" from="p_str6" to="empty_10" fromId="520" toId="145">
</dataflow>
<dataflow id="570" from="tmp_s" to="empty_10" fromId="122" toId="145">
</dataflow>
<dataflow id="571" from="i_11" to="i_4" fromId="150" toId="147">
<BackEdge/>
<condition id="214">
<or_exp><and_exp><literal name="vector_load_2" val="0"/>
</and_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="572" from="stg_173" to="i_4" fromId="173" toId="147">
<BackEdge/>
</dataflow>
<dataflow id="573" from="stg_337" to="i_4" fromId="337" toId="147">
<condition id="215">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="574" from="stg_117" to="i_4" fromId="117" toId="147">
</dataflow>
<dataflow id="575" from="i_4" to="exitcond7" fromId="147" toId="148">
</dataflow>
<dataflow id="576" from="stg_343" to="exitcond7" fromId="343" toId="148">
</dataflow>
<dataflow id="577" from="_ssdm_op_SpecLoopTripCount" to="empty_11" fromId="345" toId="149">
</dataflow>
<dataflow id="578" from="stg_347" to="empty_11" fromId="347" toId="149">
</dataflow>
<dataflow id="579" from="stg_347" to="empty_11" fromId="347" toId="149">
</dataflow>
<dataflow id="580" from="stg_347" to="empty_11" fromId="347" toId="149">
</dataflow>
<dataflow id="581" from="i_4" to="i_11" fromId="147" toId="150">
</dataflow>
<dataflow id="582" from="stg_352" to="i_11" fromId="352" toId="150">
</dataflow>
<dataflow id="583" from="exitcond7" to="stg_151" fromId="148" toId="151">
</dataflow>
<dataflow id="584" from="i_4" to="tmp_13" fromId="147" toId="152">
</dataflow>
<dataflow id="585" from="vector" to="vector_addr_4" fromId="308" toId="153">
</dataflow>
<dataflow id="586" from="stg_331" to="vector_addr_4" fromId="331" toId="153">
</dataflow>
<dataflow id="587" from="tmp_13" to="vector_addr_4" fromId="152" toId="153">
</dataflow>
<dataflow id="588" from="vector_addr_4" to="vector_load_2" fromId="153" toId="154">
</dataflow>
<dataflow id="589" from="_ssdm_op_SpecLoopName" to="stg_155" fromId="355" toId="155">
</dataflow>
<dataflow id="591" from="p_str8" to="stg_155" fromId="590" toId="155">
</dataflow>
<dataflow id="592" from="_ssdm_op_SpecRegionBegin" to="tmp_11" fromId="382" toId="156">
</dataflow>
<dataflow id="593" from="p_str8" to="tmp_11" fromId="590" toId="156">
</dataflow>
<dataflow id="594" from="vector_addr_4" to="vector_load_2" fromId="153" toId="157">
</dataflow>
<dataflow id="595" from="vector_load_2" to="stg_158" fromId="157" toId="158">
</dataflow>
<dataflow id="596" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="tmp_26" fromId="391" toId="159">
</dataflow>
<dataflow id="597" from="i_4" to="tmp_26" fromId="147" toId="159">
</dataflow>
<dataflow id="598" from="stg_389" to="tmp_26" fromId="389" toId="159">
</dataflow>
<dataflow id="599" from="tmp_26" to="matrix_addr3_cast" fromId="159" toId="160">
</dataflow>
<dataflow id="600" from="e_8" to="e_3" fromId="165" toId="162">
<BackEdge/>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="601" from="stg_178" to="e_3" fromId="178" toId="162">
<BackEdge/>
</dataflow>
<dataflow id="602" from="stg_337" to="e_3" fromId="337" toId="162">
<condition id="217">
<or_exp><and_exp><literal name="vector_load_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="603" from="stg_161" to="e_3" fromId="161" toId="162">
</dataflow>
<dataflow id="604" from="e_3" to="exitcond10" fromId="162" toId="163">
</dataflow>
<dataflow id="605" from="stg_343" to="exitcond10" fromId="343" toId="163">
</dataflow>
<dataflow id="606" from="_ssdm_op_SpecLoopTripCount" to="empty_12" fromId="345" toId="164">
</dataflow>
<dataflow id="607" from="stg_347" to="empty_12" fromId="347" toId="164">
</dataflow>
<dataflow id="608" from="stg_347" to="empty_12" fromId="347" toId="164">
</dataflow>
<dataflow id="609" from="stg_347" to="empty_12" fromId="347" toId="164">
</dataflow>
<dataflow id="610" from="e_3" to="e_8" fromId="162" toId="165">
</dataflow>
<dataflow id="611" from="stg_352" to="e_8" fromId="352" toId="165">
</dataflow>
<dataflow id="612" from="exitcond10" to="stg_166" fromId="163" toId="166">
</dataflow>
<dataflow id="613" from="e_3" to="tmp_20_trn_cast" fromId="162" toId="167">
</dataflow>
<dataflow id="614" from="matrix_addr3_cast" to="matrix_addr4" fromId="160" toId="168">
</dataflow>
<dataflow id="615" from="tmp_20_trn_cast" to="matrix_addr4" fromId="167" toId="168">
</dataflow>
<dataflow id="616" from="matrix_addr4" to="tmp_31" fromId="168" toId="169">
</dataflow>
<dataflow id="617" from="matrix" to="matrix_addr_3" fromId="309" toId="170">
</dataflow>
<dataflow id="618" from="stg_331" to="matrix_addr_3" fromId="331" toId="170">
</dataflow>
<dataflow id="619" from="tmp_31" to="matrix_addr_3" fromId="169" toId="170">
</dataflow>
<dataflow id="620" from="matrix_addr_3" to="matrix_load" fromId="170" toId="171">
</dataflow>
<dataflow id="621" from="_ssdm_op_SpecRegionEnd" to="empty_13" fromId="420" toId="172">
</dataflow>
<dataflow id="622" from="p_str8" to="empty_13" fromId="590" toId="172">
</dataflow>
<dataflow id="623" from="tmp_11" to="empty_13" fromId="156" toId="172">
</dataflow>
<dataflow id="624" from="_ssdm_op_SpecLoopName" to="stg_174" fromId="355" toId="174">
</dataflow>
<dataflow id="626" from="p_str9" to="stg_174" fromId="625" toId="174">
</dataflow>
<dataflow id="627" from="matrix_addr_3" to="matrix_load" fromId="170" toId="175">
</dataflow>
<dataflow id="628" from="matrix_load" to="tmp_19" fromId="175" toId="176">
</dataflow>
<dataflow id="629" from="min" to="tmp_19" fromId="113" toId="176">
</dataflow>
<dataflow id="630" from="tmp_19" to="stg_177" fromId="176" toId="177">
</dataflow>
<dataflow id="631" from="matrix_addr_3" to="stg_177" fromId="170" toId="177">
</dataflow>
<dataflow id="632" from="i_12" to="i_5" fromId="182" toId="179">
<BackEdge/>
<condition id="218">
<or_exp><and_exp><literal name="vector_load_3" val="0"/>
</and_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="633" from="stg_205" to="i_5" fromId="205" toId="179">
<BackEdge/>
</dataflow>
<dataflow id="634" from="stg_337" to="i_5" fromId="337" toId="179">
<condition id="219">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="635" from="stg_151" to="i_5" fromId="151" toId="179">
</dataflow>
<dataflow id="636" from="i_5" to="exitcond9" fromId="179" toId="180">
</dataflow>
<dataflow id="637" from="stg_343" to="exitcond9" fromId="343" toId="180">
</dataflow>
<dataflow id="638" from="_ssdm_op_SpecLoopTripCount" to="empty_14" fromId="345" toId="181">
</dataflow>
<dataflow id="639" from="stg_347" to="empty_14" fromId="347" toId="181">
</dataflow>
<dataflow id="640" from="stg_347" to="empty_14" fromId="347" toId="181">
</dataflow>
<dataflow id="641" from="stg_347" to="empty_14" fromId="347" toId="181">
</dataflow>
<dataflow id="642" from="i_5" to="i_12" fromId="179" toId="182">
</dataflow>
<dataflow id="643" from="stg_352" to="i_12" fromId="352" toId="182">
</dataflow>
<dataflow id="644" from="exitcond9" to="stg_183" fromId="180" toId="183">
</dataflow>
<dataflow id="645" from="i_5" to="tmp_17" fromId="179" toId="184">
</dataflow>
<dataflow id="646" from="vector" to="vector_addr_5" fromId="308" toId="185">
</dataflow>
<dataflow id="647" from="stg_331" to="vector_addr_5" fromId="331" toId="185">
</dataflow>
<dataflow id="648" from="tmp_17" to="vector_addr_5" fromId="184" toId="185">
</dataflow>
<dataflow id="649" from="vector_addr_5" to="vector_load_3" fromId="185" toId="186">
</dataflow>
<dataflow id="650" from="_ssdm_op_SpecLoopName" to="stg_187" fromId="355" toId="187">
</dataflow>
<dataflow id="652" from="p_str10" to="stg_187" fromId="651" toId="187">
</dataflow>
<dataflow id="653" from="_ssdm_op_SpecRegionBegin" to="tmp_16" fromId="382" toId="188">
</dataflow>
<dataflow id="654" from="p_str10" to="tmp_16" fromId="651" toId="188">
</dataflow>
<dataflow id="655" from="vector_addr_5" to="vector_load_3" fromId="185" toId="189">
</dataflow>
<dataflow id="656" from="vector_load_3" to="stg_190" fromId="189" toId="190">
</dataflow>
<dataflow id="657" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="tmp_29" fromId="391" toId="191">
</dataflow>
<dataflow id="658" from="i_5" to="tmp_29" fromId="179" toId="191">
</dataflow>
<dataflow id="659" from="stg_389" to="tmp_29" fromId="389" toId="191">
</dataflow>
<dataflow id="660" from="tmp_29" to="matrix_addr1_cast" fromId="191" toId="192">
</dataflow>
<dataflow id="661" from="e_9" to="e_4" fromId="197" toId="194">
<BackEdge/>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="662" from="stg_216" to="e_4" fromId="216" toId="194">
<BackEdge/>
</dataflow>
<dataflow id="663" from="stg_337" to="e_4" fromId="337" toId="194">
<condition id="221">
<or_exp><and_exp><literal name="vector_load_3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="664" from="stg_193" to="e_4" fromId="193" toId="194">
</dataflow>
<dataflow id="665" from="e_4" to="exitcond11" fromId="194" toId="195">
</dataflow>
<dataflow id="666" from="stg_343" to="exitcond11" fromId="343" toId="195">
</dataflow>
<dataflow id="667" from="_ssdm_op_SpecLoopTripCount" to="empty_15" fromId="345" toId="196">
</dataflow>
<dataflow id="668" from="stg_347" to="empty_15" fromId="347" toId="196">
</dataflow>
<dataflow id="669" from="stg_347" to="empty_15" fromId="347" toId="196">
</dataflow>
<dataflow id="670" from="stg_347" to="empty_15" fromId="347" toId="196">
</dataflow>
<dataflow id="671" from="e_4" to="e_9" fromId="194" toId="197">
</dataflow>
<dataflow id="672" from="stg_352" to="e_9" fromId="352" toId="197">
</dataflow>
<dataflow id="673" from="exitcond11" to="stg_198" fromId="195" toId="198">
</dataflow>
<dataflow id="674" from="e_4" to="tmp_24_trn_cast" fromId="194" toId="199">
</dataflow>
<dataflow id="675" from="matrix_addr1_cast" to="matrix_addr2" fromId="192" toId="200">
</dataflow>
<dataflow id="676" from="tmp_24_trn_cast" to="matrix_addr2" fromId="199" toId="200">
</dataflow>
<dataflow id="677" from="matrix_addr2" to="tmp_32" fromId="200" toId="201">
</dataflow>
<dataflow id="678" from="matrix" to="matrix_addr_4" fromId="309" toId="202">
</dataflow>
<dataflow id="679" from="stg_331" to="matrix_addr_4" fromId="331" toId="202">
</dataflow>
<dataflow id="680" from="tmp_32" to="matrix_addr_4" fromId="201" toId="202">
</dataflow>
<dataflow id="681" from="matrix_addr_4" to="matrix_load_1" fromId="202" toId="203">
</dataflow>
<dataflow id="682" from="_ssdm_op_SpecRegionEnd" to="empty_16" fromId="420" toId="204">
</dataflow>
<dataflow id="683" from="p_str10" to="empty_16" fromId="651" toId="204">
</dataflow>
<dataflow id="684" from="tmp_16" to="empty_16" fromId="188" toId="204">
</dataflow>
<dataflow id="685" from="_ssdm_op_SpecLoopName" to="stg_206" fromId="355" toId="206">
</dataflow>
<dataflow id="687" from="p_str11" to="stg_206" fromId="686" toId="206">
</dataflow>
<dataflow id="688" from="e_4" to="tmp_23" fromId="194" toId="207">
</dataflow>
<dataflow id="689" from="matrix_addr_4" to="matrix_load_1" fromId="202" toId="208">
</dataflow>
<dataflow id="690" from="matrix_load_1" to="tmp_24" fromId="208" toId="209">
</dataflow>
<dataflow id="692" from="stg_691" to="tmp_24" fromId="691" toId="209">
</dataflow>
<dataflow id="693" from="tmp_24" to="stg_210" fromId="209" toId="210">
</dataflow>
<dataflow id="694" from="vector" to="vector_addr_7" fromId="308" toId="211">
</dataflow>
<dataflow id="695" from="stg_331" to="vector_addr_7" fromId="331" toId="211">
</dataflow>
<dataflow id="696" from="tmp_23" to="vector_addr_7" fromId="207" toId="211">
</dataflow>
<dataflow id="697" from="stg_334" to="stg_212" fromId="334" toId="212">
</dataflow>
<dataflow id="698" from="vector_addr_7" to="stg_212" fromId="211" toId="212">
</dataflow>
<dataflow id="699" from="result" to="result_addr_1" fromId="310" toId="213">
</dataflow>
<dataflow id="700" from="stg_331" to="result_addr_1" fromId="331" toId="213">
</dataflow>
<dataflow id="701" from="tmp_23" to="result_addr_1" fromId="207" toId="213">
</dataflow>
<dataflow id="702" from="i_5" to="stg_214" fromId="179" toId="214">
</dataflow>
<dataflow id="703" from="result_addr_1" to="stg_214" fromId="213" toId="214">
</dataflow>
<dataflow id="704" from="i_16" to="i_6" fromId="226" toId="217">
<BackEdge/>
<condition id="222">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
<literal name="vector_load_4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="705" from="stg_227" to="i_6" fromId="227" toId="217">
<BackEdge/>
</dataflow>
<dataflow id="706" from="stg_352" to="i_6" fromId="352" toId="217">
<condition id="223">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="707" from="stg_183" to="i_6" fromId="183" toId="217">
</dataflow>
<dataflow id="709" from="_ssdm_op_BitSelect.i1.i4.i32" to="tmp_20" fromId="708" toId="218">
</dataflow>
<dataflow id="710" from="i_6" to="tmp_20" fromId="217" toId="218">
</dataflow>
<dataflow id="712" from="stg_711" to="tmp_20" fromId="711" toId="218">
</dataflow>
<dataflow id="713" from="tmp_20" to="stg_219" fromId="218" toId="219">
</dataflow>
<dataflow id="714" from="i_6" to="tmp_21" fromId="217" toId="220">
</dataflow>
<dataflow id="715" from="vector" to="vector_addr_6" fromId="308" toId="221">
</dataflow>
<dataflow id="716" from="stg_331" to="vector_addr_6" fromId="331" toId="221">
</dataflow>
<dataflow id="717" from="tmp_21" to="vector_addr_6" fromId="220" toId="221">
</dataflow>
<dataflow id="718" from="vector_addr_6" to="vector_load_4" fromId="221" toId="222">
</dataflow>
<dataflow id="719" from="_ssdm_op_SpecLoopName" to="stg_223" fromId="355" toId="223">
</dataflow>
<dataflow id="721" from="p_str12" to="stg_223" fromId="720" toId="223">
</dataflow>
<dataflow id="722" from="vector_addr_6" to="vector_load_4" fromId="221" toId="224">
</dataflow>
<dataflow id="723" from="vector_load_4" to="stg_225" fromId="224" toId="225">
</dataflow>
<dataflow id="724" from="i_6" to="i_16" fromId="217" toId="226">
</dataflow>
<dataflow id="725" from="stg_352" to="i_16" fromId="352" toId="226">
</dataflow>
<dataflow id="726" from="i_6" to="tmp_22" fromId="217" toId="228">
</dataflow>
<dataflow id="728" from="stg_727" to="tmp_22" fromId="727" toId="228">
</dataflow>
<dataflow id="729" from="tmp_22" to="stg_229" fromId="228" toId="229">
</dataflow>
<dataflow id="730" from="_ssdm_op_SpecRegionEnd" to="empty_17" fromId="420" toId="230">
</dataflow>
<dataflow id="731" from="p_str3" to="empty_17" fromId="435" toId="230">
</dataflow>
<dataflow id="732" from="tmp_3" to="empty_17" fromId="81" toId="230">
</dataflow>
<dataflow id="733" from="i_17" to="i_7" fromId="235" toId="232">
<BackEdge/>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="734" from="stg_249" to="i_7" fromId="249" toId="232">
<BackEdge/>
</dataflow>
<dataflow id="735" from="stg_337" to="i_7" fromId="337" toId="232">
<condition id="225">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp><and_exp><literal name="tmp_22" val="1"/>
<literal name="vector_load_4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="736" from="stg_229" to="i_7" fromId="229" toId="232">
</dataflow>
<dataflow id="737" from="i_7" to="exitcond" fromId="232" toId="233">
</dataflow>
<dataflow id="738" from="stg_343" to="exitcond" fromId="343" toId="233">
</dataflow>
<dataflow id="739" from="_ssdm_op_SpecLoopTripCount" to="empty_18" fromId="345" toId="234">
</dataflow>
<dataflow id="740" from="stg_347" to="empty_18" fromId="347" toId="234">
</dataflow>
<dataflow id="741" from="stg_347" to="empty_18" fromId="347" toId="234">
</dataflow>
<dataflow id="742" from="stg_347" to="empty_18" fromId="347" toId="234">
</dataflow>
<dataflow id="743" from="i_7" to="i_17" fromId="232" toId="235">
</dataflow>
<dataflow id="744" from="stg_352" to="i_17" fromId="352" toId="235">
</dataflow>
<dataflow id="745" from="exitcond" to="stg_236" fromId="233" toId="236">
</dataflow>
<dataflow id="746" from="i_7" to="tmp_25" fromId="232" toId="237">
</dataflow>
<dataflow id="747" from="result" to="result_addr" fromId="310" toId="238">
</dataflow>
<dataflow id="748" from="stg_331" to="result_addr" fromId="331" toId="238">
</dataflow>
<dataflow id="749" from="tmp_25" to="result_addr" fromId="237" toId="238">
</dataflow>
<dataflow id="750" from="result_addr" to="result_load" fromId="238" toId="239">
</dataflow>
<dataflow id="751" from="out_last_V" to="out_last_V_addr" fromId="307" toId="240">
</dataflow>
<dataflow id="752" from="stg_331" to="out_last_V_addr" fromId="331" toId="240">
</dataflow>
<dataflow id="753" from="tmp_25" to="out_last_V_addr" fromId="237" toId="240">
</dataflow>
<dataflow id="754" from="i_7" to="not_tmp_s" fromId="232" toId="241">
</dataflow>
<dataflow id="755" from="stg_727" to="not_tmp_s" fromId="727" toId="241">
</dataflow>
<dataflow id="756" from="not_tmp_s" to="stg_242" fromId="241" toId="242">
</dataflow>
<dataflow id="757" from="out_last_V_addr" to="stg_242" fromId="240" toId="242">
</dataflow>
<dataflow id="758" from="_ssdm_op_SpecLoopName" to="stg_244" fromId="355" toId="244">
</dataflow>
<dataflow id="760" from="p_str13" to="stg_244" fromId="759" toId="244">
</dataflow>
<dataflow id="761" from="result_addr" to="result_load" fromId="238" toId="245">
</dataflow>
<dataflow id="762" from="result_load" to="val_assign" fromId="245" toId="246">
</dataflow>
<dataflow id="763" from="out_data_V" to="out_data_V_addr" fromId="306" toId="247">
</dataflow>
<dataflow id="764" from="stg_331" to="out_data_V_addr" fromId="331" toId="247">
</dataflow>
<dataflow id="765" from="tmp_25" to="out_data_V_addr" fromId="237" toId="247">
</dataflow>
<dataflow id="766" from="val_assign" to="stg_248" fromId="246" toId="248">
</dataflow>
<dataflow id="767" from="out_data_V_addr" to="stg_248" fromId="247" toId="248">
</dataflow>
<dataflow id="768" from="exitcond1" to="stg_2" fromId="39" toId="2">
</dataflow>
<dataflow id="769" from="exitcond2" to="stg_3" fromId="49" toId="3">
</dataflow>
<dataflow id="770" from="exitcond3" to="stg_4" fromId="61" toId="4">
</dataflow>
<dataflow id="771" from="exitcond4" to="stg_7" fromId="84" toId="7">
</dataflow>
<dataflow id="772" from="vector_load" to="stg_8" fromId="93" toId="8">
</dataflow>
<dataflow id="773" from="vector_load" to="stg_9" fromId="93" toId="9">
</dataflow>
<dataflow id="774" from="exitcond6" to="stg_9" fromId="98" toId="9">
</dataflow>
<dataflow id="775" from="exitcond5" to="stg_10" fromId="114" toId="10">
</dataflow>
<dataflow id="776" from="vector_load_1" to="stg_11" fromId="123" toId="11">
</dataflow>
<dataflow id="777" from="exitcond8" to="stg_12" fromId="130" toId="12">
</dataflow>
<dataflow id="778" from="exitcond7" to="stg_15" fromId="148" toId="15">
</dataflow>
<dataflow id="779" from="vector_load_2" to="stg_16" fromId="157" toId="16">
</dataflow>
<dataflow id="780" from="vector_load_2" to="stg_17" fromId="157" toId="17">
</dataflow>
<dataflow id="781" from="exitcond10" to="stg_17" fromId="163" toId="17">
</dataflow>
<dataflow id="782" from="exitcond9" to="stg_19" fromId="180" toId="19">
</dataflow>
<dataflow id="783" from="vector_load_3" to="stg_20" fromId="189" toId="20">
</dataflow>
<dataflow id="784" from="vector_load_3" to="stg_21" fromId="189" toId="21">
</dataflow>
<dataflow id="785" from="exitcond11" to="stg_21" fromId="195" toId="21">
</dataflow>
<dataflow id="786" from="tmp_24" to="stg_22" fromId="209" toId="22">
</dataflow>
<dataflow id="787" from="tmp_20" to="stg_23" fromId="218" toId="23">
</dataflow>
<dataflow id="788" from="tmp_20" to="stg_24" fromId="218" toId="24">
</dataflow>
<dataflow id="789" from="vector_load_4" to="stg_24" fromId="224" toId="24">
</dataflow>
<dataflow id="790" from="tmp_22" to="stg_24" fromId="228" toId="24">
</dataflow>
<dataflow id="791" from="exitcond" to="stg_25" fromId="233" toId="25">
</dataflow>
</dataflows>


</stg>
