---------- Begin Simulation Statistics ----------
0final_tick== 212434000 == # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
1host_inst_rate== 432971 == # Simulator instruction rate (inst/s)
2host_mem_usage== 730052 == # Number of bytes of host memory used
3host_op_rate== 874238 == # Simulator op (including micro ops) rate (op/s)
4host_seconds== 0.17 == # Real time elapsed on the host
5host_tick_rate== 1270558757 == # Simulator tick rate (ticks/s)
6sim_freq== 1000000000000 == # Frequency of simulated ticks
7sim_insts== 72325 == # Number of instructions simulated
8sim_ops== 146149 == # Number of ops (including micro ops) simulated
9sim_seconds== 0.000212 == # Number of seconds simulated
10sim_ticks== 212434000 == # Number of ticks simulated
11system.cpu.Branches== 16246 == # Number of branches fetched
12system.cpu.committedInsts== 72325 == # Number of instructions committed
13system.cpu.committedOps== 146149 == # Number of ops (including micro ops) committed
14system.cpu.idle_fraction== 0 == # Percentage of idle cycles
15system.cpu.not_idle_fraction== 1 == # Percentage of non-idle cycles
16system.cpu.numCycles== 424868 == # number of cpu cycles simulated
17system.cpu.numWorkItemsCompleted== 0 == # number of work items this cpu completed
18system.cpu.numWorkItemsStarted== 0 == # number of work items this cpu started
19system.cpu.num_busy_cycles== 424868 == # Number of busy cycles
20system.cpu.num_cc_register_reads== 75243 == # number of times the CC registers were read
21system.cpu.num_cc_register_writes== 42795 == # number of times the CC registers were written
22system.cpu.num_conditional_control_insts== 11584 == # number of instructions that are conditional controls
23system.cpu.num_fp_alu_accesses== 3657 == # Number of float alu accesses
24system.cpu.num_fp_insts== 3657 == # number of float instructions
25system.cpu.num_fp_register_reads== 6267 == # number of times the floating registers were read
26system.cpu.num_fp_register_writes== 2651 == # number of times the floating registers were written
27system.cpu.num_func_calls== 3571 == # number of times a function call or return occured
28system.cpu.num_idle_cycles== 0 == # Number of idle cycles
29system.cpu.num_int_alu_accesses== 143489 == # Number of integer alu accesses
30system.cpu.num_int_insts== 143489 == # number of integer instructions
31system.cpu.num_int_register_reads== 275583 == # number of times the integer registers were read
32system.cpu.num_int_register_writes== 115054 == # number of times the integer registers were written
33system.cpu.num_load_insts== 19288 == # Number of load instructions
34system.cpu.num_mem_refs== 31470 == # number of memory refs
35system.cpu.num_store_insts== 12182 == # Number of store instructions
36system.cpu.num_vec_alu_accesses== 0 == # Number of vector alu accesses
37system.cpu.num_vec_insts== 0 == # number of vector instructions
38system.cpu.num_vec_register_reads== 0 == # number of times the vector registers were read
39system.cpu.num_vec_register_writes== 0 == # number of times the vector registers were written
40system.cpu.op_class::No_OpClass== 381 == 0.26%      0.26% # Class of executed instruction
41system.cpu.op_class::IntAlu== 112155 == 76.73%     76.99% # Class of executed instruction
42system.cpu.op_class::IntMult== 101 == 0.07%     77.06% # Class of executed instruction
43system.cpu.op_class::IntDiv== 21 == 0.01%     77.08% # Class of executed instruction
44system.cpu.op_class::FloatAdd== 11 == 0.01%     77.08% # Class of executed instruction
45system.cpu.op_class::FloatCmp== 0 == 0.00%     77.08% # Class of executed instruction
46system.cpu.op_class::FloatCvt== 0 == 0.00%     77.08% # Class of executed instruction
47system.cpu.op_class::FloatMult== 0 == 0.00%     77.08% # Class of executed instruction
48system.cpu.op_class::FloatMultAcc== 0 == 0.00%     77.08% # Class of executed instruction
49system.cpu.op_class::FloatDiv== 0 == 0.00%     77.08% # Class of executed instruction
50system.cpu.op_class::FloatMisc== 0 == 0.00%     77.08% # Class of executed instruction
51system.cpu.op_class::FloatSqrt== 0 == 0.00%     77.08% # Class of executed instruction
52system.cpu.op_class::SimdAdd== 390 == 0.27%     77.35% # Class of executed instruction
53system.cpu.op_class::SimdAddAcc== 0 == 0.00%     77.35% # Class of executed instruction
54system.cpu.op_class::SimdAlu== 646 == 0.44%     77.79% # Class of executed instruction
55system.cpu.op_class::SimdCmp== 0 == 0.00%     77.79% # Class of executed instruction
56system.cpu.op_class::SimdCvt== 354 == 0.24%     78.03% # Class of executed instruction
57system.cpu.op_class::SimdMisc== 451 == 0.31%     78.34% # Class of executed instruction
58system.cpu.op_class::SimdMult== 0 == 0.00%     78.34% # Class of executed instruction
59system.cpu.op_class::SimdMultAcc== 0 == 0.00%     78.34% # Class of executed instruction
60system.cpu.op_class::SimdShift== 186 == 0.13%     78.47% # Class of executed instruction
61system.cpu.op_class::SimdShiftAcc== 0 == 0.00%     78.47% # Class of executed instruction
62system.cpu.op_class::SimdDiv== 0 == 0.00%     78.47% # Class of executed instruction
63system.cpu.op_class::SimdSqrt== 0 == 0.00%     78.47% # Class of executed instruction
64system.cpu.op_class::SimdFloatAdd== 0 == 0.00%     78.47% # Class of executed instruction
65system.cpu.op_class::SimdFloatAlu== 0 == 0.00%     78.47% # Class of executed instruction
66system.cpu.op_class::SimdFloatCmp== 0 == 0.00%     78.47% # Class of executed instruction
67system.cpu.op_class::SimdFloatCvt== 0 == 0.00%     78.47% # Class of executed instruction
68system.cpu.op_class::SimdFloatDiv== 0 == 0.00%     78.47% # Class of executed instruction
69system.cpu.op_class::SimdFloatMisc== 0 == 0.00%     78.47% # Class of executed instruction
70system.cpu.op_class::SimdFloatMult== 0 == 0.00%     78.47% # Class of executed instruction
71system.cpu.op_class::SimdFloatMultAcc== 0 == 0.00%     78.47% # Class of executed instruction
72system.cpu.op_class::SimdFloatSqrt== 0 == 0.00%     78.47% # Class of executed instruction
73system.cpu.op_class::SimdReduceAdd== 0 == 0.00%     78.47% # Class of executed instruction
74system.cpu.op_class::SimdReduceAlu== 0 == 0.00%     78.47% # Class of executed instruction
75system.cpu.op_class::SimdReduceCmp== 0 == 0.00%     78.47% # Class of executed instruction
76system.cpu.op_class::SimdFloatReduceAdd== 0 == 0.00%     78.47% # Class of executed instruction
77system.cpu.op_class::SimdFloatReduceCmp== 0 == 0.00%     78.47% # Class of executed instruction
78system.cpu.op_class::SimdAes== 0 == 0.00%     78.47% # Class of executed instruction
79system.cpu.op_class::SimdAesMix== 0 == 0.00%     78.47% # Class of executed instruction
80system.cpu.op_class::SimdSha1Hash== 0 == 0.00%     78.47% # Class of executed instruction
81system.cpu.op_class::SimdSha1Hash2== 0 == 0.00%     78.47% # Class of executed instruction
82system.cpu.op_class::SimdSha256Hash== 0 == 0.00%     78.47% # Class of executed instruction
83system.cpu.op_class::SimdSha256Hash2== 0 == 0.00%     78.47% # Class of executed instruction
84system.cpu.op_class::SimdShaSigma2== 0 == 0.00%     78.47% # Class of executed instruction
85system.cpu.op_class::SimdShaSigma3== 0 == 0.00%     78.47% # Class of executed instruction
86system.cpu.op_class::SimdPredAlu== 0 == 0.00%     78.47% # Class of executed instruction
87system.cpu.op_class::MemRead== 18910 == 12.94%     91.41% # Class of executed instruction
88system.cpu.op_class::MemWrite== 11454 == 7.84%     99.24% # Class of executed instruction
89system.cpu.op_class::FloatMemRead== 378 == 0.26%     99.50% # Class of executed instruction
90system.cpu.op_class::FloatMemWrite== 728 == 0.50%    100.00% # Class of executed instruction
91system.cpu.op_class::IprAccess== 0 == 0.00%    100.00% # Class of executed instruction
92system.cpu.op_class::InstPrefetch== 0 == 0.00%    100.00% # Class of executed instruction
93system.cpu.op_class::total== 146166 == # Class of executed instruction
94system.cpu.workload.numSyscalls== 13 == # Number of system calls
95system.membus.snoop_filter.hit_multi_requests== 1 == # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
96system.membus.snoop_filter.hit_multi_snoops== 0 == # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
97system.membus.snoop_filter.hit_single_requests== 752 == # Number of requests hitting in the snoop filter with a single holder of the requested data.
98system.membus.snoop_filter.hit_single_snoops== 0 == # Number of snoops hitting in the snoop filter with a single holder of the requested data.
99system.membus.snoop_filter.tot_requests== 2206 == # Total number of requests made to the snoop filter.
100system.membus.snoop_filter.tot_snoops== 0 == # Total number of snoops made to the snoop filter.
101system.clk_domain.clock== 1000 == # Clock period in ticks
102system.cpu.dcache.demand_hits::.cpu.data== 31051 == # number of demand (read+write) hits
103system.cpu.dcache.demand_hits::total== 31051 == # number of demand (read+write) hits
104system.cpu.dcache.overall_hits::.cpu.data== 31051 == # number of overall hits
105system.cpu.dcache.overall_hits::total== 31051 == # number of overall hits
106system.cpu.dcache.demand_misses::.cpu.data== 447 == # number of demand (read+write) misses
107system.cpu.dcache.demand_misses::total== 447 == # number of demand (read+write) misses
108system.cpu.dcache.overall_misses::.cpu.data== 447 == # number of overall misses
109system.cpu.dcache.overall_misses::total== 447 == # number of overall misses
110system.cpu.dcache.demand_miss_latency::.cpu.data== 26904500 == # number of demand (read+write) miss cycles
111system.cpu.dcache.demand_miss_latency::total== 26904500 == # number of demand (read+write) miss cycles
112system.cpu.dcache.overall_miss_latency::.cpu.data== 26904500 == # number of overall miss cycles
113system.cpu.dcache.overall_miss_latency::total== 26904500 == # number of overall miss cycles
114system.cpu.dcache.demand_accesses::.cpu.data== 31498 == # number of demand (read+write) accesses
115system.cpu.dcache.demand_accesses::total== 31498 == # number of demand (read+write) accesses
116system.cpu.dcache.overall_accesses::.cpu.data== 31498 == # number of overall (read+write) accesses
117system.cpu.dcache.overall_accesses::total== 31498 == # number of overall (read+write) accesses
118system.cpu.dcache.demand_miss_rate::.cpu.data== 0.014191 == # miss rate for demand accesses
119system.cpu.dcache.demand_miss_rate::total== 0.014191 == # miss rate for demand accesses
120system.cpu.dcache.overall_miss_rate::.cpu.data== 0.014191 == # miss rate for overall accesses
121system.cpu.dcache.overall_miss_rate::total== 0.014191 == # miss rate for overall accesses
122system.cpu.dcache.demand_avg_miss_latency::.cpu.data== 60189.038031 == # average overall miss latency
123system.cpu.dcache.demand_avg_miss_latency::total== 60189.038031 == # average overall miss latency
124system.cpu.dcache.overall_avg_miss_latency::.cpu.data== 60189.038031 == # average overall miss latency
125system.cpu.dcache.overall_avg_miss_latency::total== 60189.038031 == # average overall miss latency
126system.cpu.dcache.blocked_cycles::no_mshrs== 0 == # number of cycles access was blocked
127system.cpu.dcache.blocked_cycles::no_targets== 0 == # number of cycles access was blocked
128system.cpu.dcache.blocked::no_mshrs== 0 == # number of cycles access was blocked
129system.cpu.dcache.blocked::no_targets== 0 == # number of cycles access was blocked
130system.cpu.dcache.avg_blocked_cycles::no_mshrs          == NaN ==                        # average number of cycles each access was blocked
131system.cpu.dcache.avg_blocked_cycles::no_targets          == NaN ==                        # average number of cycles each access was blocked
132system.cpu.dcache.demand_mshr_misses::.cpu.data== 447 == # number of demand (read+write) MSHR misses
133system.cpu.dcache.demand_mshr_misses::total== 447 == # number of demand (read+write) MSHR misses
134system.cpu.dcache.overall_mshr_misses::.cpu.data== 447 == # number of overall MSHR misses
135system.cpu.dcache.overall_mshr_misses::total== 447 == # number of overall MSHR misses
136system.cpu.dcache.demand_mshr_miss_latency::.cpu.data== 26457500 == # number of demand (read+write) MSHR miss cycles
137system.cpu.dcache.demand_mshr_miss_latency::total== 26457500 == # number of demand (read+write) MSHR miss cycles
138system.cpu.dcache.overall_mshr_miss_latency::.cpu.data== 26457500 == # number of overall MSHR miss cycles
139system.cpu.dcache.overall_mshr_miss_latency::total== 26457500 == # number of overall MSHR miss cycles
140system.cpu.dcache.demand_mshr_miss_rate::.cpu.data== 0.014191 == # mshr miss rate for demand accesses
141system.cpu.dcache.demand_mshr_miss_rate::total== 0.014191 == # mshr miss rate for demand accesses
142system.cpu.dcache.overall_mshr_miss_rate::.cpu.data== 0.014191 == # mshr miss rate for overall accesses
143system.cpu.dcache.overall_mshr_miss_rate::total== 0.014191 == # mshr miss rate for overall accesses
144system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data== 59189.038031 == # average overall mshr miss latency
145system.cpu.dcache.demand_avg_mshr_miss_latency::total== 59189.038031 == # average overall mshr miss latency
146system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data== 59189.038031 == # average overall mshr miss latency
147system.cpu.dcache.overall_avg_mshr_miss_latency::total== 59189.038031 == # average overall mshr miss latency
148system.cpu.dcache.replacements== 1 == # number of replacements
149system.cpu.dcache.ReadReq_hits::.cpu.data== 19156 == # number of ReadReq hits
150system.cpu.dcache.ReadReq_hits::total== 19156 == # number of ReadReq hits
151system.cpu.dcache.ReadReq_misses::.cpu.data== 157 == # number of ReadReq misses
152system.cpu.dcache.ReadReq_misses::total== 157 == # number of ReadReq misses
153system.cpu.dcache.ReadReq_miss_latency::.cpu.data== 10073000 == # number of ReadReq miss cycles
154system.cpu.dcache.ReadReq_miss_latency::total== 10073000 == # number of ReadReq miss cycles
155system.cpu.dcache.ReadReq_accesses::.cpu.data== 19313 == # number of ReadReq accesses(hits+misses)
156system.cpu.dcache.ReadReq_accesses::total== 19313 == # number of ReadReq accesses(hits+misses)
157system.cpu.dcache.ReadReq_miss_rate::.cpu.data== 0.008129 == # miss rate for ReadReq accesses
158system.cpu.dcache.ReadReq_miss_rate::total== 0.008129 == # miss rate for ReadReq accesses
159system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data== 64159.235669 == # average ReadReq miss latency
160system.cpu.dcache.ReadReq_avg_miss_latency::total== 64159.235669 == # average ReadReq miss latency
161system.cpu.dcache.ReadReq_mshr_misses::.cpu.data== 157 == # number of ReadReq MSHR misses
162system.cpu.dcache.ReadReq_mshr_misses::total== 157 == # number of ReadReq MSHR misses
163system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data== 9916000 == # number of ReadReq MSHR miss cycles
164system.cpu.dcache.ReadReq_mshr_miss_latency::total== 9916000 == # number of ReadReq MSHR miss cycles
165system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data== 0.008129 == # mshr miss rate for ReadReq accesses
166system.cpu.dcache.ReadReq_mshr_miss_rate::total== 0.008129 == # mshr miss rate for ReadReq accesses
167system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data== 63159.235669 == # average ReadReq mshr miss latency
168system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total== 63159.235669 == # average ReadReq mshr miss latency
169system.cpu.dcache.WriteReq_hits::.cpu.data== 11895 == # number of WriteReq hits
170system.cpu.dcache.WriteReq_hits::total== 11895 == # number of WriteReq hits
171system.cpu.dcache.WriteReq_misses::.cpu.data== 290 == # number of WriteReq misses
172system.cpu.dcache.WriteReq_misses::total== 290 == # number of WriteReq misses
173system.cpu.dcache.WriteReq_miss_latency::.cpu.data== 16831500 == # number of WriteReq miss cycles
174system.cpu.dcache.WriteReq_miss_latency::total== 16831500 == # number of WriteReq miss cycles
175system.cpu.dcache.WriteReq_accesses::.cpu.data== 12185 == # number of WriteReq accesses(hits+misses)
176system.cpu.dcache.WriteReq_accesses::total== 12185 == # number of WriteReq accesses(hits+misses)
177system.cpu.dcache.WriteReq_miss_rate::.cpu.data== 0.0238 == # miss rate for WriteReq accesses
178system.cpu.dcache.WriteReq_miss_rate::total== 0.0238 == # miss rate for WriteReq accesses
179system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data== 58039.655172 == # average WriteReq miss latency
180system.cpu.dcache.WriteReq_avg_miss_latency::total== 58039.655172 == # average WriteReq miss latency
181system.cpu.dcache.WriteReq_mshr_misses::.cpu.data== 290 == # number of WriteReq MSHR misses
182system.cpu.dcache.WriteReq_mshr_misses::total== 290 == # number of WriteReq MSHR misses
183system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data== 16541500 == # number of WriteReq MSHR miss cycles
184system.cpu.dcache.WriteReq_mshr_miss_latency::total== 16541500 == # number of WriteReq MSHR miss cycles
185system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data== 0.0238 == # mshr miss rate for WriteReq accesses
186system.cpu.dcache.WriteReq_mshr_miss_rate::total== 0.0238 == # mshr miss rate for WriteReq accesses
187system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data== 57039.655172 == # average WriteReq mshr miss latency
188system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total== 57039.655172 == # average WriteReq mshr miss latency
189system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED== 212434000 == # Cumulative time (in ticks) in various power states
190system.cpu.dcache.tags.tagsinuse== 298.827721 == # Cycle average of tags in use
191system.cpu.dcache.tags.total_refs== 4 == # Total number of references to valid blocks.
192system.cpu.dcache.tags.sampled_refs== 1 == # Sample count of references to valid blocks.
193system.cpu.dcache.tags.avg_refs== 4 == # Average number of references to valid blocks.
194system.cpu.dcache.tags.warmup_cycle== 148000 == # Cycle when the warmup percentage was hit.
195system.cpu.dcache.tags.occ_blocks::.cpu.data== 298.827721 == # Average occupied blocks per requestor
196system.cpu.dcache.tags.occ_percent::.cpu.data== 0.291824 == # Average percentage of cache occupancy
197system.cpu.dcache.tags.occ_percent::total== 0.291824 == # Average percentage of cache occupancy
198system.cpu.dcache.tags.occ_task_id_blocks::1024== 446 == # Occupied blocks per task id
199system.cpu.dcache.tags.age_task_id_blocks_1024::1== 138 == # Occupied blocks per task id
200system.cpu.dcache.tags.age_task_id_blocks_1024::2== 308 == # Occupied blocks per task id
201system.cpu.dcache.tags.occ_task_id_percent::1024== 0.435547 == # Percentage of cache occupancy per task id
202system.cpu.dcache.tags.tag_accesses== 126439 == # Number of tag accesses
203system.cpu.dcache.tags.data_accesses== 126439 == # Number of data accesses
204system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED== 212434000 == # Cumulative time (in ticks) in various power states
205system.cpu.dtb.rdAccesses== 19313 == # TLB accesses on read requests
206system.cpu.dtb.wrAccesses== 12189 == # TLB accesses on write requests
207system.cpu.dtb.rdMisses== 20 == # TLB misses on read requests
208system.cpu.dtb.wrMisses== 16 == # TLB misses on write requests
209system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED== 212434000 == # Cumulative time (in ticks) in various power states
210system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs== 0 == # number of cycles access was blocked
211system.cpu.dtb_walker_cache.blocked_cycles::no_targets== 0 == # number of cycles access was blocked
212system.cpu.dtb_walker_cache.blocked::no_mshrs== 0 == # number of cycles access was blocked
213system.cpu.dtb_walker_cache.blocked::no_targets== 0 == # number of cycles access was blocked
214system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          == NaN ==                        # average number of cycles each access was blocked
215system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          == NaN ==                        # average number of cycles each access was blocked
216system.cpu.dtb_walker_cache.replacements== 0 == # number of replacements
217system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED== 212434000 == # Cumulative time (in ticks) in various power states
218system.cpu.dtb_walker_cache.tags.tagsinuse== 0 == # Cycle average of tags in use
219system.cpu.dtb_walker_cache.tags.total_refs== 0 == # Total number of references to valid blocks.
220system.cpu.dtb_walker_cache.tags.sampled_refs== 0 == # Sample count of references to valid blocks.
221system.cpu.dtb_walker_cache.tags.avg_refs          == NaN ==                        # Average number of references to valid blocks.
222system.cpu.dtb_walker_cache.tags.warmup_cycle== 0 == # Cycle when the warmup percentage was hit.
223system.cpu.dtb_walker_cache.tags.tag_accesses== 0 == # Number of tag accesses
224system.cpu.dtb_walker_cache.tags.data_accesses== 0 == # Number of data accesses
225system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED== 212434000 == # Cumulative time (in ticks) in various power states
226system.cpu.icache.demand_hits::.cpu.inst== 94763 == # number of demand (read+write) hits
227system.cpu.icache.demand_hits::total== 94763 == # number of demand (read+write) hits
228system.cpu.icache.overall_hits::.cpu.inst== 94763 == # number of overall hits
229system.cpu.icache.overall_hits::total== 94763 == # number of overall hits
230system.cpu.icache.demand_misses::.cpu.inst== 1007 == # number of demand (read+write) misses
231system.cpu.icache.demand_misses::total== 1007 == # number of demand (read+write) misses
232system.cpu.icache.overall_misses::.cpu.inst== 1007 == # number of overall misses
233system.cpu.icache.overall_misses::total== 1007 == # number of overall misses
234system.cpu.icache.demand_miss_latency::.cpu.inst== 56431500 == # number of demand (read+write) miss cycles
235system.cpu.icache.demand_miss_latency::total== 56431500 == # number of demand (read+write) miss cycles
236system.cpu.icache.overall_miss_latency::.cpu.inst== 56431500 == # number of overall miss cycles
237system.cpu.icache.overall_miss_latency::total== 56431500 == # number of overall miss cycles
238system.cpu.icache.demand_accesses::.cpu.inst== 95770 == # number of demand (read+write) accesses
239system.cpu.icache.demand_accesses::total== 95770 == # number of demand (read+write) accesses
240system.cpu.icache.overall_accesses::.cpu.inst== 95770 == # number of overall (read+write) accesses
241system.cpu.icache.overall_accesses::total== 95770 == # number of overall (read+write) accesses
242system.cpu.icache.demand_miss_rate::.cpu.inst== 0.010515 == # miss rate for demand accesses
243system.cpu.icache.demand_miss_rate::total== 0.010515 == # miss rate for demand accesses
244system.cpu.icache.overall_miss_rate::.cpu.inst== 0.010515 == # miss rate for overall accesses
245system.cpu.icache.overall_miss_rate::total== 0.010515 == # miss rate for overall accesses
246system.cpu.icache.demand_avg_miss_latency::.cpu.inst== 56039.225422 == # average overall miss latency
247system.cpu.icache.demand_avg_miss_latency::total== 56039.225422 == # average overall miss latency
248system.cpu.icache.overall_avg_miss_latency::.cpu.inst== 56039.225422 == # average overall miss latency
249system.cpu.icache.overall_avg_miss_latency::total== 56039.225422 == # average overall miss latency
250system.cpu.icache.blocked_cycles::no_mshrs== 0 == # number of cycles access was blocked
251system.cpu.icache.blocked_cycles::no_targets== 0 == # number of cycles access was blocked
252system.cpu.icache.blocked::no_mshrs== 0 == # number of cycles access was blocked
253system.cpu.icache.blocked::no_targets== 0 == # number of cycles access was blocked
254system.cpu.icache.avg_blocked_cycles::no_mshrs          == NaN ==                        # average number of cycles each access was blocked
255system.cpu.icache.avg_blocked_cycles::no_targets          == NaN ==                        # average number of cycles each access was blocked
256system.cpu.icache.writebacks::.writebacks== 751 == # number of writebacks
257system.cpu.icache.writebacks::total== 751 == # number of writebacks
258system.cpu.icache.demand_mshr_misses::.cpu.inst== 1007 == # number of demand (read+write) MSHR misses
259system.cpu.icache.demand_mshr_misses::total== 1007 == # number of demand (read+write) MSHR misses
260system.cpu.icache.overall_mshr_misses::.cpu.inst== 1007 == # number of overall MSHR misses
261system.cpu.icache.overall_mshr_misses::total== 1007 == # number of overall MSHR misses
262system.cpu.icache.demand_mshr_miss_latency::.cpu.inst== 55424500 == # number of demand (read+write) MSHR miss cycles
263system.cpu.icache.demand_mshr_miss_latency::total== 55424500 == # number of demand (read+write) MSHR miss cycles
264system.cpu.icache.overall_mshr_miss_latency::.cpu.inst== 55424500 == # number of overall MSHR miss cycles
265system.cpu.icache.overall_mshr_miss_latency::total== 55424500 == # number of overall MSHR miss cycles
266system.cpu.icache.demand_mshr_miss_rate::.cpu.inst== 0.010515 == # mshr miss rate for demand accesses
267system.cpu.icache.demand_mshr_miss_rate::total== 0.010515 == # mshr miss rate for demand accesses
268system.cpu.icache.overall_mshr_miss_rate::.cpu.inst== 0.010515 == # mshr miss rate for overall accesses
269system.cpu.icache.overall_mshr_miss_rate::total== 0.010515 == # mshr miss rate for overall accesses
270system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst== 55039.225422 == # average overall mshr miss latency
271system.cpu.icache.demand_avg_mshr_miss_latency::total== 55039.225422 == # average overall mshr miss latency
272system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst== 55039.225422 == # average overall mshr miss latency
273system.cpu.icache.overall_avg_mshr_miss_latency::total== 55039.225422 == # average overall mshr miss latency
274system.cpu.icache.replacements== 751 == # number of replacements
275system.cpu.icache.ReadReq_hits::.cpu.inst== 94763 == # number of ReadReq hits
276system.cpu.icache.ReadReq_hits::total== 94763 == # number of ReadReq hits
277system.cpu.icache.ReadReq_misses::.cpu.inst== 1007 == # number of ReadReq misses
278system.cpu.icache.ReadReq_misses::total== 1007 == # number of ReadReq misses
279system.cpu.icache.ReadReq_miss_latency::.cpu.inst== 56431500 == # number of ReadReq miss cycles
280system.cpu.icache.ReadReq_miss_latency::total== 56431500 == # number of ReadReq miss cycles
281system.cpu.icache.ReadReq_accesses::.cpu.inst== 95770 == # number of ReadReq accesses(hits+misses)
282system.cpu.icache.ReadReq_accesses::total== 95770 == # number of ReadReq accesses(hits+misses)
283system.cpu.icache.ReadReq_miss_rate::.cpu.inst== 0.010515 == # miss rate for ReadReq accesses
284system.cpu.icache.ReadReq_miss_rate::total== 0.010515 == # miss rate for ReadReq accesses
285system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst== 56039.225422 == # average ReadReq miss latency
286system.cpu.icache.ReadReq_avg_miss_latency::total== 56039.225422 == # average ReadReq miss latency
287system.cpu.icache.ReadReq_mshr_misses::.cpu.inst== 1007 == # number of ReadReq MSHR misses
288system.cpu.icache.ReadReq_mshr_misses::total== 1007 == # number of ReadReq MSHR misses
289system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst== 55424500 == # number of ReadReq MSHR miss cycles
290system.cpu.icache.ReadReq_mshr_miss_latency::total== 55424500 == # number of ReadReq MSHR miss cycles
291system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst== 0.010515 == # mshr miss rate for ReadReq accesses
292system.cpu.icache.ReadReq_mshr_miss_rate::total== 0.010515 == # mshr miss rate for ReadReq accesses
293system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst== 55039.225422 == # average ReadReq mshr miss latency
294system.cpu.icache.ReadReq_avg_mshr_miss_latency::total== 55039.225422 == # average ReadReq mshr miss latency
295system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED== 212434000 == # Cumulative time (in ticks) in various power states
296system.cpu.icache.tags.tagsinuse== 221.727078 == # Cycle average of tags in use
297system.cpu.icache.tags.total_refs== 69499 == # Total number of references to valid blocks.
298system.cpu.icache.tags.sampled_refs== 751 == # Sample count of references to valid blocks.
299system.cpu.icache.tags.avg_refs== 92.541944 == # Average number of references to valid blocks.
300system.cpu.icache.tags.warmup_cycle== 77000 == # Cycle when the warmup percentage was hit.
301system.cpu.icache.tags.occ_blocks::.cpu.inst== 221.727078 == # Average occupied blocks per requestor
302system.cpu.icache.tags.occ_percent::.cpu.inst== 0.866121 == # Average percentage of cache occupancy
303system.cpu.icache.tags.occ_percent::total== 0.866121 == # Average percentage of cache occupancy
304system.cpu.icache.tags.occ_task_id_blocks::1024== 256 == # Occupied blocks per task id
305system.cpu.icache.tags.age_task_id_blocks_1024::0== 7 == # Occupied blocks per task id
306system.cpu.icache.tags.age_task_id_blocks_1024::1== 230 == # Occupied blocks per task id
307system.cpu.icache.tags.age_task_id_blocks_1024::2== 19 == # Occupied blocks per task id
308system.cpu.icache.tags.occ_task_id_percent::1024== 1 == # Percentage of cache occupancy per task id
309system.cpu.icache.tags.tag_accesses== 192547 == # Number of tag accesses
310system.cpu.icache.tags.data_accesses== 192547 == # Number of data accesses
311system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED== 212434000 == # Cumulative time (in ticks) in various power states
312system.cpu.interrupts.clk_domain.clock== 8000 == # Clock period in ticks
313system.cpu.itb.rdAccesses== 0 == # TLB accesses on read requests
314system.cpu.itb.wrAccesses== 95770 == # TLB accesses on write requests
315system.cpu.itb.rdMisses== 0 == # TLB misses on read requests
316system.cpu.itb.wrMisses== 90 == # TLB misses on write requests
317system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED== 212434000 == # Cumulative time (in ticks) in various power states
318system.cpu.itb_walker_cache.blocked_cycles::no_mshrs== 0 == # number of cycles access was blocked
319system.cpu.itb_walker_cache.blocked_cycles::no_targets== 0 == # number of cycles access was blocked
320system.cpu.itb_walker_cache.blocked::no_mshrs== 0 == # number of cycles access was blocked
321system.cpu.itb_walker_cache.blocked::no_targets== 0 == # number of cycles access was blocked
322system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          == NaN ==                        # average number of cycles each access was blocked
323system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          == NaN ==                        # average number of cycles each access was blocked
324system.cpu.itb_walker_cache.replacements== 0 == # number of replacements
325system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED== 212434000 == # Cumulative time (in ticks) in various power states
326system.cpu.itb_walker_cache.tags.tagsinuse== 0 == # Cycle average of tags in use
327system.cpu.itb_walker_cache.tags.total_refs== 0 == # Total number of references to valid blocks.
328system.cpu.itb_walker_cache.tags.sampled_refs== 0 == # Sample count of references to valid blocks.
329system.cpu.itb_walker_cache.tags.avg_refs          == NaN ==                        # Average number of references to valid blocks.
330system.cpu.itb_walker_cache.tags.warmup_cycle== 0 == # Cycle when the warmup percentage was hit.
331system.cpu.itb_walker_cache.tags.tag_accesses== 0 == # Number of tag accesses
332system.cpu.itb_walker_cache.tags.data_accesses== 0 == # Number of data accesses
333system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED== 212434000 == # Cumulative time (in ticks) in various power states
334system.cpu.power_state.pwrStateResidencyTicks::ON== 212434000 == # Cumulative time (in ticks) in various power states
335system.cpu.thread0.numInsts== 0 == # Number of Instructions committed
336system.cpu.thread0.numOps== 0 == # Number of Ops committed
337system.cpu.thread0.numMemRefs== 0 == # Number of Memory References
338system.cpu_clk_domain.clock== 500 == # Clock period in ticks
339system.cpu_voltage_domain.voltage== 1 == # Voltage in Volts
340system.mem_ctrls.avgPriority_.writebacks::samples== 658 == # Average QoS priority value for accepted requests
341system.mem_ctrls.avgPriority_.cpu.inst::samples== 880 == # Average QoS priority value for accepted requests
342system.mem_ctrls.avgPriority_.cpu.data::samples== 447 == # Average QoS priority value for accepted requests
343system.mem_ctrls.priorityMinLatency== 1.875e-08 == # per QoS priority minimum request to response latency (s)
344system.mem_ctrls.priorityMaxLatency== 9.53625e-05 == # per QoS priority maximum request to response latency (s)
345system.mem_ctrls.numReadWriteTurnArounds== 39 == # Number of turnarounds from READ to WRITE
346system.mem_ctrls.numWriteReadTurnArounds== 39 == # Number of turnarounds from WRITE to READ
347system.mem_ctrls.numStayReadState== 3420 == # Number of times bus staying in READ state
348system.mem_ctrls.numStayWriteState== 597 == # Number of times bus staying in WRITE state
349system.mem_ctrls.readReqs== 1454 == # Number of read requests accepted
350system.mem_ctrls.writeReqs== 750 == # Number of write requests accepted
351system.mem_ctrls.readBursts== 1454 == # Number of controller read bursts, including those serviced by the write queue
352system.mem_ctrls.writeBursts== 750 == # Number of controller write bursts, including those merged in the write queue
353system.mem_ctrls.servicedByWrQ== 127 == # Number of controller read bursts serviced by the write queue
354system.mem_ctrls.mergedWrBursts== 92 == # Number of controller write bursts merged with an existing one
355system.mem_ctrls.neitherReadNorWriteReqs== 0 == # Number of requests that are neither read nor write
356system.mem_ctrls.avgRdQLen== 1 == # Average read queue length when enqueuing
357system.mem_ctrls.avgWrQLen== 23.79 == # Average write queue length when enqueuing
358system.mem_ctrls.numRdRetry== 0 == # Number of times read queue was full causing retry
359system.mem_ctrls.numWrRetry== 0 == # Number of times write queue was full causing retry
360system.mem_ctrls.readPktSize::0== 0 == # Read request sizes (log2)
361system.mem_ctrls.readPktSize::1== 0 == # Read request sizes (log2)
362system.mem_ctrls.readPktSize::2== 0 == # Read request sizes (log2)
363system.mem_ctrls.readPktSize::3== 0 == # Read request sizes (log2)
364system.mem_ctrls.readPktSize::4== 0 == # Read request sizes (log2)
365system.mem_ctrls.readPktSize::5== 0 == # Read request sizes (log2)
366system.mem_ctrls.readPktSize::6== 1454 == # Read request sizes (log2)
367system.mem_ctrls.writePktSize::0== 0 == # Write request sizes (log2)
368system.mem_ctrls.writePktSize::1== 0 == # Write request sizes (log2)
369system.mem_ctrls.writePktSize::2== 0 == # Write request sizes (log2)
370system.mem_ctrls.writePktSize::3== 0 == # Write request sizes (log2)
371system.mem_ctrls.writePktSize::4== 0 == # Write request sizes (log2)
372system.mem_ctrls.writePktSize::5== 0 == # Write request sizes (log2)
373system.mem_ctrls.writePktSize::6== 750 == # Write request sizes (log2)
374system.mem_ctrls.rdQLenPdf::0== 1327 == # What read queue length does an incoming req see
375system.mem_ctrls.rdQLenPdf::1== 0 == # What read queue length does an incoming req see
376system.mem_ctrls.rdQLenPdf::2== 0 == # What read queue length does an incoming req see
377system.mem_ctrls.rdQLenPdf::3== 0 == # What read queue length does an incoming req see
378system.mem_ctrls.rdQLenPdf::4== 0 == # What read queue length does an incoming req see
379system.mem_ctrls.rdQLenPdf::5== 0 == # What read queue length does an incoming req see
380system.mem_ctrls.rdQLenPdf::6== 0 == # What read queue length does an incoming req see
381system.mem_ctrls.rdQLenPdf::7== 0 == # What read queue length does an incoming req see
382system.mem_ctrls.rdQLenPdf::8== 0 == # What read queue length does an incoming req see
383system.mem_ctrls.rdQLenPdf::9== 0 == # What read queue length does an incoming req see
384system.mem_ctrls.rdQLenPdf::10== 0 == # What read queue length does an incoming req see
385system.mem_ctrls.rdQLenPdf::11== 0 == # What read queue length does an incoming req see
386system.mem_ctrls.rdQLenPdf::12== 0 == # What read queue length does an incoming req see
387system.mem_ctrls.rdQLenPdf::13== 0 == # What read queue length does an incoming req see
388system.mem_ctrls.rdQLenPdf::14== 0 == # What read queue length does an incoming req see
389system.mem_ctrls.rdQLenPdf::15== 0 == # What read queue length does an incoming req see
390system.mem_ctrls.rdQLenPdf::16== 0 == # What read queue length does an incoming req see
391system.mem_ctrls.rdQLenPdf::17== 0 == # What read queue length does an incoming req see
392system.mem_ctrls.rdQLenPdf::18== 0 == # What read queue length does an incoming req see
393system.mem_ctrls.rdQLenPdf::19== 0 == # What read queue length does an incoming req see
394system.mem_ctrls.rdQLenPdf::20== 0 == # What read queue length does an incoming req see
395system.mem_ctrls.rdQLenPdf::21== 0 == # What read queue length does an incoming req see
396system.mem_ctrls.rdQLenPdf::22== 0 == # What read queue length does an incoming req see
397system.mem_ctrls.rdQLenPdf::23== 0 == # What read queue length does an incoming req see
398system.mem_ctrls.rdQLenPdf::24== 0 == # What read queue length does an incoming req see
399system.mem_ctrls.rdQLenPdf::25== 0 == # What read queue length does an incoming req see
400system.mem_ctrls.rdQLenPdf::26== 0 == # What read queue length does an incoming req see
401system.mem_ctrls.rdQLenPdf::27== 0 == # What read queue length does an incoming req see
402system.mem_ctrls.rdQLenPdf::28== 0 == # What read queue length does an incoming req see
403system.mem_ctrls.rdQLenPdf::29== 0 == # What read queue length does an incoming req see
404system.mem_ctrls.rdQLenPdf::30== 0 == # What read queue length does an incoming req see
405system.mem_ctrls.rdQLenPdf::31== 0 == # What read queue length does an incoming req see
406system.mem_ctrls.wrQLenPdf::0== 1 == # What write queue length does an incoming req see
407system.mem_ctrls.wrQLenPdf::1== 1 == # What write queue length does an incoming req see
408system.mem_ctrls.wrQLenPdf::2== 1 == # What write queue length does an incoming req see
409system.mem_ctrls.wrQLenPdf::3== 1 == # What write queue length does an incoming req see
410system.mem_ctrls.wrQLenPdf::4== 1 == # What write queue length does an incoming req see
411system.mem_ctrls.wrQLenPdf::5== 1 == # What write queue length does an incoming req see
412system.mem_ctrls.wrQLenPdf::6== 1 == # What write queue length does an incoming req see
413system.mem_ctrls.wrQLenPdf::7== 1 == # What write queue length does an incoming req see
414system.mem_ctrls.wrQLenPdf::8== 1 == # What write queue length does an incoming req see
415system.mem_ctrls.wrQLenPdf::9== 1 == # What write queue length does an incoming req see
416system.mem_ctrls.wrQLenPdf::10== 1 == # What write queue length does an incoming req see
417system.mem_ctrls.wrQLenPdf::11== 1 == # What write queue length does an incoming req see
418system.mem_ctrls.wrQLenPdf::12== 1 == # What write queue length does an incoming req see
419system.mem_ctrls.wrQLenPdf::13== 1 == # What write queue length does an incoming req see
420system.mem_ctrls.wrQLenPdf::14== 1 == # What write queue length does an incoming req see
421system.mem_ctrls.wrQLenPdf::15== 6 == # What write queue length does an incoming req see
422system.mem_ctrls.wrQLenPdf::16== 6 == # What write queue length does an incoming req see
423system.mem_ctrls.wrQLenPdf::17== 40 == # What write queue length does an incoming req see
424system.mem_ctrls.wrQLenPdf::18== 40 == # What write queue length does an incoming req see
425system.mem_ctrls.wrQLenPdf::19== 40 == # What write queue length does an incoming req see
426system.mem_ctrls.wrQLenPdf::20== 41 == # What write queue length does an incoming req see
427system.mem_ctrls.wrQLenPdf::21== 40 == # What write queue length does an incoming req see
428system.mem_ctrls.wrQLenPdf::22== 40 == # What write queue length does an incoming req see
429system.mem_ctrls.wrQLenPdf::23== 39 == # What write queue length does an incoming req see
430system.mem_ctrls.wrQLenPdf::24== 39 == # What write queue length does an incoming req see
431system.mem_ctrls.wrQLenPdf::25== 39 == # What write queue length does an incoming req see
432system.mem_ctrls.wrQLenPdf::26== 39 == # What write queue length does an incoming req see
433system.mem_ctrls.wrQLenPdf::27== 39 == # What write queue length does an incoming req see
434system.mem_ctrls.wrQLenPdf::28== 39 == # What write queue length does an incoming req see
435system.mem_ctrls.wrQLenPdf::29== 39 == # What write queue length does an incoming req see
436system.mem_ctrls.wrQLenPdf::30== 39 == # What write queue length does an incoming req see
437system.mem_ctrls.wrQLenPdf::31== 39 == # What write queue length does an incoming req see
438system.mem_ctrls.wrQLenPdf::32== 39 == # What write queue length does an incoming req see
439system.mem_ctrls.wrQLenPdf::33== 0 == # What write queue length does an incoming req see
440system.mem_ctrls.wrQLenPdf::34== 0 == # What write queue length does an incoming req see
441system.mem_ctrls.wrQLenPdf::35== 0 == # What write queue length does an incoming req see
442system.mem_ctrls.wrQLenPdf::36== 0 == # What write queue length does an incoming req see
443system.mem_ctrls.wrQLenPdf::37== 0 == # What write queue length does an incoming req see
444system.mem_ctrls.wrQLenPdf::38== 0 == # What write queue length does an incoming req see
445system.mem_ctrls.wrQLenPdf::39== 0 == # What write queue length does an incoming req see
446system.mem_ctrls.wrQLenPdf::40== 0 == # What write queue length does an incoming req see
447system.mem_ctrls.wrQLenPdf::41== 0 == # What write queue length does an incoming req see
448system.mem_ctrls.wrQLenPdf::42== 0 == # What write queue length does an incoming req see
449system.mem_ctrls.wrQLenPdf::43== 0 == # What write queue length does an incoming req see
450system.mem_ctrls.wrQLenPdf::44== 0 == # What write queue length does an incoming req see
451system.mem_ctrls.wrQLenPdf::45== 0 == # What write queue length does an incoming req see
452system.mem_ctrls.wrQLenPdf::46== 0 == # What write queue length does an incoming req see
453system.mem_ctrls.wrQLenPdf::47== 0 == # What write queue length does an incoming req see
454system.mem_ctrls.wrQLenPdf::48== 0 == # What write queue length does an incoming req see
455system.mem_ctrls.wrQLenPdf::49== 0 == # What write queue length does an incoming req see
456system.mem_ctrls.wrQLenPdf::50== 0 == # What write queue length does an incoming req see
457system.mem_ctrls.wrQLenPdf::51== 0 == # What write queue length does an incoming req see
458system.mem_ctrls.wrQLenPdf::52== 0 == # What write queue length does an incoming req see
459system.mem_ctrls.wrQLenPdf::53== 0 == # What write queue length does an incoming req see
460system.mem_ctrls.wrQLenPdf::54== 0 == # What write queue length does an incoming req see
461system.mem_ctrls.wrQLenPdf::55== 0 == # What write queue length does an incoming req see
462system.mem_ctrls.wrQLenPdf::56== 0 == # What write queue length does an incoming req see
463system.mem_ctrls.wrQLenPdf::57== 0 == # What write queue length does an incoming req see
464system.mem_ctrls.wrQLenPdf::58== 0 == # What write queue length does an incoming req see
465system.mem_ctrls.wrQLenPdf::59== 0 == # What write queue length does an incoming req see
466system.mem_ctrls.wrQLenPdf::60== 0 == # What write queue length does an incoming req see
467system.mem_ctrls.wrQLenPdf::61== 0 == # What write queue length does an incoming req see
468system.mem_ctrls.wrQLenPdf::62== 0 == # What write queue length does an incoming req see
469system.mem_ctrls.wrQLenPdf::63== 0 == # What write queue length does an incoming req see
470system.mem_ctrls.rdPerTurnAround::samples== 39 == # Reads before turning the bus around for writes
471system.mem_ctrls.rdPerTurnAround::mean== 33.948718 == # Reads before turning the bus around for writes
472system.mem_ctrls.rdPerTurnAround::gmean== 25.643629 == # Reads before turning the bus around for writes
473system.mem_ctrls.rdPerTurnAround::stdev== 50.930266 == # Reads before turning the bus around for writes
474system.mem_ctrls.rdPerTurnAround::0-15== 3 == 7.69%      7.69% # Reads before turning the bus around for writes
475system.mem_ctrls.rdPerTurnAround::16-31== 25 == 64.10%     71.79% # Reads before turning the bus around for writes
476system.mem_ctrls.rdPerTurnAround::32-47== 7 == 17.95%     89.74% # Reads before turning the bus around for writes
477system.mem_ctrls.rdPerTurnAround::48-63== 2 == 5.13%     94.87% # Reads before turning the bus around for writes
478system.mem_ctrls.rdPerTurnAround::64-79== 1 == 2.56%     97.44% # Reads before turning the bus around for writes
479system.mem_ctrls.rdPerTurnAround::336-351== 1 == 2.56%    100.00% # Reads before turning the bus around for writes
480system.mem_ctrls.rdPerTurnAround::total== 39 == # Reads before turning the bus around for writes
481system.mem_ctrls.wrPerTurnAround::samples== 39 == # Writes before turning the bus around for reads
482system.mem_ctrls.wrPerTurnAround::mean== 16.307692 == # Writes before turning the bus around for reads
483system.mem_ctrls.wrPerTurnAround::gmean== 16.28854 == # Writes before turning the bus around for reads
484system.mem_ctrls.wrPerTurnAround::stdev== 0.83205 == # Writes before turning the bus around for reads
485system.mem_ctrls.wrPerTurnAround::16== 34 == 87.18%     87.18% # Writes before turning the bus around for reads
486system.mem_ctrls.wrPerTurnAround::18== 3 == 7.69%     94.87% # Writes before turning the bus around for reads
487system.mem_ctrls.wrPerTurnAround::19== 2 == 5.13%    100.00% # Writes before turning the bus around for reads
488system.mem_ctrls.wrPerTurnAround::total== 39 == # Writes before turning the bus around for reads
489system.mem_ctrls.bytesReadWrQ== 8128 == # Total number of bytes read from write queue
490system.mem_ctrls.bytesReadSys== 93056 == # Total read bytes from the system interface side
491system.mem_ctrls.bytesWrittenSys== 48000 == # Total written bytes from the system interface side
492system.mem_ctrls.avgRdBWSys== 438.05 == # Average system read bandwidth in MiByte/s
493system.mem_ctrls.avgWrBWSys== 225.95 == # Average system write bandwidth in MiByte/s
494system.mem_ctrls.totGap== 212428000 == # Total gap between requests
495system.mem_ctrls.avgGap== 96382.94 == # Average gap between requests
496system.mem_ctrls.requestorReadBytes::.cpu.inst== 56320 == # Per-requestor bytes read from memory
497system.mem_ctrls.requestorReadBytes::.cpu.data== 28608 == # Per-requestor bytes read from memory
498system.mem_ctrls.requestorWriteBytes::.writebacks== 40704 == # Per-requestor bytes write to memory
499system.mem_ctrls.requestorReadRate::.cpu.inst== 265117636.536524 == # Per-requestor bytes read from memory rate (Bytes/sec)
500system.mem_ctrls.requestorReadRate::.cpu.data== 134667708.558894 == # Per-requestor bytes read from memory rate (Bytes/sec)
501system.mem_ctrls.requestorWriteRate::.writebacks== 191607746.405943 == # Per-requestor bytes write to memory rate (Bytes/sec)
502system.mem_ctrls.requestorReadAccesses::.cpu.inst== 1007 == # Per-requestor read serviced memory accesses
503system.mem_ctrls.requestorReadAccesses::.cpu.data== 447 == # Per-requestor read serviced memory accesses
504system.mem_ctrls.requestorWriteAccesses::.writebacks== 750 == # Per-requestor write serviced memory accesses
505system.mem_ctrls.requestorReadTotalLat::.cpu.inst== 25097750 == # Per-requestor read total memory access latency
506system.mem_ctrls.requestorReadTotalLat::.cpu.data== 12408500 == # Per-requestor read total memory access latency
507system.mem_ctrls.requestorWriteTotalLat::.writebacks== 4478176750 == # Per-requestor write total memory access latency
508system.mem_ctrls.requestorReadAvgLat::.cpu.inst== 24923.29 == # Per-requestor read average memory access latency
509system.mem_ctrls.requestorReadAvgLat::.cpu.data== 27759.51 == # Per-requestor read average memory access latency
510system.mem_ctrls.requestorWriteAvgLat::.writebacks== 5970902.33 == # Per-requestor write average memory access latency
511system.mem_ctrls.dram.bytes_read::.cpu.inst== 64448 == # Number of bytes read from this memory
512system.mem_ctrls.dram.bytes_read::.cpu.data== 28608 == # Number of bytes read from this memory
513system.mem_ctrls.dram.bytes_read::total== 93056 == # Number of bytes read from this memory
514system.mem_ctrls.dram.bytes_inst_read::.cpu.inst== 64448 == # Number of instructions bytes read from this memory
515system.mem_ctrls.dram.bytes_inst_read::total== 64448 == # Number of instructions bytes read from this memory
516system.mem_ctrls.dram.num_reads::.cpu.inst== 1007 == # Number of read requests responded to by this memory
517system.mem_ctrls.dram.num_reads::.cpu.data== 447 == # Number of read requests responded to by this memory
518system.mem_ctrls.dram.num_reads::total== 1454 == # Number of read requests responded to by this memory
519system.mem_ctrls.dram.bw_read::.cpu.inst== 303378932 == # Total read bandwidth from this memory (bytes/s)
520system.mem_ctrls.dram.bw_read::.cpu.data== 134667709 == # Total read bandwidth from this memory (bytes/s)
521system.mem_ctrls.dram.bw_read::total== 438046640 == # Total read bandwidth from this memory (bytes/s)
522system.mem_ctrls.dram.bw_inst_read::.cpu.inst== 303378932 == # Instruction read bandwidth from this memory (bytes/s)
523system.mem_ctrls.dram.bw_inst_read::total== 303378932 == # Instruction read bandwidth from this memory (bytes/s)
524system.mem_ctrls.dram.bw_total::.cpu.inst== 303378932 == # Total bandwidth to/from this memory (bytes/s)
525system.mem_ctrls.dram.bw_total::.cpu.data== 134667709 == # Total bandwidth to/from this memory (bytes/s)
526system.mem_ctrls.dram.bw_total::total== 438046640 == # Total bandwidth to/from this memory (bytes/s)
527system.mem_ctrls.dram.readBursts== 1327 == # Number of DRAM read bursts
528system.mem_ctrls.dram.writeBursts== 636 == # Number of DRAM write bursts
529system.mem_ctrls.dram.perBankRdBursts::0== 129 == # Per bank write bursts
530system.mem_ctrls.dram.perBankRdBursts::1== 151 == # Per bank write bursts
531system.mem_ctrls.dram.perBankRdBursts::2== 67 == # Per bank write bursts
532system.mem_ctrls.dram.perBankRdBursts::3== 113 == # Per bank write bursts
533system.mem_ctrls.dram.perBankRdBursts::4== 102 == # Per bank write bursts
534system.mem_ctrls.dram.perBankRdBursts::5== 42 == # Per bank write bursts
535system.mem_ctrls.dram.perBankRdBursts::6== 51 == # Per bank write bursts
536system.mem_ctrls.dram.perBankRdBursts::7== 41 == # Per bank write bursts
537system.mem_ctrls.dram.perBankRdBursts::8== 83 == # Per bank write bursts
538system.mem_ctrls.dram.perBankRdBursts::9== 42 == # Per bank write bursts
539system.mem_ctrls.dram.perBankRdBursts::10== 22 == # Per bank write bursts
540system.mem_ctrls.dram.perBankRdBursts::11== 92 == # Per bank write bursts
541system.mem_ctrls.dram.perBankRdBursts::12== 39 == # Per bank write bursts
542system.mem_ctrls.dram.perBankRdBursts::13== 77 == # Per bank write bursts
543system.mem_ctrls.dram.perBankRdBursts::14== 131 == # Per bank write bursts
544system.mem_ctrls.dram.perBankRdBursts::15== 145 == # Per bank write bursts
545system.mem_ctrls.dram.perBankWrBursts::0== 30 == # Per bank write bursts
546system.mem_ctrls.dram.perBankWrBursts::1== 76 == # Per bank write bursts
547system.mem_ctrls.dram.perBankWrBursts::2== 38 == # Per bank write bursts
548system.mem_ctrls.dram.perBankWrBursts::3== 26 == # Per bank write bursts
549system.mem_ctrls.dram.perBankWrBursts::4== 77 == # Per bank write bursts
550system.mem_ctrls.dram.perBankWrBursts::5== 37 == # Per bank write bursts
551system.mem_ctrls.dram.perBankWrBursts::6== 37 == # Per bank write bursts
552system.mem_ctrls.dram.perBankWrBursts::7== 30 == # Per bank write bursts
553system.mem_ctrls.dram.perBankWrBursts::8== 66 == # Per bank write bursts
554system.mem_ctrls.dram.perBankWrBursts::9== 25 == # Per bank write bursts
555system.mem_ctrls.dram.perBankWrBursts::10== 17 == # Per bank write bursts
556system.mem_ctrls.dram.perBankWrBursts::11== 79 == # Per bank write bursts
557system.mem_ctrls.dram.perBankWrBursts::12== 20 == # Per bank write bursts
558system.mem_ctrls.dram.perBankWrBursts::13== 11 == # Per bank write bursts
559system.mem_ctrls.dram.perBankWrBursts::14== 51 == # Per bank write bursts
560system.mem_ctrls.dram.perBankWrBursts::15== 16 == # Per bank write bursts
561system.mem_ctrls.dram.totQLat== 12625000 == # Total ticks spent queuing
562system.mem_ctrls.dram.totBusLat== 6635000 == # Total ticks spent in databus transfers
563system.mem_ctrls.dram.totMemAccLat== 37506250 == # Total ticks spent from burst creation until serviced by the DRAM
564system.mem_ctrls.dram.avgQLat== 9513.94 == # Average queueing delay per DRAM burst
565system.mem_ctrls.dram.avgBusLat== 5000 == # Average bus latency per DRAM burst
566system.mem_ctrls.dram.avgMemAccLat== 28263.94 == # Average memory access latency per DRAM burst
567system.mem_ctrls.dram.readRowHits== 975 == # Number of row buffer hits during reads
568system.mem_ctrls.dram.writeRowHits== 421 == # Number of row buffer hits during writes
569system.mem_ctrls.dram.readRowHitRate== 73.47 == # Row buffer hit rate for reads
570system.mem_ctrls.dram.writeRowHitRate== 66.19 == # Row buffer hit rate for writes
571system.mem_ctrls.dram.bytesPerActivate::samples== 565 == # Bytes accessed per row activation
572system.mem_ctrls.dram.bytesPerActivate::mean== 222.130973 == # Bytes accessed per row activation
573system.mem_ctrls.dram.bytesPerActivate::gmean== 153.347676 == # Bytes accessed per row activation
574system.mem_ctrls.dram.bytesPerActivate::stdev== 221.976974 == # Bytes accessed per row activation
575system.mem_ctrls.dram.bytesPerActivate::0-127== 196 == 34.69%     34.69% # Bytes accessed per row activation
576system.mem_ctrls.dram.bytesPerActivate::128-255== 189 == 33.45%     68.14% # Bytes accessed per row activation
577system.mem_ctrls.dram.bytesPerActivate::256-383== 77 == 13.63%     81.77% # Bytes accessed per row activation
578system.mem_ctrls.dram.bytesPerActivate::384-511== 36 == 6.37%     88.14% # Bytes accessed per row activation
579system.mem_ctrls.dram.bytesPerActivate::512-639== 19 == 3.36%     91.50% # Bytes accessed per row activation
580system.mem_ctrls.dram.bytesPerActivate::640-767== 20 == 3.54%     95.04% # Bytes accessed per row activation
581system.mem_ctrls.dram.bytesPerActivate::768-895== 10 == 1.77%     96.81% # Bytes accessed per row activation
582system.mem_ctrls.dram.bytesPerActivate::896-1023== 4 == 0.71%     97.52% # Bytes accessed per row activation
583system.mem_ctrls.dram.bytesPerActivate::1024-1151== 14 == 2.48%    100.00% # Bytes accessed per row activation
584system.mem_ctrls.dram.bytesPerActivate::total== 565 == # Bytes accessed per row activation
585system.mem_ctrls.dram.bytesRead== 84928 == # Total number of bytes read from DRAM
586system.mem_ctrls.dram.bytesWritten== 40704 == # Total number of bytes written to DRAM
587system.mem_ctrls.dram.avgRdBW== 399.785345 == # Average DRAM read bandwidth in MiBytes/s
588system.mem_ctrls.dram.avgWrBW== 191.607746 == # Average DRAM write bandwidth in MiBytes/s
589system.mem_ctrls.dram.peakBW== 12800 == # Theoretical peak bandwidth in MiByte/s
590system.mem_ctrls.dram.busUtil== 4.62 == # Data bus utilization in percentage
591system.mem_ctrls.dram.busUtilRead== 3.12 == # Data bus utilization in percentage for reads
592system.mem_ctrls.dram.busUtilWrite== 1.5 == # Data bus utilization in percentage for writes
593system.mem_ctrls.dram.pageHitRate== 71.12 == # Row buffer hit rate, read and write combined
594system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED== 212434000 == # Cumulative time (in ticks) in various power states
595system.mem_ctrls.dram.rank0.actEnergy== 2191980 == # Energy for activate commands per rank (pJ)
596system.mem_ctrls.dram.rank0.preEnergy== 1157475 == # Energy for precharge commands per rank (pJ)
597system.mem_ctrls.dram.rank0.readEnergy== 4969440 == # Energy for read commands per rank (pJ)
598system.mem_ctrls.dram.rank0.writeEnergy== 1832220 == # Energy for write commands per rank (pJ)
599system.mem_ctrls.dram.rank0.refreshEnergy== 16595280 == # Energy for refresh commands per rank (pJ)
600system.mem_ctrls.dram.rank0.actBackEnergy== 72499440 == # Energy for active background per rank (pJ)
601system.mem_ctrls.dram.rank0.preBackEnergy== 20522880 == # Energy for precharge background per rank (pJ)
602system.mem_ctrls.dram.rank0.actPowerDownEnergy== 0 == # Energy for active power-down per rank (pJ)
603system.mem_ctrls.dram.rank0.prePowerDownEnergy== 0 == # Energy for precharge power-down per rank (pJ)
604system.mem_ctrls.dram.rank0.selfRefreshEnergy== 0 == # Energy for self refresh per rank (pJ)
605system.mem_ctrls.dram.rank0.totalEnergy== 119768715 == # Total energy per rank (pJ)
606system.mem_ctrls.dram.rank0.averagePower== 563.79259 == # Core power per rank (mW)
607system.mem_ctrls.dram.rank0.totalIdleTime== 0 == # Total Idle time Per DRAM Rank
608system.mem_ctrls.dram.rank0.pwrStateTime::IDLE== 52710500 == # Time in different power states
609system.mem_ctrls.dram.rank0.pwrStateTime::REF== 7020000 == # Time in different power states
610system.mem_ctrls.dram.rank0.pwrStateTime::SREF== 0 == # Time in different power states
611system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN== 0 == # Time in different power states
612system.mem_ctrls.dram.rank0.pwrStateTime::ACT== 152703500 == # Time in different power states
613system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN== 0 == # Time in different power states
614system.mem_ctrls.dram.rank1.actEnergy== 1856400 == # Energy for activate commands per rank (pJ)
615system.mem_ctrls.dram.rank1.preEnergy== 986700 == # Energy for precharge commands per rank (pJ)
616system.mem_ctrls.dram.rank1.readEnergy== 4505340 == # Energy for read commands per rank (pJ)
617system.mem_ctrls.dram.rank1.writeEnergy== 1487700 == # Energy for write commands per rank (pJ)
618system.mem_ctrls.dram.rank1.refreshEnergy== 16595280 == # Energy for refresh commands per rank (pJ)
619system.mem_ctrls.dram.rank1.actBackEnergy== 80202420 == # Energy for active background per rank (pJ)
620system.mem_ctrls.dram.rank1.preBackEnergy== 14036160 == # Energy for precharge background per rank (pJ)
621system.mem_ctrls.dram.rank1.actPowerDownEnergy== 0 == # Energy for active power-down per rank (pJ)
622system.mem_ctrls.dram.rank1.prePowerDownEnergy== 0 == # Energy for precharge power-down per rank (pJ)
623system.mem_ctrls.dram.rank1.selfRefreshEnergy== 0 == # Energy for self refresh per rank (pJ)
624system.mem_ctrls.dram.rank1.totalEnergy== 119670000 == # Total energy per rank (pJ)
625system.mem_ctrls.dram.rank1.averagePower== 563.327904 == # Core power per rank (mW)
626system.mem_ctrls.dram.rank1.totalIdleTime== 0 == # Total Idle time Per DRAM Rank
627system.mem_ctrls.dram.rank1.pwrStateTime::IDLE== 35774500 == # Time in different power states
628system.mem_ctrls.dram.rank1.pwrStateTime::REF== 7020000 == # Time in different power states
629system.mem_ctrls.dram.rank1.pwrStateTime::SREF== 0 == # Time in different power states
630system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN== 0 == # Time in different power states
631system.mem_ctrls.dram.rank1.pwrStateTime::ACT== 169639500 == # Time in different power states
632system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN== 0 == # Time in different power states
633system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED== 212434000 == # Cumulative time (in ticks) in various power states
634system.membus.trans_dist::ReadResp== 1164 == # Transaction distribution
635system.membus.trans_dist::WritebackClean== 751 == # Transaction distribution
636system.membus.trans_dist::CleanEvict== 1 == # Transaction distribution
637system.membus.trans_dist::ReadExReq== 290 == # Transaction distribution
638system.membus.trans_dist::ReadExResp== 290 == # Transaction distribution
639system.membus.trans_dist::ReadCleanReq== 1007 == # Transaction distribution
640system.membus.trans_dist::ReadSharedReq== 157 == # Transaction distribution
641system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port== 2765 == # Packet count per connected requestor and responder (bytes)
642system.membus.pkt_count_system.cpu.icache.mem_side_port::total== 2765 == # Packet count per connected requestor and responder (bytes)
643system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port== 895 == # Packet count per connected requestor and responder (bytes)
644system.membus.pkt_count_system.cpu.dcache.mem_side_port::total== 895 == # Packet count per connected requestor and responder (bytes)
645system.membus.pkt_count::total== 3660 == # Packet count per connected requestor and responder (bytes)
646system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port== 112512 == # Cumulative packet size per connected requestor and responder (bytes)
647system.membus.pkt_size_system.cpu.icache.mem_side_port::total== 112512 == # Cumulative packet size per connected requestor and responder (bytes)
648system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port== 28608 == # Cumulative packet size per connected requestor and responder (bytes)
649system.membus.pkt_size_system.cpu.dcache.mem_side_port::total== 28608 == # Cumulative packet size per connected requestor and responder (bytes)
650system.membus.pkt_size::total== 141120 == # Cumulative packet size per connected requestor and responder (bytes)
651system.membus.snoops== 0 == # Total snoops (count)
652system.membus.snoopTraffic== 0 == # Total snoop traffic (bytes)
653system.membus.snoop_fanout::samples== 1454 == # Request fanout histogram
654system.membus.snoop_fanout::mean== 0.000688 == # Request fanout histogram
655system.membus.snoop_fanout::stdev== 0.026225 == # Request fanout histogram
656system.membus.snoop_fanout::underflows== 0 == 0.00%      0.00% # Request fanout histogram
657system.membus.snoop_fanout::0== 1453 == 99.93%     99.93% # Request fanout histogram
658system.membus.snoop_fanout::1== 1 == 0.07%    100.00% # Request fanout histogram
659system.membus.snoop_fanout::2== 0 == 0.00%    100.00% # Request fanout histogram
660system.membus.snoop_fanout::3== 0 == 0.00%    100.00% # Request fanout histogram
661system.membus.snoop_fanout::4== 0 == 0.00%    100.00% # Request fanout histogram
662system.membus.snoop_fanout::overflows== 0 == 0.00%    100.00% # Request fanout histogram
663system.membus.snoop_fanout::min_value== 0 == # Request fanout histogram
664system.membus.snoop_fanout::max_value== 1 == # Request fanout histogram
665system.membus.snoop_fanout::total== 1454 == # Request fanout histogram
666system.membus.power_state.pwrStateResidencyTicks::UNDEFINED== 212434000 == # Cumulative time (in ticks) in various power states
667system.membus.reqLayer2.occupancy== 5213000 == # Layer occupancy (ticks)
668system.membus.reqLayer2.utilization== 2.5 == # Layer utilization (%)
669system.membus.respLayer1.occupancy== 5332250 == # Layer occupancy (ticks)
670system.membus.respLayer1.utilization== 2.5 == # Layer utilization (%)
671system.membus.respLayer2.occupancy== 2390500 == # Layer occupancy (ticks)
672system.membus.respLayer2.utilization== 1.1 == # Layer utilization (%)
673system.voltage_domain.voltage== 1 == # Voltage in Volts
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
0final_tick== 372554000 == # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
1host_inst_rate== 4526604 == # Simulator instruction rate (inst/s)
2host_mem_usage== 732100 == # Number of bytes of host memory used
3host_op_rate== 8660896 == # Simulator op (including micro ops) rate (op/s)
4host_seconds== 0.03 == # Real time elapsed on the host
5host_tick_rate== 994036260 == # Simulator tick rate (ticks/s)
6sim_freq== 1000000000000 == # Frequency of simulated ticks
7sim_insts== 151161 == # Number of instructions simulated
8sim_ops== 290212 == # Number of ops (including micro ops) simulated
9sim_seconds== 3.3e-05 == # Number of seconds simulated
10sim_ticks== 33333000 == # Number of ticks simulated
11system.cpu.Branches== 3083 == # Number of branches fetched
12system.cpu.committedInsts== 14975 == # Number of instructions committed
13system.cpu.committedOps== 29113 == # Number of ops (including micro ops) committed
14system.cpu.idle_fraction== 0 == # Percentage of idle cycles
15system.cpu.not_idle_fraction== 1 == # Percentage of non-idle cycles
16system.cpu.numCycles== 66666 == # number of cpu cycles simulated
17system.cpu.numWorkItemsCompleted== 0 == # number of work items this cpu completed
18system.cpu.numWorkItemsStarted== 0 == # number of work items this cpu started
19system.cpu.num_busy_cycles== 66665.998 == # Number of busy cycles
20system.cpu.num_cc_register_reads== 13289 == # number of times the CC registers were read
21system.cpu.num_cc_register_writes== 7780 == # number of times the CC registers were written
22system.cpu.num_conditional_control_insts== 1941 == # number of instructions that are conditional controls
23system.cpu.num_fp_alu_accesses== 0 == # Number of float alu accesses
24system.cpu.num_fp_insts== 0 == # number of float instructions
25system.cpu.num_fp_register_reads== 0 == # number of times the floating registers were read
26system.cpu.num_fp_register_writes== 0 == # number of times the floating registers were written
27system.cpu.num_func_calls== 823 == # number of times a function call or return occured
28system.cpu.num_idle_cycles== 0.002 == # Number of idle cycles
29system.cpu.num_int_alu_accesses== 29088 == # Number of integer alu accesses
30system.cpu.num_int_insts== 29088 == # number of integer instructions
31system.cpu.num_int_register_reads== 59293 == # number of times the integer registers were read
32system.cpu.num_int_register_writes== 23548 == # number of times the integer registers were written
33system.cpu.num_load_insts== 4287 == # Number of load instructions
34system.cpu.num_mem_refs== 6830 == # number of memory refs
35system.cpu.num_store_insts== 2543 == # Number of store instructions
36system.cpu.num_vec_alu_accesses== 0 == # Number of vector alu accesses
37system.cpu.num_vec_insts== 0 == # number of vector instructions
38system.cpu.num_vec_register_reads== 0 == # number of times the vector registers were read
39system.cpu.num_vec_register_writes== 0 == # number of times the vector registers were written
40system.cpu.op_class::No_OpClass== 24 == 0.08%      0.08% # Class of executed instruction
41system.cpu.op_class::IntAlu== 22176 == 76.16%     76.25% # Class of executed instruction
42system.cpu.op_class::IntMult== 86 == 0.30%     76.54% # Class of executed instruction
43system.cpu.op_class::IntDiv== 0 == 0.00%     76.54% # Class of executed instruction
44system.cpu.op_class::FloatAdd== 0 == 0.00%     76.54% # Class of executed instruction
45system.cpu.op_class::FloatCmp== 0 == 0.00%     76.54% # Class of executed instruction
46system.cpu.op_class::FloatCvt== 0 == 0.00%     76.54% # Class of executed instruction
47system.cpu.op_class::FloatMult== 0 == 0.00%     76.54% # Class of executed instruction
48system.cpu.op_class::FloatMultAcc== 0 == 0.00%     76.54% # Class of executed instruction
49system.cpu.op_class::FloatDiv== 0 == 0.00%     76.54% # Class of executed instruction
50system.cpu.op_class::FloatMisc== 0 == 0.00%     76.54% # Class of executed instruction
51system.cpu.op_class::FloatSqrt== 0 == 0.00%     76.54% # Class of executed instruction
52system.cpu.op_class::SimdAdd== 0 == 0.00%     76.54% # Class of executed instruction
53system.cpu.op_class::SimdAddAcc== 0 == 0.00%     76.54% # Class of executed instruction
54system.cpu.op_class::SimdAlu== 0 == 0.00%     76.54% # Class of executed instruction
55system.cpu.op_class::SimdCmp== 0 == 0.00%     76.54% # Class of executed instruction
56system.cpu.op_class::SimdCvt== 0 == 0.00%     76.54% # Class of executed instruction
57system.cpu.op_class::SimdMisc== 0 == 0.00%     76.54% # Class of executed instruction
58system.cpu.op_class::SimdMult== 0 == 0.00%     76.54% # Class of executed instruction
59system.cpu.op_class::SimdMultAcc== 0 == 0.00%     76.54% # Class of executed instruction
60system.cpu.op_class::SimdShift== 0 == 0.00%     76.54% # Class of executed instruction
61system.cpu.op_class::SimdShiftAcc== 0 == 0.00%     76.54% # Class of executed instruction
62system.cpu.op_class::SimdDiv== 0 == 0.00%     76.54% # Class of executed instruction
63system.cpu.op_class::SimdSqrt== 0 == 0.00%     76.54% # Class of executed instruction
64system.cpu.op_class::SimdFloatAdd== 0 == 0.00%     76.54% # Class of executed instruction
65system.cpu.op_class::SimdFloatAlu== 0 == 0.00%     76.54% # Class of executed instruction
66system.cpu.op_class::SimdFloatCmp== 0 == 0.00%     76.54% # Class of executed instruction
67system.cpu.op_class::SimdFloatCvt== 0 == 0.00%     76.54% # Class of executed instruction
68system.cpu.op_class::SimdFloatDiv== 0 == 0.00%     76.54% # Class of executed instruction
69system.cpu.op_class::SimdFloatMisc== 0 == 0.00%     76.54% # Class of executed instruction
70system.cpu.op_class::SimdFloatMult== 0 == 0.00%     76.54% # Class of executed instruction
71system.cpu.op_class::SimdFloatMultAcc== 0 == 0.00%     76.54% # Class of executed instruction
72system.cpu.op_class::SimdFloatSqrt== 0 == 0.00%     76.54% # Class of executed instruction
73system.cpu.op_class::SimdReduceAdd== 0 == 0.00%     76.54% # Class of executed instruction
74system.cpu.op_class::SimdReduceAlu== 0 == 0.00%     76.54% # Class of executed instruction
75system.cpu.op_class::SimdReduceCmp== 0 == 0.00%     76.54% # Class of executed instruction
76system.cpu.op_class::SimdFloatReduceAdd== 0 == 0.00%     76.54% # Class of executed instruction
77system.cpu.op_class::SimdFloatReduceCmp== 0 == 0.00%     76.54% # Class of executed instruction
78system.cpu.op_class::SimdAes== 0 == 0.00%     76.54% # Class of executed instruction
79system.cpu.op_class::SimdAesMix== 0 == 0.00%     76.54% # Class of executed instruction
80system.cpu.op_class::SimdSha1Hash== 0 == 0.00%     76.54% # Class of executed instruction
81system.cpu.op_class::SimdSha1Hash2== 0 == 0.00%     76.54% # Class of executed instruction
82system.cpu.op_class::SimdSha256Hash== 0 == 0.00%     76.54% # Class of executed instruction
83system.cpu.op_class::SimdSha256Hash2== 0 == 0.00%     76.54% # Class of executed instruction
84system.cpu.op_class::SimdShaSigma2== 0 == 0.00%     76.54% # Class of executed instruction
85system.cpu.op_class::SimdShaSigma3== 0 == 0.00%     76.54% # Class of executed instruction
86system.cpu.op_class::SimdPredAlu== 0 == 0.00%     76.54% # Class of executed instruction
87system.cpu.op_class::MemRead== 4287 == 14.72%     91.27% # Class of executed instruction
88system.cpu.op_class::MemWrite== 2543 == 8.73%    100.00% # Class of executed instruction
89system.cpu.op_class::FloatMemRead== 0 == 0.00%    100.00% # Class of executed instruction
90system.cpu.op_class::FloatMemWrite== 0 == 0.00%    100.00% # Class of executed instruction
91system.cpu.op_class::IprAccess== 0 == 0.00%    100.00% # Class of executed instruction
92system.cpu.op_class::InstPrefetch== 0 == 0.00%    100.00% # Class of executed instruction
93system.cpu.op_class::total== 29116 == # Class of executed instruction
94system.cpu.workload.numSyscalls== 3 == # Number of system calls
95system.membus.snoop_filter.hit_multi_requests== 0 == # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
96system.membus.snoop_filter.hit_multi_snoops== 0 == # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
97system.membus.snoop_filter.hit_single_requests== 143 == # Number of requests hitting in the snoop filter with a single holder of the requested data.
98system.membus.snoop_filter.hit_single_snoops== 0 == # Number of snoops hitting in the snoop filter with a single holder of the requested data.
99system.membus.snoop_filter.tot_requests== 299 == # Total number of requests made to the snoop filter.
100system.membus.snoop_filter.tot_snoops== 0 == # Total number of snoops made to the snoop filter.
101system.clk_domain.clock== 1000 == # Clock period in ticks
102system.cpu.dcache.demand_hits::.cpu.data== 6816 == # number of demand (read+write) hits
103system.cpu.dcache.demand_hits::total== 6816 == # number of demand (read+write) hits
104system.cpu.dcache.overall_hits::.cpu.data== 6816 == # number of overall hits
105system.cpu.dcache.overall_hits::total== 6816 == # number of overall hits
106system.cpu.dcache.demand_misses::.cpu.data== 15 == # number of demand (read+write) misses
107system.cpu.dcache.demand_misses::total== 15 == # number of demand (read+write) misses
108system.cpu.dcache.overall_misses::.cpu.data== 15 == # number of overall misses
109system.cpu.dcache.overall_misses::total== 15 == # number of overall misses
110system.cpu.dcache.demand_miss_latency::.cpu.data== 955500 == # number of demand (read+write) miss cycles
111system.cpu.dcache.demand_miss_latency::total== 955500 == # number of demand (read+write) miss cycles
112system.cpu.dcache.overall_miss_latency::.cpu.data== 955500 == # number of overall miss cycles
113system.cpu.dcache.overall_miss_latency::total== 955500 == # number of overall miss cycles
114system.cpu.dcache.demand_accesses::.cpu.data== 6831 == # number of demand (read+write) accesses
115system.cpu.dcache.demand_accesses::total== 6831 == # number of demand (read+write) accesses
116system.cpu.dcache.overall_accesses::.cpu.data== 6831 == # number of overall (read+write) accesses
117system.cpu.dcache.overall_accesses::total== 6831 == # number of overall (read+write) accesses
118system.cpu.dcache.demand_miss_rate::.cpu.data== 0.002196 == # miss rate for demand accesses
119system.cpu.dcache.demand_miss_rate::total== 0.002196 == # miss rate for demand accesses
120system.cpu.dcache.overall_miss_rate::.cpu.data== 0.002196 == # miss rate for overall accesses
121system.cpu.dcache.overall_miss_rate::total== 0.002196 == # miss rate for overall accesses
122system.cpu.dcache.demand_avg_miss_latency::.cpu.data== 63700 == # average overall miss latency
123system.cpu.dcache.demand_avg_miss_latency::total== 63700 == # average overall miss latency
124system.cpu.dcache.overall_avg_miss_latency::.cpu.data== 63700 == # average overall miss latency
125system.cpu.dcache.overall_avg_miss_latency::total== 63700 == # average overall miss latency
126system.cpu.dcache.blocked_cycles::no_mshrs== 0 == # number of cycles access was blocked
127system.cpu.dcache.blocked_cycles::no_targets== 0 == # number of cycles access was blocked
128system.cpu.dcache.blocked::no_mshrs== 0 == # number of cycles access was blocked
129system.cpu.dcache.blocked::no_targets== 0 == # number of cycles access was blocked
130system.cpu.dcache.avg_blocked_cycles::no_mshrs          == NaN ==                        # average number of cycles each access was blocked
131system.cpu.dcache.avg_blocked_cycles::no_targets          == NaN ==                        # average number of cycles each access was blocked
132system.cpu.dcache.demand_mshr_misses::.cpu.data== 15 == # number of demand (read+write) MSHR misses
133system.cpu.dcache.demand_mshr_misses::total== 15 == # number of demand (read+write) MSHR misses
134system.cpu.dcache.overall_mshr_misses::.cpu.data== 15 == # number of overall MSHR misses
135system.cpu.dcache.overall_mshr_misses::total== 15 == # number of overall MSHR misses
136system.cpu.dcache.demand_mshr_miss_latency::.cpu.data== 940500 == # number of demand (read+write) MSHR miss cycles
137system.cpu.dcache.demand_mshr_miss_latency::total== 940500 == # number of demand (read+write) MSHR miss cycles
138system.cpu.dcache.overall_mshr_miss_latency::.cpu.data== 940500 == # number of overall MSHR miss cycles
139system.cpu.dcache.overall_mshr_miss_latency::total== 940500 == # number of overall MSHR miss cycles
140system.cpu.dcache.demand_mshr_miss_rate::.cpu.data== 0.002196 == # mshr miss rate for demand accesses
141system.cpu.dcache.demand_mshr_miss_rate::total== 0.002196 == # mshr miss rate for demand accesses
142system.cpu.dcache.overall_mshr_miss_rate::.cpu.data== 0.002196 == # mshr miss rate for overall accesses
143system.cpu.dcache.overall_mshr_miss_rate::total== 0.002196 == # mshr miss rate for overall accesses
144system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data== 62700 == # average overall mshr miss latency
145system.cpu.dcache.demand_avg_mshr_miss_latency::total== 62700 == # average overall mshr miss latency
146system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data== 62700 == # average overall mshr miss latency
147system.cpu.dcache.overall_avg_mshr_miss_latency::total== 62700 == # average overall mshr miss latency
148system.cpu.dcache.replacements== 0 == # number of replacements
149system.cpu.dcache.ReadReq_hits::.cpu.data== 4274 == # number of ReadReq hits
150system.cpu.dcache.ReadReq_hits::total== 4274 == # number of ReadReq hits
151system.cpu.dcache.ReadReq_misses::.cpu.data== 14 == # number of ReadReq misses
152system.cpu.dcache.ReadReq_misses::total== 14 == # number of ReadReq misses
153system.cpu.dcache.ReadReq_miss_latency::.cpu.data== 890500 == # number of ReadReq miss cycles
154system.cpu.dcache.ReadReq_miss_latency::total== 890500 == # number of ReadReq miss cycles
155system.cpu.dcache.ReadReq_accesses::.cpu.data== 4288 == # number of ReadReq accesses(hits+misses)
156system.cpu.dcache.ReadReq_accesses::total== 4288 == # number of ReadReq accesses(hits+misses)
157system.cpu.dcache.ReadReq_miss_rate::.cpu.data== 0.003265 == # miss rate for ReadReq accesses
158system.cpu.dcache.ReadReq_miss_rate::total== 0.003265 == # miss rate for ReadReq accesses
159system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data== 63607.142857 == # average ReadReq miss latency
160system.cpu.dcache.ReadReq_avg_miss_latency::total== 63607.142857 == # average ReadReq miss latency
161system.cpu.dcache.ReadReq_mshr_misses::.cpu.data== 14 == # number of ReadReq MSHR misses
162system.cpu.dcache.ReadReq_mshr_misses::total== 14 == # number of ReadReq MSHR misses
163system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data== 876500 == # number of ReadReq MSHR miss cycles
164system.cpu.dcache.ReadReq_mshr_miss_latency::total== 876500 == # number of ReadReq MSHR miss cycles
165system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data== 0.003265 == # mshr miss rate for ReadReq accesses
166system.cpu.dcache.ReadReq_mshr_miss_rate::total== 0.003265 == # mshr miss rate for ReadReq accesses
167system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data== 62607.142857 == # average ReadReq mshr miss latency
168system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total== 62607.142857 == # average ReadReq mshr miss latency
169system.cpu.dcache.WriteReq_hits::.cpu.data== 2542 == # number of WriteReq hits
170system.cpu.dcache.WriteReq_hits::total== 2542 == # number of WriteReq hits
171system.cpu.dcache.WriteReq_misses::.cpu.data== 1 == # number of WriteReq misses
172system.cpu.dcache.WriteReq_misses::total== 1 == # number of WriteReq misses
173system.cpu.dcache.WriteReq_miss_latency::.cpu.data== 65000 == # number of WriteReq miss cycles
174system.cpu.dcache.WriteReq_miss_latency::total== 65000 == # number of WriteReq miss cycles
175system.cpu.dcache.WriteReq_accesses::.cpu.data== 2543 == # number of WriteReq accesses(hits+misses)
176system.cpu.dcache.WriteReq_accesses::total== 2543 == # number of WriteReq accesses(hits+misses)
177system.cpu.dcache.WriteReq_miss_rate::.cpu.data== 0.000393 == # miss rate for WriteReq accesses
178system.cpu.dcache.WriteReq_miss_rate::total== 0.000393 == # miss rate for WriteReq accesses
179system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data== 65000 == # average WriteReq miss latency
180system.cpu.dcache.WriteReq_avg_miss_latency::total== 65000 == # average WriteReq miss latency
181system.cpu.dcache.WriteReq_mshr_misses::.cpu.data== 1 == # number of WriteReq MSHR misses
182system.cpu.dcache.WriteReq_mshr_misses::total== 1 == # number of WriteReq MSHR misses
183system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data== 64000 == # number of WriteReq MSHR miss cycles
184system.cpu.dcache.WriteReq_mshr_miss_latency::total== 64000 == # number of WriteReq MSHR miss cycles
185system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data== 0.000393 == # mshr miss rate for WriteReq accesses
186system.cpu.dcache.WriteReq_mshr_miss_rate::total== 0.000393 == # mshr miss rate for WriteReq accesses
187system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data== 64000 == # average WriteReq mshr miss latency
188system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total== 64000 == # average WriteReq mshr miss latency
189system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED== 160120000 == # Cumulative time (in ticks) in various power states
190system.cpu.dcache.tags.tagsinuse== 448.494765 == # Cycle average of tags in use
191system.cpu.dcache.tags.total_refs== 82607 == # Total number of references to valid blocks.
192system.cpu.dcache.tags.sampled_refs== 461 == # Sample count of references to valid blocks.
193system.cpu.dcache.tags.avg_refs== 179.190889 == # Average number of references to valid blocks.
194system.cpu.dcache.tags.warmup_cycle== 0 == # Cycle when the warmup percentage was hit.
195system.cpu.dcache.tags.occ_blocks::.cpu.data== 448.494765 == # Average occupied blocks per requestor
196system.cpu.dcache.tags.occ_percent::.cpu.data== 0.437983 == # Average percentage of cache occupancy
197system.cpu.dcache.tags.occ_percent::total== 0.437983 == # Average percentage of cache occupancy
198system.cpu.dcache.tags.occ_task_id_blocks::1024== 461 == # Occupied blocks per task id
199system.cpu.dcache.tags.age_task_id_blocks_1024::0== 14 == # Occupied blocks per task id
200system.cpu.dcache.tags.age_task_id_blocks_1024::1== 1 == # Occupied blocks per task id
201system.cpu.dcache.tags.age_task_id_blocks_1024::2== 446 == # Occupied blocks per task id
202system.cpu.dcache.tags.occ_task_id_percent::1024== 0.450195 == # Percentage of cache occupancy per task id
203system.cpu.dcache.tags.tag_accesses== 27339 == # Number of tag accesses
204system.cpu.dcache.tags.data_accesses== 27339 == # Number of data accesses
205system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED== 160120000 == # Cumulative time (in ticks) in various power states
206system.cpu.dtb.rdAccesses== 4287 == # TLB accesses on read requests
207system.cpu.dtb.wrAccesses== 2543 == # TLB accesses on write requests
208system.cpu.dtb.rdMisses== 0 == # TLB misses on read requests
209system.cpu.dtb.wrMisses== 0 == # TLB misses on write requests
210system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED== 160120000 == # Cumulative time (in ticks) in various power states
211system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs== 0 == # number of cycles access was blocked
212system.cpu.dtb_walker_cache.blocked_cycles::no_targets== 0 == # number of cycles access was blocked
213system.cpu.dtb_walker_cache.blocked::no_mshrs== 0 == # number of cycles access was blocked
214system.cpu.dtb_walker_cache.blocked::no_targets== 0 == # number of cycles access was blocked
215system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          == NaN ==                        # average number of cycles each access was blocked
216system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          == NaN ==                        # average number of cycles each access was blocked
217system.cpu.dtb_walker_cache.replacements== 0 == # number of replacements
218system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED== 160120000 == # Cumulative time (in ticks) in various power states
219system.cpu.dtb_walker_cache.tags.tagsinuse== 0 == # Cycle average of tags in use
220system.cpu.dtb_walker_cache.tags.total_refs== 0 == # Total number of references to valid blocks.
221system.cpu.dtb_walker_cache.tags.sampled_refs== 0 == # Sample count of references to valid blocks.
222system.cpu.dtb_walker_cache.tags.avg_refs          == NaN ==                        # Average number of references to valid blocks.
223system.cpu.dtb_walker_cache.tags.warmup_cycle== 0 == # Cycle when the warmup percentage was hit.
224system.cpu.dtb_walker_cache.tags.tag_accesses== 0 == # Number of tag accesses
225system.cpu.dtb_walker_cache.tags.data_accesses== 0 == # Number of data accesses
226system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED== 160120000 == # Cumulative time (in ticks) in various power states
227system.cpu.icache.demand_hits::.cpu.inst== 19050 == # number of demand (read+write) hits
228system.cpu.icache.demand_hits::total== 19050 == # number of demand (read+write) hits
229system.cpu.icache.overall_hits::.cpu.inst== 19050 == # number of overall hits
230system.cpu.icache.overall_hits::total== 19050 == # number of overall hits
231system.cpu.icache.demand_misses::.cpu.inst== 142 == # number of demand (read+write) misses
232system.cpu.icache.demand_misses::total== 142 == # number of demand (read+write) misses
233system.cpu.icache.overall_misses::.cpu.inst== 142 == # number of overall misses
234system.cpu.icache.overall_misses::total== 142 == # number of overall misses
235system.cpu.icache.demand_miss_latency::.cpu.inst== 6083500 == # number of demand (read+write) miss cycles
236system.cpu.icache.demand_miss_latency::total== 6083500 == # number of demand (read+write) miss cycles
237system.cpu.icache.overall_miss_latency::.cpu.inst== 6083500 == # number of overall miss cycles
238system.cpu.icache.overall_miss_latency::total== 6083500 == # number of overall miss cycles
239system.cpu.icache.demand_accesses::.cpu.inst== 19192 == # number of demand (read+write) accesses
240system.cpu.icache.demand_accesses::total== 19192 == # number of demand (read+write) accesses
241system.cpu.icache.overall_accesses::.cpu.inst== 19192 == # number of overall (read+write) accesses
242system.cpu.icache.overall_accesses::total== 19192 == # number of overall (read+write) accesses
243system.cpu.icache.demand_miss_rate::.cpu.inst== 0.007399 == # miss rate for demand accesses
244system.cpu.icache.demand_miss_rate::total== 0.007399 == # miss rate for demand accesses
245system.cpu.icache.overall_miss_rate::.cpu.inst== 0.007399 == # miss rate for overall accesses
246system.cpu.icache.overall_miss_rate::total== 0.007399 == # miss rate for overall accesses
247system.cpu.icache.demand_avg_miss_latency::.cpu.inst== 42841.549296 == # average overall miss latency
248system.cpu.icache.demand_avg_miss_latency::total== 42841.549296 == # average overall miss latency
249system.cpu.icache.overall_avg_miss_latency::.cpu.inst== 42841.549296 == # average overall miss latency
250system.cpu.icache.overall_avg_miss_latency::total== 42841.549296 == # average overall miss latency
251system.cpu.icache.blocked_cycles::no_mshrs== 0 == # number of cycles access was blocked
252system.cpu.icache.blocked_cycles::no_targets== 0 == # number of cycles access was blocked
253system.cpu.icache.blocked::no_mshrs== 0 == # number of cycles access was blocked
254system.cpu.icache.blocked::no_targets== 0 == # number of cycles access was blocked
255system.cpu.icache.avg_blocked_cycles::no_mshrs          == NaN ==                        # average number of cycles each access was blocked
256system.cpu.icache.avg_blocked_cycles::no_targets          == NaN ==                        # average number of cycles each access was blocked
257system.cpu.icache.writebacks::.writebacks== 142 == # number of writebacks
258system.cpu.icache.writebacks::total== 142 == # number of writebacks
259system.cpu.icache.demand_mshr_misses::.cpu.inst== 142 == # number of demand (read+write) MSHR misses
260system.cpu.icache.demand_mshr_misses::total== 142 == # number of demand (read+write) MSHR misses
261system.cpu.icache.overall_mshr_misses::.cpu.inst== 142 == # number of overall MSHR misses
262system.cpu.icache.overall_mshr_misses::total== 142 == # number of overall MSHR misses
263system.cpu.icache.demand_mshr_miss_latency::.cpu.inst== 5941500 == # number of demand (read+write) MSHR miss cycles
264system.cpu.icache.demand_mshr_miss_latency::total== 5941500 == # number of demand (read+write) MSHR miss cycles
265system.cpu.icache.overall_mshr_miss_latency::.cpu.inst== 5941500 == # number of overall MSHR miss cycles
266system.cpu.icache.overall_mshr_miss_latency::total== 5941500 == # number of overall MSHR miss cycles
267system.cpu.icache.demand_mshr_miss_rate::.cpu.inst== 0.007399 == # mshr miss rate for demand accesses
268system.cpu.icache.demand_mshr_miss_rate::total== 0.007399 == # mshr miss rate for demand accesses
269system.cpu.icache.overall_mshr_miss_rate::.cpu.inst== 0.007399 == # mshr miss rate for overall accesses
270system.cpu.icache.overall_mshr_miss_rate::total== 0.007399 == # mshr miss rate for overall accesses
271system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst== 41841.549296 == # average overall mshr miss latency
272system.cpu.icache.demand_avg_mshr_miss_latency::total== 41841.549296 == # average overall mshr miss latency
273system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst== 41841.549296 == # average overall mshr miss latency
274system.cpu.icache.overall_avg_mshr_miss_latency::total== 41841.549296 == # average overall mshr miss latency
275system.cpu.icache.replacements== 142 == # number of replacements
276system.cpu.icache.ReadReq_hits::.cpu.inst== 19050 == # number of ReadReq hits
277system.cpu.icache.ReadReq_hits::total== 19050 == # number of ReadReq hits
278system.cpu.icache.ReadReq_misses::.cpu.inst== 142 == # number of ReadReq misses
279system.cpu.icache.ReadReq_misses::total== 142 == # number of ReadReq misses
280system.cpu.icache.ReadReq_miss_latency::.cpu.inst== 6083500 == # number of ReadReq miss cycles
281system.cpu.icache.ReadReq_miss_latency::total== 6083500 == # number of ReadReq miss cycles
282system.cpu.icache.ReadReq_accesses::.cpu.inst== 19192 == # number of ReadReq accesses(hits+misses)
283system.cpu.icache.ReadReq_accesses::total== 19192 == # number of ReadReq accesses(hits+misses)
284system.cpu.icache.ReadReq_miss_rate::.cpu.inst== 0.007399 == # miss rate for ReadReq accesses
285system.cpu.icache.ReadReq_miss_rate::total== 0.007399 == # miss rate for ReadReq accesses
286system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst== 42841.549296 == # average ReadReq miss latency
287system.cpu.icache.ReadReq_avg_miss_latency::total== 42841.549296 == # average ReadReq miss latency
288system.cpu.icache.ReadReq_mshr_misses::.cpu.inst== 142 == # number of ReadReq MSHR misses
289system.cpu.icache.ReadReq_mshr_misses::total== 142 == # number of ReadReq MSHR misses
290system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst== 5941500 == # number of ReadReq MSHR miss cycles
291system.cpu.icache.ReadReq_mshr_miss_latency::total== 5941500 == # number of ReadReq MSHR miss cycles
292system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst== 0.007399 == # mshr miss rate for ReadReq accesses
293system.cpu.icache.ReadReq_mshr_miss_rate::total== 0.007399 == # mshr miss rate for ReadReq accesses
294system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst== 41841.549296 == # average ReadReq mshr miss latency
295system.cpu.icache.ReadReq_avg_mshr_miss_latency::total== 41841.549296 == # average ReadReq mshr miss latency
296system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED== 160120000 == # Cumulative time (in ticks) in various power states
297system.cpu.icache.tags.tagsinuse== 256 == # Cycle average of tags in use
298system.cpu.icache.tags.total_refs== 121239 == # Total number of references to valid blocks.
299system.cpu.icache.tags.sampled_refs== 398 == # Sample count of references to valid blocks.
300system.cpu.icache.tags.avg_refs== 304.620603 == # Average number of references to valid blocks.
301system.cpu.icache.tags.warmup_cycle== 0 == # Cycle when the warmup percentage was hit.
302system.cpu.icache.tags.occ_blocks::.cpu.inst== 256 == # Average occupied blocks per requestor
303system.cpu.icache.tags.occ_percent::.cpu.inst== 1 == # Average percentage of cache occupancy
304system.cpu.icache.tags.occ_percent::total== 1 == # Average percentage of cache occupancy
305system.cpu.icache.tags.occ_task_id_blocks::1024== 256 == # Occupied blocks per task id
306system.cpu.icache.tags.age_task_id_blocks_1024::0== 61 == # Occupied blocks per task id
307system.cpu.icache.tags.age_task_id_blocks_1024::1== 19 == # Occupied blocks per task id
308system.cpu.icache.tags.age_task_id_blocks_1024::2== 176 == # Occupied blocks per task id
309system.cpu.icache.tags.occ_task_id_percent::1024== 1 == # Percentage of cache occupancy per task id
310system.cpu.icache.tags.tag_accesses== 38526 == # Number of tag accesses
311system.cpu.icache.tags.data_accesses== 38526 == # Number of data accesses
312system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED== 160120000 == # Cumulative time (in ticks) in various power states
313system.cpu.interrupts.clk_domain.clock== 8000 == # Clock period in ticks
314system.cpu.itb.rdAccesses== 0 == # TLB accesses on read requests
315system.cpu.itb.wrAccesses== 19192 == # TLB accesses on write requests
316system.cpu.itb.rdMisses== 0 == # TLB misses on read requests
317system.cpu.itb.wrMisses== 4 == # TLB misses on write requests
318system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED== 160120000 == # Cumulative time (in ticks) in various power states
319system.cpu.itb_walker_cache.blocked_cycles::no_mshrs== 0 == # number of cycles access was blocked
320system.cpu.itb_walker_cache.blocked_cycles::no_targets== 0 == # number of cycles access was blocked
321system.cpu.itb_walker_cache.blocked::no_mshrs== 0 == # number of cycles access was blocked
322system.cpu.itb_walker_cache.blocked::no_targets== 0 == # number of cycles access was blocked
323system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          == NaN ==                        # average number of cycles each access was blocked
324system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          == NaN ==                        # average number of cycles each access was blocked
325system.cpu.itb_walker_cache.replacements== 0 == # number of replacements
326system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED== 160120000 == # Cumulative time (in ticks) in various power states
327system.cpu.itb_walker_cache.tags.tagsinuse== 0 == # Cycle average of tags in use
328system.cpu.itb_walker_cache.tags.total_refs== 0 == # Total number of references to valid blocks.
329system.cpu.itb_walker_cache.tags.sampled_refs== 0 == # Sample count of references to valid blocks.
330system.cpu.itb_walker_cache.tags.avg_refs          == NaN ==                        # Average number of references to valid blocks.
331system.cpu.itb_walker_cache.tags.warmup_cycle== 0 == # Cycle when the warmup percentage was hit.
332system.cpu.itb_walker_cache.tags.tag_accesses== 0 == # Number of tag accesses
333system.cpu.itb_walker_cache.tags.data_accesses== 0 == # Number of data accesses
334system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED== 160120000 == # Cumulative time (in ticks) in various power states
335system.cpu.power_state.pwrStateResidencyTicks::ON== 160120000 == # Cumulative time (in ticks) in various power states
336system.cpu.thread0.numInsts== 0 == # Number of Instructions committed
337system.cpu.thread0.numOps== 0 == # Number of Ops committed
338system.cpu.thread0.numMemRefs== 0 == # Number of Memory References
339system.cpu_clk_domain.clock== 500 == # Clock period in ticks
340system.cpu_voltage_domain.voltage== 1 == # Voltage in Volts
341system.mem_ctrls.avgPriority_.writebacks::samples== 79 == # Average QoS priority value for accepted requests
342system.mem_ctrls.avgPriority_.cpu.inst::samples== 68 == # Average QoS priority value for accepted requests
343system.mem_ctrls.avgPriority_.cpu.data::samples== 15 == # Average QoS priority value for accepted requests
344system.mem_ctrls.priorityMinLatency== 1.875e-08 == # per QoS priority minimum request to response latency (s)
345system.mem_ctrls.priorityMaxLatency== 0.0003307425 == # per QoS priority maximum request to response latency (s)
346system.mem_ctrls.numReadWriteTurnArounds== 4 == # Number of turnarounds from READ to WRITE
347system.mem_ctrls.numWriteReadTurnArounds== 4 == # Number of turnarounds from WRITE to READ
348system.mem_ctrls.numStayReadState== 312 == # Number of times bus staying in READ state
349system.mem_ctrls.numStayWriteState== 62 == # Number of times bus staying in WRITE state
350system.mem_ctrls.readReqs== 157 == # Number of read requests accepted
351system.mem_ctrls.writeReqs== 142 == # Number of write requests accepted
352system.mem_ctrls.readBursts== 157 == # Number of controller read bursts, including those serviced by the write queue
353system.mem_ctrls.writeBursts== 142 == # Number of controller write bursts, including those merged in the write queue
354system.mem_ctrls.servicedByWrQ== 74 == # Number of controller read bursts serviced by the write queue
355system.mem_ctrls.mergedWrBursts== 63 == # Number of controller write bursts merged with an existing one
356system.mem_ctrls.neitherReadNorWriteReqs== 0 == # Number of requests that are neither read nor write
357system.mem_ctrls.avgRdQLen== 1 == # Average read queue length when enqueuing
358system.mem_ctrls.avgWrQLen== 23.45 == # Average write queue length when enqueuing
359system.mem_ctrls.numRdRetry== 0 == # Number of times read queue was full causing retry
360system.mem_ctrls.numWrRetry== 0 == # Number of times write queue was full causing retry
361system.mem_ctrls.readPktSize::0== 0 == # Read request sizes (log2)
362system.mem_ctrls.readPktSize::1== 0 == # Read request sizes (log2)
363system.mem_ctrls.readPktSize::2== 0 == # Read request sizes (log2)
364system.mem_ctrls.readPktSize::3== 0 == # Read request sizes (log2)
365system.mem_ctrls.readPktSize::4== 0 == # Read request sizes (log2)
366system.mem_ctrls.readPktSize::5== 0 == # Read request sizes (log2)
367system.mem_ctrls.readPktSize::6== 157 == # Read request sizes (log2)
368system.mem_ctrls.writePktSize::0== 0 == # Write request sizes (log2)
369system.mem_ctrls.writePktSize::1== 0 == # Write request sizes (log2)
370system.mem_ctrls.writePktSize::2== 0 == # Write request sizes (log2)
371system.mem_ctrls.writePktSize::3== 0 == # Write request sizes (log2)
372system.mem_ctrls.writePktSize::4== 0 == # Write request sizes (log2)
373system.mem_ctrls.writePktSize::5== 0 == # Write request sizes (log2)
374system.mem_ctrls.writePktSize::6== 142 == # Write request sizes (log2)
375system.mem_ctrls.rdQLenPdf::0== 83 == # What read queue length does an incoming req see
376system.mem_ctrls.rdQLenPdf::1== 0 == # What read queue length does an incoming req see
377system.mem_ctrls.rdQLenPdf::2== 0 == # What read queue length does an incoming req see
378system.mem_ctrls.rdQLenPdf::3== 0 == # What read queue length does an incoming req see
379system.mem_ctrls.rdQLenPdf::4== 0 == # What read queue length does an incoming req see
380system.mem_ctrls.rdQLenPdf::5== 0 == # What read queue length does an incoming req see
381system.mem_ctrls.rdQLenPdf::6== 0 == # What read queue length does an incoming req see
382system.mem_ctrls.rdQLenPdf::7== 0 == # What read queue length does an incoming req see
383system.mem_ctrls.rdQLenPdf::8== 0 == # What read queue length does an incoming req see
384system.mem_ctrls.rdQLenPdf::9== 0 == # What read queue length does an incoming req see
385system.mem_ctrls.rdQLenPdf::10== 0 == # What read queue length does an incoming req see
386system.mem_ctrls.rdQLenPdf::11== 0 == # What read queue length does an incoming req see
387system.mem_ctrls.rdQLenPdf::12== 0 == # What read queue length does an incoming req see
388system.mem_ctrls.rdQLenPdf::13== 0 == # What read queue length does an incoming req see
389system.mem_ctrls.rdQLenPdf::14== 0 == # What read queue length does an incoming req see
390system.mem_ctrls.rdQLenPdf::15== 0 == # What read queue length does an incoming req see
391system.mem_ctrls.rdQLenPdf::16== 0 == # What read queue length does an incoming req see
392system.mem_ctrls.rdQLenPdf::17== 0 == # What read queue length does an incoming req see
393system.mem_ctrls.rdQLenPdf::18== 0 == # What read queue length does an incoming req see
394system.mem_ctrls.rdQLenPdf::19== 0 == # What read queue length does an incoming req see
395system.mem_ctrls.rdQLenPdf::20== 0 == # What read queue length does an incoming req see
396system.mem_ctrls.rdQLenPdf::21== 0 == # What read queue length does an incoming req see
397system.mem_ctrls.rdQLenPdf::22== 0 == # What read queue length does an incoming req see
398system.mem_ctrls.rdQLenPdf::23== 0 == # What read queue length does an incoming req see
399system.mem_ctrls.rdQLenPdf::24== 0 == # What read queue length does an incoming req see
400system.mem_ctrls.rdQLenPdf::25== 0 == # What read queue length does an incoming req see
401system.mem_ctrls.rdQLenPdf::26== 0 == # What read queue length does an incoming req see
402system.mem_ctrls.rdQLenPdf::27== 0 == # What read queue length does an incoming req see
403system.mem_ctrls.rdQLenPdf::28== 0 == # What read queue length does an incoming req see
404system.mem_ctrls.rdQLenPdf::29== 0 == # What read queue length does an incoming req see
405system.mem_ctrls.rdQLenPdf::30== 0 == # What read queue length does an incoming req see
406system.mem_ctrls.rdQLenPdf::31== 0 == # What read queue length does an incoming req see
407system.mem_ctrls.wrQLenPdf::0== 0 == # What write queue length does an incoming req see
408system.mem_ctrls.wrQLenPdf::1== 0 == # What write queue length does an incoming req see
409system.mem_ctrls.wrQLenPdf::2== 0 == # What write queue length does an incoming req see
410system.mem_ctrls.wrQLenPdf::3== 0 == # What write queue length does an incoming req see
411system.mem_ctrls.wrQLenPdf::4== 0 == # What write queue length does an incoming req see
412system.mem_ctrls.wrQLenPdf::5== 0 == # What write queue length does an incoming req see
413system.mem_ctrls.wrQLenPdf::6== 0 == # What write queue length does an incoming req see
414system.mem_ctrls.wrQLenPdf::7== 0 == # What write queue length does an incoming req see
415system.mem_ctrls.wrQLenPdf::8== 0 == # What write queue length does an incoming req see
416system.mem_ctrls.wrQLenPdf::9== 0 == # What write queue length does an incoming req see
417system.mem_ctrls.wrQLenPdf::10== 0 == # What write queue length does an incoming req see
418system.mem_ctrls.wrQLenPdf::11== 0 == # What write queue length does an incoming req see
419system.mem_ctrls.wrQLenPdf::12== 0 == # What write queue length does an incoming req see
420system.mem_ctrls.wrQLenPdf::13== 0 == # What write queue length does an incoming req see
421system.mem_ctrls.wrQLenPdf::14== 0 == # What write queue length does an incoming req see
422system.mem_ctrls.wrQLenPdf::15== 1 == # What write queue length does an incoming req see
423system.mem_ctrls.wrQLenPdf::16== 2 == # What write queue length does an incoming req see
424system.mem_ctrls.wrQLenPdf::17== 5 == # What write queue length does an incoming req see
425system.mem_ctrls.wrQLenPdf::18== 5 == # What write queue length does an incoming req see
426system.mem_ctrls.wrQLenPdf::19== 5 == # What write queue length does an incoming req see
427system.mem_ctrls.wrQLenPdf::20== 5 == # What write queue length does an incoming req see
428system.mem_ctrls.wrQLenPdf::21== 5 == # What write queue length does an incoming req see
429system.mem_ctrls.wrQLenPdf::22== 5 == # What write queue length does an incoming req see
430system.mem_ctrls.wrQLenPdf::23== 5 == # What write queue length does an incoming req see
431system.mem_ctrls.wrQLenPdf::24== 5 == # What write queue length does an incoming req see
432system.mem_ctrls.wrQLenPdf::25== 5 == # What write queue length does an incoming req see
433system.mem_ctrls.wrQLenPdf::26== 5 == # What write queue length does an incoming req see
434system.mem_ctrls.wrQLenPdf::27== 5 == # What write queue length does an incoming req see
435system.mem_ctrls.wrQLenPdf::28== 5 == # What write queue length does an incoming req see
436system.mem_ctrls.wrQLenPdf::29== 4 == # What write queue length does an incoming req see
437system.mem_ctrls.wrQLenPdf::30== 4 == # What write queue length does an incoming req see
438system.mem_ctrls.wrQLenPdf::31== 4 == # What write queue length does an incoming req see
439system.mem_ctrls.wrQLenPdf::32== 4 == # What write queue length does an incoming req see
440system.mem_ctrls.wrQLenPdf::33== 0 == # What write queue length does an incoming req see
441system.mem_ctrls.wrQLenPdf::34== 0 == # What write queue length does an incoming req see
442system.mem_ctrls.wrQLenPdf::35== 0 == # What write queue length does an incoming req see
443system.mem_ctrls.wrQLenPdf::36== 0 == # What write queue length does an incoming req see
444system.mem_ctrls.wrQLenPdf::37== 0 == # What write queue length does an incoming req see
445system.mem_ctrls.wrQLenPdf::38== 0 == # What write queue length does an incoming req see
446system.mem_ctrls.wrQLenPdf::39== 0 == # What write queue length does an incoming req see
447system.mem_ctrls.wrQLenPdf::40== 0 == # What write queue length does an incoming req see
448system.mem_ctrls.wrQLenPdf::41== 0 == # What write queue length does an incoming req see
449system.mem_ctrls.wrQLenPdf::42== 0 == # What write queue length does an incoming req see
450system.mem_ctrls.wrQLenPdf::43== 0 == # What write queue length does an incoming req see
451system.mem_ctrls.wrQLenPdf::44== 0 == # What write queue length does an incoming req see
452system.mem_ctrls.wrQLenPdf::45== 0 == # What write queue length does an incoming req see
453system.mem_ctrls.wrQLenPdf::46== 0 == # What write queue length does an incoming req see
454system.mem_ctrls.wrQLenPdf::47== 0 == # What write queue length does an incoming req see
455system.mem_ctrls.wrQLenPdf::48== 0 == # What write queue length does an incoming req see
456system.mem_ctrls.wrQLenPdf::49== 0 == # What write queue length does an incoming req see
457system.mem_ctrls.wrQLenPdf::50== 0 == # What write queue length does an incoming req see
458system.mem_ctrls.wrQLenPdf::51== 0 == # What write queue length does an incoming req see
459system.mem_ctrls.wrQLenPdf::52== 0 == # What write queue length does an incoming req see
460system.mem_ctrls.wrQLenPdf::53== 0 == # What write queue length does an incoming req see
461system.mem_ctrls.wrQLenPdf::54== 0 == # What write queue length does an incoming req see
462system.mem_ctrls.wrQLenPdf::55== 0 == # What write queue length does an incoming req see
463system.mem_ctrls.wrQLenPdf::56== 0 == # What write queue length does an incoming req see
464system.mem_ctrls.wrQLenPdf::57== 0 == # What write queue length does an incoming req see
465system.mem_ctrls.wrQLenPdf::58== 0 == # What write queue length does an incoming req see
466system.mem_ctrls.wrQLenPdf::59== 0 == # What write queue length does an incoming req see
467system.mem_ctrls.wrQLenPdf::60== 0 == # What write queue length does an incoming req see
468system.mem_ctrls.wrQLenPdf::61== 0 == # What write queue length does an incoming req see
469system.mem_ctrls.wrQLenPdf::62== 0 == # What write queue length does an incoming req see
470system.mem_ctrls.wrQLenPdf::63== 0 == # What write queue length does an incoming req see
471system.mem_ctrls.rdPerTurnAround::samples== 4 == # Reads before turning the bus around for writes
472system.mem_ctrls.rdPerTurnAround::mean== 17.75 == # Reads before turning the bus around for writes
473system.mem_ctrls.rdPerTurnAround::gmean== 16.581753 == # Reads before turning the bus around for writes
474system.mem_ctrls.rdPerTurnAround::stdev== 7.410578 == # Reads before turning the bus around for writes
475system.mem_ctrls.rdPerTurnAround::10== 1 == 25.00%     25.00% # Reads before turning the bus around for writes
476system.mem_ctrls.rdPerTurnAround::14== 1 == 25.00%     50.00% # Reads before turning the bus around for writes
477system.mem_ctrls.rdPerTurnAround::20== 1 == 25.00%     75.00% # Reads before turning the bus around for writes
478system.mem_ctrls.rdPerTurnAround::27== 1 == 25.00%    100.00% # Reads before turning the bus around for writes
479system.mem_ctrls.rdPerTurnAround::total== 4 == # Reads before turning the bus around for writes
480system.mem_ctrls.wrPerTurnAround::samples== 4 == # Writes before turning the bus around for reads
481system.mem_ctrls.wrPerTurnAround::mean== 16.5 == # Writes before turning the bus around for reads
482system.mem_ctrls.wrPerTurnAround::gmean== 16.478137 == # Writes before turning the bus around for reads
483system.mem_ctrls.wrPerTurnAround::stdev== 1 == # Writes before turning the bus around for reads
484system.mem_ctrls.wrPerTurnAround::16== 3 == 75.00%     75.00% # Writes before turning the bus around for reads
485system.mem_ctrls.wrPerTurnAround::18== 1 == 25.00%    100.00% # Writes before turning the bus around for reads
486system.mem_ctrls.wrPerTurnAround::total== 4 == # Writes before turning the bus around for reads
487system.mem_ctrls.bytesReadWrQ== 4736 == # Total number of bytes read from write queue
488system.mem_ctrls.bytesReadSys== 10048 == # Total read bytes from the system interface side
489system.mem_ctrls.bytesWrittenSys== 9088 == # Total written bytes from the system interface side
490system.mem_ctrls.avgRdBWSys== 301.44 == # Average system read bandwidth in MiByte/s
491system.mem_ctrls.avgWrBWSys== 272.64 == # Average system write bandwidth in MiByte/s
492system.mem_ctrls.totGap== 33380000 == # Total gap between requests
493system.mem_ctrls.avgGap== 111638.8 == # Average gap between requests
494system.mem_ctrls.requestorReadBytes::.cpu.inst== 4352 == # Per-requestor bytes read from memory
495system.mem_ctrls.requestorReadBytes::.cpu.data== 960 == # Per-requestor bytes read from memory
496system.mem_ctrls.requestorWriteBytes::.writebacks== 4224 == # Per-requestor bytes write to memory
497system.mem_ctrls.requestorReadRate::.cpu.inst== 130561305.613056 == # Per-requestor bytes read from memory rate (Bytes/sec)
498system.mem_ctrls.requestorReadRate::.cpu.data== 28800288.00288 == # Per-requestor bytes read from memory rate (Bytes/sec)
499system.mem_ctrls.requestorWriteRate::.writebacks== 126721267.212672 == # Per-requestor bytes write to memory rate (Bytes/sec)
500system.mem_ctrls.requestorReadAccesses::.cpu.inst== 142 == # Per-requestor read serviced memory accesses
501system.mem_ctrls.requestorReadAccesses::.cpu.data== 15 == # Per-requestor read serviced memory accesses
502system.mem_ctrls.requestorWriteAccesses::.writebacks== 142 == # Per-requestor write serviced memory accesses
503system.mem_ctrls.requestorReadTotalLat::.cpu.inst== 2244750 == # Per-requestor read total memory access latency
504system.mem_ctrls.requestorReadTotalLat::.cpu.data== 460000 == # Per-requestor read total memory access latency
505system.mem_ctrls.requestorWriteTotalLat::.writebacks== 2096022750 == # Per-requestor write total memory access latency
506system.mem_ctrls.requestorReadAvgLat::.cpu.inst== 15808.1 == # Per-requestor read average memory access latency
507system.mem_ctrls.requestorReadAvgLat::.cpu.data== 30666.67 == # Per-requestor read average memory access latency
508system.mem_ctrls.requestorWriteAvgLat::.writebacks== 14760723.59 == # Per-requestor write average memory access latency
509system.mem_ctrls.dram.bytes_read::.cpu.inst== 9088 == # Number of bytes read from this memory
510system.mem_ctrls.dram.bytes_read::.cpu.data== 960 == # Number of bytes read from this memory
511system.mem_ctrls.dram.bytes_read::total== 10048 == # Number of bytes read from this memory
512system.mem_ctrls.dram.bytes_inst_read::.cpu.inst== 9088 == # Number of instructions bytes read from this memory
513system.mem_ctrls.dram.bytes_inst_read::total== 9088 == # Number of instructions bytes read from this memory
514system.mem_ctrls.dram.num_reads::.cpu.inst== 142 == # Number of read requests responded to by this memory
515system.mem_ctrls.dram.num_reads::.cpu.data== 15 == # Number of read requests responded to by this memory
516system.mem_ctrls.dram.num_reads::total== 157 == # Number of read requests responded to by this memory
517system.mem_ctrls.dram.bw_read::.cpu.inst== 272642726 == # Total read bandwidth from this memory (bytes/s)
518system.mem_ctrls.dram.bw_read::.cpu.data== 28800288 == # Total read bandwidth from this memory (bytes/s)
519system.mem_ctrls.dram.bw_read::total== 301443014 == # Total read bandwidth from this memory (bytes/s)
520system.mem_ctrls.dram.bw_inst_read::.cpu.inst== 272642726 == # Instruction read bandwidth from this memory (bytes/s)
521system.mem_ctrls.dram.bw_inst_read::total== 272642726 == # Instruction read bandwidth from this memory (bytes/s)
522system.mem_ctrls.dram.bw_total::.cpu.inst== 272642726 == # Total bandwidth to/from this memory (bytes/s)
523system.mem_ctrls.dram.bw_total::.cpu.data== 28800288 == # Total bandwidth to/from this memory (bytes/s)
524system.mem_ctrls.dram.bw_total::total== 301443014 == # Total bandwidth to/from this memory (bytes/s)
525system.mem_ctrls.dram.readBursts== 83 == # Number of DRAM read bursts
526system.mem_ctrls.dram.writeBursts== 66 == # Number of DRAM write bursts
527system.mem_ctrls.dram.perBankRdBursts::0== 15 == # Per bank write bursts
528system.mem_ctrls.dram.perBankRdBursts::1== 23 == # Per bank write bursts
529system.mem_ctrls.dram.perBankRdBursts::2== 1 == # Per bank write bursts
530system.mem_ctrls.dram.perBankRdBursts::3== 2 == # Per bank write bursts
531system.mem_ctrls.dram.perBankRdBursts::4== 3 == # Per bank write bursts
532system.mem_ctrls.dram.perBankRdBursts::5== 0 == # Per bank write bursts
533system.mem_ctrls.dram.perBankRdBursts::6== 13 == # Per bank write bursts
534system.mem_ctrls.dram.perBankRdBursts::7== 0 == # Per bank write bursts
535system.mem_ctrls.dram.perBankRdBursts::8== 0 == # Per bank write bursts
536system.mem_ctrls.dram.perBankRdBursts::9== 2 == # Per bank write bursts
537system.mem_ctrls.dram.perBankRdBursts::10== 0 == # Per bank write bursts
538system.mem_ctrls.dram.perBankRdBursts::11== 1 == # Per bank write bursts
539system.mem_ctrls.dram.perBankRdBursts::12== 1 == # Per bank write bursts
540system.mem_ctrls.dram.perBankRdBursts::13== 14 == # Per bank write bursts
541system.mem_ctrls.dram.perBankRdBursts::14== 6 == # Per bank write bursts
542system.mem_ctrls.dram.perBankRdBursts::15== 2 == # Per bank write bursts
543system.mem_ctrls.dram.perBankWrBursts::0== 14 == # Per bank write bursts
544system.mem_ctrls.dram.perBankWrBursts::1== 5 == # Per bank write bursts
545system.mem_ctrls.dram.perBankWrBursts::2== 4 == # Per bank write bursts
546system.mem_ctrls.dram.perBankWrBursts::3== 3 == # Per bank write bursts
547system.mem_ctrls.dram.perBankWrBursts::4== 6 == # Per bank write bursts
548system.mem_ctrls.dram.perBankWrBursts::5== 1 == # Per bank write bursts
549system.mem_ctrls.dram.perBankWrBursts::6== 7 == # Per bank write bursts
550system.mem_ctrls.dram.perBankWrBursts::7== 1 == # Per bank write bursts
551system.mem_ctrls.dram.perBankWrBursts::8== 4 == # Per bank write bursts
552system.mem_ctrls.dram.perBankWrBursts::9== 3 == # Per bank write bursts
553system.mem_ctrls.dram.perBankWrBursts::10== 0 == # Per bank write bursts
554system.mem_ctrls.dram.perBankWrBursts::11== 1 == # Per bank write bursts
555system.mem_ctrls.dram.perBankWrBursts::12== 4 == # Per bank write bursts
556system.mem_ctrls.dram.perBankWrBursts::13== 0 == # Per bank write bursts
557system.mem_ctrls.dram.perBankWrBursts::14== 4 == # Per bank write bursts
558system.mem_ctrls.dram.perBankWrBursts::15== 9 == # Per bank write bursts
559system.mem_ctrls.dram.totQLat== 1148500 == # Total ticks spent queuing
560system.mem_ctrls.dram.totBusLat== 415000 == # Total ticks spent in databus transfers
561system.mem_ctrls.dram.totMemAccLat== 2704750 == # Total ticks spent from burst creation until serviced by the DRAM
562system.mem_ctrls.dram.avgQLat== 13837.35 == # Average queueing delay per DRAM burst
563system.mem_ctrls.dram.avgBusLat== 5000 == # Average bus latency per DRAM burst
564system.mem_ctrls.dram.avgMemAccLat== 32587.35 == # Average memory access latency per DRAM burst
565system.mem_ctrls.dram.readRowHits== 52 == # Number of row buffer hits during reads
566system.mem_ctrls.dram.writeRowHits== 36 == # Number of row buffer hits during writes
567system.mem_ctrls.dram.readRowHitRate== 62.65 == # Row buffer hit rate for reads
568system.mem_ctrls.dram.writeRowHitRate== 54.55 == # Row buffer hit rate for writes
569system.mem_ctrls.dram.bytesPerActivate::samples== 51 == # Bytes accessed per row activation
570system.mem_ctrls.dram.bytesPerActivate::mean== 156.862745 == # Bytes accessed per row activation
571system.mem_ctrls.dram.bytesPerActivate::gmean== 116.257761 == # Bytes accessed per row activation
572system.mem_ctrls.dram.bytesPerActivate::stdev== 165.567753 == # Bytes accessed per row activation
573system.mem_ctrls.dram.bytesPerActivate::0-127== 24 == 47.06%     47.06% # Bytes accessed per row activation
574system.mem_ctrls.dram.bytesPerActivate::128-255== 18 == 35.29%     82.35% # Bytes accessed per row activation
575system.mem_ctrls.dram.bytesPerActivate::256-383== 5 == 9.80%     92.16% # Bytes accessed per row activation
576system.mem_ctrls.dram.bytesPerActivate::384-511== 2 == 3.92%     96.08% # Bytes accessed per row activation
577system.mem_ctrls.dram.bytesPerActivate::512-639== 1 == 1.96%     98.04% # Bytes accessed per row activation
578system.mem_ctrls.dram.bytesPerActivate::1024-1151== 1 == 1.96%    100.00% # Bytes accessed per row activation
579system.mem_ctrls.dram.bytesPerActivate::total== 51 == # Bytes accessed per row activation
580system.mem_ctrls.dram.bytesRead== 5312 == # Total number of bytes read from DRAM
581system.mem_ctrls.dram.bytesWritten== 4224 == # Total number of bytes written to DRAM
582system.mem_ctrls.dram.avgRdBW== 159.361594 == # Average DRAM read bandwidth in MiBytes/s
583system.mem_ctrls.dram.avgWrBW== 126.721267 == # Average DRAM write bandwidth in MiBytes/s
584system.mem_ctrls.dram.peakBW== 12800 == # Theoretical peak bandwidth in MiByte/s
585system.mem_ctrls.dram.busUtil== 2.24 == # Data bus utilization in percentage
586system.mem_ctrls.dram.busUtilRead== 1.25 == # Data bus utilization in percentage for reads
587system.mem_ctrls.dram.busUtilWrite== 0.99 == # Data bus utilization in percentage for writes
588system.mem_ctrls.dram.pageHitRate== 59.06 == # Row buffer hit rate, read and write combined
589system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED== 160120000 == # Cumulative time (in ticks) in various power states
590system.mem_ctrls.dram.rank0.actEnergy== 278460 == # Energy for activate commands per rank (pJ)
591system.mem_ctrls.dram.rank0.preEnergy== 132825 == # Energy for precharge commands per rank (pJ)
592system.mem_ctrls.dram.rank0.readEnergy== 414120 == # Energy for read commands per rank (pJ)
593system.mem_ctrls.dram.rank0.writeEnergy== 214020 == # Energy for write commands per rank (pJ)
594system.mem_ctrls.dram.rank0.refreshEnergy== 2458560 == # Energy for refresh commands per rank (pJ)
595system.mem_ctrls.dram.rank0.actBackEnergy== 8238210 == # Energy for active background per rank (pJ)
596system.mem_ctrls.dram.rank0.preBackEnergy== 5907360 == # Energy for precharge background per rank (pJ)
597system.mem_ctrls.dram.rank0.actPowerDownEnergy== 0 == # Energy for active power-down per rank (pJ)
598system.mem_ctrls.dram.rank0.prePowerDownEnergy== 0 == # Energy for precharge power-down per rank (pJ)
599system.mem_ctrls.dram.rank0.selfRefreshEnergy== 0 == # Energy for self refresh per rank (pJ)
600system.mem_ctrls.dram.rank0.totalEnergy== 17643555 == # Total energy per rank (pJ)
601system.mem_ctrls.dram.rank0.averagePower== 529.311943 == # Core power per rank (mW)
602system.mem_ctrls.dram.rank0.totalIdleTime== 0 == # Total Idle time Per DRAM Rank
603system.mem_ctrls.dram.rank0.pwrStateTime::IDLE== 15287000 == # Time in different power states
604system.mem_ctrls.dram.rank0.pwrStateTime::REF== 1040000 == # Time in different power states
605system.mem_ctrls.dram.rank0.pwrStateTime::SREF== 0 == # Time in different power states
606system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN== 0 == # Time in different power states
607system.mem_ctrls.dram.rank0.pwrStateTime::ACT== 17123000 == # Time in different power states
608system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN== 0 == # Time in different power states
609system.mem_ctrls.dram.rank1.actEnergy== 164220 == # Energy for activate commands per rank (pJ)
610system.mem_ctrls.dram.rank1.preEnergy== 60720 == # Energy for precharge commands per rank (pJ)
611system.mem_ctrls.dram.rank1.readEnergy== 185640 == # Energy for read commands per rank (pJ)
612system.mem_ctrls.dram.rank1.writeEnergy== 130500 == # Energy for write commands per rank (pJ)
613system.mem_ctrls.dram.rank1.refreshEnergy== 2458560 == # Energy for refresh commands per rank (pJ)
614system.mem_ctrls.dram.rank1.actBackEnergy== 7254390 == # Energy for active background per rank (pJ)
615system.mem_ctrls.dram.rank1.preBackEnergy== 6691200 == # Energy for precharge background per rank (pJ)
616system.mem_ctrls.dram.rank1.actPowerDownEnergy== 0 == # Energy for active power-down per rank (pJ)
617system.mem_ctrls.dram.rank1.prePowerDownEnergy== 0 == # Energy for precharge power-down per rank (pJ)
618system.mem_ctrls.dram.rank1.selfRefreshEnergy== 0 == # Energy for self refresh per rank (pJ)
619system.mem_ctrls.dram.rank1.totalEnergy== 16945230 == # Total energy per rank (pJ)
620system.mem_ctrls.dram.rank1.averagePower== 508.361984 == # Core power per rank (mW)
621system.mem_ctrls.dram.rank1.totalIdleTime== 0 == # Total Idle time Per DRAM Rank
622system.mem_ctrls.dram.rank1.pwrStateTime::IDLE== 21493250 == # Time in different power states
623system.mem_ctrls.dram.rank1.pwrStateTime::REF== 1040000 == # Time in different power states
624system.mem_ctrls.dram.rank1.pwrStateTime::SREF== 0 == # Time in different power states
625system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN== 0 == # Time in different power states
626system.mem_ctrls.dram.rank1.pwrStateTime::ACT== 14952000 == # Time in different power states
627system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN== 0 == # Time in different power states
628system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED== 160120000 == # Cumulative time (in ticks) in various power states
629system.membus.trans_dist::ReadResp== 156 == # Transaction distribution
630system.membus.trans_dist::WritebackClean== 142 == # Transaction distribution
631system.membus.trans_dist::ReadExReq== 1 == # Transaction distribution
632system.membus.trans_dist::ReadExResp== 1 == # Transaction distribution
633system.membus.trans_dist::ReadCleanReq== 142 == # Transaction distribution
634system.membus.trans_dist::ReadSharedReq== 14 == # Transaction distribution
635system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port== 426 == # Packet count per connected requestor and responder (bytes)
636system.membus.pkt_count_system.cpu.icache.mem_side_port::total== 426 == # Packet count per connected requestor and responder (bytes)
637system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port== 30 == # Packet count per connected requestor and responder (bytes)
638system.membus.pkt_count_system.cpu.dcache.mem_side_port::total== 30 == # Packet count per connected requestor and responder (bytes)
639system.membus.pkt_count::total== 456 == # Packet count per connected requestor and responder (bytes)
640system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port== 18176 == # Cumulative packet size per connected requestor and responder (bytes)
641system.membus.pkt_size_system.cpu.icache.mem_side_port::total== 18176 == # Cumulative packet size per connected requestor and responder (bytes)
642system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port== 960 == # Cumulative packet size per connected requestor and responder (bytes)
643system.membus.pkt_size_system.cpu.dcache.mem_side_port::total== 960 == # Cumulative packet size per connected requestor and responder (bytes)
644system.membus.pkt_size::total== 19136 == # Cumulative packet size per connected requestor and responder (bytes)
645system.membus.snoops== 0 == # Total snoops (count)
646system.membus.snoopTraffic== 0 == # Total snoop traffic (bytes)
647system.membus.snoop_fanout::samples== 157 == # Request fanout histogram
648system.membus.snoop_fanout::mean== 0.006369 == # Request fanout histogram
649system.membus.snoop_fanout::stdev== 0.079809 == # Request fanout histogram
650system.membus.snoop_fanout::underflows== 0 == 0.00%      0.00% # Request fanout histogram
651system.membus.snoop_fanout::0== 156 == 99.36%     99.36% # Request fanout histogram
652system.membus.snoop_fanout::1== 1 == 0.64%    100.00% # Request fanout histogram
653system.membus.snoop_fanout::2== 0 == 0.00%    100.00% # Request fanout histogram
654system.membus.snoop_fanout::3== 0 == 0.00%    100.00% # Request fanout histogram
655system.membus.snoop_fanout::4== 0 == 0.00%    100.00% # Request fanout histogram
656system.membus.snoop_fanout::overflows== 0 == 0.00%    100.00% # Request fanout histogram
657system.membus.snoop_fanout::min_value== 0 == # Request fanout histogram
658system.membus.snoop_fanout::max_value== 1 == # Request fanout histogram
659system.membus.snoop_fanout::total== 157 == # Request fanout histogram
660system.membus.power_state.pwrStateResidencyTicks::UNDEFINED== 160120000 == # Cumulative time (in ticks) in various power states
661system.membus.reqLayer2.occupancy== 868000 == # Layer occupancy (ticks)
662system.membus.reqLayer2.utilization== 2.6 == # Layer utilization (%)
663system.membus.respLayer1.occupancy== 734250 == # Layer occupancy (ticks)
664system.membus.respLayer1.utilization== 2.2 == # Layer utilization (%)
665system.membus.respLayer2.occupancy== 82000 == # Layer occupancy (ticks)
666system.membus.respLayer2.utilization== 0.2 == # Layer utilization (%)
667system.voltage_domain.voltage== 1 == # Voltage in Volts
---------- End Simulation Statistics   ----------
674668aaa
