@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MF284 |Setting synthesis effort to medium for the design
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: BN362 :"j:\alfheimsystems\projects\lattice\sid\sid.vhd":152:8:152:9|Removing sequential instance spi_addr_out_buf[4:0] (in view: work.sid(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"j:\alfheimsystems\projects\lattice\sid\sid.vhd":152:8:152:9|Removing sequential instance sid_cmd_ack_buf (in view: work.sid(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: MO225 :"j:\alfheimsystems\projects\lattice\sid\spi_sid.vhd":140:8:140:9|There are no possible illegal states for state machine state[0:3] (in view: work.spi_sid(behavioral)); safe FSM implementation is not required.
@N: MF578 |Incompatible asynchronous control logic preventing generated clock conversion.
@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
