OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /root/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/cpu/runs/RUN_2025.06.08_22.25.43/tmp/routing/21-fill.odb'…
Reading design constraints file at '/openlane/designs/cpu/src/cpu.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   cpu
Die area:                 ( 0 0 ) ( 2504975 2515695 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     768704
Number of terminals:      13
Number of snets:          2
Number of nets:           7932

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 100000 instances.
  Complete 200000 instances.
  Complete 300000 instances.
  Complete 400000 instances.
  Complete 500000 instances.
  Complete 600000 instances.
  Complete 700000 instances.
[INFO DRT-0164] Number of unique instances = 413.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 100000 insts.
[INFO DRT-0018]   Complete 200000 insts.
[INFO DRT-0018]   Complete 300000 insts.
[INFO DRT-0018]   Complete 400000 insts.
[INFO DRT-0018]   Complete 500000 insts.
[INFO DRT-0018]   Complete 600000 insts.
[INFO DRT-0018]   Complete 700000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 3884357.
[INFO DRT-0033] mcon shape region query size = 7292712.
[INFO DRT-0033] met1 shape region query size = 1659040.
[INFO DRT-0033] via shape region query size = 458500.
[INFO DRT-0033] met2 shape region query size = 275100.
[INFO DRT-0033] via2 shape region query size = 366800.
[INFO DRT-0033] met3 shape region query size = 275111.
[INFO DRT-0033] via3 shape region query size = 366800.
[INFO DRT-0033] met4 shape region query size = 112100.
[INFO DRT-0033] via4 shape region query size = 20000.
[INFO DRT-0033] met5 shape region query size = 20400.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1478 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 395 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0082]   Complete 20000 groups.
[INFO DRT-0082]   Complete 30000 groups.
[INFO DRT-0082]   Complete 40000 groups.
[INFO DRT-0082]   Complete 50000 groups.
[INFO DRT-0082]   Complete 60000 groups.
[INFO DRT-0082]   Complete 70000 groups.
[INFO DRT-0082]   Complete 80000 groups.
[INFO DRT-0082]   Complete 90000 groups.
[INFO DRT-0083]   Complete 100000 groups.
[INFO DRT-0084]   Complete 106646 groups.
#scanned instances     = 768704
#unique  instances     = 413
#stdCellGenAp          = 12071
#stdCellValidPlanarAp  = 206
#stdCellValidViaAp     = 8647
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 23685
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:37, elapsed time = 00:00:18, memory = 2003.88 (MB), peak = 2179.46 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

Number of guides:     230562

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 363 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 364 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 59870.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 66418.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 47105.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 5479.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2262.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 12.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 109237 vertical wires in 8 frboxes and 71909 horizontal wires in 8 frboxes.
[INFO DRT-0186] Done with 12217 vertical wires in 8 frboxes and 13208 horizontal wires in 8 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:43, elapsed time = 00:00:21, memory = 3984.50 (MB), peak = 3984.50 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3984.50 (MB), peak = 3984.50 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:22, memory = 4922.32 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:46, memory = 7128.10 (MB).
    Completing 30% with 4297 violations.
    elapsed time = 00:01:07, memory = 7067.00 (MB).
    Completing 40% with 4297 violations.
    elapsed time = 00:01:34, memory = 7005.44 (MB).
    Completing 50% with 4297 violations.
    elapsed time = 00:01:56, memory = 7104.50 (MB).
    Completing 60% with 8399 violations.
    elapsed time = 00:02:21, memory = 7142.32 (MB).
    Completing 70% with 8399 violations.
    elapsed time = 00:02:46, memory = 7047.00 (MB).
    Completing 80% with 11639 violations.
    elapsed time = 00:03:11, memory = 7033.57 (MB).
    Completing 90% with 11639 violations.
    elapsed time = 00:03:33, memory = 7088.25 (MB).
    Completing 100% with 15086 violations.
    elapsed time = 00:04:21, memory = 7083.88 (MB).
[INFO DRT-0199]   Number of violations = 19553.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0     75      0      3      0      0      0
Metal Spacing      621      0   1059      0   2206     92      8
Min Hole             0      0     15      0      2      0      0
NS Metal             2      0      0      0      0      0      0
Recheck             20      0   2916      0    920     51    560
Short                0      2   8029      2   2790    139     41
[INFO DRT-0267] cpu time = 00:07:34, elapsed time = 00:04:25, memory = 7016.85 (MB), peak = 7169.82 (MB)
Total wire length = 13868222 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5390370 um.
Total wire length on LAYER met2 = 5526246 um.
Total wire length on LAYER met3 = 1559655 um.
Total wire length on LAYER met4 = 1385262 um.
Total wire length on LAYER met5 = 6689 um.
Total number of vias = 253280.
Up-via summary (total 253280):

-------------------------
 FR_MASTERSLICE         0
            li1    120680
           met1    120857
           met2      7238
           met3      4484
           met4        21
-------------------------
                   253280


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 19553 violations.
    elapsed time = 00:00:31, memory = 6984.35 (MB).
    Completing 20% with 19553 violations.
    elapsed time = 00:01:03, memory = 6979.97 (MB).
    Completing 30% with 15904 violations.
    elapsed time = 00:01:53, memory = 6992.16 (MB).
    Completing 40% with 15904 violations.
    elapsed time = 00:02:24, memory = 6990.75 (MB).
    Completing 50% with 15904 violations.
    elapsed time = 00:02:55, memory = 6989.19 (MB).
    Completing 60% with 12663 violations.
    elapsed time = 00:03:45, memory = 6987.94 (MB).
    Completing 70% with 12663 violations.
    elapsed time = 00:04:15, memory = 7001.85 (MB).
    Completing 80% with 9006 violations.
    elapsed time = 00:05:10, memory = 7059.82 (MB).
    Completing 90% with 9006 violations.
    elapsed time = 00:05:37, memory = 7032.00 (MB).
    Completing 100% with 5492 violations.
    elapsed time = 00:06:22, memory = 7087.16 (MB).
[INFO DRT-0199]   Number of violations = 5641.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          9      0      0      0      0      0
Metal Spacing        0    195      0    888     23      0
Min Hole             0      4      0      0      0      0
Recheck              0    101      0     57      3      0
Short                0   3778      1    564      3     15
[INFO DRT-0267] cpu time = 00:08:27, elapsed time = 00:06:26, memory = 7098.25 (MB), peak = 7169.82 (MB)
Total wire length = 13869332 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5391919 um.
Total wire length on LAYER met2 = 5528819 um.
Total wire length on LAYER met3 = 1559993 um.
Total wire length on LAYER met4 = 1381900 um.
Total wire length on LAYER met5 = 6699 um.
Total number of vias = 257534.
Up-via summary (total 257534):

-------------------------
 FR_MASTERSLICE         0
            li1    120630
           met1    124346
           met2      7796
           met3      4741
           met4        21
-------------------------
                   257534


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 5641 violations.
    elapsed time = 00:00:12, memory = 7090.75 (MB).
    Completing 20% with 5641 violations.
    elapsed time = 00:00:33, memory = 7084.97 (MB).
    Completing 30% with 5355 violations.
    elapsed time = 00:00:44, memory = 7085.75 (MB).
    Completing 40% with 5355 violations.
    elapsed time = 00:01:05, memory = 7056.85 (MB).
    Completing 50% with 5355 violations.
    elapsed time = 00:01:19, memory = 7047.79 (MB).
    Completing 60% with 5033 violations.
    elapsed time = 00:01:39, memory = 7046.07 (MB).
    Completing 70% with 5033 violations.
    elapsed time = 00:01:57, memory = 7053.10 (MB).
    Completing 80% with 4488 violations.
    elapsed time = 00:02:12, memory = 7040.75 (MB).
    Completing 90% with 4488 violations.
    elapsed time = 00:02:31, memory = 7041.38 (MB).
    Completing 100% with 3979 violations.
    elapsed time = 00:02:49, memory = 7044.66 (MB).
[INFO DRT-0199]   Number of violations = 4081.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          4      0      0      0      0      0
Metal Spacing        0    117      0    610     17     11
Recheck              0     80      0     37      3      0
Short                0   2737      1    428      4     32
[INFO DRT-0267] cpu time = 00:05:11, elapsed time = 00:02:52, memory = 7014.88 (MB), peak = 7169.82 (MB)
Total wire length = 13869244 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5391806 um.
Total wire length on LAYER met2 = 5526636 um.
Total wire length on LAYER met3 = 1560181 um.
Total wire length on LAYER met4 = 1383919 um.
Total wire length on LAYER met5 = 6700 um.
Total number of vias = 257947.
Up-via summary (total 257947):

-------------------------
 FR_MASTERSLICE         0
            li1    120629
           met1    124735
           met2      7660
           met3      4902
           met4        21
-------------------------
                   257947


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 4081 violations.
    elapsed time = 00:00:07, memory = 7024.10 (MB).
    Completing 20% with 4081 violations.
    elapsed time = 00:00:17, memory = 7021.13 (MB).
    Completing 30% with 3001 violations.
    elapsed time = 00:00:23, memory = 7014.10 (MB).
    Completing 40% with 3001 violations.
    elapsed time = 00:00:37, memory = 7013.00 (MB).
    Completing 50% with 3001 violations.
    elapsed time = 00:00:43, memory = 7018.16 (MB).
    Completing 60% with 1938 violations.
    elapsed time = 00:00:52, memory = 7010.97 (MB).
    Completing 70% with 1938 violations.
    elapsed time = 00:00:59, memory = 7014.41 (MB).
    Completing 80% with 1015 violations.
    elapsed time = 00:01:09, memory = 7010.50 (MB).
    Completing 90% with 1015 violations.
    elapsed time = 00:01:20, memory = 7016.29 (MB).
    Completing 100% with 88 violations.
    elapsed time = 00:01:28, memory = 7015.66 (MB).
[INFO DRT-0199]   Number of violations = 115.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          1      0      0      0
Metal Spacing        0      9     18      0
Recheck              0     16     10      1
Short                0     44     16      0
[INFO DRT-0267] cpu time = 00:02:52, elapsed time = 00:01:29, memory = 7016.75 (MB), peak = 7169.82 (MB)
Total wire length = 13870303 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5385845 um.
Total wire length on LAYER met2 = 5527573 um.
Total wire length on LAYER met3 = 1565600 um.
Total wire length on LAYER met4 = 1384583 um.
Total wire length on LAYER met5 = 6701 um.
Total number of vias = 263832.
Up-via summary (total 263832):

-------------------------
 FR_MASTERSLICE         0
            li1    120629
           met1    129144
           met2      8974
           met3      5064
           met4        21
-------------------------
                   263832


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 115 violations.
    elapsed time = 00:00:00, memory = 7017.38 (MB).
    Completing 20% with 115 violations.
    elapsed time = 00:00:00, memory = 7010.35 (MB).
    Completing 30% with 72 violations.
    elapsed time = 00:00:00, memory = 7010.35 (MB).
    Completing 40% with 72 violations.
    elapsed time = 00:00:01, memory = 7010.35 (MB).
    Completing 50% with 72 violations.
    elapsed time = 00:00:01, memory = 7010.35 (MB).
    Completing 60% with 53 violations.
    elapsed time = 00:00:01, memory = 7010.35 (MB).
    Completing 70% with 53 violations.
    elapsed time = 00:00:01, memory = 7010.66 (MB).
    Completing 80% with 29 violations.
    elapsed time = 00:00:01, memory = 7010.66 (MB).
    Completing 90% with 29 violations.
    elapsed time = 00:00:02, memory = 7010.66 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:02, memory = 7010.66 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 7010.66 (MB), peak = 7169.82 (MB)
Total wire length = 13870239 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5385765 um.
Total wire length on LAYER met2 = 5527526 um.
Total wire length on LAYER met3 = 1565616 um.
Total wire length on LAYER met4 = 1384629 um.
Total wire length on LAYER met5 = 6701 um.
Total number of vias = 263823.
Up-via summary (total 263823):

-------------------------
 FR_MASTERSLICE         0
            li1    120629
           met1    129116
           met2      8989
           met3      5068
           met4        21
-------------------------
                   263823


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 7010.66 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 7010.66 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 7010.66 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 7010.66 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 7010.66 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 7010.66 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 7010.66 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 7010.66 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 7010.66 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 7010.66 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 7010.66 (MB), peak = 7169.82 (MB)
Total wire length = 13870235 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5385763 um.
Total wire length on LAYER met2 = 5527524 um.
Total wire length on LAYER met3 = 1565616 um.
Total wire length on LAYER met4 = 1384629 um.
Total wire length on LAYER met5 = 6701 um.
Total number of vias = 263821.
Up-via summary (total 263821):

-------------------------
 FR_MASTERSLICE         0
            li1    120629
           met1    129114
           met2      8989
           met3      5068
           met4        21
-------------------------
                   263821


[INFO DRT-0198] Complete detail routing.
Total wire length = 13870235 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5385763 um.
Total wire length on LAYER met2 = 5527524 um.
Total wire length on LAYER met3 = 1565616 um.
Total wire length on LAYER met4 = 1384629 um.
Total wire length on LAYER met5 = 6701 um.
Total number of vias = 263821.
Up-via summary (total 263821):

-------------------------
 FR_MASTERSLICE         0
            li1    120629
           met1    129114
           met2      8989
           met3      5068
           met4        21
-------------------------
                   263821


[INFO DRT-0267] cpu time = 00:24:12, elapsed time = 00:15:17, memory = 7010.82 (MB), peak = 7169.82 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/cpu/runs/RUN_2025.06.08_22.25.43/results/routing/cpu.odb'…
Writing netlist to '/openlane/designs/cpu/runs/RUN_2025.06.08_22.25.43/results/routing/cpu.nl.v'…
Writing powered netlist to '/openlane/designs/cpu/runs/RUN_2025.06.08_22.25.43/results/routing/cpu.pnl.v'…
Writing layout to '/openlane/designs/cpu/runs/RUN_2025.06.08_22.25.43/results/routing/cpu.def'…
