# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../RISC-V_single_cycle_CPU.srcs/sources_1/new/alu.v" \
"../../../../RISC-V_single_cycle_CPU.srcs/sources_1/new/alu_ctr.v" \
"../../../../RISC-V_single_cycle_CPU.srcs/sources_1/new/alu_top.v" \
"../../../../RISC-V_single_cycle_CPU.srcs/sources_1/new/data_mem.v" \
"../../../../RISC-V_single_cycle_CPU.srcs/sources_1/new/id.v" \
"../../../../RISC-V_single_cycle_CPU.srcs/sources_1/new/ie.v" \
"../../../../RISC-V_single_cycle_CPU.srcs/sources_1/new/inst_rom.v" \
"../../../../RISC-V_single_cycle_CPU.srcs/sources_1/new/mux_alu_asrc.v" \
"../../../../RISC-V_single_cycle_CPU.srcs/sources_1/new/mux_alu_bsrc.v" \
"../../../../RISC-V_single_cycle_CPU.srcs/sources_1/new/next_pc.v" \
"../../../../RISC-V_single_cycle_CPU.srcs/sources_1/new/pc_reg.v" \
"../../../../RISC-V_single_cycle_CPU.srcs/sources_1/new/reg_file.v" \
"../../../../RISC-V_single_cycle_CPU.srcs/sim_1/new/test_cpu_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
