## WIP
This is my work to create a 32 bit RISCV CPU in my EE469 class at UW. Within the Lab1 and Lab2 directories the files that I have written are always called Lab1.sv and Lab2.sv. All other files were written by the EE469 teaching team for Winter Quarter 2025.
