Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jun 12 16:00:24 2023
| Host         : yusux running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file platform_timing_summary_routed.rpt -pb platform_timing_summary_routed.pb -rpx platform_timing_summary_routed.rpx -warn_on_violation
| Design       : platform
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               27          
LATCH-1    Advisory          Existing latches in the design  1           
RTGT-1     Advisory          RAM retargeting possibility     1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (13248)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10842)
5. checking no_input_delay (21)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (13248)
----------------------------
 There are 212 register/latch pins with no clock driven by root clock pin: clk_100mhz (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[2]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[3]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[4]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[5]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[6]/Q (HIGH)

 There are 661 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[11]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[1]/Q (HIGH)

 There are 2012 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[24]/Q (HIGH)

 There are 2012 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[9]/Q (HIGH)

 There are 2012 register/latch pins with no clock driven by root clock pin: U9/BTN_OK_reg[0]/Q (HIGH)

 There are 2012 register/latch pins with no clock driven by root clock pin: U9/SW_OK_reg[10]/Q (HIGH)

 There are 2012 register/latch pins with no clock driven by root clock pin: U9/SW_OK_reg[2]/Q (HIGH)

 There are 2012 register/latch pins with no clock driven by root clock pin: U9/SW_OK_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10842)
----------------------------------------------------
 There are 10842 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                10867          inf        0.000                      0                10867           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         10867 Endpoints
Min Delay         10867 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.039ns  (logic 5.365ns (24.342%)  route 16.674ns (75.658%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=5 LUT6=7 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y103        FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[0]/C
    SLICE_X80Y103        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U11/vga_controller/v_count_reg[0]/Q
                         net (fo=23, routed)          0.591     0.814    U11/vga_controller/v_count_reg_n_0_[0]
    SLICE_X79Y104        LUT5 (Prop_lut5_I1_O)        0.043     0.857 r  U11/vga_controller/display_data_reg_0_63_0_2_i_44/O
                         net (fo=7, routed)           0.470     1.327    U11/vga_controller/display_data_reg_0_63_0_2_i_44_n_0
    SLICE_X80Y104        LUT6 (Prop_lut6_I1_O)        0.043     1.370 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.446     1.815    U11/vga_controller/vga_r_OBUF[3]_inst_i_17_n_0
    SLICE_X84Y104        LUT5 (Prop_lut5_I4_O)        0.043     1.858 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.113     1.971    U11/vga_controller/h_count_reg[8]_1
    SLICE_X84Y104        LUT5 (Prop_lut5_I4_O)        0.043     2.014 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.469     2.483    U11/vga_controller/h_count_reg[8]_0
    SLICE_X81Y104        LUT6 (Prop_lut6_I0_O)        0.043     2.526 r  U11/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=11, routed)          0.441     2.967    U11/vga_display/C__0[1]
    SLICE_X83Y104        LUT4 (Prop_lut4_I0_O)        0.043     3.010 r  U11/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     3.010    U11/vga_controller/S[0]
    SLICE_X83Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     3.292 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=448, routed)         2.756     6.048    U11/vga_display/display_data_reg_0_63_0_2/ADDRA5
    SLICE_X92Y116        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.122     6.170 r  U11/vga_display/display_data_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.442     6.612    U11/vga_display/display_data_reg_0_63_0_2_n_0
    SLICE_X93Y116        LUT6 (Prop_lut6_I5_O)        0.043     6.655 r  U11/vga_display/text_ascii_carry_i_127/O
                         net (fo=1, routed)           0.000     6.655    U11/vga_display/text_ascii_carry_i_127_n_0
    SLICE_X93Y116        MUXF7 (Prop_muxf7_I0_O)      0.120     6.775 r  U11/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000     6.775    U11/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X93Y116        MUXF8 (Prop_muxf8_I0_O)      0.045     6.820 r  U11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           0.764     7.584    U11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X93Y106        LUT6 (Prop_lut6_I5_O)        0.126     7.710 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.503     8.213    U11/vga_display/text_ascii0[0]
    SLICE_X84Y106        LUT2 (Prop_lut2_I0_O)        0.043     8.256 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     8.256    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     8.380 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.278     8.658    U11/vga_display/font_addr0[0]
    SLICE_X82Y105        LUT2 (Prop_lut2_I0_O)        0.124     8.782 r  U11/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     8.782    U11/vga_display/g0_b0_i_7_n_0
    SLICE_X82Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     9.060 r  U11/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         3.272    12.332    U11/vga_controller/sel[2]
    SLICE_X77Y90         LUT6 (Prop_lut6_I5_O)        0.127    12.459 r  U11/vga_controller/g7_b3/O
                         net (fo=2, routed)           0.356    12.815    U11/vga_controller/g7_b3_n_0
    SLICE_X77Y89         LUT6 (Prop_lut6_I0_O)        0.043    12.858 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_150/O
                         net (fo=1, routed)           0.559    13.417    U11/vga_controller/vga_r_OBUF[3]_inst_i_150_n_0
    SLICE_X81Y89         LUT6 (Prop_lut6_I3_O)        0.043    13.460 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000    13.460    U11/vga_controller/vga_r_OBUF[3]_inst_i_58_n_0
    SLICE_X81Y89         MUXF7 (Prop_muxf7_I0_O)      0.120    13.580 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_29/O
                         net (fo=1, routed)           0.000    13.580    U11/vga_controller/vga_r_OBUF[3]_inst_i_29_n_0
    SLICE_X81Y89         MUXF8 (Prop_muxf8_I0_O)      0.045    13.625 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.776    14.401    U11/vga_controller/vga_display/font_data[5]
    SLICE_X84Y99         LUT5 (Prop_lut5_I4_O)        0.137    14.538 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.161    14.699    U11/vga_controller/vga_r_OBUF[3]_inst_i_5_n_0
    SLICE_X84Y99         LUT5 (Prop_lut5_I3_O)        0.137    14.836 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.278    19.114    U11/vga_b_OBUF[0]
    T23                  OBUF (Prop_obuf_I_O)         2.925    22.039 r  U11/vga_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.039    Blue[3]
    T23                                                               r  Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.953ns  (logic 5.361ns (24.419%)  route 16.592ns (75.581%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=5 LUT6=7 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y103        FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[0]/C
    SLICE_X80Y103        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U11/vga_controller/v_count_reg[0]/Q
                         net (fo=23, routed)          0.591     0.814    U11/vga_controller/v_count_reg_n_0_[0]
    SLICE_X79Y104        LUT5 (Prop_lut5_I1_O)        0.043     0.857 r  U11/vga_controller/display_data_reg_0_63_0_2_i_44/O
                         net (fo=7, routed)           0.470     1.327    U11/vga_controller/display_data_reg_0_63_0_2_i_44_n_0
    SLICE_X80Y104        LUT6 (Prop_lut6_I1_O)        0.043     1.370 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.446     1.815    U11/vga_controller/vga_r_OBUF[3]_inst_i_17_n_0
    SLICE_X84Y104        LUT5 (Prop_lut5_I4_O)        0.043     1.858 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.113     1.971    U11/vga_controller/h_count_reg[8]_1
    SLICE_X84Y104        LUT5 (Prop_lut5_I4_O)        0.043     2.014 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.469     2.483    U11/vga_controller/h_count_reg[8]_0
    SLICE_X81Y104        LUT6 (Prop_lut6_I0_O)        0.043     2.526 r  U11/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=11, routed)          0.441     2.967    U11/vga_display/C__0[1]
    SLICE_X83Y104        LUT4 (Prop_lut4_I0_O)        0.043     3.010 r  U11/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     3.010    U11/vga_controller/S[0]
    SLICE_X83Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     3.292 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=448, routed)         2.756     6.048    U11/vga_display/display_data_reg_0_63_0_2/ADDRA5
    SLICE_X92Y116        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.122     6.170 r  U11/vga_display/display_data_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.442     6.612    U11/vga_display/display_data_reg_0_63_0_2_n_0
    SLICE_X93Y116        LUT6 (Prop_lut6_I5_O)        0.043     6.655 r  U11/vga_display/text_ascii_carry_i_127/O
                         net (fo=1, routed)           0.000     6.655    U11/vga_display/text_ascii_carry_i_127_n_0
    SLICE_X93Y116        MUXF7 (Prop_muxf7_I0_O)      0.120     6.775 r  U11/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000     6.775    U11/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X93Y116        MUXF8 (Prop_muxf8_I0_O)      0.045     6.820 r  U11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           0.764     7.584    U11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X93Y106        LUT6 (Prop_lut6_I5_O)        0.126     7.710 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.503     8.213    U11/vga_display/text_ascii0[0]
    SLICE_X84Y106        LUT2 (Prop_lut2_I0_O)        0.043     8.256 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     8.256    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     8.380 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.278     8.658    U11/vga_display/font_addr0[0]
    SLICE_X82Y105        LUT2 (Prop_lut2_I0_O)        0.124     8.782 r  U11/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     8.782    U11/vga_display/g0_b0_i_7_n_0
    SLICE_X82Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     9.060 r  U11/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         3.272    12.332    U11/vga_controller/sel[2]
    SLICE_X77Y90         LUT6 (Prop_lut6_I5_O)        0.127    12.459 r  U11/vga_controller/g7_b3/O
                         net (fo=2, routed)           0.356    12.815    U11/vga_controller/g7_b3_n_0
    SLICE_X77Y89         LUT6 (Prop_lut6_I0_O)        0.043    12.858 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_150/O
                         net (fo=1, routed)           0.559    13.417    U11/vga_controller/vga_r_OBUF[3]_inst_i_150_n_0
    SLICE_X81Y89         LUT6 (Prop_lut6_I3_O)        0.043    13.460 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000    13.460    U11/vga_controller/vga_r_OBUF[3]_inst_i_58_n_0
    SLICE_X81Y89         MUXF7 (Prop_muxf7_I0_O)      0.120    13.580 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_29/O
                         net (fo=1, routed)           0.000    13.580    U11/vga_controller/vga_r_OBUF[3]_inst_i_29_n_0
    SLICE_X81Y89         MUXF8 (Prop_muxf8_I0_O)      0.045    13.625 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.776    14.401    U11/vga_controller/vga_display/font_data[5]
    SLICE_X84Y99         LUT5 (Prop_lut5_I4_O)        0.137    14.538 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.161    14.699    U11/vga_controller/vga_r_OBUF[3]_inst_i_5_n_0
    SLICE_X84Y99         LUT5 (Prop_lut5_I3_O)        0.137    14.836 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.196    19.032    U11/vga_b_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         2.921    21.953 r  U11/vga_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.953    Blue[2]
    T22                                                               r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.850ns  (logic 5.344ns (24.457%)  route 16.506ns (75.543%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=5 LUT6=7 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y103        FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[0]/C
    SLICE_X80Y103        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U11/vga_controller/v_count_reg[0]/Q
                         net (fo=23, routed)          0.591     0.814    U11/vga_controller/v_count_reg_n_0_[0]
    SLICE_X79Y104        LUT5 (Prop_lut5_I1_O)        0.043     0.857 r  U11/vga_controller/display_data_reg_0_63_0_2_i_44/O
                         net (fo=7, routed)           0.470     1.327    U11/vga_controller/display_data_reg_0_63_0_2_i_44_n_0
    SLICE_X80Y104        LUT6 (Prop_lut6_I1_O)        0.043     1.370 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.446     1.815    U11/vga_controller/vga_r_OBUF[3]_inst_i_17_n_0
    SLICE_X84Y104        LUT5 (Prop_lut5_I4_O)        0.043     1.858 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.113     1.971    U11/vga_controller/h_count_reg[8]_1
    SLICE_X84Y104        LUT5 (Prop_lut5_I4_O)        0.043     2.014 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.469     2.483    U11/vga_controller/h_count_reg[8]_0
    SLICE_X81Y104        LUT6 (Prop_lut6_I0_O)        0.043     2.526 r  U11/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=11, routed)          0.441     2.967    U11/vga_display/C__0[1]
    SLICE_X83Y104        LUT4 (Prop_lut4_I0_O)        0.043     3.010 r  U11/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     3.010    U11/vga_controller/S[0]
    SLICE_X83Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     3.292 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=448, routed)         2.756     6.048    U11/vga_display/display_data_reg_0_63_0_2/ADDRA5
    SLICE_X92Y116        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.122     6.170 r  U11/vga_display/display_data_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.442     6.612    U11/vga_display/display_data_reg_0_63_0_2_n_0
    SLICE_X93Y116        LUT6 (Prop_lut6_I5_O)        0.043     6.655 r  U11/vga_display/text_ascii_carry_i_127/O
                         net (fo=1, routed)           0.000     6.655    U11/vga_display/text_ascii_carry_i_127_n_0
    SLICE_X93Y116        MUXF7 (Prop_muxf7_I0_O)      0.120     6.775 r  U11/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000     6.775    U11/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X93Y116        MUXF8 (Prop_muxf8_I0_O)      0.045     6.820 r  U11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           0.764     7.584    U11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X93Y106        LUT6 (Prop_lut6_I5_O)        0.126     7.710 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.503     8.213    U11/vga_display/text_ascii0[0]
    SLICE_X84Y106        LUT2 (Prop_lut2_I0_O)        0.043     8.256 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     8.256    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     8.380 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.278     8.658    U11/vga_display/font_addr0[0]
    SLICE_X82Y105        LUT2 (Prop_lut2_I0_O)        0.124     8.782 r  U11/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     8.782    U11/vga_display/g0_b0_i_7_n_0
    SLICE_X82Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     9.060 r  U11/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         3.272    12.332    U11/vga_controller/sel[2]
    SLICE_X77Y90         LUT6 (Prop_lut6_I5_O)        0.127    12.459 r  U11/vga_controller/g7_b3/O
                         net (fo=2, routed)           0.356    12.815    U11/vga_controller/g7_b3_n_0
    SLICE_X77Y89         LUT6 (Prop_lut6_I0_O)        0.043    12.858 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_150/O
                         net (fo=1, routed)           0.559    13.417    U11/vga_controller/vga_r_OBUF[3]_inst_i_150_n_0
    SLICE_X81Y89         LUT6 (Prop_lut6_I3_O)        0.043    13.460 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000    13.460    U11/vga_controller/vga_r_OBUF[3]_inst_i_58_n_0
    SLICE_X81Y89         MUXF7 (Prop_muxf7_I0_O)      0.120    13.580 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_29/O
                         net (fo=1, routed)           0.000    13.580    U11/vga_controller/vga_r_OBUF[3]_inst_i_29_n_0
    SLICE_X81Y89         MUXF8 (Prop_muxf8_I0_O)      0.045    13.625 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.776    14.401    U11/vga_controller/vga_display/font_data[5]
    SLICE_X84Y99         LUT5 (Prop_lut5_I4_O)        0.137    14.538 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.161    14.699    U11/vga_controller/vga_r_OBUF[3]_inst_i_5_n_0
    SLICE_X84Y99         LUT5 (Prop_lut5_I3_O)        0.137    14.836 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.110    18.946    U11/vga_b_OBUF[0]
    R20                  OBUF (Prop_obuf_I_O)         2.904    21.850 r  U11/vga_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.850    Blue[1]
    R20                                                               r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.764ns  (logic 5.344ns (24.554%)  route 16.420ns (75.446%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=5 LUT6=7 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y103        FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[0]/C
    SLICE_X80Y103        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U11/vga_controller/v_count_reg[0]/Q
                         net (fo=23, routed)          0.591     0.814    U11/vga_controller/v_count_reg_n_0_[0]
    SLICE_X79Y104        LUT5 (Prop_lut5_I1_O)        0.043     0.857 r  U11/vga_controller/display_data_reg_0_63_0_2_i_44/O
                         net (fo=7, routed)           0.470     1.327    U11/vga_controller/display_data_reg_0_63_0_2_i_44_n_0
    SLICE_X80Y104        LUT6 (Prop_lut6_I1_O)        0.043     1.370 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.446     1.815    U11/vga_controller/vga_r_OBUF[3]_inst_i_17_n_0
    SLICE_X84Y104        LUT5 (Prop_lut5_I4_O)        0.043     1.858 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.113     1.971    U11/vga_controller/h_count_reg[8]_1
    SLICE_X84Y104        LUT5 (Prop_lut5_I4_O)        0.043     2.014 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.469     2.483    U11/vga_controller/h_count_reg[8]_0
    SLICE_X81Y104        LUT6 (Prop_lut6_I0_O)        0.043     2.526 r  U11/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=11, routed)          0.441     2.967    U11/vga_display/C__0[1]
    SLICE_X83Y104        LUT4 (Prop_lut4_I0_O)        0.043     3.010 r  U11/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     3.010    U11/vga_controller/S[0]
    SLICE_X83Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     3.292 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=448, routed)         2.756     6.048    U11/vga_display/display_data_reg_0_63_0_2/ADDRA5
    SLICE_X92Y116        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.122     6.170 r  U11/vga_display/display_data_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.442     6.612    U11/vga_display/display_data_reg_0_63_0_2_n_0
    SLICE_X93Y116        LUT6 (Prop_lut6_I5_O)        0.043     6.655 r  U11/vga_display/text_ascii_carry_i_127/O
                         net (fo=1, routed)           0.000     6.655    U11/vga_display/text_ascii_carry_i_127_n_0
    SLICE_X93Y116        MUXF7 (Prop_muxf7_I0_O)      0.120     6.775 r  U11/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000     6.775    U11/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X93Y116        MUXF8 (Prop_muxf8_I0_O)      0.045     6.820 r  U11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           0.764     7.584    U11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X93Y106        LUT6 (Prop_lut6_I5_O)        0.126     7.710 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.503     8.213    U11/vga_display/text_ascii0[0]
    SLICE_X84Y106        LUT2 (Prop_lut2_I0_O)        0.043     8.256 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     8.256    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     8.380 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.278     8.658    U11/vga_display/font_addr0[0]
    SLICE_X82Y105        LUT2 (Prop_lut2_I0_O)        0.124     8.782 r  U11/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     8.782    U11/vga_display/g0_b0_i_7_n_0
    SLICE_X82Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     9.060 r  U11/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         3.272    12.332    U11/vga_controller/sel[2]
    SLICE_X77Y90         LUT6 (Prop_lut6_I5_O)        0.127    12.459 r  U11/vga_controller/g7_b3/O
                         net (fo=2, routed)           0.356    12.815    U11/vga_controller/g7_b3_n_0
    SLICE_X77Y89         LUT6 (Prop_lut6_I0_O)        0.043    12.858 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_150/O
                         net (fo=1, routed)           0.559    13.417    U11/vga_controller/vga_r_OBUF[3]_inst_i_150_n_0
    SLICE_X81Y89         LUT6 (Prop_lut6_I3_O)        0.043    13.460 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000    13.460    U11/vga_controller/vga_r_OBUF[3]_inst_i_58_n_0
    SLICE_X81Y89         MUXF7 (Prop_muxf7_I0_O)      0.120    13.580 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_29/O
                         net (fo=1, routed)           0.000    13.580    U11/vga_controller/vga_r_OBUF[3]_inst_i_29_n_0
    SLICE_X81Y89         MUXF8 (Prop_muxf8_I0_O)      0.045    13.625 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.776    14.401    U11/vga_controller/vga_display/font_data[5]
    SLICE_X84Y99         LUT5 (Prop_lut5_I4_O)        0.137    14.538 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.161    14.699    U11/vga_controller/vga_r_OBUF[3]_inst_i_5_n_0
    SLICE_X84Y99         LUT5 (Prop_lut5_I3_O)        0.137    14.836 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.024    18.860    U11/vga_b_OBUF[0]
    T20                  OBUF (Prop_obuf_I_O)         2.904    21.764 r  U11/vga_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.764    Blue[0]
    T20                                                               r  Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.714ns  (logic 5.380ns (24.776%)  route 16.334ns (75.224%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=5 LUT6=7 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y103        FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[0]/C
    SLICE_X80Y103        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U11/vga_controller/v_count_reg[0]/Q
                         net (fo=23, routed)          0.591     0.814    U11/vga_controller/v_count_reg_n_0_[0]
    SLICE_X79Y104        LUT5 (Prop_lut5_I1_O)        0.043     0.857 r  U11/vga_controller/display_data_reg_0_63_0_2_i_44/O
                         net (fo=7, routed)           0.470     1.327    U11/vga_controller/display_data_reg_0_63_0_2_i_44_n_0
    SLICE_X80Y104        LUT6 (Prop_lut6_I1_O)        0.043     1.370 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.446     1.815    U11/vga_controller/vga_r_OBUF[3]_inst_i_17_n_0
    SLICE_X84Y104        LUT5 (Prop_lut5_I4_O)        0.043     1.858 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.113     1.971    U11/vga_controller/h_count_reg[8]_1
    SLICE_X84Y104        LUT5 (Prop_lut5_I4_O)        0.043     2.014 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.469     2.483    U11/vga_controller/h_count_reg[8]_0
    SLICE_X81Y104        LUT6 (Prop_lut6_I0_O)        0.043     2.526 r  U11/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=11, routed)          0.441     2.967    U11/vga_display/C__0[1]
    SLICE_X83Y104        LUT4 (Prop_lut4_I0_O)        0.043     3.010 r  U11/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     3.010    U11/vga_controller/S[0]
    SLICE_X83Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     3.292 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=448, routed)         2.756     6.048    U11/vga_display/display_data_reg_0_63_0_2/ADDRA5
    SLICE_X92Y116        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.122     6.170 r  U11/vga_display/display_data_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.442     6.612    U11/vga_display/display_data_reg_0_63_0_2_n_0
    SLICE_X93Y116        LUT6 (Prop_lut6_I5_O)        0.043     6.655 r  U11/vga_display/text_ascii_carry_i_127/O
                         net (fo=1, routed)           0.000     6.655    U11/vga_display/text_ascii_carry_i_127_n_0
    SLICE_X93Y116        MUXF7 (Prop_muxf7_I0_O)      0.120     6.775 r  U11/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000     6.775    U11/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X93Y116        MUXF8 (Prop_muxf8_I0_O)      0.045     6.820 r  U11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           0.764     7.584    U11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X93Y106        LUT6 (Prop_lut6_I5_O)        0.126     7.710 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.503     8.213    U11/vga_display/text_ascii0[0]
    SLICE_X84Y106        LUT2 (Prop_lut2_I0_O)        0.043     8.256 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     8.256    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     8.380 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.278     8.658    U11/vga_display/font_addr0[0]
    SLICE_X82Y105        LUT2 (Prop_lut2_I0_O)        0.124     8.782 r  U11/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     8.782    U11/vga_display/g0_b0_i_7_n_0
    SLICE_X82Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     9.060 r  U11/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         3.272    12.332    U11/vga_controller/sel[2]
    SLICE_X77Y90         LUT6 (Prop_lut6_I5_O)        0.127    12.459 r  U11/vga_controller/g7_b3/O
                         net (fo=2, routed)           0.356    12.815    U11/vga_controller/g7_b3_n_0
    SLICE_X77Y89         LUT6 (Prop_lut6_I0_O)        0.043    12.858 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_150/O
                         net (fo=1, routed)           0.559    13.417    U11/vga_controller/vga_r_OBUF[3]_inst_i_150_n_0
    SLICE_X81Y89         LUT6 (Prop_lut6_I3_O)        0.043    13.460 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000    13.460    U11/vga_controller/vga_r_OBUF[3]_inst_i_58_n_0
    SLICE_X81Y89         MUXF7 (Prop_muxf7_I0_O)      0.120    13.580 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_29/O
                         net (fo=1, routed)           0.000    13.580    U11/vga_controller/vga_r_OBUF[3]_inst_i_29_n_0
    SLICE_X81Y89         MUXF8 (Prop_muxf8_I0_O)      0.045    13.625 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.776    14.401    U11/vga_controller/vga_display/font_data[5]
    SLICE_X84Y99         LUT5 (Prop_lut5_I4_O)        0.137    14.538 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.161    14.699    U11/vga_controller/vga_r_OBUF[3]_inst_i_5_n_0
    SLICE_X84Y99         LUT5 (Prop_lut5_I3_O)        0.137    14.836 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.937    18.774    U11/vga_b_OBUF[0]
    T25                  OBUF (Prop_obuf_I_O)         2.940    21.714 r  U11/vga_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.714    Green[3]
    T25                                                               r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.624ns  (logic 5.376ns (24.862%)  route 16.248ns (75.138%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=5 LUT6=7 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y103        FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[0]/C
    SLICE_X80Y103        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U11/vga_controller/v_count_reg[0]/Q
                         net (fo=23, routed)          0.591     0.814    U11/vga_controller/v_count_reg_n_0_[0]
    SLICE_X79Y104        LUT5 (Prop_lut5_I1_O)        0.043     0.857 r  U11/vga_controller/display_data_reg_0_63_0_2_i_44/O
                         net (fo=7, routed)           0.470     1.327    U11/vga_controller/display_data_reg_0_63_0_2_i_44_n_0
    SLICE_X80Y104        LUT6 (Prop_lut6_I1_O)        0.043     1.370 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.446     1.815    U11/vga_controller/vga_r_OBUF[3]_inst_i_17_n_0
    SLICE_X84Y104        LUT5 (Prop_lut5_I4_O)        0.043     1.858 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.113     1.971    U11/vga_controller/h_count_reg[8]_1
    SLICE_X84Y104        LUT5 (Prop_lut5_I4_O)        0.043     2.014 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.469     2.483    U11/vga_controller/h_count_reg[8]_0
    SLICE_X81Y104        LUT6 (Prop_lut6_I0_O)        0.043     2.526 r  U11/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=11, routed)          0.441     2.967    U11/vga_display/C__0[1]
    SLICE_X83Y104        LUT4 (Prop_lut4_I0_O)        0.043     3.010 r  U11/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     3.010    U11/vga_controller/S[0]
    SLICE_X83Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     3.292 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=448, routed)         2.756     6.048    U11/vga_display/display_data_reg_0_63_0_2/ADDRA5
    SLICE_X92Y116        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.122     6.170 r  U11/vga_display/display_data_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.442     6.612    U11/vga_display/display_data_reg_0_63_0_2_n_0
    SLICE_X93Y116        LUT6 (Prop_lut6_I5_O)        0.043     6.655 r  U11/vga_display/text_ascii_carry_i_127/O
                         net (fo=1, routed)           0.000     6.655    U11/vga_display/text_ascii_carry_i_127_n_0
    SLICE_X93Y116        MUXF7 (Prop_muxf7_I0_O)      0.120     6.775 r  U11/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000     6.775    U11/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X93Y116        MUXF8 (Prop_muxf8_I0_O)      0.045     6.820 r  U11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           0.764     7.584    U11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X93Y106        LUT6 (Prop_lut6_I5_O)        0.126     7.710 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.503     8.213    U11/vga_display/text_ascii0[0]
    SLICE_X84Y106        LUT2 (Prop_lut2_I0_O)        0.043     8.256 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     8.256    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     8.380 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.278     8.658    U11/vga_display/font_addr0[0]
    SLICE_X82Y105        LUT2 (Prop_lut2_I0_O)        0.124     8.782 r  U11/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     8.782    U11/vga_display/g0_b0_i_7_n_0
    SLICE_X82Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     9.060 r  U11/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         3.272    12.332    U11/vga_controller/sel[2]
    SLICE_X77Y90         LUT6 (Prop_lut6_I5_O)        0.127    12.459 r  U11/vga_controller/g7_b3/O
                         net (fo=2, routed)           0.356    12.815    U11/vga_controller/g7_b3_n_0
    SLICE_X77Y89         LUT6 (Prop_lut6_I0_O)        0.043    12.858 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_150/O
                         net (fo=1, routed)           0.559    13.417    U11/vga_controller/vga_r_OBUF[3]_inst_i_150_n_0
    SLICE_X81Y89         LUT6 (Prop_lut6_I3_O)        0.043    13.460 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000    13.460    U11/vga_controller/vga_r_OBUF[3]_inst_i_58_n_0
    SLICE_X81Y89         MUXF7 (Prop_muxf7_I0_O)      0.120    13.580 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_29/O
                         net (fo=1, routed)           0.000    13.580    U11/vga_controller/vga_r_OBUF[3]_inst_i_29_n_0
    SLICE_X81Y89         MUXF8 (Prop_muxf8_I0_O)      0.045    13.625 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.776    14.401    U11/vga_controller/vga_display/font_data[5]
    SLICE_X84Y99         LUT5 (Prop_lut5_I4_O)        0.137    14.538 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.161    14.699    U11/vga_controller/vga_r_OBUF[3]_inst_i_5_n_0
    SLICE_X84Y99         LUT5 (Prop_lut5_I3_O)        0.137    14.836 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.851    18.688    U11/vga_b_OBUF[0]
    T24                  OBUF (Prop_obuf_I_O)         2.936    21.624 r  U11/vga_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.624    Green[2]
    T24                                                               r  Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.530ns  (logic 5.369ns (24.935%)  route 16.162ns (75.065%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=5 LUT6=7 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y103        FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[0]/C
    SLICE_X80Y103        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U11/vga_controller/v_count_reg[0]/Q
                         net (fo=23, routed)          0.591     0.814    U11/vga_controller/v_count_reg_n_0_[0]
    SLICE_X79Y104        LUT5 (Prop_lut5_I1_O)        0.043     0.857 r  U11/vga_controller/display_data_reg_0_63_0_2_i_44/O
                         net (fo=7, routed)           0.470     1.327    U11/vga_controller/display_data_reg_0_63_0_2_i_44_n_0
    SLICE_X80Y104        LUT6 (Prop_lut6_I1_O)        0.043     1.370 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.446     1.815    U11/vga_controller/vga_r_OBUF[3]_inst_i_17_n_0
    SLICE_X84Y104        LUT5 (Prop_lut5_I4_O)        0.043     1.858 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.113     1.971    U11/vga_controller/h_count_reg[8]_1
    SLICE_X84Y104        LUT5 (Prop_lut5_I4_O)        0.043     2.014 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.469     2.483    U11/vga_controller/h_count_reg[8]_0
    SLICE_X81Y104        LUT6 (Prop_lut6_I0_O)        0.043     2.526 r  U11/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=11, routed)          0.441     2.967    U11/vga_display/C__0[1]
    SLICE_X83Y104        LUT4 (Prop_lut4_I0_O)        0.043     3.010 r  U11/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     3.010    U11/vga_controller/S[0]
    SLICE_X83Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     3.292 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=448, routed)         2.756     6.048    U11/vga_display/display_data_reg_0_63_0_2/ADDRA5
    SLICE_X92Y116        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.122     6.170 r  U11/vga_display/display_data_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.442     6.612    U11/vga_display/display_data_reg_0_63_0_2_n_0
    SLICE_X93Y116        LUT6 (Prop_lut6_I5_O)        0.043     6.655 r  U11/vga_display/text_ascii_carry_i_127/O
                         net (fo=1, routed)           0.000     6.655    U11/vga_display/text_ascii_carry_i_127_n_0
    SLICE_X93Y116        MUXF7 (Prop_muxf7_I0_O)      0.120     6.775 r  U11/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000     6.775    U11/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X93Y116        MUXF8 (Prop_muxf8_I0_O)      0.045     6.820 r  U11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           0.764     7.584    U11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X93Y106        LUT6 (Prop_lut6_I5_O)        0.126     7.710 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.503     8.213    U11/vga_display/text_ascii0[0]
    SLICE_X84Y106        LUT2 (Prop_lut2_I0_O)        0.043     8.256 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     8.256    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     8.380 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.278     8.658    U11/vga_display/font_addr0[0]
    SLICE_X82Y105        LUT2 (Prop_lut2_I0_O)        0.124     8.782 r  U11/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     8.782    U11/vga_display/g0_b0_i_7_n_0
    SLICE_X82Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     9.060 r  U11/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         3.272    12.332    U11/vga_controller/sel[2]
    SLICE_X77Y90         LUT6 (Prop_lut6_I5_O)        0.127    12.459 r  U11/vga_controller/g7_b3/O
                         net (fo=2, routed)           0.356    12.815    U11/vga_controller/g7_b3_n_0
    SLICE_X77Y89         LUT6 (Prop_lut6_I0_O)        0.043    12.858 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_150/O
                         net (fo=1, routed)           0.559    13.417    U11/vga_controller/vga_r_OBUF[3]_inst_i_150_n_0
    SLICE_X81Y89         LUT6 (Prop_lut6_I3_O)        0.043    13.460 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000    13.460    U11/vga_controller/vga_r_OBUF[3]_inst_i_58_n_0
    SLICE_X81Y89         MUXF7 (Prop_muxf7_I0_O)      0.120    13.580 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_29/O
                         net (fo=1, routed)           0.000    13.580    U11/vga_controller/vga_r_OBUF[3]_inst_i_29_n_0
    SLICE_X81Y89         MUXF8 (Prop_muxf8_I0_O)      0.045    13.625 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.776    14.401    U11/vga_controller/vga_display/font_data[5]
    SLICE_X84Y99         LUT5 (Prop_lut5_I4_O)        0.137    14.538 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.161    14.699    U11/vga_controller/vga_r_OBUF[3]_inst_i_5_n_0
    SLICE_X84Y99         LUT5 (Prop_lut5_I3_O)        0.137    14.836 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.765    18.602    U11/vga_b_OBUF[0]
    R23                  OBUF (Prop_obuf_I_O)         2.929    21.530 r  U11/vga_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.530    Green[1]
    R23                                                               r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.441ns  (logic 5.365ns (25.023%)  route 16.076ns (74.977%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=5 LUT6=7 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y103        FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[0]/C
    SLICE_X80Y103        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U11/vga_controller/v_count_reg[0]/Q
                         net (fo=23, routed)          0.591     0.814    U11/vga_controller/v_count_reg_n_0_[0]
    SLICE_X79Y104        LUT5 (Prop_lut5_I1_O)        0.043     0.857 r  U11/vga_controller/display_data_reg_0_63_0_2_i_44/O
                         net (fo=7, routed)           0.470     1.327    U11/vga_controller/display_data_reg_0_63_0_2_i_44_n_0
    SLICE_X80Y104        LUT6 (Prop_lut6_I1_O)        0.043     1.370 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.446     1.815    U11/vga_controller/vga_r_OBUF[3]_inst_i_17_n_0
    SLICE_X84Y104        LUT5 (Prop_lut5_I4_O)        0.043     1.858 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.113     1.971    U11/vga_controller/h_count_reg[8]_1
    SLICE_X84Y104        LUT5 (Prop_lut5_I4_O)        0.043     2.014 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.469     2.483    U11/vga_controller/h_count_reg[8]_0
    SLICE_X81Y104        LUT6 (Prop_lut6_I0_O)        0.043     2.526 r  U11/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=11, routed)          0.441     2.967    U11/vga_display/C__0[1]
    SLICE_X83Y104        LUT4 (Prop_lut4_I0_O)        0.043     3.010 r  U11/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     3.010    U11/vga_controller/S[0]
    SLICE_X83Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     3.292 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=448, routed)         2.756     6.048    U11/vga_display/display_data_reg_0_63_0_2/ADDRA5
    SLICE_X92Y116        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.122     6.170 r  U11/vga_display/display_data_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.442     6.612    U11/vga_display/display_data_reg_0_63_0_2_n_0
    SLICE_X93Y116        LUT6 (Prop_lut6_I5_O)        0.043     6.655 r  U11/vga_display/text_ascii_carry_i_127/O
                         net (fo=1, routed)           0.000     6.655    U11/vga_display/text_ascii_carry_i_127_n_0
    SLICE_X93Y116        MUXF7 (Prop_muxf7_I0_O)      0.120     6.775 r  U11/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000     6.775    U11/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X93Y116        MUXF8 (Prop_muxf8_I0_O)      0.045     6.820 r  U11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           0.764     7.584    U11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X93Y106        LUT6 (Prop_lut6_I5_O)        0.126     7.710 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.503     8.213    U11/vga_display/text_ascii0[0]
    SLICE_X84Y106        LUT2 (Prop_lut2_I0_O)        0.043     8.256 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     8.256    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     8.380 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.278     8.658    U11/vga_display/font_addr0[0]
    SLICE_X82Y105        LUT2 (Prop_lut2_I0_O)        0.124     8.782 r  U11/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     8.782    U11/vga_display/g0_b0_i_7_n_0
    SLICE_X82Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     9.060 r  U11/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         3.272    12.332    U11/vga_controller/sel[2]
    SLICE_X77Y90         LUT6 (Prop_lut6_I5_O)        0.127    12.459 r  U11/vga_controller/g7_b3/O
                         net (fo=2, routed)           0.356    12.815    U11/vga_controller/g7_b3_n_0
    SLICE_X77Y89         LUT6 (Prop_lut6_I0_O)        0.043    12.858 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_150/O
                         net (fo=1, routed)           0.559    13.417    U11/vga_controller/vga_r_OBUF[3]_inst_i_150_n_0
    SLICE_X81Y89         LUT6 (Prop_lut6_I3_O)        0.043    13.460 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000    13.460    U11/vga_controller/vga_r_OBUF[3]_inst_i_58_n_0
    SLICE_X81Y89         MUXF7 (Prop_muxf7_I0_O)      0.120    13.580 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_29/O
                         net (fo=1, routed)           0.000    13.580    U11/vga_controller/vga_r_OBUF[3]_inst_i_29_n_0
    SLICE_X81Y89         MUXF8 (Prop_muxf8_I0_O)      0.045    13.625 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.776    14.401    U11/vga_controller/vga_display/font_data[5]
    SLICE_X84Y99         LUT5 (Prop_lut5_I4_O)        0.137    14.538 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.161    14.699    U11/vga_controller/vga_r_OBUF[3]_inst_i_5_n_0
    SLICE_X84Y99         LUT5 (Prop_lut5_I3_O)        0.137    14.836 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.679    18.516    U11/vga_b_OBUF[0]
    R22                  OBUF (Prop_obuf_I_O)         2.925    21.441 r  U11/vga_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.441    Green[0]
    R22                                                               r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.342ns  (logic 5.352ns (25.079%)  route 15.989ns (74.921%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=5 LUT6=7 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y103        FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[0]/C
    SLICE_X80Y103        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U11/vga_controller/v_count_reg[0]/Q
                         net (fo=23, routed)          0.591     0.814    U11/vga_controller/v_count_reg_n_0_[0]
    SLICE_X79Y104        LUT5 (Prop_lut5_I1_O)        0.043     0.857 r  U11/vga_controller/display_data_reg_0_63_0_2_i_44/O
                         net (fo=7, routed)           0.470     1.327    U11/vga_controller/display_data_reg_0_63_0_2_i_44_n_0
    SLICE_X80Y104        LUT6 (Prop_lut6_I1_O)        0.043     1.370 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.446     1.815    U11/vga_controller/vga_r_OBUF[3]_inst_i_17_n_0
    SLICE_X84Y104        LUT5 (Prop_lut5_I4_O)        0.043     1.858 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.113     1.971    U11/vga_controller/h_count_reg[8]_1
    SLICE_X84Y104        LUT5 (Prop_lut5_I4_O)        0.043     2.014 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.469     2.483    U11/vga_controller/h_count_reg[8]_0
    SLICE_X81Y104        LUT6 (Prop_lut6_I0_O)        0.043     2.526 r  U11/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=11, routed)          0.441     2.967    U11/vga_display/C__0[1]
    SLICE_X83Y104        LUT4 (Prop_lut4_I0_O)        0.043     3.010 r  U11/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     3.010    U11/vga_controller/S[0]
    SLICE_X83Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     3.292 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=448, routed)         2.756     6.048    U11/vga_display/display_data_reg_0_63_0_2/ADDRA5
    SLICE_X92Y116        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.122     6.170 r  U11/vga_display/display_data_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.442     6.612    U11/vga_display/display_data_reg_0_63_0_2_n_0
    SLICE_X93Y116        LUT6 (Prop_lut6_I5_O)        0.043     6.655 r  U11/vga_display/text_ascii_carry_i_127/O
                         net (fo=1, routed)           0.000     6.655    U11/vga_display/text_ascii_carry_i_127_n_0
    SLICE_X93Y116        MUXF7 (Prop_muxf7_I0_O)      0.120     6.775 r  U11/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000     6.775    U11/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X93Y116        MUXF8 (Prop_muxf8_I0_O)      0.045     6.820 r  U11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           0.764     7.584    U11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X93Y106        LUT6 (Prop_lut6_I5_O)        0.126     7.710 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.503     8.213    U11/vga_display/text_ascii0[0]
    SLICE_X84Y106        LUT2 (Prop_lut2_I0_O)        0.043     8.256 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     8.256    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     8.380 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.278     8.658    U11/vga_display/font_addr0[0]
    SLICE_X82Y105        LUT2 (Prop_lut2_I0_O)        0.124     8.782 r  U11/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     8.782    U11/vga_display/g0_b0_i_7_n_0
    SLICE_X82Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     9.060 r  U11/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         3.272    12.332    U11/vga_controller/sel[2]
    SLICE_X77Y90         LUT6 (Prop_lut6_I5_O)        0.127    12.459 r  U11/vga_controller/g7_b3/O
                         net (fo=2, routed)           0.356    12.815    U11/vga_controller/g7_b3_n_0
    SLICE_X77Y89         LUT6 (Prop_lut6_I0_O)        0.043    12.858 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_150/O
                         net (fo=1, routed)           0.559    13.417    U11/vga_controller/vga_r_OBUF[3]_inst_i_150_n_0
    SLICE_X81Y89         LUT6 (Prop_lut6_I3_O)        0.043    13.460 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000    13.460    U11/vga_controller/vga_r_OBUF[3]_inst_i_58_n_0
    SLICE_X81Y89         MUXF7 (Prop_muxf7_I0_O)      0.120    13.580 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_29/O
                         net (fo=1, routed)           0.000    13.580    U11/vga_controller/vga_r_OBUF[3]_inst_i_29_n_0
    SLICE_X81Y89         MUXF8 (Prop_muxf8_I0_O)      0.045    13.625 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.776    14.401    U11/vga_controller/vga_display/font_data[5]
    SLICE_X84Y99         LUT5 (Prop_lut5_I4_O)        0.137    14.538 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.161    14.699    U11/vga_controller/vga_r_OBUF[3]_inst_i_5_n_0
    SLICE_X84Y99         LUT5 (Prop_lut5_I3_O)        0.137    14.836 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.593    18.429    U11/vga_b_OBUF[0]
    P21                  OBUF (Prop_obuf_I_O)         2.912    21.342 r  U11/vga_r_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.342    Red[3]
    P21                                                               r  Red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.257ns  (logic 5.367ns (25.248%)  route 15.890ns (74.752%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=5 LUT6=7 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y103        FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[0]/C
    SLICE_X80Y103        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U11/vga_controller/v_count_reg[0]/Q
                         net (fo=23, routed)          0.591     0.814    U11/vga_controller/v_count_reg_n_0_[0]
    SLICE_X79Y104        LUT5 (Prop_lut5_I1_O)        0.043     0.857 r  U11/vga_controller/display_data_reg_0_63_0_2_i_44/O
                         net (fo=7, routed)           0.470     1.327    U11/vga_controller/display_data_reg_0_63_0_2_i_44_n_0
    SLICE_X80Y104        LUT6 (Prop_lut6_I1_O)        0.043     1.370 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.446     1.815    U11/vga_controller/vga_r_OBUF[3]_inst_i_17_n_0
    SLICE_X84Y104        LUT5 (Prop_lut5_I4_O)        0.043     1.858 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.113     1.971    U11/vga_controller/h_count_reg[8]_1
    SLICE_X84Y104        LUT5 (Prop_lut5_I4_O)        0.043     2.014 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.469     2.483    U11/vga_controller/h_count_reg[8]_0
    SLICE_X81Y104        LUT6 (Prop_lut6_I0_O)        0.043     2.526 r  U11/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=11, routed)          0.441     2.967    U11/vga_display/C__0[1]
    SLICE_X83Y104        LUT4 (Prop_lut4_I0_O)        0.043     3.010 r  U11/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     3.010    U11/vga_controller/S[0]
    SLICE_X83Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     3.292 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=448, routed)         2.756     6.048    U11/vga_display/display_data_reg_0_63_0_2/ADDRA5
    SLICE_X92Y116        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.122     6.170 r  U11/vga_display/display_data_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.442     6.612    U11/vga_display/display_data_reg_0_63_0_2_n_0
    SLICE_X93Y116        LUT6 (Prop_lut6_I5_O)        0.043     6.655 r  U11/vga_display/text_ascii_carry_i_127/O
                         net (fo=1, routed)           0.000     6.655    U11/vga_display/text_ascii_carry_i_127_n_0
    SLICE_X93Y116        MUXF7 (Prop_muxf7_I0_O)      0.120     6.775 r  U11/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000     6.775    U11/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X93Y116        MUXF8 (Prop_muxf8_I0_O)      0.045     6.820 r  U11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           0.764     7.584    U11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X93Y106        LUT6 (Prop_lut6_I5_O)        0.126     7.710 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.503     8.213    U11/vga_display/text_ascii0[0]
    SLICE_X84Y106        LUT2 (Prop_lut2_I0_O)        0.043     8.256 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     8.256    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     8.380 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.278     8.658    U11/vga_display/font_addr0[0]
    SLICE_X82Y105        LUT2 (Prop_lut2_I0_O)        0.124     8.782 r  U11/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     8.782    U11/vga_display/g0_b0_i_7_n_0
    SLICE_X82Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     9.060 r  U11/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         3.272    12.332    U11/vga_controller/sel[2]
    SLICE_X77Y90         LUT6 (Prop_lut6_I5_O)        0.127    12.459 r  U11/vga_controller/g7_b3/O
                         net (fo=2, routed)           0.356    12.815    U11/vga_controller/g7_b3_n_0
    SLICE_X77Y89         LUT6 (Prop_lut6_I0_O)        0.043    12.858 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_150/O
                         net (fo=1, routed)           0.559    13.417    U11/vga_controller/vga_r_OBUF[3]_inst_i_150_n_0
    SLICE_X81Y89         LUT6 (Prop_lut6_I3_O)        0.043    13.460 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000    13.460    U11/vga_controller/vga_r_OBUF[3]_inst_i_58_n_0
    SLICE_X81Y89         MUXF7 (Prop_muxf7_I0_O)      0.120    13.580 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_29/O
                         net (fo=1, routed)           0.000    13.580    U11/vga_controller/vga_r_OBUF[3]_inst_i_29_n_0
    SLICE_X81Y89         MUXF8 (Prop_muxf8_I0_O)      0.045    13.625 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.776    14.401    U11/vga_controller/vga_display/font_data[5]
    SLICE_X84Y99         LUT5 (Prop_lut5_I4_O)        0.137    14.538 f  U11/vga_controller/vga_r_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.161    14.699    U11/vga_controller/vga_r_OBUF[3]_inst_i_5_n_0
    SLICE_X84Y99         LUT5 (Prop_lut5_I3_O)        0.137    14.836 r  U11/vga_controller/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.494    18.330    U11/vga_b_OBUF[0]
    N21                  OBUF (Prop_obuf_I_O)         2.927    21.257 r  U11/vga_r_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.257    Red[0]
    N21                                                               r  Red[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/U2/ExMa_pc4_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_pc4_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y123        FDCE                         0.000     0.000 r  U1/U2/ExMa_pc4_reg[15]/C
    SLICE_X89Y123        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  U1/U2/ExMa_pc4_reg[15]/Q
                         net (fo=1, routed)           0.055     0.155    U1/U2/ExMa_pc4[15]
    SLICE_X89Y123        FDCE                                         r  U1/U2/MaWb_pc4_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_pc4_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_pc4_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y124        FDCE                         0.000     0.000 r  U1/U2/ExMa_pc4_reg[19]/C
    SLICE_X91Y124        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  U1/U2/ExMa_pc4_reg[19]/Q
                         net (fo=1, routed)           0.055     0.155    U1/U2/ExMa_pc4[19]
    SLICE_X91Y124        FDCE                                         r  U1/U2/MaWb_pc4_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_pc4_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_pc4_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y131        FDCE                         0.000     0.000 r  U1/U2/ExMa_pc4_reg[20]/C
    SLICE_X95Y131        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  U1/U2/ExMa_pc4_reg[20]/Q
                         net (fo=1, routed)           0.055     0.155    U1/U2/ExMa_pc4[20]
    SLICE_X95Y131        FDCE                                         r  U1/U2/MaWb_pc4_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_pc4_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_pc4_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y118        FDCE                         0.000     0.000 r  U1/U2/ExMa_pc4_reg[4]/C
    SLICE_X93Y118        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  U1/U2/ExMa_pc4_reg[4]/Q
                         net (fo=1, routed)           0.055     0.155    U1/U2/ExMa_pc4[4]
    SLICE_X93Y118        FDCE                                         r  U1/U2/MaWb_pc4_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_pc4_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_pc4_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y123        FDCE                         0.000     0.000 r  U1/U2/ExMa_pc4_reg[9]/C
    SLICE_X89Y123        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  U1/U2/ExMa_pc4_reg[9]/Q
                         net (fo=1, routed)           0.055     0.155    U1/U2/ExMa_pc4[9]
    SLICE_X89Y123        FDCE                                         r  U1/U2/MaWb_pc4_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_pc4_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_pc4_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y132        FDCE                         0.000     0.000 r  U1/U2/ExMa_pc4_reg[24]/C
    SLICE_X96Y132        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  U1/U2/ExMa_pc4_reg[24]/Q
                         net (fo=1, routed)           0.056     0.156    U1/U2/ExMa_pc4[24]
    SLICE_X96Y132        FDCE                                         r  U1/U2/MaWb_pc4_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_pc_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_pc_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.162ns  (logic 0.100ns (61.615%)  route 0.062ns (38.385%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y143       FDCE                         0.000     0.000 r  U1/U2/ExMa_pc_reg[30]/C
    SLICE_X107Y143       FDCE (Prop_fdce_C_Q)         0.100     0.100 r  U1/U2/ExMa_pc_reg[30]/Q
                         net (fo=2, routed)           0.062     0.162    U1/U2/ExMa_pc[30]
    SLICE_X107Y143       FDCE                                         r  U1/U2/MaWb_pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_inst_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_inst_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y136       FDCE                         0.000     0.000 r  U1/U2/ExMa_inst_reg[22]/C
    SLICE_X105Y136       FDCE (Prop_fdce_C_Q)         0.100     0.100 r  U1/U2/ExMa_inst_reg[22]/Q
                         net (fo=3, routed)           0.062     0.162    U1/U2/ExMa_inst[17]
    SLICE_X105Y136       FDCE                                         r  U1/U2/MaWb_inst_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_inst_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_inst_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.165ns  (logic 0.100ns (60.694%)  route 0.065ns (39.306%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y129        FDCE                         0.000     0.000 r  U1/U2/ExMa_inst_reg[27]/C
    SLICE_X81Y129        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  U1/U2/ExMa_inst_reg[27]/Q
                         net (fo=2, routed)           0.065     0.165    U1/U2/ExMa_inst[22]
    SLICE_X81Y129        FDCE                                         r  U1/U2/MaWb_inst_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_inst_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_inst_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.165ns  (logic 0.100ns (60.694%)  route 0.065ns (39.306%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y137        FDCE                         0.000     0.000 r  U1/U2/ExMa_inst_reg[29]/C
    SLICE_X85Y137        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  U1/U2/ExMa_inst_reg[29]/Q
                         net (fo=2, routed)           0.065     0.165    U1/U2/ExMa_inst[24]
    SLICE_X85Y137        FDCE                                         r  U1/U2/MaWb_inst_reg[29]/D
  -------------------------------------------------------------------    -------------------





