
StandProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bb8c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004d8  0800bd20  0800bd20  0001bd20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800c1f8  0800c1f8  0001c1f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800c1fc  0800c1fc  0001c1fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000020c  20000000  0800c200  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  0002020c  2**0
                  CONTENTS
  7 .bss          000007bc  2000020c  2000020c  0002020c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200009c8  200009c8  0002020c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 10 .debug_info   000172e4  00000000  00000000  0002023c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000343a  00000000  00000000  00037520  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001270  00000000  00000000  0003a960  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000010f0  00000000  00000000  0003bbd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  0001db3b  00000000  00000000  0003ccc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000f514  00000000  00000000  0005a7fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0009ffda  00000000  00000000  00069d0f  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00109ce9  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005d80  00000000  00000000  00109d68  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000020c 	.word	0x2000020c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800bd04 	.word	0x0800bd04

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000210 	.word	0x20000210
 80001cc:	0800bd04 	.word	0x0800bd04

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_d2iz>:
 8000b24:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b28:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b2c:	d215      	bcs.n	8000b5a <__aeabi_d2iz+0x36>
 8000b2e:	d511      	bpl.n	8000b54 <__aeabi_d2iz+0x30>
 8000b30:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b34:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b38:	d912      	bls.n	8000b60 <__aeabi_d2iz+0x3c>
 8000b3a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b3e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b42:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b46:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b4a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b4e:	bf18      	it	ne
 8000b50:	4240      	negne	r0, r0
 8000b52:	4770      	bx	lr
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b5e:	d105      	bne.n	8000b6c <__aeabi_d2iz+0x48>
 8000b60:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b64:	bf08      	it	eq
 8000b66:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b6a:	4770      	bx	lr
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	bf00      	nop

08000b74 <__aeabi_d2uiz>:
 8000b74:	004a      	lsls	r2, r1, #1
 8000b76:	d211      	bcs.n	8000b9c <__aeabi_d2uiz+0x28>
 8000b78:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b7c:	d211      	bcs.n	8000ba2 <__aeabi_d2uiz+0x2e>
 8000b7e:	d50d      	bpl.n	8000b9c <__aeabi_d2uiz+0x28>
 8000b80:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b84:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b88:	d40e      	bmi.n	8000ba8 <__aeabi_d2uiz+0x34>
 8000b8a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b8e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b92:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b96:	fa23 f002 	lsr.w	r0, r3, r2
 8000b9a:	4770      	bx	lr
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba6:	d102      	bne.n	8000bae <__aeabi_d2uiz+0x3a>
 8000ba8:	f04f 30ff 	mov.w	r0, #4294967295
 8000bac:	4770      	bx	lr
 8000bae:	f04f 0000 	mov.w	r0, #0
 8000bb2:	4770      	bx	lr

08000bb4 <__aeabi_d2f>:
 8000bb4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bb8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bbc:	bf24      	itt	cs
 8000bbe:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bc6:	d90d      	bls.n	8000be4 <__aeabi_d2f+0x30>
 8000bc8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bcc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bd8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bdc:	bf08      	it	eq
 8000bde:	f020 0001 	biceq.w	r0, r0, #1
 8000be2:	4770      	bx	lr
 8000be4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000be8:	d121      	bne.n	8000c2e <__aeabi_d2f+0x7a>
 8000bea:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bee:	bfbc      	itt	lt
 8000bf0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf4:	4770      	bxlt	lr
 8000bf6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bfe:	f1c2 0218 	rsb	r2, r2, #24
 8000c02:	f1c2 0c20 	rsb	ip, r2, #32
 8000c06:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0a:	fa20 f002 	lsr.w	r0, r0, r2
 8000c0e:	bf18      	it	ne
 8000c10:	f040 0001 	orrne.w	r0, r0, #1
 8000c14:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c18:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c1c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c20:	ea40 000c 	orr.w	r0, r0, ip
 8000c24:	fa23 f302 	lsr.w	r3, r3, r2
 8000c28:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c2c:	e7cc      	b.n	8000bc8 <__aeabi_d2f+0x14>
 8000c2e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c32:	d107      	bne.n	8000c44 <__aeabi_d2f+0x90>
 8000c34:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c38:	bf1e      	ittt	ne
 8000c3a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c3e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c42:	4770      	bxne	lr
 8000c44:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c4c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c50:	4770      	bx	lr
 8000c52:	bf00      	nop

08000c54 <DimasCorr>:
float _Speed[9]; //massive that contains calculated speed for each engine
float _CurPos[8]; //massive that contains current length of thread
float _NewPos[8]; //massive that contains new length of thread

void DimasCorr(int32_t delta, float __diam[])  //new correction method, by Dima
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	ed2d 8b02 	vpush	{d8}
 8000c5a:	b084      	sub	sp, #16
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
 8000c60:	6039      	str	r1, [r7, #0]
	_CurPos[0] = -(sqrtf((_a + powf(_const2 + delta * __diam[8], 2)))
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	ee07 3a90 	vmov	s15, r3
 8000c68:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c6c:	683b      	ldr	r3, [r7, #0]
 8000c6e:	3320      	adds	r3, #32
 8000c70:	edd3 7a00 	vldr	s15, [r3]
 8000c74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c78:	ed9f 7ae7 	vldr	s14, [pc, #924]	; 8001018 <DimasCorr+0x3c4>
 8000c7c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000c80:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8000c84:	eeb0 0a67 	vmov.f32	s0, s15
 8000c88:	f00a fa5e 	bl	800b148 <powf>
 8000c8c:	eeb0 7a40 	vmov.f32	s14, s0
 8000c90:	4be2      	ldr	r3, [pc, #904]	; (800101c <DimasCorr+0x3c8>)
 8000c92:	edd3 7a00 	vldr	s15, [r3]
 8000c96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c9a:	eeb0 0a67 	vmov.f32	s0, s15
 8000c9e:	f00a fbcf 	bl	800b440 <sqrtf>
 8000ca2:	eeb0 8a40 	vmov.f32	s16, s0
			+ sqrtf(powf(_z1 - delta * __diam[8], 2) + _xr1 + _yr1)); //for each engine calculated
 8000ca6:	eddf 6ade 	vldr	s13, [pc, #888]	; 8001020 <DimasCorr+0x3cc>
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	ee07 3a90 	vmov	s15, r3
 8000cb0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000cb4:	683b      	ldr	r3, [r7, #0]
 8000cb6:	3320      	adds	r3, #32
 8000cb8:	edd3 7a00 	vldr	s15, [r3]
 8000cbc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000cc0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000cc4:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8000cc8:	eeb0 0a67 	vmov.f32	s0, s15
 8000ccc:	f00a fa3c 	bl	800b148 <powf>
 8000cd0:	eeb0 7a40 	vmov.f32	s14, s0
 8000cd4:	4bd3      	ldr	r3, [pc, #844]	; (8001024 <DimasCorr+0x3d0>)
 8000cd6:	edd3 7a00 	vldr	s15, [r3]
 8000cda:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000cde:	4bd2      	ldr	r3, [pc, #840]	; (8001028 <DimasCorr+0x3d4>)
 8000ce0:	edd3 7a00 	vldr	s15, [r3]
 8000ce4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ce8:	eeb0 0a67 	vmov.f32	s0, s15
 8000cec:	f00a fba8 	bl	800b440 <sqrtf>
 8000cf0:	eef0 7a40 	vmov.f32	s15, s0
 8000cf4:	ee78 7a27 	vadd.f32	s15, s16, s15
	_CurPos[0] = -(sqrtf((_a + powf(_const2 + delta * __diam[8], 2)))
 8000cf8:	eef1 7a67 	vneg.f32	s15, s15
 8000cfc:	4bcb      	ldr	r3, [pc, #812]	; (800102c <DimasCorr+0x3d8>)
 8000cfe:	edc3 7a00 	vstr	s15, [r3]
	_CurPos[1] = -(sqrtf((_a + powf(_const2 + delta * __diam[8], 2)))
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	ee07 3a90 	vmov	s15, r3
 8000d08:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d0c:	683b      	ldr	r3, [r7, #0]
 8000d0e:	3320      	adds	r3, #32
 8000d10:	edd3 7a00 	vldr	s15, [r3]
 8000d14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d18:	ed9f 7abf 	vldr	s14, [pc, #764]	; 8001018 <DimasCorr+0x3c4>
 8000d1c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000d20:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8000d24:	eeb0 0a67 	vmov.f32	s0, s15
 8000d28:	f00a fa0e 	bl	800b148 <powf>
 8000d2c:	eeb0 7a40 	vmov.f32	s14, s0
 8000d30:	4bba      	ldr	r3, [pc, #744]	; (800101c <DimasCorr+0x3c8>)
 8000d32:	edd3 7a00 	vldr	s15, [r3]
 8000d36:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d3a:	eeb0 0a67 	vmov.f32	s0, s15
 8000d3e:	f00a fb7f 	bl	800b440 <sqrtf>
 8000d42:	eeb0 8a40 	vmov.f32	s16, s0
			+ sqrtf(powf(_z2 - delta * __diam[8], 2) + _xr2 + _yr2)); //current length of thread
 8000d46:	eddf 6aba 	vldr	s13, [pc, #744]	; 8001030 <DimasCorr+0x3dc>
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	ee07 3a90 	vmov	s15, r3
 8000d50:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d54:	683b      	ldr	r3, [r7, #0]
 8000d56:	3320      	adds	r3, #32
 8000d58:	edd3 7a00 	vldr	s15, [r3]
 8000d5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d60:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000d64:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8000d68:	eeb0 0a67 	vmov.f32	s0, s15
 8000d6c:	f00a f9ec 	bl	800b148 <powf>
 8000d70:	eeb0 7a40 	vmov.f32	s14, s0
 8000d74:	4baf      	ldr	r3, [pc, #700]	; (8001034 <DimasCorr+0x3e0>)
 8000d76:	edd3 7a00 	vldr	s15, [r3]
 8000d7a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000d7e:	4bae      	ldr	r3, [pc, #696]	; (8001038 <DimasCorr+0x3e4>)
 8000d80:	edd3 7a00 	vldr	s15, [r3]
 8000d84:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d88:	eeb0 0a67 	vmov.f32	s0, s15
 8000d8c:	f00a fb58 	bl	800b440 <sqrtf>
 8000d90:	eef0 7a40 	vmov.f32	s15, s0
 8000d94:	ee78 7a27 	vadd.f32	s15, s16, s15
	_CurPos[1] = -(sqrtf((_a + powf(_const2 + delta * __diam[8], 2)))
 8000d98:	eef1 7a67 	vneg.f32	s15, s15
 8000d9c:	4ba3      	ldr	r3, [pc, #652]	; (800102c <DimasCorr+0x3d8>)
 8000d9e:	edc3 7a01 	vstr	s15, [r3, #4]
	_CurPos[2] = -(sqrtf((_a + powf(_const2 + delta * __diam[8], 2)))
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	ee07 3a90 	vmov	s15, r3
 8000da8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000dac:	683b      	ldr	r3, [r7, #0]
 8000dae:	3320      	adds	r3, #32
 8000db0:	edd3 7a00 	vldr	s15, [r3]
 8000db4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000db8:	ed9f 7a97 	vldr	s14, [pc, #604]	; 8001018 <DimasCorr+0x3c4>
 8000dbc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000dc0:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8000dc4:	eeb0 0a67 	vmov.f32	s0, s15
 8000dc8:	f00a f9be 	bl	800b148 <powf>
 8000dcc:	eeb0 7a40 	vmov.f32	s14, s0
 8000dd0:	4b92      	ldr	r3, [pc, #584]	; (800101c <DimasCorr+0x3c8>)
 8000dd2:	edd3 7a00 	vldr	s15, [r3]
 8000dd6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000dda:	eeb0 0a67 	vmov.f32	s0, s15
 8000dde:	f00a fb2f 	bl	800b440 <sqrtf>
 8000de2:	eeb0 8a40 	vmov.f32	s16, s0
			+ sqrtf(powf(_z1 - delta * __diam[8], 2) + _xr3 + _yr3)); //by Pifagor`s triangle
 8000de6:	eddf 6a8e 	vldr	s13, [pc, #568]	; 8001020 <DimasCorr+0x3cc>
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	ee07 3a90 	vmov	s15, r3
 8000df0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	3320      	adds	r3, #32
 8000df8:	edd3 7a00 	vldr	s15, [r3]
 8000dfc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e00:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000e04:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8000e08:	eeb0 0a67 	vmov.f32	s0, s15
 8000e0c:	f00a f99c 	bl	800b148 <powf>
 8000e10:	eeb0 7a40 	vmov.f32	s14, s0
 8000e14:	4b89      	ldr	r3, [pc, #548]	; (800103c <DimasCorr+0x3e8>)
 8000e16:	edd3 7a00 	vldr	s15, [r3]
 8000e1a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000e1e:	4b88      	ldr	r3, [pc, #544]	; (8001040 <DimasCorr+0x3ec>)
 8000e20:	edd3 7a00 	vldr	s15, [r3]
 8000e24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e28:	eeb0 0a67 	vmov.f32	s0, s15
 8000e2c:	f00a fb08 	bl	800b440 <sqrtf>
 8000e30:	eef0 7a40 	vmov.f32	s15, s0
 8000e34:	ee78 7a27 	vadd.f32	s15, s16, s15
	_CurPos[2] = -(sqrtf((_a + powf(_const2 + delta * __diam[8], 2)))
 8000e38:	eef1 7a67 	vneg.f32	s15, s15
 8000e3c:	4b7b      	ldr	r3, [pc, #492]	; (800102c <DimasCorr+0x3d8>)
 8000e3e:	edc3 7a02 	vstr	s15, [r3, #8]
	_CurPos[3] = -(sqrtf((_a + powf(_const2 + delta * __diam[8], 2)))
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	ee07 3a90 	vmov	s15, r3
 8000e48:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	3320      	adds	r3, #32
 8000e50:	edd3 7a00 	vldr	s15, [r3]
 8000e54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e58:	ed9f 7a6f 	vldr	s14, [pc, #444]	; 8001018 <DimasCorr+0x3c4>
 8000e5c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000e60:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8000e64:	eeb0 0a67 	vmov.f32	s0, s15
 8000e68:	f00a f96e 	bl	800b148 <powf>
 8000e6c:	eeb0 7a40 	vmov.f32	s14, s0
 8000e70:	4b6a      	ldr	r3, [pc, #424]	; (800101c <DimasCorr+0x3c8>)
 8000e72:	edd3 7a00 	vldr	s15, [r3]
 8000e76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e7a:	eeb0 0a67 	vmov.f32	s0, s15
 8000e7e:	f00a fadf 	bl	800b440 <sqrtf>
 8000e82:	eeb0 8a40 	vmov.f32	s16, s0
			+ sqrtf(powf(_z2 - delta * __diam[8], 2) + _xr4 + _yr4));
 8000e86:	eddf 6a6a 	vldr	s13, [pc, #424]	; 8001030 <DimasCorr+0x3dc>
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	ee07 3a90 	vmov	s15, r3
 8000e90:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	3320      	adds	r3, #32
 8000e98:	edd3 7a00 	vldr	s15, [r3]
 8000e9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ea0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000ea4:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8000ea8:	eeb0 0a67 	vmov.f32	s0, s15
 8000eac:	f00a f94c 	bl	800b148 <powf>
 8000eb0:	eeb0 7a40 	vmov.f32	s14, s0
 8000eb4:	4b63      	ldr	r3, [pc, #396]	; (8001044 <DimasCorr+0x3f0>)
 8000eb6:	edd3 7a00 	vldr	s15, [r3]
 8000eba:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000ebe:	4b62      	ldr	r3, [pc, #392]	; (8001048 <DimasCorr+0x3f4>)
 8000ec0:	edd3 7a00 	vldr	s15, [r3]
 8000ec4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ec8:	eeb0 0a67 	vmov.f32	s0, s15
 8000ecc:	f00a fab8 	bl	800b440 <sqrtf>
 8000ed0:	eef0 7a40 	vmov.f32	s15, s0
 8000ed4:	ee78 7a27 	vadd.f32	s15, s16, s15
	_CurPos[3] = -(sqrtf((_a + powf(_const2 + delta * __diam[8], 2)))
 8000ed8:	eef1 7a67 	vneg.f32	s15, s15
 8000edc:	4b53      	ldr	r3, [pc, #332]	; (800102c <DimasCorr+0x3d8>)
 8000ede:	edc3 7a03 	vstr	s15, [r3, #12]
	_CurPos[4] = -(sqrtf((_a + powf(_const2 + delta * __diam[8], 2)))
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	ee07 3a90 	vmov	s15, r3
 8000ee8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	3320      	adds	r3, #32
 8000ef0:	edd3 7a00 	vldr	s15, [r3]
 8000ef4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ef8:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8001018 <DimasCorr+0x3c4>
 8000efc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000f00:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8000f04:	eeb0 0a67 	vmov.f32	s0, s15
 8000f08:	f00a f91e 	bl	800b148 <powf>
 8000f0c:	eeb0 7a40 	vmov.f32	s14, s0
 8000f10:	4b42      	ldr	r3, [pc, #264]	; (800101c <DimasCorr+0x3c8>)
 8000f12:	edd3 7a00 	vldr	s15, [r3]
 8000f16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f1a:	eeb0 0a67 	vmov.f32	s0, s15
 8000f1e:	f00a fa8f 	bl	800b440 <sqrtf>
 8000f22:	eeb0 8a40 	vmov.f32	s16, s0
			+ sqrtf(powf(_z1 - delta * __diam[8], 2) + _xl1 + _yl1));
 8000f26:	eddf 6a3e 	vldr	s13, [pc, #248]	; 8001020 <DimasCorr+0x3cc>
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	ee07 3a90 	vmov	s15, r3
 8000f30:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	3320      	adds	r3, #32
 8000f38:	edd3 7a00 	vldr	s15, [r3]
 8000f3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f40:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000f44:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8000f48:	eeb0 0a67 	vmov.f32	s0, s15
 8000f4c:	f00a f8fc 	bl	800b148 <powf>
 8000f50:	eeb0 7a40 	vmov.f32	s14, s0
 8000f54:	4b3d      	ldr	r3, [pc, #244]	; (800104c <DimasCorr+0x3f8>)
 8000f56:	edd3 7a00 	vldr	s15, [r3]
 8000f5a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000f5e:	4b3c      	ldr	r3, [pc, #240]	; (8001050 <DimasCorr+0x3fc>)
 8000f60:	edd3 7a00 	vldr	s15, [r3]
 8000f64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f68:	eeb0 0a67 	vmov.f32	s0, s15
 8000f6c:	f00a fa68 	bl	800b440 <sqrtf>
 8000f70:	eef0 7a40 	vmov.f32	s15, s0
 8000f74:	ee78 7a27 	vadd.f32	s15, s16, s15
	_CurPos[4] = -(sqrtf((_a + powf(_const2 + delta * __diam[8], 2)))
 8000f78:	eef1 7a67 	vneg.f32	s15, s15
 8000f7c:	4b2b      	ldr	r3, [pc, #172]	; (800102c <DimasCorr+0x3d8>)
 8000f7e:	edc3 7a04 	vstr	s15, [r3, #16]
	_CurPos[5] = -(sqrtf((_a + powf(_const2 + delta * __diam[8], 2)))
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	ee07 3a90 	vmov	s15, r3
 8000f88:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f8c:	683b      	ldr	r3, [r7, #0]
 8000f8e:	3320      	adds	r3, #32
 8000f90:	edd3 7a00 	vldr	s15, [r3]
 8000f94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f98:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8001018 <DimasCorr+0x3c4>
 8000f9c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000fa0:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8000fa4:	eeb0 0a67 	vmov.f32	s0, s15
 8000fa8:	f00a f8ce 	bl	800b148 <powf>
 8000fac:	eeb0 7a40 	vmov.f32	s14, s0
 8000fb0:	4b1a      	ldr	r3, [pc, #104]	; (800101c <DimasCorr+0x3c8>)
 8000fb2:	edd3 7a00 	vldr	s15, [r3]
 8000fb6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fba:	eeb0 0a67 	vmov.f32	s0, s15
 8000fbe:	f00a fa3f 	bl	800b440 <sqrtf>
 8000fc2:	eeb0 8a40 	vmov.f32	s16, s0
			+ sqrtf(powf(_z2 - delta * __diam[8], 2) + _xl2 + _yl2));
 8000fc6:	eddf 6a1a 	vldr	s13, [pc, #104]	; 8001030 <DimasCorr+0x3dc>
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	ee07 3a90 	vmov	s15, r3
 8000fd0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	3320      	adds	r3, #32
 8000fd8:	edd3 7a00 	vldr	s15, [r3]
 8000fdc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fe0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000fe4:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8000fe8:	eeb0 0a67 	vmov.f32	s0, s15
 8000fec:	f00a f8ac 	bl	800b148 <powf>
 8000ff0:	eeb0 7a40 	vmov.f32	s14, s0
 8000ff4:	4b17      	ldr	r3, [pc, #92]	; (8001054 <DimasCorr+0x400>)
 8000ff6:	edd3 7a00 	vldr	s15, [r3]
 8000ffa:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000ffe:	4b16      	ldr	r3, [pc, #88]	; (8001058 <DimasCorr+0x404>)
 8001000:	edd3 7a00 	vldr	s15, [r3]
 8001004:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001008:	eeb0 0a67 	vmov.f32	s0, s15
 800100c:	f00a fa18 	bl	800b440 <sqrtf>
 8001010:	eef0 7a40 	vmov.f32	s15, s0
 8001014:	e022      	b.n	800105c <DimasCorr+0x408>
 8001016:	bf00      	nop
 8001018:	42200000 	.word	0x42200000
 800101c:	0800be6c 	.word	0x0800be6c
 8001020:	43282666 	.word	0x43282666
 8001024:	0800be2c 	.word	0x0800be2c
 8001028:	0800be4c 	.word	0x0800be4c
 800102c:	20000278 	.word	0x20000278
 8001030:	43758ccd 	.word	0x43758ccd
 8001034:	0800be30 	.word	0x0800be30
 8001038:	0800be50 	.word	0x0800be50
 800103c:	0800be34 	.word	0x0800be34
 8001040:	0800be54 	.word	0x0800be54
 8001044:	0800be38 	.word	0x0800be38
 8001048:	0800be58 	.word	0x0800be58
 800104c:	0800be3c 	.word	0x0800be3c
 8001050:	0800be5c 	.word	0x0800be5c
 8001054:	0800be40 	.word	0x0800be40
 8001058:	0800be60 	.word	0x0800be60
 800105c:	ee78 7a27 	vadd.f32	s15, s16, s15
	_CurPos[5] = -(sqrtf((_a + powf(_const2 + delta * __diam[8], 2)))
 8001060:	eef1 7a67 	vneg.f32	s15, s15
 8001064:	4be4      	ldr	r3, [pc, #912]	; (80013f8 <DimasCorr+0x7a4>)
 8001066:	edc3 7a05 	vstr	s15, [r3, #20]
	_CurPos[6] = -(sqrtf((_a + powf(_const2 + delta * __diam[8], 2)))
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	ee07 3a90 	vmov	s15, r3
 8001070:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	3320      	adds	r3, #32
 8001078:	edd3 7a00 	vldr	s15, [r3]
 800107c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001080:	ed9f 7ade 	vldr	s14, [pc, #888]	; 80013fc <DimasCorr+0x7a8>
 8001084:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001088:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 800108c:	eeb0 0a67 	vmov.f32	s0, s15
 8001090:	f00a f85a 	bl	800b148 <powf>
 8001094:	eeb0 7a40 	vmov.f32	s14, s0
 8001098:	4bd9      	ldr	r3, [pc, #868]	; (8001400 <DimasCorr+0x7ac>)
 800109a:	edd3 7a00 	vldr	s15, [r3]
 800109e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010a2:	eeb0 0a67 	vmov.f32	s0, s15
 80010a6:	f00a f9cb 	bl	800b440 <sqrtf>
 80010aa:	eeb0 8a40 	vmov.f32	s16, s0
			+ sqrtf(powf(_z1 - delta * __diam[8], 2) + _xl3 + _yl3));
 80010ae:	eddf 6ad5 	vldr	s13, [pc, #852]	; 8001404 <DimasCorr+0x7b0>
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	ee07 3a90 	vmov	s15, r3
 80010b8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	3320      	adds	r3, #32
 80010c0:	edd3 7a00 	vldr	s15, [r3]
 80010c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010c8:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80010cc:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 80010d0:	eeb0 0a67 	vmov.f32	s0, s15
 80010d4:	f00a f838 	bl	800b148 <powf>
 80010d8:	eeb0 7a40 	vmov.f32	s14, s0
 80010dc:	4bca      	ldr	r3, [pc, #808]	; (8001408 <DimasCorr+0x7b4>)
 80010de:	edd3 7a00 	vldr	s15, [r3]
 80010e2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80010e6:	4bc9      	ldr	r3, [pc, #804]	; (800140c <DimasCorr+0x7b8>)
 80010e8:	edd3 7a00 	vldr	s15, [r3]
 80010ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010f0:	eeb0 0a67 	vmov.f32	s0, s15
 80010f4:	f00a f9a4 	bl	800b440 <sqrtf>
 80010f8:	eef0 7a40 	vmov.f32	s15, s0
 80010fc:	ee78 7a27 	vadd.f32	s15, s16, s15
	_CurPos[6] = -(sqrtf((_a + powf(_const2 + delta * __diam[8], 2)))
 8001100:	eef1 7a67 	vneg.f32	s15, s15
 8001104:	4bbc      	ldr	r3, [pc, #752]	; (80013f8 <DimasCorr+0x7a4>)
 8001106:	edc3 7a06 	vstr	s15, [r3, #24]
	_CurPos[7] = -(sqrtf((_a + powf(_const2 + delta * __diam[8], 2)))
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	ee07 3a90 	vmov	s15, r3
 8001110:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	3320      	adds	r3, #32
 8001118:	edd3 7a00 	vldr	s15, [r3]
 800111c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001120:	ed9f 7ab6 	vldr	s14, [pc, #728]	; 80013fc <DimasCorr+0x7a8>
 8001124:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001128:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 800112c:	eeb0 0a67 	vmov.f32	s0, s15
 8001130:	f00a f80a 	bl	800b148 <powf>
 8001134:	eeb0 7a40 	vmov.f32	s14, s0
 8001138:	4bb1      	ldr	r3, [pc, #708]	; (8001400 <DimasCorr+0x7ac>)
 800113a:	edd3 7a00 	vldr	s15, [r3]
 800113e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001142:	eeb0 0a67 	vmov.f32	s0, s15
 8001146:	f00a f97b 	bl	800b440 <sqrtf>
 800114a:	eeb0 8a40 	vmov.f32	s16, s0
			+ sqrtf(powf(_z2 - delta * __diam[8], 2) + _xl4 + _yl4));
 800114e:	eddf 6ab0 	vldr	s13, [pc, #704]	; 8001410 <DimasCorr+0x7bc>
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	ee07 3a90 	vmov	s15, r3
 8001158:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	3320      	adds	r3, #32
 8001160:	edd3 7a00 	vldr	s15, [r3]
 8001164:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001168:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800116c:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8001170:	eeb0 0a67 	vmov.f32	s0, s15
 8001174:	f009 ffe8 	bl	800b148 <powf>
 8001178:	eeb0 7a40 	vmov.f32	s14, s0
 800117c:	4ba5      	ldr	r3, [pc, #660]	; (8001414 <DimasCorr+0x7c0>)
 800117e:	edd3 7a00 	vldr	s15, [r3]
 8001182:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001186:	4ba4      	ldr	r3, [pc, #656]	; (8001418 <DimasCorr+0x7c4>)
 8001188:	edd3 7a00 	vldr	s15, [r3]
 800118c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001190:	eeb0 0a67 	vmov.f32	s0, s15
 8001194:	f00a f954 	bl	800b440 <sqrtf>
 8001198:	eef0 7a40 	vmov.f32	s15, s0
 800119c:	ee78 7a27 	vadd.f32	s15, s16, s15
	_CurPos[7] = -(sqrtf((_a + powf(_const2 + delta * __diam[8], 2)))
 80011a0:	eef1 7a67 	vneg.f32	s15, s15
 80011a4:	4b94      	ldr	r3, [pc, #592]	; (80013f8 <DimasCorr+0x7a4>)
 80011a6:	edc3 7a07 	vstr	s15, [r3, #28]
	_NewPos[0] = -(sqrtf((_a + powf(_const2 + delta * __diam[8] + _dist[8], 2)))
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	ee07 3a90 	vmov	s15, r3
 80011b0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	3320      	adds	r3, #32
 80011b8:	edd3 7a00 	vldr	s15, [r3]
 80011bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011c0:	ed9f 7a8e 	vldr	s14, [pc, #568]	; 80013fc <DimasCorr+0x7a8>
 80011c4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80011c8:	4b94      	ldr	r3, [pc, #592]	; (800141c <DimasCorr+0x7c8>)
 80011ca:	edd3 7a08 	vldr	s15, [r3, #32]
 80011ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011d2:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 80011d6:	eeb0 0a67 	vmov.f32	s0, s15
 80011da:	f009 ffb5 	bl	800b148 <powf>
 80011de:	eeb0 7a40 	vmov.f32	s14, s0
 80011e2:	4b87      	ldr	r3, [pc, #540]	; (8001400 <DimasCorr+0x7ac>)
 80011e4:	edd3 7a00 	vldr	s15, [r3]
 80011e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011ec:	eeb0 0a67 	vmov.f32	s0, s15
 80011f0:	f00a f926 	bl	800b440 <sqrtf>
 80011f4:	eeb0 8a40 	vmov.f32	s16, s0
			+ sqrtf(powf(_z1 - delta * __diam[8] - _dist[8], 2) + _xr1 + _yr1)); //same thing to a new position
 80011f8:	eddf 6a82 	vldr	s13, [pc, #520]	; 8001404 <DimasCorr+0x7b0>
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	ee07 3a90 	vmov	s15, r3
 8001202:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	3320      	adds	r3, #32
 800120a:	edd3 7a00 	vldr	s15, [r3]
 800120e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001212:	ee36 7ae7 	vsub.f32	s14, s13, s15
 8001216:	4b81      	ldr	r3, [pc, #516]	; (800141c <DimasCorr+0x7c8>)
 8001218:	edd3 7a08 	vldr	s15, [r3, #32]
 800121c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001220:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8001224:	eeb0 0a67 	vmov.f32	s0, s15
 8001228:	f009 ff8e 	bl	800b148 <powf>
 800122c:	eeb0 7a40 	vmov.f32	s14, s0
 8001230:	4b7b      	ldr	r3, [pc, #492]	; (8001420 <DimasCorr+0x7cc>)
 8001232:	edd3 7a00 	vldr	s15, [r3]
 8001236:	ee37 7a27 	vadd.f32	s14, s14, s15
 800123a:	4b7a      	ldr	r3, [pc, #488]	; (8001424 <DimasCorr+0x7d0>)
 800123c:	edd3 7a00 	vldr	s15, [r3]
 8001240:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001244:	eeb0 0a67 	vmov.f32	s0, s15
 8001248:	f00a f8fa 	bl	800b440 <sqrtf>
 800124c:	eef0 7a40 	vmov.f32	s15, s0
 8001250:	ee78 7a27 	vadd.f32	s15, s16, s15
	_NewPos[0] = -(sqrtf((_a + powf(_const2 + delta * __diam[8] + _dist[8], 2)))
 8001254:	eef1 7a67 	vneg.f32	s15, s15
 8001258:	4b73      	ldr	r3, [pc, #460]	; (8001428 <DimasCorr+0x7d4>)
 800125a:	edc3 7a00 	vstr	s15, [r3]
	_NewPos[1] = -(sqrtf((_a + powf(_const2 + delta * __diam[8] + _dist[8], 2)))
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	ee07 3a90 	vmov	s15, r3
 8001264:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	3320      	adds	r3, #32
 800126c:	edd3 7a00 	vldr	s15, [r3]
 8001270:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001274:	ed9f 7a61 	vldr	s14, [pc, #388]	; 80013fc <DimasCorr+0x7a8>
 8001278:	ee37 7a87 	vadd.f32	s14, s15, s14
 800127c:	4b67      	ldr	r3, [pc, #412]	; (800141c <DimasCorr+0x7c8>)
 800127e:	edd3 7a08 	vldr	s15, [r3, #32]
 8001282:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001286:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 800128a:	eeb0 0a67 	vmov.f32	s0, s15
 800128e:	f009 ff5b 	bl	800b148 <powf>
 8001292:	eeb0 7a40 	vmov.f32	s14, s0
 8001296:	4b5a      	ldr	r3, [pc, #360]	; (8001400 <DimasCorr+0x7ac>)
 8001298:	edd3 7a00 	vldr	s15, [r3]
 800129c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012a0:	eeb0 0a67 	vmov.f32	s0, s15
 80012a4:	f00a f8cc 	bl	800b440 <sqrtf>
 80012a8:	eeb0 8a40 	vmov.f32	s16, s0
			+ sqrtf(powf(_z2 - delta * __diam[8] - _dist[8], 2) + _xr2 + _yr2)); //this calculation contains calculation
 80012ac:	eddf 6a58 	vldr	s13, [pc, #352]	; 8001410 <DimasCorr+0x7bc>
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	ee07 3a90 	vmov	s15, r3
 80012b6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012ba:	683b      	ldr	r3, [r7, #0]
 80012bc:	3320      	adds	r3, #32
 80012be:	edd3 7a00 	vldr	s15, [r3]
 80012c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012c6:	ee36 7ae7 	vsub.f32	s14, s13, s15
 80012ca:	4b54      	ldr	r3, [pc, #336]	; (800141c <DimasCorr+0x7c8>)
 80012cc:	edd3 7a08 	vldr	s15, [r3, #32]
 80012d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012d4:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 80012d8:	eeb0 0a67 	vmov.f32	s0, s15
 80012dc:	f009 ff34 	bl	800b148 <powf>
 80012e0:	eeb0 7a40 	vmov.f32	s14, s0
 80012e4:	4b51      	ldr	r3, [pc, #324]	; (800142c <DimasCorr+0x7d8>)
 80012e6:	edd3 7a00 	vldr	s15, [r3]
 80012ea:	ee37 7a27 	vadd.f32	s14, s14, s15
 80012ee:	4b50      	ldr	r3, [pc, #320]	; (8001430 <DimasCorr+0x7dc>)
 80012f0:	edd3 7a00 	vldr	s15, [r3]
 80012f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012f8:	eeb0 0a67 	vmov.f32	s0, s15
 80012fc:	f00a f8a0 	bl	800b440 <sqrtf>
 8001300:	eef0 7a40 	vmov.f32	s15, s0
 8001304:	ee78 7a27 	vadd.f32	s15, s16, s15
	_NewPos[1] = -(sqrtf((_a + powf(_const2 + delta * __diam[8] + _dist[8], 2)))
 8001308:	eef1 7a67 	vneg.f32	s15, s15
 800130c:	4b46      	ldr	r3, [pc, #280]	; (8001428 <DimasCorr+0x7d4>)
 800130e:	edc3 7a01 	vstr	s15, [r3, #4]
	_NewPos[2] = -(sqrtf((_a + powf(_const2 + delta * __diam[8] + _dist[8], 2)))
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	ee07 3a90 	vmov	s15, r3
 8001318:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	3320      	adds	r3, #32
 8001320:	edd3 7a00 	vldr	s15, [r3]
 8001324:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001328:	ed9f 7a34 	vldr	s14, [pc, #208]	; 80013fc <DimasCorr+0x7a8>
 800132c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001330:	4b3a      	ldr	r3, [pc, #232]	; (800141c <DimasCorr+0x7c8>)
 8001332:	edd3 7a08 	vldr	s15, [r3, #32]
 8001336:	ee77 7a27 	vadd.f32	s15, s14, s15
 800133a:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 800133e:	eeb0 0a67 	vmov.f32	s0, s15
 8001342:	f009 ff01 	bl	800b148 <powf>
 8001346:	eeb0 7a40 	vmov.f32	s14, s0
 800134a:	4b2d      	ldr	r3, [pc, #180]	; (8001400 <DimasCorr+0x7ac>)
 800134c:	edd3 7a00 	vldr	s15, [r3]
 8001350:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001354:	eeb0 0a67 	vmov.f32	s0, s15
 8001358:	f00a f872 	bl	800b440 <sqrtf>
 800135c:	eeb0 8a40 	vmov.f32	s16, s0
			+ sqrtf(powf(_z1 - delta * __diam[8] - _dist[8], 2) + _xr3 + _yr3)); //of small triangle, which is the same for
 8001360:	eddf 6a28 	vldr	s13, [pc, #160]	; 8001404 <DimasCorr+0x7b0>
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	ee07 3a90 	vmov	s15, r3
 800136a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	3320      	adds	r3, #32
 8001372:	edd3 7a00 	vldr	s15, [r3]
 8001376:	ee67 7a27 	vmul.f32	s15, s14, s15
 800137a:	ee36 7ae7 	vsub.f32	s14, s13, s15
 800137e:	4b27      	ldr	r3, [pc, #156]	; (800141c <DimasCorr+0x7c8>)
 8001380:	edd3 7a08 	vldr	s15, [r3, #32]
 8001384:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001388:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 800138c:	eeb0 0a67 	vmov.f32	s0, s15
 8001390:	f009 feda 	bl	800b148 <powf>
 8001394:	eeb0 7a40 	vmov.f32	s14, s0
 8001398:	4b26      	ldr	r3, [pc, #152]	; (8001434 <DimasCorr+0x7e0>)
 800139a:	edd3 7a00 	vldr	s15, [r3]
 800139e:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013a2:	4b25      	ldr	r3, [pc, #148]	; (8001438 <DimasCorr+0x7e4>)
 80013a4:	edd3 7a00 	vldr	s15, [r3]
 80013a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013ac:	eeb0 0a67 	vmov.f32	s0, s15
 80013b0:	f00a f846 	bl	800b440 <sqrtf>
 80013b4:	eef0 7a40 	vmov.f32	s15, s0
 80013b8:	ee78 7a27 	vadd.f32	s15, s16, s15
	_NewPos[2] = -(sqrtf((_a + powf(_const2 + delta * __diam[8] + _dist[8], 2)))
 80013bc:	eef1 7a67 	vneg.f32	s15, s15
 80013c0:	4b19      	ldr	r3, [pc, #100]	; (8001428 <DimasCorr+0x7d4>)
 80013c2:	edc3 7a02 	vstr	s15, [r3, #8]
	_NewPos[3] = -(sqrtf((_a + powf(_const2 + delta * __diam[8] + _dist[8], 2)))
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	ee07 3a90 	vmov	s15, r3
 80013cc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	3320      	adds	r3, #32
 80013d4:	edd3 7a00 	vldr	s15, [r3]
 80013d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013dc:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80013fc <DimasCorr+0x7a8>
 80013e0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80013e4:	4b0d      	ldr	r3, [pc, #52]	; (800141c <DimasCorr+0x7c8>)
 80013e6:	edd3 7a08 	vldr	s15, [r3, #32]
 80013ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013ee:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 80013f2:	eeb0 0a67 	vmov.f32	s0, s15
 80013f6:	e021      	b.n	800143c <DimasCorr+0x7e8>
 80013f8:	20000278 	.word	0x20000278
 80013fc:	42200000 	.word	0x42200000
 8001400:	0800be6c 	.word	0x0800be6c
 8001404:	43282666 	.word	0x43282666
 8001408:	0800be44 	.word	0x0800be44
 800140c:	0800be64 	.word	0x0800be64
 8001410:	43758ccd 	.word	0x43758ccd
 8001414:	0800be48 	.word	0x0800be48
 8001418:	0800be68 	.word	0x0800be68
 800141c:	20000298 	.word	0x20000298
 8001420:	0800be2c 	.word	0x0800be2c
 8001424:	0800be4c 	.word	0x0800be4c
 8001428:	20000234 	.word	0x20000234
 800142c:	0800be30 	.word	0x0800be30
 8001430:	0800be50 	.word	0x0800be50
 8001434:	0800be34 	.word	0x0800be34
 8001438:	0800be54 	.word	0x0800be54
 800143c:	f009 fe84 	bl	800b148 <powf>
 8001440:	eeb0 7a40 	vmov.f32	s14, s0
 8001444:	4bd4      	ldr	r3, [pc, #848]	; (8001798 <DimasCorr+0xb44>)
 8001446:	edd3 7a00 	vldr	s15, [r3]
 800144a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800144e:	eeb0 0a67 	vmov.f32	s0, s15
 8001452:	f009 fff5 	bl	800b440 <sqrtf>
 8001456:	eeb0 8a40 	vmov.f32	s16, s0
			+ sqrtf(powf(_z2 - delta * __diam[8] - _dist[8], 2) + _xr4 + _yr4)); //all engines
 800145a:	eddf 6ad0 	vldr	s13, [pc, #832]	; 800179c <DimasCorr+0xb48>
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	ee07 3a90 	vmov	s15, r3
 8001464:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	3320      	adds	r3, #32
 800146c:	edd3 7a00 	vldr	s15, [r3]
 8001470:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001474:	ee36 7ae7 	vsub.f32	s14, s13, s15
 8001478:	4bc9      	ldr	r3, [pc, #804]	; (80017a0 <DimasCorr+0xb4c>)
 800147a:	edd3 7a08 	vldr	s15, [r3, #32]
 800147e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001482:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8001486:	eeb0 0a67 	vmov.f32	s0, s15
 800148a:	f009 fe5d 	bl	800b148 <powf>
 800148e:	eeb0 7a40 	vmov.f32	s14, s0
 8001492:	4bc4      	ldr	r3, [pc, #784]	; (80017a4 <DimasCorr+0xb50>)
 8001494:	edd3 7a00 	vldr	s15, [r3]
 8001498:	ee37 7a27 	vadd.f32	s14, s14, s15
 800149c:	4bc2      	ldr	r3, [pc, #776]	; (80017a8 <DimasCorr+0xb54>)
 800149e:	edd3 7a00 	vldr	s15, [r3]
 80014a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014a6:	eeb0 0a67 	vmov.f32	s0, s15
 80014aa:	f009 ffc9 	bl	800b440 <sqrtf>
 80014ae:	eef0 7a40 	vmov.f32	s15, s0
 80014b2:	ee78 7a27 	vadd.f32	s15, s16, s15
	_NewPos[3] = -(sqrtf((_a + powf(_const2 + delta * __diam[8] + _dist[8], 2)))
 80014b6:	eef1 7a67 	vneg.f32	s15, s15
 80014ba:	4bbc      	ldr	r3, [pc, #752]	; (80017ac <DimasCorr+0xb58>)
 80014bc:	edc3 7a03 	vstr	s15, [r3, #12]
	_NewPos[4] = -(sqrtf((_a + powf(_const2 + delta * __diam[8] + _dist[8], 2)))
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	ee07 3a90 	vmov	s15, r3
 80014c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	3320      	adds	r3, #32
 80014ce:	edd3 7a00 	vldr	s15, [r3]
 80014d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014d6:	ed9f 7ab6 	vldr	s14, [pc, #728]	; 80017b0 <DimasCorr+0xb5c>
 80014da:	ee37 7a87 	vadd.f32	s14, s15, s14
 80014de:	4bb0      	ldr	r3, [pc, #704]	; (80017a0 <DimasCorr+0xb4c>)
 80014e0:	edd3 7a08 	vldr	s15, [r3, #32]
 80014e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014e8:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 80014ec:	eeb0 0a67 	vmov.f32	s0, s15
 80014f0:	f009 fe2a 	bl	800b148 <powf>
 80014f4:	eeb0 7a40 	vmov.f32	s14, s0
 80014f8:	4ba7      	ldr	r3, [pc, #668]	; (8001798 <DimasCorr+0xb44>)
 80014fa:	edd3 7a00 	vldr	s15, [r3]
 80014fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001502:	eeb0 0a67 	vmov.f32	s0, s15
 8001506:	f009 ff9b 	bl	800b440 <sqrtf>
 800150a:	eeb0 8a40 	vmov.f32	s16, s0
			+ sqrtf(powf(_z1 - delta * __diam[8] - _dist[8], 2) + _xl1 + _yl1));
 800150e:	eddf 6aa9 	vldr	s13, [pc, #676]	; 80017b4 <DimasCorr+0xb60>
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	ee07 3a90 	vmov	s15, r3
 8001518:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	3320      	adds	r3, #32
 8001520:	edd3 7a00 	vldr	s15, [r3]
 8001524:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001528:	ee36 7ae7 	vsub.f32	s14, s13, s15
 800152c:	4b9c      	ldr	r3, [pc, #624]	; (80017a0 <DimasCorr+0xb4c>)
 800152e:	edd3 7a08 	vldr	s15, [r3, #32]
 8001532:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001536:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 800153a:	eeb0 0a67 	vmov.f32	s0, s15
 800153e:	f009 fe03 	bl	800b148 <powf>
 8001542:	eeb0 7a40 	vmov.f32	s14, s0
 8001546:	4b9c      	ldr	r3, [pc, #624]	; (80017b8 <DimasCorr+0xb64>)
 8001548:	edd3 7a00 	vldr	s15, [r3]
 800154c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001550:	4b9a      	ldr	r3, [pc, #616]	; (80017bc <DimasCorr+0xb68>)
 8001552:	edd3 7a00 	vldr	s15, [r3]
 8001556:	ee77 7a27 	vadd.f32	s15, s14, s15
 800155a:	eeb0 0a67 	vmov.f32	s0, s15
 800155e:	f009 ff6f 	bl	800b440 <sqrtf>
 8001562:	eef0 7a40 	vmov.f32	s15, s0
 8001566:	ee78 7a27 	vadd.f32	s15, s16, s15
	_NewPos[4] = -(sqrtf((_a + powf(_const2 + delta * __diam[8] + _dist[8], 2)))
 800156a:	eef1 7a67 	vneg.f32	s15, s15
 800156e:	4b8f      	ldr	r3, [pc, #572]	; (80017ac <DimasCorr+0xb58>)
 8001570:	edc3 7a04 	vstr	s15, [r3, #16]
	_NewPos[5] = -(sqrtf((_a + powf(_const2 + delta * __diam[8] + _dist[8], 2)))
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	ee07 3a90 	vmov	s15, r3
 800157a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	3320      	adds	r3, #32
 8001582:	edd3 7a00 	vldr	s15, [r3]
 8001586:	ee67 7a27 	vmul.f32	s15, s14, s15
 800158a:	ed9f 7a89 	vldr	s14, [pc, #548]	; 80017b0 <DimasCorr+0xb5c>
 800158e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001592:	4b83      	ldr	r3, [pc, #524]	; (80017a0 <DimasCorr+0xb4c>)
 8001594:	edd3 7a08 	vldr	s15, [r3, #32]
 8001598:	ee77 7a27 	vadd.f32	s15, s14, s15
 800159c:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 80015a0:	eeb0 0a67 	vmov.f32	s0, s15
 80015a4:	f009 fdd0 	bl	800b148 <powf>
 80015a8:	eeb0 7a40 	vmov.f32	s14, s0
 80015ac:	4b7a      	ldr	r3, [pc, #488]	; (8001798 <DimasCorr+0xb44>)
 80015ae:	edd3 7a00 	vldr	s15, [r3]
 80015b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015b6:	eeb0 0a67 	vmov.f32	s0, s15
 80015ba:	f009 ff41 	bl	800b440 <sqrtf>
 80015be:	eeb0 8a40 	vmov.f32	s16, s0
			+ sqrtf(powf(_z2 - delta * __diam[8] - _dist[8], 2) + _xl2 + _yl2));
 80015c2:	eddf 6a76 	vldr	s13, [pc, #472]	; 800179c <DimasCorr+0xb48>
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	ee07 3a90 	vmov	s15, r3
 80015cc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	3320      	adds	r3, #32
 80015d4:	edd3 7a00 	vldr	s15, [r3]
 80015d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015dc:	ee36 7ae7 	vsub.f32	s14, s13, s15
 80015e0:	4b6f      	ldr	r3, [pc, #444]	; (80017a0 <DimasCorr+0xb4c>)
 80015e2:	edd3 7a08 	vldr	s15, [r3, #32]
 80015e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015ea:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 80015ee:	eeb0 0a67 	vmov.f32	s0, s15
 80015f2:	f009 fda9 	bl	800b148 <powf>
 80015f6:	eeb0 7a40 	vmov.f32	s14, s0
 80015fa:	4b71      	ldr	r3, [pc, #452]	; (80017c0 <DimasCorr+0xb6c>)
 80015fc:	edd3 7a00 	vldr	s15, [r3]
 8001600:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001604:	4b6f      	ldr	r3, [pc, #444]	; (80017c4 <DimasCorr+0xb70>)
 8001606:	edd3 7a00 	vldr	s15, [r3]
 800160a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800160e:	eeb0 0a67 	vmov.f32	s0, s15
 8001612:	f009 ff15 	bl	800b440 <sqrtf>
 8001616:	eef0 7a40 	vmov.f32	s15, s0
 800161a:	ee78 7a27 	vadd.f32	s15, s16, s15
	_NewPos[5] = -(sqrtf((_a + powf(_const2 + delta * __diam[8] + _dist[8], 2)))
 800161e:	eef1 7a67 	vneg.f32	s15, s15
 8001622:	4b62      	ldr	r3, [pc, #392]	; (80017ac <DimasCorr+0xb58>)
 8001624:	edc3 7a05 	vstr	s15, [r3, #20]
	_NewPos[6] = -(sqrtf((_a + powf(_const2 + delta * __diam[8] + _dist[8], 2)))
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	ee07 3a90 	vmov	s15, r3
 800162e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	3320      	adds	r3, #32
 8001636:	edd3 7a00 	vldr	s15, [r3]
 800163a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800163e:	ed9f 7a5c 	vldr	s14, [pc, #368]	; 80017b0 <DimasCorr+0xb5c>
 8001642:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001646:	4b56      	ldr	r3, [pc, #344]	; (80017a0 <DimasCorr+0xb4c>)
 8001648:	edd3 7a08 	vldr	s15, [r3, #32]
 800164c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001650:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8001654:	eeb0 0a67 	vmov.f32	s0, s15
 8001658:	f009 fd76 	bl	800b148 <powf>
 800165c:	eeb0 7a40 	vmov.f32	s14, s0
 8001660:	4b4d      	ldr	r3, [pc, #308]	; (8001798 <DimasCorr+0xb44>)
 8001662:	edd3 7a00 	vldr	s15, [r3]
 8001666:	ee77 7a27 	vadd.f32	s15, s14, s15
 800166a:	eeb0 0a67 	vmov.f32	s0, s15
 800166e:	f009 fee7 	bl	800b440 <sqrtf>
 8001672:	eeb0 8a40 	vmov.f32	s16, s0
			+ sqrtf(powf(_z1 - delta * __diam[8] - _dist[8], 2) + _xl3 + _yl3));
 8001676:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80017b4 <DimasCorr+0xb60>
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	ee07 3a90 	vmov	s15, r3
 8001680:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	3320      	adds	r3, #32
 8001688:	edd3 7a00 	vldr	s15, [r3]
 800168c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001690:	ee36 7ae7 	vsub.f32	s14, s13, s15
 8001694:	4b42      	ldr	r3, [pc, #264]	; (80017a0 <DimasCorr+0xb4c>)
 8001696:	edd3 7a08 	vldr	s15, [r3, #32]
 800169a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800169e:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 80016a2:	eeb0 0a67 	vmov.f32	s0, s15
 80016a6:	f009 fd4f 	bl	800b148 <powf>
 80016aa:	eeb0 7a40 	vmov.f32	s14, s0
 80016ae:	4b46      	ldr	r3, [pc, #280]	; (80017c8 <DimasCorr+0xb74>)
 80016b0:	edd3 7a00 	vldr	s15, [r3]
 80016b4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80016b8:	4b44      	ldr	r3, [pc, #272]	; (80017cc <DimasCorr+0xb78>)
 80016ba:	edd3 7a00 	vldr	s15, [r3]
 80016be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016c2:	eeb0 0a67 	vmov.f32	s0, s15
 80016c6:	f009 febb 	bl	800b440 <sqrtf>
 80016ca:	eef0 7a40 	vmov.f32	s15, s0
 80016ce:	ee78 7a27 	vadd.f32	s15, s16, s15
	_NewPos[6] = -(sqrtf((_a + powf(_const2 + delta * __diam[8] + _dist[8], 2)))
 80016d2:	eef1 7a67 	vneg.f32	s15, s15
 80016d6:	4b35      	ldr	r3, [pc, #212]	; (80017ac <DimasCorr+0xb58>)
 80016d8:	edc3 7a06 	vstr	s15, [r3, #24]
	_NewPos[7] = -(sqrtf((_a + powf(_const2 + delta * __diam[8] + _dist[8], 2)))
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	ee07 3a90 	vmov	s15, r3
 80016e2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	3320      	adds	r3, #32
 80016ea:	edd3 7a00 	vldr	s15, [r3]
 80016ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016f2:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 80017b0 <DimasCorr+0xb5c>
 80016f6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80016fa:	4b29      	ldr	r3, [pc, #164]	; (80017a0 <DimasCorr+0xb4c>)
 80016fc:	edd3 7a08 	vldr	s15, [r3, #32]
 8001700:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001704:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8001708:	eeb0 0a67 	vmov.f32	s0, s15
 800170c:	f009 fd1c 	bl	800b148 <powf>
 8001710:	eeb0 7a40 	vmov.f32	s14, s0
 8001714:	4b20      	ldr	r3, [pc, #128]	; (8001798 <DimasCorr+0xb44>)
 8001716:	edd3 7a00 	vldr	s15, [r3]
 800171a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800171e:	eeb0 0a67 	vmov.f32	s0, s15
 8001722:	f009 fe8d 	bl	800b440 <sqrtf>
 8001726:	eeb0 8a40 	vmov.f32	s16, s0
			+ sqrtf(powf(_z2 - delta * __diam[8] - _dist[8], 2) + _xl4 + _yl4));
 800172a:	eddf 6a1c 	vldr	s13, [pc, #112]	; 800179c <DimasCorr+0xb48>
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	ee07 3a90 	vmov	s15, r3
 8001734:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	3320      	adds	r3, #32
 800173c:	edd3 7a00 	vldr	s15, [r3]
 8001740:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001744:	ee36 7ae7 	vsub.f32	s14, s13, s15
 8001748:	4b15      	ldr	r3, [pc, #84]	; (80017a0 <DimasCorr+0xb4c>)
 800174a:	edd3 7a08 	vldr	s15, [r3, #32]
 800174e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001752:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8001756:	eeb0 0a67 	vmov.f32	s0, s15
 800175a:	f009 fcf5 	bl	800b148 <powf>
 800175e:	eeb0 7a40 	vmov.f32	s14, s0
 8001762:	4b1b      	ldr	r3, [pc, #108]	; (80017d0 <DimasCorr+0xb7c>)
 8001764:	edd3 7a00 	vldr	s15, [r3]
 8001768:	ee37 7a27 	vadd.f32	s14, s14, s15
 800176c:	4b19      	ldr	r3, [pc, #100]	; (80017d4 <DimasCorr+0xb80>)
 800176e:	edd3 7a00 	vldr	s15, [r3]
 8001772:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001776:	eeb0 0a67 	vmov.f32	s0, s15
 800177a:	f009 fe61 	bl	800b440 <sqrtf>
 800177e:	eef0 7a40 	vmov.f32	s15, s0
 8001782:	ee78 7a27 	vadd.f32	s15, s16, s15
	_NewPos[7] = -(sqrtf((_a + powf(_const2 + delta * __diam[8] + _dist[8], 2)))
 8001786:	eef1 7a67 	vneg.f32	s15, s15
 800178a:	4b08      	ldr	r3, [pc, #32]	; (80017ac <DimasCorr+0xb58>)
 800178c:	edc3 7a07 	vstr	s15, [r3, #28]

	for (int i = 0; i < 8; i++) //so delta = difference between
 8001790:	2300      	movs	r3, #0
 8001792:	60fb      	str	r3, [r7, #12]
 8001794:	e037      	b.n	8001806 <DimasCorr+0xbb2>
 8001796:	bf00      	nop
 8001798:	0800be6c 	.word	0x0800be6c
 800179c:	43758ccd 	.word	0x43758ccd
 80017a0:	20000298 	.word	0x20000298
 80017a4:	0800be38 	.word	0x0800be38
 80017a8:	0800be58 	.word	0x0800be58
 80017ac:	20000234 	.word	0x20000234
 80017b0:	42200000 	.word	0x42200000
 80017b4:	43282666 	.word	0x43282666
 80017b8:	0800be3c 	.word	0x0800be3c
 80017bc:	0800be5c 	.word	0x0800be5c
 80017c0:	0800be40 	.word	0x0800be40
 80017c4:	0800be60 	.word	0x0800be60
 80017c8:	0800be44 	.word	0x0800be44
 80017cc:	0800be64 	.word	0x0800be64
 80017d0:	0800be48 	.word	0x0800be48
 80017d4:	0800be68 	.word	0x0800be68
	{							//new position and current position
		_CorrectDist[i] = _NewPos[i] - _CurPos[i];
 80017d8:	4a0f      	ldr	r2, [pc, #60]	; (8001818 <DimasCorr+0xbc4>)
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	009b      	lsls	r3, r3, #2
 80017de:	4413      	add	r3, r2
 80017e0:	ed93 7a00 	vldr	s14, [r3]
 80017e4:	4a0d      	ldr	r2, [pc, #52]	; (800181c <DimasCorr+0xbc8>)
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	009b      	lsls	r3, r3, #2
 80017ea:	4413      	add	r3, r2
 80017ec:	edd3 7a00 	vldr	s15, [r3]
 80017f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017f4:	4a0a      	ldr	r2, [pc, #40]	; (8001820 <DimasCorr+0xbcc>)
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	009b      	lsls	r3, r3, #2
 80017fa:	4413      	add	r3, r2
 80017fc:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 0; i < 8; i++) //so delta = difference between
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	3301      	adds	r3, #1
 8001804:	60fb      	str	r3, [r7, #12]
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	2b07      	cmp	r3, #7
 800180a:	dde5      	ble.n	80017d8 <DimasCorr+0xb84>
	}
}
 800180c:	bf00      	nop
 800180e:	3710      	adds	r7, #16
 8001810:	46bd      	mov	sp, r7
 8001812:	ecbd 8b02 	vpop	{d8}
 8001816:	bd80      	pop	{r7, pc}
 8001818:	20000234 	.word	0x20000234
 800181c:	20000278 	.word	0x20000278
 8001820:	200002bc 	.word	0x200002bc

08001824 <MoveCorr>:

void MoveCorr(int32_t _steps[], float _diam[], int32_t position)
{
 8001824:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001826:	b087      	sub	sp, #28
 8001828:	af00      	add	r7, sp, #0
 800182a:	60f8      	str	r0, [r7, #12]
 800182c:	60b9      	str	r1, [r7, #8]
 800182e:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < 9; i++) //converting steps to mm
 8001830:	2300      	movs	r3, #0
 8001832:	617b      	str	r3, [r7, #20]
 8001834:	e019      	b.n	800186a <MoveCorr+0x46>
	{
		_dist[i] = _diam[i] * _steps[i];
 8001836:	697b      	ldr	r3, [r7, #20]
 8001838:	009b      	lsls	r3, r3, #2
 800183a:	68ba      	ldr	r2, [r7, #8]
 800183c:	4413      	add	r3, r2
 800183e:	ed93 7a00 	vldr	s14, [r3]
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	009b      	lsls	r3, r3, #2
 8001846:	68fa      	ldr	r2, [r7, #12]
 8001848:	4413      	add	r3, r2
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	ee07 3a90 	vmov	s15, r3
 8001850:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001854:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001858:	4a28      	ldr	r2, [pc, #160]	; (80018fc <MoveCorr+0xd8>)
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	009b      	lsls	r3, r3, #2
 800185e:	4413      	add	r3, r2
 8001860:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 0; i < 9; i++) //converting steps to mm
 8001864:	697b      	ldr	r3, [r7, #20]
 8001866:	3301      	adds	r3, #1
 8001868:	617b      	str	r3, [r7, #20]
 800186a:	697b      	ldr	r3, [r7, #20]
 800186c:	2b08      	cmp	r3, #8
 800186e:	dde2      	ble.n	8001836 <MoveCorr+0x12>
	}

	DimasCorr(position, _diam); //call the function of correction
 8001870:	68b9      	ldr	r1, [r7, #8]
 8001872:	6878      	ldr	r0, [r7, #4]
 8001874:	f7ff f9ee 	bl	8000c54 <DimasCorr>

	for (int i = 0; i < 8; i++) //add this correction to massive, which go to move function
 8001878:	2300      	movs	r3, #0
 800187a:	613b      	str	r3, [r7, #16]
 800187c:	e036      	b.n	80018ec <MoveCorr+0xc8>
	{
		_steps[i] += round(_CorrectDist[i] / _diam[i]); //convert mm to steps and rounding it
 800187e:	693b      	ldr	r3, [r7, #16]
 8001880:	009b      	lsls	r3, r3, #2
 8001882:	68fa      	ldr	r2, [r7, #12]
 8001884:	18d4      	adds	r4, r2, r3
 8001886:	693b      	ldr	r3, [r7, #16]
 8001888:	009b      	lsls	r3, r3, #2
 800188a:	68fa      	ldr	r2, [r7, #12]
 800188c:	4413      	add	r3, r2
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4618      	mov	r0, r3
 8001892:	f7fe fe47 	bl	8000524 <__aeabi_i2d>
 8001896:	4605      	mov	r5, r0
 8001898:	460e      	mov	r6, r1
 800189a:	4a19      	ldr	r2, [pc, #100]	; (8001900 <MoveCorr+0xdc>)
 800189c:	693b      	ldr	r3, [r7, #16]
 800189e:	009b      	lsls	r3, r3, #2
 80018a0:	4413      	add	r3, r2
 80018a2:	ed93 7a00 	vldr	s14, [r3]
 80018a6:	693b      	ldr	r3, [r7, #16]
 80018a8:	009b      	lsls	r3, r3, #2
 80018aa:	68ba      	ldr	r2, [r7, #8]
 80018ac:	4413      	add	r3, r2
 80018ae:	edd3 7a00 	vldr	s15, [r3]
 80018b2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80018b6:	ee16 0a90 	vmov	r0, s13
 80018ba:	f7fe fe45 	bl	8000548 <__aeabi_f2d>
 80018be:	4602      	mov	r2, r0
 80018c0:	460b      	mov	r3, r1
 80018c2:	ec43 2b10 	vmov	d0, r2, r3
 80018c6:	f009 fbf9 	bl	800b0bc <round>
 80018ca:	ec53 2b10 	vmov	r2, r3, d0
 80018ce:	4628      	mov	r0, r5
 80018d0:	4631      	mov	r1, r6
 80018d2:	f7fe fcdb 	bl	800028c <__adddf3>
 80018d6:	4602      	mov	r2, r0
 80018d8:	460b      	mov	r3, r1
 80018da:	4610      	mov	r0, r2
 80018dc:	4619      	mov	r1, r3
 80018de:	f7ff f921 	bl	8000b24 <__aeabi_d2iz>
 80018e2:	4603      	mov	r3, r0
 80018e4:	6023      	str	r3, [r4, #0]
	for (int i = 0; i < 8; i++) //add this correction to massive, which go to move function
 80018e6:	693b      	ldr	r3, [r7, #16]
 80018e8:	3301      	adds	r3, #1
 80018ea:	613b      	str	r3, [r7, #16]
 80018ec:	693b      	ldr	r3, [r7, #16]
 80018ee:	2b07      	cmp	r3, #7
 80018f0:	ddc5      	ble.n	800187e <MoveCorr+0x5a>
	}
}
 80018f2:	bf00      	nop
 80018f4:	371c      	adds	r7, #28
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018fa:	bf00      	nop
 80018fc:	20000298 	.word	0x20000298
 8001900:	200002bc 	.word	0x200002bc
 8001904:	00000000 	.word	0x00000000

08001908 <SpeedCorr>:

float SpeedCorr(int32_t _steps[], int i) //speed correction: rpm=steps_of_curr_motor*const/steps_of_motor_numb8
{
 8001908:	b5b0      	push	{r4, r5, r7, lr}
 800190a:	b084      	sub	sp, #16
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
 8001910:	6039      	str	r1, [r7, #0]
	float res = fabsf(_steps[i] * 69.5 / _steps[8]);
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	009b      	lsls	r3, r3, #2
 8001916:	687a      	ldr	r2, [r7, #4]
 8001918:	4413      	add	r3, r2
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4618      	mov	r0, r3
 800191e:	f7fe fe01 	bl	8000524 <__aeabi_i2d>
 8001922:	a315      	add	r3, pc, #84	; (adr r3, 8001978 <SpeedCorr+0x70>)
 8001924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001928:	f7fe fe62 	bl	80005f0 <__aeabi_dmul>
 800192c:	4603      	mov	r3, r0
 800192e:	460c      	mov	r4, r1
 8001930:	4625      	mov	r5, r4
 8001932:	461c      	mov	r4, r3
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	3320      	adds	r3, #32
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	4618      	mov	r0, r3
 800193c:	f7fe fdf2 	bl	8000524 <__aeabi_i2d>
 8001940:	4602      	mov	r2, r0
 8001942:	460b      	mov	r3, r1
 8001944:	4620      	mov	r0, r4
 8001946:	4629      	mov	r1, r5
 8001948:	f7fe ff7c 	bl	8000844 <__aeabi_ddiv>
 800194c:	4603      	mov	r3, r0
 800194e:	460c      	mov	r4, r1
 8001950:	4618      	mov	r0, r3
 8001952:	4621      	mov	r1, r4
 8001954:	f7ff f92e 	bl	8000bb4 <__aeabi_d2f>
 8001958:	ee07 0a90 	vmov	s15, r0
 800195c:	eef0 7ae7 	vabs.f32	s15, s15
 8001960:	edc7 7a03 	vstr	s15, [r7, #12]
	return (res); //const is calculated by god, IDKHow
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	ee07 3a90 	vmov	s15, r3
}
 800196a:	eeb0 0a67 	vmov.f32	s0, s15
 800196e:	3710      	adds	r7, #16
 8001970:	46bd      	mov	sp, r7
 8001972:	bdb0      	pop	{r4, r5, r7, pc}
 8001974:	f3af 8000 	nop.w
 8001978:	00000000 	.word	0x00000000
 800197c:	40516000 	.word	0x40516000

08001980 <_convert_slice>:
		COIL_DIAM * M_PI / 3200,
		COIL_DIAM * M_PI / 3200, COIL_DIAM * M_PI / 3200, COIL_DIAM * M_PI
				/ 3200, COIL_DIAM * M_PI / 3200, 5.0 / 3200 };

float _convert_slice(const char *s, int a, int b)
{
 8001980:	b590      	push	{r4, r7, lr}
 8001982:	b08b      	sub	sp, #44	; 0x2c
 8001984:	af00      	add	r7, sp, #0
 8001986:	60f8      	str	r0, [r7, #12]
 8001988:	60b9      	str	r1, [r7, #8]
 800198a:	607a      	str	r2, [r7, #4]
	char buf[10];
	for (int i = 0; i < 10; i++)
 800198c:	2300      	movs	r3, #0
 800198e:	627b      	str	r3, [r7, #36]	; 0x24
 8001990:	e008      	b.n	80019a4 <_convert_slice+0x24>
		buf[i] = 0;
 8001992:	f107 0210 	add.w	r2, r7, #16
 8001996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001998:	4413      	add	r3, r2
 800199a:	2200      	movs	r2, #0
 800199c:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 10; i++)
 800199e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019a0:	3301      	adds	r3, #1
 80019a2:	627b      	str	r3, [r7, #36]	; 0x24
 80019a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019a6:	2b09      	cmp	r3, #9
 80019a8:	ddf3      	ble.n	8001992 <_convert_slice+0x12>
	if (b - a < 10)
 80019aa:	687a      	ldr	r2, [r7, #4]
 80019ac:	68bb      	ldr	r3, [r7, #8]
 80019ae:	1ad3      	subs	r3, r2, r3
 80019b0:	2b09      	cmp	r3, #9
 80019b2:	dc43      	bgt.n	8001a3c <_convert_slice+0xbc>
	{
		for (int pointer = 0; pointer < b - a; pointer++)
 80019b4:	2300      	movs	r3, #0
 80019b6:	623b      	str	r3, [r7, #32]
 80019b8:	e039      	b.n	8001a2e <_convert_slice+0xae>
		{
			if ((s[a + pointer] - 47 > 0 && s[a + pointer] - 47 < 11)
 80019ba:	68ba      	ldr	r2, [r7, #8]
 80019bc:	6a3b      	ldr	r3, [r7, #32]
 80019be:	4413      	add	r3, r2
 80019c0:	461a      	mov	r2, r3
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	4413      	add	r3, r2
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	3b2f      	subs	r3, #47	; 0x2f
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	dd09      	ble.n	80019e2 <_convert_slice+0x62>
 80019ce:	68ba      	ldr	r2, [r7, #8]
 80019d0:	6a3b      	ldr	r3, [r7, #32]
 80019d2:	4413      	add	r3, r2
 80019d4:	461a      	mov	r2, r3
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	4413      	add	r3, r2
 80019da:	781b      	ldrb	r3, [r3, #0]
 80019dc:	3b2f      	subs	r3, #47	; 0x2f
 80019de:	2b0a      	cmp	r3, #10
 80019e0:	dd11      	ble.n	8001a06 <_convert_slice+0x86>
					|| s[a + pointer] == '.' || s[a + pointer] == '-')
 80019e2:	68ba      	ldr	r2, [r7, #8]
 80019e4:	6a3b      	ldr	r3, [r7, #32]
 80019e6:	4413      	add	r3, r2
 80019e8:	461a      	mov	r2, r3
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	4413      	add	r3, r2
 80019ee:	781b      	ldrb	r3, [r3, #0]
 80019f0:	2b2e      	cmp	r3, #46	; 0x2e
 80019f2:	d008      	beq.n	8001a06 <_convert_slice+0x86>
 80019f4:	68ba      	ldr	r2, [r7, #8]
 80019f6:	6a3b      	ldr	r3, [r7, #32]
 80019f8:	4413      	add	r3, r2
 80019fa:	461a      	mov	r2, r3
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	4413      	add	r3, r2
 8001a00:	781b      	ldrb	r3, [r3, #0]
 8001a02:	2b2d      	cmp	r3, #45	; 0x2d
 8001a04:	d110      	bne.n	8001a28 <_convert_slice+0xa8>
				buf[pointer] = s[a + pointer];
 8001a06:	68ba      	ldr	r2, [r7, #8]
 8001a08:	6a3b      	ldr	r3, [r7, #32]
 8001a0a:	4413      	add	r3, r2
 8001a0c:	461a      	mov	r2, r3
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	4413      	add	r3, r2
 8001a12:	7819      	ldrb	r1, [r3, #0]
 8001a14:	f107 0210 	add.w	r2, r7, #16
 8001a18:	6a3b      	ldr	r3, [r7, #32]
 8001a1a:	4413      	add	r3, r2
 8001a1c:	460a      	mov	r2, r1
 8001a1e:	701a      	strb	r2, [r3, #0]
		for (int pointer = 0; pointer < b - a; pointer++)
 8001a20:	6a3b      	ldr	r3, [r7, #32]
 8001a22:	3301      	adds	r3, #1
 8001a24:	623b      	str	r3, [r7, #32]
 8001a26:	e002      	b.n	8001a2e <_convert_slice+0xae>
			else
				return (0);
 8001a28:	f04f 0300 	mov.w	r3, #0
 8001a2c:	e025      	b.n	8001a7a <_convert_slice+0xfa>
		for (int pointer = 0; pointer < b - a; pointer++)
 8001a2e:	687a      	ldr	r2, [r7, #4]
 8001a30:	68bb      	ldr	r3, [r7, #8]
 8001a32:	1ad2      	subs	r2, r2, r3
 8001a34:	6a3b      	ldr	r3, [r7, #32]
 8001a36:	429a      	cmp	r2, r3
 8001a38:	dcbf      	bgt.n	80019ba <_convert_slice+0x3a>
 8001a3a:	e010      	b.n	8001a5e <_convert_slice+0xde>
		}
	}
	else
	{
		HAL_UART_Transmit(&huart1, (uint8_t*) "t", 1, HAL_MAX_DELAY);
 8001a3c:	f04f 33ff 	mov.w	r3, #4294967295
 8001a40:	2201      	movs	r2, #1
 8001a42:	4911      	ldr	r1, [pc, #68]	; (8001a88 <_convert_slice+0x108>)
 8001a44:	4811      	ldr	r0, [pc, #68]	; (8001a8c <_convert_slice+0x10c>)
 8001a46:	f005 fcd1 	bl	80073ec <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart4, (uint8_t*) "Wrong number!\r\n", 15,
 8001a4a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a4e:	220f      	movs	r2, #15
 8001a50:	490f      	ldr	r1, [pc, #60]	; (8001a90 <_convert_slice+0x110>)
 8001a52:	4810      	ldr	r0, [pc, #64]	; (8001a94 <_convert_slice+0x114>)
 8001a54:	f005 fcca 	bl	80073ec <HAL_UART_Transmit>
		HAL_MAX_DELAY);
		return (0);
 8001a58:	f04f 0300 	mov.w	r3, #0
 8001a5c:	e00d      	b.n	8001a7a <_convert_slice+0xfa>
	}
	float temp = atof(buf);
 8001a5e:	f107 0310 	add.w	r3, r7, #16
 8001a62:	4618      	mov	r0, r3
 8001a64:	f006 fc91 	bl	800838a <atof>
 8001a68:	ec54 3b10 	vmov	r3, r4, d0
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	4621      	mov	r1, r4
 8001a70:	f7ff f8a0 	bl	8000bb4 <__aeabi_d2f>
 8001a74:	4603      	mov	r3, r0
 8001a76:	61fb      	str	r3, [r7, #28]
	return (temp);
 8001a78:	69fb      	ldr	r3, [r7, #28]
 8001a7a:	ee07 3a90 	vmov	s15, r3
}
 8001a7e:	eeb0 0a67 	vmov.f32	s0, s15
 8001a82:	372c      	adds	r7, #44	; 0x2c
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd90      	pop	{r4, r7, pc}
 8001a88:	0800bd20 	.word	0x0800bd20
 8001a8c:	2000087c 	.word	0x2000087c
 8001a90:	0800bd24 	.word	0x0800bd24
 8001a94:	200008fc 	.word	0x200008fc

08001a98 <_USER_Data_InsertToMassive>:

int _USER_Data_InsertToMassive(char buffer[], int pointer, int end,
		int32_t mas[], int offset)
{
 8001a98:	b590      	push	{r4, r7, lr}
 8001a9a:	b089      	sub	sp, #36	; 0x24
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	60f8      	str	r0, [r7, #12]
 8001aa0:	60b9      	str	r1, [r7, #8]
 8001aa2:	607a      	str	r2, [r7, #4]
 8001aa4:	603b      	str	r3, [r7, #0]

	if (buffer[pointer] != 'c')
 8001aa6:	68bb      	ldr	r3, [r7, #8]
 8001aa8:	68fa      	ldr	r2, [r7, #12]
 8001aaa:	4413      	add	r3, r2
 8001aac:	781b      	ldrb	r3, [r3, #0]
 8001aae:	2b63      	cmp	r3, #99	; 0x63
 8001ab0:	d00d      	beq.n	8001ace <_USER_Data_InsertToMassive+0x36>
	{
		offset = offset + buffer[pointer + 1] - '1';
 8001ab2:	68bb      	ldr	r3, [r7, #8]
 8001ab4:	3301      	adds	r3, #1
 8001ab6:	68fa      	ldr	r2, [r7, #12]
 8001ab8:	4413      	add	r3, r2
 8001aba:	781b      	ldrb	r3, [r3, #0]
 8001abc:	461a      	mov	r2, r3
 8001abe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ac0:	4413      	add	r3, r2
 8001ac2:	3b31      	subs	r3, #49	; 0x31
 8001ac4:	633b      	str	r3, [r7, #48]	; 0x30
		pointer += 3;
 8001ac6:	68bb      	ldr	r3, [r7, #8]
 8001ac8:	3303      	adds	r3, #3
 8001aca:	60bb      	str	r3, [r7, #8]
 8001acc:	e002      	b.n	8001ad4 <_USER_Data_InsertToMassive+0x3c>
	}
	else
		pointer += 2;
 8001ace:	68bb      	ldr	r3, [r7, #8]
 8001ad0:	3302      	adds	r3, #2
 8001ad2:	60bb      	str	r3, [r7, #8]
	int numEnd = pointer;
 8001ad4:	68bb      	ldr	r3, [r7, #8]
 8001ad6:	61fb      	str	r3, [r7, #28]
	while (buffer[numEnd] != ' ' && numEnd < end)
 8001ad8:	e002      	b.n	8001ae0 <_USER_Data_InsertToMassive+0x48>
	{
		numEnd++;
 8001ada:	69fb      	ldr	r3, [r7, #28]
 8001adc:	3301      	adds	r3, #1
 8001ade:	61fb      	str	r3, [r7, #28]
	while (buffer[numEnd] != ' ' && numEnd < end)
 8001ae0:	69fb      	ldr	r3, [r7, #28]
 8001ae2:	68fa      	ldr	r2, [r7, #12]
 8001ae4:	4413      	add	r3, r2
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	2b20      	cmp	r3, #32
 8001aea:	d003      	beq.n	8001af4 <_USER_Data_InsertToMassive+0x5c>
 8001aec:	69fa      	ldr	r2, [r7, #28]
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	429a      	cmp	r2, r3
 8001af2:	dbf2      	blt.n	8001ada <_USER_Data_InsertToMassive+0x42>
	}
	float temp = _convert_slice(buffer, pointer, numEnd);
 8001af4:	69fa      	ldr	r2, [r7, #28]
 8001af6:	68b9      	ldr	r1, [r7, #8]
 8001af8:	68f8      	ldr	r0, [r7, #12]
 8001afa:	f7ff ff41 	bl	8001980 <_convert_slice>
 8001afe:	ed87 0a06 	vstr	s0, [r7, #24]
	int32_t temp2 = round(temp / _ConvMas[offset]);
 8001b02:	4a1f      	ldr	r2, [pc, #124]	; (8001b80 <_USER_Data_InsertToMassive+0xe8>)
 8001b04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b06:	009b      	lsls	r3, r3, #2
 8001b08:	4413      	add	r3, r2
 8001b0a:	edd3 7a00 	vldr	s15, [r3]
 8001b0e:	ed97 7a06 	vldr	s14, [r7, #24]
 8001b12:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001b16:	ee16 0a90 	vmov	r0, s13
 8001b1a:	f7fe fd15 	bl	8000548 <__aeabi_f2d>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	460c      	mov	r4, r1
 8001b22:	ec44 3b10 	vmov	d0, r3, r4
 8001b26:	f009 fac9 	bl	800b0bc <round>
 8001b2a:	ec54 3b10 	vmov	r3, r4, d0
 8001b2e:	4618      	mov	r0, r3
 8001b30:	4621      	mov	r1, r4
 8001b32:	f7fe fff7 	bl	8000b24 <__aeabi_d2iz>
 8001b36:	4603      	mov	r3, r0
 8001b38:	617b      	str	r3, [r7, #20]
	if (offset < 9 && abs(temp2) < 100000)
 8001b3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b3c:	2b08      	cmp	r3, #8
 8001b3e:	dc12      	bgt.n	8001b66 <_USER_Data_InsertToMassive+0xce>
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	4a10      	ldr	r2, [pc, #64]	; (8001b84 <_USER_Data_InsertToMassive+0xec>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	db0e      	blt.n	8001b66 <_USER_Data_InsertToMassive+0xce>
 8001b48:	697b      	ldr	r3, [r7, #20]
 8001b4a:	4a0f      	ldr	r2, [pc, #60]	; (8001b88 <_USER_Data_InsertToMassive+0xf0>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	dc0a      	bgt.n	8001b66 <_USER_Data_InsertToMassive+0xce>
	{
		mas[offset] = temp2;
 8001b50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b52:	009b      	lsls	r3, r3, #2
 8001b54:	683a      	ldr	r2, [r7, #0]
 8001b56:	4413      	add	r3, r2
 8001b58:	697a      	ldr	r2, [r7, #20]
 8001b5a:	601a      	str	r2, [r3, #0]
		pointer = numEnd + 1;
 8001b5c:	69fb      	ldr	r3, [r7, #28]
 8001b5e:	3301      	adds	r3, #1
 8001b60:	60bb      	str	r3, [r7, #8]
		return (pointer);
 8001b62:	68bb      	ldr	r3, [r7, #8]
 8001b64:	e008      	b.n	8001b78 <_USER_Data_InsertToMassive+0xe0>
	}
	else
	{
		HAL_UART_Transmit(&huart1, (uint8_t*) "t", 1, HAL_MAX_DELAY);
 8001b66:	f04f 33ff 	mov.w	r3, #4294967295
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	4907      	ldr	r1, [pc, #28]	; (8001b8c <_USER_Data_InsertToMassive+0xf4>)
 8001b6e:	4808      	ldr	r0, [pc, #32]	; (8001b90 <_USER_Data_InsertToMassive+0xf8>)
 8001b70:	f005 fc3c 	bl	80073ec <HAL_UART_Transmit>
		return (999);
 8001b74:	f240 33e7 	movw	r3, #999	; 0x3e7
	}
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	3724      	adds	r7, #36	; 0x24
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd90      	pop	{r4, r7, pc}
 8001b80:	20000000 	.word	0x20000000
 8001b84:	fffe7961 	.word	0xfffe7961
 8001b88:	0001869f 	.word	0x0001869f
 8001b8c:	0800bd20 	.word	0x0800bd20
 8001b90:	2000087c 	.word	0x2000087c

08001b94 <USER_Data_Parse_Old>:

void USER_Data_Parse_Old(char buffer[], int lastIndex, int32_t mas[])
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b08a      	sub	sp, #40	; 0x28
 8001b98:	af02      	add	r7, sp, #8
 8001b9a:	60f8      	str	r0, [r7, #12]
 8001b9c:	60b9      	str	r1, [r7, #8]
 8001b9e:	607a      	str	r2, [r7, #4]
	uint16_t pointer = 0;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	83fb      	strh	r3, [r7, #30]
	while (pointer < lastIndex)
 8001ba4:	e02e      	b.n	8001c04 <USER_Data_Parse_Old+0x70>
	{
		switch (buffer[pointer])
 8001ba6:	8bfb      	ldrh	r3, [r7, #30]
 8001ba8:	68fa      	ldr	r2, [r7, #12]
 8001baa:	4413      	add	r3, r2
 8001bac:	781b      	ldrb	r3, [r3, #0]
 8001bae:	2b6c      	cmp	r3, #108	; 0x6c
 8001bb0:	d00f      	beq.n	8001bd2 <USER_Data_Parse_Old+0x3e>
 8001bb2:	2b72      	cmp	r3, #114	; 0x72
 8001bb4:	d002      	beq.n	8001bbc <USER_Data_Parse_Old+0x28>
 8001bb6:	2b63      	cmp	r3, #99	; 0x63
 8001bb8:	d016      	beq.n	8001be8 <USER_Data_Parse_Old+0x54>
 8001bba:	e01f      	b.n	8001bfc <USER_Data_Parse_Old+0x68>
		{
		case 'r':
			pointer = _USER_Data_InsertToMassive(buffer, pointer, lastIndex,
 8001bbc:	8bf9      	ldrh	r1, [r7, #30]
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	9300      	str	r3, [sp, #0]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	68ba      	ldr	r2, [r7, #8]
 8001bc6:	68f8      	ldr	r0, [r7, #12]
 8001bc8:	f7ff ff66 	bl	8001a98 <_USER_Data_InsertToMassive>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	83fb      	strh	r3, [r7, #30]
					mas, 0);
			break;
 8001bd0:	e018      	b.n	8001c04 <USER_Data_Parse_Old+0x70>
		case 'l':
			pointer = _USER_Data_InsertToMassive(buffer, pointer, lastIndex,
 8001bd2:	8bf9      	ldrh	r1, [r7, #30]
 8001bd4:	2304      	movs	r3, #4
 8001bd6:	9300      	str	r3, [sp, #0]
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	68ba      	ldr	r2, [r7, #8]
 8001bdc:	68f8      	ldr	r0, [r7, #12]
 8001bde:	f7ff ff5b 	bl	8001a98 <_USER_Data_InsertToMassive>
 8001be2:	4603      	mov	r3, r0
 8001be4:	83fb      	strh	r3, [r7, #30]
					mas, 4);
			break;
 8001be6:	e00d      	b.n	8001c04 <USER_Data_Parse_Old+0x70>
		case 'c':
			pointer = _USER_Data_InsertToMassive(buffer, pointer, lastIndex,
 8001be8:	8bf9      	ldrh	r1, [r7, #30]
 8001bea:	2308      	movs	r3, #8
 8001bec:	9300      	str	r3, [sp, #0]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	68ba      	ldr	r2, [r7, #8]
 8001bf2:	68f8      	ldr	r0, [r7, #12]
 8001bf4:	f7ff ff50 	bl	8001a98 <_USER_Data_InsertToMassive>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	83fb      	strh	r3, [r7, #30]
					mas, 8);
		default:
			pointer++;
 8001bfc:	8bfb      	ldrh	r3, [r7, #30]
 8001bfe:	3301      	adds	r3, #1
 8001c00:	83fb      	strh	r3, [r7, #30]
			break;
 8001c02:	bf00      	nop
	while (pointer < lastIndex)
 8001c04:	8bfa      	ldrh	r2, [r7, #30]
 8001c06:	68bb      	ldr	r3, [r7, #8]
 8001c08:	429a      	cmp	r2, r3
 8001c0a:	dbcc      	blt.n	8001ba6 <USER_Data_Parse_Old+0x12>
		}
	}
	if (mas[8] != 0)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	3320      	adds	r3, #32
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d02e      	beq.n	8001c74 <USER_Data_Parse_Old+0xe0>
	{
		MoveCorr(mas, _ConvMas, DIV268N_ShowSteps(8));
 8001c16:	2008      	movs	r0, #8
 8001c18:	f000 fd98 	bl	800274c <DIV268N_ShowSteps>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	461a      	mov	r2, r3
 8001c20:	4920      	ldr	r1, [pc, #128]	; (8001ca4 <USER_Data_Parse_Old+0x110>)
 8001c22:	6878      	ldr	r0, [r7, #4]
 8001c24:	f7ff fdfe 	bl	8001824 <MoveCorr>
		for (int i = 0; i < 8; i++) //Set new speeds of each driver
 8001c28:	2300      	movs	r3, #0
 8001c2a:	61bb      	str	r3, [r7, #24]
 8001c2c:	e01f      	b.n	8001c6e <USER_Data_Parse_Old+0xda>
		{
			if (mas[i] != 0)
 8001c2e:	69bb      	ldr	r3, [r7, #24]
 8001c30:	009b      	lsls	r3, r3, #2
 8001c32:	687a      	ldr	r2, [r7, #4]
 8001c34:	4413      	add	r3, r2
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d015      	beq.n	8001c68 <USER_Data_Parse_Old+0xd4>
			{
				float speed = SpeedCorr(mas, i);
 8001c3c:	69b9      	ldr	r1, [r7, #24]
 8001c3e:	6878      	ldr	r0, [r7, #4]
 8001c40:	f7ff fe62 	bl	8001908 <SpeedCorr>
 8001c44:	ed87 0a04 	vstr	s0, [r7, #16]
				if (speed < 12.0) //check over speed
 8001c48:	edd7 7a04 	vldr	s15, [r7, #16]
 8001c4c:	eeb2 7a08 	vmov.f32	s14, #40	; 0x41400000  12.0
 8001c50:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c58:	d506      	bpl.n	8001c68 <USER_Data_Parse_Old+0xd4>
					DIV268N_WriteSpeed(i, speed);
 8001c5a:	69bb      	ldr	r3, [r7, #24]
 8001c5c:	b2db      	uxtb	r3, r3
 8001c5e:	ed97 0a04 	vldr	s0, [r7, #16]
 8001c62:	4618      	mov	r0, r3
 8001c64:	f000 fd98 	bl	8002798 <DIV268N_WriteSpeed>
		for (int i = 0; i < 8; i++) //Set new speeds of each driver
 8001c68:	69bb      	ldr	r3, [r7, #24]
 8001c6a:	3301      	adds	r3, #1
 8001c6c:	61bb      	str	r3, [r7, #24]
 8001c6e:	69bb      	ldr	r3, [r7, #24]
 8001c70:	2b07      	cmp	r3, #7
 8001c72:	dddc      	ble.n	8001c2e <USER_Data_Parse_Old+0x9a>
			}
		}
	}
	DIV268N_Move(mas);
 8001c74:	6878      	ldr	r0, [r7, #4]
 8001c76:	f000 fd5b 	bl	8002730 <DIV268N_Move>
	for (int i = 0; i < 8; i++) //Set new speeds of each driver
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	617b      	str	r3, [r7, #20]
 8001c7e:	e009      	b.n	8001c94 <USER_Data_Parse_Old+0x100>
	{
		DIV268N_WriteSpeed(i, 4.6875);
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	b2db      	uxtb	r3, r3
 8001c84:	ed9f 0a08 	vldr	s0, [pc, #32]	; 8001ca8 <USER_Data_Parse_Old+0x114>
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f000 fd85 	bl	8002798 <DIV268N_WriteSpeed>
	for (int i = 0; i < 8; i++) //Set new speeds of each driver
 8001c8e:	697b      	ldr	r3, [r7, #20]
 8001c90:	3301      	adds	r3, #1
 8001c92:	617b      	str	r3, [r7, #20]
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	2b07      	cmp	r3, #7
 8001c98:	ddf2      	ble.n	8001c80 <USER_Data_Parse_Old+0xec>
	}
}
 8001c9a:	bf00      	nop
 8001c9c:	3720      	adds	r7, #32
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	20000000 	.word	0x20000000
 8001ca8:	40960000 	.word	0x40960000

08001cac <USER_Data_Parse_Movement>:

}

void USER_Data_Parse_Movement(char BufChar[], uint16_t pointer,
		int32_t inputMas[])
{
 8001cac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cae:	b093      	sub	sp, #76	; 0x4c
 8001cb0:	af08      	add	r7, sp, #32
 8001cb2:	60f8      	str	r0, [r7, #12]
 8001cb4:	460b      	mov	r3, r1
 8001cb6:	607a      	str	r2, [r7, #4]
 8001cb8:	817b      	strh	r3, [r7, #10]
	BufChar[0] = 'M';
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	224d      	movs	r2, #77	; 0x4d
 8001cbe:	701a      	strb	r2, [r3, #0]
	int32_t checkSum = 0;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	627b      	str	r3, [r7, #36]	; 0x24
	sscanf(BufChar, "M%ld,%ld,%ld,%ld,%ld,%ld,%ld,%ld,%ld,%ld\\", &inputMas[0],
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	f103 0e04 	add.w	lr, r3, #4
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	3308      	adds	r3, #8
 8001cce:	603b      	str	r3, [r7, #0]
 8001cd0:	687a      	ldr	r2, [r7, #4]
 8001cd2:	320c      	adds	r2, #12
 8001cd4:	6879      	ldr	r1, [r7, #4]
 8001cd6:	3110      	adds	r1, #16
 8001cd8:	6878      	ldr	r0, [r7, #4]
 8001cda:	3014      	adds	r0, #20
 8001cdc:	687c      	ldr	r4, [r7, #4]
 8001cde:	3418      	adds	r4, #24
 8001ce0:	687d      	ldr	r5, [r7, #4]
 8001ce2:	351c      	adds	r5, #28
 8001ce4:	687e      	ldr	r6, [r7, #4]
 8001ce6:	3620      	adds	r6, #32
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	3324      	adds	r3, #36	; 0x24
 8001cec:	9307      	str	r3, [sp, #28]
 8001cee:	9606      	str	r6, [sp, #24]
 8001cf0:	9505      	str	r5, [sp, #20]
 8001cf2:	9404      	str	r4, [sp, #16]
 8001cf4:	9003      	str	r0, [sp, #12]
 8001cf6:	9102      	str	r1, [sp, #8]
 8001cf8:	9201      	str	r2, [sp, #4]
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	9300      	str	r3, [sp, #0]
 8001cfe:	4673      	mov	r3, lr
 8001d00:	687a      	ldr	r2, [r7, #4]
 8001d02:	4944      	ldr	r1, [pc, #272]	; (8001e14 <USER_Data_Parse_Movement+0x168>)
 8001d04:	68f8      	ldr	r0, [r7, #12]
 8001d06:	f006 fb99 	bl	800843c <siscanf>
			&inputMas[1], &inputMas[2], &inputMas[3], &inputMas[4],
			&inputMas[5], &inputMas[6], &inputMas[7], &inputMas[8],
			&inputMas[9]);
	for (int i = 0; i < 9; i++)
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	623b      	str	r3, [r7, #32]
 8001d0e:	e00a      	b.n	8001d26 <USER_Data_Parse_Movement+0x7a>
		checkSum += inputMas[i];
 8001d10:	6a3b      	ldr	r3, [r7, #32]
 8001d12:	009b      	lsls	r3, r3, #2
 8001d14:	687a      	ldr	r2, [r7, #4]
 8001d16:	4413      	add	r3, r2
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d1c:	4413      	add	r3, r2
 8001d1e:	627b      	str	r3, [r7, #36]	; 0x24
	for (int i = 0; i < 9; i++)
 8001d20:	6a3b      	ldr	r3, [r7, #32]
 8001d22:	3301      	adds	r3, #1
 8001d24:	623b      	str	r3, [r7, #32]
 8001d26:	6a3b      	ldr	r3, [r7, #32]
 8001d28:	2b08      	cmp	r3, #8
 8001d2a:	ddf1      	ble.n	8001d10 <USER_Data_Parse_Movement+0x64>
	if (checkSum == inputMas[9])
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	3324      	adds	r3, #36	; 0x24
 8001d30:	681a      	ldr	r2, [r3, #0]
 8001d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d34:	429a      	cmp	r2, r3
 8001d36:	d162      	bne.n	8001dfe <USER_Data_Parse_Movement+0x152>
	{
		for (int i = 0; i < 9; i++)
 8001d38:	2300      	movs	r3, #0
 8001d3a:	61fb      	str	r3, [r7, #28]
 8001d3c:	e013      	b.n	8001d66 <USER_Data_Parse_Movement+0xba>
			inputMas[i] = inputMas[i] - DIV268N_ShowSteps(i);
 8001d3e:	69fb      	ldr	r3, [r7, #28]
 8001d40:	009b      	lsls	r3, r3, #2
 8001d42:	687a      	ldr	r2, [r7, #4]
 8001d44:	18d4      	adds	r4, r2, r3
 8001d46:	69fb      	ldr	r3, [r7, #28]
 8001d48:	009b      	lsls	r3, r3, #2
 8001d4a:	687a      	ldr	r2, [r7, #4]
 8001d4c:	4413      	add	r3, r2
 8001d4e:	681d      	ldr	r5, [r3, #0]
 8001d50:	69fb      	ldr	r3, [r7, #28]
 8001d52:	b2db      	uxtb	r3, r3
 8001d54:	4618      	mov	r0, r3
 8001d56:	f000 fcf9 	bl	800274c <DIV268N_ShowSteps>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	1aeb      	subs	r3, r5, r3
 8001d5e:	6023      	str	r3, [r4, #0]
		for (int i = 0; i < 9; i++)
 8001d60:	69fb      	ldr	r3, [r7, #28]
 8001d62:	3301      	adds	r3, #1
 8001d64:	61fb      	str	r3, [r7, #28]
 8001d66:	69fb      	ldr	r3, [r7, #28]
 8001d68:	2b08      	cmp	r3, #8
 8001d6a:	dde8      	ble.n	8001d3e <USER_Data_Parse_Movement+0x92>
		if (inputMas[8] != 0)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	3320      	adds	r3, #32
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d025      	beq.n	8001dc2 <USER_Data_Parse_Movement+0x116>
		{
			for (int i = 0; i < 8; i++) //Set new speeds of each driver
 8001d76:	2300      	movs	r3, #0
 8001d78:	61bb      	str	r3, [r7, #24]
 8001d7a:	e01f      	b.n	8001dbc <USER_Data_Parse_Movement+0x110>
			{
				if (inputMas[i] != 0)
 8001d7c:	69bb      	ldr	r3, [r7, #24]
 8001d7e:	009b      	lsls	r3, r3, #2
 8001d80:	687a      	ldr	r2, [r7, #4]
 8001d82:	4413      	add	r3, r2
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d015      	beq.n	8001db6 <USER_Data_Parse_Movement+0x10a>
				{
					float speed = SpeedCorr(inputMas, i);
 8001d8a:	69b9      	ldr	r1, [r7, #24]
 8001d8c:	6878      	ldr	r0, [r7, #4]
 8001d8e:	f7ff fdbb 	bl	8001908 <SpeedCorr>
 8001d92:	ed87 0a04 	vstr	s0, [r7, #16]
					if (speed < 12.0) //check over speed
 8001d96:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d9a:	eeb2 7a08 	vmov.f32	s14, #40	; 0x41400000  12.0
 8001d9e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001da2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001da6:	d506      	bpl.n	8001db6 <USER_Data_Parse_Movement+0x10a>
						DIV268N_WriteSpeed(i, speed);
 8001da8:	69bb      	ldr	r3, [r7, #24]
 8001daa:	b2db      	uxtb	r3, r3
 8001dac:	ed97 0a04 	vldr	s0, [r7, #16]
 8001db0:	4618      	mov	r0, r3
 8001db2:	f000 fcf1 	bl	8002798 <DIV268N_WriteSpeed>
			for (int i = 0; i < 8; i++) //Set new speeds of each driver
 8001db6:	69bb      	ldr	r3, [r7, #24]
 8001db8:	3301      	adds	r3, #1
 8001dba:	61bb      	str	r3, [r7, #24]
 8001dbc:	69bb      	ldr	r3, [r7, #24]
 8001dbe:	2b07      	cmp	r3, #7
 8001dc0:	dddc      	ble.n	8001d7c <USER_Data_Parse_Movement+0xd0>
				}
			}
		}
		DIV268N_Move(inputMas);
 8001dc2:	6878      	ldr	r0, [r7, #4]
 8001dc4:	f000 fcb4 	bl	8002730 <DIV268N_Move>
		for (int i = 0; i < 8; i++) //Set new speeds of each driver
 8001dc8:	2300      	movs	r3, #0
 8001dca:	617b      	str	r3, [r7, #20]
 8001dcc:	e00c      	b.n	8001de8 <USER_Data_Parse_Movement+0x13c>
		{
			DIV268N_WriteSpeed(6, i);
 8001dce:	697b      	ldr	r3, [r7, #20]
 8001dd0:	ee07 3a90 	vmov	s15, r3
 8001dd4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001dd8:	eeb0 0a67 	vmov.f32	s0, s15
 8001ddc:	2006      	movs	r0, #6
 8001dde:	f000 fcdb 	bl	8002798 <DIV268N_WriteSpeed>
		for (int i = 0; i < 8; i++) //Set new speeds of each driver
 8001de2:	697b      	ldr	r3, [r7, #20]
 8001de4:	3301      	adds	r3, #1
 8001de6:	617b      	str	r3, [r7, #20]
 8001de8:	697b      	ldr	r3, [r7, #20]
 8001dea:	2b07      	cmp	r3, #7
 8001dec:	ddef      	ble.n	8001dce <USER_Data_Parse_Movement+0x122>
		}
		HAL_UART_Transmit(&huart1, (uint8_t*) "s", 1, HAL_MAX_DELAY);
 8001dee:	f04f 33ff 	mov.w	r3, #4294967295
 8001df2:	2201      	movs	r2, #1
 8001df4:	4908      	ldr	r1, [pc, #32]	; (8001e18 <USER_Data_Parse_Movement+0x16c>)
 8001df6:	4809      	ldr	r0, [pc, #36]	; (8001e1c <USER_Data_Parse_Movement+0x170>)
 8001df8:	f005 faf8 	bl	80073ec <HAL_UART_Transmit>
	}
	else
		HAL_UART_Transmit(&huart1, (uint8_t*) "t", 1, HAL_MAX_DELAY);

}
 8001dfc:	e006      	b.n	8001e0c <USER_Data_Parse_Movement+0x160>
		HAL_UART_Transmit(&huart1, (uint8_t*) "t", 1, HAL_MAX_DELAY);
 8001dfe:	f04f 33ff 	mov.w	r3, #4294967295
 8001e02:	2201      	movs	r2, #1
 8001e04:	4906      	ldr	r1, [pc, #24]	; (8001e20 <USER_Data_Parse_Movement+0x174>)
 8001e06:	4805      	ldr	r0, [pc, #20]	; (8001e1c <USER_Data_Parse_Movement+0x170>)
 8001e08:	f005 faf0 	bl	80073ec <HAL_UART_Transmit>
}
 8001e0c:	bf00      	nop
 8001e0e:	372c      	adds	r7, #44	; 0x2c
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e14:	0800bd34 	.word	0x0800bd34
 8001e18:	0800bd60 	.word	0x0800bd60
 8001e1c:	2000087c 	.word	0x2000087c
 8001e20:	0800bd20 	.word	0x0800bd20

08001e24 <USER_DataPasre_ManualControl>:

void USER_DataPasre_ManualControl(char BufChar[], uint16_t pointer,
		int32_t inputMas[])
{
 8001e24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e26:	b091      	sub	sp, #68	; 0x44
 8001e28:	af08      	add	r7, sp, #32
 8001e2a:	60f8      	str	r0, [r7, #12]
 8001e2c:	460b      	mov	r3, r1
 8001e2e:	607a      	str	r2, [r7, #4]
 8001e30:	817b      	strh	r3, [r7, #10]
	sscanf(BufChar, "H%ld,%ld,%ld,%ld,%ld,%ld,%ld,%ld,%ld,%ld\\", &inputMas[0],
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	f103 0e04 	add.w	lr, r3, #4
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	3308      	adds	r3, #8
 8001e3c:	603b      	str	r3, [r7, #0]
 8001e3e:	687a      	ldr	r2, [r7, #4]
 8001e40:	320c      	adds	r2, #12
 8001e42:	6879      	ldr	r1, [r7, #4]
 8001e44:	3110      	adds	r1, #16
 8001e46:	6878      	ldr	r0, [r7, #4]
 8001e48:	3014      	adds	r0, #20
 8001e4a:	687c      	ldr	r4, [r7, #4]
 8001e4c:	3418      	adds	r4, #24
 8001e4e:	687d      	ldr	r5, [r7, #4]
 8001e50:	351c      	adds	r5, #28
 8001e52:	687e      	ldr	r6, [r7, #4]
 8001e54:	3620      	adds	r6, #32
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	3324      	adds	r3, #36	; 0x24
 8001e5a:	9307      	str	r3, [sp, #28]
 8001e5c:	9606      	str	r6, [sp, #24]
 8001e5e:	9505      	str	r5, [sp, #20]
 8001e60:	9404      	str	r4, [sp, #16]
 8001e62:	9003      	str	r0, [sp, #12]
 8001e64:	9102      	str	r1, [sp, #8]
 8001e66:	9201      	str	r2, [sp, #4]
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	9300      	str	r3, [sp, #0]
 8001e6c:	4673      	mov	r3, lr
 8001e6e:	687a      	ldr	r2, [r7, #4]
 8001e70:	4926      	ldr	r1, [pc, #152]	; (8001f0c <USER_DataPasre_ManualControl+0xe8>)
 8001e72:	68f8      	ldr	r0, [r7, #12]
 8001e74:	f006 fae2 	bl	800843c <siscanf>
			&inputMas[1], &inputMas[2], &inputMas[3], &inputMas[4],
			&inputMas[5], &inputMas[6], &inputMas[7], &inputMas[8],
			&inputMas[9]);
	int32_t checkSum = 0;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	61fb      	str	r3, [r7, #28]
	for (int i = 0; i < 9; i++)
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	61bb      	str	r3, [r7, #24]
 8001e80:	e00a      	b.n	8001e98 <USER_DataPasre_ManualControl+0x74>
		checkSum += inputMas[i];
 8001e82:	69bb      	ldr	r3, [r7, #24]
 8001e84:	009b      	lsls	r3, r3, #2
 8001e86:	687a      	ldr	r2, [r7, #4]
 8001e88:	4413      	add	r3, r2
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	69fa      	ldr	r2, [r7, #28]
 8001e8e:	4413      	add	r3, r2
 8001e90:	61fb      	str	r3, [r7, #28]
	for (int i = 0; i < 9; i++)
 8001e92:	69bb      	ldr	r3, [r7, #24]
 8001e94:	3301      	adds	r3, #1
 8001e96:	61bb      	str	r3, [r7, #24]
 8001e98:	69bb      	ldr	r3, [r7, #24]
 8001e9a:	2b08      	cmp	r3, #8
 8001e9c:	ddf1      	ble.n	8001e82 <USER_DataPasre_ManualControl+0x5e>
	if (checkSum == inputMas[9])
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	3324      	adds	r3, #36	; 0x24
 8001ea2:	681a      	ldr	r2, [r3, #0]
 8001ea4:	69fb      	ldr	r3, [r7, #28]
 8001ea6:	429a      	cmp	r2, r3
 8001ea8:	d124      	bne.n	8001ef4 <USER_DataPasre_ManualControl+0xd0>
	{
		for (int i = 0; i < 9; i++)
 8001eaa:	2300      	movs	r3, #0
 8001eac:	617b      	str	r3, [r7, #20]
 8001eae:	e013      	b.n	8001ed8 <USER_DataPasre_ManualControl+0xb4>
			inputMas[i] = inputMas[i] - DIV268N_ShowSteps(i);
 8001eb0:	697b      	ldr	r3, [r7, #20]
 8001eb2:	009b      	lsls	r3, r3, #2
 8001eb4:	687a      	ldr	r2, [r7, #4]
 8001eb6:	18d4      	adds	r4, r2, r3
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	009b      	lsls	r3, r3, #2
 8001ebc:	687a      	ldr	r2, [r7, #4]
 8001ebe:	4413      	add	r3, r2
 8001ec0:	681d      	ldr	r5, [r3, #0]
 8001ec2:	697b      	ldr	r3, [r7, #20]
 8001ec4:	b2db      	uxtb	r3, r3
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f000 fc40 	bl	800274c <DIV268N_ShowSteps>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	1aeb      	subs	r3, r5, r3
 8001ed0:	6023      	str	r3, [r4, #0]
		for (int i = 0; i < 9; i++)
 8001ed2:	697b      	ldr	r3, [r7, #20]
 8001ed4:	3301      	adds	r3, #1
 8001ed6:	617b      	str	r3, [r7, #20]
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	2b08      	cmp	r3, #8
 8001edc:	dde8      	ble.n	8001eb0 <USER_DataPasre_ManualControl+0x8c>
		DIV268N_Move(inputMas);
 8001ede:	6878      	ldr	r0, [r7, #4]
 8001ee0:	f000 fc26 	bl	8002730 <DIV268N_Move>
		HAL_UART_Transmit(&huart1, (uint8_t*) "s", 1, HAL_MAX_DELAY);
 8001ee4:	f04f 33ff 	mov.w	r3, #4294967295
 8001ee8:	2201      	movs	r2, #1
 8001eea:	4909      	ldr	r1, [pc, #36]	; (8001f10 <USER_DataPasre_ManualControl+0xec>)
 8001eec:	4809      	ldr	r0, [pc, #36]	; (8001f14 <USER_DataPasre_ManualControl+0xf0>)
 8001eee:	f005 fa7d 	bl	80073ec <HAL_UART_Transmit>
	}
	else
		HAL_UART_Transmit(&huart1, (uint8_t*) "t", 1, HAL_MAX_DELAY);
}
 8001ef2:	e006      	b.n	8001f02 <USER_DataPasre_ManualControl+0xde>
		HAL_UART_Transmit(&huart1, (uint8_t*) "t", 1, HAL_MAX_DELAY);
 8001ef4:	f04f 33ff 	mov.w	r3, #4294967295
 8001ef8:	2201      	movs	r2, #1
 8001efa:	4907      	ldr	r1, [pc, #28]	; (8001f18 <USER_DataPasre_ManualControl+0xf4>)
 8001efc:	4805      	ldr	r0, [pc, #20]	; (8001f14 <USER_DataPasre_ManualControl+0xf0>)
 8001efe:	f005 fa75 	bl	80073ec <HAL_UART_Transmit>
}
 8001f02:	bf00      	nop
 8001f04:	3724      	adds	r7, #36	; 0x24
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	0800bd64 	.word	0x0800bd64
 8001f10:	0800bd60 	.word	0x0800bd60
 8001f14:	2000087c 	.word	0x2000087c
 8001f18:	0800bd20 	.word	0x0800bd20

08001f1c <USER_Data_Parse_Analys>:

void USER_Data_Parse_Analys(char BufChar[], uint16_t pointer,
		int32_t inputMas[])
{
 8001f1c:	b590      	push	{r4, r7, lr}
 8001f1e:	b089      	sub	sp, #36	; 0x24
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	60f8      	str	r0, [r7, #12]
 8001f24:	460b      	mov	r3, r1
 8001f26:	607a      	str	r2, [r7, #4]
 8001f28:	817b      	strh	r3, [r7, #10]
	if (BufChar[0] == 'W')
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	781b      	ldrb	r3, [r3, #0]
 8001f2e:	2b57      	cmp	r3, #87	; 0x57
 8001f30:	d10e      	bne.n	8001f50 <USER_Data_Parse_Analys+0x34>
	{
		HAL_UART_Transmit(&huart1, (uint8_t*) "Test stand MATLAB output\r\n",
 8001f32:	f04f 33ff 	mov.w	r3, #4294967295
 8001f36:	221a      	movs	r2, #26
 8001f38:	4944      	ldr	r1, [pc, #272]	; (800204c <USER_Data_Parse_Analys+0x130>)
 8001f3a:	4845      	ldr	r0, [pc, #276]	; (8002050 <USER_Data_Parse_Analys+0x134>)
 8001f3c:	f005 fa56 	bl	80073ec <HAL_UART_Transmit>
				26, HAL_MAX_DELAY);
		HAL_UART_Transmit(&huart4, (uint8_t*) "Test stand DEBUG output\r\n", 25,
 8001f40:	f04f 33ff 	mov.w	r3, #4294967295
 8001f44:	2219      	movs	r2, #25
 8001f46:	4943      	ldr	r1, [pc, #268]	; (8002054 <USER_Data_Parse_Analys+0x138>)
 8001f48:	4843      	ldr	r0, [pc, #268]	; (8002058 <USER_Data_Parse_Analys+0x13c>)
 8001f4a:	f005 fa4f 	bl	80073ec <HAL_UART_Transmit>
	{
		USER_Data_Parse_Old(BufChar, pointer, inputMas);
	}
	else
		HAL_UART_Transmit(&huart1, (uint8_t*) "t", 1, HAL_MAX_DELAY);
}
 8001f4e:	e078      	b.n	8002042 <USER_Data_Parse_Analys+0x126>
	else if (BufChar[0] == '/' || BufChar[0] == 'M')
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	781b      	ldrb	r3, [r3, #0]
 8001f54:	2b2f      	cmp	r3, #47	; 0x2f
 8001f56:	d003      	beq.n	8001f60 <USER_Data_Parse_Analys+0x44>
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	781b      	ldrb	r3, [r3, #0]
 8001f5c:	2b4d      	cmp	r3, #77	; 0x4d
 8001f5e:	d106      	bne.n	8001f6e <USER_Data_Parse_Analys+0x52>
		USER_Data_Parse_Movement(BufChar, pointer, inputMas);
 8001f60:	897b      	ldrh	r3, [r7, #10]
 8001f62:	687a      	ldr	r2, [r7, #4]
 8001f64:	4619      	mov	r1, r3
 8001f66:	68f8      	ldr	r0, [r7, #12]
 8001f68:	f7ff fea0 	bl	8001cac <USER_Data_Parse_Movement>
 8001f6c:	e069      	b.n	8002042 <USER_Data_Parse_Analys+0x126>
	else if (BufChar[0] == 'H')
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	781b      	ldrb	r3, [r3, #0]
 8001f72:	2b48      	cmp	r3, #72	; 0x48
 8001f74:	d106      	bne.n	8001f84 <USER_Data_Parse_Analys+0x68>
		USER_DataPasre_ManualControl(BufChar, pointer, inputMas);
 8001f76:	897b      	ldrh	r3, [r7, #10]
 8001f78:	687a      	ldr	r2, [r7, #4]
 8001f7a:	4619      	mov	r1, r3
 8001f7c:	68f8      	ldr	r0, [r7, #12]
 8001f7e:	f7ff ff51 	bl	8001e24 <USER_DataPasre_ManualControl>
}
 8001f82:	e05e      	b.n	8002042 <USER_Data_Parse_Analys+0x126>
	else if (BufChar[0] == 'B')
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	781b      	ldrb	r3, [r3, #0]
 8001f88:	2b42      	cmp	r3, #66	; 0x42
 8001f8a:	d118      	bne.n	8001fbe <USER_Data_Parse_Analys+0xa2>
		for (int i = 0; i < 9; i++)
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	61fb      	str	r3, [r7, #28]
 8001f90:	e00e      	b.n	8001fb0 <USER_Data_Parse_Analys+0x94>
			inputMas[i] = -DIV268N_ShowSteps(i);
 8001f92:	69fb      	ldr	r3, [r7, #28]
 8001f94:	009b      	lsls	r3, r3, #2
 8001f96:	687a      	ldr	r2, [r7, #4]
 8001f98:	18d4      	adds	r4, r2, r3
 8001f9a:	69fb      	ldr	r3, [r7, #28]
 8001f9c:	b2db      	uxtb	r3, r3
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f000 fbd4 	bl	800274c <DIV268N_ShowSteps>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	425b      	negs	r3, r3
 8001fa8:	6023      	str	r3, [r4, #0]
		for (int i = 0; i < 9; i++)
 8001faa:	69fb      	ldr	r3, [r7, #28]
 8001fac:	3301      	adds	r3, #1
 8001fae:	61fb      	str	r3, [r7, #28]
 8001fb0:	69fb      	ldr	r3, [r7, #28]
 8001fb2:	2b08      	cmp	r3, #8
 8001fb4:	dded      	ble.n	8001f92 <USER_Data_Parse_Analys+0x76>
		DIV268N_Move(inputMas);
 8001fb6:	6878      	ldr	r0, [r7, #4]
 8001fb8:	f000 fbba 	bl	8002730 <DIV268N_Move>
}
 8001fbc:	e041      	b.n	8002042 <USER_Data_Parse_Analys+0x126>
	else if (BufChar[0] == 'Z')
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	781b      	ldrb	r3, [r3, #0]
 8001fc2:	2b5a      	cmp	r3, #90	; 0x5a
 8001fc4:	d122      	bne.n	800200c <USER_Data_Parse_Analys+0xf0>
		if (pointer < 5)
 8001fc6:	897b      	ldrh	r3, [r7, #10]
 8001fc8:	2b04      	cmp	r3, #4
 8001fca:	d80f      	bhi.n	8001fec <USER_Data_Parse_Analys+0xd0>
			for (int i = 0; i < 8; i++)
 8001fcc:	2300      	movs	r3, #0
 8001fce:	61bb      	str	r3, [r7, #24]
 8001fd0:	e008      	b.n	8001fe4 <USER_Data_Parse_Analys+0xc8>
				DIV268N_WriteSteps(i, 0);
 8001fd2:	69bb      	ldr	r3, [r7, #24]
 8001fd4:	b2db      	uxtb	r3, r3
 8001fd6:	2100      	movs	r1, #0
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f000 fbc9 	bl	8002770 <DIV268N_WriteSteps>
			for (int i = 0; i < 8; i++)
 8001fde:	69bb      	ldr	r3, [r7, #24]
 8001fe0:	3301      	adds	r3, #1
 8001fe2:	61bb      	str	r3, [r7, #24]
 8001fe4:	69bb      	ldr	r3, [r7, #24]
 8001fe6:	2b07      	cmp	r3, #7
 8001fe8:	ddf3      	ble.n	8001fd2 <USER_Data_Parse_Analys+0xb6>
}
 8001fea:	e02a      	b.n	8002042 <USER_Data_Parse_Analys+0x126>
			for (int i = 0; i < 9; i++)
 8001fec:	2300      	movs	r3, #0
 8001fee:	617b      	str	r3, [r7, #20]
 8001ff0:	e008      	b.n	8002004 <USER_Data_Parse_Analys+0xe8>
				DIV268N_WriteSteps(i, 0);
 8001ff2:	697b      	ldr	r3, [r7, #20]
 8001ff4:	b2db      	uxtb	r3, r3
 8001ff6:	2100      	movs	r1, #0
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f000 fbb9 	bl	8002770 <DIV268N_WriteSteps>
			for (int i = 0; i < 9; i++)
 8001ffe:	697b      	ldr	r3, [r7, #20]
 8002000:	3301      	adds	r3, #1
 8002002:	617b      	str	r3, [r7, #20]
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	2b08      	cmp	r3, #8
 8002008:	ddf3      	ble.n	8001ff2 <USER_Data_Parse_Analys+0xd6>
}
 800200a:	e01a      	b.n	8002042 <USER_Data_Parse_Analys+0x126>
	else if (BufChar[0] == 'r' || BufChar[0] == 'l' || BufChar[0] == 'c')
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	781b      	ldrb	r3, [r3, #0]
 8002010:	2b72      	cmp	r3, #114	; 0x72
 8002012:	d007      	beq.n	8002024 <USER_Data_Parse_Analys+0x108>
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	781b      	ldrb	r3, [r3, #0]
 8002018:	2b6c      	cmp	r3, #108	; 0x6c
 800201a:	d003      	beq.n	8002024 <USER_Data_Parse_Analys+0x108>
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	781b      	ldrb	r3, [r3, #0]
 8002020:	2b63      	cmp	r3, #99	; 0x63
 8002022:	d106      	bne.n	8002032 <USER_Data_Parse_Analys+0x116>
		USER_Data_Parse_Old(BufChar, pointer, inputMas);
 8002024:	897b      	ldrh	r3, [r7, #10]
 8002026:	687a      	ldr	r2, [r7, #4]
 8002028:	4619      	mov	r1, r3
 800202a:	68f8      	ldr	r0, [r7, #12]
 800202c:	f7ff fdb2 	bl	8001b94 <USER_Data_Parse_Old>
 8002030:	e007      	b.n	8002042 <USER_Data_Parse_Analys+0x126>
		HAL_UART_Transmit(&huart1, (uint8_t*) "t", 1, HAL_MAX_DELAY);
 8002032:	f04f 33ff 	mov.w	r3, #4294967295
 8002036:	2201      	movs	r2, #1
 8002038:	4908      	ldr	r1, [pc, #32]	; (800205c <USER_Data_Parse_Analys+0x140>)
 800203a:	4805      	ldr	r0, [pc, #20]	; (8002050 <USER_Data_Parse_Analys+0x134>)
 800203c:	f005 f9d6 	bl	80073ec <HAL_UART_Transmit>
}
 8002040:	e7ff      	b.n	8002042 <USER_Data_Parse_Analys+0x126>
 8002042:	bf00      	nop
 8002044:	3724      	adds	r7, #36	; 0x24
 8002046:	46bd      	mov	sp, r7
 8002048:	bd90      	pop	{r4, r7, pc}
 800204a:	bf00      	nop
 800204c:	0800bd90 	.word	0x0800bd90
 8002050:	2000087c 	.word	0x2000087c
 8002054:	0800bdac 	.word	0x0800bdac
 8002058:	200008fc 	.word	0x200008fc
 800205c:	0800bd20 	.word	0x0800bd20

08002060 <_DIV268N_DirSetReset>:
uint8_t _state[9];
uint32_t _pulse[9];
uint32_t _time[9];

void _DIV268N_DirSetReset(uint8_t _pin, uint8_t _state)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b082      	sub	sp, #8
 8002064:	af00      	add	r7, sp, #0
 8002066:	4603      	mov	r3, r0
 8002068:	460a      	mov	r2, r1
 800206a:	71fb      	strb	r3, [r7, #7]
 800206c:	4613      	mov	r3, r2
 800206e:	71bb      	strb	r3, [r7, #6]
	switch (_pin)
 8002070:	79fb      	ldrb	r3, [r7, #7]
 8002072:	2b08      	cmp	r3, #8
 8002074:	d85a      	bhi.n	800212c <_DIV268N_DirSetReset+0xcc>
 8002076:	a201      	add	r2, pc, #4	; (adr r2, 800207c <_DIV268N_DirSetReset+0x1c>)
 8002078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800207c:	080020a1 	.word	0x080020a1
 8002080:	080020af 	.word	0x080020af
 8002084:	080020bf 	.word	0x080020bf
 8002088:	080020cd 	.word	0x080020cd
 800208c:	080020db 	.word	0x080020db
 8002090:	080020eb 	.word	0x080020eb
 8002094:	080020fd 	.word	0x080020fd
 8002098:	0800210f 	.word	0x0800210f
 800209c:	0800211d 	.word	0x0800211d
	{
	case 0:
		HAL_GPIO_WritePin(MOTOR1_DIR_GPIO_Port, MOTOR1_DIR_Pin, _state);
 80020a0:	79bb      	ldrb	r3, [r7, #6]
 80020a2:	461a      	mov	r2, r3
 80020a4:	2140      	movs	r1, #64	; 0x40
 80020a6:	4824      	ldr	r0, [pc, #144]	; (8002138 <_DIV268N_DirSetReset+0xd8>)
 80020a8:	f002 fb50 	bl	800474c <HAL_GPIO_WritePin>
		break;
 80020ac:	e03f      	b.n	800212e <_DIV268N_DirSetReset+0xce>
	case 1:
		HAL_GPIO_WritePin(MOTOR2_DIR_GPIO_Port, MOTOR2_DIR_Pin, _state);
 80020ae:	79bb      	ldrb	r3, [r7, #6]
 80020b0:	461a      	mov	r2, r3
 80020b2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80020b6:	4821      	ldr	r0, [pc, #132]	; (800213c <_DIV268N_DirSetReset+0xdc>)
 80020b8:	f002 fb48 	bl	800474c <HAL_GPIO_WritePin>
		break;
 80020bc:	e037      	b.n	800212e <_DIV268N_DirSetReset+0xce>
	case 2:
		HAL_GPIO_WritePin(MOTOR3_DIR_GPIO_Port, MOTOR3_DIR_Pin, _state);
 80020be:	79bb      	ldrb	r3, [r7, #6]
 80020c0:	461a      	mov	r2, r3
 80020c2:	2104      	movs	r1, #4
 80020c4:	481e      	ldr	r0, [pc, #120]	; (8002140 <_DIV268N_DirSetReset+0xe0>)
 80020c6:	f002 fb41 	bl	800474c <HAL_GPIO_WritePin>
		break;
 80020ca:	e030      	b.n	800212e <_DIV268N_DirSetReset+0xce>
	case 3:
		HAL_GPIO_WritePin(MOTOR4_DIR_GPIO_Port, MOTOR4_DIR_Pin, _state);
 80020cc:	79bb      	ldrb	r3, [r7, #6]
 80020ce:	461a      	mov	r2, r3
 80020d0:	2180      	movs	r1, #128	; 0x80
 80020d2:	4819      	ldr	r0, [pc, #100]	; (8002138 <_DIV268N_DirSetReset+0xd8>)
 80020d4:	f002 fb3a 	bl	800474c <HAL_GPIO_WritePin>
		break;
 80020d8:	e029      	b.n	800212e <_DIV268N_DirSetReset+0xce>
	case 4:
		HAL_GPIO_WritePin(MOTOR5_DIR_GPIO_Port, MOTOR5_DIR_Pin, _state);
 80020da:	79bb      	ldrb	r3, [r7, #6]
 80020dc:	461a      	mov	r2, r3
 80020de:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80020e2:	4817      	ldr	r0, [pc, #92]	; (8002140 <_DIV268N_DirSetReset+0xe0>)
 80020e4:	f002 fb32 	bl	800474c <HAL_GPIO_WritePin>
		break;
 80020e8:	e021      	b.n	800212e <_DIV268N_DirSetReset+0xce>
	case 5:
		HAL_GPIO_WritePin(MOTOR6_DIR_GPIO_Port, MOTOR6_DIR_Pin, _state);
 80020ea:	79bb      	ldrb	r3, [r7, #6]
 80020ec:	461a      	mov	r2, r3
 80020ee:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80020f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020f6:	f002 fb29 	bl	800474c <HAL_GPIO_WritePin>
		break;
 80020fa:	e018      	b.n	800212e <_DIV268N_DirSetReset+0xce>
	case 6:
		HAL_GPIO_WritePin(MOTOR7_DIR_GPIO_Port, MOTOR7_DIR_Pin, _state);
 80020fc:	79bb      	ldrb	r3, [r7, #6]
 80020fe:	461a      	mov	r2, r3
 8002100:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002104:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002108:	f002 fb20 	bl	800474c <HAL_GPIO_WritePin>
		break;
 800210c:	e00f      	b.n	800212e <_DIV268N_DirSetReset+0xce>
	case 7:
		HAL_GPIO_WritePin(MOTOR8_DIR_GPIO_Port, MOTOR8_DIR_Pin, _state);
 800210e:	79bb      	ldrb	r3, [r7, #6]
 8002110:	461a      	mov	r2, r3
 8002112:	2101      	movs	r1, #1
 8002114:	480a      	ldr	r0, [pc, #40]	; (8002140 <_DIV268N_DirSetReset+0xe0>)
 8002116:	f002 fb19 	bl	800474c <HAL_GPIO_WritePin>
		break;
 800211a:	e008      	b.n	800212e <_DIV268N_DirSetReset+0xce>
	case 8:
		HAL_GPIO_WritePin(MOTOR9_DIR_GPIO_Port, MOTOR9_DIR_Pin, _state);
 800211c:	79bb      	ldrb	r3, [r7, #6]
 800211e:	461a      	mov	r2, r3
 8002120:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002124:	4804      	ldr	r0, [pc, #16]	; (8002138 <_DIV268N_DirSetReset+0xd8>)
 8002126:	f002 fb11 	bl	800474c <HAL_GPIO_WritePin>
		break;
 800212a:	e000      	b.n	800212e <_DIV268N_DirSetReset+0xce>
	default:
		break;
 800212c:	bf00      	nop
	}
}
 800212e:	bf00      	nop
 8002130:	3708      	adds	r7, #8
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	48000800 	.word	0x48000800
 800213c:	48000400 	.word	0x48000400
 8002140:	48000c00 	.word	0x48000c00

08002144 <_DIV268N_PinSet>:

void _DIV268N_PinSet(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002144:	b480      	push	{r7}
 8002146:	b083      	sub	sp, #12
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
 800214c:	460b      	mov	r3, r1
 800214e:	807b      	strh	r3, [r7, #2]
	GPIOx->BSRR = (uint32_t) GPIO_Pin;
 8002150:	887a      	ldrh	r2, [r7, #2]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	619a      	str	r2, [r3, #24]
}
 8002156:	bf00      	nop
 8002158:	370c      	adds	r7, #12
 800215a:	46bd      	mov	sp, r7
 800215c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002160:	4770      	bx	lr

08002162 <_DIV268N_PinReset>:

void _DIV268N_PinReset(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002162:	b480      	push	{r7}
 8002164:	b083      	sub	sp, #12
 8002166:	af00      	add	r7, sp, #0
 8002168:	6078      	str	r0, [r7, #4]
 800216a:	460b      	mov	r3, r1
 800216c:	807b      	strh	r3, [r7, #2]
	GPIOx->BRR = (uint32_t) GPIO_Pin;
 800216e:	887a      	ldrh	r2, [r7, #2]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002174:	bf00      	nop
 8002176:	370c      	adds	r7, #12
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr

08002180 <_DIV268N_PrepareMove>:

void _DIV268N_PrepareMove(int32_t *_stepsInput)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b084      	sub	sp, #16
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
	for (uint8_t i = 0; i < _numberOfDrivers; i++)
 8002188:	2300      	movs	r3, #0
 800218a:	73fb      	strb	r3, [r7, #15]
 800218c:	e02c      	b.n	80021e8 <_DIV268N_PrepareMove+0x68>
	{
		_stepsCount[i] += _stepsInput[i]; //Add movement to massive of current positions
 800218e:	7bfb      	ldrb	r3, [r7, #15]
 8002190:	7bfa      	ldrb	r2, [r7, #15]
 8002192:	493f      	ldr	r1, [pc, #252]	; (8002290 <_DIV268N_PrepareMove+0x110>)
 8002194:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8002198:	7bfa      	ldrb	r2, [r7, #15]
 800219a:	0092      	lsls	r2, r2, #2
 800219c:	6878      	ldr	r0, [r7, #4]
 800219e:	4402      	add	r2, r0
 80021a0:	6812      	ldr	r2, [r2, #0]
 80021a2:	440a      	add	r2, r1
 80021a4:	493a      	ldr	r1, [pc, #232]	; (8002290 <_DIV268N_PrepareMove+0x110>)
 80021a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		if (_stepsInput[i] < 0)
 80021aa:	7bfb      	ldrb	r3, [r7, #15]
 80021ac:	009b      	lsls	r3, r3, #2
 80021ae:	687a      	ldr	r2, [r7, #4]
 80021b0:	4413      	add	r3, r2
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	da0a      	bge.n	80021ce <_DIV268N_PrepareMove+0x4e>
		{
			_motors[i].currDir = -1; //set state of inverted work
 80021b8:	7bfa      	ldrb	r2, [r7, #15]
 80021ba:	4936      	ldr	r1, [pc, #216]	; (8002294 <_DIV268N_PrepareMove+0x114>)
 80021bc:	4613      	mov	r3, r2
 80021be:	00db      	lsls	r3, r3, #3
 80021c0:	1a9b      	subs	r3, r3, r2
 80021c2:	009b      	lsls	r3, r3, #2
 80021c4:	440b      	add	r3, r1
 80021c6:	3318      	adds	r3, #24
 80021c8:	22ff      	movs	r2, #255	; 0xff
 80021ca:	701a      	strb	r2, [r3, #0]
 80021cc:	e009      	b.n	80021e2 <_DIV268N_PrepareMove+0x62>
		}
		else
		{
			_motors[i].currDir = 1; //set state of normal work
 80021ce:	7bfa      	ldrb	r2, [r7, #15]
 80021d0:	4930      	ldr	r1, [pc, #192]	; (8002294 <_DIV268N_PrepareMove+0x114>)
 80021d2:	4613      	mov	r3, r2
 80021d4:	00db      	lsls	r3, r3, #3
 80021d6:	1a9b      	subs	r3, r3, r2
 80021d8:	009b      	lsls	r3, r3, #2
 80021da:	440b      	add	r3, r1
 80021dc:	3318      	adds	r3, #24
 80021de:	2201      	movs	r2, #1
 80021e0:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < _numberOfDrivers; i++)
 80021e2:	7bfb      	ldrb	r3, [r7, #15]
 80021e4:	3301      	adds	r3, #1
 80021e6:	73fb      	strb	r3, [r7, #15]
 80021e8:	4b2b      	ldr	r3, [pc, #172]	; (8002298 <_DIV268N_PrepareMove+0x118>)
 80021ea:	781b      	ldrb	r3, [r3, #0]
 80021ec:	7bfa      	ldrb	r2, [r7, #15]
 80021ee:	429a      	cmp	r2, r3
 80021f0:	d3cd      	bcc.n	800218e <_DIV268N_PrepareMove+0xe>
		}
	}
	//Inverse data if needed
	for (uint8_t i = 0; i < _numberOfDrivers; i++)
 80021f2:	2300      	movs	r3, #0
 80021f4:	73bb      	strb	r3, [r7, #14]
 80021f6:	e018      	b.n	800222a <_DIV268N_PrepareMove+0xaa>
	{
		if (_motors[i].dir == 1)
 80021f8:	7bba      	ldrb	r2, [r7, #14]
 80021fa:	4926      	ldr	r1, [pc, #152]	; (8002294 <_DIV268N_PrepareMove+0x114>)
 80021fc:	4613      	mov	r3, r2
 80021fe:	00db      	lsls	r3, r3, #3
 8002200:	1a9b      	subs	r3, r3, r2
 8002202:	009b      	lsls	r3, r3, #2
 8002204:	440b      	add	r3, r1
 8002206:	3317      	adds	r3, #23
 8002208:	781b      	ldrb	r3, [r3, #0]
 800220a:	2b01      	cmp	r3, #1
 800220c:	d10a      	bne.n	8002224 <_DIV268N_PrepareMove+0xa4>
		{
			_stepsInput[i] = _stepsInput[i] * (-1); //to set another direction of move if necessary
 800220e:	7bbb      	ldrb	r3, [r7, #14]
 8002210:	009b      	lsls	r3, r3, #2
 8002212:	687a      	ldr	r2, [r7, #4]
 8002214:	4413      	add	r3, r2
 8002216:	7bba      	ldrb	r2, [r7, #14]
 8002218:	0092      	lsls	r2, r2, #2
 800221a:	6879      	ldr	r1, [r7, #4]
 800221c:	440a      	add	r2, r1
 800221e:	6812      	ldr	r2, [r2, #0]
 8002220:	4252      	negs	r2, r2
 8002222:	601a      	str	r2, [r3, #0]
	for (uint8_t i = 0; i < _numberOfDrivers; i++)
 8002224:	7bbb      	ldrb	r3, [r7, #14]
 8002226:	3301      	adds	r3, #1
 8002228:	73bb      	strb	r3, [r7, #14]
 800222a:	4b1b      	ldr	r3, [pc, #108]	; (8002298 <_DIV268N_PrepareMove+0x118>)
 800222c:	781b      	ldrb	r3, [r3, #0]
 800222e:	7bba      	ldrb	r2, [r7, #14]
 8002230:	429a      	cmp	r2, r3
 8002232:	d3e1      	bcc.n	80021f8 <_DIV268N_PrepareMove+0x78>
		}
	}
	//Set direction to drivers and make all steps >0
	for (uint8_t i = 0; i < _numberOfDrivers; i++)
 8002234:	2300      	movs	r3, #0
 8002236:	737b      	strb	r3, [r7, #13]
 8002238:	e021      	b.n	800227e <_DIV268N_PrepareMove+0xfe>
	{
		if (_stepsInput[i] < 0)
 800223a:	7b7b      	ldrb	r3, [r7, #13]
 800223c:	009b      	lsls	r3, r3, #2
 800223e:	687a      	ldr	r2, [r7, #4]
 8002240:	4413      	add	r3, r2
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	2b00      	cmp	r3, #0
 8002246:	da12      	bge.n	800226e <_DIV268N_PrepareMove+0xee>
		{
			//_motors[i].currDir = -1; //set state of inverted work
			_stepsInput[i] = abs(_stepsInput[i]);  //module of steps count
 8002248:	7b7b      	ldrb	r3, [r7, #13]
 800224a:	009b      	lsls	r3, r3, #2
 800224c:	687a      	ldr	r2, [r7, #4]
 800224e:	4413      	add	r3, r2
 8002250:	7b7a      	ldrb	r2, [r7, #13]
 8002252:	0092      	lsls	r2, r2, #2
 8002254:	6879      	ldr	r1, [r7, #4]
 8002256:	440a      	add	r2, r1
 8002258:	6812      	ldr	r2, [r2, #0]
 800225a:	2a00      	cmp	r2, #0
 800225c:	bfb8      	it	lt
 800225e:	4252      	neglt	r2, r2
 8002260:	601a      	str	r2, [r3, #0]
			_DIV268N_DirSetReset(i, GPIO_PIN_SET); //Set state of dirPin, to set direction of movement
 8002262:	7b7b      	ldrb	r3, [r7, #13]
 8002264:	2101      	movs	r1, #1
 8002266:	4618      	mov	r0, r3
 8002268:	f7ff fefa 	bl	8002060 <_DIV268N_DirSetReset>
 800226c:	e004      	b.n	8002278 <_DIV268N_PrepareMove+0xf8>
		}
		else
		{
			//_motors[i].currDir = 1; //set state of normal work
			_DIV268N_DirSetReset(i, GPIO_PIN_RESET); //so LOW signal on direction pin
 800226e:	7b7b      	ldrb	r3, [r7, #13]
 8002270:	2100      	movs	r1, #0
 8002272:	4618      	mov	r0, r3
 8002274:	f7ff fef4 	bl	8002060 <_DIV268N_DirSetReset>
	for (uint8_t i = 0; i < _numberOfDrivers; i++)
 8002278:	7b7b      	ldrb	r3, [r7, #13]
 800227a:	3301      	adds	r3, #1
 800227c:	737b      	strb	r3, [r7, #13]
 800227e:	4b06      	ldr	r3, [pc, #24]	; (8002298 <_DIV268N_PrepareMove+0x118>)
 8002280:	781b      	ldrb	r3, [r3, #0]
 8002282:	7b7a      	ldrb	r2, [r7, #13]
 8002284:	429a      	cmp	r2, r3
 8002286:	d3d8      	bcc.n	800223a <_DIV268N_PrepareMove+0xba>
		}
	}
}
 8002288:	bf00      	nop
 800228a:	3710      	adds	r7, #16
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}
 8002290:	20000430 	.word	0x20000430
 8002294:	20000454 	.word	0x20000454
 8002298:	20000024 	.word	0x20000024

0800229c <_DIV268N_MoveRL>:

void _DIV268N_MoveRL(int32_t *_stepsInputConv)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b086      	sub	sp, #24
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
	TIM2->CNT = 0x00000000; //     
 80022a4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80022a8:	2200      	movs	r2, #0
 80022aa:	625a      	str	r2, [r3, #36]	; 0x24
	uint32_t s = 0;
 80022ac:	2300      	movs	r3, #0
 80022ae:	617b      	str	r3, [r7, #20]
	uint32_t tm = (TIM2->CNT) + 50;
 80022b0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80022b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022b6:	3332      	adds	r3, #50	; 0x32
 80022b8:	60fb      	str	r3, [r7, #12]
	for (uint8_t i = 0; i < 9; i++)
 80022ba:	2300      	movs	r3, #0
 80022bc:	74fb      	strb	r3, [r7, #19]
 80022be:	e010      	b.n	80022e2 <_DIV268N_MoveRL+0x46>
	{
		_time[i] = tm;
 80022c0:	7cfb      	ldrb	r3, [r7, #19]
 80022c2:	4970      	ldr	r1, [pc, #448]	; (8002484 <_DIV268N_MoveRL+0x1e8>)
 80022c4:	68fa      	ldr	r2, [r7, #12]
 80022c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		s = s + _stepsInputConv[i];
 80022ca:	7cfb      	ldrb	r3, [r7, #19]
 80022cc:	009b      	lsls	r3, r3, #2
 80022ce:	687a      	ldr	r2, [r7, #4]
 80022d0:	4413      	add	r3, r2
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	461a      	mov	r2, r3
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	4413      	add	r3, r2
 80022da:	617b      	str	r3, [r7, #20]
	for (uint8_t i = 0; i < 9; i++)
 80022dc:	7cfb      	ldrb	r3, [r7, #19]
 80022de:	3301      	adds	r3, #1
 80022e0:	74fb      	strb	r3, [r7, #19]
 80022e2:	7cfb      	ldrb	r3, [r7, #19]
 80022e4:	2b08      	cmp	r3, #8
 80022e6:	d9eb      	bls.n	80022c0 <_DIV268N_MoveRL+0x24>
	}
	while (s > 0)
 80022e8:	e0c3      	b.n	8002472 <_DIV268N_MoveRL+0x1d6>
	{
		tm = TIM2->CNT;
 80022ea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80022ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022f0:	60fb      	str	r3, [r7, #12]
		for (uint8_t i = 0; i < _numberOfDrivers; i++)
 80022f2:	2300      	movs	r3, #0
 80022f4:	74bb      	strb	r3, [r7, #18]
 80022f6:	e072      	b.n	80023de <_DIV268N_MoveRL+0x142>
		{
			if (_time[i] <= (tm))
 80022f8:	7cbb      	ldrb	r3, [r7, #18]
 80022fa:	4a62      	ldr	r2, [pc, #392]	; (8002484 <_DIV268N_MoveRL+0x1e8>)
 80022fc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	429a      	cmp	r2, r3
 8002304:	d868      	bhi.n	80023d8 <_DIV268N_MoveRL+0x13c>
			{
				if (_stepsInputConv[i] > 0)
 8002306:	7cbb      	ldrb	r3, [r7, #18]
 8002308:	009b      	lsls	r3, r3, #2
 800230a:	687a      	ldr	r2, [r7, #4]
 800230c:	4413      	add	r3, r2
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	2b00      	cmp	r3, #0
 8002312:	dd61      	ble.n	80023d8 <_DIV268N_MoveRL+0x13c>
				{
					if (_state[i] == 0)
 8002314:	7cbb      	ldrb	r3, [r7, #18]
 8002316:	4a5c      	ldr	r2, [pc, #368]	; (8002488 <_DIV268N_MoveRL+0x1ec>)
 8002318:	5cd3      	ldrb	r3, [r2, r3]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d129      	bne.n	8002372 <_DIV268N_MoveRL+0xd6>
					{
						_DIV268N_PinSet(_motors[i].GPIOx, _motors[i].GPIO_Pin);
 800231e:	7cba      	ldrb	r2, [r7, #18]
 8002320:	495a      	ldr	r1, [pc, #360]	; (800248c <_DIV268N_MoveRL+0x1f0>)
 8002322:	4613      	mov	r3, r2
 8002324:	00db      	lsls	r3, r3, #3
 8002326:	1a9b      	subs	r3, r3, r2
 8002328:	009b      	lsls	r3, r3, #2
 800232a:	440b      	add	r3, r1
 800232c:	6818      	ldr	r0, [r3, #0]
 800232e:	7cba      	ldrb	r2, [r7, #18]
 8002330:	4956      	ldr	r1, [pc, #344]	; (800248c <_DIV268N_MoveRL+0x1f0>)
 8002332:	4613      	mov	r3, r2
 8002334:	00db      	lsls	r3, r3, #3
 8002336:	1a9b      	subs	r3, r3, r2
 8002338:	009b      	lsls	r3, r3, #2
 800233a:	440b      	add	r3, r1
 800233c:	3304      	adds	r3, #4
 800233e:	881b      	ldrh	r3, [r3, #0]
 8002340:	4619      	mov	r1, r3
 8002342:	f7ff feff 	bl	8002144 <_DIV268N_PinSet>
						_state[i] = ~_state[i]; //changing state - motor in work, high cycle
 8002346:	7cbb      	ldrb	r3, [r7, #18]
 8002348:	7cba      	ldrb	r2, [r7, #18]
 800234a:	494f      	ldr	r1, [pc, #316]	; (8002488 <_DIV268N_MoveRL+0x1ec>)
 800234c:	5c8a      	ldrb	r2, [r1, r2]
 800234e:	43d2      	mvns	r2, r2
 8002350:	b2d1      	uxtb	r1, r2
 8002352:	4a4d      	ldr	r2, [pc, #308]	; (8002488 <_DIV268N_MoveRL+0x1ec>)
 8002354:	54d1      	strb	r1, [r2, r3]
						_time[i] = _time[i] + _pulse[i]; //add next timer alarm
 8002356:	7cbb      	ldrb	r3, [r7, #18]
 8002358:	7cba      	ldrb	r2, [r7, #18]
 800235a:	494a      	ldr	r1, [pc, #296]	; (8002484 <_DIV268N_MoveRL+0x1e8>)
 800235c:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8002360:	7cba      	ldrb	r2, [r7, #18]
 8002362:	484b      	ldr	r0, [pc, #300]	; (8002490 <_DIV268N_MoveRL+0x1f4>)
 8002364:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 8002368:	440a      	add	r2, r1
 800236a:	4946      	ldr	r1, [pc, #280]	; (8002484 <_DIV268N_MoveRL+0x1e8>)
 800236c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8002370:	e032      	b.n	80023d8 <_DIV268N_MoveRL+0x13c>
					}
					else
					{
						_DIV268N_PinReset(_motors[i].GPIOx,
 8002372:	7cba      	ldrb	r2, [r7, #18]
 8002374:	4945      	ldr	r1, [pc, #276]	; (800248c <_DIV268N_MoveRL+0x1f0>)
 8002376:	4613      	mov	r3, r2
 8002378:	00db      	lsls	r3, r3, #3
 800237a:	1a9b      	subs	r3, r3, r2
 800237c:	009b      	lsls	r3, r3, #2
 800237e:	440b      	add	r3, r1
 8002380:	6818      	ldr	r0, [r3, #0]
 8002382:	7cba      	ldrb	r2, [r7, #18]
 8002384:	4941      	ldr	r1, [pc, #260]	; (800248c <_DIV268N_MoveRL+0x1f0>)
 8002386:	4613      	mov	r3, r2
 8002388:	00db      	lsls	r3, r3, #3
 800238a:	1a9b      	subs	r3, r3, r2
 800238c:	009b      	lsls	r3, r3, #2
 800238e:	440b      	add	r3, r1
 8002390:	3304      	adds	r3, #4
 8002392:	881b      	ldrh	r3, [r3, #0]
 8002394:	4619      	mov	r1, r3
 8002396:	f7ff fee4 	bl	8002162 <_DIV268N_PinReset>
								_motors[i].GPIO_Pin);
						_state[i] = ~_state[i]; //changing state of motor - motor work, low cycle
 800239a:	7cbb      	ldrb	r3, [r7, #18]
 800239c:	7cba      	ldrb	r2, [r7, #18]
 800239e:	493a      	ldr	r1, [pc, #232]	; (8002488 <_DIV268N_MoveRL+0x1ec>)
 80023a0:	5c8a      	ldrb	r2, [r1, r2]
 80023a2:	43d2      	mvns	r2, r2
 80023a4:	b2d1      	uxtb	r1, r2
 80023a6:	4a38      	ldr	r2, [pc, #224]	; (8002488 <_DIV268N_MoveRL+0x1ec>)
 80023a8:	54d1      	strb	r1, [r2, r3]
						_time[i] += _pulse[i]; //add next timer alarm
 80023aa:	7cbb      	ldrb	r3, [r7, #18]
 80023ac:	7cba      	ldrb	r2, [r7, #18]
 80023ae:	4935      	ldr	r1, [pc, #212]	; (8002484 <_DIV268N_MoveRL+0x1e8>)
 80023b0:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80023b4:	7cba      	ldrb	r2, [r7, #18]
 80023b6:	4836      	ldr	r0, [pc, #216]	; (8002490 <_DIV268N_MoveRL+0x1f4>)
 80023b8:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 80023bc:	440a      	add	r2, r1
 80023be:	4931      	ldr	r1, [pc, #196]	; (8002484 <_DIV268N_MoveRL+0x1e8>)
 80023c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
						_stepsInputConv[i]--; //lowering count of steps
 80023c4:	7cbb      	ldrb	r3, [r7, #18]
 80023c6:	009b      	lsls	r3, r3, #2
 80023c8:	687a      	ldr	r2, [r7, #4]
 80023ca:	4413      	add	r3, r2
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	3a01      	subs	r2, #1
 80023d0:	601a      	str	r2, [r3, #0]
						s--;
 80023d2:	697b      	ldr	r3, [r7, #20]
 80023d4:	3b01      	subs	r3, #1
 80023d6:	617b      	str	r3, [r7, #20]
		for (uint8_t i = 0; i < _numberOfDrivers; i++)
 80023d8:	7cbb      	ldrb	r3, [r7, #18]
 80023da:	3301      	adds	r3, #1
 80023dc:	74bb      	strb	r3, [r7, #18]
 80023de:	4b2d      	ldr	r3, [pc, #180]	; (8002494 <_DIV268N_MoveRL+0x1f8>)
 80023e0:	781b      	ldrb	r3, [r3, #0]
 80023e2:	7cba      	ldrb	r2, [r7, #18]
 80023e4:	429a      	cmp	r2, r3
 80023e6:	d387      	bcc.n	80022f8 <_DIV268N_MoveRL+0x5c>
					}
				}
			}
		}
		if (SERIAL_UART1_BytesAvailable() != 0 || SERIAL_UART4_BytesAvailable() != 0) //if we founding data in serial port if (Serial.available() != 0 || Serial2.available() != 0)
 80023e8:	f000 ffa0 	bl	800332c <SERIAL_UART1_BytesAvailable>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d104      	bne.n	80023fc <_DIV268N_MoveRL+0x160>
 80023f2:	f000 ffd7 	bl	80033a4 <SERIAL_UART4_BytesAvailable>
 80023f6:	4603      	mov	r3, r0
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d03a      	beq.n	8002472 <_DIV268N_MoveRL+0x1d6>
		{ //we writing our real position
			for (uint8_t i = 0; i < _numberOfDrivers; i++)
 80023fc:	2300      	movs	r3, #0
 80023fe:	747b      	strb	r3, [r7, #17]
 8002400:	e032      	b.n	8002468 <_DIV268N_MoveRL+0x1cc>
			{
				if (_motors[i].currDir == 1) //if motor no inverted
 8002402:	7c7a      	ldrb	r2, [r7, #17]
 8002404:	4921      	ldr	r1, [pc, #132]	; (800248c <_DIV268N_MoveRL+0x1f0>)
 8002406:	4613      	mov	r3, r2
 8002408:	00db      	lsls	r3, r3, #3
 800240a:	1a9b      	subs	r3, r3, r2
 800240c:	009b      	lsls	r3, r3, #2
 800240e:	440b      	add	r3, r1
 8002410:	3318      	adds	r3, #24
 8002412:	781b      	ldrb	r3, [r3, #0]
 8002414:	2b01      	cmp	r3, #1
 8002416:	d10e      	bne.n	8002436 <_DIV268N_MoveRL+0x19a>
					_stepsCount[i] = _stepsCount[i] - (_stepsInputConv[i]); //standard, * because of direction of motor
 8002418:	7c7b      	ldrb	r3, [r7, #17]
 800241a:	7c7a      	ldrb	r2, [r7, #17]
 800241c:	491e      	ldr	r1, [pc, #120]	; (8002498 <_DIV268N_MoveRL+0x1fc>)
 800241e:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8002422:	7c7a      	ldrb	r2, [r7, #17]
 8002424:	0092      	lsls	r2, r2, #2
 8002426:	6878      	ldr	r0, [r7, #4]
 8002428:	4402      	add	r2, r0
 800242a:	6812      	ldr	r2, [r2, #0]
 800242c:	1a8a      	subs	r2, r1, r2
 800242e:	491a      	ldr	r1, [pc, #104]	; (8002498 <_DIV268N_MoveRL+0x1fc>)
 8002430:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8002434:	e00d      	b.n	8002452 <_DIV268N_MoveRL+0x1b6>
				else
					_stepsCount[i] = _stepsCount[i] + (_stepsInputConv[i]); //if inverted
 8002436:	7c7b      	ldrb	r3, [r7, #17]
 8002438:	7c7a      	ldrb	r2, [r7, #17]
 800243a:	4917      	ldr	r1, [pc, #92]	; (8002498 <_DIV268N_MoveRL+0x1fc>)
 800243c:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8002440:	7c7a      	ldrb	r2, [r7, #17]
 8002442:	0092      	lsls	r2, r2, #2
 8002444:	6878      	ldr	r0, [r7, #4]
 8002446:	4402      	add	r2, r0
 8002448:	6812      	ldr	r2, [r2, #0]
 800244a:	440a      	add	r2, r1
 800244c:	4912      	ldr	r1, [pc, #72]	; (8002498 <_DIV268N_MoveRL+0x1fc>)
 800244e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				_stepsInputConv[i] = 0; //Movement massive =0; no need to move engines again
 8002452:	7c7b      	ldrb	r3, [r7, #17]
 8002454:	009b      	lsls	r3, r3, #2
 8002456:	687a      	ldr	r2, [r7, #4]
 8002458:	4413      	add	r3, r2
 800245a:	2200      	movs	r2, #0
 800245c:	601a      	str	r2, [r3, #0]
				s = 0;
 800245e:	2300      	movs	r3, #0
 8002460:	617b      	str	r3, [r7, #20]
			for (uint8_t i = 0; i < _numberOfDrivers; i++)
 8002462:	7c7b      	ldrb	r3, [r7, #17]
 8002464:	3301      	adds	r3, #1
 8002466:	747b      	strb	r3, [r7, #17]
 8002468:	4b0a      	ldr	r3, [pc, #40]	; (8002494 <_DIV268N_MoveRL+0x1f8>)
 800246a:	781b      	ldrb	r3, [r3, #0]
 800246c:	7c7a      	ldrb	r2, [r7, #17]
 800246e:	429a      	cmp	r2, r3
 8002470:	d3c7      	bcc.n	8002402 <_DIV268N_MoveRL+0x166>
	while (s > 0)
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	2b00      	cmp	r3, #0
 8002476:	f47f af38 	bne.w	80022ea <_DIV268N_MoveRL+0x4e>
			}
		}
	}
}
 800247a:	bf00      	nop
 800247c:	3718      	adds	r7, #24
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}
 8002482:	bf00      	nop
 8002484:	2000038c 	.word	0x2000038c
 8002488:	200002dc 	.word	0x200002dc
 800248c:	20000454 	.word	0x20000454
 8002490:	200002e8 	.word	0x200002e8
 8002494:	20000024 	.word	0x20000024
 8002498:	20000430 	.word	0x20000430

0800249c <DIV268N_Init>:

void DIV268N_Init(void)
{
 800249c:	b480      	push	{r7}
 800249e:	b083      	sub	sp, #12
 80024a0:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < 9; i++)
 80024a2:	2300      	movs	r3, #0
 80024a4:	71fb      	strb	r3, [r7, #7]
 80024a6:	e034      	b.n	8002512 <DIV268N_Init+0x76>
	{
		_motors[i].microStep = 16;
 80024a8:	79fa      	ldrb	r2, [r7, #7]
 80024aa:	4998      	ldr	r1, [pc, #608]	; (800270c <DIV268N_Init+0x270>)
 80024ac:	4613      	mov	r3, r2
 80024ae:	00db      	lsls	r3, r3, #3
 80024b0:	1a9b      	subs	r3, r3, r2
 80024b2:	009b      	lsls	r3, r3, #2
 80024b4:	440b      	add	r3, r1
 80024b6:	3316      	adds	r3, #22
 80024b8:	2210      	movs	r2, #16
 80024ba:	701a      	strb	r2, [r3, #0]
		_pulse[i] = 2000 * 8;//937 * 8;
 80024bc:	79fb      	ldrb	r3, [r7, #7]
 80024be:	4a94      	ldr	r2, [pc, #592]	; (8002710 <DIV268N_Init+0x274>)
 80024c0:	f44f 517a 	mov.w	r1, #16000	; 0x3e80
 80024c4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		_state[i] = 0;
 80024c8:	79fb      	ldrb	r3, [r7, #7]
 80024ca:	4a92      	ldr	r2, [pc, #584]	; (8002714 <DIV268N_Init+0x278>)
 80024cc:	2100      	movs	r1, #0
 80024ce:	54d1      	strb	r1, [r2, r3]
		_motors[i].dir = 0;
 80024d0:	79fa      	ldrb	r2, [r7, #7]
 80024d2:	498e      	ldr	r1, [pc, #568]	; (800270c <DIV268N_Init+0x270>)
 80024d4:	4613      	mov	r3, r2
 80024d6:	00db      	lsls	r3, r3, #3
 80024d8:	1a9b      	subs	r3, r3, r2
 80024da:	009b      	lsls	r3, r3, #2
 80024dc:	440b      	add	r3, r1
 80024de:	3317      	adds	r3, #23
 80024e0:	2200      	movs	r2, #0
 80024e2:	701a      	strb	r2, [r3, #0]
		_motors[i].currDir = 0;
 80024e4:	79fa      	ldrb	r2, [r7, #7]
 80024e6:	4989      	ldr	r1, [pc, #548]	; (800270c <DIV268N_Init+0x270>)
 80024e8:	4613      	mov	r3, r2
 80024ea:	00db      	lsls	r3, r3, #3
 80024ec:	1a9b      	subs	r3, r3, r2
 80024ee:	009b      	lsls	r3, r3, #2
 80024f0:	440b      	add	r3, r1
 80024f2:	3318      	adds	r3, #24
 80024f4:	2200      	movs	r2, #0
 80024f6:	701a      	strb	r2, [r3, #0]
		_time[i] = 0;
 80024f8:	79fb      	ldrb	r3, [r7, #7]
 80024fa:	4a87      	ldr	r2, [pc, #540]	; (8002718 <DIV268N_Init+0x27c>)
 80024fc:	2100      	movs	r1, #0
 80024fe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		_stepsCount[i] = 0;
 8002502:	79fb      	ldrb	r3, [r7, #7]
 8002504:	4a85      	ldr	r2, [pc, #532]	; (800271c <DIV268N_Init+0x280>)
 8002506:	2100      	movs	r1, #0
 8002508:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (uint8_t i = 0; i < 9; i++)
 800250c:	79fb      	ldrb	r3, [r7, #7]
 800250e:	3301      	adds	r3, #1
 8002510:	71fb      	strb	r3, [r7, #7]
 8002512:	79fb      	ldrb	r3, [r7, #7]
 8002514:	2b08      	cmp	r3, #8
 8002516:	d9c7      	bls.n	80024a8 <DIV268N_Init+0xc>
	}
	_motors[2].dir = 1;
 8002518:	4b7c      	ldr	r3, [pc, #496]	; (800270c <DIV268N_Init+0x270>)
 800251a:	2201      	movs	r2, #1
 800251c:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
	_motors[3].dir = 1;
 8002520:	4b7a      	ldr	r3, [pc, #488]	; (800270c <DIV268N_Init+0x270>)
 8002522:	2201      	movs	r2, #1
 8002524:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
	_motors[4].dir = 1;
 8002528:	4b78      	ldr	r3, [pc, #480]	; (800270c <DIV268N_Init+0x270>)
 800252a:	2201      	movs	r2, #1
 800252c:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
	_motors[5].dir = 1;
 8002530:	4b76      	ldr	r3, [pc, #472]	; (800270c <DIV268N_Init+0x270>)
 8002532:	2201      	movs	r2, #1
 8002534:	f883 20a3 	strb.w	r2, [r3, #163]	; 0xa3
	_motors[8].dir = 1;
 8002538:	4b74      	ldr	r3, [pc, #464]	; (800270c <DIV268N_Init+0x270>)
 800253a:	2201      	movs	r2, #1
 800253c:	f883 20f7 	strb.w	r2, [r3, #247]	; 0xf7
	//     
	_motors[0].GPIOx = MOTOR1_PUL_GPIO_Port;
 8002540:	4b72      	ldr	r3, [pc, #456]	; (800270c <DIV268N_Init+0x270>)
 8002542:	4a77      	ldr	r2, [pc, #476]	; (8002720 <DIV268N_Init+0x284>)
 8002544:	601a      	str	r2, [r3, #0]
	_motors[0].GPIO_Pin = MOTOR1_PUL_Pin;
 8002546:	4b71      	ldr	r3, [pc, #452]	; (800270c <DIV268N_Init+0x270>)
 8002548:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800254c:	809a      	strh	r2, [r3, #4]
	_motors[1].GPIOx = MOTOR2_PUL_GPIO_Port;
 800254e:	4b6f      	ldr	r3, [pc, #444]	; (800270c <DIV268N_Init+0x270>)
 8002550:	4a73      	ldr	r2, [pc, #460]	; (8002720 <DIV268N_Init+0x284>)
 8002552:	61da      	str	r2, [r3, #28]
	_motors[1].GPIO_Pin = MOTOR2_PUL_Pin;
 8002554:	4b6d      	ldr	r3, [pc, #436]	; (800270c <DIV268N_Init+0x270>)
 8002556:	f44f 7200 	mov.w	r2, #512	; 0x200
 800255a:	841a      	strh	r2, [r3, #32]
	_motors[2].GPIOx = MOTOR3_PUL_GPIO_Port;
 800255c:	4b6b      	ldr	r3, [pc, #428]	; (800270c <DIV268N_Init+0x270>)
 800255e:	4a70      	ldr	r2, [pc, #448]	; (8002720 <DIV268N_Init+0x284>)
 8002560:	639a      	str	r2, [r3, #56]	; 0x38
	_motors[2].GPIO_Pin = MOTOR3_PUL_Pin;
 8002562:	4b6a      	ldr	r3, [pc, #424]	; (800270c <DIV268N_Init+0x270>)
 8002564:	2210      	movs	r2, #16
 8002566:	879a      	strh	r2, [r3, #60]	; 0x3c
	_motors[3].GPIOx = MOTOR4_PUL_GPIO_Port;
 8002568:	4b68      	ldr	r3, [pc, #416]	; (800270c <DIV268N_Init+0x270>)
 800256a:	4a6d      	ldr	r2, [pc, #436]	; (8002720 <DIV268N_Init+0x284>)
 800256c:	655a      	str	r2, [r3, #84]	; 0x54
	_motors[3].GPIO_Pin = MOTOR4_PUL_Pin;
 800256e:	4b67      	ldr	r3, [pc, #412]	; (800270c <DIV268N_Init+0x270>)
 8002570:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002574:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
	_motors[4].GPIOx = MOTOR5_PUL_GPIO_Port;
 8002578:	4b64      	ldr	r3, [pc, #400]	; (800270c <DIV268N_Init+0x270>)
 800257a:	4a69      	ldr	r2, [pc, #420]	; (8002720 <DIV268N_Init+0x284>)
 800257c:	671a      	str	r2, [r3, #112]	; 0x70
	_motors[4].GPIO_Pin = MOTOR5_PUL_Pin;
 800257e:	4b63      	ldr	r3, [pc, #396]	; (800270c <DIV268N_Init+0x270>)
 8002580:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002584:	f8a3 2074 	strh.w	r2, [r3, #116]	; 0x74
	_motors[5].GPIOx = MOTOR6_PUL_GPIO_Port;
 8002588:	4b60      	ldr	r3, [pc, #384]	; (800270c <DIV268N_Init+0x270>)
 800258a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800258e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	_motors[5].GPIO_Pin = MOTOR6_PUL_Pin;
 8002592:	4b5e      	ldr	r3, [pc, #376]	; (800270c <DIV268N_Init+0x270>)
 8002594:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002598:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
	_motors[6].GPIOx = MOTOR7_PUL_GPIO_Port;
 800259c:	4b5b      	ldr	r3, [pc, #364]	; (800270c <DIV268N_Init+0x270>)
 800259e:	4a61      	ldr	r2, [pc, #388]	; (8002724 <DIV268N_Init+0x288>)
 80025a0:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	_motors[6].GPIO_Pin = MOTOR7_PUL_Pin;
 80025a4:	4b59      	ldr	r3, [pc, #356]	; (800270c <DIV268N_Init+0x270>)
 80025a6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80025aa:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
	_motors[7].GPIOx = MOTOR8_PUL_GPIO_Port;
 80025ae:	4b57      	ldr	r3, [pc, #348]	; (800270c <DIV268N_Init+0x270>)
 80025b0:	4a5c      	ldr	r2, [pc, #368]	; (8002724 <DIV268N_Init+0x288>)
 80025b2:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
	_motors[7].GPIO_Pin = MOTOR8_PUL_Pin;
 80025b6:	4b55      	ldr	r3, [pc, #340]	; (800270c <DIV268N_Init+0x270>)
 80025b8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80025bc:	f8a3 20c8 	strh.w	r2, [r3, #200]	; 0xc8
	_motors[8].GPIOx = MOTOR9_PUL_GPIO_Port;
 80025c0:	4b52      	ldr	r3, [pc, #328]	; (800270c <DIV268N_Init+0x270>)
 80025c2:	4a59      	ldr	r2, [pc, #356]	; (8002728 <DIV268N_Init+0x28c>)
 80025c4:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
	_motors[8].GPIO_Pin = MOTOR9_PUL_Pin;
 80025c8:	4b50      	ldr	r3, [pc, #320]	; (800270c <DIV268N_Init+0x270>)
 80025ca:	2202      	movs	r2, #2
 80025cc:	f8a3 20e4 	strh.w	r2, [r3, #228]	; 0xe4
	_motors[0].GPIOxDir = MOTOR1_DIR_GPIO_Port;
 80025d0:	4b4e      	ldr	r3, [pc, #312]	; (800270c <DIV268N_Init+0x270>)
 80025d2:	4a54      	ldr	r2, [pc, #336]	; (8002724 <DIV268N_Init+0x288>)
 80025d4:	609a      	str	r2, [r3, #8]
	_motors[0].GPIOxEnb = MOTOR1_EN_GPIO_Port;
 80025d6:	4b4d      	ldr	r3, [pc, #308]	; (800270c <DIV268N_Init+0x270>)
 80025d8:	4a51      	ldr	r2, [pc, #324]	; (8002720 <DIV268N_Init+0x284>)
 80025da:	611a      	str	r2, [r3, #16]
	_motors[1].GPIOxDir = MOTOR2_DIR_GPIO_Port;
 80025dc:	4b4b      	ldr	r3, [pc, #300]	; (800270c <DIV268N_Init+0x270>)
 80025de:	4a53      	ldr	r2, [pc, #332]	; (800272c <DIV268N_Init+0x290>)
 80025e0:	625a      	str	r2, [r3, #36]	; 0x24
	_motors[1].GPIOxEnb = MOTOR2_EN_GPIO_Port;
 80025e2:	4b4a      	ldr	r3, [pc, #296]	; (800270c <DIV268N_Init+0x270>)
 80025e4:	4a4e      	ldr	r2, [pc, #312]	; (8002720 <DIV268N_Init+0x284>)
 80025e6:	62da      	str	r2, [r3, #44]	; 0x2c
	_motors[2].GPIOxDir = MOTOR3_DIR_GPIO_Port;
 80025e8:	4b48      	ldr	r3, [pc, #288]	; (800270c <DIV268N_Init+0x270>)
 80025ea:	4a4d      	ldr	r2, [pc, #308]	; (8002720 <DIV268N_Init+0x284>)
 80025ec:	641a      	str	r2, [r3, #64]	; 0x40
	_motors[2].GPIOxEnb = MOTOR3_EN_GPIO_Port;
 80025ee:	4b47      	ldr	r3, [pc, #284]	; (800270c <DIV268N_Init+0x270>)
 80025f0:	4a4b      	ldr	r2, [pc, #300]	; (8002720 <DIV268N_Init+0x284>)
 80025f2:	649a      	str	r2, [r3, #72]	; 0x48
	_motors[3].GPIOxDir = MOTOR4_DIR_GPIO_Port;
 80025f4:	4b45      	ldr	r3, [pc, #276]	; (800270c <DIV268N_Init+0x270>)
 80025f6:	4a4b      	ldr	r2, [pc, #300]	; (8002724 <DIV268N_Init+0x288>)
 80025f8:	65da      	str	r2, [r3, #92]	; 0x5c
	_motors[3].GPIOxEnb = MOTOR4_EN_GPIO_Port;
 80025fa:	4b44      	ldr	r3, [pc, #272]	; (800270c <DIV268N_Init+0x270>)
 80025fc:	4a48      	ldr	r2, [pc, #288]	; (8002720 <DIV268N_Init+0x284>)
 80025fe:	665a      	str	r2, [r3, #100]	; 0x64
	_motors[4].GPIOxDir = MOTOR5_DIR_GPIO_Port;
 8002600:	4b42      	ldr	r3, [pc, #264]	; (800270c <DIV268N_Init+0x270>)
 8002602:	4a47      	ldr	r2, [pc, #284]	; (8002720 <DIV268N_Init+0x284>)
 8002604:	679a      	str	r2, [r3, #120]	; 0x78
	_motors[4].GPIOxEnb = MOTOR5_EN_GPIO_Port;
 8002606:	4b41      	ldr	r3, [pc, #260]	; (800270c <DIV268N_Init+0x270>)
 8002608:	4a48      	ldr	r2, [pc, #288]	; (800272c <DIV268N_Init+0x290>)
 800260a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	_motors[5].GPIOxDir = MOTOR6_DIR_GPIO_Port;
 800260e:	4b3f      	ldr	r3, [pc, #252]	; (800270c <DIV268N_Init+0x270>)
 8002610:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002614:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	_motors[5].GPIOxEnb = MOTOR6_EN_GPIO_Port;
 8002618:	4b3c      	ldr	r3, [pc, #240]	; (800270c <DIV268N_Init+0x270>)
 800261a:	4a42      	ldr	r2, [pc, #264]	; (8002724 <DIV268N_Init+0x288>)
 800261c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	_motors[6].GPIOxDir = MOTOR7_DIR_GPIO_Port;
 8002620:	4b3a      	ldr	r3, [pc, #232]	; (800270c <DIV268N_Init+0x270>)
 8002622:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002626:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	_motors[6].GPIOxEnb = MOTOR7_EN_GPIO_Port;
 800262a:	4b38      	ldr	r3, [pc, #224]	; (800270c <DIV268N_Init+0x270>)
 800262c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002630:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
	_motors[7].GPIOxDir = MOTOR8_DIR_GPIO_Port;
 8002634:	4b35      	ldr	r3, [pc, #212]	; (800270c <DIV268N_Init+0x270>)
 8002636:	4a3a      	ldr	r2, [pc, #232]	; (8002720 <DIV268N_Init+0x284>)
 8002638:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	_motors[7].GPIOxEnb = MOTOR8_EN_GPIO_Port;
 800263c:	4b33      	ldr	r3, [pc, #204]	; (800270c <DIV268N_Init+0x270>)
 800263e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002642:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	_motors[8].GPIOxDir = MOTOR9_DIR_GPIO_Port;
 8002646:	4b31      	ldr	r3, [pc, #196]	; (800270c <DIV268N_Init+0x270>)
 8002648:	4a36      	ldr	r2, [pc, #216]	; (8002724 <DIV268N_Init+0x288>)
 800264a:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
	_motors[8].GPIOxEnb = MOTOR9_EN_GPIO_Port;
 800264e:	4b2f      	ldr	r3, [pc, #188]	; (800270c <DIV268N_Init+0x270>)
 8002650:	4a35      	ldr	r2, [pc, #212]	; (8002728 <DIV268N_Init+0x28c>)
 8002652:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
	_motors[0].GPIO_Pin_Dir = MOTOR1_DIR_Pin;
 8002656:	4b2d      	ldr	r3, [pc, #180]	; (800270c <DIV268N_Init+0x270>)
 8002658:	2240      	movs	r2, #64	; 0x40
 800265a:	819a      	strh	r2, [r3, #12]
	_motors[0].GPIO_Pin_Enb = MOTOR1_EN_Pin;
 800265c:	4b2b      	ldr	r3, [pc, #172]	; (800270c <DIV268N_Init+0x270>)
 800265e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002662:	829a      	strh	r2, [r3, #20]
	_motors[1].GPIO_Pin_Dir = MOTOR2_DIR_Pin;
 8002664:	4b29      	ldr	r3, [pc, #164]	; (800270c <DIV268N_Init+0x270>)
 8002666:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800266a:	851a      	strh	r2, [r3, #40]	; 0x28
	_motors[1].GPIO_Pin_Enb = MOTOR2_EN_Pin;
 800266c:	4b27      	ldr	r3, [pc, #156]	; (800270c <DIV268N_Init+0x270>)
 800266e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002672:	861a      	strh	r2, [r3, #48]	; 0x30
	_motors[2].GPIO_Pin_Dir = MOTOR3_DIR_Pin;
 8002674:	4b25      	ldr	r3, [pc, #148]	; (800270c <DIV268N_Init+0x270>)
 8002676:	2204      	movs	r2, #4
 8002678:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
	_motors[2].GPIO_Pin_Enb = MOTOR3_EN_Pin;
 800267c:	4b23      	ldr	r3, [pc, #140]	; (800270c <DIV268N_Init+0x270>)
 800267e:	2240      	movs	r2, #64	; 0x40
 8002680:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
	_motors[3].GPIO_Pin_Dir = MOTOR4_DIR_Pin;
 8002684:	4b21      	ldr	r3, [pc, #132]	; (800270c <DIV268N_Init+0x270>)
 8002686:	2280      	movs	r2, #128	; 0x80
 8002688:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
	_motors[3].GPIO_Pin_Enb = MOTOR4_EN_Pin;
 800268c:	4b1f      	ldr	r3, [pc, #124]	; (800270c <DIV268N_Init+0x270>)
 800268e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002692:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
	_motors[4].GPIO_Pin_Dir = MOTOR5_DIR_Pin;
 8002696:	4b1d      	ldr	r3, [pc, #116]	; (800270c <DIV268N_Init+0x270>)
 8002698:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800269c:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
	_motors[4].GPIO_Pin_Enb = MOTOR5_EN_Pin;
 80026a0:	4b1a      	ldr	r3, [pc, #104]	; (800270c <DIV268N_Init+0x270>)
 80026a2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80026a6:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
	_motors[5].GPIO_Pin_Dir = MOTOR6_DIR_Pin;
 80026aa:	4b18      	ldr	r3, [pc, #96]	; (800270c <DIV268N_Init+0x270>)
 80026ac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80026b0:	f8a3 2098 	strh.w	r2, [r3, #152]	; 0x98
	_motors[5].GPIO_Pin_Enb = MOTOR6_EN_Pin;
 80026b4:	4b15      	ldr	r3, [pc, #84]	; (800270c <DIV268N_Init+0x270>)
 80026b6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80026ba:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
	_motors[6].GPIO_Pin_Dir = MOTOR7_DIR_Pin;
 80026be:	4b13      	ldr	r3, [pc, #76]	; (800270c <DIV268N_Init+0x270>)
 80026c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80026c4:	f8a3 20b4 	strh.w	r2, [r3, #180]	; 0xb4
	_motors[6].GPIO_Pin_Enb = MOTOR7_EN_Pin;
 80026c8:	4b10      	ldr	r3, [pc, #64]	; (800270c <DIV268N_Init+0x270>)
 80026ca:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80026ce:	f8a3 20bc 	strh.w	r2, [r3, #188]	; 0xbc
	_motors[7].GPIO_Pin_Dir = MOTOR8_DIR_Pin;
 80026d2:	4b0e      	ldr	r3, [pc, #56]	; (800270c <DIV268N_Init+0x270>)
 80026d4:	2201      	movs	r2, #1
 80026d6:	f8a3 20d0 	strh.w	r2, [r3, #208]	; 0xd0
	_motors[7].GPIO_Pin_Enb = MOTOR8_EN_Pin;
 80026da:	4b0c      	ldr	r3, [pc, #48]	; (800270c <DIV268N_Init+0x270>)
 80026dc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80026e0:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
	_motors[8].GPIO_Pin_Dir = MOTOR9_DIR_Pin;
 80026e4:	4b09      	ldr	r3, [pc, #36]	; (800270c <DIV268N_Init+0x270>)
 80026e6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80026ea:	f8a3 20ec 	strh.w	r2, [r3, #236]	; 0xec
	_motors[8].GPIO_Pin_Enb = MOTOR9_EN_Pin;
 80026ee:	4b07      	ldr	r3, [pc, #28]	; (800270c <DIV268N_Init+0x270>)
 80026f0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80026f4:	f8a3 20f4 	strh.w	r2, [r3, #244]	; 0xf4
	_pulse[8] = 134 * 8;
 80026f8:	4b05      	ldr	r3, [pc, #20]	; (8002710 <DIV268N_Init+0x274>)
 80026fa:	f44f 6286 	mov.w	r2, #1072	; 0x430
 80026fe:	621a      	str	r2, [r3, #32]
}
 8002700:	bf00      	nop
 8002702:	370c      	adds	r7, #12
 8002704:	46bd      	mov	sp, r7
 8002706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270a:	4770      	bx	lr
 800270c:	20000454 	.word	0x20000454
 8002710:	200002e8 	.word	0x200002e8
 8002714:	200002dc 	.word	0x200002dc
 8002718:	2000038c 	.word	0x2000038c
 800271c:	20000430 	.word	0x20000430
 8002720:	48000c00 	.word	0x48000c00
 8002724:	48000800 	.word	0x48000800
 8002728:	48001400 	.word	0x48001400
 800272c:	48000400 	.word	0x48000400

08002730 <DIV268N_Move>:

void DIV268N_Move(int32_t *_stepsInput)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b082      	sub	sp, #8
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
	_DIV268N_PrepareMove(_stepsInput);
 8002738:	6878      	ldr	r0, [r7, #4]
 800273a:	f7ff fd21 	bl	8002180 <_DIV268N_PrepareMove>
	_DIV268N_MoveRL(_stepsInput);
 800273e:	6878      	ldr	r0, [r7, #4]
 8002740:	f7ff fdac 	bl	800229c <_DIV268N_MoveRL>
}
 8002744:	bf00      	nop
 8002746:	3708      	adds	r7, #8
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}

0800274c <DIV268N_ShowSteps>:

int32_t DIV268N_ShowSteps(uint8_t i)
{ //show steps of current motor from internal counter
 800274c:	b480      	push	{r7}
 800274e:	b083      	sub	sp, #12
 8002750:	af00      	add	r7, sp, #0
 8002752:	4603      	mov	r3, r0
 8002754:	71fb      	strb	r3, [r7, #7]
	return (_stepsCount[i]);
 8002756:	79fb      	ldrb	r3, [r7, #7]
 8002758:	4a04      	ldr	r2, [pc, #16]	; (800276c <DIV268N_ShowSteps+0x20>)
 800275a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 800275e:	4618      	mov	r0, r3
 8002760:	370c      	adds	r7, #12
 8002762:	46bd      	mov	sp, r7
 8002764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002768:	4770      	bx	lr
 800276a:	bf00      	nop
 800276c:	20000430 	.word	0x20000430

08002770 <DIV268N_WriteSteps>:

void DIV268N_WriteSteps(uint8_t i, int32_t value)
{ //show steps of current motor from internal counter
 8002770:	b480      	push	{r7}
 8002772:	b083      	sub	sp, #12
 8002774:	af00      	add	r7, sp, #0
 8002776:	4603      	mov	r3, r0
 8002778:	6039      	str	r1, [r7, #0]
 800277a:	71fb      	strb	r3, [r7, #7]
	_stepsCount[i] = value;
 800277c:	79fb      	ldrb	r3, [r7, #7]
 800277e:	4905      	ldr	r1, [pc, #20]	; (8002794 <DIV268N_WriteSteps+0x24>)
 8002780:	683a      	ldr	r2, [r7, #0]
 8002782:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002786:	bf00      	nop
 8002788:	370c      	adds	r7, #12
 800278a:	46bd      	mov	sp, r7
 800278c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002790:	4770      	bx	lr
 8002792:	bf00      	nop
 8002794:	20000430 	.word	0x20000430

08002798 <DIV268N_WriteSpeed>:

void DIV268N_WriteSpeed(uint8_t i, float value)
{
 8002798:	b590      	push	{r4, r7, lr}
 800279a:	b083      	sub	sp, #12
 800279c:	af00      	add	r7, sp, #0
 800279e:	4603      	mov	r3, r0
 80027a0:	ed87 0a00 	vstr	s0, [r7]
 80027a4:	71fb      	strb	r3, [r7, #7]
	_pulse[i]=round(150000.0 / (_motors[i].microStep * value)*8);
 80027a6:	79fc      	ldrb	r4, [r7, #7]
 80027a8:	79fa      	ldrb	r2, [r7, #7]
 80027aa:	4921      	ldr	r1, [pc, #132]	; (8002830 <DIV268N_WriteSpeed+0x98>)
 80027ac:	4613      	mov	r3, r2
 80027ae:	00db      	lsls	r3, r3, #3
 80027b0:	1a9b      	subs	r3, r3, r2
 80027b2:	009b      	lsls	r3, r3, #2
 80027b4:	440b      	add	r3, r1
 80027b6:	3316      	adds	r3, #22
 80027b8:	781b      	ldrb	r3, [r3, #0]
 80027ba:	ee07 3a90 	vmov	s15, r3
 80027be:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80027c2:	edd7 7a00 	vldr	s15, [r7]
 80027c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027ca:	ee17 0a90 	vmov	r0, s15
 80027ce:	f7fd febb 	bl	8000548 <__aeabi_f2d>
 80027d2:	4602      	mov	r2, r0
 80027d4:	460b      	mov	r3, r1
 80027d6:	a114      	add	r1, pc, #80	; (adr r1, 8002828 <DIV268N_WriteSpeed+0x90>)
 80027d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80027dc:	f7fe f832 	bl	8000844 <__aeabi_ddiv>
 80027e0:	4602      	mov	r2, r0
 80027e2:	460b      	mov	r3, r1
 80027e4:	4610      	mov	r0, r2
 80027e6:	4619      	mov	r1, r3
 80027e8:	f04f 0200 	mov.w	r2, #0
 80027ec:	4b11      	ldr	r3, [pc, #68]	; (8002834 <DIV268N_WriteSpeed+0x9c>)
 80027ee:	f7fd feff 	bl	80005f0 <__aeabi_dmul>
 80027f2:	4602      	mov	r2, r0
 80027f4:	460b      	mov	r3, r1
 80027f6:	ec43 2b17 	vmov	d7, r2, r3
 80027fa:	eeb0 0a47 	vmov.f32	s0, s14
 80027fe:	eef0 0a67 	vmov.f32	s1, s15
 8002802:	f008 fc5b 	bl	800b0bc <round>
 8002806:	ec53 2b10 	vmov	r2, r3, d0
 800280a:	4610      	mov	r0, r2
 800280c:	4619      	mov	r1, r3
 800280e:	f7fe f9b1 	bl	8000b74 <__aeabi_d2uiz>
 8002812:	4602      	mov	r2, r0
 8002814:	4b08      	ldr	r3, [pc, #32]	; (8002838 <DIV268N_WriteSpeed+0xa0>)
 8002816:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
}
 800281a:	bf00      	nop
 800281c:	370c      	adds	r7, #12
 800281e:	46bd      	mov	sp, r7
 8002820:	bd90      	pop	{r4, r7, pc}
 8002822:	bf00      	nop
 8002824:	f3af 8000 	nop.w
 8002828:	00000000 	.word	0x00000000
 800282c:	41024f80 	.word	0x41024f80
 8002830:	20000454 	.word	0x20000454
 8002834:	40200000 	.word	0x40200000
 8002838:	200002e8 	.word	0x200002e8

0800283c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b082      	sub	sp, #8
 8002840:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002842:	4a2e      	ldr	r2, [pc, #184]	; (80028fc <MX_DMA_Init+0xc0>)
 8002844:	4b2d      	ldr	r3, [pc, #180]	; (80028fc <MX_DMA_Init+0xc0>)
 8002846:	695b      	ldr	r3, [r3, #20]
 8002848:	f043 0301 	orr.w	r3, r3, #1
 800284c:	6153      	str	r3, [r2, #20]
 800284e:	4b2b      	ldr	r3, [pc, #172]	; (80028fc <MX_DMA_Init+0xc0>)
 8002850:	695b      	ldr	r3, [r3, #20]
 8002852:	f003 0301 	and.w	r3, r3, #1
 8002856:	607b      	str	r3, [r7, #4]
 8002858:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800285a:	4a28      	ldr	r2, [pc, #160]	; (80028fc <MX_DMA_Init+0xc0>)
 800285c:	4b27      	ldr	r3, [pc, #156]	; (80028fc <MX_DMA_Init+0xc0>)
 800285e:	695b      	ldr	r3, [r3, #20]
 8002860:	f043 0302 	orr.w	r3, r3, #2
 8002864:	6153      	str	r3, [r2, #20]
 8002866:	4b25      	ldr	r3, [pc, #148]	; (80028fc <MX_DMA_Init+0xc0>)
 8002868:	695b      	ldr	r3, [r3, #20]
 800286a:	f003 0302 	and.w	r3, r3, #2
 800286e:	603b      	str	r3, [r7, #0]
 8002870:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8002872:	2200      	movs	r2, #0
 8002874:	2100      	movs	r1, #0
 8002876:	200c      	movs	r0, #12
 8002878:	f001 fbc7 	bl	800400a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800287c:	200c      	movs	r0, #12
 800287e:	f001 fbe0 	bl	8004042 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8002882:	2200      	movs	r2, #0
 8002884:	2100      	movs	r1, #0
 8002886:	200d      	movs	r0, #13
 8002888:	f001 fbbf 	bl	800400a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800288c:	200d      	movs	r0, #13
 800288e:	f001 fbd8 	bl	8004042 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8002892:	2200      	movs	r2, #0
 8002894:	2100      	movs	r1, #0
 8002896:	200e      	movs	r0, #14
 8002898:	f001 fbb7 	bl	800400a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800289c:	200e      	movs	r0, #14
 800289e:	f001 fbd0 	bl	8004042 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80028a2:	2200      	movs	r2, #0
 80028a4:	2100      	movs	r1, #0
 80028a6:	200f      	movs	r0, #15
 80028a8:	f001 fbaf 	bl	800400a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80028ac:	200f      	movs	r0, #15
 80028ae:	f001 fbc8 	bl	8004042 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 80028b2:	2200      	movs	r2, #0
 80028b4:	2100      	movs	r1, #0
 80028b6:	2010      	movs	r0, #16
 80028b8:	f001 fba7 	bl	800400a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80028bc:	2010      	movs	r0, #16
 80028be:	f001 fbc0 	bl	8004042 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 80028c2:	2200      	movs	r2, #0
 80028c4:	2100      	movs	r1, #0
 80028c6:	2011      	movs	r0, #17
 80028c8:	f001 fb9f 	bl	800400a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80028cc:	2011      	movs	r0, #17
 80028ce:	f001 fbb8 	bl	8004042 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 0, 0);
 80028d2:	2200      	movs	r2, #0
 80028d4:	2100      	movs	r1, #0
 80028d6:	203a      	movs	r0, #58	; 0x3a
 80028d8:	f001 fb97 	bl	800400a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 80028dc:	203a      	movs	r0, #58	; 0x3a
 80028de:	f001 fbb0 	bl	8004042 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 0, 0);
 80028e2:	2200      	movs	r2, #0
 80028e4:	2100      	movs	r1, #0
 80028e6:	203c      	movs	r0, #60	; 0x3c
 80028e8:	f001 fb8f 	bl	800400a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 80028ec:	203c      	movs	r0, #60	; 0x3c
 80028ee:	f001 fba8 	bl	8004042 <HAL_NVIC_EnableIRQ>

}
 80028f2:	bf00      	nop
 80028f4:	3708      	adds	r7, #8
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}
 80028fa:	bf00      	nop
 80028fc:	40021000 	.word	0x40021000

08002900 <EEPROM_WriteSteps>:
#include "eeprom.h"
#include "stm32f3xx.h"
#include "i2c.h"

void EEPROM_WriteSteps(int32_t inputMas[])
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b08a      	sub	sp, #40	; 0x28
 8002904:	af04      	add	r7, sp, #16
 8002906:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef status;
	uint16_t devAddr = (0x50 << 1);
 8002908:	23a0      	movs	r3, #160	; 0xa0
 800290a:	82bb      	strh	r3, [r7, #20]
	uint16_t memAddr = 0x0;
 800290c:	2300      	movs	r3, #0
 800290e:	827b      	strh	r3, [r7, #18]
	uint8_t raw[4];
	for (uint8_t i = 0; i < 9; i++)
 8002910:	2300      	movs	r3, #0
 8002912:	75fb      	strb	r3, [r7, #23]
 8002914:	e02a      	b.n	800296c <EEPROM_WriteSteps+0x6c>
	{
		memAddr = 0x0 + i * 4;
 8002916:	7dfb      	ldrb	r3, [r7, #23]
 8002918:	b29b      	uxth	r3, r3
 800291a:	009b      	lsls	r3, r3, #2
 800291c:	827b      	strh	r3, [r7, #18]
		*(int32_t*) raw = inputMas[i];
 800291e:	f107 030c 	add.w	r3, r7, #12
 8002922:	7dfa      	ldrb	r2, [r7, #23]
 8002924:	0092      	lsls	r2, r2, #2
 8002926:	6879      	ldr	r1, [r7, #4]
 8002928:	440a      	add	r2, r1
 800292a:	6812      	ldr	r2, [r2, #0]
 800292c:	601a      	str	r2, [r3, #0]
		HAL_I2C_Mem_Write(&hi2c1, devAddr, memAddr, I2C_MEMADD_SIZE_8BIT,
 800292e:	8a7a      	ldrh	r2, [r7, #18]
 8002930:	8ab9      	ldrh	r1, [r7, #20]
 8002932:	f04f 33ff 	mov.w	r3, #4294967295
 8002936:	9302      	str	r3, [sp, #8]
 8002938:	2304      	movs	r3, #4
 800293a:	9301      	str	r3, [sp, #4]
 800293c:	f107 030c 	add.w	r3, r7, #12
 8002940:	9300      	str	r3, [sp, #0]
 8002942:	2301      	movs	r3, #1
 8002944:	480d      	ldr	r0, [pc, #52]	; (800297c <EEPROM_WriteSteps+0x7c>)
 8002946:	f001 ffc1 	bl	80048cc <HAL_I2C_Mem_Write>
				(uint8_t*) raw, sizeof(uint32_t), HAL_MAX_DELAY);
		for (;;)
		{ // wait...
			status = HAL_I2C_IsDeviceReady(&hi2c1, devAddr, 1,
 800294a:	8ab9      	ldrh	r1, [r7, #20]
 800294c:	f04f 33ff 	mov.w	r3, #4294967295
 8002950:	2201      	movs	r2, #1
 8002952:	480a      	ldr	r0, [pc, #40]	; (800297c <EEPROM_WriteSteps+0x7c>)
 8002954:	f002 f9e8 	bl	8004d28 <HAL_I2C_IsDeviceReady>
 8002958:	4603      	mov	r3, r0
 800295a:	747b      	strb	r3, [r7, #17]
			HAL_MAX_DELAY);
			if (status == HAL_OK)
 800295c:	7c7b      	ldrb	r3, [r7, #17]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d000      	beq.n	8002964 <EEPROM_WriteSteps+0x64>
			status = HAL_I2C_IsDeviceReady(&hi2c1, devAddr, 1,
 8002962:	e7f2      	b.n	800294a <EEPROM_WriteSteps+0x4a>
				break;
 8002964:	bf00      	nop
	for (uint8_t i = 0; i < 9; i++)
 8002966:	7dfb      	ldrb	r3, [r7, #23]
 8002968:	3301      	adds	r3, #1
 800296a:	75fb      	strb	r3, [r7, #23]
 800296c:	7dfb      	ldrb	r3, [r7, #23]
 800296e:	2b08      	cmp	r3, #8
 8002970:	d9d1      	bls.n	8002916 <EEPROM_WriteSteps+0x16>
		}
	}
}
 8002972:	bf00      	nop
 8002974:	3718      	adds	r7, #24
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}
 800297a:	bf00      	nop
 800297c:	20000594 	.word	0x20000594

08002980 <EEPROM_ReadSteps>:

void EEPROM_ReadSteps(int32_t tempMas[])
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b08a      	sub	sp, #40	; 0x28
 8002984:	af04      	add	r7, sp, #16
 8002986:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef status;
	uint8_t rmsg[4];
	for (uint8_t i = 0; i < 9; i++)
 8002988:	2300      	movs	r3, #0
 800298a:	75fb      	strb	r3, [r7, #23]
 800298c:	e02f      	b.n	80029ee <EEPROM_ReadSteps+0x6e>
	{
		uint16_t devAddr = (0x50 << 1);
 800298e:	23a0      	movs	r3, #160	; 0xa0
 8002990:	82bb      	strh	r3, [r7, #20]
		uint16_t memAddr = 0x0 + i * 4;
 8002992:	7dfb      	ldrb	r3, [r7, #23]
 8002994:	b29b      	uxth	r3, r3
 8002996:	009b      	lsls	r3, r3, #2
 8002998:	827b      	strh	r3, [r7, #18]
		HAL_I2C_Mem_Read(&hi2c1, devAddr, memAddr, I2C_MEMADD_SIZE_8BIT,
 800299a:	8a7a      	ldrh	r2, [r7, #18]
 800299c:	8ab9      	ldrh	r1, [r7, #20]
 800299e:	f04f 33ff 	mov.w	r3, #4294967295
 80029a2:	9302      	str	r3, [sp, #8]
 80029a4:	2304      	movs	r3, #4
 80029a6:	9301      	str	r3, [sp, #4]
 80029a8:	f107 030c 	add.w	r3, r7, #12
 80029ac:	9300      	str	r3, [sp, #0]
 80029ae:	2301      	movs	r3, #1
 80029b0:	4812      	ldr	r0, [pc, #72]	; (80029fc <EEPROM_ReadSteps+0x7c>)
 80029b2:	f002 f89f 	bl	8004af4 <HAL_I2C_Mem_Read>
				(uint8_t*) rmsg, sizeof(rmsg), HAL_MAX_DELAY);
		for (;;)
		{ // wait...
			status = HAL_I2C_IsDeviceReady(&hi2c1, devAddr, 1,
 80029b6:	8ab9      	ldrh	r1, [r7, #20]
 80029b8:	f04f 33ff 	mov.w	r3, #4294967295
 80029bc:	2201      	movs	r2, #1
 80029be:	480f      	ldr	r0, [pc, #60]	; (80029fc <EEPROM_ReadSteps+0x7c>)
 80029c0:	f002 f9b2 	bl	8004d28 <HAL_I2C_IsDeviceReady>
 80029c4:	4603      	mov	r3, r0
 80029c6:	747b      	strb	r3, [r7, #17]
			HAL_MAX_DELAY);
			if (status == HAL_OK)
 80029c8:	7c7b      	ldrb	r3, [r7, #17]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d000      	beq.n	80029d0 <EEPROM_ReadSteps+0x50>
			status = HAL_I2C_IsDeviceReady(&hi2c1, devAddr, 1,
 80029ce:	e7f2      	b.n	80029b6 <EEPROM_ReadSteps+0x36>
				break;
 80029d0:	bf00      	nop
		}
		tempMas[i] = *(int32_t*) rmsg;
 80029d2:	7dfb      	ldrb	r3, [r7, #23]
 80029d4:	009b      	lsls	r3, r3, #2
 80029d6:	687a      	ldr	r2, [r7, #4]
 80029d8:	4413      	add	r3, r2
 80029da:	f107 020c 	add.w	r2, r7, #12
 80029de:	6812      	ldr	r2, [r2, #0]
 80029e0:	601a      	str	r2, [r3, #0]
		memAddr = memAddr + 4;
 80029e2:	8a7b      	ldrh	r3, [r7, #18]
 80029e4:	3304      	adds	r3, #4
 80029e6:	827b      	strh	r3, [r7, #18]
	for (uint8_t i = 0; i < 9; i++)
 80029e8:	7dfb      	ldrb	r3, [r7, #23]
 80029ea:	3301      	adds	r3, #1
 80029ec:	75fb      	strb	r3, [r7, #23]
 80029ee:	7dfb      	ldrb	r3, [r7, #23]
 80029f0:	2b08      	cmp	r3, #8
 80029f2:	d9cc      	bls.n	800298e <EEPROM_ReadSteps+0xe>
	}
}
 80029f4:	bf00      	nop
 80029f6:	3718      	adds	r7, #24
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}
 80029fc:	20000594 	.word	0x20000594

08002a00 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b08c      	sub	sp, #48	; 0x30
 8002a04:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a06:	f107 031c 	add.w	r3, r7, #28
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	601a      	str	r2, [r3, #0]
 8002a0e:	605a      	str	r2, [r3, #4]
 8002a10:	609a      	str	r2, [r3, #8]
 8002a12:	60da      	str	r2, [r3, #12]
 8002a14:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002a16:	4a72      	ldr	r2, [pc, #456]	; (8002be0 <MX_GPIO_Init+0x1e0>)
 8002a18:	4b71      	ldr	r3, [pc, #452]	; (8002be0 <MX_GPIO_Init+0x1e0>)
 8002a1a:	695b      	ldr	r3, [r3, #20]
 8002a1c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002a20:	6153      	str	r3, [r2, #20]
 8002a22:	4b6f      	ldr	r3, [pc, #444]	; (8002be0 <MX_GPIO_Init+0x1e0>)
 8002a24:	695b      	ldr	r3, [r3, #20]
 8002a26:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a2a:	61bb      	str	r3, [r7, #24]
 8002a2c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a2e:	4a6c      	ldr	r2, [pc, #432]	; (8002be0 <MX_GPIO_Init+0x1e0>)
 8002a30:	4b6b      	ldr	r3, [pc, #428]	; (8002be0 <MX_GPIO_Init+0x1e0>)
 8002a32:	695b      	ldr	r3, [r3, #20]
 8002a34:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002a38:	6153      	str	r3, [r2, #20]
 8002a3a:	4b69      	ldr	r3, [pc, #420]	; (8002be0 <MX_GPIO_Init+0x1e0>)
 8002a3c:	695b      	ldr	r3, [r3, #20]
 8002a3e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002a42:	617b      	str	r3, [r7, #20]
 8002a44:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002a46:	4a66      	ldr	r2, [pc, #408]	; (8002be0 <MX_GPIO_Init+0x1e0>)
 8002a48:	4b65      	ldr	r3, [pc, #404]	; (8002be0 <MX_GPIO_Init+0x1e0>)
 8002a4a:	695b      	ldr	r3, [r3, #20]
 8002a4c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002a50:	6153      	str	r3, [r2, #20]
 8002a52:	4b63      	ldr	r3, [pc, #396]	; (8002be0 <MX_GPIO_Init+0x1e0>)
 8002a54:	695b      	ldr	r3, [r3, #20]
 8002a56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a5a:	613b      	str	r3, [r7, #16]
 8002a5c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a5e:	4a60      	ldr	r2, [pc, #384]	; (8002be0 <MX_GPIO_Init+0x1e0>)
 8002a60:	4b5f      	ldr	r3, [pc, #380]	; (8002be0 <MX_GPIO_Init+0x1e0>)
 8002a62:	695b      	ldr	r3, [r3, #20]
 8002a64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a68:	6153      	str	r3, [r2, #20]
 8002a6a:	4b5d      	ldr	r3, [pc, #372]	; (8002be0 <MX_GPIO_Init+0x1e0>)
 8002a6c:	695b      	ldr	r3, [r3, #20]
 8002a6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a72:	60fb      	str	r3, [r7, #12]
 8002a74:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a76:	4a5a      	ldr	r2, [pc, #360]	; (8002be0 <MX_GPIO_Init+0x1e0>)
 8002a78:	4b59      	ldr	r3, [pc, #356]	; (8002be0 <MX_GPIO_Init+0x1e0>)
 8002a7a:	695b      	ldr	r3, [r3, #20]
 8002a7c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a80:	6153      	str	r3, [r2, #20]
 8002a82:	4b57      	ldr	r3, [pc, #348]	; (8002be0 <MX_GPIO_Init+0x1e0>)
 8002a84:	695b      	ldr	r3, [r3, #20]
 8002a86:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a8a:	60bb      	str	r3, [r7, #8]
 8002a8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a8e:	4a54      	ldr	r2, [pc, #336]	; (8002be0 <MX_GPIO_Init+0x1e0>)
 8002a90:	4b53      	ldr	r3, [pc, #332]	; (8002be0 <MX_GPIO_Init+0x1e0>)
 8002a92:	695b      	ldr	r3, [r3, #20]
 8002a94:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002a98:	6153      	str	r3, [r2, #20]
 8002a9a:	4b51      	ldr	r3, [pc, #324]	; (8002be0 <MX_GPIO_Init+0x1e0>)
 8002a9c:	695b      	ldr	r3, [r3, #20]
 8002a9e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002aa2:	607b      	str	r3, [r7, #4]
 8002aa4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin 
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	f64f 7108 	movw	r1, #65288	; 0xff08
 8002aac:	484d      	ldr	r0, [pc, #308]	; (8002be4 <MX_GPIO_Init+0x1e4>)
 8002aae:	f001 fe4d 	bl	800474c <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin 
                          |LED3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MOTOR9_DIR_Pin|MOTOR1_DIR_Pin|MOTOR4_DIR_Pin|MOTOR6_EN_Pin 
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	f249 31c0 	movw	r1, #37824	; 0x93c0
 8002ab8:	484b      	ldr	r0, [pc, #300]	; (8002be8 <MX_GPIO_Init+0x1e8>)
 8002aba:	f001 fe47 	bl	800474c <HAL_GPIO_WritePin>
                          |MOTOR7_PUL_Pin|MOTOR8_PUL_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, MOTOR9_EN_Pin|MOTOR9_PUL_Pin, GPIO_PIN_RESET);
 8002abe:	2200      	movs	r2, #0
 8002ac0:	f240 4102 	movw	r1, #1026	; 0x402
 8002ac4:	4849      	ldr	r0, [pc, #292]	; (8002bec <MX_GPIO_Init+0x1ec>)
 8002ac6:	f001 fe41 	bl	800474c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MOTOR5_EN_Pin|MOTOR2_DIR_Pin, GPIO_PIN_RESET);
 8002aca:	2200      	movs	r2, #0
 8002acc:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8002ad0:	4847      	ldr	r0, [pc, #284]	; (8002bf0 <MX_GPIO_Init+0x1f0>)
 8002ad2:	f001 fe3b 	bl	800474c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, MOTOR5_PUL_Pin|MOTOR2_PUL_Pin|MOTOR5_DIR_Pin|MOTOR2_EN_Pin 
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	f64f 7155 	movw	r1, #65365	; 0xff55
 8002adc:	4845      	ldr	r0, [pc, #276]	; (8002bf4 <MX_GPIO_Init+0x1f4>)
 8002ade:	f001 fe35 	bl	800474c <HAL_GPIO_WritePin>
                          |MOTOR4_EN_Pin|MOTOR1_EN_Pin|MOTOR4_PUL_Pin|MOTOR1_PUL_Pin 
                          |MOTOR8_DIR_Pin|MOTOR3_DIR_Pin|MOTOR3_PUL_Pin|MOTOR3_EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MOTOR6_PUL_Pin|MOTOR7_DIR_Pin|MOTOR6_DIR_Pin|MOTOR7_EN_Pin 
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	f44f 410f 	mov.w	r1, #36608	; 0x8f00
 8002ae8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002aec:	f001 fe2e 	bl	800474c <HAL_GPIO_WritePin>
                          |MOTOR8_EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin 
                           PEPin */
  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin 
 8002af0:	2337      	movs	r3, #55	; 0x37
 8002af2:	61fb      	str	r3, [r7, #28]
                          |MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8002af4:	4b40      	ldr	r3, [pc, #256]	; (8002bf8 <MX_GPIO_Init+0x1f8>)
 8002af6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002af8:	2300      	movs	r3, #0
 8002afa:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002afc:	f107 031c 	add.w	r3, r7, #28
 8002b00:	4619      	mov	r1, r3
 8002b02:	4838      	ldr	r0, [pc, #224]	; (8002be4 <MX_GPIO_Init+0x1e4>)
 8002b04:	f001 fca8 	bl	8004458 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin 
                           PEPin PEPin PEPin PEPin 
                           PEPin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin 
 8002b08:	f64f 7308 	movw	r3, #65288	; 0xff08
 8002b0c:	61fb      	str	r3, [r7, #28]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin 
                          |LED3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b12:	2300      	movs	r3, #0
 8002b14:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b16:	2300      	movs	r3, #0
 8002b18:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002b1a:	f107 031c 	add.w	r3, r7, #28
 8002b1e:	4619      	mov	r1, r3
 8002b20:	4830      	ldr	r0, [pc, #192]	; (8002be4 <MX_GPIO_Init+0x1e4>)
 8002b22:	f001 fc99 	bl	8004458 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin 
                           PCPin PCPin */
  GPIO_InitStruct.Pin = MOTOR9_DIR_Pin|MOTOR1_DIR_Pin|MOTOR4_DIR_Pin|MOTOR6_EN_Pin 
 8002b26:	f249 33c0 	movw	r3, #37824	; 0x93c0
 8002b2a:	61fb      	str	r3, [r7, #28]
                          |MOTOR7_PUL_Pin|MOTOR8_PUL_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b30:	2300      	movs	r3, #0
 8002b32:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b34:	2300      	movs	r3, #0
 8002b36:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b38:	f107 031c 	add.w	r3, r7, #28
 8002b3c:	4619      	mov	r1, r3
 8002b3e:	482a      	ldr	r0, [pc, #168]	; (8002be8 <MX_GPIO_Init+0x1e8>)
 8002b40:	f001 fc8a 	bl	8004458 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = MOTOR9_EN_Pin|MOTOR9_PUL_Pin;
 8002b44:	f240 4302 	movw	r3, #1026	; 0x402
 8002b48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b52:	2300      	movs	r3, #0
 8002b54:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002b56:	f107 031c 	add.w	r3, r7, #28
 8002b5a:	4619      	mov	r1, r3
 8002b5c:	4823      	ldr	r0, [pc, #140]	; (8002bec <MX_GPIO_Init+0x1ec>)
 8002b5e:	f001 fc7b 	bl	8004458 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002b62:	2301      	movs	r3, #1
 8002b64:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b66:	2300      	movs	r3, #0
 8002b68:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002b6e:	f107 031c 	add.w	r3, r7, #28
 8002b72:	4619      	mov	r1, r3
 8002b74:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b78:	f001 fc6e 	bl	8004458 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = MOTOR5_EN_Pin|MOTOR2_DIR_Pin;
 8002b7c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002b80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b82:	2301      	movs	r3, #1
 8002b84:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b86:	2300      	movs	r3, #0
 8002b88:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b8e:	f107 031c 	add.w	r3, r7, #28
 8002b92:	4619      	mov	r1, r3
 8002b94:	4816      	ldr	r0, [pc, #88]	; (8002bf0 <MX_GPIO_Init+0x1f0>)
 8002b96:	f001 fc5f 	bl	8004458 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin 
                           PDPin PDPin PDPin PDPin 
                           PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = MOTOR5_PUL_Pin|MOTOR2_PUL_Pin|MOTOR5_DIR_Pin|MOTOR2_EN_Pin 
 8002b9a:	f64f 7355 	movw	r3, #65365	; 0xff55
 8002b9e:	61fb      	str	r3, [r7, #28]
                          |MOTOR4_EN_Pin|MOTOR1_EN_Pin|MOTOR4_PUL_Pin|MOTOR1_PUL_Pin 
                          |MOTOR8_DIR_Pin|MOTOR3_DIR_Pin|MOTOR3_PUL_Pin|MOTOR3_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002bac:	f107 031c 	add.w	r3, r7, #28
 8002bb0:	4619      	mov	r1, r3
 8002bb2:	4810      	ldr	r0, [pc, #64]	; (8002bf4 <MX_GPIO_Init+0x1f4>)
 8002bb4:	f001 fc50 	bl	8004458 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
                           PAPin */
  GPIO_InitStruct.Pin = MOTOR6_PUL_Pin|MOTOR7_DIR_Pin|MOTOR6_DIR_Pin|MOTOR7_EN_Pin 
 8002bb8:	f44f 430f 	mov.w	r3, #36608	; 0x8f00
 8002bbc:	61fb      	str	r3, [r7, #28]
                          |MOTOR8_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bca:	f107 031c 	add.w	r3, r7, #28
 8002bce:	4619      	mov	r1, r3
 8002bd0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002bd4:	f001 fc40 	bl	8004458 <HAL_GPIO_Init>

}
 8002bd8:	bf00      	nop
 8002bda:	3730      	adds	r7, #48	; 0x30
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}
 8002be0:	40021000 	.word	0x40021000
 8002be4:	48001000 	.word	0x48001000
 8002be8:	48000800 	.word	0x48000800
 8002bec:	48001400 	.word	0x48001400
 8002bf0:	48000400 	.word	0x48000400
 8002bf4:	48000c00 	.word	0x48000c00
 8002bf8:	10120000 	.word	0x10120000

08002bfc <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8002c00:	4b1b      	ldr	r3, [pc, #108]	; (8002c70 <MX_I2C1_Init+0x74>)
 8002c02:	4a1c      	ldr	r2, [pc, #112]	; (8002c74 <MX_I2C1_Init+0x78>)
 8002c04:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8002c06:	4b1a      	ldr	r3, [pc, #104]	; (8002c70 <MX_I2C1_Init+0x74>)
 8002c08:	4a1b      	ldr	r2, [pc, #108]	; (8002c78 <MX_I2C1_Init+0x7c>)
 8002c0a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002c0c:	4b18      	ldr	r3, [pc, #96]	; (8002c70 <MX_I2C1_Init+0x74>)
 8002c0e:	2200      	movs	r2, #0
 8002c10:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002c12:	4b17      	ldr	r3, [pc, #92]	; (8002c70 <MX_I2C1_Init+0x74>)
 8002c14:	2201      	movs	r2, #1
 8002c16:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002c18:	4b15      	ldr	r3, [pc, #84]	; (8002c70 <MX_I2C1_Init+0x74>)
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002c1e:	4b14      	ldr	r3, [pc, #80]	; (8002c70 <MX_I2C1_Init+0x74>)
 8002c20:	2200      	movs	r2, #0
 8002c22:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002c24:	4b12      	ldr	r3, [pc, #72]	; (8002c70 <MX_I2C1_Init+0x74>)
 8002c26:	2200      	movs	r2, #0
 8002c28:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002c2a:	4b11      	ldr	r3, [pc, #68]	; (8002c70 <MX_I2C1_Init+0x74>)
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002c30:	4b0f      	ldr	r3, [pc, #60]	; (8002c70 <MX_I2C1_Init+0x74>)
 8002c32:	2200      	movs	r2, #0
 8002c34:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002c36:	480e      	ldr	r0, [pc, #56]	; (8002c70 <MX_I2C1_Init+0x74>)
 8002c38:	f001 fdba 	bl	80047b0 <HAL_I2C_Init>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d001      	beq.n	8002c46 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002c42:	f000 fb6b 	bl	800331c <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002c46:	2100      	movs	r1, #0
 8002c48:	4809      	ldr	r0, [pc, #36]	; (8002c70 <MX_I2C1_Init+0x74>)
 8002c4a:	f002 fba9 	bl	80053a0 <HAL_I2CEx_ConfigAnalogFilter>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d001      	beq.n	8002c58 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002c54:	f000 fb62 	bl	800331c <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002c58:	2100      	movs	r1, #0
 8002c5a:	4805      	ldr	r0, [pc, #20]	; (8002c70 <MX_I2C1_Init+0x74>)
 8002c5c:	f002 fbeb 	bl	8005436 <HAL_I2CEx_ConfigDigitalFilter>
 8002c60:	4603      	mov	r3, r0
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d001      	beq.n	8002c6a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002c66:	f000 fb59 	bl	800331c <Error_Handler>
  }

}
 8002c6a:	bf00      	nop
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	bf00      	nop
 8002c70:	20000594 	.word	0x20000594
 8002c74:	40005400 	.word	0x40005400
 8002c78:	2000090e 	.word	0x2000090e

08002c7c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b08a      	sub	sp, #40	; 0x28
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c84:	f107 0314 	add.w	r3, r7, #20
 8002c88:	2200      	movs	r2, #0
 8002c8a:	601a      	str	r2, [r3, #0]
 8002c8c:	605a      	str	r2, [r3, #4]
 8002c8e:	609a      	str	r2, [r3, #8]
 8002c90:	60da      	str	r2, [r3, #12]
 8002c92:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a41      	ldr	r2, [pc, #260]	; (8002da0 <HAL_I2C_MspInit+0x124>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d17b      	bne.n	8002d96 <HAL_I2C_MspInit+0x11a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c9e:	4a41      	ldr	r2, [pc, #260]	; (8002da4 <HAL_I2C_MspInit+0x128>)
 8002ca0:	4b40      	ldr	r3, [pc, #256]	; (8002da4 <HAL_I2C_MspInit+0x128>)
 8002ca2:	695b      	ldr	r3, [r3, #20]
 8002ca4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ca8:	6153      	str	r3, [r2, #20]
 8002caa:	4b3e      	ldr	r3, [pc, #248]	; (8002da4 <HAL_I2C_MspInit+0x128>)
 8002cac:	695b      	ldr	r3, [r3, #20]
 8002cae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002cb2:	613b      	str	r3, [r7, #16]
 8002cb4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8002cb6:	23c0      	movs	r3, #192	; 0xc0
 8002cb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002cba:	2312      	movs	r3, #18
 8002cbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002cc6:	2304      	movs	r3, #4
 8002cc8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cca:	f107 0314 	add.w	r3, r7, #20
 8002cce:	4619      	mov	r1, r3
 8002cd0:	4835      	ldr	r0, [pc, #212]	; (8002da8 <HAL_I2C_MspInit+0x12c>)
 8002cd2:	f001 fbc1 	bl	8004458 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002cd6:	4a33      	ldr	r2, [pc, #204]	; (8002da4 <HAL_I2C_MspInit+0x128>)
 8002cd8:	4b32      	ldr	r3, [pc, #200]	; (8002da4 <HAL_I2C_MspInit+0x128>)
 8002cda:	69db      	ldr	r3, [r3, #28]
 8002cdc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002ce0:	61d3      	str	r3, [r2, #28]
 8002ce2:	4b30      	ldr	r3, [pc, #192]	; (8002da4 <HAL_I2C_MspInit+0x128>)
 8002ce4:	69db      	ldr	r3, [r3, #28]
 8002ce6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002cea:	60fb      	str	r3, [r7, #12]
 8002cec:	68fb      	ldr	r3, [r7, #12]
  
    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel7;
 8002cee:	4b2f      	ldr	r3, [pc, #188]	; (8002dac <HAL_I2C_MspInit+0x130>)
 8002cf0:	4a2f      	ldr	r2, [pc, #188]	; (8002db0 <HAL_I2C_MspInit+0x134>)
 8002cf2:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002cf4:	4b2d      	ldr	r3, [pc, #180]	; (8002dac <HAL_I2C_MspInit+0x130>)
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002cfa:	4b2c      	ldr	r3, [pc, #176]	; (8002dac <HAL_I2C_MspInit+0x130>)
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002d00:	4b2a      	ldr	r3, [pc, #168]	; (8002dac <HAL_I2C_MspInit+0x130>)
 8002d02:	2280      	movs	r2, #128	; 0x80
 8002d04:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002d06:	4b29      	ldr	r3, [pc, #164]	; (8002dac <HAL_I2C_MspInit+0x130>)
 8002d08:	2200      	movs	r2, #0
 8002d0a:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002d0c:	4b27      	ldr	r3, [pc, #156]	; (8002dac <HAL_I2C_MspInit+0x130>)
 8002d0e:	2200      	movs	r2, #0
 8002d10:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8002d12:	4b26      	ldr	r3, [pc, #152]	; (8002dac <HAL_I2C_MspInit+0x130>)
 8002d14:	2200      	movs	r2, #0
 8002d16:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002d18:	4b24      	ldr	r3, [pc, #144]	; (8002dac <HAL_I2C_MspInit+0x130>)
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8002d1e:	4823      	ldr	r0, [pc, #140]	; (8002dac <HAL_I2C_MspInit+0x130>)
 8002d20:	f001 f9a9 	bl	8004076 <HAL_DMA_Init>
 8002d24:	4603      	mov	r3, r0
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d001      	beq.n	8002d2e <HAL_I2C_MspInit+0xb2>
    {
      Error_Handler();
 8002d2a:	f000 faf7 	bl	800331c <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	4a1e      	ldr	r2, [pc, #120]	; (8002dac <HAL_I2C_MspInit+0x130>)
 8002d32:	63da      	str	r2, [r3, #60]	; 0x3c
 8002d34:	4a1d      	ldr	r2, [pc, #116]	; (8002dac <HAL_I2C_MspInit+0x130>)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6253      	str	r3, [r2, #36]	; 0x24

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 8002d3a:	4b1e      	ldr	r3, [pc, #120]	; (8002db4 <HAL_I2C_MspInit+0x138>)
 8002d3c:	4a1e      	ldr	r2, [pc, #120]	; (8002db8 <HAL_I2C_MspInit+0x13c>)
 8002d3e:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002d40:	4b1c      	ldr	r3, [pc, #112]	; (8002db4 <HAL_I2C_MspInit+0x138>)
 8002d42:	2210      	movs	r2, #16
 8002d44:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d46:	4b1b      	ldr	r3, [pc, #108]	; (8002db4 <HAL_I2C_MspInit+0x138>)
 8002d48:	2200      	movs	r2, #0
 8002d4a:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002d4c:	4b19      	ldr	r3, [pc, #100]	; (8002db4 <HAL_I2C_MspInit+0x138>)
 8002d4e:	2280      	movs	r2, #128	; 0x80
 8002d50:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002d52:	4b18      	ldr	r3, [pc, #96]	; (8002db4 <HAL_I2C_MspInit+0x138>)
 8002d54:	2200      	movs	r2, #0
 8002d56:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002d58:	4b16      	ldr	r3, [pc, #88]	; (8002db4 <HAL_I2C_MspInit+0x138>)
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8002d5e:	4b15      	ldr	r3, [pc, #84]	; (8002db4 <HAL_I2C_MspInit+0x138>)
 8002d60:	2200      	movs	r2, #0
 8002d62:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002d64:	4b13      	ldr	r3, [pc, #76]	; (8002db4 <HAL_I2C_MspInit+0x138>)
 8002d66:	2200      	movs	r2, #0
 8002d68:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8002d6a:	4812      	ldr	r0, [pc, #72]	; (8002db4 <HAL_I2C_MspInit+0x138>)
 8002d6c:	f001 f983 	bl	8004076 <HAL_DMA_Init>
 8002d70:	4603      	mov	r3, r0
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d001      	beq.n	8002d7a <HAL_I2C_MspInit+0xfe>
    {
      Error_Handler();
 8002d76:	f000 fad1 	bl	800331c <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	4a0d      	ldr	r2, [pc, #52]	; (8002db4 <HAL_I2C_MspInit+0x138>)
 8002d7e:	639a      	str	r2, [r3, #56]	; 0x38
 8002d80:	4a0c      	ldr	r2, [pc, #48]	; (8002db4 <HAL_I2C_MspInit+0x138>)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6253      	str	r3, [r2, #36]	; 0x24

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8002d86:	2200      	movs	r2, #0
 8002d88:	2100      	movs	r1, #0
 8002d8a:	201f      	movs	r0, #31
 8002d8c:	f001 f93d 	bl	800400a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002d90:	201f      	movs	r0, #31
 8002d92:	f001 f956 	bl	8004042 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002d96:	bf00      	nop
 8002d98:	3728      	adds	r7, #40	; 0x28
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}
 8002d9e:	bf00      	nop
 8002da0:	40005400 	.word	0x40005400
 8002da4:	40021000 	.word	0x40021000
 8002da8:	48000400 	.word	0x48000400
 8002dac:	200005e0 	.word	0x200005e0
 8002db0:	40020080 	.word	0x40020080
 8002db4:	20000550 	.word	0x20000550
 8002db8:	4002006c 	.word	0x4002006c

08002dbc <sendData>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void sendData(uint8_t eeprom)
{
 8002dbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002dbe:	b0b9      	sub	sp, #228	; 0xe4
 8002dc0:	af08      	add	r7, sp, #32
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	73fb      	strb	r3, [r7, #15]
	int32_t TestMas[9];
	for (int i = 0; i < 9; i++)
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8002dcc:	e013      	b.n	8002df6 <sendData+0x3a>
	{
		TestMas[i] = DIV268N_ShowSteps(i);
 8002dce:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002dd2:	b2db      	uxtb	r3, r3
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f7ff fcb9 	bl	800274c <DIV268N_ShowSteps>
 8002dda:	4602      	mov	r2, r0
 8002ddc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002de0:	009b      	lsls	r3, r3, #2
 8002de2:	f107 01c0 	add.w	r1, r7, #192	; 0xc0
 8002de6:	440b      	add	r3, r1
 8002de8:	f843 2c30 	str.w	r2, [r3, #-48]
	for (int i = 0; i < 9; i++)
 8002dec:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002df0:	3301      	adds	r3, #1
 8002df2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8002df6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002dfa:	2b08      	cmp	r3, #8
 8002dfc:	dde7      	ble.n	8002dce <sendData+0x12>
	}
	int added;
	char buf[128];
	added = sprintf(buf, "EPD %ld %ld %ld %ld %ld %ld %ld %ld %ld\r\n",
 8002dfe:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002e02:	60bb      	str	r3, [r7, #8]
 8002e04:	f8d7 1094 	ldr.w	r1, [r7, #148]	; 0x94
 8002e08:	6079      	str	r1, [r7, #4]
 8002e0a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002e0e:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8002e12:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 8002e16:	f8d7 00a4 	ldr.w	r0, [r7, #164]	; 0xa4
 8002e1a:	f8d7 40a8 	ldr.w	r4, [r7, #168]	; 0xa8
 8002e1e:	f8d7 50ac 	ldr.w	r5, [r7, #172]	; 0xac
 8002e22:	f8d7 60b0 	ldr.w	r6, [r7, #176]	; 0xb0
 8002e26:	f107 0e10 	add.w	lr, r7, #16
 8002e2a:	9606      	str	r6, [sp, #24]
 8002e2c:	9505      	str	r5, [sp, #20]
 8002e2e:	9404      	str	r4, [sp, #16]
 8002e30:	9003      	str	r0, [sp, #12]
 8002e32:	9102      	str	r1, [sp, #8]
 8002e34:	9201      	str	r2, [sp, #4]
 8002e36:	9300      	str	r3, [sp, #0]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	68ba      	ldr	r2, [r7, #8]
 8002e3c:	4916      	ldr	r1, [pc, #88]	; (8002e98 <sendData+0xdc>)
 8002e3e:	4670      	mov	r0, lr
 8002e40:	f005 fad8 	bl	80083f4 <siprintf>
 8002e44:	f8c7 00b8 	str.w	r0, [r7, #184]	; 0xb8
			TestMas[0], TestMas[1], TestMas[2], TestMas[3], TestMas[4],
			TestMas[5], TestMas[6], TestMas[7], TestMas[8]);
	uint32_t timeout = TIM2->CNT + 10000 * 8;
 8002e48:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e4e:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 8002e52:	3380      	adds	r3, #128	; 0x80
 8002e54:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	while (HAL_UART_Transmit_DMA(&huart4, (uint8_t*) buf, added) != HAL_OK
 8002e58:	bf00      	nop
 8002e5a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002e5e:	b29a      	uxth	r2, r3
 8002e60:	f107 0310 	add.w	r3, r7, #16
 8002e64:	4619      	mov	r1, r3
 8002e66:	480d      	ldr	r0, [pc, #52]	; (8002e9c <sendData+0xe0>)
 8002e68:	f004 fb54 	bl	8007514 <HAL_UART_Transmit_DMA>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d006      	beq.n	8002e80 <sendData+0xc4>
			&& TIM2->CNT < timeout)
 8002e72:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002e76:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002e78:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	d3ec      	bcc.n	8002e5a <sendData+0x9e>
	{
	}
	if (eeprom == 1)
 8002e80:	7bfb      	ldrb	r3, [r7, #15]
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	d104      	bne.n	8002e90 <sendData+0xd4>
		EEPROM_WriteSteps(TestMas);
 8002e86:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f7ff fd38 	bl	8002900 <EEPROM_WriteSteps>
}
 8002e90:	bf00      	nop
 8002e92:	37c4      	adds	r7, #196	; 0xc4
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e98:	0800bdc8 	.word	0x0800bdc8
 8002e9c:	200008fc 	.word	0x200008fc

08002ea0 <checkUART1>:

void checkUART1(char BufChar[], int32_t inputMas[])
{
 8002ea0:	b590      	push	{r4, r7, lr}
 8002ea2:	b085      	sub	sp, #20
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
 8002ea8:	6039      	str	r1, [r7, #0]
	if (SERIAL_UART1_BytesAvailable())
 8002eaa:	f000 fa3f 	bl	800332c <SERIAL_UART1_BytesAvailable>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	f000 809e 	beq.w	8002ff2 <checkUART1+0x152>
	{
		int pointer = 0;
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	60fb      	str	r3, [r7, #12]
		BufChar[pointer] = SERIAL_UART1_GetByte();
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	687a      	ldr	r2, [r7, #4]
 8002ebe:	18d4      	adds	r4, r2, r3
 8002ec0:	f000 fa4a 	bl	8003358 <SERIAL_UART1_GetByte>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	7023      	strb	r3, [r4, #0]
		pointer = 1;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	60fb      	str	r3, [r7, #12]
		TIM2->CNT = 0x00000000;
 8002ecc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	625a      	str	r2, [r3, #36]	; 0x24
		uint32_t timeout = TIM2->CNT + 10000 * 8;
 8002ed4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eda:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 8002ede:	3380      	adds	r3, #128	; 0x80
 8002ee0:	60bb      	str	r3, [r7, #8]
		while ((BufChar[pointer - 1] != '\\') && (TIM2->CNT < timeout))
 8002ee2:	e026      	b.n	8002f32 <checkUART1+0x92>
		{
			if (BufChar[0] == 'r' || BufChar[0] == 'l' || BufChar[0] == 'c'
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	781b      	ldrb	r3, [r3, #0]
 8002ee8:	2b72      	cmp	r3, #114	; 0x72
 8002eea:	d00f      	beq.n	8002f0c <checkUART1+0x6c>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	781b      	ldrb	r3, [r3, #0]
 8002ef0:	2b6c      	cmp	r3, #108	; 0x6c
 8002ef2:	d00b      	beq.n	8002f0c <checkUART1+0x6c>
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	781b      	ldrb	r3, [r3, #0]
 8002ef8:	2b63      	cmp	r3, #99	; 0x63
 8002efa:	d007      	beq.n	8002f0c <checkUART1+0x6c>
					|| BufChar[0] == 'Z' || BufChar[0] == 'B')
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	781b      	ldrb	r3, [r3, #0]
 8002f00:	2b5a      	cmp	r3, #90	; 0x5a
 8002f02:	d003      	beq.n	8002f0c <checkUART1+0x6c>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	781b      	ldrb	r3, [r3, #0]
 8002f08:	2b42      	cmp	r3, #66	; 0x42
 8002f0a:	d10d      	bne.n	8002f28 <checkUART1+0x88>
				HAL_Delay(10);
 8002f0c:	200a      	movs	r0, #10
 8002f0e:	f000 ff81 	bl	8003e14 <HAL_Delay>
			while (SERIAL_UART1_BytesAvailable())
 8002f12:	e009      	b.n	8002f28 <checkUART1+0x88>
			{
				BufChar[pointer] = SERIAL_UART1_GetByte();
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	687a      	ldr	r2, [r7, #4]
 8002f18:	18d4      	adds	r4, r2, r3
 8002f1a:	f000 fa1d 	bl	8003358 <SERIAL_UART1_GetByte>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	7023      	strb	r3, [r4, #0]
				pointer++;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	3301      	adds	r3, #1
 8002f26:	60fb      	str	r3, [r7, #12]
			while (SERIAL_UART1_BytesAvailable())
 8002f28:	f000 fa00 	bl	800332c <SERIAL_UART1_BytesAvailable>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d1f0      	bne.n	8002f14 <checkUART1+0x74>
		while ((BufChar[pointer - 1] != '\\') && (TIM2->CNT < timeout))
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	3b01      	subs	r3, #1
 8002f36:	687a      	ldr	r2, [r7, #4]
 8002f38:	4413      	add	r3, r2
 8002f3a:	781b      	ldrb	r3, [r3, #0]
 8002f3c:	2b5c      	cmp	r3, #92	; 0x5c
 8002f3e:	d005      	beq.n	8002f4c <checkUART1+0xac>
 8002f40:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002f44:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f46:	68bb      	ldr	r3, [r7, #8]
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	d3cb      	bcc.n	8002ee4 <checkUART1+0x44>
			}
		}
		if ((TIM2->CNT > timeout)
 8002f4c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002f50:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f52:	68bb      	ldr	r3, [r7, #8]
 8002f54:	429a      	cmp	r2, r3
 8002f56:	d922      	bls.n	8002f9e <checkUART1+0xfe>
				&& !(BufChar[0] == 'r' || BufChar[0] == 'l' || BufChar[0] == 'c'
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	781b      	ldrb	r3, [r3, #0]
 8002f5c:	2b72      	cmp	r3, #114	; 0x72
 8002f5e:	d01e      	beq.n	8002f9e <checkUART1+0xfe>
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	781b      	ldrb	r3, [r3, #0]
 8002f64:	2b6c      	cmp	r3, #108	; 0x6c
 8002f66:	d01a      	beq.n	8002f9e <checkUART1+0xfe>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	781b      	ldrb	r3, [r3, #0]
 8002f6c:	2b63      	cmp	r3, #99	; 0x63
 8002f6e:	d016      	beq.n	8002f9e <checkUART1+0xfe>
						|| BufChar[0] == 'Z' || BufChar[0] == 'B'))
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	781b      	ldrb	r3, [r3, #0]
 8002f74:	2b5a      	cmp	r3, #90	; 0x5a
 8002f76:	d012      	beq.n	8002f9e <checkUART1+0xfe>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	781b      	ldrb	r3, [r3, #0]
				&& !(BufChar[0] == 'r' || BufChar[0] == 'l' || BufChar[0] == 'c'
 8002f7c:	2b42      	cmp	r3, #66	; 0x42
 8002f7e:	d00e      	beq.n	8002f9e <checkUART1+0xfe>
		{
			HAL_UART_Transmit(&huart1, (uint8_t*) "T", 1, HAL_MAX_DELAY);
 8002f80:	f04f 33ff 	mov.w	r3, #4294967295
 8002f84:	2201      	movs	r2, #1
 8002f86:	491d      	ldr	r1, [pc, #116]	; (8002ffc <checkUART1+0x15c>)
 8002f88:	481d      	ldr	r0, [pc, #116]	; (8003000 <checkUART1+0x160>)
 8002f8a:	f004 fa2f 	bl	80073ec <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart4, (uint8_t*) "Wrong string!\r\n", 15,
 8002f8e:	f04f 33ff 	mov.w	r3, #4294967295
 8002f92:	220f      	movs	r2, #15
 8002f94:	491b      	ldr	r1, [pc, #108]	; (8003004 <checkUART1+0x164>)
 8002f96:	481c      	ldr	r0, [pc, #112]	; (8003008 <checkUART1+0x168>)
 8002f98:	f004 fa28 	bl	80073ec <HAL_UART_Transmit>
				sendData(0);
			else
				sendData(1);
		}
	}
}
 8002f9c:	e029      	b.n	8002ff2 <checkUART1+0x152>
			if (BufChar[0] != 'H')
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	781b      	ldrb	r3, [r3, #0]
 8002fa2:	2b48      	cmp	r3, #72	; 0x48
 8002fa4:	d013      	beq.n	8002fce <checkUART1+0x12e>
				BufChar[pointer] = '\r';
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	687a      	ldr	r2, [r7, #4]
 8002faa:	4413      	add	r3, r2
 8002fac:	220d      	movs	r2, #13
 8002fae:	701a      	strb	r2, [r3, #0]
				BufChar[pointer + 1] = '\n';
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	3301      	adds	r3, #1
 8002fb4:	687a      	ldr	r2, [r7, #4]
 8002fb6:	4413      	add	r3, r2
 8002fb8:	220a      	movs	r2, #10
 8002fba:	701a      	strb	r2, [r3, #0]
				HAL_UART_Transmit_DMA(&huart4, (uint8_t*) BufChar, pointer + 2);
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	b29b      	uxth	r3, r3
 8002fc0:	3302      	adds	r3, #2
 8002fc2:	b29b      	uxth	r3, r3
 8002fc4:	461a      	mov	r2, r3
 8002fc6:	6879      	ldr	r1, [r7, #4]
 8002fc8:	480f      	ldr	r0, [pc, #60]	; (8003008 <checkUART1+0x168>)
 8002fca:	f004 faa3 	bl	8007514 <HAL_UART_Transmit_DMA>
			USER_Data_Parse_Analys(BufChar, pointer, inputMas);
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	b29b      	uxth	r3, r3
 8002fd2:	683a      	ldr	r2, [r7, #0]
 8002fd4:	4619      	mov	r1, r3
 8002fd6:	6878      	ldr	r0, [r7, #4]
 8002fd8:	f7fe ffa0 	bl	8001f1c <USER_Data_Parse_Analys>
			if (BufChar[0] == 'H')
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	781b      	ldrb	r3, [r3, #0]
 8002fe0:	2b48      	cmp	r3, #72	; 0x48
 8002fe2:	d103      	bne.n	8002fec <checkUART1+0x14c>
				sendData(0);
 8002fe4:	2000      	movs	r0, #0
 8002fe6:	f7ff fee9 	bl	8002dbc <sendData>
}
 8002fea:	e002      	b.n	8002ff2 <checkUART1+0x152>
				sendData(1);
 8002fec:	2001      	movs	r0, #1
 8002fee:	f7ff fee5 	bl	8002dbc <sendData>
}
 8002ff2:	bf00      	nop
 8002ff4:	3714      	adds	r7, #20
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd90      	pop	{r4, r7, pc}
 8002ffa:	bf00      	nop
 8002ffc:	0800bdf4 	.word	0x0800bdf4
 8003000:	2000087c 	.word	0x2000087c
 8003004:	0800bdf8 	.word	0x0800bdf8
 8003008:	200008fc 	.word	0x200008fc

0800300c <checkUART4>:

void checkUART4(char BufChar[], int32_t inputMas[])
{
 800300c:	b590      	push	{r4, r7, lr}
 800300e:	b085      	sub	sp, #20
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
 8003014:	6039      	str	r1, [r7, #0]
	if (SERIAL_UART4_BytesAvailable())
 8003016:	f000 f9c5 	bl	80033a4 <SERIAL_UART4_BytesAvailable>
 800301a:	4603      	mov	r3, r0
 800301c:	2b00      	cmp	r3, #0
 800301e:	f000 8097 	beq.w	8003150 <checkUART4+0x144>
	{
		int pointer = 0;
 8003022:	2300      	movs	r3, #0
 8003024:	60fb      	str	r3, [r7, #12]
		BufChar[pointer] = SERIAL_UART4_GetByte();
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	687a      	ldr	r2, [r7, #4]
 800302a:	18d4      	adds	r4, r2, r3
 800302c:	f000 f9d0 	bl	80033d0 <SERIAL_UART4_GetByte>
 8003030:	4603      	mov	r3, r0
 8003032:	7023      	strb	r3, [r4, #0]
		pointer = 1;
 8003034:	2301      	movs	r3, #1
 8003036:	60fb      	str	r3, [r7, #12]
		TIM2->CNT = 0x00000000;
 8003038:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800303c:	2200      	movs	r2, #0
 800303e:	625a      	str	r2, [r3, #36]	; 0x24
		uint32_t timeout = TIM2->CNT + 10000 * 8;
 8003040:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003046:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 800304a:	3380      	adds	r3, #128	; 0x80
 800304c:	60bb      	str	r3, [r7, #8]
		while ((BufChar[pointer - 1] != '\\') && (TIM2->CNT < timeout))
 800304e:	e02b      	b.n	80030a8 <checkUART4+0x9c>
		{
			if (BufChar[0] == 'r' || BufChar[0] == 'l' || BufChar[0] == 'c'
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	781b      	ldrb	r3, [r3, #0]
 8003054:	2b72      	cmp	r3, #114	; 0x72
 8003056:	d00f      	beq.n	8003078 <checkUART4+0x6c>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	781b      	ldrb	r3, [r3, #0]
 800305c:	2b6c      	cmp	r3, #108	; 0x6c
 800305e:	d00b      	beq.n	8003078 <checkUART4+0x6c>
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	781b      	ldrb	r3, [r3, #0]
 8003064:	2b63      	cmp	r3, #99	; 0x63
 8003066:	d007      	beq.n	8003078 <checkUART4+0x6c>
					|| BufChar[0] == 'Z' || BufChar[0] == 'B')
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	781b      	ldrb	r3, [r3, #0]
 800306c:	2b5a      	cmp	r3, #90	; 0x5a
 800306e:	d003      	beq.n	8003078 <checkUART4+0x6c>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	781b      	ldrb	r3, [r3, #0]
 8003074:	2b42      	cmp	r3, #66	; 0x42
 8003076:	d112      	bne.n	800309e <checkUART4+0x92>
				HAL_Delay(10);
 8003078:	200a      	movs	r0, #10
 800307a:	f000 fecb 	bl	8003e14 <HAL_Delay>
			while (SERIAL_UART4_BytesAvailable())
 800307e:	e00e      	b.n	800309e <checkUART4+0x92>
			{
				if (pointer >= 128)
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	2b7f      	cmp	r3, #127	; 0x7f
 8003084:	dd01      	ble.n	800308a <checkUART4+0x7e>
					pointer = 0;
 8003086:	2300      	movs	r3, #0
 8003088:	60fb      	str	r3, [r7, #12]
				BufChar[pointer] = SERIAL_UART4_GetByte();
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	687a      	ldr	r2, [r7, #4]
 800308e:	18d4      	adds	r4, r2, r3
 8003090:	f000 f99e 	bl	80033d0 <SERIAL_UART4_GetByte>
 8003094:	4603      	mov	r3, r0
 8003096:	7023      	strb	r3, [r4, #0]
				pointer++;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	3301      	adds	r3, #1
 800309c:	60fb      	str	r3, [r7, #12]
			while (SERIAL_UART4_BytesAvailable())
 800309e:	f000 f981 	bl	80033a4 <SERIAL_UART4_BytesAvailable>
 80030a2:	4603      	mov	r3, r0
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d1eb      	bne.n	8003080 <checkUART4+0x74>
		while ((BufChar[pointer - 1] != '\\') && (TIM2->CNT < timeout))
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	3b01      	subs	r3, #1
 80030ac:	687a      	ldr	r2, [r7, #4]
 80030ae:	4413      	add	r3, r2
 80030b0:	781b      	ldrb	r3, [r3, #0]
 80030b2:	2b5c      	cmp	r3, #92	; 0x5c
 80030b4:	d005      	beq.n	80030c2 <checkUART4+0xb6>
 80030b6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80030ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80030bc:	68bb      	ldr	r3, [r7, #8]
 80030be:	429a      	cmp	r2, r3
 80030c0:	d3c6      	bcc.n	8003050 <checkUART4+0x44>
			}
		}
		if ((TIM2->CNT > timeout)
 80030c2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80030c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	429a      	cmp	r2, r3
 80030cc:	d922      	bls.n	8003114 <checkUART4+0x108>
				&& !(BufChar[0] == 'r' || BufChar[0] == 'l' || BufChar[0] == 'c'
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	781b      	ldrb	r3, [r3, #0]
 80030d2:	2b72      	cmp	r3, #114	; 0x72
 80030d4:	d01e      	beq.n	8003114 <checkUART4+0x108>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	781b      	ldrb	r3, [r3, #0]
 80030da:	2b6c      	cmp	r3, #108	; 0x6c
 80030dc:	d01a      	beq.n	8003114 <checkUART4+0x108>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	781b      	ldrb	r3, [r3, #0]
 80030e2:	2b63      	cmp	r3, #99	; 0x63
 80030e4:	d016      	beq.n	8003114 <checkUART4+0x108>
						|| BufChar[0] == 'Z' || BufChar[0] == 'B'))
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	781b      	ldrb	r3, [r3, #0]
 80030ea:	2b5a      	cmp	r3, #90	; 0x5a
 80030ec:	d012      	beq.n	8003114 <checkUART4+0x108>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	781b      	ldrb	r3, [r3, #0]
				&& !(BufChar[0] == 'r' || BufChar[0] == 'l' || BufChar[0] == 'c'
 80030f2:	2b42      	cmp	r3, #66	; 0x42
 80030f4:	d00e      	beq.n	8003114 <checkUART4+0x108>
		{
			HAL_UART_Transmit(&huart1, (uint8_t*) "T", 1, HAL_MAX_DELAY);
 80030f6:	f04f 33ff 	mov.w	r3, #4294967295
 80030fa:	2201      	movs	r2, #1
 80030fc:	4916      	ldr	r1, [pc, #88]	; (8003158 <checkUART4+0x14c>)
 80030fe:	4817      	ldr	r0, [pc, #92]	; (800315c <checkUART4+0x150>)
 8003100:	f004 f974 	bl	80073ec <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart4, (uint8_t*) "Wrong string!\r\n", 15,
 8003104:	f04f 33ff 	mov.w	r3, #4294967295
 8003108:	220f      	movs	r2, #15
 800310a:	4915      	ldr	r1, [pc, #84]	; (8003160 <checkUART4+0x154>)
 800310c:	4815      	ldr	r0, [pc, #84]	; (8003164 <checkUART4+0x158>)
 800310e:	f004 f96d 	bl	80073ec <HAL_UART_Transmit>
			HAL_UART_Transmit_DMA(&huart4, (uint8_t*) BufChar, pointer + 2);
			USER_Data_Parse_Analys(BufChar, pointer, inputMas);
			sendData(1);
		}
	}
}
 8003112:	e01d      	b.n	8003150 <checkUART4+0x144>
			BufChar[pointer] = '\r';
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	687a      	ldr	r2, [r7, #4]
 8003118:	4413      	add	r3, r2
 800311a:	220d      	movs	r2, #13
 800311c:	701a      	strb	r2, [r3, #0]
			BufChar[pointer + 1] = '\n';
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	3301      	adds	r3, #1
 8003122:	687a      	ldr	r2, [r7, #4]
 8003124:	4413      	add	r3, r2
 8003126:	220a      	movs	r2, #10
 8003128:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit_DMA(&huart4, (uint8_t*) BufChar, pointer + 2);
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	b29b      	uxth	r3, r3
 800312e:	3302      	adds	r3, #2
 8003130:	b29b      	uxth	r3, r3
 8003132:	461a      	mov	r2, r3
 8003134:	6879      	ldr	r1, [r7, #4]
 8003136:	480b      	ldr	r0, [pc, #44]	; (8003164 <checkUART4+0x158>)
 8003138:	f004 f9ec 	bl	8007514 <HAL_UART_Transmit_DMA>
			USER_Data_Parse_Analys(BufChar, pointer, inputMas);
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	b29b      	uxth	r3, r3
 8003140:	683a      	ldr	r2, [r7, #0]
 8003142:	4619      	mov	r1, r3
 8003144:	6878      	ldr	r0, [r7, #4]
 8003146:	f7fe fee9 	bl	8001f1c <USER_Data_Parse_Analys>
			sendData(1);
 800314a:	2001      	movs	r0, #1
 800314c:	f7ff fe36 	bl	8002dbc <sendData>
}
 8003150:	bf00      	nop
 8003152:	3714      	adds	r7, #20
 8003154:	46bd      	mov	sp, r7
 8003156:	bd90      	pop	{r4, r7, pc}
 8003158:	0800bdf4 	.word	0x0800bdf4
 800315c:	2000087c 	.word	0x2000087c
 8003160:	0800bdf8 	.word	0x0800bdf8
 8003164:	200008fc 	.word	0x200008fc

08003168 <loadSteps>:

void loadSteps()
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b08a      	sub	sp, #40	; 0x28
 800316c:	af00      	add	r7, sp, #0
	int32_t temp[9];
	EEPROM_ReadSteps(temp);
 800316e:	463b      	mov	r3, r7
 8003170:	4618      	mov	r0, r3
 8003172:	f7ff fc05 	bl	8002980 <EEPROM_ReadSteps>
	for (int i = 0; i < 9; i++)
 8003176:	2300      	movs	r3, #0
 8003178:	627b      	str	r3, [r7, #36]	; 0x24
 800317a:	e00f      	b.n	800319c <loadSteps+0x34>
		DIV268N_WriteSteps(i, temp[i]);
 800317c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800317e:	b2da      	uxtb	r2, r3
 8003180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003182:	009b      	lsls	r3, r3, #2
 8003184:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8003188:	440b      	add	r3, r1
 800318a:	f853 3c28 	ldr.w	r3, [r3, #-40]
 800318e:	4619      	mov	r1, r3
 8003190:	4610      	mov	r0, r2
 8003192:	f7ff faed 	bl	8002770 <DIV268N_WriteSteps>
	for (int i = 0; i < 9; i++)
 8003196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003198:	3301      	adds	r3, #1
 800319a:	627b      	str	r3, [r7, #36]	; 0x24
 800319c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800319e:	2b08      	cmp	r3, #8
 80031a0:	ddec      	ble.n	800317c <loadSteps+0x14>
}
 80031a2:	bf00      	nop
 80031a4:	3728      	adds	r7, #40	; 0x28
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}
	...

080031ac <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b0aa      	sub	sp, #168	; 0xa8
 80031b0:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80031b2:	f000 fdc9 	bl	8003d48 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80031b6:	f000 f84f 	bl	8003258 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80031ba:	f7ff fc21 	bl	8002a00 <MX_GPIO_Init>
	MX_DMA_Init();
 80031be:	f7ff fb3d 	bl	800283c <MX_DMA_Init>
	MX_TIM2_Init();
 80031c2:	f000 fa97 	bl	80036f4 <MX_TIM2_Init>
	MX_USART1_UART_Init();
 80031c6:	f000 fba1 	bl	800390c <MX_USART1_UART_Init>
	MX_I2C1_Init();
 80031ca:	f7ff fd17 	bl	8002bfc <MX_I2C1_Init>
	MX_USART3_UART_Init();
 80031ce:	f000 fbcd 	bl	800396c <MX_USART3_UART_Init>
	MX_TIM3_Init();
 80031d2:	f000 fadd 	bl	8003790 <MX_TIM3_Init>
	MX_UART4_Init();
 80031d6:	f000 fb69 	bl	80038ac <MX_UART4_Init>
	/* USER CODE BEGIN 2 */
	// , ,  , DMA
	HAL_TIM_Base_Start(&htim2);
 80031da:	4819      	ldr	r0, [pc, #100]	; (8003240 <main+0x94>)
 80031dc:	f003 fc92 	bl	8006b04 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim2);
 80031e0:	4817      	ldr	r0, [pc, #92]	; (8003240 <main+0x94>)
 80031e2:	f003 fcb9 	bl	8006b58 <HAL_TIM_Base_Start_IT>
	char BufChar[UART_BUFFER_SIZE];
	HAL_UART_Receive_DMA(&huart1, (uint8_t*) UART1_Buffer, UART_BUFFER_SIZE);
 80031e6:	2280      	movs	r2, #128	; 0x80
 80031e8:	4916      	ldr	r1, [pc, #88]	; (8003244 <main+0x98>)
 80031ea:	4817      	ldr	r0, [pc, #92]	; (8003248 <main+0x9c>)
 80031ec:	f004 fa0e 	bl	800760c <HAL_UART_Receive_DMA>
	HAL_UART_Receive_DMA(&huart4, (uint8_t*) UART4_Buffer, UART_BUFFER_SIZE);
 80031f0:	2280      	movs	r2, #128	; 0x80
 80031f2:	4916      	ldr	r1, [pc, #88]	; (800324c <main+0xa0>)
 80031f4:	4816      	ldr	r0, [pc, #88]	; (8003250 <main+0xa4>)
 80031f6:	f004 fa09 	bl	800760c <HAL_UART_Receive_DMA>
	DIV268N_Init();
 80031fa:	f7ff f94f 	bl	800249c <DIV268N_Init>
	loadSteps();
 80031fe:	f7ff ffb3 	bl	8003168 <loadSteps>
	int32_t inputMas[10] =
 8003202:	463b      	mov	r3, r7
 8003204:	2228      	movs	r2, #40	; 0x28
 8003206:	2100      	movs	r1, #0
 8003208:	4618      	mov	r0, r3
 800320a:	f005 f8eb 	bl	80083e4 <memset>
	{ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
	HAL_UART_Transmit(&huart4, (uint8_t*) "Controller started!\r\n", 21,
 800320e:	f04f 33ff 	mov.w	r3, #4294967295
 8003212:	2215      	movs	r2, #21
 8003214:	490f      	ldr	r1, [pc, #60]	; (8003254 <main+0xa8>)
 8003216:	480e      	ldr	r0, [pc, #56]	; (8003250 <main+0xa4>)
 8003218:	f004 f8e8 	bl	80073ec <HAL_UART_Transmit>
	HAL_MAX_DELAY);
	sendData(0);
 800321c:	2000      	movs	r0, #0
 800321e:	f7ff fdcd 	bl	8002dbc <sendData>
	while (1)
	{
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		checkUART4(BufChar, inputMas);
 8003222:	463a      	mov	r2, r7
 8003224:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003228:	4611      	mov	r1, r2
 800322a:	4618      	mov	r0, r3
 800322c:	f7ff feee 	bl	800300c <checkUART4>
		checkUART1(BufChar, inputMas);
 8003230:	463a      	mov	r2, r7
 8003232:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003236:	4611      	mov	r1, r2
 8003238:	4618      	mov	r0, r3
 800323a:	f7ff fe31 	bl	8002ea0 <checkUART1>
		checkUART4(BufChar, inputMas);
 800323e:	e7f0      	b.n	8003222 <main+0x76>
 8003240:	20000668 	.word	0x20000668
 8003244:	2000030c 	.word	0x2000030c
 8003248:	2000087c 	.word	0x2000087c
 800324c:	200003b0 	.word	0x200003b0
 8003250:	200008fc 	.word	0x200008fc
 8003254:	0800be08 	.word	0x0800be08

08003258 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b09e      	sub	sp, #120	; 0x78
 800325c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 800325e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003262:	2228      	movs	r2, #40	; 0x28
 8003264:	2100      	movs	r1, #0
 8003266:	4618      	mov	r0, r3
 8003268:	f005 f8bc 	bl	80083e4 <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 800326c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003270:	2200      	movs	r2, #0
 8003272:	601a      	str	r2, [r3, #0]
 8003274:	605a      	str	r2, [r3, #4]
 8003276:	609a      	str	r2, [r3, #8]
 8003278:	60da      	str	r2, [r3, #12]
 800327a:	611a      	str	r2, [r3, #16]
	{ 0 };
	RCC_PeriphCLKInitTypeDef PeriphClkInit =
 800327c:	463b      	mov	r3, r7
 800327e:	223c      	movs	r2, #60	; 0x3c
 8003280:	2100      	movs	r1, #0
 8003282:	4618      	mov	r0, r3
 8003284:	f005 f8ae 	bl	80083e4 <memset>
	{ 0 };

	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI
 8003288:	2303      	movs	r3, #3
 800328a:	653b      	str	r3, [r7, #80]	; 0x50
			| RCC_OSCILLATORTYPE_HSE;
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800328c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8003290:	657b      	str	r3, [r7, #84]	; 0x54
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8003292:	2300      	movs	r3, #0
 8003294:	65bb      	str	r3, [r7, #88]	; 0x58
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003296:	2301      	movs	r3, #1
 8003298:	663b      	str	r3, [r7, #96]	; 0x60
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800329a:	2310      	movs	r3, #16
 800329c:	667b      	str	r3, [r7, #100]	; 0x64
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800329e:	2302      	movs	r3, #2
 80032a0:	66fb      	str	r3, [r7, #108]	; 0x6c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80032a2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80032a6:	673b      	str	r3, [r7, #112]	; 0x70
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80032a8:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80032ac:	677b      	str	r3, [r7, #116]	; 0x74
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80032ae:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80032b2:	4618      	mov	r0, r3
 80032b4:	f002 f90c 	bl	80054d0 <HAL_RCC_OscConfig>
 80032b8:	4603      	mov	r3, r0
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d001      	beq.n	80032c2 <SystemClock_Config+0x6a>
	{
		Error_Handler();
 80032be:	f000 f82d 	bl	800331c <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80032c2:	230f      	movs	r3, #15
 80032c4:	63fb      	str	r3, [r7, #60]	; 0x3c
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80032c6:	2302      	movs	r3, #2
 80032c8:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80032ca:	2300      	movs	r3, #0
 80032cc:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80032ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80032d2:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80032d4:	2300      	movs	r3, #0
 80032d6:	64fb      	str	r3, [r7, #76]	; 0x4c

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80032d8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80032dc:	2102      	movs	r1, #2
 80032de:	4618      	mov	r0, r3
 80032e0:	f002 fffe 	bl	80062e0 <HAL_RCC_ClockConfig>
 80032e4:	4603      	mov	r3, r0
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d001      	beq.n	80032ee <SystemClock_Config+0x96>
	{
		Error_Handler();
 80032ea:	f000 f817 	bl	800331c <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1
 80032ee:	232d      	movs	r3, #45	; 0x2d
 80032f0:	603b      	str	r3, [r7, #0]
			| RCC_PERIPHCLK_USART3 | RCC_PERIPHCLK_UART4 | RCC_PERIPHCLK_I2C1;
	PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_SYSCLK;
 80032f2:	2301      	movs	r3, #1
 80032f4:	60bb      	str	r3, [r7, #8]
	PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80032f6:	2300      	movs	r3, #0
 80032f8:	613b      	str	r3, [r7, #16]
	PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80032fa:	2300      	movs	r3, #0
 80032fc:	617b      	str	r3, [r7, #20]
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80032fe:	2300      	movs	r3, #0
 8003300:	61fb      	str	r3, [r7, #28]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003302:	463b      	mov	r3, r7
 8003304:	4618      	mov	r0, r3
 8003306:	f003 fa21 	bl	800674c <HAL_RCCEx_PeriphCLKConfig>
 800330a:	4603      	mov	r3, r0
 800330c:	2b00      	cmp	r3, #0
 800330e:	d001      	beq.n	8003314 <SystemClock_Config+0xbc>
	{
		Error_Handler();
 8003310:	f000 f804 	bl	800331c <Error_Handler>
	}
}
 8003314:	bf00      	nop
 8003316:	3778      	adds	r7, #120	; 0x78
 8003318:	46bd      	mov	sp, r7
 800331a:	bd80      	pop	{r7, pc}

0800331c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800331c:	b480      	push	{r7}
 800331e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8003320:	bf00      	nop
 8003322:	46bd      	mov	sp, r7
 8003324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003328:	4770      	bx	lr
	...

0800332c <SERIAL_UART1_BytesAvailable>:
uint16_t _UART1_Pos = UART_BUFFER_SIZE;
uint16_t _UART4_Pos = UART_BUFFER_SIZE;
uint8_t _temp;

uint8_t SERIAL_UART1_BytesAvailable()
{
 800332c:	b480      	push	{r7}
 800332e:	af00      	add	r7, sp, #0
	if (_UART1_Pos != DMA1_Channel5->CNDTR)
 8003330:	4b07      	ldr	r3, [pc, #28]	; (8003350 <SERIAL_UART1_BytesAvailable+0x24>)
 8003332:	881b      	ldrh	r3, [r3, #0]
 8003334:	461a      	mov	r2, r3
 8003336:	4b07      	ldr	r3, [pc, #28]	; (8003354 <SERIAL_UART1_BytesAvailable+0x28>)
 8003338:	685b      	ldr	r3, [r3, #4]
 800333a:	429a      	cmp	r2, r3
 800333c:	d001      	beq.n	8003342 <SERIAL_UART1_BytesAvailable+0x16>
		return (255);
 800333e:	23ff      	movs	r3, #255	; 0xff
 8003340:	e000      	b.n	8003344 <SERIAL_UART1_BytesAvailable+0x18>
	else
		return (0);
 8003342:	2300      	movs	r3, #0
}
 8003344:	4618      	mov	r0, r3
 8003346:	46bd      	mov	sp, r7
 8003348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334c:	4770      	bx	lr
 800334e:	bf00      	nop
 8003350:	20000026 	.word	0x20000026
 8003354:	40020058 	.word	0x40020058

08003358 <SERIAL_UART1_GetByte>:

uint8_t SERIAL_UART1_GetByte()
{
 8003358:	b480      	push	{r7}
 800335a:	af00      	add	r7, sp, #0
	_temp = UART1_Buffer[UART_BUFFER_SIZE - _UART1_Pos];
 800335c:	4b0e      	ldr	r3, [pc, #56]	; (8003398 <SERIAL_UART1_GetByte+0x40>)
 800335e:	881b      	ldrh	r3, [r3, #0]
 8003360:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8003364:	4a0d      	ldr	r2, [pc, #52]	; (800339c <SERIAL_UART1_GetByte+0x44>)
 8003366:	5cd2      	ldrb	r2, [r2, r3]
 8003368:	4b0d      	ldr	r3, [pc, #52]	; (80033a0 <SERIAL_UART1_GetByte+0x48>)
 800336a:	701a      	strb	r2, [r3, #0]
	if (_UART1_Pos > 1)
 800336c:	4b0a      	ldr	r3, [pc, #40]	; (8003398 <SERIAL_UART1_GetByte+0x40>)
 800336e:	881b      	ldrh	r3, [r3, #0]
 8003370:	2b01      	cmp	r3, #1
 8003372:	d906      	bls.n	8003382 <SERIAL_UART1_GetByte+0x2a>
		_UART1_Pos--;
 8003374:	4b08      	ldr	r3, [pc, #32]	; (8003398 <SERIAL_UART1_GetByte+0x40>)
 8003376:	881b      	ldrh	r3, [r3, #0]
 8003378:	3b01      	subs	r3, #1
 800337a:	b29a      	uxth	r2, r3
 800337c:	4b06      	ldr	r3, [pc, #24]	; (8003398 <SERIAL_UART1_GetByte+0x40>)
 800337e:	801a      	strh	r2, [r3, #0]
 8003380:	e002      	b.n	8003388 <SERIAL_UART1_GetByte+0x30>
	else
		_UART1_Pos = UART_BUFFER_SIZE;
 8003382:	4b05      	ldr	r3, [pc, #20]	; (8003398 <SERIAL_UART1_GetByte+0x40>)
 8003384:	2280      	movs	r2, #128	; 0x80
 8003386:	801a      	strh	r2, [r3, #0]
	return (_temp);
 8003388:	4b05      	ldr	r3, [pc, #20]	; (80033a0 <SERIAL_UART1_GetByte+0x48>)
 800338a:	781b      	ldrb	r3, [r3, #0]
}
 800338c:	4618      	mov	r0, r3
 800338e:	46bd      	mov	sp, r7
 8003390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003394:	4770      	bx	lr
 8003396:	bf00      	nop
 8003398:	20000026 	.word	0x20000026
 800339c:	2000030c 	.word	0x2000030c
 80033a0:	20000624 	.word	0x20000624

080033a4 <SERIAL_UART4_BytesAvailable>:
{
	_UART1_Pos = DMA1_Channel5->CNDTR;
}

uint8_t SERIAL_UART4_BytesAvailable()
{
 80033a4:	b480      	push	{r7}
 80033a6:	af00      	add	r7, sp, #0
	if (_UART4_Pos != DMA2_Channel3->CNDTR)
 80033a8:	4b07      	ldr	r3, [pc, #28]	; (80033c8 <SERIAL_UART4_BytesAvailable+0x24>)
 80033aa:	881b      	ldrh	r3, [r3, #0]
 80033ac:	461a      	mov	r2, r3
 80033ae:	4b07      	ldr	r3, [pc, #28]	; (80033cc <SERIAL_UART4_BytesAvailable+0x28>)
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	429a      	cmp	r2, r3
 80033b4:	d001      	beq.n	80033ba <SERIAL_UART4_BytesAvailable+0x16>
		return (255);
 80033b6:	23ff      	movs	r3, #255	; 0xff
 80033b8:	e000      	b.n	80033bc <SERIAL_UART4_BytesAvailable+0x18>
	else
		return (0);
 80033ba:	2300      	movs	r3, #0
}
 80033bc:	4618      	mov	r0, r3
 80033be:	46bd      	mov	sp, r7
 80033c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c4:	4770      	bx	lr
 80033c6:	bf00      	nop
 80033c8:	20000028 	.word	0x20000028
 80033cc:	40020430 	.word	0x40020430

080033d0 <SERIAL_UART4_GetByte>:

uint8_t SERIAL_UART4_GetByte()
{
 80033d0:	b480      	push	{r7}
 80033d2:	af00      	add	r7, sp, #0
	_temp = UART4_Buffer[UART_BUFFER_SIZE - _UART4_Pos];
 80033d4:	4b0e      	ldr	r3, [pc, #56]	; (8003410 <SERIAL_UART4_GetByte+0x40>)
 80033d6:	881b      	ldrh	r3, [r3, #0]
 80033d8:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80033dc:	4a0d      	ldr	r2, [pc, #52]	; (8003414 <SERIAL_UART4_GetByte+0x44>)
 80033de:	5cd2      	ldrb	r2, [r2, r3]
 80033e0:	4b0d      	ldr	r3, [pc, #52]	; (8003418 <SERIAL_UART4_GetByte+0x48>)
 80033e2:	701a      	strb	r2, [r3, #0]
	if (_UART4_Pos > 1)
 80033e4:	4b0a      	ldr	r3, [pc, #40]	; (8003410 <SERIAL_UART4_GetByte+0x40>)
 80033e6:	881b      	ldrh	r3, [r3, #0]
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d906      	bls.n	80033fa <SERIAL_UART4_GetByte+0x2a>
		_UART4_Pos--;
 80033ec:	4b08      	ldr	r3, [pc, #32]	; (8003410 <SERIAL_UART4_GetByte+0x40>)
 80033ee:	881b      	ldrh	r3, [r3, #0]
 80033f0:	3b01      	subs	r3, #1
 80033f2:	b29a      	uxth	r2, r3
 80033f4:	4b06      	ldr	r3, [pc, #24]	; (8003410 <SERIAL_UART4_GetByte+0x40>)
 80033f6:	801a      	strh	r2, [r3, #0]
 80033f8:	e002      	b.n	8003400 <SERIAL_UART4_GetByte+0x30>
	else
		_UART4_Pos = UART_BUFFER_SIZE;
 80033fa:	4b05      	ldr	r3, [pc, #20]	; (8003410 <SERIAL_UART4_GetByte+0x40>)
 80033fc:	2280      	movs	r2, #128	; 0x80
 80033fe:	801a      	strh	r2, [r3, #0]
	return (_temp);
 8003400:	4b05      	ldr	r3, [pc, #20]	; (8003418 <SERIAL_UART4_GetByte+0x48>)
 8003402:	781b      	ldrb	r3, [r3, #0]
}
 8003404:	4618      	mov	r0, r3
 8003406:	46bd      	mov	sp, r7
 8003408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340c:	4770      	bx	lr
 800340e:	bf00      	nop
 8003410:	20000028 	.word	0x20000028
 8003414:	200003b0 	.word	0x200003b0
 8003418:	20000624 	.word	0x20000624

0800341c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800341c:	b480      	push	{r7}
 800341e:	b083      	sub	sp, #12
 8003420:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003422:	4a0f      	ldr	r2, [pc, #60]	; (8003460 <HAL_MspInit+0x44>)
 8003424:	4b0e      	ldr	r3, [pc, #56]	; (8003460 <HAL_MspInit+0x44>)
 8003426:	699b      	ldr	r3, [r3, #24]
 8003428:	f043 0301 	orr.w	r3, r3, #1
 800342c:	6193      	str	r3, [r2, #24]
 800342e:	4b0c      	ldr	r3, [pc, #48]	; (8003460 <HAL_MspInit+0x44>)
 8003430:	699b      	ldr	r3, [r3, #24]
 8003432:	f003 0301 	and.w	r3, r3, #1
 8003436:	607b      	str	r3, [r7, #4]
 8003438:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800343a:	4a09      	ldr	r2, [pc, #36]	; (8003460 <HAL_MspInit+0x44>)
 800343c:	4b08      	ldr	r3, [pc, #32]	; (8003460 <HAL_MspInit+0x44>)
 800343e:	69db      	ldr	r3, [r3, #28]
 8003440:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003444:	61d3      	str	r3, [r2, #28]
 8003446:	4b06      	ldr	r3, [pc, #24]	; (8003460 <HAL_MspInit+0x44>)
 8003448:	69db      	ldr	r3, [r3, #28]
 800344a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800344e:	603b      	str	r3, [r7, #0]
 8003450:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003452:	bf00      	nop
 8003454:	370c      	adds	r7, #12
 8003456:	46bd      	mov	sp, r7
 8003458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345c:	4770      	bx	lr
 800345e:	bf00      	nop
 8003460:	40021000 	.word	0x40021000

08003464 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003464:	b480      	push	{r7}
 8003466:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003468:	bf00      	nop
 800346a:	46bd      	mov	sp, r7
 800346c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003470:	4770      	bx	lr

08003472 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003472:	b480      	push	{r7}
 8003474:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003476:	e7fe      	b.n	8003476 <HardFault_Handler+0x4>

08003478 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003478:	b480      	push	{r7}
 800347a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800347c:	e7fe      	b.n	800347c <MemManage_Handler+0x4>

0800347e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800347e:	b480      	push	{r7}
 8003480:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003482:	e7fe      	b.n	8003482 <BusFault_Handler+0x4>

08003484 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003484:	b480      	push	{r7}
 8003486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003488:	e7fe      	b.n	8003488 <UsageFault_Handler+0x4>

0800348a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800348a:	b480      	push	{r7}
 800348c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800348e:	bf00      	nop
 8003490:	46bd      	mov	sp, r7
 8003492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003496:	4770      	bx	lr

08003498 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003498:	b480      	push	{r7}
 800349a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800349c:	bf00      	nop
 800349e:	46bd      	mov	sp, r7
 80034a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a4:	4770      	bx	lr

080034a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80034a6:	b480      	push	{r7}
 80034a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80034aa:	bf00      	nop
 80034ac:	46bd      	mov	sp, r7
 80034ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b2:	4770      	bx	lr

080034b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80034b8:	f000 fc8c 	bl	8003dd4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80034bc:	bf00      	nop
 80034be:	bd80      	pop	{r7, pc}

080034c0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80034c4:	4802      	ldr	r0, [pc, #8]	; (80034d0 <DMA1_Channel2_IRQHandler+0x10>)
 80034c6:	f000 feba 	bl	800423e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80034ca:	bf00      	nop
 80034cc:	bd80      	pop	{r7, pc}
 80034ce:	bf00      	nop
 80034d0:	200007b0 	.word	0x200007b0

080034d4 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80034d8:	4802      	ldr	r0, [pc, #8]	; (80034e4 <DMA1_Channel3_IRQHandler+0x10>)
 80034da:	f000 feb0 	bl	800423e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80034de:	bf00      	nop
 80034e0:	bd80      	pop	{r7, pc}
 80034e2:	bf00      	nop
 80034e4:	200006ec 	.word	0x200006ec

080034e8 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80034ec:	4804      	ldr	r0, [pc, #16]	; (8003500 <DMA1_Channel4_IRQHandler+0x18>)
 80034ee:	f000 fea6 	bl	800423e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */
  HAL_GPIO_TogglePin(GPIOE,GPIO_PIN_9);
 80034f2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80034f6:	4803      	ldr	r0, [pc, #12]	; (8003504 <DMA1_Channel4_IRQHandler+0x1c>)
 80034f8:	f001 f940 	bl	800477c <HAL_GPIO_TogglePin>
  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80034fc:	bf00      	nop
 80034fe:	bd80      	pop	{r7, pc}
 8003500:	200007f4 	.word	0x200007f4
 8003504:	48001000 	.word	0x48001000

08003508 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800350c:	4804      	ldr	r0, [pc, #16]	; (8003520 <DMA1_Channel5_IRQHandler+0x18>)
 800350e:	f000 fe96 	bl	800423e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */
  HAL_GPIO_TogglePin(GPIOE,GPIO_PIN_10);
 8003512:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003516:	4803      	ldr	r0, [pc, #12]	; (8003524 <DMA1_Channel5_IRQHandler+0x1c>)
 8003518:	f001 f930 	bl	800477c <HAL_GPIO_TogglePin>
  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800351c:	bf00      	nop
 800351e:	bd80      	pop	{r7, pc}
 8003520:	20000838 	.word	0x20000838
 8003524:	48001000 	.word	0x48001000

08003528 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 800352c:	4804      	ldr	r0, [pc, #16]	; (8003540 <DMA1_Channel6_IRQHandler+0x18>)
 800352e:	f000 fe86 	bl	800423e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */
  HAL_GPIO_TogglePin(GPIOE,GPIO_PIN_11);
 8003532:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003536:	4803      	ldr	r0, [pc, #12]	; (8003544 <DMA1_Channel6_IRQHandler+0x1c>)
 8003538:	f001 f920 	bl	800477c <HAL_GPIO_TogglePin>
  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800353c:	bf00      	nop
 800353e:	bd80      	pop	{r7, pc}
 8003540:	20000550 	.word	0x20000550
 8003544:	48001000 	.word	0x48001000

08003548 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 800354c:	4804      	ldr	r0, [pc, #16]	; (8003560 <DMA1_Channel7_IRQHandler+0x18>)
 800354e:	f000 fe76 	bl	800423e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */
  HAL_GPIO_TogglePin(GPIOE,GPIO_PIN_12);
 8003552:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003556:	4803      	ldr	r0, [pc, #12]	; (8003564 <DMA1_Channel7_IRQHandler+0x1c>)
 8003558:	f001 f910 	bl	800477c <HAL_GPIO_TogglePin>
  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 800355c:	bf00      	nop
 800355e:	bd80      	pop	{r7, pc}
 8003560:	200005e0 	.word	0x200005e0
 8003564:	48001000 	.word	0x48001000

08003568 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800356c:	4802      	ldr	r0, [pc, #8]	; (8003578 <TIM2_IRQHandler+0x10>)
 800356e:	f003 fb1d 	bl	8006bac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  //MicrosTimer_TIM_IRQHandler();
  /* USER CODE END TIM2_IRQn 1 */
}
 8003572:	bf00      	nop
 8003574:	bd80      	pop	{r7, pc}
 8003576:	bf00      	nop
 8003578:	20000668 	.word	0x20000668

0800357c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003580:	4802      	ldr	r0, [pc, #8]	; (800358c <TIM3_IRQHandler+0x10>)
 8003582:	f003 fb13 	bl	8006bac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003586:	bf00      	nop
 8003588:	bd80      	pop	{r7, pc}
 800358a:	bf00      	nop
 800358c:	20000628 	.word	0x20000628

08003590 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8003594:	4802      	ldr	r0, [pc, #8]	; (80035a0 <I2C1_EV_IRQHandler+0x10>)
 8003596:	f001 fcce 	bl	8004f36 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800359a:	bf00      	nop
 800359c:	bd80      	pop	{r7, pc}
 800359e:	bf00      	nop
 80035a0:	20000594 	.word	0x20000594

080035a4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80035a8:	4802      	ldr	r0, [pc, #8]	; (80035b4 <USART1_IRQHandler+0x10>)
 80035aa:	f004 f8b3 	bl	8007714 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80035ae:	bf00      	nop
 80035b0:	bd80      	pop	{r7, pc}
 80035b2:	bf00      	nop
 80035b4:	2000087c 	.word	0x2000087c

080035b8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80035bc:	4802      	ldr	r0, [pc, #8]	; (80035c8 <USART3_IRQHandler+0x10>)
 80035be:	f004 f8a9 	bl	8007714 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80035c2:	bf00      	nop
 80035c4:	bd80      	pop	{r7, pc}
 80035c6:	bf00      	nop
 80035c8:	20000730 	.word	0x20000730

080035cc <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt / UART4 wake-up interrupt through EXTI line 34.
  */
void UART4_IRQHandler(void)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80035d0:	4802      	ldr	r0, [pc, #8]	; (80035dc <UART4_IRQHandler+0x10>)
 80035d2:	f004 f89f 	bl	8007714 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80035d6:	bf00      	nop
 80035d8:	bd80      	pop	{r7, pc}
 80035da:	bf00      	nop
 80035dc:	200008fc 	.word	0x200008fc

080035e0 <DMA2_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA2 channel3 global interrupt.
  */
void DMA2_Channel3_IRQHandler(void)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */

  /* USER CODE END DMA2_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 80035e4:	4802      	ldr	r0, [pc, #8]	; (80035f0 <DMA2_Channel3_IRQHandler+0x10>)
 80035e6:	f000 fe2a 	bl	800423e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel3_IRQn 1 */

  /* USER CODE END DMA2_Channel3_IRQn 1 */
}
 80035ea:	bf00      	nop
 80035ec:	bd80      	pop	{r7, pc}
 80035ee:	bf00      	nop
 80035f0:	200006a8 	.word	0x200006a8

080035f4 <DMA2_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel5 global interrupt.
  */
void DMA2_Channel5_IRQHandler(void)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel5_IRQn 0 */

  /* USER CODE END DMA2_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 80035f8:	4802      	ldr	r0, [pc, #8]	; (8003604 <DMA2_Channel5_IRQHandler+0x10>)
 80035fa:	f000 fe20 	bl	800423e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel5_IRQn 1 */

  /* USER CODE END DMA2_Channel5_IRQn 1 */
}
 80035fe:	bf00      	nop
 8003600:	bd80      	pop	{r7, pc}
 8003602:	bf00      	nop
 8003604:	2000097c 	.word	0x2000097c

08003608 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b084      	sub	sp, #16
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003610:	4b11      	ldr	r3, [pc, #68]	; (8003658 <_sbrk+0x50>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d102      	bne.n	800361e <_sbrk+0x16>
		heap_end = &end;
 8003618:	4b0f      	ldr	r3, [pc, #60]	; (8003658 <_sbrk+0x50>)
 800361a:	4a10      	ldr	r2, [pc, #64]	; (800365c <_sbrk+0x54>)
 800361c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800361e:	4b0e      	ldr	r3, [pc, #56]	; (8003658 <_sbrk+0x50>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8003624:	4b0c      	ldr	r3, [pc, #48]	; (8003658 <_sbrk+0x50>)
 8003626:	681a      	ldr	r2, [r3, #0]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	4413      	add	r3, r2
 800362c:	466a      	mov	r2, sp
 800362e:	4293      	cmp	r3, r2
 8003630:	d907      	bls.n	8003642 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8003632:	f004 fead 	bl	8008390 <__errno>
 8003636:	4602      	mov	r2, r0
 8003638:	230c      	movs	r3, #12
 800363a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800363c:	f04f 33ff 	mov.w	r3, #4294967295
 8003640:	e006      	b.n	8003650 <_sbrk+0x48>
	}

	heap_end += incr;
 8003642:	4b05      	ldr	r3, [pc, #20]	; (8003658 <_sbrk+0x50>)
 8003644:	681a      	ldr	r2, [r3, #0]
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	4413      	add	r3, r2
 800364a:	4a03      	ldr	r2, [pc, #12]	; (8003658 <_sbrk+0x50>)
 800364c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800364e:	68fb      	ldr	r3, [r7, #12]
}
 8003650:	4618      	mov	r0, r3
 8003652:	3710      	adds	r7, #16
 8003654:	46bd      	mov	sp, r7
 8003656:	bd80      	pop	{r7, pc}
 8003658:	20000228 	.word	0x20000228
 800365c:	200009c8 	.word	0x200009c8

08003660 <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003660:	b480      	push	{r7}
 8003662:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003664:	4a1f      	ldr	r2, [pc, #124]	; (80036e4 <SystemInit+0x84>)
 8003666:	4b1f      	ldr	r3, [pc, #124]	; (80036e4 <SystemInit+0x84>)
 8003668:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800366c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003670:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8003674:	4a1c      	ldr	r2, [pc, #112]	; (80036e8 <SystemInit+0x88>)
 8003676:	4b1c      	ldr	r3, [pc, #112]	; (80036e8 <SystemInit+0x88>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f043 0301 	orr.w	r3, r3, #1
 800367e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8003680:	4919      	ldr	r1, [pc, #100]	; (80036e8 <SystemInit+0x88>)
 8003682:	4b19      	ldr	r3, [pc, #100]	; (80036e8 <SystemInit+0x88>)
 8003684:	685a      	ldr	r2, [r3, #4]
 8003686:	4b19      	ldr	r3, [pc, #100]	; (80036ec <SystemInit+0x8c>)
 8003688:	4013      	ands	r3, r2
 800368a:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800368c:	4a16      	ldr	r2, [pc, #88]	; (80036e8 <SystemInit+0x88>)
 800368e:	4b16      	ldr	r3, [pc, #88]	; (80036e8 <SystemInit+0x88>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003696:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800369a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800369c:	4a12      	ldr	r2, [pc, #72]	; (80036e8 <SystemInit+0x88>)
 800369e:	4b12      	ldr	r3, [pc, #72]	; (80036e8 <SystemInit+0x88>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80036a6:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80036a8:	4a0f      	ldr	r2, [pc, #60]	; (80036e8 <SystemInit+0x88>)
 80036aa:	4b0f      	ldr	r3, [pc, #60]	; (80036e8 <SystemInit+0x88>)
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80036b2:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 80036b4:	4a0c      	ldr	r2, [pc, #48]	; (80036e8 <SystemInit+0x88>)
 80036b6:	4b0c      	ldr	r3, [pc, #48]	; (80036e8 <SystemInit+0x88>)
 80036b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036ba:	f023 030f 	bic.w	r3, r3, #15
 80036be:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 80036c0:	4909      	ldr	r1, [pc, #36]	; (80036e8 <SystemInit+0x88>)
 80036c2:	4b09      	ldr	r3, [pc, #36]	; (80036e8 <SystemInit+0x88>)
 80036c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036c6:	4b0a      	ldr	r3, [pc, #40]	; (80036f0 <SystemInit+0x90>)
 80036c8:	4013      	ands	r3, r2
 80036ca:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 80036cc:	4b06      	ldr	r3, [pc, #24]	; (80036e8 <SystemInit+0x88>)
 80036ce:	2200      	movs	r2, #0
 80036d0:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80036d2:	4b04      	ldr	r3, [pc, #16]	; (80036e4 <SystemInit+0x84>)
 80036d4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80036d8:	609a      	str	r2, [r3, #8]
#endif
}
 80036da:	bf00      	nop
 80036dc:	46bd      	mov	sp, r7
 80036de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e2:	4770      	bx	lr
 80036e4:	e000ed00 	.word	0xe000ed00
 80036e8:	40021000 	.word	0x40021000
 80036ec:	f87fc00c 	.word	0xf87fc00c
 80036f0:	ff00fccc 	.word	0xff00fccc

080036f4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b088      	sub	sp, #32
 80036f8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80036fa:	f107 0310 	add.w	r3, r7, #16
 80036fe:	2200      	movs	r2, #0
 8003700:	601a      	str	r2, [r3, #0]
 8003702:	605a      	str	r2, [r3, #4]
 8003704:	609a      	str	r2, [r3, #8]
 8003706:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003708:	1d3b      	adds	r3, r7, #4
 800370a:	2200      	movs	r2, #0
 800370c:	601a      	str	r2, [r3, #0]
 800370e:	605a      	str	r2, [r3, #4]
 8003710:	609a      	str	r2, [r3, #8]

  htim2.Instance = TIM2;
 8003712:	4b1e      	ldr	r3, [pc, #120]	; (800378c <MX_TIM2_Init+0x98>)
 8003714:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003718:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8;
 800371a:	4b1c      	ldr	r3, [pc, #112]	; (800378c <MX_TIM2_Init+0x98>)
 800371c:	2208      	movs	r2, #8
 800371e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003720:	4b1a      	ldr	r3, [pc, #104]	; (800378c <MX_TIM2_Init+0x98>)
 8003722:	2200      	movs	r2, #0
 8003724:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8003726:	4b19      	ldr	r3, [pc, #100]	; (800378c <MX_TIM2_Init+0x98>)
 8003728:	f04f 32ff 	mov.w	r2, #4294967295
 800372c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800372e:	4b17      	ldr	r3, [pc, #92]	; (800378c <MX_TIM2_Init+0x98>)
 8003730:	2200      	movs	r2, #0
 8003732:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003734:	4b15      	ldr	r3, [pc, #84]	; (800378c <MX_TIM2_Init+0x98>)
 8003736:	2200      	movs	r2, #0
 8003738:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800373a:	4814      	ldr	r0, [pc, #80]	; (800378c <MX_TIM2_Init+0x98>)
 800373c:	f003 f9b6 	bl	8006aac <HAL_TIM_Base_Init>
 8003740:	4603      	mov	r3, r0
 8003742:	2b00      	cmp	r3, #0
 8003744:	d001      	beq.n	800374a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8003746:	f7ff fde9 	bl	800331c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800374a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800374e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003750:	f107 0310 	add.w	r3, r7, #16
 8003754:	4619      	mov	r1, r3
 8003756:	480d      	ldr	r0, [pc, #52]	; (800378c <MX_TIM2_Init+0x98>)
 8003758:	f003 fb47 	bl	8006dea <HAL_TIM_ConfigClockSource>
 800375c:	4603      	mov	r3, r0
 800375e:	2b00      	cmp	r3, #0
 8003760:	d001      	beq.n	8003766 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8003762:	f7ff fddb 	bl	800331c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003766:	2300      	movs	r3, #0
 8003768:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800376a:	2300      	movs	r3, #0
 800376c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800376e:	1d3b      	adds	r3, r7, #4
 8003770:	4619      	mov	r1, r3
 8003772:	4806      	ldr	r0, [pc, #24]	; (800378c <MX_TIM2_Init+0x98>)
 8003774:	f003 fd4e 	bl	8007214 <HAL_TIMEx_MasterConfigSynchronization>
 8003778:	4603      	mov	r3, r0
 800377a:	2b00      	cmp	r3, #0
 800377c:	d001      	beq.n	8003782 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800377e:	f7ff fdcd 	bl	800331c <Error_Handler>
  }

}
 8003782:	bf00      	nop
 8003784:	3720      	adds	r7, #32
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}
 800378a:	bf00      	nop
 800378c:	20000668 	.word	0x20000668

08003790 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b088      	sub	sp, #32
 8003794:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003796:	f107 0310 	add.w	r3, r7, #16
 800379a:	2200      	movs	r2, #0
 800379c:	601a      	str	r2, [r3, #0]
 800379e:	605a      	str	r2, [r3, #4]
 80037a0:	609a      	str	r2, [r3, #8]
 80037a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80037a4:	1d3b      	adds	r3, r7, #4
 80037a6:	2200      	movs	r2, #0
 80037a8:	601a      	str	r2, [r3, #0]
 80037aa:	605a      	str	r2, [r3, #4]
 80037ac:	609a      	str	r2, [r3, #8]

  htim3.Instance = TIM3;
 80037ae:	4b1d      	ldr	r3, [pc, #116]	; (8003824 <MX_TIM3_Init+0x94>)
 80037b0:	4a1d      	ldr	r2, [pc, #116]	; (8003828 <MX_TIM3_Init+0x98>)
 80037b2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 80037b4:	4b1b      	ldr	r3, [pc, #108]	; (8003824 <MX_TIM3_Init+0x94>)
 80037b6:	2247      	movs	r2, #71	; 0x47
 80037b8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037ba:	4b1a      	ldr	r3, [pc, #104]	; (8003824 <MX_TIM3_Init+0x94>)
 80037bc:	2200      	movs	r2, #0
 80037be:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4999;
 80037c0:	4b18      	ldr	r3, [pc, #96]	; (8003824 <MX_TIM3_Init+0x94>)
 80037c2:	f241 3287 	movw	r2, #4999	; 0x1387
 80037c6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80037c8:	4b16      	ldr	r3, [pc, #88]	; (8003824 <MX_TIM3_Init+0x94>)
 80037ca:	2200      	movs	r2, #0
 80037cc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037ce:	4b15      	ldr	r3, [pc, #84]	; (8003824 <MX_TIM3_Init+0x94>)
 80037d0:	2200      	movs	r2, #0
 80037d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80037d4:	4813      	ldr	r0, [pc, #76]	; (8003824 <MX_TIM3_Init+0x94>)
 80037d6:	f003 f969 	bl	8006aac <HAL_TIM_Base_Init>
 80037da:	4603      	mov	r3, r0
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d001      	beq.n	80037e4 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80037e0:	f7ff fd9c 	bl	800331c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80037e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80037e8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80037ea:	f107 0310 	add.w	r3, r7, #16
 80037ee:	4619      	mov	r1, r3
 80037f0:	480c      	ldr	r0, [pc, #48]	; (8003824 <MX_TIM3_Init+0x94>)
 80037f2:	f003 fafa 	bl	8006dea <HAL_TIM_ConfigClockSource>
 80037f6:	4603      	mov	r3, r0
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d001      	beq.n	8003800 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80037fc:	f7ff fd8e 	bl	800331c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003800:	2300      	movs	r3, #0
 8003802:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003804:	2300      	movs	r3, #0
 8003806:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003808:	1d3b      	adds	r3, r7, #4
 800380a:	4619      	mov	r1, r3
 800380c:	4805      	ldr	r0, [pc, #20]	; (8003824 <MX_TIM3_Init+0x94>)
 800380e:	f003 fd01 	bl	8007214 <HAL_TIMEx_MasterConfigSynchronization>
 8003812:	4603      	mov	r3, r0
 8003814:	2b00      	cmp	r3, #0
 8003816:	d001      	beq.n	800381c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8003818:	f7ff fd80 	bl	800331c <Error_Handler>
  }

}
 800381c:	bf00      	nop
 800381e:	3720      	adds	r7, #32
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}
 8003824:	20000628 	.word	0x20000628
 8003828:	40000400 	.word	0x40000400

0800382c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b084      	sub	sp, #16
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800383c:	d114      	bne.n	8003868 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800383e:	4a19      	ldr	r2, [pc, #100]	; (80038a4 <HAL_TIM_Base_MspInit+0x78>)
 8003840:	4b18      	ldr	r3, [pc, #96]	; (80038a4 <HAL_TIM_Base_MspInit+0x78>)
 8003842:	69db      	ldr	r3, [r3, #28]
 8003844:	f043 0301 	orr.w	r3, r3, #1
 8003848:	61d3      	str	r3, [r2, #28]
 800384a:	4b16      	ldr	r3, [pc, #88]	; (80038a4 <HAL_TIM_Base_MspInit+0x78>)
 800384c:	69db      	ldr	r3, [r3, #28]
 800384e:	f003 0301 	and.w	r3, r3, #1
 8003852:	60fb      	str	r3, [r7, #12]
 8003854:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003856:	2200      	movs	r2, #0
 8003858:	2100      	movs	r1, #0
 800385a:	201c      	movs	r0, #28
 800385c:	f000 fbd5 	bl	800400a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003860:	201c      	movs	r0, #28
 8003862:	f000 fbee 	bl	8004042 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8003866:	e018      	b.n	800389a <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM3)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a0e      	ldr	r2, [pc, #56]	; (80038a8 <HAL_TIM_Base_MspInit+0x7c>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d113      	bne.n	800389a <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003872:	4a0c      	ldr	r2, [pc, #48]	; (80038a4 <HAL_TIM_Base_MspInit+0x78>)
 8003874:	4b0b      	ldr	r3, [pc, #44]	; (80038a4 <HAL_TIM_Base_MspInit+0x78>)
 8003876:	69db      	ldr	r3, [r3, #28]
 8003878:	f043 0302 	orr.w	r3, r3, #2
 800387c:	61d3      	str	r3, [r2, #28]
 800387e:	4b09      	ldr	r3, [pc, #36]	; (80038a4 <HAL_TIM_Base_MspInit+0x78>)
 8003880:	69db      	ldr	r3, [r3, #28]
 8003882:	f003 0302 	and.w	r3, r3, #2
 8003886:	60bb      	str	r3, [r7, #8]
 8003888:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800388a:	2200      	movs	r2, #0
 800388c:	2100      	movs	r1, #0
 800388e:	201d      	movs	r0, #29
 8003890:	f000 fbbb 	bl	800400a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003894:	201d      	movs	r0, #29
 8003896:	f000 fbd4 	bl	8004042 <HAL_NVIC_EnableIRQ>
}
 800389a:	bf00      	nop
 800389c:	3710      	adds	r7, #16
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}
 80038a2:	bf00      	nop
 80038a4:	40021000 	.word	0x40021000
 80038a8:	40000400 	.word	0x40000400

080038ac <MX_UART4_Init>:
DMA_HandleTypeDef hdma_usart3_rx;
DMA_HandleTypeDef hdma_usart3_tx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	af00      	add	r7, sp, #0

  huart4.Instance = UART4;
 80038b0:	4b13      	ldr	r3, [pc, #76]	; (8003900 <MX_UART4_Init+0x54>)
 80038b2:	4a14      	ldr	r2, [pc, #80]	; (8003904 <MX_UART4_Init+0x58>)
 80038b4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 1000000;
 80038b6:	4b12      	ldr	r3, [pc, #72]	; (8003900 <MX_UART4_Init+0x54>)
 80038b8:	4a13      	ldr	r2, [pc, #76]	; (8003908 <MX_UART4_Init+0x5c>)
 80038ba:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80038bc:	4b10      	ldr	r3, [pc, #64]	; (8003900 <MX_UART4_Init+0x54>)
 80038be:	2200      	movs	r2, #0
 80038c0:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80038c2:	4b0f      	ldr	r3, [pc, #60]	; (8003900 <MX_UART4_Init+0x54>)
 80038c4:	2200      	movs	r2, #0
 80038c6:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80038c8:	4b0d      	ldr	r3, [pc, #52]	; (8003900 <MX_UART4_Init+0x54>)
 80038ca:	2200      	movs	r2, #0
 80038cc:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80038ce:	4b0c      	ldr	r3, [pc, #48]	; (8003900 <MX_UART4_Init+0x54>)
 80038d0:	220c      	movs	r2, #12
 80038d2:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80038d4:	4b0a      	ldr	r3, [pc, #40]	; (8003900 <MX_UART4_Init+0x54>)
 80038d6:	2200      	movs	r2, #0
 80038d8:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80038da:	4b09      	ldr	r3, [pc, #36]	; (8003900 <MX_UART4_Init+0x54>)
 80038dc:	2200      	movs	r2, #0
 80038de:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80038e0:	4b07      	ldr	r3, [pc, #28]	; (8003900 <MX_UART4_Init+0x54>)
 80038e2:	2200      	movs	r2, #0
 80038e4:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80038e6:	4b06      	ldr	r3, [pc, #24]	; (8003900 <MX_UART4_Init+0x54>)
 80038e8:	2200      	movs	r2, #0
 80038ea:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80038ec:	4804      	ldr	r0, [pc, #16]	; (8003900 <MX_UART4_Init+0x54>)
 80038ee:	f003 fd2f 	bl	8007350 <HAL_UART_Init>
 80038f2:	4603      	mov	r3, r0
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d001      	beq.n	80038fc <MX_UART4_Init+0x50>
  {
    Error_Handler();
 80038f8:	f7ff fd10 	bl	800331c <Error_Handler>
  }

}
 80038fc:	bf00      	nop
 80038fe:	bd80      	pop	{r7, pc}
 8003900:	200008fc 	.word	0x200008fc
 8003904:	40004c00 	.word	0x40004c00
 8003908:	000f4240 	.word	0x000f4240

0800390c <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8003910:	4b13      	ldr	r3, [pc, #76]	; (8003960 <MX_USART1_UART_Init+0x54>)
 8003912:	4a14      	ldr	r2, [pc, #80]	; (8003964 <MX_USART1_UART_Init+0x58>)
 8003914:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 1000000;
 8003916:	4b12      	ldr	r3, [pc, #72]	; (8003960 <MX_USART1_UART_Init+0x54>)
 8003918:	4a13      	ldr	r2, [pc, #76]	; (8003968 <MX_USART1_UART_Init+0x5c>)
 800391a:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800391c:	4b10      	ldr	r3, [pc, #64]	; (8003960 <MX_USART1_UART_Init+0x54>)
 800391e:	2200      	movs	r2, #0
 8003920:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003922:	4b0f      	ldr	r3, [pc, #60]	; (8003960 <MX_USART1_UART_Init+0x54>)
 8003924:	2200      	movs	r2, #0
 8003926:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003928:	4b0d      	ldr	r3, [pc, #52]	; (8003960 <MX_USART1_UART_Init+0x54>)
 800392a:	2200      	movs	r2, #0
 800392c:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800392e:	4b0c      	ldr	r3, [pc, #48]	; (8003960 <MX_USART1_UART_Init+0x54>)
 8003930:	220c      	movs	r2, #12
 8003932:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003934:	4b0a      	ldr	r3, [pc, #40]	; (8003960 <MX_USART1_UART_Init+0x54>)
 8003936:	2200      	movs	r2, #0
 8003938:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800393a:	4b09      	ldr	r3, [pc, #36]	; (8003960 <MX_USART1_UART_Init+0x54>)
 800393c:	2200      	movs	r2, #0
 800393e:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003940:	4b07      	ldr	r3, [pc, #28]	; (8003960 <MX_USART1_UART_Init+0x54>)
 8003942:	2200      	movs	r2, #0
 8003944:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003946:	4b06      	ldr	r3, [pc, #24]	; (8003960 <MX_USART1_UART_Init+0x54>)
 8003948:	2200      	movs	r2, #0
 800394a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800394c:	4804      	ldr	r0, [pc, #16]	; (8003960 <MX_USART1_UART_Init+0x54>)
 800394e:	f003 fcff 	bl	8007350 <HAL_UART_Init>
 8003952:	4603      	mov	r3, r0
 8003954:	2b00      	cmp	r3, #0
 8003956:	d001      	beq.n	800395c <MX_USART1_UART_Init+0x50>
  {
    Error_Handler();
 8003958:	f7ff fce0 	bl	800331c <Error_Handler>
  }

}
 800395c:	bf00      	nop
 800395e:	bd80      	pop	{r7, pc}
 8003960:	2000087c 	.word	0x2000087c
 8003964:	40013800 	.word	0x40013800
 8003968:	000f4240 	.word	0x000f4240

0800396c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8003970:	4b13      	ldr	r3, [pc, #76]	; (80039c0 <MX_USART3_UART_Init+0x54>)
 8003972:	4a14      	ldr	r2, [pc, #80]	; (80039c4 <MX_USART3_UART_Init+0x58>)
 8003974:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 1000000;
 8003976:	4b12      	ldr	r3, [pc, #72]	; (80039c0 <MX_USART3_UART_Init+0x54>)
 8003978:	4a13      	ldr	r2, [pc, #76]	; (80039c8 <MX_USART3_UART_Init+0x5c>)
 800397a:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800397c:	4b10      	ldr	r3, [pc, #64]	; (80039c0 <MX_USART3_UART_Init+0x54>)
 800397e:	2200      	movs	r2, #0
 8003980:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003982:	4b0f      	ldr	r3, [pc, #60]	; (80039c0 <MX_USART3_UART_Init+0x54>)
 8003984:	2200      	movs	r2, #0
 8003986:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003988:	4b0d      	ldr	r3, [pc, #52]	; (80039c0 <MX_USART3_UART_Init+0x54>)
 800398a:	2200      	movs	r2, #0
 800398c:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800398e:	4b0c      	ldr	r3, [pc, #48]	; (80039c0 <MX_USART3_UART_Init+0x54>)
 8003990:	220c      	movs	r2, #12
 8003992:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003994:	4b0a      	ldr	r3, [pc, #40]	; (80039c0 <MX_USART3_UART_Init+0x54>)
 8003996:	2200      	movs	r2, #0
 8003998:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800399a:	4b09      	ldr	r3, [pc, #36]	; (80039c0 <MX_USART3_UART_Init+0x54>)
 800399c:	2200      	movs	r2, #0
 800399e:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80039a0:	4b07      	ldr	r3, [pc, #28]	; (80039c0 <MX_USART3_UART_Init+0x54>)
 80039a2:	2200      	movs	r2, #0
 80039a4:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80039a6:	4b06      	ldr	r3, [pc, #24]	; (80039c0 <MX_USART3_UART_Init+0x54>)
 80039a8:	2200      	movs	r2, #0
 80039aa:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80039ac:	4804      	ldr	r0, [pc, #16]	; (80039c0 <MX_USART3_UART_Init+0x54>)
 80039ae:	f003 fccf 	bl	8007350 <HAL_UART_Init>
 80039b2:	4603      	mov	r3, r0
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d001      	beq.n	80039bc <MX_USART3_UART_Init+0x50>
  {
    Error_Handler();
 80039b8:	f7ff fcb0 	bl	800331c <Error_Handler>
  }

}
 80039bc:	bf00      	nop
 80039be:	bd80      	pop	{r7, pc}
 80039c0:	20000730 	.word	0x20000730
 80039c4:	40004800 	.word	0x40004800
 80039c8:	000f4240 	.word	0x000f4240

080039cc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b08e      	sub	sp, #56	; 0x38
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80039d8:	2200      	movs	r2, #0
 80039da:	601a      	str	r2, [r3, #0]
 80039dc:	605a      	str	r2, [r3, #4]
 80039de:	609a      	str	r2, [r3, #8]
 80039e0:	60da      	str	r2, [r3, #12]
 80039e2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a81      	ldr	r2, [pc, #516]	; (8003bf0 <HAL_UART_MspInit+0x224>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d17d      	bne.n	8003aea <HAL_UART_MspInit+0x11e>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80039ee:	4a81      	ldr	r2, [pc, #516]	; (8003bf4 <HAL_UART_MspInit+0x228>)
 80039f0:	4b80      	ldr	r3, [pc, #512]	; (8003bf4 <HAL_UART_MspInit+0x228>)
 80039f2:	69db      	ldr	r3, [r3, #28]
 80039f4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80039f8:	61d3      	str	r3, [r2, #28]
 80039fa:	4b7e      	ldr	r3, [pc, #504]	; (8003bf4 <HAL_UART_MspInit+0x228>)
 80039fc:	69db      	ldr	r3, [r3, #28]
 80039fe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a02:	623b      	str	r3, [r7, #32]
 8003a04:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a06:	4a7b      	ldr	r2, [pc, #492]	; (8003bf4 <HAL_UART_MspInit+0x228>)
 8003a08:	4b7a      	ldr	r3, [pc, #488]	; (8003bf4 <HAL_UART_MspInit+0x228>)
 8003a0a:	695b      	ldr	r3, [r3, #20]
 8003a0c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003a10:	6153      	str	r3, [r2, #20]
 8003a12:	4b78      	ldr	r3, [pc, #480]	; (8003bf4 <HAL_UART_MspInit+0x228>)
 8003a14:	695b      	ldr	r3, [r3, #20]
 8003a16:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a1a:	61fb      	str	r3, [r7, #28]
 8003a1c:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration    
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003a1e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003a22:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a24:	2302      	movs	r3, #2
 8003a26:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a28:	2300      	movs	r3, #0
 8003a2a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003a2c:	2303      	movs	r3, #3
 8003a2e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 8003a30:	2305      	movs	r3, #5
 8003a32:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a34:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003a38:	4619      	mov	r1, r3
 8003a3a:	486f      	ldr	r0, [pc, #444]	; (8003bf8 <HAL_UART_MspInit+0x22c>)
 8003a3c:	f000 fd0c 	bl	8004458 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA2_Channel3;
 8003a40:	4b6e      	ldr	r3, [pc, #440]	; (8003bfc <HAL_UART_MspInit+0x230>)
 8003a42:	4a6f      	ldr	r2, [pc, #444]	; (8003c00 <HAL_UART_MspInit+0x234>)
 8003a44:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003a46:	4b6d      	ldr	r3, [pc, #436]	; (8003bfc <HAL_UART_MspInit+0x230>)
 8003a48:	2200      	movs	r2, #0
 8003a4a:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003a4c:	4b6b      	ldr	r3, [pc, #428]	; (8003bfc <HAL_UART_MspInit+0x230>)
 8003a4e:	2200      	movs	r2, #0
 8003a50:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003a52:	4b6a      	ldr	r3, [pc, #424]	; (8003bfc <HAL_UART_MspInit+0x230>)
 8003a54:	2280      	movs	r2, #128	; 0x80
 8003a56:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003a58:	4b68      	ldr	r3, [pc, #416]	; (8003bfc <HAL_UART_MspInit+0x230>)
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003a5e:	4b67      	ldr	r3, [pc, #412]	; (8003bfc <HAL_UART_MspInit+0x230>)
 8003a60:	2200      	movs	r2, #0
 8003a62:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 8003a64:	4b65      	ldr	r3, [pc, #404]	; (8003bfc <HAL_UART_MspInit+0x230>)
 8003a66:	2220      	movs	r2, #32
 8003a68:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003a6a:	4b64      	ldr	r3, [pc, #400]	; (8003bfc <HAL_UART_MspInit+0x230>)
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8003a70:	4862      	ldr	r0, [pc, #392]	; (8003bfc <HAL_UART_MspInit+0x230>)
 8003a72:	f000 fb00 	bl	8004076 <HAL_DMA_Init>
 8003a76:	4603      	mov	r3, r0
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d001      	beq.n	8003a80 <HAL_UART_MspInit+0xb4>
    {
      Error_Handler();
 8003a7c:	f7ff fc4e 	bl	800331c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart4_rx);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	4a5e      	ldr	r2, [pc, #376]	; (8003bfc <HAL_UART_MspInit+0x230>)
 8003a84:	66da      	str	r2, [r3, #108]	; 0x6c
 8003a86:	4a5d      	ldr	r2, [pc, #372]	; (8003bfc <HAL_UART_MspInit+0x230>)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6253      	str	r3, [r2, #36]	; 0x24

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA2_Channel5;
 8003a8c:	4b5d      	ldr	r3, [pc, #372]	; (8003c04 <HAL_UART_MspInit+0x238>)
 8003a8e:	4a5e      	ldr	r2, [pc, #376]	; (8003c08 <HAL_UART_MspInit+0x23c>)
 8003a90:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003a92:	4b5c      	ldr	r3, [pc, #368]	; (8003c04 <HAL_UART_MspInit+0x238>)
 8003a94:	2210      	movs	r2, #16
 8003a96:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003a98:	4b5a      	ldr	r3, [pc, #360]	; (8003c04 <HAL_UART_MspInit+0x238>)
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003a9e:	4b59      	ldr	r3, [pc, #356]	; (8003c04 <HAL_UART_MspInit+0x238>)
 8003aa0:	2280      	movs	r2, #128	; 0x80
 8003aa2:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003aa4:	4b57      	ldr	r3, [pc, #348]	; (8003c04 <HAL_UART_MspInit+0x238>)
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003aaa:	4b56      	ldr	r3, [pc, #344]	; (8003c04 <HAL_UART_MspInit+0x238>)
 8003aac:	2200      	movs	r2, #0
 8003aae:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 8003ab0:	4b54      	ldr	r3, [pc, #336]	; (8003c04 <HAL_UART_MspInit+0x238>)
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003ab6:	4b53      	ldr	r3, [pc, #332]	; (8003c04 <HAL_UART_MspInit+0x238>)
 8003ab8:	2200      	movs	r2, #0
 8003aba:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8003abc:	4851      	ldr	r0, [pc, #324]	; (8003c04 <HAL_UART_MspInit+0x238>)
 8003abe:	f000 fada 	bl	8004076 <HAL_DMA_Init>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d001      	beq.n	8003acc <HAL_UART_MspInit+0x100>
    {
      Error_Handler();
 8003ac8:	f7ff fc28 	bl	800331c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart4_tx);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	4a4d      	ldr	r2, [pc, #308]	; (8003c04 <HAL_UART_MspInit+0x238>)
 8003ad0:	669a      	str	r2, [r3, #104]	; 0x68
 8003ad2:	4a4c      	ldr	r2, [pc, #304]	; (8003c04 <HAL_UART_MspInit+0x238>)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6253      	str	r3, [r2, #36]	; 0x24

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8003ad8:	2200      	movs	r2, #0
 8003ada:	2100      	movs	r1, #0
 8003adc:	2034      	movs	r0, #52	; 0x34
 8003ade:	f000 fa94 	bl	800400a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8003ae2:	2034      	movs	r0, #52	; 0x34
 8003ae4:	f000 faad 	bl	8004042 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8003ae8:	e11c      	b.n	8003d24 <HAL_UART_MspInit+0x358>
  else if(uartHandle->Instance==USART1)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a47      	ldr	r2, [pc, #284]	; (8003c0c <HAL_UART_MspInit+0x240>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	f040 8095 	bne.w	8003c20 <HAL_UART_MspInit+0x254>
    __HAL_RCC_USART1_CLK_ENABLE();
 8003af6:	4a3f      	ldr	r2, [pc, #252]	; (8003bf4 <HAL_UART_MspInit+0x228>)
 8003af8:	4b3e      	ldr	r3, [pc, #248]	; (8003bf4 <HAL_UART_MspInit+0x228>)
 8003afa:	699b      	ldr	r3, [r3, #24]
 8003afc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b00:	6193      	str	r3, [r2, #24]
 8003b02:	4b3c      	ldr	r3, [pc, #240]	; (8003bf4 <HAL_UART_MspInit+0x228>)
 8003b04:	699b      	ldr	r3, [r3, #24]
 8003b06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b0a:	61bb      	str	r3, [r7, #24]
 8003b0c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b0e:	4a39      	ldr	r2, [pc, #228]	; (8003bf4 <HAL_UART_MspInit+0x228>)
 8003b10:	4b38      	ldr	r3, [pc, #224]	; (8003bf4 <HAL_UART_MspInit+0x228>)
 8003b12:	695b      	ldr	r3, [r3, #20]
 8003b14:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003b18:	6153      	str	r3, [r2, #20]
 8003b1a:	4b36      	ldr	r3, [pc, #216]	; (8003bf4 <HAL_UART_MspInit+0x228>)
 8003b1c:	695b      	ldr	r3, [r3, #20]
 8003b1e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003b22:	617b      	str	r3, [r7, #20]
 8003b24:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003b26:	2330      	movs	r3, #48	; 0x30
 8003b28:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b2a:	2302      	movs	r3, #2
 8003b2c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003b32:	2303      	movs	r3, #3
 8003b34:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003b36:	2307      	movs	r3, #7
 8003b38:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003b3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003b3e:	4619      	mov	r1, r3
 8003b40:	482d      	ldr	r0, [pc, #180]	; (8003bf8 <HAL_UART_MspInit+0x22c>)
 8003b42:	f000 fc89 	bl	8004458 <HAL_GPIO_Init>
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8003b46:	4b32      	ldr	r3, [pc, #200]	; (8003c10 <HAL_UART_MspInit+0x244>)
 8003b48:	4a32      	ldr	r2, [pc, #200]	; (8003c14 <HAL_UART_MspInit+0x248>)
 8003b4a:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003b4c:	4b30      	ldr	r3, [pc, #192]	; (8003c10 <HAL_UART_MspInit+0x244>)
 8003b4e:	2210      	movs	r2, #16
 8003b50:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b52:	4b2f      	ldr	r3, [pc, #188]	; (8003c10 <HAL_UART_MspInit+0x244>)
 8003b54:	2200      	movs	r2, #0
 8003b56:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003b58:	4b2d      	ldr	r3, [pc, #180]	; (8003c10 <HAL_UART_MspInit+0x244>)
 8003b5a:	2280      	movs	r2, #128	; 0x80
 8003b5c:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003b5e:	4b2c      	ldr	r3, [pc, #176]	; (8003c10 <HAL_UART_MspInit+0x244>)
 8003b60:	2200      	movs	r2, #0
 8003b62:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003b64:	4b2a      	ldr	r3, [pc, #168]	; (8003c10 <HAL_UART_MspInit+0x244>)
 8003b66:	2200      	movs	r2, #0
 8003b68:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003b6a:	4b29      	ldr	r3, [pc, #164]	; (8003c10 <HAL_UART_MspInit+0x244>)
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003b70:	4b27      	ldr	r3, [pc, #156]	; (8003c10 <HAL_UART_MspInit+0x244>)
 8003b72:	2200      	movs	r2, #0
 8003b74:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003b76:	4826      	ldr	r0, [pc, #152]	; (8003c10 <HAL_UART_MspInit+0x244>)
 8003b78:	f000 fa7d 	bl	8004076 <HAL_DMA_Init>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d001      	beq.n	8003b86 <HAL_UART_MspInit+0x1ba>
      Error_Handler();
 8003b82:	f7ff fbcb 	bl	800331c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	4a21      	ldr	r2, [pc, #132]	; (8003c10 <HAL_UART_MspInit+0x244>)
 8003b8a:	669a      	str	r2, [r3, #104]	; 0x68
 8003b8c:	4a20      	ldr	r2, [pc, #128]	; (8003c10 <HAL_UART_MspInit+0x244>)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8003b92:	4b21      	ldr	r3, [pc, #132]	; (8003c18 <HAL_UART_MspInit+0x24c>)
 8003b94:	4a21      	ldr	r2, [pc, #132]	; (8003c1c <HAL_UART_MspInit+0x250>)
 8003b96:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003b98:	4b1f      	ldr	r3, [pc, #124]	; (8003c18 <HAL_UART_MspInit+0x24c>)
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b9e:	4b1e      	ldr	r3, [pc, #120]	; (8003c18 <HAL_UART_MspInit+0x24c>)
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003ba4:	4b1c      	ldr	r3, [pc, #112]	; (8003c18 <HAL_UART_MspInit+0x24c>)
 8003ba6:	2280      	movs	r2, #128	; 0x80
 8003ba8:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003baa:	4b1b      	ldr	r3, [pc, #108]	; (8003c18 <HAL_UART_MspInit+0x24c>)
 8003bac:	2200      	movs	r2, #0
 8003bae:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003bb0:	4b19      	ldr	r3, [pc, #100]	; (8003c18 <HAL_UART_MspInit+0x24c>)
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8003bb6:	4b18      	ldr	r3, [pc, #96]	; (8003c18 <HAL_UART_MspInit+0x24c>)
 8003bb8:	2220      	movs	r2, #32
 8003bba:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003bbc:	4b16      	ldr	r3, [pc, #88]	; (8003c18 <HAL_UART_MspInit+0x24c>)
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003bc2:	4815      	ldr	r0, [pc, #84]	; (8003c18 <HAL_UART_MspInit+0x24c>)
 8003bc4:	f000 fa57 	bl	8004076 <HAL_DMA_Init>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d001      	beq.n	8003bd2 <HAL_UART_MspInit+0x206>
      Error_Handler();
 8003bce:	f7ff fba5 	bl	800331c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	4a10      	ldr	r2, [pc, #64]	; (8003c18 <HAL_UART_MspInit+0x24c>)
 8003bd6:	66da      	str	r2, [r3, #108]	; 0x6c
 8003bd8:	4a0f      	ldr	r2, [pc, #60]	; (8003c18 <HAL_UART_MspInit+0x24c>)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003bde:	2200      	movs	r2, #0
 8003be0:	2100      	movs	r1, #0
 8003be2:	2025      	movs	r0, #37	; 0x25
 8003be4:	f000 fa11 	bl	800400a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003be8:	2025      	movs	r0, #37	; 0x25
 8003bea:	f000 fa2a 	bl	8004042 <HAL_NVIC_EnableIRQ>
}
 8003bee:	e099      	b.n	8003d24 <HAL_UART_MspInit+0x358>
 8003bf0:	40004c00 	.word	0x40004c00
 8003bf4:	40021000 	.word	0x40021000
 8003bf8:	48000800 	.word	0x48000800
 8003bfc:	200006a8 	.word	0x200006a8
 8003c00:	40020430 	.word	0x40020430
 8003c04:	2000097c 	.word	0x2000097c
 8003c08:	40020458 	.word	0x40020458
 8003c0c:	40013800 	.word	0x40013800
 8003c10:	200007f4 	.word	0x200007f4
 8003c14:	40020044 	.word	0x40020044
 8003c18:	20000838 	.word	0x20000838
 8003c1c:	40020058 	.word	0x40020058
  else if(uartHandle->Instance==USART3)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a41      	ldr	r2, [pc, #260]	; (8003d2c <HAL_UART_MspInit+0x360>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d17c      	bne.n	8003d24 <HAL_UART_MspInit+0x358>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003c2a:	4a41      	ldr	r2, [pc, #260]	; (8003d30 <HAL_UART_MspInit+0x364>)
 8003c2c:	4b40      	ldr	r3, [pc, #256]	; (8003d30 <HAL_UART_MspInit+0x364>)
 8003c2e:	69db      	ldr	r3, [r3, #28]
 8003c30:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c34:	61d3      	str	r3, [r2, #28]
 8003c36:	4b3e      	ldr	r3, [pc, #248]	; (8003d30 <HAL_UART_MspInit+0x364>)
 8003c38:	69db      	ldr	r3, [r3, #28]
 8003c3a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c3e:	613b      	str	r3, [r7, #16]
 8003c40:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c42:	4a3b      	ldr	r2, [pc, #236]	; (8003d30 <HAL_UART_MspInit+0x364>)
 8003c44:	4b3a      	ldr	r3, [pc, #232]	; (8003d30 <HAL_UART_MspInit+0x364>)
 8003c46:	695b      	ldr	r3, [r3, #20]
 8003c48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c4c:	6153      	str	r3, [r2, #20]
 8003c4e:	4b38      	ldr	r3, [pc, #224]	; (8003d30 <HAL_UART_MspInit+0x364>)
 8003c50:	695b      	ldr	r3, [r3, #20]
 8003c52:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c56:	60fb      	str	r3, [r7, #12]
 8003c58:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003c5a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003c5e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c60:	2302      	movs	r3, #2
 8003c62:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c64:	2300      	movs	r3, #0
 8003c66:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003c68:	2303      	movs	r3, #3
 8003c6a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003c6c:	2307      	movs	r3, #7
 8003c6e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003c74:	4619      	mov	r1, r3
 8003c76:	482f      	ldr	r0, [pc, #188]	; (8003d34 <HAL_UART_MspInit+0x368>)
 8003c78:	f000 fbee 	bl	8004458 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8003c7c:	4b2e      	ldr	r3, [pc, #184]	; (8003d38 <HAL_UART_MspInit+0x36c>)
 8003c7e:	4a2f      	ldr	r2, [pc, #188]	; (8003d3c <HAL_UART_MspInit+0x370>)
 8003c80:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003c82:	4b2d      	ldr	r3, [pc, #180]	; (8003d38 <HAL_UART_MspInit+0x36c>)
 8003c84:	2200      	movs	r2, #0
 8003c86:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003c88:	4b2b      	ldr	r3, [pc, #172]	; (8003d38 <HAL_UART_MspInit+0x36c>)
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003c8e:	4b2a      	ldr	r3, [pc, #168]	; (8003d38 <HAL_UART_MspInit+0x36c>)
 8003c90:	2280      	movs	r2, #128	; 0x80
 8003c92:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003c94:	4b28      	ldr	r3, [pc, #160]	; (8003d38 <HAL_UART_MspInit+0x36c>)
 8003c96:	2200      	movs	r2, #0
 8003c98:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003c9a:	4b27      	ldr	r3, [pc, #156]	; (8003d38 <HAL_UART_MspInit+0x36c>)
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8003ca0:	4b25      	ldr	r3, [pc, #148]	; (8003d38 <HAL_UART_MspInit+0x36c>)
 8003ca2:	2220      	movs	r2, #32
 8003ca4:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003ca6:	4b24      	ldr	r3, [pc, #144]	; (8003d38 <HAL_UART_MspInit+0x36c>)
 8003ca8:	2200      	movs	r2, #0
 8003caa:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8003cac:	4822      	ldr	r0, [pc, #136]	; (8003d38 <HAL_UART_MspInit+0x36c>)
 8003cae:	f000 f9e2 	bl	8004076 <HAL_DMA_Init>
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d001      	beq.n	8003cbc <HAL_UART_MspInit+0x2f0>
      Error_Handler();
 8003cb8:	f7ff fb30 	bl	800331c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	4a1e      	ldr	r2, [pc, #120]	; (8003d38 <HAL_UART_MspInit+0x36c>)
 8003cc0:	66da      	str	r2, [r3, #108]	; 0x6c
 8003cc2:	4a1d      	ldr	r2, [pc, #116]	; (8003d38 <HAL_UART_MspInit+0x36c>)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8003cc8:	4b1d      	ldr	r3, [pc, #116]	; (8003d40 <HAL_UART_MspInit+0x374>)
 8003cca:	4a1e      	ldr	r2, [pc, #120]	; (8003d44 <HAL_UART_MspInit+0x378>)
 8003ccc:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003cce:	4b1c      	ldr	r3, [pc, #112]	; (8003d40 <HAL_UART_MspInit+0x374>)
 8003cd0:	2210      	movs	r2, #16
 8003cd2:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003cd4:	4b1a      	ldr	r3, [pc, #104]	; (8003d40 <HAL_UART_MspInit+0x374>)
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003cda:	4b19      	ldr	r3, [pc, #100]	; (8003d40 <HAL_UART_MspInit+0x374>)
 8003cdc:	2280      	movs	r2, #128	; 0x80
 8003cde:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003ce0:	4b17      	ldr	r3, [pc, #92]	; (8003d40 <HAL_UART_MspInit+0x374>)
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003ce6:	4b16      	ldr	r3, [pc, #88]	; (8003d40 <HAL_UART_MspInit+0x374>)
 8003ce8:	2200      	movs	r2, #0
 8003cea:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8003cec:	4b14      	ldr	r3, [pc, #80]	; (8003d40 <HAL_UART_MspInit+0x374>)
 8003cee:	2200      	movs	r2, #0
 8003cf0:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003cf2:	4b13      	ldr	r3, [pc, #76]	; (8003d40 <HAL_UART_MspInit+0x374>)
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8003cf8:	4811      	ldr	r0, [pc, #68]	; (8003d40 <HAL_UART_MspInit+0x374>)
 8003cfa:	f000 f9bc 	bl	8004076 <HAL_DMA_Init>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d001      	beq.n	8003d08 <HAL_UART_MspInit+0x33c>
      Error_Handler();
 8003d04:	f7ff fb0a 	bl	800331c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	4a0d      	ldr	r2, [pc, #52]	; (8003d40 <HAL_UART_MspInit+0x374>)
 8003d0c:	669a      	str	r2, [r3, #104]	; 0x68
 8003d0e:	4a0c      	ldr	r2, [pc, #48]	; (8003d40 <HAL_UART_MspInit+0x374>)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8003d14:	2200      	movs	r2, #0
 8003d16:	2100      	movs	r1, #0
 8003d18:	2027      	movs	r0, #39	; 0x27
 8003d1a:	f000 f976 	bl	800400a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003d1e:	2027      	movs	r0, #39	; 0x27
 8003d20:	f000 f98f 	bl	8004042 <HAL_NVIC_EnableIRQ>
}
 8003d24:	bf00      	nop
 8003d26:	3738      	adds	r7, #56	; 0x38
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bd80      	pop	{r7, pc}
 8003d2c:	40004800 	.word	0x40004800
 8003d30:	40021000 	.word	0x40021000
 8003d34:	48000400 	.word	0x48000400
 8003d38:	200006ec 	.word	0x200006ec
 8003d3c:	40020030 	.word	0x40020030
 8003d40:	200007b0 	.word	0x200007b0
 8003d44:	4002001c 	.word	0x4002001c

08003d48 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003d4c:	4a08      	ldr	r2, [pc, #32]	; (8003d70 <HAL_Init+0x28>)
 8003d4e:	4b08      	ldr	r3, [pc, #32]	; (8003d70 <HAL_Init+0x28>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f043 0310 	orr.w	r3, r3, #16
 8003d56:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003d58:	2003      	movs	r0, #3
 8003d5a:	f000 f94b 	bl	8003ff4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003d5e:	2000      	movs	r0, #0
 8003d60:	f000 f808 	bl	8003d74 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003d64:	f7ff fb5a 	bl	800341c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003d68:	2300      	movs	r3, #0
}
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	bd80      	pop	{r7, pc}
 8003d6e:	bf00      	nop
 8003d70:	40022000 	.word	0x40022000

08003d74 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b082      	sub	sp, #8
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003d7c:	4b12      	ldr	r3, [pc, #72]	; (8003dc8 <HAL_InitTick+0x54>)
 8003d7e:	681a      	ldr	r2, [r3, #0]
 8003d80:	4b12      	ldr	r3, [pc, #72]	; (8003dcc <HAL_InitTick+0x58>)
 8003d82:	781b      	ldrb	r3, [r3, #0]
 8003d84:	4619      	mov	r1, r3
 8003d86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003d8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8003d8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d92:	4618      	mov	r0, r3
 8003d94:	f000 f963 	bl	800405e <HAL_SYSTICK_Config>
 8003d98:	4603      	mov	r3, r0
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d001      	beq.n	8003da2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003d9e:	2301      	movs	r3, #1
 8003da0:	e00e      	b.n	8003dc0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2b0f      	cmp	r3, #15
 8003da6:	d80a      	bhi.n	8003dbe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003da8:	2200      	movs	r2, #0
 8003daa:	6879      	ldr	r1, [r7, #4]
 8003dac:	f04f 30ff 	mov.w	r0, #4294967295
 8003db0:	f000 f92b 	bl	800400a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003db4:	4a06      	ldr	r2, [pc, #24]	; (8003dd0 <HAL_InitTick+0x5c>)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	e000      	b.n	8003dc0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003dbe:	2301      	movs	r3, #1
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	3708      	adds	r7, #8
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}
 8003dc8:	2000002c 	.word	0x2000002c
 8003dcc:	20000034 	.word	0x20000034
 8003dd0:	20000030 	.word	0x20000030

08003dd4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003dd8:	4b06      	ldr	r3, [pc, #24]	; (8003df4 <HAL_IncTick+0x20>)
 8003dda:	781b      	ldrb	r3, [r3, #0]
 8003ddc:	461a      	mov	r2, r3
 8003dde:	4b06      	ldr	r3, [pc, #24]	; (8003df8 <HAL_IncTick+0x24>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	4413      	add	r3, r2
 8003de4:	4a04      	ldr	r2, [pc, #16]	; (8003df8 <HAL_IncTick+0x24>)
 8003de6:	6013      	str	r3, [r2, #0]
}
 8003de8:	bf00      	nop
 8003dea:	46bd      	mov	sp, r7
 8003dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df0:	4770      	bx	lr
 8003df2:	bf00      	nop
 8003df4:	20000034 	.word	0x20000034
 8003df8:	200009c0 	.word	0x200009c0

08003dfc <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	af00      	add	r7, sp, #0
  return uwTick;  
 8003e00:	4b03      	ldr	r3, [pc, #12]	; (8003e10 <HAL_GetTick+0x14>)
 8003e02:	681b      	ldr	r3, [r3, #0]
}
 8003e04:	4618      	mov	r0, r3
 8003e06:	46bd      	mov	sp, r7
 8003e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0c:	4770      	bx	lr
 8003e0e:	bf00      	nop
 8003e10:	200009c0 	.word	0x200009c0

08003e14 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b084      	sub	sp, #16
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003e1c:	f7ff ffee 	bl	8003dfc <HAL_GetTick>
 8003e20:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e2c:	d005      	beq.n	8003e3a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003e2e:	4b09      	ldr	r3, [pc, #36]	; (8003e54 <HAL_Delay+0x40>)
 8003e30:	781b      	ldrb	r3, [r3, #0]
 8003e32:	461a      	mov	r2, r3
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	4413      	add	r3, r2
 8003e38:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8003e3a:	bf00      	nop
 8003e3c:	f7ff ffde 	bl	8003dfc <HAL_GetTick>
 8003e40:	4602      	mov	r2, r0
 8003e42:	68bb      	ldr	r3, [r7, #8]
 8003e44:	1ad2      	subs	r2, r2, r3
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	429a      	cmp	r2, r3
 8003e4a:	d3f7      	bcc.n	8003e3c <HAL_Delay+0x28>
  {
  }
}
 8003e4c:	bf00      	nop
 8003e4e:	3710      	adds	r7, #16
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}
 8003e54:	20000034 	.word	0x20000034

08003e58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b085      	sub	sp, #20
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	f003 0307 	and.w	r3, r3, #7
 8003e66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e68:	4b0c      	ldr	r3, [pc, #48]	; (8003e9c <__NVIC_SetPriorityGrouping+0x44>)
 8003e6a:	68db      	ldr	r3, [r3, #12]
 8003e6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e6e:	68ba      	ldr	r2, [r7, #8]
 8003e70:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003e74:	4013      	ands	r3, r2
 8003e76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e80:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003e84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e8a:	4a04      	ldr	r2, [pc, #16]	; (8003e9c <__NVIC_SetPriorityGrouping+0x44>)
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	60d3      	str	r3, [r2, #12]
}
 8003e90:	bf00      	nop
 8003e92:	3714      	adds	r7, #20
 8003e94:	46bd      	mov	sp, r7
 8003e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9a:	4770      	bx	lr
 8003e9c:	e000ed00 	.word	0xe000ed00

08003ea0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ea4:	4b04      	ldr	r3, [pc, #16]	; (8003eb8 <__NVIC_GetPriorityGrouping+0x18>)
 8003ea6:	68db      	ldr	r3, [r3, #12]
 8003ea8:	0a1b      	lsrs	r3, r3, #8
 8003eaa:	f003 0307 	and.w	r3, r3, #7
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb6:	4770      	bx	lr
 8003eb8:	e000ed00 	.word	0xe000ed00

08003ebc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b083      	sub	sp, #12
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	db0b      	blt.n	8003ee6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ece:	4909      	ldr	r1, [pc, #36]	; (8003ef4 <__NVIC_EnableIRQ+0x38>)
 8003ed0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ed4:	095b      	lsrs	r3, r3, #5
 8003ed6:	79fa      	ldrb	r2, [r7, #7]
 8003ed8:	f002 021f 	and.w	r2, r2, #31
 8003edc:	2001      	movs	r0, #1
 8003ede:	fa00 f202 	lsl.w	r2, r0, r2
 8003ee2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003ee6:	bf00      	nop
 8003ee8:	370c      	adds	r7, #12
 8003eea:	46bd      	mov	sp, r7
 8003eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef0:	4770      	bx	lr
 8003ef2:	bf00      	nop
 8003ef4:	e000e100 	.word	0xe000e100

08003ef8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b083      	sub	sp, #12
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	4603      	mov	r3, r0
 8003f00:	6039      	str	r1, [r7, #0]
 8003f02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	db0a      	blt.n	8003f22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f0c:	490d      	ldr	r1, [pc, #52]	; (8003f44 <__NVIC_SetPriority+0x4c>)
 8003f0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f12:	683a      	ldr	r2, [r7, #0]
 8003f14:	b2d2      	uxtb	r2, r2
 8003f16:	0112      	lsls	r2, r2, #4
 8003f18:	b2d2      	uxtb	r2, r2
 8003f1a:	440b      	add	r3, r1
 8003f1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003f20:	e00a      	b.n	8003f38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f22:	4909      	ldr	r1, [pc, #36]	; (8003f48 <__NVIC_SetPriority+0x50>)
 8003f24:	79fb      	ldrb	r3, [r7, #7]
 8003f26:	f003 030f 	and.w	r3, r3, #15
 8003f2a:	3b04      	subs	r3, #4
 8003f2c:	683a      	ldr	r2, [r7, #0]
 8003f2e:	b2d2      	uxtb	r2, r2
 8003f30:	0112      	lsls	r2, r2, #4
 8003f32:	b2d2      	uxtb	r2, r2
 8003f34:	440b      	add	r3, r1
 8003f36:	761a      	strb	r2, [r3, #24]
}
 8003f38:	bf00      	nop
 8003f3a:	370c      	adds	r7, #12
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f42:	4770      	bx	lr
 8003f44:	e000e100 	.word	0xe000e100
 8003f48:	e000ed00 	.word	0xe000ed00

08003f4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	b089      	sub	sp, #36	; 0x24
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	60f8      	str	r0, [r7, #12]
 8003f54:	60b9      	str	r1, [r7, #8]
 8003f56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	f003 0307 	and.w	r3, r3, #7
 8003f5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f60:	69fb      	ldr	r3, [r7, #28]
 8003f62:	f1c3 0307 	rsb	r3, r3, #7
 8003f66:	2b04      	cmp	r3, #4
 8003f68:	bf28      	it	cs
 8003f6a:	2304      	movcs	r3, #4
 8003f6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f6e:	69fb      	ldr	r3, [r7, #28]
 8003f70:	3304      	adds	r3, #4
 8003f72:	2b06      	cmp	r3, #6
 8003f74:	d902      	bls.n	8003f7c <NVIC_EncodePriority+0x30>
 8003f76:	69fb      	ldr	r3, [r7, #28]
 8003f78:	3b03      	subs	r3, #3
 8003f7a:	e000      	b.n	8003f7e <NVIC_EncodePriority+0x32>
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f80:	2201      	movs	r2, #1
 8003f82:	69bb      	ldr	r3, [r7, #24]
 8003f84:	fa02 f303 	lsl.w	r3, r2, r3
 8003f88:	1e5a      	subs	r2, r3, #1
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	401a      	ands	r2, r3
 8003f8e:	697b      	ldr	r3, [r7, #20]
 8003f90:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f92:	2101      	movs	r1, #1
 8003f94:	697b      	ldr	r3, [r7, #20]
 8003f96:	fa01 f303 	lsl.w	r3, r1, r3
 8003f9a:	1e59      	subs	r1, r3, #1
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003fa0:	4313      	orrs	r3, r2
         );
}
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	3724      	adds	r7, #36	; 0x24
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fac:	4770      	bx	lr
	...

08003fb0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b082      	sub	sp, #8
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	3b01      	subs	r3, #1
 8003fbc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003fc0:	d301      	bcc.n	8003fc6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e00f      	b.n	8003fe6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003fc6:	4a0a      	ldr	r2, [pc, #40]	; (8003ff0 <SysTick_Config+0x40>)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	3b01      	subs	r3, #1
 8003fcc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003fce:	210f      	movs	r1, #15
 8003fd0:	f04f 30ff 	mov.w	r0, #4294967295
 8003fd4:	f7ff ff90 	bl	8003ef8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003fd8:	4b05      	ldr	r3, [pc, #20]	; (8003ff0 <SysTick_Config+0x40>)
 8003fda:	2200      	movs	r2, #0
 8003fdc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003fde:	4b04      	ldr	r3, [pc, #16]	; (8003ff0 <SysTick_Config+0x40>)
 8003fe0:	2207      	movs	r2, #7
 8003fe2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003fe4:	2300      	movs	r3, #0
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	3708      	adds	r7, #8
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}
 8003fee:	bf00      	nop
 8003ff0:	e000e010 	.word	0xe000e010

08003ff4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b082      	sub	sp, #8
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ffc:	6878      	ldr	r0, [r7, #4]
 8003ffe:	f7ff ff2b 	bl	8003e58 <__NVIC_SetPriorityGrouping>
}
 8004002:	bf00      	nop
 8004004:	3708      	adds	r7, #8
 8004006:	46bd      	mov	sp, r7
 8004008:	bd80      	pop	{r7, pc}

0800400a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800400a:	b580      	push	{r7, lr}
 800400c:	b086      	sub	sp, #24
 800400e:	af00      	add	r7, sp, #0
 8004010:	4603      	mov	r3, r0
 8004012:	60b9      	str	r1, [r7, #8]
 8004014:	607a      	str	r2, [r7, #4]
 8004016:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004018:	2300      	movs	r3, #0
 800401a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800401c:	f7ff ff40 	bl	8003ea0 <__NVIC_GetPriorityGrouping>
 8004020:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004022:	687a      	ldr	r2, [r7, #4]
 8004024:	68b9      	ldr	r1, [r7, #8]
 8004026:	6978      	ldr	r0, [r7, #20]
 8004028:	f7ff ff90 	bl	8003f4c <NVIC_EncodePriority>
 800402c:	4602      	mov	r2, r0
 800402e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004032:	4611      	mov	r1, r2
 8004034:	4618      	mov	r0, r3
 8004036:	f7ff ff5f 	bl	8003ef8 <__NVIC_SetPriority>
}
 800403a:	bf00      	nop
 800403c:	3718      	adds	r7, #24
 800403e:	46bd      	mov	sp, r7
 8004040:	bd80      	pop	{r7, pc}

08004042 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004042:	b580      	push	{r7, lr}
 8004044:	b082      	sub	sp, #8
 8004046:	af00      	add	r7, sp, #0
 8004048:	4603      	mov	r3, r0
 800404a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800404c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004050:	4618      	mov	r0, r3
 8004052:	f7ff ff33 	bl	8003ebc <__NVIC_EnableIRQ>
}
 8004056:	bf00      	nop
 8004058:	3708      	adds	r7, #8
 800405a:	46bd      	mov	sp, r7
 800405c:	bd80      	pop	{r7, pc}

0800405e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800405e:	b580      	push	{r7, lr}
 8004060:	b082      	sub	sp, #8
 8004062:	af00      	add	r7, sp, #0
 8004064:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	f7ff ffa2 	bl	8003fb0 <SysTick_Config>
 800406c:	4603      	mov	r3, r0
}
 800406e:	4618      	mov	r0, r3
 8004070:	3708      	adds	r7, #8
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}

08004076 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8004076:	b580      	push	{r7, lr}
 8004078:	b084      	sub	sp, #16
 800407a:	af00      	add	r7, sp, #0
 800407c:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800407e:	2300      	movs	r3, #0
 8004080:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d101      	bne.n	800408c <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004088:	2301      	movs	r3, #1
 800408a:	e037      	b.n	80040fc <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2202      	movs	r2, #2
 8004090:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80040a2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80040a6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80040b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	68db      	ldr	r3, [r3, #12]
 80040b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	695b      	ldr	r3, [r3, #20]
 80040c2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040c8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	69db      	ldr	r3, [r3, #28]
 80040ce:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80040d0:	68fa      	ldr	r2, [r7, #12]
 80040d2:	4313      	orrs	r3, r2
 80040d4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	68fa      	ldr	r2, [r7, #12]
 80040dc:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80040de:	6878      	ldr	r0, [r7, #4]
 80040e0:	f000 f97e 	bl	80043e0 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2200      	movs	r2, #0
 80040e8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2201      	movs	r2, #1
 80040ee:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2200      	movs	r2, #0
 80040f6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80040fa:	2300      	movs	r3, #0
}  
 80040fc:	4618      	mov	r0, r3
 80040fe:	3710      	adds	r7, #16
 8004100:	46bd      	mov	sp, r7
 8004102:	bd80      	pop	{r7, pc}

08004104 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b086      	sub	sp, #24
 8004108:	af00      	add	r7, sp, #0
 800410a:	60f8      	str	r0, [r7, #12]
 800410c:	60b9      	str	r1, [r7, #8]
 800410e:	607a      	str	r2, [r7, #4]
 8004110:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8004112:	2300      	movs	r3, #0
 8004114:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	f893 3020 	ldrb.w	r3, [r3, #32]
 800411c:	2b01      	cmp	r3, #1
 800411e:	d101      	bne.n	8004124 <HAL_DMA_Start_IT+0x20>
 8004120:	2302      	movs	r3, #2
 8004122:	e04a      	b.n	80041ba <HAL_DMA_Start_IT+0xb6>
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	2201      	movs	r2, #1
 8004128:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004132:	2b01      	cmp	r3, #1
 8004134:	d13a      	bne.n	80041ac <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	2202      	movs	r2, #2
 800413a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	2200      	movs	r2, #0
 8004142:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	68fa      	ldr	r2, [r7, #12]
 800414a:	6812      	ldr	r2, [r2, #0]
 800414c:	6812      	ldr	r2, [r2, #0]
 800414e:	f022 0201 	bic.w	r2, r2, #1
 8004152:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	687a      	ldr	r2, [r7, #4]
 8004158:	68b9      	ldr	r1, [r7, #8]
 800415a:	68f8      	ldr	r0, [r7, #12]
 800415c:	f000 f912 	bl	8004384 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004164:	2b00      	cmp	r3, #0
 8004166:	d008      	beq.n	800417a <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	68fa      	ldr	r2, [r7, #12]
 800416e:	6812      	ldr	r2, [r2, #0]
 8004170:	6812      	ldr	r2, [r2, #0]
 8004172:	f042 020e 	orr.w	r2, r2, #14
 8004176:	601a      	str	r2, [r3, #0]
 8004178:	e00f      	b.n	800419a <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	68fa      	ldr	r2, [r7, #12]
 8004180:	6812      	ldr	r2, [r2, #0]
 8004182:	6812      	ldr	r2, [r2, #0]
 8004184:	f042 020a 	orr.w	r2, r2, #10
 8004188:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	68fa      	ldr	r2, [r7, #12]
 8004190:	6812      	ldr	r2, [r2, #0]
 8004192:	6812      	ldr	r2, [r2, #0]
 8004194:	f022 0204 	bic.w	r2, r2, #4
 8004198:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	68fa      	ldr	r2, [r7, #12]
 80041a0:	6812      	ldr	r2, [r2, #0]
 80041a2:	6812      	ldr	r2, [r2, #0]
 80041a4:	f042 0201 	orr.w	r2, r2, #1
 80041a8:	601a      	str	r2, [r3, #0]
 80041aa:	e005      	b.n	80041b8 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	2200      	movs	r2, #0
 80041b0:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 80041b4:	2302      	movs	r3, #2
 80041b6:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 80041b8:	7dfb      	ldrb	r3, [r7, #23]
} 
 80041ba:	4618      	mov	r0, r3
 80041bc:	3718      	adds	r7, #24
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd80      	pop	{r7, pc}

080041c2 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80041c2:	b580      	push	{r7, lr}
 80041c4:	b084      	sub	sp, #16
 80041c6:	af00      	add	r7, sp, #0
 80041c8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041ca:	2300      	movs	r3, #0
 80041cc:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80041d4:	2b02      	cmp	r3, #2
 80041d6:	d005      	beq.n	80041e4 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2204      	movs	r2, #4
 80041dc:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	73fb      	strb	r3, [r7, #15]
 80041e2:	e027      	b.n	8004234 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	687a      	ldr	r2, [r7, #4]
 80041ea:	6812      	ldr	r2, [r2, #0]
 80041ec:	6812      	ldr	r2, [r2, #0]
 80041ee:	f022 020e 	bic.w	r2, r2, #14
 80041f2:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	687a      	ldr	r2, [r7, #4]
 80041fa:	6812      	ldr	r2, [r2, #0]
 80041fc:	6812      	ldr	r2, [r2, #0]
 80041fe:	f022 0201 	bic.w	r2, r2, #1
 8004202:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004208:	687a      	ldr	r2, [r7, #4]
 800420a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800420c:	2101      	movs	r1, #1
 800420e:	fa01 f202 	lsl.w	r2, r1, r2
 8004212:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2201      	movs	r2, #1
 8004218:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2200      	movs	r2, #0
 8004220:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004228:	2b00      	cmp	r3, #0
 800422a:	d003      	beq.n	8004234 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004230:	6878      	ldr	r0, [r7, #4]
 8004232:	4798      	blx	r3
    } 
  }
  return status;
 8004234:	7bfb      	ldrb	r3, [r7, #15]
}
 8004236:	4618      	mov	r0, r3
 8004238:	3710      	adds	r7, #16
 800423a:	46bd      	mov	sp, r7
 800423c:	bd80      	pop	{r7, pc}

0800423e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800423e:	b580      	push	{r7, lr}
 8004240:	b084      	sub	sp, #16
 8004242:	af00      	add	r7, sp, #0
 8004244:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800425a:	2204      	movs	r2, #4
 800425c:	409a      	lsls	r2, r3
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	4013      	ands	r3, r2
 8004262:	2b00      	cmp	r3, #0
 8004264:	d024      	beq.n	80042b0 <HAL_DMA_IRQHandler+0x72>
 8004266:	68bb      	ldr	r3, [r7, #8]
 8004268:	f003 0304 	and.w	r3, r3, #4
 800426c:	2b00      	cmp	r3, #0
 800426e:	d01f      	beq.n	80042b0 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f003 0320 	and.w	r3, r3, #32
 800427a:	2b00      	cmp	r3, #0
 800427c:	d107      	bne.n	800428e <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	687a      	ldr	r2, [r7, #4]
 8004284:	6812      	ldr	r2, [r2, #0]
 8004286:	6812      	ldr	r2, [r2, #0]
 8004288:	f022 0204 	bic.w	r2, r2, #4
 800428c:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004292:	687a      	ldr	r2, [r7, #4]
 8004294:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004296:	2104      	movs	r1, #4
 8004298:	fa01 f202 	lsl.w	r2, r1, r2
 800429c:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d06a      	beq.n	800437c <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042aa:	6878      	ldr	r0, [r7, #4]
 80042ac:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80042ae:	e065      	b.n	800437c <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042b4:	2202      	movs	r2, #2
 80042b6:	409a      	lsls	r2, r3
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	4013      	ands	r3, r2
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d02c      	beq.n	800431a <HAL_DMA_IRQHandler+0xdc>
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	f003 0302 	and.w	r3, r3, #2
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d027      	beq.n	800431a <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f003 0320 	and.w	r3, r3, #32
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d10b      	bne.n	80042f0 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	687a      	ldr	r2, [r7, #4]
 80042de:	6812      	ldr	r2, [r2, #0]
 80042e0:	6812      	ldr	r2, [r2, #0]
 80042e2:	f022 020a 	bic.w	r2, r2, #10
 80042e6:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2201      	movs	r2, #1
 80042ec:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042f4:	687a      	ldr	r2, [r7, #4]
 80042f6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80042f8:	2102      	movs	r1, #2
 80042fa:	fa01 f202 	lsl.w	r2, r1, r2
 80042fe:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2200      	movs	r2, #0
 8004304:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800430c:	2b00      	cmp	r3, #0
 800430e:	d035      	beq.n	800437c <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004314:	6878      	ldr	r0, [r7, #4]
 8004316:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8004318:	e030      	b.n	800437c <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800431e:	2208      	movs	r2, #8
 8004320:	409a      	lsls	r2, r3
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	4013      	ands	r3, r2
 8004326:	2b00      	cmp	r3, #0
 8004328:	d028      	beq.n	800437c <HAL_DMA_IRQHandler+0x13e>
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	f003 0308 	and.w	r3, r3, #8
 8004330:	2b00      	cmp	r3, #0
 8004332:	d023      	beq.n	800437c <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	687a      	ldr	r2, [r7, #4]
 800433a:	6812      	ldr	r2, [r2, #0]
 800433c:	6812      	ldr	r2, [r2, #0]
 800433e:	f022 020e 	bic.w	r2, r2, #14
 8004342:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004348:	687a      	ldr	r2, [r7, #4]
 800434a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800434c:	2101      	movs	r1, #1
 800434e:	fa01 f202 	lsl.w	r2, r1, r2
 8004352:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2201      	movs	r2, #1
 8004358:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2201      	movs	r2, #1
 800435e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2200      	movs	r2, #0
 8004366:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800436e:	2b00      	cmp	r3, #0
 8004370:	d004      	beq.n	800437c <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004376:	6878      	ldr	r0, [r7, #4]
 8004378:	4798      	blx	r3
    }
  }
}  
 800437a:	e7ff      	b.n	800437c <HAL_DMA_IRQHandler+0x13e>
 800437c:	bf00      	nop
 800437e:	3710      	adds	r7, #16
 8004380:	46bd      	mov	sp, r7
 8004382:	bd80      	pop	{r7, pc}

08004384 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004384:	b480      	push	{r7}
 8004386:	b085      	sub	sp, #20
 8004388:	af00      	add	r7, sp, #0
 800438a:	60f8      	str	r0, [r7, #12]
 800438c:	60b9      	str	r1, [r7, #8]
 800438e:	607a      	str	r2, [r7, #4]
 8004390:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004396:	68fa      	ldr	r2, [r7, #12]
 8004398:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800439a:	2101      	movs	r1, #1
 800439c:	fa01 f202 	lsl.w	r2, r1, r2
 80043a0:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	683a      	ldr	r2, [r7, #0]
 80043a8:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	2b10      	cmp	r3, #16
 80043b0:	d108      	bne.n	80043c4 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	687a      	ldr	r2, [r7, #4]
 80043b8:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	68ba      	ldr	r2, [r7, #8]
 80043c0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80043c2:	e007      	b.n	80043d4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	68ba      	ldr	r2, [r7, #8]
 80043ca:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	687a      	ldr	r2, [r7, #4]
 80043d2:	60da      	str	r2, [r3, #12]
}
 80043d4:	bf00      	nop
 80043d6:	3714      	adds	r7, #20
 80043d8:	46bd      	mov	sp, r7
 80043da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043de:	4770      	bx	lr

080043e0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80043e0:	b480      	push	{r7}
 80043e2:	b083      	sub	sp, #12
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	461a      	mov	r2, r3
 80043ee:	4b14      	ldr	r3, [pc, #80]	; (8004440 <DMA_CalcBaseAndBitshift+0x60>)
 80043f0:	429a      	cmp	r2, r3
 80043f2:	d80f      	bhi.n	8004414 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	461a      	mov	r2, r3
 80043fa:	4b12      	ldr	r3, [pc, #72]	; (8004444 <DMA_CalcBaseAndBitshift+0x64>)
 80043fc:	4413      	add	r3, r2
 80043fe:	4a12      	ldr	r2, [pc, #72]	; (8004448 <DMA_CalcBaseAndBitshift+0x68>)
 8004400:	fba2 2303 	umull	r2, r3, r2, r3
 8004404:	091b      	lsrs	r3, r3, #4
 8004406:	009a      	lsls	r2, r3, #2
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	4a0f      	ldr	r2, [pc, #60]	; (800444c <DMA_CalcBaseAndBitshift+0x6c>)
 8004410:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8004412:	e00e      	b.n	8004432 <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	461a      	mov	r2, r3
 800441a:	4b0d      	ldr	r3, [pc, #52]	; (8004450 <DMA_CalcBaseAndBitshift+0x70>)
 800441c:	4413      	add	r3, r2
 800441e:	4a0a      	ldr	r2, [pc, #40]	; (8004448 <DMA_CalcBaseAndBitshift+0x68>)
 8004420:	fba2 2303 	umull	r2, r3, r2, r3
 8004424:	091b      	lsrs	r3, r3, #4
 8004426:	009a      	lsls	r2, r3, #2
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	4a09      	ldr	r2, [pc, #36]	; (8004454 <DMA_CalcBaseAndBitshift+0x74>)
 8004430:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8004432:	bf00      	nop
 8004434:	370c      	adds	r7, #12
 8004436:	46bd      	mov	sp, r7
 8004438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443c:	4770      	bx	lr
 800443e:	bf00      	nop
 8004440:	40020407 	.word	0x40020407
 8004444:	bffdfff8 	.word	0xbffdfff8
 8004448:	cccccccd 	.word	0xcccccccd
 800444c:	40020000 	.word	0x40020000
 8004450:	bffdfbf8 	.word	0xbffdfbf8
 8004454:	40020400 	.word	0x40020400

08004458 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004458:	b480      	push	{r7}
 800445a:	b087      	sub	sp, #28
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
 8004460:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004462:	2300      	movs	r3, #0
 8004464:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004466:	e154      	b.n	8004712 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	681a      	ldr	r2, [r3, #0]
 800446c:	2101      	movs	r1, #1
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	fa01 f303 	lsl.w	r3, r1, r3
 8004474:	4013      	ands	r3, r2
 8004476:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2b00      	cmp	r3, #0
 800447c:	f000 8146 	beq.w	800470c <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	2b02      	cmp	r3, #2
 8004486:	d003      	beq.n	8004490 <HAL_GPIO_Init+0x38>
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	2b12      	cmp	r3, #18
 800448e:	d123      	bne.n	80044d8 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004490:	697b      	ldr	r3, [r7, #20]
 8004492:	08da      	lsrs	r2, r3, #3
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	3208      	adds	r2, #8
 8004498:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800449c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800449e:	697b      	ldr	r3, [r7, #20]
 80044a0:	f003 0307 	and.w	r3, r3, #7
 80044a4:	009b      	lsls	r3, r3, #2
 80044a6:	220f      	movs	r2, #15
 80044a8:	fa02 f303 	lsl.w	r3, r2, r3
 80044ac:	43db      	mvns	r3, r3
 80044ae:	693a      	ldr	r2, [r7, #16]
 80044b0:	4013      	ands	r3, r2
 80044b2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	691a      	ldr	r2, [r3, #16]
 80044b8:	697b      	ldr	r3, [r7, #20]
 80044ba:	f003 0307 	and.w	r3, r3, #7
 80044be:	009b      	lsls	r3, r3, #2
 80044c0:	fa02 f303 	lsl.w	r3, r2, r3
 80044c4:	693a      	ldr	r2, [r7, #16]
 80044c6:	4313      	orrs	r3, r2
 80044c8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80044ca:	697b      	ldr	r3, [r7, #20]
 80044cc:	08da      	lsrs	r2, r3, #3
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	3208      	adds	r2, #8
 80044d2:	6939      	ldr	r1, [r7, #16]
 80044d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80044de:	697b      	ldr	r3, [r7, #20]
 80044e0:	005b      	lsls	r3, r3, #1
 80044e2:	2203      	movs	r2, #3
 80044e4:	fa02 f303 	lsl.w	r3, r2, r3
 80044e8:	43db      	mvns	r3, r3
 80044ea:	693a      	ldr	r2, [r7, #16]
 80044ec:	4013      	ands	r3, r2
 80044ee:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	f003 0203 	and.w	r2, r3, #3
 80044f8:	697b      	ldr	r3, [r7, #20]
 80044fa:	005b      	lsls	r3, r3, #1
 80044fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004500:	693a      	ldr	r2, [r7, #16]
 8004502:	4313      	orrs	r3, r2
 8004504:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	693a      	ldr	r2, [r7, #16]
 800450a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	685b      	ldr	r3, [r3, #4]
 8004510:	2b01      	cmp	r3, #1
 8004512:	d00b      	beq.n	800452c <HAL_GPIO_Init+0xd4>
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	2b02      	cmp	r3, #2
 800451a:	d007      	beq.n	800452c <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004520:	2b11      	cmp	r3, #17
 8004522:	d003      	beq.n	800452c <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	2b12      	cmp	r3, #18
 800452a:	d130      	bne.n	800458e <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	689b      	ldr	r3, [r3, #8]
 8004530:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8004532:	697b      	ldr	r3, [r7, #20]
 8004534:	005b      	lsls	r3, r3, #1
 8004536:	2203      	movs	r2, #3
 8004538:	fa02 f303 	lsl.w	r3, r2, r3
 800453c:	43db      	mvns	r3, r3
 800453e:	693a      	ldr	r2, [r7, #16]
 8004540:	4013      	ands	r3, r2
 8004542:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	68da      	ldr	r2, [r3, #12]
 8004548:	697b      	ldr	r3, [r7, #20]
 800454a:	005b      	lsls	r3, r3, #1
 800454c:	fa02 f303 	lsl.w	r3, r2, r3
 8004550:	693a      	ldr	r2, [r7, #16]
 8004552:	4313      	orrs	r3, r2
 8004554:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	693a      	ldr	r2, [r7, #16]
 800455a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004562:	2201      	movs	r2, #1
 8004564:	697b      	ldr	r3, [r7, #20]
 8004566:	fa02 f303 	lsl.w	r3, r2, r3
 800456a:	43db      	mvns	r3, r3
 800456c:	693a      	ldr	r2, [r7, #16]
 800456e:	4013      	ands	r3, r2
 8004570:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	091b      	lsrs	r3, r3, #4
 8004578:	f003 0201 	and.w	r2, r3, #1
 800457c:	697b      	ldr	r3, [r7, #20]
 800457e:	fa02 f303 	lsl.w	r3, r2, r3
 8004582:	693a      	ldr	r2, [r7, #16]
 8004584:	4313      	orrs	r3, r2
 8004586:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	693a      	ldr	r2, [r7, #16]
 800458c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	68db      	ldr	r3, [r3, #12]
 8004592:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	005b      	lsls	r3, r3, #1
 8004598:	2203      	movs	r2, #3
 800459a:	fa02 f303 	lsl.w	r3, r2, r3
 800459e:	43db      	mvns	r3, r3
 80045a0:	693a      	ldr	r2, [r7, #16]
 80045a2:	4013      	ands	r3, r2
 80045a4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	689a      	ldr	r2, [r3, #8]
 80045aa:	697b      	ldr	r3, [r7, #20]
 80045ac:	005b      	lsls	r3, r3, #1
 80045ae:	fa02 f303 	lsl.w	r3, r2, r3
 80045b2:	693a      	ldr	r2, [r7, #16]
 80045b4:	4313      	orrs	r3, r2
 80045b6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	693a      	ldr	r2, [r7, #16]
 80045bc:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	f000 80a0 	beq.w	800470c <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045cc:	4a58      	ldr	r2, [pc, #352]	; (8004730 <HAL_GPIO_Init+0x2d8>)
 80045ce:	4b58      	ldr	r3, [pc, #352]	; (8004730 <HAL_GPIO_Init+0x2d8>)
 80045d0:	699b      	ldr	r3, [r3, #24]
 80045d2:	f043 0301 	orr.w	r3, r3, #1
 80045d6:	6193      	str	r3, [r2, #24]
 80045d8:	4b55      	ldr	r3, [pc, #340]	; (8004730 <HAL_GPIO_Init+0x2d8>)
 80045da:	699b      	ldr	r3, [r3, #24]
 80045dc:	f003 0301 	and.w	r3, r3, #1
 80045e0:	60bb      	str	r3, [r7, #8]
 80045e2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80045e4:	4a53      	ldr	r2, [pc, #332]	; (8004734 <HAL_GPIO_Init+0x2dc>)
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	089b      	lsrs	r3, r3, #2
 80045ea:	3302      	adds	r3, #2
 80045ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045f0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80045f2:	697b      	ldr	r3, [r7, #20]
 80045f4:	f003 0303 	and.w	r3, r3, #3
 80045f8:	009b      	lsls	r3, r3, #2
 80045fa:	220f      	movs	r2, #15
 80045fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004600:	43db      	mvns	r3, r3
 8004602:	693a      	ldr	r2, [r7, #16]
 8004604:	4013      	ands	r3, r2
 8004606:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800460e:	d019      	beq.n	8004644 <HAL_GPIO_Init+0x1ec>
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	4a49      	ldr	r2, [pc, #292]	; (8004738 <HAL_GPIO_Init+0x2e0>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d013      	beq.n	8004640 <HAL_GPIO_Init+0x1e8>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	4a48      	ldr	r2, [pc, #288]	; (800473c <HAL_GPIO_Init+0x2e4>)
 800461c:	4293      	cmp	r3, r2
 800461e:	d00d      	beq.n	800463c <HAL_GPIO_Init+0x1e4>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	4a47      	ldr	r2, [pc, #284]	; (8004740 <HAL_GPIO_Init+0x2e8>)
 8004624:	4293      	cmp	r3, r2
 8004626:	d007      	beq.n	8004638 <HAL_GPIO_Init+0x1e0>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	4a46      	ldr	r2, [pc, #280]	; (8004744 <HAL_GPIO_Init+0x2ec>)
 800462c:	4293      	cmp	r3, r2
 800462e:	d101      	bne.n	8004634 <HAL_GPIO_Init+0x1dc>
 8004630:	2304      	movs	r3, #4
 8004632:	e008      	b.n	8004646 <HAL_GPIO_Init+0x1ee>
 8004634:	2305      	movs	r3, #5
 8004636:	e006      	b.n	8004646 <HAL_GPIO_Init+0x1ee>
 8004638:	2303      	movs	r3, #3
 800463a:	e004      	b.n	8004646 <HAL_GPIO_Init+0x1ee>
 800463c:	2302      	movs	r3, #2
 800463e:	e002      	b.n	8004646 <HAL_GPIO_Init+0x1ee>
 8004640:	2301      	movs	r3, #1
 8004642:	e000      	b.n	8004646 <HAL_GPIO_Init+0x1ee>
 8004644:	2300      	movs	r3, #0
 8004646:	697a      	ldr	r2, [r7, #20]
 8004648:	f002 0203 	and.w	r2, r2, #3
 800464c:	0092      	lsls	r2, r2, #2
 800464e:	4093      	lsls	r3, r2
 8004650:	693a      	ldr	r2, [r7, #16]
 8004652:	4313      	orrs	r3, r2
 8004654:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004656:	4937      	ldr	r1, [pc, #220]	; (8004734 <HAL_GPIO_Init+0x2dc>)
 8004658:	697b      	ldr	r3, [r7, #20]
 800465a:	089b      	lsrs	r3, r3, #2
 800465c:	3302      	adds	r3, #2
 800465e:	693a      	ldr	r2, [r7, #16]
 8004660:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004664:	4b38      	ldr	r3, [pc, #224]	; (8004748 <HAL_GPIO_Init+0x2f0>)
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	43db      	mvns	r3, r3
 800466e:	693a      	ldr	r2, [r7, #16]
 8004670:	4013      	ands	r3, r2
 8004672:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800467c:	2b00      	cmp	r3, #0
 800467e:	d003      	beq.n	8004688 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8004680:	693a      	ldr	r2, [r7, #16]
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	4313      	orrs	r3, r2
 8004686:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004688:	4a2f      	ldr	r2, [pc, #188]	; (8004748 <HAL_GPIO_Init+0x2f0>)
 800468a:	693b      	ldr	r3, [r7, #16]
 800468c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800468e:	4b2e      	ldr	r3, [pc, #184]	; (8004748 <HAL_GPIO_Init+0x2f0>)
 8004690:	685b      	ldr	r3, [r3, #4]
 8004692:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	43db      	mvns	r3, r3
 8004698:	693a      	ldr	r2, [r7, #16]
 800469a:	4013      	ands	r3, r2
 800469c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d003      	beq.n	80046b2 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80046aa:	693a      	ldr	r2, [r7, #16]
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	4313      	orrs	r3, r2
 80046b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80046b2:	4a25      	ldr	r2, [pc, #148]	; (8004748 <HAL_GPIO_Init+0x2f0>)
 80046b4:	693b      	ldr	r3, [r7, #16]
 80046b6:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80046b8:	4b23      	ldr	r3, [pc, #140]	; (8004748 <HAL_GPIO_Init+0x2f0>)
 80046ba:	689b      	ldr	r3, [r3, #8]
 80046bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	43db      	mvns	r3, r3
 80046c2:	693a      	ldr	r2, [r7, #16]
 80046c4:	4013      	ands	r3, r2
 80046c6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d003      	beq.n	80046dc <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80046d4:	693a      	ldr	r2, [r7, #16]
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	4313      	orrs	r3, r2
 80046da:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80046dc:	4a1a      	ldr	r2, [pc, #104]	; (8004748 <HAL_GPIO_Init+0x2f0>)
 80046de:	693b      	ldr	r3, [r7, #16]
 80046e0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80046e2:	4b19      	ldr	r3, [pc, #100]	; (8004748 <HAL_GPIO_Init+0x2f0>)
 80046e4:	68db      	ldr	r3, [r3, #12]
 80046e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	43db      	mvns	r3, r3
 80046ec:	693a      	ldr	r2, [r7, #16]
 80046ee:	4013      	ands	r3, r2
 80046f0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d003      	beq.n	8004706 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80046fe:	693a      	ldr	r2, [r7, #16]
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	4313      	orrs	r3, r2
 8004704:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004706:	4a10      	ldr	r2, [pc, #64]	; (8004748 <HAL_GPIO_Init+0x2f0>)
 8004708:	693b      	ldr	r3, [r7, #16]
 800470a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	3301      	adds	r3, #1
 8004710:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	681a      	ldr	r2, [r3, #0]
 8004716:	697b      	ldr	r3, [r7, #20]
 8004718:	fa22 f303 	lsr.w	r3, r2, r3
 800471c:	2b00      	cmp	r3, #0
 800471e:	f47f aea3 	bne.w	8004468 <HAL_GPIO_Init+0x10>
  }
}
 8004722:	bf00      	nop
 8004724:	371c      	adds	r7, #28
 8004726:	46bd      	mov	sp, r7
 8004728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472c:	4770      	bx	lr
 800472e:	bf00      	nop
 8004730:	40021000 	.word	0x40021000
 8004734:	40010000 	.word	0x40010000
 8004738:	48000400 	.word	0x48000400
 800473c:	48000800 	.word	0x48000800
 8004740:	48000c00 	.word	0x48000c00
 8004744:	48001000 	.word	0x48001000
 8004748:	40010400 	.word	0x40010400

0800474c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800474c:	b480      	push	{r7}
 800474e:	b083      	sub	sp, #12
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
 8004754:	460b      	mov	r3, r1
 8004756:	807b      	strh	r3, [r7, #2]
 8004758:	4613      	mov	r3, r2
 800475a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800475c:	787b      	ldrb	r3, [r7, #1]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d003      	beq.n	800476a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004762:	887a      	ldrh	r2, [r7, #2]
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004768:	e002      	b.n	8004770 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800476a:	887a      	ldrh	r2, [r7, #2]
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004770:	bf00      	nop
 8004772:	370c      	adds	r7, #12
 8004774:	46bd      	mov	sp, r7
 8004776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477a:	4770      	bx	lr

0800477c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800477c:	b480      	push	{r7}
 800477e:	b083      	sub	sp, #12
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
 8004784:	460b      	mov	r3, r1
 8004786:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	695a      	ldr	r2, [r3, #20]
 800478c:	887b      	ldrh	r3, [r7, #2]
 800478e:	4013      	ands	r3, r2
 8004790:	2b00      	cmp	r3, #0
 8004792:	d004      	beq.n	800479e <HAL_GPIO_TogglePin+0x22>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004794:	887b      	ldrh	r3, [r7, #2]
 8004796:	041a      	lsls	r2, r3, #16
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 800479c:	e002      	b.n	80047a4 <HAL_GPIO_TogglePin+0x28>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800479e:	887a      	ldrh	r2, [r7, #2]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	619a      	str	r2, [r3, #24]
}
 80047a4:	bf00      	nop
 80047a6:	370c      	adds	r7, #12
 80047a8:	46bd      	mov	sp, r7
 80047aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ae:	4770      	bx	lr

080047b0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b082      	sub	sp, #8
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d101      	bne.n	80047c2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80047be:	2301      	movs	r3, #1
 80047c0:	e080      	b.n	80048c4 <HAL_I2C_Init+0x114>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80047c8:	b2db      	uxtb	r3, r3
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d106      	bne.n	80047dc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2200      	movs	r2, #0
 80047d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80047d6:	6878      	ldr	r0, [r7, #4]
 80047d8:	f7fe fa50 	bl	8002c7c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2224      	movs	r2, #36	; 0x24
 80047e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	687a      	ldr	r2, [r7, #4]
 80047ea:	6812      	ldr	r2, [r2, #0]
 80047ec:	6812      	ldr	r2, [r2, #0]
 80047ee:	f022 0201 	bic.w	r2, r2, #1
 80047f2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	687a      	ldr	r2, [r7, #4]
 80047fa:	6852      	ldr	r2, [r2, #4]
 80047fc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004800:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	687a      	ldr	r2, [r7, #4]
 8004808:	6812      	ldr	r2, [r2, #0]
 800480a:	6892      	ldr	r2, [r2, #8]
 800480c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004810:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	68db      	ldr	r3, [r3, #12]
 8004816:	2b01      	cmp	r3, #1
 8004818:	d107      	bne.n	800482a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	687a      	ldr	r2, [r7, #4]
 8004820:	6892      	ldr	r2, [r2, #8]
 8004822:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004826:	609a      	str	r2, [r3, #8]
 8004828:	e006      	b.n	8004838 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	687a      	ldr	r2, [r7, #4]
 8004830:	6892      	ldr	r2, [r2, #8]
 8004832:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004836:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	68db      	ldr	r3, [r3, #12]
 800483c:	2b02      	cmp	r3, #2
 800483e:	d104      	bne.n	800484a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004848:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681a      	ldr	r2, [r3, #0]
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004858:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800485c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	687a      	ldr	r2, [r7, #4]
 8004864:	6812      	ldr	r2, [r2, #0]
 8004866:	68d2      	ldr	r2, [r2, #12]
 8004868:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800486c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	687a      	ldr	r2, [r7, #4]
 8004874:	6911      	ldr	r1, [r2, #16]
 8004876:	687a      	ldr	r2, [r7, #4]
 8004878:	6952      	ldr	r2, [r2, #20]
 800487a:	4311      	orrs	r1, r2
 800487c:	687a      	ldr	r2, [r7, #4]
 800487e:	6992      	ldr	r2, [r2, #24]
 8004880:	0212      	lsls	r2, r2, #8
 8004882:	430a      	orrs	r2, r1
 8004884:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	687a      	ldr	r2, [r7, #4]
 800488c:	69d1      	ldr	r1, [r2, #28]
 800488e:	687a      	ldr	r2, [r7, #4]
 8004890:	6a12      	ldr	r2, [r2, #32]
 8004892:	430a      	orrs	r2, r1
 8004894:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	687a      	ldr	r2, [r7, #4]
 800489c:	6812      	ldr	r2, [r2, #0]
 800489e:	6812      	ldr	r2, [r2, #0]
 80048a0:	f042 0201 	orr.w	r2, r2, #1
 80048a4:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2200      	movs	r2, #0
 80048aa:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2220      	movs	r2, #32
 80048b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2200      	movs	r2, #0
 80048b8:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2200      	movs	r2, #0
 80048be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80048c2:	2300      	movs	r3, #0
}
 80048c4:	4618      	mov	r0, r3
 80048c6:	3708      	adds	r7, #8
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd80      	pop	{r7, pc}

080048cc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b088      	sub	sp, #32
 80048d0:	af02      	add	r7, sp, #8
 80048d2:	60f8      	str	r0, [r7, #12]
 80048d4:	4608      	mov	r0, r1
 80048d6:	4611      	mov	r1, r2
 80048d8:	461a      	mov	r2, r3
 80048da:	4603      	mov	r3, r0
 80048dc:	817b      	strh	r3, [r7, #10]
 80048de:	460b      	mov	r3, r1
 80048e0:	813b      	strh	r3, [r7, #8]
 80048e2:	4613      	mov	r3, r2
 80048e4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80048ec:	b2db      	uxtb	r3, r3
 80048ee:	2b20      	cmp	r3, #32
 80048f0:	f040 80f9 	bne.w	8004ae6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80048f4:	6a3b      	ldr	r3, [r7, #32]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d002      	beq.n	8004900 <HAL_I2C_Mem_Write+0x34>
 80048fa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d105      	bne.n	800490c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004906:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004908:	2301      	movs	r3, #1
 800490a:	e0ed      	b.n	8004ae8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004912:	2b01      	cmp	r3, #1
 8004914:	d101      	bne.n	800491a <HAL_I2C_Mem_Write+0x4e>
 8004916:	2302      	movs	r3, #2
 8004918:	e0e6      	b.n	8004ae8 <HAL_I2C_Mem_Write+0x21c>
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	2201      	movs	r2, #1
 800491e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004922:	f7ff fa6b 	bl	8003dfc <HAL_GetTick>
 8004926:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	9300      	str	r3, [sp, #0]
 800492c:	2319      	movs	r3, #25
 800492e:	2201      	movs	r2, #1
 8004930:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004934:	68f8      	ldr	r0, [r7, #12]
 8004936:	f000 fbe5 	bl	8005104 <I2C_WaitOnFlagUntilTimeout>
 800493a:	4603      	mov	r3, r0
 800493c:	2b00      	cmp	r3, #0
 800493e:	d001      	beq.n	8004944 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004940:	2301      	movs	r3, #1
 8004942:	e0d1      	b.n	8004ae8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	2221      	movs	r2, #33	; 0x21
 8004948:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	2240      	movs	r2, #64	; 0x40
 8004950:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	2200      	movs	r2, #0
 8004958:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	6a3a      	ldr	r2, [r7, #32]
 800495e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004964:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	2200      	movs	r2, #0
 800496a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800496c:	88f8      	ldrh	r0, [r7, #6]
 800496e:	893a      	ldrh	r2, [r7, #8]
 8004970:	8979      	ldrh	r1, [r7, #10]
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	9301      	str	r3, [sp, #4]
 8004976:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004978:	9300      	str	r3, [sp, #0]
 800497a:	4603      	mov	r3, r0
 800497c:	68f8      	ldr	r0, [r7, #12]
 800497e:	f000 faf5 	bl	8004f6c <I2C_RequestMemoryWrite>
 8004982:	4603      	mov	r3, r0
 8004984:	2b00      	cmp	r3, #0
 8004986:	d005      	beq.n	8004994 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	2200      	movs	r2, #0
 800498c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004990:	2301      	movs	r3, #1
 8004992:	e0a9      	b.n	8004ae8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004998:	b29b      	uxth	r3, r3
 800499a:	2bff      	cmp	r3, #255	; 0xff
 800499c:	d90e      	bls.n	80049bc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	22ff      	movs	r2, #255	; 0xff
 80049a2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049a8:	b2da      	uxtb	r2, r3
 80049aa:	8979      	ldrh	r1, [r7, #10]
 80049ac:	2300      	movs	r3, #0
 80049ae:	9300      	str	r3, [sp, #0]
 80049b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80049b4:	68f8      	ldr	r0, [r7, #12]
 80049b6:	f000 fcc7 	bl	8005348 <I2C_TransferConfig>
 80049ba:	e00f      	b.n	80049dc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049c0:	b29a      	uxth	r2, r3
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049ca:	b2da      	uxtb	r2, r3
 80049cc:	8979      	ldrh	r1, [r7, #10]
 80049ce:	2300      	movs	r3, #0
 80049d0:	9300      	str	r3, [sp, #0]
 80049d2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80049d6:	68f8      	ldr	r0, [r7, #12]
 80049d8:	f000 fcb6 	bl	8005348 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80049dc:	697a      	ldr	r2, [r7, #20]
 80049de:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80049e0:	68f8      	ldr	r0, [r7, #12]
 80049e2:	f000 fbcf 	bl	8005184 <I2C_WaitOnTXISFlagUntilTimeout>
 80049e6:	4603      	mov	r3, r0
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d001      	beq.n	80049f0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80049ec:	2301      	movs	r3, #1
 80049ee:	e07b      	b.n	8004ae8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	68fa      	ldr	r2, [r7, #12]
 80049f6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80049f8:	7812      	ldrb	r2, [r2, #0]
 80049fa:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a00:	1c5a      	adds	r2, r3, #1
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a0a:	b29b      	uxth	r3, r3
 8004a0c:	3b01      	subs	r3, #1
 8004a0e:	b29a      	uxth	r2, r3
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a18:	3b01      	subs	r3, #1
 8004a1a:	b29a      	uxth	r2, r3
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a24:	b29b      	uxth	r3, r3
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d034      	beq.n	8004a94 <HAL_I2C_Mem_Write+0x1c8>
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d130      	bne.n	8004a94 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004a32:	697b      	ldr	r3, [r7, #20]
 8004a34:	9300      	str	r3, [sp, #0]
 8004a36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a38:	2200      	movs	r2, #0
 8004a3a:	2180      	movs	r1, #128	; 0x80
 8004a3c:	68f8      	ldr	r0, [r7, #12]
 8004a3e:	f000 fb61 	bl	8005104 <I2C_WaitOnFlagUntilTimeout>
 8004a42:	4603      	mov	r3, r0
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d001      	beq.n	8004a4c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004a48:	2301      	movs	r3, #1
 8004a4a:	e04d      	b.n	8004ae8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a50:	b29b      	uxth	r3, r3
 8004a52:	2bff      	cmp	r3, #255	; 0xff
 8004a54:	d90e      	bls.n	8004a74 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	22ff      	movs	r2, #255	; 0xff
 8004a5a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a60:	b2da      	uxtb	r2, r3
 8004a62:	8979      	ldrh	r1, [r7, #10]
 8004a64:	2300      	movs	r3, #0
 8004a66:	9300      	str	r3, [sp, #0]
 8004a68:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004a6c:	68f8      	ldr	r0, [r7, #12]
 8004a6e:	f000 fc6b 	bl	8005348 <I2C_TransferConfig>
 8004a72:	e00f      	b.n	8004a94 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a78:	b29a      	uxth	r2, r3
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a82:	b2da      	uxtb	r2, r3
 8004a84:	8979      	ldrh	r1, [r7, #10]
 8004a86:	2300      	movs	r3, #0
 8004a88:	9300      	str	r3, [sp, #0]
 8004a8a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004a8e:	68f8      	ldr	r0, [r7, #12]
 8004a90:	f000 fc5a 	bl	8005348 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a98:	b29b      	uxth	r3, r3
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d19e      	bne.n	80049dc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a9e:	697a      	ldr	r2, [r7, #20]
 8004aa0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004aa2:	68f8      	ldr	r0, [r7, #12]
 8004aa4:	f000 fbae 	bl	8005204 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d001      	beq.n	8004ab2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004aae:	2301      	movs	r3, #1
 8004ab0:	e01a      	b.n	8004ae8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	2220      	movs	r2, #32
 8004ab8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681a      	ldr	r2, [r3, #0]
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	6859      	ldr	r1, [r3, #4]
 8004ac4:	4b0a      	ldr	r3, [pc, #40]	; (8004af0 <HAL_I2C_Mem_Write+0x224>)
 8004ac6:	400b      	ands	r3, r1
 8004ac8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	2220      	movs	r2, #32
 8004ace:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	2200      	movs	r2, #0
 8004ade:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	e000      	b.n	8004ae8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8004ae6:	2302      	movs	r3, #2
  }
}
 8004ae8:	4618      	mov	r0, r3
 8004aea:	3718      	adds	r7, #24
 8004aec:	46bd      	mov	sp, r7
 8004aee:	bd80      	pop	{r7, pc}
 8004af0:	fe00e800 	.word	0xfe00e800

08004af4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b088      	sub	sp, #32
 8004af8:	af02      	add	r7, sp, #8
 8004afa:	60f8      	str	r0, [r7, #12]
 8004afc:	4608      	mov	r0, r1
 8004afe:	4611      	mov	r1, r2
 8004b00:	461a      	mov	r2, r3
 8004b02:	4603      	mov	r3, r0
 8004b04:	817b      	strh	r3, [r7, #10]
 8004b06:	460b      	mov	r3, r1
 8004b08:	813b      	strh	r3, [r7, #8]
 8004b0a:	4613      	mov	r3, r2
 8004b0c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b14:	b2db      	uxtb	r3, r3
 8004b16:	2b20      	cmp	r3, #32
 8004b18:	f040 80fd 	bne.w	8004d16 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b1c:	6a3b      	ldr	r3, [r7, #32]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d002      	beq.n	8004b28 <HAL_I2C_Mem_Read+0x34>
 8004b22:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d105      	bne.n	8004b34 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004b2e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004b30:	2301      	movs	r3, #1
 8004b32:	e0f1      	b.n	8004d18 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004b3a:	2b01      	cmp	r3, #1
 8004b3c:	d101      	bne.n	8004b42 <HAL_I2C_Mem_Read+0x4e>
 8004b3e:	2302      	movs	r3, #2
 8004b40:	e0ea      	b.n	8004d18 <HAL_I2C_Mem_Read+0x224>
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	2201      	movs	r2, #1
 8004b46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004b4a:	f7ff f957 	bl	8003dfc <HAL_GetTick>
 8004b4e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004b50:	697b      	ldr	r3, [r7, #20]
 8004b52:	9300      	str	r3, [sp, #0]
 8004b54:	2319      	movs	r3, #25
 8004b56:	2201      	movs	r2, #1
 8004b58:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004b5c:	68f8      	ldr	r0, [r7, #12]
 8004b5e:	f000 fad1 	bl	8005104 <I2C_WaitOnFlagUntilTimeout>
 8004b62:	4603      	mov	r3, r0
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d001      	beq.n	8004b6c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004b68:	2301      	movs	r3, #1
 8004b6a:	e0d5      	b.n	8004d18 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2222      	movs	r2, #34	; 0x22
 8004b70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	2240      	movs	r2, #64	; 0x40
 8004b78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	2200      	movs	r2, #0
 8004b80:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	6a3a      	ldr	r2, [r7, #32]
 8004b86:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004b8c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	2200      	movs	r2, #0
 8004b92:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004b94:	88f8      	ldrh	r0, [r7, #6]
 8004b96:	893a      	ldrh	r2, [r7, #8]
 8004b98:	8979      	ldrh	r1, [r7, #10]
 8004b9a:	697b      	ldr	r3, [r7, #20]
 8004b9c:	9301      	str	r3, [sp, #4]
 8004b9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ba0:	9300      	str	r3, [sp, #0]
 8004ba2:	4603      	mov	r3, r0
 8004ba4:	68f8      	ldr	r0, [r7, #12]
 8004ba6:	f000 fa35 	bl	8005014 <I2C_RequestMemoryRead>
 8004baa:	4603      	mov	r3, r0
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d005      	beq.n	8004bbc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004bb8:	2301      	movs	r3, #1
 8004bba:	e0ad      	b.n	8004d18 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bc0:	b29b      	uxth	r3, r3
 8004bc2:	2bff      	cmp	r3, #255	; 0xff
 8004bc4:	d90e      	bls.n	8004be4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	22ff      	movs	r2, #255	; 0xff
 8004bca:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bd0:	b2da      	uxtb	r2, r3
 8004bd2:	8979      	ldrh	r1, [r7, #10]
 8004bd4:	4b52      	ldr	r3, [pc, #328]	; (8004d20 <HAL_I2C_Mem_Read+0x22c>)
 8004bd6:	9300      	str	r3, [sp, #0]
 8004bd8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004bdc:	68f8      	ldr	r0, [r7, #12]
 8004bde:	f000 fbb3 	bl	8005348 <I2C_TransferConfig>
 8004be2:	e00f      	b.n	8004c04 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004be8:	b29a      	uxth	r2, r3
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bf2:	b2da      	uxtb	r2, r3
 8004bf4:	8979      	ldrh	r1, [r7, #10]
 8004bf6:	4b4a      	ldr	r3, [pc, #296]	; (8004d20 <HAL_I2C_Mem_Read+0x22c>)
 8004bf8:	9300      	str	r3, [sp, #0]
 8004bfa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004bfe:	68f8      	ldr	r0, [r7, #12]
 8004c00:	f000 fba2 	bl	8005348 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004c04:	697b      	ldr	r3, [r7, #20]
 8004c06:	9300      	str	r3, [sp, #0]
 8004c08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	2104      	movs	r1, #4
 8004c0e:	68f8      	ldr	r0, [r7, #12]
 8004c10:	f000 fa78 	bl	8005104 <I2C_WaitOnFlagUntilTimeout>
 8004c14:	4603      	mov	r3, r0
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d001      	beq.n	8004c1e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	e07c      	b.n	8004d18 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c22:	68fa      	ldr	r2, [r7, #12]
 8004c24:	6812      	ldr	r2, [r2, #0]
 8004c26:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004c28:	b2d2      	uxtb	r2, r2
 8004c2a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c30:	1c5a      	adds	r2, r3, #1
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c3a:	3b01      	subs	r3, #1
 8004c3c:	b29a      	uxth	r2, r3
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c46:	b29b      	uxth	r3, r3
 8004c48:	3b01      	subs	r3, #1
 8004c4a:	b29a      	uxth	r2, r3
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c54:	b29b      	uxth	r3, r3
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d034      	beq.n	8004cc4 <HAL_I2C_Mem_Read+0x1d0>
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d130      	bne.n	8004cc4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004c62:	697b      	ldr	r3, [r7, #20]
 8004c64:	9300      	str	r3, [sp, #0]
 8004c66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c68:	2200      	movs	r2, #0
 8004c6a:	2180      	movs	r1, #128	; 0x80
 8004c6c:	68f8      	ldr	r0, [r7, #12]
 8004c6e:	f000 fa49 	bl	8005104 <I2C_WaitOnFlagUntilTimeout>
 8004c72:	4603      	mov	r3, r0
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d001      	beq.n	8004c7c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004c78:	2301      	movs	r3, #1
 8004c7a:	e04d      	b.n	8004d18 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c80:	b29b      	uxth	r3, r3
 8004c82:	2bff      	cmp	r3, #255	; 0xff
 8004c84:	d90e      	bls.n	8004ca4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	22ff      	movs	r2, #255	; 0xff
 8004c8a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c90:	b2da      	uxtb	r2, r3
 8004c92:	8979      	ldrh	r1, [r7, #10]
 8004c94:	2300      	movs	r3, #0
 8004c96:	9300      	str	r3, [sp, #0]
 8004c98:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004c9c:	68f8      	ldr	r0, [r7, #12]
 8004c9e:	f000 fb53 	bl	8005348 <I2C_TransferConfig>
 8004ca2:	e00f      	b.n	8004cc4 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ca8:	b29a      	uxth	r2, r3
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cb2:	b2da      	uxtb	r2, r3
 8004cb4:	8979      	ldrh	r1, [r7, #10]
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	9300      	str	r3, [sp, #0]
 8004cba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004cbe:	68f8      	ldr	r0, [r7, #12]
 8004cc0:	f000 fb42 	bl	8005348 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cc8:	b29b      	uxth	r3, r3
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d19a      	bne.n	8004c04 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004cce:	697a      	ldr	r2, [r7, #20]
 8004cd0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004cd2:	68f8      	ldr	r0, [r7, #12]
 8004cd4:	f000 fa96 	bl	8005204 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d001      	beq.n	8004ce2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	e01a      	b.n	8004d18 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	2220      	movs	r2, #32
 8004ce8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681a      	ldr	r2, [r3, #0]
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	6859      	ldr	r1, [r3, #4]
 8004cf4:	4b0b      	ldr	r3, [pc, #44]	; (8004d24 <HAL_I2C_Mem_Read+0x230>)
 8004cf6:	400b      	ands	r3, r1
 8004cf8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	2220      	movs	r2, #32
 8004cfe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	2200      	movs	r2, #0
 8004d06:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004d12:	2300      	movs	r3, #0
 8004d14:	e000      	b.n	8004d18 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004d16:	2302      	movs	r3, #2
  }
}
 8004d18:	4618      	mov	r0, r3
 8004d1a:	3718      	adds	r7, #24
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bd80      	pop	{r7, pc}
 8004d20:	80002400 	.word	0x80002400
 8004d24:	fe00e800 	.word	0xfe00e800

08004d28 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b08a      	sub	sp, #40	; 0x28
 8004d2c:	af02      	add	r7, sp, #8
 8004d2e:	60f8      	str	r0, [r7, #12]
 8004d30:	607a      	str	r2, [r7, #4]
 8004d32:	603b      	str	r3, [r7, #0]
 8004d34:	460b      	mov	r3, r1
 8004d36:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8004d38:	2300      	movs	r3, #0
 8004d3a:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004d42:	b2db      	uxtb	r3, r3
 8004d44:	2b20      	cmp	r3, #32
 8004d46:	f040 80f1 	bne.w	8004f2c <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	699b      	ldr	r3, [r3, #24]
 8004d50:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004d54:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d58:	d101      	bne.n	8004d5e <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8004d5a:	2302      	movs	r3, #2
 8004d5c:	e0e7      	b.n	8004f2e <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004d64:	2b01      	cmp	r3, #1
 8004d66:	d101      	bne.n	8004d6c <HAL_I2C_IsDeviceReady+0x44>
 8004d68:	2302      	movs	r3, #2
 8004d6a:	e0e0      	b.n	8004f2e <HAL_I2C_IsDeviceReady+0x206>
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	2201      	movs	r2, #1
 8004d70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	2224      	movs	r2, #36	; 0x24
 8004d78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681a      	ldr	r2, [r3, #0]
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	68db      	ldr	r3, [r3, #12]
 8004d8a:	2b01      	cmp	r3, #1
 8004d8c:	d107      	bne.n	8004d9e <HAL_I2C_IsDeviceReady+0x76>
 8004d8e:	897b      	ldrh	r3, [r7, #10]
 8004d90:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004d94:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004d98:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004d9c:	e004      	b.n	8004da8 <HAL_I2C_IsDeviceReady+0x80>
 8004d9e:	897b      	ldrh	r3, [r7, #10]
 8004da0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004da4:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8004da8:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8004daa:	f7ff f827 	bl	8003dfc <HAL_GetTick>
 8004dae:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	699b      	ldr	r3, [r3, #24]
 8004db6:	f003 0320 	and.w	r3, r3, #32
 8004dba:	2b20      	cmp	r3, #32
 8004dbc:	bf0c      	ite	eq
 8004dbe:	2301      	moveq	r3, #1
 8004dc0:	2300      	movne	r3, #0
 8004dc2:	b2db      	uxtb	r3, r3
 8004dc4:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	699b      	ldr	r3, [r3, #24]
 8004dcc:	f003 0310 	and.w	r3, r3, #16
 8004dd0:	2b10      	cmp	r3, #16
 8004dd2:	bf0c      	ite	eq
 8004dd4:	2301      	moveq	r3, #1
 8004dd6:	2300      	movne	r3, #0
 8004dd8:	b2db      	uxtb	r3, r3
 8004dda:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8004ddc:	e034      	b.n	8004e48 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004de4:	d01a      	beq.n	8004e1c <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004de6:	f7ff f809 	bl	8003dfc <HAL_GetTick>
 8004dea:	4602      	mov	r2, r0
 8004dec:	69bb      	ldr	r3, [r7, #24]
 8004dee:	1ad2      	subs	r2, r2, r3
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	429a      	cmp	r2, r3
 8004df4:	d802      	bhi.n	8004dfc <HAL_I2C_IsDeviceReady+0xd4>
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d10f      	bne.n	8004e1c <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2220      	movs	r2, #32
 8004e00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e08:	f043 0220 	orr.w	r2, r3, #32
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2200      	movs	r2, #0
 8004e14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8004e18:	2301      	movs	r3, #1
 8004e1a:	e088      	b.n	8004f2e <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	699b      	ldr	r3, [r3, #24]
 8004e22:	f003 0320 	and.w	r3, r3, #32
 8004e26:	2b20      	cmp	r3, #32
 8004e28:	bf0c      	ite	eq
 8004e2a:	2301      	moveq	r3, #1
 8004e2c:	2300      	movne	r3, #0
 8004e2e:	b2db      	uxtb	r3, r3
 8004e30:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	699b      	ldr	r3, [r3, #24]
 8004e38:	f003 0310 	and.w	r3, r3, #16
 8004e3c:	2b10      	cmp	r3, #16
 8004e3e:	bf0c      	ite	eq
 8004e40:	2301      	moveq	r3, #1
 8004e42:	2300      	movne	r3, #0
 8004e44:	b2db      	uxtb	r3, r3
 8004e46:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8004e48:	7ffb      	ldrb	r3, [r7, #31]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d102      	bne.n	8004e54 <HAL_I2C_IsDeviceReady+0x12c>
 8004e4e:	7fbb      	ldrb	r3, [r7, #30]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d0c4      	beq.n	8004dde <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	699b      	ldr	r3, [r3, #24]
 8004e5a:	f003 0310 	and.w	r3, r3, #16
 8004e5e:	2b10      	cmp	r3, #16
 8004e60:	d01a      	beq.n	8004e98 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004e62:	69bb      	ldr	r3, [r7, #24]
 8004e64:	9300      	str	r3, [sp, #0]
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	2200      	movs	r2, #0
 8004e6a:	2120      	movs	r1, #32
 8004e6c:	68f8      	ldr	r0, [r7, #12]
 8004e6e:	f000 f949 	bl	8005104 <I2C_WaitOnFlagUntilTimeout>
 8004e72:	4603      	mov	r3, r0
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d001      	beq.n	8004e7c <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 8004e78:	2301      	movs	r3, #1
 8004e7a:	e058      	b.n	8004f2e <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	2220      	movs	r2, #32
 8004e82:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	2220      	movs	r2, #32
 8004e88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	2200      	movs	r2, #0
 8004e90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8004e94:	2300      	movs	r3, #0
 8004e96:	e04a      	b.n	8004f2e <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004e98:	69bb      	ldr	r3, [r7, #24]
 8004e9a:	9300      	str	r3, [sp, #0]
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	2120      	movs	r1, #32
 8004ea2:	68f8      	ldr	r0, [r7, #12]
 8004ea4:	f000 f92e 	bl	8005104 <I2C_WaitOnFlagUntilTimeout>
 8004ea8:	4603      	mov	r3, r0
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d001      	beq.n	8004eb2 <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 8004eae:	2301      	movs	r3, #1
 8004eb0:	e03d      	b.n	8004f2e <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	2210      	movs	r2, #16
 8004eb8:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	2220      	movs	r2, #32
 8004ec0:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8004ec2:	697a      	ldr	r2, [r7, #20]
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	429a      	cmp	r2, r3
 8004ec8:	d118      	bne.n	8004efc <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	68fa      	ldr	r2, [r7, #12]
 8004ed0:	6812      	ldr	r2, [r2, #0]
 8004ed2:	6852      	ldr	r2, [r2, #4]
 8004ed4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004ed8:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004eda:	69bb      	ldr	r3, [r7, #24]
 8004edc:	9300      	str	r3, [sp, #0]
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	2120      	movs	r1, #32
 8004ee4:	68f8      	ldr	r0, [r7, #12]
 8004ee6:	f000 f90d 	bl	8005104 <I2C_WaitOnFlagUntilTimeout>
 8004eea:	4603      	mov	r3, r0
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d001      	beq.n	8004ef4 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	e01c      	b.n	8004f2e <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	2220      	movs	r2, #32
 8004efa:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8004efc:	697b      	ldr	r3, [r7, #20]
 8004efe:	3301      	adds	r3, #1
 8004f00:	617b      	str	r3, [r7, #20]
    }
    while (I2C_Trials < Trials);
 8004f02:	697a      	ldr	r2, [r7, #20]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	429a      	cmp	r2, r3
 8004f08:	f4ff af3b 	bcc.w	8004d82 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	2220      	movs	r2, #32
 8004f10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f18:	f043 0220 	orr.w	r2, r3, #32
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	2200      	movs	r2, #0
 8004f24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8004f28:	2301      	movs	r3, #1
 8004f2a:	e000      	b.n	8004f2e <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 8004f2c:	2302      	movs	r3, #2
  }
}
 8004f2e:	4618      	mov	r0, r3
 8004f30:	3720      	adds	r7, #32
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bd80      	pop	{r7, pc}

08004f36 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004f36:	b580      	push	{r7, lr}
 8004f38:	b084      	sub	sp, #16
 8004f3a:	af00      	add	r7, sp, #0
 8004f3c:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	699b      	ldr	r3, [r3, #24]
 8004f44:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d005      	beq.n	8004f62 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f5a:	68ba      	ldr	r2, [r7, #8]
 8004f5c:	68f9      	ldr	r1, [r7, #12]
 8004f5e:	6878      	ldr	r0, [r7, #4]
 8004f60:	4798      	blx	r3
  }
}
 8004f62:	bf00      	nop
 8004f64:	3710      	adds	r7, #16
 8004f66:	46bd      	mov	sp, r7
 8004f68:	bd80      	pop	{r7, pc}
	...

08004f6c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b086      	sub	sp, #24
 8004f70:	af02      	add	r7, sp, #8
 8004f72:	60f8      	str	r0, [r7, #12]
 8004f74:	4608      	mov	r0, r1
 8004f76:	4611      	mov	r1, r2
 8004f78:	461a      	mov	r2, r3
 8004f7a:	4603      	mov	r3, r0
 8004f7c:	817b      	strh	r3, [r7, #10]
 8004f7e:	460b      	mov	r3, r1
 8004f80:	813b      	strh	r3, [r7, #8]
 8004f82:	4613      	mov	r3, r2
 8004f84:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004f86:	88fb      	ldrh	r3, [r7, #6]
 8004f88:	b2da      	uxtb	r2, r3
 8004f8a:	8979      	ldrh	r1, [r7, #10]
 8004f8c:	4b20      	ldr	r3, [pc, #128]	; (8005010 <I2C_RequestMemoryWrite+0xa4>)
 8004f8e:	9300      	str	r3, [sp, #0]
 8004f90:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004f94:	68f8      	ldr	r0, [r7, #12]
 8004f96:	f000 f9d7 	bl	8005348 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f9a:	69fa      	ldr	r2, [r7, #28]
 8004f9c:	69b9      	ldr	r1, [r7, #24]
 8004f9e:	68f8      	ldr	r0, [r7, #12]
 8004fa0:	f000 f8f0 	bl	8005184 <I2C_WaitOnTXISFlagUntilTimeout>
 8004fa4:	4603      	mov	r3, r0
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d001      	beq.n	8004fae <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004faa:	2301      	movs	r3, #1
 8004fac:	e02c      	b.n	8005008 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004fae:	88fb      	ldrh	r3, [r7, #6]
 8004fb0:	2b01      	cmp	r3, #1
 8004fb2:	d105      	bne.n	8004fc0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	893a      	ldrh	r2, [r7, #8]
 8004fba:	b2d2      	uxtb	r2, r2
 8004fbc:	629a      	str	r2, [r3, #40]	; 0x28
 8004fbe:	e015      	b.n	8004fec <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	893a      	ldrh	r2, [r7, #8]
 8004fc6:	0a12      	lsrs	r2, r2, #8
 8004fc8:	b292      	uxth	r2, r2
 8004fca:	b2d2      	uxtb	r2, r2
 8004fcc:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004fce:	69fa      	ldr	r2, [r7, #28]
 8004fd0:	69b9      	ldr	r1, [r7, #24]
 8004fd2:	68f8      	ldr	r0, [r7, #12]
 8004fd4:	f000 f8d6 	bl	8005184 <I2C_WaitOnTXISFlagUntilTimeout>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d001      	beq.n	8004fe2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004fde:	2301      	movs	r3, #1
 8004fe0:	e012      	b.n	8005008 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	893a      	ldrh	r2, [r7, #8]
 8004fe8:	b2d2      	uxtb	r2, r2
 8004fea:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004fec:	69fb      	ldr	r3, [r7, #28]
 8004fee:	9300      	str	r3, [sp, #0]
 8004ff0:	69bb      	ldr	r3, [r7, #24]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	2180      	movs	r1, #128	; 0x80
 8004ff6:	68f8      	ldr	r0, [r7, #12]
 8004ff8:	f000 f884 	bl	8005104 <I2C_WaitOnFlagUntilTimeout>
 8004ffc:	4603      	mov	r3, r0
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d001      	beq.n	8005006 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8005002:	2301      	movs	r3, #1
 8005004:	e000      	b.n	8005008 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8005006:	2300      	movs	r3, #0
}
 8005008:	4618      	mov	r0, r3
 800500a:	3710      	adds	r7, #16
 800500c:	46bd      	mov	sp, r7
 800500e:	bd80      	pop	{r7, pc}
 8005010:	80002000 	.word	0x80002000

08005014 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	b086      	sub	sp, #24
 8005018:	af02      	add	r7, sp, #8
 800501a:	60f8      	str	r0, [r7, #12]
 800501c:	4608      	mov	r0, r1
 800501e:	4611      	mov	r1, r2
 8005020:	461a      	mov	r2, r3
 8005022:	4603      	mov	r3, r0
 8005024:	817b      	strh	r3, [r7, #10]
 8005026:	460b      	mov	r3, r1
 8005028:	813b      	strh	r3, [r7, #8]
 800502a:	4613      	mov	r3, r2
 800502c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800502e:	88fb      	ldrh	r3, [r7, #6]
 8005030:	b2da      	uxtb	r2, r3
 8005032:	8979      	ldrh	r1, [r7, #10]
 8005034:	4b20      	ldr	r3, [pc, #128]	; (80050b8 <I2C_RequestMemoryRead+0xa4>)
 8005036:	9300      	str	r3, [sp, #0]
 8005038:	2300      	movs	r3, #0
 800503a:	68f8      	ldr	r0, [r7, #12]
 800503c:	f000 f984 	bl	8005348 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005040:	69fa      	ldr	r2, [r7, #28]
 8005042:	69b9      	ldr	r1, [r7, #24]
 8005044:	68f8      	ldr	r0, [r7, #12]
 8005046:	f000 f89d 	bl	8005184 <I2C_WaitOnTXISFlagUntilTimeout>
 800504a:	4603      	mov	r3, r0
 800504c:	2b00      	cmp	r3, #0
 800504e:	d001      	beq.n	8005054 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005050:	2301      	movs	r3, #1
 8005052:	e02c      	b.n	80050ae <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005054:	88fb      	ldrh	r3, [r7, #6]
 8005056:	2b01      	cmp	r3, #1
 8005058:	d105      	bne.n	8005066 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	893a      	ldrh	r2, [r7, #8]
 8005060:	b2d2      	uxtb	r2, r2
 8005062:	629a      	str	r2, [r3, #40]	; 0x28
 8005064:	e015      	b.n	8005092 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	893a      	ldrh	r2, [r7, #8]
 800506c:	0a12      	lsrs	r2, r2, #8
 800506e:	b292      	uxth	r2, r2
 8005070:	b2d2      	uxtb	r2, r2
 8005072:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005074:	69fa      	ldr	r2, [r7, #28]
 8005076:	69b9      	ldr	r1, [r7, #24]
 8005078:	68f8      	ldr	r0, [r7, #12]
 800507a:	f000 f883 	bl	8005184 <I2C_WaitOnTXISFlagUntilTimeout>
 800507e:	4603      	mov	r3, r0
 8005080:	2b00      	cmp	r3, #0
 8005082:	d001      	beq.n	8005088 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005084:	2301      	movs	r3, #1
 8005086:	e012      	b.n	80050ae <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	893a      	ldrh	r2, [r7, #8]
 800508e:	b2d2      	uxtb	r2, r2
 8005090:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005092:	69fb      	ldr	r3, [r7, #28]
 8005094:	9300      	str	r3, [sp, #0]
 8005096:	69bb      	ldr	r3, [r7, #24]
 8005098:	2200      	movs	r2, #0
 800509a:	2140      	movs	r1, #64	; 0x40
 800509c:	68f8      	ldr	r0, [r7, #12]
 800509e:	f000 f831 	bl	8005104 <I2C_WaitOnFlagUntilTimeout>
 80050a2:	4603      	mov	r3, r0
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d001      	beq.n	80050ac <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80050a8:	2301      	movs	r3, #1
 80050aa:	e000      	b.n	80050ae <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80050ac:	2300      	movs	r3, #0
}
 80050ae:	4618      	mov	r0, r3
 80050b0:	3710      	adds	r7, #16
 80050b2:	46bd      	mov	sp, r7
 80050b4:	bd80      	pop	{r7, pc}
 80050b6:	bf00      	nop
 80050b8:	80002000 	.word	0x80002000

080050bc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80050bc:	b480      	push	{r7}
 80050be:	b083      	sub	sp, #12
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	699b      	ldr	r3, [r3, #24]
 80050ca:	f003 0302 	and.w	r3, r3, #2
 80050ce:	2b02      	cmp	r3, #2
 80050d0:	d103      	bne.n	80050da <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	2200      	movs	r2, #0
 80050d8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	699b      	ldr	r3, [r3, #24]
 80050e0:	f003 0301 	and.w	r3, r3, #1
 80050e4:	2b01      	cmp	r3, #1
 80050e6:	d007      	beq.n	80050f8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	687a      	ldr	r2, [r7, #4]
 80050ee:	6812      	ldr	r2, [r2, #0]
 80050f0:	6992      	ldr	r2, [r2, #24]
 80050f2:	f042 0201 	orr.w	r2, r2, #1
 80050f6:	619a      	str	r2, [r3, #24]
  }
}
 80050f8:	bf00      	nop
 80050fa:	370c      	adds	r7, #12
 80050fc:	46bd      	mov	sp, r7
 80050fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005102:	4770      	bx	lr

08005104 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b084      	sub	sp, #16
 8005108:	af00      	add	r7, sp, #0
 800510a:	60f8      	str	r0, [r7, #12]
 800510c:	60b9      	str	r1, [r7, #8]
 800510e:	603b      	str	r3, [r7, #0]
 8005110:	4613      	mov	r3, r2
 8005112:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005114:	e022      	b.n	800515c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	f1b3 3fff 	cmp.w	r3, #4294967295
 800511c:	d01e      	beq.n	800515c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800511e:	f7fe fe6d 	bl	8003dfc <HAL_GetTick>
 8005122:	4602      	mov	r2, r0
 8005124:	69bb      	ldr	r3, [r7, #24]
 8005126:	1ad2      	subs	r2, r2, r3
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	429a      	cmp	r2, r3
 800512c:	d802      	bhi.n	8005134 <I2C_WaitOnFlagUntilTimeout+0x30>
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d113      	bne.n	800515c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005138:	f043 0220 	orr.w	r2, r3, #32
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	2220      	movs	r2, #32
 8005144:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	2200      	movs	r2, #0
 800514c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	2200      	movs	r2, #0
 8005154:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8005158:	2301      	movs	r3, #1
 800515a:	e00f      	b.n	800517c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	699a      	ldr	r2, [r3, #24]
 8005162:	68bb      	ldr	r3, [r7, #8]
 8005164:	401a      	ands	r2, r3
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	429a      	cmp	r2, r3
 800516a:	bf0c      	ite	eq
 800516c:	2301      	moveq	r3, #1
 800516e:	2300      	movne	r3, #0
 8005170:	b2db      	uxtb	r3, r3
 8005172:	461a      	mov	r2, r3
 8005174:	79fb      	ldrb	r3, [r7, #7]
 8005176:	429a      	cmp	r2, r3
 8005178:	d0cd      	beq.n	8005116 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800517a:	2300      	movs	r3, #0
}
 800517c:	4618      	mov	r0, r3
 800517e:	3710      	adds	r7, #16
 8005180:	46bd      	mov	sp, r7
 8005182:	bd80      	pop	{r7, pc}

08005184 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b084      	sub	sp, #16
 8005188:	af00      	add	r7, sp, #0
 800518a:	60f8      	str	r0, [r7, #12]
 800518c:	60b9      	str	r1, [r7, #8]
 800518e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005190:	e02c      	b.n	80051ec <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005192:	687a      	ldr	r2, [r7, #4]
 8005194:	68b9      	ldr	r1, [r7, #8]
 8005196:	68f8      	ldr	r0, [r7, #12]
 8005198:	f000 f870 	bl	800527c <I2C_IsAcknowledgeFailed>
 800519c:	4603      	mov	r3, r0
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d001      	beq.n	80051a6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80051a2:	2301      	movs	r3, #1
 80051a4:	e02a      	b.n	80051fc <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051a6:	68bb      	ldr	r3, [r7, #8]
 80051a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051ac:	d01e      	beq.n	80051ec <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051ae:	f7fe fe25 	bl	8003dfc <HAL_GetTick>
 80051b2:	4602      	mov	r2, r0
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	1ad2      	subs	r2, r2, r3
 80051b8:	68bb      	ldr	r3, [r7, #8]
 80051ba:	429a      	cmp	r2, r3
 80051bc:	d802      	bhi.n	80051c4 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d113      	bne.n	80051ec <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051c8:	f043 0220 	orr.w	r2, r3, #32
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	2220      	movs	r2, #32
 80051d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	2200      	movs	r2, #0
 80051dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	2200      	movs	r2, #0
 80051e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80051e8:	2301      	movs	r3, #1
 80051ea:	e007      	b.n	80051fc <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	699b      	ldr	r3, [r3, #24]
 80051f2:	f003 0302 	and.w	r3, r3, #2
 80051f6:	2b02      	cmp	r3, #2
 80051f8:	d1cb      	bne.n	8005192 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80051fa:	2300      	movs	r3, #0
}
 80051fc:	4618      	mov	r0, r3
 80051fe:	3710      	adds	r7, #16
 8005200:	46bd      	mov	sp, r7
 8005202:	bd80      	pop	{r7, pc}

08005204 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005204:	b580      	push	{r7, lr}
 8005206:	b084      	sub	sp, #16
 8005208:	af00      	add	r7, sp, #0
 800520a:	60f8      	str	r0, [r7, #12]
 800520c:	60b9      	str	r1, [r7, #8]
 800520e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005210:	e028      	b.n	8005264 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005212:	687a      	ldr	r2, [r7, #4]
 8005214:	68b9      	ldr	r1, [r7, #8]
 8005216:	68f8      	ldr	r0, [r7, #12]
 8005218:	f000 f830 	bl	800527c <I2C_IsAcknowledgeFailed>
 800521c:	4603      	mov	r3, r0
 800521e:	2b00      	cmp	r3, #0
 8005220:	d001      	beq.n	8005226 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005222:	2301      	movs	r3, #1
 8005224:	e026      	b.n	8005274 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005226:	f7fe fde9 	bl	8003dfc <HAL_GetTick>
 800522a:	4602      	mov	r2, r0
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	1ad2      	subs	r2, r2, r3
 8005230:	68bb      	ldr	r3, [r7, #8]
 8005232:	429a      	cmp	r2, r3
 8005234:	d802      	bhi.n	800523c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005236:	68bb      	ldr	r3, [r7, #8]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d113      	bne.n	8005264 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005240:	f043 0220 	orr.w	r2, r3, #32
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	2220      	movs	r2, #32
 800524c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	2200      	movs	r2, #0
 8005254:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	2200      	movs	r2, #0
 800525c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005260:	2301      	movs	r3, #1
 8005262:	e007      	b.n	8005274 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	699b      	ldr	r3, [r3, #24]
 800526a:	f003 0320 	and.w	r3, r3, #32
 800526e:	2b20      	cmp	r3, #32
 8005270:	d1cf      	bne.n	8005212 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005272:	2300      	movs	r3, #0
}
 8005274:	4618      	mov	r0, r3
 8005276:	3710      	adds	r7, #16
 8005278:	46bd      	mov	sp, r7
 800527a:	bd80      	pop	{r7, pc}

0800527c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b084      	sub	sp, #16
 8005280:	af00      	add	r7, sp, #0
 8005282:	60f8      	str	r0, [r7, #12]
 8005284:	60b9      	str	r1, [r7, #8]
 8005286:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	699b      	ldr	r3, [r3, #24]
 800528e:	f003 0310 	and.w	r3, r3, #16
 8005292:	2b10      	cmp	r3, #16
 8005294:	d151      	bne.n	800533a <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005296:	e022      	b.n	80052de <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005298:	68bb      	ldr	r3, [r7, #8]
 800529a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800529e:	d01e      	beq.n	80052de <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052a0:	f7fe fdac 	bl	8003dfc <HAL_GetTick>
 80052a4:	4602      	mov	r2, r0
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	1ad2      	subs	r2, r2, r3
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	429a      	cmp	r2, r3
 80052ae:	d802      	bhi.n	80052b6 <I2C_IsAcknowledgeFailed+0x3a>
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d113      	bne.n	80052de <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052ba:	f043 0220 	orr.w	r2, r3, #32
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	2220      	movs	r2, #32
 80052c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	2200      	movs	r2, #0
 80052ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	2200      	movs	r2, #0
 80052d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80052da:	2301      	movs	r3, #1
 80052dc:	e02e      	b.n	800533c <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	699b      	ldr	r3, [r3, #24]
 80052e4:	f003 0320 	and.w	r3, r3, #32
 80052e8:	2b20      	cmp	r3, #32
 80052ea:	d1d5      	bne.n	8005298 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	2210      	movs	r2, #16
 80052f2:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	2220      	movs	r2, #32
 80052fa:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80052fc:	68f8      	ldr	r0, [r7, #12]
 80052fe:	f7ff fedd 	bl	80050bc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681a      	ldr	r2, [r3, #0]
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	6859      	ldr	r1, [r3, #4]
 800530c:	4b0d      	ldr	r3, [pc, #52]	; (8005344 <I2C_IsAcknowledgeFailed+0xc8>)
 800530e:	400b      	ands	r3, r1
 8005310:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005316:	f043 0204 	orr.w	r2, r3, #4
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	2220      	movs	r2, #32
 8005322:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	2200      	movs	r2, #0
 800532a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	2200      	movs	r2, #0
 8005332:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8005336:	2301      	movs	r3, #1
 8005338:	e000      	b.n	800533c <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800533a:	2300      	movs	r3, #0
}
 800533c:	4618      	mov	r0, r3
 800533e:	3710      	adds	r7, #16
 8005340:	46bd      	mov	sp, r7
 8005342:	bd80      	pop	{r7, pc}
 8005344:	fe00e800 	.word	0xfe00e800

08005348 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8005348:	b480      	push	{r7}
 800534a:	b085      	sub	sp, #20
 800534c:	af00      	add	r7, sp, #0
 800534e:	60f8      	str	r0, [r7, #12]
 8005350:	607b      	str	r3, [r7, #4]
 8005352:	460b      	mov	r3, r1
 8005354:	817b      	strh	r3, [r7, #10]
 8005356:	4613      	mov	r3, r2
 8005358:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681a      	ldr	r2, [r3, #0]
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	6859      	ldr	r1, [r3, #4]
 8005364:	69bb      	ldr	r3, [r7, #24]
 8005366:	0d5b      	lsrs	r3, r3, #21
 8005368:	f403 6080 	and.w	r0, r3, #1024	; 0x400
 800536c:	4b0b      	ldr	r3, [pc, #44]	; (800539c <I2C_TransferConfig+0x54>)
 800536e:	4303      	orrs	r3, r0
 8005370:	43db      	mvns	r3, r3
 8005372:	4019      	ands	r1, r3
 8005374:	897b      	ldrh	r3, [r7, #10]
 8005376:	f3c3 0009 	ubfx	r0, r3, #0, #10
 800537a:	7a7b      	ldrb	r3, [r7, #9]
 800537c:	041b      	lsls	r3, r3, #16
 800537e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005382:	4318      	orrs	r0, r3
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	4318      	orrs	r0, r3
 8005388:	69bb      	ldr	r3, [r7, #24]
 800538a:	4303      	orrs	r3, r0
 800538c:	430b      	orrs	r3, r1
 800538e:	6053      	str	r3, [r2, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8005390:	bf00      	nop
 8005392:	3714      	adds	r7, #20
 8005394:	46bd      	mov	sp, r7
 8005396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539a:	4770      	bx	lr
 800539c:	03ff63ff 	.word	0x03ff63ff

080053a0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80053a0:	b480      	push	{r7}
 80053a2:	b083      	sub	sp, #12
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
 80053a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80053b0:	b2db      	uxtb	r3, r3
 80053b2:	2b20      	cmp	r3, #32
 80053b4:	d138      	bne.n	8005428 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80053bc:	2b01      	cmp	r3, #1
 80053be:	d101      	bne.n	80053c4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80053c0:	2302      	movs	r3, #2
 80053c2:	e032      	b.n	800542a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2201      	movs	r2, #1
 80053c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2224      	movs	r2, #36	; 0x24
 80053d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	687a      	ldr	r2, [r7, #4]
 80053da:	6812      	ldr	r2, [r2, #0]
 80053dc:	6812      	ldr	r2, [r2, #0]
 80053de:	f022 0201 	bic.w	r2, r2, #1
 80053e2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	687a      	ldr	r2, [r7, #4]
 80053ea:	6812      	ldr	r2, [r2, #0]
 80053ec:	6812      	ldr	r2, [r2, #0]
 80053ee:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80053f2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	687a      	ldr	r2, [r7, #4]
 80053fa:	6812      	ldr	r2, [r2, #0]
 80053fc:	6811      	ldr	r1, [r2, #0]
 80053fe:	683a      	ldr	r2, [r7, #0]
 8005400:	430a      	orrs	r2, r1
 8005402:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	687a      	ldr	r2, [r7, #4]
 800540a:	6812      	ldr	r2, [r2, #0]
 800540c:	6812      	ldr	r2, [r2, #0]
 800540e:	f042 0201 	orr.w	r2, r2, #1
 8005412:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2220      	movs	r2, #32
 8005418:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2200      	movs	r2, #0
 8005420:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005424:	2300      	movs	r3, #0
 8005426:	e000      	b.n	800542a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005428:	2302      	movs	r3, #2
  }
}
 800542a:	4618      	mov	r0, r3
 800542c:	370c      	adds	r7, #12
 800542e:	46bd      	mov	sp, r7
 8005430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005434:	4770      	bx	lr

08005436 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005436:	b480      	push	{r7}
 8005438:	b085      	sub	sp, #20
 800543a:	af00      	add	r7, sp, #0
 800543c:	6078      	str	r0, [r7, #4]
 800543e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005446:	b2db      	uxtb	r3, r3
 8005448:	2b20      	cmp	r3, #32
 800544a:	d139      	bne.n	80054c0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005452:	2b01      	cmp	r3, #1
 8005454:	d101      	bne.n	800545a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005456:	2302      	movs	r3, #2
 8005458:	e033      	b.n	80054c2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2201      	movs	r2, #1
 800545e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2224      	movs	r2, #36	; 0x24
 8005466:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	687a      	ldr	r2, [r7, #4]
 8005470:	6812      	ldr	r2, [r2, #0]
 8005472:	6812      	ldr	r2, [r2, #0]
 8005474:	f022 0201 	bic.w	r2, r2, #1
 8005478:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005488:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	021b      	lsls	r3, r3, #8
 800548e:	68fa      	ldr	r2, [r7, #12]
 8005490:	4313      	orrs	r3, r2
 8005492:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	68fa      	ldr	r2, [r7, #12]
 800549a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	687a      	ldr	r2, [r7, #4]
 80054a2:	6812      	ldr	r2, [r2, #0]
 80054a4:	6812      	ldr	r2, [r2, #0]
 80054a6:	f042 0201 	orr.w	r2, r2, #1
 80054aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2220      	movs	r2, #32
 80054b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2200      	movs	r2, #0
 80054b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80054bc:	2300      	movs	r3, #0
 80054be:	e000      	b.n	80054c2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80054c0:	2302      	movs	r3, #2
  }
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	3714      	adds	r7, #20
 80054c6:	46bd      	mov	sp, r7
 80054c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054cc:	4770      	bx	lr
	...

080054d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80054d6:	af00      	add	r7, sp, #0
 80054d8:	1d3b      	adds	r3, r7, #4
 80054da:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80054dc:	1d3b      	adds	r3, r7, #4
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d102      	bne.n	80054ea <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80054e4:	2301      	movs	r3, #1
 80054e6:	f000 bef4 	b.w	80062d2 <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80054ea:	1d3b      	adds	r3, r7, #4
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f003 0301 	and.w	r3, r3, #1
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	f000 816a 	beq.w	80057ce <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80054fa:	4bb3      	ldr	r3, [pc, #716]	; (80057c8 <HAL_RCC_OscConfig+0x2f8>)
 80054fc:	685b      	ldr	r3, [r3, #4]
 80054fe:	f003 030c 	and.w	r3, r3, #12
 8005502:	2b04      	cmp	r3, #4
 8005504:	d00c      	beq.n	8005520 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005506:	4bb0      	ldr	r3, [pc, #704]	; (80057c8 <HAL_RCC_OscConfig+0x2f8>)
 8005508:	685b      	ldr	r3, [r3, #4]
 800550a:	f003 030c 	and.w	r3, r3, #12
 800550e:	2b08      	cmp	r3, #8
 8005510:	d159      	bne.n	80055c6 <HAL_RCC_OscConfig+0xf6>
 8005512:	4bad      	ldr	r3, [pc, #692]	; (80057c8 <HAL_RCC_OscConfig+0x2f8>)
 8005514:	685b      	ldr	r3, [r3, #4]
 8005516:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800551a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800551e:	d152      	bne.n	80055c6 <HAL_RCC_OscConfig+0xf6>
 8005520:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005524:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005528:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 800552c:	fa93 f3a3 	rbit	r3, r3
 8005530:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005534:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005538:	fab3 f383 	clz	r3, r3
 800553c:	b2db      	uxtb	r3, r3
 800553e:	095b      	lsrs	r3, r3, #5
 8005540:	b2db      	uxtb	r3, r3
 8005542:	f043 0301 	orr.w	r3, r3, #1
 8005546:	b2db      	uxtb	r3, r3
 8005548:	2b01      	cmp	r3, #1
 800554a:	d102      	bne.n	8005552 <HAL_RCC_OscConfig+0x82>
 800554c:	4b9e      	ldr	r3, [pc, #632]	; (80057c8 <HAL_RCC_OscConfig+0x2f8>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	e015      	b.n	800557e <HAL_RCC_OscConfig+0xae>
 8005552:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005556:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800555a:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 800555e:	fa93 f3a3 	rbit	r3, r3
 8005562:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8005566:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800556a:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800556e:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8005572:	fa93 f3a3 	rbit	r3, r3
 8005576:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 800557a:	4b93      	ldr	r3, [pc, #588]	; (80057c8 <HAL_RCC_OscConfig+0x2f8>)
 800557c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800557e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005582:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8005586:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800558a:	fa92 f2a2 	rbit	r2, r2
 800558e:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8005592:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8005596:	fab2 f282 	clz	r2, r2
 800559a:	b2d2      	uxtb	r2, r2
 800559c:	f042 0220 	orr.w	r2, r2, #32
 80055a0:	b2d2      	uxtb	r2, r2
 80055a2:	f002 021f 	and.w	r2, r2, #31
 80055a6:	2101      	movs	r1, #1
 80055a8:	fa01 f202 	lsl.w	r2, r1, r2
 80055ac:	4013      	ands	r3, r2
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	f000 810c 	beq.w	80057cc <HAL_RCC_OscConfig+0x2fc>
 80055b4:	1d3b      	adds	r3, r7, #4
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	685b      	ldr	r3, [r3, #4]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	f040 8106 	bne.w	80057cc <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 80055c0:	2301      	movs	r3, #1
 80055c2:	f000 be86 	b.w	80062d2 <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80055c6:	1d3b      	adds	r3, r7, #4
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	685b      	ldr	r3, [r3, #4]
 80055cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80055d0:	d106      	bne.n	80055e0 <HAL_RCC_OscConfig+0x110>
 80055d2:	4a7d      	ldr	r2, [pc, #500]	; (80057c8 <HAL_RCC_OscConfig+0x2f8>)
 80055d4:	4b7c      	ldr	r3, [pc, #496]	; (80057c8 <HAL_RCC_OscConfig+0x2f8>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80055dc:	6013      	str	r3, [r2, #0]
 80055de:	e030      	b.n	8005642 <HAL_RCC_OscConfig+0x172>
 80055e0:	1d3b      	adds	r3, r7, #4
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	685b      	ldr	r3, [r3, #4]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d10c      	bne.n	8005604 <HAL_RCC_OscConfig+0x134>
 80055ea:	4a77      	ldr	r2, [pc, #476]	; (80057c8 <HAL_RCC_OscConfig+0x2f8>)
 80055ec:	4b76      	ldr	r3, [pc, #472]	; (80057c8 <HAL_RCC_OscConfig+0x2f8>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80055f4:	6013      	str	r3, [r2, #0]
 80055f6:	4a74      	ldr	r2, [pc, #464]	; (80057c8 <HAL_RCC_OscConfig+0x2f8>)
 80055f8:	4b73      	ldr	r3, [pc, #460]	; (80057c8 <HAL_RCC_OscConfig+0x2f8>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005600:	6013      	str	r3, [r2, #0]
 8005602:	e01e      	b.n	8005642 <HAL_RCC_OscConfig+0x172>
 8005604:	1d3b      	adds	r3, r7, #4
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	685b      	ldr	r3, [r3, #4]
 800560a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800560e:	d10c      	bne.n	800562a <HAL_RCC_OscConfig+0x15a>
 8005610:	4a6d      	ldr	r2, [pc, #436]	; (80057c8 <HAL_RCC_OscConfig+0x2f8>)
 8005612:	4b6d      	ldr	r3, [pc, #436]	; (80057c8 <HAL_RCC_OscConfig+0x2f8>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800561a:	6013      	str	r3, [r2, #0]
 800561c:	4a6a      	ldr	r2, [pc, #424]	; (80057c8 <HAL_RCC_OscConfig+0x2f8>)
 800561e:	4b6a      	ldr	r3, [pc, #424]	; (80057c8 <HAL_RCC_OscConfig+0x2f8>)
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005626:	6013      	str	r3, [r2, #0]
 8005628:	e00b      	b.n	8005642 <HAL_RCC_OscConfig+0x172>
 800562a:	4a67      	ldr	r2, [pc, #412]	; (80057c8 <HAL_RCC_OscConfig+0x2f8>)
 800562c:	4b66      	ldr	r3, [pc, #408]	; (80057c8 <HAL_RCC_OscConfig+0x2f8>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005634:	6013      	str	r3, [r2, #0]
 8005636:	4a64      	ldr	r2, [pc, #400]	; (80057c8 <HAL_RCC_OscConfig+0x2f8>)
 8005638:	4b63      	ldr	r3, [pc, #396]	; (80057c8 <HAL_RCC_OscConfig+0x2f8>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005640:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005642:	4961      	ldr	r1, [pc, #388]	; (80057c8 <HAL_RCC_OscConfig+0x2f8>)
 8005644:	4b60      	ldr	r3, [pc, #384]	; (80057c8 <HAL_RCC_OscConfig+0x2f8>)
 8005646:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005648:	f023 020f 	bic.w	r2, r3, #15
 800564c:	1d3b      	adds	r3, r7, #4
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	689b      	ldr	r3, [r3, #8]
 8005652:	4313      	orrs	r3, r2
 8005654:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005656:	1d3b      	adds	r3, r7, #4
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	685b      	ldr	r3, [r3, #4]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d059      	beq.n	8005714 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005660:	f7fe fbcc 	bl	8003dfc <HAL_GetTick>
 8005664:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005668:	e00a      	b.n	8005680 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800566a:	f7fe fbc7 	bl	8003dfc <HAL_GetTick>
 800566e:	4602      	mov	r2, r0
 8005670:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005674:	1ad3      	subs	r3, r2, r3
 8005676:	2b64      	cmp	r3, #100	; 0x64
 8005678:	d902      	bls.n	8005680 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 800567a:	2303      	movs	r3, #3
 800567c:	f000 be29 	b.w	80062d2 <HAL_RCC_OscConfig+0xe02>
 8005680:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005684:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005688:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 800568c:	fa93 f3a3 	rbit	r3, r3
 8005690:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8005694:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005698:	fab3 f383 	clz	r3, r3
 800569c:	b2db      	uxtb	r3, r3
 800569e:	095b      	lsrs	r3, r3, #5
 80056a0:	b2db      	uxtb	r3, r3
 80056a2:	f043 0301 	orr.w	r3, r3, #1
 80056a6:	b2db      	uxtb	r3, r3
 80056a8:	2b01      	cmp	r3, #1
 80056aa:	d102      	bne.n	80056b2 <HAL_RCC_OscConfig+0x1e2>
 80056ac:	4b46      	ldr	r3, [pc, #280]	; (80057c8 <HAL_RCC_OscConfig+0x2f8>)
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	e015      	b.n	80056de <HAL_RCC_OscConfig+0x20e>
 80056b2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80056b6:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056ba:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80056be:	fa93 f3a3 	rbit	r3, r3
 80056c2:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80056c6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80056ca:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80056ce:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80056d2:	fa93 f3a3 	rbit	r3, r3
 80056d6:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80056da:	4b3b      	ldr	r3, [pc, #236]	; (80057c8 <HAL_RCC_OscConfig+0x2f8>)
 80056dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056de:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80056e2:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80056e6:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80056ea:	fa92 f2a2 	rbit	r2, r2
 80056ee:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80056f2:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80056f6:	fab2 f282 	clz	r2, r2
 80056fa:	b2d2      	uxtb	r2, r2
 80056fc:	f042 0220 	orr.w	r2, r2, #32
 8005700:	b2d2      	uxtb	r2, r2
 8005702:	f002 021f 	and.w	r2, r2, #31
 8005706:	2101      	movs	r1, #1
 8005708:	fa01 f202 	lsl.w	r2, r1, r2
 800570c:	4013      	ands	r3, r2
 800570e:	2b00      	cmp	r3, #0
 8005710:	d0ab      	beq.n	800566a <HAL_RCC_OscConfig+0x19a>
 8005712:	e05c      	b.n	80057ce <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005714:	f7fe fb72 	bl	8003dfc <HAL_GetTick>
 8005718:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800571c:	e00a      	b.n	8005734 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800571e:	f7fe fb6d 	bl	8003dfc <HAL_GetTick>
 8005722:	4602      	mov	r2, r0
 8005724:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005728:	1ad3      	subs	r3, r2, r3
 800572a:	2b64      	cmp	r3, #100	; 0x64
 800572c:	d902      	bls.n	8005734 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 800572e:	2303      	movs	r3, #3
 8005730:	f000 bdcf 	b.w	80062d2 <HAL_RCC_OscConfig+0xe02>
 8005734:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005738:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800573c:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8005740:	fa93 f3a3 	rbit	r3, r3
 8005744:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8005748:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800574c:	fab3 f383 	clz	r3, r3
 8005750:	b2db      	uxtb	r3, r3
 8005752:	095b      	lsrs	r3, r3, #5
 8005754:	b2db      	uxtb	r3, r3
 8005756:	f043 0301 	orr.w	r3, r3, #1
 800575a:	b2db      	uxtb	r3, r3
 800575c:	2b01      	cmp	r3, #1
 800575e:	d102      	bne.n	8005766 <HAL_RCC_OscConfig+0x296>
 8005760:	4b19      	ldr	r3, [pc, #100]	; (80057c8 <HAL_RCC_OscConfig+0x2f8>)
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	e015      	b.n	8005792 <HAL_RCC_OscConfig+0x2c2>
 8005766:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800576a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800576e:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8005772:	fa93 f3a3 	rbit	r3, r3
 8005776:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800577a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800577e:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8005782:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8005786:	fa93 f3a3 	rbit	r3, r3
 800578a:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 800578e:	4b0e      	ldr	r3, [pc, #56]	; (80057c8 <HAL_RCC_OscConfig+0x2f8>)
 8005790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005792:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005796:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 800579a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800579e:	fa92 f2a2 	rbit	r2, r2
 80057a2:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 80057a6:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80057aa:	fab2 f282 	clz	r2, r2
 80057ae:	b2d2      	uxtb	r2, r2
 80057b0:	f042 0220 	orr.w	r2, r2, #32
 80057b4:	b2d2      	uxtb	r2, r2
 80057b6:	f002 021f 	and.w	r2, r2, #31
 80057ba:	2101      	movs	r1, #1
 80057bc:	fa01 f202 	lsl.w	r2, r1, r2
 80057c0:	4013      	ands	r3, r2
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d1ab      	bne.n	800571e <HAL_RCC_OscConfig+0x24e>
 80057c6:	e002      	b.n	80057ce <HAL_RCC_OscConfig+0x2fe>
 80057c8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80057ce:	1d3b      	adds	r3, r7, #4
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f003 0302 	and.w	r3, r3, #2
 80057d8:	2b00      	cmp	r3, #0
 80057da:	f000 816f 	beq.w	8005abc <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80057de:	4bd0      	ldr	r3, [pc, #832]	; (8005b20 <HAL_RCC_OscConfig+0x650>)
 80057e0:	685b      	ldr	r3, [r3, #4]
 80057e2:	f003 030c 	and.w	r3, r3, #12
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d00b      	beq.n	8005802 <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80057ea:	4bcd      	ldr	r3, [pc, #820]	; (8005b20 <HAL_RCC_OscConfig+0x650>)
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	f003 030c 	and.w	r3, r3, #12
 80057f2:	2b08      	cmp	r3, #8
 80057f4:	d16c      	bne.n	80058d0 <HAL_RCC_OscConfig+0x400>
 80057f6:	4bca      	ldr	r3, [pc, #808]	; (8005b20 <HAL_RCC_OscConfig+0x650>)
 80057f8:	685b      	ldr	r3, [r3, #4]
 80057fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d166      	bne.n	80058d0 <HAL_RCC_OscConfig+0x400>
 8005802:	2302      	movs	r3, #2
 8005804:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005808:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 800580c:	fa93 f3a3 	rbit	r3, r3
 8005810:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8005814:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005818:	fab3 f383 	clz	r3, r3
 800581c:	b2db      	uxtb	r3, r3
 800581e:	095b      	lsrs	r3, r3, #5
 8005820:	b2db      	uxtb	r3, r3
 8005822:	f043 0301 	orr.w	r3, r3, #1
 8005826:	b2db      	uxtb	r3, r3
 8005828:	2b01      	cmp	r3, #1
 800582a:	d102      	bne.n	8005832 <HAL_RCC_OscConfig+0x362>
 800582c:	4bbc      	ldr	r3, [pc, #752]	; (8005b20 <HAL_RCC_OscConfig+0x650>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	e013      	b.n	800585a <HAL_RCC_OscConfig+0x38a>
 8005832:	2302      	movs	r3, #2
 8005834:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005838:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 800583c:	fa93 f3a3 	rbit	r3, r3
 8005840:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8005844:	2302      	movs	r3, #2
 8005846:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800584a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800584e:	fa93 f3a3 	rbit	r3, r3
 8005852:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8005856:	4bb2      	ldr	r3, [pc, #712]	; (8005b20 <HAL_RCC_OscConfig+0x650>)
 8005858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800585a:	2202      	movs	r2, #2
 800585c:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8005860:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8005864:	fa92 f2a2 	rbit	r2, r2
 8005868:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 800586c:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8005870:	fab2 f282 	clz	r2, r2
 8005874:	b2d2      	uxtb	r2, r2
 8005876:	f042 0220 	orr.w	r2, r2, #32
 800587a:	b2d2      	uxtb	r2, r2
 800587c:	f002 021f 	and.w	r2, r2, #31
 8005880:	2101      	movs	r1, #1
 8005882:	fa01 f202 	lsl.w	r2, r1, r2
 8005886:	4013      	ands	r3, r2
 8005888:	2b00      	cmp	r3, #0
 800588a:	d007      	beq.n	800589c <HAL_RCC_OscConfig+0x3cc>
 800588c:	1d3b      	adds	r3, r7, #4
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	691b      	ldr	r3, [r3, #16]
 8005892:	2b01      	cmp	r3, #1
 8005894:	d002      	beq.n	800589c <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8005896:	2301      	movs	r3, #1
 8005898:	f000 bd1b 	b.w	80062d2 <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800589c:	48a0      	ldr	r0, [pc, #640]	; (8005b20 <HAL_RCC_OscConfig+0x650>)
 800589e:	4ba0      	ldr	r3, [pc, #640]	; (8005b20 <HAL_RCC_OscConfig+0x650>)
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80058a6:	1d3b      	adds	r3, r7, #4
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	695b      	ldr	r3, [r3, #20]
 80058ac:	21f8      	movs	r1, #248	; 0xf8
 80058ae:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058b2:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80058b6:	fa91 f1a1 	rbit	r1, r1
 80058ba:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 80058be:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80058c2:	fab1 f181 	clz	r1, r1
 80058c6:	b2c9      	uxtb	r1, r1
 80058c8:	408b      	lsls	r3, r1
 80058ca:	4313      	orrs	r3, r2
 80058cc:	6003      	str	r3, [r0, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80058ce:	e0f5      	b.n	8005abc <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80058d0:	1d3b      	adds	r3, r7, #4
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	691b      	ldr	r3, [r3, #16]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	f000 8085 	beq.w	80059e6 <HAL_RCC_OscConfig+0x516>
 80058dc:	2301      	movs	r3, #1
 80058de:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058e2:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80058e6:	fa93 f3a3 	rbit	r3, r3
 80058ea:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80058ee:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80058f2:	fab3 f383 	clz	r3, r3
 80058f6:	b2db      	uxtb	r3, r3
 80058f8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80058fc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005900:	009b      	lsls	r3, r3, #2
 8005902:	461a      	mov	r2, r3
 8005904:	2301      	movs	r3, #1
 8005906:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005908:	f7fe fa78 	bl	8003dfc <HAL_GetTick>
 800590c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005910:	e00a      	b.n	8005928 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005912:	f7fe fa73 	bl	8003dfc <HAL_GetTick>
 8005916:	4602      	mov	r2, r0
 8005918:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800591c:	1ad3      	subs	r3, r2, r3
 800591e:	2b02      	cmp	r3, #2
 8005920:	d902      	bls.n	8005928 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8005922:	2303      	movs	r3, #3
 8005924:	f000 bcd5 	b.w	80062d2 <HAL_RCC_OscConfig+0xe02>
 8005928:	2302      	movs	r3, #2
 800592a:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800592e:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8005932:	fa93 f3a3 	rbit	r3, r3
 8005936:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 800593a:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800593e:	fab3 f383 	clz	r3, r3
 8005942:	b2db      	uxtb	r3, r3
 8005944:	095b      	lsrs	r3, r3, #5
 8005946:	b2db      	uxtb	r3, r3
 8005948:	f043 0301 	orr.w	r3, r3, #1
 800594c:	b2db      	uxtb	r3, r3
 800594e:	2b01      	cmp	r3, #1
 8005950:	d102      	bne.n	8005958 <HAL_RCC_OscConfig+0x488>
 8005952:	4b73      	ldr	r3, [pc, #460]	; (8005b20 <HAL_RCC_OscConfig+0x650>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	e013      	b.n	8005980 <HAL_RCC_OscConfig+0x4b0>
 8005958:	2302      	movs	r3, #2
 800595a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800595e:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8005962:	fa93 f3a3 	rbit	r3, r3
 8005966:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800596a:	2302      	movs	r3, #2
 800596c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8005970:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8005974:	fa93 f3a3 	rbit	r3, r3
 8005978:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 800597c:	4b68      	ldr	r3, [pc, #416]	; (8005b20 <HAL_RCC_OscConfig+0x650>)
 800597e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005980:	2202      	movs	r2, #2
 8005982:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8005986:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800598a:	fa92 f2a2 	rbit	r2, r2
 800598e:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8005992:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8005996:	fab2 f282 	clz	r2, r2
 800599a:	b2d2      	uxtb	r2, r2
 800599c:	f042 0220 	orr.w	r2, r2, #32
 80059a0:	b2d2      	uxtb	r2, r2
 80059a2:	f002 021f 	and.w	r2, r2, #31
 80059a6:	2101      	movs	r1, #1
 80059a8:	fa01 f202 	lsl.w	r2, r1, r2
 80059ac:	4013      	ands	r3, r2
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d0af      	beq.n	8005912 <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059b2:	485b      	ldr	r0, [pc, #364]	; (8005b20 <HAL_RCC_OscConfig+0x650>)
 80059b4:	4b5a      	ldr	r3, [pc, #360]	; (8005b20 <HAL_RCC_OscConfig+0x650>)
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80059bc:	1d3b      	adds	r3, r7, #4
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	695b      	ldr	r3, [r3, #20]
 80059c2:	21f8      	movs	r1, #248	; 0xf8
 80059c4:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059c8:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80059cc:	fa91 f1a1 	rbit	r1, r1
 80059d0:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80059d4:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80059d8:	fab1 f181 	clz	r1, r1
 80059dc:	b2c9      	uxtb	r1, r1
 80059de:	408b      	lsls	r3, r1
 80059e0:	4313      	orrs	r3, r2
 80059e2:	6003      	str	r3, [r0, #0]
 80059e4:	e06a      	b.n	8005abc <HAL_RCC_OscConfig+0x5ec>
 80059e6:	2301      	movs	r3, #1
 80059e8:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059ec:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80059f0:	fa93 f3a3 	rbit	r3, r3
 80059f4:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80059f8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80059fc:	fab3 f383 	clz	r3, r3
 8005a00:	b2db      	uxtb	r3, r3
 8005a02:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005a06:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005a0a:	009b      	lsls	r3, r3, #2
 8005a0c:	461a      	mov	r2, r3
 8005a0e:	2300      	movs	r3, #0
 8005a10:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a12:	f7fe f9f3 	bl	8003dfc <HAL_GetTick>
 8005a16:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a1a:	e00a      	b.n	8005a32 <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005a1c:	f7fe f9ee 	bl	8003dfc <HAL_GetTick>
 8005a20:	4602      	mov	r2, r0
 8005a22:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005a26:	1ad3      	subs	r3, r2, r3
 8005a28:	2b02      	cmp	r3, #2
 8005a2a:	d902      	bls.n	8005a32 <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8005a2c:	2303      	movs	r3, #3
 8005a2e:	f000 bc50 	b.w	80062d2 <HAL_RCC_OscConfig+0xe02>
 8005a32:	2302      	movs	r3, #2
 8005a34:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a38:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8005a3c:	fa93 f3a3 	rbit	r3, r3
 8005a40:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8005a44:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a48:	fab3 f383 	clz	r3, r3
 8005a4c:	b2db      	uxtb	r3, r3
 8005a4e:	095b      	lsrs	r3, r3, #5
 8005a50:	b2db      	uxtb	r3, r3
 8005a52:	f043 0301 	orr.w	r3, r3, #1
 8005a56:	b2db      	uxtb	r3, r3
 8005a58:	2b01      	cmp	r3, #1
 8005a5a:	d102      	bne.n	8005a62 <HAL_RCC_OscConfig+0x592>
 8005a5c:	4b30      	ldr	r3, [pc, #192]	; (8005b20 <HAL_RCC_OscConfig+0x650>)
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	e013      	b.n	8005a8a <HAL_RCC_OscConfig+0x5ba>
 8005a62:	2302      	movs	r3, #2
 8005a64:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a68:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005a6c:	fa93 f3a3 	rbit	r3, r3
 8005a70:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8005a74:	2302      	movs	r3, #2
 8005a76:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8005a7a:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8005a7e:	fa93 f3a3 	rbit	r3, r3
 8005a82:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8005a86:	4b26      	ldr	r3, [pc, #152]	; (8005b20 <HAL_RCC_OscConfig+0x650>)
 8005a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a8a:	2202      	movs	r2, #2
 8005a8c:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8005a90:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8005a94:	fa92 f2a2 	rbit	r2, r2
 8005a98:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8005a9c:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8005aa0:	fab2 f282 	clz	r2, r2
 8005aa4:	b2d2      	uxtb	r2, r2
 8005aa6:	f042 0220 	orr.w	r2, r2, #32
 8005aaa:	b2d2      	uxtb	r2, r2
 8005aac:	f002 021f 	and.w	r2, r2, #31
 8005ab0:	2101      	movs	r1, #1
 8005ab2:	fa01 f202 	lsl.w	r2, r1, r2
 8005ab6:	4013      	ands	r3, r2
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d1af      	bne.n	8005a1c <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005abc:	1d3b      	adds	r3, r7, #4
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f003 0308 	and.w	r3, r3, #8
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	f000 80da 	beq.w	8005c80 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005acc:	1d3b      	adds	r3, r7, #4
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	699b      	ldr	r3, [r3, #24]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d069      	beq.n	8005baa <HAL_RCC_OscConfig+0x6da>
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005adc:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8005ae0:	fa93 f3a3 	rbit	r3, r3
 8005ae4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8005ae8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005aec:	fab3 f383 	clz	r3, r3
 8005af0:	b2db      	uxtb	r3, r3
 8005af2:	461a      	mov	r2, r3
 8005af4:	4b0b      	ldr	r3, [pc, #44]	; (8005b24 <HAL_RCC_OscConfig+0x654>)
 8005af6:	4413      	add	r3, r2
 8005af8:	009b      	lsls	r3, r3, #2
 8005afa:	461a      	mov	r2, r3
 8005afc:	2301      	movs	r3, #1
 8005afe:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b00:	f7fe f97c 	bl	8003dfc <HAL_GetTick>
 8005b04:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005b08:	e00e      	b.n	8005b28 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005b0a:	f7fe f977 	bl	8003dfc <HAL_GetTick>
 8005b0e:	4602      	mov	r2, r0
 8005b10:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005b14:	1ad3      	subs	r3, r2, r3
 8005b16:	2b02      	cmp	r3, #2
 8005b18:	d906      	bls.n	8005b28 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 8005b1a:	2303      	movs	r3, #3
 8005b1c:	e3d9      	b.n	80062d2 <HAL_RCC_OscConfig+0xe02>
 8005b1e:	bf00      	nop
 8005b20:	40021000 	.word	0x40021000
 8005b24:	10908120 	.word	0x10908120
 8005b28:	2302      	movs	r3, #2
 8005b2a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b2e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005b32:	fa93 f3a3 	rbit	r3, r3
 8005b36:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8005b3a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8005b3e:	2202      	movs	r2, #2
 8005b40:	601a      	str	r2, [r3, #0]
 8005b42:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	fa93 f2a3 	rbit	r2, r3
 8005b4c:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8005b50:	601a      	str	r2, [r3, #0]
 8005b52:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8005b56:	2202      	movs	r2, #2
 8005b58:	601a      	str	r2, [r3, #0]
 8005b5a:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	fa93 f2a3 	rbit	r2, r3
 8005b64:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8005b68:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005b6a:	4ba5      	ldr	r3, [pc, #660]	; (8005e00 <HAL_RCC_OscConfig+0x930>)
 8005b6c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005b6e:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8005b72:	2102      	movs	r1, #2
 8005b74:	6019      	str	r1, [r3, #0]
 8005b76:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	fa93 f1a3 	rbit	r1, r3
 8005b80:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8005b84:	6019      	str	r1, [r3, #0]
  return result;
 8005b86:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	fab3 f383 	clz	r3, r3
 8005b90:	b2db      	uxtb	r3, r3
 8005b92:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005b96:	b2db      	uxtb	r3, r3
 8005b98:	f003 031f 	and.w	r3, r3, #31
 8005b9c:	2101      	movs	r1, #1
 8005b9e:	fa01 f303 	lsl.w	r3, r1, r3
 8005ba2:	4013      	ands	r3, r2
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d0b0      	beq.n	8005b0a <HAL_RCC_OscConfig+0x63a>
 8005ba8:	e06a      	b.n	8005c80 <HAL_RCC_OscConfig+0x7b0>
 8005baa:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8005bae:	2201      	movs	r2, #1
 8005bb0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bb2:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	fa93 f2a3 	rbit	r2, r3
 8005bbc:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8005bc0:	601a      	str	r2, [r3, #0]
  return result;
 8005bc2:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8005bc6:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005bc8:	fab3 f383 	clz	r3, r3
 8005bcc:	b2db      	uxtb	r3, r3
 8005bce:	461a      	mov	r2, r3
 8005bd0:	4b8c      	ldr	r3, [pc, #560]	; (8005e04 <HAL_RCC_OscConfig+0x934>)
 8005bd2:	4413      	add	r3, r2
 8005bd4:	009b      	lsls	r3, r3, #2
 8005bd6:	461a      	mov	r2, r3
 8005bd8:	2300      	movs	r3, #0
 8005bda:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005bdc:	f7fe f90e 	bl	8003dfc <HAL_GetTick>
 8005be0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005be4:	e009      	b.n	8005bfa <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005be6:	f7fe f909 	bl	8003dfc <HAL_GetTick>
 8005bea:	4602      	mov	r2, r0
 8005bec:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005bf0:	1ad3      	subs	r3, r2, r3
 8005bf2:	2b02      	cmp	r3, #2
 8005bf4:	d901      	bls.n	8005bfa <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8005bf6:	2303      	movs	r3, #3
 8005bf8:	e36b      	b.n	80062d2 <HAL_RCC_OscConfig+0xe02>
 8005bfa:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8005bfe:	2202      	movs	r2, #2
 8005c00:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c02:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	fa93 f2a3 	rbit	r2, r3
 8005c0c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8005c10:	601a      	str	r2, [r3, #0]
 8005c12:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8005c16:	2202      	movs	r2, #2
 8005c18:	601a      	str	r2, [r3, #0]
 8005c1a:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	fa93 f2a3 	rbit	r2, r3
 8005c24:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8005c28:	601a      	str	r2, [r3, #0]
 8005c2a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8005c2e:	2202      	movs	r2, #2
 8005c30:	601a      	str	r2, [r3, #0]
 8005c32:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	fa93 f2a3 	rbit	r2, r3
 8005c3c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8005c40:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c42:	4b6f      	ldr	r3, [pc, #444]	; (8005e00 <HAL_RCC_OscConfig+0x930>)
 8005c44:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005c46:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8005c4a:	2102      	movs	r1, #2
 8005c4c:	6019      	str	r1, [r3, #0]
 8005c4e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	fa93 f1a3 	rbit	r1, r3
 8005c58:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8005c5c:	6019      	str	r1, [r3, #0]
  return result;
 8005c5e:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	fab3 f383 	clz	r3, r3
 8005c68:	b2db      	uxtb	r3, r3
 8005c6a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005c6e:	b2db      	uxtb	r3, r3
 8005c70:	f003 031f 	and.w	r3, r3, #31
 8005c74:	2101      	movs	r1, #1
 8005c76:	fa01 f303 	lsl.w	r3, r1, r3
 8005c7a:	4013      	ands	r3, r2
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d1b2      	bne.n	8005be6 <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005c80:	1d3b      	adds	r3, r7, #4
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f003 0304 	and.w	r3, r3, #4
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	f000 8158 	beq.w	8005f40 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005c90:	2300      	movs	r3, #0
 8005c92:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c96:	4b5a      	ldr	r3, [pc, #360]	; (8005e00 <HAL_RCC_OscConfig+0x930>)
 8005c98:	69db      	ldr	r3, [r3, #28]
 8005c9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d112      	bne.n	8005cc8 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ca2:	4a57      	ldr	r2, [pc, #348]	; (8005e00 <HAL_RCC_OscConfig+0x930>)
 8005ca4:	4b56      	ldr	r3, [pc, #344]	; (8005e00 <HAL_RCC_OscConfig+0x930>)
 8005ca6:	69db      	ldr	r3, [r3, #28]
 8005ca8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005cac:	61d3      	str	r3, [r2, #28]
 8005cae:	4b54      	ldr	r3, [pc, #336]	; (8005e00 <HAL_RCC_OscConfig+0x930>)
 8005cb0:	69db      	ldr	r3, [r3, #28]
 8005cb2:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8005cb6:	f107 0308 	add.w	r3, r7, #8
 8005cba:	601a      	str	r2, [r3, #0]
 8005cbc:	f107 0308 	add.w	r3, r7, #8
 8005cc0:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8005cc2:	2301      	movs	r3, #1
 8005cc4:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cc8:	4b4f      	ldr	r3, [pc, #316]	; (8005e08 <HAL_RCC_OscConfig+0x938>)
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d11a      	bne.n	8005d0a <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005cd4:	4a4c      	ldr	r2, [pc, #304]	; (8005e08 <HAL_RCC_OscConfig+0x938>)
 8005cd6:	4b4c      	ldr	r3, [pc, #304]	; (8005e08 <HAL_RCC_OscConfig+0x938>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005cde:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005ce0:	f7fe f88c 	bl	8003dfc <HAL_GetTick>
 8005ce4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ce8:	e009      	b.n	8005cfe <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005cea:	f7fe f887 	bl	8003dfc <HAL_GetTick>
 8005cee:	4602      	mov	r2, r0
 8005cf0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005cf4:	1ad3      	subs	r3, r2, r3
 8005cf6:	2b64      	cmp	r3, #100	; 0x64
 8005cf8:	d901      	bls.n	8005cfe <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8005cfa:	2303      	movs	r3, #3
 8005cfc:	e2e9      	b.n	80062d2 <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cfe:	4b42      	ldr	r3, [pc, #264]	; (8005e08 <HAL_RCC_OscConfig+0x938>)
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d0ef      	beq.n	8005cea <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005d0a:	1d3b      	adds	r3, r7, #4
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	68db      	ldr	r3, [r3, #12]
 8005d10:	2b01      	cmp	r3, #1
 8005d12:	d106      	bne.n	8005d22 <HAL_RCC_OscConfig+0x852>
 8005d14:	4a3a      	ldr	r2, [pc, #232]	; (8005e00 <HAL_RCC_OscConfig+0x930>)
 8005d16:	4b3a      	ldr	r3, [pc, #232]	; (8005e00 <HAL_RCC_OscConfig+0x930>)
 8005d18:	6a1b      	ldr	r3, [r3, #32]
 8005d1a:	f043 0301 	orr.w	r3, r3, #1
 8005d1e:	6213      	str	r3, [r2, #32]
 8005d20:	e02f      	b.n	8005d82 <HAL_RCC_OscConfig+0x8b2>
 8005d22:	1d3b      	adds	r3, r7, #4
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	68db      	ldr	r3, [r3, #12]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d10c      	bne.n	8005d46 <HAL_RCC_OscConfig+0x876>
 8005d2c:	4a34      	ldr	r2, [pc, #208]	; (8005e00 <HAL_RCC_OscConfig+0x930>)
 8005d2e:	4b34      	ldr	r3, [pc, #208]	; (8005e00 <HAL_RCC_OscConfig+0x930>)
 8005d30:	6a1b      	ldr	r3, [r3, #32]
 8005d32:	f023 0301 	bic.w	r3, r3, #1
 8005d36:	6213      	str	r3, [r2, #32]
 8005d38:	4a31      	ldr	r2, [pc, #196]	; (8005e00 <HAL_RCC_OscConfig+0x930>)
 8005d3a:	4b31      	ldr	r3, [pc, #196]	; (8005e00 <HAL_RCC_OscConfig+0x930>)
 8005d3c:	6a1b      	ldr	r3, [r3, #32]
 8005d3e:	f023 0304 	bic.w	r3, r3, #4
 8005d42:	6213      	str	r3, [r2, #32]
 8005d44:	e01d      	b.n	8005d82 <HAL_RCC_OscConfig+0x8b2>
 8005d46:	1d3b      	adds	r3, r7, #4
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	68db      	ldr	r3, [r3, #12]
 8005d4c:	2b05      	cmp	r3, #5
 8005d4e:	d10c      	bne.n	8005d6a <HAL_RCC_OscConfig+0x89a>
 8005d50:	4a2b      	ldr	r2, [pc, #172]	; (8005e00 <HAL_RCC_OscConfig+0x930>)
 8005d52:	4b2b      	ldr	r3, [pc, #172]	; (8005e00 <HAL_RCC_OscConfig+0x930>)
 8005d54:	6a1b      	ldr	r3, [r3, #32]
 8005d56:	f043 0304 	orr.w	r3, r3, #4
 8005d5a:	6213      	str	r3, [r2, #32]
 8005d5c:	4a28      	ldr	r2, [pc, #160]	; (8005e00 <HAL_RCC_OscConfig+0x930>)
 8005d5e:	4b28      	ldr	r3, [pc, #160]	; (8005e00 <HAL_RCC_OscConfig+0x930>)
 8005d60:	6a1b      	ldr	r3, [r3, #32]
 8005d62:	f043 0301 	orr.w	r3, r3, #1
 8005d66:	6213      	str	r3, [r2, #32]
 8005d68:	e00b      	b.n	8005d82 <HAL_RCC_OscConfig+0x8b2>
 8005d6a:	4a25      	ldr	r2, [pc, #148]	; (8005e00 <HAL_RCC_OscConfig+0x930>)
 8005d6c:	4b24      	ldr	r3, [pc, #144]	; (8005e00 <HAL_RCC_OscConfig+0x930>)
 8005d6e:	6a1b      	ldr	r3, [r3, #32]
 8005d70:	f023 0301 	bic.w	r3, r3, #1
 8005d74:	6213      	str	r3, [r2, #32]
 8005d76:	4a22      	ldr	r2, [pc, #136]	; (8005e00 <HAL_RCC_OscConfig+0x930>)
 8005d78:	4b21      	ldr	r3, [pc, #132]	; (8005e00 <HAL_RCC_OscConfig+0x930>)
 8005d7a:	6a1b      	ldr	r3, [r3, #32]
 8005d7c:	f023 0304 	bic.w	r3, r3, #4
 8005d80:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005d82:	1d3b      	adds	r3, r7, #4
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	68db      	ldr	r3, [r3, #12]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d06b      	beq.n	8005e64 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d8c:	f7fe f836 	bl	8003dfc <HAL_GetTick>
 8005d90:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d94:	e00b      	b.n	8005dae <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005d96:	f7fe f831 	bl	8003dfc <HAL_GetTick>
 8005d9a:	4602      	mov	r2, r0
 8005d9c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005da0:	1ad3      	subs	r3, r2, r3
 8005da2:	f241 3288 	movw	r2, #5000	; 0x1388
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d901      	bls.n	8005dae <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8005daa:	2303      	movs	r3, #3
 8005dac:	e291      	b.n	80062d2 <HAL_RCC_OscConfig+0xe02>
 8005dae:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8005db2:	2202      	movs	r2, #2
 8005db4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005db6:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	fa93 f2a3 	rbit	r2, r3
 8005dc0:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8005dc4:	601a      	str	r2, [r3, #0]
 8005dc6:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8005dca:	2202      	movs	r2, #2
 8005dcc:	601a      	str	r2, [r3, #0]
 8005dce:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	fa93 f2a3 	rbit	r2, r3
 8005dd8:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8005ddc:	601a      	str	r2, [r3, #0]
  return result;
 8005dde:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8005de2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005de4:	fab3 f383 	clz	r3, r3
 8005de8:	b2db      	uxtb	r3, r3
 8005dea:	095b      	lsrs	r3, r3, #5
 8005dec:	b2db      	uxtb	r3, r3
 8005dee:	f043 0302 	orr.w	r3, r3, #2
 8005df2:	b2db      	uxtb	r3, r3
 8005df4:	2b02      	cmp	r3, #2
 8005df6:	d109      	bne.n	8005e0c <HAL_RCC_OscConfig+0x93c>
 8005df8:	4b01      	ldr	r3, [pc, #4]	; (8005e00 <HAL_RCC_OscConfig+0x930>)
 8005dfa:	6a1b      	ldr	r3, [r3, #32]
 8005dfc:	e014      	b.n	8005e28 <HAL_RCC_OscConfig+0x958>
 8005dfe:	bf00      	nop
 8005e00:	40021000 	.word	0x40021000
 8005e04:	10908120 	.word	0x10908120
 8005e08:	40007000 	.word	0x40007000
 8005e0c:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8005e10:	2202      	movs	r2, #2
 8005e12:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e14:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	fa93 f2a3 	rbit	r2, r3
 8005e1e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8005e22:	601a      	str	r2, [r3, #0]
 8005e24:	4bbb      	ldr	r3, [pc, #748]	; (8006114 <HAL_RCC_OscConfig+0xc44>)
 8005e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e28:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8005e2c:	2102      	movs	r1, #2
 8005e2e:	6011      	str	r1, [r2, #0]
 8005e30:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8005e34:	6812      	ldr	r2, [r2, #0]
 8005e36:	fa92 f1a2 	rbit	r1, r2
 8005e3a:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8005e3e:	6011      	str	r1, [r2, #0]
  return result;
 8005e40:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8005e44:	6812      	ldr	r2, [r2, #0]
 8005e46:	fab2 f282 	clz	r2, r2
 8005e4a:	b2d2      	uxtb	r2, r2
 8005e4c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005e50:	b2d2      	uxtb	r2, r2
 8005e52:	f002 021f 	and.w	r2, r2, #31
 8005e56:	2101      	movs	r1, #1
 8005e58:	fa01 f202 	lsl.w	r2, r1, r2
 8005e5c:	4013      	ands	r3, r2
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d099      	beq.n	8005d96 <HAL_RCC_OscConfig+0x8c6>
 8005e62:	e063      	b.n	8005f2c <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e64:	f7fd ffca 	bl	8003dfc <HAL_GetTick>
 8005e68:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e6c:	e00b      	b.n	8005e86 <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005e6e:	f7fd ffc5 	bl	8003dfc <HAL_GetTick>
 8005e72:	4602      	mov	r2, r0
 8005e74:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005e78:	1ad3      	subs	r3, r2, r3
 8005e7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e7e:	4293      	cmp	r3, r2
 8005e80:	d901      	bls.n	8005e86 <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8005e82:	2303      	movs	r3, #3
 8005e84:	e225      	b.n	80062d2 <HAL_RCC_OscConfig+0xe02>
 8005e86:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8005e8a:	2202      	movs	r2, #2
 8005e8c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e8e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	fa93 f2a3 	rbit	r2, r3
 8005e98:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8005e9c:	601a      	str	r2, [r3, #0]
 8005e9e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8005ea2:	2202      	movs	r2, #2
 8005ea4:	601a      	str	r2, [r3, #0]
 8005ea6:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	fa93 f2a3 	rbit	r2, r3
 8005eb0:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8005eb4:	601a      	str	r2, [r3, #0]
  return result;
 8005eb6:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8005eba:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005ebc:	fab3 f383 	clz	r3, r3
 8005ec0:	b2db      	uxtb	r3, r3
 8005ec2:	095b      	lsrs	r3, r3, #5
 8005ec4:	b2db      	uxtb	r3, r3
 8005ec6:	f043 0302 	orr.w	r3, r3, #2
 8005eca:	b2db      	uxtb	r3, r3
 8005ecc:	2b02      	cmp	r3, #2
 8005ece:	d102      	bne.n	8005ed6 <HAL_RCC_OscConfig+0xa06>
 8005ed0:	4b90      	ldr	r3, [pc, #576]	; (8006114 <HAL_RCC_OscConfig+0xc44>)
 8005ed2:	6a1b      	ldr	r3, [r3, #32]
 8005ed4:	e00d      	b.n	8005ef2 <HAL_RCC_OscConfig+0xa22>
 8005ed6:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8005eda:	2202      	movs	r2, #2
 8005edc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ede:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	fa93 f2a3 	rbit	r2, r3
 8005ee8:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8005eec:	601a      	str	r2, [r3, #0]
 8005eee:	4b89      	ldr	r3, [pc, #548]	; (8006114 <HAL_RCC_OscConfig+0xc44>)
 8005ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ef2:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8005ef6:	2102      	movs	r1, #2
 8005ef8:	6011      	str	r1, [r2, #0]
 8005efa:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8005efe:	6812      	ldr	r2, [r2, #0]
 8005f00:	fa92 f1a2 	rbit	r1, r2
 8005f04:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8005f08:	6011      	str	r1, [r2, #0]
  return result;
 8005f0a:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8005f0e:	6812      	ldr	r2, [r2, #0]
 8005f10:	fab2 f282 	clz	r2, r2
 8005f14:	b2d2      	uxtb	r2, r2
 8005f16:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005f1a:	b2d2      	uxtb	r2, r2
 8005f1c:	f002 021f 	and.w	r2, r2, #31
 8005f20:	2101      	movs	r1, #1
 8005f22:	fa01 f202 	lsl.w	r2, r1, r2
 8005f26:	4013      	ands	r3, r2
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d1a0      	bne.n	8005e6e <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005f2c:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8005f30:	2b01      	cmp	r3, #1
 8005f32:	d105      	bne.n	8005f40 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005f34:	4a77      	ldr	r2, [pc, #476]	; (8006114 <HAL_RCC_OscConfig+0xc44>)
 8005f36:	4b77      	ldr	r3, [pc, #476]	; (8006114 <HAL_RCC_OscConfig+0xc44>)
 8005f38:	69db      	ldr	r3, [r3, #28]
 8005f3a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005f3e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005f40:	1d3b      	adds	r3, r7, #4
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	69db      	ldr	r3, [r3, #28]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	f000 81c2 	beq.w	80062d0 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005f4c:	4b71      	ldr	r3, [pc, #452]	; (8006114 <HAL_RCC_OscConfig+0xc44>)
 8005f4e:	685b      	ldr	r3, [r3, #4]
 8005f50:	f003 030c 	and.w	r3, r3, #12
 8005f54:	2b08      	cmp	r3, #8
 8005f56:	f000 819c 	beq.w	8006292 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005f5a:	1d3b      	adds	r3, r7, #4
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	69db      	ldr	r3, [r3, #28]
 8005f60:	2b02      	cmp	r3, #2
 8005f62:	f040 8114 	bne.w	800618e <HAL_RCC_OscConfig+0xcbe>
 8005f66:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8005f6a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005f6e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f70:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	fa93 f2a3 	rbit	r2, r3
 8005f7a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8005f7e:	601a      	str	r2, [r3, #0]
  return result;
 8005f80:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8005f84:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f86:	fab3 f383 	clz	r3, r3
 8005f8a:	b2db      	uxtb	r3, r3
 8005f8c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005f90:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005f94:	009b      	lsls	r3, r3, #2
 8005f96:	461a      	mov	r2, r3
 8005f98:	2300      	movs	r3, #0
 8005f9a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f9c:	f7fd ff2e 	bl	8003dfc <HAL_GetTick>
 8005fa0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005fa4:	e009      	b.n	8005fba <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005fa6:	f7fd ff29 	bl	8003dfc <HAL_GetTick>
 8005faa:	4602      	mov	r2, r0
 8005fac:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005fb0:	1ad3      	subs	r3, r2, r3
 8005fb2:	2b02      	cmp	r3, #2
 8005fb4:	d901      	bls.n	8005fba <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8005fb6:	2303      	movs	r3, #3
 8005fb8:	e18b      	b.n	80062d2 <HAL_RCC_OscConfig+0xe02>
 8005fba:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8005fbe:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005fc2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fc4:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	fa93 f2a3 	rbit	r2, r3
 8005fce:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8005fd2:	601a      	str	r2, [r3, #0]
  return result;
 8005fd4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8005fd8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005fda:	fab3 f383 	clz	r3, r3
 8005fde:	b2db      	uxtb	r3, r3
 8005fe0:	095b      	lsrs	r3, r3, #5
 8005fe2:	b2db      	uxtb	r3, r3
 8005fe4:	f043 0301 	orr.w	r3, r3, #1
 8005fe8:	b2db      	uxtb	r3, r3
 8005fea:	2b01      	cmp	r3, #1
 8005fec:	d102      	bne.n	8005ff4 <HAL_RCC_OscConfig+0xb24>
 8005fee:	4b49      	ldr	r3, [pc, #292]	; (8006114 <HAL_RCC_OscConfig+0xc44>)
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	e01b      	b.n	800602c <HAL_RCC_OscConfig+0xb5c>
 8005ff4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8005ff8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005ffc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ffe:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	fa93 f2a3 	rbit	r2, r3
 8006008:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800600c:	601a      	str	r2, [r3, #0]
 800600e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8006012:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006016:	601a      	str	r2, [r3, #0]
 8006018:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	fa93 f2a3 	rbit	r2, r3
 8006022:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8006026:	601a      	str	r2, [r3, #0]
 8006028:	4b3a      	ldr	r3, [pc, #232]	; (8006114 <HAL_RCC_OscConfig+0xc44>)
 800602a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800602c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8006030:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8006034:	6011      	str	r1, [r2, #0]
 8006036:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800603a:	6812      	ldr	r2, [r2, #0]
 800603c:	fa92 f1a2 	rbit	r1, r2
 8006040:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8006044:	6011      	str	r1, [r2, #0]
  return result;
 8006046:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 800604a:	6812      	ldr	r2, [r2, #0]
 800604c:	fab2 f282 	clz	r2, r2
 8006050:	b2d2      	uxtb	r2, r2
 8006052:	f042 0220 	orr.w	r2, r2, #32
 8006056:	b2d2      	uxtb	r2, r2
 8006058:	f002 021f 	and.w	r2, r2, #31
 800605c:	2101      	movs	r1, #1
 800605e:	fa01 f202 	lsl.w	r2, r1, r2
 8006062:	4013      	ands	r3, r2
 8006064:	2b00      	cmp	r3, #0
 8006066:	d19e      	bne.n	8005fa6 <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006068:	482a      	ldr	r0, [pc, #168]	; (8006114 <HAL_RCC_OscConfig+0xc44>)
 800606a:	4b2a      	ldr	r3, [pc, #168]	; (8006114 <HAL_RCC_OscConfig+0xc44>)
 800606c:	685b      	ldr	r3, [r3, #4]
 800606e:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8006072:	1d3b      	adds	r3, r7, #4
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8006078:	1d3b      	adds	r3, r7, #4
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	6a1b      	ldr	r3, [r3, #32]
 800607e:	430b      	orrs	r3, r1
 8006080:	4313      	orrs	r3, r2
 8006082:	6043      	str	r3, [r0, #4]
 8006084:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8006088:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800608c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800608e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	fa93 f2a3 	rbit	r2, r3
 8006098:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800609c:	601a      	str	r2, [r3, #0]
  return result;
 800609e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80060a2:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80060a4:	fab3 f383 	clz	r3, r3
 80060a8:	b2db      	uxtb	r3, r3
 80060aa:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80060ae:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80060b2:	009b      	lsls	r3, r3, #2
 80060b4:	461a      	mov	r2, r3
 80060b6:	2301      	movs	r3, #1
 80060b8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060ba:	f7fd fe9f 	bl	8003dfc <HAL_GetTick>
 80060be:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80060c2:	e009      	b.n	80060d8 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80060c4:	f7fd fe9a 	bl	8003dfc <HAL_GetTick>
 80060c8:	4602      	mov	r2, r0
 80060ca:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80060ce:	1ad3      	subs	r3, r2, r3
 80060d0:	2b02      	cmp	r3, #2
 80060d2:	d901      	bls.n	80060d8 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80060d4:	2303      	movs	r3, #3
 80060d6:	e0fc      	b.n	80062d2 <HAL_RCC_OscConfig+0xe02>
 80060d8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80060dc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80060e0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060e2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	fa93 f2a3 	rbit	r2, r3
 80060ec:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80060f0:	601a      	str	r2, [r3, #0]
  return result;
 80060f2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80060f6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80060f8:	fab3 f383 	clz	r3, r3
 80060fc:	b2db      	uxtb	r3, r3
 80060fe:	095b      	lsrs	r3, r3, #5
 8006100:	b2db      	uxtb	r3, r3
 8006102:	f043 0301 	orr.w	r3, r3, #1
 8006106:	b2db      	uxtb	r3, r3
 8006108:	2b01      	cmp	r3, #1
 800610a:	d105      	bne.n	8006118 <HAL_RCC_OscConfig+0xc48>
 800610c:	4b01      	ldr	r3, [pc, #4]	; (8006114 <HAL_RCC_OscConfig+0xc44>)
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	e01e      	b.n	8006150 <HAL_RCC_OscConfig+0xc80>
 8006112:	bf00      	nop
 8006114:	40021000 	.word	0x40021000
 8006118:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800611c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006120:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006122:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	fa93 f2a3 	rbit	r2, r3
 800612c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8006130:	601a      	str	r2, [r3, #0]
 8006132:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8006136:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800613a:	601a      	str	r2, [r3, #0]
 800613c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	fa93 f2a3 	rbit	r2, r3
 8006146:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800614a:	601a      	str	r2, [r3, #0]
 800614c:	4b63      	ldr	r3, [pc, #396]	; (80062dc <HAL_RCC_OscConfig+0xe0c>)
 800614e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006150:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8006154:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8006158:	6011      	str	r1, [r2, #0]
 800615a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800615e:	6812      	ldr	r2, [r2, #0]
 8006160:	fa92 f1a2 	rbit	r1, r2
 8006164:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8006168:	6011      	str	r1, [r2, #0]
  return result;
 800616a:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800616e:	6812      	ldr	r2, [r2, #0]
 8006170:	fab2 f282 	clz	r2, r2
 8006174:	b2d2      	uxtb	r2, r2
 8006176:	f042 0220 	orr.w	r2, r2, #32
 800617a:	b2d2      	uxtb	r2, r2
 800617c:	f002 021f 	and.w	r2, r2, #31
 8006180:	2101      	movs	r1, #1
 8006182:	fa01 f202 	lsl.w	r2, r1, r2
 8006186:	4013      	ands	r3, r2
 8006188:	2b00      	cmp	r3, #0
 800618a:	d09b      	beq.n	80060c4 <HAL_RCC_OscConfig+0xbf4>
 800618c:	e0a0      	b.n	80062d0 <HAL_RCC_OscConfig+0xe00>
 800618e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006192:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006196:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006198:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	fa93 f2a3 	rbit	r2, r3
 80061a2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80061a6:	601a      	str	r2, [r3, #0]
  return result;
 80061a8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80061ac:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80061ae:	fab3 f383 	clz	r3, r3
 80061b2:	b2db      	uxtb	r3, r3
 80061b4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80061b8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80061bc:	009b      	lsls	r3, r3, #2
 80061be:	461a      	mov	r2, r3
 80061c0:	2300      	movs	r3, #0
 80061c2:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061c4:	f7fd fe1a 	bl	8003dfc <HAL_GetTick>
 80061c8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80061cc:	e009      	b.n	80061e2 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80061ce:	f7fd fe15 	bl	8003dfc <HAL_GetTick>
 80061d2:	4602      	mov	r2, r0
 80061d4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80061d8:	1ad3      	subs	r3, r2, r3
 80061da:	2b02      	cmp	r3, #2
 80061dc:	d901      	bls.n	80061e2 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80061de:	2303      	movs	r3, #3
 80061e0:	e077      	b.n	80062d2 <HAL_RCC_OscConfig+0xe02>
 80061e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80061e6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80061ea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061ec:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	fa93 f2a3 	rbit	r2, r3
 80061f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80061fa:	601a      	str	r2, [r3, #0]
  return result;
 80061fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006200:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006202:	fab3 f383 	clz	r3, r3
 8006206:	b2db      	uxtb	r3, r3
 8006208:	095b      	lsrs	r3, r3, #5
 800620a:	b2db      	uxtb	r3, r3
 800620c:	f043 0301 	orr.w	r3, r3, #1
 8006210:	b2db      	uxtb	r3, r3
 8006212:	2b01      	cmp	r3, #1
 8006214:	d102      	bne.n	800621c <HAL_RCC_OscConfig+0xd4c>
 8006216:	4b31      	ldr	r3, [pc, #196]	; (80062dc <HAL_RCC_OscConfig+0xe0c>)
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	e01b      	b.n	8006254 <HAL_RCC_OscConfig+0xd84>
 800621c:	f107 0320 	add.w	r3, r7, #32
 8006220:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006224:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006226:	f107 0320 	add.w	r3, r7, #32
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	fa93 f2a3 	rbit	r2, r3
 8006230:	f107 031c 	add.w	r3, r7, #28
 8006234:	601a      	str	r2, [r3, #0]
 8006236:	f107 0318 	add.w	r3, r7, #24
 800623a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800623e:	601a      	str	r2, [r3, #0]
 8006240:	f107 0318 	add.w	r3, r7, #24
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	fa93 f2a3 	rbit	r2, r3
 800624a:	f107 0314 	add.w	r3, r7, #20
 800624e:	601a      	str	r2, [r3, #0]
 8006250:	4b22      	ldr	r3, [pc, #136]	; (80062dc <HAL_RCC_OscConfig+0xe0c>)
 8006252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006254:	f107 0210 	add.w	r2, r7, #16
 8006258:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800625c:	6011      	str	r1, [r2, #0]
 800625e:	f107 0210 	add.w	r2, r7, #16
 8006262:	6812      	ldr	r2, [r2, #0]
 8006264:	fa92 f1a2 	rbit	r1, r2
 8006268:	f107 020c 	add.w	r2, r7, #12
 800626c:	6011      	str	r1, [r2, #0]
  return result;
 800626e:	f107 020c 	add.w	r2, r7, #12
 8006272:	6812      	ldr	r2, [r2, #0]
 8006274:	fab2 f282 	clz	r2, r2
 8006278:	b2d2      	uxtb	r2, r2
 800627a:	f042 0220 	orr.w	r2, r2, #32
 800627e:	b2d2      	uxtb	r2, r2
 8006280:	f002 021f 	and.w	r2, r2, #31
 8006284:	2101      	movs	r1, #1
 8006286:	fa01 f202 	lsl.w	r2, r1, r2
 800628a:	4013      	ands	r3, r2
 800628c:	2b00      	cmp	r3, #0
 800628e:	d19e      	bne.n	80061ce <HAL_RCC_OscConfig+0xcfe>
 8006290:	e01e      	b.n	80062d0 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006292:	1d3b      	adds	r3, r7, #4
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	69db      	ldr	r3, [r3, #28]
 8006298:	2b01      	cmp	r3, #1
 800629a:	d101      	bne.n	80062a0 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 800629c:	2301      	movs	r3, #1
 800629e:	e018      	b.n	80062d2 <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80062a0:	4b0e      	ldr	r3, [pc, #56]	; (80062dc <HAL_RCC_OscConfig+0xe0c>)
 80062a2:	685b      	ldr	r3, [r3, #4]
 80062a4:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80062a8:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80062ac:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80062b0:	1d3b      	adds	r3, r7, #4
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	6a1b      	ldr	r3, [r3, #32]
 80062b6:	429a      	cmp	r2, r3
 80062b8:	d108      	bne.n	80062cc <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80062ba:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80062be:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80062c2:	1d3b      	adds	r3, r7, #4
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80062c8:	429a      	cmp	r2, r3
 80062ca:	d001      	beq.n	80062d0 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 80062cc:	2301      	movs	r3, #1
 80062ce:	e000      	b.n	80062d2 <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 80062d0:	2300      	movs	r3, #0
}
 80062d2:	4618      	mov	r0, r3
 80062d4:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80062d8:	46bd      	mov	sp, r7
 80062da:	bd80      	pop	{r7, pc}
 80062dc:	40021000 	.word	0x40021000

080062e0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b09e      	sub	sp, #120	; 0x78
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
 80062e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80062ea:	2300      	movs	r3, #0
 80062ec:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d101      	bne.n	80062f8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80062f4:	2301      	movs	r3, #1
 80062f6:	e162      	b.n	80065be <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80062f8:	4b90      	ldr	r3, [pc, #576]	; (800653c <HAL_RCC_ClockConfig+0x25c>)
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f003 0207 	and.w	r2, r3, #7
 8006300:	683b      	ldr	r3, [r7, #0]
 8006302:	429a      	cmp	r2, r3
 8006304:	d210      	bcs.n	8006328 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006306:	498d      	ldr	r1, [pc, #564]	; (800653c <HAL_RCC_ClockConfig+0x25c>)
 8006308:	4b8c      	ldr	r3, [pc, #560]	; (800653c <HAL_RCC_ClockConfig+0x25c>)
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f023 0207 	bic.w	r2, r3, #7
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	4313      	orrs	r3, r2
 8006314:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006316:	4b89      	ldr	r3, [pc, #548]	; (800653c <HAL_RCC_ClockConfig+0x25c>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f003 0207 	and.w	r2, r3, #7
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	429a      	cmp	r2, r3
 8006322:	d001      	beq.n	8006328 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006324:	2301      	movs	r3, #1
 8006326:	e14a      	b.n	80065be <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f003 0302 	and.w	r3, r3, #2
 8006330:	2b00      	cmp	r3, #0
 8006332:	d008      	beq.n	8006346 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006334:	4982      	ldr	r1, [pc, #520]	; (8006540 <HAL_RCC_ClockConfig+0x260>)
 8006336:	4b82      	ldr	r3, [pc, #520]	; (8006540 <HAL_RCC_ClockConfig+0x260>)
 8006338:	685b      	ldr	r3, [r3, #4]
 800633a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	689b      	ldr	r3, [r3, #8]
 8006342:	4313      	orrs	r3, r2
 8006344:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f003 0301 	and.w	r3, r3, #1
 800634e:	2b00      	cmp	r3, #0
 8006350:	f000 80dc 	beq.w	800650c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	685b      	ldr	r3, [r3, #4]
 8006358:	2b01      	cmp	r3, #1
 800635a:	d13c      	bne.n	80063d6 <HAL_RCC_ClockConfig+0xf6>
 800635c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006360:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006362:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006364:	fa93 f3a3 	rbit	r3, r3
 8006368:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800636a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800636c:	fab3 f383 	clz	r3, r3
 8006370:	b2db      	uxtb	r3, r3
 8006372:	095b      	lsrs	r3, r3, #5
 8006374:	b2db      	uxtb	r3, r3
 8006376:	f043 0301 	orr.w	r3, r3, #1
 800637a:	b2db      	uxtb	r3, r3
 800637c:	2b01      	cmp	r3, #1
 800637e:	d102      	bne.n	8006386 <HAL_RCC_ClockConfig+0xa6>
 8006380:	4b6f      	ldr	r3, [pc, #444]	; (8006540 <HAL_RCC_ClockConfig+0x260>)
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	e00f      	b.n	80063a6 <HAL_RCC_ClockConfig+0xc6>
 8006386:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800638a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800638c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800638e:	fa93 f3a3 	rbit	r3, r3
 8006392:	667b      	str	r3, [r7, #100]	; 0x64
 8006394:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006398:	663b      	str	r3, [r7, #96]	; 0x60
 800639a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800639c:	fa93 f3a3 	rbit	r3, r3
 80063a0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80063a2:	4b67      	ldr	r3, [pc, #412]	; (8006540 <HAL_RCC_ClockConfig+0x260>)
 80063a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063a6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80063aa:	65ba      	str	r2, [r7, #88]	; 0x58
 80063ac:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80063ae:	fa92 f2a2 	rbit	r2, r2
 80063b2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80063b4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80063b6:	fab2 f282 	clz	r2, r2
 80063ba:	b2d2      	uxtb	r2, r2
 80063bc:	f042 0220 	orr.w	r2, r2, #32
 80063c0:	b2d2      	uxtb	r2, r2
 80063c2:	f002 021f 	and.w	r2, r2, #31
 80063c6:	2101      	movs	r1, #1
 80063c8:	fa01 f202 	lsl.w	r2, r1, r2
 80063cc:	4013      	ands	r3, r2
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d17b      	bne.n	80064ca <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80063d2:	2301      	movs	r3, #1
 80063d4:	e0f3      	b.n	80065be <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	685b      	ldr	r3, [r3, #4]
 80063da:	2b02      	cmp	r3, #2
 80063dc:	d13c      	bne.n	8006458 <HAL_RCC_ClockConfig+0x178>
 80063de:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80063e2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80063e6:	fa93 f3a3 	rbit	r3, r3
 80063ea:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80063ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80063ee:	fab3 f383 	clz	r3, r3
 80063f2:	b2db      	uxtb	r3, r3
 80063f4:	095b      	lsrs	r3, r3, #5
 80063f6:	b2db      	uxtb	r3, r3
 80063f8:	f043 0301 	orr.w	r3, r3, #1
 80063fc:	b2db      	uxtb	r3, r3
 80063fe:	2b01      	cmp	r3, #1
 8006400:	d102      	bne.n	8006408 <HAL_RCC_ClockConfig+0x128>
 8006402:	4b4f      	ldr	r3, [pc, #316]	; (8006540 <HAL_RCC_ClockConfig+0x260>)
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	e00f      	b.n	8006428 <HAL_RCC_ClockConfig+0x148>
 8006408:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800640c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800640e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006410:	fa93 f3a3 	rbit	r3, r3
 8006414:	647b      	str	r3, [r7, #68]	; 0x44
 8006416:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800641a:	643b      	str	r3, [r7, #64]	; 0x40
 800641c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800641e:	fa93 f3a3 	rbit	r3, r3
 8006422:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006424:	4b46      	ldr	r3, [pc, #280]	; (8006540 <HAL_RCC_ClockConfig+0x260>)
 8006426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006428:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800642c:	63ba      	str	r2, [r7, #56]	; 0x38
 800642e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006430:	fa92 f2a2 	rbit	r2, r2
 8006434:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8006436:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006438:	fab2 f282 	clz	r2, r2
 800643c:	b2d2      	uxtb	r2, r2
 800643e:	f042 0220 	orr.w	r2, r2, #32
 8006442:	b2d2      	uxtb	r2, r2
 8006444:	f002 021f 	and.w	r2, r2, #31
 8006448:	2101      	movs	r1, #1
 800644a:	fa01 f202 	lsl.w	r2, r1, r2
 800644e:	4013      	ands	r3, r2
 8006450:	2b00      	cmp	r3, #0
 8006452:	d13a      	bne.n	80064ca <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8006454:	2301      	movs	r3, #1
 8006456:	e0b2      	b.n	80065be <HAL_RCC_ClockConfig+0x2de>
 8006458:	2302      	movs	r3, #2
 800645a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800645c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800645e:	fa93 f3a3 	rbit	r3, r3
 8006462:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8006464:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006466:	fab3 f383 	clz	r3, r3
 800646a:	b2db      	uxtb	r3, r3
 800646c:	095b      	lsrs	r3, r3, #5
 800646e:	b2db      	uxtb	r3, r3
 8006470:	f043 0301 	orr.w	r3, r3, #1
 8006474:	b2db      	uxtb	r3, r3
 8006476:	2b01      	cmp	r3, #1
 8006478:	d102      	bne.n	8006480 <HAL_RCC_ClockConfig+0x1a0>
 800647a:	4b31      	ldr	r3, [pc, #196]	; (8006540 <HAL_RCC_ClockConfig+0x260>)
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	e00d      	b.n	800649c <HAL_RCC_ClockConfig+0x1bc>
 8006480:	2302      	movs	r3, #2
 8006482:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006484:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006486:	fa93 f3a3 	rbit	r3, r3
 800648a:	627b      	str	r3, [r7, #36]	; 0x24
 800648c:	2302      	movs	r3, #2
 800648e:	623b      	str	r3, [r7, #32]
 8006490:	6a3b      	ldr	r3, [r7, #32]
 8006492:	fa93 f3a3 	rbit	r3, r3
 8006496:	61fb      	str	r3, [r7, #28]
 8006498:	4b29      	ldr	r3, [pc, #164]	; (8006540 <HAL_RCC_ClockConfig+0x260>)
 800649a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800649c:	2202      	movs	r2, #2
 800649e:	61ba      	str	r2, [r7, #24]
 80064a0:	69ba      	ldr	r2, [r7, #24]
 80064a2:	fa92 f2a2 	rbit	r2, r2
 80064a6:	617a      	str	r2, [r7, #20]
  return result;
 80064a8:	697a      	ldr	r2, [r7, #20]
 80064aa:	fab2 f282 	clz	r2, r2
 80064ae:	b2d2      	uxtb	r2, r2
 80064b0:	f042 0220 	orr.w	r2, r2, #32
 80064b4:	b2d2      	uxtb	r2, r2
 80064b6:	f002 021f 	and.w	r2, r2, #31
 80064ba:	2101      	movs	r1, #1
 80064bc:	fa01 f202 	lsl.w	r2, r1, r2
 80064c0:	4013      	ands	r3, r2
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d101      	bne.n	80064ca <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80064c6:	2301      	movs	r3, #1
 80064c8:	e079      	b.n	80065be <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80064ca:	491d      	ldr	r1, [pc, #116]	; (8006540 <HAL_RCC_ClockConfig+0x260>)
 80064cc:	4b1c      	ldr	r3, [pc, #112]	; (8006540 <HAL_RCC_ClockConfig+0x260>)
 80064ce:	685b      	ldr	r3, [r3, #4]
 80064d0:	f023 0203 	bic.w	r2, r3, #3
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	685b      	ldr	r3, [r3, #4]
 80064d8:	4313      	orrs	r3, r2
 80064da:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80064dc:	f7fd fc8e 	bl	8003dfc <HAL_GetTick>
 80064e0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80064e2:	e00a      	b.n	80064fa <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80064e4:	f7fd fc8a 	bl	8003dfc <HAL_GetTick>
 80064e8:	4602      	mov	r2, r0
 80064ea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80064ec:	1ad3      	subs	r3, r2, r3
 80064ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d901      	bls.n	80064fa <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80064f6:	2303      	movs	r3, #3
 80064f8:	e061      	b.n	80065be <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80064fa:	4b11      	ldr	r3, [pc, #68]	; (8006540 <HAL_RCC_ClockConfig+0x260>)
 80064fc:	685b      	ldr	r3, [r3, #4]
 80064fe:	f003 020c 	and.w	r2, r3, #12
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	685b      	ldr	r3, [r3, #4]
 8006506:	009b      	lsls	r3, r3, #2
 8006508:	429a      	cmp	r2, r3
 800650a:	d1eb      	bne.n	80064e4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800650c:	4b0b      	ldr	r3, [pc, #44]	; (800653c <HAL_RCC_ClockConfig+0x25c>)
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f003 0207 	and.w	r2, r3, #7
 8006514:	683b      	ldr	r3, [r7, #0]
 8006516:	429a      	cmp	r2, r3
 8006518:	d914      	bls.n	8006544 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800651a:	4908      	ldr	r1, [pc, #32]	; (800653c <HAL_RCC_ClockConfig+0x25c>)
 800651c:	4b07      	ldr	r3, [pc, #28]	; (800653c <HAL_RCC_ClockConfig+0x25c>)
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f023 0207 	bic.w	r2, r3, #7
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	4313      	orrs	r3, r2
 8006528:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800652a:	4b04      	ldr	r3, [pc, #16]	; (800653c <HAL_RCC_ClockConfig+0x25c>)
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f003 0207 	and.w	r2, r3, #7
 8006532:	683b      	ldr	r3, [r7, #0]
 8006534:	429a      	cmp	r2, r3
 8006536:	d005      	beq.n	8006544 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8006538:	2301      	movs	r3, #1
 800653a:	e040      	b.n	80065be <HAL_RCC_ClockConfig+0x2de>
 800653c:	40022000 	.word	0x40022000
 8006540:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f003 0304 	and.w	r3, r3, #4
 800654c:	2b00      	cmp	r3, #0
 800654e:	d008      	beq.n	8006562 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006550:	491d      	ldr	r1, [pc, #116]	; (80065c8 <HAL_RCC_ClockConfig+0x2e8>)
 8006552:	4b1d      	ldr	r3, [pc, #116]	; (80065c8 <HAL_RCC_ClockConfig+0x2e8>)
 8006554:	685b      	ldr	r3, [r3, #4]
 8006556:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	68db      	ldr	r3, [r3, #12]
 800655e:	4313      	orrs	r3, r2
 8006560:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f003 0308 	and.w	r3, r3, #8
 800656a:	2b00      	cmp	r3, #0
 800656c:	d009      	beq.n	8006582 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800656e:	4916      	ldr	r1, [pc, #88]	; (80065c8 <HAL_RCC_ClockConfig+0x2e8>)
 8006570:	4b15      	ldr	r3, [pc, #84]	; (80065c8 <HAL_RCC_ClockConfig+0x2e8>)
 8006572:	685b      	ldr	r3, [r3, #4]
 8006574:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	691b      	ldr	r3, [r3, #16]
 800657c:	00db      	lsls	r3, r3, #3
 800657e:	4313      	orrs	r3, r2
 8006580:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8006582:	f000 f829 	bl	80065d8 <HAL_RCC_GetSysClockFreq>
 8006586:	4601      	mov	r1, r0
 8006588:	4b0f      	ldr	r3, [pc, #60]	; (80065c8 <HAL_RCC_ClockConfig+0x2e8>)
 800658a:	685b      	ldr	r3, [r3, #4]
 800658c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006590:	22f0      	movs	r2, #240	; 0xf0
 8006592:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006594:	693a      	ldr	r2, [r7, #16]
 8006596:	fa92 f2a2 	rbit	r2, r2
 800659a:	60fa      	str	r2, [r7, #12]
  return result;
 800659c:	68fa      	ldr	r2, [r7, #12]
 800659e:	fab2 f282 	clz	r2, r2
 80065a2:	b2d2      	uxtb	r2, r2
 80065a4:	40d3      	lsrs	r3, r2
 80065a6:	4a09      	ldr	r2, [pc, #36]	; (80065cc <HAL_RCC_ClockConfig+0x2ec>)
 80065a8:	5cd3      	ldrb	r3, [r2, r3]
 80065aa:	fa21 f303 	lsr.w	r3, r1, r3
 80065ae:	4a08      	ldr	r2, [pc, #32]	; (80065d0 <HAL_RCC_ClockConfig+0x2f0>)
 80065b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80065b2:	4b08      	ldr	r3, [pc, #32]	; (80065d4 <HAL_RCC_ClockConfig+0x2f4>)
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	4618      	mov	r0, r3
 80065b8:	f7fd fbdc 	bl	8003d74 <HAL_InitTick>
  
  return HAL_OK;
 80065bc:	2300      	movs	r3, #0
}
 80065be:	4618      	mov	r0, r3
 80065c0:	3778      	adds	r7, #120	; 0x78
 80065c2:	46bd      	mov	sp, r7
 80065c4:	bd80      	pop	{r7, pc}
 80065c6:	bf00      	nop
 80065c8:	40021000 	.word	0x40021000
 80065cc:	0800be70 	.word	0x0800be70
 80065d0:	2000002c 	.word	0x2000002c
 80065d4:	20000030 	.word	0x20000030

080065d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80065d8:	b480      	push	{r7}
 80065da:	b08b      	sub	sp, #44	; 0x2c
 80065dc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80065de:	2300      	movs	r3, #0
 80065e0:	61fb      	str	r3, [r7, #28]
 80065e2:	2300      	movs	r3, #0
 80065e4:	61bb      	str	r3, [r7, #24]
 80065e6:	2300      	movs	r3, #0
 80065e8:	627b      	str	r3, [r7, #36]	; 0x24
 80065ea:	2300      	movs	r3, #0
 80065ec:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80065ee:	2300      	movs	r3, #0
 80065f0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80065f2:	4b29      	ldr	r3, [pc, #164]	; (8006698 <HAL_RCC_GetSysClockFreq+0xc0>)
 80065f4:	685b      	ldr	r3, [r3, #4]
 80065f6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80065f8:	69fb      	ldr	r3, [r7, #28]
 80065fa:	f003 030c 	and.w	r3, r3, #12
 80065fe:	2b04      	cmp	r3, #4
 8006600:	d002      	beq.n	8006608 <HAL_RCC_GetSysClockFreq+0x30>
 8006602:	2b08      	cmp	r3, #8
 8006604:	d003      	beq.n	800660e <HAL_RCC_GetSysClockFreq+0x36>
 8006606:	e03c      	b.n	8006682 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006608:	4b24      	ldr	r3, [pc, #144]	; (800669c <HAL_RCC_GetSysClockFreq+0xc4>)
 800660a:	623b      	str	r3, [r7, #32]
      break;
 800660c:	e03c      	b.n	8006688 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800660e:	69fb      	ldr	r3, [r7, #28]
 8006610:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8006614:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8006618:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800661a:	68ba      	ldr	r2, [r7, #8]
 800661c:	fa92 f2a2 	rbit	r2, r2
 8006620:	607a      	str	r2, [r7, #4]
  return result;
 8006622:	687a      	ldr	r2, [r7, #4]
 8006624:	fab2 f282 	clz	r2, r2
 8006628:	b2d2      	uxtb	r2, r2
 800662a:	40d3      	lsrs	r3, r2
 800662c:	4a1c      	ldr	r2, [pc, #112]	; (80066a0 <HAL_RCC_GetSysClockFreq+0xc8>)
 800662e:	5cd3      	ldrb	r3, [r2, r3]
 8006630:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8006632:	4b19      	ldr	r3, [pc, #100]	; (8006698 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006634:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006636:	f003 030f 	and.w	r3, r3, #15
 800663a:	220f      	movs	r2, #15
 800663c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800663e:	693a      	ldr	r2, [r7, #16]
 8006640:	fa92 f2a2 	rbit	r2, r2
 8006644:	60fa      	str	r2, [r7, #12]
  return result;
 8006646:	68fa      	ldr	r2, [r7, #12]
 8006648:	fab2 f282 	clz	r2, r2
 800664c:	b2d2      	uxtb	r2, r2
 800664e:	40d3      	lsrs	r3, r2
 8006650:	4a14      	ldr	r2, [pc, #80]	; (80066a4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8006652:	5cd3      	ldrb	r3, [r2, r3]
 8006654:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8006656:	69fb      	ldr	r3, [r7, #28]
 8006658:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800665c:	2b00      	cmp	r3, #0
 800665e:	d008      	beq.n	8006672 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8006660:	4a0e      	ldr	r2, [pc, #56]	; (800669c <HAL_RCC_GetSysClockFreq+0xc4>)
 8006662:	69bb      	ldr	r3, [r7, #24]
 8006664:	fbb2 f3f3 	udiv	r3, r2, r3
 8006668:	697a      	ldr	r2, [r7, #20]
 800666a:	fb02 f303 	mul.w	r3, r2, r3
 800666e:	627b      	str	r3, [r7, #36]	; 0x24
 8006670:	e004      	b.n	800667c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8006672:	697b      	ldr	r3, [r7, #20]
 8006674:	4a0c      	ldr	r2, [pc, #48]	; (80066a8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8006676:	fb02 f303 	mul.w	r3, r2, r3
 800667a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800667c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800667e:	623b      	str	r3, [r7, #32]
      break;
 8006680:	e002      	b.n	8006688 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006682:	4b06      	ldr	r3, [pc, #24]	; (800669c <HAL_RCC_GetSysClockFreq+0xc4>)
 8006684:	623b      	str	r3, [r7, #32]
      break;
 8006686:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006688:	6a3b      	ldr	r3, [r7, #32]
}
 800668a:	4618      	mov	r0, r3
 800668c:	372c      	adds	r7, #44	; 0x2c
 800668e:	46bd      	mov	sp, r7
 8006690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006694:	4770      	bx	lr
 8006696:	bf00      	nop
 8006698:	40021000 	.word	0x40021000
 800669c:	007a1200 	.word	0x007a1200
 80066a0:	0800be88 	.word	0x0800be88
 80066a4:	0800be98 	.word	0x0800be98
 80066a8:	003d0900 	.word	0x003d0900

080066ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80066ac:	b480      	push	{r7}
 80066ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80066b0:	4b03      	ldr	r3, [pc, #12]	; (80066c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80066b2:	681b      	ldr	r3, [r3, #0]
}
 80066b4:	4618      	mov	r0, r3
 80066b6:	46bd      	mov	sp, r7
 80066b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066bc:	4770      	bx	lr
 80066be:	bf00      	nop
 80066c0:	2000002c 	.word	0x2000002c

080066c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b082      	sub	sp, #8
 80066c8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80066ca:	f7ff ffef 	bl	80066ac <HAL_RCC_GetHCLKFreq>
 80066ce:	4601      	mov	r1, r0
 80066d0:	4b0b      	ldr	r3, [pc, #44]	; (8006700 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80066d2:	685b      	ldr	r3, [r3, #4]
 80066d4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80066d8:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80066dc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80066de:	687a      	ldr	r2, [r7, #4]
 80066e0:	fa92 f2a2 	rbit	r2, r2
 80066e4:	603a      	str	r2, [r7, #0]
  return result;
 80066e6:	683a      	ldr	r2, [r7, #0]
 80066e8:	fab2 f282 	clz	r2, r2
 80066ec:	b2d2      	uxtb	r2, r2
 80066ee:	40d3      	lsrs	r3, r2
 80066f0:	4a04      	ldr	r2, [pc, #16]	; (8006704 <HAL_RCC_GetPCLK1Freq+0x40>)
 80066f2:	5cd3      	ldrb	r3, [r2, r3]
 80066f4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80066f8:	4618      	mov	r0, r3
 80066fa:	3708      	adds	r7, #8
 80066fc:	46bd      	mov	sp, r7
 80066fe:	bd80      	pop	{r7, pc}
 8006700:	40021000 	.word	0x40021000
 8006704:	0800be80 	.word	0x0800be80

08006708 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006708:	b580      	push	{r7, lr}
 800670a:	b082      	sub	sp, #8
 800670c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800670e:	f7ff ffcd 	bl	80066ac <HAL_RCC_GetHCLKFreq>
 8006712:	4601      	mov	r1, r0
 8006714:	4b0b      	ldr	r3, [pc, #44]	; (8006744 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8006716:	685b      	ldr	r3, [r3, #4]
 8006718:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800671c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8006720:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006722:	687a      	ldr	r2, [r7, #4]
 8006724:	fa92 f2a2 	rbit	r2, r2
 8006728:	603a      	str	r2, [r7, #0]
  return result;
 800672a:	683a      	ldr	r2, [r7, #0]
 800672c:	fab2 f282 	clz	r2, r2
 8006730:	b2d2      	uxtb	r2, r2
 8006732:	40d3      	lsrs	r3, r2
 8006734:	4a04      	ldr	r2, [pc, #16]	; (8006748 <HAL_RCC_GetPCLK2Freq+0x40>)
 8006736:	5cd3      	ldrb	r3, [r2, r3]
 8006738:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800673c:	4618      	mov	r0, r3
 800673e:	3708      	adds	r7, #8
 8006740:	46bd      	mov	sp, r7
 8006742:	bd80      	pop	{r7, pc}
 8006744:	40021000 	.word	0x40021000
 8006748:	0800be80 	.word	0x0800be80

0800674c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800674c:	b580      	push	{r7, lr}
 800674e:	b092      	sub	sp, #72	; 0x48
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006754:	2300      	movs	r3, #0
 8006756:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8006758:	2300      	movs	r3, #0
 800675a:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006764:	2b00      	cmp	r3, #0
 8006766:	f000 80d7 	beq.w	8006918 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 800676a:	2300      	movs	r3, #0
 800676c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006770:	4b4e      	ldr	r3, [pc, #312]	; (80068ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006772:	69db      	ldr	r3, [r3, #28]
 8006774:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006778:	2b00      	cmp	r3, #0
 800677a:	d10e      	bne.n	800679a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800677c:	4a4b      	ldr	r2, [pc, #300]	; (80068ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800677e:	4b4b      	ldr	r3, [pc, #300]	; (80068ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006780:	69db      	ldr	r3, [r3, #28]
 8006782:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006786:	61d3      	str	r3, [r2, #28]
 8006788:	4b48      	ldr	r3, [pc, #288]	; (80068ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800678a:	69db      	ldr	r3, [r3, #28]
 800678c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006790:	60bb      	str	r3, [r7, #8]
 8006792:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006794:	2301      	movs	r3, #1
 8006796:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800679a:	4b45      	ldr	r3, [pc, #276]	; (80068b0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d118      	bne.n	80067d8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80067a6:	4a42      	ldr	r2, [pc, #264]	; (80068b0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80067a8:	4b41      	ldr	r3, [pc, #260]	; (80068b0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80067b0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80067b2:	f7fd fb23 	bl	8003dfc <HAL_GetTick>
 80067b6:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80067b8:	e008      	b.n	80067cc <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80067ba:	f7fd fb1f 	bl	8003dfc <HAL_GetTick>
 80067be:	4602      	mov	r2, r0
 80067c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80067c2:	1ad3      	subs	r3, r2, r3
 80067c4:	2b64      	cmp	r3, #100	; 0x64
 80067c6:	d901      	bls.n	80067cc <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80067c8:	2303      	movs	r3, #3
 80067ca:	e169      	b.n	8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80067cc:	4b38      	ldr	r3, [pc, #224]	; (80068b0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d0f0      	beq.n	80067ba <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80067d8:	4b34      	ldr	r3, [pc, #208]	; (80068ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80067da:	6a1b      	ldr	r3, [r3, #32]
 80067dc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80067e0:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80067e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	f000 8084 	beq.w	80068f2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	685b      	ldr	r3, [r3, #4]
 80067ee:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80067f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80067f4:	429a      	cmp	r2, r3
 80067f6:	d07c      	beq.n	80068f2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80067f8:	4b2c      	ldr	r3, [pc, #176]	; (80068ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80067fa:	6a1b      	ldr	r3, [r3, #32]
 80067fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006800:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006802:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006806:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006808:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800680a:	fa93 f3a3 	rbit	r3, r3
 800680e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8006810:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006812:	fab3 f383 	clz	r3, r3
 8006816:	b2db      	uxtb	r3, r3
 8006818:	461a      	mov	r2, r3
 800681a:	4b26      	ldr	r3, [pc, #152]	; (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800681c:	4413      	add	r3, r2
 800681e:	009b      	lsls	r3, r3, #2
 8006820:	461a      	mov	r2, r3
 8006822:	2301      	movs	r3, #1
 8006824:	6013      	str	r3, [r2, #0]
 8006826:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800682a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800682c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800682e:	fa93 f3a3 	rbit	r3, r3
 8006832:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8006834:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006836:	fab3 f383 	clz	r3, r3
 800683a:	b2db      	uxtb	r3, r3
 800683c:	461a      	mov	r2, r3
 800683e:	4b1d      	ldr	r3, [pc, #116]	; (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006840:	4413      	add	r3, r2
 8006842:	009b      	lsls	r3, r3, #2
 8006844:	461a      	mov	r2, r3
 8006846:	2300      	movs	r3, #0
 8006848:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800684a:	4a18      	ldr	r2, [pc, #96]	; (80068ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800684c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800684e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006850:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006852:	f003 0301 	and.w	r3, r3, #1
 8006856:	2b00      	cmp	r3, #0
 8006858:	d04b      	beq.n	80068f2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800685a:	f7fd facf 	bl	8003dfc <HAL_GetTick>
 800685e:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006860:	e00a      	b.n	8006878 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006862:	f7fd facb 	bl	8003dfc <HAL_GetTick>
 8006866:	4602      	mov	r2, r0
 8006868:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800686a:	1ad3      	subs	r3, r2, r3
 800686c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006870:	4293      	cmp	r3, r2
 8006872:	d901      	bls.n	8006878 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8006874:	2303      	movs	r3, #3
 8006876:	e113      	b.n	8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8006878:	2302      	movs	r3, #2
 800687a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800687c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800687e:	fa93 f3a3 	rbit	r3, r3
 8006882:	627b      	str	r3, [r7, #36]	; 0x24
 8006884:	2302      	movs	r3, #2
 8006886:	623b      	str	r3, [r7, #32]
 8006888:	6a3b      	ldr	r3, [r7, #32]
 800688a:	fa93 f3a3 	rbit	r3, r3
 800688e:	61fb      	str	r3, [r7, #28]
  return result;
 8006890:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006892:	fab3 f383 	clz	r3, r3
 8006896:	b2db      	uxtb	r3, r3
 8006898:	095b      	lsrs	r3, r3, #5
 800689a:	b2db      	uxtb	r3, r3
 800689c:	f043 0302 	orr.w	r3, r3, #2
 80068a0:	b2db      	uxtb	r3, r3
 80068a2:	2b02      	cmp	r3, #2
 80068a4:	d108      	bne.n	80068b8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80068a6:	4b01      	ldr	r3, [pc, #4]	; (80068ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80068a8:	6a1b      	ldr	r3, [r3, #32]
 80068aa:	e00d      	b.n	80068c8 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80068ac:	40021000 	.word	0x40021000
 80068b0:	40007000 	.word	0x40007000
 80068b4:	10908100 	.word	0x10908100
 80068b8:	2302      	movs	r3, #2
 80068ba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80068bc:	69bb      	ldr	r3, [r7, #24]
 80068be:	fa93 f3a3 	rbit	r3, r3
 80068c2:	617b      	str	r3, [r7, #20]
 80068c4:	4b78      	ldr	r3, [pc, #480]	; (8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80068c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068c8:	2202      	movs	r2, #2
 80068ca:	613a      	str	r2, [r7, #16]
 80068cc:	693a      	ldr	r2, [r7, #16]
 80068ce:	fa92 f2a2 	rbit	r2, r2
 80068d2:	60fa      	str	r2, [r7, #12]
  return result;
 80068d4:	68fa      	ldr	r2, [r7, #12]
 80068d6:	fab2 f282 	clz	r2, r2
 80068da:	b2d2      	uxtb	r2, r2
 80068dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80068e0:	b2d2      	uxtb	r2, r2
 80068e2:	f002 021f 	and.w	r2, r2, #31
 80068e6:	2101      	movs	r1, #1
 80068e8:	fa01 f202 	lsl.w	r2, r1, r2
 80068ec:	4013      	ands	r3, r2
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d0b7      	beq.n	8006862 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80068f2:	496d      	ldr	r1, [pc, #436]	; (8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80068f4:	4b6c      	ldr	r3, [pc, #432]	; (8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80068f6:	6a1b      	ldr	r3, [r3, #32]
 80068f8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	685b      	ldr	r3, [r3, #4]
 8006900:	4313      	orrs	r3, r2
 8006902:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006904:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8006908:	2b01      	cmp	r3, #1
 800690a:	d105      	bne.n	8006918 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800690c:	4a66      	ldr	r2, [pc, #408]	; (8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800690e:	4b66      	ldr	r3, [pc, #408]	; (8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006910:	69db      	ldr	r3, [r3, #28]
 8006912:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006916:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f003 0301 	and.w	r3, r3, #1
 8006920:	2b00      	cmp	r3, #0
 8006922:	d008      	beq.n	8006936 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006924:	4960      	ldr	r1, [pc, #384]	; (8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006926:	4b60      	ldr	r3, [pc, #384]	; (8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800692a:	f023 0203 	bic.w	r2, r3, #3
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	689b      	ldr	r3, [r3, #8]
 8006932:	4313      	orrs	r3, r2
 8006934:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	f003 0302 	and.w	r3, r3, #2
 800693e:	2b00      	cmp	r3, #0
 8006940:	d008      	beq.n	8006954 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006942:	4959      	ldr	r1, [pc, #356]	; (8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006944:	4b58      	ldr	r3, [pc, #352]	; (8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006948:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	68db      	ldr	r3, [r3, #12]
 8006950:	4313      	orrs	r3, r2
 8006952:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f003 0304 	and.w	r3, r3, #4
 800695c:	2b00      	cmp	r3, #0
 800695e:	d008      	beq.n	8006972 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006960:	4951      	ldr	r1, [pc, #324]	; (8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006962:	4b51      	ldr	r3, [pc, #324]	; (8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006966:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	691b      	ldr	r3, [r3, #16]
 800696e:	4313      	orrs	r3, r2
 8006970:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f003 0320 	and.w	r3, r3, #32
 800697a:	2b00      	cmp	r3, #0
 800697c:	d008      	beq.n	8006990 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800697e:	494a      	ldr	r1, [pc, #296]	; (8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006980:	4b49      	ldr	r3, [pc, #292]	; (8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006982:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006984:	f023 0210 	bic.w	r2, r3, #16
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	69db      	ldr	r3, [r3, #28]
 800698c:	4313      	orrs	r3, r2
 800698e:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006998:	2b00      	cmp	r3, #0
 800699a:	d008      	beq.n	80069ae <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 800699c:	4942      	ldr	r1, [pc, #264]	; (8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800699e:	4b42      	ldr	r3, [pc, #264]	; (8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80069a0:	685b      	ldr	r3, [r3, #4]
 80069a2:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069aa:	4313      	orrs	r3, r2
 80069ac:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d008      	beq.n	80069cc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80069ba:	493b      	ldr	r1, [pc, #236]	; (8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80069bc:	4b3a      	ldr	r3, [pc, #232]	; (8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80069be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069c0:	f023 0220 	bic.w	r2, r3, #32
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6a1b      	ldr	r3, [r3, #32]
 80069c8:	4313      	orrs	r3, r2
 80069ca:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f003 0308 	and.w	r3, r3, #8
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d008      	beq.n	80069ea <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80069d8:	4933      	ldr	r1, [pc, #204]	; (8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80069da:	4b33      	ldr	r3, [pc, #204]	; (8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80069dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069de:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	695b      	ldr	r3, [r3, #20]
 80069e6:	4313      	orrs	r3, r2
 80069e8:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f003 0310 	and.w	r3, r3, #16
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d008      	beq.n	8006a08 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80069f6:	492c      	ldr	r1, [pc, #176]	; (8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80069f8:	4b2b      	ldr	r3, [pc, #172]	; (8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80069fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069fc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	699b      	ldr	r3, [r3, #24]
 8006a04:	4313      	orrs	r3, r2
 8006a06:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d008      	beq.n	8006a26 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006a14:	4924      	ldr	r1, [pc, #144]	; (8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006a16:	4b24      	ldr	r3, [pc, #144]	; (8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006a18:	685b      	ldr	r3, [r3, #4]
 8006a1a:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a22:	4313      	orrs	r3, r2
 8006a24:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d008      	beq.n	8006a44 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006a32:	491d      	ldr	r1, [pc, #116]	; (8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006a34:	4b1c      	ldr	r3, [pc, #112]	; (8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006a36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a38:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a40:	4313      	orrs	r3, r2
 8006a42:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d008      	beq.n	8006a62 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8006a50:	4915      	ldr	r1, [pc, #84]	; (8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006a52:	4b15      	ldr	r3, [pc, #84]	; (8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006a54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a56:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a5e:	4313      	orrs	r3, r2
 8006a60:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d008      	beq.n	8006a80 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8006a6e:	490e      	ldr	r1, [pc, #56]	; (8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006a70:	4b0d      	ldr	r3, [pc, #52]	; (8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006a72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a74:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a7c:	4313      	orrs	r3, r2
 8006a7e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d008      	beq.n	8006a9e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8006a8c:	4906      	ldr	r1, [pc, #24]	; (8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006a8e:	4b06      	ldr	r3, [pc, #24]	; (8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a92:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a9a:	4313      	orrs	r3, r2
 8006a9c:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8006a9e:	2300      	movs	r3, #0
}
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	3748      	adds	r7, #72	; 0x48
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	bd80      	pop	{r7, pc}
 8006aa8:	40021000 	.word	0x40021000

08006aac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b082      	sub	sp, #8
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d101      	bne.n	8006abe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006aba:	2301      	movs	r3, #1
 8006abc:	e01d      	b.n	8006afa <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ac4:	b2db      	uxtb	r3, r3
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d106      	bne.n	8006ad8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	2200      	movs	r2, #0
 8006ace:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006ad2:	6878      	ldr	r0, [r7, #4]
 8006ad4:	f7fc feaa 	bl	800382c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2202      	movs	r2, #2
 8006adc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681a      	ldr	r2, [r3, #0]
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	3304      	adds	r3, #4
 8006ae8:	4619      	mov	r1, r3
 8006aea:	4610      	mov	r0, r2
 8006aec:	f000 fa68 	bl	8006fc0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2201      	movs	r2, #1
 8006af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006af8:	2300      	movs	r3, #0
}
 8006afa:	4618      	mov	r0, r3
 8006afc:	3708      	adds	r7, #8
 8006afe:	46bd      	mov	sp, r7
 8006b00:	bd80      	pop	{r7, pc}
	...

08006b04 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006b04:	b480      	push	{r7}
 8006b06:	b085      	sub	sp, #20
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2202      	movs	r2, #2
 8006b10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	689a      	ldr	r2, [r3, #8]
 8006b1a:	4b0e      	ldr	r3, [pc, #56]	; (8006b54 <HAL_TIM_Base_Start+0x50>)
 8006b1c:	4013      	ands	r3, r2
 8006b1e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	2b06      	cmp	r3, #6
 8006b24:	d00b      	beq.n	8006b3e <HAL_TIM_Base_Start+0x3a>
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b2c:	d007      	beq.n	8006b3e <HAL_TIM_Base_Start+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	687a      	ldr	r2, [r7, #4]
 8006b34:	6812      	ldr	r2, [r2, #0]
 8006b36:	6812      	ldr	r2, [r2, #0]
 8006b38:	f042 0201 	orr.w	r2, r2, #1
 8006b3c:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	2201      	movs	r2, #1
 8006b42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006b46:	2300      	movs	r3, #0
}
 8006b48:	4618      	mov	r0, r3
 8006b4a:	3714      	adds	r7, #20
 8006b4c:	46bd      	mov	sp, r7
 8006b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b52:	4770      	bx	lr
 8006b54:	00010007 	.word	0x00010007

08006b58 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006b58:	b480      	push	{r7}
 8006b5a:	b085      	sub	sp, #20
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	687a      	ldr	r2, [r7, #4]
 8006b66:	6812      	ldr	r2, [r2, #0]
 8006b68:	68d2      	ldr	r2, [r2, #12]
 8006b6a:	f042 0201 	orr.w	r2, r2, #1
 8006b6e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	689a      	ldr	r2, [r3, #8]
 8006b76:	4b0c      	ldr	r3, [pc, #48]	; (8006ba8 <HAL_TIM_Base_Start_IT+0x50>)
 8006b78:	4013      	ands	r3, r2
 8006b7a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	2b06      	cmp	r3, #6
 8006b80:	d00b      	beq.n	8006b9a <HAL_TIM_Base_Start_IT+0x42>
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b88:	d007      	beq.n	8006b9a <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	687a      	ldr	r2, [r7, #4]
 8006b90:	6812      	ldr	r2, [r2, #0]
 8006b92:	6812      	ldr	r2, [r2, #0]
 8006b94:	f042 0201 	orr.w	r2, r2, #1
 8006b98:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006b9a:	2300      	movs	r3, #0
}
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	3714      	adds	r7, #20
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba6:	4770      	bx	lr
 8006ba8:	00010007 	.word	0x00010007

08006bac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b082      	sub	sp, #8
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	691b      	ldr	r3, [r3, #16]
 8006bba:	f003 0302 	and.w	r3, r3, #2
 8006bbe:	2b02      	cmp	r3, #2
 8006bc0:	d122      	bne.n	8006c08 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	68db      	ldr	r3, [r3, #12]
 8006bc8:	f003 0302 	and.w	r3, r3, #2
 8006bcc:	2b02      	cmp	r3, #2
 8006bce:	d11b      	bne.n	8006c08 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f06f 0202 	mvn.w	r2, #2
 8006bd8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2201      	movs	r2, #1
 8006bde:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	699b      	ldr	r3, [r3, #24]
 8006be6:	f003 0303 	and.w	r3, r3, #3
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d003      	beq.n	8006bf6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006bee:	6878      	ldr	r0, [r7, #4]
 8006bf0:	f000 f9c8 	bl	8006f84 <HAL_TIM_IC_CaptureCallback>
 8006bf4:	e005      	b.n	8006c02 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006bf6:	6878      	ldr	r0, [r7, #4]
 8006bf8:	f000 f9ba 	bl	8006f70 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006bfc:	6878      	ldr	r0, [r7, #4]
 8006bfe:	f000 f9cb 	bl	8006f98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	2200      	movs	r2, #0
 8006c06:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	691b      	ldr	r3, [r3, #16]
 8006c0e:	f003 0304 	and.w	r3, r3, #4
 8006c12:	2b04      	cmp	r3, #4
 8006c14:	d122      	bne.n	8006c5c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	68db      	ldr	r3, [r3, #12]
 8006c1c:	f003 0304 	and.w	r3, r3, #4
 8006c20:	2b04      	cmp	r3, #4
 8006c22:	d11b      	bne.n	8006c5c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	f06f 0204 	mvn.w	r2, #4
 8006c2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	2202      	movs	r2, #2
 8006c32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	699b      	ldr	r3, [r3, #24]
 8006c3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d003      	beq.n	8006c4a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006c42:	6878      	ldr	r0, [r7, #4]
 8006c44:	f000 f99e 	bl	8006f84 <HAL_TIM_IC_CaptureCallback>
 8006c48:	e005      	b.n	8006c56 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c4a:	6878      	ldr	r0, [r7, #4]
 8006c4c:	f000 f990 	bl	8006f70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c50:	6878      	ldr	r0, [r7, #4]
 8006c52:	f000 f9a1 	bl	8006f98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2200      	movs	r2, #0
 8006c5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	691b      	ldr	r3, [r3, #16]
 8006c62:	f003 0308 	and.w	r3, r3, #8
 8006c66:	2b08      	cmp	r3, #8
 8006c68:	d122      	bne.n	8006cb0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	68db      	ldr	r3, [r3, #12]
 8006c70:	f003 0308 	and.w	r3, r3, #8
 8006c74:	2b08      	cmp	r3, #8
 8006c76:	d11b      	bne.n	8006cb0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f06f 0208 	mvn.w	r2, #8
 8006c80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	2204      	movs	r2, #4
 8006c86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	69db      	ldr	r3, [r3, #28]
 8006c8e:	f003 0303 	and.w	r3, r3, #3
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d003      	beq.n	8006c9e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006c96:	6878      	ldr	r0, [r7, #4]
 8006c98:	f000 f974 	bl	8006f84 <HAL_TIM_IC_CaptureCallback>
 8006c9c:	e005      	b.n	8006caa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c9e:	6878      	ldr	r0, [r7, #4]
 8006ca0:	f000 f966 	bl	8006f70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ca4:	6878      	ldr	r0, [r7, #4]
 8006ca6:	f000 f977 	bl	8006f98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2200      	movs	r2, #0
 8006cae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	691b      	ldr	r3, [r3, #16]
 8006cb6:	f003 0310 	and.w	r3, r3, #16
 8006cba:	2b10      	cmp	r3, #16
 8006cbc:	d122      	bne.n	8006d04 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	68db      	ldr	r3, [r3, #12]
 8006cc4:	f003 0310 	and.w	r3, r3, #16
 8006cc8:	2b10      	cmp	r3, #16
 8006cca:	d11b      	bne.n	8006d04 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f06f 0210 	mvn.w	r2, #16
 8006cd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	2208      	movs	r2, #8
 8006cda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	69db      	ldr	r3, [r3, #28]
 8006ce2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d003      	beq.n	8006cf2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006cea:	6878      	ldr	r0, [r7, #4]
 8006cec:	f000 f94a 	bl	8006f84 <HAL_TIM_IC_CaptureCallback>
 8006cf0:	e005      	b.n	8006cfe <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006cf2:	6878      	ldr	r0, [r7, #4]
 8006cf4:	f000 f93c 	bl	8006f70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006cf8:	6878      	ldr	r0, [r7, #4]
 8006cfa:	f000 f94d 	bl	8006f98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	2200      	movs	r2, #0
 8006d02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	691b      	ldr	r3, [r3, #16]
 8006d0a:	f003 0301 	and.w	r3, r3, #1
 8006d0e:	2b01      	cmp	r3, #1
 8006d10:	d10e      	bne.n	8006d30 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	68db      	ldr	r3, [r3, #12]
 8006d18:	f003 0301 	and.w	r3, r3, #1
 8006d1c:	2b01      	cmp	r3, #1
 8006d1e:	d107      	bne.n	8006d30 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f06f 0201 	mvn.w	r2, #1
 8006d28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006d2a:	6878      	ldr	r0, [r7, #4]
 8006d2c:	f000 f916 	bl	8006f5c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	691b      	ldr	r3, [r3, #16]
 8006d36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d3a:	2b80      	cmp	r3, #128	; 0x80
 8006d3c:	d10e      	bne.n	8006d5c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	68db      	ldr	r3, [r3, #12]
 8006d44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d48:	2b80      	cmp	r3, #128	; 0x80
 8006d4a:	d107      	bne.n	8006d5c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006d54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006d56:	6878      	ldr	r0, [r7, #4]
 8006d58:	f000 fae6 	bl	8007328 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	691b      	ldr	r3, [r3, #16]
 8006d62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d6a:	d10e      	bne.n	8006d8a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	68db      	ldr	r3, [r3, #12]
 8006d72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d76:	2b80      	cmp	r3, #128	; 0x80
 8006d78:	d107      	bne.n	8006d8a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006d82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006d84:	6878      	ldr	r0, [r7, #4]
 8006d86:	f000 fad9 	bl	800733c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	691b      	ldr	r3, [r3, #16]
 8006d90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d94:	2b40      	cmp	r3, #64	; 0x40
 8006d96:	d10e      	bne.n	8006db6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	68db      	ldr	r3, [r3, #12]
 8006d9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006da2:	2b40      	cmp	r3, #64	; 0x40
 8006da4:	d107      	bne.n	8006db6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006dae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006db0:	6878      	ldr	r0, [r7, #4]
 8006db2:	f000 f8fb 	bl	8006fac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	691b      	ldr	r3, [r3, #16]
 8006dbc:	f003 0320 	and.w	r3, r3, #32
 8006dc0:	2b20      	cmp	r3, #32
 8006dc2:	d10e      	bne.n	8006de2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	68db      	ldr	r3, [r3, #12]
 8006dca:	f003 0320 	and.w	r3, r3, #32
 8006dce:	2b20      	cmp	r3, #32
 8006dd0:	d107      	bne.n	8006de2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f06f 0220 	mvn.w	r2, #32
 8006dda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006ddc:	6878      	ldr	r0, [r7, #4]
 8006dde:	f000 fa99 	bl	8007314 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006de2:	bf00      	nop
 8006de4:	3708      	adds	r7, #8
 8006de6:	46bd      	mov	sp, r7
 8006de8:	bd80      	pop	{r7, pc}

08006dea <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006dea:	b580      	push	{r7, lr}
 8006dec:	b084      	sub	sp, #16
 8006dee:	af00      	add	r7, sp, #0
 8006df0:	6078      	str	r0, [r7, #4]
 8006df2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006dfa:	2b01      	cmp	r3, #1
 8006dfc:	d101      	bne.n	8006e02 <HAL_TIM_ConfigClockSource+0x18>
 8006dfe:	2302      	movs	r3, #2
 8006e00:	e0a8      	b.n	8006f54 <HAL_TIM_ConfigClockSource+0x16a>
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	2201      	movs	r2, #1
 8006e06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	2202      	movs	r2, #2
 8006e0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	689b      	ldr	r3, [r3, #8]
 8006e18:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e20:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006e24:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006e2c:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	68fa      	ldr	r2, [r7, #12]
 8006e34:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	2b40      	cmp	r3, #64	; 0x40
 8006e3c:	d067      	beq.n	8006f0e <HAL_TIM_ConfigClockSource+0x124>
 8006e3e:	2b40      	cmp	r3, #64	; 0x40
 8006e40:	d80b      	bhi.n	8006e5a <HAL_TIM_ConfigClockSource+0x70>
 8006e42:	2b10      	cmp	r3, #16
 8006e44:	d073      	beq.n	8006f2e <HAL_TIM_ConfigClockSource+0x144>
 8006e46:	2b10      	cmp	r3, #16
 8006e48:	d802      	bhi.n	8006e50 <HAL_TIM_ConfigClockSource+0x66>
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d06f      	beq.n	8006f2e <HAL_TIM_ConfigClockSource+0x144>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8006e4e:	e078      	b.n	8006f42 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8006e50:	2b20      	cmp	r3, #32
 8006e52:	d06c      	beq.n	8006f2e <HAL_TIM_ConfigClockSource+0x144>
 8006e54:	2b30      	cmp	r3, #48	; 0x30
 8006e56:	d06a      	beq.n	8006f2e <HAL_TIM_ConfigClockSource+0x144>
      break;
 8006e58:	e073      	b.n	8006f42 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8006e5a:	2b70      	cmp	r3, #112	; 0x70
 8006e5c:	d00d      	beq.n	8006e7a <HAL_TIM_ConfigClockSource+0x90>
 8006e5e:	2b70      	cmp	r3, #112	; 0x70
 8006e60:	d804      	bhi.n	8006e6c <HAL_TIM_ConfigClockSource+0x82>
 8006e62:	2b50      	cmp	r3, #80	; 0x50
 8006e64:	d033      	beq.n	8006ece <HAL_TIM_ConfigClockSource+0xe4>
 8006e66:	2b60      	cmp	r3, #96	; 0x60
 8006e68:	d041      	beq.n	8006eee <HAL_TIM_ConfigClockSource+0x104>
      break;
 8006e6a:	e06a      	b.n	8006f42 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8006e6c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e70:	d066      	beq.n	8006f40 <HAL_TIM_ConfigClockSource+0x156>
 8006e72:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006e76:	d017      	beq.n	8006ea8 <HAL_TIM_ConfigClockSource+0xbe>
      break;
 8006e78:	e063      	b.n	8006f42 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	6818      	ldr	r0, [r3, #0]
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	6899      	ldr	r1, [r3, #8]
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	685a      	ldr	r2, [r3, #4]
 8006e86:	683b      	ldr	r3, [r7, #0]
 8006e88:	68db      	ldr	r3, [r3, #12]
 8006e8a:	f000 f9a3 	bl	80071d4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	689b      	ldr	r3, [r3, #8]
 8006e94:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006e9c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	68fa      	ldr	r2, [r7, #12]
 8006ea4:	609a      	str	r2, [r3, #8]
      break;
 8006ea6:	e04c      	b.n	8006f42 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	6818      	ldr	r0, [r3, #0]
 8006eac:	683b      	ldr	r3, [r7, #0]
 8006eae:	6899      	ldr	r1, [r3, #8]
 8006eb0:	683b      	ldr	r3, [r7, #0]
 8006eb2:	685a      	ldr	r2, [r3, #4]
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	68db      	ldr	r3, [r3, #12]
 8006eb8:	f000 f98c 	bl	80071d4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	687a      	ldr	r2, [r7, #4]
 8006ec2:	6812      	ldr	r2, [r2, #0]
 8006ec4:	6892      	ldr	r2, [r2, #8]
 8006ec6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006eca:	609a      	str	r2, [r3, #8]
      break;
 8006ecc:	e039      	b.n	8006f42 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6818      	ldr	r0, [r3, #0]
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	6859      	ldr	r1, [r3, #4]
 8006ed6:	683b      	ldr	r3, [r7, #0]
 8006ed8:	68db      	ldr	r3, [r3, #12]
 8006eda:	461a      	mov	r2, r3
 8006edc:	f000 f900 	bl	80070e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	2150      	movs	r1, #80	; 0x50
 8006ee6:	4618      	mov	r0, r3
 8006ee8:	f000 f959 	bl	800719e <TIM_ITRx_SetConfig>
      break;
 8006eec:	e029      	b.n	8006f42 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6818      	ldr	r0, [r3, #0]
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	6859      	ldr	r1, [r3, #4]
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	68db      	ldr	r3, [r3, #12]
 8006efa:	461a      	mov	r2, r3
 8006efc:	f000 f91f 	bl	800713e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	2160      	movs	r1, #96	; 0x60
 8006f06:	4618      	mov	r0, r3
 8006f08:	f000 f949 	bl	800719e <TIM_ITRx_SetConfig>
      break;
 8006f0c:	e019      	b.n	8006f42 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	6818      	ldr	r0, [r3, #0]
 8006f12:	683b      	ldr	r3, [r7, #0]
 8006f14:	6859      	ldr	r1, [r3, #4]
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	68db      	ldr	r3, [r3, #12]
 8006f1a:	461a      	mov	r2, r3
 8006f1c:	f000 f8e0 	bl	80070e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	2140      	movs	r1, #64	; 0x40
 8006f26:	4618      	mov	r0, r3
 8006f28:	f000 f939 	bl	800719e <TIM_ITRx_SetConfig>
      break;
 8006f2c:	e009      	b.n	8006f42 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681a      	ldr	r2, [r3, #0]
 8006f32:	683b      	ldr	r3, [r7, #0]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	4619      	mov	r1, r3
 8006f38:	4610      	mov	r0, r2
 8006f3a:	f000 f930 	bl	800719e <TIM_ITRx_SetConfig>
      break;
 8006f3e:	e000      	b.n	8006f42 <HAL_TIM_ConfigClockSource+0x158>
      break;
 8006f40:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	2201      	movs	r2, #1
 8006f46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006f52:	2300      	movs	r3, #0
}
 8006f54:	4618      	mov	r0, r3
 8006f56:	3710      	adds	r7, #16
 8006f58:	46bd      	mov	sp, r7
 8006f5a:	bd80      	pop	{r7, pc}

08006f5c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006f5c:	b480      	push	{r7}
 8006f5e:	b083      	sub	sp, #12
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006f64:	bf00      	nop
 8006f66:	370c      	adds	r7, #12
 8006f68:	46bd      	mov	sp, r7
 8006f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6e:	4770      	bx	lr

08006f70 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006f70:	b480      	push	{r7}
 8006f72:	b083      	sub	sp, #12
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006f78:	bf00      	nop
 8006f7a:	370c      	adds	r7, #12
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f82:	4770      	bx	lr

08006f84 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006f84:	b480      	push	{r7}
 8006f86:	b083      	sub	sp, #12
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006f8c:	bf00      	nop
 8006f8e:	370c      	adds	r7, #12
 8006f90:	46bd      	mov	sp, r7
 8006f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f96:	4770      	bx	lr

08006f98 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006f98:	b480      	push	{r7}
 8006f9a:	b083      	sub	sp, #12
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006fa0:	bf00      	nop
 8006fa2:	370c      	adds	r7, #12
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006faa:	4770      	bx	lr

08006fac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006fac:	b480      	push	{r7}
 8006fae:	b083      	sub	sp, #12
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006fb4:	bf00      	nop
 8006fb6:	370c      	adds	r7, #12
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fbe:	4770      	bx	lr

08006fc0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006fc0:	b480      	push	{r7}
 8006fc2:	b085      	sub	sp, #20
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	6078      	str	r0, [r7, #4]
 8006fc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	4a3c      	ldr	r2, [pc, #240]	; (80070c4 <TIM_Base_SetConfig+0x104>)
 8006fd4:	4293      	cmp	r3, r2
 8006fd6:	d00f      	beq.n	8006ff8 <TIM_Base_SetConfig+0x38>
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006fde:	d00b      	beq.n	8006ff8 <TIM_Base_SetConfig+0x38>
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	4a39      	ldr	r2, [pc, #228]	; (80070c8 <TIM_Base_SetConfig+0x108>)
 8006fe4:	4293      	cmp	r3, r2
 8006fe6:	d007      	beq.n	8006ff8 <TIM_Base_SetConfig+0x38>
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	4a38      	ldr	r2, [pc, #224]	; (80070cc <TIM_Base_SetConfig+0x10c>)
 8006fec:	4293      	cmp	r3, r2
 8006fee:	d003      	beq.n	8006ff8 <TIM_Base_SetConfig+0x38>
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	4a37      	ldr	r2, [pc, #220]	; (80070d0 <TIM_Base_SetConfig+0x110>)
 8006ff4:	4293      	cmp	r3, r2
 8006ff6:	d108      	bne.n	800700a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ffe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	685b      	ldr	r3, [r3, #4]
 8007004:	68fa      	ldr	r2, [r7, #12]
 8007006:	4313      	orrs	r3, r2
 8007008:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	4a2d      	ldr	r2, [pc, #180]	; (80070c4 <TIM_Base_SetConfig+0x104>)
 800700e:	4293      	cmp	r3, r2
 8007010:	d01b      	beq.n	800704a <TIM_Base_SetConfig+0x8a>
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007018:	d017      	beq.n	800704a <TIM_Base_SetConfig+0x8a>
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	4a2a      	ldr	r2, [pc, #168]	; (80070c8 <TIM_Base_SetConfig+0x108>)
 800701e:	4293      	cmp	r3, r2
 8007020:	d013      	beq.n	800704a <TIM_Base_SetConfig+0x8a>
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	4a29      	ldr	r2, [pc, #164]	; (80070cc <TIM_Base_SetConfig+0x10c>)
 8007026:	4293      	cmp	r3, r2
 8007028:	d00f      	beq.n	800704a <TIM_Base_SetConfig+0x8a>
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	4a28      	ldr	r2, [pc, #160]	; (80070d0 <TIM_Base_SetConfig+0x110>)
 800702e:	4293      	cmp	r3, r2
 8007030:	d00b      	beq.n	800704a <TIM_Base_SetConfig+0x8a>
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	4a27      	ldr	r2, [pc, #156]	; (80070d4 <TIM_Base_SetConfig+0x114>)
 8007036:	4293      	cmp	r3, r2
 8007038:	d007      	beq.n	800704a <TIM_Base_SetConfig+0x8a>
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	4a26      	ldr	r2, [pc, #152]	; (80070d8 <TIM_Base_SetConfig+0x118>)
 800703e:	4293      	cmp	r3, r2
 8007040:	d003      	beq.n	800704a <TIM_Base_SetConfig+0x8a>
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	4a25      	ldr	r2, [pc, #148]	; (80070dc <TIM_Base_SetConfig+0x11c>)
 8007046:	4293      	cmp	r3, r2
 8007048:	d108      	bne.n	800705c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007050:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	68db      	ldr	r3, [r3, #12]
 8007056:	68fa      	ldr	r2, [r7, #12]
 8007058:	4313      	orrs	r3, r2
 800705a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	695b      	ldr	r3, [r3, #20]
 8007066:	4313      	orrs	r3, r2
 8007068:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	68fa      	ldr	r2, [r7, #12]
 800706e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007070:	683b      	ldr	r3, [r7, #0]
 8007072:	689a      	ldr	r2, [r3, #8]
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	681a      	ldr	r2, [r3, #0]
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	4a10      	ldr	r2, [pc, #64]	; (80070c4 <TIM_Base_SetConfig+0x104>)
 8007084:	4293      	cmp	r3, r2
 8007086:	d00f      	beq.n	80070a8 <TIM_Base_SetConfig+0xe8>
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	4a11      	ldr	r2, [pc, #68]	; (80070d0 <TIM_Base_SetConfig+0x110>)
 800708c:	4293      	cmp	r3, r2
 800708e:	d00b      	beq.n	80070a8 <TIM_Base_SetConfig+0xe8>
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	4a10      	ldr	r2, [pc, #64]	; (80070d4 <TIM_Base_SetConfig+0x114>)
 8007094:	4293      	cmp	r3, r2
 8007096:	d007      	beq.n	80070a8 <TIM_Base_SetConfig+0xe8>
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	4a0f      	ldr	r2, [pc, #60]	; (80070d8 <TIM_Base_SetConfig+0x118>)
 800709c:	4293      	cmp	r3, r2
 800709e:	d003      	beq.n	80070a8 <TIM_Base_SetConfig+0xe8>
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	4a0e      	ldr	r2, [pc, #56]	; (80070dc <TIM_Base_SetConfig+0x11c>)
 80070a4:	4293      	cmp	r3, r2
 80070a6:	d103      	bne.n	80070b0 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	691a      	ldr	r2, [r3, #16]
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2201      	movs	r2, #1
 80070b4:	615a      	str	r2, [r3, #20]
}
 80070b6:	bf00      	nop
 80070b8:	3714      	adds	r7, #20
 80070ba:	46bd      	mov	sp, r7
 80070bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c0:	4770      	bx	lr
 80070c2:	bf00      	nop
 80070c4:	40012c00 	.word	0x40012c00
 80070c8:	40000400 	.word	0x40000400
 80070cc:	40000800 	.word	0x40000800
 80070d0:	40013400 	.word	0x40013400
 80070d4:	40014000 	.word	0x40014000
 80070d8:	40014400 	.word	0x40014400
 80070dc:	40014800 	.word	0x40014800

080070e0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80070e0:	b480      	push	{r7}
 80070e2:	b087      	sub	sp, #28
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	60f8      	str	r0, [r7, #12]
 80070e8:	60b9      	str	r1, [r7, #8]
 80070ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	6a1b      	ldr	r3, [r3, #32]
 80070f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	6a1b      	ldr	r3, [r3, #32]
 80070f6:	f023 0201 	bic.w	r2, r3, #1
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	699b      	ldr	r3, [r3, #24]
 8007102:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007104:	693b      	ldr	r3, [r7, #16]
 8007106:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800710a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	011b      	lsls	r3, r3, #4
 8007110:	693a      	ldr	r2, [r7, #16]
 8007112:	4313      	orrs	r3, r2
 8007114:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007116:	697b      	ldr	r3, [r7, #20]
 8007118:	f023 030a 	bic.w	r3, r3, #10
 800711c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800711e:	697a      	ldr	r2, [r7, #20]
 8007120:	68bb      	ldr	r3, [r7, #8]
 8007122:	4313      	orrs	r3, r2
 8007124:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	693a      	ldr	r2, [r7, #16]
 800712a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	697a      	ldr	r2, [r7, #20]
 8007130:	621a      	str	r2, [r3, #32]
}
 8007132:	bf00      	nop
 8007134:	371c      	adds	r7, #28
 8007136:	46bd      	mov	sp, r7
 8007138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713c:	4770      	bx	lr

0800713e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800713e:	b480      	push	{r7}
 8007140:	b087      	sub	sp, #28
 8007142:	af00      	add	r7, sp, #0
 8007144:	60f8      	str	r0, [r7, #12]
 8007146:	60b9      	str	r1, [r7, #8]
 8007148:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	6a1b      	ldr	r3, [r3, #32]
 800714e:	f023 0210 	bic.w	r2, r3, #16
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	699b      	ldr	r3, [r3, #24]
 800715a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	6a1b      	ldr	r3, [r3, #32]
 8007160:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007162:	697b      	ldr	r3, [r7, #20]
 8007164:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007168:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	031b      	lsls	r3, r3, #12
 800716e:	697a      	ldr	r2, [r7, #20]
 8007170:	4313      	orrs	r3, r2
 8007172:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007174:	693b      	ldr	r3, [r7, #16]
 8007176:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800717a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800717c:	68bb      	ldr	r3, [r7, #8]
 800717e:	011b      	lsls	r3, r3, #4
 8007180:	693a      	ldr	r2, [r7, #16]
 8007182:	4313      	orrs	r3, r2
 8007184:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	697a      	ldr	r2, [r7, #20]
 800718a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	693a      	ldr	r2, [r7, #16]
 8007190:	621a      	str	r2, [r3, #32]
}
 8007192:	bf00      	nop
 8007194:	371c      	adds	r7, #28
 8007196:	46bd      	mov	sp, r7
 8007198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719c:	4770      	bx	lr

0800719e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800719e:	b480      	push	{r7}
 80071a0:	b085      	sub	sp, #20
 80071a2:	af00      	add	r7, sp, #0
 80071a4:	6078      	str	r0, [r7, #4]
 80071a6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	689b      	ldr	r3, [r3, #8]
 80071ac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071b4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80071b6:	683a      	ldr	r2, [r7, #0]
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	4313      	orrs	r3, r2
 80071bc:	f043 0307 	orr.w	r3, r3, #7
 80071c0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	68fa      	ldr	r2, [r7, #12]
 80071c6:	609a      	str	r2, [r3, #8]
}
 80071c8:	bf00      	nop
 80071ca:	3714      	adds	r7, #20
 80071cc:	46bd      	mov	sp, r7
 80071ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d2:	4770      	bx	lr

080071d4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80071d4:	b480      	push	{r7}
 80071d6:	b087      	sub	sp, #28
 80071d8:	af00      	add	r7, sp, #0
 80071da:	60f8      	str	r0, [r7, #12]
 80071dc:	60b9      	str	r1, [r7, #8]
 80071de:	607a      	str	r2, [r7, #4]
 80071e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	689b      	ldr	r3, [r3, #8]
 80071e6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80071e8:	697b      	ldr	r3, [r7, #20]
 80071ea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80071ee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	021a      	lsls	r2, r3, #8
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	431a      	orrs	r2, r3
 80071f8:	68bb      	ldr	r3, [r7, #8]
 80071fa:	4313      	orrs	r3, r2
 80071fc:	697a      	ldr	r2, [r7, #20]
 80071fe:	4313      	orrs	r3, r2
 8007200:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	697a      	ldr	r2, [r7, #20]
 8007206:	609a      	str	r2, [r3, #8]
}
 8007208:	bf00      	nop
 800720a:	371c      	adds	r7, #28
 800720c:	46bd      	mov	sp, r7
 800720e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007212:	4770      	bx	lr

08007214 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007214:	b480      	push	{r7}
 8007216:	b085      	sub	sp, #20
 8007218:	af00      	add	r7, sp, #0
 800721a:	6078      	str	r0, [r7, #4]
 800721c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007224:	2b01      	cmp	r3, #1
 8007226:	d101      	bne.n	800722c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007228:	2302      	movs	r3, #2
 800722a:	e063      	b.n	80072f4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2201      	movs	r2, #1
 8007230:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2202      	movs	r2, #2
 8007238:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	685b      	ldr	r3, [r3, #4]
 8007242:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	689b      	ldr	r3, [r3, #8]
 800724a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	4a2b      	ldr	r2, [pc, #172]	; (8007300 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007252:	4293      	cmp	r3, r2
 8007254:	d004      	beq.n	8007260 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	4a2a      	ldr	r2, [pc, #168]	; (8007304 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800725c:	4293      	cmp	r3, r2
 800725e:	d108      	bne.n	8007272 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007266:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007268:	683b      	ldr	r3, [r7, #0]
 800726a:	685b      	ldr	r3, [r3, #4]
 800726c:	68fa      	ldr	r2, [r7, #12]
 800726e:	4313      	orrs	r3, r2
 8007270:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007278:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800727a:	683b      	ldr	r3, [r7, #0]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	68fa      	ldr	r2, [r7, #12]
 8007280:	4313      	orrs	r3, r2
 8007282:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	68fa      	ldr	r2, [r7, #12]
 800728a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	4a1b      	ldr	r2, [pc, #108]	; (8007300 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007292:	4293      	cmp	r3, r2
 8007294:	d018      	beq.n	80072c8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800729e:	d013      	beq.n	80072c8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	4a18      	ldr	r2, [pc, #96]	; (8007308 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80072a6:	4293      	cmp	r3, r2
 80072a8:	d00e      	beq.n	80072c8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	4a17      	ldr	r2, [pc, #92]	; (800730c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80072b0:	4293      	cmp	r3, r2
 80072b2:	d009      	beq.n	80072c8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	4a12      	ldr	r2, [pc, #72]	; (8007304 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80072ba:	4293      	cmp	r3, r2
 80072bc:	d004      	beq.n	80072c8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	4a13      	ldr	r2, [pc, #76]	; (8007310 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80072c4:	4293      	cmp	r3, r2
 80072c6:	d10c      	bne.n	80072e2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80072c8:	68bb      	ldr	r3, [r7, #8]
 80072ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80072ce:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80072d0:	683b      	ldr	r3, [r7, #0]
 80072d2:	689b      	ldr	r3, [r3, #8]
 80072d4:	68ba      	ldr	r2, [r7, #8]
 80072d6:	4313      	orrs	r3, r2
 80072d8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	68ba      	ldr	r2, [r7, #8]
 80072e0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	2201      	movs	r2, #1
 80072e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2200      	movs	r2, #0
 80072ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80072f2:	2300      	movs	r3, #0
}
 80072f4:	4618      	mov	r0, r3
 80072f6:	3714      	adds	r7, #20
 80072f8:	46bd      	mov	sp, r7
 80072fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fe:	4770      	bx	lr
 8007300:	40012c00 	.word	0x40012c00
 8007304:	40013400 	.word	0x40013400
 8007308:	40000400 	.word	0x40000400
 800730c:	40000800 	.word	0x40000800
 8007310:	40014000 	.word	0x40014000

08007314 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007314:	b480      	push	{r7}
 8007316:	b083      	sub	sp, #12
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800731c:	bf00      	nop
 800731e:	370c      	adds	r7, #12
 8007320:	46bd      	mov	sp, r7
 8007322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007326:	4770      	bx	lr

08007328 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007328:	b480      	push	{r7}
 800732a:	b083      	sub	sp, #12
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007330:	bf00      	nop
 8007332:	370c      	adds	r7, #12
 8007334:	46bd      	mov	sp, r7
 8007336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733a:	4770      	bx	lr

0800733c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800733c:	b480      	push	{r7}
 800733e:	b083      	sub	sp, #12
 8007340:	af00      	add	r7, sp, #0
 8007342:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007344:	bf00      	nop
 8007346:	370c      	adds	r7, #12
 8007348:	46bd      	mov	sp, r7
 800734a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734e:	4770      	bx	lr

08007350 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b082      	sub	sp, #8
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2b00      	cmp	r3, #0
 800735c:	d101      	bne.n	8007362 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800735e:	2301      	movs	r3, #1
 8007360:	e040      	b.n	80073e4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007366:	2b00      	cmp	r3, #0
 8007368:	d106      	bne.n	8007378 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2200      	movs	r2, #0
 800736e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007372:	6878      	ldr	r0, [r7, #4]
 8007374:	f7fc fb2a 	bl	80039cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2224      	movs	r2, #36	; 0x24
 800737c:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	687a      	ldr	r2, [r7, #4]
 8007384:	6812      	ldr	r2, [r2, #0]
 8007386:	6812      	ldr	r2, [r2, #0]
 8007388:	f022 0201 	bic.w	r2, r2, #1
 800738c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800738e:	6878      	ldr	r0, [r7, #4]
 8007390:	f000 fb38 	bl	8007a04 <UART_SetConfig>
 8007394:	4603      	mov	r3, r0
 8007396:	2b01      	cmp	r3, #1
 8007398:	d101      	bne.n	800739e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800739a:	2301      	movs	r3, #1
 800739c:	e022      	b.n	80073e4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d002      	beq.n	80073ac <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80073a6:	6878      	ldr	r0, [r7, #4]
 80073a8:	f000 fd46 	bl	8007e38 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	687a      	ldr	r2, [r7, #4]
 80073b2:	6812      	ldr	r2, [r2, #0]
 80073b4:	6852      	ldr	r2, [r2, #4]
 80073b6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80073ba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	687a      	ldr	r2, [r7, #4]
 80073c2:	6812      	ldr	r2, [r2, #0]
 80073c4:	6892      	ldr	r2, [r2, #8]
 80073c6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80073ca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	687a      	ldr	r2, [r7, #4]
 80073d2:	6812      	ldr	r2, [r2, #0]
 80073d4:	6812      	ldr	r2, [r2, #0]
 80073d6:	f042 0201 	orr.w	r2, r2, #1
 80073da:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80073dc:	6878      	ldr	r0, [r7, #4]
 80073de:	f000 fdcd 	bl	8007f7c <UART_CheckIdleState>
 80073e2:	4603      	mov	r3, r0
}
 80073e4:	4618      	mov	r0, r3
 80073e6:	3708      	adds	r7, #8
 80073e8:	46bd      	mov	sp, r7
 80073ea:	bd80      	pop	{r7, pc}

080073ec <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80073ec:	b580      	push	{r7, lr}
 80073ee:	b08a      	sub	sp, #40	; 0x28
 80073f0:	af02      	add	r7, sp, #8
 80073f2:	60f8      	str	r0, [r7, #12]
 80073f4:	60b9      	str	r1, [r7, #8]
 80073f6:	603b      	str	r3, [r7, #0]
 80073f8:	4613      	mov	r3, r2
 80073fa:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007400:	2b20      	cmp	r3, #32
 8007402:	f040 8081 	bne.w	8007508 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007406:	68bb      	ldr	r3, [r7, #8]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d002      	beq.n	8007412 <HAL_UART_Transmit+0x26>
 800740c:	88fb      	ldrh	r3, [r7, #6]
 800740e:	2b00      	cmp	r3, #0
 8007410:	d101      	bne.n	8007416 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007412:	2301      	movs	r3, #1
 8007414:	e079      	b.n	800750a <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800741c:	2b01      	cmp	r3, #1
 800741e:	d101      	bne.n	8007424 <HAL_UART_Transmit+0x38>
 8007420:	2302      	movs	r3, #2
 8007422:	e072      	b.n	800750a <HAL_UART_Transmit+0x11e>
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	2201      	movs	r2, #1
 8007428:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	2200      	movs	r2, #0
 8007430:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	2221      	movs	r2, #33	; 0x21
 8007436:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8007438:	f7fc fce0 	bl	8003dfc <HAL_GetTick>
 800743c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	88fa      	ldrh	r2, [r7, #6]
 8007442:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	88fa      	ldrh	r2, [r7, #6]
 800744a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	689b      	ldr	r3, [r3, #8]
 8007452:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007456:	d108      	bne.n	800746a <HAL_UART_Transmit+0x7e>
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	691b      	ldr	r3, [r3, #16]
 800745c:	2b00      	cmp	r3, #0
 800745e:	d104      	bne.n	800746a <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8007460:	2300      	movs	r3, #0
 8007462:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007464:	68bb      	ldr	r3, [r7, #8]
 8007466:	61bb      	str	r3, [r7, #24]
 8007468:	e003      	b.n	8007472 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 800746a:	68bb      	ldr	r3, [r7, #8]
 800746c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800746e:	2300      	movs	r3, #0
 8007470:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007472:	e02d      	b.n	80074d0 <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007474:	683b      	ldr	r3, [r7, #0]
 8007476:	9300      	str	r3, [sp, #0]
 8007478:	697b      	ldr	r3, [r7, #20]
 800747a:	2200      	movs	r2, #0
 800747c:	2180      	movs	r1, #128	; 0x80
 800747e:	68f8      	ldr	r0, [r7, #12]
 8007480:	f000 fdc1 	bl	8008006 <UART_WaitOnFlagUntilTimeout>
 8007484:	4603      	mov	r3, r0
 8007486:	2b00      	cmp	r3, #0
 8007488:	d001      	beq.n	800748e <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 800748a:	2303      	movs	r3, #3
 800748c:	e03d      	b.n	800750a <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 800748e:	69fb      	ldr	r3, [r7, #28]
 8007490:	2b00      	cmp	r3, #0
 8007492:	d10b      	bne.n	80074ac <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	69ba      	ldr	r2, [r7, #24]
 800749a:	8812      	ldrh	r2, [r2, #0]
 800749c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80074a0:	b292      	uxth	r2, r2
 80074a2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80074a4:	69bb      	ldr	r3, [r7, #24]
 80074a6:	3302      	adds	r3, #2
 80074a8:	61bb      	str	r3, [r7, #24]
 80074aa:	e008      	b.n	80074be <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	69fa      	ldr	r2, [r7, #28]
 80074b2:	7812      	ldrb	r2, [r2, #0]
 80074b4:	b292      	uxth	r2, r2
 80074b6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80074b8:	69fb      	ldr	r3, [r7, #28]
 80074ba:	3301      	adds	r3, #1
 80074bc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80074c4:	b29b      	uxth	r3, r3
 80074c6:	3b01      	subs	r3, #1
 80074c8:	b29a      	uxth	r2, r3
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80074d6:	b29b      	uxth	r3, r3
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d1cb      	bne.n	8007474 <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	9300      	str	r3, [sp, #0]
 80074e0:	697b      	ldr	r3, [r7, #20]
 80074e2:	2200      	movs	r2, #0
 80074e4:	2140      	movs	r1, #64	; 0x40
 80074e6:	68f8      	ldr	r0, [r7, #12]
 80074e8:	f000 fd8d 	bl	8008006 <UART_WaitOnFlagUntilTimeout>
 80074ec:	4603      	mov	r3, r0
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d001      	beq.n	80074f6 <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 80074f2:	2303      	movs	r3, #3
 80074f4:	e009      	b.n	800750a <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	2220      	movs	r2, #32
 80074fa:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	2200      	movs	r2, #0
 8007500:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8007504:	2300      	movs	r3, #0
 8007506:	e000      	b.n	800750a <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8007508:	2302      	movs	r3, #2
  }
}
 800750a:	4618      	mov	r0, r3
 800750c:	3720      	adds	r7, #32
 800750e:	46bd      	mov	sp, r7
 8007510:	bd80      	pop	{r7, pc}
	...

08007514 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007514:	b580      	push	{r7, lr}
 8007516:	b084      	sub	sp, #16
 8007518:	af00      	add	r7, sp, #0
 800751a:	60f8      	str	r0, [r7, #12]
 800751c:	60b9      	str	r1, [r7, #8]
 800751e:	4613      	mov	r3, r2
 8007520:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007526:	2b20      	cmp	r3, #32
 8007528:	d164      	bne.n	80075f4 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 800752a:	68bb      	ldr	r3, [r7, #8]
 800752c:	2b00      	cmp	r3, #0
 800752e:	d002      	beq.n	8007536 <HAL_UART_Transmit_DMA+0x22>
 8007530:	88fb      	ldrh	r3, [r7, #6]
 8007532:	2b00      	cmp	r3, #0
 8007534:	d101      	bne.n	800753a <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 8007536:	2301      	movs	r3, #1
 8007538:	e05d      	b.n	80075f6 <HAL_UART_Transmit_DMA+0xe2>
    }

    __HAL_LOCK(huart);
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007540:	2b01      	cmp	r3, #1
 8007542:	d101      	bne.n	8007548 <HAL_UART_Transmit_DMA+0x34>
 8007544:	2302      	movs	r3, #2
 8007546:	e056      	b.n	80075f6 <HAL_UART_Transmit_DMA+0xe2>
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	2201      	movs	r2, #1
 800754c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pTxBuffPtr  = pData;
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	68ba      	ldr	r2, [r7, #8]
 8007554:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	88fa      	ldrh	r2, [r7, #6]
 800755a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	88fa      	ldrh	r2, [r7, #6]
 8007562:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	2200      	movs	r2, #0
 800756a:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	2221      	movs	r2, #33	; 0x21
 8007570:	675a      	str	r2, [r3, #116]	; 0x74

    if (huart->hdmatx != NULL)
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007576:	2b00      	cmp	r3, #0
 8007578:	d02a      	beq.n	80075d0 <HAL_UART_Transmit_DMA+0xbc>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800757e:	4a20      	ldr	r2, [pc, #128]	; (8007600 <HAL_UART_Transmit_DMA+0xec>)
 8007580:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007586:	4a1f      	ldr	r2, [pc, #124]	; (8007604 <HAL_UART_Transmit_DMA+0xf0>)
 8007588:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800758e:	4a1e      	ldr	r2, [pc, #120]	; (8007608 <HAL_UART_Transmit_DMA+0xf4>)
 8007590:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007596:	2200      	movs	r2, #0
 8007598:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	6e98      	ldr	r0, [r3, #104]	; 0x68
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80075a2:	4619      	mov	r1, r3
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	3328      	adds	r3, #40	; 0x28
 80075aa:	461a      	mov	r2, r3
 80075ac:	88fb      	ldrh	r3, [r7, #6]
 80075ae:	f7fc fda9 	bl	8004104 <HAL_DMA_Start_IT>
 80075b2:	4603      	mov	r3, r0
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d00b      	beq.n	80075d0 <HAL_UART_Transmit_DMA+0xbc>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	2210      	movs	r2, #16
 80075bc:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	2200      	movs	r2, #0
 80075c2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	2220      	movs	r2, #32
 80075ca:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 80075cc:	2301      	movs	r3, #1
 80075ce:	e012      	b.n	80075f6 <HAL_UART_Transmit_DMA+0xe2>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	2240      	movs	r2, #64	; 0x40
 80075d6:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	2200      	movs	r2, #0
 80075dc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	68fa      	ldr	r2, [r7, #12]
 80075e6:	6812      	ldr	r2, [r2, #0]
 80075e8:	6892      	ldr	r2, [r2, #8]
 80075ea:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80075ee:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 80075f0:	2300      	movs	r3, #0
 80075f2:	e000      	b.n	80075f6 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 80075f4:	2302      	movs	r3, #2
  }
}
 80075f6:	4618      	mov	r0, r3
 80075f8:	3710      	adds	r7, #16
 80075fa:	46bd      	mov	sp, r7
 80075fc:	bd80      	pop	{r7, pc}
 80075fe:	bf00      	nop
 8007600:	08008167 	.word	0x08008167
 8007604:	080081b5 	.word	0x080081b5
 8007608:	0800824f 	.word	0x0800824f

0800760c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800760c:	b580      	push	{r7, lr}
 800760e:	b084      	sub	sp, #16
 8007610:	af00      	add	r7, sp, #0
 8007612:	60f8      	str	r0, [r7, #12]
 8007614:	60b9      	str	r1, [r7, #8]
 8007616:	4613      	mov	r3, r2
 8007618:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800761e:	2b20      	cmp	r3, #32
 8007620:	d16c      	bne.n	80076fc <HAL_UART_Receive_DMA+0xf0>
  {
    if ((pData == NULL) || (Size == 0U))
 8007622:	68bb      	ldr	r3, [r7, #8]
 8007624:	2b00      	cmp	r3, #0
 8007626:	d002      	beq.n	800762e <HAL_UART_Receive_DMA+0x22>
 8007628:	88fb      	ldrh	r3, [r7, #6]
 800762a:	2b00      	cmp	r3, #0
 800762c:	d101      	bne.n	8007632 <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 800762e:	2301      	movs	r3, #1
 8007630:	e065      	b.n	80076fe <HAL_UART_Receive_DMA+0xf2>
    }

    __HAL_LOCK(huart);
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007638:	2b01      	cmp	r3, #1
 800763a:	d101      	bne.n	8007640 <HAL_UART_Receive_DMA+0x34>
 800763c:	2302      	movs	r3, #2
 800763e:	e05e      	b.n	80076fe <HAL_UART_Receive_DMA+0xf2>
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	2201      	movs	r2, #1
 8007644:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr = pData;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	68ba      	ldr	r2, [r7, #8]
 800764c:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	88fa      	ldrh	r2, [r7, #6]
 8007652:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	2200      	movs	r2, #0
 800765a:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	2222      	movs	r2, #34	; 0x22
 8007660:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmarx != NULL)
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007666:	2b00      	cmp	r3, #0
 8007668:	d02a      	beq.n	80076c0 <HAL_UART_Receive_DMA+0xb4>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800766e:	4a26      	ldr	r2, [pc, #152]	; (8007708 <HAL_UART_Receive_DMA+0xfc>)
 8007670:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007676:	4a25      	ldr	r2, [pc, #148]	; (800770c <HAL_UART_Receive_DMA+0x100>)
 8007678:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800767e:	4a24      	ldr	r2, [pc, #144]	; (8007710 <HAL_UART_Receive_DMA+0x104>)
 8007680:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007686:	2200      	movs	r2, #0
 8007688:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	3324      	adds	r3, #36	; 0x24
 8007694:	4619      	mov	r1, r3
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800769a:	461a      	mov	r2, r3
 800769c:	88fb      	ldrh	r3, [r7, #6]
 800769e:	f7fc fd31 	bl	8004104 <HAL_DMA_Start_IT>
 80076a2:	4603      	mov	r3, r0
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d00b      	beq.n	80076c0 <HAL_UART_Receive_DMA+0xb4>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	2210      	movs	r2, #16
 80076ac:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	2200      	movs	r2, #0
 80076b2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	2220      	movs	r2, #32
 80076ba:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 80076bc:	2301      	movs	r3, #1
 80076be:	e01e      	b.n	80076fe <HAL_UART_Receive_DMA+0xf2>
      }
    }
    __HAL_UNLOCK(huart);
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	2200      	movs	r2, #0
 80076c4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	68fa      	ldr	r2, [r7, #12]
 80076ce:	6812      	ldr	r2, [r2, #0]
 80076d0:	6812      	ldr	r2, [r2, #0]
 80076d2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80076d6:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	68fa      	ldr	r2, [r7, #12]
 80076de:	6812      	ldr	r2, [r2, #0]
 80076e0:	6892      	ldr	r2, [r2, #8]
 80076e2:	f042 0201 	orr.w	r2, r2, #1
 80076e6:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	68fa      	ldr	r2, [r7, #12]
 80076ee:	6812      	ldr	r2, [r2, #0]
 80076f0:	6892      	ldr	r2, [r2, #8]
 80076f2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80076f6:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 80076f8:	2300      	movs	r3, #0
 80076fa:	e000      	b.n	80076fe <HAL_UART_Receive_DMA+0xf2>
  }
  else
  {
    return HAL_BUSY;
 80076fc:	2302      	movs	r3, #2
  }
}
 80076fe:	4618      	mov	r0, r3
 8007700:	3710      	adds	r7, #16
 8007702:	46bd      	mov	sp, r7
 8007704:	bd80      	pop	{r7, pc}
 8007706:	bf00      	nop
 8007708:	080081d1 	.word	0x080081d1
 800770c:	08008233 	.word	0x08008233
 8007710:	0800824f 	.word	0x0800824f

08007714 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007714:	b580      	push	{r7, lr}
 8007716:	b088      	sub	sp, #32
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	69db      	ldr	r3, [r3, #28]
 8007722:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	689b      	ldr	r3, [r3, #8]
 8007732:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007734:	69fa      	ldr	r2, [r7, #28]
 8007736:	f640 030f 	movw	r3, #2063	; 0x80f
 800773a:	4013      	ands	r3, r2
 800773c:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800773e:	693b      	ldr	r3, [r7, #16]
 8007740:	2b00      	cmp	r3, #0
 8007742:	d113      	bne.n	800776c <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007744:	69fb      	ldr	r3, [r7, #28]
 8007746:	f003 0320 	and.w	r3, r3, #32
 800774a:	2b00      	cmp	r3, #0
 800774c:	d00e      	beq.n	800776c <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800774e:	69bb      	ldr	r3, [r7, #24]
 8007750:	f003 0320 	and.w	r3, r3, #32
 8007754:	2b00      	cmp	r3, #0
 8007756:	d009      	beq.n	800776c <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800775c:	2b00      	cmp	r3, #0
 800775e:	f000 8114 	beq.w	800798a <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007766:	6878      	ldr	r0, [r7, #4]
 8007768:	4798      	blx	r3
      }
      return;
 800776a:	e10e      	b.n	800798a <HAL_UART_IRQHandler+0x276>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800776c:	693b      	ldr	r3, [r7, #16]
 800776e:	2b00      	cmp	r3, #0
 8007770:	f000 80d6 	beq.w	8007920 <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007774:	697b      	ldr	r3, [r7, #20]
 8007776:	f003 0301 	and.w	r3, r3, #1
 800777a:	2b00      	cmp	r3, #0
 800777c:	d105      	bne.n	800778a <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 800777e:	69bb      	ldr	r3, [r7, #24]
 8007780:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007784:	2b00      	cmp	r3, #0
 8007786:	f000 80cb 	beq.w	8007920 <HAL_UART_IRQHandler+0x20c>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800778a:	69fb      	ldr	r3, [r7, #28]
 800778c:	f003 0301 	and.w	r3, r3, #1
 8007790:	2b00      	cmp	r3, #0
 8007792:	d00e      	beq.n	80077b2 <HAL_UART_IRQHandler+0x9e>
 8007794:	69bb      	ldr	r3, [r7, #24]
 8007796:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800779a:	2b00      	cmp	r3, #0
 800779c:	d009      	beq.n	80077b2 <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	2201      	movs	r2, #1
 80077a4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80077aa:	f043 0201 	orr.w	r2, r3, #1
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80077b2:	69fb      	ldr	r3, [r7, #28]
 80077b4:	f003 0302 	and.w	r3, r3, #2
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d00e      	beq.n	80077da <HAL_UART_IRQHandler+0xc6>
 80077bc:	697b      	ldr	r3, [r7, #20]
 80077be:	f003 0301 	and.w	r3, r3, #1
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d009      	beq.n	80077da <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	2202      	movs	r2, #2
 80077cc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80077d2:	f043 0204 	orr.w	r2, r3, #4
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80077da:	69fb      	ldr	r3, [r7, #28]
 80077dc:	f003 0304 	and.w	r3, r3, #4
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d00e      	beq.n	8007802 <HAL_UART_IRQHandler+0xee>
 80077e4:	697b      	ldr	r3, [r7, #20]
 80077e6:	f003 0301 	and.w	r3, r3, #1
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d009      	beq.n	8007802 <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	2204      	movs	r2, #4
 80077f4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80077fa:	f043 0202 	orr.w	r2, r3, #2
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007802:	69fb      	ldr	r3, [r7, #28]
 8007804:	f003 0308 	and.w	r3, r3, #8
 8007808:	2b00      	cmp	r3, #0
 800780a:	d013      	beq.n	8007834 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800780c:	69bb      	ldr	r3, [r7, #24]
 800780e:	f003 0320 	and.w	r3, r3, #32
 8007812:	2b00      	cmp	r3, #0
 8007814:	d104      	bne.n	8007820 <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007816:	697b      	ldr	r3, [r7, #20]
 8007818:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800781c:	2b00      	cmp	r3, #0
 800781e:	d009      	beq.n	8007834 <HAL_UART_IRQHandler+0x120>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	2208      	movs	r2, #8
 8007826:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800782c:	f043 0208 	orr.w	r2, r3, #8
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007834:	69fb      	ldr	r3, [r7, #28]
 8007836:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800783a:	2b00      	cmp	r3, #0
 800783c:	d00f      	beq.n	800785e <HAL_UART_IRQHandler+0x14a>
 800783e:	69bb      	ldr	r3, [r7, #24]
 8007840:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007844:	2b00      	cmp	r3, #0
 8007846:	d00a      	beq.n	800785e <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007850:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007856:	f043 0220 	orr.w	r2, r3, #32
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007862:	2b00      	cmp	r3, #0
 8007864:	f000 8093 	beq.w	800798e <HAL_UART_IRQHandler+0x27a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007868:	69fb      	ldr	r3, [r7, #28]
 800786a:	f003 0320 	and.w	r3, r3, #32
 800786e:	2b00      	cmp	r3, #0
 8007870:	d00c      	beq.n	800788c <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007872:	69bb      	ldr	r3, [r7, #24]
 8007874:	f003 0320 	and.w	r3, r3, #32
 8007878:	2b00      	cmp	r3, #0
 800787a:	d007      	beq.n	800788c <HAL_UART_IRQHandler+0x178>
      {
        if (huart->RxISR != NULL)
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007880:	2b00      	cmp	r3, #0
 8007882:	d003      	beq.n	800788c <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007888:	6878      	ldr	r0, [r7, #4]
 800788a:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007890:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	689b      	ldr	r3, [r3, #8]
 8007898:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800789c:	2b40      	cmp	r3, #64	; 0x40
 800789e:	d004      	beq.n	80078aa <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d031      	beq.n	800790e <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80078aa:	6878      	ldr	r0, [r7, #4]
 80078ac:	f000 fc3b 	bl	8008126 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	689b      	ldr	r3, [r3, #8]
 80078b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078ba:	2b40      	cmp	r3, #64	; 0x40
 80078bc:	d123      	bne.n	8007906 <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	687a      	ldr	r2, [r7, #4]
 80078c4:	6812      	ldr	r2, [r2, #0]
 80078c6:	6892      	ldr	r2, [r2, #8]
 80078c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80078cc:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d013      	beq.n	80078fe <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80078da:	4a30      	ldr	r2, [pc, #192]	; (800799c <HAL_UART_IRQHandler+0x288>)
 80078dc:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80078e2:	4618      	mov	r0, r3
 80078e4:	f7fc fc6d 	bl	80041c2 <HAL_DMA_Abort_IT>
 80078e8:	4603      	mov	r3, r0
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d016      	beq.n	800791c <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80078f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078f4:	687a      	ldr	r2, [r7, #4]
 80078f6:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80078f8:	4610      	mov	r0, r2
 80078fa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078fc:	e00e      	b.n	800791c <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80078fe:	6878      	ldr	r0, [r7, #4]
 8007900:	f000 f876 	bl	80079f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007904:	e00a      	b.n	800791c <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007906:	6878      	ldr	r0, [r7, #4]
 8007908:	f000 f872 	bl	80079f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800790c:	e006      	b.n	800791c <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800790e:	6878      	ldr	r0, [r7, #4]
 8007910:	f000 f86e 	bl	80079f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	2200      	movs	r2, #0
 8007918:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 800791a:	e038      	b.n	800798e <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800791c:	bf00      	nop
    return;
 800791e:	e036      	b.n	800798e <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007920:	69fb      	ldr	r3, [r7, #28]
 8007922:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007926:	2b00      	cmp	r3, #0
 8007928:	d00d      	beq.n	8007946 <HAL_UART_IRQHandler+0x232>
 800792a:	697b      	ldr	r3, [r7, #20]
 800792c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007930:	2b00      	cmp	r3, #0
 8007932:	d008      	beq.n	8007946 <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800793c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800793e:	6878      	ldr	r0, [r7, #4]
 8007940:	f000 fcf0 	bl	8008324 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007944:	e026      	b.n	8007994 <HAL_UART_IRQHandler+0x280>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007946:	69fb      	ldr	r3, [r7, #28]
 8007948:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800794c:	2b00      	cmp	r3, #0
 800794e:	d00d      	beq.n	800796c <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007950:	69bb      	ldr	r3, [r7, #24]
 8007952:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007956:	2b00      	cmp	r3, #0
 8007958:	d008      	beq.n	800796c <HAL_UART_IRQHandler+0x258>
  {
    if (huart->TxISR != NULL)
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800795e:	2b00      	cmp	r3, #0
 8007960:	d017      	beq.n	8007992 <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007966:	6878      	ldr	r0, [r7, #4]
 8007968:	4798      	blx	r3
    }
    return;
 800796a:	e012      	b.n	8007992 <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800796c:	69fb      	ldr	r3, [r7, #28]
 800796e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007972:	2b00      	cmp	r3, #0
 8007974:	d00e      	beq.n	8007994 <HAL_UART_IRQHandler+0x280>
 8007976:	69bb      	ldr	r3, [r7, #24]
 8007978:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800797c:	2b00      	cmp	r3, #0
 800797e:	d009      	beq.n	8007994 <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 8007980:	6878      	ldr	r0, [r7, #4]
 8007982:	f000 fcb6 	bl	80082f2 <UART_EndTransmit_IT>
    return;
 8007986:	bf00      	nop
 8007988:	e004      	b.n	8007994 <HAL_UART_IRQHandler+0x280>
      return;
 800798a:	bf00      	nop
 800798c:	e002      	b.n	8007994 <HAL_UART_IRQHandler+0x280>
    return;
 800798e:	bf00      	nop
 8007990:	e000      	b.n	8007994 <HAL_UART_IRQHandler+0x280>
    return;
 8007992:	bf00      	nop
  }

}
 8007994:	3720      	adds	r7, #32
 8007996:	46bd      	mov	sp, r7
 8007998:	bd80      	pop	{r7, pc}
 800799a:	bf00      	nop
 800799c:	080082c7 	.word	0x080082c7

080079a0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80079a0:	b480      	push	{r7}
 80079a2:	b083      	sub	sp, #12
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80079a8:	bf00      	nop
 80079aa:	370c      	adds	r7, #12
 80079ac:	46bd      	mov	sp, r7
 80079ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b2:	4770      	bx	lr

080079b4 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80079b4:	b480      	push	{r7}
 80079b6:	b083      	sub	sp, #12
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80079bc:	bf00      	nop
 80079be:	370c      	adds	r7, #12
 80079c0:	46bd      	mov	sp, r7
 80079c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c6:	4770      	bx	lr

080079c8 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80079c8:	b480      	push	{r7}
 80079ca:	b083      	sub	sp, #12
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80079d0:	bf00      	nop
 80079d2:	370c      	adds	r7, #12
 80079d4:	46bd      	mov	sp, r7
 80079d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079da:	4770      	bx	lr

080079dc <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80079dc:	b480      	push	{r7}
 80079de:	b083      	sub	sp, #12
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80079e4:	bf00      	nop
 80079e6:	370c      	adds	r7, #12
 80079e8:	46bd      	mov	sp, r7
 80079ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ee:	4770      	bx	lr

080079f0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80079f0:	b480      	push	{r7}
 80079f2:	b083      	sub	sp, #12
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80079f8:	bf00      	nop
 80079fa:	370c      	adds	r7, #12
 80079fc:	46bd      	mov	sp, r7
 80079fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a02:	4770      	bx	lr

08007a04 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007a04:	b580      	push	{r7, lr}
 8007a06:	b088      	sub	sp, #32
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8007a10:	2300      	movs	r3, #0
 8007a12:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	689a      	ldr	r2, [r3, #8]
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	691b      	ldr	r3, [r3, #16]
 8007a1c:	431a      	orrs	r2, r3
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	695b      	ldr	r3, [r3, #20]
 8007a22:	431a      	orrs	r2, r3
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	69db      	ldr	r3, [r3, #28]
 8007a28:	4313      	orrs	r3, r2
 8007a2a:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681a      	ldr	r2, [r3, #0]
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8007a3a:	f023 030c 	bic.w	r3, r3, #12
 8007a3e:	6939      	ldr	r1, [r7, #16]
 8007a40:	430b      	orrs	r3, r1
 8007a42:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	687a      	ldr	r2, [r7, #4]
 8007a4a:	6812      	ldr	r2, [r2, #0]
 8007a4c:	6852      	ldr	r2, [r2, #4]
 8007a4e:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8007a52:	687a      	ldr	r2, [r7, #4]
 8007a54:	68d2      	ldr	r2, [r2, #12]
 8007a56:	430a      	orrs	r2, r1
 8007a58:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	699b      	ldr	r3, [r3, #24]
 8007a5e:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	6a1b      	ldr	r3, [r3, #32]
 8007a64:	693a      	ldr	r2, [r7, #16]
 8007a66:	4313      	orrs	r3, r2
 8007a68:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	687a      	ldr	r2, [r7, #4]
 8007a70:	6812      	ldr	r2, [r2, #0]
 8007a72:	6892      	ldr	r2, [r2, #8]
 8007a74:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 8007a78:	693a      	ldr	r2, [r7, #16]
 8007a7a:	430a      	orrs	r2, r1
 8007a7c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	4aa9      	ldr	r2, [pc, #676]	; (8007d28 <UART_SetConfig+0x324>)
 8007a84:	4293      	cmp	r3, r2
 8007a86:	d121      	bne.n	8007acc <UART_SetConfig+0xc8>
 8007a88:	4ba8      	ldr	r3, [pc, #672]	; (8007d2c <UART_SetConfig+0x328>)
 8007a8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a8c:	f003 0303 	and.w	r3, r3, #3
 8007a90:	2b03      	cmp	r3, #3
 8007a92:	d817      	bhi.n	8007ac4 <UART_SetConfig+0xc0>
 8007a94:	a201      	add	r2, pc, #4	; (adr r2, 8007a9c <UART_SetConfig+0x98>)
 8007a96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a9a:	bf00      	nop
 8007a9c:	08007aad 	.word	0x08007aad
 8007aa0:	08007ab9 	.word	0x08007ab9
 8007aa4:	08007abf 	.word	0x08007abf
 8007aa8:	08007ab3 	.word	0x08007ab3
 8007aac:	2301      	movs	r3, #1
 8007aae:	77fb      	strb	r3, [r7, #31]
 8007ab0:	e0b2      	b.n	8007c18 <UART_SetConfig+0x214>
 8007ab2:	2302      	movs	r3, #2
 8007ab4:	77fb      	strb	r3, [r7, #31]
 8007ab6:	e0af      	b.n	8007c18 <UART_SetConfig+0x214>
 8007ab8:	2304      	movs	r3, #4
 8007aba:	77fb      	strb	r3, [r7, #31]
 8007abc:	e0ac      	b.n	8007c18 <UART_SetConfig+0x214>
 8007abe:	2308      	movs	r3, #8
 8007ac0:	77fb      	strb	r3, [r7, #31]
 8007ac2:	e0a9      	b.n	8007c18 <UART_SetConfig+0x214>
 8007ac4:	2310      	movs	r3, #16
 8007ac6:	77fb      	strb	r3, [r7, #31]
 8007ac8:	bf00      	nop
 8007aca:	e0a5      	b.n	8007c18 <UART_SetConfig+0x214>
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	4a97      	ldr	r2, [pc, #604]	; (8007d30 <UART_SetConfig+0x32c>)
 8007ad2:	4293      	cmp	r3, r2
 8007ad4:	d123      	bne.n	8007b1e <UART_SetConfig+0x11a>
 8007ad6:	4b95      	ldr	r3, [pc, #596]	; (8007d2c <UART_SetConfig+0x328>)
 8007ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ada:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007ade:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ae2:	d012      	beq.n	8007b0a <UART_SetConfig+0x106>
 8007ae4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ae8:	d802      	bhi.n	8007af0 <UART_SetConfig+0xec>
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d007      	beq.n	8007afe <UART_SetConfig+0xfa>
 8007aee:	e012      	b.n	8007b16 <UART_SetConfig+0x112>
 8007af0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007af4:	d00c      	beq.n	8007b10 <UART_SetConfig+0x10c>
 8007af6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007afa:	d003      	beq.n	8007b04 <UART_SetConfig+0x100>
 8007afc:	e00b      	b.n	8007b16 <UART_SetConfig+0x112>
 8007afe:	2300      	movs	r3, #0
 8007b00:	77fb      	strb	r3, [r7, #31]
 8007b02:	e089      	b.n	8007c18 <UART_SetConfig+0x214>
 8007b04:	2302      	movs	r3, #2
 8007b06:	77fb      	strb	r3, [r7, #31]
 8007b08:	e086      	b.n	8007c18 <UART_SetConfig+0x214>
 8007b0a:	2304      	movs	r3, #4
 8007b0c:	77fb      	strb	r3, [r7, #31]
 8007b0e:	e083      	b.n	8007c18 <UART_SetConfig+0x214>
 8007b10:	2308      	movs	r3, #8
 8007b12:	77fb      	strb	r3, [r7, #31]
 8007b14:	e080      	b.n	8007c18 <UART_SetConfig+0x214>
 8007b16:	2310      	movs	r3, #16
 8007b18:	77fb      	strb	r3, [r7, #31]
 8007b1a:	bf00      	nop
 8007b1c:	e07c      	b.n	8007c18 <UART_SetConfig+0x214>
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	4a84      	ldr	r2, [pc, #528]	; (8007d34 <UART_SetConfig+0x330>)
 8007b24:	4293      	cmp	r3, r2
 8007b26:	d123      	bne.n	8007b70 <UART_SetConfig+0x16c>
 8007b28:	4b80      	ldr	r3, [pc, #512]	; (8007d2c <UART_SetConfig+0x328>)
 8007b2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b2c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8007b30:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007b34:	d012      	beq.n	8007b5c <UART_SetConfig+0x158>
 8007b36:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007b3a:	d802      	bhi.n	8007b42 <UART_SetConfig+0x13e>
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d007      	beq.n	8007b50 <UART_SetConfig+0x14c>
 8007b40:	e012      	b.n	8007b68 <UART_SetConfig+0x164>
 8007b42:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007b46:	d00c      	beq.n	8007b62 <UART_SetConfig+0x15e>
 8007b48:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8007b4c:	d003      	beq.n	8007b56 <UART_SetConfig+0x152>
 8007b4e:	e00b      	b.n	8007b68 <UART_SetConfig+0x164>
 8007b50:	2300      	movs	r3, #0
 8007b52:	77fb      	strb	r3, [r7, #31]
 8007b54:	e060      	b.n	8007c18 <UART_SetConfig+0x214>
 8007b56:	2302      	movs	r3, #2
 8007b58:	77fb      	strb	r3, [r7, #31]
 8007b5a:	e05d      	b.n	8007c18 <UART_SetConfig+0x214>
 8007b5c:	2304      	movs	r3, #4
 8007b5e:	77fb      	strb	r3, [r7, #31]
 8007b60:	e05a      	b.n	8007c18 <UART_SetConfig+0x214>
 8007b62:	2308      	movs	r3, #8
 8007b64:	77fb      	strb	r3, [r7, #31]
 8007b66:	e057      	b.n	8007c18 <UART_SetConfig+0x214>
 8007b68:	2310      	movs	r3, #16
 8007b6a:	77fb      	strb	r3, [r7, #31]
 8007b6c:	bf00      	nop
 8007b6e:	e053      	b.n	8007c18 <UART_SetConfig+0x214>
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	4a70      	ldr	r2, [pc, #448]	; (8007d38 <UART_SetConfig+0x334>)
 8007b76:	4293      	cmp	r3, r2
 8007b78:	d123      	bne.n	8007bc2 <UART_SetConfig+0x1be>
 8007b7a:	4b6c      	ldr	r3, [pc, #432]	; (8007d2c <UART_SetConfig+0x328>)
 8007b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b7e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8007b82:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007b86:	d012      	beq.n	8007bae <UART_SetConfig+0x1aa>
 8007b88:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007b8c:	d802      	bhi.n	8007b94 <UART_SetConfig+0x190>
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d007      	beq.n	8007ba2 <UART_SetConfig+0x19e>
 8007b92:	e012      	b.n	8007bba <UART_SetConfig+0x1b6>
 8007b94:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007b98:	d00c      	beq.n	8007bb4 <UART_SetConfig+0x1b0>
 8007b9a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007b9e:	d003      	beq.n	8007ba8 <UART_SetConfig+0x1a4>
 8007ba0:	e00b      	b.n	8007bba <UART_SetConfig+0x1b6>
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	77fb      	strb	r3, [r7, #31]
 8007ba6:	e037      	b.n	8007c18 <UART_SetConfig+0x214>
 8007ba8:	2302      	movs	r3, #2
 8007baa:	77fb      	strb	r3, [r7, #31]
 8007bac:	e034      	b.n	8007c18 <UART_SetConfig+0x214>
 8007bae:	2304      	movs	r3, #4
 8007bb0:	77fb      	strb	r3, [r7, #31]
 8007bb2:	e031      	b.n	8007c18 <UART_SetConfig+0x214>
 8007bb4:	2308      	movs	r3, #8
 8007bb6:	77fb      	strb	r3, [r7, #31]
 8007bb8:	e02e      	b.n	8007c18 <UART_SetConfig+0x214>
 8007bba:	2310      	movs	r3, #16
 8007bbc:	77fb      	strb	r3, [r7, #31]
 8007bbe:	bf00      	nop
 8007bc0:	e02a      	b.n	8007c18 <UART_SetConfig+0x214>
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	4a5d      	ldr	r2, [pc, #372]	; (8007d3c <UART_SetConfig+0x338>)
 8007bc8:	4293      	cmp	r3, r2
 8007bca:	d123      	bne.n	8007c14 <UART_SetConfig+0x210>
 8007bcc:	4b57      	ldr	r3, [pc, #348]	; (8007d2c <UART_SetConfig+0x328>)
 8007bce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bd0:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8007bd4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007bd8:	d012      	beq.n	8007c00 <UART_SetConfig+0x1fc>
 8007bda:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007bde:	d802      	bhi.n	8007be6 <UART_SetConfig+0x1e2>
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d007      	beq.n	8007bf4 <UART_SetConfig+0x1f0>
 8007be4:	e012      	b.n	8007c0c <UART_SetConfig+0x208>
 8007be6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007bea:	d00c      	beq.n	8007c06 <UART_SetConfig+0x202>
 8007bec:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007bf0:	d003      	beq.n	8007bfa <UART_SetConfig+0x1f6>
 8007bf2:	e00b      	b.n	8007c0c <UART_SetConfig+0x208>
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	77fb      	strb	r3, [r7, #31]
 8007bf8:	e00e      	b.n	8007c18 <UART_SetConfig+0x214>
 8007bfa:	2302      	movs	r3, #2
 8007bfc:	77fb      	strb	r3, [r7, #31]
 8007bfe:	e00b      	b.n	8007c18 <UART_SetConfig+0x214>
 8007c00:	2304      	movs	r3, #4
 8007c02:	77fb      	strb	r3, [r7, #31]
 8007c04:	e008      	b.n	8007c18 <UART_SetConfig+0x214>
 8007c06:	2308      	movs	r3, #8
 8007c08:	77fb      	strb	r3, [r7, #31]
 8007c0a:	e005      	b.n	8007c18 <UART_SetConfig+0x214>
 8007c0c:	2310      	movs	r3, #16
 8007c0e:	77fb      	strb	r3, [r7, #31]
 8007c10:	bf00      	nop
 8007c12:	e001      	b.n	8007c18 <UART_SetConfig+0x214>
 8007c14:	2310      	movs	r3, #16
 8007c16:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	69db      	ldr	r3, [r3, #28]
 8007c1c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007c20:	f040 808e 	bne.w	8007d40 <UART_SetConfig+0x33c>
  {
    switch (clocksource)
 8007c24:	7ffb      	ldrb	r3, [r7, #31]
 8007c26:	2b08      	cmp	r3, #8
 8007c28:	d85e      	bhi.n	8007ce8 <UART_SetConfig+0x2e4>
 8007c2a:	a201      	add	r2, pc, #4	; (adr r2, 8007c30 <UART_SetConfig+0x22c>)
 8007c2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c30:	08007c55 	.word	0x08007c55
 8007c34:	08007c75 	.word	0x08007c75
 8007c38:	08007c95 	.word	0x08007c95
 8007c3c:	08007ce9 	.word	0x08007ce9
 8007c40:	08007cb1 	.word	0x08007cb1
 8007c44:	08007ce9 	.word	0x08007ce9
 8007c48:	08007ce9 	.word	0x08007ce9
 8007c4c:	08007ce9 	.word	0x08007ce9
 8007c50:	08007cd1 	.word	0x08007cd1
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007c54:	f7fe fd36 	bl	80066c4 <HAL_RCC_GetPCLK1Freq>
 8007c58:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	005a      	lsls	r2, r3, #1
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	685b      	ldr	r3, [r3, #4]
 8007c62:	085b      	lsrs	r3, r3, #1
 8007c64:	441a      	add	r2, r3
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	685b      	ldr	r3, [r3, #4]
 8007c6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c6e:	b29b      	uxth	r3, r3
 8007c70:	61bb      	str	r3, [r7, #24]
        break;
 8007c72:	e03c      	b.n	8007cee <UART_SetConfig+0x2ea>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007c74:	f7fe fd48 	bl	8006708 <HAL_RCC_GetPCLK2Freq>
 8007c78:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	005a      	lsls	r2, r3, #1
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	685b      	ldr	r3, [r3, #4]
 8007c82:	085b      	lsrs	r3, r3, #1
 8007c84:	441a      	add	r2, r3
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	685b      	ldr	r3, [r3, #4]
 8007c8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c8e:	b29b      	uxth	r3, r3
 8007c90:	61bb      	str	r3, [r7, #24]
        break;
 8007c92:	e02c      	b.n	8007cee <UART_SetConfig+0x2ea>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	685b      	ldr	r3, [r3, #4]
 8007c98:	085b      	lsrs	r3, r3, #1
 8007c9a:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8007c9e:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8007ca2:	687a      	ldr	r2, [r7, #4]
 8007ca4:	6852      	ldr	r2, [r2, #4]
 8007ca6:	fbb3 f3f2 	udiv	r3, r3, r2
 8007caa:	b29b      	uxth	r3, r3
 8007cac:	61bb      	str	r3, [r7, #24]
        break;
 8007cae:	e01e      	b.n	8007cee <UART_SetConfig+0x2ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007cb0:	f7fe fc92 	bl	80065d8 <HAL_RCC_GetSysClockFreq>
 8007cb4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	005a      	lsls	r2, r3, #1
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	685b      	ldr	r3, [r3, #4]
 8007cbe:	085b      	lsrs	r3, r3, #1
 8007cc0:	441a      	add	r2, r3
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	685b      	ldr	r3, [r3, #4]
 8007cc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007cca:	b29b      	uxth	r3, r3
 8007ccc:	61bb      	str	r3, [r7, #24]
        break;
 8007cce:	e00e      	b.n	8007cee <UART_SetConfig+0x2ea>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	685b      	ldr	r3, [r3, #4]
 8007cd4:	085b      	lsrs	r3, r3, #1
 8007cd6:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	685b      	ldr	r3, [r3, #4]
 8007cde:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ce2:	b29b      	uxth	r3, r3
 8007ce4:	61bb      	str	r3, [r7, #24]
        break;
 8007ce6:	e002      	b.n	8007cee <UART_SetConfig+0x2ea>
      default:
        ret = HAL_ERROR;
 8007ce8:	2301      	movs	r3, #1
 8007cea:	75fb      	strb	r3, [r7, #23]
        break;
 8007cec:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007cee:	69bb      	ldr	r3, [r7, #24]
 8007cf0:	2b0f      	cmp	r3, #15
 8007cf2:	d916      	bls.n	8007d22 <UART_SetConfig+0x31e>
 8007cf4:	69bb      	ldr	r3, [r7, #24]
 8007cf6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007cfa:	d212      	bcs.n	8007d22 <UART_SetConfig+0x31e>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007cfc:	69bb      	ldr	r3, [r7, #24]
 8007cfe:	b29b      	uxth	r3, r3
 8007d00:	f023 030f 	bic.w	r3, r3, #15
 8007d04:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007d06:	69bb      	ldr	r3, [r7, #24]
 8007d08:	085b      	lsrs	r3, r3, #1
 8007d0a:	b29b      	uxth	r3, r3
 8007d0c:	f003 0307 	and.w	r3, r3, #7
 8007d10:	b29a      	uxth	r2, r3
 8007d12:	897b      	ldrh	r3, [r7, #10]
 8007d14:	4313      	orrs	r3, r2
 8007d16:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	897a      	ldrh	r2, [r7, #10]
 8007d1e:	60da      	str	r2, [r3, #12]
 8007d20:	e07e      	b.n	8007e20 <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 8007d22:	2301      	movs	r3, #1
 8007d24:	75fb      	strb	r3, [r7, #23]
 8007d26:	e07b      	b.n	8007e20 <UART_SetConfig+0x41c>
 8007d28:	40013800 	.word	0x40013800
 8007d2c:	40021000 	.word	0x40021000
 8007d30:	40004400 	.word	0x40004400
 8007d34:	40004800 	.word	0x40004800
 8007d38:	40004c00 	.word	0x40004c00
 8007d3c:	40005000 	.word	0x40005000
    }
  }
  else
  {
    switch (clocksource)
 8007d40:	7ffb      	ldrb	r3, [r7, #31]
 8007d42:	2b08      	cmp	r3, #8
 8007d44:	d85b      	bhi.n	8007dfe <UART_SetConfig+0x3fa>
 8007d46:	a201      	add	r2, pc, #4	; (adr r2, 8007d4c <UART_SetConfig+0x348>)
 8007d48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d4c:	08007d71 	.word	0x08007d71
 8007d50:	08007d8f 	.word	0x08007d8f
 8007d54:	08007dad 	.word	0x08007dad
 8007d58:	08007dff 	.word	0x08007dff
 8007d5c:	08007dc9 	.word	0x08007dc9
 8007d60:	08007dff 	.word	0x08007dff
 8007d64:	08007dff 	.word	0x08007dff
 8007d68:	08007dff 	.word	0x08007dff
 8007d6c:	08007de7 	.word	0x08007de7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d70:	f7fe fca8 	bl	80066c4 <HAL_RCC_GetPCLK1Freq>
 8007d74:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	685b      	ldr	r3, [r3, #4]
 8007d7a:	085a      	lsrs	r2, r3, #1
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	441a      	add	r2, r3
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	685b      	ldr	r3, [r3, #4]
 8007d84:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d88:	b29b      	uxth	r3, r3
 8007d8a:	61bb      	str	r3, [r7, #24]
        break;
 8007d8c:	e03a      	b.n	8007e04 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007d8e:	f7fe fcbb 	bl	8006708 <HAL_RCC_GetPCLK2Freq>
 8007d92:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	685b      	ldr	r3, [r3, #4]
 8007d98:	085a      	lsrs	r2, r3, #1
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	441a      	add	r2, r3
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	685b      	ldr	r3, [r3, #4]
 8007da2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007da6:	b29b      	uxth	r3, r3
 8007da8:	61bb      	str	r3, [r7, #24]
        break;
 8007daa:	e02b      	b.n	8007e04 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	685b      	ldr	r3, [r3, #4]
 8007db0:	085b      	lsrs	r3, r3, #1
 8007db2:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8007db6:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8007dba:	687a      	ldr	r2, [r7, #4]
 8007dbc:	6852      	ldr	r2, [r2, #4]
 8007dbe:	fbb3 f3f2 	udiv	r3, r3, r2
 8007dc2:	b29b      	uxth	r3, r3
 8007dc4:	61bb      	str	r3, [r7, #24]
        break;
 8007dc6:	e01d      	b.n	8007e04 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007dc8:	f7fe fc06 	bl	80065d8 <HAL_RCC_GetSysClockFreq>
 8007dcc:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	685b      	ldr	r3, [r3, #4]
 8007dd2:	085a      	lsrs	r2, r3, #1
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	441a      	add	r2, r3
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	685b      	ldr	r3, [r3, #4]
 8007ddc:	fbb2 f3f3 	udiv	r3, r2, r3
 8007de0:	b29b      	uxth	r3, r3
 8007de2:	61bb      	str	r3, [r7, #24]
        break;
 8007de4:	e00e      	b.n	8007e04 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	685b      	ldr	r3, [r3, #4]
 8007dea:	085b      	lsrs	r3, r3, #1
 8007dec:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	685b      	ldr	r3, [r3, #4]
 8007df4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007df8:	b29b      	uxth	r3, r3
 8007dfa:	61bb      	str	r3, [r7, #24]
        break;
 8007dfc:	e002      	b.n	8007e04 <UART_SetConfig+0x400>
      default:
        ret = HAL_ERROR;
 8007dfe:	2301      	movs	r3, #1
 8007e00:	75fb      	strb	r3, [r7, #23]
        break;
 8007e02:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007e04:	69bb      	ldr	r3, [r7, #24]
 8007e06:	2b0f      	cmp	r3, #15
 8007e08:	d908      	bls.n	8007e1c <UART_SetConfig+0x418>
 8007e0a:	69bb      	ldr	r3, [r7, #24]
 8007e0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007e10:	d204      	bcs.n	8007e1c <UART_SetConfig+0x418>
    {
      huart->Instance->BRR = usartdiv;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	69ba      	ldr	r2, [r7, #24]
 8007e18:	60da      	str	r2, [r3, #12]
 8007e1a:	e001      	b.n	8007e20 <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 8007e1c:	2301      	movs	r3, #1
 8007e1e:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	2200      	movs	r2, #0
 8007e24:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	2200      	movs	r2, #0
 8007e2a:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8007e2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e2e:	4618      	mov	r0, r3
 8007e30:	3720      	adds	r7, #32
 8007e32:	46bd      	mov	sp, r7
 8007e34:	bd80      	pop	{r7, pc}
 8007e36:	bf00      	nop

08007e38 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007e38:	b480      	push	{r7}
 8007e3a:	b083      	sub	sp, #12
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e44:	f003 0301 	and.w	r3, r3, #1
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d00a      	beq.n	8007e62 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	687a      	ldr	r2, [r7, #4]
 8007e52:	6812      	ldr	r2, [r2, #0]
 8007e54:	6852      	ldr	r2, [r2, #4]
 8007e56:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 8007e5a:	687a      	ldr	r2, [r7, #4]
 8007e5c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8007e5e:	430a      	orrs	r2, r1
 8007e60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e66:	f003 0302 	and.w	r3, r3, #2
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d00a      	beq.n	8007e84 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	687a      	ldr	r2, [r7, #4]
 8007e74:	6812      	ldr	r2, [r2, #0]
 8007e76:	6852      	ldr	r2, [r2, #4]
 8007e78:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8007e7c:	687a      	ldr	r2, [r7, #4]
 8007e7e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8007e80:	430a      	orrs	r2, r1
 8007e82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e88:	f003 0304 	and.w	r3, r3, #4
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d00a      	beq.n	8007ea6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	687a      	ldr	r2, [r7, #4]
 8007e96:	6812      	ldr	r2, [r2, #0]
 8007e98:	6852      	ldr	r2, [r2, #4]
 8007e9a:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 8007e9e:	687a      	ldr	r2, [r7, #4]
 8007ea0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007ea2:	430a      	orrs	r2, r1
 8007ea4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007eaa:	f003 0308 	and.w	r3, r3, #8
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d00a      	beq.n	8007ec8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	687a      	ldr	r2, [r7, #4]
 8007eb8:	6812      	ldr	r2, [r2, #0]
 8007eba:	6852      	ldr	r2, [r2, #4]
 8007ebc:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 8007ec0:	687a      	ldr	r2, [r7, #4]
 8007ec2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007ec4:	430a      	orrs	r2, r1
 8007ec6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ecc:	f003 0310 	and.w	r3, r3, #16
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d00a      	beq.n	8007eea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	687a      	ldr	r2, [r7, #4]
 8007eda:	6812      	ldr	r2, [r2, #0]
 8007edc:	6892      	ldr	r2, [r2, #8]
 8007ede:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 8007ee2:	687a      	ldr	r2, [r7, #4]
 8007ee4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007ee6:	430a      	orrs	r2, r1
 8007ee8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007eee:	f003 0320 	and.w	r3, r3, #32
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d00a      	beq.n	8007f0c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	687a      	ldr	r2, [r7, #4]
 8007efc:	6812      	ldr	r2, [r2, #0]
 8007efe:	6892      	ldr	r2, [r2, #8]
 8007f00:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 8007f04:	687a      	ldr	r2, [r7, #4]
 8007f06:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8007f08:	430a      	orrs	r2, r1
 8007f0a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d01a      	beq.n	8007f4e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	687a      	ldr	r2, [r7, #4]
 8007f1e:	6812      	ldr	r2, [r2, #0]
 8007f20:	6852      	ldr	r2, [r2, #4]
 8007f22:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 8007f26:	687a      	ldr	r2, [r7, #4]
 8007f28:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8007f2a:	430a      	orrs	r2, r1
 8007f2c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f32:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007f36:	d10a      	bne.n	8007f4e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	687a      	ldr	r2, [r7, #4]
 8007f3e:	6812      	ldr	r2, [r2, #0]
 8007f40:	6852      	ldr	r2, [r2, #4]
 8007f42:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 8007f46:	687a      	ldr	r2, [r7, #4]
 8007f48:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8007f4a:	430a      	orrs	r2, r1
 8007f4c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d00a      	beq.n	8007f70 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	687a      	ldr	r2, [r7, #4]
 8007f60:	6812      	ldr	r2, [r2, #0]
 8007f62:	6852      	ldr	r2, [r2, #4]
 8007f64:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 8007f68:	687a      	ldr	r2, [r7, #4]
 8007f6a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8007f6c:	430a      	orrs	r2, r1
 8007f6e:	605a      	str	r2, [r3, #4]
  }
}
 8007f70:	bf00      	nop
 8007f72:	370c      	adds	r7, #12
 8007f74:	46bd      	mov	sp, r7
 8007f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7a:	4770      	bx	lr

08007f7c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007f7c:	b580      	push	{r7, lr}
 8007f7e:	b086      	sub	sp, #24
 8007f80:	af02      	add	r7, sp, #8
 8007f82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	2200      	movs	r2, #0
 8007f88:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8007f8a:	f7fb ff37 	bl	8003dfc <HAL_GetTick>
 8007f8e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	f003 0308 	and.w	r3, r3, #8
 8007f9a:	2b08      	cmp	r3, #8
 8007f9c:	d10e      	bne.n	8007fbc <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007f9e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007fa2:	9300      	str	r3, [sp, #0]
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	2200      	movs	r2, #0
 8007fa8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007fac:	6878      	ldr	r0, [r7, #4]
 8007fae:	f000 f82a 	bl	8008006 <UART_WaitOnFlagUntilTimeout>
 8007fb2:	4603      	mov	r3, r0
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d001      	beq.n	8007fbc <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007fb8:	2303      	movs	r3, #3
 8007fba:	e020      	b.n	8007ffe <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	f003 0304 	and.w	r3, r3, #4
 8007fc6:	2b04      	cmp	r3, #4
 8007fc8:	d10e      	bne.n	8007fe8 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007fca:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007fce:	9300      	str	r3, [sp, #0]
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007fd8:	6878      	ldr	r0, [r7, #4]
 8007fda:	f000 f814 	bl	8008006 <UART_WaitOnFlagUntilTimeout>
 8007fde:	4603      	mov	r3, r0
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d001      	beq.n	8007fe8 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007fe4:	2303      	movs	r3, #3
 8007fe6:	e00a      	b.n	8007ffe <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2220      	movs	r2, #32
 8007fec:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	2220      	movs	r2, #32
 8007ff2:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8007ffc:	2300      	movs	r3, #0
}
 8007ffe:	4618      	mov	r0, r3
 8008000:	3710      	adds	r7, #16
 8008002:	46bd      	mov	sp, r7
 8008004:	bd80      	pop	{r7, pc}

08008006 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008006:	b580      	push	{r7, lr}
 8008008:	b084      	sub	sp, #16
 800800a:	af00      	add	r7, sp, #0
 800800c:	60f8      	str	r0, [r7, #12]
 800800e:	60b9      	str	r1, [r7, #8]
 8008010:	603b      	str	r3, [r7, #0]
 8008012:	4613      	mov	r3, r2
 8008014:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008016:	e05d      	b.n	80080d4 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008018:	69bb      	ldr	r3, [r7, #24]
 800801a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800801e:	d059      	beq.n	80080d4 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008020:	f7fb feec 	bl	8003dfc <HAL_GetTick>
 8008024:	4602      	mov	r2, r0
 8008026:	683b      	ldr	r3, [r7, #0]
 8008028:	1ad2      	subs	r2, r2, r3
 800802a:	69bb      	ldr	r3, [r7, #24]
 800802c:	429a      	cmp	r2, r3
 800802e:	d802      	bhi.n	8008036 <UART_WaitOnFlagUntilTimeout+0x30>
 8008030:	69bb      	ldr	r3, [r7, #24]
 8008032:	2b00      	cmp	r3, #0
 8008034:	d11b      	bne.n	800806e <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	68fa      	ldr	r2, [r7, #12]
 800803c:	6812      	ldr	r2, [r2, #0]
 800803e:	6812      	ldr	r2, [r2, #0]
 8008040:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008044:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	68fa      	ldr	r2, [r7, #12]
 800804c:	6812      	ldr	r2, [r2, #0]
 800804e:	6892      	ldr	r2, [r2, #8]
 8008050:	f022 0201 	bic.w	r2, r2, #1
 8008054:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	2220      	movs	r2, #32
 800805a:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	2220      	movs	r2, #32
 8008060:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	2200      	movs	r2, #0
 8008066:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800806a:	2303      	movs	r3, #3
 800806c:	e042      	b.n	80080f4 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	f003 0304 	and.w	r3, r3, #4
 8008078:	2b00      	cmp	r3, #0
 800807a:	d02b      	beq.n	80080d4 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	69db      	ldr	r3, [r3, #28]
 8008082:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008086:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800808a:	d123      	bne.n	80080d4 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008094:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	68fa      	ldr	r2, [r7, #12]
 800809c:	6812      	ldr	r2, [r2, #0]
 800809e:	6812      	ldr	r2, [r2, #0]
 80080a0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80080a4:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	68fa      	ldr	r2, [r7, #12]
 80080ac:	6812      	ldr	r2, [r2, #0]
 80080ae:	6892      	ldr	r2, [r2, #8]
 80080b0:	f022 0201 	bic.w	r2, r2, #1
 80080b4:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	2220      	movs	r2, #32
 80080ba:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	2220      	movs	r2, #32
 80080c0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	2220      	movs	r2, #32
 80080c6:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	2200      	movs	r2, #0
 80080cc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 80080d0:	2303      	movs	r3, #3
 80080d2:	e00f      	b.n	80080f4 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	69da      	ldr	r2, [r3, #28]
 80080da:	68bb      	ldr	r3, [r7, #8]
 80080dc:	401a      	ands	r2, r3
 80080de:	68bb      	ldr	r3, [r7, #8]
 80080e0:	429a      	cmp	r2, r3
 80080e2:	bf0c      	ite	eq
 80080e4:	2301      	moveq	r3, #1
 80080e6:	2300      	movne	r3, #0
 80080e8:	b2db      	uxtb	r3, r3
 80080ea:	461a      	mov	r2, r3
 80080ec:	79fb      	ldrb	r3, [r7, #7]
 80080ee:	429a      	cmp	r2, r3
 80080f0:	d092      	beq.n	8008018 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80080f2:	2300      	movs	r3, #0
}
 80080f4:	4618      	mov	r0, r3
 80080f6:	3710      	adds	r7, #16
 80080f8:	46bd      	mov	sp, r7
 80080fa:	bd80      	pop	{r7, pc}

080080fc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80080fc:	b480      	push	{r7}
 80080fe:	b083      	sub	sp, #12
 8008100:	af00      	add	r7, sp, #0
 8008102:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	687a      	ldr	r2, [r7, #4]
 800810a:	6812      	ldr	r2, [r2, #0]
 800810c:	6812      	ldr	r2, [r2, #0]
 800810e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8008112:	601a      	str	r2, [r3, #0]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	2220      	movs	r2, #32
 8008118:	675a      	str	r2, [r3, #116]	; 0x74
}
 800811a:	bf00      	nop
 800811c:	370c      	adds	r7, #12
 800811e:	46bd      	mov	sp, r7
 8008120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008124:	4770      	bx	lr

08008126 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008126:	b480      	push	{r7}
 8008128:	b083      	sub	sp, #12
 800812a:	af00      	add	r7, sp, #0
 800812c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	687a      	ldr	r2, [r7, #4]
 8008134:	6812      	ldr	r2, [r2, #0]
 8008136:	6812      	ldr	r2, [r2, #0]
 8008138:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800813c:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	687a      	ldr	r2, [r7, #4]
 8008144:	6812      	ldr	r2, [r2, #0]
 8008146:	6892      	ldr	r2, [r2, #8]
 8008148:	f022 0201 	bic.w	r2, r2, #1
 800814c:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	2220      	movs	r2, #32
 8008152:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	2200      	movs	r2, #0
 8008158:	661a      	str	r2, [r3, #96]	; 0x60
}
 800815a:	bf00      	nop
 800815c:	370c      	adds	r7, #12
 800815e:	46bd      	mov	sp, r7
 8008160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008164:	4770      	bx	lr

08008166 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008166:	b580      	push	{r7, lr}
 8008168:	b084      	sub	sp, #16
 800816a:	af00      	add	r7, sp, #0
 800816c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008172:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	699b      	ldr	r3, [r3, #24]
 8008178:	2b20      	cmp	r3, #32
 800817a:	d014      	beq.n	80081a6 <UART_DMATransmitCplt+0x40>
  {
    huart->TxXferCount = 0U;
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	2200      	movs	r2, #0
 8008180:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	68fa      	ldr	r2, [r7, #12]
 800818a:	6812      	ldr	r2, [r2, #0]
 800818c:	6892      	ldr	r2, [r2, #8]
 800818e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008192:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	68fa      	ldr	r2, [r7, #12]
 800819a:	6812      	ldr	r2, [r2, #0]
 800819c:	6812      	ldr	r2, [r2, #0]
 800819e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80081a2:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80081a4:	e002      	b.n	80081ac <UART_DMATransmitCplt+0x46>
    HAL_UART_TxCpltCallback(huart);
 80081a6:	68f8      	ldr	r0, [r7, #12]
 80081a8:	f7ff fbfa 	bl	80079a0 <HAL_UART_TxCpltCallback>
}
 80081ac:	bf00      	nop
 80081ae:	3710      	adds	r7, #16
 80081b0:	46bd      	mov	sp, r7
 80081b2:	bd80      	pop	{r7, pc}

080081b4 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80081b4:	b580      	push	{r7, lr}
 80081b6:	b084      	sub	sp, #16
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081c0:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80081c2:	68f8      	ldr	r0, [r7, #12]
 80081c4:	f7ff fbf6 	bl	80079b4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80081c8:	bf00      	nop
 80081ca:	3710      	adds	r7, #16
 80081cc:	46bd      	mov	sp, r7
 80081ce:	bd80      	pop	{r7, pc}

080081d0 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80081d0:	b580      	push	{r7, lr}
 80081d2:	b084      	sub	sp, #16
 80081d4:	af00      	add	r7, sp, #0
 80081d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081dc:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	699b      	ldr	r3, [r3, #24]
 80081e2:	2b20      	cmp	r3, #32
 80081e4:	d01e      	beq.n	8008224 <UART_DMAReceiveCplt+0x54>
  {
    huart->RxXferCount = 0U;
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	2200      	movs	r2, #0
 80081ea:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	68fa      	ldr	r2, [r7, #12]
 80081f4:	6812      	ldr	r2, [r2, #0]
 80081f6:	6812      	ldr	r2, [r2, #0]
 80081f8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80081fc:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	68fa      	ldr	r2, [r7, #12]
 8008204:	6812      	ldr	r2, [r2, #0]
 8008206:	6892      	ldr	r2, [r2, #8]
 8008208:	f022 0201 	bic.w	r2, r2, #1
 800820c:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	68fa      	ldr	r2, [r7, #12]
 8008214:	6812      	ldr	r2, [r2, #0]
 8008216:	6892      	ldr	r2, [r2, #8]
 8008218:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800821c:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	2220      	movs	r2, #32
 8008222:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8008224:	68f8      	ldr	r0, [r7, #12]
 8008226:	f7ff fbcf 	bl	80079c8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800822a:	bf00      	nop
 800822c:	3710      	adds	r7, #16
 800822e:	46bd      	mov	sp, r7
 8008230:	bd80      	pop	{r7, pc}

08008232 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008232:	b580      	push	{r7, lr}
 8008234:	b084      	sub	sp, #16
 8008236:	af00      	add	r7, sp, #0
 8008238:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800823e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8008240:	68f8      	ldr	r0, [r7, #12]
 8008242:	f7ff fbcb 	bl	80079dc <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008246:	bf00      	nop
 8008248:	3710      	adds	r7, #16
 800824a:	46bd      	mov	sp, r7
 800824c:	bd80      	pop	{r7, pc}

0800824e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800824e:	b580      	push	{r7, lr}
 8008250:	b086      	sub	sp, #24
 8008252:	af00      	add	r7, sp, #0
 8008254:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800825a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800825c:	697b      	ldr	r3, [r7, #20]
 800825e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008260:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8008262:	697b      	ldr	r3, [r7, #20]
 8008264:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008266:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008268:	697b      	ldr	r3, [r7, #20]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	689b      	ldr	r3, [r3, #8]
 800826e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008272:	2b80      	cmp	r3, #128	; 0x80
 8008274:	d109      	bne.n	800828a <UART_DMAError+0x3c>
 8008276:	693b      	ldr	r3, [r7, #16]
 8008278:	2b21      	cmp	r3, #33	; 0x21
 800827a:	d106      	bne.n	800828a <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800827c:	697b      	ldr	r3, [r7, #20]
 800827e:	2200      	movs	r2, #0
 8008280:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8008284:	6978      	ldr	r0, [r7, #20]
 8008286:	f7ff ff39 	bl	80080fc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800828a:	697b      	ldr	r3, [r7, #20]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	689b      	ldr	r3, [r3, #8]
 8008290:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008294:	2b40      	cmp	r3, #64	; 0x40
 8008296:	d109      	bne.n	80082ac <UART_DMAError+0x5e>
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	2b22      	cmp	r3, #34	; 0x22
 800829c:	d106      	bne.n	80082ac <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800829e:	697b      	ldr	r3, [r7, #20]
 80082a0:	2200      	movs	r2, #0
 80082a2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 80082a6:	6978      	ldr	r0, [r7, #20]
 80082a8:	f7ff ff3d 	bl	8008126 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80082ac:	697b      	ldr	r3, [r7, #20]
 80082ae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80082b0:	f043 0210 	orr.w	r2, r3, #16
 80082b4:	697b      	ldr	r3, [r7, #20]
 80082b6:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80082b8:	6978      	ldr	r0, [r7, #20]
 80082ba:	f7ff fb99 	bl	80079f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80082be:	bf00      	nop
 80082c0:	3718      	adds	r7, #24
 80082c2:	46bd      	mov	sp, r7
 80082c4:	bd80      	pop	{r7, pc}

080082c6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80082c6:	b580      	push	{r7, lr}
 80082c8:	b084      	sub	sp, #16
 80082ca:	af00      	add	r7, sp, #0
 80082cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082d2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	2200      	movs	r2, #0
 80082d8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	2200      	movs	r2, #0
 80082e0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80082e4:	68f8      	ldr	r0, [r7, #12]
 80082e6:	f7ff fb83 	bl	80079f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80082ea:	bf00      	nop
 80082ec:	3710      	adds	r7, #16
 80082ee:	46bd      	mov	sp, r7
 80082f0:	bd80      	pop	{r7, pc}

080082f2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80082f2:	b580      	push	{r7, lr}
 80082f4:	b082      	sub	sp, #8
 80082f6:	af00      	add	r7, sp, #0
 80082f8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	687a      	ldr	r2, [r7, #4]
 8008300:	6812      	ldr	r2, [r2, #0]
 8008302:	6812      	ldr	r2, [r2, #0]
 8008304:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008308:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	2220      	movs	r2, #32
 800830e:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	2200      	movs	r2, #0
 8008314:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008316:	6878      	ldr	r0, [r7, #4]
 8008318:	f7ff fb42 	bl	80079a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800831c:	bf00      	nop
 800831e:	3708      	adds	r7, #8
 8008320:	46bd      	mov	sp, r7
 8008322:	bd80      	pop	{r7, pc}

08008324 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008324:	b480      	push	{r7}
 8008326:	b083      	sub	sp, #12
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800832c:	bf00      	nop
 800832e:	370c      	adds	r7, #12
 8008330:	46bd      	mov	sp, r7
 8008332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008336:	4770      	bx	lr

08008338 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8008338:	f8df d034 	ldr.w	sp, [pc, #52]	; 8008370 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800833c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800833e:	e003      	b.n	8008348 <LoopCopyDataInit>

08008340 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8008340:	4b0c      	ldr	r3, [pc, #48]	; (8008374 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8008342:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8008344:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8008346:	3104      	adds	r1, #4

08008348 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8008348:	480b      	ldr	r0, [pc, #44]	; (8008378 <LoopForever+0xa>)
	ldr	r3, =_edata
 800834a:	4b0c      	ldr	r3, [pc, #48]	; (800837c <LoopForever+0xe>)
	adds	r2, r0, r1
 800834c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800834e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8008350:	d3f6      	bcc.n	8008340 <CopyDataInit>
	ldr	r2, =_sbss
 8008352:	4a0b      	ldr	r2, [pc, #44]	; (8008380 <LoopForever+0x12>)
	b	LoopFillZerobss
 8008354:	e002      	b.n	800835c <LoopFillZerobss>

08008356 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8008356:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8008358:	f842 3b04 	str.w	r3, [r2], #4

0800835c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800835c:	4b09      	ldr	r3, [pc, #36]	; (8008384 <LoopForever+0x16>)
	cmp	r2, r3
 800835e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8008360:	d3f9      	bcc.n	8008356 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8008362:	f7fb f97d 	bl	8003660 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8008366:	f000 f819 	bl	800839c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800836a:	f7fa ff1f 	bl	80031ac <main>

0800836e <LoopForever>:

LoopForever:
    b LoopForever
 800836e:	e7fe      	b.n	800836e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8008370:	2000a000 	.word	0x2000a000
	ldr	r3, =_sidata
 8008374:	0800c200 	.word	0x0800c200
	ldr	r0, =_sdata
 8008378:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800837c:	2000020c 	.word	0x2000020c
	ldr	r2, =_sbss
 8008380:	2000020c 	.word	0x2000020c
	ldr	r3, = _ebss
 8008384:	200009c8 	.word	0x200009c8

08008388 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8008388:	e7fe      	b.n	8008388 <ADC1_2_IRQHandler>

0800838a <atof>:
 800838a:	2100      	movs	r1, #0
 800838c:	f000 be8c 	b.w	80090a8 <strtod>

08008390 <__errno>:
 8008390:	4b01      	ldr	r3, [pc, #4]	; (8008398 <__errno+0x8>)
 8008392:	6818      	ldr	r0, [r3, #0]
 8008394:	4770      	bx	lr
 8008396:	bf00      	nop
 8008398:	20000038 	.word	0x20000038

0800839c <__libc_init_array>:
 800839c:	b570      	push	{r4, r5, r6, lr}
 800839e:	4e0d      	ldr	r6, [pc, #52]	; (80083d4 <__libc_init_array+0x38>)
 80083a0:	4c0d      	ldr	r4, [pc, #52]	; (80083d8 <__libc_init_array+0x3c>)
 80083a2:	1ba4      	subs	r4, r4, r6
 80083a4:	10a4      	asrs	r4, r4, #2
 80083a6:	2500      	movs	r5, #0
 80083a8:	42a5      	cmp	r5, r4
 80083aa:	d109      	bne.n	80083c0 <__libc_init_array+0x24>
 80083ac:	4e0b      	ldr	r6, [pc, #44]	; (80083dc <__libc_init_array+0x40>)
 80083ae:	4c0c      	ldr	r4, [pc, #48]	; (80083e0 <__libc_init_array+0x44>)
 80083b0:	f003 fca8 	bl	800bd04 <_init>
 80083b4:	1ba4      	subs	r4, r4, r6
 80083b6:	10a4      	asrs	r4, r4, #2
 80083b8:	2500      	movs	r5, #0
 80083ba:	42a5      	cmp	r5, r4
 80083bc:	d105      	bne.n	80083ca <__libc_init_array+0x2e>
 80083be:	bd70      	pop	{r4, r5, r6, pc}
 80083c0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80083c4:	4798      	blx	r3
 80083c6:	3501      	adds	r5, #1
 80083c8:	e7ee      	b.n	80083a8 <__libc_init_array+0xc>
 80083ca:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80083ce:	4798      	blx	r3
 80083d0:	3501      	adds	r5, #1
 80083d2:	e7f2      	b.n	80083ba <__libc_init_array+0x1e>
 80083d4:	0800c1f8 	.word	0x0800c1f8
 80083d8:	0800c1f8 	.word	0x0800c1f8
 80083dc:	0800c1f8 	.word	0x0800c1f8
 80083e0:	0800c1fc 	.word	0x0800c1fc

080083e4 <memset>:
 80083e4:	4402      	add	r2, r0
 80083e6:	4603      	mov	r3, r0
 80083e8:	4293      	cmp	r3, r2
 80083ea:	d100      	bne.n	80083ee <memset+0xa>
 80083ec:	4770      	bx	lr
 80083ee:	f803 1b01 	strb.w	r1, [r3], #1
 80083f2:	e7f9      	b.n	80083e8 <memset+0x4>

080083f4 <siprintf>:
 80083f4:	b40e      	push	{r1, r2, r3}
 80083f6:	b500      	push	{lr}
 80083f8:	b09c      	sub	sp, #112	; 0x70
 80083fa:	f44f 7102 	mov.w	r1, #520	; 0x208
 80083fe:	ab1d      	add	r3, sp, #116	; 0x74
 8008400:	f8ad 1014 	strh.w	r1, [sp, #20]
 8008404:	9002      	str	r0, [sp, #8]
 8008406:	9006      	str	r0, [sp, #24]
 8008408:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800840c:	480a      	ldr	r0, [pc, #40]	; (8008438 <siprintf+0x44>)
 800840e:	9104      	str	r1, [sp, #16]
 8008410:	9107      	str	r1, [sp, #28]
 8008412:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8008416:	f853 2b04 	ldr.w	r2, [r3], #4
 800841a:	f8ad 1016 	strh.w	r1, [sp, #22]
 800841e:	6800      	ldr	r0, [r0, #0]
 8008420:	9301      	str	r3, [sp, #4]
 8008422:	a902      	add	r1, sp, #8
 8008424:	f001 fe56 	bl	800a0d4 <_svfiprintf_r>
 8008428:	9b02      	ldr	r3, [sp, #8]
 800842a:	2200      	movs	r2, #0
 800842c:	701a      	strb	r2, [r3, #0]
 800842e:	b01c      	add	sp, #112	; 0x70
 8008430:	f85d eb04 	ldr.w	lr, [sp], #4
 8008434:	b003      	add	sp, #12
 8008436:	4770      	bx	lr
 8008438:	20000038 	.word	0x20000038

0800843c <siscanf>:
 800843c:	b40e      	push	{r1, r2, r3}
 800843e:	b530      	push	{r4, r5, lr}
 8008440:	b09c      	sub	sp, #112	; 0x70
 8008442:	ac1f      	add	r4, sp, #124	; 0x7c
 8008444:	f44f 7201 	mov.w	r2, #516	; 0x204
 8008448:	f854 5b04 	ldr.w	r5, [r4], #4
 800844c:	f8ad 2014 	strh.w	r2, [sp, #20]
 8008450:	9002      	str	r0, [sp, #8]
 8008452:	9006      	str	r0, [sp, #24]
 8008454:	f7f7 febc 	bl	80001d0 <strlen>
 8008458:	4b0b      	ldr	r3, [pc, #44]	; (8008488 <siscanf+0x4c>)
 800845a:	9003      	str	r0, [sp, #12]
 800845c:	9007      	str	r0, [sp, #28]
 800845e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008460:	480a      	ldr	r0, [pc, #40]	; (800848c <siscanf+0x50>)
 8008462:	9401      	str	r4, [sp, #4]
 8008464:	2300      	movs	r3, #0
 8008466:	930f      	str	r3, [sp, #60]	; 0x3c
 8008468:	9314      	str	r3, [sp, #80]	; 0x50
 800846a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800846e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008472:	462a      	mov	r2, r5
 8008474:	4623      	mov	r3, r4
 8008476:	a902      	add	r1, sp, #8
 8008478:	6800      	ldr	r0, [r0, #0]
 800847a:	f001 ff79 	bl	800a370 <__ssvfiscanf_r>
 800847e:	b01c      	add	sp, #112	; 0x70
 8008480:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008484:	b003      	add	sp, #12
 8008486:	4770      	bx	lr
 8008488:	08008491 	.word	0x08008491
 800848c:	20000038 	.word	0x20000038

08008490 <__seofread>:
 8008490:	2000      	movs	r0, #0
 8008492:	4770      	bx	lr

08008494 <sulp>:
 8008494:	b570      	push	{r4, r5, r6, lr}
 8008496:	4604      	mov	r4, r0
 8008498:	460d      	mov	r5, r1
 800849a:	ec45 4b10 	vmov	d0, r4, r5
 800849e:	4616      	mov	r6, r2
 80084a0:	f001 fc24 	bl	8009cec <__ulp>
 80084a4:	ec51 0b10 	vmov	r0, r1, d0
 80084a8:	b17e      	cbz	r6, 80084ca <sulp+0x36>
 80084aa:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80084ae:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	dd09      	ble.n	80084ca <sulp+0x36>
 80084b6:	051b      	lsls	r3, r3, #20
 80084b8:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80084bc:	2400      	movs	r4, #0
 80084be:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80084c2:	4622      	mov	r2, r4
 80084c4:	462b      	mov	r3, r5
 80084c6:	f7f8 f893 	bl	80005f0 <__aeabi_dmul>
 80084ca:	bd70      	pop	{r4, r5, r6, pc}
 80084cc:	0000      	movs	r0, r0
	...

080084d0 <_strtod_l>:
 80084d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084d4:	b09f      	sub	sp, #124	; 0x7c
 80084d6:	4698      	mov	r8, r3
 80084d8:	9004      	str	r0, [sp, #16]
 80084da:	2300      	movs	r3, #0
 80084dc:	4640      	mov	r0, r8
 80084de:	460c      	mov	r4, r1
 80084e0:	9215      	str	r2, [sp, #84]	; 0x54
 80084e2:	931a      	str	r3, [sp, #104]	; 0x68
 80084e4:	f001 f922 	bl	800972c <__localeconv_l>
 80084e8:	4607      	mov	r7, r0
 80084ea:	6800      	ldr	r0, [r0, #0]
 80084ec:	f7f7 fe70 	bl	80001d0 <strlen>
 80084f0:	f04f 0a00 	mov.w	sl, #0
 80084f4:	4605      	mov	r5, r0
 80084f6:	f04f 0b00 	mov.w	fp, #0
 80084fa:	9419      	str	r4, [sp, #100]	; 0x64
 80084fc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80084fe:	781a      	ldrb	r2, [r3, #0]
 8008500:	2a0d      	cmp	r2, #13
 8008502:	d833      	bhi.n	800856c <_strtod_l+0x9c>
 8008504:	2a09      	cmp	r2, #9
 8008506:	d237      	bcs.n	8008578 <_strtod_l+0xa8>
 8008508:	2a00      	cmp	r2, #0
 800850a:	d03f      	beq.n	800858c <_strtod_l+0xbc>
 800850c:	2300      	movs	r3, #0
 800850e:	9309      	str	r3, [sp, #36]	; 0x24
 8008510:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8008512:	7833      	ldrb	r3, [r6, #0]
 8008514:	2b30      	cmp	r3, #48	; 0x30
 8008516:	f040 8103 	bne.w	8008720 <_strtod_l+0x250>
 800851a:	7873      	ldrb	r3, [r6, #1]
 800851c:	2b58      	cmp	r3, #88	; 0x58
 800851e:	d001      	beq.n	8008524 <_strtod_l+0x54>
 8008520:	2b78      	cmp	r3, #120	; 0x78
 8008522:	d16b      	bne.n	80085fc <_strtod_l+0x12c>
 8008524:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008526:	9301      	str	r3, [sp, #4]
 8008528:	ab1a      	add	r3, sp, #104	; 0x68
 800852a:	9300      	str	r3, [sp, #0]
 800852c:	f8cd 8008 	str.w	r8, [sp, #8]
 8008530:	ab1b      	add	r3, sp, #108	; 0x6c
 8008532:	4aad      	ldr	r2, [pc, #692]	; (80087e8 <_strtod_l+0x318>)
 8008534:	9804      	ldr	r0, [sp, #16]
 8008536:	a919      	add	r1, sp, #100	; 0x64
 8008538:	f000 fe14 	bl	8009164 <__gethex>
 800853c:	f010 0407 	ands.w	r4, r0, #7
 8008540:	4605      	mov	r5, r0
 8008542:	d005      	beq.n	8008550 <_strtod_l+0x80>
 8008544:	2c06      	cmp	r4, #6
 8008546:	d12b      	bne.n	80085a0 <_strtod_l+0xd0>
 8008548:	3601      	adds	r6, #1
 800854a:	2300      	movs	r3, #0
 800854c:	9619      	str	r6, [sp, #100]	; 0x64
 800854e:	9309      	str	r3, [sp, #36]	; 0x24
 8008550:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008552:	2b00      	cmp	r3, #0
 8008554:	f040 8590 	bne.w	8009078 <_strtod_l+0xba8>
 8008558:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800855a:	b1e3      	cbz	r3, 8008596 <_strtod_l+0xc6>
 800855c:	4652      	mov	r2, sl
 800855e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008562:	ec43 2b10 	vmov	d0, r2, r3
 8008566:	b01f      	add	sp, #124	; 0x7c
 8008568:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800856c:	2a2b      	cmp	r2, #43	; 0x2b
 800856e:	d006      	beq.n	800857e <_strtod_l+0xae>
 8008570:	2a2d      	cmp	r2, #45	; 0x2d
 8008572:	d013      	beq.n	800859c <_strtod_l+0xcc>
 8008574:	2a20      	cmp	r2, #32
 8008576:	d1c9      	bne.n	800850c <_strtod_l+0x3c>
 8008578:	3301      	adds	r3, #1
 800857a:	9319      	str	r3, [sp, #100]	; 0x64
 800857c:	e7be      	b.n	80084fc <_strtod_l+0x2c>
 800857e:	2200      	movs	r2, #0
 8008580:	9209      	str	r2, [sp, #36]	; 0x24
 8008582:	1c5a      	adds	r2, r3, #1
 8008584:	9219      	str	r2, [sp, #100]	; 0x64
 8008586:	785b      	ldrb	r3, [r3, #1]
 8008588:	2b00      	cmp	r3, #0
 800858a:	d1c1      	bne.n	8008510 <_strtod_l+0x40>
 800858c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800858e:	9419      	str	r4, [sp, #100]	; 0x64
 8008590:	2b00      	cmp	r3, #0
 8008592:	f040 856f 	bne.w	8009074 <_strtod_l+0xba4>
 8008596:	4652      	mov	r2, sl
 8008598:	465b      	mov	r3, fp
 800859a:	e7e2      	b.n	8008562 <_strtod_l+0x92>
 800859c:	2201      	movs	r2, #1
 800859e:	e7ef      	b.n	8008580 <_strtod_l+0xb0>
 80085a0:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80085a2:	b13a      	cbz	r2, 80085b4 <_strtod_l+0xe4>
 80085a4:	2135      	movs	r1, #53	; 0x35
 80085a6:	a81c      	add	r0, sp, #112	; 0x70
 80085a8:	f001 fc91 	bl	8009ece <__copybits>
 80085ac:	991a      	ldr	r1, [sp, #104]	; 0x68
 80085ae:	9804      	ldr	r0, [sp, #16]
 80085b0:	f001 f90f 	bl	80097d2 <_Bfree>
 80085b4:	3c01      	subs	r4, #1
 80085b6:	2c04      	cmp	r4, #4
 80085b8:	d808      	bhi.n	80085cc <_strtod_l+0xfc>
 80085ba:	e8df f004 	tbb	[pc, r4]
 80085be:	030c      	.short	0x030c
 80085c0:	1a17      	.short	0x1a17
 80085c2:	0c          	.byte	0x0c
 80085c3:	00          	.byte	0x00
 80085c4:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 80085c8:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
 80085cc:	0729      	lsls	r1, r5, #28
 80085ce:	d5bf      	bpl.n	8008550 <_strtod_l+0x80>
 80085d0:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80085d4:	e7bc      	b.n	8008550 <_strtod_l+0x80>
 80085d6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80085d8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80085da:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 80085de:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80085e2:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80085e6:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80085ea:	e7ef      	b.n	80085cc <_strtod_l+0xfc>
 80085ec:	f8df b204 	ldr.w	fp, [pc, #516]	; 80087f4 <_strtod_l+0x324>
 80085f0:	e7ec      	b.n	80085cc <_strtod_l+0xfc>
 80085f2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80085f6:	f04f 3aff 	mov.w	sl, #4294967295
 80085fa:	e7e7      	b.n	80085cc <_strtod_l+0xfc>
 80085fc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80085fe:	1c5a      	adds	r2, r3, #1
 8008600:	9219      	str	r2, [sp, #100]	; 0x64
 8008602:	785b      	ldrb	r3, [r3, #1]
 8008604:	2b30      	cmp	r3, #48	; 0x30
 8008606:	d0f9      	beq.n	80085fc <_strtod_l+0x12c>
 8008608:	2b00      	cmp	r3, #0
 800860a:	d0a1      	beq.n	8008550 <_strtod_l+0x80>
 800860c:	2301      	movs	r3, #1
 800860e:	f04f 0900 	mov.w	r9, #0
 8008612:	9308      	str	r3, [sp, #32]
 8008614:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008616:	930a      	str	r3, [sp, #40]	; 0x28
 8008618:	f8cd 901c 	str.w	r9, [sp, #28]
 800861c:	f8cd 9018 	str.w	r9, [sp, #24]
 8008620:	220a      	movs	r2, #10
 8008622:	9819      	ldr	r0, [sp, #100]	; 0x64
 8008624:	7806      	ldrb	r6, [r0, #0]
 8008626:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800862a:	b2d9      	uxtb	r1, r3
 800862c:	2909      	cmp	r1, #9
 800862e:	d979      	bls.n	8008724 <_strtod_l+0x254>
 8008630:	462a      	mov	r2, r5
 8008632:	6839      	ldr	r1, [r7, #0]
 8008634:	f002 fb24 	bl	800ac80 <strncmp>
 8008638:	2800      	cmp	r0, #0
 800863a:	f000 8082 	beq.w	8008742 <_strtod_l+0x272>
 800863e:	2000      	movs	r0, #0
 8008640:	9d06      	ldr	r5, [sp, #24]
 8008642:	4633      	mov	r3, r6
 8008644:	4602      	mov	r2, r0
 8008646:	4601      	mov	r1, r0
 8008648:	2b65      	cmp	r3, #101	; 0x65
 800864a:	d002      	beq.n	8008652 <_strtod_l+0x182>
 800864c:	2b45      	cmp	r3, #69	; 0x45
 800864e:	f040 80e8 	bne.w	8008822 <_strtod_l+0x352>
 8008652:	b925      	cbnz	r5, 800865e <_strtod_l+0x18e>
 8008654:	b910      	cbnz	r0, 800865c <_strtod_l+0x18c>
 8008656:	9b08      	ldr	r3, [sp, #32]
 8008658:	2b00      	cmp	r3, #0
 800865a:	d097      	beq.n	800858c <_strtod_l+0xbc>
 800865c:	2500      	movs	r5, #0
 800865e:	9c19      	ldr	r4, [sp, #100]	; 0x64
 8008660:	1c63      	adds	r3, r4, #1
 8008662:	9319      	str	r3, [sp, #100]	; 0x64
 8008664:	7863      	ldrb	r3, [r4, #1]
 8008666:	2b2b      	cmp	r3, #43	; 0x2b
 8008668:	f000 80c8 	beq.w	80087fc <_strtod_l+0x32c>
 800866c:	2b2d      	cmp	r3, #45	; 0x2d
 800866e:	f000 80cb 	beq.w	8008808 <_strtod_l+0x338>
 8008672:	2600      	movs	r6, #0
 8008674:	9605      	str	r6, [sp, #20]
 8008676:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800867a:	2e09      	cmp	r6, #9
 800867c:	f200 80d0 	bhi.w	8008820 <_strtod_l+0x350>
 8008680:	2b30      	cmp	r3, #48	; 0x30
 8008682:	f000 80c3 	beq.w	800880c <_strtod_l+0x33c>
 8008686:	f1a3 0631 	sub.w	r6, r3, #49	; 0x31
 800868a:	2e08      	cmp	r6, #8
 800868c:	f200 80c9 	bhi.w	8008822 <_strtod_l+0x352>
 8008690:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8008694:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008696:	f04f 0c0a 	mov.w	ip, #10
 800869a:	461f      	mov	r7, r3
 800869c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800869e:	1c5e      	adds	r6, r3, #1
 80086a0:	9619      	str	r6, [sp, #100]	; 0x64
 80086a2:	785b      	ldrb	r3, [r3, #1]
 80086a4:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 80086a8:	f1b8 0f09 	cmp.w	r8, #9
 80086ac:	f240 80b3 	bls.w	8008816 <_strtod_l+0x346>
 80086b0:	1bf6      	subs	r6, r6, r7
 80086b2:	2e08      	cmp	r6, #8
 80086b4:	f644 681f 	movw	r8, #19999	; 0x4e1f
 80086b8:	dc02      	bgt.n	80086c0 <_strtod_l+0x1f0>
 80086ba:	45f0      	cmp	r8, lr
 80086bc:	bfa8      	it	ge
 80086be:	46f0      	movge	r8, lr
 80086c0:	9e05      	ldr	r6, [sp, #20]
 80086c2:	b10e      	cbz	r6, 80086c8 <_strtod_l+0x1f8>
 80086c4:	f1c8 0800 	rsb	r8, r8, #0
 80086c8:	2d00      	cmp	r5, #0
 80086ca:	f040 80d0 	bne.w	800886e <_strtod_l+0x39e>
 80086ce:	2800      	cmp	r0, #0
 80086d0:	f47f af3e 	bne.w	8008550 <_strtod_l+0x80>
 80086d4:	9a08      	ldr	r2, [sp, #32]
 80086d6:	2a00      	cmp	r2, #0
 80086d8:	f47f af3a 	bne.w	8008550 <_strtod_l+0x80>
 80086dc:	2900      	cmp	r1, #0
 80086de:	f47f af55 	bne.w	800858c <_strtod_l+0xbc>
 80086e2:	2b4e      	cmp	r3, #78	; 0x4e
 80086e4:	f000 80a6 	beq.w	8008834 <_strtod_l+0x364>
 80086e8:	f300 809e 	bgt.w	8008828 <_strtod_l+0x358>
 80086ec:	2b49      	cmp	r3, #73	; 0x49
 80086ee:	f47f af4d 	bne.w	800858c <_strtod_l+0xbc>
 80086f2:	493e      	ldr	r1, [pc, #248]	; (80087ec <_strtod_l+0x31c>)
 80086f4:	a819      	add	r0, sp, #100	; 0x64
 80086f6:	f000 ff65 	bl	80095c4 <__match>
 80086fa:	2800      	cmp	r0, #0
 80086fc:	f43f af46 	beq.w	800858c <_strtod_l+0xbc>
 8008700:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008702:	493b      	ldr	r1, [pc, #236]	; (80087f0 <_strtod_l+0x320>)
 8008704:	3b01      	subs	r3, #1
 8008706:	a819      	add	r0, sp, #100	; 0x64
 8008708:	9319      	str	r3, [sp, #100]	; 0x64
 800870a:	f000 ff5b 	bl	80095c4 <__match>
 800870e:	b910      	cbnz	r0, 8008716 <_strtod_l+0x246>
 8008710:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008712:	3301      	adds	r3, #1
 8008714:	9319      	str	r3, [sp, #100]	; 0x64
 8008716:	f8df b0dc 	ldr.w	fp, [pc, #220]	; 80087f4 <_strtod_l+0x324>
 800871a:	f04f 0a00 	mov.w	sl, #0
 800871e:	e717      	b.n	8008550 <_strtod_l+0x80>
 8008720:	2300      	movs	r3, #0
 8008722:	e774      	b.n	800860e <_strtod_l+0x13e>
 8008724:	9906      	ldr	r1, [sp, #24]
 8008726:	2908      	cmp	r1, #8
 8008728:	bfdd      	ittte	le
 800872a:	9907      	ldrle	r1, [sp, #28]
 800872c:	fb02 3301 	mlale	r3, r2, r1, r3
 8008730:	9307      	strle	r3, [sp, #28]
 8008732:	fb02 3909 	mlagt	r9, r2, r9, r3
 8008736:	9b06      	ldr	r3, [sp, #24]
 8008738:	3001      	adds	r0, #1
 800873a:	3301      	adds	r3, #1
 800873c:	9306      	str	r3, [sp, #24]
 800873e:	9019      	str	r0, [sp, #100]	; 0x64
 8008740:	e76f      	b.n	8008622 <_strtod_l+0x152>
 8008742:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008744:	195a      	adds	r2, r3, r5
 8008746:	9219      	str	r2, [sp, #100]	; 0x64
 8008748:	9a06      	ldr	r2, [sp, #24]
 800874a:	5d5b      	ldrb	r3, [r3, r5]
 800874c:	2a00      	cmp	r2, #0
 800874e:	d148      	bne.n	80087e2 <_strtod_l+0x312>
 8008750:	4610      	mov	r0, r2
 8008752:	2b30      	cmp	r3, #48	; 0x30
 8008754:	d02a      	beq.n	80087ac <_strtod_l+0x2dc>
 8008756:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800875a:	2a08      	cmp	r2, #8
 800875c:	f200 8491 	bhi.w	8009082 <_strtod_l+0xbb2>
 8008760:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008762:	920a      	str	r2, [sp, #40]	; 0x28
 8008764:	4602      	mov	r2, r0
 8008766:	2000      	movs	r0, #0
 8008768:	4605      	mov	r5, r0
 800876a:	3b30      	subs	r3, #48	; 0x30
 800876c:	f100 0101 	add.w	r1, r0, #1
 8008770:	d011      	beq.n	8008796 <_strtod_l+0x2c6>
 8008772:	440a      	add	r2, r1
 8008774:	eb00 0c05 	add.w	ip, r0, r5
 8008778:	4629      	mov	r1, r5
 800877a:	260a      	movs	r6, #10
 800877c:	4561      	cmp	r1, ip
 800877e:	d11b      	bne.n	80087b8 <_strtod_l+0x2e8>
 8008780:	4428      	add	r0, r5
 8008782:	2808      	cmp	r0, #8
 8008784:	f100 0501 	add.w	r5, r0, #1
 8008788:	dc25      	bgt.n	80087d6 <_strtod_l+0x306>
 800878a:	9807      	ldr	r0, [sp, #28]
 800878c:	210a      	movs	r1, #10
 800878e:	fb01 3300 	mla	r3, r1, r0, r3
 8008792:	9307      	str	r3, [sp, #28]
 8008794:	2100      	movs	r1, #0
 8008796:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008798:	1c58      	adds	r0, r3, #1
 800879a:	9019      	str	r0, [sp, #100]	; 0x64
 800879c:	785b      	ldrb	r3, [r3, #1]
 800879e:	4608      	mov	r0, r1
 80087a0:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80087a4:	2909      	cmp	r1, #9
 80087a6:	d9e0      	bls.n	800876a <_strtod_l+0x29a>
 80087a8:	2101      	movs	r1, #1
 80087aa:	e74d      	b.n	8008648 <_strtod_l+0x178>
 80087ac:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80087ae:	1c5a      	adds	r2, r3, #1
 80087b0:	9219      	str	r2, [sp, #100]	; 0x64
 80087b2:	3001      	adds	r0, #1
 80087b4:	785b      	ldrb	r3, [r3, #1]
 80087b6:	e7cc      	b.n	8008752 <_strtod_l+0x282>
 80087b8:	3101      	adds	r1, #1
 80087ba:	f101 3eff 	add.w	lr, r1, #4294967295
 80087be:	f1be 0f08 	cmp.w	lr, #8
 80087c2:	dc03      	bgt.n	80087cc <_strtod_l+0x2fc>
 80087c4:	9f07      	ldr	r7, [sp, #28]
 80087c6:	4377      	muls	r7, r6
 80087c8:	9707      	str	r7, [sp, #28]
 80087ca:	e7d7      	b.n	800877c <_strtod_l+0x2ac>
 80087cc:	2910      	cmp	r1, #16
 80087ce:	bfd8      	it	le
 80087d0:	fb06 f909 	mulle.w	r9, r6, r9
 80087d4:	e7d2      	b.n	800877c <_strtod_l+0x2ac>
 80087d6:	2d10      	cmp	r5, #16
 80087d8:	bfdc      	itt	le
 80087da:	210a      	movle	r1, #10
 80087dc:	fb01 3909 	mlale	r9, r1, r9, r3
 80087e0:	e7d8      	b.n	8008794 <_strtod_l+0x2c4>
 80087e2:	4602      	mov	r2, r0
 80087e4:	9d06      	ldr	r5, [sp, #24]
 80087e6:	e7db      	b.n	80087a0 <_strtod_l+0x2d0>
 80087e8:	0800beb4 	.word	0x0800beb4
 80087ec:	0800bea8 	.word	0x0800bea8
 80087f0:	0800beab 	.word	0x0800beab
 80087f4:	7ff00000 	.word	0x7ff00000
 80087f8:	2101      	movs	r1, #1
 80087fa:	e72b      	b.n	8008654 <_strtod_l+0x184>
 80087fc:	2300      	movs	r3, #0
 80087fe:	9305      	str	r3, [sp, #20]
 8008800:	1ca3      	adds	r3, r4, #2
 8008802:	9319      	str	r3, [sp, #100]	; 0x64
 8008804:	78a3      	ldrb	r3, [r4, #2]
 8008806:	e736      	b.n	8008676 <_strtod_l+0x1a6>
 8008808:	2301      	movs	r3, #1
 800880a:	e7f8      	b.n	80087fe <_strtod_l+0x32e>
 800880c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800880e:	1c5e      	adds	r6, r3, #1
 8008810:	9619      	str	r6, [sp, #100]	; 0x64
 8008812:	785b      	ldrb	r3, [r3, #1]
 8008814:	e734      	b.n	8008680 <_strtod_l+0x1b0>
 8008816:	fb0c 3e0e 	mla	lr, ip, lr, r3
 800881a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800881e:	e73d      	b.n	800869c <_strtod_l+0x1cc>
 8008820:	9419      	str	r4, [sp, #100]	; 0x64
 8008822:	f04f 0800 	mov.w	r8, #0
 8008826:	e74f      	b.n	80086c8 <_strtod_l+0x1f8>
 8008828:	2b69      	cmp	r3, #105	; 0x69
 800882a:	f43f af62 	beq.w	80086f2 <_strtod_l+0x222>
 800882e:	2b6e      	cmp	r3, #110	; 0x6e
 8008830:	f47f aeac 	bne.w	800858c <_strtod_l+0xbc>
 8008834:	4988      	ldr	r1, [pc, #544]	; (8008a58 <_strtod_l+0x588>)
 8008836:	a819      	add	r0, sp, #100	; 0x64
 8008838:	f000 fec4 	bl	80095c4 <__match>
 800883c:	2800      	cmp	r0, #0
 800883e:	f43f aea5 	beq.w	800858c <_strtod_l+0xbc>
 8008842:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008844:	781b      	ldrb	r3, [r3, #0]
 8008846:	2b28      	cmp	r3, #40	; 0x28
 8008848:	d10e      	bne.n	8008868 <_strtod_l+0x398>
 800884a:	aa1c      	add	r2, sp, #112	; 0x70
 800884c:	4983      	ldr	r1, [pc, #524]	; (8008a5c <_strtod_l+0x58c>)
 800884e:	a819      	add	r0, sp, #100	; 0x64
 8008850:	f000 fecb 	bl	80095ea <__hexnan>
 8008854:	2805      	cmp	r0, #5
 8008856:	d107      	bne.n	8008868 <_strtod_l+0x398>
 8008858:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800885a:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 800885e:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8008862:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8008866:	e673      	b.n	8008550 <_strtod_l+0x80>
 8008868:	f8df b200 	ldr.w	fp, [pc, #512]	; 8008a6c <_strtod_l+0x59c>
 800886c:	e755      	b.n	800871a <_strtod_l+0x24a>
 800886e:	9b06      	ldr	r3, [sp, #24]
 8008870:	9807      	ldr	r0, [sp, #28]
 8008872:	2b00      	cmp	r3, #0
 8008874:	bf08      	it	eq
 8008876:	462b      	moveq	r3, r5
 8008878:	2d10      	cmp	r5, #16
 800887a:	462c      	mov	r4, r5
 800887c:	eba8 0802 	sub.w	r8, r8, r2
 8008880:	bfa8      	it	ge
 8008882:	2410      	movge	r4, #16
 8008884:	9306      	str	r3, [sp, #24]
 8008886:	f7f7 fe3d 	bl	8000504 <__aeabi_ui2d>
 800888a:	2c09      	cmp	r4, #9
 800888c:	4682      	mov	sl, r0
 800888e:	468b      	mov	fp, r1
 8008890:	dd13      	ble.n	80088ba <_strtod_l+0x3ea>
 8008892:	4b73      	ldr	r3, [pc, #460]	; (8008a60 <_strtod_l+0x590>)
 8008894:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008898:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800889c:	f7f7 fea8 	bl	80005f0 <__aeabi_dmul>
 80088a0:	4606      	mov	r6, r0
 80088a2:	4648      	mov	r0, r9
 80088a4:	460f      	mov	r7, r1
 80088a6:	f7f7 fe2d 	bl	8000504 <__aeabi_ui2d>
 80088aa:	4602      	mov	r2, r0
 80088ac:	460b      	mov	r3, r1
 80088ae:	4630      	mov	r0, r6
 80088b0:	4639      	mov	r1, r7
 80088b2:	f7f7 fceb 	bl	800028c <__adddf3>
 80088b6:	4682      	mov	sl, r0
 80088b8:	468b      	mov	fp, r1
 80088ba:	2d0f      	cmp	r5, #15
 80088bc:	dc36      	bgt.n	800892c <_strtod_l+0x45c>
 80088be:	f1b8 0f00 	cmp.w	r8, #0
 80088c2:	f43f ae45 	beq.w	8008550 <_strtod_l+0x80>
 80088c6:	dd24      	ble.n	8008912 <_strtod_l+0x442>
 80088c8:	f1b8 0f16 	cmp.w	r8, #22
 80088cc:	dc0b      	bgt.n	80088e6 <_strtod_l+0x416>
 80088ce:	4d64      	ldr	r5, [pc, #400]	; (8008a60 <_strtod_l+0x590>)
 80088d0:	eb05 08c8 	add.w	r8, r5, r8, lsl #3
 80088d4:	e9d8 0100 	ldrd	r0, r1, [r8]
 80088d8:	4652      	mov	r2, sl
 80088da:	465b      	mov	r3, fp
 80088dc:	f7f7 fe88 	bl	80005f0 <__aeabi_dmul>
 80088e0:	4682      	mov	sl, r0
 80088e2:	468b      	mov	fp, r1
 80088e4:	e634      	b.n	8008550 <_strtod_l+0x80>
 80088e6:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 80088ea:	4598      	cmp	r8, r3
 80088ec:	dc1e      	bgt.n	800892c <_strtod_l+0x45c>
 80088ee:	4c5c      	ldr	r4, [pc, #368]	; (8008a60 <_strtod_l+0x590>)
 80088f0:	f1c5 050f 	rsb	r5, r5, #15
 80088f4:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80088f8:	eba8 0505 	sub.w	r5, r8, r5
 80088fc:	4652      	mov	r2, sl
 80088fe:	465b      	mov	r3, fp
 8008900:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008904:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008908:	f7f7 fe72 	bl	80005f0 <__aeabi_dmul>
 800890c:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008910:	e7e4      	b.n	80088dc <_strtod_l+0x40c>
 8008912:	f118 0f16 	cmn.w	r8, #22
 8008916:	db09      	blt.n	800892c <_strtod_l+0x45c>
 8008918:	4d51      	ldr	r5, [pc, #324]	; (8008a60 <_strtod_l+0x590>)
 800891a:	eba5 08c8 	sub.w	r8, r5, r8, lsl #3
 800891e:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008922:	4650      	mov	r0, sl
 8008924:	4659      	mov	r1, fp
 8008926:	f7f7 ff8d 	bl	8000844 <__aeabi_ddiv>
 800892a:	e7d9      	b.n	80088e0 <_strtod_l+0x410>
 800892c:	1b2c      	subs	r4, r5, r4
 800892e:	4444      	add	r4, r8
 8008930:	2c00      	cmp	r4, #0
 8008932:	dd70      	ble.n	8008a16 <_strtod_l+0x546>
 8008934:	f014 030f 	ands.w	r3, r4, #15
 8008938:	d00a      	beq.n	8008950 <_strtod_l+0x480>
 800893a:	4949      	ldr	r1, [pc, #292]	; (8008a60 <_strtod_l+0x590>)
 800893c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008940:	4652      	mov	r2, sl
 8008942:	465b      	mov	r3, fp
 8008944:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008948:	f7f7 fe52 	bl	80005f0 <__aeabi_dmul>
 800894c:	4682      	mov	sl, r0
 800894e:	468b      	mov	fp, r1
 8008950:	f034 040f 	bics.w	r4, r4, #15
 8008954:	d050      	beq.n	80089f8 <_strtod_l+0x528>
 8008956:	f5b4 7f9a 	cmp.w	r4, #308	; 0x134
 800895a:	dd23      	ble.n	80089a4 <_strtod_l+0x4d4>
 800895c:	2400      	movs	r4, #0
 800895e:	4625      	mov	r5, r4
 8008960:	9407      	str	r4, [sp, #28]
 8008962:	9406      	str	r4, [sp, #24]
 8008964:	9a04      	ldr	r2, [sp, #16]
 8008966:	f8df b108 	ldr.w	fp, [pc, #264]	; 8008a70 <_strtod_l+0x5a0>
 800896a:	2322      	movs	r3, #34	; 0x22
 800896c:	6013      	str	r3, [r2, #0]
 800896e:	f04f 0a00 	mov.w	sl, #0
 8008972:	9b07      	ldr	r3, [sp, #28]
 8008974:	2b00      	cmp	r3, #0
 8008976:	f43f adeb 	beq.w	8008550 <_strtod_l+0x80>
 800897a:	991a      	ldr	r1, [sp, #104]	; 0x68
 800897c:	9804      	ldr	r0, [sp, #16]
 800897e:	f000 ff28 	bl	80097d2 <_Bfree>
 8008982:	9906      	ldr	r1, [sp, #24]
 8008984:	9804      	ldr	r0, [sp, #16]
 8008986:	f000 ff24 	bl	80097d2 <_Bfree>
 800898a:	4629      	mov	r1, r5
 800898c:	9804      	ldr	r0, [sp, #16]
 800898e:	f000 ff20 	bl	80097d2 <_Bfree>
 8008992:	9907      	ldr	r1, [sp, #28]
 8008994:	9804      	ldr	r0, [sp, #16]
 8008996:	f000 ff1c 	bl	80097d2 <_Bfree>
 800899a:	4621      	mov	r1, r4
 800899c:	9804      	ldr	r0, [sp, #16]
 800899e:	f000 ff18 	bl	80097d2 <_Bfree>
 80089a2:	e5d5      	b.n	8008550 <_strtod_l+0x80>
 80089a4:	4e2f      	ldr	r6, [pc, #188]	; (8008a64 <_strtod_l+0x594>)
 80089a6:	2300      	movs	r3, #0
 80089a8:	1124      	asrs	r4, r4, #4
 80089aa:	4650      	mov	r0, sl
 80089ac:	4659      	mov	r1, fp
 80089ae:	4699      	mov	r9, r3
 80089b0:	4637      	mov	r7, r6
 80089b2:	2c01      	cmp	r4, #1
 80089b4:	dc23      	bgt.n	80089fe <_strtod_l+0x52e>
 80089b6:	b10b      	cbz	r3, 80089bc <_strtod_l+0x4ec>
 80089b8:	4682      	mov	sl, r0
 80089ba:	468b      	mov	fp, r1
 80089bc:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80089c0:	eb07 07c9 	add.w	r7, r7, r9, lsl #3
 80089c4:	4652      	mov	r2, sl
 80089c6:	465b      	mov	r3, fp
 80089c8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80089cc:	f7f7 fe10 	bl	80005f0 <__aeabi_dmul>
 80089d0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80089d4:	468b      	mov	fp, r1
 80089d6:	460a      	mov	r2, r1
 80089d8:	0d1b      	lsrs	r3, r3, #20
 80089da:	4923      	ldr	r1, [pc, #140]	; (8008a68 <_strtod_l+0x598>)
 80089dc:	051b      	lsls	r3, r3, #20
 80089de:	428b      	cmp	r3, r1
 80089e0:	4682      	mov	sl, r0
 80089e2:	d8bb      	bhi.n	800895c <_strtod_l+0x48c>
 80089e4:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80089e8:	428b      	cmp	r3, r1
 80089ea:	bf86      	itte	hi
 80089ec:	f8df b084 	ldrhi.w	fp, [pc, #132]	; 8008a74 <_strtod_l+0x5a4>
 80089f0:	f04f 3aff 	movhi.w	sl, #4294967295
 80089f4:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80089f8:	2300      	movs	r3, #0
 80089fa:	9305      	str	r3, [sp, #20]
 80089fc:	e06d      	b.n	8008ada <_strtod_l+0x60a>
 80089fe:	07e2      	lsls	r2, r4, #31
 8008a00:	d504      	bpl.n	8008a0c <_strtod_l+0x53c>
 8008a02:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008a06:	f7f7 fdf3 	bl	80005f0 <__aeabi_dmul>
 8008a0a:	2301      	movs	r3, #1
 8008a0c:	f109 0901 	add.w	r9, r9, #1
 8008a10:	1064      	asrs	r4, r4, #1
 8008a12:	3608      	adds	r6, #8
 8008a14:	e7cd      	b.n	80089b2 <_strtod_l+0x4e2>
 8008a16:	d0ef      	beq.n	80089f8 <_strtod_l+0x528>
 8008a18:	4264      	negs	r4, r4
 8008a1a:	f014 020f 	ands.w	r2, r4, #15
 8008a1e:	d00a      	beq.n	8008a36 <_strtod_l+0x566>
 8008a20:	4b0f      	ldr	r3, [pc, #60]	; (8008a60 <_strtod_l+0x590>)
 8008a22:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008a26:	4650      	mov	r0, sl
 8008a28:	4659      	mov	r1, fp
 8008a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a2e:	f7f7 ff09 	bl	8000844 <__aeabi_ddiv>
 8008a32:	4682      	mov	sl, r0
 8008a34:	468b      	mov	fp, r1
 8008a36:	1124      	asrs	r4, r4, #4
 8008a38:	d0de      	beq.n	80089f8 <_strtod_l+0x528>
 8008a3a:	2c1f      	cmp	r4, #31
 8008a3c:	dd1c      	ble.n	8008a78 <_strtod_l+0x5a8>
 8008a3e:	2400      	movs	r4, #0
 8008a40:	4625      	mov	r5, r4
 8008a42:	9407      	str	r4, [sp, #28]
 8008a44:	9406      	str	r4, [sp, #24]
 8008a46:	9a04      	ldr	r2, [sp, #16]
 8008a48:	2322      	movs	r3, #34	; 0x22
 8008a4a:	f04f 0a00 	mov.w	sl, #0
 8008a4e:	f04f 0b00 	mov.w	fp, #0
 8008a52:	6013      	str	r3, [r2, #0]
 8008a54:	e78d      	b.n	8008972 <_strtod_l+0x4a2>
 8008a56:	bf00      	nop
 8008a58:	0800beb1 	.word	0x0800beb1
 8008a5c:	0800bec8 	.word	0x0800bec8
 8008a60:	0800bf40 	.word	0x0800bf40
 8008a64:	0800bf18 	.word	0x0800bf18
 8008a68:	7ca00000 	.word	0x7ca00000
 8008a6c:	fff80000 	.word	0xfff80000
 8008a70:	7ff00000 	.word	0x7ff00000
 8008a74:	7fefffff 	.word	0x7fefffff
 8008a78:	f014 0310 	ands.w	r3, r4, #16
 8008a7c:	bf18      	it	ne
 8008a7e:	236a      	movne	r3, #106	; 0x6a
 8008a80:	4ea0      	ldr	r6, [pc, #640]	; (8008d04 <_strtod_l+0x834>)
 8008a82:	9305      	str	r3, [sp, #20]
 8008a84:	4650      	mov	r0, sl
 8008a86:	4659      	mov	r1, fp
 8008a88:	2300      	movs	r3, #0
 8008a8a:	2c00      	cmp	r4, #0
 8008a8c:	f300 8106 	bgt.w	8008c9c <_strtod_l+0x7cc>
 8008a90:	b10b      	cbz	r3, 8008a96 <_strtod_l+0x5c6>
 8008a92:	4682      	mov	sl, r0
 8008a94:	468b      	mov	fp, r1
 8008a96:	9b05      	ldr	r3, [sp, #20]
 8008a98:	b1bb      	cbz	r3, 8008aca <_strtod_l+0x5fa>
 8008a9a:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8008a9e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	4659      	mov	r1, fp
 8008aa6:	dd10      	ble.n	8008aca <_strtod_l+0x5fa>
 8008aa8:	2b1f      	cmp	r3, #31
 8008aaa:	f340 8101 	ble.w	8008cb0 <_strtod_l+0x7e0>
 8008aae:	2b34      	cmp	r3, #52	; 0x34
 8008ab0:	bfde      	ittt	le
 8008ab2:	3b20      	suble	r3, #32
 8008ab4:	f04f 32ff 	movle.w	r2, #4294967295
 8008ab8:	fa02 f303 	lslle.w	r3, r2, r3
 8008abc:	f04f 0a00 	mov.w	sl, #0
 8008ac0:	bfcc      	ite	gt
 8008ac2:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8008ac6:	ea03 0b01 	andle.w	fp, r3, r1
 8008aca:	2200      	movs	r2, #0
 8008acc:	2300      	movs	r3, #0
 8008ace:	4650      	mov	r0, sl
 8008ad0:	4659      	mov	r1, fp
 8008ad2:	f7f7 fff5 	bl	8000ac0 <__aeabi_dcmpeq>
 8008ad6:	2800      	cmp	r0, #0
 8008ad8:	d1b1      	bne.n	8008a3e <_strtod_l+0x56e>
 8008ada:	9b07      	ldr	r3, [sp, #28]
 8008adc:	9300      	str	r3, [sp, #0]
 8008ade:	9a06      	ldr	r2, [sp, #24]
 8008ae0:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008ae2:	9804      	ldr	r0, [sp, #16]
 8008ae4:	462b      	mov	r3, r5
 8008ae6:	f000 fec6 	bl	8009876 <__s2b>
 8008aea:	9007      	str	r0, [sp, #28]
 8008aec:	2800      	cmp	r0, #0
 8008aee:	f43f af35 	beq.w	800895c <_strtod_l+0x48c>
 8008af2:	f1b8 0f00 	cmp.w	r8, #0
 8008af6:	f1c8 0300 	rsb	r3, r8, #0
 8008afa:	bfa8      	it	ge
 8008afc:	2300      	movge	r3, #0
 8008afe:	930e      	str	r3, [sp, #56]	; 0x38
 8008b00:	2400      	movs	r4, #0
 8008b02:	ea28 73e8 	bic.w	r3, r8, r8, asr #31
 8008b06:	930f      	str	r3, [sp, #60]	; 0x3c
 8008b08:	4625      	mov	r5, r4
 8008b0a:	9b07      	ldr	r3, [sp, #28]
 8008b0c:	9804      	ldr	r0, [sp, #16]
 8008b0e:	6859      	ldr	r1, [r3, #4]
 8008b10:	f000 fe2b 	bl	800976a <_Balloc>
 8008b14:	9006      	str	r0, [sp, #24]
 8008b16:	2800      	cmp	r0, #0
 8008b18:	f43f af24 	beq.w	8008964 <_strtod_l+0x494>
 8008b1c:	9b07      	ldr	r3, [sp, #28]
 8008b1e:	691a      	ldr	r2, [r3, #16]
 8008b20:	3202      	adds	r2, #2
 8008b22:	f103 010c 	add.w	r1, r3, #12
 8008b26:	0092      	lsls	r2, r2, #2
 8008b28:	300c      	adds	r0, #12
 8008b2a:	f000 fe13 	bl	8009754 <memcpy>
 8008b2e:	aa1c      	add	r2, sp, #112	; 0x70
 8008b30:	a91b      	add	r1, sp, #108	; 0x6c
 8008b32:	ec4b ab10 	vmov	d0, sl, fp
 8008b36:	9804      	ldr	r0, [sp, #16]
 8008b38:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8008b3c:	f001 f94c 	bl	8009dd8 <__d2b>
 8008b40:	901a      	str	r0, [sp, #104]	; 0x68
 8008b42:	2800      	cmp	r0, #0
 8008b44:	f43f af0e 	beq.w	8008964 <_strtod_l+0x494>
 8008b48:	2101      	movs	r1, #1
 8008b4a:	9804      	ldr	r0, [sp, #16]
 8008b4c:	f000 ff1f 	bl	800998e <__i2b>
 8008b50:	4605      	mov	r5, r0
 8008b52:	2800      	cmp	r0, #0
 8008b54:	f43f af06 	beq.w	8008964 <_strtod_l+0x494>
 8008b58:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8008b5a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8008b5c:	2e00      	cmp	r6, #0
 8008b5e:	bfab      	itete	ge
 8008b60:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8008b62:	9b0f      	ldrlt	r3, [sp, #60]	; 0x3c
 8008b64:	9f0f      	ldrge	r7, [sp, #60]	; 0x3c
 8008b66:	f8dd 8038 	ldrlt.w	r8, [sp, #56]	; 0x38
 8008b6a:	bfac      	ite	ge
 8008b6c:	eb03 0806 	addge.w	r8, r3, r6
 8008b70:	1b9f      	sublt	r7, r3, r6
 8008b72:	9b05      	ldr	r3, [sp, #20]
 8008b74:	1af6      	subs	r6, r6, r3
 8008b76:	4416      	add	r6, r2
 8008b78:	4b63      	ldr	r3, [pc, #396]	; (8008d08 <_strtod_l+0x838>)
 8008b7a:	3e01      	subs	r6, #1
 8008b7c:	429e      	cmp	r6, r3
 8008b7e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008b82:	f280 80a8 	bge.w	8008cd6 <_strtod_l+0x806>
 8008b86:	1b9b      	subs	r3, r3, r6
 8008b88:	2b1f      	cmp	r3, #31
 8008b8a:	eba2 0203 	sub.w	r2, r2, r3
 8008b8e:	f04f 0901 	mov.w	r9, #1
 8008b92:	f300 8094 	bgt.w	8008cbe <_strtod_l+0x7ee>
 8008b96:	fa09 f303 	lsl.w	r3, r9, r3
 8008b9a:	9314      	str	r3, [sp, #80]	; 0x50
 8008b9c:	2600      	movs	r6, #0
 8008b9e:	eb08 0902 	add.w	r9, r8, r2
 8008ba2:	9b05      	ldr	r3, [sp, #20]
 8008ba4:	45c8      	cmp	r8, r9
 8008ba6:	4417      	add	r7, r2
 8008ba8:	441f      	add	r7, r3
 8008baa:	4643      	mov	r3, r8
 8008bac:	bfa8      	it	ge
 8008bae:	464b      	movge	r3, r9
 8008bb0:	42bb      	cmp	r3, r7
 8008bb2:	bfa8      	it	ge
 8008bb4:	463b      	movge	r3, r7
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	bfc2      	ittt	gt
 8008bba:	eba9 0903 	subgt.w	r9, r9, r3
 8008bbe:	1aff      	subgt	r7, r7, r3
 8008bc0:	eba8 0803 	subgt.w	r8, r8, r3
 8008bc4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008bc6:	b1bb      	cbz	r3, 8008bf8 <_strtod_l+0x728>
 8008bc8:	4629      	mov	r1, r5
 8008bca:	461a      	mov	r2, r3
 8008bcc:	9804      	ldr	r0, [sp, #16]
 8008bce:	f000 ff75 	bl	8009abc <__pow5mult>
 8008bd2:	4605      	mov	r5, r0
 8008bd4:	2800      	cmp	r0, #0
 8008bd6:	f43f aec5 	beq.w	8008964 <_strtod_l+0x494>
 8008bda:	4601      	mov	r1, r0
 8008bdc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008bde:	9804      	ldr	r0, [sp, #16]
 8008be0:	f000 fede 	bl	80099a0 <__multiply>
 8008be4:	9008      	str	r0, [sp, #32]
 8008be6:	2800      	cmp	r0, #0
 8008be8:	f43f aebc 	beq.w	8008964 <_strtod_l+0x494>
 8008bec:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008bee:	9804      	ldr	r0, [sp, #16]
 8008bf0:	f000 fdef 	bl	80097d2 <_Bfree>
 8008bf4:	9b08      	ldr	r3, [sp, #32]
 8008bf6:	931a      	str	r3, [sp, #104]	; 0x68
 8008bf8:	f1b9 0f00 	cmp.w	r9, #0
 8008bfc:	dc6f      	bgt.n	8008cde <_strtod_l+0x80e>
 8008bfe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d175      	bne.n	8008cf0 <_strtod_l+0x820>
 8008c04:	2f00      	cmp	r7, #0
 8008c06:	dd08      	ble.n	8008c1a <_strtod_l+0x74a>
 8008c08:	463a      	mov	r2, r7
 8008c0a:	9906      	ldr	r1, [sp, #24]
 8008c0c:	9804      	ldr	r0, [sp, #16]
 8008c0e:	f000 ffa3 	bl	8009b58 <__lshift>
 8008c12:	9006      	str	r0, [sp, #24]
 8008c14:	2800      	cmp	r0, #0
 8008c16:	f43f aea5 	beq.w	8008964 <_strtod_l+0x494>
 8008c1a:	f1b8 0f00 	cmp.w	r8, #0
 8008c1e:	dd08      	ble.n	8008c32 <_strtod_l+0x762>
 8008c20:	4629      	mov	r1, r5
 8008c22:	4642      	mov	r2, r8
 8008c24:	9804      	ldr	r0, [sp, #16]
 8008c26:	f000 ff97 	bl	8009b58 <__lshift>
 8008c2a:	4605      	mov	r5, r0
 8008c2c:	2800      	cmp	r0, #0
 8008c2e:	f43f ae99 	beq.w	8008964 <_strtod_l+0x494>
 8008c32:	9a06      	ldr	r2, [sp, #24]
 8008c34:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008c36:	9804      	ldr	r0, [sp, #16]
 8008c38:	f000 fff9 	bl	8009c2e <__mdiff>
 8008c3c:	4604      	mov	r4, r0
 8008c3e:	2800      	cmp	r0, #0
 8008c40:	f43f ae90 	beq.w	8008964 <_strtod_l+0x494>
 8008c44:	68c3      	ldr	r3, [r0, #12]
 8008c46:	9308      	str	r3, [sp, #32]
 8008c48:	2300      	movs	r3, #0
 8008c4a:	60c3      	str	r3, [r0, #12]
 8008c4c:	4629      	mov	r1, r5
 8008c4e:	f000 ffd4 	bl	8009bfa <__mcmp>
 8008c52:	2800      	cmp	r0, #0
 8008c54:	da5a      	bge.n	8008d0c <_strtod_l+0x83c>
 8008c56:	9b08      	ldr	r3, [sp, #32]
 8008c58:	b9e3      	cbnz	r3, 8008c94 <_strtod_l+0x7c4>
 8008c5a:	f1ba 0f00 	cmp.w	sl, #0
 8008c5e:	d119      	bne.n	8008c94 <_strtod_l+0x7c4>
 8008c60:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008c64:	b9b3      	cbnz	r3, 8008c94 <_strtod_l+0x7c4>
 8008c66:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008c6a:	0d1b      	lsrs	r3, r3, #20
 8008c6c:	051b      	lsls	r3, r3, #20
 8008c6e:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008c72:	d90f      	bls.n	8008c94 <_strtod_l+0x7c4>
 8008c74:	6963      	ldr	r3, [r4, #20]
 8008c76:	b913      	cbnz	r3, 8008c7e <_strtod_l+0x7ae>
 8008c78:	6923      	ldr	r3, [r4, #16]
 8008c7a:	2b01      	cmp	r3, #1
 8008c7c:	dd0a      	ble.n	8008c94 <_strtod_l+0x7c4>
 8008c7e:	4621      	mov	r1, r4
 8008c80:	2201      	movs	r2, #1
 8008c82:	9804      	ldr	r0, [sp, #16]
 8008c84:	f000 ff68 	bl	8009b58 <__lshift>
 8008c88:	4629      	mov	r1, r5
 8008c8a:	4604      	mov	r4, r0
 8008c8c:	f000 ffb5 	bl	8009bfa <__mcmp>
 8008c90:	2800      	cmp	r0, #0
 8008c92:	dc6c      	bgt.n	8008d6e <_strtod_l+0x89e>
 8008c94:	9b05      	ldr	r3, [sp, #20]
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d176      	bne.n	8008d88 <_strtod_l+0x8b8>
 8008c9a:	e66e      	b.n	800897a <_strtod_l+0x4aa>
 8008c9c:	07e2      	lsls	r2, r4, #31
 8008c9e:	d504      	bpl.n	8008caa <_strtod_l+0x7da>
 8008ca0:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008ca4:	f7f7 fca4 	bl	80005f0 <__aeabi_dmul>
 8008ca8:	2301      	movs	r3, #1
 8008caa:	1064      	asrs	r4, r4, #1
 8008cac:	3608      	adds	r6, #8
 8008cae:	e6ec      	b.n	8008a8a <_strtod_l+0x5ba>
 8008cb0:	f04f 32ff 	mov.w	r2, #4294967295
 8008cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8008cb8:	ea03 0a0a 	and.w	sl, r3, sl
 8008cbc:	e705      	b.n	8008aca <_strtod_l+0x5fa>
 8008cbe:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8008cc2:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8008cc6:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8008cca:	36e2      	adds	r6, #226	; 0xe2
 8008ccc:	fa09 f606 	lsl.w	r6, r9, r6
 8008cd0:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
 8008cd4:	e763      	b.n	8008b9e <_strtod_l+0x6ce>
 8008cd6:	2301      	movs	r3, #1
 8008cd8:	2600      	movs	r6, #0
 8008cda:	9314      	str	r3, [sp, #80]	; 0x50
 8008cdc:	e75f      	b.n	8008b9e <_strtod_l+0x6ce>
 8008cde:	464a      	mov	r2, r9
 8008ce0:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008ce2:	9804      	ldr	r0, [sp, #16]
 8008ce4:	f000 ff38 	bl	8009b58 <__lshift>
 8008ce8:	901a      	str	r0, [sp, #104]	; 0x68
 8008cea:	2800      	cmp	r0, #0
 8008cec:	d187      	bne.n	8008bfe <_strtod_l+0x72e>
 8008cee:	e639      	b.n	8008964 <_strtod_l+0x494>
 8008cf0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008cf2:	9906      	ldr	r1, [sp, #24]
 8008cf4:	9804      	ldr	r0, [sp, #16]
 8008cf6:	f000 fee1 	bl	8009abc <__pow5mult>
 8008cfa:	9006      	str	r0, [sp, #24]
 8008cfc:	2800      	cmp	r0, #0
 8008cfe:	d181      	bne.n	8008c04 <_strtod_l+0x734>
 8008d00:	e630      	b.n	8008964 <_strtod_l+0x494>
 8008d02:	bf00      	nop
 8008d04:	0800bee0 	.word	0x0800bee0
 8008d08:	fffffc02 	.word	0xfffffc02
 8008d0c:	f040 8086 	bne.w	8008e1c <_strtod_l+0x94c>
 8008d10:	9a08      	ldr	r2, [sp, #32]
 8008d12:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008d16:	b332      	cbz	r2, 8008d66 <_strtod_l+0x896>
 8008d18:	4aad      	ldr	r2, [pc, #692]	; (8008fd0 <_strtod_l+0xb00>)
 8008d1a:	4293      	cmp	r3, r2
 8008d1c:	4659      	mov	r1, fp
 8008d1e:	d152      	bne.n	8008dc6 <_strtod_l+0x8f6>
 8008d20:	9b05      	ldr	r3, [sp, #20]
 8008d22:	4650      	mov	r0, sl
 8008d24:	b1d3      	cbz	r3, 8008d5c <_strtod_l+0x88c>
 8008d26:	4aab      	ldr	r2, [pc, #684]	; (8008fd4 <_strtod_l+0xb04>)
 8008d28:	400a      	ands	r2, r1
 8008d2a:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8008d2e:	f04f 37ff 	mov.w	r7, #4294967295
 8008d32:	d816      	bhi.n	8008d62 <_strtod_l+0x892>
 8008d34:	0d12      	lsrs	r2, r2, #20
 8008d36:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008d3a:	fa07 f303 	lsl.w	r3, r7, r3
 8008d3e:	4283      	cmp	r3, r0
 8008d40:	d141      	bne.n	8008dc6 <_strtod_l+0x8f6>
 8008d42:	4aa5      	ldr	r2, [pc, #660]	; (8008fd8 <_strtod_l+0xb08>)
 8008d44:	4291      	cmp	r1, r2
 8008d46:	d102      	bne.n	8008d4e <_strtod_l+0x87e>
 8008d48:	3301      	adds	r3, #1
 8008d4a:	f43f ae0b 	beq.w	8008964 <_strtod_l+0x494>
 8008d4e:	4ba1      	ldr	r3, [pc, #644]	; (8008fd4 <_strtod_l+0xb04>)
 8008d50:	400b      	ands	r3, r1
 8008d52:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8008d56:	f04f 0a00 	mov.w	sl, #0
 8008d5a:	e79b      	b.n	8008c94 <_strtod_l+0x7c4>
 8008d5c:	f04f 33ff 	mov.w	r3, #4294967295
 8008d60:	e7ed      	b.n	8008d3e <_strtod_l+0x86e>
 8008d62:	463b      	mov	r3, r7
 8008d64:	e7eb      	b.n	8008d3e <_strtod_l+0x86e>
 8008d66:	bb73      	cbnz	r3, 8008dc6 <_strtod_l+0x8f6>
 8008d68:	f1ba 0f00 	cmp.w	sl, #0
 8008d6c:	d12b      	bne.n	8008dc6 <_strtod_l+0x8f6>
 8008d6e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008d72:	9a05      	ldr	r2, [sp, #20]
 8008d74:	0d1b      	lsrs	r3, r3, #20
 8008d76:	051b      	lsls	r3, r3, #20
 8008d78:	b1e2      	cbz	r2, 8008db4 <_strtod_l+0x8e4>
 8008d7a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008d7e:	dc19      	bgt.n	8008db4 <_strtod_l+0x8e4>
 8008d80:	f1b3 7f5c 	cmp.w	r3, #57671680	; 0x3700000
 8008d84:	f77f ae5f 	ble.w	8008a46 <_strtod_l+0x576>
 8008d88:	4b94      	ldr	r3, [pc, #592]	; (8008fdc <_strtod_l+0xb0c>)
 8008d8a:	930d      	str	r3, [sp, #52]	; 0x34
 8008d8c:	2300      	movs	r3, #0
 8008d8e:	930c      	str	r3, [sp, #48]	; 0x30
 8008d90:	4650      	mov	r0, sl
 8008d92:	4659      	mov	r1, fp
 8008d94:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008d98:	f7f7 fc2a 	bl	80005f0 <__aeabi_dmul>
 8008d9c:	4682      	mov	sl, r0
 8008d9e:	468b      	mov	fp, r1
 8008da0:	2900      	cmp	r1, #0
 8008da2:	f47f adea 	bne.w	800897a <_strtod_l+0x4aa>
 8008da6:	2800      	cmp	r0, #0
 8008da8:	f47f ade7 	bne.w	800897a <_strtod_l+0x4aa>
 8008dac:	9a04      	ldr	r2, [sp, #16]
 8008dae:	2322      	movs	r3, #34	; 0x22
 8008db0:	6013      	str	r3, [r2, #0]
 8008db2:	e5e2      	b.n	800897a <_strtod_l+0x4aa>
 8008db4:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008db8:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008dbc:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008dc0:	f04f 3aff 	mov.w	sl, #4294967295
 8008dc4:	e766      	b.n	8008c94 <_strtod_l+0x7c4>
 8008dc6:	b19e      	cbz	r6, 8008df0 <_strtod_l+0x920>
 8008dc8:	ea16 0f0b 	tst.w	r6, fp
 8008dcc:	f43f af62 	beq.w	8008c94 <_strtod_l+0x7c4>
 8008dd0:	9b08      	ldr	r3, [sp, #32]
 8008dd2:	9a05      	ldr	r2, [sp, #20]
 8008dd4:	4650      	mov	r0, sl
 8008dd6:	4659      	mov	r1, fp
 8008dd8:	b173      	cbz	r3, 8008df8 <_strtod_l+0x928>
 8008dda:	f7ff fb5b 	bl	8008494 <sulp>
 8008dde:	4602      	mov	r2, r0
 8008de0:	460b      	mov	r3, r1
 8008de2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008de6:	f7f7 fa51 	bl	800028c <__adddf3>
 8008dea:	4682      	mov	sl, r0
 8008dec:	468b      	mov	fp, r1
 8008dee:	e751      	b.n	8008c94 <_strtod_l+0x7c4>
 8008df0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008df2:	ea13 0f0a 	tst.w	r3, sl
 8008df6:	e7e9      	b.n	8008dcc <_strtod_l+0x8fc>
 8008df8:	f7ff fb4c 	bl	8008494 <sulp>
 8008dfc:	4602      	mov	r2, r0
 8008dfe:	460b      	mov	r3, r1
 8008e00:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008e04:	f7f7 fa40 	bl	8000288 <__aeabi_dsub>
 8008e08:	2200      	movs	r2, #0
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	4682      	mov	sl, r0
 8008e0e:	468b      	mov	fp, r1
 8008e10:	f7f7 fe56 	bl	8000ac0 <__aeabi_dcmpeq>
 8008e14:	2800      	cmp	r0, #0
 8008e16:	f47f ae16 	bne.w	8008a46 <_strtod_l+0x576>
 8008e1a:	e73b      	b.n	8008c94 <_strtod_l+0x7c4>
 8008e1c:	4629      	mov	r1, r5
 8008e1e:	4620      	mov	r0, r4
 8008e20:	f001 f829 	bl	8009e76 <__ratio>
 8008e24:	ec57 6b10 	vmov	r6, r7, d0
 8008e28:	2200      	movs	r2, #0
 8008e2a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008e2e:	ee10 0a10 	vmov	r0, s0
 8008e32:	4639      	mov	r1, r7
 8008e34:	f7f7 fe58 	bl	8000ae8 <__aeabi_dcmple>
 8008e38:	2800      	cmp	r0, #0
 8008e3a:	d074      	beq.n	8008f26 <_strtod_l+0xa56>
 8008e3c:	9b08      	ldr	r3, [sp, #32]
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d046      	beq.n	8008ed0 <_strtod_l+0xa00>
 8008e42:	f8df 919c 	ldr.w	r9, [pc, #412]	; 8008fe0 <_strtod_l+0xb10>
 8008e46:	f04f 0800 	mov.w	r8, #0
 8008e4a:	4f65      	ldr	r7, [pc, #404]	; (8008fe0 <_strtod_l+0xb10>)
 8008e4c:	2600      	movs	r6, #0
 8008e4e:	4b61      	ldr	r3, [pc, #388]	; (8008fd4 <_strtod_l+0xb04>)
 8008e50:	ea0b 0303 	and.w	r3, fp, r3
 8008e54:	9314      	str	r3, [sp, #80]	; 0x50
 8008e56:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008e58:	4b62      	ldr	r3, [pc, #392]	; (8008fe4 <_strtod_l+0xb14>)
 8008e5a:	429a      	cmp	r2, r3
 8008e5c:	f040 80ca 	bne.w	8008ff4 <_strtod_l+0xb24>
 8008e60:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008e64:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8008e68:	ec4b ab10 	vmov	d0, sl, fp
 8008e6c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8008e70:	f000 ff3c 	bl	8009cec <__ulp>
 8008e74:	4640      	mov	r0, r8
 8008e76:	ec53 2b10 	vmov	r2, r3, d0
 8008e7a:	4649      	mov	r1, r9
 8008e7c:	f7f7 fbb8 	bl	80005f0 <__aeabi_dmul>
 8008e80:	4652      	mov	r2, sl
 8008e82:	465b      	mov	r3, fp
 8008e84:	f7f7 fa02 	bl	800028c <__adddf3>
 8008e88:	4a52      	ldr	r2, [pc, #328]	; (8008fd4 <_strtod_l+0xb04>)
 8008e8a:	4b57      	ldr	r3, [pc, #348]	; (8008fe8 <_strtod_l+0xb18>)
 8008e8c:	400a      	ands	r2, r1
 8008e8e:	429a      	cmp	r2, r3
 8008e90:	4682      	mov	sl, r0
 8008e92:	d95c      	bls.n	8008f4e <_strtod_l+0xa7e>
 8008e94:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008e96:	f103 7354 	add.w	r3, r3, #55574528	; 0x3500000
 8008e9a:	429a      	cmp	r2, r3
 8008e9c:	d103      	bne.n	8008ea6 <_strtod_l+0x9d6>
 8008e9e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008ea0:	3301      	adds	r3, #1
 8008ea2:	f43f ad5f 	beq.w	8008964 <_strtod_l+0x494>
 8008ea6:	f8df b130 	ldr.w	fp, [pc, #304]	; 8008fd8 <_strtod_l+0xb08>
 8008eaa:	f04f 3aff 	mov.w	sl, #4294967295
 8008eae:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008eb0:	9804      	ldr	r0, [sp, #16]
 8008eb2:	f000 fc8e 	bl	80097d2 <_Bfree>
 8008eb6:	9906      	ldr	r1, [sp, #24]
 8008eb8:	9804      	ldr	r0, [sp, #16]
 8008eba:	f000 fc8a 	bl	80097d2 <_Bfree>
 8008ebe:	4629      	mov	r1, r5
 8008ec0:	9804      	ldr	r0, [sp, #16]
 8008ec2:	f000 fc86 	bl	80097d2 <_Bfree>
 8008ec6:	4621      	mov	r1, r4
 8008ec8:	9804      	ldr	r0, [sp, #16]
 8008eca:	f000 fc82 	bl	80097d2 <_Bfree>
 8008ece:	e61c      	b.n	8008b0a <_strtod_l+0x63a>
 8008ed0:	f1ba 0f00 	cmp.w	sl, #0
 8008ed4:	d118      	bne.n	8008f08 <_strtod_l+0xa38>
 8008ed6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008eda:	b9e3      	cbnz	r3, 8008f16 <_strtod_l+0xa46>
 8008edc:	2200      	movs	r2, #0
 8008ede:	4b40      	ldr	r3, [pc, #256]	; (8008fe0 <_strtod_l+0xb10>)
 8008ee0:	4630      	mov	r0, r6
 8008ee2:	4639      	mov	r1, r7
 8008ee4:	f7f7 fdf6 	bl	8000ad4 <__aeabi_dcmplt>
 8008ee8:	b9d0      	cbnz	r0, 8008f20 <_strtod_l+0xa50>
 8008eea:	4630      	mov	r0, r6
 8008eec:	4639      	mov	r1, r7
 8008eee:	2200      	movs	r2, #0
 8008ef0:	4b3e      	ldr	r3, [pc, #248]	; (8008fec <_strtod_l+0xb1c>)
 8008ef2:	f7f7 fb7d 	bl	80005f0 <__aeabi_dmul>
 8008ef6:	4606      	mov	r6, r0
 8008ef8:	460f      	mov	r7, r1
 8008efa:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8008efe:	9616      	str	r6, [sp, #88]	; 0x58
 8008f00:	9317      	str	r3, [sp, #92]	; 0x5c
 8008f02:	e9dd 8916 	ldrd	r8, r9, [sp, #88]	; 0x58
 8008f06:	e7a2      	b.n	8008e4e <_strtod_l+0x97e>
 8008f08:	f1ba 0f01 	cmp.w	sl, #1
 8008f0c:	d103      	bne.n	8008f16 <_strtod_l+0xa46>
 8008f0e:	f1bb 0f00 	cmp.w	fp, #0
 8008f12:	f43f ad98 	beq.w	8008a46 <_strtod_l+0x576>
 8008f16:	f04f 0800 	mov.w	r8, #0
 8008f1a:	f8df 90d4 	ldr.w	r9, [pc, #212]	; 8008ff0 <_strtod_l+0xb20>
 8008f1e:	e794      	b.n	8008e4a <_strtod_l+0x97a>
 8008f20:	2600      	movs	r6, #0
 8008f22:	4f32      	ldr	r7, [pc, #200]	; (8008fec <_strtod_l+0xb1c>)
 8008f24:	e7e9      	b.n	8008efa <_strtod_l+0xa2a>
 8008f26:	4b31      	ldr	r3, [pc, #196]	; (8008fec <_strtod_l+0xb1c>)
 8008f28:	4630      	mov	r0, r6
 8008f2a:	4639      	mov	r1, r7
 8008f2c:	2200      	movs	r2, #0
 8008f2e:	f7f7 fb5f 	bl	80005f0 <__aeabi_dmul>
 8008f32:	9b08      	ldr	r3, [sp, #32]
 8008f34:	4606      	mov	r6, r0
 8008f36:	460f      	mov	r7, r1
 8008f38:	b933      	cbnz	r3, 8008f48 <_strtod_l+0xa78>
 8008f3a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008f3e:	9010      	str	r0, [sp, #64]	; 0x40
 8008f40:	9311      	str	r3, [sp, #68]	; 0x44
 8008f42:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 8008f46:	e782      	b.n	8008e4e <_strtod_l+0x97e>
 8008f48:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8008f4c:	e7f9      	b.n	8008f42 <_strtod_l+0xa72>
 8008f4e:	f101 7b54 	add.w	fp, r1, #55574528	; 0x3500000
 8008f52:	9b05      	ldr	r3, [sp, #20]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d1aa      	bne.n	8008eae <_strtod_l+0x9de>
 8008f58:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008f5c:	0d1b      	lsrs	r3, r3, #20
 8008f5e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008f60:	051b      	lsls	r3, r3, #20
 8008f62:	429a      	cmp	r2, r3
 8008f64:	46d8      	mov	r8, fp
 8008f66:	d1a2      	bne.n	8008eae <_strtod_l+0x9de>
 8008f68:	4639      	mov	r1, r7
 8008f6a:	4630      	mov	r0, r6
 8008f6c:	f7f7 fdda 	bl	8000b24 <__aeabi_d2iz>
 8008f70:	f7f7 fad8 	bl	8000524 <__aeabi_i2d>
 8008f74:	460b      	mov	r3, r1
 8008f76:	4602      	mov	r2, r0
 8008f78:	4639      	mov	r1, r7
 8008f7a:	4630      	mov	r0, r6
 8008f7c:	f7f7 f984 	bl	8000288 <__aeabi_dsub>
 8008f80:	9b08      	ldr	r3, [sp, #32]
 8008f82:	4606      	mov	r6, r0
 8008f84:	460f      	mov	r7, r1
 8008f86:	b933      	cbnz	r3, 8008f96 <_strtod_l+0xac6>
 8008f88:	f1ba 0f00 	cmp.w	sl, #0
 8008f8c:	d103      	bne.n	8008f96 <_strtod_l+0xac6>
 8008f8e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d068      	beq.n	8009068 <_strtod_l+0xb98>
 8008f96:	a30a      	add	r3, pc, #40	; (adr r3, 8008fc0 <_strtod_l+0xaf0>)
 8008f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f9c:	4630      	mov	r0, r6
 8008f9e:	4639      	mov	r1, r7
 8008fa0:	f7f7 fd98 	bl	8000ad4 <__aeabi_dcmplt>
 8008fa4:	2800      	cmp	r0, #0
 8008fa6:	f47f ace8 	bne.w	800897a <_strtod_l+0x4aa>
 8008faa:	a307      	add	r3, pc, #28	; (adr r3, 8008fc8 <_strtod_l+0xaf8>)
 8008fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fb0:	4630      	mov	r0, r6
 8008fb2:	4639      	mov	r1, r7
 8008fb4:	f7f7 fdac 	bl	8000b10 <__aeabi_dcmpgt>
 8008fb8:	2800      	cmp	r0, #0
 8008fba:	f43f af78 	beq.w	8008eae <_strtod_l+0x9de>
 8008fbe:	e4dc      	b.n	800897a <_strtod_l+0x4aa>
 8008fc0:	94a03595 	.word	0x94a03595
 8008fc4:	3fdfffff 	.word	0x3fdfffff
 8008fc8:	35afe535 	.word	0x35afe535
 8008fcc:	3fe00000 	.word	0x3fe00000
 8008fd0:	000fffff 	.word	0x000fffff
 8008fd4:	7ff00000 	.word	0x7ff00000
 8008fd8:	7fefffff 	.word	0x7fefffff
 8008fdc:	39500000 	.word	0x39500000
 8008fe0:	3ff00000 	.word	0x3ff00000
 8008fe4:	7fe00000 	.word	0x7fe00000
 8008fe8:	7c9fffff 	.word	0x7c9fffff
 8008fec:	3fe00000 	.word	0x3fe00000
 8008ff0:	bff00000 	.word	0xbff00000
 8008ff4:	9b05      	ldr	r3, [sp, #20]
 8008ff6:	b31b      	cbz	r3, 8009040 <_strtod_l+0xb70>
 8008ff8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008ffa:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008ffe:	d81f      	bhi.n	8009040 <_strtod_l+0xb70>
 8009000:	a325      	add	r3, pc, #148	; (adr r3, 8009098 <_strtod_l+0xbc8>)
 8009002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009006:	4630      	mov	r0, r6
 8009008:	4639      	mov	r1, r7
 800900a:	f7f7 fd6d 	bl	8000ae8 <__aeabi_dcmple>
 800900e:	b190      	cbz	r0, 8009036 <_strtod_l+0xb66>
 8009010:	4639      	mov	r1, r7
 8009012:	4630      	mov	r0, r6
 8009014:	f7f7 fdae 	bl	8000b74 <__aeabi_d2uiz>
 8009018:	2800      	cmp	r0, #0
 800901a:	bf08      	it	eq
 800901c:	2001      	moveq	r0, #1
 800901e:	f7f7 fa71 	bl	8000504 <__aeabi_ui2d>
 8009022:	9b08      	ldr	r3, [sp, #32]
 8009024:	4606      	mov	r6, r0
 8009026:	460f      	mov	r7, r1
 8009028:	b9db      	cbnz	r3, 8009062 <_strtod_l+0xb92>
 800902a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800902e:	9012      	str	r0, [sp, #72]	; 0x48
 8009030:	9313      	str	r3, [sp, #76]	; 0x4c
 8009032:	e9dd 8912 	ldrd	r8, r9, [sp, #72]	; 0x48
 8009036:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009038:	f109 63d6 	add.w	r3, r9, #112197632	; 0x6b00000
 800903c:	eba3 0902 	sub.w	r9, r3, r2
 8009040:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8009044:	f000 fe52 	bl	8009cec <__ulp>
 8009048:	4640      	mov	r0, r8
 800904a:	ec53 2b10 	vmov	r2, r3, d0
 800904e:	4649      	mov	r1, r9
 8009050:	f7f7 face 	bl	80005f0 <__aeabi_dmul>
 8009054:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009058:	f7f7 f918 	bl	800028c <__adddf3>
 800905c:	4682      	mov	sl, r0
 800905e:	468b      	mov	fp, r1
 8009060:	e777      	b.n	8008f52 <_strtod_l+0xa82>
 8009062:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8009066:	e7e4      	b.n	8009032 <_strtod_l+0xb62>
 8009068:	a30d      	add	r3, pc, #52	; (adr r3, 80090a0 <_strtod_l+0xbd0>)
 800906a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800906e:	f7f7 fd31 	bl	8000ad4 <__aeabi_dcmplt>
 8009072:	e7a1      	b.n	8008fb8 <_strtod_l+0xae8>
 8009074:	2300      	movs	r3, #0
 8009076:	9309      	str	r3, [sp, #36]	; 0x24
 8009078:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800907a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800907c:	6013      	str	r3, [r2, #0]
 800907e:	f7ff ba6b 	b.w	8008558 <_strtod_l+0x88>
 8009082:	2b65      	cmp	r3, #101	; 0x65
 8009084:	f04f 0200 	mov.w	r2, #0
 8009088:	f43f abb6 	beq.w	80087f8 <_strtod_l+0x328>
 800908c:	4615      	mov	r5, r2
 800908e:	2101      	movs	r1, #1
 8009090:	f7ff badc 	b.w	800864c <_strtod_l+0x17c>
 8009094:	f3af 8000 	nop.w
 8009098:	ffc00000 	.word	0xffc00000
 800909c:	41dfffff 	.word	0x41dfffff
 80090a0:	94a03595 	.word	0x94a03595
 80090a4:	3fcfffff 	.word	0x3fcfffff

080090a8 <strtod>:
 80090a8:	4b07      	ldr	r3, [pc, #28]	; (80090c8 <strtod+0x20>)
 80090aa:	4a08      	ldr	r2, [pc, #32]	; (80090cc <strtod+0x24>)
 80090ac:	b410      	push	{r4}
 80090ae:	681c      	ldr	r4, [r3, #0]
 80090b0:	6a23      	ldr	r3, [r4, #32]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	bf08      	it	eq
 80090b6:	4613      	moveq	r3, r2
 80090b8:	460a      	mov	r2, r1
 80090ba:	4601      	mov	r1, r0
 80090bc:	4620      	mov	r0, r4
 80090be:	f85d 4b04 	ldr.w	r4, [sp], #4
 80090c2:	f7ff ba05 	b.w	80084d0 <_strtod_l>
 80090c6:	bf00      	nop
 80090c8:	20000038 	.word	0x20000038
 80090cc:	2000009c 	.word	0x2000009c

080090d0 <rshift>:
 80090d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80090d2:	6906      	ldr	r6, [r0, #16]
 80090d4:	114b      	asrs	r3, r1, #5
 80090d6:	42b3      	cmp	r3, r6
 80090d8:	f100 0514 	add.w	r5, r0, #20
 80090dc:	da2b      	bge.n	8009136 <rshift+0x66>
 80090de:	f011 011f 	ands.w	r1, r1, #31
 80090e2:	eb05 0686 	add.w	r6, r5, r6, lsl #2
 80090e6:	eb05 0283 	add.w	r2, r5, r3, lsl #2
 80090ea:	d108      	bne.n	80090fe <rshift+0x2e>
 80090ec:	4629      	mov	r1, r5
 80090ee:	42b2      	cmp	r2, r6
 80090f0:	460b      	mov	r3, r1
 80090f2:	d210      	bcs.n	8009116 <rshift+0x46>
 80090f4:	f852 3b04 	ldr.w	r3, [r2], #4
 80090f8:	f841 3b04 	str.w	r3, [r1], #4
 80090fc:	e7f7      	b.n	80090ee <rshift+0x1e>
 80090fe:	f855 4023 	ldr.w	r4, [r5, r3, lsl #2]
 8009102:	f1c1 0e20 	rsb	lr, r1, #32
 8009106:	3204      	adds	r2, #4
 8009108:	40cc      	lsrs	r4, r1
 800910a:	462b      	mov	r3, r5
 800910c:	42b2      	cmp	r2, r6
 800910e:	d308      	bcc.n	8009122 <rshift+0x52>
 8009110:	601c      	str	r4, [r3, #0]
 8009112:	b104      	cbz	r4, 8009116 <rshift+0x46>
 8009114:	3304      	adds	r3, #4
 8009116:	1b5b      	subs	r3, r3, r5
 8009118:	109b      	asrs	r3, r3, #2
 800911a:	6103      	str	r3, [r0, #16]
 800911c:	b903      	cbnz	r3, 8009120 <rshift+0x50>
 800911e:	6143      	str	r3, [r0, #20]
 8009120:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009122:	6817      	ldr	r7, [r2, #0]
 8009124:	fa07 f70e 	lsl.w	r7, r7, lr
 8009128:	433c      	orrs	r4, r7
 800912a:	f843 4b04 	str.w	r4, [r3], #4
 800912e:	f852 4b04 	ldr.w	r4, [r2], #4
 8009132:	40cc      	lsrs	r4, r1
 8009134:	e7ea      	b.n	800910c <rshift+0x3c>
 8009136:	462b      	mov	r3, r5
 8009138:	e7ed      	b.n	8009116 <rshift+0x46>

0800913a <__hexdig_fun>:
 800913a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800913e:	2b09      	cmp	r3, #9
 8009140:	d802      	bhi.n	8009148 <__hexdig_fun+0xe>
 8009142:	3820      	subs	r0, #32
 8009144:	b2c0      	uxtb	r0, r0
 8009146:	4770      	bx	lr
 8009148:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800914c:	2b05      	cmp	r3, #5
 800914e:	d801      	bhi.n	8009154 <__hexdig_fun+0x1a>
 8009150:	3847      	subs	r0, #71	; 0x47
 8009152:	e7f7      	b.n	8009144 <__hexdig_fun+0xa>
 8009154:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009158:	2b05      	cmp	r3, #5
 800915a:	d801      	bhi.n	8009160 <__hexdig_fun+0x26>
 800915c:	3827      	subs	r0, #39	; 0x27
 800915e:	e7f1      	b.n	8009144 <__hexdig_fun+0xa>
 8009160:	2000      	movs	r0, #0
 8009162:	4770      	bx	lr

08009164 <__gethex>:
 8009164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009168:	b08b      	sub	sp, #44	; 0x2c
 800916a:	468a      	mov	sl, r1
 800916c:	9002      	str	r0, [sp, #8]
 800916e:	9816      	ldr	r0, [sp, #88]	; 0x58
 8009170:	9306      	str	r3, [sp, #24]
 8009172:	4690      	mov	r8, r2
 8009174:	f000 fada 	bl	800972c <__localeconv_l>
 8009178:	6803      	ldr	r3, [r0, #0]
 800917a:	9303      	str	r3, [sp, #12]
 800917c:	4618      	mov	r0, r3
 800917e:	f7f7 f827 	bl	80001d0 <strlen>
 8009182:	9b03      	ldr	r3, [sp, #12]
 8009184:	9001      	str	r0, [sp, #4]
 8009186:	4403      	add	r3, r0
 8009188:	f04f 0b00 	mov.w	fp, #0
 800918c:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8009190:	9307      	str	r3, [sp, #28]
 8009192:	f8da 3000 	ldr.w	r3, [sl]
 8009196:	3302      	adds	r3, #2
 8009198:	461f      	mov	r7, r3
 800919a:	f813 0b01 	ldrb.w	r0, [r3], #1
 800919e:	2830      	cmp	r0, #48	; 0x30
 80091a0:	d06c      	beq.n	800927c <__gethex+0x118>
 80091a2:	f7ff ffca 	bl	800913a <__hexdig_fun>
 80091a6:	4604      	mov	r4, r0
 80091a8:	2800      	cmp	r0, #0
 80091aa:	d16a      	bne.n	8009282 <__gethex+0x11e>
 80091ac:	9a01      	ldr	r2, [sp, #4]
 80091ae:	9903      	ldr	r1, [sp, #12]
 80091b0:	4638      	mov	r0, r7
 80091b2:	f001 fd65 	bl	800ac80 <strncmp>
 80091b6:	2800      	cmp	r0, #0
 80091b8:	d166      	bne.n	8009288 <__gethex+0x124>
 80091ba:	9b01      	ldr	r3, [sp, #4]
 80091bc:	5cf8      	ldrb	r0, [r7, r3]
 80091be:	18fe      	adds	r6, r7, r3
 80091c0:	f7ff ffbb 	bl	800913a <__hexdig_fun>
 80091c4:	2800      	cmp	r0, #0
 80091c6:	d062      	beq.n	800928e <__gethex+0x12a>
 80091c8:	4633      	mov	r3, r6
 80091ca:	7818      	ldrb	r0, [r3, #0]
 80091cc:	2830      	cmp	r0, #48	; 0x30
 80091ce:	461f      	mov	r7, r3
 80091d0:	f103 0301 	add.w	r3, r3, #1
 80091d4:	d0f9      	beq.n	80091ca <__gethex+0x66>
 80091d6:	f7ff ffb0 	bl	800913a <__hexdig_fun>
 80091da:	fab0 f580 	clz	r5, r0
 80091de:	096d      	lsrs	r5, r5, #5
 80091e0:	4634      	mov	r4, r6
 80091e2:	f04f 0b01 	mov.w	fp, #1
 80091e6:	463a      	mov	r2, r7
 80091e8:	4616      	mov	r6, r2
 80091ea:	3201      	adds	r2, #1
 80091ec:	7830      	ldrb	r0, [r6, #0]
 80091ee:	f7ff ffa4 	bl	800913a <__hexdig_fun>
 80091f2:	2800      	cmp	r0, #0
 80091f4:	d1f8      	bne.n	80091e8 <__gethex+0x84>
 80091f6:	9a01      	ldr	r2, [sp, #4]
 80091f8:	9903      	ldr	r1, [sp, #12]
 80091fa:	4630      	mov	r0, r6
 80091fc:	f001 fd40 	bl	800ac80 <strncmp>
 8009200:	b950      	cbnz	r0, 8009218 <__gethex+0xb4>
 8009202:	b954      	cbnz	r4, 800921a <__gethex+0xb6>
 8009204:	9b01      	ldr	r3, [sp, #4]
 8009206:	18f4      	adds	r4, r6, r3
 8009208:	4622      	mov	r2, r4
 800920a:	4616      	mov	r6, r2
 800920c:	3201      	adds	r2, #1
 800920e:	7830      	ldrb	r0, [r6, #0]
 8009210:	f7ff ff93 	bl	800913a <__hexdig_fun>
 8009214:	2800      	cmp	r0, #0
 8009216:	d1f8      	bne.n	800920a <__gethex+0xa6>
 8009218:	b10c      	cbz	r4, 800921e <__gethex+0xba>
 800921a:	1ba4      	subs	r4, r4, r6
 800921c:	00a4      	lsls	r4, r4, #2
 800921e:	7833      	ldrb	r3, [r6, #0]
 8009220:	2b50      	cmp	r3, #80	; 0x50
 8009222:	d001      	beq.n	8009228 <__gethex+0xc4>
 8009224:	2b70      	cmp	r3, #112	; 0x70
 8009226:	d140      	bne.n	80092aa <__gethex+0x146>
 8009228:	7873      	ldrb	r3, [r6, #1]
 800922a:	2b2b      	cmp	r3, #43	; 0x2b
 800922c:	d035      	beq.n	800929a <__gethex+0x136>
 800922e:	2b2d      	cmp	r3, #45	; 0x2d
 8009230:	d02f      	beq.n	8009292 <__gethex+0x12e>
 8009232:	1c71      	adds	r1, r6, #1
 8009234:	f04f 0900 	mov.w	r9, #0
 8009238:	7808      	ldrb	r0, [r1, #0]
 800923a:	f7ff ff7e 	bl	800913a <__hexdig_fun>
 800923e:	1e43      	subs	r3, r0, #1
 8009240:	b2db      	uxtb	r3, r3
 8009242:	2b18      	cmp	r3, #24
 8009244:	d831      	bhi.n	80092aa <__gethex+0x146>
 8009246:	f1a0 0210 	sub.w	r2, r0, #16
 800924a:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800924e:	f7ff ff74 	bl	800913a <__hexdig_fun>
 8009252:	1e43      	subs	r3, r0, #1
 8009254:	b2db      	uxtb	r3, r3
 8009256:	2b18      	cmp	r3, #24
 8009258:	d922      	bls.n	80092a0 <__gethex+0x13c>
 800925a:	f1b9 0f00 	cmp.w	r9, #0
 800925e:	d000      	beq.n	8009262 <__gethex+0xfe>
 8009260:	4252      	negs	r2, r2
 8009262:	4414      	add	r4, r2
 8009264:	f8ca 1000 	str.w	r1, [sl]
 8009268:	b30d      	cbz	r5, 80092ae <__gethex+0x14a>
 800926a:	f1bb 0f00 	cmp.w	fp, #0
 800926e:	bf14      	ite	ne
 8009270:	2700      	movne	r7, #0
 8009272:	2706      	moveq	r7, #6
 8009274:	4638      	mov	r0, r7
 8009276:	b00b      	add	sp, #44	; 0x2c
 8009278:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800927c:	f10b 0b01 	add.w	fp, fp, #1
 8009280:	e78a      	b.n	8009198 <__gethex+0x34>
 8009282:	2500      	movs	r5, #0
 8009284:	462c      	mov	r4, r5
 8009286:	e7ae      	b.n	80091e6 <__gethex+0x82>
 8009288:	463e      	mov	r6, r7
 800928a:	2501      	movs	r5, #1
 800928c:	e7c7      	b.n	800921e <__gethex+0xba>
 800928e:	4604      	mov	r4, r0
 8009290:	e7fb      	b.n	800928a <__gethex+0x126>
 8009292:	f04f 0901 	mov.w	r9, #1
 8009296:	1cb1      	adds	r1, r6, #2
 8009298:	e7ce      	b.n	8009238 <__gethex+0xd4>
 800929a:	f04f 0900 	mov.w	r9, #0
 800929e:	e7fa      	b.n	8009296 <__gethex+0x132>
 80092a0:	230a      	movs	r3, #10
 80092a2:	fb03 0202 	mla	r2, r3, r2, r0
 80092a6:	3a10      	subs	r2, #16
 80092a8:	e7cf      	b.n	800924a <__gethex+0xe6>
 80092aa:	4631      	mov	r1, r6
 80092ac:	e7da      	b.n	8009264 <__gethex+0x100>
 80092ae:	1bf3      	subs	r3, r6, r7
 80092b0:	3b01      	subs	r3, #1
 80092b2:	4629      	mov	r1, r5
 80092b4:	2b07      	cmp	r3, #7
 80092b6:	dc49      	bgt.n	800934c <__gethex+0x1e8>
 80092b8:	9802      	ldr	r0, [sp, #8]
 80092ba:	f000 fa56 	bl	800976a <_Balloc>
 80092be:	9b01      	ldr	r3, [sp, #4]
 80092c0:	f100 0914 	add.w	r9, r0, #20
 80092c4:	f04f 0b00 	mov.w	fp, #0
 80092c8:	f1c3 0301 	rsb	r3, r3, #1
 80092cc:	4605      	mov	r5, r0
 80092ce:	f8cd 9010 	str.w	r9, [sp, #16]
 80092d2:	46da      	mov	sl, fp
 80092d4:	9308      	str	r3, [sp, #32]
 80092d6:	42b7      	cmp	r7, r6
 80092d8:	d33b      	bcc.n	8009352 <__gethex+0x1ee>
 80092da:	9804      	ldr	r0, [sp, #16]
 80092dc:	f840 ab04 	str.w	sl, [r0], #4
 80092e0:	eba0 0009 	sub.w	r0, r0, r9
 80092e4:	1080      	asrs	r0, r0, #2
 80092e6:	6128      	str	r0, [r5, #16]
 80092e8:	0147      	lsls	r7, r0, #5
 80092ea:	4650      	mov	r0, sl
 80092ec:	f000 fb01 	bl	80098f2 <__hi0bits>
 80092f0:	f8d8 6000 	ldr.w	r6, [r8]
 80092f4:	1a3f      	subs	r7, r7, r0
 80092f6:	42b7      	cmp	r7, r6
 80092f8:	dd64      	ble.n	80093c4 <__gethex+0x260>
 80092fa:	1bbf      	subs	r7, r7, r6
 80092fc:	4639      	mov	r1, r7
 80092fe:	4628      	mov	r0, r5
 8009300:	f000 fdff 	bl	8009f02 <__any_on>
 8009304:	4682      	mov	sl, r0
 8009306:	b178      	cbz	r0, 8009328 <__gethex+0x1c4>
 8009308:	1e7b      	subs	r3, r7, #1
 800930a:	1159      	asrs	r1, r3, #5
 800930c:	f003 021f 	and.w	r2, r3, #31
 8009310:	f04f 0a01 	mov.w	sl, #1
 8009314:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009318:	fa0a f202 	lsl.w	r2, sl, r2
 800931c:	420a      	tst	r2, r1
 800931e:	d003      	beq.n	8009328 <__gethex+0x1c4>
 8009320:	4553      	cmp	r3, sl
 8009322:	dc46      	bgt.n	80093b2 <__gethex+0x24e>
 8009324:	f04f 0a02 	mov.w	sl, #2
 8009328:	4639      	mov	r1, r7
 800932a:	4628      	mov	r0, r5
 800932c:	f7ff fed0 	bl	80090d0 <rshift>
 8009330:	443c      	add	r4, r7
 8009332:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009336:	429c      	cmp	r4, r3
 8009338:	dd52      	ble.n	80093e0 <__gethex+0x27c>
 800933a:	4629      	mov	r1, r5
 800933c:	9802      	ldr	r0, [sp, #8]
 800933e:	f000 fa48 	bl	80097d2 <_Bfree>
 8009342:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009344:	2300      	movs	r3, #0
 8009346:	6013      	str	r3, [r2, #0]
 8009348:	27a3      	movs	r7, #163	; 0xa3
 800934a:	e793      	b.n	8009274 <__gethex+0x110>
 800934c:	3101      	adds	r1, #1
 800934e:	105b      	asrs	r3, r3, #1
 8009350:	e7b0      	b.n	80092b4 <__gethex+0x150>
 8009352:	1e73      	subs	r3, r6, #1
 8009354:	9305      	str	r3, [sp, #20]
 8009356:	9a07      	ldr	r2, [sp, #28]
 8009358:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800935c:	4293      	cmp	r3, r2
 800935e:	d018      	beq.n	8009392 <__gethex+0x22e>
 8009360:	f1bb 0f20 	cmp.w	fp, #32
 8009364:	d107      	bne.n	8009376 <__gethex+0x212>
 8009366:	9b04      	ldr	r3, [sp, #16]
 8009368:	f8c3 a000 	str.w	sl, [r3]
 800936c:	3304      	adds	r3, #4
 800936e:	f04f 0a00 	mov.w	sl, #0
 8009372:	9304      	str	r3, [sp, #16]
 8009374:	46d3      	mov	fp, sl
 8009376:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800937a:	f7ff fede 	bl	800913a <__hexdig_fun>
 800937e:	f000 000f 	and.w	r0, r0, #15
 8009382:	fa00 f00b 	lsl.w	r0, r0, fp
 8009386:	ea4a 0a00 	orr.w	sl, sl, r0
 800938a:	f10b 0b04 	add.w	fp, fp, #4
 800938e:	9b05      	ldr	r3, [sp, #20]
 8009390:	e00d      	b.n	80093ae <__gethex+0x24a>
 8009392:	9b05      	ldr	r3, [sp, #20]
 8009394:	9a08      	ldr	r2, [sp, #32]
 8009396:	4413      	add	r3, r2
 8009398:	429f      	cmp	r7, r3
 800939a:	d8e1      	bhi.n	8009360 <__gethex+0x1fc>
 800939c:	4618      	mov	r0, r3
 800939e:	9a01      	ldr	r2, [sp, #4]
 80093a0:	9903      	ldr	r1, [sp, #12]
 80093a2:	9309      	str	r3, [sp, #36]	; 0x24
 80093a4:	f001 fc6c 	bl	800ac80 <strncmp>
 80093a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093aa:	2800      	cmp	r0, #0
 80093ac:	d1d8      	bne.n	8009360 <__gethex+0x1fc>
 80093ae:	461e      	mov	r6, r3
 80093b0:	e791      	b.n	80092d6 <__gethex+0x172>
 80093b2:	1eb9      	subs	r1, r7, #2
 80093b4:	4628      	mov	r0, r5
 80093b6:	f000 fda4 	bl	8009f02 <__any_on>
 80093ba:	2800      	cmp	r0, #0
 80093bc:	d0b2      	beq.n	8009324 <__gethex+0x1c0>
 80093be:	f04f 0a03 	mov.w	sl, #3
 80093c2:	e7b1      	b.n	8009328 <__gethex+0x1c4>
 80093c4:	da09      	bge.n	80093da <__gethex+0x276>
 80093c6:	1bf7      	subs	r7, r6, r7
 80093c8:	4629      	mov	r1, r5
 80093ca:	463a      	mov	r2, r7
 80093cc:	9802      	ldr	r0, [sp, #8]
 80093ce:	f000 fbc3 	bl	8009b58 <__lshift>
 80093d2:	1be4      	subs	r4, r4, r7
 80093d4:	4605      	mov	r5, r0
 80093d6:	f100 0914 	add.w	r9, r0, #20
 80093da:	f04f 0a00 	mov.w	sl, #0
 80093de:	e7a8      	b.n	8009332 <__gethex+0x1ce>
 80093e0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80093e4:	4284      	cmp	r4, r0
 80093e6:	da6a      	bge.n	80094be <__gethex+0x35a>
 80093e8:	1b04      	subs	r4, r0, r4
 80093ea:	42a6      	cmp	r6, r4
 80093ec:	dc2e      	bgt.n	800944c <__gethex+0x2e8>
 80093ee:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80093f2:	2b02      	cmp	r3, #2
 80093f4:	d022      	beq.n	800943c <__gethex+0x2d8>
 80093f6:	2b03      	cmp	r3, #3
 80093f8:	d024      	beq.n	8009444 <__gethex+0x2e0>
 80093fa:	2b01      	cmp	r3, #1
 80093fc:	d115      	bne.n	800942a <__gethex+0x2c6>
 80093fe:	42a6      	cmp	r6, r4
 8009400:	d113      	bne.n	800942a <__gethex+0x2c6>
 8009402:	2e01      	cmp	r6, #1
 8009404:	dc0b      	bgt.n	800941e <__gethex+0x2ba>
 8009406:	9a06      	ldr	r2, [sp, #24]
 8009408:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800940c:	6013      	str	r3, [r2, #0]
 800940e:	2301      	movs	r3, #1
 8009410:	612b      	str	r3, [r5, #16]
 8009412:	f8c9 3000 	str.w	r3, [r9]
 8009416:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009418:	2762      	movs	r7, #98	; 0x62
 800941a:	601d      	str	r5, [r3, #0]
 800941c:	e72a      	b.n	8009274 <__gethex+0x110>
 800941e:	1e71      	subs	r1, r6, #1
 8009420:	4628      	mov	r0, r5
 8009422:	f000 fd6e 	bl	8009f02 <__any_on>
 8009426:	2800      	cmp	r0, #0
 8009428:	d1ed      	bne.n	8009406 <__gethex+0x2a2>
 800942a:	4629      	mov	r1, r5
 800942c:	9802      	ldr	r0, [sp, #8]
 800942e:	f000 f9d0 	bl	80097d2 <_Bfree>
 8009432:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009434:	2300      	movs	r3, #0
 8009436:	6013      	str	r3, [r2, #0]
 8009438:	2750      	movs	r7, #80	; 0x50
 800943a:	e71b      	b.n	8009274 <__gethex+0x110>
 800943c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800943e:	2b00      	cmp	r3, #0
 8009440:	d0e1      	beq.n	8009406 <__gethex+0x2a2>
 8009442:	e7f2      	b.n	800942a <__gethex+0x2c6>
 8009444:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009446:	2b00      	cmp	r3, #0
 8009448:	d1dd      	bne.n	8009406 <__gethex+0x2a2>
 800944a:	e7ee      	b.n	800942a <__gethex+0x2c6>
 800944c:	1e67      	subs	r7, r4, #1
 800944e:	f1ba 0f00 	cmp.w	sl, #0
 8009452:	d131      	bne.n	80094b8 <__gethex+0x354>
 8009454:	b127      	cbz	r7, 8009460 <__gethex+0x2fc>
 8009456:	4639      	mov	r1, r7
 8009458:	4628      	mov	r0, r5
 800945a:	f000 fd52 	bl	8009f02 <__any_on>
 800945e:	4682      	mov	sl, r0
 8009460:	117a      	asrs	r2, r7, #5
 8009462:	2301      	movs	r3, #1
 8009464:	f007 071f 	and.w	r7, r7, #31
 8009468:	fa03 f707 	lsl.w	r7, r3, r7
 800946c:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8009470:	4621      	mov	r1, r4
 8009472:	421f      	tst	r7, r3
 8009474:	4628      	mov	r0, r5
 8009476:	bf18      	it	ne
 8009478:	f04a 0a02 	orrne.w	sl, sl, #2
 800947c:	1b36      	subs	r6, r6, r4
 800947e:	f7ff fe27 	bl	80090d0 <rshift>
 8009482:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8009486:	2702      	movs	r7, #2
 8009488:	f1ba 0f00 	cmp.w	sl, #0
 800948c:	d045      	beq.n	800951a <__gethex+0x3b6>
 800948e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009492:	2b02      	cmp	r3, #2
 8009494:	d015      	beq.n	80094c2 <__gethex+0x35e>
 8009496:	2b03      	cmp	r3, #3
 8009498:	d017      	beq.n	80094ca <__gethex+0x366>
 800949a:	2b01      	cmp	r3, #1
 800949c:	d109      	bne.n	80094b2 <__gethex+0x34e>
 800949e:	f01a 0f02 	tst.w	sl, #2
 80094a2:	d006      	beq.n	80094b2 <__gethex+0x34e>
 80094a4:	f8d9 3000 	ldr.w	r3, [r9]
 80094a8:	ea4a 0a03 	orr.w	sl, sl, r3
 80094ac:	f01a 0f01 	tst.w	sl, #1
 80094b0:	d10e      	bne.n	80094d0 <__gethex+0x36c>
 80094b2:	f047 0710 	orr.w	r7, r7, #16
 80094b6:	e030      	b.n	800951a <__gethex+0x3b6>
 80094b8:	f04f 0a01 	mov.w	sl, #1
 80094bc:	e7d0      	b.n	8009460 <__gethex+0x2fc>
 80094be:	2701      	movs	r7, #1
 80094c0:	e7e2      	b.n	8009488 <__gethex+0x324>
 80094c2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80094c4:	f1c3 0301 	rsb	r3, r3, #1
 80094c8:	9315      	str	r3, [sp, #84]	; 0x54
 80094ca:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d0f0      	beq.n	80094b2 <__gethex+0x34e>
 80094d0:	f8d5 9010 	ldr.w	r9, [r5, #16]
 80094d4:	f105 0314 	add.w	r3, r5, #20
 80094d8:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 80094dc:	eb03 010a 	add.w	r1, r3, sl
 80094e0:	2000      	movs	r0, #0
 80094e2:	681a      	ldr	r2, [r3, #0]
 80094e4:	f1b2 3fff 	cmp.w	r2, #4294967295
 80094e8:	d01c      	beq.n	8009524 <__gethex+0x3c0>
 80094ea:	3201      	adds	r2, #1
 80094ec:	601a      	str	r2, [r3, #0]
 80094ee:	2f02      	cmp	r7, #2
 80094f0:	f105 0314 	add.w	r3, r5, #20
 80094f4:	d138      	bne.n	8009568 <__gethex+0x404>
 80094f6:	f8d8 2000 	ldr.w	r2, [r8]
 80094fa:	3a01      	subs	r2, #1
 80094fc:	4296      	cmp	r6, r2
 80094fe:	d10a      	bne.n	8009516 <__gethex+0x3b2>
 8009500:	1171      	asrs	r1, r6, #5
 8009502:	2201      	movs	r2, #1
 8009504:	f006 061f 	and.w	r6, r6, #31
 8009508:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800950c:	fa02 f606 	lsl.w	r6, r2, r6
 8009510:	421e      	tst	r6, r3
 8009512:	bf18      	it	ne
 8009514:	4617      	movne	r7, r2
 8009516:	f047 0720 	orr.w	r7, r7, #32
 800951a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800951c:	601d      	str	r5, [r3, #0]
 800951e:	9b06      	ldr	r3, [sp, #24]
 8009520:	601c      	str	r4, [r3, #0]
 8009522:	e6a7      	b.n	8009274 <__gethex+0x110>
 8009524:	f843 0b04 	str.w	r0, [r3], #4
 8009528:	4299      	cmp	r1, r3
 800952a:	d8da      	bhi.n	80094e2 <__gethex+0x37e>
 800952c:	68ab      	ldr	r3, [r5, #8]
 800952e:	4599      	cmp	r9, r3
 8009530:	db12      	blt.n	8009558 <__gethex+0x3f4>
 8009532:	6869      	ldr	r1, [r5, #4]
 8009534:	9802      	ldr	r0, [sp, #8]
 8009536:	3101      	adds	r1, #1
 8009538:	f000 f917 	bl	800976a <_Balloc>
 800953c:	692a      	ldr	r2, [r5, #16]
 800953e:	3202      	adds	r2, #2
 8009540:	f105 010c 	add.w	r1, r5, #12
 8009544:	4683      	mov	fp, r0
 8009546:	0092      	lsls	r2, r2, #2
 8009548:	300c      	adds	r0, #12
 800954a:	f000 f903 	bl	8009754 <memcpy>
 800954e:	4629      	mov	r1, r5
 8009550:	9802      	ldr	r0, [sp, #8]
 8009552:	f000 f93e 	bl	80097d2 <_Bfree>
 8009556:	465d      	mov	r5, fp
 8009558:	692b      	ldr	r3, [r5, #16]
 800955a:	1c5a      	adds	r2, r3, #1
 800955c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8009560:	612a      	str	r2, [r5, #16]
 8009562:	2201      	movs	r2, #1
 8009564:	615a      	str	r2, [r3, #20]
 8009566:	e7c2      	b.n	80094ee <__gethex+0x38a>
 8009568:	692a      	ldr	r2, [r5, #16]
 800956a:	4591      	cmp	r9, r2
 800956c:	da0b      	bge.n	8009586 <__gethex+0x422>
 800956e:	2101      	movs	r1, #1
 8009570:	4628      	mov	r0, r5
 8009572:	f7ff fdad 	bl	80090d0 <rshift>
 8009576:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800957a:	3401      	adds	r4, #1
 800957c:	429c      	cmp	r4, r3
 800957e:	f73f aedc 	bgt.w	800933a <__gethex+0x1d6>
 8009582:	2701      	movs	r7, #1
 8009584:	e7c7      	b.n	8009516 <__gethex+0x3b2>
 8009586:	f016 061f 	ands.w	r6, r6, #31
 800958a:	d0fa      	beq.n	8009582 <__gethex+0x41e>
 800958c:	449a      	add	sl, r3
 800958e:	f1c6 0620 	rsb	r6, r6, #32
 8009592:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8009596:	f000 f9ac 	bl	80098f2 <__hi0bits>
 800959a:	42b0      	cmp	r0, r6
 800959c:	dbe7      	blt.n	800956e <__gethex+0x40a>
 800959e:	e7f0      	b.n	8009582 <__gethex+0x41e>

080095a0 <L_shift>:
 80095a0:	f1c2 0208 	rsb	r2, r2, #8
 80095a4:	0092      	lsls	r2, r2, #2
 80095a6:	b570      	push	{r4, r5, r6, lr}
 80095a8:	f1c2 0620 	rsb	r6, r2, #32
 80095ac:	6843      	ldr	r3, [r0, #4]
 80095ae:	6804      	ldr	r4, [r0, #0]
 80095b0:	fa03 f506 	lsl.w	r5, r3, r6
 80095b4:	432c      	orrs	r4, r5
 80095b6:	40d3      	lsrs	r3, r2
 80095b8:	6004      	str	r4, [r0, #0]
 80095ba:	f840 3f04 	str.w	r3, [r0, #4]!
 80095be:	4288      	cmp	r0, r1
 80095c0:	d3f4      	bcc.n	80095ac <L_shift+0xc>
 80095c2:	bd70      	pop	{r4, r5, r6, pc}

080095c4 <__match>:
 80095c4:	b530      	push	{r4, r5, lr}
 80095c6:	6803      	ldr	r3, [r0, #0]
 80095c8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80095cc:	3301      	adds	r3, #1
 80095ce:	b914      	cbnz	r4, 80095d6 <__match+0x12>
 80095d0:	6003      	str	r3, [r0, #0]
 80095d2:	2001      	movs	r0, #1
 80095d4:	bd30      	pop	{r4, r5, pc}
 80095d6:	781a      	ldrb	r2, [r3, #0]
 80095d8:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80095dc:	2d19      	cmp	r5, #25
 80095de:	bf98      	it	ls
 80095e0:	3220      	addls	r2, #32
 80095e2:	42a2      	cmp	r2, r4
 80095e4:	d0f0      	beq.n	80095c8 <__match+0x4>
 80095e6:	2000      	movs	r0, #0
 80095e8:	bd30      	pop	{r4, r5, pc}

080095ea <__hexnan>:
 80095ea:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095ee:	680b      	ldr	r3, [r1, #0]
 80095f0:	6801      	ldr	r1, [r0, #0]
 80095f2:	115f      	asrs	r7, r3, #5
 80095f4:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 80095f8:	f013 031f 	ands.w	r3, r3, #31
 80095fc:	b087      	sub	sp, #28
 80095fe:	bf18      	it	ne
 8009600:	3704      	addne	r7, #4
 8009602:	2500      	movs	r5, #0
 8009604:	1f3e      	subs	r6, r7, #4
 8009606:	4682      	mov	sl, r0
 8009608:	4690      	mov	r8, r2
 800960a:	9302      	str	r3, [sp, #8]
 800960c:	f847 5c04 	str.w	r5, [r7, #-4]
 8009610:	46b1      	mov	r9, r6
 8009612:	4634      	mov	r4, r6
 8009614:	9501      	str	r5, [sp, #4]
 8009616:	46ab      	mov	fp, r5
 8009618:	784a      	ldrb	r2, [r1, #1]
 800961a:	1c4b      	adds	r3, r1, #1
 800961c:	9303      	str	r3, [sp, #12]
 800961e:	b342      	cbz	r2, 8009672 <__hexnan+0x88>
 8009620:	4610      	mov	r0, r2
 8009622:	9105      	str	r1, [sp, #20]
 8009624:	9204      	str	r2, [sp, #16]
 8009626:	f7ff fd88 	bl	800913a <__hexdig_fun>
 800962a:	2800      	cmp	r0, #0
 800962c:	d143      	bne.n	80096b6 <__hexnan+0xcc>
 800962e:	9a04      	ldr	r2, [sp, #16]
 8009630:	9905      	ldr	r1, [sp, #20]
 8009632:	2a20      	cmp	r2, #32
 8009634:	d818      	bhi.n	8009668 <__hexnan+0x7e>
 8009636:	9b01      	ldr	r3, [sp, #4]
 8009638:	459b      	cmp	fp, r3
 800963a:	dd13      	ble.n	8009664 <__hexnan+0x7a>
 800963c:	454c      	cmp	r4, r9
 800963e:	d206      	bcs.n	800964e <__hexnan+0x64>
 8009640:	2d07      	cmp	r5, #7
 8009642:	dc04      	bgt.n	800964e <__hexnan+0x64>
 8009644:	462a      	mov	r2, r5
 8009646:	4649      	mov	r1, r9
 8009648:	4620      	mov	r0, r4
 800964a:	f7ff ffa9 	bl	80095a0 <L_shift>
 800964e:	4544      	cmp	r4, r8
 8009650:	d944      	bls.n	80096dc <__hexnan+0xf2>
 8009652:	2300      	movs	r3, #0
 8009654:	f1a4 0904 	sub.w	r9, r4, #4
 8009658:	f844 3c04 	str.w	r3, [r4, #-4]
 800965c:	f8cd b004 	str.w	fp, [sp, #4]
 8009660:	464c      	mov	r4, r9
 8009662:	461d      	mov	r5, r3
 8009664:	9903      	ldr	r1, [sp, #12]
 8009666:	e7d7      	b.n	8009618 <__hexnan+0x2e>
 8009668:	2a29      	cmp	r2, #41	; 0x29
 800966a:	d14a      	bne.n	8009702 <__hexnan+0x118>
 800966c:	3102      	adds	r1, #2
 800966e:	f8ca 1000 	str.w	r1, [sl]
 8009672:	f1bb 0f00 	cmp.w	fp, #0
 8009676:	d044      	beq.n	8009702 <__hexnan+0x118>
 8009678:	454c      	cmp	r4, r9
 800967a:	d206      	bcs.n	800968a <__hexnan+0xa0>
 800967c:	2d07      	cmp	r5, #7
 800967e:	dc04      	bgt.n	800968a <__hexnan+0xa0>
 8009680:	462a      	mov	r2, r5
 8009682:	4649      	mov	r1, r9
 8009684:	4620      	mov	r0, r4
 8009686:	f7ff ff8b 	bl	80095a0 <L_shift>
 800968a:	4544      	cmp	r4, r8
 800968c:	d928      	bls.n	80096e0 <__hexnan+0xf6>
 800968e:	4643      	mov	r3, r8
 8009690:	f854 2b04 	ldr.w	r2, [r4], #4
 8009694:	f843 2b04 	str.w	r2, [r3], #4
 8009698:	42a6      	cmp	r6, r4
 800969a:	d2f9      	bcs.n	8009690 <__hexnan+0xa6>
 800969c:	2200      	movs	r2, #0
 800969e:	f843 2b04 	str.w	r2, [r3], #4
 80096a2:	429e      	cmp	r6, r3
 80096a4:	d2fb      	bcs.n	800969e <__hexnan+0xb4>
 80096a6:	6833      	ldr	r3, [r6, #0]
 80096a8:	b91b      	cbnz	r3, 80096b2 <__hexnan+0xc8>
 80096aa:	4546      	cmp	r6, r8
 80096ac:	d127      	bne.n	80096fe <__hexnan+0x114>
 80096ae:	2301      	movs	r3, #1
 80096b0:	6033      	str	r3, [r6, #0]
 80096b2:	2005      	movs	r0, #5
 80096b4:	e026      	b.n	8009704 <__hexnan+0x11a>
 80096b6:	3501      	adds	r5, #1
 80096b8:	2d08      	cmp	r5, #8
 80096ba:	f10b 0b01 	add.w	fp, fp, #1
 80096be:	dd06      	ble.n	80096ce <__hexnan+0xe4>
 80096c0:	4544      	cmp	r4, r8
 80096c2:	d9cf      	bls.n	8009664 <__hexnan+0x7a>
 80096c4:	2300      	movs	r3, #0
 80096c6:	f844 3c04 	str.w	r3, [r4, #-4]
 80096ca:	2501      	movs	r5, #1
 80096cc:	3c04      	subs	r4, #4
 80096ce:	6822      	ldr	r2, [r4, #0]
 80096d0:	f000 000f 	and.w	r0, r0, #15
 80096d4:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80096d8:	6020      	str	r0, [r4, #0]
 80096da:	e7c3      	b.n	8009664 <__hexnan+0x7a>
 80096dc:	2508      	movs	r5, #8
 80096de:	e7c1      	b.n	8009664 <__hexnan+0x7a>
 80096e0:	9b02      	ldr	r3, [sp, #8]
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d0df      	beq.n	80096a6 <__hexnan+0xbc>
 80096e6:	f04f 32ff 	mov.w	r2, #4294967295
 80096ea:	f1c3 0320 	rsb	r3, r3, #32
 80096ee:	fa22 f303 	lsr.w	r3, r2, r3
 80096f2:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80096f6:	401a      	ands	r2, r3
 80096f8:	f847 2c04 	str.w	r2, [r7, #-4]
 80096fc:	e7d3      	b.n	80096a6 <__hexnan+0xbc>
 80096fe:	3e04      	subs	r6, #4
 8009700:	e7d1      	b.n	80096a6 <__hexnan+0xbc>
 8009702:	2004      	movs	r0, #4
 8009704:	b007      	add	sp, #28
 8009706:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800970a <__locale_ctype_ptr_l>:
 800970a:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800970e:	4770      	bx	lr

08009710 <__locale_ctype_ptr>:
 8009710:	4b04      	ldr	r3, [pc, #16]	; (8009724 <__locale_ctype_ptr+0x14>)
 8009712:	4a05      	ldr	r2, [pc, #20]	; (8009728 <__locale_ctype_ptr+0x18>)
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	6a1b      	ldr	r3, [r3, #32]
 8009718:	2b00      	cmp	r3, #0
 800971a:	bf08      	it	eq
 800971c:	4613      	moveq	r3, r2
 800971e:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 8009722:	4770      	bx	lr
 8009724:	20000038 	.word	0x20000038
 8009728:	2000009c 	.word	0x2000009c

0800972c <__localeconv_l>:
 800972c:	30f0      	adds	r0, #240	; 0xf0
 800972e:	4770      	bx	lr

08009730 <__ascii_mbtowc>:
 8009730:	b082      	sub	sp, #8
 8009732:	b901      	cbnz	r1, 8009736 <__ascii_mbtowc+0x6>
 8009734:	a901      	add	r1, sp, #4
 8009736:	b142      	cbz	r2, 800974a <__ascii_mbtowc+0x1a>
 8009738:	b14b      	cbz	r3, 800974e <__ascii_mbtowc+0x1e>
 800973a:	7813      	ldrb	r3, [r2, #0]
 800973c:	600b      	str	r3, [r1, #0]
 800973e:	7812      	ldrb	r2, [r2, #0]
 8009740:	1c10      	adds	r0, r2, #0
 8009742:	bf18      	it	ne
 8009744:	2001      	movne	r0, #1
 8009746:	b002      	add	sp, #8
 8009748:	4770      	bx	lr
 800974a:	4610      	mov	r0, r2
 800974c:	e7fb      	b.n	8009746 <__ascii_mbtowc+0x16>
 800974e:	f06f 0001 	mvn.w	r0, #1
 8009752:	e7f8      	b.n	8009746 <__ascii_mbtowc+0x16>

08009754 <memcpy>:
 8009754:	b510      	push	{r4, lr}
 8009756:	1e43      	subs	r3, r0, #1
 8009758:	440a      	add	r2, r1
 800975a:	4291      	cmp	r1, r2
 800975c:	d100      	bne.n	8009760 <memcpy+0xc>
 800975e:	bd10      	pop	{r4, pc}
 8009760:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009764:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009768:	e7f7      	b.n	800975a <memcpy+0x6>

0800976a <_Balloc>:
 800976a:	b570      	push	{r4, r5, r6, lr}
 800976c:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800976e:	4604      	mov	r4, r0
 8009770:	460e      	mov	r6, r1
 8009772:	b93d      	cbnz	r5, 8009784 <_Balloc+0x1a>
 8009774:	2010      	movs	r0, #16
 8009776:	f001 fbff 	bl	800af78 <malloc>
 800977a:	6260      	str	r0, [r4, #36]	; 0x24
 800977c:	6045      	str	r5, [r0, #4]
 800977e:	6085      	str	r5, [r0, #8]
 8009780:	6005      	str	r5, [r0, #0]
 8009782:	60c5      	str	r5, [r0, #12]
 8009784:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009786:	68eb      	ldr	r3, [r5, #12]
 8009788:	b183      	cbz	r3, 80097ac <_Balloc+0x42>
 800978a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800978c:	68db      	ldr	r3, [r3, #12]
 800978e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8009792:	b9b8      	cbnz	r0, 80097c4 <_Balloc+0x5a>
 8009794:	2101      	movs	r1, #1
 8009796:	fa01 f506 	lsl.w	r5, r1, r6
 800979a:	1d6a      	adds	r2, r5, #5
 800979c:	0092      	lsls	r2, r2, #2
 800979e:	4620      	mov	r0, r4
 80097a0:	f000 fbd0 	bl	8009f44 <_calloc_r>
 80097a4:	b160      	cbz	r0, 80097c0 <_Balloc+0x56>
 80097a6:	6046      	str	r6, [r0, #4]
 80097a8:	6085      	str	r5, [r0, #8]
 80097aa:	e00e      	b.n	80097ca <_Balloc+0x60>
 80097ac:	2221      	movs	r2, #33	; 0x21
 80097ae:	2104      	movs	r1, #4
 80097b0:	4620      	mov	r0, r4
 80097b2:	f000 fbc7 	bl	8009f44 <_calloc_r>
 80097b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80097b8:	60e8      	str	r0, [r5, #12]
 80097ba:	68db      	ldr	r3, [r3, #12]
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d1e4      	bne.n	800978a <_Balloc+0x20>
 80097c0:	2000      	movs	r0, #0
 80097c2:	bd70      	pop	{r4, r5, r6, pc}
 80097c4:	6802      	ldr	r2, [r0, #0]
 80097c6:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80097ca:	2300      	movs	r3, #0
 80097cc:	6103      	str	r3, [r0, #16]
 80097ce:	60c3      	str	r3, [r0, #12]
 80097d0:	bd70      	pop	{r4, r5, r6, pc}

080097d2 <_Bfree>:
 80097d2:	b570      	push	{r4, r5, r6, lr}
 80097d4:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80097d6:	4606      	mov	r6, r0
 80097d8:	460d      	mov	r5, r1
 80097da:	b93c      	cbnz	r4, 80097ec <_Bfree+0x1a>
 80097dc:	2010      	movs	r0, #16
 80097de:	f001 fbcb 	bl	800af78 <malloc>
 80097e2:	6270      	str	r0, [r6, #36]	; 0x24
 80097e4:	6044      	str	r4, [r0, #4]
 80097e6:	6084      	str	r4, [r0, #8]
 80097e8:	6004      	str	r4, [r0, #0]
 80097ea:	60c4      	str	r4, [r0, #12]
 80097ec:	b13d      	cbz	r5, 80097fe <_Bfree+0x2c>
 80097ee:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80097f0:	686a      	ldr	r2, [r5, #4]
 80097f2:	68db      	ldr	r3, [r3, #12]
 80097f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80097f8:	6029      	str	r1, [r5, #0]
 80097fa:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80097fe:	bd70      	pop	{r4, r5, r6, pc}

08009800 <__multadd>:
 8009800:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009804:	690d      	ldr	r5, [r1, #16]
 8009806:	461f      	mov	r7, r3
 8009808:	4606      	mov	r6, r0
 800980a:	460c      	mov	r4, r1
 800980c:	f101 0e14 	add.w	lr, r1, #20
 8009810:	2300      	movs	r3, #0
 8009812:	f8de 0000 	ldr.w	r0, [lr]
 8009816:	b281      	uxth	r1, r0
 8009818:	fb02 7101 	mla	r1, r2, r1, r7
 800981c:	0c0f      	lsrs	r7, r1, #16
 800981e:	0c00      	lsrs	r0, r0, #16
 8009820:	fb02 7000 	mla	r0, r2, r0, r7
 8009824:	b289      	uxth	r1, r1
 8009826:	3301      	adds	r3, #1
 8009828:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800982c:	429d      	cmp	r5, r3
 800982e:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8009832:	f84e 1b04 	str.w	r1, [lr], #4
 8009836:	dcec      	bgt.n	8009812 <__multadd+0x12>
 8009838:	b1d7      	cbz	r7, 8009870 <__multadd+0x70>
 800983a:	68a3      	ldr	r3, [r4, #8]
 800983c:	429d      	cmp	r5, r3
 800983e:	db12      	blt.n	8009866 <__multadd+0x66>
 8009840:	6861      	ldr	r1, [r4, #4]
 8009842:	4630      	mov	r0, r6
 8009844:	3101      	adds	r1, #1
 8009846:	f7ff ff90 	bl	800976a <_Balloc>
 800984a:	6922      	ldr	r2, [r4, #16]
 800984c:	3202      	adds	r2, #2
 800984e:	f104 010c 	add.w	r1, r4, #12
 8009852:	4680      	mov	r8, r0
 8009854:	0092      	lsls	r2, r2, #2
 8009856:	300c      	adds	r0, #12
 8009858:	f7ff ff7c 	bl	8009754 <memcpy>
 800985c:	4621      	mov	r1, r4
 800985e:	4630      	mov	r0, r6
 8009860:	f7ff ffb7 	bl	80097d2 <_Bfree>
 8009864:	4644      	mov	r4, r8
 8009866:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800986a:	3501      	adds	r5, #1
 800986c:	615f      	str	r7, [r3, #20]
 800986e:	6125      	str	r5, [r4, #16]
 8009870:	4620      	mov	r0, r4
 8009872:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08009876 <__s2b>:
 8009876:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800987a:	460c      	mov	r4, r1
 800987c:	4615      	mov	r5, r2
 800987e:	461f      	mov	r7, r3
 8009880:	2209      	movs	r2, #9
 8009882:	3308      	adds	r3, #8
 8009884:	4606      	mov	r6, r0
 8009886:	fb93 f3f2 	sdiv	r3, r3, r2
 800988a:	2100      	movs	r1, #0
 800988c:	2201      	movs	r2, #1
 800988e:	429a      	cmp	r2, r3
 8009890:	db20      	blt.n	80098d4 <__s2b+0x5e>
 8009892:	4630      	mov	r0, r6
 8009894:	f7ff ff69 	bl	800976a <_Balloc>
 8009898:	9b08      	ldr	r3, [sp, #32]
 800989a:	6143      	str	r3, [r0, #20]
 800989c:	2d09      	cmp	r5, #9
 800989e:	f04f 0301 	mov.w	r3, #1
 80098a2:	6103      	str	r3, [r0, #16]
 80098a4:	dd19      	ble.n	80098da <__s2b+0x64>
 80098a6:	f104 0909 	add.w	r9, r4, #9
 80098aa:	46c8      	mov	r8, r9
 80098ac:	442c      	add	r4, r5
 80098ae:	f818 3b01 	ldrb.w	r3, [r8], #1
 80098b2:	4601      	mov	r1, r0
 80098b4:	3b30      	subs	r3, #48	; 0x30
 80098b6:	220a      	movs	r2, #10
 80098b8:	4630      	mov	r0, r6
 80098ba:	f7ff ffa1 	bl	8009800 <__multadd>
 80098be:	45a0      	cmp	r8, r4
 80098c0:	d1f5      	bne.n	80098ae <__s2b+0x38>
 80098c2:	f1a5 0408 	sub.w	r4, r5, #8
 80098c6:	444c      	add	r4, r9
 80098c8:	1b2d      	subs	r5, r5, r4
 80098ca:	1963      	adds	r3, r4, r5
 80098cc:	42bb      	cmp	r3, r7
 80098ce:	db07      	blt.n	80098e0 <__s2b+0x6a>
 80098d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80098d4:	0052      	lsls	r2, r2, #1
 80098d6:	3101      	adds	r1, #1
 80098d8:	e7d9      	b.n	800988e <__s2b+0x18>
 80098da:	340a      	adds	r4, #10
 80098dc:	2509      	movs	r5, #9
 80098de:	e7f3      	b.n	80098c8 <__s2b+0x52>
 80098e0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80098e4:	4601      	mov	r1, r0
 80098e6:	3b30      	subs	r3, #48	; 0x30
 80098e8:	220a      	movs	r2, #10
 80098ea:	4630      	mov	r0, r6
 80098ec:	f7ff ff88 	bl	8009800 <__multadd>
 80098f0:	e7eb      	b.n	80098ca <__s2b+0x54>

080098f2 <__hi0bits>:
 80098f2:	0c02      	lsrs	r2, r0, #16
 80098f4:	0412      	lsls	r2, r2, #16
 80098f6:	4603      	mov	r3, r0
 80098f8:	b9b2      	cbnz	r2, 8009928 <__hi0bits+0x36>
 80098fa:	0403      	lsls	r3, r0, #16
 80098fc:	2010      	movs	r0, #16
 80098fe:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009902:	bf04      	itt	eq
 8009904:	021b      	lsleq	r3, r3, #8
 8009906:	3008      	addeq	r0, #8
 8009908:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800990c:	bf04      	itt	eq
 800990e:	011b      	lsleq	r3, r3, #4
 8009910:	3004      	addeq	r0, #4
 8009912:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009916:	bf04      	itt	eq
 8009918:	009b      	lsleq	r3, r3, #2
 800991a:	3002      	addeq	r0, #2
 800991c:	2b00      	cmp	r3, #0
 800991e:	db06      	blt.n	800992e <__hi0bits+0x3c>
 8009920:	005b      	lsls	r3, r3, #1
 8009922:	d503      	bpl.n	800992c <__hi0bits+0x3a>
 8009924:	3001      	adds	r0, #1
 8009926:	4770      	bx	lr
 8009928:	2000      	movs	r0, #0
 800992a:	e7e8      	b.n	80098fe <__hi0bits+0xc>
 800992c:	2020      	movs	r0, #32
 800992e:	4770      	bx	lr

08009930 <__lo0bits>:
 8009930:	6803      	ldr	r3, [r0, #0]
 8009932:	f013 0207 	ands.w	r2, r3, #7
 8009936:	4601      	mov	r1, r0
 8009938:	d00b      	beq.n	8009952 <__lo0bits+0x22>
 800993a:	07da      	lsls	r2, r3, #31
 800993c:	d423      	bmi.n	8009986 <__lo0bits+0x56>
 800993e:	0798      	lsls	r0, r3, #30
 8009940:	bf49      	itett	mi
 8009942:	085b      	lsrmi	r3, r3, #1
 8009944:	089b      	lsrpl	r3, r3, #2
 8009946:	2001      	movmi	r0, #1
 8009948:	600b      	strmi	r3, [r1, #0]
 800994a:	bf5c      	itt	pl
 800994c:	600b      	strpl	r3, [r1, #0]
 800994e:	2002      	movpl	r0, #2
 8009950:	4770      	bx	lr
 8009952:	b298      	uxth	r0, r3
 8009954:	b9a8      	cbnz	r0, 8009982 <__lo0bits+0x52>
 8009956:	0c1b      	lsrs	r3, r3, #16
 8009958:	2010      	movs	r0, #16
 800995a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800995e:	bf04      	itt	eq
 8009960:	0a1b      	lsreq	r3, r3, #8
 8009962:	3008      	addeq	r0, #8
 8009964:	071a      	lsls	r2, r3, #28
 8009966:	bf04      	itt	eq
 8009968:	091b      	lsreq	r3, r3, #4
 800996a:	3004      	addeq	r0, #4
 800996c:	079a      	lsls	r2, r3, #30
 800996e:	bf04      	itt	eq
 8009970:	089b      	lsreq	r3, r3, #2
 8009972:	3002      	addeq	r0, #2
 8009974:	07da      	lsls	r2, r3, #31
 8009976:	d402      	bmi.n	800997e <__lo0bits+0x4e>
 8009978:	085b      	lsrs	r3, r3, #1
 800997a:	d006      	beq.n	800998a <__lo0bits+0x5a>
 800997c:	3001      	adds	r0, #1
 800997e:	600b      	str	r3, [r1, #0]
 8009980:	4770      	bx	lr
 8009982:	4610      	mov	r0, r2
 8009984:	e7e9      	b.n	800995a <__lo0bits+0x2a>
 8009986:	2000      	movs	r0, #0
 8009988:	4770      	bx	lr
 800998a:	2020      	movs	r0, #32
 800998c:	4770      	bx	lr

0800998e <__i2b>:
 800998e:	b510      	push	{r4, lr}
 8009990:	460c      	mov	r4, r1
 8009992:	2101      	movs	r1, #1
 8009994:	f7ff fee9 	bl	800976a <_Balloc>
 8009998:	2201      	movs	r2, #1
 800999a:	6144      	str	r4, [r0, #20]
 800999c:	6102      	str	r2, [r0, #16]
 800999e:	bd10      	pop	{r4, pc}

080099a0 <__multiply>:
 80099a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099a4:	4614      	mov	r4, r2
 80099a6:	690a      	ldr	r2, [r1, #16]
 80099a8:	6923      	ldr	r3, [r4, #16]
 80099aa:	429a      	cmp	r2, r3
 80099ac:	bfb8      	it	lt
 80099ae:	460b      	movlt	r3, r1
 80099b0:	4689      	mov	r9, r1
 80099b2:	bfbc      	itt	lt
 80099b4:	46a1      	movlt	r9, r4
 80099b6:	461c      	movlt	r4, r3
 80099b8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80099bc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80099c0:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80099c4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80099c8:	eb07 060a 	add.w	r6, r7, sl
 80099cc:	429e      	cmp	r6, r3
 80099ce:	bfc8      	it	gt
 80099d0:	3101      	addgt	r1, #1
 80099d2:	f7ff feca 	bl	800976a <_Balloc>
 80099d6:	f100 0514 	add.w	r5, r0, #20
 80099da:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80099de:	462b      	mov	r3, r5
 80099e0:	2200      	movs	r2, #0
 80099e2:	4543      	cmp	r3, r8
 80099e4:	d316      	bcc.n	8009a14 <__multiply+0x74>
 80099e6:	f104 0214 	add.w	r2, r4, #20
 80099ea:	f109 0114 	add.w	r1, r9, #20
 80099ee:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 80099f2:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80099f6:	9301      	str	r3, [sp, #4]
 80099f8:	9c01      	ldr	r4, [sp, #4]
 80099fa:	4294      	cmp	r4, r2
 80099fc:	4613      	mov	r3, r2
 80099fe:	d80c      	bhi.n	8009a1a <__multiply+0x7a>
 8009a00:	2e00      	cmp	r6, #0
 8009a02:	dd03      	ble.n	8009a0c <__multiply+0x6c>
 8009a04:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d054      	beq.n	8009ab6 <__multiply+0x116>
 8009a0c:	6106      	str	r6, [r0, #16]
 8009a0e:	b003      	add	sp, #12
 8009a10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a14:	f843 2b04 	str.w	r2, [r3], #4
 8009a18:	e7e3      	b.n	80099e2 <__multiply+0x42>
 8009a1a:	f8b3 a000 	ldrh.w	sl, [r3]
 8009a1e:	3204      	adds	r2, #4
 8009a20:	f1ba 0f00 	cmp.w	sl, #0
 8009a24:	d020      	beq.n	8009a68 <__multiply+0xc8>
 8009a26:	46ae      	mov	lr, r5
 8009a28:	4689      	mov	r9, r1
 8009a2a:	f04f 0c00 	mov.w	ip, #0
 8009a2e:	f859 4b04 	ldr.w	r4, [r9], #4
 8009a32:	f8be b000 	ldrh.w	fp, [lr]
 8009a36:	b2a3      	uxth	r3, r4
 8009a38:	fb0a b303 	mla	r3, sl, r3, fp
 8009a3c:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8009a40:	f8de 4000 	ldr.w	r4, [lr]
 8009a44:	4463      	add	r3, ip
 8009a46:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8009a4a:	fb0a c40b 	mla	r4, sl, fp, ip
 8009a4e:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8009a52:	b29b      	uxth	r3, r3
 8009a54:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009a58:	454f      	cmp	r7, r9
 8009a5a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8009a5e:	f84e 3b04 	str.w	r3, [lr], #4
 8009a62:	d8e4      	bhi.n	8009a2e <__multiply+0x8e>
 8009a64:	f8ce c000 	str.w	ip, [lr]
 8009a68:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8009a6c:	f1b9 0f00 	cmp.w	r9, #0
 8009a70:	d01f      	beq.n	8009ab2 <__multiply+0x112>
 8009a72:	682b      	ldr	r3, [r5, #0]
 8009a74:	46ae      	mov	lr, r5
 8009a76:	468c      	mov	ip, r1
 8009a78:	f04f 0a00 	mov.w	sl, #0
 8009a7c:	f8bc 4000 	ldrh.w	r4, [ip]
 8009a80:	f8be b002 	ldrh.w	fp, [lr, #2]
 8009a84:	fb09 b404 	mla	r4, r9, r4, fp
 8009a88:	44a2      	add	sl, r4
 8009a8a:	b29b      	uxth	r3, r3
 8009a8c:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8009a90:	f84e 3b04 	str.w	r3, [lr], #4
 8009a94:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009a98:	f8be 4000 	ldrh.w	r4, [lr]
 8009a9c:	0c1b      	lsrs	r3, r3, #16
 8009a9e:	fb09 4303 	mla	r3, r9, r3, r4
 8009aa2:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8009aa6:	4567      	cmp	r7, ip
 8009aa8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009aac:	d8e6      	bhi.n	8009a7c <__multiply+0xdc>
 8009aae:	f8ce 3000 	str.w	r3, [lr]
 8009ab2:	3504      	adds	r5, #4
 8009ab4:	e7a0      	b.n	80099f8 <__multiply+0x58>
 8009ab6:	3e01      	subs	r6, #1
 8009ab8:	e7a2      	b.n	8009a00 <__multiply+0x60>
	...

08009abc <__pow5mult>:
 8009abc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ac0:	4615      	mov	r5, r2
 8009ac2:	f012 0203 	ands.w	r2, r2, #3
 8009ac6:	4606      	mov	r6, r0
 8009ac8:	460f      	mov	r7, r1
 8009aca:	d007      	beq.n	8009adc <__pow5mult+0x20>
 8009acc:	3a01      	subs	r2, #1
 8009ace:	4c21      	ldr	r4, [pc, #132]	; (8009b54 <__pow5mult+0x98>)
 8009ad0:	2300      	movs	r3, #0
 8009ad2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009ad6:	f7ff fe93 	bl	8009800 <__multadd>
 8009ada:	4607      	mov	r7, r0
 8009adc:	10ad      	asrs	r5, r5, #2
 8009ade:	d035      	beq.n	8009b4c <__pow5mult+0x90>
 8009ae0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009ae2:	b93c      	cbnz	r4, 8009af4 <__pow5mult+0x38>
 8009ae4:	2010      	movs	r0, #16
 8009ae6:	f001 fa47 	bl	800af78 <malloc>
 8009aea:	6270      	str	r0, [r6, #36]	; 0x24
 8009aec:	6044      	str	r4, [r0, #4]
 8009aee:	6084      	str	r4, [r0, #8]
 8009af0:	6004      	str	r4, [r0, #0]
 8009af2:	60c4      	str	r4, [r0, #12]
 8009af4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009af8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009afc:	b94c      	cbnz	r4, 8009b12 <__pow5mult+0x56>
 8009afe:	f240 2171 	movw	r1, #625	; 0x271
 8009b02:	4630      	mov	r0, r6
 8009b04:	f7ff ff43 	bl	800998e <__i2b>
 8009b08:	2300      	movs	r3, #0
 8009b0a:	f8c8 0008 	str.w	r0, [r8, #8]
 8009b0e:	4604      	mov	r4, r0
 8009b10:	6003      	str	r3, [r0, #0]
 8009b12:	f04f 0800 	mov.w	r8, #0
 8009b16:	07eb      	lsls	r3, r5, #31
 8009b18:	d50a      	bpl.n	8009b30 <__pow5mult+0x74>
 8009b1a:	4639      	mov	r1, r7
 8009b1c:	4622      	mov	r2, r4
 8009b1e:	4630      	mov	r0, r6
 8009b20:	f7ff ff3e 	bl	80099a0 <__multiply>
 8009b24:	4639      	mov	r1, r7
 8009b26:	4681      	mov	r9, r0
 8009b28:	4630      	mov	r0, r6
 8009b2a:	f7ff fe52 	bl	80097d2 <_Bfree>
 8009b2e:	464f      	mov	r7, r9
 8009b30:	106d      	asrs	r5, r5, #1
 8009b32:	d00b      	beq.n	8009b4c <__pow5mult+0x90>
 8009b34:	6820      	ldr	r0, [r4, #0]
 8009b36:	b938      	cbnz	r0, 8009b48 <__pow5mult+0x8c>
 8009b38:	4622      	mov	r2, r4
 8009b3a:	4621      	mov	r1, r4
 8009b3c:	4630      	mov	r0, r6
 8009b3e:	f7ff ff2f 	bl	80099a0 <__multiply>
 8009b42:	6020      	str	r0, [r4, #0]
 8009b44:	f8c0 8000 	str.w	r8, [r0]
 8009b48:	4604      	mov	r4, r0
 8009b4a:	e7e4      	b.n	8009b16 <__pow5mult+0x5a>
 8009b4c:	4638      	mov	r0, r7
 8009b4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b52:	bf00      	nop
 8009b54:	0800c008 	.word	0x0800c008

08009b58 <__lshift>:
 8009b58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b5c:	460c      	mov	r4, r1
 8009b5e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009b62:	6923      	ldr	r3, [r4, #16]
 8009b64:	6849      	ldr	r1, [r1, #4]
 8009b66:	eb0a 0903 	add.w	r9, sl, r3
 8009b6a:	68a3      	ldr	r3, [r4, #8]
 8009b6c:	4607      	mov	r7, r0
 8009b6e:	4616      	mov	r6, r2
 8009b70:	f109 0501 	add.w	r5, r9, #1
 8009b74:	42ab      	cmp	r3, r5
 8009b76:	db31      	blt.n	8009bdc <__lshift+0x84>
 8009b78:	4638      	mov	r0, r7
 8009b7a:	f7ff fdf6 	bl	800976a <_Balloc>
 8009b7e:	2200      	movs	r2, #0
 8009b80:	4680      	mov	r8, r0
 8009b82:	f100 0314 	add.w	r3, r0, #20
 8009b86:	4611      	mov	r1, r2
 8009b88:	4552      	cmp	r2, sl
 8009b8a:	db2a      	blt.n	8009be2 <__lshift+0x8a>
 8009b8c:	6920      	ldr	r0, [r4, #16]
 8009b8e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009b92:	f104 0114 	add.w	r1, r4, #20
 8009b96:	f016 021f 	ands.w	r2, r6, #31
 8009b9a:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8009b9e:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8009ba2:	d022      	beq.n	8009bea <__lshift+0x92>
 8009ba4:	f1c2 0c20 	rsb	ip, r2, #32
 8009ba8:	2000      	movs	r0, #0
 8009baa:	680e      	ldr	r6, [r1, #0]
 8009bac:	4096      	lsls	r6, r2
 8009bae:	4330      	orrs	r0, r6
 8009bb0:	f843 0b04 	str.w	r0, [r3], #4
 8009bb4:	f851 0b04 	ldr.w	r0, [r1], #4
 8009bb8:	458e      	cmp	lr, r1
 8009bba:	fa20 f00c 	lsr.w	r0, r0, ip
 8009bbe:	d8f4      	bhi.n	8009baa <__lshift+0x52>
 8009bc0:	6018      	str	r0, [r3, #0]
 8009bc2:	b108      	cbz	r0, 8009bc8 <__lshift+0x70>
 8009bc4:	f109 0502 	add.w	r5, r9, #2
 8009bc8:	3d01      	subs	r5, #1
 8009bca:	4638      	mov	r0, r7
 8009bcc:	f8c8 5010 	str.w	r5, [r8, #16]
 8009bd0:	4621      	mov	r1, r4
 8009bd2:	f7ff fdfe 	bl	80097d2 <_Bfree>
 8009bd6:	4640      	mov	r0, r8
 8009bd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bdc:	3101      	adds	r1, #1
 8009bde:	005b      	lsls	r3, r3, #1
 8009be0:	e7c8      	b.n	8009b74 <__lshift+0x1c>
 8009be2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8009be6:	3201      	adds	r2, #1
 8009be8:	e7ce      	b.n	8009b88 <__lshift+0x30>
 8009bea:	3b04      	subs	r3, #4
 8009bec:	f851 2b04 	ldr.w	r2, [r1], #4
 8009bf0:	f843 2f04 	str.w	r2, [r3, #4]!
 8009bf4:	458e      	cmp	lr, r1
 8009bf6:	d8f9      	bhi.n	8009bec <__lshift+0x94>
 8009bf8:	e7e6      	b.n	8009bc8 <__lshift+0x70>

08009bfa <__mcmp>:
 8009bfa:	6903      	ldr	r3, [r0, #16]
 8009bfc:	690a      	ldr	r2, [r1, #16]
 8009bfe:	1a9b      	subs	r3, r3, r2
 8009c00:	b530      	push	{r4, r5, lr}
 8009c02:	d10c      	bne.n	8009c1e <__mcmp+0x24>
 8009c04:	0092      	lsls	r2, r2, #2
 8009c06:	3014      	adds	r0, #20
 8009c08:	3114      	adds	r1, #20
 8009c0a:	1884      	adds	r4, r0, r2
 8009c0c:	4411      	add	r1, r2
 8009c0e:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009c12:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009c16:	4295      	cmp	r5, r2
 8009c18:	d003      	beq.n	8009c22 <__mcmp+0x28>
 8009c1a:	d305      	bcc.n	8009c28 <__mcmp+0x2e>
 8009c1c:	2301      	movs	r3, #1
 8009c1e:	4618      	mov	r0, r3
 8009c20:	bd30      	pop	{r4, r5, pc}
 8009c22:	42a0      	cmp	r0, r4
 8009c24:	d3f3      	bcc.n	8009c0e <__mcmp+0x14>
 8009c26:	e7fa      	b.n	8009c1e <__mcmp+0x24>
 8009c28:	f04f 33ff 	mov.w	r3, #4294967295
 8009c2c:	e7f7      	b.n	8009c1e <__mcmp+0x24>

08009c2e <__mdiff>:
 8009c2e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c32:	460d      	mov	r5, r1
 8009c34:	4607      	mov	r7, r0
 8009c36:	4611      	mov	r1, r2
 8009c38:	4628      	mov	r0, r5
 8009c3a:	4614      	mov	r4, r2
 8009c3c:	f7ff ffdd 	bl	8009bfa <__mcmp>
 8009c40:	1e06      	subs	r6, r0, #0
 8009c42:	d108      	bne.n	8009c56 <__mdiff+0x28>
 8009c44:	4631      	mov	r1, r6
 8009c46:	4638      	mov	r0, r7
 8009c48:	f7ff fd8f 	bl	800976a <_Balloc>
 8009c4c:	2301      	movs	r3, #1
 8009c4e:	6103      	str	r3, [r0, #16]
 8009c50:	6146      	str	r6, [r0, #20]
 8009c52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c56:	bfa4      	itt	ge
 8009c58:	4623      	movge	r3, r4
 8009c5a:	462c      	movge	r4, r5
 8009c5c:	4638      	mov	r0, r7
 8009c5e:	6861      	ldr	r1, [r4, #4]
 8009c60:	bfa6      	itte	ge
 8009c62:	461d      	movge	r5, r3
 8009c64:	2600      	movge	r6, #0
 8009c66:	2601      	movlt	r6, #1
 8009c68:	f7ff fd7f 	bl	800976a <_Balloc>
 8009c6c:	692b      	ldr	r3, [r5, #16]
 8009c6e:	60c6      	str	r6, [r0, #12]
 8009c70:	6926      	ldr	r6, [r4, #16]
 8009c72:	f105 0914 	add.w	r9, r5, #20
 8009c76:	f104 0214 	add.w	r2, r4, #20
 8009c7a:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8009c7e:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8009c82:	f100 0514 	add.w	r5, r0, #20
 8009c86:	f04f 0c00 	mov.w	ip, #0
 8009c8a:	f852 ab04 	ldr.w	sl, [r2], #4
 8009c8e:	f859 4b04 	ldr.w	r4, [r9], #4
 8009c92:	fa1c f18a 	uxtah	r1, ip, sl
 8009c96:	b2a3      	uxth	r3, r4
 8009c98:	1ac9      	subs	r1, r1, r3
 8009c9a:	0c23      	lsrs	r3, r4, #16
 8009c9c:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8009ca0:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009ca4:	b289      	uxth	r1, r1
 8009ca6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8009caa:	45c8      	cmp	r8, r9
 8009cac:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8009cb0:	4696      	mov	lr, r2
 8009cb2:	f845 3b04 	str.w	r3, [r5], #4
 8009cb6:	d8e8      	bhi.n	8009c8a <__mdiff+0x5c>
 8009cb8:	45be      	cmp	lr, r7
 8009cba:	d305      	bcc.n	8009cc8 <__mdiff+0x9a>
 8009cbc:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8009cc0:	b18b      	cbz	r3, 8009ce6 <__mdiff+0xb8>
 8009cc2:	6106      	str	r6, [r0, #16]
 8009cc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009cc8:	f85e 1b04 	ldr.w	r1, [lr], #4
 8009ccc:	fa1c f381 	uxtah	r3, ip, r1
 8009cd0:	141a      	asrs	r2, r3, #16
 8009cd2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009cd6:	b29b      	uxth	r3, r3
 8009cd8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009cdc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009ce0:	f845 3b04 	str.w	r3, [r5], #4
 8009ce4:	e7e8      	b.n	8009cb8 <__mdiff+0x8a>
 8009ce6:	3e01      	subs	r6, #1
 8009ce8:	e7e8      	b.n	8009cbc <__mdiff+0x8e>
	...

08009cec <__ulp>:
 8009cec:	4b12      	ldr	r3, [pc, #72]	; (8009d38 <__ulp+0x4c>)
 8009cee:	ee10 2a90 	vmov	r2, s1
 8009cf2:	401a      	ands	r2, r3
 8009cf4:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	dd04      	ble.n	8009d06 <__ulp+0x1a>
 8009cfc:	2000      	movs	r0, #0
 8009cfe:	4619      	mov	r1, r3
 8009d00:	ec41 0b10 	vmov	d0, r0, r1
 8009d04:	4770      	bx	lr
 8009d06:	425b      	negs	r3, r3
 8009d08:	151b      	asrs	r3, r3, #20
 8009d0a:	2b13      	cmp	r3, #19
 8009d0c:	f04f 0000 	mov.w	r0, #0
 8009d10:	f04f 0100 	mov.w	r1, #0
 8009d14:	dc04      	bgt.n	8009d20 <__ulp+0x34>
 8009d16:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8009d1a:	fa42 f103 	asr.w	r1, r2, r3
 8009d1e:	e7ef      	b.n	8009d00 <__ulp+0x14>
 8009d20:	3b14      	subs	r3, #20
 8009d22:	2b1e      	cmp	r3, #30
 8009d24:	f04f 0201 	mov.w	r2, #1
 8009d28:	bfda      	itte	le
 8009d2a:	f1c3 031f 	rsble	r3, r3, #31
 8009d2e:	fa02 f303 	lslle.w	r3, r2, r3
 8009d32:	4613      	movgt	r3, r2
 8009d34:	4618      	mov	r0, r3
 8009d36:	e7e3      	b.n	8009d00 <__ulp+0x14>
 8009d38:	7ff00000 	.word	0x7ff00000

08009d3c <__b2d>:
 8009d3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d3e:	6905      	ldr	r5, [r0, #16]
 8009d40:	f100 0714 	add.w	r7, r0, #20
 8009d44:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009d48:	1f2e      	subs	r6, r5, #4
 8009d4a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8009d4e:	4620      	mov	r0, r4
 8009d50:	f7ff fdcf 	bl	80098f2 <__hi0bits>
 8009d54:	f1c0 0320 	rsb	r3, r0, #32
 8009d58:	280a      	cmp	r0, #10
 8009d5a:	600b      	str	r3, [r1, #0]
 8009d5c:	f8df e074 	ldr.w	lr, [pc, #116]	; 8009dd4 <__b2d+0x98>
 8009d60:	dc14      	bgt.n	8009d8c <__b2d+0x50>
 8009d62:	f1c0 0c0b 	rsb	ip, r0, #11
 8009d66:	fa24 f10c 	lsr.w	r1, r4, ip
 8009d6a:	42b7      	cmp	r7, r6
 8009d6c:	ea41 030e 	orr.w	r3, r1, lr
 8009d70:	bf34      	ite	cc
 8009d72:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009d76:	2100      	movcs	r1, #0
 8009d78:	3015      	adds	r0, #21
 8009d7a:	fa04 f000 	lsl.w	r0, r4, r0
 8009d7e:	fa21 f10c 	lsr.w	r1, r1, ip
 8009d82:	ea40 0201 	orr.w	r2, r0, r1
 8009d86:	ec43 2b10 	vmov	d0, r2, r3
 8009d8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009d8c:	42b7      	cmp	r7, r6
 8009d8e:	bf3a      	itte	cc
 8009d90:	f1a5 0608 	subcc.w	r6, r5, #8
 8009d94:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009d98:	2100      	movcs	r1, #0
 8009d9a:	380b      	subs	r0, #11
 8009d9c:	d015      	beq.n	8009dca <__b2d+0x8e>
 8009d9e:	4084      	lsls	r4, r0
 8009da0:	f1c0 0520 	rsb	r5, r0, #32
 8009da4:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8009da8:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8009dac:	42be      	cmp	r6, r7
 8009dae:	fa21 fe05 	lsr.w	lr, r1, r5
 8009db2:	ea44 030e 	orr.w	r3, r4, lr
 8009db6:	bf8c      	ite	hi
 8009db8:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8009dbc:	2400      	movls	r4, #0
 8009dbe:	fa01 f000 	lsl.w	r0, r1, r0
 8009dc2:	40ec      	lsrs	r4, r5
 8009dc4:	ea40 0204 	orr.w	r2, r0, r4
 8009dc8:	e7dd      	b.n	8009d86 <__b2d+0x4a>
 8009dca:	ea44 030e 	orr.w	r3, r4, lr
 8009dce:	460a      	mov	r2, r1
 8009dd0:	e7d9      	b.n	8009d86 <__b2d+0x4a>
 8009dd2:	bf00      	nop
 8009dd4:	3ff00000 	.word	0x3ff00000

08009dd8 <__d2b>:
 8009dd8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009ddc:	460e      	mov	r6, r1
 8009dde:	2101      	movs	r1, #1
 8009de0:	ec59 8b10 	vmov	r8, r9, d0
 8009de4:	4615      	mov	r5, r2
 8009de6:	f7ff fcc0 	bl	800976a <_Balloc>
 8009dea:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8009dee:	4607      	mov	r7, r0
 8009df0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009df4:	bb34      	cbnz	r4, 8009e44 <__d2b+0x6c>
 8009df6:	9301      	str	r3, [sp, #4]
 8009df8:	f1b8 0f00 	cmp.w	r8, #0
 8009dfc:	d027      	beq.n	8009e4e <__d2b+0x76>
 8009dfe:	a802      	add	r0, sp, #8
 8009e00:	f840 8d08 	str.w	r8, [r0, #-8]!
 8009e04:	f7ff fd94 	bl	8009930 <__lo0bits>
 8009e08:	9900      	ldr	r1, [sp, #0]
 8009e0a:	b1f0      	cbz	r0, 8009e4a <__d2b+0x72>
 8009e0c:	9a01      	ldr	r2, [sp, #4]
 8009e0e:	f1c0 0320 	rsb	r3, r0, #32
 8009e12:	fa02 f303 	lsl.w	r3, r2, r3
 8009e16:	430b      	orrs	r3, r1
 8009e18:	40c2      	lsrs	r2, r0
 8009e1a:	617b      	str	r3, [r7, #20]
 8009e1c:	9201      	str	r2, [sp, #4]
 8009e1e:	9b01      	ldr	r3, [sp, #4]
 8009e20:	61bb      	str	r3, [r7, #24]
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	bf14      	ite	ne
 8009e26:	2102      	movne	r1, #2
 8009e28:	2101      	moveq	r1, #1
 8009e2a:	6139      	str	r1, [r7, #16]
 8009e2c:	b1c4      	cbz	r4, 8009e60 <__d2b+0x88>
 8009e2e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8009e32:	4404      	add	r4, r0
 8009e34:	6034      	str	r4, [r6, #0]
 8009e36:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009e3a:	6028      	str	r0, [r5, #0]
 8009e3c:	4638      	mov	r0, r7
 8009e3e:	b003      	add	sp, #12
 8009e40:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009e44:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009e48:	e7d5      	b.n	8009df6 <__d2b+0x1e>
 8009e4a:	6179      	str	r1, [r7, #20]
 8009e4c:	e7e7      	b.n	8009e1e <__d2b+0x46>
 8009e4e:	a801      	add	r0, sp, #4
 8009e50:	f7ff fd6e 	bl	8009930 <__lo0bits>
 8009e54:	9b01      	ldr	r3, [sp, #4]
 8009e56:	617b      	str	r3, [r7, #20]
 8009e58:	2101      	movs	r1, #1
 8009e5a:	6139      	str	r1, [r7, #16]
 8009e5c:	3020      	adds	r0, #32
 8009e5e:	e7e5      	b.n	8009e2c <__d2b+0x54>
 8009e60:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8009e64:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009e68:	6030      	str	r0, [r6, #0]
 8009e6a:	6918      	ldr	r0, [r3, #16]
 8009e6c:	f7ff fd41 	bl	80098f2 <__hi0bits>
 8009e70:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8009e74:	e7e1      	b.n	8009e3a <__d2b+0x62>

08009e76 <__ratio>:
 8009e76:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009e7a:	4688      	mov	r8, r1
 8009e7c:	4669      	mov	r1, sp
 8009e7e:	4681      	mov	r9, r0
 8009e80:	f7ff ff5c 	bl	8009d3c <__b2d>
 8009e84:	a901      	add	r1, sp, #4
 8009e86:	4640      	mov	r0, r8
 8009e88:	ec55 4b10 	vmov	r4, r5, d0
 8009e8c:	f7ff ff56 	bl	8009d3c <__b2d>
 8009e90:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009e94:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009e98:	1a9a      	subs	r2, r3, r2
 8009e9a:	e89d 000a 	ldmia.w	sp, {r1, r3}
 8009e9e:	1acb      	subs	r3, r1, r3
 8009ea0:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8009ea4:	ec57 6b10 	vmov	r6, r7, d0
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	bfd6      	itet	le
 8009eac:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009eb0:	eb05 5503 	addgt.w	r5, r5, r3, lsl #20
 8009eb4:	eb07 5703 	addle.w	r7, r7, r3, lsl #20
 8009eb8:	4632      	mov	r2, r6
 8009eba:	463b      	mov	r3, r7
 8009ebc:	4620      	mov	r0, r4
 8009ebe:	4629      	mov	r1, r5
 8009ec0:	f7f6 fcc0 	bl	8000844 <__aeabi_ddiv>
 8009ec4:	ec41 0b10 	vmov	d0, r0, r1
 8009ec8:	b003      	add	sp, #12
 8009eca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08009ece <__copybits>:
 8009ece:	3901      	subs	r1, #1
 8009ed0:	b510      	push	{r4, lr}
 8009ed2:	1149      	asrs	r1, r1, #5
 8009ed4:	6914      	ldr	r4, [r2, #16]
 8009ed6:	3101      	adds	r1, #1
 8009ed8:	f102 0314 	add.w	r3, r2, #20
 8009edc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009ee0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009ee4:	42a3      	cmp	r3, r4
 8009ee6:	4602      	mov	r2, r0
 8009ee8:	d303      	bcc.n	8009ef2 <__copybits+0x24>
 8009eea:	2300      	movs	r3, #0
 8009eec:	428a      	cmp	r2, r1
 8009eee:	d305      	bcc.n	8009efc <__copybits+0x2e>
 8009ef0:	bd10      	pop	{r4, pc}
 8009ef2:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ef6:	f840 2b04 	str.w	r2, [r0], #4
 8009efa:	e7f3      	b.n	8009ee4 <__copybits+0x16>
 8009efc:	f842 3b04 	str.w	r3, [r2], #4
 8009f00:	e7f4      	b.n	8009eec <__copybits+0x1e>

08009f02 <__any_on>:
 8009f02:	f100 0214 	add.w	r2, r0, #20
 8009f06:	6900      	ldr	r0, [r0, #16]
 8009f08:	114b      	asrs	r3, r1, #5
 8009f0a:	4298      	cmp	r0, r3
 8009f0c:	b510      	push	{r4, lr}
 8009f0e:	db11      	blt.n	8009f34 <__any_on+0x32>
 8009f10:	dd0a      	ble.n	8009f28 <__any_on+0x26>
 8009f12:	f011 011f 	ands.w	r1, r1, #31
 8009f16:	d007      	beq.n	8009f28 <__any_on+0x26>
 8009f18:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009f1c:	fa24 f001 	lsr.w	r0, r4, r1
 8009f20:	fa00 f101 	lsl.w	r1, r0, r1
 8009f24:	428c      	cmp	r4, r1
 8009f26:	d10b      	bne.n	8009f40 <__any_on+0x3e>
 8009f28:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009f2c:	4293      	cmp	r3, r2
 8009f2e:	d803      	bhi.n	8009f38 <__any_on+0x36>
 8009f30:	2000      	movs	r0, #0
 8009f32:	bd10      	pop	{r4, pc}
 8009f34:	4603      	mov	r3, r0
 8009f36:	e7f7      	b.n	8009f28 <__any_on+0x26>
 8009f38:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009f3c:	2900      	cmp	r1, #0
 8009f3e:	d0f5      	beq.n	8009f2c <__any_on+0x2a>
 8009f40:	2001      	movs	r0, #1
 8009f42:	bd10      	pop	{r4, pc}

08009f44 <_calloc_r>:
 8009f44:	b538      	push	{r3, r4, r5, lr}
 8009f46:	fb02 f401 	mul.w	r4, r2, r1
 8009f4a:	4621      	mov	r1, r4
 8009f4c:	f000 f808 	bl	8009f60 <_malloc_r>
 8009f50:	4605      	mov	r5, r0
 8009f52:	b118      	cbz	r0, 8009f5c <_calloc_r+0x18>
 8009f54:	4622      	mov	r2, r4
 8009f56:	2100      	movs	r1, #0
 8009f58:	f7fe fa44 	bl	80083e4 <memset>
 8009f5c:	4628      	mov	r0, r5
 8009f5e:	bd38      	pop	{r3, r4, r5, pc}

08009f60 <_malloc_r>:
 8009f60:	b570      	push	{r4, r5, r6, lr}
 8009f62:	1ccd      	adds	r5, r1, #3
 8009f64:	f025 0503 	bic.w	r5, r5, #3
 8009f68:	3508      	adds	r5, #8
 8009f6a:	2d0c      	cmp	r5, #12
 8009f6c:	bf38      	it	cc
 8009f6e:	250c      	movcc	r5, #12
 8009f70:	2d00      	cmp	r5, #0
 8009f72:	4606      	mov	r6, r0
 8009f74:	db01      	blt.n	8009f7a <_malloc_r+0x1a>
 8009f76:	42a9      	cmp	r1, r5
 8009f78:	d903      	bls.n	8009f82 <_malloc_r+0x22>
 8009f7a:	230c      	movs	r3, #12
 8009f7c:	6033      	str	r3, [r6, #0]
 8009f7e:	2000      	movs	r0, #0
 8009f80:	bd70      	pop	{r4, r5, r6, pc}
 8009f82:	f001 f81b 	bl	800afbc <__malloc_lock>
 8009f86:	4a23      	ldr	r2, [pc, #140]	; (800a014 <_malloc_r+0xb4>)
 8009f88:	6814      	ldr	r4, [r2, #0]
 8009f8a:	4621      	mov	r1, r4
 8009f8c:	b991      	cbnz	r1, 8009fb4 <_malloc_r+0x54>
 8009f8e:	4c22      	ldr	r4, [pc, #136]	; (800a018 <_malloc_r+0xb8>)
 8009f90:	6823      	ldr	r3, [r4, #0]
 8009f92:	b91b      	cbnz	r3, 8009f9c <_malloc_r+0x3c>
 8009f94:	4630      	mov	r0, r6
 8009f96:	f000 fe2d 	bl	800abf4 <_sbrk_r>
 8009f9a:	6020      	str	r0, [r4, #0]
 8009f9c:	4629      	mov	r1, r5
 8009f9e:	4630      	mov	r0, r6
 8009fa0:	f000 fe28 	bl	800abf4 <_sbrk_r>
 8009fa4:	1c43      	adds	r3, r0, #1
 8009fa6:	d126      	bne.n	8009ff6 <_malloc_r+0x96>
 8009fa8:	230c      	movs	r3, #12
 8009faa:	6033      	str	r3, [r6, #0]
 8009fac:	4630      	mov	r0, r6
 8009fae:	f001 f806 	bl	800afbe <__malloc_unlock>
 8009fb2:	e7e4      	b.n	8009f7e <_malloc_r+0x1e>
 8009fb4:	680b      	ldr	r3, [r1, #0]
 8009fb6:	1b5b      	subs	r3, r3, r5
 8009fb8:	d41a      	bmi.n	8009ff0 <_malloc_r+0x90>
 8009fba:	2b0b      	cmp	r3, #11
 8009fbc:	d90f      	bls.n	8009fde <_malloc_r+0x7e>
 8009fbe:	600b      	str	r3, [r1, #0]
 8009fc0:	50cd      	str	r5, [r1, r3]
 8009fc2:	18cc      	adds	r4, r1, r3
 8009fc4:	4630      	mov	r0, r6
 8009fc6:	f000 fffa 	bl	800afbe <__malloc_unlock>
 8009fca:	f104 000b 	add.w	r0, r4, #11
 8009fce:	1d23      	adds	r3, r4, #4
 8009fd0:	f020 0007 	bic.w	r0, r0, #7
 8009fd4:	1ac3      	subs	r3, r0, r3
 8009fd6:	d01b      	beq.n	800a010 <_malloc_r+0xb0>
 8009fd8:	425a      	negs	r2, r3
 8009fda:	50e2      	str	r2, [r4, r3]
 8009fdc:	bd70      	pop	{r4, r5, r6, pc}
 8009fde:	428c      	cmp	r4, r1
 8009fe0:	bf0d      	iteet	eq
 8009fe2:	6863      	ldreq	r3, [r4, #4]
 8009fe4:	684b      	ldrne	r3, [r1, #4]
 8009fe6:	6063      	strne	r3, [r4, #4]
 8009fe8:	6013      	streq	r3, [r2, #0]
 8009fea:	bf18      	it	ne
 8009fec:	460c      	movne	r4, r1
 8009fee:	e7e9      	b.n	8009fc4 <_malloc_r+0x64>
 8009ff0:	460c      	mov	r4, r1
 8009ff2:	6849      	ldr	r1, [r1, #4]
 8009ff4:	e7ca      	b.n	8009f8c <_malloc_r+0x2c>
 8009ff6:	1cc4      	adds	r4, r0, #3
 8009ff8:	f024 0403 	bic.w	r4, r4, #3
 8009ffc:	42a0      	cmp	r0, r4
 8009ffe:	d005      	beq.n	800a00c <_malloc_r+0xac>
 800a000:	1a21      	subs	r1, r4, r0
 800a002:	4630      	mov	r0, r6
 800a004:	f000 fdf6 	bl	800abf4 <_sbrk_r>
 800a008:	3001      	adds	r0, #1
 800a00a:	d0cd      	beq.n	8009fa8 <_malloc_r+0x48>
 800a00c:	6025      	str	r5, [r4, #0]
 800a00e:	e7d9      	b.n	8009fc4 <_malloc_r+0x64>
 800a010:	bd70      	pop	{r4, r5, r6, pc}
 800a012:	bf00      	nop
 800a014:	2000022c 	.word	0x2000022c
 800a018:	20000230 	.word	0x20000230

0800a01c <__ssputs_r>:
 800a01c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a020:	688e      	ldr	r6, [r1, #8]
 800a022:	429e      	cmp	r6, r3
 800a024:	4682      	mov	sl, r0
 800a026:	460c      	mov	r4, r1
 800a028:	4691      	mov	r9, r2
 800a02a:	4698      	mov	r8, r3
 800a02c:	d835      	bhi.n	800a09a <__ssputs_r+0x7e>
 800a02e:	898a      	ldrh	r2, [r1, #12]
 800a030:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a034:	d031      	beq.n	800a09a <__ssputs_r+0x7e>
 800a036:	6825      	ldr	r5, [r4, #0]
 800a038:	6909      	ldr	r1, [r1, #16]
 800a03a:	1a6f      	subs	r7, r5, r1
 800a03c:	6965      	ldr	r5, [r4, #20]
 800a03e:	2302      	movs	r3, #2
 800a040:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a044:	fb95 f5f3 	sdiv	r5, r5, r3
 800a048:	f108 0301 	add.w	r3, r8, #1
 800a04c:	443b      	add	r3, r7
 800a04e:	429d      	cmp	r5, r3
 800a050:	bf38      	it	cc
 800a052:	461d      	movcc	r5, r3
 800a054:	0553      	lsls	r3, r2, #21
 800a056:	d531      	bpl.n	800a0bc <__ssputs_r+0xa0>
 800a058:	4629      	mov	r1, r5
 800a05a:	f7ff ff81 	bl	8009f60 <_malloc_r>
 800a05e:	4606      	mov	r6, r0
 800a060:	b950      	cbnz	r0, 800a078 <__ssputs_r+0x5c>
 800a062:	230c      	movs	r3, #12
 800a064:	f8ca 3000 	str.w	r3, [sl]
 800a068:	89a3      	ldrh	r3, [r4, #12]
 800a06a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a06e:	81a3      	strh	r3, [r4, #12]
 800a070:	f04f 30ff 	mov.w	r0, #4294967295
 800a074:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a078:	463a      	mov	r2, r7
 800a07a:	6921      	ldr	r1, [r4, #16]
 800a07c:	f7ff fb6a 	bl	8009754 <memcpy>
 800a080:	89a3      	ldrh	r3, [r4, #12]
 800a082:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a086:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a08a:	81a3      	strh	r3, [r4, #12]
 800a08c:	6126      	str	r6, [r4, #16]
 800a08e:	6165      	str	r5, [r4, #20]
 800a090:	443e      	add	r6, r7
 800a092:	1bed      	subs	r5, r5, r7
 800a094:	6026      	str	r6, [r4, #0]
 800a096:	60a5      	str	r5, [r4, #8]
 800a098:	4646      	mov	r6, r8
 800a09a:	4546      	cmp	r6, r8
 800a09c:	bf28      	it	cs
 800a09e:	4646      	movcs	r6, r8
 800a0a0:	4632      	mov	r2, r6
 800a0a2:	4649      	mov	r1, r9
 800a0a4:	6820      	ldr	r0, [r4, #0]
 800a0a6:	f000 ff6f 	bl	800af88 <memmove>
 800a0aa:	68a3      	ldr	r3, [r4, #8]
 800a0ac:	1b9b      	subs	r3, r3, r6
 800a0ae:	60a3      	str	r3, [r4, #8]
 800a0b0:	6823      	ldr	r3, [r4, #0]
 800a0b2:	441e      	add	r6, r3
 800a0b4:	6026      	str	r6, [r4, #0]
 800a0b6:	2000      	movs	r0, #0
 800a0b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0bc:	462a      	mov	r2, r5
 800a0be:	f000 ffcd 	bl	800b05c <_realloc_r>
 800a0c2:	4606      	mov	r6, r0
 800a0c4:	2800      	cmp	r0, #0
 800a0c6:	d1e1      	bne.n	800a08c <__ssputs_r+0x70>
 800a0c8:	6921      	ldr	r1, [r4, #16]
 800a0ca:	4650      	mov	r0, sl
 800a0cc:	f000 ff78 	bl	800afc0 <_free_r>
 800a0d0:	e7c7      	b.n	800a062 <__ssputs_r+0x46>
	...

0800a0d4 <_svfiprintf_r>:
 800a0d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0d8:	b09d      	sub	sp, #116	; 0x74
 800a0da:	4680      	mov	r8, r0
 800a0dc:	9303      	str	r3, [sp, #12]
 800a0de:	898b      	ldrh	r3, [r1, #12]
 800a0e0:	061c      	lsls	r4, r3, #24
 800a0e2:	460d      	mov	r5, r1
 800a0e4:	4616      	mov	r6, r2
 800a0e6:	d50f      	bpl.n	800a108 <_svfiprintf_r+0x34>
 800a0e8:	690b      	ldr	r3, [r1, #16]
 800a0ea:	b96b      	cbnz	r3, 800a108 <_svfiprintf_r+0x34>
 800a0ec:	2140      	movs	r1, #64	; 0x40
 800a0ee:	f7ff ff37 	bl	8009f60 <_malloc_r>
 800a0f2:	6028      	str	r0, [r5, #0]
 800a0f4:	6128      	str	r0, [r5, #16]
 800a0f6:	b928      	cbnz	r0, 800a104 <_svfiprintf_r+0x30>
 800a0f8:	230c      	movs	r3, #12
 800a0fa:	f8c8 3000 	str.w	r3, [r8]
 800a0fe:	f04f 30ff 	mov.w	r0, #4294967295
 800a102:	e0c5      	b.n	800a290 <_svfiprintf_r+0x1bc>
 800a104:	2340      	movs	r3, #64	; 0x40
 800a106:	616b      	str	r3, [r5, #20]
 800a108:	2300      	movs	r3, #0
 800a10a:	9309      	str	r3, [sp, #36]	; 0x24
 800a10c:	2320      	movs	r3, #32
 800a10e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a112:	2330      	movs	r3, #48	; 0x30
 800a114:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a118:	f04f 0b01 	mov.w	fp, #1
 800a11c:	4637      	mov	r7, r6
 800a11e:	463c      	mov	r4, r7
 800a120:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a124:	2b00      	cmp	r3, #0
 800a126:	d13c      	bne.n	800a1a2 <_svfiprintf_r+0xce>
 800a128:	ebb7 0a06 	subs.w	sl, r7, r6
 800a12c:	d00b      	beq.n	800a146 <_svfiprintf_r+0x72>
 800a12e:	4653      	mov	r3, sl
 800a130:	4632      	mov	r2, r6
 800a132:	4629      	mov	r1, r5
 800a134:	4640      	mov	r0, r8
 800a136:	f7ff ff71 	bl	800a01c <__ssputs_r>
 800a13a:	3001      	adds	r0, #1
 800a13c:	f000 80a3 	beq.w	800a286 <_svfiprintf_r+0x1b2>
 800a140:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a142:	4453      	add	r3, sl
 800a144:	9309      	str	r3, [sp, #36]	; 0x24
 800a146:	783b      	ldrb	r3, [r7, #0]
 800a148:	2b00      	cmp	r3, #0
 800a14a:	f000 809c 	beq.w	800a286 <_svfiprintf_r+0x1b2>
 800a14e:	2300      	movs	r3, #0
 800a150:	f04f 32ff 	mov.w	r2, #4294967295
 800a154:	9304      	str	r3, [sp, #16]
 800a156:	9307      	str	r3, [sp, #28]
 800a158:	9205      	str	r2, [sp, #20]
 800a15a:	9306      	str	r3, [sp, #24]
 800a15c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a160:	931a      	str	r3, [sp, #104]	; 0x68
 800a162:	2205      	movs	r2, #5
 800a164:	7821      	ldrb	r1, [r4, #0]
 800a166:	4850      	ldr	r0, [pc, #320]	; (800a2a8 <_svfiprintf_r+0x1d4>)
 800a168:	f7f6 f83a 	bl	80001e0 <memchr>
 800a16c:	1c67      	adds	r7, r4, #1
 800a16e:	9b04      	ldr	r3, [sp, #16]
 800a170:	b9d8      	cbnz	r0, 800a1aa <_svfiprintf_r+0xd6>
 800a172:	06d9      	lsls	r1, r3, #27
 800a174:	bf44      	itt	mi
 800a176:	2220      	movmi	r2, #32
 800a178:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a17c:	071a      	lsls	r2, r3, #28
 800a17e:	bf44      	itt	mi
 800a180:	222b      	movmi	r2, #43	; 0x2b
 800a182:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a186:	7822      	ldrb	r2, [r4, #0]
 800a188:	2a2a      	cmp	r2, #42	; 0x2a
 800a18a:	d016      	beq.n	800a1ba <_svfiprintf_r+0xe6>
 800a18c:	9a07      	ldr	r2, [sp, #28]
 800a18e:	2100      	movs	r1, #0
 800a190:	200a      	movs	r0, #10
 800a192:	4627      	mov	r7, r4
 800a194:	3401      	adds	r4, #1
 800a196:	783b      	ldrb	r3, [r7, #0]
 800a198:	3b30      	subs	r3, #48	; 0x30
 800a19a:	2b09      	cmp	r3, #9
 800a19c:	d951      	bls.n	800a242 <_svfiprintf_r+0x16e>
 800a19e:	b1c9      	cbz	r1, 800a1d4 <_svfiprintf_r+0x100>
 800a1a0:	e011      	b.n	800a1c6 <_svfiprintf_r+0xf2>
 800a1a2:	2b25      	cmp	r3, #37	; 0x25
 800a1a4:	d0c0      	beq.n	800a128 <_svfiprintf_r+0x54>
 800a1a6:	4627      	mov	r7, r4
 800a1a8:	e7b9      	b.n	800a11e <_svfiprintf_r+0x4a>
 800a1aa:	4a3f      	ldr	r2, [pc, #252]	; (800a2a8 <_svfiprintf_r+0x1d4>)
 800a1ac:	1a80      	subs	r0, r0, r2
 800a1ae:	fa0b f000 	lsl.w	r0, fp, r0
 800a1b2:	4318      	orrs	r0, r3
 800a1b4:	9004      	str	r0, [sp, #16]
 800a1b6:	463c      	mov	r4, r7
 800a1b8:	e7d3      	b.n	800a162 <_svfiprintf_r+0x8e>
 800a1ba:	9a03      	ldr	r2, [sp, #12]
 800a1bc:	1d11      	adds	r1, r2, #4
 800a1be:	6812      	ldr	r2, [r2, #0]
 800a1c0:	9103      	str	r1, [sp, #12]
 800a1c2:	2a00      	cmp	r2, #0
 800a1c4:	db01      	blt.n	800a1ca <_svfiprintf_r+0xf6>
 800a1c6:	9207      	str	r2, [sp, #28]
 800a1c8:	e004      	b.n	800a1d4 <_svfiprintf_r+0x100>
 800a1ca:	4252      	negs	r2, r2
 800a1cc:	f043 0302 	orr.w	r3, r3, #2
 800a1d0:	9207      	str	r2, [sp, #28]
 800a1d2:	9304      	str	r3, [sp, #16]
 800a1d4:	783b      	ldrb	r3, [r7, #0]
 800a1d6:	2b2e      	cmp	r3, #46	; 0x2e
 800a1d8:	d10e      	bne.n	800a1f8 <_svfiprintf_r+0x124>
 800a1da:	787b      	ldrb	r3, [r7, #1]
 800a1dc:	2b2a      	cmp	r3, #42	; 0x2a
 800a1de:	f107 0101 	add.w	r1, r7, #1
 800a1e2:	d132      	bne.n	800a24a <_svfiprintf_r+0x176>
 800a1e4:	9b03      	ldr	r3, [sp, #12]
 800a1e6:	1d1a      	adds	r2, r3, #4
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	9203      	str	r2, [sp, #12]
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	bfb8      	it	lt
 800a1f0:	f04f 33ff 	movlt.w	r3, #4294967295
 800a1f4:	3702      	adds	r7, #2
 800a1f6:	9305      	str	r3, [sp, #20]
 800a1f8:	4c2c      	ldr	r4, [pc, #176]	; (800a2ac <_svfiprintf_r+0x1d8>)
 800a1fa:	7839      	ldrb	r1, [r7, #0]
 800a1fc:	2203      	movs	r2, #3
 800a1fe:	4620      	mov	r0, r4
 800a200:	f7f5 ffee 	bl	80001e0 <memchr>
 800a204:	b138      	cbz	r0, 800a216 <_svfiprintf_r+0x142>
 800a206:	2340      	movs	r3, #64	; 0x40
 800a208:	1b00      	subs	r0, r0, r4
 800a20a:	fa03 f000 	lsl.w	r0, r3, r0
 800a20e:	9b04      	ldr	r3, [sp, #16]
 800a210:	4303      	orrs	r3, r0
 800a212:	9304      	str	r3, [sp, #16]
 800a214:	3701      	adds	r7, #1
 800a216:	7839      	ldrb	r1, [r7, #0]
 800a218:	4825      	ldr	r0, [pc, #148]	; (800a2b0 <_svfiprintf_r+0x1dc>)
 800a21a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a21e:	2206      	movs	r2, #6
 800a220:	1c7e      	adds	r6, r7, #1
 800a222:	f7f5 ffdd 	bl	80001e0 <memchr>
 800a226:	2800      	cmp	r0, #0
 800a228:	d035      	beq.n	800a296 <_svfiprintf_r+0x1c2>
 800a22a:	4b22      	ldr	r3, [pc, #136]	; (800a2b4 <_svfiprintf_r+0x1e0>)
 800a22c:	b9fb      	cbnz	r3, 800a26e <_svfiprintf_r+0x19a>
 800a22e:	9b03      	ldr	r3, [sp, #12]
 800a230:	3307      	adds	r3, #7
 800a232:	f023 0307 	bic.w	r3, r3, #7
 800a236:	3308      	adds	r3, #8
 800a238:	9303      	str	r3, [sp, #12]
 800a23a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a23c:	444b      	add	r3, r9
 800a23e:	9309      	str	r3, [sp, #36]	; 0x24
 800a240:	e76c      	b.n	800a11c <_svfiprintf_r+0x48>
 800a242:	fb00 3202 	mla	r2, r0, r2, r3
 800a246:	2101      	movs	r1, #1
 800a248:	e7a3      	b.n	800a192 <_svfiprintf_r+0xbe>
 800a24a:	2300      	movs	r3, #0
 800a24c:	9305      	str	r3, [sp, #20]
 800a24e:	4618      	mov	r0, r3
 800a250:	240a      	movs	r4, #10
 800a252:	460f      	mov	r7, r1
 800a254:	3101      	adds	r1, #1
 800a256:	783a      	ldrb	r2, [r7, #0]
 800a258:	3a30      	subs	r2, #48	; 0x30
 800a25a:	2a09      	cmp	r2, #9
 800a25c:	d903      	bls.n	800a266 <_svfiprintf_r+0x192>
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d0ca      	beq.n	800a1f8 <_svfiprintf_r+0x124>
 800a262:	9005      	str	r0, [sp, #20]
 800a264:	e7c8      	b.n	800a1f8 <_svfiprintf_r+0x124>
 800a266:	fb04 2000 	mla	r0, r4, r0, r2
 800a26a:	2301      	movs	r3, #1
 800a26c:	e7f1      	b.n	800a252 <_svfiprintf_r+0x17e>
 800a26e:	ab03      	add	r3, sp, #12
 800a270:	9300      	str	r3, [sp, #0]
 800a272:	462a      	mov	r2, r5
 800a274:	4b10      	ldr	r3, [pc, #64]	; (800a2b8 <_svfiprintf_r+0x1e4>)
 800a276:	a904      	add	r1, sp, #16
 800a278:	4640      	mov	r0, r8
 800a27a:	f3af 8000 	nop.w
 800a27e:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a282:	4681      	mov	r9, r0
 800a284:	d1d9      	bne.n	800a23a <_svfiprintf_r+0x166>
 800a286:	89ab      	ldrh	r3, [r5, #12]
 800a288:	065b      	lsls	r3, r3, #25
 800a28a:	f53f af38 	bmi.w	800a0fe <_svfiprintf_r+0x2a>
 800a28e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a290:	b01d      	add	sp, #116	; 0x74
 800a292:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a296:	ab03      	add	r3, sp, #12
 800a298:	9300      	str	r3, [sp, #0]
 800a29a:	462a      	mov	r2, r5
 800a29c:	4b06      	ldr	r3, [pc, #24]	; (800a2b8 <_svfiprintf_r+0x1e4>)
 800a29e:	a904      	add	r1, sp, #16
 800a2a0:	4640      	mov	r0, r8
 800a2a2:	f000 fa2f 	bl	800a704 <_printf_i>
 800a2a6:	e7ea      	b.n	800a27e <_svfiprintf_r+0x1aa>
 800a2a8:	0800c014 	.word	0x0800c014
 800a2ac:	0800c01a 	.word	0x0800c01a
 800a2b0:	0800c01e 	.word	0x0800c01e
 800a2b4:	00000000 	.word	0x00000000
 800a2b8:	0800a01d 	.word	0x0800a01d

0800a2bc <_sungetc_r>:
 800a2bc:	b538      	push	{r3, r4, r5, lr}
 800a2be:	1c4b      	adds	r3, r1, #1
 800a2c0:	4614      	mov	r4, r2
 800a2c2:	d103      	bne.n	800a2cc <_sungetc_r+0x10>
 800a2c4:	f04f 35ff 	mov.w	r5, #4294967295
 800a2c8:	4628      	mov	r0, r5
 800a2ca:	bd38      	pop	{r3, r4, r5, pc}
 800a2cc:	8993      	ldrh	r3, [r2, #12]
 800a2ce:	f023 0320 	bic.w	r3, r3, #32
 800a2d2:	8193      	strh	r3, [r2, #12]
 800a2d4:	6b53      	ldr	r3, [r2, #52]	; 0x34
 800a2d6:	6852      	ldr	r2, [r2, #4]
 800a2d8:	b2cd      	uxtb	r5, r1
 800a2da:	b18b      	cbz	r3, 800a300 <_sungetc_r+0x44>
 800a2dc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a2de:	429a      	cmp	r2, r3
 800a2e0:	da08      	bge.n	800a2f4 <_sungetc_r+0x38>
 800a2e2:	6823      	ldr	r3, [r4, #0]
 800a2e4:	1e5a      	subs	r2, r3, #1
 800a2e6:	6022      	str	r2, [r4, #0]
 800a2e8:	f803 5c01 	strb.w	r5, [r3, #-1]
 800a2ec:	6863      	ldr	r3, [r4, #4]
 800a2ee:	3301      	adds	r3, #1
 800a2f0:	6063      	str	r3, [r4, #4]
 800a2f2:	e7e9      	b.n	800a2c8 <_sungetc_r+0xc>
 800a2f4:	4621      	mov	r1, r4
 800a2f6:	f000 fdf7 	bl	800aee8 <__submore>
 800a2fa:	2800      	cmp	r0, #0
 800a2fc:	d0f1      	beq.n	800a2e2 <_sungetc_r+0x26>
 800a2fe:	e7e1      	b.n	800a2c4 <_sungetc_r+0x8>
 800a300:	6921      	ldr	r1, [r4, #16]
 800a302:	6823      	ldr	r3, [r4, #0]
 800a304:	b151      	cbz	r1, 800a31c <_sungetc_r+0x60>
 800a306:	4299      	cmp	r1, r3
 800a308:	d208      	bcs.n	800a31c <_sungetc_r+0x60>
 800a30a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800a30e:	428d      	cmp	r5, r1
 800a310:	d104      	bne.n	800a31c <_sungetc_r+0x60>
 800a312:	3b01      	subs	r3, #1
 800a314:	3201      	adds	r2, #1
 800a316:	6023      	str	r3, [r4, #0]
 800a318:	6062      	str	r2, [r4, #4]
 800a31a:	e7d5      	b.n	800a2c8 <_sungetc_r+0xc>
 800a31c:	63e3      	str	r3, [r4, #60]	; 0x3c
 800a31e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a322:	6363      	str	r3, [r4, #52]	; 0x34
 800a324:	2303      	movs	r3, #3
 800a326:	63a3      	str	r3, [r4, #56]	; 0x38
 800a328:	4623      	mov	r3, r4
 800a32a:	6422      	str	r2, [r4, #64]	; 0x40
 800a32c:	f803 5f46 	strb.w	r5, [r3, #70]!
 800a330:	6023      	str	r3, [r4, #0]
 800a332:	2301      	movs	r3, #1
 800a334:	e7dc      	b.n	800a2f0 <_sungetc_r+0x34>

0800a336 <__ssrefill_r>:
 800a336:	b510      	push	{r4, lr}
 800a338:	460c      	mov	r4, r1
 800a33a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800a33c:	b169      	cbz	r1, 800a35a <__ssrefill_r+0x24>
 800a33e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a342:	4299      	cmp	r1, r3
 800a344:	d001      	beq.n	800a34a <__ssrefill_r+0x14>
 800a346:	f000 fe3b 	bl	800afc0 <_free_r>
 800a34a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a34c:	6063      	str	r3, [r4, #4]
 800a34e:	2000      	movs	r0, #0
 800a350:	6360      	str	r0, [r4, #52]	; 0x34
 800a352:	b113      	cbz	r3, 800a35a <__ssrefill_r+0x24>
 800a354:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800a356:	6023      	str	r3, [r4, #0]
 800a358:	bd10      	pop	{r4, pc}
 800a35a:	6923      	ldr	r3, [r4, #16]
 800a35c:	6023      	str	r3, [r4, #0]
 800a35e:	2300      	movs	r3, #0
 800a360:	6063      	str	r3, [r4, #4]
 800a362:	89a3      	ldrh	r3, [r4, #12]
 800a364:	f043 0320 	orr.w	r3, r3, #32
 800a368:	81a3      	strh	r3, [r4, #12]
 800a36a:	f04f 30ff 	mov.w	r0, #4294967295
 800a36e:	bd10      	pop	{r4, pc}

0800a370 <__ssvfiscanf_r>:
 800a370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a374:	f5ad 7d25 	sub.w	sp, sp, #660	; 0x294
 800a378:	f10d 080c 	add.w	r8, sp, #12
 800a37c:	9301      	str	r3, [sp, #4]
 800a37e:	2300      	movs	r3, #0
 800a380:	9346      	str	r3, [sp, #280]	; 0x118
 800a382:	9347      	str	r3, [sp, #284]	; 0x11c
 800a384:	4ba0      	ldr	r3, [pc, #640]	; (800a608 <__ssvfiscanf_r+0x298>)
 800a386:	93a2      	str	r3, [sp, #648]	; 0x288
 800a388:	f8df 9284 	ldr.w	r9, [pc, #644]	; 800a610 <__ssvfiscanf_r+0x2a0>
 800a38c:	4b9f      	ldr	r3, [pc, #636]	; (800a60c <__ssvfiscanf_r+0x29c>)
 800a38e:	f8cd 8120 	str.w	r8, [sp, #288]	; 0x120
 800a392:	4606      	mov	r6, r0
 800a394:	460c      	mov	r4, r1
 800a396:	93a3      	str	r3, [sp, #652]	; 0x28c
 800a398:	4692      	mov	sl, r2
 800a39a:	270a      	movs	r7, #10
 800a39c:	f89a 3000 	ldrb.w	r3, [sl]
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	f000 812f 	beq.w	800a604 <__ssvfiscanf_r+0x294>
 800a3a6:	f7ff f9b3 	bl	8009710 <__locale_ctype_ptr>
 800a3aa:	f89a b000 	ldrb.w	fp, [sl]
 800a3ae:	4458      	add	r0, fp
 800a3b0:	7843      	ldrb	r3, [r0, #1]
 800a3b2:	f013 0308 	ands.w	r3, r3, #8
 800a3b6:	d143      	bne.n	800a440 <__ssvfiscanf_r+0xd0>
 800a3b8:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 800a3bc:	f10a 0501 	add.w	r5, sl, #1
 800a3c0:	f040 8099 	bne.w	800a4f6 <__ssvfiscanf_r+0x186>
 800a3c4:	9345      	str	r3, [sp, #276]	; 0x114
 800a3c6:	9343      	str	r3, [sp, #268]	; 0x10c
 800a3c8:	f89a 3001 	ldrb.w	r3, [sl, #1]
 800a3cc:	2b2a      	cmp	r3, #42	; 0x2a
 800a3ce:	d103      	bne.n	800a3d8 <__ssvfiscanf_r+0x68>
 800a3d0:	2310      	movs	r3, #16
 800a3d2:	9343      	str	r3, [sp, #268]	; 0x10c
 800a3d4:	f10a 0502 	add.w	r5, sl, #2
 800a3d8:	7829      	ldrb	r1, [r5, #0]
 800a3da:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800a3de:	2a09      	cmp	r2, #9
 800a3e0:	46aa      	mov	sl, r5
 800a3e2:	f105 0501 	add.w	r5, r5, #1
 800a3e6:	d941      	bls.n	800a46c <__ssvfiscanf_r+0xfc>
 800a3e8:	2203      	movs	r2, #3
 800a3ea:	4889      	ldr	r0, [pc, #548]	; (800a610 <__ssvfiscanf_r+0x2a0>)
 800a3ec:	f7f5 fef8 	bl	80001e0 <memchr>
 800a3f0:	b138      	cbz	r0, 800a402 <__ssvfiscanf_r+0x92>
 800a3f2:	eba0 0309 	sub.w	r3, r0, r9
 800a3f6:	2001      	movs	r0, #1
 800a3f8:	4098      	lsls	r0, r3
 800a3fa:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800a3fc:	4318      	orrs	r0, r3
 800a3fe:	9043      	str	r0, [sp, #268]	; 0x10c
 800a400:	46aa      	mov	sl, r5
 800a402:	f89a 3000 	ldrb.w	r3, [sl]
 800a406:	2b67      	cmp	r3, #103	; 0x67
 800a408:	f10a 0501 	add.w	r5, sl, #1
 800a40c:	d84a      	bhi.n	800a4a4 <__ssvfiscanf_r+0x134>
 800a40e:	2b65      	cmp	r3, #101	; 0x65
 800a410:	f080 80b7 	bcs.w	800a582 <__ssvfiscanf_r+0x212>
 800a414:	2b47      	cmp	r3, #71	; 0x47
 800a416:	d82f      	bhi.n	800a478 <__ssvfiscanf_r+0x108>
 800a418:	2b45      	cmp	r3, #69	; 0x45
 800a41a:	f080 80b2 	bcs.w	800a582 <__ssvfiscanf_r+0x212>
 800a41e:	2b00      	cmp	r3, #0
 800a420:	f000 8082 	beq.w	800a528 <__ssvfiscanf_r+0x1b8>
 800a424:	2b25      	cmp	r3, #37	; 0x25
 800a426:	d066      	beq.n	800a4f6 <__ssvfiscanf_r+0x186>
 800a428:	2303      	movs	r3, #3
 800a42a:	9349      	str	r3, [sp, #292]	; 0x124
 800a42c:	9744      	str	r7, [sp, #272]	; 0x110
 800a42e:	e045      	b.n	800a4bc <__ssvfiscanf_r+0x14c>
 800a430:	9947      	ldr	r1, [sp, #284]	; 0x11c
 800a432:	3101      	adds	r1, #1
 800a434:	9147      	str	r1, [sp, #284]	; 0x11c
 800a436:	6861      	ldr	r1, [r4, #4]
 800a438:	3301      	adds	r3, #1
 800a43a:	3901      	subs	r1, #1
 800a43c:	6061      	str	r1, [r4, #4]
 800a43e:	6023      	str	r3, [r4, #0]
 800a440:	6863      	ldr	r3, [r4, #4]
 800a442:	2b00      	cmp	r3, #0
 800a444:	dd0b      	ble.n	800a45e <__ssvfiscanf_r+0xee>
 800a446:	f7ff f963 	bl	8009710 <__locale_ctype_ptr>
 800a44a:	6823      	ldr	r3, [r4, #0]
 800a44c:	7819      	ldrb	r1, [r3, #0]
 800a44e:	4408      	add	r0, r1
 800a450:	7841      	ldrb	r1, [r0, #1]
 800a452:	070d      	lsls	r5, r1, #28
 800a454:	d4ec      	bmi.n	800a430 <__ssvfiscanf_r+0xc0>
 800a456:	f10a 0501 	add.w	r5, sl, #1
 800a45a:	46aa      	mov	sl, r5
 800a45c:	e79e      	b.n	800a39c <__ssvfiscanf_r+0x2c>
 800a45e:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800a460:	4621      	mov	r1, r4
 800a462:	4630      	mov	r0, r6
 800a464:	4798      	blx	r3
 800a466:	2800      	cmp	r0, #0
 800a468:	d0ed      	beq.n	800a446 <__ssvfiscanf_r+0xd6>
 800a46a:	e7f4      	b.n	800a456 <__ssvfiscanf_r+0xe6>
 800a46c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800a46e:	fb07 1303 	mla	r3, r7, r3, r1
 800a472:	3b30      	subs	r3, #48	; 0x30
 800a474:	9345      	str	r3, [sp, #276]	; 0x114
 800a476:	e7af      	b.n	800a3d8 <__ssvfiscanf_r+0x68>
 800a478:	2b5b      	cmp	r3, #91	; 0x5b
 800a47a:	d061      	beq.n	800a540 <__ssvfiscanf_r+0x1d0>
 800a47c:	d80c      	bhi.n	800a498 <__ssvfiscanf_r+0x128>
 800a47e:	2b58      	cmp	r3, #88	; 0x58
 800a480:	d1d2      	bne.n	800a428 <__ssvfiscanf_r+0xb8>
 800a482:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 800a484:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a488:	9243      	str	r2, [sp, #268]	; 0x10c
 800a48a:	2210      	movs	r2, #16
 800a48c:	9244      	str	r2, [sp, #272]	; 0x110
 800a48e:	2b6f      	cmp	r3, #111	; 0x6f
 800a490:	bfb4      	ite	lt
 800a492:	2303      	movlt	r3, #3
 800a494:	2304      	movge	r3, #4
 800a496:	e010      	b.n	800a4ba <__ssvfiscanf_r+0x14a>
 800a498:	2b63      	cmp	r3, #99	; 0x63
 800a49a:	d05c      	beq.n	800a556 <__ssvfiscanf_r+0x1e6>
 800a49c:	2b64      	cmp	r3, #100	; 0x64
 800a49e:	d1c3      	bne.n	800a428 <__ssvfiscanf_r+0xb8>
 800a4a0:	9744      	str	r7, [sp, #272]	; 0x110
 800a4a2:	e7f4      	b.n	800a48e <__ssvfiscanf_r+0x11e>
 800a4a4:	2b70      	cmp	r3, #112	; 0x70
 800a4a6:	d042      	beq.n	800a52e <__ssvfiscanf_r+0x1be>
 800a4a8:	d81d      	bhi.n	800a4e6 <__ssvfiscanf_r+0x176>
 800a4aa:	2b6e      	cmp	r3, #110	; 0x6e
 800a4ac:	d059      	beq.n	800a562 <__ssvfiscanf_r+0x1f2>
 800a4ae:	d843      	bhi.n	800a538 <__ssvfiscanf_r+0x1c8>
 800a4b0:	2b69      	cmp	r3, #105	; 0x69
 800a4b2:	d1b9      	bne.n	800a428 <__ssvfiscanf_r+0xb8>
 800a4b4:	2300      	movs	r3, #0
 800a4b6:	9344      	str	r3, [sp, #272]	; 0x110
 800a4b8:	2303      	movs	r3, #3
 800a4ba:	9349      	str	r3, [sp, #292]	; 0x124
 800a4bc:	6863      	ldr	r3, [r4, #4]
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	dd61      	ble.n	800a586 <__ssvfiscanf_r+0x216>
 800a4c2:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800a4c4:	0659      	lsls	r1, r3, #25
 800a4c6:	d56f      	bpl.n	800a5a8 <__ssvfiscanf_r+0x238>
 800a4c8:	9b49      	ldr	r3, [sp, #292]	; 0x124
 800a4ca:	2b02      	cmp	r3, #2
 800a4cc:	dc7c      	bgt.n	800a5c8 <__ssvfiscanf_r+0x258>
 800a4ce:	ab01      	add	r3, sp, #4
 800a4d0:	4622      	mov	r2, r4
 800a4d2:	a943      	add	r1, sp, #268	; 0x10c
 800a4d4:	4630      	mov	r0, r6
 800a4d6:	f000 fa35 	bl	800a944 <_scanf_chars>
 800a4da:	2801      	cmp	r0, #1
 800a4dc:	f000 8092 	beq.w	800a604 <__ssvfiscanf_r+0x294>
 800a4e0:	2802      	cmp	r0, #2
 800a4e2:	d1ba      	bne.n	800a45a <__ssvfiscanf_r+0xea>
 800a4e4:	e01d      	b.n	800a522 <__ssvfiscanf_r+0x1b2>
 800a4e6:	2b75      	cmp	r3, #117	; 0x75
 800a4e8:	d0da      	beq.n	800a4a0 <__ssvfiscanf_r+0x130>
 800a4ea:	2b78      	cmp	r3, #120	; 0x78
 800a4ec:	d0c9      	beq.n	800a482 <__ssvfiscanf_r+0x112>
 800a4ee:	2b73      	cmp	r3, #115	; 0x73
 800a4f0:	d19a      	bne.n	800a428 <__ssvfiscanf_r+0xb8>
 800a4f2:	2302      	movs	r3, #2
 800a4f4:	e7e1      	b.n	800a4ba <__ssvfiscanf_r+0x14a>
 800a4f6:	6863      	ldr	r3, [r4, #4]
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	dd0c      	ble.n	800a516 <__ssvfiscanf_r+0x1a6>
 800a4fc:	6823      	ldr	r3, [r4, #0]
 800a4fe:	781a      	ldrb	r2, [r3, #0]
 800a500:	4593      	cmp	fp, r2
 800a502:	d17f      	bne.n	800a604 <__ssvfiscanf_r+0x294>
 800a504:	3301      	adds	r3, #1
 800a506:	6862      	ldr	r2, [r4, #4]
 800a508:	6023      	str	r3, [r4, #0]
 800a50a:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800a50c:	3a01      	subs	r2, #1
 800a50e:	3301      	adds	r3, #1
 800a510:	6062      	str	r2, [r4, #4]
 800a512:	9347      	str	r3, [sp, #284]	; 0x11c
 800a514:	e7a1      	b.n	800a45a <__ssvfiscanf_r+0xea>
 800a516:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800a518:	4621      	mov	r1, r4
 800a51a:	4630      	mov	r0, r6
 800a51c:	4798      	blx	r3
 800a51e:	2800      	cmp	r0, #0
 800a520:	d0ec      	beq.n	800a4fc <__ssvfiscanf_r+0x18c>
 800a522:	9846      	ldr	r0, [sp, #280]	; 0x118
 800a524:	2800      	cmp	r0, #0
 800a526:	d163      	bne.n	800a5f0 <__ssvfiscanf_r+0x280>
 800a528:	f04f 30ff 	mov.w	r0, #4294967295
 800a52c:	e066      	b.n	800a5fc <__ssvfiscanf_r+0x28c>
 800a52e:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 800a530:	f042 0220 	orr.w	r2, r2, #32
 800a534:	9243      	str	r2, [sp, #268]	; 0x10c
 800a536:	e7a4      	b.n	800a482 <__ssvfiscanf_r+0x112>
 800a538:	2308      	movs	r3, #8
 800a53a:	9344      	str	r3, [sp, #272]	; 0x110
 800a53c:	2304      	movs	r3, #4
 800a53e:	e7bc      	b.n	800a4ba <__ssvfiscanf_r+0x14a>
 800a540:	4629      	mov	r1, r5
 800a542:	4640      	mov	r0, r8
 800a544:	f000 fb66 	bl	800ac14 <__sccl>
 800a548:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800a54a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a54e:	9343      	str	r3, [sp, #268]	; 0x10c
 800a550:	4605      	mov	r5, r0
 800a552:	2301      	movs	r3, #1
 800a554:	e7b1      	b.n	800a4ba <__ssvfiscanf_r+0x14a>
 800a556:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800a558:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a55c:	9343      	str	r3, [sp, #268]	; 0x10c
 800a55e:	2300      	movs	r3, #0
 800a560:	e7ab      	b.n	800a4ba <__ssvfiscanf_r+0x14a>
 800a562:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 800a564:	06d0      	lsls	r0, r2, #27
 800a566:	f53f af78 	bmi.w	800a45a <__ssvfiscanf_r+0xea>
 800a56a:	f012 0f01 	tst.w	r2, #1
 800a56e:	9a01      	ldr	r2, [sp, #4]
 800a570:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800a572:	f102 0104 	add.w	r1, r2, #4
 800a576:	9101      	str	r1, [sp, #4]
 800a578:	6812      	ldr	r2, [r2, #0]
 800a57a:	bf14      	ite	ne
 800a57c:	8013      	strhne	r3, [r2, #0]
 800a57e:	6013      	streq	r3, [r2, #0]
 800a580:	e76b      	b.n	800a45a <__ssvfiscanf_r+0xea>
 800a582:	2305      	movs	r3, #5
 800a584:	e799      	b.n	800a4ba <__ssvfiscanf_r+0x14a>
 800a586:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800a588:	4621      	mov	r1, r4
 800a58a:	4630      	mov	r0, r6
 800a58c:	4798      	blx	r3
 800a58e:	2800      	cmp	r0, #0
 800a590:	d097      	beq.n	800a4c2 <__ssvfiscanf_r+0x152>
 800a592:	e7c6      	b.n	800a522 <__ssvfiscanf_r+0x1b2>
 800a594:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 800a596:	3201      	adds	r2, #1
 800a598:	9247      	str	r2, [sp, #284]	; 0x11c
 800a59a:	6862      	ldr	r2, [r4, #4]
 800a59c:	3a01      	subs	r2, #1
 800a59e:	2a00      	cmp	r2, #0
 800a5a0:	6062      	str	r2, [r4, #4]
 800a5a2:	dd0a      	ble.n	800a5ba <__ssvfiscanf_r+0x24a>
 800a5a4:	3301      	adds	r3, #1
 800a5a6:	6023      	str	r3, [r4, #0]
 800a5a8:	f7ff f8b2 	bl	8009710 <__locale_ctype_ptr>
 800a5ac:	6823      	ldr	r3, [r4, #0]
 800a5ae:	781a      	ldrb	r2, [r3, #0]
 800a5b0:	4410      	add	r0, r2
 800a5b2:	7842      	ldrb	r2, [r0, #1]
 800a5b4:	0712      	lsls	r2, r2, #28
 800a5b6:	d4ed      	bmi.n	800a594 <__ssvfiscanf_r+0x224>
 800a5b8:	e786      	b.n	800a4c8 <__ssvfiscanf_r+0x158>
 800a5ba:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800a5bc:	4621      	mov	r1, r4
 800a5be:	4630      	mov	r0, r6
 800a5c0:	4798      	blx	r3
 800a5c2:	2800      	cmp	r0, #0
 800a5c4:	d0f0      	beq.n	800a5a8 <__ssvfiscanf_r+0x238>
 800a5c6:	e7ac      	b.n	800a522 <__ssvfiscanf_r+0x1b2>
 800a5c8:	2b04      	cmp	r3, #4
 800a5ca:	dc06      	bgt.n	800a5da <__ssvfiscanf_r+0x26a>
 800a5cc:	ab01      	add	r3, sp, #4
 800a5ce:	4622      	mov	r2, r4
 800a5d0:	a943      	add	r1, sp, #268	; 0x10c
 800a5d2:	4630      	mov	r0, r6
 800a5d4:	f000 fa1a 	bl	800aa0c <_scanf_i>
 800a5d8:	e77f      	b.n	800a4da <__ssvfiscanf_r+0x16a>
 800a5da:	4b0e      	ldr	r3, [pc, #56]	; (800a614 <__ssvfiscanf_r+0x2a4>)
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	f43f af3c 	beq.w	800a45a <__ssvfiscanf_r+0xea>
 800a5e2:	ab01      	add	r3, sp, #4
 800a5e4:	4622      	mov	r2, r4
 800a5e6:	a943      	add	r1, sp, #268	; 0x10c
 800a5e8:	4630      	mov	r0, r6
 800a5ea:	f3af 8000 	nop.w
 800a5ee:	e774      	b.n	800a4da <__ssvfiscanf_r+0x16a>
 800a5f0:	89a3      	ldrh	r3, [r4, #12]
 800a5f2:	f013 0f40 	tst.w	r3, #64	; 0x40
 800a5f6:	bf18      	it	ne
 800a5f8:	f04f 30ff 	movne.w	r0, #4294967295
 800a5fc:	f50d 7d25 	add.w	sp, sp, #660	; 0x294
 800a600:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a604:	9846      	ldr	r0, [sp, #280]	; 0x118
 800a606:	e7f9      	b.n	800a5fc <__ssvfiscanf_r+0x28c>
 800a608:	0800a2bd 	.word	0x0800a2bd
 800a60c:	0800a337 	.word	0x0800a337
 800a610:	0800c01a 	.word	0x0800c01a
 800a614:	00000000 	.word	0x00000000

0800a618 <_printf_common>:
 800a618:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a61c:	4691      	mov	r9, r2
 800a61e:	461f      	mov	r7, r3
 800a620:	688a      	ldr	r2, [r1, #8]
 800a622:	690b      	ldr	r3, [r1, #16]
 800a624:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a628:	4293      	cmp	r3, r2
 800a62a:	bfb8      	it	lt
 800a62c:	4613      	movlt	r3, r2
 800a62e:	f8c9 3000 	str.w	r3, [r9]
 800a632:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a636:	4606      	mov	r6, r0
 800a638:	460c      	mov	r4, r1
 800a63a:	b112      	cbz	r2, 800a642 <_printf_common+0x2a>
 800a63c:	3301      	adds	r3, #1
 800a63e:	f8c9 3000 	str.w	r3, [r9]
 800a642:	6823      	ldr	r3, [r4, #0]
 800a644:	0699      	lsls	r1, r3, #26
 800a646:	bf42      	ittt	mi
 800a648:	f8d9 3000 	ldrmi.w	r3, [r9]
 800a64c:	3302      	addmi	r3, #2
 800a64e:	f8c9 3000 	strmi.w	r3, [r9]
 800a652:	6825      	ldr	r5, [r4, #0]
 800a654:	f015 0506 	ands.w	r5, r5, #6
 800a658:	d107      	bne.n	800a66a <_printf_common+0x52>
 800a65a:	f104 0a19 	add.w	sl, r4, #25
 800a65e:	68e3      	ldr	r3, [r4, #12]
 800a660:	f8d9 2000 	ldr.w	r2, [r9]
 800a664:	1a9b      	subs	r3, r3, r2
 800a666:	429d      	cmp	r5, r3
 800a668:	db29      	blt.n	800a6be <_printf_common+0xa6>
 800a66a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800a66e:	6822      	ldr	r2, [r4, #0]
 800a670:	3300      	adds	r3, #0
 800a672:	bf18      	it	ne
 800a674:	2301      	movne	r3, #1
 800a676:	0692      	lsls	r2, r2, #26
 800a678:	d42e      	bmi.n	800a6d8 <_printf_common+0xc0>
 800a67a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a67e:	4639      	mov	r1, r7
 800a680:	4630      	mov	r0, r6
 800a682:	47c0      	blx	r8
 800a684:	3001      	adds	r0, #1
 800a686:	d021      	beq.n	800a6cc <_printf_common+0xb4>
 800a688:	6823      	ldr	r3, [r4, #0]
 800a68a:	68e5      	ldr	r5, [r4, #12]
 800a68c:	f8d9 2000 	ldr.w	r2, [r9]
 800a690:	f003 0306 	and.w	r3, r3, #6
 800a694:	2b04      	cmp	r3, #4
 800a696:	bf08      	it	eq
 800a698:	1aad      	subeq	r5, r5, r2
 800a69a:	68a3      	ldr	r3, [r4, #8]
 800a69c:	6922      	ldr	r2, [r4, #16]
 800a69e:	bf0c      	ite	eq
 800a6a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a6a4:	2500      	movne	r5, #0
 800a6a6:	4293      	cmp	r3, r2
 800a6a8:	bfc4      	itt	gt
 800a6aa:	1a9b      	subgt	r3, r3, r2
 800a6ac:	18ed      	addgt	r5, r5, r3
 800a6ae:	f04f 0900 	mov.w	r9, #0
 800a6b2:	341a      	adds	r4, #26
 800a6b4:	454d      	cmp	r5, r9
 800a6b6:	d11b      	bne.n	800a6f0 <_printf_common+0xd8>
 800a6b8:	2000      	movs	r0, #0
 800a6ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a6be:	2301      	movs	r3, #1
 800a6c0:	4652      	mov	r2, sl
 800a6c2:	4639      	mov	r1, r7
 800a6c4:	4630      	mov	r0, r6
 800a6c6:	47c0      	blx	r8
 800a6c8:	3001      	adds	r0, #1
 800a6ca:	d103      	bne.n	800a6d4 <_printf_common+0xbc>
 800a6cc:	f04f 30ff 	mov.w	r0, #4294967295
 800a6d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a6d4:	3501      	adds	r5, #1
 800a6d6:	e7c2      	b.n	800a65e <_printf_common+0x46>
 800a6d8:	18e1      	adds	r1, r4, r3
 800a6da:	1c5a      	adds	r2, r3, #1
 800a6dc:	2030      	movs	r0, #48	; 0x30
 800a6de:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a6e2:	4422      	add	r2, r4
 800a6e4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a6e8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a6ec:	3302      	adds	r3, #2
 800a6ee:	e7c4      	b.n	800a67a <_printf_common+0x62>
 800a6f0:	2301      	movs	r3, #1
 800a6f2:	4622      	mov	r2, r4
 800a6f4:	4639      	mov	r1, r7
 800a6f6:	4630      	mov	r0, r6
 800a6f8:	47c0      	blx	r8
 800a6fa:	3001      	adds	r0, #1
 800a6fc:	d0e6      	beq.n	800a6cc <_printf_common+0xb4>
 800a6fe:	f109 0901 	add.w	r9, r9, #1
 800a702:	e7d7      	b.n	800a6b4 <_printf_common+0x9c>

0800a704 <_printf_i>:
 800a704:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a708:	4617      	mov	r7, r2
 800a70a:	7e0a      	ldrb	r2, [r1, #24]
 800a70c:	b085      	sub	sp, #20
 800a70e:	2a6e      	cmp	r2, #110	; 0x6e
 800a710:	4698      	mov	r8, r3
 800a712:	4606      	mov	r6, r0
 800a714:	460c      	mov	r4, r1
 800a716:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a718:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800a71c:	f000 80bc 	beq.w	800a898 <_printf_i+0x194>
 800a720:	d81a      	bhi.n	800a758 <_printf_i+0x54>
 800a722:	2a63      	cmp	r2, #99	; 0x63
 800a724:	d02e      	beq.n	800a784 <_printf_i+0x80>
 800a726:	d80a      	bhi.n	800a73e <_printf_i+0x3a>
 800a728:	2a00      	cmp	r2, #0
 800a72a:	f000 80c8 	beq.w	800a8be <_printf_i+0x1ba>
 800a72e:	2a58      	cmp	r2, #88	; 0x58
 800a730:	f000 808a 	beq.w	800a848 <_printf_i+0x144>
 800a734:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a738:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800a73c:	e02a      	b.n	800a794 <_printf_i+0x90>
 800a73e:	2a64      	cmp	r2, #100	; 0x64
 800a740:	d001      	beq.n	800a746 <_printf_i+0x42>
 800a742:	2a69      	cmp	r2, #105	; 0x69
 800a744:	d1f6      	bne.n	800a734 <_printf_i+0x30>
 800a746:	6821      	ldr	r1, [r4, #0]
 800a748:	681a      	ldr	r2, [r3, #0]
 800a74a:	f011 0f80 	tst.w	r1, #128	; 0x80
 800a74e:	d023      	beq.n	800a798 <_printf_i+0x94>
 800a750:	1d11      	adds	r1, r2, #4
 800a752:	6019      	str	r1, [r3, #0]
 800a754:	6813      	ldr	r3, [r2, #0]
 800a756:	e027      	b.n	800a7a8 <_printf_i+0xa4>
 800a758:	2a73      	cmp	r2, #115	; 0x73
 800a75a:	f000 80b4 	beq.w	800a8c6 <_printf_i+0x1c2>
 800a75e:	d808      	bhi.n	800a772 <_printf_i+0x6e>
 800a760:	2a6f      	cmp	r2, #111	; 0x6f
 800a762:	d02a      	beq.n	800a7ba <_printf_i+0xb6>
 800a764:	2a70      	cmp	r2, #112	; 0x70
 800a766:	d1e5      	bne.n	800a734 <_printf_i+0x30>
 800a768:	680a      	ldr	r2, [r1, #0]
 800a76a:	f042 0220 	orr.w	r2, r2, #32
 800a76e:	600a      	str	r2, [r1, #0]
 800a770:	e003      	b.n	800a77a <_printf_i+0x76>
 800a772:	2a75      	cmp	r2, #117	; 0x75
 800a774:	d021      	beq.n	800a7ba <_printf_i+0xb6>
 800a776:	2a78      	cmp	r2, #120	; 0x78
 800a778:	d1dc      	bne.n	800a734 <_printf_i+0x30>
 800a77a:	2278      	movs	r2, #120	; 0x78
 800a77c:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800a780:	496e      	ldr	r1, [pc, #440]	; (800a93c <_printf_i+0x238>)
 800a782:	e064      	b.n	800a84e <_printf_i+0x14a>
 800a784:	681a      	ldr	r2, [r3, #0]
 800a786:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800a78a:	1d11      	adds	r1, r2, #4
 800a78c:	6019      	str	r1, [r3, #0]
 800a78e:	6813      	ldr	r3, [r2, #0]
 800a790:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a794:	2301      	movs	r3, #1
 800a796:	e0a3      	b.n	800a8e0 <_printf_i+0x1dc>
 800a798:	f011 0f40 	tst.w	r1, #64	; 0x40
 800a79c:	f102 0104 	add.w	r1, r2, #4
 800a7a0:	6019      	str	r1, [r3, #0]
 800a7a2:	d0d7      	beq.n	800a754 <_printf_i+0x50>
 800a7a4:	f9b2 3000 	ldrsh.w	r3, [r2]
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	da03      	bge.n	800a7b4 <_printf_i+0xb0>
 800a7ac:	222d      	movs	r2, #45	; 0x2d
 800a7ae:	425b      	negs	r3, r3
 800a7b0:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800a7b4:	4962      	ldr	r1, [pc, #392]	; (800a940 <_printf_i+0x23c>)
 800a7b6:	220a      	movs	r2, #10
 800a7b8:	e017      	b.n	800a7ea <_printf_i+0xe6>
 800a7ba:	6820      	ldr	r0, [r4, #0]
 800a7bc:	6819      	ldr	r1, [r3, #0]
 800a7be:	f010 0f80 	tst.w	r0, #128	; 0x80
 800a7c2:	d003      	beq.n	800a7cc <_printf_i+0xc8>
 800a7c4:	1d08      	adds	r0, r1, #4
 800a7c6:	6018      	str	r0, [r3, #0]
 800a7c8:	680b      	ldr	r3, [r1, #0]
 800a7ca:	e006      	b.n	800a7da <_printf_i+0xd6>
 800a7cc:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a7d0:	f101 0004 	add.w	r0, r1, #4
 800a7d4:	6018      	str	r0, [r3, #0]
 800a7d6:	d0f7      	beq.n	800a7c8 <_printf_i+0xc4>
 800a7d8:	880b      	ldrh	r3, [r1, #0]
 800a7da:	4959      	ldr	r1, [pc, #356]	; (800a940 <_printf_i+0x23c>)
 800a7dc:	2a6f      	cmp	r2, #111	; 0x6f
 800a7de:	bf14      	ite	ne
 800a7e0:	220a      	movne	r2, #10
 800a7e2:	2208      	moveq	r2, #8
 800a7e4:	2000      	movs	r0, #0
 800a7e6:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800a7ea:	6865      	ldr	r5, [r4, #4]
 800a7ec:	60a5      	str	r5, [r4, #8]
 800a7ee:	2d00      	cmp	r5, #0
 800a7f0:	f2c0 809c 	blt.w	800a92c <_printf_i+0x228>
 800a7f4:	6820      	ldr	r0, [r4, #0]
 800a7f6:	f020 0004 	bic.w	r0, r0, #4
 800a7fa:	6020      	str	r0, [r4, #0]
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d13f      	bne.n	800a880 <_printf_i+0x17c>
 800a800:	2d00      	cmp	r5, #0
 800a802:	f040 8095 	bne.w	800a930 <_printf_i+0x22c>
 800a806:	4675      	mov	r5, lr
 800a808:	2a08      	cmp	r2, #8
 800a80a:	d10b      	bne.n	800a824 <_printf_i+0x120>
 800a80c:	6823      	ldr	r3, [r4, #0]
 800a80e:	07da      	lsls	r2, r3, #31
 800a810:	d508      	bpl.n	800a824 <_printf_i+0x120>
 800a812:	6923      	ldr	r3, [r4, #16]
 800a814:	6862      	ldr	r2, [r4, #4]
 800a816:	429a      	cmp	r2, r3
 800a818:	bfde      	ittt	le
 800a81a:	2330      	movle	r3, #48	; 0x30
 800a81c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a820:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a824:	ebae 0305 	sub.w	r3, lr, r5
 800a828:	6123      	str	r3, [r4, #16]
 800a82a:	f8cd 8000 	str.w	r8, [sp]
 800a82e:	463b      	mov	r3, r7
 800a830:	aa03      	add	r2, sp, #12
 800a832:	4621      	mov	r1, r4
 800a834:	4630      	mov	r0, r6
 800a836:	f7ff feef 	bl	800a618 <_printf_common>
 800a83a:	3001      	adds	r0, #1
 800a83c:	d155      	bne.n	800a8ea <_printf_i+0x1e6>
 800a83e:	f04f 30ff 	mov.w	r0, #4294967295
 800a842:	b005      	add	sp, #20
 800a844:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a848:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800a84c:	493c      	ldr	r1, [pc, #240]	; (800a940 <_printf_i+0x23c>)
 800a84e:	6822      	ldr	r2, [r4, #0]
 800a850:	6818      	ldr	r0, [r3, #0]
 800a852:	f012 0f80 	tst.w	r2, #128	; 0x80
 800a856:	f100 0504 	add.w	r5, r0, #4
 800a85a:	601d      	str	r5, [r3, #0]
 800a85c:	d001      	beq.n	800a862 <_printf_i+0x15e>
 800a85e:	6803      	ldr	r3, [r0, #0]
 800a860:	e002      	b.n	800a868 <_printf_i+0x164>
 800a862:	0655      	lsls	r5, r2, #25
 800a864:	d5fb      	bpl.n	800a85e <_printf_i+0x15a>
 800a866:	8803      	ldrh	r3, [r0, #0]
 800a868:	07d0      	lsls	r0, r2, #31
 800a86a:	bf44      	itt	mi
 800a86c:	f042 0220 	orrmi.w	r2, r2, #32
 800a870:	6022      	strmi	r2, [r4, #0]
 800a872:	b91b      	cbnz	r3, 800a87c <_printf_i+0x178>
 800a874:	6822      	ldr	r2, [r4, #0]
 800a876:	f022 0220 	bic.w	r2, r2, #32
 800a87a:	6022      	str	r2, [r4, #0]
 800a87c:	2210      	movs	r2, #16
 800a87e:	e7b1      	b.n	800a7e4 <_printf_i+0xe0>
 800a880:	4675      	mov	r5, lr
 800a882:	fbb3 f0f2 	udiv	r0, r3, r2
 800a886:	fb02 3310 	mls	r3, r2, r0, r3
 800a88a:	5ccb      	ldrb	r3, [r1, r3]
 800a88c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800a890:	4603      	mov	r3, r0
 800a892:	2800      	cmp	r0, #0
 800a894:	d1f5      	bne.n	800a882 <_printf_i+0x17e>
 800a896:	e7b7      	b.n	800a808 <_printf_i+0x104>
 800a898:	6808      	ldr	r0, [r1, #0]
 800a89a:	681a      	ldr	r2, [r3, #0]
 800a89c:	6949      	ldr	r1, [r1, #20]
 800a89e:	f010 0f80 	tst.w	r0, #128	; 0x80
 800a8a2:	d004      	beq.n	800a8ae <_printf_i+0x1aa>
 800a8a4:	1d10      	adds	r0, r2, #4
 800a8a6:	6018      	str	r0, [r3, #0]
 800a8a8:	6813      	ldr	r3, [r2, #0]
 800a8aa:	6019      	str	r1, [r3, #0]
 800a8ac:	e007      	b.n	800a8be <_printf_i+0x1ba>
 800a8ae:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a8b2:	f102 0004 	add.w	r0, r2, #4
 800a8b6:	6018      	str	r0, [r3, #0]
 800a8b8:	6813      	ldr	r3, [r2, #0]
 800a8ba:	d0f6      	beq.n	800a8aa <_printf_i+0x1a6>
 800a8bc:	8019      	strh	r1, [r3, #0]
 800a8be:	2300      	movs	r3, #0
 800a8c0:	6123      	str	r3, [r4, #16]
 800a8c2:	4675      	mov	r5, lr
 800a8c4:	e7b1      	b.n	800a82a <_printf_i+0x126>
 800a8c6:	681a      	ldr	r2, [r3, #0]
 800a8c8:	1d11      	adds	r1, r2, #4
 800a8ca:	6019      	str	r1, [r3, #0]
 800a8cc:	6815      	ldr	r5, [r2, #0]
 800a8ce:	6862      	ldr	r2, [r4, #4]
 800a8d0:	2100      	movs	r1, #0
 800a8d2:	4628      	mov	r0, r5
 800a8d4:	f7f5 fc84 	bl	80001e0 <memchr>
 800a8d8:	b108      	cbz	r0, 800a8de <_printf_i+0x1da>
 800a8da:	1b40      	subs	r0, r0, r5
 800a8dc:	6060      	str	r0, [r4, #4]
 800a8de:	6863      	ldr	r3, [r4, #4]
 800a8e0:	6123      	str	r3, [r4, #16]
 800a8e2:	2300      	movs	r3, #0
 800a8e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a8e8:	e79f      	b.n	800a82a <_printf_i+0x126>
 800a8ea:	6923      	ldr	r3, [r4, #16]
 800a8ec:	462a      	mov	r2, r5
 800a8ee:	4639      	mov	r1, r7
 800a8f0:	4630      	mov	r0, r6
 800a8f2:	47c0      	blx	r8
 800a8f4:	3001      	adds	r0, #1
 800a8f6:	d0a2      	beq.n	800a83e <_printf_i+0x13a>
 800a8f8:	6823      	ldr	r3, [r4, #0]
 800a8fa:	079b      	lsls	r3, r3, #30
 800a8fc:	d507      	bpl.n	800a90e <_printf_i+0x20a>
 800a8fe:	2500      	movs	r5, #0
 800a900:	f104 0919 	add.w	r9, r4, #25
 800a904:	68e3      	ldr	r3, [r4, #12]
 800a906:	9a03      	ldr	r2, [sp, #12]
 800a908:	1a9b      	subs	r3, r3, r2
 800a90a:	429d      	cmp	r5, r3
 800a90c:	db05      	blt.n	800a91a <_printf_i+0x216>
 800a90e:	68e0      	ldr	r0, [r4, #12]
 800a910:	9b03      	ldr	r3, [sp, #12]
 800a912:	4298      	cmp	r0, r3
 800a914:	bfb8      	it	lt
 800a916:	4618      	movlt	r0, r3
 800a918:	e793      	b.n	800a842 <_printf_i+0x13e>
 800a91a:	2301      	movs	r3, #1
 800a91c:	464a      	mov	r2, r9
 800a91e:	4639      	mov	r1, r7
 800a920:	4630      	mov	r0, r6
 800a922:	47c0      	blx	r8
 800a924:	3001      	adds	r0, #1
 800a926:	d08a      	beq.n	800a83e <_printf_i+0x13a>
 800a928:	3501      	adds	r5, #1
 800a92a:	e7eb      	b.n	800a904 <_printf_i+0x200>
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d1a7      	bne.n	800a880 <_printf_i+0x17c>
 800a930:	780b      	ldrb	r3, [r1, #0]
 800a932:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a936:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a93a:	e765      	b.n	800a808 <_printf_i+0x104>
 800a93c:	0800c036 	.word	0x0800c036
 800a940:	0800c025 	.word	0x0800c025

0800a944 <_scanf_chars>:
 800a944:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a948:	4615      	mov	r5, r2
 800a94a:	688a      	ldr	r2, [r1, #8]
 800a94c:	4680      	mov	r8, r0
 800a94e:	460c      	mov	r4, r1
 800a950:	b932      	cbnz	r2, 800a960 <_scanf_chars+0x1c>
 800a952:	698a      	ldr	r2, [r1, #24]
 800a954:	2a00      	cmp	r2, #0
 800a956:	bf0c      	ite	eq
 800a958:	2201      	moveq	r2, #1
 800a95a:	f04f 32ff 	movne.w	r2, #4294967295
 800a95e:	608a      	str	r2, [r1, #8]
 800a960:	6822      	ldr	r2, [r4, #0]
 800a962:	06d1      	lsls	r1, r2, #27
 800a964:	bf5f      	itttt	pl
 800a966:	681a      	ldrpl	r2, [r3, #0]
 800a968:	1d11      	addpl	r1, r2, #4
 800a96a:	6019      	strpl	r1, [r3, #0]
 800a96c:	6817      	ldrpl	r7, [r2, #0]
 800a96e:	2600      	movs	r6, #0
 800a970:	69a3      	ldr	r3, [r4, #24]
 800a972:	b1db      	cbz	r3, 800a9ac <_scanf_chars+0x68>
 800a974:	2b01      	cmp	r3, #1
 800a976:	d107      	bne.n	800a988 <_scanf_chars+0x44>
 800a978:	682b      	ldr	r3, [r5, #0]
 800a97a:	6962      	ldr	r2, [r4, #20]
 800a97c:	781b      	ldrb	r3, [r3, #0]
 800a97e:	5cd3      	ldrb	r3, [r2, r3]
 800a980:	b9a3      	cbnz	r3, 800a9ac <_scanf_chars+0x68>
 800a982:	2e00      	cmp	r6, #0
 800a984:	d132      	bne.n	800a9ec <_scanf_chars+0xa8>
 800a986:	e006      	b.n	800a996 <_scanf_chars+0x52>
 800a988:	2b02      	cmp	r3, #2
 800a98a:	d007      	beq.n	800a99c <_scanf_chars+0x58>
 800a98c:	2e00      	cmp	r6, #0
 800a98e:	d12d      	bne.n	800a9ec <_scanf_chars+0xa8>
 800a990:	69a3      	ldr	r3, [r4, #24]
 800a992:	2b01      	cmp	r3, #1
 800a994:	d12a      	bne.n	800a9ec <_scanf_chars+0xa8>
 800a996:	2001      	movs	r0, #1
 800a998:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a99c:	f7fe feb8 	bl	8009710 <__locale_ctype_ptr>
 800a9a0:	682b      	ldr	r3, [r5, #0]
 800a9a2:	781b      	ldrb	r3, [r3, #0]
 800a9a4:	4418      	add	r0, r3
 800a9a6:	7843      	ldrb	r3, [r0, #1]
 800a9a8:	071b      	lsls	r3, r3, #28
 800a9aa:	d4ef      	bmi.n	800a98c <_scanf_chars+0x48>
 800a9ac:	6823      	ldr	r3, [r4, #0]
 800a9ae:	06da      	lsls	r2, r3, #27
 800a9b0:	bf5e      	ittt	pl
 800a9b2:	682b      	ldrpl	r3, [r5, #0]
 800a9b4:	781b      	ldrbpl	r3, [r3, #0]
 800a9b6:	703b      	strbpl	r3, [r7, #0]
 800a9b8:	682a      	ldr	r2, [r5, #0]
 800a9ba:	686b      	ldr	r3, [r5, #4]
 800a9bc:	f102 0201 	add.w	r2, r2, #1
 800a9c0:	602a      	str	r2, [r5, #0]
 800a9c2:	68a2      	ldr	r2, [r4, #8]
 800a9c4:	f103 33ff 	add.w	r3, r3, #4294967295
 800a9c8:	f102 32ff 	add.w	r2, r2, #4294967295
 800a9cc:	606b      	str	r3, [r5, #4]
 800a9ce:	f106 0601 	add.w	r6, r6, #1
 800a9d2:	bf58      	it	pl
 800a9d4:	3701      	addpl	r7, #1
 800a9d6:	60a2      	str	r2, [r4, #8]
 800a9d8:	b142      	cbz	r2, 800a9ec <_scanf_chars+0xa8>
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	dcc8      	bgt.n	800a970 <_scanf_chars+0x2c>
 800a9de:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a9e2:	4629      	mov	r1, r5
 800a9e4:	4640      	mov	r0, r8
 800a9e6:	4798      	blx	r3
 800a9e8:	2800      	cmp	r0, #0
 800a9ea:	d0c1      	beq.n	800a970 <_scanf_chars+0x2c>
 800a9ec:	6823      	ldr	r3, [r4, #0]
 800a9ee:	f013 0310 	ands.w	r3, r3, #16
 800a9f2:	d105      	bne.n	800aa00 <_scanf_chars+0xbc>
 800a9f4:	68e2      	ldr	r2, [r4, #12]
 800a9f6:	3201      	adds	r2, #1
 800a9f8:	60e2      	str	r2, [r4, #12]
 800a9fa:	69a2      	ldr	r2, [r4, #24]
 800a9fc:	b102      	cbz	r2, 800aa00 <_scanf_chars+0xbc>
 800a9fe:	703b      	strb	r3, [r7, #0]
 800aa00:	6923      	ldr	r3, [r4, #16]
 800aa02:	441e      	add	r6, r3
 800aa04:	6126      	str	r6, [r4, #16]
 800aa06:	2000      	movs	r0, #0
 800aa08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800aa0c <_scanf_i>:
 800aa0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa10:	469a      	mov	sl, r3
 800aa12:	4b74      	ldr	r3, [pc, #464]	; (800abe4 <_scanf_i+0x1d8>)
 800aa14:	460c      	mov	r4, r1
 800aa16:	4683      	mov	fp, r0
 800aa18:	4616      	mov	r6, r2
 800aa1a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800aa1e:	b087      	sub	sp, #28
 800aa20:	ab03      	add	r3, sp, #12
 800aa22:	68a7      	ldr	r7, [r4, #8]
 800aa24:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800aa28:	4b6f      	ldr	r3, [pc, #444]	; (800abe8 <_scanf_i+0x1dc>)
 800aa2a:	69a1      	ldr	r1, [r4, #24]
 800aa2c:	4a6f      	ldr	r2, [pc, #444]	; (800abec <_scanf_i+0x1e0>)
 800aa2e:	2903      	cmp	r1, #3
 800aa30:	bf18      	it	ne
 800aa32:	461a      	movne	r2, r3
 800aa34:	1e7b      	subs	r3, r7, #1
 800aa36:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 800aa3a:	bf84      	itt	hi
 800aa3c:	f240 135d 	movwhi	r3, #349	; 0x15d
 800aa40:	60a3      	strhi	r3, [r4, #8]
 800aa42:	6823      	ldr	r3, [r4, #0]
 800aa44:	9200      	str	r2, [sp, #0]
 800aa46:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800aa4a:	bf88      	it	hi
 800aa4c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800aa50:	f104 091c 	add.w	r9, r4, #28
 800aa54:	6023      	str	r3, [r4, #0]
 800aa56:	bf8c      	ite	hi
 800aa58:	197f      	addhi	r7, r7, r5
 800aa5a:	2700      	movls	r7, #0
 800aa5c:	464b      	mov	r3, r9
 800aa5e:	f04f 0800 	mov.w	r8, #0
 800aa62:	9301      	str	r3, [sp, #4]
 800aa64:	6831      	ldr	r1, [r6, #0]
 800aa66:	ab03      	add	r3, sp, #12
 800aa68:	2202      	movs	r2, #2
 800aa6a:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800aa6e:	7809      	ldrb	r1, [r1, #0]
 800aa70:	f7f5 fbb6 	bl	80001e0 <memchr>
 800aa74:	9b01      	ldr	r3, [sp, #4]
 800aa76:	b328      	cbz	r0, 800aac4 <_scanf_i+0xb8>
 800aa78:	f1b8 0f01 	cmp.w	r8, #1
 800aa7c:	d156      	bne.n	800ab2c <_scanf_i+0x120>
 800aa7e:	6862      	ldr	r2, [r4, #4]
 800aa80:	b92a      	cbnz	r2, 800aa8e <_scanf_i+0x82>
 800aa82:	2208      	movs	r2, #8
 800aa84:	6062      	str	r2, [r4, #4]
 800aa86:	6822      	ldr	r2, [r4, #0]
 800aa88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800aa8c:	6022      	str	r2, [r4, #0]
 800aa8e:	6822      	ldr	r2, [r4, #0]
 800aa90:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800aa94:	6022      	str	r2, [r4, #0]
 800aa96:	68a2      	ldr	r2, [r4, #8]
 800aa98:	1e51      	subs	r1, r2, #1
 800aa9a:	60a1      	str	r1, [r4, #8]
 800aa9c:	b192      	cbz	r2, 800aac4 <_scanf_i+0xb8>
 800aa9e:	6832      	ldr	r2, [r6, #0]
 800aaa0:	1c51      	adds	r1, r2, #1
 800aaa2:	6031      	str	r1, [r6, #0]
 800aaa4:	7812      	ldrb	r2, [r2, #0]
 800aaa6:	701a      	strb	r2, [r3, #0]
 800aaa8:	1c5d      	adds	r5, r3, #1
 800aaaa:	6873      	ldr	r3, [r6, #4]
 800aaac:	3b01      	subs	r3, #1
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	6073      	str	r3, [r6, #4]
 800aab2:	dc06      	bgt.n	800aac2 <_scanf_i+0xb6>
 800aab4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800aab8:	4631      	mov	r1, r6
 800aaba:	4658      	mov	r0, fp
 800aabc:	4798      	blx	r3
 800aabe:	2800      	cmp	r0, #0
 800aac0:	d176      	bne.n	800abb0 <_scanf_i+0x1a4>
 800aac2:	462b      	mov	r3, r5
 800aac4:	f108 0801 	add.w	r8, r8, #1
 800aac8:	f1b8 0f03 	cmp.w	r8, #3
 800aacc:	d1c9      	bne.n	800aa62 <_scanf_i+0x56>
 800aace:	6862      	ldr	r2, [r4, #4]
 800aad0:	b90a      	cbnz	r2, 800aad6 <_scanf_i+0xca>
 800aad2:	220a      	movs	r2, #10
 800aad4:	6062      	str	r2, [r4, #4]
 800aad6:	6862      	ldr	r2, [r4, #4]
 800aad8:	4945      	ldr	r1, [pc, #276]	; (800abf0 <_scanf_i+0x1e4>)
 800aada:	6960      	ldr	r0, [r4, #20]
 800aadc:	9301      	str	r3, [sp, #4]
 800aade:	1a89      	subs	r1, r1, r2
 800aae0:	f000 f898 	bl	800ac14 <__sccl>
 800aae4:	9b01      	ldr	r3, [sp, #4]
 800aae6:	f04f 0800 	mov.w	r8, #0
 800aaea:	461d      	mov	r5, r3
 800aaec:	68a3      	ldr	r3, [r4, #8]
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d038      	beq.n	800ab64 <_scanf_i+0x158>
 800aaf2:	6831      	ldr	r1, [r6, #0]
 800aaf4:	6960      	ldr	r0, [r4, #20]
 800aaf6:	780a      	ldrb	r2, [r1, #0]
 800aaf8:	5c80      	ldrb	r0, [r0, r2]
 800aafa:	2800      	cmp	r0, #0
 800aafc:	d032      	beq.n	800ab64 <_scanf_i+0x158>
 800aafe:	2a30      	cmp	r2, #48	; 0x30
 800ab00:	6822      	ldr	r2, [r4, #0]
 800ab02:	d121      	bne.n	800ab48 <_scanf_i+0x13c>
 800ab04:	0510      	lsls	r0, r2, #20
 800ab06:	d51f      	bpl.n	800ab48 <_scanf_i+0x13c>
 800ab08:	f108 0801 	add.w	r8, r8, #1
 800ab0c:	b117      	cbz	r7, 800ab14 <_scanf_i+0x108>
 800ab0e:	3301      	adds	r3, #1
 800ab10:	3f01      	subs	r7, #1
 800ab12:	60a3      	str	r3, [r4, #8]
 800ab14:	6873      	ldr	r3, [r6, #4]
 800ab16:	3b01      	subs	r3, #1
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	6073      	str	r3, [r6, #4]
 800ab1c:	dd1b      	ble.n	800ab56 <_scanf_i+0x14a>
 800ab1e:	6833      	ldr	r3, [r6, #0]
 800ab20:	3301      	adds	r3, #1
 800ab22:	6033      	str	r3, [r6, #0]
 800ab24:	68a3      	ldr	r3, [r4, #8]
 800ab26:	3b01      	subs	r3, #1
 800ab28:	60a3      	str	r3, [r4, #8]
 800ab2a:	e7df      	b.n	800aaec <_scanf_i+0xe0>
 800ab2c:	f1b8 0f02 	cmp.w	r8, #2
 800ab30:	d1b1      	bne.n	800aa96 <_scanf_i+0x8a>
 800ab32:	6822      	ldr	r2, [r4, #0]
 800ab34:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800ab38:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800ab3c:	d1c2      	bne.n	800aac4 <_scanf_i+0xb8>
 800ab3e:	2110      	movs	r1, #16
 800ab40:	6061      	str	r1, [r4, #4]
 800ab42:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ab46:	e7a5      	b.n	800aa94 <_scanf_i+0x88>
 800ab48:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800ab4c:	6022      	str	r2, [r4, #0]
 800ab4e:	780b      	ldrb	r3, [r1, #0]
 800ab50:	702b      	strb	r3, [r5, #0]
 800ab52:	3501      	adds	r5, #1
 800ab54:	e7de      	b.n	800ab14 <_scanf_i+0x108>
 800ab56:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800ab5a:	4631      	mov	r1, r6
 800ab5c:	4658      	mov	r0, fp
 800ab5e:	4798      	blx	r3
 800ab60:	2800      	cmp	r0, #0
 800ab62:	d0df      	beq.n	800ab24 <_scanf_i+0x118>
 800ab64:	6823      	ldr	r3, [r4, #0]
 800ab66:	05d9      	lsls	r1, r3, #23
 800ab68:	d50c      	bpl.n	800ab84 <_scanf_i+0x178>
 800ab6a:	454d      	cmp	r5, r9
 800ab6c:	d908      	bls.n	800ab80 <_scanf_i+0x174>
 800ab6e:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800ab72:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ab76:	4632      	mov	r2, r6
 800ab78:	4658      	mov	r0, fp
 800ab7a:	4798      	blx	r3
 800ab7c:	1e6f      	subs	r7, r5, #1
 800ab7e:	463d      	mov	r5, r7
 800ab80:	454d      	cmp	r5, r9
 800ab82:	d02c      	beq.n	800abde <_scanf_i+0x1d2>
 800ab84:	6822      	ldr	r2, [r4, #0]
 800ab86:	f012 0210 	ands.w	r2, r2, #16
 800ab8a:	d11e      	bne.n	800abca <_scanf_i+0x1be>
 800ab8c:	702a      	strb	r2, [r5, #0]
 800ab8e:	6863      	ldr	r3, [r4, #4]
 800ab90:	9e00      	ldr	r6, [sp, #0]
 800ab92:	4649      	mov	r1, r9
 800ab94:	4658      	mov	r0, fp
 800ab96:	47b0      	blx	r6
 800ab98:	6822      	ldr	r2, [r4, #0]
 800ab9a:	f8da 3000 	ldr.w	r3, [sl]
 800ab9e:	f012 0f20 	tst.w	r2, #32
 800aba2:	d008      	beq.n	800abb6 <_scanf_i+0x1aa>
 800aba4:	1d1a      	adds	r2, r3, #4
 800aba6:	f8ca 2000 	str.w	r2, [sl]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	6018      	str	r0, [r3, #0]
 800abae:	e009      	b.n	800abc4 <_scanf_i+0x1b8>
 800abb0:	f04f 0800 	mov.w	r8, #0
 800abb4:	e7d6      	b.n	800ab64 <_scanf_i+0x158>
 800abb6:	07d2      	lsls	r2, r2, #31
 800abb8:	d5f4      	bpl.n	800aba4 <_scanf_i+0x198>
 800abba:	1d1a      	adds	r2, r3, #4
 800abbc:	f8ca 2000 	str.w	r2, [sl]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	8018      	strh	r0, [r3, #0]
 800abc4:	68e3      	ldr	r3, [r4, #12]
 800abc6:	3301      	adds	r3, #1
 800abc8:	60e3      	str	r3, [r4, #12]
 800abca:	eba5 0509 	sub.w	r5, r5, r9
 800abce:	44a8      	add	r8, r5
 800abd0:	6925      	ldr	r5, [r4, #16]
 800abd2:	4445      	add	r5, r8
 800abd4:	6125      	str	r5, [r4, #16]
 800abd6:	2000      	movs	r0, #0
 800abd8:	b007      	add	sp, #28
 800abda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abde:	2001      	movs	r0, #1
 800abe0:	e7fa      	b.n	800abd8 <_scanf_i+0x1cc>
 800abe2:	bf00      	nop
 800abe4:	0800be20 	.word	0x0800be20
 800abe8:	0800aec5 	.word	0x0800aec5
 800abec:	0800ada5 	.word	0x0800ada5
 800abf0:	0800c057 	.word	0x0800c057

0800abf4 <_sbrk_r>:
 800abf4:	b538      	push	{r3, r4, r5, lr}
 800abf6:	4c06      	ldr	r4, [pc, #24]	; (800ac10 <_sbrk_r+0x1c>)
 800abf8:	2300      	movs	r3, #0
 800abfa:	4605      	mov	r5, r0
 800abfc:	4608      	mov	r0, r1
 800abfe:	6023      	str	r3, [r4, #0]
 800ac00:	f7f8 fd02 	bl	8003608 <_sbrk>
 800ac04:	1c43      	adds	r3, r0, #1
 800ac06:	d102      	bne.n	800ac0e <_sbrk_r+0x1a>
 800ac08:	6823      	ldr	r3, [r4, #0]
 800ac0a:	b103      	cbz	r3, 800ac0e <_sbrk_r+0x1a>
 800ac0c:	602b      	str	r3, [r5, #0]
 800ac0e:	bd38      	pop	{r3, r4, r5, pc}
 800ac10:	200009c4 	.word	0x200009c4

0800ac14 <__sccl>:
 800ac14:	b570      	push	{r4, r5, r6, lr}
 800ac16:	780b      	ldrb	r3, [r1, #0]
 800ac18:	2b5e      	cmp	r3, #94	; 0x5e
 800ac1a:	bf13      	iteet	ne
 800ac1c:	1c4a      	addne	r2, r1, #1
 800ac1e:	1c8a      	addeq	r2, r1, #2
 800ac20:	784b      	ldrbeq	r3, [r1, #1]
 800ac22:	2100      	movne	r1, #0
 800ac24:	bf08      	it	eq
 800ac26:	2101      	moveq	r1, #1
 800ac28:	1e44      	subs	r4, r0, #1
 800ac2a:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 800ac2e:	f804 1f01 	strb.w	r1, [r4, #1]!
 800ac32:	42a5      	cmp	r5, r4
 800ac34:	d1fb      	bne.n	800ac2e <__sccl+0x1a>
 800ac36:	b913      	cbnz	r3, 800ac3e <__sccl+0x2a>
 800ac38:	3a01      	subs	r2, #1
 800ac3a:	4610      	mov	r0, r2
 800ac3c:	bd70      	pop	{r4, r5, r6, pc}
 800ac3e:	f081 0401 	eor.w	r4, r1, #1
 800ac42:	54c4      	strb	r4, [r0, r3]
 800ac44:	4611      	mov	r1, r2
 800ac46:	780d      	ldrb	r5, [r1, #0]
 800ac48:	2d2d      	cmp	r5, #45	; 0x2d
 800ac4a:	f101 0201 	add.w	r2, r1, #1
 800ac4e:	d006      	beq.n	800ac5e <__sccl+0x4a>
 800ac50:	2d5d      	cmp	r5, #93	; 0x5d
 800ac52:	d0f2      	beq.n	800ac3a <__sccl+0x26>
 800ac54:	b90d      	cbnz	r5, 800ac5a <__sccl+0x46>
 800ac56:	460a      	mov	r2, r1
 800ac58:	e7ef      	b.n	800ac3a <__sccl+0x26>
 800ac5a:	462b      	mov	r3, r5
 800ac5c:	e7f1      	b.n	800ac42 <__sccl+0x2e>
 800ac5e:	784e      	ldrb	r6, [r1, #1]
 800ac60:	2e5d      	cmp	r6, #93	; 0x5d
 800ac62:	d0fa      	beq.n	800ac5a <__sccl+0x46>
 800ac64:	42b3      	cmp	r3, r6
 800ac66:	dcf8      	bgt.n	800ac5a <__sccl+0x46>
 800ac68:	3102      	adds	r1, #2
 800ac6a:	3301      	adds	r3, #1
 800ac6c:	429e      	cmp	r6, r3
 800ac6e:	54c4      	strb	r4, [r0, r3]
 800ac70:	dcfb      	bgt.n	800ac6a <__sccl+0x56>
 800ac72:	e7e8      	b.n	800ac46 <__sccl+0x32>

0800ac74 <nanf>:
 800ac74:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800ac7c <nanf+0x8>
 800ac78:	4770      	bx	lr
 800ac7a:	bf00      	nop
 800ac7c:	7fc00000 	.word	0x7fc00000

0800ac80 <strncmp>:
 800ac80:	b510      	push	{r4, lr}
 800ac82:	b16a      	cbz	r2, 800aca0 <strncmp+0x20>
 800ac84:	3901      	subs	r1, #1
 800ac86:	1884      	adds	r4, r0, r2
 800ac88:	f810 3b01 	ldrb.w	r3, [r0], #1
 800ac8c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800ac90:	4293      	cmp	r3, r2
 800ac92:	d103      	bne.n	800ac9c <strncmp+0x1c>
 800ac94:	42a0      	cmp	r0, r4
 800ac96:	d001      	beq.n	800ac9c <strncmp+0x1c>
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d1f5      	bne.n	800ac88 <strncmp+0x8>
 800ac9c:	1a98      	subs	r0, r3, r2
 800ac9e:	bd10      	pop	{r4, pc}
 800aca0:	4610      	mov	r0, r2
 800aca2:	bd10      	pop	{r4, pc}

0800aca4 <_strtol_l.isra.0>:
 800aca4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aca8:	4680      	mov	r8, r0
 800acaa:	4689      	mov	r9, r1
 800acac:	4692      	mov	sl, r2
 800acae:	461f      	mov	r7, r3
 800acb0:	468b      	mov	fp, r1
 800acb2:	465d      	mov	r5, fp
 800acb4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800acb6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800acba:	f7fe fd26 	bl	800970a <__locale_ctype_ptr_l>
 800acbe:	4420      	add	r0, r4
 800acc0:	7846      	ldrb	r6, [r0, #1]
 800acc2:	f016 0608 	ands.w	r6, r6, #8
 800acc6:	d10b      	bne.n	800ace0 <_strtol_l.isra.0+0x3c>
 800acc8:	2c2d      	cmp	r4, #45	; 0x2d
 800acca:	d10b      	bne.n	800ace4 <_strtol_l.isra.0+0x40>
 800accc:	782c      	ldrb	r4, [r5, #0]
 800acce:	2601      	movs	r6, #1
 800acd0:	f10b 0502 	add.w	r5, fp, #2
 800acd4:	b167      	cbz	r7, 800acf0 <_strtol_l.isra.0+0x4c>
 800acd6:	2f10      	cmp	r7, #16
 800acd8:	d114      	bne.n	800ad04 <_strtol_l.isra.0+0x60>
 800acda:	2c30      	cmp	r4, #48	; 0x30
 800acdc:	d00a      	beq.n	800acf4 <_strtol_l.isra.0+0x50>
 800acde:	e011      	b.n	800ad04 <_strtol_l.isra.0+0x60>
 800ace0:	46ab      	mov	fp, r5
 800ace2:	e7e6      	b.n	800acb2 <_strtol_l.isra.0+0xe>
 800ace4:	2c2b      	cmp	r4, #43	; 0x2b
 800ace6:	bf04      	itt	eq
 800ace8:	782c      	ldrbeq	r4, [r5, #0]
 800acea:	f10b 0502 	addeq.w	r5, fp, #2
 800acee:	e7f1      	b.n	800acd4 <_strtol_l.isra.0+0x30>
 800acf0:	2c30      	cmp	r4, #48	; 0x30
 800acf2:	d127      	bne.n	800ad44 <_strtol_l.isra.0+0xa0>
 800acf4:	782b      	ldrb	r3, [r5, #0]
 800acf6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800acfa:	2b58      	cmp	r3, #88	; 0x58
 800acfc:	d14b      	bne.n	800ad96 <_strtol_l.isra.0+0xf2>
 800acfe:	786c      	ldrb	r4, [r5, #1]
 800ad00:	2710      	movs	r7, #16
 800ad02:	3502      	adds	r5, #2
 800ad04:	2e00      	cmp	r6, #0
 800ad06:	bf0c      	ite	eq
 800ad08:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800ad0c:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800ad10:	2200      	movs	r2, #0
 800ad12:	fbb1 fef7 	udiv	lr, r1, r7
 800ad16:	4610      	mov	r0, r2
 800ad18:	fb07 1c1e 	mls	ip, r7, lr, r1
 800ad1c:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800ad20:	2b09      	cmp	r3, #9
 800ad22:	d811      	bhi.n	800ad48 <_strtol_l.isra.0+0xa4>
 800ad24:	461c      	mov	r4, r3
 800ad26:	42a7      	cmp	r7, r4
 800ad28:	dd1d      	ble.n	800ad66 <_strtol_l.isra.0+0xc2>
 800ad2a:	1c53      	adds	r3, r2, #1
 800ad2c:	d007      	beq.n	800ad3e <_strtol_l.isra.0+0x9a>
 800ad2e:	4586      	cmp	lr, r0
 800ad30:	d316      	bcc.n	800ad60 <_strtol_l.isra.0+0xbc>
 800ad32:	d101      	bne.n	800ad38 <_strtol_l.isra.0+0x94>
 800ad34:	45a4      	cmp	ip, r4
 800ad36:	db13      	blt.n	800ad60 <_strtol_l.isra.0+0xbc>
 800ad38:	fb00 4007 	mla	r0, r0, r7, r4
 800ad3c:	2201      	movs	r2, #1
 800ad3e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ad42:	e7eb      	b.n	800ad1c <_strtol_l.isra.0+0x78>
 800ad44:	270a      	movs	r7, #10
 800ad46:	e7dd      	b.n	800ad04 <_strtol_l.isra.0+0x60>
 800ad48:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800ad4c:	2b19      	cmp	r3, #25
 800ad4e:	d801      	bhi.n	800ad54 <_strtol_l.isra.0+0xb0>
 800ad50:	3c37      	subs	r4, #55	; 0x37
 800ad52:	e7e8      	b.n	800ad26 <_strtol_l.isra.0+0x82>
 800ad54:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800ad58:	2b19      	cmp	r3, #25
 800ad5a:	d804      	bhi.n	800ad66 <_strtol_l.isra.0+0xc2>
 800ad5c:	3c57      	subs	r4, #87	; 0x57
 800ad5e:	e7e2      	b.n	800ad26 <_strtol_l.isra.0+0x82>
 800ad60:	f04f 32ff 	mov.w	r2, #4294967295
 800ad64:	e7eb      	b.n	800ad3e <_strtol_l.isra.0+0x9a>
 800ad66:	1c53      	adds	r3, r2, #1
 800ad68:	d108      	bne.n	800ad7c <_strtol_l.isra.0+0xd8>
 800ad6a:	2322      	movs	r3, #34	; 0x22
 800ad6c:	f8c8 3000 	str.w	r3, [r8]
 800ad70:	4608      	mov	r0, r1
 800ad72:	f1ba 0f00 	cmp.w	sl, #0
 800ad76:	d107      	bne.n	800ad88 <_strtol_l.isra.0+0xe4>
 800ad78:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad7c:	b106      	cbz	r6, 800ad80 <_strtol_l.isra.0+0xdc>
 800ad7e:	4240      	negs	r0, r0
 800ad80:	f1ba 0f00 	cmp.w	sl, #0
 800ad84:	d00c      	beq.n	800ada0 <_strtol_l.isra.0+0xfc>
 800ad86:	b122      	cbz	r2, 800ad92 <_strtol_l.isra.0+0xee>
 800ad88:	3d01      	subs	r5, #1
 800ad8a:	f8ca 5000 	str.w	r5, [sl]
 800ad8e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad92:	464d      	mov	r5, r9
 800ad94:	e7f9      	b.n	800ad8a <_strtol_l.isra.0+0xe6>
 800ad96:	2430      	movs	r4, #48	; 0x30
 800ad98:	2f00      	cmp	r7, #0
 800ad9a:	d1b3      	bne.n	800ad04 <_strtol_l.isra.0+0x60>
 800ad9c:	2708      	movs	r7, #8
 800ad9e:	e7b1      	b.n	800ad04 <_strtol_l.isra.0+0x60>
 800ada0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ada4 <_strtol_r>:
 800ada4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ada6:	4c06      	ldr	r4, [pc, #24]	; (800adc0 <_strtol_r+0x1c>)
 800ada8:	4d06      	ldr	r5, [pc, #24]	; (800adc4 <_strtol_r+0x20>)
 800adaa:	6824      	ldr	r4, [r4, #0]
 800adac:	6a24      	ldr	r4, [r4, #32]
 800adae:	2c00      	cmp	r4, #0
 800adb0:	bf08      	it	eq
 800adb2:	462c      	moveq	r4, r5
 800adb4:	9400      	str	r4, [sp, #0]
 800adb6:	f7ff ff75 	bl	800aca4 <_strtol_l.isra.0>
 800adba:	b003      	add	sp, #12
 800adbc:	bd30      	pop	{r4, r5, pc}
 800adbe:	bf00      	nop
 800adc0:	20000038 	.word	0x20000038
 800adc4:	2000009c 	.word	0x2000009c

0800adc8 <_strtoul_l.isra.0>:
 800adc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800adcc:	4680      	mov	r8, r0
 800adce:	4689      	mov	r9, r1
 800add0:	4692      	mov	sl, r2
 800add2:	461e      	mov	r6, r3
 800add4:	460f      	mov	r7, r1
 800add6:	463d      	mov	r5, r7
 800add8:	9808      	ldr	r0, [sp, #32]
 800adda:	f815 4b01 	ldrb.w	r4, [r5], #1
 800adde:	f7fe fc94 	bl	800970a <__locale_ctype_ptr_l>
 800ade2:	4420      	add	r0, r4
 800ade4:	7843      	ldrb	r3, [r0, #1]
 800ade6:	f013 0308 	ands.w	r3, r3, #8
 800adea:	d10a      	bne.n	800ae02 <_strtoul_l.isra.0+0x3a>
 800adec:	2c2d      	cmp	r4, #45	; 0x2d
 800adee:	d10a      	bne.n	800ae06 <_strtoul_l.isra.0+0x3e>
 800adf0:	782c      	ldrb	r4, [r5, #0]
 800adf2:	2301      	movs	r3, #1
 800adf4:	1cbd      	adds	r5, r7, #2
 800adf6:	b15e      	cbz	r6, 800ae10 <_strtoul_l.isra.0+0x48>
 800adf8:	2e10      	cmp	r6, #16
 800adfa:	d113      	bne.n	800ae24 <_strtoul_l.isra.0+0x5c>
 800adfc:	2c30      	cmp	r4, #48	; 0x30
 800adfe:	d009      	beq.n	800ae14 <_strtoul_l.isra.0+0x4c>
 800ae00:	e010      	b.n	800ae24 <_strtoul_l.isra.0+0x5c>
 800ae02:	462f      	mov	r7, r5
 800ae04:	e7e7      	b.n	800add6 <_strtoul_l.isra.0+0xe>
 800ae06:	2c2b      	cmp	r4, #43	; 0x2b
 800ae08:	bf04      	itt	eq
 800ae0a:	782c      	ldrbeq	r4, [r5, #0]
 800ae0c:	1cbd      	addeq	r5, r7, #2
 800ae0e:	e7f2      	b.n	800adf6 <_strtoul_l.isra.0+0x2e>
 800ae10:	2c30      	cmp	r4, #48	; 0x30
 800ae12:	d125      	bne.n	800ae60 <_strtoul_l.isra.0+0x98>
 800ae14:	782a      	ldrb	r2, [r5, #0]
 800ae16:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800ae1a:	2a58      	cmp	r2, #88	; 0x58
 800ae1c:	d14a      	bne.n	800aeb4 <_strtoul_l.isra.0+0xec>
 800ae1e:	786c      	ldrb	r4, [r5, #1]
 800ae20:	2610      	movs	r6, #16
 800ae22:	3502      	adds	r5, #2
 800ae24:	f04f 31ff 	mov.w	r1, #4294967295
 800ae28:	2700      	movs	r7, #0
 800ae2a:	fbb1 f1f6 	udiv	r1, r1, r6
 800ae2e:	fb06 fe01 	mul.w	lr, r6, r1
 800ae32:	ea6f 0e0e 	mvn.w	lr, lr
 800ae36:	4638      	mov	r0, r7
 800ae38:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
 800ae3c:	2a09      	cmp	r2, #9
 800ae3e:	d811      	bhi.n	800ae64 <_strtoul_l.isra.0+0x9c>
 800ae40:	4614      	mov	r4, r2
 800ae42:	42a6      	cmp	r6, r4
 800ae44:	dd1d      	ble.n	800ae82 <_strtoul_l.isra.0+0xba>
 800ae46:	2f00      	cmp	r7, #0
 800ae48:	db18      	blt.n	800ae7c <_strtoul_l.isra.0+0xb4>
 800ae4a:	4281      	cmp	r1, r0
 800ae4c:	d316      	bcc.n	800ae7c <_strtoul_l.isra.0+0xb4>
 800ae4e:	d101      	bne.n	800ae54 <_strtoul_l.isra.0+0x8c>
 800ae50:	45a6      	cmp	lr, r4
 800ae52:	db13      	blt.n	800ae7c <_strtoul_l.isra.0+0xb4>
 800ae54:	fb00 4006 	mla	r0, r0, r6, r4
 800ae58:	2701      	movs	r7, #1
 800ae5a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ae5e:	e7eb      	b.n	800ae38 <_strtoul_l.isra.0+0x70>
 800ae60:	260a      	movs	r6, #10
 800ae62:	e7df      	b.n	800ae24 <_strtoul_l.isra.0+0x5c>
 800ae64:	f1a4 0241 	sub.w	r2, r4, #65	; 0x41
 800ae68:	2a19      	cmp	r2, #25
 800ae6a:	d801      	bhi.n	800ae70 <_strtoul_l.isra.0+0xa8>
 800ae6c:	3c37      	subs	r4, #55	; 0x37
 800ae6e:	e7e8      	b.n	800ae42 <_strtoul_l.isra.0+0x7a>
 800ae70:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
 800ae74:	2a19      	cmp	r2, #25
 800ae76:	d804      	bhi.n	800ae82 <_strtoul_l.isra.0+0xba>
 800ae78:	3c57      	subs	r4, #87	; 0x57
 800ae7a:	e7e2      	b.n	800ae42 <_strtoul_l.isra.0+0x7a>
 800ae7c:	f04f 37ff 	mov.w	r7, #4294967295
 800ae80:	e7eb      	b.n	800ae5a <_strtoul_l.isra.0+0x92>
 800ae82:	2f00      	cmp	r7, #0
 800ae84:	da09      	bge.n	800ae9a <_strtoul_l.isra.0+0xd2>
 800ae86:	2322      	movs	r3, #34	; 0x22
 800ae88:	f8c8 3000 	str.w	r3, [r8]
 800ae8c:	f04f 30ff 	mov.w	r0, #4294967295
 800ae90:	f1ba 0f00 	cmp.w	sl, #0
 800ae94:	d107      	bne.n	800aea6 <_strtoul_l.isra.0+0xde>
 800ae96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae9a:	b103      	cbz	r3, 800ae9e <_strtoul_l.isra.0+0xd6>
 800ae9c:	4240      	negs	r0, r0
 800ae9e:	f1ba 0f00 	cmp.w	sl, #0
 800aea2:	d00c      	beq.n	800aebe <_strtoul_l.isra.0+0xf6>
 800aea4:	b127      	cbz	r7, 800aeb0 <_strtoul_l.isra.0+0xe8>
 800aea6:	3d01      	subs	r5, #1
 800aea8:	f8ca 5000 	str.w	r5, [sl]
 800aeac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aeb0:	464d      	mov	r5, r9
 800aeb2:	e7f9      	b.n	800aea8 <_strtoul_l.isra.0+0xe0>
 800aeb4:	2430      	movs	r4, #48	; 0x30
 800aeb6:	2e00      	cmp	r6, #0
 800aeb8:	d1b4      	bne.n	800ae24 <_strtoul_l.isra.0+0x5c>
 800aeba:	2608      	movs	r6, #8
 800aebc:	e7b2      	b.n	800ae24 <_strtoul_l.isra.0+0x5c>
 800aebe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

0800aec4 <_strtoul_r>:
 800aec4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800aec6:	4c06      	ldr	r4, [pc, #24]	; (800aee0 <_strtoul_r+0x1c>)
 800aec8:	4d06      	ldr	r5, [pc, #24]	; (800aee4 <_strtoul_r+0x20>)
 800aeca:	6824      	ldr	r4, [r4, #0]
 800aecc:	6a24      	ldr	r4, [r4, #32]
 800aece:	2c00      	cmp	r4, #0
 800aed0:	bf08      	it	eq
 800aed2:	462c      	moveq	r4, r5
 800aed4:	9400      	str	r4, [sp, #0]
 800aed6:	f7ff ff77 	bl	800adc8 <_strtoul_l.isra.0>
 800aeda:	b003      	add	sp, #12
 800aedc:	bd30      	pop	{r4, r5, pc}
 800aede:	bf00      	nop
 800aee0:	20000038 	.word	0x20000038
 800aee4:	2000009c 	.word	0x2000009c

0800aee8 <__submore>:
 800aee8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aeec:	460c      	mov	r4, r1
 800aeee:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800aef0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aef4:	4299      	cmp	r1, r3
 800aef6:	d11e      	bne.n	800af36 <__submore+0x4e>
 800aef8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800aefc:	f7ff f830 	bl	8009f60 <_malloc_r>
 800af00:	b918      	cbnz	r0, 800af0a <__submore+0x22>
 800af02:	f04f 30ff 	mov.w	r0, #4294967295
 800af06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af0a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800af0e:	63a3      	str	r3, [r4, #56]	; 0x38
 800af10:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800af14:	6360      	str	r0, [r4, #52]	; 0x34
 800af16:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800af1a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800af1e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800af22:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800af26:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800af2a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800af2e:	6020      	str	r0, [r4, #0]
 800af30:	2000      	movs	r0, #0
 800af32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af36:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800af38:	0077      	lsls	r7, r6, #1
 800af3a:	463a      	mov	r2, r7
 800af3c:	f000 f88e 	bl	800b05c <_realloc_r>
 800af40:	4605      	mov	r5, r0
 800af42:	2800      	cmp	r0, #0
 800af44:	d0dd      	beq.n	800af02 <__submore+0x1a>
 800af46:	eb00 0806 	add.w	r8, r0, r6
 800af4a:	4601      	mov	r1, r0
 800af4c:	4632      	mov	r2, r6
 800af4e:	4640      	mov	r0, r8
 800af50:	f7fe fc00 	bl	8009754 <memcpy>
 800af54:	f8c4 8000 	str.w	r8, [r4]
 800af58:	6365      	str	r5, [r4, #52]	; 0x34
 800af5a:	63a7      	str	r7, [r4, #56]	; 0x38
 800af5c:	e7e8      	b.n	800af30 <__submore+0x48>

0800af5e <__ascii_wctomb>:
 800af5e:	b149      	cbz	r1, 800af74 <__ascii_wctomb+0x16>
 800af60:	2aff      	cmp	r2, #255	; 0xff
 800af62:	bf85      	ittet	hi
 800af64:	238a      	movhi	r3, #138	; 0x8a
 800af66:	6003      	strhi	r3, [r0, #0]
 800af68:	700a      	strbls	r2, [r1, #0]
 800af6a:	f04f 30ff 	movhi.w	r0, #4294967295
 800af6e:	bf98      	it	ls
 800af70:	2001      	movls	r0, #1
 800af72:	4770      	bx	lr
 800af74:	4608      	mov	r0, r1
 800af76:	4770      	bx	lr

0800af78 <malloc>:
 800af78:	4b02      	ldr	r3, [pc, #8]	; (800af84 <malloc+0xc>)
 800af7a:	4601      	mov	r1, r0
 800af7c:	6818      	ldr	r0, [r3, #0]
 800af7e:	f7fe bfef 	b.w	8009f60 <_malloc_r>
 800af82:	bf00      	nop
 800af84:	20000038 	.word	0x20000038

0800af88 <memmove>:
 800af88:	4288      	cmp	r0, r1
 800af8a:	b510      	push	{r4, lr}
 800af8c:	eb01 0302 	add.w	r3, r1, r2
 800af90:	d803      	bhi.n	800af9a <memmove+0x12>
 800af92:	1e42      	subs	r2, r0, #1
 800af94:	4299      	cmp	r1, r3
 800af96:	d10c      	bne.n	800afb2 <memmove+0x2a>
 800af98:	bd10      	pop	{r4, pc}
 800af9a:	4298      	cmp	r0, r3
 800af9c:	d2f9      	bcs.n	800af92 <memmove+0xa>
 800af9e:	1881      	adds	r1, r0, r2
 800afa0:	1ad2      	subs	r2, r2, r3
 800afa2:	42d3      	cmn	r3, r2
 800afa4:	d100      	bne.n	800afa8 <memmove+0x20>
 800afa6:	bd10      	pop	{r4, pc}
 800afa8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800afac:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800afb0:	e7f7      	b.n	800afa2 <memmove+0x1a>
 800afb2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800afb6:	f802 4f01 	strb.w	r4, [r2, #1]!
 800afba:	e7eb      	b.n	800af94 <memmove+0xc>

0800afbc <__malloc_lock>:
 800afbc:	4770      	bx	lr

0800afbe <__malloc_unlock>:
 800afbe:	4770      	bx	lr

0800afc0 <_free_r>:
 800afc0:	b538      	push	{r3, r4, r5, lr}
 800afc2:	4605      	mov	r5, r0
 800afc4:	2900      	cmp	r1, #0
 800afc6:	d045      	beq.n	800b054 <_free_r+0x94>
 800afc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800afcc:	1f0c      	subs	r4, r1, #4
 800afce:	2b00      	cmp	r3, #0
 800afd0:	bfb8      	it	lt
 800afd2:	18e4      	addlt	r4, r4, r3
 800afd4:	f7ff fff2 	bl	800afbc <__malloc_lock>
 800afd8:	4a1f      	ldr	r2, [pc, #124]	; (800b058 <_free_r+0x98>)
 800afda:	6813      	ldr	r3, [r2, #0]
 800afdc:	4610      	mov	r0, r2
 800afde:	b933      	cbnz	r3, 800afee <_free_r+0x2e>
 800afe0:	6063      	str	r3, [r4, #4]
 800afe2:	6014      	str	r4, [r2, #0]
 800afe4:	4628      	mov	r0, r5
 800afe6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800afea:	f7ff bfe8 	b.w	800afbe <__malloc_unlock>
 800afee:	42a3      	cmp	r3, r4
 800aff0:	d90c      	bls.n	800b00c <_free_r+0x4c>
 800aff2:	6821      	ldr	r1, [r4, #0]
 800aff4:	1862      	adds	r2, r4, r1
 800aff6:	4293      	cmp	r3, r2
 800aff8:	bf04      	itt	eq
 800affa:	681a      	ldreq	r2, [r3, #0]
 800affc:	685b      	ldreq	r3, [r3, #4]
 800affe:	6063      	str	r3, [r4, #4]
 800b000:	bf04      	itt	eq
 800b002:	1852      	addeq	r2, r2, r1
 800b004:	6022      	streq	r2, [r4, #0]
 800b006:	6004      	str	r4, [r0, #0]
 800b008:	e7ec      	b.n	800afe4 <_free_r+0x24>
 800b00a:	4613      	mov	r3, r2
 800b00c:	685a      	ldr	r2, [r3, #4]
 800b00e:	b10a      	cbz	r2, 800b014 <_free_r+0x54>
 800b010:	42a2      	cmp	r2, r4
 800b012:	d9fa      	bls.n	800b00a <_free_r+0x4a>
 800b014:	6819      	ldr	r1, [r3, #0]
 800b016:	1858      	adds	r0, r3, r1
 800b018:	42a0      	cmp	r0, r4
 800b01a:	d10b      	bne.n	800b034 <_free_r+0x74>
 800b01c:	6820      	ldr	r0, [r4, #0]
 800b01e:	4401      	add	r1, r0
 800b020:	1858      	adds	r0, r3, r1
 800b022:	4282      	cmp	r2, r0
 800b024:	6019      	str	r1, [r3, #0]
 800b026:	d1dd      	bne.n	800afe4 <_free_r+0x24>
 800b028:	6810      	ldr	r0, [r2, #0]
 800b02a:	6852      	ldr	r2, [r2, #4]
 800b02c:	605a      	str	r2, [r3, #4]
 800b02e:	4401      	add	r1, r0
 800b030:	6019      	str	r1, [r3, #0]
 800b032:	e7d7      	b.n	800afe4 <_free_r+0x24>
 800b034:	d902      	bls.n	800b03c <_free_r+0x7c>
 800b036:	230c      	movs	r3, #12
 800b038:	602b      	str	r3, [r5, #0]
 800b03a:	e7d3      	b.n	800afe4 <_free_r+0x24>
 800b03c:	6820      	ldr	r0, [r4, #0]
 800b03e:	1821      	adds	r1, r4, r0
 800b040:	428a      	cmp	r2, r1
 800b042:	bf04      	itt	eq
 800b044:	6811      	ldreq	r1, [r2, #0]
 800b046:	6852      	ldreq	r2, [r2, #4]
 800b048:	6062      	str	r2, [r4, #4]
 800b04a:	bf04      	itt	eq
 800b04c:	1809      	addeq	r1, r1, r0
 800b04e:	6021      	streq	r1, [r4, #0]
 800b050:	605c      	str	r4, [r3, #4]
 800b052:	e7c7      	b.n	800afe4 <_free_r+0x24>
 800b054:	bd38      	pop	{r3, r4, r5, pc}
 800b056:	bf00      	nop
 800b058:	2000022c 	.word	0x2000022c

0800b05c <_realloc_r>:
 800b05c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b05e:	4607      	mov	r7, r0
 800b060:	4614      	mov	r4, r2
 800b062:	460e      	mov	r6, r1
 800b064:	b921      	cbnz	r1, 800b070 <_realloc_r+0x14>
 800b066:	4611      	mov	r1, r2
 800b068:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b06c:	f7fe bf78 	b.w	8009f60 <_malloc_r>
 800b070:	b922      	cbnz	r2, 800b07c <_realloc_r+0x20>
 800b072:	f7ff ffa5 	bl	800afc0 <_free_r>
 800b076:	4625      	mov	r5, r4
 800b078:	4628      	mov	r0, r5
 800b07a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b07c:	f000 f814 	bl	800b0a8 <_malloc_usable_size_r>
 800b080:	4284      	cmp	r4, r0
 800b082:	d90f      	bls.n	800b0a4 <_realloc_r+0x48>
 800b084:	4621      	mov	r1, r4
 800b086:	4638      	mov	r0, r7
 800b088:	f7fe ff6a 	bl	8009f60 <_malloc_r>
 800b08c:	4605      	mov	r5, r0
 800b08e:	2800      	cmp	r0, #0
 800b090:	d0f2      	beq.n	800b078 <_realloc_r+0x1c>
 800b092:	4631      	mov	r1, r6
 800b094:	4622      	mov	r2, r4
 800b096:	f7fe fb5d 	bl	8009754 <memcpy>
 800b09a:	4631      	mov	r1, r6
 800b09c:	4638      	mov	r0, r7
 800b09e:	f7ff ff8f 	bl	800afc0 <_free_r>
 800b0a2:	e7e9      	b.n	800b078 <_realloc_r+0x1c>
 800b0a4:	4635      	mov	r5, r6
 800b0a6:	e7e7      	b.n	800b078 <_realloc_r+0x1c>

0800b0a8 <_malloc_usable_size_r>:
 800b0a8:	f851 0c04 	ldr.w	r0, [r1, #-4]
 800b0ac:	2800      	cmp	r0, #0
 800b0ae:	f1a0 0004 	sub.w	r0, r0, #4
 800b0b2:	bfbc      	itt	lt
 800b0b4:	580b      	ldrlt	r3, [r1, r0]
 800b0b6:	18c0      	addlt	r0, r0, r3
 800b0b8:	4770      	bx	lr
	...

0800b0bc <round>:
 800b0bc:	ec51 0b10 	vmov	r0, r1, d0
 800b0c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0c2:	f3c1 550a 	ubfx	r5, r1, #20, #11
 800b0c6:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 800b0ca:	2c13      	cmp	r4, #19
 800b0cc:	460b      	mov	r3, r1
 800b0ce:	460f      	mov	r7, r1
 800b0d0:	dc17      	bgt.n	800b102 <round+0x46>
 800b0d2:	2c00      	cmp	r4, #0
 800b0d4:	da09      	bge.n	800b0ea <round+0x2e>
 800b0d6:	3401      	adds	r4, #1
 800b0d8:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800b0dc:	d103      	bne.n	800b0e6 <round+0x2a>
 800b0de:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800b0e2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800b0e6:	2100      	movs	r1, #0
 800b0e8:	e028      	b.n	800b13c <round+0x80>
 800b0ea:	4a16      	ldr	r2, [pc, #88]	; (800b144 <round+0x88>)
 800b0ec:	4122      	asrs	r2, r4
 800b0ee:	4211      	tst	r1, r2
 800b0f0:	d100      	bne.n	800b0f4 <round+0x38>
 800b0f2:	b180      	cbz	r0, 800b116 <round+0x5a>
 800b0f4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800b0f8:	4123      	asrs	r3, r4
 800b0fa:	443b      	add	r3, r7
 800b0fc:	ea23 0302 	bic.w	r3, r3, r2
 800b100:	e7f1      	b.n	800b0e6 <round+0x2a>
 800b102:	2c33      	cmp	r4, #51	; 0x33
 800b104:	dd0a      	ble.n	800b11c <round+0x60>
 800b106:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800b10a:	d104      	bne.n	800b116 <round+0x5a>
 800b10c:	ee10 2a10 	vmov	r2, s0
 800b110:	460b      	mov	r3, r1
 800b112:	f7f5 f8bb 	bl	800028c <__adddf3>
 800b116:	ec41 0b10 	vmov	d0, r0, r1
 800b11a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b11c:	f2a5 4213 	subw	r2, r5, #1043	; 0x413
 800b120:	f04f 35ff 	mov.w	r5, #4294967295
 800b124:	40d5      	lsrs	r5, r2
 800b126:	4228      	tst	r0, r5
 800b128:	d0f5      	beq.n	800b116 <round+0x5a>
 800b12a:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800b12e:	2201      	movs	r2, #1
 800b130:	40a2      	lsls	r2, r4
 800b132:	1812      	adds	r2, r2, r0
 800b134:	bf28      	it	cs
 800b136:	3301      	addcs	r3, #1
 800b138:	ea22 0105 	bic.w	r1, r2, r5
 800b13c:	4608      	mov	r0, r1
 800b13e:	4619      	mov	r1, r3
 800b140:	e7e9      	b.n	800b116 <round+0x5a>
 800b142:	bf00      	nop
 800b144:	000fffff 	.word	0x000fffff

0800b148 <powf>:
 800b148:	b570      	push	{r4, r5, r6, lr}
 800b14a:	ed2d 8b04 	vpush	{d8-d9}
 800b14e:	4cb5      	ldr	r4, [pc, #724]	; (800b424 <powf+0x2dc>)
 800b150:	b08a      	sub	sp, #40	; 0x28
 800b152:	eef0 8a40 	vmov.f32	s17, s0
 800b156:	eeb0 8a60 	vmov.f32	s16, s1
 800b15a:	f000 f9c1 	bl	800b4e0 <__ieee754_powf>
 800b15e:	f994 5000 	ldrsb.w	r5, [r4]
 800b162:	1c6b      	adds	r3, r5, #1
 800b164:	eeb0 9a40 	vmov.f32	s18, s0
 800b168:	4626      	mov	r6, r4
 800b16a:	d05d      	beq.n	800b228 <powf+0xe0>
 800b16c:	eeb4 8a48 	vcmp.f32	s16, s16
 800b170:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b174:	d658      	bvs.n	800b228 <powf+0xe0>
 800b176:	eef4 8a68 	vcmp.f32	s17, s17
 800b17a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b17e:	d721      	bvc.n	800b1c4 <powf+0x7c>
 800b180:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800b184:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b188:	d14e      	bne.n	800b228 <powf+0xe0>
 800b18a:	2301      	movs	r3, #1
 800b18c:	9300      	str	r3, [sp, #0]
 800b18e:	4ba6      	ldr	r3, [pc, #664]	; (800b428 <powf+0x2e0>)
 800b190:	9301      	str	r3, [sp, #4]
 800b192:	ee18 0a90 	vmov	r0, s17
 800b196:	2300      	movs	r3, #0
 800b198:	9308      	str	r3, [sp, #32]
 800b19a:	f7f5 f9d5 	bl	8000548 <__aeabi_f2d>
 800b19e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b1a2:	ee18 0a10 	vmov	r0, s16
 800b1a6:	f7f5 f9cf 	bl	8000548 <__aeabi_f2d>
 800b1aa:	4ba0      	ldr	r3, [pc, #640]	; (800b42c <powf+0x2e4>)
 800b1ac:	2200      	movs	r2, #0
 800b1ae:	2d02      	cmp	r5, #2
 800b1b0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b1b4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b1b8:	d030      	beq.n	800b21c <powf+0xd4>
 800b1ba:	4668      	mov	r0, sp
 800b1bc:	f000 fc99 	bl	800baf2 <matherr>
 800b1c0:	bb30      	cbnz	r0, 800b210 <powf+0xc8>
 800b1c2:	e062      	b.n	800b28a <powf+0x142>
 800b1c4:	eef5 8a40 	vcmp.f32	s17, #0.0
 800b1c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b1cc:	d162      	bne.n	800b294 <powf+0x14c>
 800b1ce:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800b1d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b1d6:	d12d      	bne.n	800b234 <powf+0xec>
 800b1d8:	2301      	movs	r3, #1
 800b1da:	9300      	str	r3, [sp, #0]
 800b1dc:	4b92      	ldr	r3, [pc, #584]	; (800b428 <powf+0x2e0>)
 800b1de:	9301      	str	r3, [sp, #4]
 800b1e0:	ee18 0a90 	vmov	r0, s17
 800b1e4:	2300      	movs	r3, #0
 800b1e6:	9308      	str	r3, [sp, #32]
 800b1e8:	f7f5 f9ae 	bl	8000548 <__aeabi_f2d>
 800b1ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b1f0:	ee18 0a10 	vmov	r0, s16
 800b1f4:	f7f5 f9a8 	bl	8000548 <__aeabi_f2d>
 800b1f8:	2200      	movs	r2, #0
 800b1fa:	2300      	movs	r3, #0
 800b1fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b200:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b204:	2d00      	cmp	r5, #0
 800b206:	d0d8      	beq.n	800b1ba <powf+0x72>
 800b208:	4b88      	ldr	r3, [pc, #544]	; (800b42c <powf+0x2e4>)
 800b20a:	2200      	movs	r2, #0
 800b20c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b210:	9b08      	ldr	r3, [sp, #32]
 800b212:	b11b      	cbz	r3, 800b21c <powf+0xd4>
 800b214:	f7fd f8bc 	bl	8008390 <__errno>
 800b218:	9b08      	ldr	r3, [sp, #32]
 800b21a:	6003      	str	r3, [r0, #0]
 800b21c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b220:	f7f5 fcc8 	bl	8000bb4 <__aeabi_d2f>
 800b224:	ee09 0a10 	vmov	s18, r0
 800b228:	eeb0 0a49 	vmov.f32	s0, s18
 800b22c:	b00a      	add	sp, #40	; 0x28
 800b22e:	ecbd 8b04 	vpop	{d8-d9}
 800b232:	bd70      	pop	{r4, r5, r6, pc}
 800b234:	eeb0 0a48 	vmov.f32	s0, s16
 800b238:	f000 fced 	bl	800bc16 <finitef>
 800b23c:	2800      	cmp	r0, #0
 800b23e:	d0f3      	beq.n	800b228 <powf+0xe0>
 800b240:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800b244:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b248:	d5ee      	bpl.n	800b228 <powf+0xe0>
 800b24a:	2301      	movs	r3, #1
 800b24c:	9300      	str	r3, [sp, #0]
 800b24e:	4b76      	ldr	r3, [pc, #472]	; (800b428 <powf+0x2e0>)
 800b250:	9301      	str	r3, [sp, #4]
 800b252:	ee18 0a90 	vmov	r0, s17
 800b256:	2300      	movs	r3, #0
 800b258:	9308      	str	r3, [sp, #32]
 800b25a:	f7f5 f975 	bl	8000548 <__aeabi_f2d>
 800b25e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b262:	ee18 0a10 	vmov	r0, s16
 800b266:	f7f5 f96f 	bl	8000548 <__aeabi_f2d>
 800b26a:	f994 3000 	ldrsb.w	r3, [r4]
 800b26e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b272:	b923      	cbnz	r3, 800b27e <powf+0x136>
 800b274:	2200      	movs	r2, #0
 800b276:	2300      	movs	r3, #0
 800b278:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b27c:	e79d      	b.n	800b1ba <powf+0x72>
 800b27e:	496c      	ldr	r1, [pc, #432]	; (800b430 <powf+0x2e8>)
 800b280:	2000      	movs	r0, #0
 800b282:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b286:	2b02      	cmp	r3, #2
 800b288:	d197      	bne.n	800b1ba <powf+0x72>
 800b28a:	f7fd f881 	bl	8008390 <__errno>
 800b28e:	2321      	movs	r3, #33	; 0x21
 800b290:	6003      	str	r3, [r0, #0]
 800b292:	e7bd      	b.n	800b210 <powf+0xc8>
 800b294:	f000 fcbf 	bl	800bc16 <finitef>
 800b298:	4605      	mov	r5, r0
 800b29a:	2800      	cmp	r0, #0
 800b29c:	f040 8091 	bne.w	800b3c2 <powf+0x27a>
 800b2a0:	eeb0 0a68 	vmov.f32	s0, s17
 800b2a4:	f000 fcb7 	bl	800bc16 <finitef>
 800b2a8:	2800      	cmp	r0, #0
 800b2aa:	f000 808a 	beq.w	800b3c2 <powf+0x27a>
 800b2ae:	eeb0 0a48 	vmov.f32	s0, s16
 800b2b2:	f000 fcb0 	bl	800bc16 <finitef>
 800b2b6:	2800      	cmp	r0, #0
 800b2b8:	f000 8083 	beq.w	800b3c2 <powf+0x27a>
 800b2bc:	eeb4 9a49 	vcmp.f32	s18, s18
 800b2c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b2c4:	f994 4000 	ldrsb.w	r4, [r4]
 800b2c8:	4b57      	ldr	r3, [pc, #348]	; (800b428 <powf+0x2e0>)
 800b2ca:	d71b      	bvc.n	800b304 <powf+0x1bc>
 800b2cc:	2201      	movs	r2, #1
 800b2ce:	ee18 0a90 	vmov	r0, s17
 800b2d2:	e88d 000c 	stmia.w	sp, {r2, r3}
 800b2d6:	9508      	str	r5, [sp, #32]
 800b2d8:	f7f5 f936 	bl	8000548 <__aeabi_f2d>
 800b2dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b2e0:	ee18 0a10 	vmov	r0, s16
 800b2e4:	f7f5 f930 	bl	8000548 <__aeabi_f2d>
 800b2e8:	2200      	movs	r2, #0
 800b2ea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b2ee:	2300      	movs	r3, #0
 800b2f0:	2c00      	cmp	r4, #0
 800b2f2:	d0c1      	beq.n	800b278 <powf+0x130>
 800b2f4:	4610      	mov	r0, r2
 800b2f6:	4619      	mov	r1, r3
 800b2f8:	f7f5 faa4 	bl	8000844 <__aeabi_ddiv>
 800b2fc:	2c02      	cmp	r4, #2
 800b2fe:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b302:	e7c1      	b.n	800b288 <powf+0x140>
 800b304:	2203      	movs	r2, #3
 800b306:	ee18 0a90 	vmov	r0, s17
 800b30a:	e88d 000c 	stmia.w	sp, {r2, r3}
 800b30e:	9508      	str	r5, [sp, #32]
 800b310:	f7f5 f91a 	bl	8000548 <__aeabi_f2d>
 800b314:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b318:	ee18 0a10 	vmov	r0, s16
 800b31c:	f7f5 f914 	bl	8000548 <__aeabi_f2d>
 800b320:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b324:	bb5c      	cbnz	r4, 800b37e <powf+0x236>
 800b326:	4b43      	ldr	r3, [pc, #268]	; (800b434 <powf+0x2ec>)
 800b328:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 800b32c:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800b330:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b334:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b338:	d56c      	bpl.n	800b414 <powf+0x2cc>
 800b33a:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800b33e:	ee68 7a27 	vmul.f32	s15, s16, s15
 800b342:	ee17 0a90 	vmov	r0, s15
 800b346:	f7f5 f8ff 	bl	8000548 <__aeabi_f2d>
 800b34a:	4604      	mov	r4, r0
 800b34c:	460d      	mov	r5, r1
 800b34e:	ec45 4b10 	vmov	d0, r4, r5
 800b352:	f000 fbd1 	bl	800baf8 <rint>
 800b356:	4620      	mov	r0, r4
 800b358:	ec53 2b10 	vmov	r2, r3, d0
 800b35c:	4629      	mov	r1, r5
 800b35e:	f7f5 fbaf 	bl	8000ac0 <__aeabi_dcmpeq>
 800b362:	b920      	cbnz	r0, 800b36e <powf+0x226>
 800b364:	4b34      	ldr	r3, [pc, #208]	; (800b438 <powf+0x2f0>)
 800b366:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800b36a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b36e:	f996 3000 	ldrsb.w	r3, [r6]
 800b372:	2b02      	cmp	r3, #2
 800b374:	d14e      	bne.n	800b414 <powf+0x2cc>
 800b376:	f7fd f80b 	bl	8008390 <__errno>
 800b37a:	2322      	movs	r3, #34	; 0x22
 800b37c:	e788      	b.n	800b290 <powf+0x148>
 800b37e:	4b2f      	ldr	r3, [pc, #188]	; (800b43c <powf+0x2f4>)
 800b380:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 800b384:	2200      	movs	r2, #0
 800b386:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b38a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b38e:	d5ee      	bpl.n	800b36e <powf+0x226>
 800b390:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800b394:	ee68 7a27 	vmul.f32	s15, s16, s15
 800b398:	ee17 0a90 	vmov	r0, s15
 800b39c:	f7f5 f8d4 	bl	8000548 <__aeabi_f2d>
 800b3a0:	4604      	mov	r4, r0
 800b3a2:	460d      	mov	r5, r1
 800b3a4:	ec45 4b10 	vmov	d0, r4, r5
 800b3a8:	f000 fba6 	bl	800baf8 <rint>
 800b3ac:	4620      	mov	r0, r4
 800b3ae:	ec53 2b10 	vmov	r2, r3, d0
 800b3b2:	4629      	mov	r1, r5
 800b3b4:	f7f5 fb84 	bl	8000ac0 <__aeabi_dcmpeq>
 800b3b8:	2800      	cmp	r0, #0
 800b3ba:	d1d8      	bne.n	800b36e <powf+0x226>
 800b3bc:	2200      	movs	r2, #0
 800b3be:	4b1c      	ldr	r3, [pc, #112]	; (800b430 <powf+0x2e8>)
 800b3c0:	e7d3      	b.n	800b36a <powf+0x222>
 800b3c2:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800b3c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b3ca:	f47f af2d 	bne.w	800b228 <powf+0xe0>
 800b3ce:	eeb0 0a68 	vmov.f32	s0, s17
 800b3d2:	f000 fc20 	bl	800bc16 <finitef>
 800b3d6:	2800      	cmp	r0, #0
 800b3d8:	f43f af26 	beq.w	800b228 <powf+0xe0>
 800b3dc:	eeb0 0a48 	vmov.f32	s0, s16
 800b3e0:	f000 fc19 	bl	800bc16 <finitef>
 800b3e4:	2800      	cmp	r0, #0
 800b3e6:	f43f af1f 	beq.w	800b228 <powf+0xe0>
 800b3ea:	2304      	movs	r3, #4
 800b3ec:	9300      	str	r3, [sp, #0]
 800b3ee:	4b0e      	ldr	r3, [pc, #56]	; (800b428 <powf+0x2e0>)
 800b3f0:	9301      	str	r3, [sp, #4]
 800b3f2:	ee18 0a90 	vmov	r0, s17
 800b3f6:	2300      	movs	r3, #0
 800b3f8:	9308      	str	r3, [sp, #32]
 800b3fa:	f7f5 f8a5 	bl	8000548 <__aeabi_f2d>
 800b3fe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b402:	ee18 0a10 	vmov	r0, s16
 800b406:	f7f5 f89f 	bl	8000548 <__aeabi_f2d>
 800b40a:	2200      	movs	r2, #0
 800b40c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b410:	2300      	movs	r3, #0
 800b412:	e7aa      	b.n	800b36a <powf+0x222>
 800b414:	4668      	mov	r0, sp
 800b416:	f000 fb6c 	bl	800baf2 <matherr>
 800b41a:	2800      	cmp	r0, #0
 800b41c:	f47f aef8 	bne.w	800b210 <powf+0xc8>
 800b420:	e7a9      	b.n	800b376 <powf+0x22e>
 800b422:	bf00      	nop
 800b424:	20000208 	.word	0x20000208
 800b428:	0800c1c4 	.word	0x0800c1c4
 800b42c:	3ff00000 	.word	0x3ff00000
 800b430:	fff00000 	.word	0xfff00000
 800b434:	47efffff 	.word	0x47efffff
 800b438:	c7efffff 	.word	0xc7efffff
 800b43c:	7ff00000 	.word	0x7ff00000

0800b440 <sqrtf>:
 800b440:	b510      	push	{r4, lr}
 800b442:	ed2d 8b02 	vpush	{d8}
 800b446:	b08a      	sub	sp, #40	; 0x28
 800b448:	eeb0 8a40 	vmov.f32	s16, s0
 800b44c:	f000 fb0a 	bl	800ba64 <__ieee754_sqrtf>
 800b450:	4b21      	ldr	r3, [pc, #132]	; (800b4d8 <sqrtf+0x98>)
 800b452:	f993 4000 	ldrsb.w	r4, [r3]
 800b456:	1c63      	adds	r3, r4, #1
 800b458:	d02c      	beq.n	800b4b4 <sqrtf+0x74>
 800b45a:	eeb4 8a48 	vcmp.f32	s16, s16
 800b45e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b462:	d627      	bvs.n	800b4b4 <sqrtf+0x74>
 800b464:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800b468:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b46c:	d522      	bpl.n	800b4b4 <sqrtf+0x74>
 800b46e:	2301      	movs	r3, #1
 800b470:	9300      	str	r3, [sp, #0]
 800b472:	4b1a      	ldr	r3, [pc, #104]	; (800b4dc <sqrtf+0x9c>)
 800b474:	9301      	str	r3, [sp, #4]
 800b476:	ee18 0a10 	vmov	r0, s16
 800b47a:	2300      	movs	r3, #0
 800b47c:	9308      	str	r3, [sp, #32]
 800b47e:	f7f5 f863 	bl	8000548 <__aeabi_f2d>
 800b482:	2200      	movs	r2, #0
 800b484:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b488:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b48c:	2300      	movs	r3, #0
 800b48e:	b9ac      	cbnz	r4, 800b4bc <sqrtf+0x7c>
 800b490:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b494:	4668      	mov	r0, sp
 800b496:	f000 fb2c 	bl	800baf2 <matherr>
 800b49a:	b1b8      	cbz	r0, 800b4cc <sqrtf+0x8c>
 800b49c:	9b08      	ldr	r3, [sp, #32]
 800b49e:	b11b      	cbz	r3, 800b4a8 <sqrtf+0x68>
 800b4a0:	f7fc ff76 	bl	8008390 <__errno>
 800b4a4:	9b08      	ldr	r3, [sp, #32]
 800b4a6:	6003      	str	r3, [r0, #0]
 800b4a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b4ac:	f7f5 fb82 	bl	8000bb4 <__aeabi_d2f>
 800b4b0:	ee00 0a10 	vmov	s0, r0
 800b4b4:	b00a      	add	sp, #40	; 0x28
 800b4b6:	ecbd 8b02 	vpop	{d8}
 800b4ba:	bd10      	pop	{r4, pc}
 800b4bc:	4610      	mov	r0, r2
 800b4be:	4619      	mov	r1, r3
 800b4c0:	f7f5 f9c0 	bl	8000844 <__aeabi_ddiv>
 800b4c4:	2c02      	cmp	r4, #2
 800b4c6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b4ca:	d1e3      	bne.n	800b494 <sqrtf+0x54>
 800b4cc:	f7fc ff60 	bl	8008390 <__errno>
 800b4d0:	2321      	movs	r3, #33	; 0x21
 800b4d2:	6003      	str	r3, [r0, #0]
 800b4d4:	e7e2      	b.n	800b49c <sqrtf+0x5c>
 800b4d6:	bf00      	nop
 800b4d8:	20000208 	.word	0x20000208
 800b4dc:	0800c1c9 	.word	0x0800c1c9

0800b4e0 <__ieee754_powf>:
 800b4e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b4e4:	ee10 5a90 	vmov	r5, s1
 800b4e8:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 800b4ec:	ed2d 8b02 	vpush	{d8}
 800b4f0:	eeb0 8a40 	vmov.f32	s16, s0
 800b4f4:	eef0 8a60 	vmov.f32	s17, s1
 800b4f8:	f000 8295 	beq.w	800ba26 <__ieee754_powf+0x546>
 800b4fc:	ee10 8a10 	vmov	r8, s0
 800b500:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 800b504:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800b508:	dc06      	bgt.n	800b518 <__ieee754_powf+0x38>
 800b50a:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 800b50e:	dd0a      	ble.n	800b526 <__ieee754_powf+0x46>
 800b510:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 800b514:	f000 8287 	beq.w	800ba26 <__ieee754_powf+0x546>
 800b518:	ecbd 8b02 	vpop	{d8}
 800b51c:	48d9      	ldr	r0, [pc, #868]	; (800b884 <__ieee754_powf+0x3a4>)
 800b51e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b522:	f7ff bba7 	b.w	800ac74 <nanf>
 800b526:	f1b8 0f00 	cmp.w	r8, #0
 800b52a:	da1d      	bge.n	800b568 <__ieee754_powf+0x88>
 800b52c:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 800b530:	da2c      	bge.n	800b58c <__ieee754_powf+0xac>
 800b532:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 800b536:	db30      	blt.n	800b59a <__ieee754_powf+0xba>
 800b538:	15fb      	asrs	r3, r7, #23
 800b53a:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 800b53e:	fa47 f603 	asr.w	r6, r7, r3
 800b542:	fa06 f303 	lsl.w	r3, r6, r3
 800b546:	429f      	cmp	r7, r3
 800b548:	d127      	bne.n	800b59a <__ieee754_powf+0xba>
 800b54a:	f006 0601 	and.w	r6, r6, #1
 800b54e:	f1c6 0602 	rsb	r6, r6, #2
 800b552:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 800b556:	d122      	bne.n	800b59e <__ieee754_powf+0xbe>
 800b558:	2d00      	cmp	r5, #0
 800b55a:	f280 826a 	bge.w	800ba32 <__ieee754_powf+0x552>
 800b55e:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800b562:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800b566:	e00d      	b.n	800b584 <__ieee754_powf+0xa4>
 800b568:	2600      	movs	r6, #0
 800b56a:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 800b56e:	d1f0      	bne.n	800b552 <__ieee754_powf+0x72>
 800b570:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 800b574:	f000 8257 	beq.w	800ba26 <__ieee754_powf+0x546>
 800b578:	dd0a      	ble.n	800b590 <__ieee754_powf+0xb0>
 800b57a:	2d00      	cmp	r5, #0
 800b57c:	f280 8256 	bge.w	800ba2c <__ieee754_powf+0x54c>
 800b580:	ed9f 0ac1 	vldr	s0, [pc, #772]	; 800b888 <__ieee754_powf+0x3a8>
 800b584:	ecbd 8b02 	vpop	{d8}
 800b588:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b58c:	2602      	movs	r6, #2
 800b58e:	e7ec      	b.n	800b56a <__ieee754_powf+0x8a>
 800b590:	2d00      	cmp	r5, #0
 800b592:	daf5      	bge.n	800b580 <__ieee754_powf+0xa0>
 800b594:	eeb1 0a68 	vneg.f32	s0, s17
 800b598:	e7f4      	b.n	800b584 <__ieee754_powf+0xa4>
 800b59a:	2600      	movs	r6, #0
 800b59c:	e7d9      	b.n	800b552 <__ieee754_powf+0x72>
 800b59e:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 800b5a2:	d102      	bne.n	800b5aa <__ieee754_powf+0xca>
 800b5a4:	ee28 0a08 	vmul.f32	s0, s16, s16
 800b5a8:	e7ec      	b.n	800b584 <__ieee754_powf+0xa4>
 800b5aa:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 800b5ae:	eeb0 0a48 	vmov.f32	s0, s16
 800b5b2:	d108      	bne.n	800b5c6 <__ieee754_powf+0xe6>
 800b5b4:	f1b8 0f00 	cmp.w	r8, #0
 800b5b8:	db05      	blt.n	800b5c6 <__ieee754_powf+0xe6>
 800b5ba:	ecbd 8b02 	vpop	{d8}
 800b5be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b5c2:	f000 ba4f 	b.w	800ba64 <__ieee754_sqrtf>
 800b5c6:	f000 fb1f 	bl	800bc08 <fabsf>
 800b5ca:	b124      	cbz	r4, 800b5d6 <__ieee754_powf+0xf6>
 800b5cc:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 800b5d0:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 800b5d4:	d117      	bne.n	800b606 <__ieee754_powf+0x126>
 800b5d6:	2d00      	cmp	r5, #0
 800b5d8:	bfbc      	itt	lt
 800b5da:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 800b5de:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800b5e2:	f1b8 0f00 	cmp.w	r8, #0
 800b5e6:	dacd      	bge.n	800b584 <__ieee754_powf+0xa4>
 800b5e8:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 800b5ec:	ea54 0306 	orrs.w	r3, r4, r6
 800b5f0:	d104      	bne.n	800b5fc <__ieee754_powf+0x11c>
 800b5f2:	ee70 7a40 	vsub.f32	s15, s0, s0
 800b5f6:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800b5fa:	e7c3      	b.n	800b584 <__ieee754_powf+0xa4>
 800b5fc:	2e01      	cmp	r6, #1
 800b5fe:	d1c1      	bne.n	800b584 <__ieee754_powf+0xa4>
 800b600:	eeb1 0a40 	vneg.f32	s0, s0
 800b604:	e7be      	b.n	800b584 <__ieee754_powf+0xa4>
 800b606:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 800b60a:	3801      	subs	r0, #1
 800b60c:	ea56 0300 	orrs.w	r3, r6, r0
 800b610:	d104      	bne.n	800b61c <__ieee754_powf+0x13c>
 800b612:	ee38 8a48 	vsub.f32	s16, s16, s16
 800b616:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800b61a:	e7b3      	b.n	800b584 <__ieee754_powf+0xa4>
 800b61c:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 800b620:	dd6d      	ble.n	800b6fe <__ieee754_powf+0x21e>
 800b622:	4b9a      	ldr	r3, [pc, #616]	; (800b88c <__ieee754_powf+0x3ac>)
 800b624:	429c      	cmp	r4, r3
 800b626:	dc06      	bgt.n	800b636 <__ieee754_powf+0x156>
 800b628:	2d00      	cmp	r5, #0
 800b62a:	daa9      	bge.n	800b580 <__ieee754_powf+0xa0>
 800b62c:	ed9f 0a98 	vldr	s0, [pc, #608]	; 800b890 <__ieee754_powf+0x3b0>
 800b630:	ee20 0a00 	vmul.f32	s0, s0, s0
 800b634:	e7a6      	b.n	800b584 <__ieee754_powf+0xa4>
 800b636:	4b97      	ldr	r3, [pc, #604]	; (800b894 <__ieee754_powf+0x3b4>)
 800b638:	429c      	cmp	r4, r3
 800b63a:	dd02      	ble.n	800b642 <__ieee754_powf+0x162>
 800b63c:	2d00      	cmp	r5, #0
 800b63e:	dcf5      	bgt.n	800b62c <__ieee754_powf+0x14c>
 800b640:	e79e      	b.n	800b580 <__ieee754_powf+0xa0>
 800b642:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800b646:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b64a:	ed9f 7a93 	vldr	s14, [pc, #588]	; 800b898 <__ieee754_powf+0x3b8>
 800b64e:	ed9f 6a93 	vldr	s12, [pc, #588]	; 800b89c <__ieee754_powf+0x3bc>
 800b652:	eef1 6a40 	vneg.f32	s13, s0
 800b656:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 800b65a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b65e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800b662:	eee6 7a87 	vfma.f32	s15, s13, s14
 800b666:	ee20 7a00 	vmul.f32	s14, s0, s0
 800b66a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800b66e:	eddf 7a8c 	vldr	s15, [pc, #560]	; 800b8a0 <__ieee754_powf+0x3c0>
 800b672:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 800b676:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 800b8a4 <__ieee754_powf+0x3c4>
 800b67a:	eee0 7a07 	vfma.f32	s15, s0, s14
 800b67e:	eeb0 7a67 	vmov.f32	s14, s15
 800b682:	eea0 7a06 	vfma.f32	s14, s0, s12
 800b686:	ee17 3a10 	vmov	r3, s14
 800b68a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800b68e:	f023 030f 	bic.w	r3, r3, #15
 800b692:	ee07 3a10 	vmov	s14, r3
 800b696:	eea6 7a86 	vfma.f32	s14, s13, s12
 800b69a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b69e:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 800b6a2:	f025 050f 	bic.w	r5, r5, #15
 800b6a6:	ee07 5a10 	vmov	s14, r5
 800b6aa:	ee67 7aa8 	vmul.f32	s15, s15, s17
 800b6ae:	ee78 8ac7 	vsub.f32	s17, s17, s14
 800b6b2:	ee07 3a10 	vmov	s14, r3
 800b6b6:	ee06 5a90 	vmov	s13, r5
 800b6ba:	eee7 7a28 	vfma.f32	s15, s14, s17
 800b6be:	3e01      	subs	r6, #1
 800b6c0:	ea56 0200 	orrs.w	r2, r6, r0
 800b6c4:	ee27 7a26 	vmul.f32	s14, s14, s13
 800b6c8:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 800b6cc:	ee77 6a87 	vadd.f32	s13, s15, s14
 800b6d0:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 800b6d4:	ee16 4a90 	vmov	r4, s13
 800b6d8:	bf08      	it	eq
 800b6da:	eeb0 8a40 	vmoveq.f32	s16, s0
 800b6de:	2c00      	cmp	r4, #0
 800b6e0:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800b6e4:	f340 8186 	ble.w	800b9f4 <__ieee754_powf+0x514>
 800b6e8:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 800b6ec:	f340 80fc 	ble.w	800b8e8 <__ieee754_powf+0x408>
 800b6f0:	eddf 7a67 	vldr	s15, [pc, #412]	; 800b890 <__ieee754_powf+0x3b0>
 800b6f4:	ee28 0a27 	vmul.f32	s0, s16, s15
 800b6f8:	ee20 0a27 	vmul.f32	s0, s0, s15
 800b6fc:	e742      	b.n	800b584 <__ieee754_powf+0xa4>
 800b6fe:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
 800b702:	bfbf      	itttt	lt
 800b704:	eddf 7a68 	vldrlt	s15, [pc, #416]	; 800b8a8 <__ieee754_powf+0x3c8>
 800b708:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800b70c:	f06f 0217 	mvnlt.w	r2, #23
 800b710:	ee17 4a90 	vmovlt	r4, s15
 800b714:	ea4f 53e4 	mov.w	r3, r4, asr #23
 800b718:	bfa8      	it	ge
 800b71a:	2200      	movge	r2, #0
 800b71c:	3b7f      	subs	r3, #127	; 0x7f
 800b71e:	4413      	add	r3, r2
 800b720:	4a62      	ldr	r2, [pc, #392]	; (800b8ac <__ieee754_powf+0x3cc>)
 800b722:	f3c4 0416 	ubfx	r4, r4, #0, #23
 800b726:	4294      	cmp	r4, r2
 800b728:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 800b72c:	dd06      	ble.n	800b73c <__ieee754_powf+0x25c>
 800b72e:	4a60      	ldr	r2, [pc, #384]	; (800b8b0 <__ieee754_powf+0x3d0>)
 800b730:	4294      	cmp	r4, r2
 800b732:	f340 80a5 	ble.w	800b880 <__ieee754_powf+0x3a0>
 800b736:	3301      	adds	r3, #1
 800b738:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 800b73c:	2400      	movs	r4, #0
 800b73e:	4a5d      	ldr	r2, [pc, #372]	; (800b8b4 <__ieee754_powf+0x3d4>)
 800b740:	00a7      	lsls	r7, r4, #2
 800b742:	443a      	add	r2, r7
 800b744:	ee07 1a90 	vmov	s15, r1
 800b748:	ed92 7a00 	vldr	s14, [r2]
 800b74c:	4a5a      	ldr	r2, [pc, #360]	; (800b8b8 <__ieee754_powf+0x3d8>)
 800b74e:	ee77 6a87 	vadd.f32	s13, s15, s14
 800b752:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800b756:	ee85 5aa6 	vdiv.f32	s10, s11, s13
 800b75a:	1049      	asrs	r1, r1, #1
 800b75c:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 800b760:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 800b764:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 800b768:	ee37 6ac7 	vsub.f32	s12, s15, s14
 800b76c:	ee06 1a90 	vmov	s13, r1
 800b770:	ee66 4a05 	vmul.f32	s9, s12, s10
 800b774:	ee14 ea90 	vmov	lr, s9
 800b778:	ea02 0e0e 	and.w	lr, r2, lr
 800b77c:	ee05 ea90 	vmov	s11, lr
 800b780:	eeb1 4a65 	vneg.f32	s8, s11
 800b784:	eea4 6a26 	vfma.f32	s12, s8, s13
 800b788:	ee76 6ac7 	vsub.f32	s13, s13, s14
 800b78c:	ee35 7aa4 	vadd.f32	s14, s11, s9
 800b790:	ee77 6ae6 	vsub.f32	s13, s15, s13
 800b794:	eddf 7a49 	vldr	s15, [pc, #292]	; 800b8bc <__ieee754_powf+0x3dc>
 800b798:	eea4 6a26 	vfma.f32	s12, s8, s13
 800b79c:	ee66 6a05 	vmul.f32	s13, s12, s10
 800b7a0:	ee24 6aa4 	vmul.f32	s12, s9, s9
 800b7a4:	ed9f 5a46 	vldr	s10, [pc, #280]	; 800b8c0 <__ieee754_powf+0x3e0>
 800b7a8:	eee6 7a05 	vfma.f32	s15, s12, s10
 800b7ac:	ed9f 5a45 	vldr	s10, [pc, #276]	; 800b8c4 <__ieee754_powf+0x3e4>
 800b7b0:	eea6 5a27 	vfma.f32	s10, s12, s15
 800b7b4:	eddf 7a38 	vldr	s15, [pc, #224]	; 800b898 <__ieee754_powf+0x3b8>
 800b7b8:	eee6 7a05 	vfma.f32	s15, s12, s10
 800b7bc:	ed9f 5a42 	vldr	s10, [pc, #264]	; 800b8c8 <__ieee754_powf+0x3e8>
 800b7c0:	eea6 5a27 	vfma.f32	s10, s12, s15
 800b7c4:	eddf 7a41 	vldr	s15, [pc, #260]	; 800b8cc <__ieee754_powf+0x3ec>
 800b7c8:	eee6 7a05 	vfma.f32	s15, s12, s10
 800b7cc:	ee66 3a06 	vmul.f32	s7, s12, s12
 800b7d0:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 800b7d4:	ee27 7a26 	vmul.f32	s14, s14, s13
 800b7d8:	eeb0 6a45 	vmov.f32	s12, s10
 800b7dc:	eea3 7aa7 	vfma.f32	s14, s7, s15
 800b7e0:	eea5 6aa5 	vfma.f32	s12, s11, s11
 800b7e4:	ee36 6a07 	vadd.f32	s12, s12, s14
 800b7e8:	ee16 1a10 	vmov	r1, s12
 800b7ec:	4011      	ands	r1, r2
 800b7ee:	ee06 1a10 	vmov	s12, r1
 800b7f2:	ee76 7a45 	vsub.f32	s15, s12, s10
 800b7f6:	ed9f 5a36 	vldr	s10, [pc, #216]	; 800b8d0 <__ieee754_powf+0x3f0>
 800b7fa:	eee4 7a25 	vfma.f32	s15, s8, s11
 800b7fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b802:	ee67 7aa4 	vmul.f32	s15, s15, s9
 800b806:	eee6 7a26 	vfma.f32	s15, s12, s13
 800b80a:	eeb0 7a67 	vmov.f32	s14, s15
 800b80e:	eea5 7a86 	vfma.f32	s14, s11, s12
 800b812:	ee17 1a10 	vmov	r1, s14
 800b816:	4011      	ands	r1, r2
 800b818:	ee07 1a10 	vmov	s14, r1
 800b81c:	eea4 7a06 	vfma.f32	s14, s8, s12
 800b820:	ee05 1a90 	vmov	s11, r1
 800b824:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b828:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 800b8d4 <__ieee754_powf+0x3f4>
 800b82c:	492a      	ldr	r1, [pc, #168]	; (800b8d8 <__ieee754_powf+0x3f8>)
 800b82e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b832:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 800b8dc <__ieee754_powf+0x3fc>
 800b836:	eee5 7a87 	vfma.f32	s15, s11, s14
 800b83a:	4439      	add	r1, r7
 800b83c:	ed91 7a00 	vldr	s14, [r1]
 800b840:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b844:	ee07 3a90 	vmov	s15, r3
 800b848:	eeb0 6a47 	vmov.f32	s12, s14
 800b84c:	4b24      	ldr	r3, [pc, #144]	; (800b8e0 <__ieee754_powf+0x400>)
 800b84e:	eea5 6a85 	vfma.f32	s12, s11, s10
 800b852:	443b      	add	r3, r7
 800b854:	edd3 4a00 	vldr	s9, [r3]
 800b858:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800b85c:	ee36 6a24 	vadd.f32	s12, s12, s9
 800b860:	ee76 7a26 	vadd.f32	s15, s12, s13
 800b864:	ee17 3a90 	vmov	r3, s15
 800b868:	4013      	ands	r3, r2
 800b86a:	ee07 3a90 	vmov	s15, r3
 800b86e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800b872:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800b876:	eee5 7ac5 	vfms.f32	s15, s11, s10
 800b87a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b87e:	e70e      	b.n	800b69e <__ieee754_powf+0x1be>
 800b880:	2401      	movs	r4, #1
 800b882:	e75c      	b.n	800b73e <__ieee754_powf+0x25e>
 800b884:	0800c019 	.word	0x0800c019
 800b888:	00000000 	.word	0x00000000
 800b88c:	3f7ffff7 	.word	0x3f7ffff7
 800b890:	7149f2ca 	.word	0x7149f2ca
 800b894:	3f800007 	.word	0x3f800007
 800b898:	3eaaaaab 	.word	0x3eaaaaab
 800b89c:	3fb8aa00 	.word	0x3fb8aa00
 800b8a0:	3fb8aa3b 	.word	0x3fb8aa3b
 800b8a4:	36eca570 	.word	0x36eca570
 800b8a8:	4b800000 	.word	0x4b800000
 800b8ac:	001cc471 	.word	0x001cc471
 800b8b0:	005db3d6 	.word	0x005db3d6
 800b8b4:	0800c1d0 	.word	0x0800c1d0
 800b8b8:	fffff000 	.word	0xfffff000
 800b8bc:	3e6c3255 	.word	0x3e6c3255
 800b8c0:	3e53f142 	.word	0x3e53f142
 800b8c4:	3e8ba305 	.word	0x3e8ba305
 800b8c8:	3edb6db7 	.word	0x3edb6db7
 800b8cc:	3f19999a 	.word	0x3f19999a
 800b8d0:	3f763800 	.word	0x3f763800
 800b8d4:	3f76384f 	.word	0x3f76384f
 800b8d8:	0800c1e0 	.word	0x0800c1e0
 800b8dc:	369dc3a0 	.word	0x369dc3a0
 800b8e0:	0800c1d8 	.word	0x0800c1d8
 800b8e4:	3338aa3c 	.word	0x3338aa3c
 800b8e8:	f040 8094 	bne.w	800ba14 <__ieee754_powf+0x534>
 800b8ec:	ed1f 6a03 	vldr	s12, [pc, #-12]	; 800b8e4 <__ieee754_powf+0x404>
 800b8f0:	ee76 6ac7 	vsub.f32	s13, s13, s14
 800b8f4:	ee37 6a86 	vadd.f32	s12, s15, s12
 800b8f8:	eeb4 6ae6 	vcmpe.f32	s12, s13
 800b8fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b900:	f73f aef6 	bgt.w	800b6f0 <__ieee754_powf+0x210>
 800b904:	15db      	asrs	r3, r3, #23
 800b906:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 800b90a:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800b90e:	4103      	asrs	r3, r0
 800b910:	4423      	add	r3, r4
 800b912:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800b916:	4948      	ldr	r1, [pc, #288]	; (800ba38 <__ieee754_powf+0x558>)
 800b918:	3a7f      	subs	r2, #127	; 0x7f
 800b91a:	4111      	asrs	r1, r2
 800b91c:	ea23 0101 	bic.w	r1, r3, r1
 800b920:	f3c3 0016 	ubfx	r0, r3, #0, #23
 800b924:	ee06 1a90 	vmov	s13, r1
 800b928:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800b92c:	f1c2 0217 	rsb	r2, r2, #23
 800b930:	4110      	asrs	r0, r2
 800b932:	2c00      	cmp	r4, #0
 800b934:	ee37 7a66 	vsub.f32	s14, s14, s13
 800b938:	bfb8      	it	lt
 800b93a:	4240      	neglt	r0, r0
 800b93c:	ee77 6a27 	vadd.f32	s13, s14, s15
 800b940:	ed9f 6a3e 	vldr	s12, [pc, #248]	; 800ba3c <__ieee754_powf+0x55c>
 800b944:	ee16 3a90 	vmov	r3, s13
 800b948:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800b94c:	f023 030f 	bic.w	r3, r3, #15
 800b950:	ee06 3a90 	vmov	s13, r3
 800b954:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800b958:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b95c:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800ba40 <__ieee754_powf+0x560>
 800b960:	ee26 7a87 	vmul.f32	s14, s13, s14
 800b964:	eea7 7a86 	vfma.f32	s14, s15, s12
 800b968:	eef0 7a47 	vmov.f32	s15, s14
 800b96c:	ed9f 7a35 	vldr	s14, [pc, #212]	; 800ba44 <__ieee754_powf+0x564>
 800b970:	eeb0 0a67 	vmov.f32	s0, s15
 800b974:	eea6 0a87 	vfma.f32	s0, s13, s14
 800b978:	eeb0 6a40 	vmov.f32	s12, s0
 800b97c:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800b980:	ee20 7a00 	vmul.f32	s14, s0, s0
 800b984:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800b988:	eddf 6a2f 	vldr	s13, [pc, #188]	; 800ba48 <__ieee754_powf+0x568>
 800b98c:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 800ba4c <__ieee754_powf+0x56c>
 800b990:	eea7 6a26 	vfma.f32	s12, s14, s13
 800b994:	eddf 6a2e 	vldr	s13, [pc, #184]	; 800ba50 <__ieee754_powf+0x570>
 800b998:	eee7 6a06 	vfma.f32	s13, s14, s12
 800b99c:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 800ba54 <__ieee754_powf+0x574>
 800b9a0:	eea7 6a26 	vfma.f32	s12, s14, s13
 800b9a4:	eddf 6a2c 	vldr	s13, [pc, #176]	; 800ba58 <__ieee754_powf+0x578>
 800b9a8:	eee7 6a06 	vfma.f32	s13, s14, s12
 800b9ac:	eeb0 6a40 	vmov.f32	s12, s0
 800b9b0:	eea7 6a66 	vfms.f32	s12, s14, s13
 800b9b4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800b9b8:	eeb0 7a46 	vmov.f32	s14, s12
 800b9bc:	ee77 6a66 	vsub.f32	s13, s14, s13
 800b9c0:	ee20 6a06 	vmul.f32	s12, s0, s12
 800b9c4:	eee0 7a27 	vfma.f32	s15, s0, s15
 800b9c8:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800b9cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b9d0:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800b9d4:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800b9d8:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800b9dc:	ee10 3a10 	vmov	r3, s0
 800b9e0:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800b9e4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800b9e8:	da1a      	bge.n	800ba20 <__ieee754_powf+0x540>
 800b9ea:	f000 f91f 	bl	800bc2c <scalbnf>
 800b9ee:	ee20 0a08 	vmul.f32	s0, s0, s16
 800b9f2:	e5c7      	b.n	800b584 <__ieee754_powf+0xa4>
 800b9f4:	4a19      	ldr	r2, [pc, #100]	; (800ba5c <__ieee754_powf+0x57c>)
 800b9f6:	4293      	cmp	r3, r2
 800b9f8:	dd02      	ble.n	800ba00 <__ieee754_powf+0x520>
 800b9fa:	eddf 7a19 	vldr	s15, [pc, #100]	; 800ba60 <__ieee754_powf+0x580>
 800b9fe:	e679      	b.n	800b6f4 <__ieee754_powf+0x214>
 800ba00:	d108      	bne.n	800ba14 <__ieee754_powf+0x534>
 800ba02:	ee76 6ac7 	vsub.f32	s13, s13, s14
 800ba06:	eef4 7ae6 	vcmpe.f32	s15, s13
 800ba0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba0e:	f63f af79 	bhi.w	800b904 <__ieee754_powf+0x424>
 800ba12:	e7f2      	b.n	800b9fa <__ieee754_powf+0x51a>
 800ba14:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 800ba18:	f73f af74 	bgt.w	800b904 <__ieee754_powf+0x424>
 800ba1c:	2000      	movs	r0, #0
 800ba1e:	e78d      	b.n	800b93c <__ieee754_powf+0x45c>
 800ba20:	ee00 3a10 	vmov	s0, r3
 800ba24:	e7e3      	b.n	800b9ee <__ieee754_powf+0x50e>
 800ba26:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800ba2a:	e5ab      	b.n	800b584 <__ieee754_powf+0xa4>
 800ba2c:	eeb0 0a68 	vmov.f32	s0, s17
 800ba30:	e5a8      	b.n	800b584 <__ieee754_powf+0xa4>
 800ba32:	eeb0 0a48 	vmov.f32	s0, s16
 800ba36:	e5a5      	b.n	800b584 <__ieee754_powf+0xa4>
 800ba38:	007fffff 	.word	0x007fffff
 800ba3c:	3f317218 	.word	0x3f317218
 800ba40:	35bfbe8c 	.word	0x35bfbe8c
 800ba44:	3f317200 	.word	0x3f317200
 800ba48:	3331bb4c 	.word	0x3331bb4c
 800ba4c:	b5ddea0e 	.word	0xb5ddea0e
 800ba50:	388ab355 	.word	0x388ab355
 800ba54:	bb360b61 	.word	0xbb360b61
 800ba58:	3e2aaaab 	.word	0x3e2aaaab
 800ba5c:	43160000 	.word	0x43160000
 800ba60:	0da24260 	.word	0x0da24260

0800ba64 <__ieee754_sqrtf>:
 800ba64:	ee10 2a10 	vmov	r2, s0
 800ba68:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 800ba6c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800ba70:	b570      	push	{r4, r5, r6, lr}
 800ba72:	d302      	bcc.n	800ba7a <__ieee754_sqrtf+0x16>
 800ba74:	eea0 0a00 	vfma.f32	s0, s0, s0
 800ba78:	bd70      	pop	{r4, r5, r6, pc}
 800ba7a:	b3b1      	cbz	r1, 800baea <__ieee754_sqrtf+0x86>
 800ba7c:	2a00      	cmp	r2, #0
 800ba7e:	da04      	bge.n	800ba8a <__ieee754_sqrtf+0x26>
 800ba80:	ee70 7a40 	vsub.f32	s15, s0, s0
 800ba84:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800ba88:	bd70      	pop	{r4, r5, r6, pc}
 800ba8a:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800ba8e:	ea4f 53e2 	mov.w	r3, r2, asr #23
 800ba92:	d204      	bcs.n	800ba9e <__ieee754_sqrtf+0x3a>
 800ba94:	2100      	movs	r1, #0
 800ba96:	0210      	lsls	r0, r2, #8
 800ba98:	d528      	bpl.n	800baec <__ieee754_sqrtf+0x88>
 800ba9a:	3901      	subs	r1, #1
 800ba9c:	1a5b      	subs	r3, r3, r1
 800ba9e:	3b7f      	subs	r3, #127	; 0x7f
 800baa0:	f3c2 0216 	ubfx	r2, r2, #0, #23
 800baa4:	07d9      	lsls	r1, r3, #31
 800baa6:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800baaa:	bf48      	it	mi
 800baac:	0052      	lslmi	r2, r2, #1
 800baae:	1059      	asrs	r1, r3, #1
 800bab0:	2300      	movs	r3, #0
 800bab2:	0052      	lsls	r2, r2, #1
 800bab4:	2419      	movs	r4, #25
 800bab6:	461e      	mov	r6, r3
 800bab8:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 800babc:	1835      	adds	r5, r6, r0
 800babe:	4295      	cmp	r5, r2
 800bac0:	bfde      	ittt	le
 800bac2:	182e      	addle	r6, r5, r0
 800bac4:	1b52      	suble	r2, r2, r5
 800bac6:	181b      	addle	r3, r3, r0
 800bac8:	3c01      	subs	r4, #1
 800baca:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800bace:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800bad2:	d1f3      	bne.n	800babc <__ieee754_sqrtf+0x58>
 800bad4:	b112      	cbz	r2, 800badc <__ieee754_sqrtf+0x78>
 800bad6:	3301      	adds	r3, #1
 800bad8:	f023 0301 	bic.w	r3, r3, #1
 800badc:	105b      	asrs	r3, r3, #1
 800bade:	f103 537c 	add.w	r3, r3, #1056964608	; 0x3f000000
 800bae2:	eb03 53c1 	add.w	r3, r3, r1, lsl #23
 800bae6:	ee00 3a10 	vmov	s0, r3
 800baea:	bd70      	pop	{r4, r5, r6, pc}
 800baec:	0052      	lsls	r2, r2, #1
 800baee:	3101      	adds	r1, #1
 800baf0:	e7d1      	b.n	800ba96 <__ieee754_sqrtf+0x32>

0800baf2 <matherr>:
 800baf2:	2000      	movs	r0, #0
 800baf4:	4770      	bx	lr
	...

0800baf8 <rint>:
 800baf8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bafa:	ec51 0b10 	vmov	r0, r1, d0
 800bafe:	f3c1 540a 	ubfx	r4, r1, #20, #11
 800bb02:	f2a4 36ff 	subw	r6, r4, #1023	; 0x3ff
 800bb06:	2e13      	cmp	r6, #19
 800bb08:	ee10 7a10 	vmov	r7, s0
 800bb0c:	460b      	mov	r3, r1
 800bb0e:	4602      	mov	r2, r0
 800bb10:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800bb14:	dc58      	bgt.n	800bbc8 <rint+0xd0>
 800bb16:	2e00      	cmp	r6, #0
 800bb18:	da2b      	bge.n	800bb72 <rint+0x7a>
 800bb1a:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800bb1e:	4302      	orrs	r2, r0
 800bb20:	d023      	beq.n	800bb6a <rint+0x72>
 800bb22:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800bb26:	4302      	orrs	r2, r0
 800bb28:	4251      	negs	r1, r2
 800bb2a:	4311      	orrs	r1, r2
 800bb2c:	0b09      	lsrs	r1, r1, #12
 800bb2e:	0c5b      	lsrs	r3, r3, #17
 800bb30:	f401 2100 	and.w	r1, r1, #524288	; 0x80000
 800bb34:	045b      	lsls	r3, r3, #17
 800bb36:	ea41 0703 	orr.w	r7, r1, r3
 800bb3a:	4b31      	ldr	r3, [pc, #196]	; (800bc00 <rint+0x108>)
 800bb3c:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800bb40:	4639      	mov	r1, r7
 800bb42:	e9d3 6700 	ldrd	r6, r7, [r3]
 800bb46:	ee10 0a10 	vmov	r0, s0
 800bb4a:	4632      	mov	r2, r6
 800bb4c:	463b      	mov	r3, r7
 800bb4e:	f7f4 fb9d 	bl	800028c <__adddf3>
 800bb52:	e9cd 0100 	strd	r0, r1, [sp]
 800bb56:	463b      	mov	r3, r7
 800bb58:	4632      	mov	r2, r6
 800bb5a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bb5e:	f7f4 fb93 	bl	8000288 <__aeabi_dsub>
 800bb62:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800bb66:	ea43 71c5 	orr.w	r1, r3, r5, lsl #31
 800bb6a:	ec41 0b10 	vmov	d0, r0, r1
 800bb6e:	b003      	add	sp, #12
 800bb70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bb72:	4c24      	ldr	r4, [pc, #144]	; (800bc04 <rint+0x10c>)
 800bb74:	4134      	asrs	r4, r6
 800bb76:	ea01 0704 	and.w	r7, r1, r4
 800bb7a:	4307      	orrs	r7, r0
 800bb7c:	d0f5      	beq.n	800bb6a <rint+0x72>
 800bb7e:	0861      	lsrs	r1, r4, #1
 800bb80:	ea03 0001 	and.w	r0, r3, r1
 800bb84:	4302      	orrs	r2, r0
 800bb86:	d00b      	beq.n	800bba0 <rint+0xa8>
 800bb88:	ea23 0101 	bic.w	r1, r3, r1
 800bb8c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800bb90:	2e13      	cmp	r6, #19
 800bb92:	fa43 f306 	asr.w	r3, r3, r6
 800bb96:	bf0c      	ite	eq
 800bb98:	f04f 4200 	moveq.w	r2, #2147483648	; 0x80000000
 800bb9c:	2200      	movne	r2, #0
 800bb9e:	430b      	orrs	r3, r1
 800bba0:	4619      	mov	r1, r3
 800bba2:	4b17      	ldr	r3, [pc, #92]	; (800bc00 <rint+0x108>)
 800bba4:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800bba8:	e9d5 4500 	ldrd	r4, r5, [r5]
 800bbac:	4610      	mov	r0, r2
 800bbae:	462b      	mov	r3, r5
 800bbb0:	4622      	mov	r2, r4
 800bbb2:	f7f4 fb6b 	bl	800028c <__adddf3>
 800bbb6:	e9cd 0100 	strd	r0, r1, [sp]
 800bbba:	4622      	mov	r2, r4
 800bbbc:	462b      	mov	r3, r5
 800bbbe:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bbc2:	f7f4 fb61 	bl	8000288 <__aeabi_dsub>
 800bbc6:	e7d0      	b.n	800bb6a <rint+0x72>
 800bbc8:	2e33      	cmp	r6, #51	; 0x33
 800bbca:	dd08      	ble.n	800bbde <rint+0xe6>
 800bbcc:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800bbd0:	d1cb      	bne.n	800bb6a <rint+0x72>
 800bbd2:	ee10 2a10 	vmov	r2, s0
 800bbd6:	460b      	mov	r3, r1
 800bbd8:	f7f4 fb58 	bl	800028c <__adddf3>
 800bbdc:	e7c5      	b.n	800bb6a <rint+0x72>
 800bbde:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 800bbe2:	f04f 34ff 	mov.w	r4, #4294967295
 800bbe6:	40f4      	lsrs	r4, r6
 800bbe8:	4220      	tst	r0, r4
 800bbea:	d0be      	beq.n	800bb6a <rint+0x72>
 800bbec:	0861      	lsrs	r1, r4, #1
 800bbee:	420f      	tst	r7, r1
 800bbf0:	bf1f      	itttt	ne
 800bbf2:	f04f 4280 	movne.w	r2, #1073741824	; 0x40000000
 800bbf6:	ea27 0101 	bicne.w	r1, r7, r1
 800bbfa:	4132      	asrne	r2, r6
 800bbfc:	430a      	orrne	r2, r1
 800bbfe:	e7cf      	b.n	800bba0 <rint+0xa8>
 800bc00:	0800c1e8 	.word	0x0800c1e8
 800bc04:	000fffff 	.word	0x000fffff

0800bc08 <fabsf>:
 800bc08:	ee10 3a10 	vmov	r3, s0
 800bc0c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800bc10:	ee00 3a10 	vmov	s0, r3
 800bc14:	4770      	bx	lr

0800bc16 <finitef>:
 800bc16:	ee10 3a10 	vmov	r3, s0
 800bc1a:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 800bc1e:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 800bc22:	bfac      	ite	ge
 800bc24:	2000      	movge	r0, #0
 800bc26:	2001      	movlt	r0, #1
 800bc28:	4770      	bx	lr
	...

0800bc2c <scalbnf>:
 800bc2c:	b508      	push	{r3, lr}
 800bc2e:	ee10 2a10 	vmov	r2, s0
 800bc32:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 800bc36:	ed2d 8b02 	vpush	{d8}
 800bc3a:	eef0 0a40 	vmov.f32	s1, s0
 800bc3e:	d004      	beq.n	800bc4a <scalbnf+0x1e>
 800bc40:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800bc44:	d306      	bcc.n	800bc54 <scalbnf+0x28>
 800bc46:	ee70 0a00 	vadd.f32	s1, s0, s0
 800bc4a:	ecbd 8b02 	vpop	{d8}
 800bc4e:	eeb0 0a60 	vmov.f32	s0, s1
 800bc52:	bd08      	pop	{r3, pc}
 800bc54:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800bc58:	d21c      	bcs.n	800bc94 <scalbnf+0x68>
 800bc5a:	4b1f      	ldr	r3, [pc, #124]	; (800bcd8 <scalbnf+0xac>)
 800bc5c:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800bcdc <scalbnf+0xb0>
 800bc60:	4298      	cmp	r0, r3
 800bc62:	ee60 0a27 	vmul.f32	s1, s0, s15
 800bc66:	db10      	blt.n	800bc8a <scalbnf+0x5e>
 800bc68:	ee10 2a90 	vmov	r2, s1
 800bc6c:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 800bc70:	3b19      	subs	r3, #25
 800bc72:	4403      	add	r3, r0
 800bc74:	2bfe      	cmp	r3, #254	; 0xfe
 800bc76:	dd0f      	ble.n	800bc98 <scalbnf+0x6c>
 800bc78:	ed9f 8a19 	vldr	s16, [pc, #100]	; 800bce0 <scalbnf+0xb4>
 800bc7c:	eeb0 0a48 	vmov.f32	s0, s16
 800bc80:	f000 f834 	bl	800bcec <copysignf>
 800bc84:	ee60 0a08 	vmul.f32	s1, s0, s16
 800bc88:	e7df      	b.n	800bc4a <scalbnf+0x1e>
 800bc8a:	eddf 7a16 	vldr	s15, [pc, #88]	; 800bce4 <scalbnf+0xb8>
 800bc8e:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800bc92:	e7da      	b.n	800bc4a <scalbnf+0x1e>
 800bc94:	0ddb      	lsrs	r3, r3, #23
 800bc96:	e7ec      	b.n	800bc72 <scalbnf+0x46>
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	dd06      	ble.n	800bcaa <scalbnf+0x7e>
 800bc9c:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800bca0:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800bca4:	ee00 3a90 	vmov	s1, r3
 800bca8:	e7cf      	b.n	800bc4a <scalbnf+0x1e>
 800bcaa:	f113 0f16 	cmn.w	r3, #22
 800bcae:	da06      	bge.n	800bcbe <scalbnf+0x92>
 800bcb0:	f24c 3350 	movw	r3, #50000	; 0xc350
 800bcb4:	4298      	cmp	r0, r3
 800bcb6:	dcdf      	bgt.n	800bc78 <scalbnf+0x4c>
 800bcb8:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 800bce4 <scalbnf+0xb8>
 800bcbc:	e7de      	b.n	800bc7c <scalbnf+0x50>
 800bcbe:	3319      	adds	r3, #25
 800bcc0:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800bcc4:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800bcc8:	eddf 7a07 	vldr	s15, [pc, #28]	; 800bce8 <scalbnf+0xbc>
 800bccc:	ee07 3a10 	vmov	s14, r3
 800bcd0:	ee67 0a27 	vmul.f32	s1, s14, s15
 800bcd4:	e7b9      	b.n	800bc4a <scalbnf+0x1e>
 800bcd6:	bf00      	nop
 800bcd8:	ffff3cb0 	.word	0xffff3cb0
 800bcdc:	4c000000 	.word	0x4c000000
 800bce0:	7149f2ca 	.word	0x7149f2ca
 800bce4:	0da24260 	.word	0x0da24260
 800bce8:	33000000 	.word	0x33000000

0800bcec <copysignf>:
 800bcec:	ee10 3a10 	vmov	r3, s0
 800bcf0:	ee10 2a90 	vmov	r2, s1
 800bcf4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800bcf8:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800bcfc:	4313      	orrs	r3, r2
 800bcfe:	ee00 3a10 	vmov	s0, r3
 800bd02:	4770      	bx	lr

0800bd04 <_init>:
 800bd04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd06:	bf00      	nop
 800bd08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd0a:	bc08      	pop	{r3}
 800bd0c:	469e      	mov	lr, r3
 800bd0e:	4770      	bx	lr

0800bd10 <_fini>:
 800bd10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd12:	bf00      	nop
 800bd14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd16:	bc08      	pop	{r3}
 800bd18:	469e      	mov	lr, r3
 800bd1a:	4770      	bx	lr
