$date
	Thu Jul 31 03:30:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_unsigned_div $end
$var wire 16 ! remainder [15:0] $end
$var wire 16 " quotient [15:0] $end
$var reg 16 # dividend [15:0] $end
$var reg 16 $ divisor [15:0] $end
$scope module uut $end
$var wire 16 % dividend [15:0] $end
$var wire 16 & divisor [15:0] $end
$var reg 16 ' quotient [15:0] $end
$var reg 16 ( remainder [15:0] $end
$var integer 32 ) i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10000 )
b0 (
b1010 '
b1010 &
b1100100 %
b1010 $
b1100100 #
b1010 "
b0 !
$end
#10000
b11 !
b11 (
b10000 )
b1100111 #
b1100111 %
#20000
b110010 !
b110010 (
b1111111111111111 "
b1111111111111111 '
b10000 )
b0 $
b0 &
b110010 #
b110010 %
#30000
b0 !
b0 (
b11000000111001 "
b11000000111001 '
b10000 )
b1 $
b1 &
b11000000111001 #
b11000000111001 %
#40000
b0 "
b0 '
b10000 )
b11000000111001 $
b11000000111001 &
b0 #
b0 %
#50000
b110010 !
b110010 (
b10000 )
b1100100 $
b1100100 &
b110010 #
b110010 %
#60000
b0 !
b0 (
b1 "
b1 '
b10000 )
b1000011100001 $
b1000011100001 &
b1000011100001 #
b1000011100001 %
#70000
b1 !
b1 (
b111111111111111 "
b111111111111111 '
b10000 )
b10 $
b10 &
b1111111111111111 #
b1111111111111111 %
#80000
b0 !
b0 (
b1 "
b1 '
b10000 )
b1111111111111111 $
b1111111111111111 &
#90000
