# 16_Bit_Wallace_Tree
Structural 8-bit Wallace Tree multiplier written in Verilog and tested on Vivado for Zynq-7000. Features full partial-product generation, multi-level compressor tree, final addition stage, and a timing-characterization module. The repo includes STA timing summary, worst-path analysis, resource utilization, XDC constraints, and waveforms.
