static void F_1 ( void * T_1 V_1 )\r\n{\r\nF_2 ( V_2 . V_3 ) ;\r\nreturn;\r\n}\r\nvoid F_3 ( void )\r\n{\r\nT_2 V_4 = V_2 . V_5 ;\r\nif ( ! V_2 . V_5 )\r\nF_4 () ;\r\nV_2 . V_6 = V_7 ;\r\nF_5 ( & V_8 ) ;\r\nif ( ! V_4 )\r\nF_6 () ;\r\n}\r\nT_2 F_7 ( T_3 * V_9 , const T_4 * V_10 )\r\n{\r\nT_2 V_4 = V_2 . V_5 ;\r\nV_2 . V_11 = F_8 ( V_10 , L_1 ) ;\r\nif ( V_2 . V_11 == NULL ) {\r\nF_9 ( V_10 , V_12 , TRUE ) ;\r\nreturn FALSE ;\r\n}\r\nF_10 ( V_9 , V_2 . V_11 ) ;\r\nif ( ferror ( V_2 . V_11 ) ) {\r\nF_11 ( V_10 , V_12 ) ;\r\nfclose ( V_2 . V_11 ) ;\r\nreturn FALSE ;\r\n}\r\nif ( ! V_2 . V_5 )\r\nF_4 () ;\r\nV_2 . V_6 = V_13 ;\r\nV_2 . V_14 = V_9 ;\r\nF_5 ( & V_8 ) ;\r\nV_2 . V_6 = V_7 ;\r\nif ( ! V_4 )\r\nF_6 () ;\r\nif ( ferror ( V_2 . V_11 ) ) {\r\nF_11 ( V_10 , V_12 ) ;\r\nfclose ( V_2 . V_11 ) ;\r\nreturn FALSE ;\r\n}\r\nif ( fclose ( V_2 . V_11 ) == V_15 ) {\r\nF_11 ( V_10 , V_12 ) ;\r\nreturn FALSE ;\r\n}\r\nreturn TRUE ;\r\n}\r\nvoid F_12 ( T_3 * V_16 , T_3 * V_17 )\r\n{\r\nT_2 V_4 = V_2 . V_5 ;\r\nif ( ! V_2 . V_5 )\r\nF_4 () ;\r\nV_2 . V_6 = V_18 ;\r\nV_2 . V_14 = V_16 ;\r\nV_2 . V_19 = V_17 ;\r\nF_5 ( & V_8 ) ;\r\nV_2 . V_6 = V_7 ;\r\nif ( ! V_4 )\r\nF_6 () ;\r\n}\r\nconst T_5 * F_13 ( void )\r\n{\r\nreturn & V_2 ;\r\n}\r\nvoid\r\nF_6 ( void )\r\n{\r\nif ( V_2 . V_5 ) {\r\nF_14 ( & V_2 ) ;\r\nV_2 . V_5 = FALSE ;\r\n}\r\n}\r\nvoid\r\nF_4 ( void )\r\n{\r\nT_6 * V_20 ;\r\nif ( ! V_2 . V_5 ) {\r\nV_20 = F_15 ( L_2 , & V_2 ,\r\nNULL , 0 , V_21 , V_22 ,\r\nF_1 ) ;\r\nif ( V_20 != NULL ) {\r\nF_16 ( V_23 , V_24 ,\r\nL_3 , V_20 -> V_25 ) ;\r\nF_17 ( V_20 , TRUE ) ;\r\nexit ( 1 ) ;\r\n}\r\nV_2 . V_5 = TRUE ;\r\n}\r\n}
