Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 17 01:27:34 2019
| Host         : Danielitoh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line124/nolabel_line36/r_BCD_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line124/nolabel_line36/r_BCD_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line124/nolabel_line36/r_BCD_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line124/nolabel_line36/r_BCD_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line124/nolabel_line36/r_BCD_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line124/nolabel_line36/r_BCD_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line124/nolabel_line36/r_BCD_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line124/nolabel_line36/r_BCD_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line124/nolabel_line36/r_BCD_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line124/nolabel_line36/r_BCD_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line124/nolabel_line36/r_BCD_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line124/nolabel_line36/r_BCD_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line124/nolabel_line36/r_BCD_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line124/nolabel_line36/r_BCD_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/clk_1Hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 37 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.468      -15.480                      3                  210        0.188        0.000                      0                  210        4.500        0.000                       0                   162  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.468      -15.480                      3                  210        0.188        0.000                      0                  210        4.500        0.000                       0                   162  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            3  Failing Endpoints,  Worst Slack       -5.468ns,  Total Violation      -15.480ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.468ns  (required time - arrival time)
  Source:                 nolabel_line116/nolabel_line45/flip1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line116/compra_exitosa_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.462ns  (logic 11.139ns (72.039%)  route 4.323ns (27.961%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=4 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.551     5.072    nolabel_line116/nolabel_line45/flip1/clk_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  nolabel_line116/nolabel_line45/flip1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  nolabel_line116/nolabel_line45/flip1/Q_reg/Q
                         net (fo=37, routed)          0.312     5.840    nolabel_line116/nolabel_line45/flip1/Q_reg_0
    SLICE_X54Y24         LUT2 (Prop_lut2_I0_O)        0.124     5.964 f  nolabel_line116/nolabel_line45/flip1/cant_B[13]_i_3/O
                         net (fo=29, routed)          0.823     6.787    nolabel_line116/nolabel_line46/flip1/prod_A
    SLICE_X57Y21         LUT6 (Prop_lut6_I2_O)        0.124     6.911 f  nolabel_line116/nolabel_line46/flip1/cant_D[13]_i_2/O
                         net (fo=29, routed)          0.918     7.829    nolabel_line116/nolabel_line46/flip1/Q_reg_1
    SLICE_X55Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.953 r  nolabel_line116/nolabel_line46/flip1/cant_D[11]_i_1/O
                         net (fo=2, routed)           0.388     8.341    nolabel_line116/nolabel_line46_n_8
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[11]_P[13])
                                                      3.841    12.182 r  nolabel_line116/costo1/P[13]
                         net (fo=1, routed)           0.438    12.620    nolabel_line116/costo1_n_92
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_C[13]_PCOUT[47])
                                                      2.016    14.636 r  nolabel_line116/costo0/PCOUT[47]
                         net (fo=1, routed)           0.056    14.692    nolabel_line116/costo0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.405 r  nolabel_line116/costo0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.407    nolabel_line116/costo0__0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    17.925 r  nolabel_line116/costo0__1/P[1]
                         net (fo=1, routed)           0.614    18.539    nolabel_line116/costo0__1_n_104
    SLICE_X55Y25         LUT2 (Prop_lut2_I1_O)        0.124    18.663 r  nolabel_line116/dinero_insuficiente_i_7/O
                         net (fo=1, routed)           0.189    18.852    nolabel_line116/dinero_insuficiente_i_7_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.447 r  nolabel_line116/dinero_insuficiente_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.447    nolabel_line116/dinero_insuficiente_reg_i_2_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    19.626 f  nolabel_line116/dinero_insuficiente_reg_i_1/CO[1]
                         net (fo=2, routed)           0.583    20.210    nolabel_line116/nolabel_line45/flip1/compra_exitosa_reg_1[0]
    SLICE_X56Y25         LUT5 (Prop_lut5_I4_O)        0.325    20.535 r  nolabel_line116/nolabel_line45/flip1/compra_exitosa_i_1/O
                         net (fo=2, routed)           0.000    20.535    nolabel_line116/compra_exitosa0
    SLICE_X56Y25         FDRE                                         r  nolabel_line116/compra_exitosa_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.436    14.777    nolabel_line116/clk_IBUF_BUFG
    SLICE_X56Y25         FDRE                                         r  nolabel_line116/compra_exitosa_reg/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X56Y25         FDRE (Setup_fdre_C_D)        0.065    15.067    nolabel_line116/compra_exitosa_reg
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                         -20.535    
  -------------------------------------------------------------------
                         slack                                 -5.468    

Slack (VIOLATED) :        -5.455ns  (required time - arrival time)
  Source:                 nolabel_line116/nolabel_line45/flip1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line116/compra_exitosa_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.462ns  (logic 11.139ns (72.039%)  route 4.323ns (27.961%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=4 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.551     5.072    nolabel_line116/nolabel_line45/flip1/clk_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  nolabel_line116/nolabel_line45/flip1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  nolabel_line116/nolabel_line45/flip1/Q_reg/Q
                         net (fo=37, routed)          0.312     5.840    nolabel_line116/nolabel_line45/flip1/Q_reg_0
    SLICE_X54Y24         LUT2 (Prop_lut2_I0_O)        0.124     5.964 f  nolabel_line116/nolabel_line45/flip1/cant_B[13]_i_3/O
                         net (fo=29, routed)          0.823     6.787    nolabel_line116/nolabel_line46/flip1/prod_A
    SLICE_X57Y21         LUT6 (Prop_lut6_I2_O)        0.124     6.911 f  nolabel_line116/nolabel_line46/flip1/cant_D[13]_i_2/O
                         net (fo=29, routed)          0.918     7.829    nolabel_line116/nolabel_line46/flip1/Q_reg_1
    SLICE_X55Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.953 r  nolabel_line116/nolabel_line46/flip1/cant_D[11]_i_1/O
                         net (fo=2, routed)           0.388     8.341    nolabel_line116/nolabel_line46_n_8
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[11]_P[13])
                                                      3.841    12.182 r  nolabel_line116/costo1/P[13]
                         net (fo=1, routed)           0.438    12.620    nolabel_line116/costo1_n_92
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_C[13]_PCOUT[47])
                                                      2.016    14.636 r  nolabel_line116/costo0/PCOUT[47]
                         net (fo=1, routed)           0.056    14.692    nolabel_line116/costo0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.405 r  nolabel_line116/costo0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.407    nolabel_line116/costo0__0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    17.925 r  nolabel_line116/costo0__1/P[1]
                         net (fo=1, routed)           0.614    18.539    nolabel_line116/costo0__1_n_104
    SLICE_X55Y25         LUT2 (Prop_lut2_I1_O)        0.124    18.663 r  nolabel_line116/dinero_insuficiente_i_7/O
                         net (fo=1, routed)           0.189    18.852    nolabel_line116/dinero_insuficiente_i_7_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.447 r  nolabel_line116/dinero_insuficiente_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.447    nolabel_line116/dinero_insuficiente_reg_i_2_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    19.626 f  nolabel_line116/dinero_insuficiente_reg_i_1/CO[1]
                         net (fo=2, routed)           0.583    20.210    nolabel_line116/nolabel_line45/flip1/compra_exitosa_reg_1[0]
    SLICE_X56Y25         LUT5 (Prop_lut5_I4_O)        0.325    20.535 r  nolabel_line116/nolabel_line45/flip1/compra_exitosa_i_1/O
                         net (fo=2, routed)           0.000    20.535    nolabel_line116/compra_exitosa0
    SLICE_X56Y25         FDRE                                         r  nolabel_line116/compra_exitosa_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.436    14.777    nolabel_line116/clk_IBUF_BUFG
    SLICE_X56Y25         FDRE                                         r  nolabel_line116/compra_exitosa_reg_lopt_replica/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X56Y25         FDRE (Setup_fdre_C_D)        0.078    15.080    nolabel_line116/compra_exitosa_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -20.535    
  -------------------------------------------------------------------
                         slack                                 -5.455    

Slack (VIOLATED) :        -4.558ns  (required time - arrival time)
  Source:                 nolabel_line116/nolabel_line45/flip1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line116/dinero_insuficiente_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.554ns  (logic 10.814ns (74.301%)  route 3.740ns (25.699%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.551     5.072    nolabel_line116/nolabel_line45/flip1/clk_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  nolabel_line116/nolabel_line45/flip1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  nolabel_line116/nolabel_line45/flip1/Q_reg/Q
                         net (fo=37, routed)          0.312     5.840    nolabel_line116/nolabel_line45/flip1/Q_reg_0
    SLICE_X54Y24         LUT2 (Prop_lut2_I0_O)        0.124     5.964 f  nolabel_line116/nolabel_line45/flip1/cant_B[13]_i_3/O
                         net (fo=29, routed)          0.823     6.787    nolabel_line116/nolabel_line46/flip1/prod_A
    SLICE_X57Y21         LUT6 (Prop_lut6_I2_O)        0.124     6.911 f  nolabel_line116/nolabel_line46/flip1/cant_D[13]_i_2/O
                         net (fo=29, routed)          0.918     7.829    nolabel_line116/nolabel_line46/flip1/Q_reg_1
    SLICE_X55Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.953 r  nolabel_line116/nolabel_line46/flip1/cant_D[11]_i_1/O
                         net (fo=2, routed)           0.388     8.341    nolabel_line116/nolabel_line46_n_8
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[11]_P[13])
                                                      3.841    12.182 r  nolabel_line116/costo1/P[13]
                         net (fo=1, routed)           0.438    12.620    nolabel_line116/costo1_n_92
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_C[13]_PCOUT[47])
                                                      2.016    14.636 r  nolabel_line116/costo0/PCOUT[47]
                         net (fo=1, routed)           0.056    14.692    nolabel_line116/costo0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.405 r  nolabel_line116/costo0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.407    nolabel_line116/costo0__0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    17.925 r  nolabel_line116/costo0__1/P[1]
                         net (fo=1, routed)           0.614    18.539    nolabel_line116/costo0__1_n_104
    SLICE_X55Y25         LUT2 (Prop_lut2_I1_O)        0.124    18.663 r  nolabel_line116/dinero_insuficiente_i_7/O
                         net (fo=1, routed)           0.189    18.852    nolabel_line116/dinero_insuficiente_i_7_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.447 r  nolabel_line116/dinero_insuficiente_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.447    nolabel_line116/dinero_insuficiente_reg_i_2_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    19.626 r  nolabel_line116/dinero_insuficiente_reg_i_1/CO[1]
                         net (fo=2, routed)           0.000    19.626    nolabel_line116/dinero_insuficiente_reg_i_1_n_2
    SLICE_X54Y26         FDRE                                         r  nolabel_line116/dinero_insuficiente_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.437    14.778    nolabel_line116/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  nolabel_line116/dinero_insuficiente_reg/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X54Y26         FDRE (Setup_fdre_C_D)        0.066    15.069    nolabel_line116/dinero_insuficiente_reg
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -19.626    
  -------------------------------------------------------------------
                         slack                                 -4.558    

Slack (MET) :             2.656ns  (required time - arrival time)
  Source:                 nolabel_line116/nolabel_line45/flip2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line116/stock_insuficiente_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.212ns  (logic 1.643ns (22.782%)  route 5.569ns (77.218%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.551     5.072    nolabel_line116/nolabel_line45/flip2/clk_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  nolabel_line116/nolabel_line45/flip2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  nolabel_line116/nolabel_line45/flip2/Q_reg/Q
                         net (fo=36, routed)          1.802     7.330    nolabel_line116/nolabel_line45/flip2/Q_reg_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.454 r  nolabel_line116/nolabel_line45/flip2/compra_exitosa_i_29/O
                         net (fo=15, routed)          1.215     8.669    nolabel_line116/nolabel_line45/flip2/Q_reg_4
    SLICE_X53Y26         LUT6 (Prop_lut6_I3_O)        0.124     8.793 r  nolabel_line116/nolabel_line45/flip2/compra_exitosa_i_17/O
                         net (fo=2, routed)           0.705     9.499    nolabel_line116/nolabel_line45/flip2/compra_exitosa_i_17_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.897 r  nolabel_line116/nolabel_line45/flip2/stock_insuficiente_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.897    nolabel_line116/nolabel_line45/flip2/stock_insuficiente_reg_i_24_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.125 r  nolabel_line116/nolabel_line45/flip2/stock_insuficiente_reg_i_5/CO[2]
                         net (fo=1, routed)           0.993    11.117    nolabel_line116/stock_insuficiente3
    SLICE_X51Y23         LUT4 (Prop_lut4_I3_O)        0.313    11.430 r  nolabel_line116/stock_insuficiente_i_1/O
                         net (fo=2, routed)           0.854    12.284    nolabel_line116/stock_insuficiente0
    SLICE_X50Y25         FDRE                                         r  nolabel_line116/stock_insuficiente_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.435    14.776    nolabel_line116/clk_IBUF_BUFG
    SLICE_X50Y25         FDRE                                         r  nolabel_line116/stock_insuficiente_reg/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X50Y25         FDRE (Setup_fdre_C_D)       -0.061    14.940    nolabel_line116/stock_insuficiente_reg
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -12.284    
  -------------------------------------------------------------------
                         slack                                  2.656    

Slack (MET) :             3.831ns  (required time - arrival time)
  Source:                 nolabel_line124/nolabel_line36/r_Digit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line124/nolabel_line36/r_BCD_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 1.182ns (20.069%)  route 4.708ns (79.931%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.635     5.156    nolabel_line124/nolabel_line36/clk_IBUF_BUFG
    SLICE_X61Y10         FDRE                                         r  nolabel_line124/nolabel_line36/r_Digit_Index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  nolabel_line124/nolabel_line36/r_Digit_Index_reg[0]/Q
                         net (fo=28, routed)          1.084     6.696    nolabel_line124/nolabel_line36/r_Digit_Index_reg_n_0_[0]
    SLICE_X62Y11         LUT6 (Prop_lut6_I2_O)        0.124     6.820 r  nolabel_line124/nolabel_line36/r_BCD[13]_i_3/O
                         net (fo=2, routed)           1.154     7.974    nolabel_line124/nolabel_line36/r_BCD[13]_i_3_n_0
    SLICE_X61Y10         LUT3 (Prop_lut3_I0_O)        0.152     8.126 r  nolabel_line124/nolabel_line36/r_BCD[15]_i_7/O
                         net (fo=3, routed)           0.823     8.949    nolabel_line124/nolabel_line36/r_BCD[15]_i_7_n_0
    SLICE_X60Y11         LUT6 (Prop_lut6_I4_O)        0.326     9.275 r  nolabel_line124/nolabel_line36/r_BCD[15]_i_4/O
                         net (fo=4, routed)           0.817    10.092    nolabel_line124/nolabel_line36/r_BCD[15]_i_4_n_0
    SLICE_X59Y11         LUT6 (Prop_lut6_I1_O)        0.124    10.216 r  nolabel_line124/nolabel_line36/r_BCD[11]_i_1/O
                         net (fo=4, routed)           0.830    11.046    nolabel_line124/nolabel_line36/r_BCD[11]
    SLICE_X62Y11         FDRE                                         r  nolabel_line124/nolabel_line36/r_BCD_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.516    14.857    nolabel_line124/nolabel_line36/clk_IBUF_BUFG
    SLICE_X62Y11         FDRE                                         r  nolabel_line124/nolabel_line36/r_BCD_reg[9]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y11         FDRE (Setup_fdre_C_CE)      -0.205    14.877    nolabel_line124/nolabel_line36/r_BCD_reg[9]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                  3.831    

Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 nolabel_line124/nolabel_line36/r_Digit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line124/nolabel_line36/r_BCD_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 1.182ns (20.787%)  route 4.504ns (79.213%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.635     5.156    nolabel_line124/nolabel_line36/clk_IBUF_BUFG
    SLICE_X61Y10         FDRE                                         r  nolabel_line124/nolabel_line36/r_Digit_Index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  nolabel_line124/nolabel_line36/r_Digit_Index_reg[0]/Q
                         net (fo=28, routed)          1.084     6.696    nolabel_line124/nolabel_line36/r_Digit_Index_reg_n_0_[0]
    SLICE_X62Y11         LUT6 (Prop_lut6_I2_O)        0.124     6.820 r  nolabel_line124/nolabel_line36/r_BCD[13]_i_3/O
                         net (fo=2, routed)           1.154     7.974    nolabel_line124/nolabel_line36/r_BCD[13]_i_3_n_0
    SLICE_X61Y10         LUT3 (Prop_lut3_I0_O)        0.152     8.126 r  nolabel_line124/nolabel_line36/r_BCD[15]_i_7/O
                         net (fo=3, routed)           0.823     8.949    nolabel_line124/nolabel_line36/r_BCD[15]_i_7_n_0
    SLICE_X60Y11         LUT6 (Prop_lut6_I4_O)        0.326     9.275 r  nolabel_line124/nolabel_line36/r_BCD[15]_i_4/O
                         net (fo=4, routed)           0.817    10.092    nolabel_line124/nolabel_line36/r_BCD[15]_i_4_n_0
    SLICE_X59Y11         LUT6 (Prop_lut6_I1_O)        0.124    10.216 r  nolabel_line124/nolabel_line36/r_BCD[11]_i_1/O
                         net (fo=4, routed)           0.626    10.842    nolabel_line124/nolabel_line36/r_BCD[11]
    SLICE_X62Y12         FDRE                                         r  nolabel_line124/nolabel_line36/r_BCD_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.515    14.856    nolabel_line124/nolabel_line36/clk_IBUF_BUFG
    SLICE_X62Y12         FDRE                                         r  nolabel_line124/nolabel_line36/r_BCD_reg[10]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X62Y12         FDRE (Setup_fdre_C_CE)      -0.205    14.876    nolabel_line124/nolabel_line36/r_BCD_reg[10]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -10.842    
  -------------------------------------------------------------------
                         slack                                  4.034    

Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 nolabel_line124/nolabel_line36/r_Digit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line124/nolabel_line36/r_BCD_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 1.182ns (20.787%)  route 4.504ns (79.213%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.635     5.156    nolabel_line124/nolabel_line36/clk_IBUF_BUFG
    SLICE_X61Y10         FDRE                                         r  nolabel_line124/nolabel_line36/r_Digit_Index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  nolabel_line124/nolabel_line36/r_Digit_Index_reg[0]/Q
                         net (fo=28, routed)          1.084     6.696    nolabel_line124/nolabel_line36/r_Digit_Index_reg_n_0_[0]
    SLICE_X62Y11         LUT6 (Prop_lut6_I2_O)        0.124     6.820 r  nolabel_line124/nolabel_line36/r_BCD[13]_i_3/O
                         net (fo=2, routed)           1.154     7.974    nolabel_line124/nolabel_line36/r_BCD[13]_i_3_n_0
    SLICE_X61Y10         LUT3 (Prop_lut3_I0_O)        0.152     8.126 r  nolabel_line124/nolabel_line36/r_BCD[15]_i_7/O
                         net (fo=3, routed)           0.823     8.949    nolabel_line124/nolabel_line36/r_BCD[15]_i_7_n_0
    SLICE_X60Y11         LUT6 (Prop_lut6_I4_O)        0.326     9.275 r  nolabel_line124/nolabel_line36/r_BCD[15]_i_4/O
                         net (fo=4, routed)           0.817    10.092    nolabel_line124/nolabel_line36/r_BCD[15]_i_4_n_0
    SLICE_X59Y11         LUT6 (Prop_lut6_I1_O)        0.124    10.216 r  nolabel_line124/nolabel_line36/r_BCD[11]_i_1/O
                         net (fo=4, routed)           0.626    10.842    nolabel_line124/nolabel_line36/r_BCD[11]
    SLICE_X62Y12         FDRE                                         r  nolabel_line124/nolabel_line36/r_BCD_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.515    14.856    nolabel_line124/nolabel_line36/clk_IBUF_BUFG
    SLICE_X62Y12         FDRE                                         r  nolabel_line124/nolabel_line36/r_BCD_reg[11]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X62Y12         FDRE (Setup_fdre_C_CE)      -0.205    14.876    nolabel_line124/nolabel_line36/r_BCD_reg[11]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -10.842    
  -------------------------------------------------------------------
                         slack                                  4.034    

Slack (MET) :             4.080ns  (required time - arrival time)
  Source:                 nolabel_line124/nolabel_line36/r_Digit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line124/nolabel_line36/r_BCD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.878ns  (logic 1.306ns (22.220%)  route 4.572ns (77.780%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.635     5.156    nolabel_line124/nolabel_line36/clk_IBUF_BUFG
    SLICE_X61Y10         FDRE                                         r  nolabel_line124/nolabel_line36/r_Digit_Index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  nolabel_line124/nolabel_line36/r_Digit_Index_reg[0]/Q
                         net (fo=28, routed)          1.084     6.696    nolabel_line124/nolabel_line36/r_Digit_Index_reg_n_0_[0]
    SLICE_X62Y11         LUT6 (Prop_lut6_I2_O)        0.124     6.820 r  nolabel_line124/nolabel_line36/r_BCD[13]_i_3/O
                         net (fo=2, routed)           1.154     7.974    nolabel_line124/nolabel_line36/r_BCD[13]_i_3_n_0
    SLICE_X61Y10         LUT3 (Prop_lut3_I0_O)        0.152     8.126 r  nolabel_line124/nolabel_line36/r_BCD[15]_i_7/O
                         net (fo=3, routed)           0.688     8.814    nolabel_line124/nolabel_line36/r_BCD[15]_i_7_n_0
    SLICE_X60Y10         LUT2 (Prop_lut2_I1_O)        0.326     9.140 r  nolabel_line124/nolabel_line36/r_BCD[15]_i_9/O
                         net (fo=1, routed)           0.378     9.519    nolabel_line124/nolabel_line36/r_BCD[15]_i_9_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I5_O)        0.124     9.643 r  nolabel_line124/nolabel_line36/r_BCD[15]_i_5/O
                         net (fo=4, routed)           1.267    10.910    nolabel_line124/nolabel_line36/r_BCD[15]_i_5_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I2_O)        0.124    11.034 r  nolabel_line124/nolabel_line36/r_BCD[3]_i_2/O
                         net (fo=1, routed)           0.000    11.034    nolabel_line124/nolabel_line36/r_BCD0_in[3]
    SLICE_X62Y10         FDRE                                         r  nolabel_line124/nolabel_line36/r_BCD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.517    14.858    nolabel_line124/nolabel_line36/clk_IBUF_BUFG
    SLICE_X62Y10         FDRE                                         r  nolabel_line124/nolabel_line36/r_BCD_reg[3]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X62Y10         FDRE (Setup_fdre_C_D)        0.031    15.114    nolabel_line124/nolabel_line36/r_BCD_reg[3]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -11.034    
  -------------------------------------------------------------------
                         slack                                  4.080    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.332ns  (logic 1.138ns (21.342%)  route 4.194ns (78.658%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.631     5.152    nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.518     5.670 f  nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[20]/Q
                         net (fo=2, routed)           0.677     6.348    nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter[20]
    SLICE_X65Y15         LUT4 (Prop_lut4_I3_O)        0.124     6.472 f  nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_8/O
                         net (fo=1, routed)           0.806     7.278    nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_8_n_0
    SLICE_X65Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.402 f  nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_7/O
                         net (fo=1, routed)           0.295     7.697    nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_7_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.821 f  nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_3/O
                         net (fo=1, routed)           0.784     8.605    nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_3_n_0
    SLICE_X65Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.729 f  nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     8.894    nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_2_n_0
    SLICE_X65Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.018 r  nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter[27]_i_1__0/O
                         net (fo=27, routed)          1.467    10.485    nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/clk_1Hz_0
    SLICE_X64Y17         FDRE                                         r  nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.511    14.852    nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[25]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X64Y17         FDRE (Setup_fdre_C_R)       -0.524    14.567    nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                         -10.485    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.332ns  (logic 1.138ns (21.342%)  route 4.194ns (78.658%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.631     5.152    nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.518     5.670 f  nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[20]/Q
                         net (fo=2, routed)           0.677     6.348    nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter[20]
    SLICE_X65Y15         LUT4 (Prop_lut4_I3_O)        0.124     6.472 f  nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_8/O
                         net (fo=1, routed)           0.806     7.278    nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_8_n_0
    SLICE_X65Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.402 f  nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_7/O
                         net (fo=1, routed)           0.295     7.697    nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_7_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.821 f  nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_3/O
                         net (fo=1, routed)           0.784     8.605    nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_3_n_0
    SLICE_X65Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.729 f  nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     8.894    nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter[0]_i_2_n_0
    SLICE_X65Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.018 r  nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter[27]_i_1__0/O
                         net (fo=27, routed)          1.467    10.485    nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/clk_1Hz_0
    SLICE_X64Y17         FDRE                                         r  nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.511    14.852    nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[26]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X64Y17         FDRE (Setup_fdre_C_R)       -0.524    14.567    nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                         -10.485    
  -------------------------------------------------------------------
                         slack                                  4.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 nolabel_line124/nolabel_line36/r_Digit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line124/nolabel_line36/r_BCD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.991%)  route 0.135ns (42.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.592     1.475    nolabel_line124/nolabel_line36/clk_IBUF_BUFG
    SLICE_X61Y10         FDRE                                         r  nolabel_line124/nolabel_line36/r_Digit_Index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  nolabel_line124/nolabel_line36/r_Digit_Index_reg[0]/Q
                         net (fo=28, routed)          0.135     1.751    nolabel_line124/nolabel_line36/r_Digit_Index_reg_n_0_[0]
    SLICE_X60Y10         LUT6 (Prop_lut6_I5_O)        0.045     1.796 r  nolabel_line124/nolabel_line36/r_BCD[0]_i_1/O
                         net (fo=1, routed)           0.000     1.796    nolabel_line124/nolabel_line36/r_BCD0_in[0]
    SLICE_X60Y10         FDRE                                         r  nolabel_line124/nolabel_line36/r_BCD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.862     1.989    nolabel_line124/nolabel_line36/clk_IBUF_BUFG
    SLICE_X60Y10         FDRE                                         r  nolabel_line124/nolabel_line36/r_BCD_reg[0]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X60Y10         FDRE (Hold_fdre_C_D)         0.120     1.608    nolabel_line124/nolabel_line36/r_BCD_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 nolabel_line124/nolabel_line36/r_BCD_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line124/nolabel_line36/r_BCD_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.409%)  route 0.132ns (41.591%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.591     1.474    nolabel_line124/nolabel_line36/clk_IBUF_BUFG
    SLICE_X61Y12         FDRE                                         r  nolabel_line124/nolabel_line36/r_BCD_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  nolabel_line124/nolabel_line36/r_BCD_reg[7]/Q
                         net (fo=5, routed)           0.132     1.748    nolabel_line124/nolabel_line36/BCD[7]
    SLICE_X61Y11         LUT5 (Prop_lut5_I2_O)        0.045     1.793 r  nolabel_line124/nolabel_line36/r_BCD[8]_i_1/O
                         net (fo=1, routed)           0.000     1.793    nolabel_line124/nolabel_line36/r_BCD0_in[8]
    SLICE_X61Y11         FDRE                                         r  nolabel_line124/nolabel_line36/r_BCD_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.862     1.989    nolabel_line124/nolabel_line36/clk_IBUF_BUFG
    SLICE_X61Y11         FDRE                                         r  nolabel_line124/nolabel_line36/r_BCD_reg[8]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X61Y11         FDRE (Hold_fdre_C_D)         0.091     1.582    nolabel_line124/nolabel_line36/r_BCD_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 nolabel_line116/nolabel_line47/flip1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line116/nolabel_line47/flip2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.178%)  route 0.152ns (51.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.556     1.439    nolabel_line116/nolabel_line47/flip1/clk_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  nolabel_line116/nolabel_line47/flip1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  nolabel_line116/nolabel_line47/flip1/Q_reg/Q
                         net (fo=4, routed)           0.152     1.732    nolabel_line116/nolabel_line47/flip2/cable1
    SLICE_X57Y23         FDRE                                         r  nolabel_line116/nolabel_line47/flip2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.822     1.949    nolabel_line116/nolabel_line47/flip2/clk_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  nolabel_line116/nolabel_line47/flip2/Q_reg/C
                         clock pessimism             -0.510     1.439    
    SLICE_X57Y23         FDRE (Hold_fdre_C_D)         0.066     1.505    nolabel_line116/nolabel_line47/flip2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 nolabel_line116/nolabel_line44/flip1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line116/nolabel_line44/flip2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.170%)  route 0.139ns (45.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.555     1.438    nolabel_line116/nolabel_line44/flip1/clk_IBUF_BUFG
    SLICE_X56Y24         FDRE                                         r  nolabel_line116/nolabel_line44/flip1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  nolabel_line116/nolabel_line44/flip1/Q_reg/Q
                         net (fo=3, routed)           0.139     1.741    nolabel_line116/nolabel_line44/flip2/cable1_0
    SLICE_X56Y24         FDRE                                         r  nolabel_line116/nolabel_line44/flip2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.821     1.948    nolabel_line116/nolabel_line44/flip2/clk_IBUF_BUFG
    SLICE_X56Y24         FDRE                                         r  nolabel_line116/nolabel_line44/flip2/Q_reg/C
                         clock pessimism             -0.510     1.438    
    SLICE_X56Y24         FDRE (Hold_fdre_C_D)         0.059     1.497    nolabel_line116/nolabel_line44/flip2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 nolabel_line124/nolabel_line36/r_Loop_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line124/nolabel_line36/r_SM_Main_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.227ns (61.947%)  route 0.139ns (38.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.591     1.474    nolabel_line124/nolabel_line36/clk_IBUF_BUFG
    SLICE_X58Y12         FDRE                                         r  nolabel_line124/nolabel_line36/r_Loop_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDRE (Prop_fdre_C_Q)         0.128     1.602 f  nolabel_line124/nolabel_line36/r_Loop_Count_reg[7]/Q
                         net (fo=3, routed)           0.139     1.742    nolabel_line124/nolabel_line36/r_Loop_Count_reg_n_0_[7]
    SLICE_X58Y11         LUT6 (Prop_lut6_I4_O)        0.099     1.841 r  nolabel_line124/nolabel_line36/r_SM_Main[2]_i_1/O
                         net (fo=1, routed)           0.000     1.841    nolabel_line124/nolabel_line36/p_0_in__0[2]
    SLICE_X58Y11         FDRE                                         r  nolabel_line124/nolabel_line36/r_SM_Main_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.862     1.989    nolabel_line124/nolabel_line36/clk_IBUF_BUFG
    SLICE_X58Y11         FDRE                                         r  nolabel_line124/nolabel_line36/r_SM_Main_reg[2]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X58Y11         FDRE (Hold_fdre_C_D)         0.091     1.582    nolabel_line124/nolabel_line36/r_SM_Main_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 nolabel_line124/nolabel_line36/r_Loop_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line124/nolabel_line36/r_Loop_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.770%)  route 0.166ns (47.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.591     1.474    nolabel_line124/nolabel_line36/clk_IBUF_BUFG
    SLICE_X59Y12         FDRE                                         r  nolabel_line124/nolabel_line36/r_Loop_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  nolabel_line124/nolabel_line36/r_Loop_Count_reg[0]/Q
                         net (fo=8, routed)           0.166     1.782    nolabel_line124/nolabel_line36/r_Loop_Count_reg_n_0_[0]
    SLICE_X59Y12         LUT6 (Prop_lut6_I2_O)        0.045     1.827 r  nolabel_line124/nolabel_line36/r_Loop_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.827    nolabel_line124/nolabel_line36/r_Loop_Count[4]
    SLICE_X59Y12         FDRE                                         r  nolabel_line124/nolabel_line36/r_Loop_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.860     1.987    nolabel_line124/nolabel_line36/clk_IBUF_BUFG
    SLICE_X59Y12         FDRE                                         r  nolabel_line124/nolabel_line36/r_Loop_Count_reg[4]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X59Y12         FDRE (Hold_fdre_C_D)         0.092     1.566    nolabel_line124/nolabel_line36/r_Loop_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line124/nolabel_line35/clk_1Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line124/nolabel_line35/clk_1Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.590     1.473    nolabel_line124/nolabel_line35/clk_IBUF_BUFG
    SLICE_X60Y14         FDRE                                         r  nolabel_line124/nolabel_line35/clk_1Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  nolabel_line124/nolabel_line35/clk_1Hz_reg/Q
                         net (fo=6, routed)           0.175     1.812    nolabel_line124/nolabel_line35/clock
    SLICE_X60Y14         LUT3 (Prop_lut3_I2_O)        0.045     1.857 r  nolabel_line124/nolabel_line35/clk_1Hz_i_1/O
                         net (fo=1, routed)           0.000     1.857    nolabel_line124/nolabel_line35/clk_1Hz_i_1_n_0
    SLICE_X60Y14         FDRE                                         r  nolabel_line124/nolabel_line35/clk_1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.859     1.986    nolabel_line124/nolabel_line35/clk_IBUF_BUFG
    SLICE_X60Y14         FDRE                                         r  nolabel_line124/nolabel_line35/clk_1Hz_reg/C
                         clock pessimism             -0.513     1.473    
    SLICE_X60Y14         FDRE (Hold_fdre_C_D)         0.120     1.593    nolabel_line124/nolabel_line35/clk_1Hz_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.591     1.474    nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.764    nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter[11]
    SLICE_X64Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.874    nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter0_carry__1_n_5
    SLICE_X64Y13         FDRE                                         r  nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.861     1.988    nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[11]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X64Y13         FDRE (Hold_fdre_C_D)         0.134     1.608    nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.590     1.473    nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X64Y16         FDRE                                         r  nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[23]/Q
                         net (fo=2, routed)           0.125     1.763    nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter[23]
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.873 r  nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.873    nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter0_carry__4_n_5
    SLICE_X64Y16         FDRE                                         r  nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.859     1.986    nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X64Y16         FDRE                                         r  nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[23]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X64Y16         FDRE (Hold_fdre_C_D)         0.134     1.607    nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.591     1.474    nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[19]/Q
                         net (fo=2, routed)           0.125     1.764    nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter[19]
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.874    nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter0_carry__3_n_5
    SLICE_X64Y15         FDRE                                         r  nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.860     1.987    nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[19]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X64Y15         FDRE (Hold_fdre_C_D)         0.134     1.608    nolabel_line124/nolabel_line37/nolabel_line22/nolabel_line34/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y17   nolabel_line116/cant_A_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y19   nolabel_line116/cant_A_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y19   nolabel_line116/cant_A_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y20   nolabel_line116/cant_A_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y20   nolabel_line116/cant_A_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y17   nolabel_line116/cant_A_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y17   nolabel_line116/cant_A_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y17   nolabel_line116/cant_A_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y18   nolabel_line116/cant_A_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y25   nolabel_line116/cant_B_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y25   nolabel_line116/cant_B_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y25   nolabel_line116/cant_B_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y24   nolabel_line116/nolabel_line45/flip1/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y25   nolabel_line116/cant_B_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y24   nolabel_line116/cant_C_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y25   nolabel_line116/cant_C_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y24   nolabel_line116/cant_C_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y24   nolabel_line116/nolabel_line45/flip2/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y24   nolabel_line116/cant_C_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y17   nolabel_line116/cant_A_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y19   nolabel_line116/cant_A_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y19   nolabel_line116/cant_A_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y20   nolabel_line116/cant_A_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y20   nolabel_line116/cant_A_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y17   nolabel_line116/cant_A_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y17   nolabel_line116/cant_A_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y17   nolabel_line116/cant_A_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y19   nolabel_line116/cant_A_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y19   nolabel_line116/cant_A_reg[9]/C



