Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue May 23 20:25:39 2023
| Host         : LAPTOP-Shadowstorm running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1878)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4795)
5. checking no_input_delay (6)
6. checking no_output_delay (44)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1878)
---------------------------
 There are 78 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cnt_reg[0]/Q (HIGH)

 There are 1100 register/latch pins with no clock driven by root clock pin: cnt_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_keyboard_segtube/kb/clkcnt_reg[18]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: u_keyboard_segtube/kb/o_enable_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: u_keyboard_segtube/sg/cnt_reg[16]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u_uart0/inst/upg_inst/disp_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u_uart0/inst/upg_inst/disp_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u_uart0/inst/upg_inst/disp_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u_uart0/inst/upg_inst/disp_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u_uart0/inst/upg_inst/disp_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u_uart0/inst/upg_inst/disp_reg[5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u_uart0/inst/upg_inst/disp_reg[6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u_uart0/inst/upg_inst/disp_reg[7]/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: u_uart0/inst/upg_inst/rdStat_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u_uart0/inst/upg_inst/upg_adr_o_reg[14]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u_uart0/inst/upg_inst/upg_done_o_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u_uart0/inst/upg_inst/upg_wen_o_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4795)
---------------------------------------------------
 There are 4795 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (44)
--------------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     94.832        0.000                      0                  301        0.076        0.000                      0                  301        3.000        0.000                       0                   176  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
u_upg_clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clkfbout_upg_clk_wiz      {0.000 10.000}       20.000          50.000          
  upg_clk_o_upg_clk_wiz     {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
u_upg_clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_upg_clk_wiz                                                                                                                                                       17.845        0.000                       0                     3  
  upg_clk_o_upg_clk_wiz          94.832        0.000                      0                  301        0.076        0.000                      0                  301       49.020        0.000                       0                   172  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                                                               
(none)                 clkfbout_upg_clk_wiz                          
(none)                 upg_clk_o_upg_clk_wiz                         
(none)                                        upg_clk_o_upg_clk_wiz  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  u_upg_clk_wiz/inst/clk_in1
  To Clock:  u_upg_clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_upg_clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_upg_clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_upg_clk_wiz
  To Clock:  clkfbout_upg_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_upg_clk_wiz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y7    u_upg_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  upg_clk_o_upg_clk_wiz
  To Clock:  upg_clk_o_upg_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       94.832ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.832ns  (required time - arrival time)
  Source:                 u_uart0/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_o_upg_clk_wiz rise@100.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 1.090ns (22.768%)  route 3.697ns (77.232%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 101.498 - 100.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807     1.807    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.621     1.621    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X53Y90         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.419     2.040 f  u_uart0/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.460     3.500    u_uart0/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X53Y89         LUT2 (Prop_lut2_I1_O)        0.299     3.799 f  u_uart0/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.574     4.374    u_uart0/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X52Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.498 f  u_uart0/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.429     4.927    u_uart0/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X52Y89         LUT3 (Prop_lut3_I0_O)        0.124     5.051 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.637     5.688    u_uart0/inst/upg_inst/uart_wen5_out
    SLICE_X52Y89         LUT6 (Prop_lut6_I3_O)        0.124     5.812 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.597     6.409    u_uart0/inst/upg_inst/s_axi_wdata
    SLICE_X55Y88         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.680   101.680    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.986 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.909    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.498   101.498    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X55Y88         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[3]/C
                         clock pessimism              0.097   101.595    
                         clock uncertainty           -0.149   101.446    
    SLICE_X55Y88         FDRE (Setup_fdre_C_CE)      -0.205   101.241    u_uart0/inst/upg_inst/s_axi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                        101.241    
                         arrival time                          -6.409    
  -------------------------------------------------------------------
                         slack                                 94.832    

Slack (MET) :             94.832ns  (required time - arrival time)
  Source:                 u_uart0/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_o_upg_clk_wiz rise@100.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 1.090ns (22.768%)  route 3.697ns (77.232%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 101.498 - 100.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807     1.807    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.621     1.621    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X53Y90         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.419     2.040 f  u_uart0/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.460     3.500    u_uart0/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X53Y89         LUT2 (Prop_lut2_I1_O)        0.299     3.799 f  u_uart0/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.574     4.374    u_uart0/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X52Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.498 f  u_uart0/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.429     4.927    u_uart0/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X52Y89         LUT3 (Prop_lut3_I0_O)        0.124     5.051 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.637     5.688    u_uart0/inst/upg_inst/uart_wen5_out
    SLICE_X52Y89         LUT6 (Prop_lut6_I3_O)        0.124     5.812 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.597     6.409    u_uart0/inst/upg_inst/s_axi_wdata
    SLICE_X55Y88         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.680   101.680    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.986 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.909    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.498   101.498    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X55Y88         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[6]/C
                         clock pessimism              0.097   101.595    
                         clock uncertainty           -0.149   101.446    
    SLICE_X55Y88         FDRE (Setup_fdre_C_CE)      -0.205   101.241    u_uart0/inst/upg_inst/s_axi_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                        101.241    
                         arrival time                          -6.409    
  -------------------------------------------------------------------
                         slack                                 94.832    

Slack (MET) :             94.839ns  (required time - arrival time)
  Source:                 u_uart0/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_o_upg_clk_wiz rise@100.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 1.090ns (22.802%)  route 3.690ns (77.197%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 101.498 - 100.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807     1.807    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.621     1.621    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X53Y90         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.419     2.040 f  u_uart0/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.460     3.500    u_uart0/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X53Y89         LUT2 (Prop_lut2_I1_O)        0.299     3.799 f  u_uart0/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.574     4.374    u_uart0/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X52Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.498 f  u_uart0/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.429     4.927    u_uart0/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X52Y89         LUT3 (Prop_lut3_I0_O)        0.124     5.051 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.637     5.688    u_uart0/inst/upg_inst/uart_wen5_out
    SLICE_X52Y89         LUT6 (Prop_lut6_I3_O)        0.124     5.812 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.589     6.402    u_uart0/inst/upg_inst/s_axi_wdata
    SLICE_X53Y88         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.680   101.680    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.986 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.909    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.498   101.498    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[5]/C
                         clock pessimism              0.097   101.595    
                         clock uncertainty           -0.149   101.446    
    SLICE_X53Y88         FDRE (Setup_fdre_C_CE)      -0.205   101.241    u_uart0/inst/upg_inst/s_axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                        101.241    
                         arrival time                          -6.402    
  -------------------------------------------------------------------
                         slack                                 94.839    

Slack (MET) :             94.874ns  (required time - arrival time)
  Source:                 u_uart0/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_o_upg_clk_wiz rise@100.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 1.085ns (23.906%)  route 3.454ns (76.094%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 101.499 - 100.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807     1.807    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.621     1.621    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X53Y90         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.419     2.040 f  u_uart0/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.460     3.500    u_uart0/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X53Y89         LUT2 (Prop_lut2_I1_O)        0.299     3.799 f  u_uart0/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.574     4.374    u_uart0/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X52Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.498 f  u_uart0/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.429     4.927    u_uart0/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X52Y89         LUT3 (Prop_lut3_I0_O)        0.124     5.051 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.313     5.364    u_uart0/inst/upg_inst/uart_wen5_out
    SLICE_X52Y89         LUT4 (Prop_lut4_I0_O)        0.119     5.483 r  u_uart0/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.677     6.160    u_uart0/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X55Y90         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.680   101.680    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.986 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.909    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499   101.499    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X55Y90         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism              0.097   101.596    
                         clock uncertainty           -0.149   101.447    
    SLICE_X55Y90         FDCE (Setup_fdce_C_CE)      -0.413   101.034    u_uart0/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                        101.034    
                         arrival time                          -6.160    
  -------------------------------------------------------------------
                         slack                                 94.874    

Slack (MET) :             94.874ns  (required time - arrival time)
  Source:                 u_uart0/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/msg_indx_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_o_upg_clk_wiz rise@100.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 1.085ns (23.906%)  route 3.454ns (76.094%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 101.499 - 100.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807     1.807    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.621     1.621    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X53Y90         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.419     2.040 f  u_uart0/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.460     3.500    u_uart0/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X53Y89         LUT2 (Prop_lut2_I1_O)        0.299     3.799 f  u_uart0/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.574     4.374    u_uart0/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X52Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.498 f  u_uart0/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.429     4.927    u_uart0/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X52Y89         LUT3 (Prop_lut3_I0_O)        0.124     5.051 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.313     5.364    u_uart0/inst/upg_inst/uart_wen5_out
    SLICE_X52Y89         LUT4 (Prop_lut4_I0_O)        0.119     5.483 r  u_uart0/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.677     6.160    u_uart0/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X55Y90         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.680   101.680    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.986 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.909    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499   101.499    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X55Y90         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[5]/C
                         clock pessimism              0.097   101.596    
                         clock uncertainty           -0.149   101.447    
    SLICE_X55Y90         FDCE (Setup_fdce_C_CE)      -0.413   101.034    u_uart0/inst/upg_inst/msg_indx_reg[5]
  -------------------------------------------------------------------
                         required time                        101.034    
                         arrival time                          -6.160    
  -------------------------------------------------------------------
                         slack                                 94.874    

Slack (MET) :             94.918ns  (required time - arrival time)
  Source:                 u_uart0/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_o_upg_clk_wiz rise@100.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        4.703ns  (logic 1.090ns (23.178%)  route 3.613ns (76.822%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 101.499 - 100.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807     1.807    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.621     1.621    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X53Y90         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.419     2.040 f  u_uart0/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.460     3.500    u_uart0/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X53Y89         LUT2 (Prop_lut2_I1_O)        0.299     3.799 f  u_uart0/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.574     4.374    u_uart0/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X52Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.498 f  u_uart0/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.429     4.927    u_uart0/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X52Y89         LUT3 (Prop_lut3_I0_O)        0.124     5.051 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.637     5.688    u_uart0/inst/upg_inst/uart_wen5_out
    SLICE_X52Y89         LUT6 (Prop_lut6_I3_O)        0.124     5.812 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.512     6.324    u_uart0/inst/upg_inst/s_axi_wdata
    SLICE_X55Y89         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.680   101.680    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.986 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.909    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499   101.499    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X55Y89         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[2]/C
                         clock pessimism              0.097   101.596    
                         clock uncertainty           -0.149   101.447    
    SLICE_X55Y89         FDRE (Setup_fdre_C_CE)      -0.205   101.242    u_uart0/inst/upg_inst/s_axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                        101.242    
                         arrival time                          -6.324    
  -------------------------------------------------------------------
                         slack                                 94.918    

Slack (MET) :             94.980ns  (required time - arrival time)
  Source:                 u_uart0/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_o_upg_clk_wiz rise@100.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        4.640ns  (logic 1.090ns (23.490%)  route 3.550ns (76.510%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 101.499 - 100.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807     1.807    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.621     1.621    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X53Y90         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.419     2.040 f  u_uart0/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.460     3.500    u_uart0/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X53Y89         LUT2 (Prop_lut2_I1_O)        0.299     3.799 f  u_uart0/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.574     4.374    u_uart0/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X52Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.498 f  u_uart0/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.429     4.927    u_uart0/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X52Y89         LUT3 (Prop_lut3_I0_O)        0.124     5.051 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.637     5.688    u_uart0/inst/upg_inst/uart_wen5_out
    SLICE_X52Y89         LUT6 (Prop_lut6_I3_O)        0.124     5.812 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.450     6.262    u_uart0/inst/upg_inst/s_axi_wdata
    SLICE_X53Y89         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.680   101.680    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.986 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.909    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499   101.499    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X53Y89         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[0]/C
                         clock pessimism              0.097   101.596    
                         clock uncertainty           -0.149   101.447    
    SLICE_X53Y89         FDRE (Setup_fdre_C_CE)      -0.205   101.242    u_uart0/inst/upg_inst/s_axi_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                        101.242    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                 94.980    

Slack (MET) :             94.980ns  (required time - arrival time)
  Source:                 u_uart0/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_o_upg_clk_wiz rise@100.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        4.640ns  (logic 1.090ns (23.490%)  route 3.550ns (76.510%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 101.499 - 100.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807     1.807    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.621     1.621    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X53Y90         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.419     2.040 f  u_uart0/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.460     3.500    u_uart0/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X53Y89         LUT2 (Prop_lut2_I1_O)        0.299     3.799 f  u_uart0/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.574     4.374    u_uart0/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X52Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.498 f  u_uart0/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.429     4.927    u_uart0/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X52Y89         LUT3 (Prop_lut3_I0_O)        0.124     5.051 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.637     5.688    u_uart0/inst/upg_inst/uart_wen5_out
    SLICE_X52Y89         LUT6 (Prop_lut6_I3_O)        0.124     5.812 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.450     6.262    u_uart0/inst/upg_inst/s_axi_wdata
    SLICE_X53Y89         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.680   101.680    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.986 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.909    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499   101.499    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X53Y89         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[4]/C
                         clock pessimism              0.097   101.596    
                         clock uncertainty           -0.149   101.447    
    SLICE_X53Y89         FDRE (Setup_fdre_C_CE)      -0.205   101.242    u_uart0/inst/upg_inst/s_axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                        101.242    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                 94.980    

Slack (MET) :             95.099ns  (required time - arrival time)
  Source:                 u_uart0/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/msg_indx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_o_upg_clk_wiz rise@100.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 1.085ns (24.947%)  route 3.264ns (75.053%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 101.499 - 100.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807     1.807    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.621     1.621    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X53Y90         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.419     2.040 f  u_uart0/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.460     3.500    u_uart0/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X53Y89         LUT2 (Prop_lut2_I1_O)        0.299     3.799 f  u_uart0/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.574     4.374    u_uart0/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X52Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.498 f  u_uart0/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.429     4.927    u_uart0/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X52Y89         LUT3 (Prop_lut3_I0_O)        0.124     5.051 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.313     5.364    u_uart0/inst/upg_inst/uart_wen5_out
    SLICE_X52Y89         LUT4 (Prop_lut4_I0_O)        0.119     5.483 r  u_uart0/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.488     5.971    u_uart0/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X54Y90         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.680   101.680    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.986 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.909    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499   101.499    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X54Y90         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[0]/C
                         clock pessimism              0.097   101.596    
                         clock uncertainty           -0.149   101.447    
    SLICE_X54Y90         FDCE (Setup_fdce_C_CE)      -0.377   101.070    u_uart0/inst/upg_inst/msg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                        101.070    
                         arrival time                          -5.971    
  -------------------------------------------------------------------
                         slack                                 95.099    

Slack (MET) :             95.099ns  (required time - arrival time)
  Source:                 u_uart0/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_o_upg_clk_wiz rise@100.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 1.085ns (24.947%)  route 3.264ns (75.053%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 101.499 - 100.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807     1.807    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.621     1.621    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X53Y90         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.419     2.040 f  u_uart0/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.460     3.500    u_uart0/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X53Y89         LUT2 (Prop_lut2_I1_O)        0.299     3.799 f  u_uart0/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.574     4.374    u_uart0/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X52Y90         LUT6 (Prop_lut6_I5_O)        0.124     4.498 f  u_uart0/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.429     4.927    u_uart0/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X52Y89         LUT3 (Prop_lut3_I0_O)        0.124     5.051 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.313     5.364    u_uart0/inst/upg_inst/uart_wen5_out
    SLICE_X52Y89         LUT4 (Prop_lut4_I0_O)        0.119     5.483 r  u_uart0/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.488     5.971    u_uart0/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X54Y90         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.680   101.680    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.986 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.909    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499   101.499    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X54Y90         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism              0.097   101.596    
                         clock uncertainty           -0.149   101.447    
    SLICE_X54Y90         FDCE (Setup_fdce_C_CE)      -0.377   101.070    u_uart0/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                        101.070    
                         arrival time                          -5.971    
  -------------------------------------------------------------------
                         slack                                 95.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_o_upg_clk_wiz rise@0.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.463%)  route 0.133ns (48.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.560     0.560    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X47Y84         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.133     0.834    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X46Y85         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.896     0.896    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830     0.830    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X46Y85         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.255     0.575    
    SLICE_X46Y85         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.758    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable_reg/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_reg/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_o_upg_clk_wiz rise@0.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.840%)  route 0.248ns (57.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559     0.559    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X51Y85         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable_reg/Q
                         net (fo=7, routed)           0.248     0.948    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable_reg_n_0
    SLICE_X52Y86         LUT4 (Prop_lut4_I1_O)        0.045     0.993 r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_i_1/O
                         net (fo=1, routed)           0.000     0.993    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits0
    SLICE_X52Y86         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.896     0.896    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.827     0.827    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X52Y86         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_reg/C
                         clock pessimism             -0.005     0.822    
    SLICE_X52Y86         FDRE (Hold_fdre_C_D)         0.092     0.914    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_reg
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 u_uart0/inst/upg_inst/s_axi_wdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/D
                            (rising edge-triggered cell FDSE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_o_upg_clk_wiz rise@0.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.187ns (38.562%)  route 0.298ns (61.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.560     0.560    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X53Y89         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  u_uart0/inst/upg_inst/s_axi_wdata_reg[0]/Q
                         net (fo=2, routed)           0.298     0.999    u_uart0/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X51Y87         LUT3 (Prop_lut3_I2_O)        0.046     1.045 r  u_uart0/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reset_TX_FIFO_i_1/O
                         net (fo=1, routed)           0.000     1.045    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO
    SLICE_X51Y87         FDSE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.896     0.896    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.829     0.829    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X51Y87         FDSE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/C
                         clock pessimism             -0.005     0.824    
    SLICE_X51Y87         FDSE (Hold_fdse_C_D)         0.107     0.931    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_o_upg_clk_wiz rise@0.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.560     0.560    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y82         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     0.766    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X44Y82         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.896     0.896    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.828     0.828    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y82         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.268     0.560    
    SLICE_X44Y82         FDRE (Hold_fdre_C_D)         0.075     0.635    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.766    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_uart0/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/uart_rdat_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_o_upg_clk_wiz rise@0.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.560     0.560    u_uart0/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y86         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  u_uart0/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/Q
                         net (fo=1, routed)           0.051     0.752    u_uart0/inst/upg_inst/s_axi_rdata[2]
    SLICE_X49Y86         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.896     0.896    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830     0.830    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X49Y86         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[2]/C
                         clock pessimism             -0.257     0.573    
    SLICE_X49Y86         FDRE (Hold_fdre_C_D)         0.047     0.620    u_uart0/inst/upg_inst/uart_rdat_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.620    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_o_upg_clk_wiz rise@0.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.152%)  route 0.079ns (29.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.560     0.560    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X47Y86         FDSE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDSE (Prop_fdse_C_Q)         0.141     0.701 r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/Q
                         net (fo=14, routed)          0.079     0.780    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Q[0]
    SLICE_X46Y86         LUT6 (Prop_lut6_I0_O)        0.045     0.825 r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[3]_i_1/O
                         net (fo=1, routed)           0.000     0.825    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/addr_i_p1[3]
    SLICE_X46Y86         FDSE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.896     0.896    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830     0.830    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X46Y86         FDSE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/C
                         clock pessimism             -0.257     0.573    
    SLICE_X46Y86         FDSE (Hold_fdse_C_D)         0.120     0.693    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_o_upg_clk_wiz rise@0.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.233%)  route 0.134ns (48.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.560     0.560    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X47Y84         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.134     0.835    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X46Y85         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.896     0.896    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830     0.830    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X46Y85         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism             -0.255     0.575    
    SLICE_X46Y85         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.692    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_o_upg_clk_wiz rise@0.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.271%)  route 0.134ns (48.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.560     0.560    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X47Y84         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.134     0.835    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X46Y85         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.896     0.896    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830     0.830    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X46Y85         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism             -0.255     0.575    
    SLICE_X46Y85         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.690    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_o_upg_clk_wiz rise@0.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.584%)  route 0.127ns (47.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559     0.559    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X47Y83         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/Q
                         net (fo=3, routed)           0.127     0.827    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[0]
    SLICE_X46Y85         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.896     0.896    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830     0.830    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X46Y85         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
                         clock pessimism             -0.255     0.575    
    SLICE_X46Y85         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.677    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_uart0/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/uart_rdat_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_o_upg_clk_wiz rise@0.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561     0.561    u_uart0/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y87         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  u_uart0/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/Q
                         net (fo=1, routed)           0.099     0.801    u_uart0/inst/upg_inst/s_axi_rdata[4]
    SLICE_X49Y86         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.896     0.896    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830     0.830    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X49Y86         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[4]/C
                         clock pessimism             -0.255     0.575    
    SLICE_X49Y86         FDRE (Hold_fdre_C_D)         0.075     0.650    u_uart0/inst/upg_inst/uart_rdat_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         upg_clk_o_upg_clk_wiz
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X48Y87     u_uart0/inst/upg_inst/RCS_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X48Y87     u_uart0/inst/upg_inst/RCS_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X47Y88     u_uart0/inst/upg_inst/RCS_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X51Y89     u_uart0/inst/upg_inst/WCS_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X51Y89     u_uart0/inst/upg_inst/WCS_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X51Y88     u_uart0/inst/upg_inst/WCS_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X51Y89     u_uart0/inst/upg_inst/initFlag_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X54Y90     u_uart0/inst/upg_inst/msg_indx_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y84     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y84     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y85     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y85     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y85     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y85     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y85     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y85     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y85     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y85     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y84     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y84     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y85     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y85     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y85     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y85     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y85     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y85     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y85     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y85     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          4794 Endpoints
Min Delay          4794 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_Register/registers_reg[2][10]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.687ns  (logic 1.479ns (12.652%)  route 10.208ns (87.348%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  rst_IBUF_inst/O
                         net (fo=1392, routed)       10.208    11.687    u_Register/rst_IBUF
    SLICE_X66Y71         FDSE                                         r  u_Register/registers_reg[2][10]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_Register/registers_reg[2][11]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.687ns  (logic 1.479ns (12.652%)  route 10.208ns (87.348%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  rst_IBUF_inst/O
                         net (fo=1392, routed)       10.208    11.687    u_Register/rst_IBUF
    SLICE_X66Y71         FDSE                                         r  u_Register/registers_reg[2][11]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_Register/registers_reg[2][13]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.687ns  (logic 1.479ns (12.652%)  route 10.208ns (87.348%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  rst_IBUF_inst/O
                         net (fo=1392, routed)       10.208    11.687    u_Register/rst_IBUF
    SLICE_X66Y71         FDSE                                         r  u_Register/registers_reg[2][13]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_Register/registers_reg[2][16]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.687ns  (logic 1.479ns (12.652%)  route 10.208ns (87.348%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  rst_IBUF_inst/O
                         net (fo=1392, routed)       10.208    11.687    u_Register/rst_IBUF
    SLICE_X66Y71         FDRE                                         r  u_Register/registers_reg[2][16]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_Register/registers_reg[2][7]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.687ns  (logic 1.479ns (12.652%)  route 10.208ns (87.348%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  rst_IBUF_inst/O
                         net (fo=1392, routed)       10.208    11.687    u_Register/rst_IBUF
    SLICE_X66Y71         FDSE                                         r  u_Register/registers_reg[2][7]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_Register/registers_reg[2][8]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.687ns  (logic 1.479ns (12.652%)  route 10.208ns (87.348%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  rst_IBUF_inst/O
                         net (fo=1392, routed)       10.208    11.687    u_Register/rst_IBUF
    SLICE_X66Y71         FDSE                                         r  u_Register/registers_reg[2][8]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_Register/registers_reg[9][8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.687ns  (logic 1.479ns (12.652%)  route 10.208ns (87.348%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  rst_IBUF_inst/O
                         net (fo=1392, routed)       10.208    11.687    u_Register/rst_IBUF
    SLICE_X67Y71         FDRE                                         r  u_Register/registers_reg[9][8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dma/write_data_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.668ns  (logic 1.215ns (10.413%)  route 10.453ns (89.587%))
  Logic Levels:           5  (FDRE=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE                         0.000     0.000 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=12, routed)          2.736     3.192    u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y68          LUT6 (Prop_lut6_I3_O)        0.124     3.316 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=256, routed)         6.770    10.086    u_Register/douta[0]
    SLICE_X71Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.210 r  u_Register/write_data[28]_i_10/O
                         net (fo=1, routed)           0.000    10.210    u_Register/write_data[28]_i_10_n_0
    SLICE_X71Y84         MUXF7 (Prop_muxf7_I0_O)      0.212    10.422 r  u_Register/write_data_reg[28]_i_4/O
                         net (fo=1, routed)           0.947    11.369    u_Register/write_data_reg[28]_i_4_n_0
    SLICE_X68Y86         LUT6 (Prop_lut6_I3_O)        0.299    11.668 r  u_Register/write_data[28]_i_1/O
                         net (fo=1, routed)           0.000    11.668    dma/reg_data2[4]
    SLICE_X68Y86         FDRE                                         r  dma/write_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dma/write_data_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.558ns  (logic 1.215ns (10.512%)  route 10.343ns (89.488%))
  Logic Levels:           5  (FDRE=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE                         0.000     0.000 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=12, routed)          2.736     3.192    u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y68          LUT6 (Prop_lut6_I3_O)        0.124     3.316 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=256, routed)         6.439     9.755    u_Register/douta[0]
    SLICE_X70Y83         LUT6 (Prop_lut6_I4_O)        0.124     9.879 r  u_Register/write_data[27]_i_11/O
                         net (fo=1, routed)           0.000     9.879    u_Register/write_data[27]_i_11_n_0
    SLICE_X70Y83         MUXF7 (Prop_muxf7_I1_O)      0.214    10.093 r  u_Register/write_data_reg[27]_i_4/O
                         net (fo=1, routed)           1.169    11.261    u_Register/write_data_reg[27]_i_4_n_0
    SLICE_X68Y86         LUT6 (Prop_lut6_I3_O)        0.297    11.558 r  u_Register/write_data[27]_i_1/O
                         net (fo=1, routed)           0.000    11.558    dma/reg_data2[3]
    SLICE_X68Y86         FDRE                                         r  dma/write_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_Register/registers_reg[14][12]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.520ns  (logic 1.479ns (12.836%)  route 10.042ns (87.164%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  rst_IBUF_inst/O
                         net (fo=1392, routed)       10.042    11.520    u_Register/rst_IBUF
    SLICE_X66Y72         FDRE                                         r  u_Register/registers_reg[14][12]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/dbuf_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/upg_dat_o_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.193ns  (logic 0.128ns (66.390%)  route 0.065ns (33.610%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/dbuf_reg[4]/C
    SLICE_X65Y77         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_uart0/inst/upg_inst/dbuf_reg[4]/Q
                         net (fo=2, routed)           0.065     0.193    u_uart0/inst/upg_inst/dbuf[4]
    SLICE_X64Y77         FDCE                                         r  u_uart0/inst/upg_inst/upg_dat_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/dbuf_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/dbuf_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.128ns (65.396%)  route 0.068ns (34.604%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/dbuf_reg[6]/C
    SLICE_X63Y79         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_uart0/inst/upg_inst/dbuf_reg[6]/Q
                         net (fo=2, routed)           0.068     0.196    u_uart0/inst/upg_inst/dbuf[6]
    SLICE_X63Y79         FDCE                                         r  u_uart0/inst/upg_inst/dbuf_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/dbuf_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/dbuf_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.128ns (65.123%)  route 0.069ns (34.877%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/dbuf_reg[2]/C
    SLICE_X63Y77         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_uart0/inst/upg_inst/dbuf_reg[2]/Q
                         net (fo=2, routed)           0.069     0.197    u_uart0/inst/upg_inst/dbuf[2]
    SLICE_X63Y77         FDCE                                         r  u_uart0/inst/upg_inst/dbuf_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/dbuf_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/dbuf_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/dbuf_reg[13]/C
    SLICE_X65Y77         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_uart0/inst/upg_inst/dbuf_reg[13]/Q
                         net (fo=2, routed)           0.056     0.197    u_uart0/inst/upg_inst/dbuf[13]
    SLICE_X65Y77         FDCE                                         r  u_uart0/inst/upg_inst/dbuf_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/dbuf_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/upg_dat_o_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/dbuf_reg[9]/C
    SLICE_X63Y77         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_uart0/inst/upg_inst/dbuf_reg[9]/Q
                         net (fo=2, routed)           0.075     0.203    u_uart0/inst/upg_inst/dbuf[9]
    SLICE_X62Y77         FDCE                                         r  u_uart0/inst/upg_inst/upg_dat_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/dbuf_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/dbuf_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/dbuf_reg[12]/C
    SLICE_X65Y77         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_uart0/inst/upg_inst/dbuf_reg[12]/Q
                         net (fo=2, routed)           0.068     0.209    u_uart0/inst/upg_inst/dbuf[12]
    SLICE_X65Y77         FDCE                                         r  u_uart0/inst/upg_inst/dbuf_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/byte_num_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/byte_num_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.212ns  (logic 0.128ns (60.293%)  route 0.084ns (39.707%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/byte_num_reg[3]/C
    SLICE_X57Y88         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_uart0/inst/upg_inst/byte_num_reg[3]/Q
                         net (fo=9, routed)           0.084     0.212    u_uart0/inst/upg_inst/hex0[11]
    SLICE_X57Y88         FDCE                                         r  u_uart0/inst/upg_inst/byte_num_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/byte_num_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/byte_num_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.214ns  (logic 0.128ns (59.720%)  route 0.086ns (40.280%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/byte_num_reg[7]/C
    SLICE_X57Y88         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_uart0/inst/upg_inst/byte_num_reg[7]/Q
                         net (fo=9, routed)           0.086     0.214    u_uart0/inst/upg_inst/hex0[15]
    SLICE_X57Y88         FDCE                                         r  u_uart0/inst/upg_inst/byte_num_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/dbuf_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/upg_dat_o_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.234ns  (logic 0.128ns (54.791%)  route 0.106ns (45.209%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/dbuf_reg[20]/C
    SLICE_X65Y77         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_uart0/inst/upg_inst/dbuf_reg[20]/Q
                         net (fo=1, routed)           0.106     0.234    u_uart0/inst/upg_inst/dbuf[20]
    SLICE_X66Y77         FDCE                                         r  u_uart0/inst/upg_inst/upg_dat_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_keyboard_segtube/o_data_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dma/write_data_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE                         0.000     0.000 r  u_keyboard_segtube/o_data_reg[14]/C
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_keyboard_segtube/o_data_reg[14]/Q
                         net (fo=1, routed)           0.056     0.197    u_Register/Q[14]
    SLICE_X60Y75         LUT5 (Prop_lut5_I3_O)        0.045     0.242 r  u_Register/write_data[14]_i_1/O
                         net (fo=1, routed)           0.000     0.242    dma/write_data_reg[23]_0[14]
    SLICE_X60Y75         FDRE                                         r  dma/write_data_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_upg_clk_wiz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_upg_clk_wiz'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_upg_clk_wiz fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807    11.807    u_upg_clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922     7.886 f  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018     9.904    u_upg_clk_wiz/inst/clkfbout_upg_clk_wiz
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    10.000 f  u_upg_clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.807    11.807    u_upg_clk_wiz/inst/clkfbout_buf_upg_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_upg_clk_wiz'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648    -0.026    u_upg_clk_wiz/inst/clkfbout_upg_clk_wiz
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_upg_clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     0.622    u_upg_clk_wiz/inst/clkfbout_buf_upg_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  upg_clk_o_upg_clk_wiz
  To Clock:  

Max Delay          1958 Endpoints
Min Delay          1958 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            upg_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.257ns  (logic 4.051ns (55.827%)  route 3.206ns (44.173%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807     1.807    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.625     1.625    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X51Y85         FDSE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDSE (Prop_fdse_C_Q)         0.456     2.081 r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           3.206     5.287    u_uart0/inst/upg_inst/upg_tx_o_OBUF
    V18                  OBUF (Prop_obuf_I_O)         3.595     8.882 r  u_uart0/inst/upg_inst/upg_tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.882    upg_tx
    V18                                                               r  upg_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.049ns  (logic 0.704ns (9.987%)  route 6.345ns (90.013%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807     1.807    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.621     1.621    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X52Y89         FDCE                                         r  u_uart0/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDCE (Prop_fdce_C_Q)         0.456     2.077 r  u_uart0/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=129, routed)         1.777     3.855    u_PC/upg_done_o
    SLICE_X65Y89         LUT5 (Prop_lut5_I3_O)        0.124     3.979 f  u_PC/im_i_3/O
                         net (fo=8, routed)           1.674     5.653    u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[13]
    SLICE_X64Y65         LUT2 (Prop_lut2_I1_O)        0.124     5.777 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           2.894     8.671    u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    RAMB36_X0Y15         RAMB36E1                                     r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.783ns  (logic 0.580ns (8.551%)  route 6.203ns (91.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807     1.807    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.621     1.621    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X52Y89         FDCE                                         r  u_uart0/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDCE (Prop_fdce_C_Q)         0.456     2.077 r  u_uart0/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=129, routed)         2.110     4.187    u_PC/upg_done_o
    SLICE_X67Y86         LUT5 (Prop_lut5_I3_O)        0.124     4.311 r  u_PC/im_i_10/O
                         net (fo=15, routed)          4.093     8.404    u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X0Y12         RAMB36E1                                     r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.738ns  (logic 0.704ns (10.447%)  route 6.034ns (89.553%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807     1.807    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.621     1.621    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X52Y89         FDCE                                         r  u_uart0/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDCE (Prop_fdce_C_Q)         0.456     2.077 r  u_uart0/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=129, routed)         1.777     3.855    u_PC/upg_done_o
    SLICE_X65Y89         LUT5 (Prop_lut5_I3_O)        0.124     3.979 f  u_PC/im_i_3/O
                         net (fo=8, routed)           2.125     6.104    u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X64Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.228 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           2.132     8.360    u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y13         RAMB36E1                                     r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.658ns  (logic 0.732ns (10.995%)  route 5.926ns (89.005%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807     1.807    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.621     1.621    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X52Y89         FDCE                                         r  u_uart0/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDCE (Prop_fdce_C_Q)         0.456     2.077 r  u_uart0/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=129, routed)         1.777     3.855    u_PC/upg_done_o
    SLICE_X65Y89         LUT5 (Prop_lut5_I3_O)        0.124     3.979 r  u_PC/im_i_3/O
                         net (fo=8, routed)           2.125     6.104    u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X64Y67         LUT2 (Prop_lut2_I0_O)        0.152     6.256 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           2.023     8.279    u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y14         RAMB36E1                                     r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_Register/registers_reg[13][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.591ns  (logic 0.580ns (8.800%)  route 6.011ns (91.200%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807     1.807    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.621     1.621    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X52Y89         FDCE                                         r  u_uart0/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDCE (Prop_fdce_C_Q)         0.456     2.077 r  u_uart0/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=129, routed)         3.038     5.115    dma/myDM/upg_done_o
    SLICE_X64Y74         LUT4 (Prop_lut4_I1_O)        0.124     5.239 r  dma/myDM/registers[2][6]_i_1/O
                         net (fo=32, routed)          2.973     8.212    u_Register/D[6]
    SLICE_X56Y77         FDRE                                         r  u_Register/registers_reg[13][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.585ns  (logic 0.580ns (8.808%)  route 6.005ns (91.192%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807     1.807    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.621     1.621    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X52Y89         FDCE                                         r  u_uart0/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDCE (Prop_fdce_C_Q)         0.456     2.077 r  u_uart0/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=129, routed)         1.971     4.048    u_PC/upg_done_o
    SLICE_X66Y88         LUT5 (Prop_lut5_I3_O)        0.124     4.172 r  u_PC/im_i_12/O
                         net (fo=15, routed)          4.034     8.206    u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y12         RAMB36E1                                     r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.578ns  (logic 0.580ns (8.817%)  route 5.998ns (91.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807     1.807    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.621     1.621    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X52Y89         FDCE                                         r  u_uart0/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDCE (Prop_fdce_C_Q)         0.456     2.077 r  u_uart0/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=129, routed)         2.024     4.101    u_PC/upg_done_o
    SLICE_X66Y86         LUT5 (Prop_lut5_I3_O)        0.124     4.225 r  u_PC/im_i_13/O
                         net (fo=15, routed)          3.974     8.200    u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y12         RAMB36E1                                     r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.445ns  (logic 0.580ns (9.000%)  route 5.865ns (91.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807     1.807    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.621     1.621    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X52Y89         FDCE                                         r  u_uart0/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDCE (Prop_fdce_C_Q)         0.456     2.077 r  u_uart0/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=129, routed)         2.110     4.187    u_PC/upg_done_o
    SLICE_X67Y86         LUT5 (Prop_lut5_I3_O)        0.124     4.311 r  u_PC/im_i_10/O
                         net (fo=15, routed)          3.755     8.066    u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X0Y13         RAMB36E1                                     r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.445ns  (logic 0.580ns (9.000%)  route 5.865ns (91.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.807     1.807    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.621     1.621    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X52Y89         FDCE                                         r  u_uart0/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDCE (Prop_fdce_C_Q)         0.456     2.077 r  u_uart0/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=129, routed)         2.110     4.187    u_PC/upg_done_o
    SLICE_X67Y86         LUT5 (Prop_lut5_I3_O)        0.124     4.311 r  u_PC/im_i_10/O
                         net (fo=15, routed)          3.755     8.066    u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X0Y15         RAMB36E1                                     r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/byte_len_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.128ns (39.651%)  route 0.195ns (60.349%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.560     0.560    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X49Y86         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.128     0.688 r  u_uart0/inst/upg_inst/uart_rdat_reg[6]/Q
                         net (fo=11, routed)          0.195     0.882    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[6]
    SLICE_X52Y85         FDCE                                         r  u_uart0/inst/upg_inst/byte_len_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/byte_len_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.128ns (35.467%)  route 0.233ns (64.533%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.560     0.560    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X49Y86         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.128     0.688 r  u_uart0/inst/upg_inst/uart_rdat_reg[7]/Q
                         net (fo=11, routed)          0.233     0.921    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[7]
    SLICE_X52Y85         FDCE                                         r  u_uart0/inst/upg_inst/byte_len_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/byte_len_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.128ns (35.409%)  route 0.233ns (64.591%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.560     0.560    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X49Y86         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.128     0.688 r  u_uart0/inst/upg_inst/uart_rdat_reg[5]/Q
                         net (fo=11, routed)          0.233     0.921    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[5]
    SLICE_X52Y85         FDCE                                         r  u_uart0/inst/upg_inst/byte_len_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/byte_len_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.141ns (38.269%)  route 0.227ns (61.731%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.560     0.560    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X49Y86         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  u_uart0/inst/upg_inst/uart_rdat_reg[2]/Q
                         net (fo=11, routed)          0.227     0.928    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[2]
    SLICE_X52Y85         FDCE                                         r  u_uart0/inst/upg_inst/byte_len_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/byte_len_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.128ns (32.890%)  route 0.261ns (67.110%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.560     0.560    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X49Y86         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.128     0.688 r  u_uart0/inst/upg_inst/uart_rdat_reg[4]/Q
                         net (fo=8, routed)           0.261     0.949    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[4]
    SLICE_X52Y85         FDCE                                         r  u_uart0/inst/upg_inst/byte_len_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/byte_len_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.141ns (35.172%)  route 0.260ns (64.828%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.560     0.560    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X49Y86         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  u_uart0/inst/upg_inst/uart_rdat_reg[0]/Q
                         net (fo=8, routed)           0.260     0.960    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[0]
    SLICE_X52Y85         FDCE                                         r  u_uart0/inst/upg_inst/byte_len_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/byte_len_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.141ns (32.787%)  route 0.289ns (67.213%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.560     0.560    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X49Y86         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  u_uart0/inst/upg_inst/uart_rdat_reg[1]/Q
                         net (fo=11, routed)          0.289     0.990    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[1]
    SLICE_X52Y85         FDCE                                         r  u_uart0/inst/upg_inst/byte_len_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/byte_len_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.141ns (31.501%)  route 0.307ns (68.499%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.560     0.560    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X49Y86         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  u_uart0/inst/upg_inst/uart_rdat_reg[3]/Q
                         net (fo=11, routed)          0.307     1.007    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[3]
    SLICE_X52Y85         FDCE                                         r  u_uart0/inst/upg_inst/byte_len_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/byte_num_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.141ns (30.885%)  route 0.316ns (69.115%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.560     0.560    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X49Y86         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  u_uart0/inst/upg_inst/uart_rdat_reg[1]/Q
                         net (fo=11, routed)          0.316     1.016    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[1]
    SLICE_X56Y87         FDCE                                         r  u_uart0/inst/upg_inst/byte_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/byte_num_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.496ns  (logic 0.128ns (25.821%)  route 0.368ns (74.179%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.622     0.622    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.560     0.560    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X49Y86         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.128     0.688 r  u_uart0/inst/upg_inst/uart_rdat_reg[6]/Q
                         net (fo=11, routed)          0.368     1.055    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[6]
    SLICE_X57Y88         FDCE                                         r  u_uart0/inst/upg_inst/byte_num_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  upg_clk_o_upg_clk_wiz

Max Delay           153 Endpoints
Min Delay           153 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg/R
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.698ns  (logic 1.479ns (17.000%)  route 7.219ns (83.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  rst_IBUF_inst/O
                         net (fo=1392, routed)        7.219     8.698    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X48Y83         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.680     1.680    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.503     1.503    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X48Y83         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3_reg/R
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.698ns  (logic 1.479ns (17.000%)  route 7.219ns (83.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  rst_IBUF_inst/O
                         net (fo=1392, routed)        7.219     8.698    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X48Y83         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.680     1.680    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.503     1.503    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X48Y83         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_4_reg/R
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.698ns  (logic 1.479ns (17.000%)  route 7.219ns (83.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  rst_IBUF_inst/O
                         net (fo=1392, routed)        7.219     8.698    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X48Y83         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_4_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.680     1.680    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.503     1.503    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X48Y83         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_4_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_5_reg/R
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.698ns  (logic 1.479ns (17.000%)  route 7.219ns (83.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  rst_IBUF_inst/O
                         net (fo=1392, routed)        7.219     8.698    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X48Y83         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_5_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.680     1.680    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.503     1.503    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X48Y83         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_5_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6_reg/R
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.698ns  (logic 1.479ns (17.000%)  route 7.219ns (83.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  rst_IBUF_inst/O
                         net (fo=1392, routed)        7.219     8.698    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X48Y83         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.680     1.680    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.503     1.503    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X48Y83         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/R
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.698ns  (logic 1.479ns (17.000%)  route 7.219ns (83.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  rst_IBUF_inst/O
                         net (fo=1392, routed)        7.219     8.698    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X48Y83         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.680     1.680    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.503     1.503    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X48Y83         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/R
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.694ns  (logic 1.479ns (17.009%)  route 7.215ns (82.991%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  rst_IBUF_inst/O
                         net (fo=1392, routed)        7.215     8.694    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X49Y83         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.680     1.680    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.503     1.503    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X49Y83         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_7_reg/R
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.694ns  (logic 1.479ns (17.009%)  route 7.215ns (82.991%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  rst_IBUF_inst/O
                         net (fo=1392, routed)        7.215     8.694    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X49Y83         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_7_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.680     1.680    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.503     1.503    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X49Y83         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_7_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_8_reg/R
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.694ns  (logic 1.479ns (17.009%)  route 7.215ns (82.991%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  rst_IBUF_inst/O
                         net (fo=1392, routed)        7.215     8.694    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X49Y83         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_8_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.680     1.680    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.503     1.503    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X49Y83         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_8_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_9_reg/R
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.694ns  (logic 1.479ns (17.009%)  route 7.215ns (82.991%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  rst_IBUF_inst/O
                         net (fo=1392, routed)        7.215     8.694    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X49Y83         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_9_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.680     1.680    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.503     1.503    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X49Y83         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_9_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/bn_ascii_reg[50]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.476ns  (logic 0.231ns (48.574%)  route 0.245ns (51.426%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/bn_ascii_reg[50]/C
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_uart0/inst/upg_inst/bn_ascii_reg[50]/Q
                         net (fo=1, routed)           0.139     0.280    u_uart0/inst/upg_inst/bn_ascii_reg_n_0_[50]
    SLICE_X55Y90         LUT6 (Prop_lut6_I3_O)        0.045     0.325 f  u_uart0/inst/upg_inst/s_axi_wdata[2]_i_4/O
                         net (fo=1, routed)           0.105     0.431    u_uart0/inst/upg_inst/s_axi_wdata[2]_i_4_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I3_O)        0.045     0.476 r  u_uart0/inst/upg_inst/s_axi_wdata[2]_i_1/O
                         net (fo=1, routed)           0.000     0.476    u_uart0/inst/upg_inst/s_axi_wdata[2]_i_1_n_0
    SLICE_X55Y89         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.896     0.896    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830     0.830    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X55Y89         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[2]/C

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/bn_ascii_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.575ns  (logic 0.231ns (40.160%)  route 0.344ns (59.840%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/bn_ascii_reg[13]/C
    SLICE_X52Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_uart0/inst/upg_inst/bn_ascii_reg[13]/Q
                         net (fo=2, routed)           0.238     0.379    u_uart0/inst/upg_inst/data6[5]
    SLICE_X53Y88         LUT6 (Prop_lut6_I4_O)        0.045     0.424 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_6/O
                         net (fo=1, routed)           0.106     0.530    u_uart0/inst/upg_inst/s_axi_wdata[4]_i_6_n_0
    SLICE_X53Y89         LUT5 (Prop_lut5_I3_O)        0.045     0.575 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_2/O
                         net (fo=1, routed)           0.000     0.575    u_uart0/inst/upg_inst/s_axi_wdata[4]_i_2_n_0
    SLICE_X53Y89         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.896     0.896    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830     0.830    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X53Y89         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[4]/C

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/bn_ascii_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.231ns (38.321%)  route 0.372ns (61.679%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/bn_ascii_reg[13]/C
    SLICE_X52Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_uart0/inst/upg_inst/bn_ascii_reg[13]/Q
                         net (fo=2, routed)           0.151     0.292    u_uart0/inst/upg_inst/data6[5]
    SLICE_X53Y88         LUT6 (Prop_lut6_I0_O)        0.045     0.337 f  u_uart0/inst/upg_inst/s_axi_wdata[5]_i_3/O
                         net (fo=1, routed)           0.221     0.558    u_uart0/inst/upg_inst/s_axi_wdata[5]_i_3_n_0
    SLICE_X53Y88         LUT5 (Prop_lut5_I2_O)        0.045     0.603 r  u_uart0/inst/upg_inst/s_axi_wdata[5]_i_1/O
                         net (fo=1, routed)           0.000     0.603    u_uart0/inst/upg_inst/s_axi_wdata[5]_i_1_n_0
    SLICE_X53Y88         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.896     0.896    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830     0.830    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[5]/C

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/bn_ascii_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.254ns (39.295%)  route 0.392ns (60.705%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/bn_ascii_reg[0]/C
    SLICE_X54Y87         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_uart0/inst/upg_inst/bn_ascii_reg[0]/Q
                         net (fo=1, routed)           0.201     0.365    u_uart0/inst/upg_inst/bn_ascii_reg_n_0_[0]
    SLICE_X53Y88         LUT6 (Prop_lut6_I2_O)        0.045     0.410 f  u_uart0/inst/upg_inst/s_axi_wdata[0]_i_3/O
                         net (fo=1, routed)           0.191     0.601    u_uart0/inst/upg_inst/s_axi_wdata[0]_i_3_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I3_O)        0.045     0.646 r  u_uart0/inst/upg_inst/s_axi_wdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.646    u_uart0/inst/upg_inst/s_axi_wdata[0]_i_1_n_0
    SLICE_X53Y89         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.896     0.896    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830     0.830    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X53Y89         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[0]/C

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/bn_ascii_reg[51]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.271ns (39.208%)  route 0.420ns (60.792%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/bn_ascii_reg[51]/C
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_uart0/inst/upg_inst/bn_ascii_reg[51]/Q
                         net (fo=1, routed)           0.145     0.273    u_uart0/inst/upg_inst/bn_ascii_reg_n_0_[51]
    SLICE_X55Y89         LUT6 (Prop_lut6_I3_O)        0.098     0.371 f  u_uart0/inst/upg_inst/s_axi_wdata[3]_i_4/O
                         net (fo=1, routed)           0.275     0.646    u_uart0/inst/upg_inst/s_axi_wdata[3]_i_4_n_0
    SLICE_X55Y88         LUT6 (Prop_lut6_I3_O)        0.045     0.691 r  u_uart0/inst/upg_inst/s_axi_wdata[3]_i_1/O
                         net (fo=1, routed)           0.000     0.691    u_uart0/inst/upg_inst/s_axi_wdata[3]_i_1_n_0
    SLICE_X55Y88         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.896     0.896    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830     0.830    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X55Y88         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[3]/C

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/bn_ascii_reg[46]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.271ns (37.812%)  route 0.446ns (62.188%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/bn_ascii_reg[46]/C
    SLICE_X57Y89         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_uart0/inst/upg_inst/bn_ascii_reg[46]/Q
                         net (fo=1, routed)           0.248     0.376    u_uart0/inst/upg_inst/data2[6]
    SLICE_X56Y89         LUT6 (Prop_lut6_I1_O)        0.098     0.474 r  u_uart0/inst/upg_inst/s_axi_wdata[6]_i_5/O
                         net (fo=1, routed)           0.198     0.672    u_uart0/inst/upg_inst/s_axi_wdata[6]_i_5_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I4_O)        0.045     0.717 r  u_uart0/inst/upg_inst/s_axi_wdata[6]_i_2/O
                         net (fo=1, routed)           0.000     0.717    u_uart0/inst/upg_inst/s_axi_wdata[6]_i_2_n_0
    SLICE_X55Y88         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.896     0.896    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830     0.830    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X55Y88         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[6]/C

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/bn_ascii_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.291ns (40.419%)  route 0.429ns (59.581%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/bn_ascii_reg[9]/C
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  u_uart0/inst/upg_inst/bn_ascii_reg[9]/Q
                         net (fo=1, routed)           0.200     0.348    u_uart0/inst/upg_inst/data6[1]
    SLICE_X54Y89         LUT6 (Prop_lut6_I3_O)        0.098     0.446 f  u_uart0/inst/upg_inst/s_axi_wdata[1]_i_3/O
                         net (fo=1, routed)           0.229     0.675    u_uart0/inst/upg_inst/s_axi_wdata[1]_i_3_n_0
    SLICE_X54Y89         LUT6 (Prop_lut6_I3_O)        0.045     0.720 r  u_uart0/inst/upg_inst/s_axi_wdata[1]_i_1/O
                         net (fo=1, routed)           0.000     0.720    u_uart0/inst/upg_inst/s_axi_wdata[1]_i_1_n_0
    SLICE_X54Y89         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.896     0.896    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830     0.830    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X54Y89         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[1]/C

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/rx_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/s_axi_awvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.729ns  (logic 0.231ns (31.708%)  route 0.498ns (68.292%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/rx_done_reg/C
    SLICE_X53Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_uart0/inst/upg_inst/rx_done_reg/Q
                         net (fo=14, routed)          0.310     0.451    u_uart0/inst/upg_inst/rx_done_reg_n_0
    SLICE_X52Y89         LUT3 (Prop_lut3_I2_O)        0.045     0.496 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.188     0.684    u_uart0/inst/upg_inst/uart_wen5_out
    SLICE_X50Y89         LUT5 (Prop_lut5_I1_O)        0.045     0.729 r  u_uart0/inst/upg_inst/s_axi_awvalid_i_1/O
                         net (fo=1, routed)           0.000     0.729    u_uart0/inst/upg_inst/s_axi_awvalid_i_1_n_0
    SLICE_X50Y89         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_awvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.896     0.896    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.831     0.831    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X50Y89         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_awvalid_reg/C

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/rx_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/WCS_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.294ns (40.205%)  route 0.437ns (59.795%))
  Logic Levels:           3  (FDCE=1 LUT5=2)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/rx_done_reg/C
    SLICE_X53Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_uart0/inst/upg_inst/rx_done_reg/Q
                         net (fo=14, routed)          0.310     0.451    u_uart0/inst/upg_inst/rx_done_reg_n_0
    SLICE_X52Y89         LUT5 (Prop_lut5_I3_O)        0.046     0.497 r  u_uart0/inst/upg_inst/s_axi_wstrb[3]_i_1/O
                         net (fo=2, routed)           0.127     0.624    u_uart0/inst/upg_inst/s_axi_wstrb[3]_i_1_n_0
    SLICE_X51Y89         LUT5 (Prop_lut5_I1_O)        0.107     0.731 r  u_uart0/inst/upg_inst/WCS[1]_i_1/O
                         net (fo=1, routed)           0.000     0.731    u_uart0/inst/upg_inst/WCS[1]_i_1_n_0
    SLICE_X51Y89         FDCE                                         r  u_uart0/inst/upg_inst/WCS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.896     0.896    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.831     0.831    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y89         FDCE                                         r  u_uart0/inst/upg_inst/WCS_reg[1]/C

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/rx_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/WCS_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.294ns (40.150%)  route 0.438ns (59.850%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/rx_done_reg/C
    SLICE_X53Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u_uart0/inst/upg_inst/rx_done_reg/Q
                         net (fo=14, routed)          0.310     0.451    u_uart0/inst/upg_inst/rx_done_reg_n_0
    SLICE_X52Y89         LUT5 (Prop_lut5_I3_O)        0.046     0.497 f  u_uart0/inst/upg_inst/s_axi_wstrb[3]_i_1/O
                         net (fo=2, routed)           0.128     0.625    u_uart0/inst/upg_inst/s_axi_wstrb[3]_i_1_n_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I2_O)        0.107     0.732 r  u_uart0/inst/upg_inst/WCS[0]_i_1/O
                         net (fo=1, routed)           0.000     0.732    u_uart0/inst/upg_inst/WCS[0]_i_1_n_0
    SLICE_X51Y89         FDCE                                         r  u_uart0/inst/upg_inst/WCS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.896     0.896    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.831     0.831    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X51Y89         FDCE                                         r  u_uart0/inst/upg_inst/WCS_reg[0]/C





