	component nios2test is
		port (
			clk_clk       : in  std_logic                    := 'X'; -- clk
			gpio_export   : out std_logic_vector(9 downto 0);        -- export
			reset_reset_n : in  std_logic                    := 'X'  -- reset_n
		);
	end component nios2test;

