// Seed: 2220332266
module module_0 (
    input tri0 id_0
);
endmodule
module module_1 #(
    parameter id_3 = 32'd52,
    parameter id_4 = 32'd96
) (
    input wand id_0 id_6,
    input wor id_1,
    input wire id_2,
    input supply0 _id_3,
    input tri0 _id_4
);
  logic [{  1  ,  -1  ,  1  ,  id_4  }  -  1 : (  id_3  )] id_7;
  module_0 modCall_1 (id_6);
  assign modCall_1.id_0 = 0;
  assign id_7 = (id_6);
endmodule
module module_2;
  wand id_1 = -1;
endmodule
macromodule module_3 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire  id_4;
  logic id_5;
  assign id_3 = id_4;
  module_2 modCall_1 ();
endmodule
