# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ParCoGli.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.vhd" \
"../../../../ParCoGli.srcs/sources_1/new/Comp_1.vhd" \
"../../../../ParCoGli.srcs/sources_1/new/Comp_N_Reu.vhd" \
"../../../../ParCoGli.srcs/sources_1/new/Utiles.vhd" \
"../../../../ParCoGli.srcs/sources_1/new/inyector.vhd" \
"../../../../ParCoGli.srcs/sources_1/new/encendedorBuzzy.vhd" \
"../../../../ParCoGli.srcs/sources_1/new/ParCoGli.vhd" \
"../../../../ParCoGli.srcs/sim_1/new/ParCoGli_Test.vhd" \

# Do not sort compile order
nosort
