0.7
2020.2
Apr 18 2022
15:53:03
/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/AESL_axi_master_gmem0.v,1731507522,systemVerilog,,,,AESL_axi_master_gmem0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/AESL_axi_master_gmem1.v,1731507522,systemVerilog,,,,AESL_axi_master_gmem1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/AESL_axi_master_gmem2.v,1731507522,systemVerilog,,,,AESL_axi_master_gmem2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/AESL_axi_slave_control.v,1731507522,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/csv_file_dump.svh,1731507522,verilog,,,,,,,,,,,,
/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/dataflow_monitor.sv,1731507522,systemVerilog,/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/nodf_module_interface.svh;/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/seq_loop_interface.svh;/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/upc_loop_interface.svh,,/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/dump_file_agent.svh;/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/csv_file_dump.svh;/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/sample_agent.svh;/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/loop_sample_agent.svh;/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/sample_manager.svh;/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/nodf_module_interface.svh;/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/nodf_module_monitor.svh;/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/seq_loop_interface.svh;/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/seq_loop_monitor.svh;/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/upc_loop_interface.svh;/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/dump_file_agent.svh,1731507522,verilog,,,,,,,,,,,,
/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/fifo_para.vh,1731507522,verilog,,,,,,,,,,,,
/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/ip/xil_defaultlib/matrix_mul_fadd_32ns_32ns_32_7_full_dsp_1_ip.v,1731507538,systemVerilog,,,,matrix_mul_fadd_32ns_32ns_32_7_full_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/ip/xil_defaultlib/matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1_ip.v,1731507538,systemVerilog,,,,matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/loop_sample_agent.svh,1731507522,verilog,,,,,,,,,,,,
/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul.autotb.v,1731507522,systemVerilog,,,/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/fifo_para.vh,apatb_matrix_mul_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul.v,1731507500,systemVerilog,,,,matrix_mul,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_control_s_axi.v,1731507514,systemVerilog,,,,matrix_mul_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_fadd_32ns_32ns_32_7_full_dsp_1.v,1731507495,systemVerilog,,,,matrix_mul_fadd_32ns_32ns_32_7_full_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_flow_control_loop_pipe_sequential_init.v,1731507514,systemVerilog,,,,matrix_mul_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1.v,1731507495,systemVerilog,,,,matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_gmem0_m_axi.v,1731507495,systemVerilog,,,,matrix_mul_gmem0_m_axi;matrix_mul_gmem0_m_axi_fifo;matrix_mul_gmem0_m_axi_flushManager;matrix_mul_gmem0_m_axi_load;matrix_mul_gmem0_m_axi_mem;matrix_mul_gmem0_m_axi_read;matrix_mul_gmem0_m_axi_reg_slice;matrix_mul_gmem0_m_axi_srl;matrix_mul_gmem0_m_axi_store;matrix_mul_gmem0_m_axi_throttle;matrix_mul_gmem0_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_gmem1_m_axi.v,1731507495,systemVerilog,,,,matrix_mul_gmem1_m_axi;matrix_mul_gmem1_m_axi_fifo;matrix_mul_gmem1_m_axi_flushManager;matrix_mul_gmem1_m_axi_load;matrix_mul_gmem1_m_axi_mem;matrix_mul_gmem1_m_axi_read;matrix_mul_gmem1_m_axi_reg_slice;matrix_mul_gmem1_m_axi_srl;matrix_mul_gmem1_m_axi_store;matrix_mul_gmem1_m_axi_throttle;matrix_mul_gmem1_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_gmem2_m_axi.v,1731507495,systemVerilog,,,,matrix_mul_gmem2_m_axi;matrix_mul_gmem2_m_axi_fifo;matrix_mul_gmem2_m_axi_flushManager;matrix_mul_gmem2_m_axi_load;matrix_mul_gmem2_m_axi_mem;matrix_mul_gmem2_m_axi_read;matrix_mul_gmem2_m_axi_reg_slice;matrix_mul_gmem2_m_axi_srl;matrix_mul_gmem2_m_axi_store;matrix_mul_gmem2_m_axi_throttle;matrix_mul_gmem2_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_local_A_RAM_AUTO_1R1W.v,1731507514,systemVerilog,,,,matrix_mul_local_A_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_local_C_RAM_AUTO_1R1W.v,1731507514,systemVerilog,,,,matrix_mul_local_C_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_matrix_mul_Pipeline_initC_initC_inner.v,1731507494,systemVerilog,,,,matrix_mul_matrix_mul_Pipeline_initC_initC_inner,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_matrix_mul_Pipeline_readA_inner.v,1731507492,systemVerilog,,,,matrix_mul_matrix_mul_Pipeline_readA_inner,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_matrix_mul_Pipeline_readB_inner.v,1731507493,systemVerilog,,,,matrix_mul_matrix_mul_Pipeline_readB_inner,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_matrix_mul_Pipeline_writeC_inner.v,1731507494,systemVerilog,,,,matrix_mul_matrix_mul_Pipeline_writeC_inner,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_mul_32ns_32ns_63_2_1.v,1731507495,systemVerilog,,,,matrix_mul_mul_32ns_32ns_63_2_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_mux_25632_32_1_1.v,1731507514,systemVerilog,,,,matrix_mul_mux_25632_32_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/nodf_module_interface.svh,1731507522,verilog,,,,nodf_module_intf,,,,,,,,
/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/nodf_module_monitor.svh,1731507522,verilog,,,,,,,,,,,,
/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/sample_agent.svh,1731507522,verilog,,,,,,,,,,,,
/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/sample_manager.svh,1731507522,verilog,,,,,,,,,,,,
/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/seq_loop_interface.svh,1731507522,verilog,,,,seq_loop_intf,,,,,,,,
/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/seq_loop_monitor.svh,1731507522,verilog,,,,,,,,,,,,
/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/upc_loop_interface.svh,1731507522,verilog,,,,upc_loop_intf,,,,,,,,
/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/upc_loop_monitor.svh,1731507522,verilog,,,,,,,,,,,,
