// Verilated -*- SystemC -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vsig_topology_top.h for the primary calling header

#include "Vsig_topology_top__pch.h"
#include "Vsig_topology_top__Syms.h"
#include "Vsig_topology_top_sig_node_rx_rspproc_anyvc__pi64.h"

VL_ATTR_COLD void Vsig_topology_top_sig_node_rx_rspproc_anyvc__pi64___eval_initial__TOP__sig_topology_top__cl0_sig_clustertop__inst_cl0_clustercore__sig_node_porttop_rn_p1__node_porttop_rn__DOT__u_node_porttop_rn__sig_node_rxtop_0__sig_node_rx_rspproc_0__sig_node_rx_rspproc_vc0(Vsig_topology_top_sig_node_rx_rspproc_anyvc__pi64* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+                    Vsig_topology_top_sig_node_rx_rspproc_anyvc__pi64___eval_initial__TOP__sig_topology_top__cl0_sig_clustertop__inst_cl0_clustercore__sig_node_porttop_rn_p1__node_porttop_rn__DOT__u_node_porttop_rn__sig_node_rxtop_0__sig_node_rx_rspproc_0__sig_node_rx_rspproc_vc0\n"); );
    Vsig_topology_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    vlSymsp->TOP__sig_topology_top__cl0_sig_clustertop__inst_cl0_clustercore__n1_port_rsp_vc0_tx_hs.__PVT__vld_send = 1U;
    vlSelfRef.__PVT__my_topology_x = 0U;
    vlSelfRef.__PVT__my_topology_y = 0U;
    vlSelfRef.__PVT__tgt_topology_x = 0U;
    vlSelfRef.__PVT__tgt_topology_y = 0U;
    vlSelfRef.__PVT__w_tgt_ucie_bridge_info = 0U;
    vlSelfRef.__PVT__full_credit_fifo = 0U;
    vlSelfRef.__PVT__creditfifo_hasroom = 1U;
}

VL_ATTR_COLD void Vsig_topology_top_sig_node_rx_rspproc_anyvc__pi64___eval_initial__TOP__sig_topology_top__cl0_sig_clustertop__inst_cl0_clustercore__sig_node_porttop_rn_p1__node_porttop_rn__DOT__u_node_porttop_rn__sig_node_rxtop_0__sig_node_rx_rspproc_0__sig_node_rx_rspproc_vc1(Vsig_topology_top_sig_node_rx_rspproc_anyvc__pi64* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+                    Vsig_topology_top_sig_node_rx_rspproc_anyvc__pi64___eval_initial__TOP__sig_topology_top__cl0_sig_clustertop__inst_cl0_clustercore__sig_node_porttop_rn_p1__node_porttop_rn__DOT__u_node_porttop_rn__sig_node_rxtop_0__sig_node_rx_rspproc_0__sig_node_rx_rspproc_vc1\n"); );
    Vsig_topology_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    vlSymsp->TOP__sig_topology_top__cl0_sig_clustertop__inst_cl0_clustercore__n1_port_rsp_vc1_tx_hs.__PVT__vld_send = 1U;
    vlSelfRef.__PVT__my_topology_x = 0U;
    vlSelfRef.__PVT__my_topology_y = 0U;
    vlSelfRef.__PVT__tgt_topology_x = 0U;
    vlSelfRef.__PVT__tgt_topology_y = 0U;
    vlSelfRef.__PVT__w_tgt_ucie_bridge_info = 0U;
    vlSelfRef.__PVT__full_credit_fifo = 0U;
    vlSelfRef.__PVT__creditfifo_hasroom = 1U;
}

VL_ATTR_COLD void Vsig_topology_top_sig_node_rx_rspproc_anyvc__pi64___eval_initial__TOP__sig_topology_top__cl0_sig_clustertop__inst_cl0_clustercore__sig_node_porttop_sn_p3__node_porttop_sn__DOT__u_node_porttop_sn__sig_node_rxtop_0__sig_node_rx_rspproc_0__sig_node_rx_rspproc_vc0(Vsig_topology_top_sig_node_rx_rspproc_anyvc__pi64* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+                    Vsig_topology_top_sig_node_rx_rspproc_anyvc__pi64___eval_initial__TOP__sig_topology_top__cl0_sig_clustertop__inst_cl0_clustercore__sig_node_porttop_sn_p3__node_porttop_sn__DOT__u_node_porttop_sn__sig_node_rxtop_0__sig_node_rx_rspproc_0__sig_node_rx_rspproc_vc0\n"); );
    Vsig_topology_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    vlSymsp->TOP__sig_topology_top__cl0_sig_clustertop__inst_cl0_clustercore__n3_port_rsp_vc0_tx_hs.__PVT__vld_send = 1U;
    vlSelfRef.__PVT__my_topology_x = 0U;
    vlSelfRef.__PVT__my_topology_y = 0U;
    vlSelfRef.__PVT__tgt_topology_x = 0U;
    vlSelfRef.__PVT__tgt_topology_y = 0U;
    vlSelfRef.__PVT__w_tgt_ucie_bridge_info = 0U;
    vlSelfRef.__PVT__full_credit_fifo = 0U;
    vlSelfRef.__PVT__creditfifo_hasroom = 1U;
}

VL_ATTR_COLD void Vsig_topology_top_sig_node_rx_rspproc_anyvc__pi64___eval_initial__TOP__sig_topology_top__cl0_sig_clustertop__inst_cl0_clustercore__sig_node_porttop_sn_p3__node_porttop_sn__DOT__u_node_porttop_sn__sig_node_rxtop_0__sig_node_rx_rspproc_0__sig_node_rx_rspproc_vc1(Vsig_topology_top_sig_node_rx_rspproc_anyvc__pi64* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+                    Vsig_topology_top_sig_node_rx_rspproc_anyvc__pi64___eval_initial__TOP__sig_topology_top__cl0_sig_clustertop__inst_cl0_clustercore__sig_node_porttop_sn_p3__node_porttop_sn__DOT__u_node_porttop_sn__sig_node_rxtop_0__sig_node_rx_rspproc_0__sig_node_rx_rspproc_vc1\n"); );
    Vsig_topology_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    vlSymsp->TOP__sig_topology_top__cl0_sig_clustertop__inst_cl0_clustercore__n3_port_rsp_vc1_tx_hs.__PVT__vld_send = 1U;
    vlSelfRef.__PVT__my_topology_x = 0U;
    vlSelfRef.__PVT__my_topology_y = 0U;
    vlSelfRef.__PVT__tgt_topology_x = 0U;
    vlSelfRef.__PVT__tgt_topology_y = 0U;
    vlSelfRef.__PVT__w_tgt_ucie_bridge_info = 0U;
    vlSelfRef.__PVT__full_credit_fifo = 0U;
    vlSelfRef.__PVT__creditfifo_hasroom = 1U;
}
