0.7
2020.2
Oct 14 2022
05:20:55
C:/Projects/FPGA-Intro/FPGA_Prototyping_CH6/FPGA_Prototyping_CH6.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Projects/FPGA-Intro/FPGA_Prototyping_CH6/FPGA_Prototyping_CH6.srcs/sim_1/new/BCD_to_binary_test.v,1671249997,verilog,,,,BCD_to_binary_test,,,,,,,,
C:/Projects/FPGA-Intro/FPGA_Prototyping_CH6/FPGA_Prototyping_CH6.srcs/sim_1/new/binary_to_BCD_test.v,1671250157,verilog,,,,binary_to_BCD_test,,,,,,,,
C:/Projects/FPGA-Intro/FPGA_Prototyping_CH6/FPGA_Prototyping_CH6.srcs/sim_1/new/debounce_test.v,1671140323,verilog,,,,debounce_test,,,,,,,,
C:/Projects/FPGA-Intro/FPGA_Prototyping_CH6/FPGA_Prototyping_CH6.srcs/sim_1/new/fibonacci_test.v,1671399592,verilog,,,,fibonacci_test,,,,,,,,
C:/Projects/FPGA-Intro/FPGA_Prototyping_CH6/FPGA_Prototyping_CH6.srcs/sim_1/new/reaction_timer_test.v,1671523184,verilog,,,,reaction_timer_test,,,,,,,,
C:/Projects/FPGA-Intro/FPGA_Prototyping_CH6/FPGA_Prototyping_CH6.srcs/sources_1/imports/new/counter_8b.v,1670975688,verilog,,C:/Projects/FPGA-Intro/FPGA_Prototyping_CH6/FPGA_Prototyping_CH6.srcs/sources_1/new/debounce_FSMD.v,,counter_8b,,,,,,,,
C:/Projects/FPGA-Intro/FPGA_Prototyping_CH6/FPGA_Prototyping_CH6.srcs/sources_1/new/BCD_to_binary.v,1671241287,verilog,,C:/Projects/FPGA-Intro/FPGA_Prototyping_CH6/FPGA_Prototyping_CH6.srcs/sources_1/new/binary_to_BCD.v,,BCD_to_binary,,,,,,,,
C:/Projects/FPGA-Intro/FPGA_Prototyping_CH6/FPGA_Prototyping_CH6.srcs/sources_1/new/binary_to_BCD.v,1671250296,verilog,,C:/Projects/FPGA-Intro/FPGA_Prototyping_CH6/FPGA_Prototyping_CH6.srcs/sources_1/new/fibonacci.v,,binary_to_BCD,,,,,,,,
C:/Projects/FPGA-Intro/FPGA_Prototyping_CH6/FPGA_Prototyping_CH6.srcs/sources_1/new/debounce_FSMD.v,1671141497,verilog,,C:/Projects/FPGA-Intro/FPGA_Prototyping_CH6/FPGA_Prototyping_CH6.srcs/sources_1/new/rising_edge_detector_mealy.v,,debounce_FSMD,,,,,,,,
C:/Projects/FPGA-Intro/FPGA_Prototyping_CH6/FPGA_Prototyping_CH6.srcs/sources_1/new/fibb_combined.v,1671402521,verilog,,C:/Projects/FPGA-Intro/FPGA_Prototyping_CH6/FPGA_Prototyping_CH6.srcs/sim_1/new/fibonacci_test.v,,fibb_combined,,,,,,,,
C:/Projects/FPGA-Intro/FPGA_Prototyping_CH6/FPGA_Prototyping_CH6.srcs/sources_1/new/fibonacci.v,1671398747,verilog,,C:/Projects/FPGA-Intro/FPGA_Prototyping_CH6/FPGA_Prototyping_CH6.srcs/sim_1/new/fibonacci_test.v,,fibonacci,,,,,,,,
C:/Projects/FPGA-Intro/FPGA_Prototyping_CH6/FPGA_Prototyping_CH6.srcs/sources_1/new/reaction_timer.v,1671523635,verilog,,C:/Projects/FPGA-Intro/FPGA_Prototyping_CH6/FPGA_Prototyping_CH6.srcs/sources_1/new/seven_seg_mux_reaction.v,,reaction_timer,,,,,,,,
C:/Projects/FPGA-Intro/FPGA_Prototyping_CH6/FPGA_Prototyping_CH6.srcs/sources_1/new/rising_edge_detector_mealy.v,1670980459,verilog,,C:/Projects/FPGA-Intro/FPGA_Prototyping_CH6/FPGA_Prototyping_CH6.srcs/sim_1/new/debounce_test.v,,rising_edge_detector_mealy,,,,,,,,
C:/Projects/FPGA-Intro/FPGA_Prototyping_CH6/FPGA_Prototyping_CH6.srcs/sources_1/new/seven_seg_mux_reaction.v,1671439550,verilog,,C:/Projects/FPGA-Intro/FPGA_Prototyping_CH6/FPGA_Prototyping_CH6.srcs/sim_1/new/reaction_timer_test.v,,seven_seg_mux_reaction,,,,,,,,
