axi4_32_to_axilite.v,verilog,xil_defaultlib,../../../../../../src/common_ip/axi4_32_to_axilite/sim/axi4_32_to_axilite.v,incdir="$ref_dir/../../../ipstatic/hdl"incdir="../../../ipstatic/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
