#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001fd5e233cc0 .scope module, "memory" "memory" 2 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 32 "instruction";
    .port_info 2 /INPUT 10 "address";
    .port_info 3 /INPUT 1 "writeEnable";
    .port_info 4 /INPUT 32 "writeData";
o000001fd5e26d958 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v000001fd5e26d610_0 .net "address", 9 0, o000001fd5e26d958;  0 drivers
o000001fd5e26d988 .functor BUFZ 1, C4<z>; HiZ drive
v000001fd5e26d750_0 .net "clk", 0 0, o000001fd5e26d988;  0 drivers
v000001fd5e26cc10_0 .var "instruction", 31 0;
v000001fd5e26ca30 .array "memory", 1023 0, 7 0;
o000001fd5e26d9e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001fd5e26ce90_0 .net "writeData", 31 0, o000001fd5e26d9e8;  0 drivers
o000001fd5e26da18 .functor BUFZ 1, C4<z>; HiZ drive
v000001fd5e26cb70_0 .net "writeEnable", 0 0, o000001fd5e26da18;  0 drivers
E_000001fd5e2685b0 .event negedge, v000001fd5e26d750_0;
S_000001fd5e26c160 .scope module, "registerFile" "registerFile" 3 3;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "rdData1";
    .port_info 1 /OUTPUT 32 "rdData2";
    .port_info 2 /INPUT 32 "wrData";
    .port_info 3 /INPUT 4 "op1";
    .port_info 4 /INPUT 4 "op2";
    .port_info 5 /INPUT 4 "dReg";
    .port_info 6 /INPUT 1 "writeEnable";
    .port_info 7 /INPUT 1 "reset";
    .port_info 8 /INPUT 1 "clk";
L_000001fd5e2655d0 .functor BUFZ 32, L_000001fd5e2c70c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fd5e265c60 .functor BUFZ 32, L_000001fd5e2c86a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fd5e26ccb0_0 .net *"_ivl_0", 31 0, L_000001fd5e2c70c0;  1 drivers
v000001fd5e26c990_0 .net *"_ivl_10", 5 0, L_000001fd5e2c72a0;  1 drivers
L_000001fd5e2f00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fd5e26cd50_0 .net *"_ivl_13", 1 0, L_000001fd5e2f00d0;  1 drivers
v000001fd5e26d570_0 .net *"_ivl_2", 5 0, L_000001fd5e2c7200;  1 drivers
L_000001fd5e2f0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fd5e26cf30_0 .net *"_ivl_5", 1 0, L_000001fd5e2f0088;  1 drivers
v000001fd5e26d6b0_0 .net *"_ivl_8", 31 0, L_000001fd5e2c86a0;  1 drivers
o000001fd5e26dc58 .functor BUFZ 1, C4<z>; HiZ drive
v000001fd5e26d7f0_0 .net "clk", 0 0, o000001fd5e26dc58;  0 drivers
o000001fd5e26dc88 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001fd5e26d890_0 .net "dReg", 3 0, o000001fd5e26dc88;  0 drivers
v000001fd5e26cdf0_0 .var/i "k", 31 0;
o000001fd5e26dce8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001fd5e26d110_0 .net "op1", 3 0, o000001fd5e26dce8;  0 drivers
o000001fd5e26dd18 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001fd5e26cfd0_0 .net "op2", 3 0, o000001fd5e26dd18;  0 drivers
v000001fd5e26d2f0_0 .net "rdData1", 31 0, L_000001fd5e2655d0;  1 drivers
v000001fd5e26d390_0 .net "rdData2", 31 0, L_000001fd5e265c60;  1 drivers
v000001fd5e26d070 .array "registerfile", 15 0, 31 0;
o000001fd5e26dda8 .functor BUFZ 1, C4<z>; HiZ drive
v000001fd5e26d1b0_0 .net "reset", 0 0, o000001fd5e26dda8;  0 drivers
o000001fd5e26ddd8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001fd5e26d250_0 .net "wrData", 31 0, o000001fd5e26ddd8;  0 drivers
o000001fd5e26de08 .functor BUFZ 1, C4<z>; HiZ drive
v000001fd5e26d430_0 .net "writeEnable", 0 0, o000001fd5e26de08;  0 drivers
E_000001fd5e267d70 .event negedge, v000001fd5e26d7f0_0;
L_000001fd5e2c70c0 .array/port v000001fd5e26d070, L_000001fd5e2c7200;
L_000001fd5e2c7200 .concat [ 4 2 0 0], o000001fd5e26dce8, L_000001fd5e2f0088;
L_000001fd5e2c86a0 .array/port v000001fd5e26d070, L_000001fd5e2c72a0;
L_000001fd5e2c72a0 .concat [ 4 2 0 0], o000001fd5e26dd18, L_000001fd5e2f00d0;
S_000001fd5e26c2f0 .scope module, "testbench" "testbench" 4 3;
 .timescale -9 -12;
v000001fd5e2c7d40_0 .net "IR", 31 0, v000001fd5e2c4500_0;  1 drivers
v000001fd5e2c8240_0 .net "Input_OF_IR", 31 0, v000001fd5e2c50e0_0;  1 drivers
o000001fd5e26e048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001fd5e2c68a0_0 .net "Operand_2", 31 0, o000001fd5e26e048;  0 drivers
o000001fd5e26e078 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001fd5e2c6ee0_0 .net "Operand_A", 31 0, o000001fd5e26e078;  0 drivers
o000001fd5e26e0a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001fd5e2c6f80_0 .net "Operand_B", 31 0, o000001fd5e26e0a8;  0 drivers
v000001fd5e2c7fc0_0 .net "PC", 9 0, v000001fd5e2c4280_0;  1 drivers
v000001fd5e2c7ac0_0 .net "branchPC", 9 0, v000001fd5e2c6bc0_0;  1 drivers
o000001fd5e26e0d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001fd5e2c7e80_0 .net "branchTarget", 31 0, o000001fd5e26e0d8;  0 drivers
v000001fd5e2c8380_0 .var "clk", 0 0;
v000001fd5e2c7020_0 .net "input_OF_PC", 9 0, v000001fd5e2c3ec0_0;  1 drivers
o000001fd5e26e168 .functor BUFZ 1, C4<z>; HiZ drive
v000001fd5e2c77a0_0 .net "isImmendiate", 0 0, o000001fd5e26e168;  0 drivers
o000001fd5e26e198 .functor BUFZ 1, C4<z>; HiZ drive
v000001fd5e2c8420_0 .net "isReturn", 0 0, o000001fd5e26e198;  0 drivers
o000001fd5e26e1c8 .functor BUFZ 1, C4<z>; HiZ drive
v000001fd5e2c7160_0 .net "isStore", 0 0, o000001fd5e26e1c8;  0 drivers
v000001fd5e2c84c0_0 .net "is_Branch_Taken", 0 0, v000001fd5e2c6da0_0;  1 drivers
v000001fd5e2c7980_0 .net "outputPC", 9 0, v000001fd5e2c5400_0;  1 drivers
v000001fd5e2c82e0_0 .net "output_OF_IR", 31 0, L_000001fd5e265950;  1 drivers
v000001fd5e2c8560_0 .net "output_OF_PC", 9 0, L_000001fd5e264fb0;  1 drivers
v000001fd5e2c7de0_0 .net "reset", 0 0, v000001fd5e2c6e40_0;  1 drivers
S_000001fd5e238350 .scope module, "processor" "pipeline_top_module" 4 31, 5 16 0, S_000001fd5e26c2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 10 "PC";
    .port_info 3 /OUTPUT 32 "IR";
    .port_info 4 /OUTPUT 1 "is_Branch_Taken";
    .port_info 5 /OUTPUT 10 "branchPC";
    .port_info 6 /OUTPUT 10 "output_IF_PC";
    .port_info 7 /OUTPUT 32 "Input_OF_IR";
    .port_info 8 /OUTPUT 1 "isStore";
    .port_info 9 /OUTPUT 1 "isImmendiate";
    .port_info 10 /OUTPUT 1 "isReturn";
    .port_info 11 /OUTPUT 10 "input_OF_PC";
    .port_info 12 /OUTPUT 10 "output_OF_PC";
    .port_info 13 /OUTPUT 32 "branchTarget";
    .port_info 14 /OUTPUT 32 "Operand_A";
    .port_info 15 /OUTPUT 32 "Operand_B";
    .port_info 16 /OUTPUT 32 "Operand_2";
    .port_info 17 /OUTPUT 32 "output_OF_IR";
v000001fd5e2c5180_0 .net "IR", 31 0, v000001fd5e2c4500_0;  alias, 1 drivers
v000001fd5e2c4140_0 .net "Input_OF_IR", 31 0, v000001fd5e2c50e0_0;  alias, 1 drivers
v000001fd5e2c55e0_0 .net "Operand_2", 31 0, o000001fd5e26e048;  alias, 0 drivers
v000001fd5e2c5720_0 .net "Operand_A", 31 0, o000001fd5e26e078;  alias, 0 drivers
v000001fd5e2c41e0_0 .net "Operand_B", 31 0, o000001fd5e26e0a8;  alias, 0 drivers
v000001fd5e2c4280_0 .var "PC", 9 0;
v000001fd5e2c6bc0_0 .var "branchPC", 9 0;
v000001fd5e2c6a80_0 .net "branchTarget", 31 0, o000001fd5e26e0d8;  alias, 0 drivers
v000001fd5e2c6c60_0 .net "clk", 0 0, v000001fd5e2c8380_0;  1 drivers
v000001fd5e2c6d00_0 .net "input_OF_PC", 9 0, v000001fd5e2c3ec0_0;  alias, 1 drivers
v000001fd5e2c7f20_0 .net "isImmendiate", 0 0, o000001fd5e26e168;  alias, 0 drivers
v000001fd5e2c7ca0_0 .net "isReturn", 0 0, o000001fd5e26e198;  alias, 0 drivers
v000001fd5e2c6940_0 .net "isStore", 0 0, o000001fd5e26e1c8;  alias, 0 drivers
v000001fd5e2c6da0_0 .var "is_Branch_Taken", 0 0;
v000001fd5e2c7700_0 .net "output_IF_PC", 9 0, v000001fd5e2c5400_0;  alias, 1 drivers
v000001fd5e2c81a0_0 .net "output_OF_IR", 31 0, L_000001fd5e265950;  alias, 1 drivers
v000001fd5e2c7340_0 .net "output_OF_PC", 9 0, L_000001fd5e264fb0;  alias, 1 drivers
v000001fd5e2c6e40_0 .var "reset", 0 0;
S_000001fd5e2456d0 .scope module, "OperandFetch" "OF_stage" 5 58, 6 1 0, S_000001fd5e238350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 10 "Input_OF_PC";
    .port_info 2 /INPUT 32 "Input_OF_IR";
    .port_info 3 /INPUT 1 "isStore";
    .port_info 4 /INPUT 1 "isReturn";
    .port_info 5 /INPUT 1 "isImmendiate";
    .port_info 6 /OUTPUT 10 "output_OF_PC";
    .port_info 7 /OUTPUT 32 "branchTarget";
    .port_info 8 /OUTPUT 32 "Operand_A";
    .port_info 9 /OUTPUT 32 "Operand_B";
    .port_info 10 /OUTPUT 32 "Operand_2";
    .port_info 11 /OUTPUT 32 "output_OF_IR";
L_000001fd5e264fb0 .functor BUFZ 10, v000001fd5e2c3ec0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000001fd5e265950 .functor BUFZ 32, v000001fd5e2c50e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fd5e2c43c0_0 .net "Input_OF_IR", 31 0, v000001fd5e2c50e0_0;  alias, 1 drivers
v000001fd5e2c4a00_0 .net "Input_OF_PC", 9 0, v000001fd5e2c3ec0_0;  alias, 1 drivers
v000001fd5e2c4aa0_0 .net "Operand_2", 31 0, o000001fd5e26e048;  alias, 0 drivers
v000001fd5e2c5220_0 .net "Operand_A", 31 0, o000001fd5e26e078;  alias, 0 drivers
v000001fd5e2c4b40_0 .net "Operand_B", 31 0, o000001fd5e26e0a8;  alias, 0 drivers
v000001fd5e2c3880_0 .net "branchTarget", 31 0, o000001fd5e26e0d8;  alias, 0 drivers
v000001fd5e2c4780_0 .net "clk", 0 0, v000001fd5e2c8380_0;  alias, 1 drivers
v000001fd5e2c4820_0 .var "immediateVlaue", 17 0;
v000001fd5e2c54a0_0 .net "isImmendiate", 0 0, o000001fd5e26e168;  alias, 0 drivers
v000001fd5e2c40a0_0 .net "isReturn", 0 0, o000001fd5e26e198;  alias, 0 drivers
v000001fd5e2c3b00_0 .net "isStore", 0 0, o000001fd5e26e1c8;  alias, 0 drivers
v000001fd5e2c3920_0 .net "output_OF_IR", 31 0, L_000001fd5e265950;  alias, 1 drivers
v000001fd5e2c3a60_0 .net "output_OF_PC", 9 0, L_000001fd5e264fb0;  alias, 1 drivers
v000001fd5e2c4be0_0 .var "ra", 3 0;
v000001fd5e2c4d20_0 .var "rd", 3 0;
v000001fd5e2c3ba0_0 .var "rs1", 3 0;
v000001fd5e2c3c40_0 .var "rs2", 3 0;
E_000001fd5e267ef0 .event negedge, v000001fd5e2c4780_0;
S_000001fd5e245970 .scope module, "iFetch" "IF_cycle" 5 40, 7 1 0, S_000001fd5e238350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 10 "inputPC";
    .port_info 3 /INPUT 1 "is_Branch_Taken";
    .port_info 4 /INPUT 10 "branchPC";
    .port_info 5 /OUTPUT 32 "IR";
    .port_info 6 /OUTPUT 10 "outputPC";
v000001fd5e2c3ce0_0 .net "IR", 31 0, v000001fd5e2c4500_0;  alias, 1 drivers
v000001fd5e2c4320_0 .var "PC", 9 0;
L_000001fd5e2f0118 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v000001fd5e2c46e0_0 .net/2u *"_ivl_0", 9 0, L_000001fd5e2f0118;  1 drivers
v000001fd5e2c39c0_0 .var "address", 9 0;
v000001fd5e2c4c80_0 .net "branchPC", 9 0, v000001fd5e2c6bc0_0;  alias, 1 drivers
v000001fd5e2c5680_0 .net "clk", 0 0, v000001fd5e2c8380_0;  alias, 1 drivers
v000001fd5e2c5040_0 .net "inputPC", 9 0, v000001fd5e2c4280_0;  alias, 1 drivers
v000001fd5e2c5360_0 .net "is_Branch_Taken", 0 0, v000001fd5e2c6da0_0;  alias, 1 drivers
v000001fd5e2c4dc0_0 .net "mux_nextPC", 9 0, v000001fd5e2c4640_0;  1 drivers
v000001fd5e2c5400_0 .var "outputPC", 9 0;
v000001fd5e2c4f00_0 .net "reset", 0 0, v000001fd5e2c6e40_0;  alias, 1 drivers
E_000001fd5e2685f0/0 .event negedge, v000001fd5e2c4780_0;
E_000001fd5e2685f0/1 .event posedge, v000001fd5e2c4f00_0;
E_000001fd5e2685f0 .event/or E_000001fd5e2685f0/0, E_000001fd5e2685f0/1;
L_000001fd5e2c8060 .arith/sum 10, v000001fd5e2c4320_0, L_000001fd5e2f0118;
S_000001fd5e247d80 .scope module, "iMemory" "InstructionMemory" 7 27, 8 76 0, S_000001fd5e245970;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "address";
    .port_info 1 /OUTPUT 32 "instruction";
v000001fd5e2c4e60_0 .net "address", 9 0, v000001fd5e2c39c0_0;  1 drivers
v000001fd5e2c4460_0 .var/i "file", 31 0;
v000001fd5e2c3d80_0 .var/i "i", 31 0;
v000001fd5e2c4500_0 .var "instruction", 31 0;
v000001fd5e2c5540 .array "instructionMemory", 4095 0, 7 0;
v000001fd5e2c48c0_0 .var/i "readResult", 31 0;
v000001fd5e2c4960_0 .var "temp", 31 0;
E_000001fd5e268130 .event anyedge, v000001fd5e2c4e60_0;
S_000001fd5e247f10 .scope module, "pc_mux" "mux2x1" 7 15, 9 2 0, S_000001fd5e245970;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 10 "output_y";
    .port_info 1 /INPUT 10 "input0";
    .port_info 2 /INPUT 10 "input1";
    .port_info 3 /INPUT 1 "selectLine";
v000001fd5e2c45a0_0 .net "input0", 9 0, L_000001fd5e2c8060;  1 drivers
v000001fd5e2c52c0_0 .net "input1", 9 0, v000001fd5e2c6bc0_0;  alias, 1 drivers
v000001fd5e2c4640_0 .var "output_y", 9 0;
v000001fd5e2c3e20_0 .net "selectLine", 0 0, v000001fd5e2c6da0_0;  alias, 1 drivers
E_000001fd5e268af0 .event anyedge, v000001fd5e2c3e20_0, v000001fd5e2c52c0_0, v000001fd5e2c45a0_0;
S_000001fd5e25ba60 .scope module, "latch_if_of" "IF_OF_Latch" 5 50, 10 1 0, S_000001fd5e238350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 10 "output_IF_PC";
    .port_info 2 /INPUT 32 "IF_instruction";
    .port_info 3 /OUTPUT 10 "Input_OF_PC";
    .port_info 4 /OUTPUT 32 "OF_instruction";
v000001fd5e2c4fa0_0 .net "IF_instruction", 31 0, v000001fd5e2c4500_0;  alias, 1 drivers
v000001fd5e2c3ec0_0 .var "Input_OF_PC", 9 0;
v000001fd5e2c50e0_0 .var "OF_instruction", 31 0;
v000001fd5e2c3f60_0 .net "clk", 0 0, v000001fd5e2c8380_0;  alias, 1 drivers
v000001fd5e2c4000_0 .net "output_IF_PC", 9 0, v000001fd5e2c5400_0;  alias, 1 drivers
    .scope S_000001fd5e233cc0;
T_0 ;
    %wait E_000001fd5e2685b0;
    %load/vec4 v000001fd5e26d610_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001fd5e26ca30, 4;
    %load/vec4 v000001fd5e26d610_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001fd5e26ca30, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fd5e26d610_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001fd5e26ca30, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fd5e26d610_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001fd5e26ca30, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001fd5e26cc10_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_000001fd5e233cc0;
T_1 ;
    %wait E_000001fd5e2685b0;
    %load/vec4 v000001fd5e26cb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001fd5e26ce90_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001fd5e26d610_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd5e26ca30, 0, 4;
    %load/vec4 v000001fd5e26ce90_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001fd5e26d610_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd5e26ca30, 0, 4;
    %load/vec4 v000001fd5e26ce90_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001fd5e26d610_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd5e26ca30, 0, 4;
    %load/vec4 v000001fd5e26ce90_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000001fd5e26d610_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd5e26ca30, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001fd5e26c160;
T_2 ;
    %wait E_000001fd5e267d70;
    %load/vec4 v000001fd5e26d1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fd5e26cdf0_0, 0, 32;
T_2.2 ;
    %load/vec4 v000001fd5e26cdf0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fd5e26cdf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd5e26d070, 0, 4;
    %load/vec4 v000001fd5e26cdf0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fd5e26cdf0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001fd5e26d430_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.7, 10;
    %pushi/vec4 0, 0, 1;
    %and;
T_2.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %pushi/vec4 0, 0, 1;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v000001fd5e26d250_0;
    %load/vec4 v000001fd5e26d890_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fd5e26d070, 0, 4;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001fd5e247f10;
T_3 ;
    %wait E_000001fd5e268af0;
    %load/vec4 v000001fd5e2c3e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001fd5e2c52c0_0;
    %store/vec4 v000001fd5e2c4640_0, 0, 10;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001fd5e2c45a0_0;
    %store/vec4 v000001fd5e2c4640_0, 0, 10;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001fd5e247d80;
T_4 ;
    %vpi_func 8 90 "$fopen" 32, "instructions.hex", "r" {0 0 0};
    %store/vec4 v000001fd5e2c4460_0, 0, 32;
    %load/vec4 v000001fd5e2c4460_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %vpi_call 8 92 "$display", "Error: Could not open file." {0 0 0};
    %vpi_call 8 93 "$finish" {0 0 0};
T_4.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fd5e2c3d80_0, 0, 32;
T_4.2 ;
    %vpi_func 8 98 "$feof" 32, v000001fd5e2c4460_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_4.3, 8;
    %vpi_func 8 99 "$fscanf" 32, v000001fd5e2c4460_0, "%h\012", v000001fd5e2c4960_0 {0 0 0};
    %store/vec4 v000001fd5e2c48c0_0, 0, 32;
    %load/vec4 v000001fd5e2c48c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_4.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001fd5e2c4960_0;
    %cmpi/e 0, 4294967295, 32;
    %flag_or 6, 8;
    %flag_mov 4, 6;
T_4.6;
    %jmp/0xz  T_4.4, 4;
    %vpi_call 8 104 "$display", "Reached a blank line or end of file at index %0d", v000001fd5e2c3d80_0 {0 0 0};
    %vpi_call 8 105 "$finish" {0 0 0};
T_4.4 ;
    %load/vec4 v000001fd5e2c4960_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001fd5e2c3d80_0;
    %muli 4, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v000001fd5e2c5540, 4, 0;
    %load/vec4 v000001fd5e2c4960_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001fd5e2c3d80_0;
    %muli 4, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v000001fd5e2c5540, 4, 0;
    %load/vec4 v000001fd5e2c4960_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001fd5e2c3d80_0;
    %muli 4, 0, 32;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v000001fd5e2c5540, 4, 0;
    %load/vec4 v000001fd5e2c4960_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000001fd5e2c3d80_0;
    %muli 4, 0, 32;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v000001fd5e2c5540, 4, 0;
    %load/vec4 v000001fd5e2c3d80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fd5e2c3d80_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %vpi_call 8 119 "$fclose", v000001fd5e2c4460_0 {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001fd5e2c5540, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001fd5e2c5540, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001fd5e2c5540, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001fd5e2c5540, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 8 122 "$display", "Instruction at address 0 (little-endian): %h", S<0,vec4,u32> {1 0 0};
    %end;
    .thread T_4;
    .scope S_000001fd5e247d80;
T_5 ;
    %wait E_000001fd5e268130;
    %load/vec4 v000001fd5e2c4e60_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001fd5e2c5540, 4;
    %load/vec4 v000001fd5e2c4e60_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001fd5e2c5540, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fd5e2c4e60_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001fd5e2c5540, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fd5e2c4e60_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001fd5e2c5540, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001fd5e2c4500_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001fd5e245970;
T_6 ;
    %wait E_000001fd5e2685f0;
    %load/vec4 v000001fd5e2c4f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001fd5e2c4320_0, 0;
    %delay 2000, 0;
    %vpi_call 7 38 "$display", "Resetting everything" {0 0 0};
    %jmp T_6.1;
T_6.0 ;
    %delay 4000, 0;
    %load/vec4 v000001fd5e2c4320_0;
    %assign/vec4 v000001fd5e2c39c0_0, 0;
    %load/vec4 v000001fd5e2c4320_0;
    %assign/vec4 v000001fd5e2c5400_0, 0;
    %load/vec4 v000001fd5e2c4dc0_0;
    %assign/vec4 v000001fd5e2c4320_0, 0;
    %vpi_call 7 45 "$display", "Instruction: %B at PC: %d", v000001fd5e2c3ce0_0, v000001fd5e2c5400_0 {0 0 0};
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001fd5e25ba60;
T_7 ;
    %wait E_000001fd5e267ef0;
    %delay 2000, 0;
    %load/vec4 v000001fd5e2c4000_0;
    %assign/vec4 v000001fd5e2c3ec0_0, 0;
    %load/vec4 v000001fd5e2c4fa0_0;
    %assign/vec4 v000001fd5e2c50e0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_000001fd5e2456d0;
T_8 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001fd5e2c4be0_0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001fd5e2456d0;
T_9 ;
    %wait E_000001fd5e267ef0;
    %delay 10000, 0;
    %load/vec4 v000001fd5e2c4a00_0;
    %cmpi/ne 0, 0, 10;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v000001fd5e2c43c0_0;
    %parti/s 4, 22, 6;
    %assign/vec4 v000001fd5e2c4d20_0, 0;
    %load/vec4 v000001fd5e2c43c0_0;
    %parti/s 4, 18, 6;
    %assign/vec4 v000001fd5e2c3ba0_0, 0;
    %load/vec4 v000001fd5e2c43c0_0;
    %parti/s 4, 14, 5;
    %assign/vec4 v000001fd5e2c3c40_0, 0;
    %load/vec4 v000001fd5e2c43c0_0;
    %parti/s 18, 0, 2;
    %assign/vec4 v000001fd5e2c4820_0, 0;
    %vpi_call 6 36 "$display", "PC : %d rd: %b rs1: %b rs2: %b ", v000001fd5e2c4a00_0, v000001fd5e2c4d20_0, v000001fd5e2c3ba0_0, v000001fd5e2c3c40_0 {0 0 0};
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001fd5e238350;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd5e2c6e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd5e2c6da0_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000001fd5e2c6bc0_0, 0, 10;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd5e2c6e40_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_000001fd5e26c2f0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd5e2c8380_0, 0, 1;
T_11.0 ;
    %delay 5000, 0;
    %load/vec4 v000001fd5e2c8380_0;
    %inv;
    %store/vec4 v000001fd5e2c8380_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_000001fd5e26c2f0;
T_12 ;
    %vpi_call 4 59 "$dumpfile", "processor.vcd" {0 0 0};
    %vpi_call 4 60 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001fd5e26c2f0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_000001fd5e26c2f0;
T_13 ;
    %delay 100000, 0;
    %vpi_call 4 67 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    ".\memory.v";
    ".\registerFile.v";
    ".\processor_tb.v";
    ".\processor.v";
    ".\OF_Cycle.v";
    ".\IF_cycle.v";
    ".\instructionMemory.v";
    ".\MUX_2x1.v";
    ".\IF_OF_latch.v";
