module verilog_state_machine (
  input clk,
  input reset_n,
  input clk_en,
  input timing_mode,
  input timing_mode_change,
  inout pll_reconfig_wait_request,
  input [31:0] pll_reconfig_read_data,
  output pll_reconfig_addr,
  output [31:0] pll_reconfig_write_data,
  output pll_reconfig_clk,
  output pll_reconfig_read,
  output pll_reconfig_write
);


    reg [1:0] state;
    localparam CONF_NONE = 0;
    localparam CONF_INIT = 1;
    localparam CONF_

    assign y = state[1] & state[0] & x;

    always @ (negedge clk)

        case (state)

            2'b00: state <= x?2'b01:2'b00;

            2'b01: state <= x?2'b10:2'b00;

            2'b10: state <= x?2'b11:2'b00;

            2'b11: state <= 2'b00;

        endcase

endmodule
