set_max_delay 30 -from port* -to clk2 -rise_to and1 -fall_to and1 -ignore_clock_latency -probe
