.include "macros.inc"

.section .data, "wa"  # 0x80393A80 - 0x803CAF00

.balign 0x8

.global __vt__Q34nw4r2ef15EmitterFormCube
__vt__Q34nw4r2ef15EmitterFormCube:
	.long 0
	.long 0
	.long Emission__Q34nw4r2ef15EmitterFormCubeFPQ34nw4r2ef7EmitterPQ34nw4r2ef15ParticleManageriUlPfUsfPCQ34nw4r4math5MTX34

.section .sdata2, "a"  # 0x804BFA20 - 0x804C69E0

.balign 0x8

lbl_804BFD20: .single 0e0
lbl_804BFD24: .single 0e1.17549435E-38
lbl_804BFD28: .single 0e65536
lbl_804BFD2C: .single 0e2
lbl_804BFD30: .single 0e1
lbl_804BFD34: .single 0e0.01
lbl_804BFD38: .double 0e4.503599627370496E15
lbl_804BFD40: .double 0e4.503601774854144E15
lbl_804BFD48: .single 0e1E-5
lbl_804BFD4C: .single 0e3.1415927
lbl_804BFD50: .single 0e3.7450704E-7
lbl_804BFD54: .single 0e-1

.section .text, "ax"  # 0x800076E0 - 0x80355080

.global EmissionSub__Q34nw4r2ef15EmitterFormCubeFRQ34nw4r4math4VEC3RQ34nw4r4math4VEC3PQ34nw4r2ef7EmitterPQ34nw4r2ef15ParticleManagerUsfPCQ34nw4r4math5MTX34
EmissionSub__Q34nw4r2ef15EmitterFormCubeFRQ34nw4r4math4VEC3RQ34nw4r4math4VEC3PQ34nw4r2ef7EmitterPQ34nw4r2ef15ParticleManagerUsfPCQ34nw4r4math5MTX34:
/* 8001F844 0001A744  94 21 FF 70 */	stwu r1, -0x90(r1)
/* 8001F848 0001A748  7C 08 02 A6 */	mflr r0
/* 8001F84C 0001A74C  90 01 00 94 */	stw r0, 0x94(r1)
/* 8001F850 0001A750  DB E1 00 80 */	stfd f31, 0x80(r1)
/* 8001F854 0001A754  F3 E1 00 88 */	psq_st f31, 136(r1), 0, qr0
/* 8001F858 0001A758  39 61 00 80 */	addi r11, r1, 0x80
/* 8001F85C 0001A75C  48 09 24 E1 */	bl _savegpr_25
/* 8001F860 0001A760  C0 42 83 00 */	lfs f2, lbl_804BFD20-_SDA2_BASE_(r2)
/* 8001F864 0001A764  3C 00 43 30 */	lis r0, 0x4330
/* 8001F868 0001A768  C0 05 00 00 */	lfs f0, 0(r5)
/* 8001F86C 0001A76C  FF E0 08 90 */	fmr f31, f1
/* 8001F870 0001A770  90 01 00 48 */	stw r0, 0x48(r1)
/* 8001F874 0001A774  7C 79 1B 78 */	mr r25, r3
/* 8001F878 0001A778  FC 02 00 00 */	fcmpu cr0, f2, f0
/* 8001F87C 0001A77C  7C 9A 23 78 */	mr r26, r4
/* 8001F880 0001A780  90 01 00 50 */	stw r0, 0x50(r1)
/* 8001F884 0001A784  7C BB 2B 78 */	mr r27, r5
/* 8001F888 0001A788  7C DC 33 78 */	mr r28, r6
/* 8001F88C 0001A78C  7C FD 3B 78 */	mr r29, r7
/* 8001F890 0001A790  7D 1E 43 78 */	mr r30, r8
/* 8001F894 0001A794  7D 3F 4B 78 */	mr r31, r9
/* 8001F898 0001A798  40 82 00 1C */	bne lbl_8001F8B4
/* 8001F89C 0001A79C  C0 05 00 04 */	lfs f0, 4(r5)
/* 8001F8A0 0001A7A0  FC 02 00 00 */	fcmpu cr0, f2, f0
/* 8001F8A4 0001A7A4  40 82 00 10 */	bne lbl_8001F8B4
/* 8001F8A8 0001A7A8  C0 05 00 08 */	lfs f0, 8(r5)
/* 8001F8AC 0001A7AC  FC 02 00 00 */	fcmpu cr0, f2, f0
/* 8001F8B0 0001A7B0  41 82 00 10 */	beq lbl_8001F8C0
lbl_8001F8B4:
/* 8001F8B4 0001A7B4  7F 63 DB 78 */	mr r3, r27
/* 8001F8B8 0001A7B8  7F 64 DB 78 */	mr r4, r27
/* 8001F8BC 0001A7BC  48 0C 8C 59 */	bl PSVECNormalize
lbl_8001F8C0:
/* 8001F8C0 0001A7C0  80 7A 00 00 */	lwz r3, 0(r26)
/* 8001F8C4 0001A7C4  80 1A 00 04 */	lwz r0, 4(r26)
/* 8001F8C8 0001A7C8  C0 02 83 04 */	lfs f0, lbl_804BFD24-_SDA2_BASE_(r2)
/* 8001F8CC 0001A7CC  90 61 00 38 */	stw r3, 0x38(r1)
/* 8001F8D0 0001A7D0  90 01 00 3C */	stw r0, 0x3c(r1)
/* 8001F8D4 0001A7D4  80 1A 00 08 */	lwz r0, 8(r26)
/* 8001F8D8 0001A7D8  E0 41 00 38 */	psq_l f2, 56(r1), 0, qr0
/* 8001F8DC 0001A7DC  90 01 00 40 */	stw r0, 0x40(r1)
/* 8001F8E0 0001A7E0  10 42 00 B2 */	ps_mul f2, f2, f2
/* 8001F8E4 0001A7E4  C0 21 00 40 */	lfs f1, 0x40(r1)
/* 8001F8E8 0001A7E8  10 21 10 7A */	ps_madd f1, f1, f1, f2
/* 8001F8EC 0001A7EC  10 21 10 94 */	ps_sum0 f1, f1, f2, f2
/* 8001F8F0 0001A7F0  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 8001F8F4 0001A7F4  4C 40 13 82 */	cror 2, 0, 2
/* 8001F8F8 0001A7F8  40 82 00 B8 */	bne lbl_8001F9B0
/* 8001F8FC 0001A7FC  3C 60 00 03 */	lis r3, 0x000343FD@ha
/* 8001F900 0001A800  80 1C 00 EC */	lwz r0, 0xec(r28)
/* 8001F904 0001A804  38 83 43 FD */	addi r4, r3, 0x000343FD@l
/* 8001F908 0001A808  C8 82 83 18 */	lfd f4, lbl_804BFD38-_SDA2_BASE_(r2)
/* 8001F90C 0001A80C  7C 60 21 D6 */	mullw r3, r0, r4
/* 8001F910 0001A810  C0 62 83 08 */	lfs f3, lbl_804BFD28-_SDA2_BASE_(r2)
/* 8001F914 0001A814  C0 42 83 0C */	lfs f2, lbl_804BFD2C-_SDA2_BASE_(r2)
/* 8001F918 0001A818  C0 22 83 10 */	lfs f1, lbl_804BFD30-_SDA2_BASE_(r2)
/* 8001F91C 0001A81C  3C 63 00 27 */	addis r3, r3, 0x27
/* 8001F920 0001A820  38 63 9E C3 */	addi r3, r3, -24893
/* 8001F924 0001A824  54 60 84 3E */	srwi r0, r3, 0x10
/* 8001F928 0001A828  90 7C 00 EC */	stw r3, 0xec(r28)
/* 8001F92C 0001A82C  90 01 00 4C */	stw r0, 0x4c(r1)
/* 8001F930 0001A830  C8 01 00 48 */	lfd f0, 0x48(r1)
/* 8001F934 0001A834  EC 00 20 28 */	fsubs f0, f0, f4
/* 8001F938 0001A838  EC 00 18 24 */	fdivs f0, f0, f3
/* 8001F93C 0001A83C  EC 02 00 32 */	fmuls f0, f2, f0
/* 8001F940 0001A840  EC 00 08 28 */	fsubs f0, f0, f1
/* 8001F944 0001A844  D0 01 00 38 */	stfs f0, 0x38(r1)
/* 8001F948 0001A848  80 1C 00 EC */	lwz r0, 0xec(r28)
/* 8001F94C 0001A84C  7C 60 21 D6 */	mullw r3, r0, r4
/* 8001F950 0001A850  3C 63 00 27 */	addis r3, r3, 0x27
/* 8001F954 0001A854  38 63 9E C3 */	addi r3, r3, -24893
/* 8001F958 0001A858  54 60 84 3E */	srwi r0, r3, 0x10
/* 8001F95C 0001A85C  90 7C 00 EC */	stw r3, 0xec(r28)
/* 8001F960 0001A860  90 01 00 54 */	stw r0, 0x54(r1)
/* 8001F964 0001A864  C8 01 00 50 */	lfd f0, 0x50(r1)
/* 8001F968 0001A868  EC 00 20 28 */	fsubs f0, f0, f4
/* 8001F96C 0001A86C  EC 00 18 24 */	fdivs f0, f0, f3
/* 8001F970 0001A870  EC 02 00 32 */	fmuls f0, f2, f0
/* 8001F974 0001A874  EC 00 08 28 */	fsubs f0, f0, f1
/* 8001F978 0001A878  D0 01 00 3C */	stfs f0, 0x3c(r1)
/* 8001F97C 0001A87C  80 1C 00 EC */	lwz r0, 0xec(r28)
/* 8001F980 0001A880  7C 60 21 D6 */	mullw r3, r0, r4
/* 8001F984 0001A884  3C 63 00 27 */	addis r3, r3, 0x27
/* 8001F988 0001A888  38 63 9E C3 */	addi r3, r3, -24893
/* 8001F98C 0001A88C  54 60 84 3E */	srwi r0, r3, 0x10
/* 8001F990 0001A890  90 7C 00 EC */	stw r3, 0xec(r28)
/* 8001F994 0001A894  90 01 00 4C */	stw r0, 0x4c(r1)
/* 8001F998 0001A898  C8 01 00 48 */	lfd f0, 0x48(r1)
/* 8001F99C 0001A89C  EC 00 20 28 */	fsubs f0, f0, f4
/* 8001F9A0 0001A8A0  EC 00 18 24 */	fdivs f0, f0, f3
/* 8001F9A4 0001A8A4  EC 02 00 32 */	fmuls f0, f2, f0
/* 8001F9A8 0001A8A8  EC 00 08 28 */	fsubs f0, f0, f1
/* 8001F9AC 0001A8AC  D0 01 00 40 */	stfs f0, 0x40(r1)
lbl_8001F9B0:
/* 8001F9B0 0001A8B0  C0 22 83 00 */	lfs f1, lbl_804BFD20-_SDA2_BASE_(r2)
/* 8001F9B4 0001A8B4  C0 01 00 38 */	lfs f0, 0x38(r1)
/* 8001F9B8 0001A8B8  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 8001F9BC 0001A8BC  40 82 00 1C */	bne lbl_8001F9D8
/* 8001F9C0 0001A8C0  C0 01 00 3C */	lfs f0, 0x3c(r1)
/* 8001F9C4 0001A8C4  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 8001F9C8 0001A8C8  40 82 00 10 */	bne lbl_8001F9D8
/* 8001F9CC 0001A8CC  C0 01 00 40 */	lfs f0, 0x40(r1)
/* 8001F9D0 0001A8D0  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 8001F9D4 0001A8D4  41 82 00 10 */	beq lbl_8001F9E4
lbl_8001F9D8:
/* 8001F9D8 0001A8D8  38 61 00 38 */	addi r3, r1, 0x38
/* 8001F9DC 0001A8DC  7C 64 1B 78 */	mr r4, r3
/* 8001F9E0 0001A8E0  48 0C 8B 35 */	bl PSVECNormalize
lbl_8001F9E4:
/* 8001F9E4 0001A8E4  80 7A 00 00 */	lwz r3, 0(r26)
/* 8001F9E8 0001A8E8  80 1A 00 04 */	lwz r0, 4(r26)
/* 8001F9EC 0001A8EC  C0 22 83 00 */	lfs f1, lbl_804BFD20-_SDA2_BASE_(r2)
/* 8001F9F0 0001A8F0  90 61 00 2C */	stw r3, 0x2c(r1)
/* 8001F9F4 0001A8F4  C0 02 83 04 */	lfs f0, lbl_804BFD24-_SDA2_BASE_(r2)
/* 8001F9F8 0001A8F8  90 01 00 30 */	stw r0, 0x30(r1)
/* 8001F9FC 0001A8FC  80 1A 00 08 */	lwz r0, 8(r26)
/* 8001FA00 0001A900  D0 21 00 30 */	stfs f1, 0x30(r1)
/* 8001FA04 0001A904  E0 41 00 2C */	psq_l f2, 44(r1), 0, qr0
/* 8001FA08 0001A908  90 01 00 34 */	stw r0, 0x34(r1)
/* 8001FA0C 0001A90C  10 42 00 B2 */	ps_mul f2, f2, f2
/* 8001FA10 0001A910  C0 21 00 34 */	lfs f1, 0x34(r1)
/* 8001FA14 0001A914  10 21 10 7A */	ps_madd f1, f1, f1, f2
/* 8001FA18 0001A918  10 21 10 94 */	ps_sum0 f1, f1, f2, f2
/* 8001FA1C 0001A91C  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 8001FA20 0001A920  4C 40 13 82 */	cror 2, 0, 2
/* 8001FA24 0001A924  40 82 00 84 */	bne lbl_8001FAA8
/* 8001FA28 0001A928  3C 60 00 03 */	lis r3, 0x000343FD@ha
/* 8001FA2C 0001A92C  80 1C 00 EC */	lwz r0, 0xec(r28)
/* 8001FA30 0001A930  38 83 43 FD */	addi r4, r3, 0x000343FD@l
/* 8001FA34 0001A934  C8 82 83 18 */	lfd f4, lbl_804BFD38-_SDA2_BASE_(r2)
/* 8001FA38 0001A938  7C 60 21 D6 */	mullw r3, r0, r4
/* 8001FA3C 0001A93C  C0 62 83 08 */	lfs f3, lbl_804BFD28-_SDA2_BASE_(r2)
/* 8001FA40 0001A940  C0 42 83 0C */	lfs f2, lbl_804BFD2C-_SDA2_BASE_(r2)
/* 8001FA44 0001A944  C0 22 83 10 */	lfs f1, lbl_804BFD30-_SDA2_BASE_(r2)
/* 8001FA48 0001A948  3C 63 00 27 */	addis r3, r3, 0x27
/* 8001FA4C 0001A94C  38 63 9E C3 */	addi r3, r3, -24893
/* 8001FA50 0001A950  54 60 84 3E */	srwi r0, r3, 0x10
/* 8001FA54 0001A954  90 7C 00 EC */	stw r3, 0xec(r28)
/* 8001FA58 0001A958  90 01 00 54 */	stw r0, 0x54(r1)
/* 8001FA5C 0001A95C  C8 01 00 50 */	lfd f0, 0x50(r1)
/* 8001FA60 0001A960  EC 00 20 28 */	fsubs f0, f0, f4
/* 8001FA64 0001A964  EC 00 18 24 */	fdivs f0, f0, f3
/* 8001FA68 0001A968  EC 02 00 32 */	fmuls f0, f2, f0
/* 8001FA6C 0001A96C  EC 00 08 28 */	fsubs f0, f0, f1
/* 8001FA70 0001A970  D0 01 00 2C */	stfs f0, 0x2c(r1)
/* 8001FA74 0001A974  80 1C 00 EC */	lwz r0, 0xec(r28)
/* 8001FA78 0001A978  7C 60 21 D6 */	mullw r3, r0, r4
/* 8001FA7C 0001A97C  3C 63 00 27 */	addis r3, r3, 0x27
/* 8001FA80 0001A980  38 63 9E C3 */	addi r3, r3, -24893
/* 8001FA84 0001A984  54 60 84 3E */	srwi r0, r3, 0x10
/* 8001FA88 0001A988  90 7C 00 EC */	stw r3, 0xec(r28)
/* 8001FA8C 0001A98C  90 01 00 4C */	stw r0, 0x4c(r1)
/* 8001FA90 0001A990  C8 01 00 48 */	lfd f0, 0x48(r1)
/* 8001FA94 0001A994  EC 00 20 28 */	fsubs f0, f0, f4
/* 8001FA98 0001A998  EC 00 18 24 */	fdivs f0, f0, f3
/* 8001FA9C 0001A99C  EC 02 00 32 */	fmuls f0, f2, f0
/* 8001FAA0 0001A9A0  EC 00 08 28 */	fsubs f0, f0, f1
/* 8001FAA4 0001A9A4  D0 01 00 34 */	stfs f0, 0x34(r1)
lbl_8001FAA8:
/* 8001FAA8 0001A9A8  C0 22 83 00 */	lfs f1, lbl_804BFD20-_SDA2_BASE_(r2)
/* 8001FAAC 0001A9AC  C0 01 00 2C */	lfs f0, 0x2c(r1)
/* 8001FAB0 0001A9B0  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 8001FAB4 0001A9B4  40 82 00 1C */	bne lbl_8001FAD0
/* 8001FAB8 0001A9B8  C0 01 00 30 */	lfs f0, 0x30(r1)
/* 8001FABC 0001A9BC  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 8001FAC0 0001A9C0  40 82 00 10 */	bne lbl_8001FAD0
/* 8001FAC4 0001A9C4  C0 01 00 34 */	lfs f0, 0x34(r1)
/* 8001FAC8 0001A9C8  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 8001FACC 0001A9CC  41 82 00 10 */	beq lbl_8001FADC
lbl_8001FAD0:
/* 8001FAD0 0001A9D0  38 61 00 2C */	addi r3, r1, 0x2c
/* 8001FAD4 0001A9D4  7C 64 1B 78 */	mr r4, r3
/* 8001FAD8 0001A9D8  48 0C 8A 3D */	bl PSVECNormalize
lbl_8001FADC:
/* 8001FADC 0001A9DC  7F 23 CB 78 */	mr r3, r25
/* 8001FAE0 0001A9E0  7F 85 E3 78 */	mr r5, r28
/* 8001FAE4 0001A9E4  7F 46 D3 78 */	mr r6, r26
/* 8001FAE8 0001A9E8  7F 67 DB 78 */	mr r7, r27
/* 8001FAEC 0001A9EC  38 81 00 20 */	addi r4, r1, 0x20
/* 8001FAF0 0001A9F0  39 01 00 38 */	addi r8, r1, 0x38
/* 8001FAF4 0001A9F4  39 21 00 2C */	addi r9, r1, 0x2c
/* 8001FAF8 0001A9F8  4B FF D0 8D */	bl CalcVelocity__Q34nw4r2ef11EmitterFormCFPQ34nw4r4math4VEC3PQ34nw4r2ef7EmitterRCQ34nw4r4math4VEC3RCQ34nw4r4math4VEC3RCQ34nw4r4math4VEC3RCQ34nw4r4math4VEC3
/* 8001FAFC 0001A9FC  3C 60 00 03 */	lis r3, 0x000343FD@ha
/* 8001FB00 0001AA00  80 9C 00 EC */	lwz r4, 0xec(r28)
/* 8001FB04 0001AA04  38 03 43 FD */	addi r0, r3, 0x000343FD@l
/* 8001FB08 0001AA08  C8 62 83 18 */	lfd f3, lbl_804BFD38-_SDA2_BASE_(r2)
/* 8001FB0C 0001AA0C  7C C4 01 D6 */	mullw r6, r4, r0
/* 8001FB10 0001AA10  C0 02 83 08 */	lfs f0, lbl_804BFD28-_SDA2_BASE_(r2)
/* 8001FB14 0001AA14  FC 20 F8 90 */	fmr f1, f31
/* 8001FB18 0001AA18  7F 23 CB 78 */	mr r3, r25
/* 8001FB1C 0001AA1C  7F C4 F3 78 */	mr r4, r30
/* 8001FB20 0001AA20  7F 85 E3 78 */	mr r5, r28
/* 8001FB24 0001AA24  3C C6 00 27 */	addis r6, r6, 0x27
/* 8001FB28 0001AA28  38 C6 9E C3 */	addi r6, r6, -24893
/* 8001FB2C 0001AA2C  54 C0 84 3E */	srwi r0, r6, 0x10
/* 8001FB30 0001AA30  90 DC 00 EC */	stw r6, 0xec(r28)
/* 8001FB34 0001AA34  90 01 00 54 */	stw r0, 0x54(r1)
/* 8001FB38 0001AA38  80 E1 00 20 */	lwz r7, 0x20(r1)
/* 8001FB3C 0001AA3C  C8 41 00 50 */	lfd f2, 0x50(r1)
/* 8001FB40 0001AA40  80 C1 00 24 */	lwz r6, 0x24(r1)
/* 8001FB44 0001AA44  EC 42 18 28 */	fsubs f2, f2, f3
/* 8001FB48 0001AA48  80 01 00 28 */	lwz r0, 0x28(r1)
/* 8001FB4C 0001AA4C  90 E1 00 08 */	stw r7, 8(r1)
/* 8001FB50 0001AA50  EF E2 00 24 */	fdivs f31, f2, f0
/* 8001FB54 0001AA54  90 C1 00 0C */	stw r6, 0xc(r1)
/* 8001FB58 0001AA58  90 01 00 10 */	stw r0, 0x10(r1)
/* 8001FB5C 0001AA5C  80 DA 00 00 */	lwz r6, 0(r26)
/* 8001FB60 0001AA60  80 1A 00 04 */	lwz r0, 4(r26)
/* 8001FB64 0001AA64  90 C1 00 14 */	stw r6, 0x14(r1)
/* 8001FB68 0001AA68  90 01 00 18 */	stw r0, 0x18(r1)
/* 8001FB6C 0001AA6C  80 1A 00 08 */	lwz r0, 8(r26)
/* 8001FB70 0001AA70  90 01 00 1C */	stw r0, 0x1c(r1)
/* 8001FB74 0001AA74  4B FF D5 2D */	bl CalcLife__Q34nw4r2ef11EmitterFormFUsfPQ34nw4r2ef7Emitter
/* 8001FB78 0001AA78  88 1C 00 67 */	lbz r0, 0x67(r28)
/* 8001FB7C 0001AA7C  7C 64 1B 78 */	mr r4, r3
/* 8001FB80 0001AA80  81 9D 00 1C */	lwz r12, 0x1c(r29)
/* 8001FB84 0001AA84  7F A3 EB 78 */	mr r3, r29
/* 8001FB88 0001AA88  7C 00 07 74 */	extsb r0, r0
/* 8001FB8C 0001AA8C  C8 62 83 20 */	lfd f3, lbl_804BFD40-_SDA2_BASE_(r2)
/* 8001FB90 0001AA90  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 8001FB94 0001AA94  C0 22 83 14 */	lfs f1, lbl_804BFD34-_SDA2_BASE_(r2)
/* 8001FB98 0001AA98  90 01 00 4C */	stw r0, 0x4c(r1)
/* 8001FB9C 0001AA9C  7F E7 FB 78 */	mr r7, r31
/* 8001FBA0 0001AAA0  C0 02 83 10 */	lfs f0, lbl_804BFD30-_SDA2_BASE_(r2)
/* 8001FBA4 0001AAA4  54 84 04 3E */	clrlwi r4, r4, 0x10
/* 8001FBA8 0001AAA8  C8 41 00 48 */	lfd f2, 0x48(r1)
/* 8001FBAC 0001AAAC  38 A1 00 14 */	addi r5, r1, 0x14
/* 8001FBB0 0001AAB0  81 8C 00 14 */	lwz r12, 0x14(r12)
/* 8001FBB4 0001AAB4  38 C1 00 08 */	addi r6, r1, 8
/* 8001FBB8 0001AAB8  EC 42 18 28 */	fsubs f2, f2, f3
/* 8001FBBC 0001AABC  39 1C 00 FC */	addi r8, r28, 0xfc
/* 8001FBC0 0001AAC0  81 3C 00 F8 */	lwz r9, 0xf8(r28)
/* 8001FBC4 0001AAC4  A1 5C 00 E8 */	lhz r10, 0xe8(r28)
/* 8001FBC8 0001AAC8  EC 21 00 B2 */	fmuls f1, f1, f2
/* 8001FBCC 0001AACC  EC 21 07 F2 */	fmuls f1, f1, f31
/* 8001FBD0 0001AAD0  EC 20 08 2A */	fadds f1, f0, f1
/* 8001FBD4 0001AAD4  7D 89 03 A6 */	mtctr r12
/* 8001FBD8 0001AAD8  4E 80 04 21 */	bctrl 
/* 8001FBDC 0001AADC  E3 E1 00 88 */	psq_l f31, 136(r1), 0, qr0
/* 8001FBE0 0001AAE0  39 61 00 80 */	addi r11, r1, 0x80
/* 8001FBE4 0001AAE4  CB E1 00 80 */	lfd f31, 0x80(r1)
/* 8001FBE8 0001AAE8  48 09 21 A1 */	bl _restgpr_25
/* 8001FBEC 0001AAEC  80 01 00 94 */	lwz r0, 0x94(r1)
/* 8001FBF0 0001AAF0  7C 08 03 A6 */	mtlr r0
/* 8001FBF4 0001AAF4  38 21 00 90 */	addi r1, r1, 0x90
/* 8001FBF8 0001AAF8  4E 80 00 20 */	blr 

.global Emission__Q34nw4r2ef15EmitterFormCubeFPQ34nw4r2ef7EmitterPQ34nw4r2ef15ParticleManageriUlPfUsfPCQ34nw4r4math5MTX34
Emission__Q34nw4r2ef15EmitterFormCubeFPQ34nw4r2ef7EmitterPQ34nw4r2ef15ParticleManageriUlPfUsfPCQ34nw4r4math5MTX34:
/* 8001FBFC 0001AAFC  94 21 FD D0 */	stwu r1, -0x230(r1)
/* 8001FC00 0001AB00  7C 08 02 A6 */	mflr r0
/* 8001FC04 0001AB04  90 01 02 34 */	stw r0, 0x234(r1)
/* 8001FC08 0001AB08  DB E1 02 20 */	stfd f31, 0x220(r1)
/* 8001FC0C 0001AB0C  F3 E1 02 28 */	psq_st f31, 552(r1), 0, qr0
/* 8001FC10 0001AB10  DB C1 02 10 */	stfd f30, 0x210(r1)
/* 8001FC14 0001AB14  F3 C1 02 18 */	psq_st f30, 536(r1), 0, qr0
/* 8001FC18 0001AB18  DB A1 02 00 */	stfd f29, 0x200(r1)
/* 8001FC1C 0001AB1C  F3 A1 02 08 */	psq_st f29, 520(r1), 0, qr0
/* 8001FC20 0001AB20  DB 81 01 F0 */	stfd f28, 0x1f0(r1)
/* 8001FC24 0001AB24  F3 81 01 F8 */	psq_st f28, 504(r1), 0, qr0
/* 8001FC28 0001AB28  DB 61 01 E0 */	stfd f27, 0x1e0(r1)
/* 8001FC2C 0001AB2C  F3 61 01 E8 */	psq_st f27, 488(r1), 0, qr0
/* 8001FC30 0001AB30  DB 41 01 D0 */	stfd f26, 0x1d0(r1)
/* 8001FC34 0001AB34  F3 41 01 D8 */	psq_st f26, 472(r1), 0, qr0
/* 8001FC38 0001AB38  DB 21 01 C0 */	stfd f25, 0x1c0(r1)
/* 8001FC3C 0001AB3C  F3 21 01 C8 */	psq_st f25, 456(r1), 0, qr0
/* 8001FC40 0001AB40  DB 01 01 B0 */	stfd f24, 0x1b0(r1)
/* 8001FC44 0001AB44  F3 01 01 B8 */	psq_st f24, 440(r1), 0, qr0
/* 8001FC48 0001AB48  DA E1 01 A0 */	stfd f23, 0x1a0(r1)
/* 8001FC4C 0001AB4C  F2 E1 01 A8 */	psq_st f23, 424(r1), 0, qr0
/* 8001FC50 0001AB50  DA C1 01 90 */	stfd f22, 0x190(r1)
/* 8001FC54 0001AB54  F2 C1 01 98 */	psq_st f22, 408(r1), 0, qr0
/* 8001FC58 0001AB58  DA A1 01 80 */	stfd f21, 0x180(r1)
/* 8001FC5C 0001AB5C  F2 A1 01 88 */	.4byte 0xF2A10188
/* 8001FC60 0001AB60  DA 81 01 70 */	stfd f20, 0x170(r1)
/* 8001FC64 0001AB64  F2 81 01 78 */	psq_st f20, 376(r1), 0, qr0
/* 8001FC68 0001AB68  DA 61 01 60 */	stfd f19, 0x160(r1)
/* 8001FC6C 0001AB6C  F2 61 01 68 */	psq_st f19, 360(r1), 0, qr0
/* 8001FC70 0001AB70  DA 41 01 50 */	stfd f18, 0x150(r1)
/* 8001FC74 0001AB74  F2 41 01 58 */	psq_st f18, 344(r1), 0, qr0
/* 8001FC78 0001AB78  DA 21 01 40 */	stfd f17, 0x140(r1)
/* 8001FC7C 0001AB7C  F2 21 01 48 */	.4byte 0xF2210148
/* 8001FC80 0001AB80  DA 01 01 30 */	stfd f16, 0x130(r1)
/* 8001FC84 0001AB84  F2 01 01 38 */	psq_st f16, 312(r1), 0, qr0
/* 8001FC88 0001AB88  D9 E1 01 20 */	stfd f15, 0x120(r1)
/* 8001FC8C 0001AB8C  F1 E1 01 28 */	psq_st f15, 296(r1), 0, qr0
/* 8001FC90 0001AB90  D9 C1 01 10 */	stfd f14, 0x110(r1)
/* 8001FC94 0001AB94  F1 C1 01 18 */	psq_st f14, 280(r1), 0, qr0
/* 8001FC98 0001AB98  39 61 01 10 */	addi r11, r1, 0x110
/* 8001FC9C 0001AB9C  48 09 20 81 */	bl _savegpr_17
/* 8001FCA0 0001ABA0  3C 00 43 30 */	lis r0, 0x4330
/* 8001FCA4 0001ABA4  FF 20 08 90 */	fmr f25, f1
/* 8001FCA8 0001ABA8  2C 06 00 01 */	cmpwi r6, 1
/* 8001FCAC 0001ABAC  90 01 00 B0 */	stw r0, 0xb0(r1)
/* 8001FCB0 0001ABB0  7C 7A 1B 78 */	mr r26, r3
/* 8001FCB4 0001ABB4  7C 9B 23 78 */	mr r27, r4
/* 8001FCB8 0001ABB8  90 01 00 B8 */	stw r0, 0xb8(r1)
/* 8001FCBC 0001ABBC  7C BC 2B 78 */	mr r28, r5
/* 8001FCC0 0001ABC0  7C DD 33 78 */	mr r29, r6
/* 8001FCC4 0001ABC4  7D 3E 4B 78 */	mr r30, r9
/* 8001FCC8 0001ABC8  7D 5F 53 78 */	mr r31, r10
/* 8001FCCC 0001ABCC  41 80 16 10 */	blt lbl_800212DC
/* 8001FCD0 0001ABD0  C3 E8 00 00 */	lfs f31, 0(r8)
/* 8001FCD4 0001ABD4  C0 22 83 28 */	lfs f1, lbl_804BFD48-_SDA2_BASE_(r2)
/* 8001FCD8 0001ABD8  C0 08 00 04 */	lfs f0, 4(r8)
/* 8001FCDC 0001ABDC  FC 1F 08 40 */	fcmpo cr0, f31, f1
/* 8001FCE0 0001ABE0  C3 C8 00 08 */	lfs f30, 8(r8)
/* 8001FCE4 0001ABE4  D0 01 00 C4 */	stfs f0, 0xc4(r1)
/* 8001FCE8 0001ABE8  40 80 00 08 */	bge lbl_8001FCF0
/* 8001FCEC 0001ABEC  FF E0 08 90 */	fmr f31, f1
lbl_8001FCF0:
/* 8001FCF0 0001ABF0  C0 22 83 28 */	lfs f1, lbl_804BFD48-_SDA2_BASE_(r2)
/* 8001FCF4 0001ABF4  C0 01 00 C4 */	lfs f0, 0xc4(r1)
/* 8001FCF8 0001ABF8  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 8001FCFC 0001ABFC  40 80 00 08 */	bge lbl_8001FD04
/* 8001FD00 0001AC00  D0 21 00 C4 */	stfs f1, 0xc4(r1)
lbl_8001FD04:
/* 8001FD04 0001AC04  C0 02 83 28 */	lfs f0, lbl_804BFD48-_SDA2_BASE_(r2)
/* 8001FD08 0001AC08  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 8001FD0C 0001AC0C  40 80 00 08 */	bge lbl_8001FD14
/* 8001FD10 0001AC10  FF C0 00 90 */	fmr f30, f0
lbl_8001FD14:
/* 8001FD14 0001AC14  C0 02 83 00 */	lfs f0, lbl_804BFD20-_SDA2_BASE_(r2)
/* 8001FD18 0001AC18  C0 28 00 0C */	lfs f1, 0xc(r8)
/* 8001FD1C 0001AC1C  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 8001FD20 0001AC20  40 82 00 0C */	bne lbl_8001FD2C
/* 8001FD24 0001AC24  C1 E2 83 28 */	lfs f15, lbl_804BFD48-_SDA2_BASE_(r2)
/* 8001FD28 0001AC28  48 00 00 0C */	b lbl_8001FD34
lbl_8001FD2C:
/* 8001FD2C 0001AC2C  C0 02 83 14 */	lfs f0, lbl_804BFD34-_SDA2_BASE_(r2)
/* 8001FD30 0001AC30  ED E0 00 72 */	fmuls f15, f0, f1
lbl_8001FD34:
/* 8001FD34 0001AC34  C3 84 00 78 */	lfs f28, 0x78(r4)
/* 8001FD38 0001AC38  C0 02 83 2C */	lfs f0, lbl_804BFD4C-_SDA2_BASE_(r2)
/* 8001FD3C 0001AC3C  C0 42 83 10 */	lfs f2, lbl_804BFD30-_SDA2_BASE_(r2)
/* 8001FD40 0001AC40  EC 3C 00 28 */	fsubs f1, f28, f0
/* 8001FD44 0001AC44  C0 02 83 30 */	lfs f0, lbl_804BFD50-_SDA2_BASE_(r2)
/* 8001FD48 0001AC48  EF A2 78 28 */	fsubs f29, f2, f15
/* 8001FD4C 0001AC4C  FC 20 0A 10 */	fabs f1, f1
/* 8001FD50 0001AC50  FC 20 08 18 */	frsp f1, f1
/* 8001FD54 0001AC54  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 8001FD58 0001AC58  40 80 00 08 */	bge lbl_8001FD60
/* 8001FD5C 0001AC5C  EF 9C 00 28 */	fsubs f28, f28, f0
lbl_8001FD60:
/* 8001FD60 0001AC60  54 E0 03 9D */	rlwinm. r0, r7, 0, 0xe, 0xe
/* 8001FD64 0001AC64  41 82 0C D4 */	beq lbl_80020A38
/* 8001FD68 0001AC68  38 06 00 01 */	addi r0, r6, 1
/* 8001FD6C 0001AC6C  54 C8 0F FE */	srwi r8, r6, 0x1f
/* 8001FD70 0001AC70  6C 03 80 00 */	xoris r3, r0, 0x8000
/* 8001FD74 0001AC74  C8 22 83 20 */	lfd f1, lbl_804BFD40-_SDA2_BASE_(r2)
/* 8001FD78 0001AC78  90 61 00 B4 */	stw r3, 0xb4(r1)
/* 8001FD7C 0001AC7C  54 C0 07 FE */	clrlwi r0, r6, 0x1f
/* 8001FD80 0001AC80  7C 00 42 78 */	xor r0, r0, r8
/* 8001FD84 0001AC84  38 86 FF FF */	addi r4, r6, -1
/* 8001FD88 0001AC88  C8 01 00 B0 */	lfd f0, 0xb0(r1)
/* 8001FD8C 0001AC8C  7C A8 32 14 */	add r5, r8, r6
/* 8001FD90 0001AC90  7C A5 0E 70 */	srawi r5, r5, 1
/* 8001FD94 0001AC94  7C 08 00 51 */	subf. r0, r8, r0
/* 8001FD98 0001AC98  EC 20 08 28 */	fsubs f1, f0, f1
/* 8001FD9C 0001AC9C  C0 02 83 0C */	lfs f0, lbl_804BFD2C-_SDA2_BASE_(r2)
/* 8001FDA0 0001ACA0  54 83 0F FE */	srwi r3, r4, 0x1f
/* 8001FDA4 0001ACA4  3A C5 00 01 */	addi r22, r5, 1
/* 8001FDA8 0001ACA8  7C 03 22 14 */	add r0, r3, r4
/* 8001FDAC 0001ACAC  3A 60 00 00 */	li r19, 0
/* 8001FDB0 0001ACB0  EF 60 08 24 */	fdivs f27, f0, f1
/* 8001FDB4 0001ACB4  7C 03 0E 70 */	srawi r3, r0, 1
/* 8001FDB8 0001ACB8  3A 83 00 01 */	addi r20, r3, 1
/* 8001FDBC 0001ACBC  40 82 00 08 */	bne lbl_8001FDC4
/* 8001FDC0 0001ACC0  3A 60 00 02 */	li r19, 2
lbl_8001FDC4:
/* 8001FDC4 0001ACC4  C0 01 00 C4 */	lfs f0, 0xc4(r1)
/* 8001FDC8 0001ACC8  7E E6 31 D6 */	mullw r23, r6, r6
/* 8001FDCC 0001ACCC  CA E2 83 20 */	lfd f23, lbl_804BFD40-_SDA2_BASE_(r2)
/* 8001FDD0 0001ACD0  54 F9 01 CE */	rlwinm r25, r7, 0, 7, 7
/* 8001FDD4 0001ACD4  FE A0 00 50 */	fneg f21, f0
/* 8001FDD8 0001ACD8  C2 C2 83 10 */	lfs f22, lbl_804BFD30-_SDA2_BASE_(r2)
/* 8001FDDC 0001ACDC  CA 62 83 18 */	lfd f19, lbl_804BFD38-_SDA2_BASE_(r2)
/* 8001FDE0 0001ACE0  C2 42 83 08 */	lfs f18, lbl_804BFD28-_SDA2_BASE_(r2)
/* 8001FDE4 0001ACE4  3A 40 00 01 */	li r18, 1
/* 8001FDE8 0001ACE8  C2 82 83 00 */	lfs f20, lbl_804BFD20-_SDA2_BASE_(r2)
/* 8001FDEC 0001ACEC  3A 20 00 01 */	li r17, 1
/* 8001FDF0 0001ACF0  C2 22 83 28 */	lfs f17, lbl_804BFD48-_SDA2_BASE_(r2)
/* 8001FDF4 0001ACF4  3A A0 00 00 */	li r21, 0
/* 8001FDF8 0001ACF8  C2 02 83 34 */	lfs f16, lbl_804BFD54-_SDA2_BASE_(r2)
/* 8001FDFC 0001ACFC  3F 00 00 03 */	lis r24, 3
/* 8001FE00 0001AD00  48 00 02 4C */	b lbl_8002004C
lbl_8001FE04:
/* 8001FE04 0001AD04  2C 15 00 00 */	cmpwi r21, 0
/* 8001FE08 0001AD08  41 82 00 7C */	beq lbl_8001FE84
/* 8001FE0C 0001AD0C  2C 13 00 02 */	cmpwi r19, 2
/* 8001FE10 0001AD10  41 82 00 34 */	beq lbl_8001FE44
/* 8001FE14 0001AD14  40 80 00 14 */	bge lbl_8001FE28
/* 8001FE18 0001AD18  2C 13 00 00 */	cmpwi r19, 0
/* 8001FE1C 0001AD1C  41 82 00 18 */	beq lbl_8001FE34
/* 8001FE20 0001AD20  40 80 00 1C */	bge lbl_8001FE3C
/* 8001FE24 0001AD24  48 00 00 2C */	b lbl_8001FE50
lbl_8001FE28:
/* 8001FE28 0001AD28  2C 13 00 04 */	cmpwi r19, 4
/* 8001FE2C 0001AD2C  40 80 00 24 */	bge lbl_8001FE50
/* 8001FE30 0001AD30  48 00 00 1C */	b lbl_8001FE4C
lbl_8001FE34:
/* 8001FE34 0001AD34  3A 94 FF FF */	addi r20, r20, -1
/* 8001FE38 0001AD38  48 00 00 18 */	b lbl_8001FE50
lbl_8001FE3C:
/* 8001FE3C 0001AD3C  3A D6 00 01 */	addi r22, r22, 1
/* 8001FE40 0001AD40  48 00 00 10 */	b lbl_8001FE50
lbl_8001FE44:
/* 8001FE44 0001AD44  3A 94 00 01 */	addi r20, r20, 1
/* 8001FE48 0001AD48  48 00 00 08 */	b lbl_8001FE50
lbl_8001FE4C:
/* 8001FE4C 0001AD4C  3A D6 FF FF */	addi r22, r22, -1
lbl_8001FE50:
/* 8001FE50 0001AD50  36 31 FF FF */	addic. r17, r17, -1
/* 8001FE54 0001AD54  41 81 00 30 */	bgt lbl_8001FE84
/* 8001FE58 0001AD58  3A 73 00 01 */	addi r19, r19, 1
/* 8001FE5C 0001AD5C  2C 13 00 04 */	cmpwi r19, 4
/* 8001FE60 0001AD60  40 82 00 08 */	bne lbl_8001FE68
/* 8001FE64 0001AD64  3A 60 00 00 */	li r19, 0
lbl_8001FE68:
/* 8001FE68 0001AD68  56 63 0F FE */	srwi r3, r19, 0x1f
/* 8001FE6C 0001AD6C  56 60 07 FE */	clrlwi r0, r19, 0x1f
/* 8001FE70 0001AD70  7C 00 1A 78 */	xor r0, r0, r3
/* 8001FE74 0001AD74  7C 03 00 51 */	subf. r0, r3, r0
/* 8001FE78 0001AD78  40 82 00 08 */	bne lbl_8001FE80
/* 8001FE7C 0001AD7C  3A 52 00 01 */	addi r18, r18, 1
lbl_8001FE80:
/* 8001FE80 0001AD80  7E 51 93 78 */	mr r17, r18
lbl_8001FE84:
/* 8001FE84 0001AD84  6E C3 80 00 */	xoris r3, r22, 0x8000
/* 8001FE88 0001AD88  6E 80 80 00 */	xoris r0, r20, 0x8000
/* 8001FE8C 0001AD8C  90 61 00 BC */	stw r3, 0xbc(r1)
/* 8001FE90 0001AD90  90 01 00 B4 */	stw r0, 0xb4(r1)
/* 8001FE94 0001AD94  C8 21 00 B8 */	lfd f1, 0xb8(r1)
/* 8001FE98 0001AD98  C8 01 00 B0 */	lfd f0, 0xb0(r1)
/* 8001FE9C 0001AD9C  EC 21 B8 28 */	fsubs f1, f1, f23
/* 8001FEA0 0001ADA0  EC 00 B8 28 */	fsubs f0, f0, f23
/* 8001FEA4 0001ADA4  EC 21 06 F2 */	fmuls f1, f1, f27
/* 8001FEA8 0001ADA8  EC 00 06 F2 */	fmuls f0, f0, f27
/* 8001FEAC 0001ADAC  EC 41 B0 28 */	fsubs f2, f1, f22
/* 8001FEB0 0001ADB0  EC 60 B0 28 */	fsubs f3, f0, f22
/* 8001FEB4 0001ADB4  FC 20 12 10 */	fabs f1, f2
/* 8001FEB8 0001ADB8  FC 00 1A 10 */	fabs f0, f3
/* 8001FEBC 0001ADBC  EC 82 07 F2 */	fmuls f4, f2, f31
/* 8001FEC0 0001ADC0  FC 20 08 18 */	frsp f1, f1
/* 8001FEC4 0001ADC4  FC 00 00 18 */	frsp f0, f0
/* 8001FEC8 0001ADC8  EC A3 07 B2 */	fmuls f5, f3, f30
/* 8001FECC 0001ADCC  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 8001FED0 0001ADD0  40 81 00 08 */	ble lbl_8001FED8
/* 8001FED4 0001ADD4  48 00 00 08 */	b lbl_8001FEDC
lbl_8001FED8:
/* 8001FED8 0001ADD8  FC 20 00 90 */	fmr f1, f0
lbl_8001FEDC:
/* 8001FEDC 0001ADDC  FC 00 1A 10 */	fabs f0, f3
/* 8001FEE0 0001ADE0  FC 40 12 10 */	fabs f2, f2
/* 8001FEE4 0001ADE4  EC 76 08 28 */	fsubs f3, f22, f1
/* 8001FEE8 0001ADE8  FC 00 00 18 */	frsp f0, f0
/* 8001FEEC 0001ADEC  FC 20 10 18 */	frsp f1, f2
/* 8001FEF0 0001ADF0  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 8001FEF4 0001ADF4  40 81 00 08 */	ble lbl_8001FEFC
/* 8001FEF8 0001ADF8  48 00 00 08 */	b lbl_8001FF00
lbl_8001FEFC:
/* 8001FEFC 0001ADFC  FC 20 00 90 */	fmr f1, f0
lbl_8001FF00:
/* 8001FF00 0001AE00  FC 14 E8 00 */	fcmpu cr0, f20, f29
/* 8001FF04 0001AE04  D0 81 00 A4 */	stfs f4, 0xa4(r1)
/* 8001FF08 0001AE08  D2 A1 00 A8 */	stfs f21, 0xa8(r1)
/* 8001FF0C 0001AE0C  D0 A1 00 AC */	stfs f5, 0xac(r1)
/* 8001FF10 0001AE10  41 82 00 90 */	beq lbl_8001FFA0
/* 8001FF14 0001AE14  2C 19 00 00 */	cmpwi r25, 0
/* 8001FF18 0001AE18  41 82 00 44 */	beq lbl_8001FF5C
/* 8001FF1C 0001AE1C  80 7B 00 EC */	lwz r3, 0xec(r27)
/* 8001FF20 0001AE20  38 18 43 FD */	addi r0, r24, 0x43fd
/* 8001FF24 0001AE24  7C 63 01 D6 */	mullw r3, r3, r0
/* 8001FF28 0001AE28  3C 63 00 27 */	addis r3, r3, 0x27
/* 8001FF2C 0001AE2C  38 63 9E C3 */	addi r3, r3, -24893
/* 8001FF30 0001AE30  54 60 84 3E */	srwi r0, r3, 0x10
/* 8001FF34 0001AE34  90 7B 00 EC */	stw r3, 0xec(r27)
/* 8001FF38 0001AE38  90 01 00 BC */	stw r0, 0xbc(r1)
/* 8001FF3C 0001AE3C  C8 01 00 B8 */	lfd f0, 0xb8(r1)
/* 8001FF40 0001AE40  EC 00 98 28 */	fsubs f0, f0, f19
/* 8001FF44 0001AE44  EC 00 90 24 */	fdivs f0, f0, f18
/* 8001FF48 0001AE48  EC 00 00 32 */	fmuls f0, f0, f0
/* 8001FF4C 0001AE4C  EC 00 07 72 */	fmuls f0, f0, f29
/* 8001FF50 0001AE50  EC 03 00 32 */	fmuls f0, f3, f0
/* 8001FF54 0001AE54  EC 56 00 28 */	fsubs f2, f22, f0
/* 8001FF58 0001AE58  48 00 00 3C */	b lbl_8001FF94
lbl_8001FF5C:
/* 8001FF5C 0001AE5C  80 7B 00 EC */	lwz r3, 0xec(r27)
/* 8001FF60 0001AE60  38 18 43 FD */	addi r0, r24, 0x43fd
/* 8001FF64 0001AE64  7C 63 01 D6 */	mullw r3, r3, r0
/* 8001FF68 0001AE68  3C 63 00 27 */	addis r3, r3, 0x27
/* 8001FF6C 0001AE6C  38 63 9E C3 */	addi r3, r3, -24893
/* 8001FF70 0001AE70  54 60 84 3E */	srwi r0, r3, 0x10
/* 8001FF74 0001AE74  90 7B 00 EC */	stw r3, 0xec(r27)
/* 8001FF78 0001AE78  90 01 00 B4 */	stw r0, 0xb4(r1)
/* 8001FF7C 0001AE7C  C8 01 00 B0 */	lfd f0, 0xb0(r1)
/* 8001FF80 0001AE80  EC 00 98 28 */	fsubs f0, f0, f19
/* 8001FF84 0001AE84  EC 00 90 24 */	fdivs f0, f0, f18
/* 8001FF88 0001AE88  EC 1D 00 32 */	fmuls f0, f29, f0
/* 8001FF8C 0001AE8C  EC 03 00 32 */	fmuls f0, f3, f0
/* 8001FF90 0001AE90  EC 56 00 28 */	fsubs f2, f22, f0
lbl_8001FF94:
/* 8001FF94 0001AE94  C0 01 00 A8 */	lfs f0, 0xa8(r1)
/* 8001FF98 0001AE98  EC 00 00 B2 */	fmuls f0, f0, f2
/* 8001FF9C 0001AE9C  D0 01 00 A8 */	stfs f0, 0xa8(r1)
lbl_8001FFA0:
/* 8001FFA0 0001AEA0  FC 14 E0 00 */	fcmpu cr0, f20, f28
/* 8001FFA4 0001AEA4  41 82 00 2C */	beq lbl_8001FFD0
/* 8001FFA8 0001AEA8  C0 01 00 A4 */	lfs f0, 0xa4(r1)
/* 8001FFAC 0001AEAC  FC 00 02 10 */	fabs f0, f0
/* 8001FFB0 0001AEB0  FC 00 00 18 */	frsp f0, f0
/* 8001FFB4 0001AEB4  FC 00 88 40 */	fcmpo cr0, f0, f17
/* 8001FFB8 0001AEB8  40 80 00 28 */	bge lbl_8001FFE0
/* 8001FFBC 0001AEBC  C0 01 00 AC */	lfs f0, 0xac(r1)
/* 8001FFC0 0001AEC0  FC 00 02 10 */	fabs f0, f0
/* 8001FFC4 0001AEC4  FC 00 00 18 */	frsp f0, f0
/* 8001FFC8 0001AEC8  FC 00 88 40 */	fcmpo cr0, f0, f17
/* 8001FFCC 0001AECC  40 80 00 14 */	bge lbl_8001FFE0
lbl_8001FFD0:
/* 8001FFD0 0001AED0  D2 81 00 98 */	stfs f20, 0x98(r1)
/* 8001FFD4 0001AED4  D2 01 00 9C */	stfs f16, 0x9c(r1)
/* 8001FFD8 0001AED8  D2 81 00 A0 */	stfs f20, 0xa0(r1)
/* 8001FFDC 0001AEDC  48 00 00 48 */	b lbl_80020024
lbl_8001FFE0:
/* 8001FFE0 0001AEE0  EC 21 07 32 */	fmuls f1, f1, f28
/* 8001FFE4 0001AEE4  48 0A 0E 15 */	bl tan
/* 8001FFE8 0001AEE8  FC 60 08 18 */	frsp f3, f1
/* 8001FFEC 0001AEEC  C0 41 00 A4 */	lfs f2, 0xa4(r1)
/* 8001FFF0 0001AEF0  C0 01 00 AC */	lfs f0, 0xac(r1)
/* 8001FFF4 0001AEF4  EC 22 00 B2 */	fmuls f1, f2, f2
/* 8001FFF8 0001AEF8  D0 41 00 98 */	stfs f2, 0x98(r1)
/* 8001FFFC 0001AEFC  ED F6 18 24 */	fdivs f15, f22, f3
/* 80020000 0001AF00  EC 00 00 32 */	fmuls f0, f0, f0
/* 80020004 0001AF04  EC 21 00 2A */	fadds f1, f1, f0
/* 80020008 0001AF08  48 0A 10 C9 */	bl sqrt
/* 8002000C 0001AF0C  FC 20 08 18 */	frsp f1, f1
/* 80020010 0001AF10  C0 01 00 AC */	lfs f0, 0xac(r1)
/* 80020014 0001AF14  D0 01 00 A0 */	stfs f0, 0xa0(r1)
/* 80020018 0001AF18  FC 00 08 50 */	fneg f0, f1
/* 8002001C 0001AF1C  EC 0F 00 32 */	fmuls f0, f15, f0
/* 80020020 0001AF20  D0 01 00 9C */	stfs f0, 0x9c(r1)
lbl_80020024:
/* 80020024 0001AF24  FC 20 C8 90 */	fmr f1, f25
/* 80020028 0001AF28  7F 43 D3 78 */	mr r3, r26
/* 8002002C 0001AF2C  7F 66 DB 78 */	mr r6, r27
/* 80020030 0001AF30  7F 87 E3 78 */	mr r7, r28
/* 80020034 0001AF34  7F C8 F3 78 */	mr r8, r30
/* 80020038 0001AF38  7F E9 FB 78 */	mr r9, r31
/* 8002003C 0001AF3C  38 81 00 A4 */	addi r4, r1, 0xa4
/* 80020040 0001AF40  38 A1 00 98 */	addi r5, r1, 0x98
/* 80020044 0001AF44  4B FF F8 01 */	bl EmissionSub__Q34nw4r2ef15EmitterFormCubeFRQ34nw4r4math4VEC3RQ34nw4r4math4VEC3PQ34nw4r2ef7EmitterPQ34nw4r2ef15ParticleManagerUsfPCQ34nw4r4math5MTX34
/* 80020048 0001AF48  3A B5 00 01 */	addi r21, r21, 1
lbl_8002004C:
/* 8002004C 0001AF4C  7C 15 B8 00 */	cmpw r21, r23
/* 80020050 0001AF50  41 80 FD B4 */	blt lbl_8001FE04
/* 80020054 0001AF54  FE 60 F8 50 */	fneg f19, f31
/* 80020058 0001AF58  CA 22 83 20 */	lfd f17, lbl_804BFD40-_SDA2_BASE_(r2)
/* 8002005C 0001AF5C  FE 00 F0 50 */	fneg f16, f30
/* 80020060 0001AF60  C2 42 83 10 */	lfs f18, lbl_804BFD30-_SDA2_BASE_(r2)
/* 80020064 0001AF64  CA E2 83 18 */	lfd f23, lbl_804BFD38-_SDA2_BASE_(r2)
/* 80020068 0001AF68  3A A0 00 01 */	li r21, 1
/* 8002006C 0001AF6C  C2 C2 83 08 */	lfs f22, lbl_804BFD28-_SDA2_BASE_(r2)
/* 80020070 0001AF70  3F 00 00 03 */	lis r24, 3
/* 80020074 0001AF74  C3 02 83 00 */	lfs f24, lbl_804BFD20-_SDA2_BASE_(r2)
/* 80020078 0001AF78  C2 A2 83 28 */	lfs f21, lbl_804BFD48-_SDA2_BASE_(r2)
/* 8002007C 0001AF7C  C2 82 83 34 */	lfs f20, lbl_804BFD54-_SDA2_BASE_(r2)
/* 80020080 0001AF80  48 00 07 08 */	b lbl_80020788
lbl_80020084:
/* 80020084 0001AF84  6E A0 80 00 */	xoris r0, r21, 0x8000
/* 80020088 0001AF88  3A C0 00 01 */	li r22, 1
/* 8002008C 0001AF8C  90 01 00 BC */	stw r0, 0xbc(r1)
/* 80020090 0001AF90  C8 01 00 B8 */	lfd f0, 0xb8(r1)
/* 80020094 0001AF94  EC 00 88 28 */	fsubs f0, f0, f17
/* 80020098 0001AF98  EC 00 06 F2 */	fmuls f0, f0, f27
/* 8002009C 0001AF9C  EC 00 90 28 */	fsubs f0, f0, f18
/* 800200A0 0001AFA0  D0 01 00 C0 */	stfs f0, 0xc0(r1)
/* 800200A4 0001AFA4  FC 00 00 18 */	frsp f0, f0
/* 800200A8 0001AFA8  C0 21 00 C0 */	lfs f1, 0xc0(r1)
/* 800200AC 0001AFAC  FC 40 02 10 */	fabs f2, f0
/* 800200B0 0001AFB0  C0 01 00 C4 */	lfs f0, 0xc4(r1)
/* 800200B4 0001AFB4  EF 41 00 32 */	fmuls f26, f1, f0
/* 800200B8 0001AFB8  FD E0 10 18 */	frsp f15, f2
/* 800200BC 0001AFBC  48 00 01 9C */	b lbl_80020258
lbl_800200C0:
/* 800200C0 0001AFC0  6E C0 80 00 */	xoris r0, r22, 0x8000
/* 800200C4 0001AFC4  90 01 00 B4 */	stw r0, 0xb4(r1)
/* 800200C8 0001AFC8  C8 01 00 B0 */	lfd f0, 0xb0(r1)
/* 800200CC 0001AFCC  EC 00 88 28 */	fsubs f0, f0, f17
/* 800200D0 0001AFD0  EC 00 06 F2 */	fmuls f0, f0, f27
/* 800200D4 0001AFD4  EC 20 90 28 */	fsubs f1, f0, f18
/* 800200D8 0001AFD8  FC 00 0A 10 */	fabs f0, f1
/* 800200DC 0001AFDC  EC 41 07 F2 */	fmuls f2, f1, f31
/* 800200E0 0001AFE0  FC 00 00 18 */	frsp f0, f0
/* 800200E4 0001AFE4  FC 00 78 40 */	fcmpo cr0, f0, f15
/* 800200E8 0001AFE8  40 81 00 08 */	ble lbl_800200F0
/* 800200EC 0001AFEC  48 00 00 08 */	b lbl_800200F4
lbl_800200F0:
/* 800200F0 0001AFF0  FC 00 78 90 */	fmr f0, f15
lbl_800200F4:
/* 800200F4 0001AFF4  FC 20 0A 10 */	fabs f1, f1
/* 800200F8 0001AFF8  EC 72 00 28 */	fsubs f3, f18, f0
/* 800200FC 0001AFFC  FC 20 08 18 */	frsp f1, f1
/* 80020100 0001B000  FC 01 78 40 */	fcmpo cr0, f1, f15
/* 80020104 0001B004  40 81 00 08 */	ble lbl_8002010C
/* 80020108 0001B008  48 00 00 08 */	b lbl_80020110
lbl_8002010C:
/* 8002010C 0001B00C  FC 20 78 90 */	fmr f1, f15
lbl_80020110:
/* 80020110 0001B010  FC 18 E8 00 */	fcmpu cr0, f24, f29
/* 80020114 0001B014  D0 41 00 8C */	stfs f2, 0x8c(r1)
/* 80020118 0001B018  D3 41 00 90 */	stfs f26, 0x90(r1)
/* 8002011C 0001B01C  D2 01 00 94 */	stfs f16, 0x94(r1)
/* 80020120 0001B020  41 82 00 90 */	beq lbl_800201B0
/* 80020124 0001B024  2C 19 00 00 */	cmpwi r25, 0
/* 80020128 0001B028  41 82 00 44 */	beq lbl_8002016C
/* 8002012C 0001B02C  80 7B 00 EC */	lwz r3, 0xec(r27)
/* 80020130 0001B030  38 18 43 FD */	addi r0, r24, 0x43fd
/* 80020134 0001B034  7C 63 01 D6 */	mullw r3, r3, r0
/* 80020138 0001B038  3C 63 00 27 */	addis r3, r3, 0x27
/* 8002013C 0001B03C  38 63 9E C3 */	addi r3, r3, -24893
/* 80020140 0001B040  54 60 84 3E */	srwi r0, r3, 0x10
/* 80020144 0001B044  90 7B 00 EC */	stw r3, 0xec(r27)
/* 80020148 0001B048  90 01 00 BC */	stw r0, 0xbc(r1)
/* 8002014C 0001B04C  C8 01 00 B8 */	lfd f0, 0xb8(r1)
/* 80020150 0001B050  EC 00 B8 28 */	fsubs f0, f0, f23
/* 80020154 0001B054  EC 00 B0 24 */	fdivs f0, f0, f22
/* 80020158 0001B058  EC 00 00 32 */	fmuls f0, f0, f0
/* 8002015C 0001B05C  EC 00 07 72 */	fmuls f0, f0, f29
/* 80020160 0001B060  EC 03 00 32 */	fmuls f0, f3, f0
/* 80020164 0001B064  EC 52 00 28 */	fsubs f2, f18, f0
/* 80020168 0001B068  48 00 00 3C */	b lbl_800201A4
lbl_8002016C:
/* 8002016C 0001B06C  80 7B 00 EC */	lwz r3, 0xec(r27)
/* 80020170 0001B070  38 18 43 FD */	addi r0, r24, 0x43fd
/* 80020174 0001B074  7C 63 01 D6 */	mullw r3, r3, r0
/* 80020178 0001B078  3C 63 00 27 */	addis r3, r3, 0x27
/* 8002017C 0001B07C  38 63 9E C3 */	addi r3, r3, -24893
/* 80020180 0001B080  54 60 84 3E */	srwi r0, r3, 0x10
/* 80020184 0001B084  90 7B 00 EC */	stw r3, 0xec(r27)
/* 80020188 0001B088  90 01 00 B4 */	stw r0, 0xb4(r1)
/* 8002018C 0001B08C  C8 01 00 B0 */	lfd f0, 0xb0(r1)
/* 80020190 0001B090  EC 00 B8 28 */	fsubs f0, f0, f23
/* 80020194 0001B094  EC 00 B0 24 */	fdivs f0, f0, f22
/* 80020198 0001B098  EC 1D 00 32 */	fmuls f0, f29, f0
/* 8002019C 0001B09C  EC 03 00 32 */	fmuls f0, f3, f0
/* 800201A0 0001B0A0  EC 52 00 28 */	fsubs f2, f18, f0
lbl_800201A4:
/* 800201A4 0001B0A4  C0 01 00 94 */	lfs f0, 0x94(r1)
/* 800201A8 0001B0A8  EC 00 00 B2 */	fmuls f0, f0, f2
/* 800201AC 0001B0AC  D0 01 00 94 */	stfs f0, 0x94(r1)
lbl_800201B0:
/* 800201B0 0001B0B0  FC 18 E0 00 */	fcmpu cr0, f24, f28
/* 800201B4 0001B0B4  41 82 00 2C */	beq lbl_800201E0
/* 800201B8 0001B0B8  C0 01 00 8C */	lfs f0, 0x8c(r1)
/* 800201BC 0001B0BC  FC 00 02 10 */	fabs f0, f0
/* 800201C0 0001B0C0  FC 00 00 18 */	frsp f0, f0
/* 800201C4 0001B0C4  FC 00 A8 40 */	fcmpo cr0, f0, f21
/* 800201C8 0001B0C8  40 80 00 28 */	bge lbl_800201F0
/* 800201CC 0001B0CC  C0 01 00 90 */	lfs f0, 0x90(r1)
/* 800201D0 0001B0D0  FC 00 02 10 */	fabs f0, f0
/* 800201D4 0001B0D4  FC 00 00 18 */	frsp f0, f0
/* 800201D8 0001B0D8  FC 00 A8 40 */	fcmpo cr0, f0, f21
/* 800201DC 0001B0DC  40 80 00 14 */	bge lbl_800201F0
lbl_800201E0:
/* 800201E0 0001B0E0  D3 01 00 80 */	stfs f24, 0x80(r1)
/* 800201E4 0001B0E4  D3 01 00 84 */	stfs f24, 0x84(r1)
/* 800201E8 0001B0E8  D2 81 00 88 */	stfs f20, 0x88(r1)
/* 800201EC 0001B0EC  48 00 00 44 */	b lbl_80020230
lbl_800201F0:
/* 800201F0 0001B0F0  EC 21 07 32 */	fmuls f1, f1, f28
/* 800201F4 0001B0F4  48 0A 0C 05 */	bl tan
/* 800201F8 0001B0F8  FC 60 08 18 */	frsp f3, f1
/* 800201FC 0001B0FC  C0 41 00 8C */	lfs f2, 0x8c(r1)
/* 80020200 0001B100  C0 01 00 90 */	lfs f0, 0x90(r1)
/* 80020204 0001B104  EC 22 00 B2 */	fmuls f1, f2, f2
/* 80020208 0001B108  D0 41 00 80 */	stfs f2, 0x80(r1)
/* 8002020C 0001B10C  ED D2 18 24 */	fdivs f14, f18, f3
/* 80020210 0001B110  D0 01 00 84 */	stfs f0, 0x84(r1)
/* 80020214 0001B114  EC 00 00 32 */	fmuls f0, f0, f0
/* 80020218 0001B118  EC 21 00 2A */	fadds f1, f1, f0
/* 8002021C 0001B11C  48 0A 0E B5 */	bl sqrt
/* 80020220 0001B120  FC 00 08 18 */	frsp f0, f1
/* 80020224 0001B124  FC 00 00 50 */	fneg f0, f0
/* 80020228 0001B128  EC 0E 00 32 */	fmuls f0, f14, f0
/* 8002022C 0001B12C  D0 01 00 88 */	stfs f0, 0x88(r1)
lbl_80020230:
/* 80020230 0001B130  FC 20 C8 90 */	fmr f1, f25
/* 80020234 0001B134  7F 43 D3 78 */	mr r3, r26
/* 80020238 0001B138  7F 66 DB 78 */	mr r6, r27
/* 8002023C 0001B13C  7F 87 E3 78 */	mr r7, r28
/* 80020240 0001B140  7F C8 F3 78 */	mr r8, r30
/* 80020244 0001B144  7F E9 FB 78 */	mr r9, r31
/* 80020248 0001B148  38 81 00 8C */	addi r4, r1, 0x8c
/* 8002024C 0001B14C  38 A1 00 80 */	addi r5, r1, 0x80
/* 80020250 0001B150  4B FF F5 F5 */	bl EmissionSub__Q34nw4r2ef15EmitterFormCubeFRQ34nw4r4math4VEC3RQ34nw4r4math4VEC3PQ34nw4r2ef7EmitterPQ34nw4r2ef15ParticleManagerUsfPCQ34nw4r4math5MTX34
/* 80020254 0001B154  3A D6 00 01 */	addi r22, r22, 1
lbl_80020258:
/* 80020258 0001B158  7C 16 E8 00 */	cmpw r22, r29
/* 8002025C 0001B15C  40 81 FE 64 */	ble lbl_800200C0
/* 80020260 0001B160  C0 01 00 C0 */	lfs f0, 0xc0(r1)
/* 80020264 0001B164  3A C0 00 01 */	li r22, 1
/* 80020268 0001B168  FC 00 02 10 */	fabs f0, f0
/* 8002026C 0001B16C  FD E0 00 18 */	frsp f15, f0
/* 80020270 0001B170  48 00 01 A0 */	b lbl_80020410
lbl_80020274:
/* 80020274 0001B174  6E C0 80 00 */	xoris r0, r22, 0x8000
/* 80020278 0001B178  90 01 00 BC */	stw r0, 0xbc(r1)
/* 8002027C 0001B17C  C8 01 00 B8 */	lfd f0, 0xb8(r1)
/* 80020280 0001B180  EC 00 88 28 */	fsubs f0, f0, f17
/* 80020284 0001B184  EC 00 06 F2 */	fmuls f0, f0, f27
/* 80020288 0001B188  EC 20 90 28 */	fsubs f1, f0, f18
/* 8002028C 0001B18C  FC 00 0A 10 */	fabs f0, f1
/* 80020290 0001B190  EC 41 07 B2 */	fmuls f2, f1, f30
/* 80020294 0001B194  FC 00 00 18 */	frsp f0, f0
/* 80020298 0001B198  FC 00 78 40 */	fcmpo cr0, f0, f15
/* 8002029C 0001B19C  40 81 00 08 */	ble lbl_800202A4
/* 800202A0 0001B1A0  48 00 00 08 */	b lbl_800202A8
lbl_800202A4:
/* 800202A4 0001B1A4  FC 00 78 90 */	fmr f0, f15
lbl_800202A8:
/* 800202A8 0001B1A8  FC 20 0A 10 */	fabs f1, f1
/* 800202AC 0001B1AC  EC 72 00 28 */	fsubs f3, f18, f0
/* 800202B0 0001B1B0  FC 20 08 18 */	frsp f1, f1
/* 800202B4 0001B1B4  FC 01 78 40 */	fcmpo cr0, f1, f15
/* 800202B8 0001B1B8  40 81 00 08 */	ble lbl_800202C0
/* 800202BC 0001B1BC  48 00 00 08 */	b lbl_800202C4
lbl_800202C0:
/* 800202C0 0001B1C0  FC 20 78 90 */	fmr f1, f15
lbl_800202C4:
/* 800202C4 0001B1C4  FC 18 E8 00 */	fcmpu cr0, f24, f29
/* 800202C8 0001B1C8  D3 E1 00 74 */	stfs f31, 0x74(r1)
/* 800202CC 0001B1CC  D3 41 00 78 */	stfs f26, 0x78(r1)
/* 800202D0 0001B1D0  D0 41 00 7C */	stfs f2, 0x7c(r1)
/* 800202D4 0001B1D4  41 82 00 90 */	beq lbl_80020364
/* 800202D8 0001B1D8  2C 19 00 00 */	cmpwi r25, 0
/* 800202DC 0001B1DC  41 82 00 44 */	beq lbl_80020320
/* 800202E0 0001B1E0  80 7B 00 EC */	lwz r3, 0xec(r27)
/* 800202E4 0001B1E4  38 18 43 FD */	addi r0, r24, 0x43fd
/* 800202E8 0001B1E8  7C 63 01 D6 */	mullw r3, r3, r0
/* 800202EC 0001B1EC  3C 63 00 27 */	addis r3, r3, 0x27
/* 800202F0 0001B1F0  38 63 9E C3 */	addi r3, r3, -24893
/* 800202F4 0001B1F4  54 60 84 3E */	srwi r0, r3, 0x10
/* 800202F8 0001B1F8  90 7B 00 EC */	stw r3, 0xec(r27)
/* 800202FC 0001B1FC  90 01 00 B4 */	stw r0, 0xb4(r1)
/* 80020300 0001B200  C8 01 00 B0 */	lfd f0, 0xb0(r1)
/* 80020304 0001B204  EC 00 B8 28 */	fsubs f0, f0, f23
/* 80020308 0001B208  EC 00 B0 24 */	fdivs f0, f0, f22
/* 8002030C 0001B20C  EC 00 00 32 */	fmuls f0, f0, f0
/* 80020310 0001B210  EC 00 07 72 */	fmuls f0, f0, f29
/* 80020314 0001B214  EC 03 00 32 */	fmuls f0, f3, f0
/* 80020318 0001B218  EC 52 00 28 */	fsubs f2, f18, f0
/* 8002031C 0001B21C  48 00 00 3C */	b lbl_80020358
lbl_80020320:
/* 80020320 0001B220  80 7B 00 EC */	lwz r3, 0xec(r27)
/* 80020324 0001B224  38 18 43 FD */	addi r0, r24, 0x43fd
/* 80020328 0001B228  7C 63 01 D6 */	mullw r3, r3, r0
/* 8002032C 0001B22C  3C 63 00 27 */	addis r3, r3, 0x27
/* 80020330 0001B230  38 63 9E C3 */	addi r3, r3, -24893
/* 80020334 0001B234  54 60 84 3E */	srwi r0, r3, 0x10
/* 80020338 0001B238  90 7B 00 EC */	stw r3, 0xec(r27)
/* 8002033C 0001B23C  90 01 00 BC */	stw r0, 0xbc(r1)
/* 80020340 0001B240  C8 01 00 B8 */	lfd f0, 0xb8(r1)
/* 80020344 0001B244  EC 00 B8 28 */	fsubs f0, f0, f23
/* 80020348 0001B248  EC 00 B0 24 */	fdivs f0, f0, f22
/* 8002034C 0001B24C  EC 1D 00 32 */	fmuls f0, f29, f0
/* 80020350 0001B250  EC 03 00 32 */	fmuls f0, f3, f0
/* 80020354 0001B254  EC 52 00 28 */	fsubs f2, f18, f0
lbl_80020358:
/* 80020358 0001B258  C0 01 00 74 */	lfs f0, 0x74(r1)
/* 8002035C 0001B25C  EC 00 00 B2 */	fmuls f0, f0, f2
/* 80020360 0001B260  D0 01 00 74 */	stfs f0, 0x74(r1)
lbl_80020364:
/* 80020364 0001B264  FC 18 E0 00 */	fcmpu cr0, f24, f28
/* 80020368 0001B268  41 82 00 2C */	beq lbl_80020394
/* 8002036C 0001B26C  C0 01 00 78 */	lfs f0, 0x78(r1)
/* 80020370 0001B270  FC 00 02 10 */	fabs f0, f0
/* 80020374 0001B274  FC 00 00 18 */	frsp f0, f0
/* 80020378 0001B278  FC 00 A8 40 */	fcmpo cr0, f0, f21
/* 8002037C 0001B27C  40 80 00 28 */	bge lbl_800203A4
/* 80020380 0001B280  C0 01 00 7C */	lfs f0, 0x7c(r1)
/* 80020384 0001B284  FC 00 02 10 */	fabs f0, f0
/* 80020388 0001B288  FC 00 00 18 */	frsp f0, f0
/* 8002038C 0001B28C  FC 00 A8 40 */	fcmpo cr0, f0, f21
/* 80020390 0001B290  40 80 00 14 */	bge lbl_800203A4
lbl_80020394:
/* 80020394 0001B294  D2 41 00 68 */	stfs f18, 0x68(r1)
/* 80020398 0001B298  D3 01 00 6C */	stfs f24, 0x6c(r1)
/* 8002039C 0001B29C  D3 01 00 70 */	stfs f24, 0x70(r1)
/* 800203A0 0001B2A0  48 00 00 48 */	b lbl_800203E8
lbl_800203A4:
/* 800203A4 0001B2A4  EC 21 07 32 */	fmuls f1, f1, f28
/* 800203A8 0001B2A8  48 0A 0A 51 */	bl tan
/* 800203AC 0001B2AC  FC 40 08 18 */	frsp f2, f1
/* 800203B0 0001B2B0  C0 21 00 78 */	lfs f1, 0x78(r1)
/* 800203B4 0001B2B4  C0 01 00 7C */	lfs f0, 0x7c(r1)
/* 800203B8 0001B2B8  EC 21 00 72 */	fmuls f1, f1, f1
/* 800203BC 0001B2BC  ED D2 10 24 */	fdivs f14, f18, f2
/* 800203C0 0001B2C0  EC 00 00 32 */	fmuls f0, f0, f0
/* 800203C4 0001B2C4  EC 21 00 2A */	fadds f1, f1, f0
/* 800203C8 0001B2C8  48 0A 0D 09 */	bl sqrt
/* 800203CC 0001B2CC  FC 40 08 18 */	frsp f2, f1
/* 800203D0 0001B2D0  C0 21 00 78 */	lfs f1, 0x78(r1)
/* 800203D4 0001B2D4  C0 01 00 7C */	lfs f0, 0x7c(r1)
/* 800203D8 0001B2D8  D0 21 00 6C */	stfs f1, 0x6c(r1)
/* 800203DC 0001B2DC  EC 2E 00 B2 */	fmuls f1, f14, f2
/* 800203E0 0001B2E0  D0 01 00 70 */	stfs f0, 0x70(r1)
/* 800203E4 0001B2E4  D0 21 00 68 */	stfs f1, 0x68(r1)
lbl_800203E8:
/* 800203E8 0001B2E8  FC 20 C8 90 */	fmr f1, f25
/* 800203EC 0001B2EC  7F 43 D3 78 */	mr r3, r26
/* 800203F0 0001B2F0  7F 66 DB 78 */	mr r6, r27
/* 800203F4 0001B2F4  7F 87 E3 78 */	mr r7, r28
/* 800203F8 0001B2F8  7F C8 F3 78 */	mr r8, r30
/* 800203FC 0001B2FC  7F E9 FB 78 */	mr r9, r31
/* 80020400 0001B300  38 81 00 74 */	addi r4, r1, 0x74
/* 80020404 0001B304  38 A1 00 68 */	addi r5, r1, 0x68
/* 80020408 0001B308  4B FF F4 3D */	bl EmissionSub__Q34nw4r2ef15EmitterFormCubeFRQ34nw4r4math4VEC3RQ34nw4r4math4VEC3PQ34nw4r2ef7EmitterPQ34nw4r2ef15ParticleManagerUsfPCQ34nw4r4math5MTX34
/* 8002040C 0001B30C  3A D6 00 01 */	addi r22, r22, 1
lbl_80020410:
/* 80020410 0001B310  7C 16 E8 00 */	cmpw r22, r29
/* 80020414 0001B314  40 81 FE 60 */	ble lbl_80020274
/* 80020418 0001B318  C0 01 00 C0 */	lfs f0, 0xc0(r1)
/* 8002041C 0001B31C  7F B6 EB 78 */	mr r22, r29
/* 80020420 0001B320  FC 00 02 10 */	fabs f0, f0
/* 80020424 0001B324  FD E0 00 18 */	frsp f15, f0
/* 80020428 0001B328  48 00 01 98 */	b lbl_800205C0
lbl_8002042C:
/* 8002042C 0001B32C  6E C0 80 00 */	xoris r0, r22, 0x8000
/* 80020430 0001B330  90 01 00 B4 */	stw r0, 0xb4(r1)
/* 80020434 0001B334  C8 01 00 B0 */	lfd f0, 0xb0(r1)
/* 80020438 0001B338  EC 00 88 28 */	fsubs f0, f0, f17
/* 8002043C 0001B33C  EC 00 06 F2 */	fmuls f0, f0, f27
/* 80020440 0001B340  EC 20 90 28 */	fsubs f1, f0, f18
/* 80020444 0001B344  FC 00 0A 10 */	fabs f0, f1
/* 80020448 0001B348  EC 41 07 F2 */	fmuls f2, f1, f31
/* 8002044C 0001B34C  FC 00 00 18 */	frsp f0, f0
/* 80020450 0001B350  FC 00 78 40 */	fcmpo cr0, f0, f15
/* 80020454 0001B354  40 81 00 08 */	ble lbl_8002045C
/* 80020458 0001B358  48 00 00 08 */	b lbl_80020460
lbl_8002045C:
/* 8002045C 0001B35C  FC 00 78 90 */	fmr f0, f15
lbl_80020460:
/* 80020460 0001B360  FC 20 0A 10 */	fabs f1, f1
/* 80020464 0001B364  EC 72 00 28 */	fsubs f3, f18, f0
/* 80020468 0001B368  FC 20 08 18 */	frsp f1, f1
/* 8002046C 0001B36C  FC 01 78 40 */	fcmpo cr0, f1, f15
/* 80020470 0001B370  40 81 00 08 */	ble lbl_80020478
/* 80020474 0001B374  48 00 00 08 */	b lbl_8002047C
lbl_80020478:
/* 80020478 0001B378  FC 20 78 90 */	fmr f1, f15
lbl_8002047C:
/* 8002047C 0001B37C  FC 18 E8 00 */	fcmpu cr0, f24, f29
/* 80020480 0001B380  D0 41 00 5C */	stfs f2, 0x5c(r1)
/* 80020484 0001B384  D3 41 00 60 */	stfs f26, 0x60(r1)
/* 80020488 0001B388  D3 C1 00 64 */	stfs f30, 0x64(r1)
/* 8002048C 0001B38C  41 82 00 90 */	beq lbl_8002051C
/* 80020490 0001B390  2C 19 00 00 */	cmpwi r25, 0
/* 80020494 0001B394  41 82 00 44 */	beq lbl_800204D8
/* 80020498 0001B398  80 7B 00 EC */	lwz r3, 0xec(r27)
/* 8002049C 0001B39C  38 18 43 FD */	addi r0, r24, 0x43fd
/* 800204A0 0001B3A0  7C 63 01 D6 */	mullw r3, r3, r0
/* 800204A4 0001B3A4  3C 63 00 27 */	addis r3, r3, 0x27
/* 800204A8 0001B3A8  38 63 9E C3 */	addi r3, r3, -24893
/* 800204AC 0001B3AC  54 60 84 3E */	srwi r0, r3, 0x10
/* 800204B0 0001B3B0  90 7B 00 EC */	stw r3, 0xec(r27)
/* 800204B4 0001B3B4  90 01 00 BC */	stw r0, 0xbc(r1)
/* 800204B8 0001B3B8  C8 01 00 B8 */	lfd f0, 0xb8(r1)
/* 800204BC 0001B3BC  EC 00 B8 28 */	fsubs f0, f0, f23
/* 800204C0 0001B3C0  EC 00 B0 24 */	fdivs f0, f0, f22
/* 800204C4 0001B3C4  EC 00 00 32 */	fmuls f0, f0, f0
/* 800204C8 0001B3C8  EC 00 07 72 */	fmuls f0, f0, f29
/* 800204CC 0001B3CC  EC 03 00 32 */	fmuls f0, f3, f0
/* 800204D0 0001B3D0  EC 52 00 28 */	fsubs f2, f18, f0
/* 800204D4 0001B3D4  48 00 00 3C */	b lbl_80020510
lbl_800204D8:
/* 800204D8 0001B3D8  80 7B 00 EC */	lwz r3, 0xec(r27)
/* 800204DC 0001B3DC  38 18 43 FD */	addi r0, r24, 0x43fd
/* 800204E0 0001B3E0  7C 63 01 D6 */	mullw r3, r3, r0
/* 800204E4 0001B3E4  3C 63 00 27 */	addis r3, r3, 0x27
/* 800204E8 0001B3E8  38 63 9E C3 */	addi r3, r3, -24893
/* 800204EC 0001B3EC  54 60 84 3E */	srwi r0, r3, 0x10
/* 800204F0 0001B3F0  90 7B 00 EC */	stw r3, 0xec(r27)
/* 800204F4 0001B3F4  90 01 00 B4 */	stw r0, 0xb4(r1)
/* 800204F8 0001B3F8  C8 01 00 B0 */	lfd f0, 0xb0(r1)
/* 800204FC 0001B3FC  EC 00 B8 28 */	fsubs f0, f0, f23
/* 80020500 0001B400  EC 00 B0 24 */	fdivs f0, f0, f22
/* 80020504 0001B404  EC 1D 00 32 */	fmuls f0, f29, f0
/* 80020508 0001B408  EC 03 00 32 */	fmuls f0, f3, f0
/* 8002050C 0001B40C  EC 52 00 28 */	fsubs f2, f18, f0
lbl_80020510:
/* 80020510 0001B410  C0 01 00 64 */	lfs f0, 0x64(r1)
/* 80020514 0001B414  EC 00 00 B2 */	fmuls f0, f0, f2
/* 80020518 0001B418  D0 01 00 64 */	stfs f0, 0x64(r1)
lbl_8002051C:
/* 8002051C 0001B41C  FC 18 E0 00 */	fcmpu cr0, f24, f28
/* 80020520 0001B420  41 82 00 2C */	beq lbl_8002054C
/* 80020524 0001B424  C0 01 00 5C */	lfs f0, 0x5c(r1)
/* 80020528 0001B428  FC 00 02 10 */	fabs f0, f0
/* 8002052C 0001B42C  FC 00 00 18 */	frsp f0, f0
/* 80020530 0001B430  FC 00 A8 40 */	fcmpo cr0, f0, f21
/* 80020534 0001B434  40 80 00 28 */	bge lbl_8002055C
/* 80020538 0001B438  C0 01 00 60 */	lfs f0, 0x60(r1)
/* 8002053C 0001B43C  FC 00 02 10 */	fabs f0, f0
/* 80020540 0001B440  FC 00 00 18 */	frsp f0, f0
/* 80020544 0001B444  FC 00 A8 40 */	fcmpo cr0, f0, f21
/* 80020548 0001B448  40 80 00 14 */	bge lbl_8002055C
lbl_8002054C:
/* 8002054C 0001B44C  D3 01 00 50 */	stfs f24, 0x50(r1)
/* 80020550 0001B450  D3 01 00 54 */	stfs f24, 0x54(r1)
/* 80020554 0001B454  D2 41 00 58 */	stfs f18, 0x58(r1)
/* 80020558 0001B458  48 00 00 40 */	b lbl_80020598
lbl_8002055C:
/* 8002055C 0001B45C  EC 21 07 32 */	fmuls f1, f1, f28
/* 80020560 0001B460  48 0A 08 99 */	bl tan
/* 80020564 0001B464  FC 60 08 18 */	frsp f3, f1
/* 80020568 0001B468  C0 41 00 5C */	lfs f2, 0x5c(r1)
/* 8002056C 0001B46C  C0 01 00 60 */	lfs f0, 0x60(r1)
/* 80020570 0001B470  EC 22 00 B2 */	fmuls f1, f2, f2
/* 80020574 0001B474  D0 41 00 50 */	stfs f2, 0x50(r1)
/* 80020578 0001B478  ED D2 18 24 */	fdivs f14, f18, f3
/* 8002057C 0001B47C  D0 01 00 54 */	stfs f0, 0x54(r1)
/* 80020580 0001B480  EC 00 00 32 */	fmuls f0, f0, f0
/* 80020584 0001B484  EC 21 00 2A */	fadds f1, f1, f0
/* 80020588 0001B488  48 0A 0B 49 */	bl sqrt
/* 8002058C 0001B48C  FC 00 08 18 */	frsp f0, f1
/* 80020590 0001B490  EC 0E 00 32 */	fmuls f0, f14, f0
/* 80020594 0001B494  D0 01 00 58 */	stfs f0, 0x58(r1)
lbl_80020598:
/* 80020598 0001B498  FC 20 C8 90 */	fmr f1, f25
/* 8002059C 0001B49C  7F 43 D3 78 */	mr r3, r26
/* 800205A0 0001B4A0  7F 66 DB 78 */	mr r6, r27
/* 800205A4 0001B4A4  7F 87 E3 78 */	mr r7, r28
/* 800205A8 0001B4A8  7F C8 F3 78 */	mr r8, r30
/* 800205AC 0001B4AC  7F E9 FB 78 */	mr r9, r31
/* 800205B0 0001B4B0  38 81 00 5C */	addi r4, r1, 0x5c
/* 800205B4 0001B4B4  38 A1 00 50 */	addi r5, r1, 0x50
/* 800205B8 0001B4B8  4B FF F2 8D */	bl EmissionSub__Q34nw4r2ef15EmitterFormCubeFRQ34nw4r4math4VEC3RQ34nw4r4math4VEC3PQ34nw4r2ef7EmitterPQ34nw4r2ef15ParticleManagerUsfPCQ34nw4r4math5MTX34
/* 800205BC 0001B4BC  3A D6 FF FF */	addi r22, r22, -1
lbl_800205C0:
/* 800205C0 0001B4C0  2C 16 00 01 */	cmpwi r22, 1
/* 800205C4 0001B4C4  40 80 FE 68 */	bge lbl_8002042C
/* 800205C8 0001B4C8  C0 01 00 C0 */	lfs f0, 0xc0(r1)
/* 800205CC 0001B4CC  7F B6 EB 78 */	mr r22, r29
/* 800205D0 0001B4D0  FC 00 02 10 */	fabs f0, f0
/* 800205D4 0001B4D4  FD E0 00 18 */	frsp f15, f0
/* 800205D8 0001B4D8  48 00 01 A4 */	b lbl_8002077C
lbl_800205DC:
/* 800205DC 0001B4DC  6E C0 80 00 */	xoris r0, r22, 0x8000
/* 800205E0 0001B4E0  90 01 00 BC */	stw r0, 0xbc(r1)
/* 800205E4 0001B4E4  C8 01 00 B8 */	lfd f0, 0xb8(r1)
/* 800205E8 0001B4E8  EC 00 88 28 */	fsubs f0, f0, f17
/* 800205EC 0001B4EC  EC 00 06 F2 */	fmuls f0, f0, f27
/* 800205F0 0001B4F0  EC 20 90 28 */	fsubs f1, f0, f18
/* 800205F4 0001B4F4  FC 00 0A 10 */	fabs f0, f1
/* 800205F8 0001B4F8  EC 41 07 B2 */	fmuls f2, f1, f30
/* 800205FC 0001B4FC  FC 00 00 18 */	frsp f0, f0
/* 80020600 0001B500  FC 00 78 40 */	fcmpo cr0, f0, f15
/* 80020604 0001B504  40 81 00 08 */	ble lbl_8002060C
/* 80020608 0001B508  48 00 00 08 */	b lbl_80020610
lbl_8002060C:
/* 8002060C 0001B50C  FC 00 78 90 */	fmr f0, f15
lbl_80020610:
/* 80020610 0001B510  FC 20 0A 10 */	fabs f1, f1
/* 80020614 0001B514  EC 72 00 28 */	fsubs f3, f18, f0
/* 80020618 0001B518  FC 20 08 18 */	frsp f1, f1
/* 8002061C 0001B51C  FC 01 78 40 */	fcmpo cr0, f1, f15
/* 80020620 0001B520  40 81 00 08 */	ble lbl_80020628
/* 80020624 0001B524  48 00 00 08 */	b lbl_8002062C
lbl_80020628:
/* 80020628 0001B528  FC 20 78 90 */	fmr f1, f15
lbl_8002062C:
/* 8002062C 0001B52C  FC 18 E8 00 */	fcmpu cr0, f24, f29
/* 80020630 0001B530  D2 61 00 44 */	stfs f19, 0x44(r1)
/* 80020634 0001B534  D3 41 00 48 */	stfs f26, 0x48(r1)
/* 80020638 0001B538  D0 41 00 4C */	stfs f2, 0x4c(r1)
/* 8002063C 0001B53C  41 82 00 90 */	beq lbl_800206CC
/* 80020640 0001B540  2C 19 00 00 */	cmpwi r25, 0
/* 80020644 0001B544  41 82 00 44 */	beq lbl_80020688
/* 80020648 0001B548  80 7B 00 EC */	lwz r3, 0xec(r27)
/* 8002064C 0001B54C  38 18 43 FD */	addi r0, r24, 0x43fd
/* 80020650 0001B550  7C 63 01 D6 */	mullw r3, r3, r0
/* 80020654 0001B554  3C 63 00 27 */	addis r3, r3, 0x27
/* 80020658 0001B558  38 63 9E C3 */	addi r3, r3, -24893
/* 8002065C 0001B55C  54 60 84 3E */	srwi r0, r3, 0x10
/* 80020660 0001B560  90 7B 00 EC */	stw r3, 0xec(r27)
/* 80020664 0001B564  90 01 00 B4 */	stw r0, 0xb4(r1)
/* 80020668 0001B568  C8 01 00 B0 */	lfd f0, 0xb0(r1)
/* 8002066C 0001B56C  EC 00 B8 28 */	fsubs f0, f0, f23
/* 80020670 0001B570  EC 00 B0 24 */	fdivs f0, f0, f22
/* 80020674 0001B574  EC 00 00 32 */	fmuls f0, f0, f0
/* 80020678 0001B578  EC 00 07 72 */	fmuls f0, f0, f29
/* 8002067C 0001B57C  EC 03 00 32 */	fmuls f0, f3, f0
/* 80020680 0001B580  EC 52 00 28 */	fsubs f2, f18, f0
/* 80020684 0001B584  48 00 00 3C */	b lbl_800206C0
lbl_80020688:
/* 80020688 0001B588  80 7B 00 EC */	lwz r3, 0xec(r27)
/* 8002068C 0001B58C  38 18 43 FD */	addi r0, r24, 0x43fd
/* 80020690 0001B590  7C 63 01 D6 */	mullw r3, r3, r0
/* 80020694 0001B594  3C 63 00 27 */	addis r3, r3, 0x27
/* 80020698 0001B598  38 63 9E C3 */	addi r3, r3, -24893
/* 8002069C 0001B59C  54 60 84 3E */	srwi r0, r3, 0x10
/* 800206A0 0001B5A0  90 7B 00 EC */	stw r3, 0xec(r27)
/* 800206A4 0001B5A4  90 01 00 BC */	stw r0, 0xbc(r1)
/* 800206A8 0001B5A8  C8 01 00 B8 */	lfd f0, 0xb8(r1)
/* 800206AC 0001B5AC  EC 00 B8 28 */	fsubs f0, f0, f23
/* 800206B0 0001B5B0  EC 00 B0 24 */	fdivs f0, f0, f22
/* 800206B4 0001B5B4  EC 1D 00 32 */	fmuls f0, f29, f0
/* 800206B8 0001B5B8  EC 03 00 32 */	fmuls f0, f3, f0
/* 800206BC 0001B5BC  EC 52 00 28 */	fsubs f2, f18, f0
lbl_800206C0:
/* 800206C0 0001B5C0  C0 01 00 44 */	lfs f0, 0x44(r1)
/* 800206C4 0001B5C4  EC 00 00 B2 */	fmuls f0, f0, f2
/* 800206C8 0001B5C8  D0 01 00 44 */	stfs f0, 0x44(r1)
lbl_800206CC:
/* 800206CC 0001B5CC  FC 18 E0 00 */	fcmpu cr0, f24, f28
/* 800206D0 0001B5D0  41 82 00 2C */	beq lbl_800206FC
/* 800206D4 0001B5D4  C0 01 00 48 */	lfs f0, 0x48(r1)
/* 800206D8 0001B5D8  FC 00 02 10 */	fabs f0, f0
/* 800206DC 0001B5DC  FC 00 00 18 */	frsp f0, f0
/* 800206E0 0001B5E0  FC 00 A8 40 */	fcmpo cr0, f0, f21
/* 800206E4 0001B5E4  40 80 00 28 */	bge lbl_8002070C
/* 800206E8 0001B5E8  C0 01 00 4C */	lfs f0, 0x4c(r1)
/* 800206EC 0001B5EC  FC 00 02 10 */	fabs f0, f0
/* 800206F0 0001B5F0  FC 00 00 18 */	frsp f0, f0
/* 800206F4 0001B5F4  FC 00 A8 40 */	fcmpo cr0, f0, f21
/* 800206F8 0001B5F8  40 80 00 14 */	bge lbl_8002070C
lbl_800206FC:
/* 800206FC 0001B5FC  D2 81 00 38 */	stfs f20, 0x38(r1)
/* 80020700 0001B600  D3 01 00 3C */	stfs f24, 0x3c(r1)
/* 80020704 0001B604  D3 01 00 40 */	stfs f24, 0x40(r1)
/* 80020708 0001B608  48 00 00 4C */	b lbl_80020754
lbl_8002070C:
/* 8002070C 0001B60C  EC 21 07 32 */	fmuls f1, f1, f28
/* 80020710 0001B610  48 0A 06 E9 */	bl tan
/* 80020714 0001B614  FC 40 08 18 */	frsp f2, f1
/* 80020718 0001B618  C0 21 00 48 */	lfs f1, 0x48(r1)
/* 8002071C 0001B61C  C0 01 00 4C */	lfs f0, 0x4c(r1)
/* 80020720 0001B620  EC 21 00 72 */	fmuls f1, f1, f1
/* 80020724 0001B624  ED D2 10 24 */	fdivs f14, f18, f2
/* 80020728 0001B628  EC 00 00 32 */	fmuls f0, f0, f0
/* 8002072C 0001B62C  EC 21 00 2A */	fadds f1, f1, f0
/* 80020730 0001B630  48 0A 09 A1 */	bl sqrt
/* 80020734 0001B634  FC 40 08 18 */	frsp f2, f1
/* 80020738 0001B638  C0 21 00 48 */	lfs f1, 0x48(r1)
/* 8002073C 0001B63C  C0 01 00 4C */	lfs f0, 0x4c(r1)
/* 80020740 0001B640  D0 21 00 3C */	stfs f1, 0x3c(r1)
/* 80020744 0001B644  FC 20 10 50 */	fneg f1, f2
/* 80020748 0001B648  D0 01 00 40 */	stfs f0, 0x40(r1)
/* 8002074C 0001B64C  EC 0E 00 72 */	fmuls f0, f14, f1
/* 80020750 0001B650  D0 01 00 38 */	stfs f0, 0x38(r1)
lbl_80020754:
/* 80020754 0001B654  FC 20 C8 90 */	fmr f1, f25
/* 80020758 0001B658  7F 43 D3 78 */	mr r3, r26
/* 8002075C 0001B65C  7F 66 DB 78 */	mr r6, r27
/* 80020760 0001B660  7F 87 E3 78 */	mr r7, r28
/* 80020764 0001B664  7F C8 F3 78 */	mr r8, r30
/* 80020768 0001B668  7F E9 FB 78 */	mr r9, r31
/* 8002076C 0001B66C  38 81 00 44 */	addi r4, r1, 0x44
/* 80020770 0001B670  38 A1 00 38 */	addi r5, r1, 0x38
/* 80020774 0001B674  4B FF F0 D1 */	bl EmissionSub__Q34nw4r2ef15EmitterFormCubeFRQ34nw4r4math4VEC3RQ34nw4r4math4VEC3PQ34nw4r2ef7EmitterPQ34nw4r2ef15ParticleManagerUsfPCQ34nw4r4math5MTX34
/* 80020778 0001B678  3A D6 FF FF */	addi r22, r22, -1
lbl_8002077C:
/* 8002077C 0001B67C  2C 16 00 01 */	cmpwi r22, 1
/* 80020780 0001B680  40 80 FE 5C */	bge lbl_800205DC
/* 80020784 0001B684  3A B5 00 01 */	addi r21, r21, 1
lbl_80020788:
/* 80020788 0001B688  7C 15 E8 00 */	cmpw r21, r29
/* 8002078C 0001B68C  40 81 F8 F8 */	ble lbl_80020084
/* 80020790 0001B690  3A BD FF FF */	addi r21, r29, -1
/* 80020794 0001B694  CA 82 83 20 */	lfd f20, lbl_804BFD40-_SDA2_BASE_(r2)
/* 80020798 0001B698  C3 42 83 10 */	lfs f26, lbl_804BFD30-_SDA2_BASE_(r2)
/* 8002079C 0001B69C  7E B6 AB 78 */	mr r22, r21
/* 800207A0 0001B6A0  CA E2 83 18 */	lfd f23, lbl_804BFD38-_SDA2_BASE_(r2)
/* 800207A4 0001B6A4  3A 40 00 01 */	li r18, 1
/* 800207A8 0001B6A8  C2 C2 83 08 */	lfs f22, lbl_804BFD28-_SDA2_BASE_(r2)
/* 800207AC 0001B6AC  3A 60 00 01 */	li r19, 1
/* 800207B0 0001B6B0  C3 02 83 00 */	lfs f24, lbl_804BFD20-_SDA2_BASE_(r2)
/* 800207B4 0001B6B4  3A 80 00 02 */	li r20, 2
/* 800207B8 0001B6B8  C2 A2 83 28 */	lfs f21, lbl_804BFD48-_SDA2_BASE_(r2)
/* 800207BC 0001B6BC  3A 20 00 00 */	li r17, 0
/* 800207C0 0001B6C0  3F 00 00 03 */	lis r24, 3
/* 800207C4 0001B6C4  48 00 02 68 */	b lbl_80020A2C
lbl_800207C8:
/* 800207C8 0001B6C8  2C 11 00 00 */	cmpwi r17, 0
/* 800207CC 0001B6CC  41 82 00 98 */	beq lbl_80020864
/* 800207D0 0001B6D0  2C 14 00 02 */	cmpwi r20, 2
/* 800207D4 0001B6D4  41 82 00 34 */	beq lbl_80020808
/* 800207D8 0001B6D8  40 80 00 14 */	bge lbl_800207EC
/* 800207DC 0001B6DC  2C 14 00 00 */	cmpwi r20, 0
/* 800207E0 0001B6E0  41 82 00 18 */	beq lbl_800207F8
/* 800207E4 0001B6E4  40 80 00 1C */	bge lbl_80020800
/* 800207E8 0001B6E8  48 00 00 2C */	b lbl_80020814
lbl_800207EC:
/* 800207EC 0001B6EC  2C 14 00 04 */	cmpwi r20, 4
/* 800207F0 0001B6F0  40 80 00 24 */	bge lbl_80020814
/* 800207F4 0001B6F4  48 00 00 1C */	b lbl_80020810
lbl_800207F8:
/* 800207F8 0001B6F8  3A 52 FF FF */	addi r18, r18, -1
/* 800207FC 0001B6FC  48 00 00 18 */	b lbl_80020814
lbl_80020800:
/* 80020800 0001B700  3A 73 00 01 */	addi r19, r19, 1
/* 80020804 0001B704  48 00 00 10 */	b lbl_80020814
lbl_80020808:
/* 80020808 0001B708  3A 52 00 01 */	addi r18, r18, 1
/* 8002080C 0001B70C  48 00 00 08 */	b lbl_80020814
lbl_80020810:
/* 80020810 0001B710  3A 73 FF FF */	addi r19, r19, -1
lbl_80020814:
/* 80020814 0001B714  36 D6 FF FF */	addic. r22, r22, -1
/* 80020818 0001B718  41 81 00 4C */	bgt lbl_80020864
/* 8002081C 0001B71C  2C 14 00 00 */	cmpwi r20, 0
/* 80020820 0001B720  38 80 00 03 */	li r4, 3
/* 80020824 0001B724  41 82 00 08 */	beq lbl_8002082C
/* 80020828 0001B728  38 94 FF FF */	addi r4, r20, -1
lbl_8002082C:
/* 8002082C 0001B72C  54 83 0F FE */	srwi r3, r4, 0x1f
/* 80020830 0001B730  54 80 07 FE */	clrlwi r0, r4, 0x1f
/* 80020834 0001B734  7C 00 1A 78 */	xor r0, r0, r3
/* 80020838 0001B738  7C 94 23 78 */	mr r20, r4
/* 8002083C 0001B73C  7C 03 00 50 */	subf r0, r3, r0
/* 80020840 0001B740  2C 00 00 01 */	cmpwi r0, 1
/* 80020844 0001B744  40 82 00 1C */	bne lbl_80020860
/* 80020848 0001B748  2C 04 00 01 */	cmpwi r4, 1
/* 8002084C 0001B74C  40 82 00 10 */	bne lbl_8002085C
/* 80020850 0001B750  38 1D FF FF */	addi r0, r29, -1
/* 80020854 0001B754  7C 15 00 00 */	cmpw r21, r0
/* 80020858 0001B758  41 82 00 08 */	beq lbl_80020860
lbl_8002085C:
/* 8002085C 0001B75C  3A B5 FF FF */	addi r21, r21, -1
lbl_80020860:
/* 80020860 0001B760  7E B6 AB 78 */	mr r22, r21
lbl_80020864:
/* 80020864 0001B764  6E 43 80 00 */	xoris r3, r18, 0x8000
/* 80020868 0001B768  6E 60 80 00 */	xoris r0, r19, 0x8000
/* 8002086C 0001B76C  90 61 00 B4 */	stw r3, 0xb4(r1)
/* 80020870 0001B770  90 01 00 BC */	stw r0, 0xbc(r1)
/* 80020874 0001B774  C8 21 00 B0 */	lfd f1, 0xb0(r1)
/* 80020878 0001B778  C8 01 00 B8 */	lfd f0, 0xb8(r1)
/* 8002087C 0001B77C  EC 21 A0 28 */	fsubs f1, f1, f20
/* 80020880 0001B780  EC 00 A0 28 */	fsubs f0, f0, f20
/* 80020884 0001B784  EC 21 06 F2 */	fmuls f1, f1, f27
/* 80020888 0001B788  EC 00 06 F2 */	fmuls f0, f0, f27
/* 8002088C 0001B78C  EC 41 D0 28 */	fsubs f2, f1, f26
/* 80020890 0001B790  EC 60 D0 28 */	fsubs f3, f0, f26
/* 80020894 0001B794  FC 20 12 10 */	fabs f1, f2
/* 80020898 0001B798  FC 00 1A 10 */	fabs f0, f3
/* 8002089C 0001B79C  EC 82 07 F2 */	fmuls f4, f2, f31
/* 800208A0 0001B7A0  FC 20 08 18 */	frsp f1, f1
/* 800208A4 0001B7A4  FC 00 00 18 */	frsp f0, f0
/* 800208A8 0001B7A8  EC A3 07 B2 */	fmuls f5, f3, f30
/* 800208AC 0001B7AC  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800208B0 0001B7B0  40 81 00 08 */	ble lbl_800208B8
/* 800208B4 0001B7B4  48 00 00 08 */	b lbl_800208BC
lbl_800208B8:
/* 800208B8 0001B7B8  FC 20 00 90 */	fmr f1, f0
lbl_800208BC:
/* 800208BC 0001B7BC  FC 00 1A 10 */	fabs f0, f3
/* 800208C0 0001B7C0  FC 40 12 10 */	fabs f2, f2
/* 800208C4 0001B7C4  EC 7A 08 28 */	fsubs f3, f26, f1
/* 800208C8 0001B7C8  FC 00 00 18 */	frsp f0, f0
/* 800208CC 0001B7CC  FC 20 10 18 */	frsp f1, f2
/* 800208D0 0001B7D0  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800208D4 0001B7D4  40 81 00 08 */	ble lbl_800208DC
/* 800208D8 0001B7D8  48 00 00 08 */	b lbl_800208E0
lbl_800208DC:
/* 800208DC 0001B7DC  FC 20 00 90 */	fmr f1, f0
lbl_800208E0:
/* 800208E0 0001B7E0  C0 01 00 C4 */	lfs f0, 0xc4(r1)
/* 800208E4 0001B7E4  FC 18 E8 00 */	fcmpu cr0, f24, f29
/* 800208E8 0001B7E8  D0 81 00 2C */	stfs f4, 0x2c(r1)
/* 800208EC 0001B7EC  D0 01 00 30 */	stfs f0, 0x30(r1)
/* 800208F0 0001B7F0  D0 A1 00 34 */	stfs f5, 0x34(r1)
/* 800208F4 0001B7F4  41 82 00 90 */	beq lbl_80020984
/* 800208F8 0001B7F8  2C 19 00 00 */	cmpwi r25, 0
/* 800208FC 0001B7FC  41 82 00 44 */	beq lbl_80020940
/* 80020900 0001B800  80 7B 00 EC */	lwz r3, 0xec(r27)
/* 80020904 0001B804  38 18 43 FD */	addi r0, r24, 0x43fd
/* 80020908 0001B808  7C 63 01 D6 */	mullw r3, r3, r0
/* 8002090C 0001B80C  3C 63 00 27 */	addis r3, r3, 0x27
/* 80020910 0001B810  38 63 9E C3 */	addi r3, r3, -24893
/* 80020914 0001B814  54 60 84 3E */	srwi r0, r3, 0x10
/* 80020918 0001B818  90 7B 00 EC */	stw r3, 0xec(r27)
/* 8002091C 0001B81C  90 01 00 B4 */	stw r0, 0xb4(r1)
/* 80020920 0001B820  C8 01 00 B0 */	lfd f0, 0xb0(r1)
/* 80020924 0001B824  EC 00 B8 28 */	fsubs f0, f0, f23
/* 80020928 0001B828  EC 00 B0 24 */	fdivs f0, f0, f22
/* 8002092C 0001B82C  EC 00 00 32 */	fmuls f0, f0, f0
/* 80020930 0001B830  EC 00 07 72 */	fmuls f0, f0, f29
/* 80020934 0001B834  EC 03 00 32 */	fmuls f0, f3, f0
/* 80020938 0001B838  EC 5A 00 28 */	fsubs f2, f26, f0
/* 8002093C 0001B83C  48 00 00 3C */	b lbl_80020978
lbl_80020940:
/* 80020940 0001B840  80 7B 00 EC */	lwz r3, 0xec(r27)
/* 80020944 0001B844  38 18 43 FD */	addi r0, r24, 0x43fd
/* 80020948 0001B848  7C 63 01 D6 */	mullw r3, r3, r0
/* 8002094C 0001B84C  3C 63 00 27 */	addis r3, r3, 0x27
/* 80020950 0001B850  38 63 9E C3 */	addi r3, r3, -24893
/* 80020954 0001B854  54 60 84 3E */	srwi r0, r3, 0x10
/* 80020958 0001B858  90 7B 00 EC */	stw r3, 0xec(r27)
/* 8002095C 0001B85C  90 01 00 BC */	stw r0, 0xbc(r1)
/* 80020960 0001B860  C8 01 00 B8 */	lfd f0, 0xb8(r1)
/* 80020964 0001B864  EC 00 B8 28 */	fsubs f0, f0, f23
/* 80020968 0001B868  EC 00 B0 24 */	fdivs f0, f0, f22
/* 8002096C 0001B86C  EC 1D 00 32 */	fmuls f0, f29, f0
/* 80020970 0001B870  EC 03 00 32 */	fmuls f0, f3, f0
/* 80020974 0001B874  EC 5A 00 28 */	fsubs f2, f26, f0
lbl_80020978:
/* 80020978 0001B878  C0 01 00 30 */	lfs f0, 0x30(r1)
/* 8002097C 0001B87C  EC 00 00 B2 */	fmuls f0, f0, f2
/* 80020980 0001B880  D0 01 00 30 */	stfs f0, 0x30(r1)
lbl_80020984:
/* 80020984 0001B884  FC 18 E0 00 */	fcmpu cr0, f24, f28
/* 80020988 0001B888  41 82 00 2C */	beq lbl_800209B4
/* 8002098C 0001B88C  C0 01 00 2C */	lfs f0, 0x2c(r1)
/* 80020990 0001B890  FC 00 02 10 */	fabs f0, f0
/* 80020994 0001B894  FC 00 00 18 */	frsp f0, f0
/* 80020998 0001B898  FC 00 A8 40 */	fcmpo cr0, f0, f21
/* 8002099C 0001B89C  40 80 00 28 */	bge lbl_800209C4
/* 800209A0 0001B8A0  C0 01 00 34 */	lfs f0, 0x34(r1)
/* 800209A4 0001B8A4  FC 00 02 10 */	fabs f0, f0
/* 800209A8 0001B8A8  FC 00 00 18 */	frsp f0, f0
/* 800209AC 0001B8AC  FC 00 A8 40 */	fcmpo cr0, f0, f21
/* 800209B0 0001B8B0  40 80 00 14 */	bge lbl_800209C4
lbl_800209B4:
/* 800209B4 0001B8B4  D3 01 00 20 */	stfs f24, 0x20(r1)
/* 800209B8 0001B8B8  D3 41 00 24 */	stfs f26, 0x24(r1)
/* 800209BC 0001B8BC  D3 01 00 28 */	stfs f24, 0x28(r1)
/* 800209C0 0001B8C0  48 00 00 44 */	b lbl_80020A04
lbl_800209C4:
/* 800209C4 0001B8C4  EC 21 07 32 */	fmuls f1, f1, f28
/* 800209C8 0001B8C8  48 0A 04 31 */	bl tan
/* 800209CC 0001B8CC  FC 60 08 18 */	frsp f3, f1
/* 800209D0 0001B8D0  C0 41 00 2C */	lfs f2, 0x2c(r1)
/* 800209D4 0001B8D4  C0 01 00 34 */	lfs f0, 0x34(r1)
/* 800209D8 0001B8D8  EC 22 00 B2 */	fmuls f1, f2, f2
/* 800209DC 0001B8DC  D0 41 00 20 */	stfs f2, 0x20(r1)
/* 800209E0 0001B8E0  ED DA 18 24 */	fdivs f14, f26, f3
/* 800209E4 0001B8E4  EC 00 00 32 */	fmuls f0, f0, f0
/* 800209E8 0001B8E8  EC 21 00 2A */	fadds f1, f1, f0
/* 800209EC 0001B8EC  48 0A 06 E5 */	bl sqrt
/* 800209F0 0001B8F0  FC 20 08 18 */	frsp f1, f1
/* 800209F4 0001B8F4  C0 01 00 34 */	lfs f0, 0x34(r1)
/* 800209F8 0001B8F8  D0 01 00 28 */	stfs f0, 0x28(r1)
/* 800209FC 0001B8FC  EC 0E 00 72 */	fmuls f0, f14, f1
/* 80020A00 0001B900  D0 01 00 24 */	stfs f0, 0x24(r1)
lbl_80020A04:
/* 80020A04 0001B904  FC 20 C8 90 */	fmr f1, f25
/* 80020A08 0001B908  7F 43 D3 78 */	mr r3, r26
/* 80020A0C 0001B90C  7F 66 DB 78 */	mr r6, r27
/* 80020A10 0001B910  7F 87 E3 78 */	mr r7, r28
/* 80020A14 0001B914  7F C8 F3 78 */	mr r8, r30
/* 80020A18 0001B918  7F E9 FB 78 */	mr r9, r31
/* 80020A1C 0001B91C  38 81 00 2C */	addi r4, r1, 0x2c
/* 80020A20 0001B920  38 A1 00 20 */	addi r5, r1, 0x20
/* 80020A24 0001B924  4B FF EE 21 */	bl EmissionSub__Q34nw4r2ef15EmitterFormCubeFRQ34nw4r4math4VEC3RQ34nw4r4math4VEC3PQ34nw4r2ef7EmitterPQ34nw4r2ef15ParticleManagerUsfPCQ34nw4r4math5MTX34
/* 80020A28 0001B928  3A 31 00 01 */	addi r17, r17, 1
lbl_80020A2C:
/* 80020A2C 0001B92C  7C 11 B8 00 */	cmpw r17, r23
/* 80020A30 0001B930  41 80 FD 98 */	blt lbl_800207C8
/* 80020A34 0001B934  48 00 08 A8 */	b lbl_800212DC
lbl_80020A38:
/* 80020A38 0001B938  C3 62 83 0C */	lfs f27, lbl_804BFD2C-_SDA2_BASE_(r2)
/* 80020A3C 0001B93C  3A 20 00 00 */	li r17, 0
/* 80020A40 0001B940  C3 42 83 34 */	lfs f26, lbl_804BFD54-_SDA2_BASE_(r2)
/* 80020A44 0001B944  3F 00 00 03 */	lis r24, 3
/* 80020A48 0001B948  C2 A2 83 00 */	lfs f21, lbl_804BFD20-_SDA2_BASE_(r2)
/* 80020A4C 0001B94C  3F 20 2A AB */	lis r25, 0x2aab
/* 80020A50 0001B950  C2 C2 83 10 */	lfs f22, lbl_804BFD30-_SDA2_BASE_(r2)
/* 80020A54 0001B954  CA E2 83 18 */	lfd f23, lbl_804BFD38-_SDA2_BASE_(r2)
/* 80020A58 0001B958  C3 02 83 08 */	lfs f24, lbl_804BFD28-_SDA2_BASE_(r2)
/* 80020A5C 0001B95C  48 00 08 78 */	b lbl_800212D4
lbl_80020A60:
/* 80020A60 0001B960  FC 15 78 00 */	fcmpu cr0, f21, f15
/* 80020A64 0001B964  40 82 00 94 */	bne lbl_80020AF8
/* 80020A68 0001B968  80 1B 00 EC */	lwz r0, 0xec(r27)
/* 80020A6C 0001B96C  38 98 43 FD */	addi r4, r24, 0x43fd
/* 80020A70 0001B970  7C 60 21 D6 */	mullw r3, r0, r4
/* 80020A74 0001B974  3C 63 00 27 */	addis r3, r3, 0x27
/* 80020A78 0001B978  38 03 9E C3 */	addi r0, r3, -24893
/* 80020A7C 0001B97C  7C 60 21 D6 */	mullw r3, r0, r4
/* 80020A80 0001B980  90 1B 00 EC */	stw r0, 0xec(r27)
/* 80020A84 0001B984  54 00 84 3E */	srwi r0, r0, 0x10
/* 80020A88 0001B988  90 01 00 B4 */	stw r0, 0xb4(r1)
/* 80020A8C 0001B98C  C8 01 00 B0 */	lfd f0, 0xb0(r1)
/* 80020A90 0001B990  3C 63 00 27 */	addis r3, r3, 0x27
/* 80020A94 0001B994  38 03 9E C3 */	addi r0, r3, -24893
/* 80020A98 0001B998  EC 00 B8 28 */	fsubs f0, f0, f23
/* 80020A9C 0001B99C  7C 60 21 D6 */	mullw r3, r0, r4
/* 80020AA0 0001B9A0  90 1B 00 EC */	stw r0, 0xec(r27)
/* 80020AA4 0001B9A4  54 00 84 3E */	srwi r0, r0, 0x10
/* 80020AA8 0001B9A8  EC 40 C0 24 */	fdivs f2, f0, f24
/* 80020AAC 0001B9AC  90 01 00 BC */	stw r0, 0xbc(r1)
/* 80020AB0 0001B9B0  C8 01 00 B8 */	lfd f0, 0xb8(r1)
/* 80020AB4 0001B9B4  3C 63 00 27 */	addis r3, r3, 0x27
/* 80020AB8 0001B9B8  38 63 9E C3 */	addi r3, r3, -24893
/* 80020ABC 0001B9BC  54 60 84 3E */	srwi r0, r3, 0x10
/* 80020AC0 0001B9C0  EC 20 B8 28 */	fsubs f1, f0, f23
/* 80020AC4 0001B9C4  90 01 00 B4 */	stw r0, 0xb4(r1)
/* 80020AC8 0001B9C8  EC 5B 00 B2 */	fmuls f2, f27, f2
/* 80020ACC 0001B9CC  C8 01 00 B0 */	lfd f0, 0xb0(r1)
/* 80020AD0 0001B9D0  EC 21 C0 24 */	fdivs f1, f1, f24
/* 80020AD4 0001B9D4  90 7B 00 EC */	stw r3, 0xec(r27)
/* 80020AD8 0001B9D8  EC 00 B8 28 */	fsubs f0, f0, f23
/* 80020ADC 0001B9DC  EC 3B 00 72 */	fmuls f1, f27, f1
/* 80020AE0 0001B9E0  ED C2 B0 28 */	fsubs f14, f2, f22
/* 80020AE4 0001B9E4  EC 00 C0 24 */	fdivs f0, f0, f24
/* 80020AE8 0001B9E8  EC 1B 00 32 */	fmuls f0, f27, f0
/* 80020AEC 0001B9EC  EE 01 B0 28 */	fsubs f16, f1, f22
/* 80020AF0 0001B9F0  EE 20 B0 28 */	fsubs f17, f0, f22
/* 80020AF4 0001B9F4  48 00 05 28 */	b lbl_8002101C
lbl_80020AF8:
/* 80020AF8 0001B9F8  FC 16 78 00 */	fcmpu cr0, f22, f15
/* 80020AFC 0001B9FC  40 82 02 AC */	bne lbl_80020DA8
/* 80020B00 0001BA00  80 9B 00 EC */	lwz r4, 0xec(r27)
/* 80020B04 0001BA04  38 18 43 FD */	addi r0, r24, 0x43fd
/* 80020B08 0001BA08  38 79 AA AB */	addi r3, r25, -21845
/* 80020B0C 0001BA0C  7C 84 01 D6 */	mullw r4, r4, r0
/* 80020B10 0001BA10  3C 84 00 27 */	addis r4, r4, 0x27
/* 80020B14 0001BA14  38 C4 9E C3 */	addi r6, r4, -24893
/* 80020B18 0001BA18  54 C5 84 3E */	srwi r5, r6, 0x10
/* 80020B1C 0001BA1C  90 DB 00 EC */	stw r6, 0xec(r27)
/* 80020B20 0001BA20  7C 83 28 96 */	mulhw r4, r3, r5
/* 80020B24 0001BA24  54 83 0F FE */	srwi r3, r4, 0x1f
/* 80020B28 0001BA28  7C 64 1A 14 */	add r3, r4, r3
/* 80020B2C 0001BA2C  1C 63 00 06 */	mulli r3, r3, 6
/* 80020B30 0001BA30  7C 63 28 50 */	subf r3, r3, r5
/* 80020B34 0001BA34  2C 03 00 03 */	cmpwi r3, 3
/* 80020B38 0001BA38  41 82 01 50 */	beq lbl_80020C88
/* 80020B3C 0001BA3C  40 80 00 1C */	bge lbl_80020B58
/* 80020B40 0001BA40  2C 03 00 01 */	cmpwi r3, 1
/* 80020B44 0001BA44  41 82 00 84 */	beq lbl_80020BC8
/* 80020B48 0001BA48  40 80 00 E0 */	bge lbl_80020C28
/* 80020B4C 0001BA4C  2C 03 00 00 */	cmpwi r3, 0
/* 80020B50 0001BA50  40 80 00 18 */	bge lbl_80020B68
/* 80020B54 0001BA54  48 00 04 C8 */	b lbl_8002101C
lbl_80020B58:
/* 80020B58 0001BA58  2C 03 00 05 */	cmpwi r3, 5
/* 80020B5C 0001BA5C  41 82 01 EC */	beq lbl_80020D48
/* 80020B60 0001BA60  40 80 04 BC */	bge lbl_8002101C
/* 80020B64 0001BA64  48 00 01 84 */	b lbl_80020CE8
lbl_80020B68:
/* 80020B68 0001BA68  7C 66 01 D6 */	mullw r3, r6, r0
/* 80020B6C 0001BA6C  FE 20 B0 90 */	fmr f17, f22
/* 80020B70 0001BA70  3C 63 00 27 */	addis r3, r3, 0x27
/* 80020B74 0001BA74  38 83 9E C3 */	addi r4, r3, -24893
/* 80020B78 0001BA78  7C 64 01 D6 */	mullw r3, r4, r0
/* 80020B7C 0001BA7C  90 9B 00 EC */	stw r4, 0xec(r27)
/* 80020B80 0001BA80  54 80 84 3E */	srwi r0, r4, 0x10
/* 80020B84 0001BA84  90 01 00 BC */	stw r0, 0xbc(r1)
/* 80020B88 0001BA88  C8 01 00 B8 */	lfd f0, 0xb8(r1)
/* 80020B8C 0001BA8C  3C 63 00 27 */	addis r3, r3, 0x27
/* 80020B90 0001BA90  38 63 9E C3 */	addi r3, r3, -24893
/* 80020B94 0001BA94  EC 00 B8 28 */	fsubs f0, f0, f23
/* 80020B98 0001BA98  54 60 84 3E */	srwi r0, r3, 0x10
/* 80020B9C 0001BA9C  90 7B 00 EC */	stw r3, 0xec(r27)
/* 80020BA0 0001BAA0  90 01 00 B4 */	stw r0, 0xb4(r1)
/* 80020BA4 0001BAA4  EC 20 C0 24 */	fdivs f1, f0, f24
/* 80020BA8 0001BAA8  C8 01 00 B0 */	lfd f0, 0xb0(r1)
/* 80020BAC 0001BAAC  EC 00 B8 28 */	fsubs f0, f0, f23
/* 80020BB0 0001BAB0  EC 3B 00 72 */	fmuls f1, f27, f1
/* 80020BB4 0001BAB4  EC 00 C0 24 */	fdivs f0, f0, f24
/* 80020BB8 0001BAB8  EC 1B 00 32 */	fmuls f0, f27, f0
/* 80020BBC 0001BABC  ED C1 B0 28 */	fsubs f14, f1, f22
/* 80020BC0 0001BAC0  EE 00 B0 28 */	fsubs f16, f0, f22
/* 80020BC4 0001BAC4  48 00 04 58 */	b lbl_8002101C
lbl_80020BC8:
/* 80020BC8 0001BAC8  7C 66 01 D6 */	mullw r3, r6, r0
/* 80020BCC 0001BACC  C2 22 83 34 */	lfs f17, lbl_804BFD54-_SDA2_BASE_(r2)
/* 80020BD0 0001BAD0  3C 63 00 27 */	addis r3, r3, 0x27
/* 80020BD4 0001BAD4  38 83 9E C3 */	addi r4, r3, -24893
/* 80020BD8 0001BAD8  7C 64 01 D6 */	mullw r3, r4, r0
/* 80020BDC 0001BADC  90 9B 00 EC */	stw r4, 0xec(r27)
/* 80020BE0 0001BAE0  54 80 84 3E */	srwi r0, r4, 0x10
/* 80020BE4 0001BAE4  90 01 00 BC */	stw r0, 0xbc(r1)
/* 80020BE8 0001BAE8  C8 01 00 B8 */	lfd f0, 0xb8(r1)
/* 80020BEC 0001BAEC  3C 63 00 27 */	addis r3, r3, 0x27
/* 80020BF0 0001BAF0  38 63 9E C3 */	addi r3, r3, -24893
/* 80020BF4 0001BAF4  EC 00 B8 28 */	fsubs f0, f0, f23
/* 80020BF8 0001BAF8  54 60 84 3E */	srwi r0, r3, 0x10
/* 80020BFC 0001BAFC  90 7B 00 EC */	stw r3, 0xec(r27)
/* 80020C00 0001BB00  90 01 00 B4 */	stw r0, 0xb4(r1)
/* 80020C04 0001BB04  EC 20 C0 24 */	fdivs f1, f0, f24
/* 80020C08 0001BB08  C8 01 00 B0 */	lfd f0, 0xb0(r1)
/* 80020C0C 0001BB0C  EC 00 B8 28 */	fsubs f0, f0, f23
/* 80020C10 0001BB10  EC 3B 00 72 */	fmuls f1, f27, f1
/* 80020C14 0001BB14  EC 00 C0 24 */	fdivs f0, f0, f24
/* 80020C18 0001BB18  EC 1B 00 32 */	fmuls f0, f27, f0
/* 80020C1C 0001BB1C  ED C1 B0 28 */	fsubs f14, f1, f22
/* 80020C20 0001BB20  EE 00 B0 28 */	fsubs f16, f0, f22
/* 80020C24 0001BB24  48 00 03 F8 */	b lbl_8002101C
lbl_80020C28:
/* 80020C28 0001BB28  7C 66 01 D6 */	mullw r3, r6, r0
/* 80020C2C 0001BB2C  FE 00 B0 90 */	fmr f16, f22
/* 80020C30 0001BB30  3C 63 00 27 */	addis r3, r3, 0x27
/* 80020C34 0001BB34  38 83 9E C3 */	addi r4, r3, -24893
/* 80020C38 0001BB38  7C 64 01 D6 */	mullw r3, r4, r0
/* 80020C3C 0001BB3C  90 9B 00 EC */	stw r4, 0xec(r27)
/* 80020C40 0001BB40  54 80 84 3E */	srwi r0, r4, 0x10
/* 80020C44 0001BB44  90 01 00 BC */	stw r0, 0xbc(r1)
/* 80020C48 0001BB48  C8 01 00 B8 */	lfd f0, 0xb8(r1)
/* 80020C4C 0001BB4C  3C 63 00 27 */	addis r3, r3, 0x27
/* 80020C50 0001BB50  38 63 9E C3 */	addi r3, r3, -24893
/* 80020C54 0001BB54  EC 00 B8 28 */	fsubs f0, f0, f23
/* 80020C58 0001BB58  54 60 84 3E */	srwi r0, r3, 0x10
/* 80020C5C 0001BB5C  90 7B 00 EC */	stw r3, 0xec(r27)
/* 80020C60 0001BB60  90 01 00 B4 */	stw r0, 0xb4(r1)
/* 80020C64 0001BB64  EC 20 C0 24 */	fdivs f1, f0, f24
/* 80020C68 0001BB68  C8 01 00 B0 */	lfd f0, 0xb0(r1)
/* 80020C6C 0001BB6C  EC 00 B8 28 */	fsubs f0, f0, f23
/* 80020C70 0001BB70  EC 3B 00 72 */	fmuls f1, f27, f1
/* 80020C74 0001BB74  EC 00 C0 24 */	fdivs f0, f0, f24
/* 80020C78 0001BB78  EC 1B 00 32 */	fmuls f0, f27, f0
/* 80020C7C 0001BB7C  ED C1 B0 28 */	fsubs f14, f1, f22
/* 80020C80 0001BB80  EE 20 B0 28 */	fsubs f17, f0, f22
/* 80020C84 0001BB84  48 00 03 98 */	b lbl_8002101C
lbl_80020C88:
/* 80020C88 0001BB88  7C 66 01 D6 */	mullw r3, r6, r0
/* 80020C8C 0001BB8C  C2 02 83 34 */	lfs f16, lbl_804BFD54-_SDA2_BASE_(r2)
/* 80020C90 0001BB90  3C 63 00 27 */	addis r3, r3, 0x27
/* 80020C94 0001BB94  38 83 9E C3 */	addi r4, r3, -24893
/* 80020C98 0001BB98  7C 64 01 D6 */	mullw r3, r4, r0
/* 80020C9C 0001BB9C  90 9B 00 EC */	stw r4, 0xec(r27)
/* 80020CA0 0001BBA0  54 80 84 3E */	srwi r0, r4, 0x10
/* 80020CA4 0001BBA4  90 01 00 BC */	stw r0, 0xbc(r1)
/* 80020CA8 0001BBA8  C8 01 00 B8 */	lfd f0, 0xb8(r1)
/* 80020CAC 0001BBAC  3C 63 00 27 */	addis r3, r3, 0x27
/* 80020CB0 0001BBB0  38 63 9E C3 */	addi r3, r3, -24893
/* 80020CB4 0001BBB4  EC 00 B8 28 */	fsubs f0, f0, f23
/* 80020CB8 0001BBB8  54 60 84 3E */	srwi r0, r3, 0x10
/* 80020CBC 0001BBBC  90 7B 00 EC */	stw r3, 0xec(r27)
/* 80020CC0 0001BBC0  90 01 00 B4 */	stw r0, 0xb4(r1)
/* 80020CC4 0001BBC4  EC 20 C0 24 */	fdivs f1, f0, f24
/* 80020CC8 0001BBC8  C8 01 00 B0 */	lfd f0, 0xb0(r1)
/* 80020CCC 0001BBCC  EC 00 B8 28 */	fsubs f0, f0, f23
/* 80020CD0 0001BBD0  EC 3B 00 72 */	fmuls f1, f27, f1
/* 80020CD4 0001BBD4  EC 00 C0 24 */	fdivs f0, f0, f24
/* 80020CD8 0001BBD8  EC 1B 00 32 */	fmuls f0, f27, f0
/* 80020CDC 0001BBDC  ED C1 B0 28 */	fsubs f14, f1, f22
/* 80020CE0 0001BBE0  EE 20 B0 28 */	fsubs f17, f0, f22
/* 80020CE4 0001BBE4  48 00 03 38 */	b lbl_8002101C
lbl_80020CE8:
/* 80020CE8 0001BBE8  7C 66 01 D6 */	mullw r3, r6, r0
/* 80020CEC 0001BBEC  FD C0 B0 90 */	fmr f14, f22
/* 80020CF0 0001BBF0  3C 63 00 27 */	addis r3, r3, 0x27
/* 80020CF4 0001BBF4  38 83 9E C3 */	addi r4, r3, -24893
/* 80020CF8 0001BBF8  7C 64 01 D6 */	mullw r3, r4, r0
/* 80020CFC 0001BBFC  90 9B 00 EC */	stw r4, 0xec(r27)
/* 80020D00 0001BC00  54 80 84 3E */	srwi r0, r4, 0x10
/* 80020D04 0001BC04  90 01 00 BC */	stw r0, 0xbc(r1)
/* 80020D08 0001BC08  C8 01 00 B8 */	lfd f0, 0xb8(r1)
/* 80020D0C 0001BC0C  3C 63 00 27 */	addis r3, r3, 0x27
/* 80020D10 0001BC10  38 63 9E C3 */	addi r3, r3, -24893
/* 80020D14 0001BC14  EC 00 B8 28 */	fsubs f0, f0, f23
/* 80020D18 0001BC18  54 60 84 3E */	srwi r0, r3, 0x10
/* 80020D1C 0001BC1C  90 7B 00 EC */	stw r3, 0xec(r27)
/* 80020D20 0001BC20  90 01 00 B4 */	stw r0, 0xb4(r1)
/* 80020D24 0001BC24  EC 20 C0 24 */	fdivs f1, f0, f24
/* 80020D28 0001BC28  C8 01 00 B0 */	lfd f0, 0xb0(r1)
/* 80020D2C 0001BC2C  EC 00 B8 28 */	fsubs f0, f0, f23
/* 80020D30 0001BC30  EC 3B 00 72 */	fmuls f1, f27, f1
/* 80020D34 0001BC34  EC 00 C0 24 */	fdivs f0, f0, f24
/* 80020D38 0001BC38  EC 1B 00 32 */	fmuls f0, f27, f0
/* 80020D3C 0001BC3C  EE 01 B0 28 */	fsubs f16, f1, f22
/* 80020D40 0001BC40  EE 20 B0 28 */	fsubs f17, f0, f22
/* 80020D44 0001BC44  48 00 02 D8 */	b lbl_8002101C
lbl_80020D48:
/* 80020D48 0001BC48  7C 66 01 D6 */	mullw r3, r6, r0
/* 80020D4C 0001BC4C  C1 C2 83 34 */	lfs f14, lbl_804BFD54-_SDA2_BASE_(r2)
/* 80020D50 0001BC50  3C 63 00 27 */	addis r3, r3, 0x27
/* 80020D54 0001BC54  38 83 9E C3 */	addi r4, r3, -24893
/* 80020D58 0001BC58  7C 64 01 D6 */	mullw r3, r4, r0
/* 80020D5C 0001BC5C  90 9B 00 EC */	stw r4, 0xec(r27)
/* 80020D60 0001BC60  54 80 84 3E */	srwi r0, r4, 0x10
/* 80020D64 0001BC64  90 01 00 BC */	stw r0, 0xbc(r1)
/* 80020D68 0001BC68  C8 01 00 B8 */	lfd f0, 0xb8(r1)
/* 80020D6C 0001BC6C  3C 63 00 27 */	addis r3, r3, 0x27
/* 80020D70 0001BC70  38 63 9E C3 */	addi r3, r3, -24893
/* 80020D74 0001BC74  EC 00 B8 28 */	fsubs f0, f0, f23
/* 80020D78 0001BC78  54 60 84 3E */	srwi r0, r3, 0x10
/* 80020D7C 0001BC7C  90 7B 00 EC */	stw r3, 0xec(r27)
/* 80020D80 0001BC80  90 01 00 B4 */	stw r0, 0xb4(r1)
/* 80020D84 0001BC84  EC 20 C0 24 */	fdivs f1, f0, f24
/* 80020D88 0001BC88  C8 01 00 B0 */	lfd f0, 0xb0(r1)
/* 80020D8C 0001BC8C  EC 00 B8 28 */	fsubs f0, f0, f23
/* 80020D90 0001BC90  EC 3B 00 72 */	fmuls f1, f27, f1
/* 80020D94 0001BC94  EC 00 C0 24 */	fdivs f0, f0, f24
/* 80020D98 0001BC98  EC 1B 00 32 */	fmuls f0, f27, f0
/* 80020D9C 0001BC9C  EE 01 B0 28 */	fsubs f16, f1, f22
/* 80020DA0 0001BCA0  EE 20 B0 28 */	fsubs f17, f0, f22
/* 80020DA4 0001BCA4  48 00 02 78 */	b lbl_8002101C
lbl_80020DA8:
/* 80020DA8 0001BCA8  80 1B 00 EC */	lwz r0, 0xec(r27)
/* 80020DAC 0001BCAC  38 98 43 FD */	addi r4, r24, 0x43fd
/* 80020DB0 0001BCB0  C0 01 00 C4 */	lfs f0, 0xc4(r1)
/* 80020DB4 0001BCB4  EC 3F 07 72 */	fmuls f1, f31, f29
/* 80020DB8 0001BCB8  7C 60 21 D6 */	mullw r3, r0, r4
/* 80020DBC 0001BCBC  EC 7F 00 32 */	fmuls f3, f31, f0
/* 80020DC0 0001BCC0  EC 00 00 72 */	fmuls f0, f0, f1
/* 80020DC4 0001BCC4  EC 4F 00 F2 */	fmuls f2, f15, f3
/* 80020DC8 0001BCC8  3C 63 00 27 */	addis r3, r3, 0x27
/* 80020DCC 0001BCCC  EC 7D 00 F2 */	fmuls f3, f29, f3
/* 80020DD0 0001BCD0  38 63 9E C3 */	addi r3, r3, -24893
/* 80020DD4 0001BCD4  EC 0F 00 32 */	fmuls f0, f15, f0
/* 80020DD8 0001BCD8  54 60 84 3E */	srwi r0, r3, 0x10
/* 80020DDC 0001BCDC  90 01 00 BC */	stw r0, 0xbc(r1)
/* 80020DE0 0001BCE0  EC 3E 00 B2 */	fmuls f1, f30, f2
/* 80020DE4 0001BCE4  EC 5E 00 32 */	fmuls f2, f30, f0
/* 80020DE8 0001BCE8  C8 01 00 B8 */	lfd f0, 0xb8(r1)
/* 80020DEC 0001BCEC  EC 7E 00 F2 */	fmuls f3, f30, f3
/* 80020DF0 0001BCF0  EC 3D 00 72 */	fmuls f1, f29, f1
/* 80020DF4 0001BCF4  90 7B 00 EC */	stw r3, 0xec(r27)
/* 80020DF8 0001BCF8  EC 00 B8 28 */	fsubs f0, f0, f23
/* 80020DFC 0001BCFC  EC 8F 00 B2 */	fmuls f4, f15, f2
/* 80020E00 0001BD00  EC 23 08 2A */	fadds f1, f3, f1
/* 80020E04 0001BD04  EC 40 C0 24 */	fdivs f2, f0, f24
/* 80020E08 0001BD08  EC 04 08 2A */	fadds f0, f4, f1
/* 80020E0C 0001BD0C  EC 00 00 B2 */	fmuls f0, f0, f2
/* 80020E10 0001BD10  FC 00 18 40 */	fcmpo cr0, f0, f3
/* 80020E14 0001BD14  40 80 00 AC */	bge lbl_80020EC0
/* 80020E18 0001BD18  7C 63 21 D6 */	mullw r3, r3, r4
/* 80020E1C 0001BD1C  3C 63 00 27 */	addis r3, r3, 0x27
/* 80020E20 0001BD20  38 03 9E C3 */	addi r0, r3, -24893
/* 80020E24 0001BD24  7C 60 21 D6 */	mullw r3, r0, r4
/* 80020E28 0001BD28  90 1B 00 EC */	stw r0, 0xec(r27)
/* 80020E2C 0001BD2C  54 00 84 3E */	srwi r0, r0, 0x10
/* 80020E30 0001BD30  90 01 00 B4 */	stw r0, 0xb4(r1)
/* 80020E34 0001BD34  C8 01 00 B0 */	lfd f0, 0xb0(r1)
/* 80020E38 0001BD38  3C 63 00 27 */	addis r3, r3, 0x27
/* 80020E3C 0001BD3C  38 63 9E C3 */	addi r3, r3, -24893
/* 80020E40 0001BD40  EC 00 B8 28 */	fsubs f0, f0, f23
/* 80020E44 0001BD44  54 60 84 3E */	srwi r0, r3, 0x10
/* 80020E48 0001BD48  90 7B 00 EC */	stw r3, 0xec(r27)
/* 80020E4C 0001BD4C  90 01 00 BC */	stw r0, 0xbc(r1)
/* 80020E50 0001BD50  EC 20 C0 24 */	fdivs f1, f0, f24
/* 80020E54 0001BD54  C8 01 00 B8 */	lfd f0, 0xb8(r1)
/* 80020E58 0001BD58  EC 00 B8 28 */	fsubs f0, f0, f23
/* 80020E5C 0001BD5C  EC 3B 00 72 */	fmuls f1, f27, f1
/* 80020E60 0001BD60  EC 00 C0 24 */	fdivs f0, f0, f24
/* 80020E64 0001BD64  EC 1B 00 32 */	fmuls f0, f27, f0
/* 80020E68 0001BD68  ED C1 B0 28 */	fsubs f14, f1, f22
/* 80020E6C 0001BD6C  EC 00 B0 28 */	fsubs f0, f0, f22
/* 80020E70 0001BD70  EE 1D 00 32 */	fmuls f16, f29, f0
/* 80020E74 0001BD74  FC 10 A8 40 */	fcmpo cr0, f16, f21
/* 80020E78 0001BD78  4C 41 13 82 */	cror 2, 1, 2
/* 80020E7C 0001BD7C  40 82 00 0C */	bne lbl_80020E88
/* 80020E80 0001BD80  EE 16 80 28 */	fsubs f16, f22, f16
/* 80020E84 0001BD84  48 00 00 08 */	b lbl_80020E8C
lbl_80020E88:
/* 80020E88 0001BD88  EE 1A 80 28 */	fsubs f16, f26, f16
lbl_80020E8C:
/* 80020E8C 0001BD8C  38 18 43 FD */	addi r0, r24, 0x43fd
/* 80020E90 0001BD90  7C 63 01 D6 */	mullw r3, r3, r0
/* 80020E94 0001BD94  3C 63 00 27 */	addis r3, r3, 0x27
/* 80020E98 0001BD98  38 63 9E C3 */	addi r3, r3, -24893
/* 80020E9C 0001BD9C  54 60 84 3E */	srwi r0, r3, 0x10
/* 80020EA0 0001BDA0  90 7B 00 EC */	stw r3, 0xec(r27)
/* 80020EA4 0001BDA4  90 01 00 B4 */	stw r0, 0xb4(r1)
/* 80020EA8 0001BDA8  C8 01 00 B0 */	lfd f0, 0xb0(r1)
/* 80020EAC 0001BDAC  EC 00 B8 28 */	fsubs f0, f0, f23
/* 80020EB0 0001BDB0  EC 00 C0 24 */	fdivs f0, f0, f24
/* 80020EB4 0001BDB4  EC 1B 00 32 */	fmuls f0, f27, f0
/* 80020EB8 0001BDB8  EE 20 B0 28 */	fsubs f17, f0, f22
/* 80020EBC 0001BDBC  48 00 01 60 */	b lbl_8002101C
lbl_80020EC0:
/* 80020EC0 0001BDC0  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 80020EC4 0001BDC4  40 80 00 AC */	bge lbl_80020F70
/* 80020EC8 0001BDC8  7C 63 21 D6 */	mullw r3, r3, r4
/* 80020ECC 0001BDCC  3C 63 00 27 */	addis r3, r3, 0x27
/* 80020ED0 0001BDD0  38 03 9E C3 */	addi r0, r3, -24893
/* 80020ED4 0001BDD4  7C 60 21 D6 */	mullw r3, r0, r4
/* 80020ED8 0001BDD8  90 1B 00 EC */	stw r0, 0xec(r27)
/* 80020EDC 0001BDDC  54 00 84 3E */	srwi r0, r0, 0x10
/* 80020EE0 0001BDE0  90 01 00 BC */	stw r0, 0xbc(r1)
/* 80020EE4 0001BDE4  C8 01 00 B8 */	lfd f0, 0xb8(r1)
/* 80020EE8 0001BDE8  3C 63 00 27 */	addis r3, r3, 0x27
/* 80020EEC 0001BDEC  38 03 9E C3 */	addi r0, r3, -24893
/* 80020EF0 0001BDF0  EC 00 B8 28 */	fsubs f0, f0, f23
/* 80020EF4 0001BDF4  7C 60 21 D6 */	mullw r3, r0, r4
/* 80020EF8 0001BDF8  90 1B 00 EC */	stw r0, 0xec(r27)
/* 80020EFC 0001BDFC  54 00 84 3E */	srwi r0, r0, 0x10
/* 80020F00 0001BE00  EC 40 C0 24 */	fdivs f2, f0, f24
/* 80020F04 0001BE04  90 01 00 B4 */	stw r0, 0xb4(r1)
/* 80020F08 0001BE08  C8 01 00 B0 */	lfd f0, 0xb0(r1)
/* 80020F0C 0001BE0C  3C 63 00 27 */	addis r3, r3, 0x27
/* 80020F10 0001BE10  38 63 9E C3 */	addi r3, r3, -24893
/* 80020F14 0001BE14  54 60 84 3E */	srwi r0, r3, 0x10
/* 80020F18 0001BE18  EC 20 B8 28 */	fsubs f1, f0, f23
/* 80020F1C 0001BE1C  90 01 00 BC */	stw r0, 0xbc(r1)
/* 80020F20 0001BE20  EC 5B 00 B2 */	fmuls f2, f27, f2
/* 80020F24 0001BE24  C8 01 00 B8 */	lfd f0, 0xb8(r1)
/* 80020F28 0001BE28  EC 21 C0 24 */	fdivs f1, f1, f24
/* 80020F2C 0001BE2C  90 7B 00 EC */	stw r3, 0xec(r27)
/* 80020F30 0001BE30  EC 00 B8 28 */	fsubs f0, f0, f23
/* 80020F34 0001BE34  EC 3B 00 72 */	fmuls f1, f27, f1
/* 80020F38 0001BE38  ED C2 B0 28 */	fsubs f14, f2, f22
/* 80020F3C 0001BE3C  EC 00 C0 24 */	fdivs f0, f0, f24
/* 80020F40 0001BE40  EC 1B 00 32 */	fmuls f0, f27, f0
/* 80020F44 0001BE44  EC 21 B0 28 */	fsubs f1, f1, f22
/* 80020F48 0001BE48  EC 00 B0 28 */	fsubs f0, f0, f22
/* 80020F4C 0001BE4C  EE 0F 00 72 */	fmuls f16, f15, f1
/* 80020F50 0001BE50  EE 3D 00 32 */	fmuls f17, f29, f0
/* 80020F54 0001BE54  FC 11 A8 40 */	fcmpo cr0, f17, f21
/* 80020F58 0001BE58  4C 41 13 82 */	cror 2, 1, 2
/* 80020F5C 0001BE5C  40 82 00 0C */	bne lbl_80020F68
/* 80020F60 0001BE60  EE 36 88 28 */	fsubs f17, f22, f17
/* 80020F64 0001BE64  48 00 00 B8 */	b lbl_8002101C
lbl_80020F68:
/* 80020F68 0001BE68  EE 3A 88 28 */	fsubs f17, f26, f17
/* 80020F6C 0001BE6C  48 00 00 B0 */	b lbl_8002101C
lbl_80020F70:
/* 80020F70 0001BE70  7C 63 21 D6 */	mullw r3, r3, r4
/* 80020F74 0001BE74  3C 63 00 27 */	addis r3, r3, 0x27
/* 80020F78 0001BE78  38 63 9E C3 */	addi r3, r3, -24893
/* 80020F7C 0001BE7C  54 60 84 3E */	srwi r0, r3, 0x10
/* 80020F80 0001BE80  90 7B 00 EC */	stw r3, 0xec(r27)
/* 80020F84 0001BE84  90 01 00 B4 */	stw r0, 0xb4(r1)
/* 80020F88 0001BE88  C8 01 00 B0 */	lfd f0, 0xb0(r1)
/* 80020F8C 0001BE8C  EC 00 B8 28 */	fsubs f0, f0, f23
/* 80020F90 0001BE90  EC 00 C0 24 */	fdivs f0, f0, f24
/* 80020F94 0001BE94  EC 1B 00 32 */	fmuls f0, f27, f0
/* 80020F98 0001BE98  EC 00 B0 28 */	fsubs f0, f0, f22
/* 80020F9C 0001BE9C  ED DD 00 32 */	fmuls f14, f29, f0
/* 80020FA0 0001BEA0  FC 0E A8 40 */	fcmpo cr0, f14, f21
/* 80020FA4 0001BEA4  4C 41 13 82 */	cror 2, 1, 2
/* 80020FA8 0001BEA8  40 82 00 0C */	bne lbl_80020FB4
/* 80020FAC 0001BEAC  ED D6 70 28 */	fsubs f14, f22, f14
/* 80020FB0 0001BEB0  48 00 00 08 */	b lbl_80020FB8
lbl_80020FB4:
/* 80020FB4 0001BEB4  ED DA 70 28 */	fsubs f14, f26, f14
lbl_80020FB8:
/* 80020FB8 0001BEB8  38 98 43 FD */	addi r4, r24, 0x43fd
/* 80020FBC 0001BEBC  7C 63 21 D6 */	mullw r3, r3, r4
/* 80020FC0 0001BEC0  3C 63 00 27 */	addis r3, r3, 0x27
/* 80020FC4 0001BEC4  38 03 9E C3 */	addi r0, r3, -24893
/* 80020FC8 0001BEC8  7C 60 21 D6 */	mullw r3, r0, r4
/* 80020FCC 0001BECC  90 1B 00 EC */	stw r0, 0xec(r27)
/* 80020FD0 0001BED0  54 00 84 3E */	srwi r0, r0, 0x10
/* 80020FD4 0001BED4  90 01 00 BC */	stw r0, 0xbc(r1)
/* 80020FD8 0001BED8  C8 01 00 B8 */	lfd f0, 0xb8(r1)
/* 80020FDC 0001BEDC  3C 63 00 27 */	addis r3, r3, 0x27
/* 80020FE0 0001BEE0  38 63 9E C3 */	addi r3, r3, -24893
/* 80020FE4 0001BEE4  EC 00 B8 28 */	fsubs f0, f0, f23
/* 80020FE8 0001BEE8  54 60 84 3E */	srwi r0, r3, 0x10
/* 80020FEC 0001BEEC  90 7B 00 EC */	stw r3, 0xec(r27)
/* 80020FF0 0001BEF0  90 01 00 B4 */	stw r0, 0xb4(r1)
/* 80020FF4 0001BEF4  EC 20 C0 24 */	fdivs f1, f0, f24
/* 80020FF8 0001BEF8  C8 01 00 B0 */	lfd f0, 0xb0(r1)
/* 80020FFC 0001BEFC  EC 00 B8 28 */	fsubs f0, f0, f23
/* 80021000 0001BF00  EC 3B 00 72 */	fmuls f1, f27, f1
/* 80021004 0001BF04  EC 00 C0 24 */	fdivs f0, f0, f24
/* 80021008 0001BF08  EC 1B 00 32 */	fmuls f0, f27, f0
/* 8002100C 0001BF0C  EC 21 B0 28 */	fsubs f1, f1, f22
/* 80021010 0001BF10  EC 00 B0 28 */	fsubs f0, f0, f22
/* 80021014 0001BF14  EE 0F 00 72 */	fmuls f16, f15, f1
/* 80021018 0001BF18  EE 2F 00 32 */	fmuls f17, f15, f0
lbl_8002101C:
/* 8002101C 0001BF1C  FC 10 A8 40 */	fcmpo cr0, f16, f21
/* 80021020 0001BF20  D2 A1 00 08 */	stfs f21, 8(r1)
/* 80021024 0001BF24  D2 A1 00 0C */	stfs f21, 0xc(r1)
/* 80021028 0001BF28  D2 A1 00 10 */	stfs f21, 0x10(r1)
/* 8002102C 0001BF2C  4C 41 13 82 */	cror 2, 1, 2
/* 80021030 0001BF30  40 82 00 34 */	bne lbl_80021064
/* 80021034 0001BF34  FC 00 72 10 */	fabs f0, f14
/* 80021038 0001BF38  FC 00 00 18 */	frsp f0, f0
/* 8002103C 0001BF3C  FC 10 00 40 */	fcmpo cr0, f16, f0
/* 80021040 0001BF40  4C 41 13 82 */	cror 2, 1, 2
/* 80021044 0001BF44  40 82 00 20 */	bne lbl_80021064
/* 80021048 0001BF48  FC 00 8A 10 */	fabs f0, f17
/* 8002104C 0001BF4C  FC 00 00 18 */	frsp f0, f0
/* 80021050 0001BF50  FC 10 00 40 */	fcmpo cr0, f16, f0
/* 80021054 0001BF54  4C 41 13 82 */	cror 2, 1, 2
/* 80021058 0001BF58  40 82 00 0C */	bne lbl_80021064
/* 8002105C 0001BF5C  D2 C1 00 0C */	stfs f22, 0xc(r1)
/* 80021060 0001BF60  48 00 00 D0 */	b lbl_80021130
lbl_80021064:
/* 80021064 0001BF64  FC 10 A8 40 */	fcmpo cr0, f16, f21
/* 80021068 0001BF68  40 80 00 38 */	bge lbl_800210A0
/* 8002106C 0001BF6C  FC 20 72 10 */	fabs f1, f14
/* 80021070 0001BF70  FC 00 80 50 */	fneg f0, f16
/* 80021074 0001BF74  FC 20 08 18 */	frsp f1, f1
/* 80021078 0001BF78  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 8002107C 0001BF7C  4C 41 13 82 */	cror 2, 1, 2
/* 80021080 0001BF80  40 82 00 20 */	bne lbl_800210A0
/* 80021084 0001BF84  FC 20 8A 10 */	fabs f1, f17
/* 80021088 0001BF88  FC 20 08 18 */	frsp f1, f1
/* 8002108C 0001BF8C  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 80021090 0001BF90  4C 41 13 82 */	cror 2, 1, 2
/* 80021094 0001BF94  40 82 00 0C */	bne lbl_800210A0
/* 80021098 0001BF98  D3 41 00 0C */	stfs f26, 0xc(r1)
/* 8002109C 0001BF9C  48 00 00 94 */	b lbl_80021130
lbl_800210A0:
/* 800210A0 0001BFA0  FC 0E A8 40 */	fcmpo cr0, f14, f21
/* 800210A4 0001BFA4  4C 41 13 82 */	cror 2, 1, 2
/* 800210A8 0001BFA8  40 82 00 34 */	bne lbl_800210DC
/* 800210AC 0001BFAC  FC 00 82 10 */	fabs f0, f16
/* 800210B0 0001BFB0  FC 00 00 18 */	frsp f0, f0
/* 800210B4 0001BFB4  FC 0E 00 40 */	fcmpo cr0, f14, f0
/* 800210B8 0001BFB8  4C 41 13 82 */	cror 2, 1, 2
/* 800210BC 0001BFBC  40 82 00 20 */	bne lbl_800210DC
/* 800210C0 0001BFC0  FC 00 8A 10 */	fabs f0, f17
/* 800210C4 0001BFC4  FC 00 00 18 */	frsp f0, f0
/* 800210C8 0001BFC8  FC 0E 00 40 */	fcmpo cr0, f14, f0
/* 800210CC 0001BFCC  4C 41 13 82 */	cror 2, 1, 2
/* 800210D0 0001BFD0  40 82 00 0C */	bne lbl_800210DC
/* 800210D4 0001BFD4  D2 C1 00 08 */	stfs f22, 8(r1)
/* 800210D8 0001BFD8  48 00 00 58 */	b lbl_80021130
lbl_800210DC:
/* 800210DC 0001BFDC  FC 0E A8 40 */	fcmpo cr0, f14, f21
/* 800210E0 0001BFE0  40 80 00 38 */	bge lbl_80021118
/* 800210E4 0001BFE4  FC 20 82 10 */	fabs f1, f16
/* 800210E8 0001BFE8  FC 00 70 50 */	fneg f0, f14
/* 800210EC 0001BFEC  FC 20 08 18 */	frsp f1, f1
/* 800210F0 0001BFF0  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 800210F4 0001BFF4  4C 41 13 82 */	cror 2, 1, 2
/* 800210F8 0001BFF8  40 82 00 20 */	bne lbl_80021118
/* 800210FC 0001BFFC  FC 20 8A 10 */	fabs f1, f17
/* 80021100 0001C000  FC 20 08 18 */	frsp f1, f1
/* 80021104 0001C004  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 80021108 0001C008  4C 41 13 82 */	cror 2, 1, 2
/* 8002110C 0001C00C  40 82 00 0C */	bne lbl_80021118
/* 80021110 0001C010  D3 41 00 08 */	stfs f26, 8(r1)
/* 80021114 0001C014  48 00 00 1C */	b lbl_80021130
lbl_80021118:
/* 80021118 0001C018  FC 11 A8 40 */	fcmpo cr0, f17, f21
/* 8002111C 0001C01C  4C 41 13 82 */	cror 2, 1, 2
/* 80021120 0001C020  40 82 00 0C */	bne lbl_8002112C
/* 80021124 0001C024  D2 C1 00 10 */	stfs f22, 0x10(r1)
/* 80021128 0001C028  48 00 00 08 */	b lbl_80021130
lbl_8002112C:
/* 8002112C 0001C02C  D3 41 00 10 */	stfs f26, 0x10(r1)
lbl_80021130:
/* 80021130 0001C030  C0 01 00 C4 */	lfs f0, 0xc4(r1)
/* 80021134 0001C034  EC 6E 07 F2 */	fmuls f3, f14, f31
/* 80021138 0001C038  EC 31 07 B2 */	fmuls f1, f17, f30
/* 8002113C 0001C03C  EC 50 00 32 */	fmuls f2, f16, f0
/* 80021140 0001C040  FC 15 E0 00 */	fcmpu cr0, f21, f28
/* 80021144 0001C044  D0 61 00 14 */	stfs f3, 0x14(r1)
/* 80021148 0001C048  D0 41 00 18 */	stfs f2, 0x18(r1)
/* 8002114C 0001C04C  D0 21 00 1C */	stfs f1, 0x1c(r1)
/* 80021150 0001C050  41 82 01 5C */	beq lbl_800212AC
/* 80021154 0001C054  C0 01 00 08 */	lfs f0, 8(r1)
/* 80021158 0001C058  FC 15 00 00 */	fcmpu cr0, f21, f0
/* 8002115C 0001C05C  41 82 00 74 */	beq lbl_800211D0
/* 80021160 0001C060  FC 00 0A 10 */	fabs f0, f1
/* 80021164 0001C064  FC 20 12 10 */	fabs f1, f2
/* 80021168 0001C068  FC 00 00 18 */	frsp f0, f0
/* 8002116C 0001C06C  FC 20 08 18 */	frsp f1, f1
/* 80021170 0001C070  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80021174 0001C074  40 81 00 08 */	ble lbl_8002117C
/* 80021178 0001C078  48 00 00 08 */	b lbl_80021180
lbl_8002117C:
/* 8002117C 0001C07C  FC 20 00 90 */	fmr f1, f0
lbl_80021180:
/* 80021180 0001C080  EC 21 07 32 */	fmuls f1, f1, f28
/* 80021184 0001C084  48 09 FC 75 */	bl tan
/* 80021188 0001C088  FC 40 08 18 */	frsp f2, f1
/* 8002118C 0001C08C  C0 21 00 18 */	lfs f1, 0x18(r1)
/* 80021190 0001C090  C0 01 00 1C */	lfs f0, 0x1c(r1)
/* 80021194 0001C094  EC 21 00 72 */	fmuls f1, f1, f1
/* 80021198 0001C098  EE 56 10 24 */	fdivs f18, f22, f2
/* 8002119C 0001C09C  EC 00 00 32 */	fmuls f0, f0, f0
/* 800211A0 0001C0A0  EC 21 00 2A */	fadds f1, f1, f0
/* 800211A4 0001C0A4  48 09 FF 2D */	bl sqrt
/* 800211A8 0001C0A8  FC 60 08 18 */	frsp f3, f1
/* 800211AC 0001C0AC  C0 01 00 1C */	lfs f0, 0x1c(r1)
/* 800211B0 0001C0B0  C0 21 00 18 */	lfs f1, 0x18(r1)
/* 800211B4 0001C0B4  C0 41 00 08 */	lfs f2, 8(r1)
/* 800211B8 0001C0B8  EC 72 00 F2 */	fmuls f3, f18, f3
/* 800211BC 0001C0BC  D0 01 00 10 */	stfs f0, 0x10(r1)
/* 800211C0 0001C0C0  D0 21 00 0C */	stfs f1, 0xc(r1)
/* 800211C4 0001C0C4  EC 02 00 F2 */	fmuls f0, f2, f3
/* 800211C8 0001C0C8  D0 01 00 08 */	stfs f0, 8(r1)
/* 800211CC 0001C0CC  48 00 00 E0 */	b lbl_800212AC
lbl_800211D0:
/* 800211D0 0001C0D0  C0 01 00 0C */	lfs f0, 0xc(r1)
/* 800211D4 0001C0D4  FC 15 00 00 */	fcmpu cr0, f21, f0
/* 800211D8 0001C0D8  41 82 00 70 */	beq lbl_80021248
/* 800211DC 0001C0DC  FC 00 0A 10 */	fabs f0, f1
/* 800211E0 0001C0E0  FC 20 1A 10 */	fabs f1, f3
/* 800211E4 0001C0E4  FC 00 00 18 */	frsp f0, f0
/* 800211E8 0001C0E8  FC 20 08 18 */	frsp f1, f1
/* 800211EC 0001C0EC  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800211F0 0001C0F0  40 81 00 08 */	ble lbl_800211F8
/* 800211F4 0001C0F4  48 00 00 08 */	b lbl_800211FC
lbl_800211F8:
/* 800211F8 0001C0F8  FC 20 00 90 */	fmr f1, f0
lbl_800211FC:
/* 800211FC 0001C0FC  EC 21 07 32 */	fmuls f1, f1, f28
/* 80021200 0001C100  48 09 FB F9 */	bl tan
/* 80021204 0001C104  FC 60 08 18 */	frsp f3, f1
/* 80021208 0001C108  C0 41 00 14 */	lfs f2, 0x14(r1)
/* 8002120C 0001C10C  C0 01 00 1C */	lfs f0, 0x1c(r1)
/* 80021210 0001C110  EC 22 00 B2 */	fmuls f1, f2, f2
/* 80021214 0001C114  D0 41 00 08 */	stfs f2, 8(r1)
/* 80021218 0001C118  EE 56 18 24 */	fdivs f18, f22, f3
/* 8002121C 0001C11C  EC 00 00 32 */	fmuls f0, f0, f0
/* 80021220 0001C120  EC 21 00 2A */	fadds f1, f1, f0
/* 80021224 0001C124  48 09 FE AD */	bl sqrt
/* 80021228 0001C128  FC 40 08 18 */	frsp f2, f1
/* 8002122C 0001C12C  C0 01 00 1C */	lfs f0, 0x1c(r1)
/* 80021230 0001C130  C0 21 00 0C */	lfs f1, 0xc(r1)
/* 80021234 0001C134  D0 01 00 10 */	stfs f0, 0x10(r1)
/* 80021238 0001C138  EC 12 00 B2 */	fmuls f0, f18, f2
/* 8002123C 0001C13C  EC 01 00 32 */	fmuls f0, f1, f0
/* 80021240 0001C140  D0 01 00 0C */	stfs f0, 0xc(r1)
/* 80021244 0001C144  48 00 00 68 */	b lbl_800212AC
lbl_80021248:
/* 80021248 0001C148  FC 00 12 10 */	fabs f0, f2
/* 8002124C 0001C14C  FC 20 1A 10 */	fabs f1, f3
/* 80021250 0001C150  FC 00 00 18 */	frsp f0, f0
/* 80021254 0001C154  FC 20 08 18 */	frsp f1, f1
/* 80021258 0001C158  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 8002125C 0001C15C  40 81 00 08 */	ble lbl_80021264
/* 80021260 0001C160  48 00 00 08 */	b lbl_80021268
lbl_80021264:
/* 80021264 0001C164  FC 20 00 90 */	fmr f1, f0
lbl_80021268:
/* 80021268 0001C168  EC 21 07 32 */	fmuls f1, f1, f28
/* 8002126C 0001C16C  48 09 FB 8D */	bl tan
/* 80021270 0001C170  FC 60 08 18 */	frsp f3, f1
/* 80021274 0001C174  C0 41 00 14 */	lfs f2, 0x14(r1)
/* 80021278 0001C178  C0 01 00 18 */	lfs f0, 0x18(r1)
/* 8002127C 0001C17C  EC 22 00 B2 */	fmuls f1, f2, f2
/* 80021280 0001C180  D0 41 00 08 */	stfs f2, 8(r1)
/* 80021284 0001C184  EE 56 18 24 */	fdivs f18, f22, f3
/* 80021288 0001C188  D0 01 00 0C */	stfs f0, 0xc(r1)
/* 8002128C 0001C18C  EC 00 00 32 */	fmuls f0, f0, f0
/* 80021290 0001C190  EC 21 00 2A */	fadds f1, f1, f0
/* 80021294 0001C194  48 09 FE 3D */	bl sqrt
/* 80021298 0001C198  FC 20 08 18 */	frsp f1, f1
/* 8002129C 0001C19C  C0 01 00 10 */	lfs f0, 0x10(r1)
/* 800212A0 0001C1A0  EC 32 00 72 */	fmuls f1, f18, f1
/* 800212A4 0001C1A4  EC 00 00 72 */	fmuls f0, f0, f1
/* 800212A8 0001C1A8  D0 01 00 10 */	stfs f0, 0x10(r1)
lbl_800212AC:
/* 800212AC 0001C1AC  FC 20 C8 90 */	fmr f1, f25
/* 800212B0 0001C1B0  7F 43 D3 78 */	mr r3, r26
/* 800212B4 0001C1B4  7F 66 DB 78 */	mr r6, r27
/* 800212B8 0001C1B8  7F 87 E3 78 */	mr r7, r28
/* 800212BC 0001C1BC  7F C8 F3 78 */	mr r8, r30
/* 800212C0 0001C1C0  7F E9 FB 78 */	mr r9, r31
/* 800212C4 0001C1C4  38 81 00 14 */	addi r4, r1, 0x14
/* 800212C8 0001C1C8  38 A1 00 08 */	addi r5, r1, 8
/* 800212CC 0001C1CC  4B FF E5 79 */	bl EmissionSub__Q34nw4r2ef15EmitterFormCubeFRQ34nw4r4math4VEC3RQ34nw4r4math4VEC3PQ34nw4r2ef7EmitterPQ34nw4r2ef15ParticleManagerUsfPCQ34nw4r4math5MTX34
/* 800212D0 0001C1D0  3A 31 00 01 */	addi r17, r17, 1
lbl_800212D4:
/* 800212D4 0001C1D4  7C 11 E8 00 */	cmpw r17, r29
/* 800212D8 0001C1D8  41 80 F7 88 */	blt lbl_80020A60
lbl_800212DC:
/* 800212DC 0001C1DC  E3 E1 02 28 */	psq_l f31, 552(r1), 0, qr0
/* 800212E0 0001C1E0  CB E1 02 20 */	lfd f31, 0x220(r1)
/* 800212E4 0001C1E4  E3 C1 02 18 */	psq_l f30, 536(r1), 0, qr0
/* 800212E8 0001C1E8  CB C1 02 10 */	lfd f30, 0x210(r1)
/* 800212EC 0001C1EC  E3 A1 02 08 */	psq_l f29, 520(r1), 0, qr0
/* 800212F0 0001C1F0  CB A1 02 00 */	lfd f29, 0x200(r1)
/* 800212F4 0001C1F4  E3 81 01 F8 */	psq_l f28, 504(r1), 0, qr0
/* 800212F8 0001C1F8  CB 81 01 F0 */	lfd f28, 0x1f0(r1)
/* 800212FC 0001C1FC  E3 61 01 E8 */	psq_l f27, 488(r1), 0, qr0
/* 80021300 0001C200  CB 61 01 E0 */	lfd f27, 0x1e0(r1)
/* 80021304 0001C204  E3 41 01 D8 */	psq_l f26, 472(r1), 0, qr0
/* 80021308 0001C208  CB 41 01 D0 */	lfd f26, 0x1d0(r1)
/* 8002130C 0001C20C  E3 21 01 C8 */	psq_l f25, 456(r1), 0, qr0
/* 80021310 0001C210  CB 21 01 C0 */	lfd f25, 0x1c0(r1)
/* 80021314 0001C214  E3 01 01 B8 */	psq_l f24, 440(r1), 0, qr0
/* 80021318 0001C218  CB 01 01 B0 */	lfd f24, 0x1b0(r1)
/* 8002131C 0001C21C  E2 E1 01 A8 */	psq_l f23, 424(r1), 0, qr0
/* 80021320 0001C220  CA E1 01 A0 */	lfd f23, 0x1a0(r1)
/* 80021324 0001C224  E2 C1 01 98 */	psq_l f22, 408(r1), 0, qr0
/* 80021328 0001C228  CA C1 01 90 */	lfd f22, 0x190(r1)
/* 8002132C 0001C22C  E2 A1 01 88 */	psq_l f21, 392(r1), 0, qr0
/* 80021330 0001C230  CA A1 01 80 */	lfd f21, 0x180(r1)
/* 80021334 0001C234  E2 81 01 78 */	psq_l f20, 376(r1), 0, qr0
/* 80021338 0001C238  CA 81 01 70 */	lfd f20, 0x170(r1)
/* 8002133C 0001C23C  E2 61 01 68 */	psq_l f19, 360(r1), 0, qr0
/* 80021340 0001C240  CA 61 01 60 */	lfd f19, 0x160(r1)
/* 80021344 0001C244  E2 41 01 58 */	psq_l f18, 344(r1), 0, qr0
/* 80021348 0001C248  CA 41 01 50 */	lfd f18, 0x150(r1)
/* 8002134C 0001C24C  E2 21 01 48 */	psq_l f17, 328(r1), 0, qr0
/* 80021350 0001C250  CA 21 01 40 */	lfd f17, 0x140(r1)
/* 80021354 0001C254  E2 01 01 38 */	psq_l f16, 312(r1), 0, qr0
/* 80021358 0001C258  CA 01 01 30 */	lfd f16, 0x130(r1)
/* 8002135C 0001C25C  E1 E1 01 28 */	psq_l f15, 296(r1), 0, qr0
/* 80021360 0001C260  C9 E1 01 20 */	lfd f15, 0x120(r1)
/* 80021364 0001C264  E1 C1 01 18 */	psq_l f14, 280(r1), 0, qr0
/* 80021368 0001C268  39 61 01 10 */	addi r11, r1, 0x110
/* 8002136C 0001C26C  C9 C1 01 10 */	lfd f14, 0x110(r1)
/* 80021370 0001C270  48 09 09 F9 */	bl _restgpr_17
/* 80021374 0001C274  80 01 02 34 */	lwz r0, 0x234(r1)
/* 80021378 0001C278  7C 08 03 A6 */	mtlr r0
/* 8002137C 0001C27C  38 21 02 30 */	addi r1, r1, 0x230
/* 80021380 0001C280  4E 80 00 20 */	blr 
