INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhang/cdd/lab3/Lab3.srcs/sources_1/new/Debounce_switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debounce_Switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhang/cdd/lab4/lab4.srcs/sources_1/new/clsa_dynamic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clsa_dynamic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhang/cdd/lab4/lab4.srcs/sources_1/new/clsa_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clsa_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhang/cdd/lab3/Lab3.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhang/cdd/lab4/lab4.srcs/sources_1/new/mp_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mp_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhang/cdd/lab3/Lab3.srcs/sources_1/imports/new/ripple_carry_adder_Nb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder_Nb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhang/cdd/lab3/Lab3.srcs/sources_1/imports/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhang/cdd/lab3/Lab3.srcs/sources_1/imports/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhang/cdd/lab4/lab4.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhang/cdd/lab4/lab4.ip_user_files/bd/design_1/ip/design_1_Debounce_Switch_0_0/sim/design_1_Debounce_Switch_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Debounce_Switch_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhang/cdd/lab4/lab4.ip_user_files/bd/design_1/ip/design_1_uart_top_0_0/sim/design_1_uart_top_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_uart_top_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhang/cdd/lab4/lab4.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhang/cdd/lab4/lab4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
