<!-- Compiled by morty-0.9.0 / 2025-10-23 18:02:30.961873142 -05:00:00 -->

<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">idma_axi_write</a></h1>
<div class="docblock">
<p>Implementing the AXI4 write task in the iDMA transport layer.</p>
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.StrbWidth" class="impl"><code class="in-band"><a href="#parameter.StrbWidth">StrbWidth</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>Stobe width</p>
</div><h3 id="parameter.MaskInvalidData" class="impl"><code class="in-band"><a href="#parameter.MaskInvalidData">MaskInvalidData</a><span class="type-annotation">: bit</span></code></h3><div class="docblock">
<p>Mask invalid data on the manager interface</p>
</div><h3 id="parameter.byte_t" class="impl"><code class="in-band"><a href="#parameter.byte_t">byte_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>Byte type</p>
</div><h3 id="parameter.data_t" class="impl"><code class="in-band"><a href="#parameter.data_t">data_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>Data type</p>
</div><h3 id="parameter.strb_t" class="impl"><code class="in-band"><a href="#parameter.strb_t">strb_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>Offset type</p>
</div><h3 id="parameter.write_req_t" class="impl"><code class="in-band"><a href="#parameter.write_req_t">write_req_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>AXI 4 Request channel type</p>
</div><h3 id="parameter.write_rsp_t" class="impl"><code class="in-band"><a href="#parameter.write_rsp_t">write_rsp_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>AXI 4 Response channel type</p>
</div><h3 id="parameter.w_dp_req_t" class="impl"><code class="in-band"><a href="#parameter.w_dp_req_t">w_dp_req_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p><code>w_dp_req_t</code> type:</p>
</div><h3 id="parameter.w_dp_rsp_t" class="impl"><code class="in-band"><a href="#parameter.w_dp_rsp_t">w_dp_rsp_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p><code>w_dp_rsp_t</code> type:</p>
</div><h3 id="parameter.aw_chan_t" class="impl"><code class="in-band"><a href="#parameter.aw_chan_t">aw_chan_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>AXI 4 <code>AW</code> channel type</p>
</div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band"><a href="#port.clk_i">clk_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
<p>Clock</p>
</div><h3 id="port.rst_ni" class="impl"><code class="in-band"><a href="#port.rst_ni">rst_ni</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
<p>Asynchronous reset, active low</p>
</div><h3 id="port.w_dp_req_i" class="impl"><code class="in-band"><a href="#port.w_dp_req_i">w_dp_req_i</a><span class="type-annotation">: input  w_dp_req_t</span></code></h3><div class="docblock">
<p>Write datapath request</p>
</div><h3 id="port.w_dp_valid_i" class="impl"><code class="in-band"><a href="#port.w_dp_valid_i">w_dp_valid_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
<p>Write datapath request valid</p>
</div><h3 id="port.w_dp_ready_o" class="impl"><code class="in-band"><a href="#port.w_dp_ready_o">w_dp_ready_o</a><span class="type-annotation">: output logic</span></code></h3><div class="docblock">
<p>Write datapath request ready</p>
</div><h3 id="port.dp_poison_i" class="impl"><code class="in-band"><a href="#port.dp_poison_i">dp_poison_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
<p>Datapath poison signal</p>
</div><h3 id="port.w_dp_rsp_o" class="impl"><code class="in-band"><a href="#port.w_dp_rsp_o">w_dp_rsp_o</a><span class="type-annotation">: output w_dp_rsp_t</span></code></h3><div class="docblock">
<p>Write datapath response</p>
</div><h3 id="port.w_dp_valid_o" class="impl"><code class="in-band"><a href="#port.w_dp_valid_o">w_dp_valid_o</a><span class="type-annotation">: output logic</span></code></h3><div class="docblock">
<p>Write datapath response valid</p>
</div><h3 id="port.w_dp_ready_i" class="impl"><code class="in-band"><a href="#port.w_dp_ready_i">w_dp_ready_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
<p>Write datapath response valid</p>
</div><h3 id="port.aw_req_i" class="impl"><code class="in-band"><a href="#port.aw_req_i">aw_req_i</a><span class="type-annotation">: input  aw_chan_t</span></code></h3><div class="docblock">
<p>Write meta request</p>
</div><h3 id="port.aw_valid_i" class="impl"><code class="in-band"><a href="#port.aw_valid_i">aw_valid_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
<p>Write meta request valid</p>
</div><h3 id="port.aw_ready_o" class="impl"><code class="in-band"><a href="#port.aw_ready_o">aw_ready_o</a><span class="type-annotation">: output logic</span></code></h3><div class="docblock">
<p>Write meta request ready</p>
</div><h3 id="port.write_req_o" class="impl"><code class="in-band"><a href="#port.write_req_o">write_req_o</a><span class="type-annotation">: output write_req_t</span></code></h3><div class="docblock">
<p>AXI4+ATOP write manager port request</p>
</div><h3 id="port.write_rsp_i" class="impl"><code class="in-band"><a href="#port.write_rsp_i">write_rsp_i</a><span class="type-annotation">: input  write_rsp_t</span></code></h3><div class="docblock">
<p>AXI4+ATOP write manager port response</p>
</div><h3 id="port.buffer_out_i" class="impl"><code class="in-band"><a href="#port.buffer_out_i">buffer_out_i</a><span class="type-annotation">: input  byte_t [StrbWidth-1:0]</span></code></h3><div class="docblock">
<p>Data from buffer</p>
</div><h3 id="port.buffer_out_valid_i" class="impl"><code class="in-band"><a href="#port.buffer_out_valid_i">buffer_out_valid_i</a><span class="type-annotation">: input  strb_t</span></code></h3><div class="docblock">
<p>Valid from buffer</p>
</div><h3 id="port.buffer_out_ready_o" class="impl"><code class="in-band"><a href="#port.buffer_out_ready_o">buffer_out_ready_o</a><span class="type-annotation">: output strb_t</span></code></h3><div class="docblock">
<p>Ready to buffer</p>
</div><h2 id="signals" class="section-header"><a href="#signals">Signals</a></h2>
<h3 id="signal.w_first_mask" class="impl"><code class="in-band"><a href="#signal.w_first_mask">w_first_mask</a><span class="type-annotation">: strb_t</span></code></h3><div class="docblock">
</div><h3 id="signal.w_last_mask" class="impl"><code class="in-band"><a href="#signal.w_last_mask">w_last_mask</a><span class="type-annotation">: strb_t</span></code></h3><div class="docblock">
</div><h3 id="signal.mask_out" class="impl"><code class="in-band"><a href="#signal.mask_out">mask_out</a><span class="type-annotation">: strb_t</span></code></h3><div class="docblock">
</div><h3 id="signal.buffer_data_masked" class="impl"><code class="in-band"><a href="#signal.buffer_data_masked">buffer_data_masked</a><span class="type-annotation">: data_t</span></code></h3><div class="docblock">
</div></section>
</body>
</html>
