# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 15
attribute \top 1
attribute \src "dut.sv:1.1-21.10"
module \initval
  attribute \src "dut.sv:1.22-1.25"
  wire input 1 \clk
  attribute \src "dut.sv:1.39-1.42"
  wire width 4 input 2 \bar
  attribute \src "dut.sv:1.57-1.60"
  attribute \init 4'00xx
  wire width 4 output 3 \foo
  attribute \src "dut.sv:1.62-1.66"
  attribute \init 4'1xxx
  wire width 4 output 4 \asdf
  attribute \src "dut.sv:15.3-16.23"
  attribute \always_ff 1
  cell $dff $procdff$12
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \D \bar [3]
    connect \Q \asdf [3]
    connect \CLK \clk
  end
  attribute \src "dut.sv:9.3-10.26"
  attribute \always_ff 1
  cell $dff $procdff$14
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1'1
    connect \D \bar [3:2]
    connect \Q \foo [3:2]
    connect \CLK \clk
  end
  connect \asdf [2:0] 3'111
  connect \foo [1:0] \bar [1:0]
end
