// Seed: 176474905
module module_0 (
    input  tri1  id_0,
    output wand  id_1,
    output wand  id_2,
    input  uwire id_3,
    input  tri1  id_4,
    output wire  id_5
);
  always @(negedge 1) id_1 -= 1'b0;
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    input wire id_2,
    inout tri id_3,
    input supply1 id_4,
    output wand id_5,
    input tri0 id_6,
    input supply0 id_7,
    output tri1 id_8
    , id_11,
    output wire id_9
);
  supply0 id_12, id_13 = id_6;
  module_0(
      id_12, id_5, id_8, id_3, id_12, id_13
  );
  wire id_14;
  wire id_15;
  wire id_16;
  wire id_17;
  supply0 id_18;
  assign id_5 = id_18;
  and (id_9, id_4, id_7, id_2, id_12, id_11, id_3, id_6);
  wire id_19;
  assign id_0 = 1'h0;
endmodule
