#############################################################################
# THIS FILE IS AUTOMATICALLY GENERATED - DO NOT MODIFY.
#
# ---------------------------------------------------------------------------
# INTERNAL USE ONLY - NOT FOR EXTERNAL DISTRIBUTION
# ---------------------------------------------------------------------------
# INTEL CONFIDENTIAL
# Copyright 2014 - 2017 Intel Corporation.  All Rights Reserved.
#
# The source code contained or described herein and all documents related
# to the source code ("Material") are owned by Intel Corporation or its
# suppliers or licensors. Title to the Material remains with Intel
# Corporation or its suppliers and licensors. The Material contains trade
# secrets and proprietary and confidential information of Intel or its
# suppliers and licensors. The Material is protected by worldwide copyright
# and trade secret laws and treaty provisions. No part of the Material may
# be used, copied, reproduced, modified, published, uploaded, posted,
# transmitted, distributed, or disclosed in any way without Intel's prior
# express written permission.
#
# No license under any patent, copyright, trade secret or other intellectual
# property right is granted to or conferred upon you by disclosure or
# delivery of the Materials, either expressly, by implication, inducement,
# estoppel or otherwise. Any license under such intellectual property rights
# must be express and approved by Intel in writing.
#############################################################################/

# Auto generated reg functions begin
############### REGISTER VERSION ################
# Used only by SW and not part of the register specs
FPPS_REG_VERSION                                                     = 0x1109;
FPPS_REG_TAG                                                        = 0x12614;

################ IMN_BASE ################
IMN_BASE                                                        = 0x0000000;
IMN_SIZE                                                        = 0x0040000;

SOFT_RESET_WIDTH                                                          = 1;
def SOFT_RESET(qword) :
	return ((qword * 8) + 0x0000000 + IMN_BASE);
def SOFT_RESET_GET_DEFAULT() :
	return "0x0";

SOFT_RESET_b_MASK_MACSIA_MEM_INIT_DONE                                    = 13;
SOFT_RESET_b_MASK_SWITCH_MEM_INIT_DONE                                    = 12;
SOFT_RESET_b_MASK_MACSIA_INIT_DONE                                        = 11;
SOFT_RESET_b_MASK_SWITCH_INIT_DONE                                        = 10;
SOFT_RESET_b_FORCE_FUSE_PHASE_DONE                                        = 9;
SOFT_RESET_b_REQ_MACSIA_LL_OFF                                            = 8;
SOFT_RESET_b_REQ_SWITCH_LL_OFF                                            = 7;
SOFT_RESET_b_MASK_PORTS_RST                                               = 6;
SOFT_RESET_b_MASK_SWITCH_RST                                              = 5;
SOFT_RESET_b_REQ_PG_POWERGOOD_RST                                         = 4;
SOFT_RESET_b_REQ_MAC_MEM_RST                                              = 3;
SOFT_RESET_b_REQ_MAC_RST                                                  = 2;
SOFT_RESET_b_REQ_SWITCH_MEM_RST                                           = 1;
SOFT_RESET_b_REQ_SWITCH_RST                                               = 0;

DEVICE_STATUS_WIDTH                                                       = 1;
def DEVICE_STATUS(qword) :
	return ((qword * 8) + 0x0000008 + IMN_BASE);
def DEVICE_STATUS_GET_DEFAULT() :
	return "0x0";

DEVICE_STATUS_l_BOOT_STAGE                                                = 13;
DEVICE_STATUS_h_BOOT_STAGE                                                = 14;
DEVICE_STATUS_b_LOAD_DONE                                                 = 12;
DEVICE_STATUS_b_REPAIR_DONE                                               = 11;
DEVICE_STATUS_b_IP_READY                                                  = 10;
DEVICE_STATUS_b_GLOBAL_RST_DONE                                           = 9;
DEVICE_STATUS_b_MACSIA_MEM_DONE                                           = 8;
DEVICE_STATUS_b_SWITCH_MEM_DONE                                           = 7;
DEVICE_STATUS_b_MACSIA_INIT_DONE                                          = 6;
DEVICE_STATUS_b_SWITCH_INIT_DONE                                          = 5;
DEVICE_STATUS_b_MAC_LL_REQ                                                = 4;
DEVICE_STATUS_b_MAC_LL_ACK                                                = 3;
DEVICE_STATUS_b_SWITCH_LL_REQ                                             = 2;
DEVICE_STATUS_b_SWITCH_LL_ACK                                             = 1;
DEVICE_STATUS_b_HLP_READY                                                 = 0;

CG_ENABLE_WIDTH                                                           = 1;
def CG_ENABLE(qword) :
	return ((qword * 8) + 0x0000018 + IMN_BASE);
def CG_ENABLE_GET_DEFAULT() :
	return "0xFFFF";

CG_ENABLE_l_CG_MSEC2                                                      = 8;
CG_ENABLE_h_CG_MSEC2                                                      = 15;
CG_ENABLE_l_CG_PORT4                                                      = 0;
CG_ENABLE_h_CG_PORT4                                                      = 7;

PORTS_IP_WIDTH                                                            = 1;
def PORTS_IP(qword) :
	return ((qword * 8) + 0x0000020 + IMN_BASE);
def PORTS_IP_GET_DEFAULT() :
	return "0x0";

PORTS_IP_l_MAC                                                            = 32;
PORTS_IP_h_MAC                                                            = 63;
PORTS_IP_l_MAC4_ECC                                                       = 24;
PORTS_IP_h_MAC4_ECC                                                       = 31;
PORTS_IP_l_MSEC                                                           = 16;
PORTS_IP_h_MSEC                                                           = 23;
PORTS_IP_l_MSEC_ECC                                                       = 8;
PORTS_IP_h_MSEC_ECC                                                       = 15;
PORTS_IP_l_SIA                                                            = 0;
PORTS_IP_h_SIA                                                            = 7;

GLOBAL_INTERRUPT_WIDTH                                                    = 1;
def GLOBAL_INTERRUPT(qword) :
	return ((qword * 8) + 0x0000028 + IMN_BASE);
def GLOBAL_INTERRUPT_GET_DEFAULT() :
	return "0x0";

GLOBAL_INTERRUPT_b_INTERRUPT_PENDING                                      = 63;
GLOBAL_INTERRUPT_b_COMPLETION_PENDING                                     = 62;
GLOBAL_INTERRUPT_b_SOFTWARE                                               = 61;
GLOBAL_INTERRUPT_l_RESERVED                                               = 43;
GLOBAL_INTERRUPT_h_RESERVED                                               = 60;
GLOBAL_INTERRUPT_b_IMN_LSM                                                = 42;
GLOBAL_INTERRUPT_b_PORTS                                                  = 41;
GLOBAL_INTERRUPT_b_MODIFY                                                 = 40;
GLOBAL_INTERRUPT_b_PACKET_MEMORY                                          = 39;
GLOBAL_INTERRUPT_b_IPP_TAIL                                               = 38;
GLOBAL_INTERRUPT_b_L2_LOOKUP                                              = 37;
GLOBAL_INTERRUPT_b_FWD                                                    = 36;
GLOBAL_INTERRUPT_b_FFU                                                    = 35;
GLOBAL_INTERRUPT_b_PARSER                                                 = 34;
GLOBAL_INTERRUPT_b_IARB                                                   = 33;
GLOBAL_INTERRUPT_b_SCHEDULER                                              = 32;
GLOBAL_INTERRUPT_l_CONGESTION                                             = 0;
GLOBAL_INTERRUPT_h_CONGESTION                                             = 31;

LINK_EVENT_WIDTH                                                          = 1;
def LINK_EVENT(qword) :
	return ((qword * 8) + 0x0000030 + IMN_BASE);
def LINK_EVENT_GET_DEFAULT() :
	return "0x0";

LINK_EVENT_l_LINK_CHANGE                                                  = 32;
LINK_EVENT_h_LINK_CHANGE                                                  = 63;
LINK_EVENT_l_LINK_UP                                                      = 0;
LINK_EVENT_h_LINK_UP                                                      = 31;

LINK_EVENT_CP_WIDTH                                                       = 1;
def LINK_EVENT_CP(qword) :
	return ((qword * 8) + 0x0000038 + IMN_BASE);
def LINK_EVENT_CP_GET_DEFAULT() :
	return "0x0";

LINK_EVENT_CP_b_COMPLETION_PENDING                                        = 0;

LINK_ACTIVITY_WIDTH                                                       = 1;
def LINK_ACTIVITY(qword) :
	return ((qword * 8) + 0x0000040 + IMN_BASE);
def LINK_ACTIVITY_GET_DEFAULT() :
	return "0x0";

LINK_ACTIVITY_l_PORT                                                      = 0;
LINK_ACTIVITY_h_PORT                                                      = 31;

PACKET_TIME_OUT_WIDTH                                                     = 1;
def PACKET_TIME_OUT(qword) :
	return ((qword * 8) + 0x0000048 + IMN_BASE);
def PACKET_TIME_OUT_GET_DEFAULT() :
	return "0x0";

PACKET_TIME_OUT_l_CNT                                                     = 24;
PACKET_TIME_OUT_h_CNT                                                     = 26;
PACKET_TIME_OUT_l_TIMEOUT_MULT                                            = 0;
PACKET_TIME_OUT_h_TIMEOUT_MULT                                            = 23;

FUSE_CTRLR_STATUS_WIDTH                                                   = 1;
def FUSE_CTRLR_STATUS(qword) :
	return ((qword * 8) + 0x0000070 + IMN_BASE);
def FUSE_CTRLR_STATUS_GET_DEFAULT() :
	return "0x0";

FUSE_CTRLR_STATUS_l_ERROR_CODE                                            = 2;
FUSE_CTRLR_STATUS_h_ERROR_CODE                                            = 9;
FUSE_CTRLR_STATUS_b_ERROR_STATUS                                          = 1;
FUSE_CTRLR_STATUS_b_IP_READY                                              = 0;

FUSE_DATA_WIDTH                                                           = 1;
FUSE_DATA_ENTRIES                                                         = 4;
def FUSE_DATA(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000080 + IMN_BASE);
def FUSE_DATA_GET_DEFAULT() :
	return "0x0";

FUSE_DATA_l_DATA                                                          = 0;
FUSE_DATA_h_DATA                                                          = 63;

FUSE_CTRL_WIDTH                                                           = 1;
def FUSE_CTRL(qword) :
	return ((qword * 8) + 0x00000A0 + IMN_BASE);
def FUSE_CTRL_GET_DEFAULT() :
	return "0x0";

FUSE_CTRL_b_LOAD_DONE                                                     = 2;
FUSE_CTRL_b_ERROR                                                         = 1;
FUSE_CTRL_b_BUSY                                                          = 0;

SECURITY_CTL_WIDTH                                                        = 1;
def SECURITY_CTL(qword) :
	return ((qword * 8) + 0x00000B0 + IMN_BASE);
def SECURITY_CTL_GET_DEFAULT() :
	return "0x0";

SECURITY_CTL_l_N_ACTIVE_PG                                                = 0;
SECURITY_CTL_h_N_ACTIVE_PG                                                = 3;

SECURITY_RAC_0_WIDTH                                                      = 1;
def SECURITY_RAC_0(qword) :
	return ((qword * 8) + 0x00000B8 + IMN_BASE);
def SECURITY_RAC_0_GET_DEFAULT() :
	return "0x0";

SECURITY_RAC_0_l_RAC_PER_SAI                                              = 0;
SECURITY_RAC_0_h_RAC_PER_SAI                                              = 63;

SECURITY_RAC_1_WIDTH                                                      = 1;
def SECURITY_RAC_1(qword) :
	return ((qword * 8) + 0x00000C0 + IMN_BASE);
def SECURITY_RAC_1_GET_DEFAULT() :
	return "0x0";

SECURITY_RAC_1_l_RAC_PER_SAI                                              = 0;
SECURITY_RAC_1_h_RAC_PER_SAI                                              = 63;

SECURITY_RAC_2_WIDTH                                                      = 1;
def SECURITY_RAC_2(qword) :
	return ((qword * 8) + 0x00000C8 + IMN_BASE);
def SECURITY_RAC_2_GET_DEFAULT() :
	return "0x0";

SECURITY_RAC_2_l_RAC_PER_SAI                                              = 0;
SECURITY_RAC_2_h_RAC_PER_SAI                                              = 63;

SECURITY_RAC_3_WIDTH                                                      = 1;
def SECURITY_RAC_3(qword) :
	return ((qword * 8) + 0x00000D0 + IMN_BASE);
def SECURITY_RAC_3_GET_DEFAULT() :
	return "0x0";

SECURITY_RAC_3_l_RAC_PER_SAI                                              = 0;
SECURITY_RAC_3_h_RAC_PER_SAI                                              = 63;

SECURITY_RAC_4_WIDTH                                                      = 1;
def SECURITY_RAC_4(qword) :
	return ((qword * 8) + 0x00000D8 + IMN_BASE);
def SECURITY_RAC_4_GET_DEFAULT() :
	return "0x0";

SECURITY_RAC_4_l_RAC_PER_SAI                                              = 0;
SECURITY_RAC_4_h_RAC_PER_SAI                                              = 63;

SECURITY_RAC_5_WIDTH                                                      = 1;
def SECURITY_RAC_5(qword) :
	return ((qword * 8) + 0x00000E0 + IMN_BASE);
def SECURITY_RAC_5_GET_DEFAULT() :
	return "0x0";

SECURITY_RAC_5_l_RAC_PER_SAI                                              = 0;
SECURITY_RAC_5_h_RAC_PER_SAI                                              = 63;

SECURITY_RAC_6_WIDTH                                                      = 1;
def SECURITY_RAC_6(qword) :
	return ((qword * 8) + 0x00000E8 + IMN_BASE);
def SECURITY_RAC_6_GET_DEFAULT() :
	return "0x0";

SECURITY_RAC_6_l_RAC_PER_SAI                                              = 0;
SECURITY_RAC_6_h_RAC_PER_SAI                                              = 63;

SECURITY_RAC_7_WIDTH                                                      = 1;
def SECURITY_RAC_7(qword) :
	return ((qword * 8) + 0x00000F0 + IMN_BASE);
def SECURITY_RAC_7_GET_DEFAULT() :
	return "0x0";

SECURITY_RAC_7_l_RAC_PER_SAI                                              = 0;
SECURITY_RAC_7_h_RAC_PER_SAI                                              = 63;

SECURITY_WAC_0_WIDTH                                                      = 1;
def SECURITY_WAC_0(qword) :
	return ((qword * 8) + 0x00000F8 + IMN_BASE);
def SECURITY_WAC_0_GET_DEFAULT() :
	return "0x0";

SECURITY_WAC_0_l_WAC_PER_SAI                                              = 0;
SECURITY_WAC_0_h_WAC_PER_SAI                                              = 63;

SECURITY_WAC_1_WIDTH                                                      = 1;
def SECURITY_WAC_1(qword) :
	return ((qword * 8) + 0x0000100 + IMN_BASE);
def SECURITY_WAC_1_GET_DEFAULT() :
	return "0x0";

SECURITY_WAC_1_l_WAC_PER_SAI                                              = 0;
SECURITY_WAC_1_h_WAC_PER_SAI                                              = 63;

SECURITY_WAC_2_WIDTH                                                      = 1;
def SECURITY_WAC_2(qword) :
	return ((qword * 8) + 0x0000108 + IMN_BASE);
def SECURITY_WAC_2_GET_DEFAULT() :
	return "0x0";

SECURITY_WAC_2_l_WAC_PER_SAI                                              = 0;
SECURITY_WAC_2_h_WAC_PER_SAI                                              = 63;

SECURITY_WAC_3_WIDTH                                                      = 1;
def SECURITY_WAC_3(qword) :
	return ((qword * 8) + 0x0000110 + IMN_BASE);
def SECURITY_WAC_3_GET_DEFAULT() :
	return "0x0";

SECURITY_WAC_3_l_WAC_PER_SAI                                              = 0;
SECURITY_WAC_3_h_WAC_PER_SAI                                              = 63;

SECURITY_WAC_4_WIDTH                                                      = 1;
def SECURITY_WAC_4(qword) :
	return ((qword * 8) + 0x0000118 + IMN_BASE);
def SECURITY_WAC_4_GET_DEFAULT() :
	return "0x0";

SECURITY_WAC_4_l_WAC_PER_SAI                                              = 0;
SECURITY_WAC_4_h_WAC_PER_SAI                                              = 63;

SECURITY_WAC_5_WIDTH                                                      = 1;
def SECURITY_WAC_5(qword) :
	return ((qword * 8) + 0x0000120 + IMN_BASE);
def SECURITY_WAC_5_GET_DEFAULT() :
	return "0x0";

SECURITY_WAC_5_l_WAC_PER_SAI                                              = 0;
SECURITY_WAC_5_h_WAC_PER_SAI                                              = 63;

SECURITY_WAC_6_WIDTH                                                      = 1;
def SECURITY_WAC_6(qword) :
	return ((qword * 8) + 0x0000128 + IMN_BASE);
def SECURITY_WAC_6_GET_DEFAULT() :
	return "0x0";

SECURITY_WAC_6_l_WAC_PER_SAI                                              = 0;
SECURITY_WAC_6_h_WAC_PER_SAI                                              = 63;

SECURITY_WAC_7_WIDTH                                                      = 1;
def SECURITY_WAC_7(qword) :
	return ((qword * 8) + 0x0000130 + IMN_BASE);
def SECURITY_WAC_7_GET_DEFAULT() :
	return "0x0";

SECURITY_WAC_7_l_WAC_PER_SAI                                              = 0;
SECURITY_WAC_7_h_WAC_PER_SAI                                              = 63;

SECURITY_CP_0_WIDTH                                                       = 1;
def SECURITY_CP_0(qword) :
	return ((qword * 8) + 0x0000138 + IMN_BASE);
def SECURITY_CP_0_GET_DEFAULT() :
	return "0x0";

SECURITY_CP_0_l_CP_PER_SAI                                                = 0;
SECURITY_CP_0_h_CP_PER_SAI                                                = 63;

SECURITY_CP_1_WIDTH                                                       = 1;
def SECURITY_CP_1(qword) :
	return ((qword * 8) + 0x0000140 + IMN_BASE);
def SECURITY_CP_1_GET_DEFAULT() :
	return "0x0";

SECURITY_CP_1_l_CP_PER_SAI                                                = 0;
SECURITY_CP_1_h_CP_PER_SAI                                                = 63;

SECURITY_CP_2_WIDTH                                                       = 1;
def SECURITY_CP_2(qword) :
	return ((qword * 8) + 0x0000148 + IMN_BASE);
def SECURITY_CP_2_GET_DEFAULT() :
	return "0x0";

SECURITY_CP_2_l_CP_PER_SAI                                                = 0;
SECURITY_CP_2_h_CP_PER_SAI                                                = 63;

SECURITY_CP_3_WIDTH                                                       = 1;
def SECURITY_CP_3(qword) :
	return ((qword * 8) + 0x0000150 + IMN_BASE);
def SECURITY_CP_3_GET_DEFAULT() :
	return "0x0";

SECURITY_CP_3_l_CP_PER_SAI                                                = 0;
SECURITY_CP_3_h_CP_PER_SAI                                                = 63;

SECURITY_CP_4_WIDTH                                                       = 1;
def SECURITY_CP_4(qword) :
	return ((qword * 8) + 0x0000158 + IMN_BASE);
def SECURITY_CP_4_GET_DEFAULT() :
	return "0x0";

SECURITY_CP_4_l_CP_PER_SAI                                                = 0;
SECURITY_CP_4_h_CP_PER_SAI                                                = 63;

SECURITY_CP_5_WIDTH                                                       = 1;
def SECURITY_CP_5(qword) :
	return ((qword * 8) + 0x0000160 + IMN_BASE);
def SECURITY_CP_5_GET_DEFAULT() :
	return "0x0";

SECURITY_CP_5_l_CP_PER_SAI                                                = 0;
SECURITY_CP_5_h_CP_PER_SAI                                                = 63;

SECURITY_CP_6_WIDTH                                                       = 1;
def SECURITY_CP_6(qword) :
	return ((qword * 8) + 0x0000168 + IMN_BASE);
def SECURITY_CP_6_GET_DEFAULT() :
	return "0x0";

SECURITY_CP_6_l_CP_PER_SAI                                                = 0;
SECURITY_CP_6_h_CP_PER_SAI                                                = 63;

SECURITY_CP_7_WIDTH                                                       = 1;
def SECURITY_CP_7(qword) :
	return ((qword * 8) + 0x0000170 + IMN_BASE);
def SECURITY_CP_7_GET_DEFAULT() :
	return "0x0";

SECURITY_CP_7_l_CP_PER_SAI                                                = 0;
SECURITY_CP_7_h_CP_PER_SAI                                                = 63;

CLASSIFY_BSM_MASTER_SOURCE_SAI_WIDTH                                      = 1;
def CLASSIFY_BSM_MASTER_SOURCE_SAI(qword) :
	return ((qword * 8) + 0x0000178 + IMN_BASE);
def CLASSIFY_BSM_MASTER_SOURCE_SAI_GET_DEFAULT() :
	return "0x0";

CLASSIFY_BSM_MASTER_SOURCE_SAI_l_SAI                                      = 0;
CLASSIFY_BSM_MASTER_SOURCE_SAI_h_SAI                                      = 5;

CLASSIFY_BSM_MASTER_SAI_WIDTH                                             = 1;
CLASSIFY_BSM_MASTER_SAI_ENTRIES                                           = 4;
def CLASSIFY_BSM_MASTER_SAI(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000180 + IMN_BASE);
def CLASSIFY_BSM_MASTER_SAI_GET_DEFAULT() :
	return "0x0";

CLASSIFY_BSM_MASTER_SAI_l_SAI                                             = 0;
CLASSIFY_BSM_MASTER_SAI_h_SAI                                             = 5;

SOFT_IP_WIDTH                                                             = 1;
def SOFT_IP(qword) :
	return ((qword * 8) + 0x00001A0 + IMN_BASE);
def SOFT_IP_GET_DEFAULT() :
	return "0x0";

SOFT_IP_l_SOFT_IP                                                         = 0;
SOFT_IP_h_SOFT_IP                                                         = 31;

SOFT_IM_WIDTH                                                             = 1;
def SOFT_IM(qword) :
	return ((qword * 8) + 0x00001A8 + IMN_BASE);
def SOFT_IM_GET_DEFAULT() :
	return "0x0";

SOFT_IM_l_SOFT_IM                                                         = 0;
SOFT_IM_h_SOFT_IM                                                         = 31;

SECURITY_PG_REMAP_WIDTH                                                   = 1;
SECURITY_PG_REMAP_ENTRIES                                                 = 64;
def SECURITY_PG_REMAP(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000200 + IMN_BASE);
def SECURITY_PG_REMAP_GET_DEFAULT() :
	return "0x0";

SECURITY_PG_REMAP_l_ADDRESS                                               = 36;
SECURITY_PG_REMAP_h_ADDRESS                                               = 63;
SECURITY_PG_REMAP_l_MASK                                                  = 8;
SECURITY_PG_REMAP_h_MASK                                                  = 35;
SECURITY_PG_REMAP_l_POLICY_GROUP                                          = 5;
SECURITY_PG_REMAP_h_POLICY_GROUP                                          = 7;
SECURITY_PG_REMAP_b_ACTIVE                                                = 4;
SECURITY_PG_REMAP_l_RESERVED                                              = 0;
SECURITY_PG_REMAP_h_RESERVED                                              = 3;

CDC_FIFO_STATUS_TO_SWITCH_WIDTH                                           = 1;
def CDC_FIFO_STATUS_TO_SWITCH(qword) :
	return ((qword * 8) + 0x0000400 + IMN_BASE);
def CDC_FIFO_STATUS_TO_SWITCH_GET_DEFAULT() :
	return "0x0";

CDC_FIFO_STATUS_TO_SWITCH_l_MGMT_DEPTH                                    = 40;
CDC_FIFO_STATUS_TO_SWITCH_h_MGMT_DEPTH                                    = 63;
CDC_FIFO_STATUS_TO_SWITCH_b_MGMT_FULL                                     = 39;
CDC_FIFO_STATUS_TO_SWITCH_b_MGMT_AFULL                                    = 38;
CDC_FIFO_STATUS_TO_SWITCH_b_MGMT_AEMPTY                                   = 37;
CDC_FIFO_STATUS_TO_SWITCH_b_MGMT_EMPTY                                    = 36;
CDC_FIFO_STATUS_TO_SWITCH_b_MGMT_RSVD                                     = 35;
CDC_FIFO_STATUS_TO_SWITCH_b_MGMT_PARITY_ERROR                             = 34;
CDC_FIFO_STATUS_TO_SWITCH_b_MGMT_OVERFLOW                                 = 33;
CDC_FIFO_STATUS_TO_SWITCH_b_MGMT_UNDERFLOW                                = 32;
CDC_FIFO_STATUS_TO_SWITCH_l_INT_DEPTH                                     = 8;
CDC_FIFO_STATUS_TO_SWITCH_h_INT_DEPTH                                     = 31;
CDC_FIFO_STATUS_TO_SWITCH_b_INT_FULL                                      = 7;
CDC_FIFO_STATUS_TO_SWITCH_b_INT_AFULL                                     = 6;
CDC_FIFO_STATUS_TO_SWITCH_b_INT_AEMPTY                                    = 5;
CDC_FIFO_STATUS_TO_SWITCH_b_INT_EMPTY                                     = 4;
CDC_FIFO_STATUS_TO_SWITCH_b_INT_RSVD                                      = 3;
CDC_FIFO_STATUS_TO_SWITCH_b_INT_PARITY_ERROR                              = 2;
CDC_FIFO_STATUS_TO_SWITCH_b_INT_OVERFLOW                                  = 1;
CDC_FIFO_STATUS_TO_SWITCH_b_INT_UNDERFLOW                                 = 0;

CDC_FIFO_STATUS_FROM_SWITCH_WIDTH                                         = 1;
def CDC_FIFO_STATUS_FROM_SWITCH(qword) :
	return ((qword * 8) + 0x0000408 + IMN_BASE);
def CDC_FIFO_STATUS_FROM_SWITCH_GET_DEFAULT() :
	return "0x0";

CDC_FIFO_STATUS_FROM_SWITCH_l_MGMT_DEPTH                                  = 40;
CDC_FIFO_STATUS_FROM_SWITCH_h_MGMT_DEPTH                                  = 63;
CDC_FIFO_STATUS_FROM_SWITCH_b_MGMT_FULL                                   = 39;
CDC_FIFO_STATUS_FROM_SWITCH_b_MGMT_AFULL                                  = 38;
CDC_FIFO_STATUS_FROM_SWITCH_b_MGMT_AEMPTY                                 = 37;
CDC_FIFO_STATUS_FROM_SWITCH_b_MGMT_EMPTY                                  = 36;
CDC_FIFO_STATUS_FROM_SWITCH_b_MGMT_RSVD                                   = 35;
CDC_FIFO_STATUS_FROM_SWITCH_b_MGMT_PARITY_ERROR                           = 34;
CDC_FIFO_STATUS_FROM_SWITCH_b_MGMT_OVERFLOW                               = 33;
CDC_FIFO_STATUS_FROM_SWITCH_b_MGMT_UNDERFLOW                              = 32;
CDC_FIFO_STATUS_FROM_SWITCH_l_INT_DEPTH                                   = 8;
CDC_FIFO_STATUS_FROM_SWITCH_h_INT_DEPTH                                   = 31;
CDC_FIFO_STATUS_FROM_SWITCH_b_INT_FULL                                    = 7;
CDC_FIFO_STATUS_FROM_SWITCH_b_INT_AFULL                                   = 6;
CDC_FIFO_STATUS_FROM_SWITCH_b_INT_AEMPTY                                  = 5;
CDC_FIFO_STATUS_FROM_SWITCH_b_INT_EMPTY                                   = 4;
CDC_FIFO_STATUS_FROM_SWITCH_b_INT_RSVD                                    = 3;
CDC_FIFO_STATUS_FROM_SWITCH_b_INT_PARITY_ERROR                            = 2;
CDC_FIFO_STATUS_FROM_SWITCH_b_INT_OVERFLOW                                = 1;
CDC_FIFO_STATUS_FROM_SWITCH_b_INT_UNDERFLOW                               = 0;

VITAL_PRODUCT_DATA_WIDTH                                                  = 1;
def VITAL_PRODUCT_DATA(qword) :
	return ((qword * 8) + 0x0000410 + IMN_BASE);
def VITAL_PRODUCT_DATA_GET_DEFAULT() :
	return "0xAE22";

VITAL_PRODUCT_DATA_l_DATA                                                 = 0;
VITAL_PRODUCT_DATA_h_DATA                                                 = 31;

CHIP_VERSION_WIDTH                                                        = 1;
def CHIP_VERSION(qword) :
	return ((qword * 8) + 0x0000418 + IMN_BASE);
def CHIP_VERSION_GET_DEFAULT() :
	return "0x0";

CHIP_VERSION_l_DATA                                                       = 0;
CHIP_VERSION_h_DATA                                                       = 7;

LSM_IP_WIDTH                                                              = 1;
def LSM_IP(qword) :
	return ((qword * 8) + 0x0000440 + IMN_BASE);
def LSM_IP_GET_DEFAULT() :
	return "0x0";

LSM_IP_b_UNSUP_RX_CMPL_DEST_INT                                           = 4;
LSM_IP_b_UNSUP_RX_CMPL_SRC_INT                                            = 3;
LSM_IP_b_UNSUP_RX_CMPL_SAI_INT                                            = 2;
LSM_IP_b_UNSUP_POSTED_SAI_INT                                             = 1;
LSM_IP_b_SHELL_CTRL_ECC_INT                                               = 0;

LSM_IM_WIDTH                                                              = 1;
def LSM_IM(qword) :
	return ((qword * 8) + 0x0000448 + IMN_BASE);
def LSM_IM_GET_DEFAULT() :
	return "0x1F";

LSM_IM_b_UNSUP_RX_CMPL_DEST_MASK                                          = 4;
LSM_IM_b_UNSUP_RX_CMPL_SRC_MASK                                           = 3;
LSM_IM_b_UNSUP_RX_CMPL_SAI_MASK                                           = 2;
LSM_IM_b_UNSUP_SAI_POSTED_INT_MASK                                        = 1;
LSM_IM_b_SHELL_CTRL_ECC_INT_MASK                                          = 0;

SOFT_CTRL_WIDTH                                                           = 1;
def SOFT_CTRL(qword) :
	return ((qword * 8) + 0x0000450 + IMN_BASE);
def SOFT_CTRL_GET_DEFAULT() :
	return "0x0";

SOFT_CTRL_b_SWITCH_READY                                                  = 0;

LSM_CFG_WIDTH                                                             = 1;
def LSM_CFG(qword) :
	return ((qword * 8) + 0x0000458 + IMN_BASE);
def LSM_CFG_GET_DEFAULT() :
	return "0xE4F";

LSM_CFG_l_SW_TAS_TIMEOUT                                                  = 12;
LSM_CFG_h_SW_TAS_TIMEOUT                                                  = 21;
LSM_CFG_l_SW_TAS_TIMESCALE                                                = 9;
LSM_CFG_h_SW_TAS_TIMESCALE                                                = 11;
LSM_CFG_b_TIMER_ENABLE                                                    = 8;
LSM_CFG_b_TICK_SPEEDUP                                                    = 7;
LSM_CFG_l_TICK_BASE_VAL                                                   = 0;
LSM_CFG_h_TICK_BASE_VAL                                                   = 6;

ERROR_LOG_WIDTH                                                           = 1;
def ERROR_LOG(qword) :
	return ((qword * 8) + 0x0000460 + IMN_BASE);
def ERROR_LOG_GET_DEFAULT() :
	return "0x0";

ERROR_LOG_b_ERROR                                                         = 32;
ERROR_LOG_l_OPCODE                                                        = 24;
ERROR_LOG_h_OPCODE                                                        = 31;
ERROR_LOG_l_DEST_PORT_ID                                                  = 16;
ERROR_LOG_h_DEST_PORT_ID                                                  = 23;
ERROR_LOG_l_SOURCE_PORT_ID                                                = 8;
ERROR_LOG_h_SOURCE_PORT_ID                                                = 15;
ERROR_LOG_l_SAI                                                           = 0;
ERROR_LOG_h_SAI                                                           = 7;

TRANSAC_CNT_WIDTH                                                         = 1;
def TRANSAC_CNT(qword) :
	return ((qword * 8) + 0x0000468 + IMN_BASE);
def TRANSAC_CNT_GET_DEFAULT() :
	return "0x0";

TRANSAC_CNT_l_TRANSAC_CNT                                                 = 0;
TRANSAC_CNT_h_TRANSAC_CNT                                                 = 31;

READ_CNT_WIDTH                                                            = 1;
def READ_CNT(qword) :
	return ((qword * 8) + 0x0000490 + IMN_BASE);
def READ_CNT_GET_DEFAULT() :
	return "0x0";

READ_CNT_l_READ_CNT                                                       = 0;
READ_CNT_h_READ_CNT                                                       = 31;

NP_WRITE_CNT_WIDTH                                                        = 1;
def NP_WRITE_CNT(qword) :
	return ((qword * 8) + 0x0000498 + IMN_BASE);
def NP_WRITE_CNT_GET_DEFAULT() :
	return "0x0";

NP_WRITE_CNT_l_NP_WRITE_CNT                                               = 0;
NP_WRITE_CNT_h_NP_WRITE_CNT                                               = 31;

P_WRITE_CNT_WIDTH                                                         = 1;
def P_WRITE_CNT(qword) :
	return ((qword * 8) + 0x00004A0 + IMN_BASE);
def P_WRITE_CNT_GET_DEFAULT() :
	return "0x0";

P_WRITE_CNT_l_P_WRITE_CNT                                                 = 0;
P_WRITE_CNT_h_P_WRITE_CNT                                                 = 31;

WCR_CNT_WIDTH                                                             = 1;
def WCR_CNT(qword) :
	return ((qword * 8) + 0x00004A8 + IMN_BASE);
def WCR_CNT_GET_DEFAULT() :
	return "0x0";

WCR_CNT_l_WCR_CNT                                                         = 0;
WCR_CNT_h_WCR_CNT                                                         = 31;

MALFORMED_MSG_CNT_WIDTH                                                   = 1;
def MALFORMED_MSG_CNT(qword) :
	return ((qword * 8) + 0x00004B0 + IMN_BASE);
def MALFORMED_MSG_CNT_GET_DEFAULT() :
	return "0x0";

MALFORMED_MSG_CNT_l_MALFORMED_MSG_CNT                                     = 0;
MALFORMED_MSG_CNT_h_MALFORMED_MSG_CNT                                     = 31;

UNSUP_OPC_CNT_WIDTH                                                       = 1;
def UNSUP_OPC_CNT(qword) :
	return ((qword * 8) + 0x00004B8 + IMN_BASE);
def UNSUP_OPC_CNT_GET_DEFAULT() :
	return "0x0";

UNSUP_OPC_CNT_l_UNSUP_OPC_CNT                                             = 0;
UNSUP_OPC_CNT_h_UNSUP_OPC_CNT                                             = 31;

UNAUTHOR_CNT_WIDTH                                                        = 1;
def UNAUTHOR_CNT(qword) :
	return ((qword * 8) + 0x00004C0 + IMN_BASE);
def UNAUTHOR_CNT_GET_DEFAULT() :
	return "0x0";

UNAUTHOR_CNT_l_UNAUTHOR_CNT                                               = 0;
UNAUTHOR_CNT_h_UNAUTHOR_CNT                                               = 31;

UNSUP_SAI_CNT_POSTED_WIDTH                                                = 1;
def UNSUP_SAI_CNT_POSTED(qword) :
	return ((qword * 8) + 0x00004C8 + IMN_BASE);
def UNSUP_SAI_CNT_POSTED_GET_DEFAULT() :
	return "0x0";

UNSUP_SAI_CNT_POSTED_l_UNSUP_SAI_CNT_POSTED                               = 0;
UNSUP_SAI_CNT_POSTED_h_UNSUP_SAI_CNT_POSTED                               = 31;

READ_DATAERR_CNT_WIDTH                                                    = 1;
def READ_DATAERR_CNT(qword) :
	return ((qword * 8) + 0x00004D0 + IMN_BASE);
def READ_DATAERR_CNT_GET_DEFAULT() :
	return "0x0";

READ_DATAERR_CNT_l_READ_DATAERR_CNT                                       = 0;
READ_DATAERR_CNT_h_READ_DATAERR_CNT                                       = 31;

UNSUP_CMPL_MSG_CNT_WIDTH                                                  = 1;
def UNSUP_CMPL_MSG_CNT(qword) :
	return ((qword * 8) + 0x00004D8 + IMN_BASE);
def UNSUP_CMPL_MSG_CNT_GET_DEFAULT() :
	return "0x0";

UNSUP_CMPL_MSG_CNT_l_UNSUP_CMPL_MSG_CNT                                   = 0;
UNSUP_CMPL_MSG_CNT_h_UNSUP_CMPL_MSG_CNT                                   = 31;

SW_TEST_AND_SET_WIDTH                                                     = 1;
def SW_TEST_AND_SET(qword) :
	return ((qword * 8) + 0x00004E0 + IMN_BASE);
def SW_TEST_AND_SET_GET_DEFAULT() :
	return "0x0";

SW_TEST_AND_SET_l_MASK                                                    = 16;
SW_TEST_AND_SET_h_MASK                                                    = 31;
SW_TEST_AND_SET_l_DATA                                                    = 0;
SW_TEST_AND_SET_h_DATA                                                    = 15;

BSM_ARGS_WIDTH                                                            = 1;
def BSM_ARGS(qword) :
	return ((qword * 8) + 0x0000600 + IMN_BASE);
def BSM_ARGS_GET_DEFAULT() :
	return "0x0";

BSM_ARGS_l_DATA                                                           = 0;
BSM_ARGS_h_DATA                                                           = 31;

BSM_ACTIVE_WIDTH                                                          = 1;
def BSM_ACTIVE(qword) :
	return ((qword * 8) + 0x0000608 + IMN_BASE);
def BSM_ACTIVE_GET_DEFAULT() :
	return "0x0";

BSM_ACTIVE_b_ACTIVE                                                       = 0;

BSM_ACTIVE_SAI_INDEX_WIDTH                                                = 1;
def BSM_ACTIVE_SAI_INDEX(qword) :
	return ((qword * 8) + 0x0000610 + IMN_BASE);
def BSM_ACTIVE_SAI_INDEX_GET_DEFAULT() :
	return "0x0";

BSM_ACTIVE_SAI_INDEX_l_BSM_SAI_INDEX                                      = 0;
BSM_ACTIVE_SAI_INDEX_h_BSM_SAI_INDEX                                      = 1;

BSM_SUSPEND_WIDTH                                                         = 1;
def BSM_SUSPEND(qword) :
	return ((qword * 8) + 0x0000618 + IMN_BASE);
def BSM_SUSPEND_GET_DEFAULT() :
	return "0x0";

BSM_SUSPEND_b_SUSPEND                                                     = 0;

BSM_STOP_WIDTH                                                            = 1;
def BSM_STOP(qword) :
	return ((qword * 8) + 0x0000620 + IMN_BASE);
def BSM_STOP_GET_DEFAULT() :
	return "0x1";

BSM_STOP_b_STOP                                                           = 0;

BSM_PC_WIDTH                                                              = 1;
def BSM_PC(qword) :
	return ((qword * 8) + 0x0000628 + IMN_BASE);
def BSM_PC_GET_DEFAULT() :
	return "0x0";

BSM_PC_l_PC                                                               = 0;
BSM_PC_h_PC                                                               = 23;

BSM_SCRATCH_0_WIDTH                                                       = 1;
BSM_SCRATCH_0_ENTRIES                                                     = 512;
def BSM_SCRATCH_0(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0010000 + IMN_BASE);
def BSM_SCRATCH_0_GET_DEFAULT() :
	return "0x0";

BSM_SCRATCH_0_l_DATA                                                      = 0;
BSM_SCRATCH_0_h_DATA                                                      = 63;

BSM_SCRATCH_1_WIDTH                                                       = 1;
BSM_SCRATCH_1_ENTRIES                                                     = 512;
def BSM_SCRATCH_1(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0014000 + IMN_BASE);
def BSM_SCRATCH_1_GET_DEFAULT() :
	return "0x0";

BSM_SCRATCH_1_l_DATA                                                      = 0;
BSM_SCRATCH_1_h_DATA                                                      = 63;

BSM_SCRATCH_2_WIDTH                                                       = 1;
BSM_SCRATCH_2_ENTRIES                                                     = 512;
def BSM_SCRATCH_2(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0018000 + IMN_BASE);
def BSM_SCRATCH_2_GET_DEFAULT() :
	return "0x0";

BSM_SCRATCH_2_l_DATA                                                      = 0;
BSM_SCRATCH_2_h_DATA                                                      = 63;

BSM_SCRATCH_3_WIDTH                                                       = 1;
BSM_SCRATCH_3_ENTRIES                                                     = 512;
def BSM_SCRATCH_3(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x001C000 + IMN_BASE);
def BSM_SCRATCH_3_GET_DEFAULT() :
	return "0x0";

BSM_SCRATCH_3_l_DATA                                                      = 0;
BSM_SCRATCH_3_h_DATA                                                      = 63;

BSM_CODE_WIDTH                                                            = 1;
BSM_CODE_ENTRIES                                                          = 8192;
def BSM_CODE(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0020000 + IMN_BASE);
def BSM_CODE_GET_DEFAULT() :
	return "0x0";

BSM_CODE_l_DATA                                                           = 0;
BSM_CODE_h_DATA                                                           = 63;

################ IMN_SHELL_CTL_BASE ################
IMN_SHELL_CTL_BASE                                              = 0x0040000;
IMN_SHELL_CTL_SIZE                                              = 0x0000080;

IMN_ECC_COR_ERR_WIDTH                                                     = 1;
def IMN_ECC_COR_ERR(qword) :
	return ((qword * 8) + 0x0000000 + IMN_SHELL_CTL_BASE);
def IMN_ECC_COR_ERR_GET_DEFAULT() :
	return "0x0";

IMN_ECC_COR_ERR_l__RSVD_                                                  = 12;
IMN_ECC_COR_ERR_h__RSVD_                                                  = 31;
IMN_ECC_COR_ERR_l_COUNTER                                                 = 0;
IMN_ECC_COR_ERR_h_COUNTER                                                 = 11;

IMN_ECC_UNCOR_ERR_WIDTH                                                   = 1;
def IMN_ECC_UNCOR_ERR(qword) :
	return ((qword * 8) + 0x0000008 + IMN_SHELL_CTL_BASE);
def IMN_ECC_UNCOR_ERR_GET_DEFAULT() :
	return "0x0";

IMN_ECC_UNCOR_ERR_l__RSVD_                                                = 12;
IMN_ECC_UNCOR_ERR_h__RSVD_                                                = 31;
IMN_ECC_UNCOR_ERR_l_COUNTER                                               = 0;
IMN_ECC_UNCOR_ERR_h_COUNTER                                               = 11;

BSM_CODE_STATUS_WIDTH                                                     = 1;
def BSM_CODE_STATUS(qword) :
	return ((qword * 8) + 0x0000010 + IMN_SHELL_CTL_BASE);
def BSM_CODE_STATUS_GET_DEFAULT() :
	return "0x0";

BSM_CODE_STATUS_l__RSVD1_                                                 = 30;
BSM_CODE_STATUS_h__RSVD1_                                                 = 31;
BSM_CODE_STATUS_l_ERROR_ADDRESS                                           = 12;
BSM_CODE_STATUS_h_ERROR_ADDRESS                                           = 29;
BSM_CODE_STATUS_l__RSVD0_                                                 = 4;
BSM_CODE_STATUS_h__RSVD0_                                                 = 11;
BSM_CODE_STATUS_b_GLOBAL_INIT_DONE                                        = 3;
BSM_CODE_STATUS_b_INIT_DONE                                               = 2;
BSM_CODE_STATUS_b_ECC_CORRECTABLE                                         = 1;
BSM_CODE_STATUS_b_ECC_UNCORRECTABLE                                       = 0;

BSM_CODE_CONFIG_WIDTH                                                     = 1;
def BSM_CODE_CONFIG(qword) :
	return ((qword * 8) + 0x0000018 + IMN_SHELL_CTL_BASE);
def BSM_CODE_CONFIG_GET_DEFAULT() :
	return "0x20311";

BSM_CODE_CONFIG_l_GEN_ECC_INST_NUM                                        = 25;
BSM_CODE_CONFIG_h_GEN_ECC_INST_NUM                                        = 31;
BSM_CODE_CONFIG_l__RSVD3_                                                 = 20;
BSM_CODE_CONFIG_h__RSVD3_                                                 = 24;
BSM_CODE_CONFIG_l_READ_MARGIN                                             = 16;
BSM_CODE_CONFIG_h_READ_MARGIN                                             = 19;
BSM_CODE_CONFIG_l__RSVD2_                                                 = 13;
BSM_CODE_CONFIG_h__RSVD2_                                                 = 15;
BSM_CODE_CONFIG_b_READ_MARGIN_ENABLE                                      = 12;
BSM_CODE_CONFIG_l__RSVD1_                                                 = 10;
BSM_CODE_CONFIG_h__RSVD1_                                                 = 11;
BSM_CODE_CONFIG_b_U_ECC_COUNT_ENABLE                                      = 9;
BSM_CODE_CONFIG_b_C_ECC_COUNT_ENABLE                                      = 8;
BSM_CODE_CONFIG_l__RSVD0_                                                 = 6;
BSM_CODE_CONFIG_h__RSVD0_                                                 = 7;
BSM_CODE_CONFIG_b_MASK_INT                                                = 5;
BSM_CODE_CONFIG_b_LS_BYPASS                                               = 4;
BSM_CODE_CONFIG_b_LS_FORCE                                                = 3;
BSM_CODE_CONFIG_b_INVERT_2                                                = 2;
BSM_CODE_CONFIG_b_INVERT_1                                                = 1;
BSM_CODE_CONFIG_b_ECC_ENABLE                                              = 0;

BSM_SCRATCH_STATUS_WIDTH                                                  = 1;
def BSM_SCRATCH_STATUS(qword) :
	return ((qword * 8) + 0x0000020 + IMN_SHELL_CTL_BASE);
def BSM_SCRATCH_STATUS_GET_DEFAULT() :
	return "0x0";

BSM_SCRATCH_STATUS_l__RSVD1_                                              = 30;
BSM_SCRATCH_STATUS_h__RSVD1_                                              = 31;
BSM_SCRATCH_STATUS_l_ERROR_ADDRESS                                        = 12;
BSM_SCRATCH_STATUS_h_ERROR_ADDRESS                                        = 29;
BSM_SCRATCH_STATUS_l__RSVD0_                                              = 4;
BSM_SCRATCH_STATUS_h__RSVD0_                                              = 11;
BSM_SCRATCH_STATUS_b_GLOBAL_INIT_DONE                                     = 3;
BSM_SCRATCH_STATUS_b_INIT_DONE                                            = 2;
BSM_SCRATCH_STATUS_b_ECC_CORRECTABLE                                      = 1;
BSM_SCRATCH_STATUS_b_ECC_UNCORRECTABLE                                    = 0;

BSM_SCRATCH_CONFIG_WIDTH                                                  = 1;
def BSM_SCRATCH_CONFIG(qword) :
	return ((qword * 8) + 0x0000028 + IMN_SHELL_CTL_BASE);
def BSM_SCRATCH_CONFIG_GET_DEFAULT() :
	return "0x20311";

BSM_SCRATCH_CONFIG_l_GEN_ECC_INST_NUM                                     = 25;
BSM_SCRATCH_CONFIG_h_GEN_ECC_INST_NUM                                     = 31;
BSM_SCRATCH_CONFIG_l__RSVD3_                                              = 20;
BSM_SCRATCH_CONFIG_h__RSVD3_                                              = 24;
BSM_SCRATCH_CONFIG_l_READ_MARGIN                                          = 16;
BSM_SCRATCH_CONFIG_h_READ_MARGIN                                          = 19;
BSM_SCRATCH_CONFIG_l__RSVD2_                                              = 13;
BSM_SCRATCH_CONFIG_h__RSVD2_                                              = 15;
BSM_SCRATCH_CONFIG_b_READ_MARGIN_ENABLE                                   = 12;
BSM_SCRATCH_CONFIG_l__RSVD1_                                              = 10;
BSM_SCRATCH_CONFIG_h__RSVD1_                                              = 11;
BSM_SCRATCH_CONFIG_b_U_ECC_COUNT_ENABLE                                   = 9;
BSM_SCRATCH_CONFIG_b_C_ECC_COUNT_ENABLE                                   = 8;
BSM_SCRATCH_CONFIG_l__RSVD0_                                              = 6;
BSM_SCRATCH_CONFIG_h__RSVD0_                                              = 7;
BSM_SCRATCH_CONFIG_b_MASK_INT                                             = 5;
BSM_SCRATCH_CONFIG_b_LS_BYPASS                                            = 4;
BSM_SCRATCH_CONFIG_b_LS_FORCE                                             = 3;
BSM_SCRATCH_CONFIG_b_INVERT_2                                             = 2;
BSM_SCRATCH_CONFIG_b_INVERT_1                                             = 1;
BSM_SCRATCH_CONFIG_b_ECC_ENABLE                                           = 0;

IMN_CDC_SIDE_SWITCH_INT_STATUS_WIDTH                                      = 1;
def IMN_CDC_SIDE_SWITCH_INT_STATUS(qword) :
	return ((qword * 8) + 0x0000030 + IMN_SHELL_CTL_BASE);
def IMN_CDC_SIDE_SWITCH_INT_STATUS_GET_DEFAULT() :
	return "0x0";

IMN_CDC_SIDE_SWITCH_INT_STATUS_l__RSVD1_                                  = 30;
IMN_CDC_SIDE_SWITCH_INT_STATUS_h__RSVD1_                                  = 31;
IMN_CDC_SIDE_SWITCH_INT_STATUS_l_ERROR_ADDRESS                            = 12;
IMN_CDC_SIDE_SWITCH_INT_STATUS_h_ERROR_ADDRESS                            = 29;
IMN_CDC_SIDE_SWITCH_INT_STATUS_l__RSVD0_                                  = 4;
IMN_CDC_SIDE_SWITCH_INT_STATUS_h__RSVD0_                                  = 11;
IMN_CDC_SIDE_SWITCH_INT_STATUS_b_GLOBAL_INIT_DONE                         = 3;
IMN_CDC_SIDE_SWITCH_INT_STATUS_b_INIT_DONE                                = 2;
IMN_CDC_SIDE_SWITCH_INT_STATUS_b_ECC_CORRECTABLE                          = 1;
IMN_CDC_SIDE_SWITCH_INT_STATUS_b_ECC_UNCORRECTABLE                        = 0;

IMN_CDC_SIDE_SWITCH_INT_CONFIG_WIDTH                                      = 1;
def IMN_CDC_SIDE_SWITCH_INT_CONFIG(qword) :
	return ((qword * 8) + 0x0000038 + IMN_SHELL_CTL_BASE);
def IMN_CDC_SIDE_SWITCH_INT_CONFIG_GET_DEFAULT() :
	return "0x20311";

IMN_CDC_SIDE_SWITCH_INT_CONFIG_l_GEN_ECC_INST_NUM                         = 25;
IMN_CDC_SIDE_SWITCH_INT_CONFIG_h_GEN_ECC_INST_NUM                         = 31;
IMN_CDC_SIDE_SWITCH_INT_CONFIG_l__RSVD3_                                  = 20;
IMN_CDC_SIDE_SWITCH_INT_CONFIG_h__RSVD3_                                  = 24;
IMN_CDC_SIDE_SWITCH_INT_CONFIG_l_READ_MARGIN                              = 16;
IMN_CDC_SIDE_SWITCH_INT_CONFIG_h_READ_MARGIN                              = 19;
IMN_CDC_SIDE_SWITCH_INT_CONFIG_l__RSVD2_                                  = 13;
IMN_CDC_SIDE_SWITCH_INT_CONFIG_h__RSVD2_                                  = 15;
IMN_CDC_SIDE_SWITCH_INT_CONFIG_b_READ_MARGIN_ENABLE                       = 12;
IMN_CDC_SIDE_SWITCH_INT_CONFIG_l__RSVD1_                                  = 10;
IMN_CDC_SIDE_SWITCH_INT_CONFIG_h__RSVD1_                                  = 11;
IMN_CDC_SIDE_SWITCH_INT_CONFIG_b_U_ECC_COUNT_ENABLE                       = 9;
IMN_CDC_SIDE_SWITCH_INT_CONFIG_b_C_ECC_COUNT_ENABLE                       = 8;
IMN_CDC_SIDE_SWITCH_INT_CONFIG_l__RSVD0_                                  = 6;
IMN_CDC_SIDE_SWITCH_INT_CONFIG_h__RSVD0_                                  = 7;
IMN_CDC_SIDE_SWITCH_INT_CONFIG_b_MASK_INT                                 = 5;
IMN_CDC_SIDE_SWITCH_INT_CONFIG_b_LS_BYPASS                                = 4;
IMN_CDC_SIDE_SWITCH_INT_CONFIG_b_LS_FORCE                                 = 3;
IMN_CDC_SIDE_SWITCH_INT_CONFIG_b_INVERT_2                                 = 2;
IMN_CDC_SIDE_SWITCH_INT_CONFIG_b_INVERT_1                                 = 1;
IMN_CDC_SIDE_SWITCH_INT_CONFIG_b_ECC_ENABLE                               = 0;

IMN_CDC_SIDE_SWITCH_MGMT_STATUS_WIDTH                                     = 1;
def IMN_CDC_SIDE_SWITCH_MGMT_STATUS(qword) :
	return ((qword * 8) + 0x0000040 + IMN_SHELL_CTL_BASE);
def IMN_CDC_SIDE_SWITCH_MGMT_STATUS_GET_DEFAULT() :
	return "0x0";

IMN_CDC_SIDE_SWITCH_MGMT_STATUS_l__RSVD1_                                 = 30;
IMN_CDC_SIDE_SWITCH_MGMT_STATUS_h__RSVD1_                                 = 31;
IMN_CDC_SIDE_SWITCH_MGMT_STATUS_l_ERROR_ADDRESS                           = 12;
IMN_CDC_SIDE_SWITCH_MGMT_STATUS_h_ERROR_ADDRESS                           = 29;
IMN_CDC_SIDE_SWITCH_MGMT_STATUS_l__RSVD0_                                 = 4;
IMN_CDC_SIDE_SWITCH_MGMT_STATUS_h__RSVD0_                                 = 11;
IMN_CDC_SIDE_SWITCH_MGMT_STATUS_b_GLOBAL_INIT_DONE                        = 3;
IMN_CDC_SIDE_SWITCH_MGMT_STATUS_b_INIT_DONE                               = 2;
IMN_CDC_SIDE_SWITCH_MGMT_STATUS_b_ECC_CORRECTABLE                         = 1;
IMN_CDC_SIDE_SWITCH_MGMT_STATUS_b_ECC_UNCORRECTABLE                       = 0;

IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_WIDTH                                     = 1;
def IMN_CDC_SIDE_SWITCH_MGMT_CONFIG(qword) :
	return ((qword * 8) + 0x0000048 + IMN_SHELL_CTL_BASE);
def IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_GET_DEFAULT() :
	return "0x20311";

IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_l_GEN_ECC_INST_NUM                        = 25;
IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_h_GEN_ECC_INST_NUM                        = 31;
IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_l__RSVD3_                                 = 20;
IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_h__RSVD3_                                 = 24;
IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_l_READ_MARGIN                             = 16;
IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_h_READ_MARGIN                             = 19;
IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_l__RSVD2_                                 = 13;
IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_h__RSVD2_                                 = 15;
IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_b_READ_MARGIN_ENABLE                      = 12;
IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_l__RSVD1_                                 = 10;
IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_h__RSVD1_                                 = 11;
IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_b_U_ECC_COUNT_ENABLE                      = 9;
IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_b_C_ECC_COUNT_ENABLE                      = 8;
IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_l__RSVD0_                                 = 6;
IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_h__RSVD0_                                 = 7;
IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_b_MASK_INT                                = 5;
IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_b_LS_BYPASS                               = 4;
IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_b_LS_FORCE                                = 3;
IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_b_INVERT_2                                = 2;
IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_b_INVERT_1                                = 1;
IMN_CDC_SIDE_SWITCH_MGMT_CONFIG_b_ECC_ENABLE                              = 0;

IMN_CDC_SWITCH_SIDE_INT_STATUS_WIDTH                                      = 1;
def IMN_CDC_SWITCH_SIDE_INT_STATUS(qword) :
	return ((qword * 8) + 0x0000050 + IMN_SHELL_CTL_BASE);
def IMN_CDC_SWITCH_SIDE_INT_STATUS_GET_DEFAULT() :
	return "0x0";

IMN_CDC_SWITCH_SIDE_INT_STATUS_l__RSVD1_                                  = 30;
IMN_CDC_SWITCH_SIDE_INT_STATUS_h__RSVD1_                                  = 31;
IMN_CDC_SWITCH_SIDE_INT_STATUS_l_ERROR_ADDRESS                            = 12;
IMN_CDC_SWITCH_SIDE_INT_STATUS_h_ERROR_ADDRESS                            = 29;
IMN_CDC_SWITCH_SIDE_INT_STATUS_l__RSVD0_                                  = 4;
IMN_CDC_SWITCH_SIDE_INT_STATUS_h__RSVD0_                                  = 11;
IMN_CDC_SWITCH_SIDE_INT_STATUS_b_GLOBAL_INIT_DONE                         = 3;
IMN_CDC_SWITCH_SIDE_INT_STATUS_b_INIT_DONE                                = 2;
IMN_CDC_SWITCH_SIDE_INT_STATUS_b_ECC_CORRECTABLE                          = 1;
IMN_CDC_SWITCH_SIDE_INT_STATUS_b_ECC_UNCORRECTABLE                        = 0;

IMN_CDC_SWITCH_SIDE_INT_CONFIG_WIDTH                                      = 1;
def IMN_CDC_SWITCH_SIDE_INT_CONFIG(qword) :
	return ((qword * 8) + 0x0000058 + IMN_SHELL_CTL_BASE);
def IMN_CDC_SWITCH_SIDE_INT_CONFIG_GET_DEFAULT() :
	return "0x20311";

IMN_CDC_SWITCH_SIDE_INT_CONFIG_l_GEN_ECC_INST_NUM                         = 25;
IMN_CDC_SWITCH_SIDE_INT_CONFIG_h_GEN_ECC_INST_NUM                         = 31;
IMN_CDC_SWITCH_SIDE_INT_CONFIG_l__RSVD3_                                  = 20;
IMN_CDC_SWITCH_SIDE_INT_CONFIG_h__RSVD3_                                  = 24;
IMN_CDC_SWITCH_SIDE_INT_CONFIG_l_READ_MARGIN                              = 16;
IMN_CDC_SWITCH_SIDE_INT_CONFIG_h_READ_MARGIN                              = 19;
IMN_CDC_SWITCH_SIDE_INT_CONFIG_l__RSVD2_                                  = 13;
IMN_CDC_SWITCH_SIDE_INT_CONFIG_h__RSVD2_                                  = 15;
IMN_CDC_SWITCH_SIDE_INT_CONFIG_b_READ_MARGIN_ENABLE                       = 12;
IMN_CDC_SWITCH_SIDE_INT_CONFIG_l__RSVD1_                                  = 10;
IMN_CDC_SWITCH_SIDE_INT_CONFIG_h__RSVD1_                                  = 11;
IMN_CDC_SWITCH_SIDE_INT_CONFIG_b_U_ECC_COUNT_ENABLE                       = 9;
IMN_CDC_SWITCH_SIDE_INT_CONFIG_b_C_ECC_COUNT_ENABLE                       = 8;
IMN_CDC_SWITCH_SIDE_INT_CONFIG_l__RSVD0_                                  = 6;
IMN_CDC_SWITCH_SIDE_INT_CONFIG_h__RSVD0_                                  = 7;
IMN_CDC_SWITCH_SIDE_INT_CONFIG_b_MASK_INT                                 = 5;
IMN_CDC_SWITCH_SIDE_INT_CONFIG_b_LS_BYPASS                                = 4;
IMN_CDC_SWITCH_SIDE_INT_CONFIG_b_LS_FORCE                                 = 3;
IMN_CDC_SWITCH_SIDE_INT_CONFIG_b_INVERT_2                                 = 2;
IMN_CDC_SWITCH_SIDE_INT_CONFIG_b_INVERT_1                                 = 1;
IMN_CDC_SWITCH_SIDE_INT_CONFIG_b_ECC_ENABLE                               = 0;

IMN_CDC_SWITCH_SIDE_MGMT_STATUS_WIDTH                                     = 1;
def IMN_CDC_SWITCH_SIDE_MGMT_STATUS(qword) :
	return ((qword * 8) + 0x0000060 + IMN_SHELL_CTL_BASE);
def IMN_CDC_SWITCH_SIDE_MGMT_STATUS_GET_DEFAULT() :
	return "0x0";

IMN_CDC_SWITCH_SIDE_MGMT_STATUS_l__RSVD1_                                 = 30;
IMN_CDC_SWITCH_SIDE_MGMT_STATUS_h__RSVD1_                                 = 31;
IMN_CDC_SWITCH_SIDE_MGMT_STATUS_l_ERROR_ADDRESS                           = 12;
IMN_CDC_SWITCH_SIDE_MGMT_STATUS_h_ERROR_ADDRESS                           = 29;
IMN_CDC_SWITCH_SIDE_MGMT_STATUS_l__RSVD0_                                 = 4;
IMN_CDC_SWITCH_SIDE_MGMT_STATUS_h__RSVD0_                                 = 11;
IMN_CDC_SWITCH_SIDE_MGMT_STATUS_b_GLOBAL_INIT_DONE                        = 3;
IMN_CDC_SWITCH_SIDE_MGMT_STATUS_b_INIT_DONE                               = 2;
IMN_CDC_SWITCH_SIDE_MGMT_STATUS_b_ECC_CORRECTABLE                         = 1;
IMN_CDC_SWITCH_SIDE_MGMT_STATUS_b_ECC_UNCORRECTABLE                       = 0;

IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_WIDTH                                     = 1;
def IMN_CDC_SWITCH_SIDE_MGMT_CONFIG(qword) :
	return ((qword * 8) + 0x0000068 + IMN_SHELL_CTL_BASE);
def IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_GET_DEFAULT() :
	return "0x20311";

IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_l_GEN_ECC_INST_NUM                        = 25;
IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_h_GEN_ECC_INST_NUM                        = 31;
IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_l__RSVD3_                                 = 20;
IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_h__RSVD3_                                 = 24;
IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_l_READ_MARGIN                             = 16;
IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_h_READ_MARGIN                             = 19;
IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_l__RSVD2_                                 = 13;
IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_h__RSVD2_                                 = 15;
IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_b_READ_MARGIN_ENABLE                      = 12;
IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_l__RSVD1_                                 = 10;
IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_h__RSVD1_                                 = 11;
IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_b_U_ECC_COUNT_ENABLE                      = 9;
IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_b_C_ECC_COUNT_ENABLE                      = 8;
IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_l__RSVD0_                                 = 6;
IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_h__RSVD0_                                 = 7;
IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_b_MASK_INT                                = 5;
IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_b_LS_BYPASS                               = 4;
IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_b_LS_FORCE                                = 3;
IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_b_INVERT_2                                = 2;
IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_b_INVERT_1                                = 1;
IMN_CDC_SWITCH_SIDE_MGMT_CONFIG_b_ECC_ENABLE                              = 0;

################ MSEC_BASE ################
MSEC_BASE                                                       = 0x0400000;
MSEC_SIZE                                                       = 0x0200000;

MSEC_SCRATCH_WIDTH                                                        = 1;
MSEC_SCRATCH_ENTRIES                                                      = 8;
def MSEC_SCRATCH(index, qword) :
	return ((0x0040000 * index) + (qword * 8) + 0x0000000 + MSEC_BASE);
def MSEC_SCRATCH_GET_DEFAULT() :
	return "0x0";

MSEC_SCRATCH_l_SCRATCH                                                    = 0;
MSEC_SCRATCH_h_SCRATCH                                                    = 63;

MSEC_BYPASS_STATUS_WIDTH                                                  = 1;
MSEC_BYPASS_STATUS_ENTRIES                                                = 8;
def MSEC_BYPASS_STATUS(index, qword) :
	return ((0x0040000 * index) + (qword * 8) + 0x0000008 + MSEC_BASE);
def MSEC_BYPASS_STATUS_GET_DEFAULT() :
	return "0x0";

MSEC_BYPASS_STATUS_l_LANE1_RX_SFIFO_LEVEL                                 = 56;
MSEC_BYPASS_STATUS_h_LANE1_RX_SFIFO_LEVEL                                 = 63;
MSEC_BYPASS_STATUS_l_LANE1_RX_EFIFO_LEVEL                                 = 48;
MSEC_BYPASS_STATUS_h_LANE1_RX_EFIFO_LEVEL                                 = 55;
MSEC_BYPASS_STATUS_l_LANE1_TX_SFIFO_LEVEL                                 = 40;
MSEC_BYPASS_STATUS_h_LANE1_TX_SFIFO_LEVEL                                 = 47;
MSEC_BYPASS_STATUS_l_LANE1_TX_EFIFO_LEVEL                                 = 32;
MSEC_BYPASS_STATUS_h_LANE1_TX_EFIFO_LEVEL                                 = 39;
MSEC_BYPASS_STATUS_l_LANE0_RX_SFIFO_LEVEL                                 = 24;
MSEC_BYPASS_STATUS_h_LANE0_RX_SFIFO_LEVEL                                 = 31;
MSEC_BYPASS_STATUS_l_LANE0_RX_EFIFO_LEVEL                                 = 16;
MSEC_BYPASS_STATUS_h_LANE0_RX_EFIFO_LEVEL                                 = 23;
MSEC_BYPASS_STATUS_l_LANE0_TX_SFIFO_LEVEL                                 = 8;
MSEC_BYPASS_STATUS_h_LANE0_TX_SFIFO_LEVEL                                 = 15;
MSEC_BYPASS_STATUS_l_LANE0_TX_EFIFO_LEVEL                                 = 0;
MSEC_BYPASS_STATUS_h_LANE0_TX_EFIFO_LEVEL                                 = 7;

MSEC_BYPASS_MAX_WIDTH                                                     = 1;
MSEC_BYPASS_MAX_ENTRIES                                                   = 8;
def MSEC_BYPASS_MAX(index, qword) :
	return ((0x0040000 * index) + (qword * 8) + 0x0000010 + MSEC_BASE);
def MSEC_BYPASS_MAX_GET_DEFAULT() :
	return "0x0";

MSEC_BYPASS_MAX_l_LANE1_RX_SFIFO_LEVEL                                    = 56;
MSEC_BYPASS_MAX_h_LANE1_RX_SFIFO_LEVEL                                    = 63;
MSEC_BYPASS_MAX_l_LANE1_RX_EFIFO_LEVEL                                    = 48;
MSEC_BYPASS_MAX_h_LANE1_RX_EFIFO_LEVEL                                    = 55;
MSEC_BYPASS_MAX_l_LANE1_TX_SFIFO_LEVEL                                    = 40;
MSEC_BYPASS_MAX_h_LANE1_TX_SFIFO_LEVEL                                    = 47;
MSEC_BYPASS_MAX_l_LANE1_TX_EFIFO_LEVEL                                    = 32;
MSEC_BYPASS_MAX_h_LANE1_TX_EFIFO_LEVEL                                    = 39;
MSEC_BYPASS_MAX_l_LANE0_RX_SFIFO_LEVEL                                    = 24;
MSEC_BYPASS_MAX_h_LANE0_RX_SFIFO_LEVEL                                    = 31;
MSEC_BYPASS_MAX_l_LANE0_RX_EFIFO_LEVEL                                    = 16;
MSEC_BYPASS_MAX_h_LANE0_RX_EFIFO_LEVEL                                    = 23;
MSEC_BYPASS_MAX_l_LANE0_TX_SFIFO_LEVEL                                    = 8;
MSEC_BYPASS_MAX_h_LANE0_TX_SFIFO_LEVEL                                    = 15;
MSEC_BYPASS_MAX_l_LANE0_TX_EFIFO_LEVEL                                    = 0;
MSEC_BYPASS_MAX_h_LANE0_TX_EFIFO_LEVEL                                    = 7;

MSEC_IP_WIDTH                                                             = 1;
MSEC_IP_ENTRIES                                                           = 8;
def MSEC_IP(index, qword) :
	return ((0x0040000 * index) + (qword * 8) + 0x0000018 + MSEC_BASE);
def MSEC_IP_GET_DEFAULT() :
	return "0x0";

MSEC_IP_b_SHELL_CTRL_ERR                                                  = 0;

MSEC_IM_WIDTH                                                             = 1;
MSEC_IM_ENTRIES                                                           = 8;
def MSEC_IM(index, qword) :
	return ((0x0040000 * index) + (qword * 8) + 0x0000020 + MSEC_BASE);
def MSEC_IM_GET_DEFAULT() :
	return "0x1";

MSEC_IM_b_SHELL_CTRL_ERR                                                  = 0;

MSEC_GLOBAL_LANE_CPORT_EN_WIDTH                                           = 1;
MSEC_GLOBAL_LANE_CPORT_EN_ENTRIES_0                                       = 2;
MSEC_GLOBAL_LANE_CPORT_EN_ENTRIES_1                                       = 8;
def MSEC_GLOBAL_LANE_CPORT_EN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0001400 + MSEC_BASE);
def MSEC_GLOBAL_LANE_CPORT_EN_GET_DEFAULT() :
	return "0x0";

MSEC_GLOBAL_LANE_CPORT_EN_l_RSV1                                          = 1;
MSEC_GLOBAL_LANE_CPORT_EN_h_RSV1                                          = 63;
MSEC_GLOBAL_LANE_CPORT_EN_b_CONTROLLEDPORTENABLED                         = 0;

MSEC_GLOBAL_LANE_CPORT_OPER_WIDTH                                         = 1;
MSEC_GLOBAL_LANE_CPORT_OPER_ENTRIES_0                                     = 2;
MSEC_GLOBAL_LANE_CPORT_OPER_ENTRIES_1                                     = 8;
def MSEC_GLOBAL_LANE_CPORT_OPER(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0001408 + MSEC_BASE);
def MSEC_GLOBAL_LANE_CPORT_OPER_GET_DEFAULT() :
	return "0x0";

MSEC_GLOBAL_LANE_CPORT_OPER_l_RSV10                                       = 1;
MSEC_GLOBAL_LANE_CPORT_OPER_h_RSV10                                       = 63;
MSEC_GLOBAL_LANE_CPORT_OPER_b_CPORT_OPER                                  = 0;

MSEC_GLOBAL_LANE_RLY_MODE_WIDTH                                           = 1;
MSEC_GLOBAL_LANE_RLY_MODE_ENTRIES_0                                       = 2;
MSEC_GLOBAL_LANE_RLY_MODE_ENTRIES_1                                       = 8;
def MSEC_GLOBAL_LANE_RLY_MODE(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0001410 + MSEC_BASE);
def MSEC_GLOBAL_LANE_RLY_MODE_GET_DEFAULT() :
	return "0x0";

MSEC_GLOBAL_LANE_RLY_MODE_l_RSV15                                         = 3;
MSEC_GLOBAL_LANE_RLY_MODE_h_RSV15                                         = 63;
MSEC_GLOBAL_LANE_RLY_MODE_l_RLY_MODE                                      = 0;
MSEC_GLOBAL_LANE_RLY_MODE_h_RLY_MODE                                      = 2;

MSEC_GLOBAL_LANE_SRCH_ETYPE_WIDTH                                         = 1;
MSEC_GLOBAL_LANE_SRCH_ETYPE_ENTRIES_0                                     = 2;
MSEC_GLOBAL_LANE_SRCH_ETYPE_ENTRIES_1                                     = 8;
def MSEC_GLOBAL_LANE_SRCH_ETYPE(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0001418 + MSEC_BASE);
def MSEC_GLOBAL_LANE_SRCH_ETYPE_GET_DEFAULT() :
	return "0x0";

MSEC_GLOBAL_LANE_SRCH_ETYPE_l_RSV16                                       = 16;
MSEC_GLOBAL_LANE_SRCH_ETYPE_h_RSV16                                       = 63;
MSEC_GLOBAL_LANE_SRCH_ETYPE_l_SRC_ET                                      = 0;
MSEC_GLOBAL_LANE_SRCH_ETYPE_h_SRC_ET                                      = 15;

MSEC_GLOBAL_LANE_RPLC_ETYPE_WIDTH                                         = 1;
MSEC_GLOBAL_LANE_RPLC_ETYPE_ENTRIES_0                                     = 2;
MSEC_GLOBAL_LANE_RPLC_ETYPE_ENTRIES_1                                     = 8;
def MSEC_GLOBAL_LANE_RPLC_ETYPE(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0001420 + MSEC_BASE);
def MSEC_GLOBAL_LANE_RPLC_ETYPE_GET_DEFAULT() :
	return "0x0";

MSEC_GLOBAL_LANE_RPLC_ETYPE_l_RSV17                                       = 16;
MSEC_GLOBAL_LANE_RPLC_ETYPE_h_RSV17                                       = 63;
MSEC_GLOBAL_LANE_RPLC_ETYPE_l_DST_ET                                      = 0;
MSEC_GLOBAL_LANE_RPLC_ETYPE_h_DST_ET                                      = 15;

MSEC_GLOBAL_LANE_RLY_LEN_WIDTH                                            = 1;
MSEC_GLOBAL_LANE_RLY_LEN_ENTRIES_0                                        = 2;
MSEC_GLOBAL_LANE_RLY_LEN_ENTRIES_1                                        = 8;
def MSEC_GLOBAL_LANE_RLY_LEN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0001428 + MSEC_BASE);
def MSEC_GLOBAL_LANE_RLY_LEN_GET_DEFAULT() :
	return "0x0";

MSEC_GLOBAL_LANE_RLY_LEN_l_RSV18                                          = 4;
MSEC_GLOBAL_LANE_RLY_LEN_h_RSV18                                          = 63;
MSEC_GLOBAL_LANE_RLY_LEN_l_RLY_LEN                                        = 0;
MSEC_GLOBAL_LANE_RLY_LEN_h_RLY_LEN                                        = 3;

MSEC_GLOBAL_LANE_STAT_CPORT_TX_UNTAG_WIDTH                                = 1;
MSEC_GLOBAL_LANE_STAT_CPORT_TX_UNTAG_ENTRIES_0                            = 2;
MSEC_GLOBAL_LANE_STAT_CPORT_TX_UNTAG_ENTRIES_1                            = 8;
def MSEC_GLOBAL_LANE_STAT_CPORT_TX_UNTAG(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0001480 + MSEC_BASE);
def MSEC_GLOBAL_LANE_STAT_CPORT_TX_UNTAG_GET_DEFAULT() :
	return "0x0";

MSEC_GLOBAL_LANE_STAT_CPORT_TX_UNTAG_l_BITS                               = 0;
MSEC_GLOBAL_LANE_STAT_CPORT_TX_UNTAG_h_BITS                               = 63;

MSEC_GLOBAL_LANE_STAT_CPORT_TX_TOOLONG_WIDTH                              = 1;
MSEC_GLOBAL_LANE_STAT_CPORT_TX_TOOLONG_ENTRIES_0                          = 2;
MSEC_GLOBAL_LANE_STAT_CPORT_TX_TOOLONG_ENTRIES_1                          = 8;
def MSEC_GLOBAL_LANE_STAT_CPORT_TX_TOOLONG(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0001488 + MSEC_BASE);
def MSEC_GLOBAL_LANE_STAT_CPORT_TX_TOOLONG_GET_DEFAULT() :
	return "0x0";

MSEC_GLOBAL_LANE_STAT_CPORT_TX_TOOLONG_l_BITS                             = 0;
MSEC_GLOBAL_LANE_STAT_CPORT_TX_TOOLONG_h_BITS                             = 63;

MSEC_GLOBAL_LANE_STAT_CPORT_RX_UNTAG_WIDTH                                = 1;
MSEC_GLOBAL_LANE_STAT_CPORT_RX_UNTAG_ENTRIES_0                            = 2;
MSEC_GLOBAL_LANE_STAT_CPORT_RX_UNTAG_ENTRIES_1                            = 8;
def MSEC_GLOBAL_LANE_STAT_CPORT_RX_UNTAG(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0001490 + MSEC_BASE);
def MSEC_GLOBAL_LANE_STAT_CPORT_RX_UNTAG_GET_DEFAULT() :
	return "0x0";

MSEC_GLOBAL_LANE_STAT_CPORT_RX_UNTAG_l_BITS                               = 0;
MSEC_GLOBAL_LANE_STAT_CPORT_RX_UNTAG_h_BITS                               = 63;

MSEC_GLOBAL_LANE_STAT_CPORT_RX_NOTAG_WIDTH                                = 1;
MSEC_GLOBAL_LANE_STAT_CPORT_RX_NOTAG_ENTRIES_0                            = 2;
MSEC_GLOBAL_LANE_STAT_CPORT_RX_NOTAG_ENTRIES_1                            = 8;
def MSEC_GLOBAL_LANE_STAT_CPORT_RX_NOTAG(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0001498 + MSEC_BASE);
def MSEC_GLOBAL_LANE_STAT_CPORT_RX_NOTAG_GET_DEFAULT() :
	return "0x0";

MSEC_GLOBAL_LANE_STAT_CPORT_RX_NOTAG_l_BITS                               = 0;
MSEC_GLOBAL_LANE_STAT_CPORT_RX_NOTAG_h_BITS                               = 63;

MSEC_GLOBAL_LANE_STAT_CPORT_RX_BADTAG_WIDTH                               = 1;
MSEC_GLOBAL_LANE_STAT_CPORT_RX_BADTAG_ENTRIES_0                           = 2;
MSEC_GLOBAL_LANE_STAT_CPORT_RX_BADTAG_ENTRIES_1                           = 8;
def MSEC_GLOBAL_LANE_STAT_CPORT_RX_BADTAG(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00014A0 + MSEC_BASE);
def MSEC_GLOBAL_LANE_STAT_CPORT_RX_BADTAG_GET_DEFAULT() :
	return "0x0";

MSEC_GLOBAL_LANE_STAT_CPORT_RX_BADTAG_l_BITS                              = 0;
MSEC_GLOBAL_LANE_STAT_CPORT_RX_BADTAG_h_BITS                              = 63;

MSEC_GLOBAL_LANE_STAT_CPORT_RX_UNKSCI_WIDTH                               = 1;
MSEC_GLOBAL_LANE_STAT_CPORT_RX_UNKSCI_ENTRIES_0                           = 2;
MSEC_GLOBAL_LANE_STAT_CPORT_RX_UNKSCI_ENTRIES_1                           = 8;
def MSEC_GLOBAL_LANE_STAT_CPORT_RX_UNKSCI(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00014A8 + MSEC_BASE);
def MSEC_GLOBAL_LANE_STAT_CPORT_RX_UNKSCI_GET_DEFAULT() :
	return "0x0";

MSEC_GLOBAL_LANE_STAT_CPORT_RX_UNKSCI_l_BITS                              = 0;
MSEC_GLOBAL_LANE_STAT_CPORT_RX_UNKSCI_h_BITS                              = 63;

MSEC_GLOBAL_LANE_STAT_CPORT_RX_NOSCI_WIDTH                                = 1;
MSEC_GLOBAL_LANE_STAT_CPORT_RX_NOSCI_ENTRIES_0                            = 2;
MSEC_GLOBAL_LANE_STAT_CPORT_RX_NOSCI_ENTRIES_1                            = 8;
def MSEC_GLOBAL_LANE_STAT_CPORT_RX_NOSCI(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00014B0 + MSEC_BASE);
def MSEC_GLOBAL_LANE_STAT_CPORT_RX_NOSCI_GET_DEFAULT() :
	return "0x0";

MSEC_GLOBAL_LANE_STAT_CPORT_RX_NOSCI_l_BITS                               = 0;
MSEC_GLOBAL_LANE_STAT_CPORT_RX_NOSCI_h_BITS                               = 63;

MSEC_GLOBAL_KEY_LEN_WIDTH                                                 = 1;
MSEC_GLOBAL_KEY_LEN_ENTRIES                                               = 8;
def MSEC_GLOBAL_KEY_LEN(index, qword) :
	return ((0x0040000 * index) + (qword * 8) + 0x0009400 + MSEC_BASE);
def MSEC_GLOBAL_KEY_LEN_GET_DEFAULT() :
	return "0x0";

MSEC_GLOBAL_KEY_LEN_l_RSV2                                                = 1;
MSEC_GLOBAL_KEY_LEN_h_RSV2                                                = 63;
MSEC_GLOBAL_KEY_LEN_b_KEYLENGTH                                           = 0;

MSEC_GLOBAL_CONFID_OFF_WIDTH                                              = 1;
MSEC_GLOBAL_CONFID_OFF_ENTRIES                                            = 8;
def MSEC_GLOBAL_CONFID_OFF(index, qword) :
	return ((0x0040000 * index) + (qword * 8) + 0x0009408 + MSEC_BASE);
def MSEC_GLOBAL_CONFID_OFF_GET_DEFAULT() :
	return "0x0";

MSEC_GLOBAL_CONFID_OFF_l_RSV3                                             = 8;
MSEC_GLOBAL_CONFID_OFF_h_RSV3                                             = 63;
MSEC_GLOBAL_CONFID_OFF_l_CONFIDOFF                                        = 0;
MSEC_GLOBAL_CONFID_OFF_h_CONFIDOFF                                        = 7;

MSEC_GLOBAL_ZERO_WIDTH                                                    = 1;
MSEC_GLOBAL_ZERO_ENTRIES                                                  = 8;
def MSEC_GLOBAL_ZERO(index, qword) :
	return ((0x0040000 * index) + (qword * 8) + 0x0009410 + MSEC_BASE);
def MSEC_GLOBAL_ZERO_GET_DEFAULT() :
	return "0x0";

MSEC_GLOBAL_ZERO_l_RSV4                                                   = 1;
MSEC_GLOBAL_ZERO_h_RSV4                                                   = 63;
MSEC_GLOBAL_ZERO_b_ZERO                                                   = 0;

MSEC_GLOBAL_ZERO_STS_WIDTH                                                = 1;
MSEC_GLOBAL_ZERO_STS_ENTRIES                                              = 8;
def MSEC_GLOBAL_ZERO_STS(index, qword) :
	return ((0x0040000 * index) + (qword * 8) + 0x0009418 + MSEC_BASE);
def MSEC_GLOBAL_ZERO_STS_GET_DEFAULT() :
	return "0x0";

MSEC_GLOBAL_ZERO_STS_l_RSV5                                               = 1;
MSEC_GLOBAL_ZERO_STS_h_RSV5                                               = 63;
MSEC_GLOBAL_ZERO_STS_b_ZEROSTATUS                                         = 0;

MSEC_GLOBAL_INTERRUPT_STATUS_WIDTH                                        = 1;
MSEC_GLOBAL_INTERRUPT_STATUS_ENTRIES                                      = 8;
def MSEC_GLOBAL_INTERRUPT_STATUS(index, qword) :
	return ((0x0040000 * index) + (qword * 8) + 0x0009420 + MSEC_BASE);
def MSEC_GLOBAL_INTERRUPT_STATUS_GET_DEFAULT() :
	return "0x0";

MSEC_GLOBAL_INTERRUPT_STATUS_l_RSV12                                      = 32;
MSEC_GLOBAL_INTERRUPT_STATUS_h_RSV12                                      = 63;
MSEC_GLOBAL_INTERRUPT_STATUS_l_RSVD                                       = 23;
MSEC_GLOBAL_INTERRUPT_STATUS_h_RSVD                                       = 31;
MSEC_GLOBAL_INTERRUPT_STATUS_b_PARITY                                     = 22;
MSEC_GLOBAL_INTERRUPT_STATUS_b_LN1_RX_SC1_NOT_RCVING                      = 21;
MSEC_GLOBAL_INTERRUPT_STATUS_b_LN1_RX_SC0_NOT_RCVING                      = 20;
MSEC_GLOBAL_INTERRUPT_STATUS_b_LN1_TX_SA_DISABLED                         = 19;
MSEC_GLOBAL_INTERRUPT_STATUS_b_LN1_TX_SA3_ZERO                            = 18;
MSEC_GLOBAL_INTERRUPT_STATUS_b_LN1_TX_SA2_ZERO                            = 17;
MSEC_GLOBAL_INTERRUPT_STATUS_b_LN1_TX_SA1_ZERO                            = 16;
MSEC_GLOBAL_INTERRUPT_STATUS_b_LN1_TX_SA0_ZERO                            = 15;
MSEC_GLOBAL_INTERRUPT_STATUS_b_LN1_TX_SA3_PN_EXHAUST                      = 14;
MSEC_GLOBAL_INTERRUPT_STATUS_b_LN1_TX_SA2_PN_EXHAUST                      = 13;
MSEC_GLOBAL_INTERRUPT_STATUS_b_LN1_TX_SA1_PN_EXHAUST                      = 12;
MSEC_GLOBAL_INTERRUPT_STATUS_b_LN1_TX_SA0_PN_EXHAUST                      = 11;
MSEC_GLOBAL_INTERRUPT_STATUS_b_LN0_RX_SC1_NOT_RCVING                      = 10;
MSEC_GLOBAL_INTERRUPT_STATUS_b_LN0_RX_SC0_NOT_RCVING                      = 9;
MSEC_GLOBAL_INTERRUPT_STATUS_b_LN0_TX_SA_DISABLED                         = 8;
MSEC_GLOBAL_INTERRUPT_STATUS_b_LN0_TX_SA3_ZERO                            = 7;
MSEC_GLOBAL_INTERRUPT_STATUS_b_LN0_TX_SA2_ZERO                            = 6;
MSEC_GLOBAL_INTERRUPT_STATUS_b_LN0_TX_SA1_ZERO                            = 5;
MSEC_GLOBAL_INTERRUPT_STATUS_b_LN0_TX_SA0_ZERO                            = 4;
MSEC_GLOBAL_INTERRUPT_STATUS_b_LN0_TX_SA3_PN_EXHAUST                      = 3;
MSEC_GLOBAL_INTERRUPT_STATUS_b_LN0_TX_SA2_PN_EXHAUST                      = 2;
MSEC_GLOBAL_INTERRUPT_STATUS_b_LN0_TX_SA1_PN_EXHAUST                      = 1;
MSEC_GLOBAL_INTERRUPT_STATUS_b_LN0_TX_SA0_PN_EXHAUST                      = 0;

MSEC_GLOBAL_INTERRUPT_EN_WIDTH                                            = 1;
MSEC_GLOBAL_INTERRUPT_EN_ENTRIES                                          = 8;
def MSEC_GLOBAL_INTERRUPT_EN(index, qword) :
	return ((0x0040000 * index) + (qword * 8) + 0x0009428 + MSEC_BASE);
def MSEC_GLOBAL_INTERRUPT_EN_GET_DEFAULT() :
	return "0x0";

MSEC_GLOBAL_INTERRUPT_EN_l_RSV13                                          = 32;
MSEC_GLOBAL_INTERRUPT_EN_h_RSV13                                          = 63;
MSEC_GLOBAL_INTERRUPT_EN_l_RSVD                                           = 23;
MSEC_GLOBAL_INTERRUPT_EN_h_RSVD                                           = 31;
MSEC_GLOBAL_INTERRUPT_EN_b_PARITY                                         = 22;
MSEC_GLOBAL_INTERRUPT_EN_b_LN1_RX_SC1_NOT_RCVING                          = 21;
MSEC_GLOBAL_INTERRUPT_EN_b_LN1_RX_SC0_NOT_RCVING                          = 20;
MSEC_GLOBAL_INTERRUPT_EN_b_LN1_TX_SA_DISABLED                             = 19;
MSEC_GLOBAL_INTERRUPT_EN_b_LN1_TX_SA3_ZERO                                = 18;
MSEC_GLOBAL_INTERRUPT_EN_b_LN1_TX_SA2_ZERO                                = 17;
MSEC_GLOBAL_INTERRUPT_EN_b_LN1_TX_SA1_ZERO                                = 16;
MSEC_GLOBAL_INTERRUPT_EN_b_LN1_TX_SA0_ZERO                                = 15;
MSEC_GLOBAL_INTERRUPT_EN_b_LN1_TX_SA3_PN_EXHAUST                          = 14;
MSEC_GLOBAL_INTERRUPT_EN_b_LN1_TX_SA2_PN_EXHAUST                          = 13;
MSEC_GLOBAL_INTERRUPT_EN_b_LN1_TX_SA1_PN_EXHAUST                          = 12;
MSEC_GLOBAL_INTERRUPT_EN_b_LN1_TX_SA0_PN_EXHAUST                          = 11;
MSEC_GLOBAL_INTERRUPT_EN_b_LN0_RX_SC1_NOT_RCVING                          = 10;
MSEC_GLOBAL_INTERRUPT_EN_b_LN0_RX_SC0_NOT_RCVING                          = 9;
MSEC_GLOBAL_INTERRUPT_EN_b_LN0_TX_SA_DISABLED                             = 8;
MSEC_GLOBAL_INTERRUPT_EN_b_LN0_TX_SA3_ZERO                                = 7;
MSEC_GLOBAL_INTERRUPT_EN_b_LN0_TX_SA2_ZERO                                = 6;
MSEC_GLOBAL_INTERRUPT_EN_b_LN0_TX_SA1_ZERO                                = 5;
MSEC_GLOBAL_INTERRUPT_EN_b_LN0_TX_SA0_ZERO                                = 4;
MSEC_GLOBAL_INTERRUPT_EN_b_LN0_TX_SA3_PN_EXHAUST                          = 3;
MSEC_GLOBAL_INTERRUPT_EN_b_LN0_TX_SA2_PN_EXHAUST                          = 2;
MSEC_GLOBAL_INTERRUPT_EN_b_LN0_TX_SA1_PN_EXHAUST                          = 1;
MSEC_GLOBAL_INTERRUPT_EN_b_LN0_TX_SA0_PN_EXHAUST                          = 0;

MSEC_GLOBAL_INTERRUPT_FRC_WIDTH                                           = 1;
MSEC_GLOBAL_INTERRUPT_FRC_ENTRIES                                         = 8;
def MSEC_GLOBAL_INTERRUPT_FRC(index, qword) :
	return ((0x0040000 * index) + (qword * 8) + 0x0009430 + MSEC_BASE);
def MSEC_GLOBAL_INTERRUPT_FRC_GET_DEFAULT() :
	return "0x0";

MSEC_GLOBAL_INTERRUPT_FRC_l_RSV14                                         = 32;
MSEC_GLOBAL_INTERRUPT_FRC_h_RSV14                                         = 63;
MSEC_GLOBAL_INTERRUPT_FRC_l_RSVD                                          = 23;
MSEC_GLOBAL_INTERRUPT_FRC_h_RSVD                                          = 31;
MSEC_GLOBAL_INTERRUPT_FRC_b_PARITY                                        = 22;
MSEC_GLOBAL_INTERRUPT_FRC_b_LN1_RX_SC1_NOT_RCVING                         = 21;
MSEC_GLOBAL_INTERRUPT_FRC_b_LN1_RX_SC0_NOT_RCVING                         = 20;
MSEC_GLOBAL_INTERRUPT_FRC_b_LN1_TX_SA_DISABLED                            = 19;
MSEC_GLOBAL_INTERRUPT_FRC_b_LN1_TX_SA3_ZERO                               = 18;
MSEC_GLOBAL_INTERRUPT_FRC_b_LN1_TX_SA2_ZERO                               = 17;
MSEC_GLOBAL_INTERRUPT_FRC_b_LN1_TX_SA1_ZERO                               = 16;
MSEC_GLOBAL_INTERRUPT_FRC_b_LN1_TX_SA0_ZERO                               = 15;
MSEC_GLOBAL_INTERRUPT_FRC_b_LN1_TX_SA3_PN_EXHAUST                         = 14;
MSEC_GLOBAL_INTERRUPT_FRC_b_LN1_TX_SA2_PN_EXHAUST                         = 13;
MSEC_GLOBAL_INTERRUPT_FRC_b_LN1_TX_SA1_PN_EXHAUST                         = 12;
MSEC_GLOBAL_INTERRUPT_FRC_b_LN1_TX_SA0_PN_EXHAUST                         = 11;
MSEC_GLOBAL_INTERRUPT_FRC_b_LN0_RX_SC1_NOT_RCVING                         = 10;
MSEC_GLOBAL_INTERRUPT_FRC_b_LN0_RX_SC0_NOT_RCVING                         = 9;
MSEC_GLOBAL_INTERRUPT_FRC_b_LN0_TX_SA_DISABLED                            = 8;
MSEC_GLOBAL_INTERRUPT_FRC_b_LN0_TX_SA3_ZERO                               = 7;
MSEC_GLOBAL_INTERRUPT_FRC_b_LN0_TX_SA2_ZERO                               = 6;
MSEC_GLOBAL_INTERRUPT_FRC_b_LN0_TX_SA1_ZERO                               = 5;
MSEC_GLOBAL_INTERRUPT_FRC_b_LN0_TX_SA0_ZERO                               = 4;
MSEC_GLOBAL_INTERRUPT_FRC_b_LN0_TX_SA3_PN_EXHAUST                         = 3;
MSEC_GLOBAL_INTERRUPT_FRC_b_LN0_TX_SA2_PN_EXHAUST                         = 2;
MSEC_GLOBAL_INTERRUPT_FRC_b_LN0_TX_SA1_PN_EXHAUST                         = 1;
MSEC_GLOBAL_INTERRUPT_FRC_b_LN0_TX_SA0_PN_EXHAUST                         = 0;

MSEC_GLOBAL_SCRATCH_WIDTH                                                 = 1;
MSEC_GLOBAL_SCRATCH_ENTRIES                                               = 8;
def MSEC_GLOBAL_SCRATCH(index, qword) :
	return ((0x0040000 * index) + (qword * 8) + 0x0009440 + MSEC_BASE);
def MSEC_GLOBAL_SCRATCH_GET_DEFAULT() :
	return "0x0";

MSEC_GLOBAL_SCRATCH_l_RSV6                                                = 32;
MSEC_GLOBAL_SCRATCH_h_RSV6                                                = 63;
MSEC_GLOBAL_SCRATCH_l_SCRATCHPAD                                          = 0;
MSEC_GLOBAL_SCRATCH_h_SCRATCHPAD                                          = 31;

MSEC_GLOBAL_VERSION_WIDTH                                                 = 1;
MSEC_GLOBAL_VERSION_ENTRIES                                               = 8;
def MSEC_GLOBAL_VERSION(index, qword) :
	return ((0x0040000 * index) + (qword * 8) + 0x0009448 + MSEC_BASE);
def MSEC_GLOBAL_VERSION_GET_DEFAULT() :
	return "0x4";

MSEC_GLOBAL_VERSION_l_RSV7                                                = 8;
MSEC_GLOBAL_VERSION_h_RSV7                                                = 63;
MSEC_GLOBAL_VERSION_l_BITS                                                = 0;
MSEC_GLOBAL_VERSION_h_BITS                                                = 7;

MSEC_GLOBAL_CIPH_ID_WIDTH                                                 = 1;
MSEC_GLOBAL_CIPH_ID_ENTRIES                                               = 8;
def MSEC_GLOBAL_CIPH_ID(index, qword) :
	return ((0x0040000 * index) + (qword * 8) + 0x0009450 + MSEC_BASE);
def MSEC_GLOBAL_CIPH_ID_GET_DEFAULT() :
	return "0x80C20001000001";

MSEC_GLOBAL_CIPH_ID_l_BITS                                                = 0;
MSEC_GLOBAL_CIPH_ID_h_BITS                                                = 63;

MSEC_GLOBAL_SW_RESET_WIDTH                                                = 1;
MSEC_GLOBAL_SW_RESET_ENTRIES                                              = 8;
def MSEC_GLOBAL_SW_RESET(index, qword) :
	return ((0x0040000 * index) + (qword * 8) + 0x0009458 + MSEC_BASE);
def MSEC_GLOBAL_SW_RESET_GET_DEFAULT() :
	return "0x1";

MSEC_GLOBAL_SW_RESET_l_RSV8                                               = 1;
MSEC_GLOBAL_SW_RESET_h_RSV8                                               = 63;
MSEC_GLOBAL_SW_RESET_b_SW_RESET                                           = 0;

MSEC_GLOBAL_BYPASS_WIDTH                                                  = 1;
MSEC_GLOBAL_BYPASS_ENTRIES                                                = 8;
def MSEC_GLOBAL_BYPASS(index, qword) :
	return ((0x0040000 * index) + (qword * 8) + 0x0009460 + MSEC_BASE);
def MSEC_GLOBAL_BYPASS_GET_DEFAULT() :
	return "0x0";

MSEC_GLOBAL_BYPASS_l_RSV9                                                 = 1;
MSEC_GLOBAL_BYPASS_h_RSV9                                                 = 63;
MSEC_GLOBAL_BYPASS_b_BYPASS                                               = 0;

MSEC_GLOBAL_XPN_MODE_WIDTH                                                = 1;
MSEC_GLOBAL_XPN_MODE_ENTRIES                                              = 8;
def MSEC_GLOBAL_XPN_MODE(index, qword) :
	return ((0x0040000 * index) + (qword * 8) + 0x0009468 + MSEC_BASE);
def MSEC_GLOBAL_XPN_MODE_GET_DEFAULT() :
	return "0x0";

MSEC_GLOBAL_XPN_MODE_l_RSV11                                              = 1;
MSEC_GLOBAL_XPN_MODE_h_RSV11                                              = 63;
MSEC_GLOBAL_XPN_MODE_b_XPN_MODE                                           = 0;

MSEC_TX_LANE_SC0_SA0_EN_TRN_WIDTH                                         = 1;
MSEC_TX_LANE_SC0_SA0_EN_TRN_ENTRIES_0                                     = 2;
MSEC_TX_LANE_SC0_SA0_EN_TRN_ENTRIES_1                                     = 8;
def MSEC_TX_LANE_SC0_SA0_EN_TRN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0010000 + MSEC_BASE);
def MSEC_TX_LANE_SC0_SA0_EN_TRN_GET_DEFAULT() :
	return "0x0";

MSEC_TX_LANE_SC0_SA0_EN_TRN_l_RSV26                                       = 1;
MSEC_TX_LANE_SC0_SA0_EN_TRN_h_RSV26                                       = 63;
MSEC_TX_LANE_SC0_SA0_EN_TRN_b_SA_EN_TRN                                   = 0;

MSEC_TX_LANE_SC0_SA0_INUSE_WIDTH                                          = 1;
MSEC_TX_LANE_SC0_SA0_INUSE_ENTRIES_0                                      = 2;
MSEC_TX_LANE_SC0_SA0_INUSE_ENTRIES_1                                      = 8;
def MSEC_TX_LANE_SC0_SA0_INUSE(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0010008 + MSEC_BASE);
def MSEC_TX_LANE_SC0_SA0_INUSE_GET_DEFAULT() :
	return "0x0";

MSEC_TX_LANE_SC0_SA0_INUSE_l_RSV27                                        = 1;
MSEC_TX_LANE_SC0_SA0_INUSE_h_RSV27                                        = 63;
MSEC_TX_LANE_SC0_SA0_INUSE_b_SA_INUSE                                     = 0;

MSEC_TX_LANE_SC0_SA0_CONFID_WIDTH                                         = 1;
MSEC_TX_LANE_SC0_SA0_CONFID_ENTRIES_0                                     = 2;
MSEC_TX_LANE_SC0_SA0_CONFID_ENTRIES_1                                     = 8;
def MSEC_TX_LANE_SC0_SA0_CONFID(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0010010 + MSEC_BASE);
def MSEC_TX_LANE_SC0_SA0_CONFID_GET_DEFAULT() :
	return "0x1";

MSEC_TX_LANE_SC0_SA0_CONFID_l_RSV28                                       = 1;
MSEC_TX_LANE_SC0_SA0_CONFID_h_RSV28                                       = 63;
MSEC_TX_LANE_SC0_SA0_CONFID_b_SA_CONFID                                   = 0;

MSEC_TX_LANE_SC0_SA0_SSCI_WIDTH                                           = 1;
MSEC_TX_LANE_SC0_SA0_SSCI_ENTRIES_0                                       = 2;
MSEC_TX_LANE_SC0_SA0_SSCI_ENTRIES_1                                       = 8;
def MSEC_TX_LANE_SC0_SA0_SSCI(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0010018 + MSEC_BASE);
def MSEC_TX_LANE_SC0_SA0_SSCI_GET_DEFAULT() :
	return "0x0";

MSEC_TX_LANE_SC0_SA0_SSCI_l_RSV29                                         = 32;
MSEC_TX_LANE_SC0_SA0_SSCI_h_RSV29                                         = 63;
MSEC_TX_LANE_SC0_SA0_SSCI_l_BITS                                          = 0;
MSEC_TX_LANE_SC0_SA0_SSCI_h_BITS                                          = 31;

MSEC_TX_LANE_SC0_SA0_STAT_PROT_PCKT_WIDTH                                 = 1;
MSEC_TX_LANE_SC0_SA0_STAT_PROT_PCKT_ENTRIES_0                             = 2;
MSEC_TX_LANE_SC0_SA0_STAT_PROT_PCKT_ENTRIES_1                             = 8;
def MSEC_TX_LANE_SC0_SA0_STAT_PROT_PCKT(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0010020 + MSEC_BASE);
def MSEC_TX_LANE_SC0_SA0_STAT_PROT_PCKT_GET_DEFAULT() :
	return "0x0";

MSEC_TX_LANE_SC0_SA0_STAT_PROT_PCKT_l_RSV31                               = 32;
MSEC_TX_LANE_SC0_SA0_STAT_PROT_PCKT_h_RSV31                               = 63;
MSEC_TX_LANE_SC0_SA0_STAT_PROT_PCKT_l_PROT_PCKT_NUM                       = 0;
MSEC_TX_LANE_SC0_SA0_STAT_PROT_PCKT_h_PROT_PCKT_NUM                       = 31;

MSEC_TX_LANE_SC0_SA0_STAT_ENCR_PCKT_WIDTH                                 = 1;
MSEC_TX_LANE_SC0_SA0_STAT_ENCR_PCKT_ENTRIES_0                             = 2;
MSEC_TX_LANE_SC0_SA0_STAT_ENCR_PCKT_ENTRIES_1                             = 8;
def MSEC_TX_LANE_SC0_SA0_STAT_ENCR_PCKT(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0010028 + MSEC_BASE);
def MSEC_TX_LANE_SC0_SA0_STAT_ENCR_PCKT_GET_DEFAULT() :
	return "0x0";

MSEC_TX_LANE_SC0_SA0_STAT_ENCR_PCKT_l_RSV32                               = 32;
MSEC_TX_LANE_SC0_SA0_STAT_ENCR_PCKT_h_RSV32                               = 63;
MSEC_TX_LANE_SC0_SA0_STAT_ENCR_PCKT_l_ENCR_PCKT_NUM                       = 0;
MSEC_TX_LANE_SC0_SA0_STAT_ENCR_PCKT_h_ENCR_PCKT_NUM                       = 31;

MSEC_TX_LANE_SC0_SA0_KEY_WIDTH                                            = 4;
MSEC_TX_LANE_SC0_SA0_KEY_ENTRIES_0                                        = 2;
MSEC_TX_LANE_SC0_SA0_KEY_ENTRIES_1                                        = 8;
def MSEC_TX_LANE_SC0_SA0_KEY(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0010080 + MSEC_BASE);
def MSEC_TX_LANE_SC0_SA0_KEY_GET_DEFAULT() :
	return "0x0";

MSEC_TX_LANE_SC0_SA0_KEY_l_BITS                                           = 0;
MSEC_TX_LANE_SC0_SA0_KEY_h_BITS                                           = 255;

MSEC_TX_LANE_SC0_SA0_NEXT_PN_WIDTH                                        = 1;
MSEC_TX_LANE_SC0_SA0_NEXT_PN_ENTRIES_0                                    = 2;
MSEC_TX_LANE_SC0_SA0_NEXT_PN_ENTRIES_1                                    = 8;
def MSEC_TX_LANE_SC0_SA0_NEXT_PN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00100A0 + MSEC_BASE);
def MSEC_TX_LANE_SC0_SA0_NEXT_PN_GET_DEFAULT() :
	return "0x1";

MSEC_TX_LANE_SC0_SA0_NEXT_PN_l_NEXT_PN                                    = 0;
MSEC_TX_LANE_SC0_SA0_NEXT_PN_h_NEXT_PN                                    = 63;

MSEC_TX_LANE_SC0_SA0_SALT_WIDTH                                           = 2;
MSEC_TX_LANE_SC0_SA0_SALT_ENTRIES_0                                       = 2;
MSEC_TX_LANE_SC0_SA0_SALT_ENTRIES_1                                       = 8;
def MSEC_TX_LANE_SC0_SA0_SALT(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00100B0 + MSEC_BASE);
def MSEC_TX_LANE_SC0_SA0_SALT_GET_DEFAULT() :
	return "0x0";

MSEC_TX_LANE_SC0_SA0_SALT_l_RSV30                                         = 96;
MSEC_TX_LANE_SC0_SA0_SALT_h_RSV30                                         = 127;
MSEC_TX_LANE_SC0_SA0_SALT_l_BITS                                          = 0;
MSEC_TX_LANE_SC0_SA0_SALT_h_BITS                                          = 95;

MSEC_TX_LANE_SC0_SA1_EN_TRN_WIDTH                                         = 1;
MSEC_TX_LANE_SC0_SA1_EN_TRN_ENTRIES_0                                     = 2;
MSEC_TX_LANE_SC0_SA1_EN_TRN_ENTRIES_1                                     = 8;
def MSEC_TX_LANE_SC0_SA1_EN_TRN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0010100 + MSEC_BASE);
def MSEC_TX_LANE_SC0_SA1_EN_TRN_GET_DEFAULT() :
	return "0x0";

MSEC_TX_LANE_SC0_SA1_EN_TRN_l_RSV26                                       = 1;
MSEC_TX_LANE_SC0_SA1_EN_TRN_h_RSV26                                       = 63;
MSEC_TX_LANE_SC0_SA1_EN_TRN_b_SA_EN_TRN                                   = 0;

MSEC_TX_LANE_SC0_SA1_INUSE_WIDTH                                          = 1;
MSEC_TX_LANE_SC0_SA1_INUSE_ENTRIES_0                                      = 2;
MSEC_TX_LANE_SC0_SA1_INUSE_ENTRIES_1                                      = 8;
def MSEC_TX_LANE_SC0_SA1_INUSE(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0010108 + MSEC_BASE);
def MSEC_TX_LANE_SC0_SA1_INUSE_GET_DEFAULT() :
	return "0x0";

MSEC_TX_LANE_SC0_SA1_INUSE_l_RSV27                                        = 1;
MSEC_TX_LANE_SC0_SA1_INUSE_h_RSV27                                        = 63;
MSEC_TX_LANE_SC0_SA1_INUSE_b_SA_INUSE                                     = 0;

MSEC_TX_LANE_SC0_SA1_CONFID_WIDTH                                         = 1;
MSEC_TX_LANE_SC0_SA1_CONFID_ENTRIES_0                                     = 2;
MSEC_TX_LANE_SC0_SA1_CONFID_ENTRIES_1                                     = 8;
def MSEC_TX_LANE_SC0_SA1_CONFID(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0010110 + MSEC_BASE);
def MSEC_TX_LANE_SC0_SA1_CONFID_GET_DEFAULT() :
	return "0x1";

MSEC_TX_LANE_SC0_SA1_CONFID_l_RSV28                                       = 1;
MSEC_TX_LANE_SC0_SA1_CONFID_h_RSV28                                       = 63;
MSEC_TX_LANE_SC0_SA1_CONFID_b_SA_CONFID                                   = 0;

MSEC_TX_LANE_SC0_SA1_SSCI_WIDTH                                           = 1;
MSEC_TX_LANE_SC0_SA1_SSCI_ENTRIES_0                                       = 2;
MSEC_TX_LANE_SC0_SA1_SSCI_ENTRIES_1                                       = 8;
def MSEC_TX_LANE_SC0_SA1_SSCI(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0010118 + MSEC_BASE);
def MSEC_TX_LANE_SC0_SA1_SSCI_GET_DEFAULT() :
	return "0x0";

MSEC_TX_LANE_SC0_SA1_SSCI_l_RSV29                                         = 32;
MSEC_TX_LANE_SC0_SA1_SSCI_h_RSV29                                         = 63;
MSEC_TX_LANE_SC0_SA1_SSCI_l_BITS                                          = 0;
MSEC_TX_LANE_SC0_SA1_SSCI_h_BITS                                          = 31;

MSEC_TX_LANE_SC0_SA1_STAT_PROT_PCKT_WIDTH                                 = 1;
MSEC_TX_LANE_SC0_SA1_STAT_PROT_PCKT_ENTRIES_0                             = 2;
MSEC_TX_LANE_SC0_SA1_STAT_PROT_PCKT_ENTRIES_1                             = 8;
def MSEC_TX_LANE_SC0_SA1_STAT_PROT_PCKT(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0010120 + MSEC_BASE);
def MSEC_TX_LANE_SC0_SA1_STAT_PROT_PCKT_GET_DEFAULT() :
	return "0x0";

MSEC_TX_LANE_SC0_SA1_STAT_PROT_PCKT_l_RSV31                               = 32;
MSEC_TX_LANE_SC0_SA1_STAT_PROT_PCKT_h_RSV31                               = 63;
MSEC_TX_LANE_SC0_SA1_STAT_PROT_PCKT_l_PROT_PCKT_NUM                       = 0;
MSEC_TX_LANE_SC0_SA1_STAT_PROT_PCKT_h_PROT_PCKT_NUM                       = 31;

MSEC_TX_LANE_SC0_SA1_STAT_ENCR_PCKT_WIDTH                                 = 1;
MSEC_TX_LANE_SC0_SA1_STAT_ENCR_PCKT_ENTRIES_0                             = 2;
MSEC_TX_LANE_SC0_SA1_STAT_ENCR_PCKT_ENTRIES_1                             = 8;
def MSEC_TX_LANE_SC0_SA1_STAT_ENCR_PCKT(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0010128 + MSEC_BASE);
def MSEC_TX_LANE_SC0_SA1_STAT_ENCR_PCKT_GET_DEFAULT() :
	return "0x0";

MSEC_TX_LANE_SC0_SA1_STAT_ENCR_PCKT_l_RSV32                               = 32;
MSEC_TX_LANE_SC0_SA1_STAT_ENCR_PCKT_h_RSV32                               = 63;
MSEC_TX_LANE_SC0_SA1_STAT_ENCR_PCKT_l_ENCR_PCKT_NUM                       = 0;
MSEC_TX_LANE_SC0_SA1_STAT_ENCR_PCKT_h_ENCR_PCKT_NUM                       = 31;

MSEC_TX_LANE_SC0_SA1_KEY_WIDTH                                            = 4;
MSEC_TX_LANE_SC0_SA1_KEY_ENTRIES_0                                        = 2;
MSEC_TX_LANE_SC0_SA1_KEY_ENTRIES_1                                        = 8;
def MSEC_TX_LANE_SC0_SA1_KEY(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0010180 + MSEC_BASE);
def MSEC_TX_LANE_SC0_SA1_KEY_GET_DEFAULT() :
	return "0x0";

MSEC_TX_LANE_SC0_SA1_KEY_l_BITS                                           = 0;
MSEC_TX_LANE_SC0_SA1_KEY_h_BITS                                           = 255;

MSEC_TX_LANE_SC0_SA1_NEXT_PN_WIDTH                                        = 1;
MSEC_TX_LANE_SC0_SA1_NEXT_PN_ENTRIES_0                                    = 2;
MSEC_TX_LANE_SC0_SA1_NEXT_PN_ENTRIES_1                                    = 8;
def MSEC_TX_LANE_SC0_SA1_NEXT_PN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00101A0 + MSEC_BASE);
def MSEC_TX_LANE_SC0_SA1_NEXT_PN_GET_DEFAULT() :
	return "0x1";

MSEC_TX_LANE_SC0_SA1_NEXT_PN_l_NEXT_PN                                    = 0;
MSEC_TX_LANE_SC0_SA1_NEXT_PN_h_NEXT_PN                                    = 63;

MSEC_TX_LANE_SC0_SA1_SALT_WIDTH                                           = 2;
MSEC_TX_LANE_SC0_SA1_SALT_ENTRIES_0                                       = 2;
MSEC_TX_LANE_SC0_SA1_SALT_ENTRIES_1                                       = 8;
def MSEC_TX_LANE_SC0_SA1_SALT(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00101B0 + MSEC_BASE);
def MSEC_TX_LANE_SC0_SA1_SALT_GET_DEFAULT() :
	return "0x0";

MSEC_TX_LANE_SC0_SA1_SALT_l_RSV30                                         = 96;
MSEC_TX_LANE_SC0_SA1_SALT_h_RSV30                                         = 127;
MSEC_TX_LANE_SC0_SA1_SALT_l_BITS                                          = 0;
MSEC_TX_LANE_SC0_SA1_SALT_h_BITS                                          = 95;

MSEC_TX_LANE_SC0_SA2_EN_TRN_WIDTH                                         = 1;
MSEC_TX_LANE_SC0_SA2_EN_TRN_ENTRIES_0                                     = 2;
MSEC_TX_LANE_SC0_SA2_EN_TRN_ENTRIES_1                                     = 8;
def MSEC_TX_LANE_SC0_SA2_EN_TRN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0010200 + MSEC_BASE);
def MSEC_TX_LANE_SC0_SA2_EN_TRN_GET_DEFAULT() :
	return "0x0";

MSEC_TX_LANE_SC0_SA2_EN_TRN_l_RSV26                                       = 1;
MSEC_TX_LANE_SC0_SA2_EN_TRN_h_RSV26                                       = 63;
MSEC_TX_LANE_SC0_SA2_EN_TRN_b_SA_EN_TRN                                   = 0;

MSEC_TX_LANE_SC0_SA2_INUSE_WIDTH                                          = 1;
MSEC_TX_LANE_SC0_SA2_INUSE_ENTRIES_0                                      = 2;
MSEC_TX_LANE_SC0_SA2_INUSE_ENTRIES_1                                      = 8;
def MSEC_TX_LANE_SC0_SA2_INUSE(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0010208 + MSEC_BASE);
def MSEC_TX_LANE_SC0_SA2_INUSE_GET_DEFAULT() :
	return "0x0";

MSEC_TX_LANE_SC0_SA2_INUSE_l_RSV27                                        = 1;
MSEC_TX_LANE_SC0_SA2_INUSE_h_RSV27                                        = 63;
MSEC_TX_LANE_SC0_SA2_INUSE_b_SA_INUSE                                     = 0;

MSEC_TX_LANE_SC0_SA2_CONFID_WIDTH                                         = 1;
MSEC_TX_LANE_SC0_SA2_CONFID_ENTRIES_0                                     = 2;
MSEC_TX_LANE_SC0_SA2_CONFID_ENTRIES_1                                     = 8;
def MSEC_TX_LANE_SC0_SA2_CONFID(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0010210 + MSEC_BASE);
def MSEC_TX_LANE_SC0_SA2_CONFID_GET_DEFAULT() :
	return "0x1";

MSEC_TX_LANE_SC0_SA2_CONFID_l_RSV28                                       = 1;
MSEC_TX_LANE_SC0_SA2_CONFID_h_RSV28                                       = 63;
MSEC_TX_LANE_SC0_SA2_CONFID_b_SA_CONFID                                   = 0;

MSEC_TX_LANE_SC0_SA2_SSCI_WIDTH                                           = 1;
MSEC_TX_LANE_SC0_SA2_SSCI_ENTRIES_0                                       = 2;
MSEC_TX_LANE_SC0_SA2_SSCI_ENTRIES_1                                       = 8;
def MSEC_TX_LANE_SC0_SA2_SSCI(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0010218 + MSEC_BASE);
def MSEC_TX_LANE_SC0_SA2_SSCI_GET_DEFAULT() :
	return "0x0";

MSEC_TX_LANE_SC0_SA2_SSCI_l_RSV29                                         = 32;
MSEC_TX_LANE_SC0_SA2_SSCI_h_RSV29                                         = 63;
MSEC_TX_LANE_SC0_SA2_SSCI_l_BITS                                          = 0;
MSEC_TX_LANE_SC0_SA2_SSCI_h_BITS                                          = 31;

MSEC_TX_LANE_SC0_SA2_STAT_PROT_PCKT_WIDTH                                 = 1;
MSEC_TX_LANE_SC0_SA2_STAT_PROT_PCKT_ENTRIES_0                             = 2;
MSEC_TX_LANE_SC0_SA2_STAT_PROT_PCKT_ENTRIES_1                             = 8;
def MSEC_TX_LANE_SC0_SA2_STAT_PROT_PCKT(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0010220 + MSEC_BASE);
def MSEC_TX_LANE_SC0_SA2_STAT_PROT_PCKT_GET_DEFAULT() :
	return "0x0";

MSEC_TX_LANE_SC0_SA2_STAT_PROT_PCKT_l_RSV31                               = 32;
MSEC_TX_LANE_SC0_SA2_STAT_PROT_PCKT_h_RSV31                               = 63;
MSEC_TX_LANE_SC0_SA2_STAT_PROT_PCKT_l_PROT_PCKT_NUM                       = 0;
MSEC_TX_LANE_SC0_SA2_STAT_PROT_PCKT_h_PROT_PCKT_NUM                       = 31;

MSEC_TX_LANE_SC0_SA2_STAT_ENCR_PCKT_WIDTH                                 = 1;
MSEC_TX_LANE_SC0_SA2_STAT_ENCR_PCKT_ENTRIES_0                             = 2;
MSEC_TX_LANE_SC0_SA2_STAT_ENCR_PCKT_ENTRIES_1                             = 8;
def MSEC_TX_LANE_SC0_SA2_STAT_ENCR_PCKT(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0010228 + MSEC_BASE);
def MSEC_TX_LANE_SC0_SA2_STAT_ENCR_PCKT_GET_DEFAULT() :
	return "0x0";

MSEC_TX_LANE_SC0_SA2_STAT_ENCR_PCKT_l_RSV32                               = 32;
MSEC_TX_LANE_SC0_SA2_STAT_ENCR_PCKT_h_RSV32                               = 63;
MSEC_TX_LANE_SC0_SA2_STAT_ENCR_PCKT_l_ENCR_PCKT_NUM                       = 0;
MSEC_TX_LANE_SC0_SA2_STAT_ENCR_PCKT_h_ENCR_PCKT_NUM                       = 31;

MSEC_TX_LANE_SC0_SA2_KEY_WIDTH                                            = 4;
MSEC_TX_LANE_SC0_SA2_KEY_ENTRIES_0                                        = 2;
MSEC_TX_LANE_SC0_SA2_KEY_ENTRIES_1                                        = 8;
def MSEC_TX_LANE_SC0_SA2_KEY(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0010280 + MSEC_BASE);
def MSEC_TX_LANE_SC0_SA2_KEY_GET_DEFAULT() :
	return "0x0";

MSEC_TX_LANE_SC0_SA2_KEY_l_BITS                                           = 0;
MSEC_TX_LANE_SC0_SA2_KEY_h_BITS                                           = 255;

MSEC_TX_LANE_SC0_SA2_NEXT_PN_WIDTH                                        = 1;
MSEC_TX_LANE_SC0_SA2_NEXT_PN_ENTRIES_0                                    = 2;
MSEC_TX_LANE_SC0_SA2_NEXT_PN_ENTRIES_1                                    = 8;
def MSEC_TX_LANE_SC0_SA2_NEXT_PN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00102A0 + MSEC_BASE);
def MSEC_TX_LANE_SC0_SA2_NEXT_PN_GET_DEFAULT() :
	return "0x1";

MSEC_TX_LANE_SC0_SA2_NEXT_PN_l_NEXT_PN                                    = 0;
MSEC_TX_LANE_SC0_SA2_NEXT_PN_h_NEXT_PN                                    = 63;

MSEC_TX_LANE_SC0_SA2_SALT_WIDTH                                           = 2;
MSEC_TX_LANE_SC0_SA2_SALT_ENTRIES_0                                       = 2;
MSEC_TX_LANE_SC0_SA2_SALT_ENTRIES_1                                       = 8;
def MSEC_TX_LANE_SC0_SA2_SALT(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00102B0 + MSEC_BASE);
def MSEC_TX_LANE_SC0_SA2_SALT_GET_DEFAULT() :
	return "0x0";

MSEC_TX_LANE_SC0_SA2_SALT_l_RSV30                                         = 96;
MSEC_TX_LANE_SC0_SA2_SALT_h_RSV30                                         = 127;
MSEC_TX_LANE_SC0_SA2_SALT_l_BITS                                          = 0;
MSEC_TX_LANE_SC0_SA2_SALT_h_BITS                                          = 95;

MSEC_TX_LANE_SC0_SA3_EN_TRN_WIDTH                                         = 1;
MSEC_TX_LANE_SC0_SA3_EN_TRN_ENTRIES_0                                     = 2;
MSEC_TX_LANE_SC0_SA3_EN_TRN_ENTRIES_1                                     = 8;
def MSEC_TX_LANE_SC0_SA3_EN_TRN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0010300 + MSEC_BASE);
def MSEC_TX_LANE_SC0_SA3_EN_TRN_GET_DEFAULT() :
	return "0x0";

MSEC_TX_LANE_SC0_SA3_EN_TRN_l_RSV26                                       = 1;
MSEC_TX_LANE_SC0_SA3_EN_TRN_h_RSV26                                       = 63;
MSEC_TX_LANE_SC0_SA3_EN_TRN_b_SA_EN_TRN                                   = 0;

MSEC_TX_LANE_SC0_SA3_INUSE_WIDTH                                          = 1;
MSEC_TX_LANE_SC0_SA3_INUSE_ENTRIES_0                                      = 2;
MSEC_TX_LANE_SC0_SA3_INUSE_ENTRIES_1                                      = 8;
def MSEC_TX_LANE_SC0_SA3_INUSE(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0010308 + MSEC_BASE);
def MSEC_TX_LANE_SC0_SA3_INUSE_GET_DEFAULT() :
	return "0x0";

MSEC_TX_LANE_SC0_SA3_INUSE_l_RSV27                                        = 1;
MSEC_TX_LANE_SC0_SA3_INUSE_h_RSV27                                        = 63;
MSEC_TX_LANE_SC0_SA3_INUSE_b_SA_INUSE                                     = 0;

MSEC_TX_LANE_SC0_SA3_CONFID_WIDTH                                         = 1;
MSEC_TX_LANE_SC0_SA3_CONFID_ENTRIES_0                                     = 2;
MSEC_TX_LANE_SC0_SA3_CONFID_ENTRIES_1                                     = 8;
def MSEC_TX_LANE_SC0_SA3_CONFID(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0010310 + MSEC_BASE);
def MSEC_TX_LANE_SC0_SA3_CONFID_GET_DEFAULT() :
	return "0x1";

MSEC_TX_LANE_SC0_SA3_CONFID_l_RSV28                                       = 1;
MSEC_TX_LANE_SC0_SA3_CONFID_h_RSV28                                       = 63;
MSEC_TX_LANE_SC0_SA3_CONFID_b_SA_CONFID                                   = 0;

MSEC_TX_LANE_SC0_SA3_SSCI_WIDTH                                           = 1;
MSEC_TX_LANE_SC0_SA3_SSCI_ENTRIES_0                                       = 2;
MSEC_TX_LANE_SC0_SA3_SSCI_ENTRIES_1                                       = 8;
def MSEC_TX_LANE_SC0_SA3_SSCI(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0010318 + MSEC_BASE);
def MSEC_TX_LANE_SC0_SA3_SSCI_GET_DEFAULT() :
	return "0x0";

MSEC_TX_LANE_SC0_SA3_SSCI_l_RSV29                                         = 32;
MSEC_TX_LANE_SC0_SA3_SSCI_h_RSV29                                         = 63;
MSEC_TX_LANE_SC0_SA3_SSCI_l_BITS                                          = 0;
MSEC_TX_LANE_SC0_SA3_SSCI_h_BITS                                          = 31;

MSEC_TX_LANE_SC0_SA3_STAT_PROT_PCKT_WIDTH                                 = 1;
MSEC_TX_LANE_SC0_SA3_STAT_PROT_PCKT_ENTRIES_0                             = 2;
MSEC_TX_LANE_SC0_SA3_STAT_PROT_PCKT_ENTRIES_1                             = 8;
def MSEC_TX_LANE_SC0_SA3_STAT_PROT_PCKT(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0010320 + MSEC_BASE);
def MSEC_TX_LANE_SC0_SA3_STAT_PROT_PCKT_GET_DEFAULT() :
	return "0x0";

MSEC_TX_LANE_SC0_SA3_STAT_PROT_PCKT_l_RSV31                               = 32;
MSEC_TX_LANE_SC0_SA3_STAT_PROT_PCKT_h_RSV31                               = 63;
MSEC_TX_LANE_SC0_SA3_STAT_PROT_PCKT_l_PROT_PCKT_NUM                       = 0;
MSEC_TX_LANE_SC0_SA3_STAT_PROT_PCKT_h_PROT_PCKT_NUM                       = 31;

MSEC_TX_LANE_SC0_SA3_STAT_ENCR_PCKT_WIDTH                                 = 1;
MSEC_TX_LANE_SC0_SA3_STAT_ENCR_PCKT_ENTRIES_0                             = 2;
MSEC_TX_LANE_SC0_SA3_STAT_ENCR_PCKT_ENTRIES_1                             = 8;
def MSEC_TX_LANE_SC0_SA3_STAT_ENCR_PCKT(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0010328 + MSEC_BASE);
def MSEC_TX_LANE_SC0_SA3_STAT_ENCR_PCKT_GET_DEFAULT() :
	return "0x0";

MSEC_TX_LANE_SC0_SA3_STAT_ENCR_PCKT_l_RSV32                               = 32;
MSEC_TX_LANE_SC0_SA3_STAT_ENCR_PCKT_h_RSV32                               = 63;
MSEC_TX_LANE_SC0_SA3_STAT_ENCR_PCKT_l_ENCR_PCKT_NUM                       = 0;
MSEC_TX_LANE_SC0_SA3_STAT_ENCR_PCKT_h_ENCR_PCKT_NUM                       = 31;

MSEC_TX_LANE_SC0_SA3_KEY_WIDTH                                            = 4;
MSEC_TX_LANE_SC0_SA3_KEY_ENTRIES_0                                        = 2;
MSEC_TX_LANE_SC0_SA3_KEY_ENTRIES_1                                        = 8;
def MSEC_TX_LANE_SC0_SA3_KEY(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0010380 + MSEC_BASE);
def MSEC_TX_LANE_SC0_SA3_KEY_GET_DEFAULT() :
	return "0x0";

MSEC_TX_LANE_SC0_SA3_KEY_l_BITS                                           = 0;
MSEC_TX_LANE_SC0_SA3_KEY_h_BITS                                           = 255;

MSEC_TX_LANE_SC0_SA3_NEXT_PN_WIDTH                                        = 1;
MSEC_TX_LANE_SC0_SA3_NEXT_PN_ENTRIES_0                                    = 2;
MSEC_TX_LANE_SC0_SA3_NEXT_PN_ENTRIES_1                                    = 8;
def MSEC_TX_LANE_SC0_SA3_NEXT_PN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00103A0 + MSEC_BASE);
def MSEC_TX_LANE_SC0_SA3_NEXT_PN_GET_DEFAULT() :
	return "0x1";

MSEC_TX_LANE_SC0_SA3_NEXT_PN_l_NEXT_PN                                    = 0;
MSEC_TX_LANE_SC0_SA3_NEXT_PN_h_NEXT_PN                                    = 63;

MSEC_TX_LANE_SC0_SA3_SALT_WIDTH                                           = 2;
MSEC_TX_LANE_SC0_SA3_SALT_ENTRIES_0                                       = 2;
MSEC_TX_LANE_SC0_SA3_SALT_ENTRIES_1                                       = 8;
def MSEC_TX_LANE_SC0_SA3_SALT(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00103B0 + MSEC_BASE);
def MSEC_TX_LANE_SC0_SA3_SALT_GET_DEFAULT() :
	return "0x0";

MSEC_TX_LANE_SC0_SA3_SALT_l_RSV30                                         = 96;
MSEC_TX_LANE_SC0_SA3_SALT_h_RSV30                                         = 127;
MSEC_TX_LANE_SC0_SA3_SALT_l_BITS                                          = 0;
MSEC_TX_LANE_SC0_SA3_SALT_h_BITS                                          = 95;

MSEC_TX_LANE_SC0_TRANSMIT_WIDTH                                           = 1;
MSEC_TX_LANE_SC0_TRANSMIT_ENTRIES_0                                       = 2;
MSEC_TX_LANE_SC0_TRANSMIT_ENTRIES_1                                       = 8;
def MSEC_TX_LANE_SC0_TRANSMIT(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0010400 + MSEC_BASE);
def MSEC_TX_LANE_SC0_TRANSMIT_GET_DEFAULT() :
	return "0x0";

MSEC_TX_LANE_SC0_TRANSMIT_l_RSV23                                         = 1;
MSEC_TX_LANE_SC0_TRANSMIT_h_RSV23                                         = 63;
MSEC_TX_LANE_SC0_TRANSMIT_b_TRANSMITTING                                  = 0;

MSEC_TX_LANE_SC0_ENCOD_SA_WIDTH                                           = 1;
MSEC_TX_LANE_SC0_ENCOD_SA_ENTRIES_0                                       = 2;
MSEC_TX_LANE_SC0_ENCOD_SA_ENTRIES_1                                       = 8;
def MSEC_TX_LANE_SC0_ENCOD_SA(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0010408 + MSEC_BASE);
def MSEC_TX_LANE_SC0_ENCOD_SA_GET_DEFAULT() :
	return "0x0";

MSEC_TX_LANE_SC0_ENCOD_SA_l_RSV24                                         = 2;
MSEC_TX_LANE_SC0_ENCOD_SA_h_RSV24                                         = 63;
MSEC_TX_LANE_SC0_ENCOD_SA_l_BITS                                          = 0;
MSEC_TX_LANE_SC0_ENCOD_SA_h_BITS                                          = 1;

MSEC_TX_LANE_SC0_ENCIPH_SA_WIDTH                                          = 1;
MSEC_TX_LANE_SC0_ENCIPH_SA_ENTRIES_0                                      = 2;
MSEC_TX_LANE_SC0_ENCIPH_SA_ENTRIES_1                                      = 8;
def MSEC_TX_LANE_SC0_ENCIPH_SA(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0010410 + MSEC_BASE);
def MSEC_TX_LANE_SC0_ENCIPH_SA_GET_DEFAULT() :
	return "0x0";

MSEC_TX_LANE_SC0_ENCIPH_SA_l_RSV25                                        = 2;
MSEC_TX_LANE_SC0_ENCIPH_SA_h_RSV25                                        = 63;
MSEC_TX_LANE_SC0_ENCIPH_SA_l_BITS                                         = 0;
MSEC_TX_LANE_SC0_ENCIPH_SA_h_BITS                                         = 1;

MSEC_TX_LANE_SC0_SCI_WIDTH                                                = 1;
MSEC_TX_LANE_SC0_SCI_ENTRIES_0                                            = 2;
MSEC_TX_LANE_SC0_SCI_ENTRIES_1                                            = 8;
def MSEC_TX_LANE_SC0_SCI(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0010480 + MSEC_BASE);
def MSEC_TX_LANE_SC0_SCI_GET_DEFAULT() :
	return "0x0";

MSEC_TX_LANE_SC0_SCI_l_BITS                                               = 0;
MSEC_TX_LANE_SC0_SCI_h_BITS                                               = 63;

MSEC_TX_LANE_SC0_STAT_PROT_PCKT_WIDTH                                     = 1;
MSEC_TX_LANE_SC0_STAT_PROT_PCKT_ENTRIES_0                                 = 2;
MSEC_TX_LANE_SC0_STAT_PROT_PCKT_ENTRIES_1                                 = 8;
def MSEC_TX_LANE_SC0_STAT_PROT_PCKT(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0010490 + MSEC_BASE);
def MSEC_TX_LANE_SC0_STAT_PROT_PCKT_GET_DEFAULT() :
	return "0x0";

MSEC_TX_LANE_SC0_STAT_PROT_PCKT_l_BITS                                    = 0;
MSEC_TX_LANE_SC0_STAT_PROT_PCKT_h_BITS                                    = 63;

MSEC_TX_LANE_SC0_STAT_ENCR_PCKT_WIDTH                                     = 1;
MSEC_TX_LANE_SC0_STAT_ENCR_PCKT_ENTRIES_0                                 = 2;
MSEC_TX_LANE_SC0_STAT_ENCR_PCKT_ENTRIES_1                                 = 8;
def MSEC_TX_LANE_SC0_STAT_ENCR_PCKT(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0010498 + MSEC_BASE);
def MSEC_TX_LANE_SC0_STAT_ENCR_PCKT_GET_DEFAULT() :
	return "0x0";

MSEC_TX_LANE_SC0_STAT_ENCR_PCKT_l_BITS                                    = 0;
MSEC_TX_LANE_SC0_STAT_ENCR_PCKT_h_BITS                                    = 63;

MSEC_TX_LANE_SC0_STAT_PROT_BYTE_WIDTH                                     = 1;
MSEC_TX_LANE_SC0_STAT_PROT_BYTE_ENTRIES_0                                 = 2;
MSEC_TX_LANE_SC0_STAT_PROT_BYTE_ENTRIES_1                                 = 8;
def MSEC_TX_LANE_SC0_STAT_PROT_BYTE(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00104A0 + MSEC_BASE);
def MSEC_TX_LANE_SC0_STAT_PROT_BYTE_GET_DEFAULT() :
	return "0x0";

MSEC_TX_LANE_SC0_STAT_PROT_BYTE_l_BITS                                    = 0;
MSEC_TX_LANE_SC0_STAT_PROT_BYTE_h_BITS                                    = 63;

MSEC_TX_LANE_SC0_STAT_ENCR_BYTE_WIDTH                                     = 1;
MSEC_TX_LANE_SC0_STAT_ENCR_BYTE_ENTRIES_0                                 = 2;
MSEC_TX_LANE_SC0_STAT_ENCR_BYTE_ENTRIES_1                                 = 8;
def MSEC_TX_LANE_SC0_STAT_ENCR_BYTE(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00104A8 + MSEC_BASE);
def MSEC_TX_LANE_SC0_STAT_ENCR_BYTE_GET_DEFAULT() :
	return "0x0";

MSEC_TX_LANE_SC0_STAT_ENCR_BYTE_l_BITS                                    = 0;
MSEC_TX_LANE_SC0_STAT_ENCR_BYTE_h_BITS                                    = 63;

MSEC_TX_LANE_RLY_SHORT_WIDTH                                              = 1;
MSEC_TX_LANE_RLY_SHORT_ENTRIES_0                                          = 2;
MSEC_TX_LANE_RLY_SHORT_ENTRIES_1                                          = 8;
def MSEC_TX_LANE_RLY_SHORT(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0011410 + MSEC_BASE);
def MSEC_TX_LANE_RLY_SHORT_GET_DEFAULT() :
	return "0x0";

MSEC_TX_LANE_RLY_SHORT_l_BITS                                             = 0;
MSEC_TX_LANE_RLY_SHORT_h_BITS                                             = 63;

MSEC_TX_LANE_DROPPED_WIDTH                                                = 1;
MSEC_TX_LANE_DROPPED_ENTRIES_0                                            = 2;
MSEC_TX_LANE_DROPPED_ENTRIES_1                                            = 8;
def MSEC_TX_LANE_DROPPED(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00114C0 + MSEC_BASE);
def MSEC_TX_LANE_DROPPED_GET_DEFAULT() :
	return "0x0";

MSEC_TX_LANE_DROPPED_l_PTI_TX_DROPPED                                     = 0;
MSEC_TX_LANE_DROPPED_h_PTI_TX_DROPPED                                     = 63;

MSEC_TX_LANE_DISCARDED_WIDTH                                              = 1;
MSEC_TX_LANE_DISCARDED_ENTRIES_0                                          = 2;
MSEC_TX_LANE_DISCARDED_ENTRIES_1                                          = 8;
def MSEC_TX_LANE_DISCARDED(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00114C8 + MSEC_BASE);
def MSEC_TX_LANE_DISCARDED_GET_DEFAULT() :
	return "0x0";

MSEC_TX_LANE_DISCARDED_l_PTI_TX_DISCARDED                                 = 0;
MSEC_TX_LANE_DISCARDED_h_PTI_TX_DISCARDED                                 = 63;

MSEC_TX_LANE_UNCONTROLLED_WIDTH                                           = 1;
MSEC_TX_LANE_UNCONTROLLED_ENTRIES_0                                       = 2;
MSEC_TX_LANE_UNCONTROLLED_ENTRIES_1                                       = 8;
def MSEC_TX_LANE_UNCONTROLLED(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00114D0 + MSEC_BASE);
def MSEC_TX_LANE_UNCONTROLLED_GET_DEFAULT() :
	return "0x0";

MSEC_TX_LANE_UNCONTROLLED_l_BITS                                          = 0;
MSEC_TX_LANE_UNCONTROLLED_h_BITS                                          = 63;

MSEC_TX_CNTRL_WIDTH                                                       = 1;
MSEC_TX_CNTRL_ENTRIES                                                     = 8;
def MSEC_TX_CNTRL(index, qword) :
	return ((0x0040000 * index) + (qword * 8) + 0x0019400 + MSEC_BASE);
def MSEC_TX_CNTRL_GET_DEFAULT() :
	return "0x0";

MSEC_TX_CNTRL_l_RSV19                                                     = 16;
MSEC_TX_CNTRL_h_RSV19                                                     = 63;
MSEC_TX_CNTRL_l_RESERVED                                                  = 4;
MSEC_TX_CNTRL_h_RESERVED                                                  = 15;
MSEC_TX_CNTRL_b_USESCB                                                    = 3;
MSEC_TX_CNTRL_b_USEES                                                     = 2;
MSEC_TX_CNTRL_b_ALWAYSINCLUDESCI                                          = 1;
MSEC_TX_CNTRL_b_PROTECTFRAMES                                             = 0;

MSEC_TX_MAX_PCKT_BYTES_WIDTH                                              = 1;
MSEC_TX_MAX_PCKT_BYTES_ENTRIES                                            = 8;
def MSEC_TX_MAX_PCKT_BYTES(index, qword) :
	return ((0x0040000 * index) + (qword * 8) + 0x0019408 + MSEC_BASE);
def MSEC_TX_MAX_PCKT_BYTES_GET_DEFAULT() :
	return "0x4000";

MSEC_TX_MAX_PCKT_BYTES_l_RSV20                                            = 16;
MSEC_TX_MAX_PCKT_BYTES_h_RSV20                                            = 63;
MSEC_TX_MAX_PCKT_BYTES_l_MAX_BYTES                                        = 0;
MSEC_TX_MAX_PCKT_BYTES_h_MAX_BYTES                                        = 15;

MSEC_TX_ADD_FCS_WIDTH                                                     = 1;
MSEC_TX_ADD_FCS_ENTRIES                                                   = 8;
def MSEC_TX_ADD_FCS(index, qword) :
	return ((0x0040000 * index) + (qword * 8) + 0x0019410 + MSEC_BASE);
def MSEC_TX_ADD_FCS_GET_DEFAULT() :
	return "0x0";

MSEC_TX_ADD_FCS_l_RSV21                                                   = 1;
MSEC_TX_ADD_FCS_h_RSV21                                                   = 63;
MSEC_TX_ADD_FCS_b_BITS                                                    = 0;

MSEC_TX_JIT_WM_WIDTH                                                      = 1;
MSEC_TX_JIT_WM_ENTRIES                                                    = 8;
def MSEC_TX_JIT_WM(index, qword) :
	return ((0x0040000 * index) + (qword * 8) + 0x0019418 + MSEC_BASE);
def MSEC_TX_JIT_WM_GET_DEFAULT() :
	return "0x1";

MSEC_TX_JIT_WM_l_RSV22                                                    = 3;
MSEC_TX_JIT_WM_h_RSV22                                                    = 63;
MSEC_TX_JIT_WM_l_BITS                                                     = 0;
MSEC_TX_JIT_WM_h_BITS                                                     = 2;

MSEC_TX_PN_LIMIT_WIDTH                                                    = 1;
MSEC_TX_PN_LIMIT_ENTRIES                                                  = 8;
def MSEC_TX_PN_LIMIT(index, qword) :
	return ((0x0040000 * index) + (qword * 8) + 0x0019480 + MSEC_BASE);
def MSEC_TX_PN_LIMIT_GET_DEFAULT() :
	return "0xC0000000";

MSEC_TX_PN_LIMIT_l_PN_LIMIT                                               = 0;
MSEC_TX_PN_LIMIT_h_PN_LIMIT                                               = 63;

MSEC_TX_DBG_WIDTH                                                         = 2;
MSEC_TX_DBG_ENTRIES                                                       = 8;
def MSEC_TX_DBG(index, qword) :
	return ((0x0040000 * index) + (qword * 8) + 0x0019490 + MSEC_BASE);
def MSEC_TX_DBG_GET_DEFAULT() :
	return "0x10000000000";

MSEC_TX_DBG_l_BITS                                                        = 0;
MSEC_TX_DBG_h_BITS                                                        = 127;

MSEC_TX_DBG_PTI_WIDTH                                                     = 1;
MSEC_TX_DBG_PTI_ENTRIES                                                   = 8;
def MSEC_TX_DBG_PTI(index, qword) :
	return ((0x0040000 * index) + (qword * 8) + 0x00194C0 + MSEC_BASE);
def MSEC_TX_DBG_PTI_GET_DEFAULT() :
	return "0x70000007";

MSEC_TX_DBG_PTI_l_BITS                                                    = 0;
MSEC_TX_DBG_PTI_h_BITS                                                    = 63;

MSEC_RX_LANE_SC0_SA0_EN_RCV_WIDTH                                         = 1;
MSEC_RX_LANE_SC0_SA0_EN_RCV_ENTRIES_0                                     = 2;
MSEC_RX_LANE_SC0_SA0_EN_RCV_ENTRIES_1                                     = 8;
def MSEC_RX_LANE_SC0_SA0_EN_RCV(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020000 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA0_EN_RCV_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_SA0_EN_RCV_l_RSV39                                       = 1;
MSEC_RX_LANE_SC0_SA0_EN_RCV_h_RSV39                                       = 63;
MSEC_RX_LANE_SC0_SA0_EN_RCV_b_ENABLERECEIVE                               = 0;

MSEC_RX_LANE_SC0_SA0_INUSE_WIDTH                                          = 1;
MSEC_RX_LANE_SC0_SA0_INUSE_ENTRIES_0                                      = 2;
MSEC_RX_LANE_SC0_SA0_INUSE_ENTRIES_1                                      = 8;
def MSEC_RX_LANE_SC0_SA0_INUSE(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020008 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA0_INUSE_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_SA0_INUSE_l_RSV40                                        = 1;
MSEC_RX_LANE_SC0_SA0_INUSE_h_RSV40                                        = 63;
MSEC_RX_LANE_SC0_SA0_INUSE_b_INUSE                                        = 0;

MSEC_RX_LANE_SC0_SA0_SSCI_WIDTH                                           = 1;
MSEC_RX_LANE_SC0_SA0_SSCI_ENTRIES_0                                       = 2;
MSEC_RX_LANE_SC0_SA0_SSCI_ENTRIES_1                                       = 8;
def MSEC_RX_LANE_SC0_SA0_SSCI(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020010 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA0_SSCI_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_SA0_SSCI_l_RSV41                                         = 32;
MSEC_RX_LANE_SC0_SA0_SSCI_h_RSV41                                         = 63;
MSEC_RX_LANE_SC0_SA0_SSCI_l_BITS                                          = 0;
MSEC_RX_LANE_SC0_SA0_SSCI_h_BITS                                          = 31;

MSEC_RX_LANE_SC0_SA0_STAT_UNUSED_SA_WIDTH                                 = 1;
MSEC_RX_LANE_SC0_SA0_STAT_UNUSED_SA_ENTRIES_0                             = 2;
MSEC_RX_LANE_SC0_SA0_STAT_UNUSED_SA_ENTRIES_1                             = 8;
def MSEC_RX_LANE_SC0_SA0_STAT_UNUSED_SA(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020030 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA0_STAT_UNUSED_SA_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_SA0_STAT_UNUSED_SA_l_RSV43                               = 32;
MSEC_RX_LANE_SC0_SA0_STAT_UNUSED_SA_h_RSV43                               = 63;
MSEC_RX_LANE_SC0_SA0_STAT_UNUSED_SA_l_INPKTSUNUSEDSA                      = 0;
MSEC_RX_LANE_SC0_SA0_STAT_UNUSED_SA_h_INPKTSUNUSEDSA                      = 31;

MSEC_RX_LANE_SC0_SA0_STAT_NO_USING_SA_WIDTH                               = 1;
MSEC_RX_LANE_SC0_SA0_STAT_NO_USING_SA_ENTRIES_0                           = 2;
MSEC_RX_LANE_SC0_SA0_STAT_NO_USING_SA_ENTRIES_1                           = 8;
def MSEC_RX_LANE_SC0_SA0_STAT_NO_USING_SA(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020038 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA0_STAT_NO_USING_SA_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_SA0_STAT_NO_USING_SA_l_RSV44                             = 32;
MSEC_RX_LANE_SC0_SA0_STAT_NO_USING_SA_h_RSV44                             = 63;
MSEC_RX_LANE_SC0_SA0_STAT_NO_USING_SA_l_INPKTSNOTUSINGSA                  = 0;
MSEC_RX_LANE_SC0_SA0_STAT_NO_USING_SA_h_INPKTSNOTUSINGSA                  = 31;

MSEC_RX_LANE_SC0_SA0_STAT_NOT_VLD_WIDTH                                   = 1;
MSEC_RX_LANE_SC0_SA0_STAT_NOT_VLD_ENTRIES_0                               = 2;
MSEC_RX_LANE_SC0_SA0_STAT_NOT_VLD_ENTRIES_1                               = 8;
def MSEC_RX_LANE_SC0_SA0_STAT_NOT_VLD(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020040 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA0_STAT_NOT_VLD_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_SA0_STAT_NOT_VLD_l_RSV45                                 = 32;
MSEC_RX_LANE_SC0_SA0_STAT_NOT_VLD_h_RSV45                                 = 63;
MSEC_RX_LANE_SC0_SA0_STAT_NOT_VLD_l_INPKTSNOTVALID                        = 0;
MSEC_RX_LANE_SC0_SA0_STAT_NOT_VLD_h_INPKTSNOTVALID                        = 31;

MSEC_RX_LANE_SC0_SA0_STAT_INVLD_WIDTH                                     = 1;
MSEC_RX_LANE_SC0_SA0_STAT_INVLD_ENTRIES_0                                 = 2;
MSEC_RX_LANE_SC0_SA0_STAT_INVLD_ENTRIES_1                                 = 8;
def MSEC_RX_LANE_SC0_SA0_STAT_INVLD(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020048 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA0_STAT_INVLD_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_SA0_STAT_INVLD_l_RSV46                                   = 32;
MSEC_RX_LANE_SC0_SA0_STAT_INVLD_h_RSV46                                   = 63;
MSEC_RX_LANE_SC0_SA0_STAT_INVLD_l_INPKTSINVALID                           = 0;
MSEC_RX_LANE_SC0_SA0_STAT_INVLD_h_INPKTSINVALID                           = 31;

MSEC_RX_LANE_SC0_SA0_STAT_OK_WIDTH                                        = 1;
MSEC_RX_LANE_SC0_SA0_STAT_OK_ENTRIES_0                                    = 2;
MSEC_RX_LANE_SC0_SA0_STAT_OK_ENTRIES_1                                    = 8;
def MSEC_RX_LANE_SC0_SA0_STAT_OK(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020050 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA0_STAT_OK_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_SA0_STAT_OK_l_RSV47                                      = 32;
MSEC_RX_LANE_SC0_SA0_STAT_OK_h_RSV47                                      = 63;
MSEC_RX_LANE_SC0_SA0_STAT_OK_l_INPKTSOK                                   = 0;
MSEC_RX_LANE_SC0_SA0_STAT_OK_h_INPKTSOK                                   = 31;

MSEC_RX_LANE_SC0_SA0_KEY_WIDTH                                            = 4;
MSEC_RX_LANE_SC0_SA0_KEY_ENTRIES_0                                        = 2;
MSEC_RX_LANE_SC0_SA0_KEY_ENTRIES_1                                        = 8;
def MSEC_RX_LANE_SC0_SA0_KEY(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020080 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA0_KEY_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_SA0_KEY_l_BITS                                           = 0;
MSEC_RX_LANE_SC0_SA0_KEY_h_BITS                                           = 255;

MSEC_RX_LANE_SC0_SA0_NEXT_PN_WIDTH                                        = 1;
MSEC_RX_LANE_SC0_SA0_NEXT_PN_ENTRIES_0                                    = 2;
MSEC_RX_LANE_SC0_SA0_NEXT_PN_ENTRIES_1                                    = 8;
def MSEC_RX_LANE_SC0_SA0_NEXT_PN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00200A0 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA0_NEXT_PN_GET_DEFAULT() :
	return "0x1";

MSEC_RX_LANE_SC0_SA0_NEXT_PN_l_NEXTPN                                     = 0;
MSEC_RX_LANE_SC0_SA0_NEXT_PN_h_NEXTPN                                     = 63;

MSEC_RX_LANE_SC0_SA0_MIN_PN_WIDTH                                         = 1;
MSEC_RX_LANE_SC0_SA0_MIN_PN_ENTRIES_0                                     = 2;
MSEC_RX_LANE_SC0_SA0_MIN_PN_ENTRIES_1                                     = 8;
def MSEC_RX_LANE_SC0_SA0_MIN_PN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00200A8 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA0_MIN_PN_GET_DEFAULT() :
	return "0x1";

MSEC_RX_LANE_SC0_SA0_MIN_PN_l_LOWESTPN                                    = 0;
MSEC_RX_LANE_SC0_SA0_MIN_PN_h_LOWESTPN                                    = 63;

MSEC_RX_LANE_SC0_SA0_UPDATE_NEXT_PN_WIDTH                                 = 1;
MSEC_RX_LANE_SC0_SA0_UPDATE_NEXT_PN_ENTRIES_0                             = 2;
MSEC_RX_LANE_SC0_SA0_UPDATE_NEXT_PN_ENTRIES_1                             = 8;
def MSEC_RX_LANE_SC0_SA0_UPDATE_NEXT_PN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00200B0 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA0_UPDATE_NEXT_PN_GET_DEFAULT() :
	return "0x1";

MSEC_RX_LANE_SC0_SA0_UPDATE_NEXT_PN_l_UPDTNEXTPN                          = 0;
MSEC_RX_LANE_SC0_SA0_UPDATE_NEXT_PN_h_UPDTNEXTPN                          = 63;

MSEC_RX_LANE_SC0_SA0_UPDATE_MIN_PN_WIDTH                                  = 1;
MSEC_RX_LANE_SC0_SA0_UPDATE_MIN_PN_ENTRIES_0                              = 2;
MSEC_RX_LANE_SC0_SA0_UPDATE_MIN_PN_ENTRIES_1                              = 8;
def MSEC_RX_LANE_SC0_SA0_UPDATE_MIN_PN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00200B8 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA0_UPDATE_MIN_PN_GET_DEFAULT() :
	return "0x1";

MSEC_RX_LANE_SC0_SA0_UPDATE_MIN_PN_l_UPDTLOWESTPN                         = 0;
MSEC_RX_LANE_SC0_SA0_UPDATE_MIN_PN_h_UPDTLOWESTPN                         = 63;

MSEC_RX_LANE_SC0_SA0_SALT_WIDTH                                           = 2;
MSEC_RX_LANE_SC0_SA0_SALT_ENTRIES_0                                       = 2;
MSEC_RX_LANE_SC0_SA0_SALT_ENTRIES_1                                       = 8;
def MSEC_RX_LANE_SC0_SA0_SALT(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00200C0 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA0_SALT_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_SA0_SALT_l_RSV42                                         = 96;
MSEC_RX_LANE_SC0_SA0_SALT_h_RSV42                                         = 127;
MSEC_RX_LANE_SC0_SA0_SALT_l_BITS                                          = 0;
MSEC_RX_LANE_SC0_SA0_SALT_h_BITS                                          = 95;

MSEC_RX_LANE_SC0_SA1_EN_RCV_WIDTH                                         = 1;
MSEC_RX_LANE_SC0_SA1_EN_RCV_ENTRIES_0                                     = 2;
MSEC_RX_LANE_SC0_SA1_EN_RCV_ENTRIES_1                                     = 8;
def MSEC_RX_LANE_SC0_SA1_EN_RCV(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020100 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA1_EN_RCV_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_SA1_EN_RCV_l_RSV39                                       = 1;
MSEC_RX_LANE_SC0_SA1_EN_RCV_h_RSV39                                       = 63;
MSEC_RX_LANE_SC0_SA1_EN_RCV_b_ENABLERECEIVE                               = 0;

MSEC_RX_LANE_SC0_SA1_INUSE_WIDTH                                          = 1;
MSEC_RX_LANE_SC0_SA1_INUSE_ENTRIES_0                                      = 2;
MSEC_RX_LANE_SC0_SA1_INUSE_ENTRIES_1                                      = 8;
def MSEC_RX_LANE_SC0_SA1_INUSE(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020108 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA1_INUSE_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_SA1_INUSE_l_RSV40                                        = 1;
MSEC_RX_LANE_SC0_SA1_INUSE_h_RSV40                                        = 63;
MSEC_RX_LANE_SC0_SA1_INUSE_b_INUSE                                        = 0;

MSEC_RX_LANE_SC0_SA1_SSCI_WIDTH                                           = 1;
MSEC_RX_LANE_SC0_SA1_SSCI_ENTRIES_0                                       = 2;
MSEC_RX_LANE_SC0_SA1_SSCI_ENTRIES_1                                       = 8;
def MSEC_RX_LANE_SC0_SA1_SSCI(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020110 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA1_SSCI_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_SA1_SSCI_l_RSV41                                         = 32;
MSEC_RX_LANE_SC0_SA1_SSCI_h_RSV41                                         = 63;
MSEC_RX_LANE_SC0_SA1_SSCI_l_BITS                                          = 0;
MSEC_RX_LANE_SC0_SA1_SSCI_h_BITS                                          = 31;

MSEC_RX_LANE_SC0_SA1_STAT_UNUSED_SA_WIDTH                                 = 1;
MSEC_RX_LANE_SC0_SA1_STAT_UNUSED_SA_ENTRIES_0                             = 2;
MSEC_RX_LANE_SC0_SA1_STAT_UNUSED_SA_ENTRIES_1                             = 8;
def MSEC_RX_LANE_SC0_SA1_STAT_UNUSED_SA(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020130 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA1_STAT_UNUSED_SA_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_SA1_STAT_UNUSED_SA_l_RSV43                               = 32;
MSEC_RX_LANE_SC0_SA1_STAT_UNUSED_SA_h_RSV43                               = 63;
MSEC_RX_LANE_SC0_SA1_STAT_UNUSED_SA_l_INPKTSUNUSEDSA                      = 0;
MSEC_RX_LANE_SC0_SA1_STAT_UNUSED_SA_h_INPKTSUNUSEDSA                      = 31;

MSEC_RX_LANE_SC0_SA1_STAT_NO_USING_SA_WIDTH                               = 1;
MSEC_RX_LANE_SC0_SA1_STAT_NO_USING_SA_ENTRIES_0                           = 2;
MSEC_RX_LANE_SC0_SA1_STAT_NO_USING_SA_ENTRIES_1                           = 8;
def MSEC_RX_LANE_SC0_SA1_STAT_NO_USING_SA(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020138 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA1_STAT_NO_USING_SA_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_SA1_STAT_NO_USING_SA_l_RSV44                             = 32;
MSEC_RX_LANE_SC0_SA1_STAT_NO_USING_SA_h_RSV44                             = 63;
MSEC_RX_LANE_SC0_SA1_STAT_NO_USING_SA_l_INPKTSNOTUSINGSA                  = 0;
MSEC_RX_LANE_SC0_SA1_STAT_NO_USING_SA_h_INPKTSNOTUSINGSA                  = 31;

MSEC_RX_LANE_SC0_SA1_STAT_NOT_VLD_WIDTH                                   = 1;
MSEC_RX_LANE_SC0_SA1_STAT_NOT_VLD_ENTRIES_0                               = 2;
MSEC_RX_LANE_SC0_SA1_STAT_NOT_VLD_ENTRIES_1                               = 8;
def MSEC_RX_LANE_SC0_SA1_STAT_NOT_VLD(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020140 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA1_STAT_NOT_VLD_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_SA1_STAT_NOT_VLD_l_RSV45                                 = 32;
MSEC_RX_LANE_SC0_SA1_STAT_NOT_VLD_h_RSV45                                 = 63;
MSEC_RX_LANE_SC0_SA1_STAT_NOT_VLD_l_INPKTSNOTVALID                        = 0;
MSEC_RX_LANE_SC0_SA1_STAT_NOT_VLD_h_INPKTSNOTVALID                        = 31;

MSEC_RX_LANE_SC0_SA1_STAT_INVLD_WIDTH                                     = 1;
MSEC_RX_LANE_SC0_SA1_STAT_INVLD_ENTRIES_0                                 = 2;
MSEC_RX_LANE_SC0_SA1_STAT_INVLD_ENTRIES_1                                 = 8;
def MSEC_RX_LANE_SC0_SA1_STAT_INVLD(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020148 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA1_STAT_INVLD_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_SA1_STAT_INVLD_l_RSV46                                   = 32;
MSEC_RX_LANE_SC0_SA1_STAT_INVLD_h_RSV46                                   = 63;
MSEC_RX_LANE_SC0_SA1_STAT_INVLD_l_INPKTSINVALID                           = 0;
MSEC_RX_LANE_SC0_SA1_STAT_INVLD_h_INPKTSINVALID                           = 31;

MSEC_RX_LANE_SC0_SA1_STAT_OK_WIDTH                                        = 1;
MSEC_RX_LANE_SC0_SA1_STAT_OK_ENTRIES_0                                    = 2;
MSEC_RX_LANE_SC0_SA1_STAT_OK_ENTRIES_1                                    = 8;
def MSEC_RX_LANE_SC0_SA1_STAT_OK(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020150 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA1_STAT_OK_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_SA1_STAT_OK_l_RSV47                                      = 32;
MSEC_RX_LANE_SC0_SA1_STAT_OK_h_RSV47                                      = 63;
MSEC_RX_LANE_SC0_SA1_STAT_OK_l_INPKTSOK                                   = 0;
MSEC_RX_LANE_SC0_SA1_STAT_OK_h_INPKTSOK                                   = 31;

MSEC_RX_LANE_SC0_SA1_KEY_WIDTH                                            = 4;
MSEC_RX_LANE_SC0_SA1_KEY_ENTRIES_0                                        = 2;
MSEC_RX_LANE_SC0_SA1_KEY_ENTRIES_1                                        = 8;
def MSEC_RX_LANE_SC0_SA1_KEY(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020180 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA1_KEY_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_SA1_KEY_l_BITS                                           = 0;
MSEC_RX_LANE_SC0_SA1_KEY_h_BITS                                           = 255;

MSEC_RX_LANE_SC0_SA1_NEXT_PN_WIDTH                                        = 1;
MSEC_RX_LANE_SC0_SA1_NEXT_PN_ENTRIES_0                                    = 2;
MSEC_RX_LANE_SC0_SA1_NEXT_PN_ENTRIES_1                                    = 8;
def MSEC_RX_LANE_SC0_SA1_NEXT_PN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00201A0 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA1_NEXT_PN_GET_DEFAULT() :
	return "0x1";

MSEC_RX_LANE_SC0_SA1_NEXT_PN_l_NEXTPN                                     = 0;
MSEC_RX_LANE_SC0_SA1_NEXT_PN_h_NEXTPN                                     = 63;

MSEC_RX_LANE_SC0_SA1_MIN_PN_WIDTH                                         = 1;
MSEC_RX_LANE_SC0_SA1_MIN_PN_ENTRIES_0                                     = 2;
MSEC_RX_LANE_SC0_SA1_MIN_PN_ENTRIES_1                                     = 8;
def MSEC_RX_LANE_SC0_SA1_MIN_PN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00201A8 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA1_MIN_PN_GET_DEFAULT() :
	return "0x1";

MSEC_RX_LANE_SC0_SA1_MIN_PN_l_LOWESTPN                                    = 0;
MSEC_RX_LANE_SC0_SA1_MIN_PN_h_LOWESTPN                                    = 63;

MSEC_RX_LANE_SC0_SA1_UPDATE_NEXT_PN_WIDTH                                 = 1;
MSEC_RX_LANE_SC0_SA1_UPDATE_NEXT_PN_ENTRIES_0                             = 2;
MSEC_RX_LANE_SC0_SA1_UPDATE_NEXT_PN_ENTRIES_1                             = 8;
def MSEC_RX_LANE_SC0_SA1_UPDATE_NEXT_PN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00201B0 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA1_UPDATE_NEXT_PN_GET_DEFAULT() :
	return "0x1";

MSEC_RX_LANE_SC0_SA1_UPDATE_NEXT_PN_l_UPDTNEXTPN                          = 0;
MSEC_RX_LANE_SC0_SA1_UPDATE_NEXT_PN_h_UPDTNEXTPN                          = 63;

MSEC_RX_LANE_SC0_SA1_UPDATE_MIN_PN_WIDTH                                  = 1;
MSEC_RX_LANE_SC0_SA1_UPDATE_MIN_PN_ENTRIES_0                              = 2;
MSEC_RX_LANE_SC0_SA1_UPDATE_MIN_PN_ENTRIES_1                              = 8;
def MSEC_RX_LANE_SC0_SA1_UPDATE_MIN_PN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00201B8 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA1_UPDATE_MIN_PN_GET_DEFAULT() :
	return "0x1";

MSEC_RX_LANE_SC0_SA1_UPDATE_MIN_PN_l_UPDTLOWESTPN                         = 0;
MSEC_RX_LANE_SC0_SA1_UPDATE_MIN_PN_h_UPDTLOWESTPN                         = 63;

MSEC_RX_LANE_SC0_SA1_SALT_WIDTH                                           = 2;
MSEC_RX_LANE_SC0_SA1_SALT_ENTRIES_0                                       = 2;
MSEC_RX_LANE_SC0_SA1_SALT_ENTRIES_1                                       = 8;
def MSEC_RX_LANE_SC0_SA1_SALT(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00201C0 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA1_SALT_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_SA1_SALT_l_RSV42                                         = 96;
MSEC_RX_LANE_SC0_SA1_SALT_h_RSV42                                         = 127;
MSEC_RX_LANE_SC0_SA1_SALT_l_BITS                                          = 0;
MSEC_RX_LANE_SC0_SA1_SALT_h_BITS                                          = 95;

MSEC_RX_LANE_SC0_SA2_EN_RCV_WIDTH                                         = 1;
MSEC_RX_LANE_SC0_SA2_EN_RCV_ENTRIES_0                                     = 2;
MSEC_RX_LANE_SC0_SA2_EN_RCV_ENTRIES_1                                     = 8;
def MSEC_RX_LANE_SC0_SA2_EN_RCV(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020200 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA2_EN_RCV_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_SA2_EN_RCV_l_RSV39                                       = 1;
MSEC_RX_LANE_SC0_SA2_EN_RCV_h_RSV39                                       = 63;
MSEC_RX_LANE_SC0_SA2_EN_RCV_b_ENABLERECEIVE                               = 0;

MSEC_RX_LANE_SC0_SA2_INUSE_WIDTH                                          = 1;
MSEC_RX_LANE_SC0_SA2_INUSE_ENTRIES_0                                      = 2;
MSEC_RX_LANE_SC0_SA2_INUSE_ENTRIES_1                                      = 8;
def MSEC_RX_LANE_SC0_SA2_INUSE(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020208 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA2_INUSE_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_SA2_INUSE_l_RSV40                                        = 1;
MSEC_RX_LANE_SC0_SA2_INUSE_h_RSV40                                        = 63;
MSEC_RX_LANE_SC0_SA2_INUSE_b_INUSE                                        = 0;

MSEC_RX_LANE_SC0_SA2_SSCI_WIDTH                                           = 1;
MSEC_RX_LANE_SC0_SA2_SSCI_ENTRIES_0                                       = 2;
MSEC_RX_LANE_SC0_SA2_SSCI_ENTRIES_1                                       = 8;
def MSEC_RX_LANE_SC0_SA2_SSCI(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020210 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA2_SSCI_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_SA2_SSCI_l_RSV41                                         = 32;
MSEC_RX_LANE_SC0_SA2_SSCI_h_RSV41                                         = 63;
MSEC_RX_LANE_SC0_SA2_SSCI_l_BITS                                          = 0;
MSEC_RX_LANE_SC0_SA2_SSCI_h_BITS                                          = 31;

MSEC_RX_LANE_SC0_SA2_STAT_UNUSED_SA_WIDTH                                 = 1;
MSEC_RX_LANE_SC0_SA2_STAT_UNUSED_SA_ENTRIES_0                             = 2;
MSEC_RX_LANE_SC0_SA2_STAT_UNUSED_SA_ENTRIES_1                             = 8;
def MSEC_RX_LANE_SC0_SA2_STAT_UNUSED_SA(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020230 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA2_STAT_UNUSED_SA_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_SA2_STAT_UNUSED_SA_l_RSV43                               = 32;
MSEC_RX_LANE_SC0_SA2_STAT_UNUSED_SA_h_RSV43                               = 63;
MSEC_RX_LANE_SC0_SA2_STAT_UNUSED_SA_l_INPKTSUNUSEDSA                      = 0;
MSEC_RX_LANE_SC0_SA2_STAT_UNUSED_SA_h_INPKTSUNUSEDSA                      = 31;

MSEC_RX_LANE_SC0_SA2_STAT_NO_USING_SA_WIDTH                               = 1;
MSEC_RX_LANE_SC0_SA2_STAT_NO_USING_SA_ENTRIES_0                           = 2;
MSEC_RX_LANE_SC0_SA2_STAT_NO_USING_SA_ENTRIES_1                           = 8;
def MSEC_RX_LANE_SC0_SA2_STAT_NO_USING_SA(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020238 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA2_STAT_NO_USING_SA_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_SA2_STAT_NO_USING_SA_l_RSV44                             = 32;
MSEC_RX_LANE_SC0_SA2_STAT_NO_USING_SA_h_RSV44                             = 63;
MSEC_RX_LANE_SC0_SA2_STAT_NO_USING_SA_l_INPKTSNOTUSINGSA                  = 0;
MSEC_RX_LANE_SC0_SA2_STAT_NO_USING_SA_h_INPKTSNOTUSINGSA                  = 31;

MSEC_RX_LANE_SC0_SA2_STAT_NOT_VLD_WIDTH                                   = 1;
MSEC_RX_LANE_SC0_SA2_STAT_NOT_VLD_ENTRIES_0                               = 2;
MSEC_RX_LANE_SC0_SA2_STAT_NOT_VLD_ENTRIES_1                               = 8;
def MSEC_RX_LANE_SC0_SA2_STAT_NOT_VLD(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020240 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA2_STAT_NOT_VLD_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_SA2_STAT_NOT_VLD_l_RSV45                                 = 32;
MSEC_RX_LANE_SC0_SA2_STAT_NOT_VLD_h_RSV45                                 = 63;
MSEC_RX_LANE_SC0_SA2_STAT_NOT_VLD_l_INPKTSNOTVALID                        = 0;
MSEC_RX_LANE_SC0_SA2_STAT_NOT_VLD_h_INPKTSNOTVALID                        = 31;

MSEC_RX_LANE_SC0_SA2_STAT_INVLD_WIDTH                                     = 1;
MSEC_RX_LANE_SC0_SA2_STAT_INVLD_ENTRIES_0                                 = 2;
MSEC_RX_LANE_SC0_SA2_STAT_INVLD_ENTRIES_1                                 = 8;
def MSEC_RX_LANE_SC0_SA2_STAT_INVLD(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020248 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA2_STAT_INVLD_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_SA2_STAT_INVLD_l_RSV46                                   = 32;
MSEC_RX_LANE_SC0_SA2_STAT_INVLD_h_RSV46                                   = 63;
MSEC_RX_LANE_SC0_SA2_STAT_INVLD_l_INPKTSINVALID                           = 0;
MSEC_RX_LANE_SC0_SA2_STAT_INVLD_h_INPKTSINVALID                           = 31;

MSEC_RX_LANE_SC0_SA2_STAT_OK_WIDTH                                        = 1;
MSEC_RX_LANE_SC0_SA2_STAT_OK_ENTRIES_0                                    = 2;
MSEC_RX_LANE_SC0_SA2_STAT_OK_ENTRIES_1                                    = 8;
def MSEC_RX_LANE_SC0_SA2_STAT_OK(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020250 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA2_STAT_OK_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_SA2_STAT_OK_l_RSV47                                      = 32;
MSEC_RX_LANE_SC0_SA2_STAT_OK_h_RSV47                                      = 63;
MSEC_RX_LANE_SC0_SA2_STAT_OK_l_INPKTSOK                                   = 0;
MSEC_RX_LANE_SC0_SA2_STAT_OK_h_INPKTSOK                                   = 31;

MSEC_RX_LANE_SC0_SA2_KEY_WIDTH                                            = 4;
MSEC_RX_LANE_SC0_SA2_KEY_ENTRIES_0                                        = 2;
MSEC_RX_LANE_SC0_SA2_KEY_ENTRIES_1                                        = 8;
def MSEC_RX_LANE_SC0_SA2_KEY(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020280 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA2_KEY_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_SA2_KEY_l_BITS                                           = 0;
MSEC_RX_LANE_SC0_SA2_KEY_h_BITS                                           = 255;

MSEC_RX_LANE_SC0_SA2_NEXT_PN_WIDTH                                        = 1;
MSEC_RX_LANE_SC0_SA2_NEXT_PN_ENTRIES_0                                    = 2;
MSEC_RX_LANE_SC0_SA2_NEXT_PN_ENTRIES_1                                    = 8;
def MSEC_RX_LANE_SC0_SA2_NEXT_PN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00202A0 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA2_NEXT_PN_GET_DEFAULT() :
	return "0x1";

MSEC_RX_LANE_SC0_SA2_NEXT_PN_l_NEXTPN                                     = 0;
MSEC_RX_LANE_SC0_SA2_NEXT_PN_h_NEXTPN                                     = 63;

MSEC_RX_LANE_SC0_SA2_MIN_PN_WIDTH                                         = 1;
MSEC_RX_LANE_SC0_SA2_MIN_PN_ENTRIES_0                                     = 2;
MSEC_RX_LANE_SC0_SA2_MIN_PN_ENTRIES_1                                     = 8;
def MSEC_RX_LANE_SC0_SA2_MIN_PN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00202A8 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA2_MIN_PN_GET_DEFAULT() :
	return "0x1";

MSEC_RX_LANE_SC0_SA2_MIN_PN_l_LOWESTPN                                    = 0;
MSEC_RX_LANE_SC0_SA2_MIN_PN_h_LOWESTPN                                    = 63;

MSEC_RX_LANE_SC0_SA2_UPDATE_NEXT_PN_WIDTH                                 = 1;
MSEC_RX_LANE_SC0_SA2_UPDATE_NEXT_PN_ENTRIES_0                             = 2;
MSEC_RX_LANE_SC0_SA2_UPDATE_NEXT_PN_ENTRIES_1                             = 8;
def MSEC_RX_LANE_SC0_SA2_UPDATE_NEXT_PN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00202B0 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA2_UPDATE_NEXT_PN_GET_DEFAULT() :
	return "0x1";

MSEC_RX_LANE_SC0_SA2_UPDATE_NEXT_PN_l_UPDTNEXTPN                          = 0;
MSEC_RX_LANE_SC0_SA2_UPDATE_NEXT_PN_h_UPDTNEXTPN                          = 63;

MSEC_RX_LANE_SC0_SA2_UPDATE_MIN_PN_WIDTH                                  = 1;
MSEC_RX_LANE_SC0_SA2_UPDATE_MIN_PN_ENTRIES_0                              = 2;
MSEC_RX_LANE_SC0_SA2_UPDATE_MIN_PN_ENTRIES_1                              = 8;
def MSEC_RX_LANE_SC0_SA2_UPDATE_MIN_PN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00202B8 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA2_UPDATE_MIN_PN_GET_DEFAULT() :
	return "0x1";

MSEC_RX_LANE_SC0_SA2_UPDATE_MIN_PN_l_UPDTLOWESTPN                         = 0;
MSEC_RX_LANE_SC0_SA2_UPDATE_MIN_PN_h_UPDTLOWESTPN                         = 63;

MSEC_RX_LANE_SC0_SA2_SALT_WIDTH                                           = 2;
MSEC_RX_LANE_SC0_SA2_SALT_ENTRIES_0                                       = 2;
MSEC_RX_LANE_SC0_SA2_SALT_ENTRIES_1                                       = 8;
def MSEC_RX_LANE_SC0_SA2_SALT(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00202C0 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA2_SALT_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_SA2_SALT_l_RSV42                                         = 96;
MSEC_RX_LANE_SC0_SA2_SALT_h_RSV42                                         = 127;
MSEC_RX_LANE_SC0_SA2_SALT_l_BITS                                          = 0;
MSEC_RX_LANE_SC0_SA2_SALT_h_BITS                                          = 95;

MSEC_RX_LANE_SC0_SA3_EN_RCV_WIDTH                                         = 1;
MSEC_RX_LANE_SC0_SA3_EN_RCV_ENTRIES_0                                     = 2;
MSEC_RX_LANE_SC0_SA3_EN_RCV_ENTRIES_1                                     = 8;
def MSEC_RX_LANE_SC0_SA3_EN_RCV(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020300 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA3_EN_RCV_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_SA3_EN_RCV_l_RSV39                                       = 1;
MSEC_RX_LANE_SC0_SA3_EN_RCV_h_RSV39                                       = 63;
MSEC_RX_LANE_SC0_SA3_EN_RCV_b_ENABLERECEIVE                               = 0;

MSEC_RX_LANE_SC0_SA3_INUSE_WIDTH                                          = 1;
MSEC_RX_LANE_SC0_SA3_INUSE_ENTRIES_0                                      = 2;
MSEC_RX_LANE_SC0_SA3_INUSE_ENTRIES_1                                      = 8;
def MSEC_RX_LANE_SC0_SA3_INUSE(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020308 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA3_INUSE_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_SA3_INUSE_l_RSV40                                        = 1;
MSEC_RX_LANE_SC0_SA3_INUSE_h_RSV40                                        = 63;
MSEC_RX_LANE_SC0_SA3_INUSE_b_INUSE                                        = 0;

MSEC_RX_LANE_SC0_SA3_SSCI_WIDTH                                           = 1;
MSEC_RX_LANE_SC0_SA3_SSCI_ENTRIES_0                                       = 2;
MSEC_RX_LANE_SC0_SA3_SSCI_ENTRIES_1                                       = 8;
def MSEC_RX_LANE_SC0_SA3_SSCI(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020310 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA3_SSCI_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_SA3_SSCI_l_RSV41                                         = 32;
MSEC_RX_LANE_SC0_SA3_SSCI_h_RSV41                                         = 63;
MSEC_RX_LANE_SC0_SA3_SSCI_l_BITS                                          = 0;
MSEC_RX_LANE_SC0_SA3_SSCI_h_BITS                                          = 31;

MSEC_RX_LANE_SC0_SA3_STAT_UNUSED_SA_WIDTH                                 = 1;
MSEC_RX_LANE_SC0_SA3_STAT_UNUSED_SA_ENTRIES_0                             = 2;
MSEC_RX_LANE_SC0_SA3_STAT_UNUSED_SA_ENTRIES_1                             = 8;
def MSEC_RX_LANE_SC0_SA3_STAT_UNUSED_SA(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020330 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA3_STAT_UNUSED_SA_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_SA3_STAT_UNUSED_SA_l_RSV43                               = 32;
MSEC_RX_LANE_SC0_SA3_STAT_UNUSED_SA_h_RSV43                               = 63;
MSEC_RX_LANE_SC0_SA3_STAT_UNUSED_SA_l_INPKTSUNUSEDSA                      = 0;
MSEC_RX_LANE_SC0_SA3_STAT_UNUSED_SA_h_INPKTSUNUSEDSA                      = 31;

MSEC_RX_LANE_SC0_SA3_STAT_NO_USING_SA_WIDTH                               = 1;
MSEC_RX_LANE_SC0_SA3_STAT_NO_USING_SA_ENTRIES_0                           = 2;
MSEC_RX_LANE_SC0_SA3_STAT_NO_USING_SA_ENTRIES_1                           = 8;
def MSEC_RX_LANE_SC0_SA3_STAT_NO_USING_SA(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020338 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA3_STAT_NO_USING_SA_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_SA3_STAT_NO_USING_SA_l_RSV44                             = 32;
MSEC_RX_LANE_SC0_SA3_STAT_NO_USING_SA_h_RSV44                             = 63;
MSEC_RX_LANE_SC0_SA3_STAT_NO_USING_SA_l_INPKTSNOTUSINGSA                  = 0;
MSEC_RX_LANE_SC0_SA3_STAT_NO_USING_SA_h_INPKTSNOTUSINGSA                  = 31;

MSEC_RX_LANE_SC0_SA3_STAT_NOT_VLD_WIDTH                                   = 1;
MSEC_RX_LANE_SC0_SA3_STAT_NOT_VLD_ENTRIES_0                               = 2;
MSEC_RX_LANE_SC0_SA3_STAT_NOT_VLD_ENTRIES_1                               = 8;
def MSEC_RX_LANE_SC0_SA3_STAT_NOT_VLD(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020340 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA3_STAT_NOT_VLD_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_SA3_STAT_NOT_VLD_l_RSV45                                 = 32;
MSEC_RX_LANE_SC0_SA3_STAT_NOT_VLD_h_RSV45                                 = 63;
MSEC_RX_LANE_SC0_SA3_STAT_NOT_VLD_l_INPKTSNOTVALID                        = 0;
MSEC_RX_LANE_SC0_SA3_STAT_NOT_VLD_h_INPKTSNOTVALID                        = 31;

MSEC_RX_LANE_SC0_SA3_STAT_INVLD_WIDTH                                     = 1;
MSEC_RX_LANE_SC0_SA3_STAT_INVLD_ENTRIES_0                                 = 2;
MSEC_RX_LANE_SC0_SA3_STAT_INVLD_ENTRIES_1                                 = 8;
def MSEC_RX_LANE_SC0_SA3_STAT_INVLD(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020348 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA3_STAT_INVLD_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_SA3_STAT_INVLD_l_RSV46                                   = 32;
MSEC_RX_LANE_SC0_SA3_STAT_INVLD_h_RSV46                                   = 63;
MSEC_RX_LANE_SC0_SA3_STAT_INVLD_l_INPKTSINVALID                           = 0;
MSEC_RX_LANE_SC0_SA3_STAT_INVLD_h_INPKTSINVALID                           = 31;

MSEC_RX_LANE_SC0_SA3_STAT_OK_WIDTH                                        = 1;
MSEC_RX_LANE_SC0_SA3_STAT_OK_ENTRIES_0                                    = 2;
MSEC_RX_LANE_SC0_SA3_STAT_OK_ENTRIES_1                                    = 8;
def MSEC_RX_LANE_SC0_SA3_STAT_OK(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020350 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA3_STAT_OK_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_SA3_STAT_OK_l_RSV47                                      = 32;
MSEC_RX_LANE_SC0_SA3_STAT_OK_h_RSV47                                      = 63;
MSEC_RX_LANE_SC0_SA3_STAT_OK_l_INPKTSOK                                   = 0;
MSEC_RX_LANE_SC0_SA3_STAT_OK_h_INPKTSOK                                   = 31;

MSEC_RX_LANE_SC0_SA3_KEY_WIDTH                                            = 4;
MSEC_RX_LANE_SC0_SA3_KEY_ENTRIES_0                                        = 2;
MSEC_RX_LANE_SC0_SA3_KEY_ENTRIES_1                                        = 8;
def MSEC_RX_LANE_SC0_SA3_KEY(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020380 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA3_KEY_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_SA3_KEY_l_BITS                                           = 0;
MSEC_RX_LANE_SC0_SA3_KEY_h_BITS                                           = 255;

MSEC_RX_LANE_SC0_SA3_NEXT_PN_WIDTH                                        = 1;
MSEC_RX_LANE_SC0_SA3_NEXT_PN_ENTRIES_0                                    = 2;
MSEC_RX_LANE_SC0_SA3_NEXT_PN_ENTRIES_1                                    = 8;
def MSEC_RX_LANE_SC0_SA3_NEXT_PN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00203A0 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA3_NEXT_PN_GET_DEFAULT() :
	return "0x1";

MSEC_RX_LANE_SC0_SA3_NEXT_PN_l_NEXTPN                                     = 0;
MSEC_RX_LANE_SC0_SA3_NEXT_PN_h_NEXTPN                                     = 63;

MSEC_RX_LANE_SC0_SA3_MIN_PN_WIDTH                                         = 1;
MSEC_RX_LANE_SC0_SA3_MIN_PN_ENTRIES_0                                     = 2;
MSEC_RX_LANE_SC0_SA3_MIN_PN_ENTRIES_1                                     = 8;
def MSEC_RX_LANE_SC0_SA3_MIN_PN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00203A8 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA3_MIN_PN_GET_DEFAULT() :
	return "0x1";

MSEC_RX_LANE_SC0_SA3_MIN_PN_l_LOWESTPN                                    = 0;
MSEC_RX_LANE_SC0_SA3_MIN_PN_h_LOWESTPN                                    = 63;

MSEC_RX_LANE_SC0_SA3_UPDATE_NEXT_PN_WIDTH                                 = 1;
MSEC_RX_LANE_SC0_SA3_UPDATE_NEXT_PN_ENTRIES_0                             = 2;
MSEC_RX_LANE_SC0_SA3_UPDATE_NEXT_PN_ENTRIES_1                             = 8;
def MSEC_RX_LANE_SC0_SA3_UPDATE_NEXT_PN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00203B0 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA3_UPDATE_NEXT_PN_GET_DEFAULT() :
	return "0x1";

MSEC_RX_LANE_SC0_SA3_UPDATE_NEXT_PN_l_UPDTNEXTPN                          = 0;
MSEC_RX_LANE_SC0_SA3_UPDATE_NEXT_PN_h_UPDTNEXTPN                          = 63;

MSEC_RX_LANE_SC0_SA3_UPDATE_MIN_PN_WIDTH                                  = 1;
MSEC_RX_LANE_SC0_SA3_UPDATE_MIN_PN_ENTRIES_0                              = 2;
MSEC_RX_LANE_SC0_SA3_UPDATE_MIN_PN_ENTRIES_1                              = 8;
def MSEC_RX_LANE_SC0_SA3_UPDATE_MIN_PN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00203B8 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA3_UPDATE_MIN_PN_GET_DEFAULT() :
	return "0x1";

MSEC_RX_LANE_SC0_SA3_UPDATE_MIN_PN_l_UPDTLOWESTPN                         = 0;
MSEC_RX_LANE_SC0_SA3_UPDATE_MIN_PN_h_UPDTLOWESTPN                         = 63;

MSEC_RX_LANE_SC0_SA3_SALT_WIDTH                                           = 2;
MSEC_RX_LANE_SC0_SA3_SALT_ENTRIES_0                                       = 2;
MSEC_RX_LANE_SC0_SA3_SALT_ENTRIES_1                                       = 8;
def MSEC_RX_LANE_SC0_SA3_SALT(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00203C0 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SA3_SALT_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_SA3_SALT_l_RSV42                                         = 96;
MSEC_RX_LANE_SC0_SA3_SALT_h_RSV42                                         = 127;
MSEC_RX_LANE_SC0_SA3_SALT_l_BITS                                          = 0;
MSEC_RX_LANE_SC0_SA3_SALT_h_BITS                                          = 95;

MSEC_RX_LANE_SC0_RCV_WIDTH                                                = 1;
MSEC_RX_LANE_SC0_RCV_ENTRIES_0                                            = 2;
MSEC_RX_LANE_SC0_RCV_ENTRIES_1                                            = 8;
def MSEC_RX_LANE_SC0_RCV(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020400 + MSEC_BASE);
def MSEC_RX_LANE_SC0_RCV_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_RCV_l_RSV38                                              = 1;
MSEC_RX_LANE_SC0_RCV_h_RSV38                                              = 63;
MSEC_RX_LANE_SC0_RCV_b_RECEIVING                                          = 0;

MSEC_RX_LANE_SC0_SCI_WIDTH                                                = 1;
MSEC_RX_LANE_SC0_SCI_ENTRIES_0                                            = 2;
MSEC_RX_LANE_SC0_SCI_ENTRIES_1                                            = 8;
def MSEC_RX_LANE_SC0_SCI(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020480 + MSEC_BASE);
def MSEC_RX_LANE_SC0_SCI_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_SCI_l_BITS                                               = 0;
MSEC_RX_LANE_SC0_SCI_h_BITS                                               = 63;

MSEC_RX_LANE_SC0_STAT_UNUSED_SA_WIDTH                                     = 1;
MSEC_RX_LANE_SC0_STAT_UNUSED_SA_ENTRIES_0                                 = 2;
MSEC_RX_LANE_SC0_STAT_UNUSED_SA_ENTRIES_1                                 = 8;
def MSEC_RX_LANE_SC0_STAT_UNUSED_SA(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020490 + MSEC_BASE);
def MSEC_RX_LANE_SC0_STAT_UNUSED_SA_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_STAT_UNUSED_SA_l_BITS                                    = 0;
MSEC_RX_LANE_SC0_STAT_UNUSED_SA_h_BITS                                    = 63;

MSEC_RX_LANE_SC0_STAT_NO_USING_WIDTH                                      = 1;
MSEC_RX_LANE_SC0_STAT_NO_USING_ENTRIES_0                                  = 2;
MSEC_RX_LANE_SC0_STAT_NO_USING_ENTRIES_1                                  = 8;
def MSEC_RX_LANE_SC0_STAT_NO_USING(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020498 + MSEC_BASE);
def MSEC_RX_LANE_SC0_STAT_NO_USING_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_STAT_NO_USING_l_BITS                                     = 0;
MSEC_RX_LANE_SC0_STAT_NO_USING_h_BITS                                     = 63;

MSEC_RX_LANE_SC0_STAT_LATE_WIDTH                                          = 1;
MSEC_RX_LANE_SC0_STAT_LATE_ENTRIES_0                                      = 2;
MSEC_RX_LANE_SC0_STAT_LATE_ENTRIES_1                                      = 8;
def MSEC_RX_LANE_SC0_STAT_LATE(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00204A0 + MSEC_BASE);
def MSEC_RX_LANE_SC0_STAT_LATE_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_STAT_LATE_l_BITS                                         = 0;
MSEC_RX_LANE_SC0_STAT_LATE_h_BITS                                         = 63;

MSEC_RX_LANE_SC0_STAT_NOT_VLD_WIDTH                                       = 1;
MSEC_RX_LANE_SC0_STAT_NOT_VLD_ENTRIES_0                                   = 2;
MSEC_RX_LANE_SC0_STAT_NOT_VLD_ENTRIES_1                                   = 8;
def MSEC_RX_LANE_SC0_STAT_NOT_VLD(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00204A8 + MSEC_BASE);
def MSEC_RX_LANE_SC0_STAT_NOT_VLD_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_STAT_NOT_VLD_l_BITS                                      = 0;
MSEC_RX_LANE_SC0_STAT_NOT_VLD_h_BITS                                      = 63;

MSEC_RX_LANE_SC0_STAT_INVLD_WIDTH                                         = 1;
MSEC_RX_LANE_SC0_STAT_INVLD_ENTRIES_0                                     = 2;
MSEC_RX_LANE_SC0_STAT_INVLD_ENTRIES_1                                     = 8;
def MSEC_RX_LANE_SC0_STAT_INVLD(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00204B0 + MSEC_BASE);
def MSEC_RX_LANE_SC0_STAT_INVLD_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_STAT_INVLD_l_BITS                                        = 0;
MSEC_RX_LANE_SC0_STAT_INVLD_h_BITS                                        = 63;

MSEC_RX_LANE_SC0_STAT_DLY_WIDTH                                           = 1;
MSEC_RX_LANE_SC0_STAT_DLY_ENTRIES_0                                       = 2;
MSEC_RX_LANE_SC0_STAT_DLY_ENTRIES_1                                       = 8;
def MSEC_RX_LANE_SC0_STAT_DLY(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00204B8 + MSEC_BASE);
def MSEC_RX_LANE_SC0_STAT_DLY_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_STAT_DLY_l_BITS                                          = 0;
MSEC_RX_LANE_SC0_STAT_DLY_h_BITS                                          = 63;

MSEC_RX_LANE_SC0_STAT_UNCHK_WIDTH                                         = 1;
MSEC_RX_LANE_SC0_STAT_UNCHK_ENTRIES_0                                     = 2;
MSEC_RX_LANE_SC0_STAT_UNCHK_ENTRIES_1                                     = 8;
def MSEC_RX_LANE_SC0_STAT_UNCHK(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00204C0 + MSEC_BASE);
def MSEC_RX_LANE_SC0_STAT_UNCHK_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_STAT_UNCHK_l_BITS                                        = 0;
MSEC_RX_LANE_SC0_STAT_UNCHK_h_BITS                                        = 63;

MSEC_RX_LANE_SC0_STAT_OK_WIDTH                                            = 1;
MSEC_RX_LANE_SC0_STAT_OK_ENTRIES_0                                        = 2;
MSEC_RX_LANE_SC0_STAT_OK_ENTRIES_1                                        = 8;
def MSEC_RX_LANE_SC0_STAT_OK(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00204C8 + MSEC_BASE);
def MSEC_RX_LANE_SC0_STAT_OK_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_STAT_OK_l_BITS                                           = 0;
MSEC_RX_LANE_SC0_STAT_OK_h_BITS                                           = 63;

MSEC_RX_LANE_SC0_STAT_VLDT_BYTE_WIDTH                                     = 1;
MSEC_RX_LANE_SC0_STAT_VLDT_BYTE_ENTRIES_0                                 = 2;
MSEC_RX_LANE_SC0_STAT_VLDT_BYTE_ENTRIES_1                                 = 8;
def MSEC_RX_LANE_SC0_STAT_VLDT_BYTE(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00204D0 + MSEC_BASE);
def MSEC_RX_LANE_SC0_STAT_VLDT_BYTE_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_STAT_VLDT_BYTE_l_BITS                                    = 0;
MSEC_RX_LANE_SC0_STAT_VLDT_BYTE_h_BITS                                    = 63;

MSEC_RX_LANE_SC0_STAT_DECR_BYTE_WIDTH                                     = 1;
MSEC_RX_LANE_SC0_STAT_DECR_BYTE_ENTRIES_0                                 = 2;
MSEC_RX_LANE_SC0_STAT_DECR_BYTE_ENTRIES_1                                 = 8;
def MSEC_RX_LANE_SC0_STAT_DECR_BYTE(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00204D8 + MSEC_BASE);
def MSEC_RX_LANE_SC0_STAT_DECR_BYTE_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC0_STAT_DECR_BYTE_l_BITS                                    = 0;
MSEC_RX_LANE_SC0_STAT_DECR_BYTE_h_BITS                                    = 63;

MSEC_RX_LANE_SC1_SA0_EN_RCV_WIDTH                                         = 1;
MSEC_RX_LANE_SC1_SA0_EN_RCV_ENTRIES_0                                     = 2;
MSEC_RX_LANE_SC1_SA0_EN_RCV_ENTRIES_1                                     = 8;
def MSEC_RX_LANE_SC1_SA0_EN_RCV(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020800 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA0_EN_RCV_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_SA0_EN_RCV_l_RSV39                                       = 1;
MSEC_RX_LANE_SC1_SA0_EN_RCV_h_RSV39                                       = 63;
MSEC_RX_LANE_SC1_SA0_EN_RCV_b_ENABLERECEIVE                               = 0;

MSEC_RX_LANE_SC1_SA0_INUSE_WIDTH                                          = 1;
MSEC_RX_LANE_SC1_SA0_INUSE_ENTRIES_0                                      = 2;
MSEC_RX_LANE_SC1_SA0_INUSE_ENTRIES_1                                      = 8;
def MSEC_RX_LANE_SC1_SA0_INUSE(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020808 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA0_INUSE_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_SA0_INUSE_l_RSV40                                        = 1;
MSEC_RX_LANE_SC1_SA0_INUSE_h_RSV40                                        = 63;
MSEC_RX_LANE_SC1_SA0_INUSE_b_INUSE                                        = 0;

MSEC_RX_LANE_SC1_SA0_SSCI_WIDTH                                           = 1;
MSEC_RX_LANE_SC1_SA0_SSCI_ENTRIES_0                                       = 2;
MSEC_RX_LANE_SC1_SA0_SSCI_ENTRIES_1                                       = 8;
def MSEC_RX_LANE_SC1_SA0_SSCI(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020810 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA0_SSCI_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_SA0_SSCI_l_RSV41                                         = 32;
MSEC_RX_LANE_SC1_SA0_SSCI_h_RSV41                                         = 63;
MSEC_RX_LANE_SC1_SA0_SSCI_l_BITS                                          = 0;
MSEC_RX_LANE_SC1_SA0_SSCI_h_BITS                                          = 31;

MSEC_RX_LANE_SC1_SA0_STAT_UNUSED_SA_WIDTH                                 = 1;
MSEC_RX_LANE_SC1_SA0_STAT_UNUSED_SA_ENTRIES_0                             = 2;
MSEC_RX_LANE_SC1_SA0_STAT_UNUSED_SA_ENTRIES_1                             = 8;
def MSEC_RX_LANE_SC1_SA0_STAT_UNUSED_SA(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020830 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA0_STAT_UNUSED_SA_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_SA0_STAT_UNUSED_SA_l_RSV43                               = 32;
MSEC_RX_LANE_SC1_SA0_STAT_UNUSED_SA_h_RSV43                               = 63;
MSEC_RX_LANE_SC1_SA0_STAT_UNUSED_SA_l_INPKTSUNUSEDSA                      = 0;
MSEC_RX_LANE_SC1_SA0_STAT_UNUSED_SA_h_INPKTSUNUSEDSA                      = 31;

MSEC_RX_LANE_SC1_SA0_STAT_NO_USING_SA_WIDTH                               = 1;
MSEC_RX_LANE_SC1_SA0_STAT_NO_USING_SA_ENTRIES_0                           = 2;
MSEC_RX_LANE_SC1_SA0_STAT_NO_USING_SA_ENTRIES_1                           = 8;
def MSEC_RX_LANE_SC1_SA0_STAT_NO_USING_SA(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020838 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA0_STAT_NO_USING_SA_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_SA0_STAT_NO_USING_SA_l_RSV44                             = 32;
MSEC_RX_LANE_SC1_SA0_STAT_NO_USING_SA_h_RSV44                             = 63;
MSEC_RX_LANE_SC1_SA0_STAT_NO_USING_SA_l_INPKTSNOTUSINGSA                  = 0;
MSEC_RX_LANE_SC1_SA0_STAT_NO_USING_SA_h_INPKTSNOTUSINGSA                  = 31;

MSEC_RX_LANE_SC1_SA0_STAT_NOT_VLD_WIDTH                                   = 1;
MSEC_RX_LANE_SC1_SA0_STAT_NOT_VLD_ENTRIES_0                               = 2;
MSEC_RX_LANE_SC1_SA0_STAT_NOT_VLD_ENTRIES_1                               = 8;
def MSEC_RX_LANE_SC1_SA0_STAT_NOT_VLD(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020840 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA0_STAT_NOT_VLD_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_SA0_STAT_NOT_VLD_l_RSV45                                 = 32;
MSEC_RX_LANE_SC1_SA0_STAT_NOT_VLD_h_RSV45                                 = 63;
MSEC_RX_LANE_SC1_SA0_STAT_NOT_VLD_l_INPKTSNOTVALID                        = 0;
MSEC_RX_LANE_SC1_SA0_STAT_NOT_VLD_h_INPKTSNOTVALID                        = 31;

MSEC_RX_LANE_SC1_SA0_STAT_INVLD_WIDTH                                     = 1;
MSEC_RX_LANE_SC1_SA0_STAT_INVLD_ENTRIES_0                                 = 2;
MSEC_RX_LANE_SC1_SA0_STAT_INVLD_ENTRIES_1                                 = 8;
def MSEC_RX_LANE_SC1_SA0_STAT_INVLD(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020848 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA0_STAT_INVLD_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_SA0_STAT_INVLD_l_RSV46                                   = 32;
MSEC_RX_LANE_SC1_SA0_STAT_INVLD_h_RSV46                                   = 63;
MSEC_RX_LANE_SC1_SA0_STAT_INVLD_l_INPKTSINVALID                           = 0;
MSEC_RX_LANE_SC1_SA0_STAT_INVLD_h_INPKTSINVALID                           = 31;

MSEC_RX_LANE_SC1_SA0_STAT_OK_WIDTH                                        = 1;
MSEC_RX_LANE_SC1_SA0_STAT_OK_ENTRIES_0                                    = 2;
MSEC_RX_LANE_SC1_SA0_STAT_OK_ENTRIES_1                                    = 8;
def MSEC_RX_LANE_SC1_SA0_STAT_OK(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020850 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA0_STAT_OK_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_SA0_STAT_OK_l_RSV47                                      = 32;
MSEC_RX_LANE_SC1_SA0_STAT_OK_h_RSV47                                      = 63;
MSEC_RX_LANE_SC1_SA0_STAT_OK_l_INPKTSOK                                   = 0;
MSEC_RX_LANE_SC1_SA0_STAT_OK_h_INPKTSOK                                   = 31;

MSEC_RX_LANE_SC1_SA0_KEY_WIDTH                                            = 4;
MSEC_RX_LANE_SC1_SA0_KEY_ENTRIES_0                                        = 2;
MSEC_RX_LANE_SC1_SA0_KEY_ENTRIES_1                                        = 8;
def MSEC_RX_LANE_SC1_SA0_KEY(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020880 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA0_KEY_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_SA0_KEY_l_BITS                                           = 0;
MSEC_RX_LANE_SC1_SA0_KEY_h_BITS                                           = 255;

MSEC_RX_LANE_SC1_SA0_NEXT_PN_WIDTH                                        = 1;
MSEC_RX_LANE_SC1_SA0_NEXT_PN_ENTRIES_0                                    = 2;
MSEC_RX_LANE_SC1_SA0_NEXT_PN_ENTRIES_1                                    = 8;
def MSEC_RX_LANE_SC1_SA0_NEXT_PN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00208A0 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA0_NEXT_PN_GET_DEFAULT() :
	return "0x1";

MSEC_RX_LANE_SC1_SA0_NEXT_PN_l_NEXTPN                                     = 0;
MSEC_RX_LANE_SC1_SA0_NEXT_PN_h_NEXTPN                                     = 63;

MSEC_RX_LANE_SC1_SA0_MIN_PN_WIDTH                                         = 1;
MSEC_RX_LANE_SC1_SA0_MIN_PN_ENTRIES_0                                     = 2;
MSEC_RX_LANE_SC1_SA0_MIN_PN_ENTRIES_1                                     = 8;
def MSEC_RX_LANE_SC1_SA0_MIN_PN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00208A8 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA0_MIN_PN_GET_DEFAULT() :
	return "0x1";

MSEC_RX_LANE_SC1_SA0_MIN_PN_l_LOWESTPN                                    = 0;
MSEC_RX_LANE_SC1_SA0_MIN_PN_h_LOWESTPN                                    = 63;

MSEC_RX_LANE_SC1_SA0_UPDATE_NEXT_PN_WIDTH                                 = 1;
MSEC_RX_LANE_SC1_SA0_UPDATE_NEXT_PN_ENTRIES_0                             = 2;
MSEC_RX_LANE_SC1_SA0_UPDATE_NEXT_PN_ENTRIES_1                             = 8;
def MSEC_RX_LANE_SC1_SA0_UPDATE_NEXT_PN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00208B0 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA0_UPDATE_NEXT_PN_GET_DEFAULT() :
	return "0x1";

MSEC_RX_LANE_SC1_SA0_UPDATE_NEXT_PN_l_UPDTNEXTPN                          = 0;
MSEC_RX_LANE_SC1_SA0_UPDATE_NEXT_PN_h_UPDTNEXTPN                          = 63;

MSEC_RX_LANE_SC1_SA0_UPDATE_MIN_PN_WIDTH                                  = 1;
MSEC_RX_LANE_SC1_SA0_UPDATE_MIN_PN_ENTRIES_0                              = 2;
MSEC_RX_LANE_SC1_SA0_UPDATE_MIN_PN_ENTRIES_1                              = 8;
def MSEC_RX_LANE_SC1_SA0_UPDATE_MIN_PN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00208B8 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA0_UPDATE_MIN_PN_GET_DEFAULT() :
	return "0x1";

MSEC_RX_LANE_SC1_SA0_UPDATE_MIN_PN_l_UPDTLOWESTPN                         = 0;
MSEC_RX_LANE_SC1_SA0_UPDATE_MIN_PN_h_UPDTLOWESTPN                         = 63;

MSEC_RX_LANE_SC1_SA0_SALT_WIDTH                                           = 2;
MSEC_RX_LANE_SC1_SA0_SALT_ENTRIES_0                                       = 2;
MSEC_RX_LANE_SC1_SA0_SALT_ENTRIES_1                                       = 8;
def MSEC_RX_LANE_SC1_SA0_SALT(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00208C0 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA0_SALT_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_SA0_SALT_l_RSV42                                         = 96;
MSEC_RX_LANE_SC1_SA0_SALT_h_RSV42                                         = 127;
MSEC_RX_LANE_SC1_SA0_SALT_l_BITS                                          = 0;
MSEC_RX_LANE_SC1_SA0_SALT_h_BITS                                          = 95;

MSEC_RX_LANE_SC1_SA1_EN_RCV_WIDTH                                         = 1;
MSEC_RX_LANE_SC1_SA1_EN_RCV_ENTRIES_0                                     = 2;
MSEC_RX_LANE_SC1_SA1_EN_RCV_ENTRIES_1                                     = 8;
def MSEC_RX_LANE_SC1_SA1_EN_RCV(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020900 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA1_EN_RCV_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_SA1_EN_RCV_l_RSV39                                       = 1;
MSEC_RX_LANE_SC1_SA1_EN_RCV_h_RSV39                                       = 63;
MSEC_RX_LANE_SC1_SA1_EN_RCV_b_ENABLERECEIVE                               = 0;

MSEC_RX_LANE_SC1_SA1_INUSE_WIDTH                                          = 1;
MSEC_RX_LANE_SC1_SA1_INUSE_ENTRIES_0                                      = 2;
MSEC_RX_LANE_SC1_SA1_INUSE_ENTRIES_1                                      = 8;
def MSEC_RX_LANE_SC1_SA1_INUSE(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020908 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA1_INUSE_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_SA1_INUSE_l_RSV40                                        = 1;
MSEC_RX_LANE_SC1_SA1_INUSE_h_RSV40                                        = 63;
MSEC_RX_LANE_SC1_SA1_INUSE_b_INUSE                                        = 0;

MSEC_RX_LANE_SC1_SA1_SSCI_WIDTH                                           = 1;
MSEC_RX_LANE_SC1_SA1_SSCI_ENTRIES_0                                       = 2;
MSEC_RX_LANE_SC1_SA1_SSCI_ENTRIES_1                                       = 8;
def MSEC_RX_LANE_SC1_SA1_SSCI(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020910 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA1_SSCI_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_SA1_SSCI_l_RSV41                                         = 32;
MSEC_RX_LANE_SC1_SA1_SSCI_h_RSV41                                         = 63;
MSEC_RX_LANE_SC1_SA1_SSCI_l_BITS                                          = 0;
MSEC_RX_LANE_SC1_SA1_SSCI_h_BITS                                          = 31;

MSEC_RX_LANE_SC1_SA1_STAT_UNUSED_SA_WIDTH                                 = 1;
MSEC_RX_LANE_SC1_SA1_STAT_UNUSED_SA_ENTRIES_0                             = 2;
MSEC_RX_LANE_SC1_SA1_STAT_UNUSED_SA_ENTRIES_1                             = 8;
def MSEC_RX_LANE_SC1_SA1_STAT_UNUSED_SA(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020930 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA1_STAT_UNUSED_SA_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_SA1_STAT_UNUSED_SA_l_RSV43                               = 32;
MSEC_RX_LANE_SC1_SA1_STAT_UNUSED_SA_h_RSV43                               = 63;
MSEC_RX_LANE_SC1_SA1_STAT_UNUSED_SA_l_INPKTSUNUSEDSA                      = 0;
MSEC_RX_LANE_SC1_SA1_STAT_UNUSED_SA_h_INPKTSUNUSEDSA                      = 31;

MSEC_RX_LANE_SC1_SA1_STAT_NO_USING_SA_WIDTH                               = 1;
MSEC_RX_LANE_SC1_SA1_STAT_NO_USING_SA_ENTRIES_0                           = 2;
MSEC_RX_LANE_SC1_SA1_STAT_NO_USING_SA_ENTRIES_1                           = 8;
def MSEC_RX_LANE_SC1_SA1_STAT_NO_USING_SA(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020938 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA1_STAT_NO_USING_SA_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_SA1_STAT_NO_USING_SA_l_RSV44                             = 32;
MSEC_RX_LANE_SC1_SA1_STAT_NO_USING_SA_h_RSV44                             = 63;
MSEC_RX_LANE_SC1_SA1_STAT_NO_USING_SA_l_INPKTSNOTUSINGSA                  = 0;
MSEC_RX_LANE_SC1_SA1_STAT_NO_USING_SA_h_INPKTSNOTUSINGSA                  = 31;

MSEC_RX_LANE_SC1_SA1_STAT_NOT_VLD_WIDTH                                   = 1;
MSEC_RX_LANE_SC1_SA1_STAT_NOT_VLD_ENTRIES_0                               = 2;
MSEC_RX_LANE_SC1_SA1_STAT_NOT_VLD_ENTRIES_1                               = 8;
def MSEC_RX_LANE_SC1_SA1_STAT_NOT_VLD(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020940 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA1_STAT_NOT_VLD_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_SA1_STAT_NOT_VLD_l_RSV45                                 = 32;
MSEC_RX_LANE_SC1_SA1_STAT_NOT_VLD_h_RSV45                                 = 63;
MSEC_RX_LANE_SC1_SA1_STAT_NOT_VLD_l_INPKTSNOTVALID                        = 0;
MSEC_RX_LANE_SC1_SA1_STAT_NOT_VLD_h_INPKTSNOTVALID                        = 31;

MSEC_RX_LANE_SC1_SA1_STAT_INVLD_WIDTH                                     = 1;
MSEC_RX_LANE_SC1_SA1_STAT_INVLD_ENTRIES_0                                 = 2;
MSEC_RX_LANE_SC1_SA1_STAT_INVLD_ENTRIES_1                                 = 8;
def MSEC_RX_LANE_SC1_SA1_STAT_INVLD(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020948 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA1_STAT_INVLD_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_SA1_STAT_INVLD_l_RSV46                                   = 32;
MSEC_RX_LANE_SC1_SA1_STAT_INVLD_h_RSV46                                   = 63;
MSEC_RX_LANE_SC1_SA1_STAT_INVLD_l_INPKTSINVALID                           = 0;
MSEC_RX_LANE_SC1_SA1_STAT_INVLD_h_INPKTSINVALID                           = 31;

MSEC_RX_LANE_SC1_SA1_STAT_OK_WIDTH                                        = 1;
MSEC_RX_LANE_SC1_SA1_STAT_OK_ENTRIES_0                                    = 2;
MSEC_RX_LANE_SC1_SA1_STAT_OK_ENTRIES_1                                    = 8;
def MSEC_RX_LANE_SC1_SA1_STAT_OK(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020950 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA1_STAT_OK_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_SA1_STAT_OK_l_RSV47                                      = 32;
MSEC_RX_LANE_SC1_SA1_STAT_OK_h_RSV47                                      = 63;
MSEC_RX_LANE_SC1_SA1_STAT_OK_l_INPKTSOK                                   = 0;
MSEC_RX_LANE_SC1_SA1_STAT_OK_h_INPKTSOK                                   = 31;

MSEC_RX_LANE_SC1_SA1_KEY_WIDTH                                            = 4;
MSEC_RX_LANE_SC1_SA1_KEY_ENTRIES_0                                        = 2;
MSEC_RX_LANE_SC1_SA1_KEY_ENTRIES_1                                        = 8;
def MSEC_RX_LANE_SC1_SA1_KEY(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020980 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA1_KEY_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_SA1_KEY_l_BITS                                           = 0;
MSEC_RX_LANE_SC1_SA1_KEY_h_BITS                                           = 255;

MSEC_RX_LANE_SC1_SA1_NEXT_PN_WIDTH                                        = 1;
MSEC_RX_LANE_SC1_SA1_NEXT_PN_ENTRIES_0                                    = 2;
MSEC_RX_LANE_SC1_SA1_NEXT_PN_ENTRIES_1                                    = 8;
def MSEC_RX_LANE_SC1_SA1_NEXT_PN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00209A0 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA1_NEXT_PN_GET_DEFAULT() :
	return "0x1";

MSEC_RX_LANE_SC1_SA1_NEXT_PN_l_NEXTPN                                     = 0;
MSEC_RX_LANE_SC1_SA1_NEXT_PN_h_NEXTPN                                     = 63;

MSEC_RX_LANE_SC1_SA1_MIN_PN_WIDTH                                         = 1;
MSEC_RX_LANE_SC1_SA1_MIN_PN_ENTRIES_0                                     = 2;
MSEC_RX_LANE_SC1_SA1_MIN_PN_ENTRIES_1                                     = 8;
def MSEC_RX_LANE_SC1_SA1_MIN_PN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00209A8 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA1_MIN_PN_GET_DEFAULT() :
	return "0x1";

MSEC_RX_LANE_SC1_SA1_MIN_PN_l_LOWESTPN                                    = 0;
MSEC_RX_LANE_SC1_SA1_MIN_PN_h_LOWESTPN                                    = 63;

MSEC_RX_LANE_SC1_SA1_UPDATE_NEXT_PN_WIDTH                                 = 1;
MSEC_RX_LANE_SC1_SA1_UPDATE_NEXT_PN_ENTRIES_0                             = 2;
MSEC_RX_LANE_SC1_SA1_UPDATE_NEXT_PN_ENTRIES_1                             = 8;
def MSEC_RX_LANE_SC1_SA1_UPDATE_NEXT_PN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00209B0 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA1_UPDATE_NEXT_PN_GET_DEFAULT() :
	return "0x1";

MSEC_RX_LANE_SC1_SA1_UPDATE_NEXT_PN_l_UPDTNEXTPN                          = 0;
MSEC_RX_LANE_SC1_SA1_UPDATE_NEXT_PN_h_UPDTNEXTPN                          = 63;

MSEC_RX_LANE_SC1_SA1_UPDATE_MIN_PN_WIDTH                                  = 1;
MSEC_RX_LANE_SC1_SA1_UPDATE_MIN_PN_ENTRIES_0                              = 2;
MSEC_RX_LANE_SC1_SA1_UPDATE_MIN_PN_ENTRIES_1                              = 8;
def MSEC_RX_LANE_SC1_SA1_UPDATE_MIN_PN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00209B8 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA1_UPDATE_MIN_PN_GET_DEFAULT() :
	return "0x1";

MSEC_RX_LANE_SC1_SA1_UPDATE_MIN_PN_l_UPDTLOWESTPN                         = 0;
MSEC_RX_LANE_SC1_SA1_UPDATE_MIN_PN_h_UPDTLOWESTPN                         = 63;

MSEC_RX_LANE_SC1_SA1_SALT_WIDTH                                           = 2;
MSEC_RX_LANE_SC1_SA1_SALT_ENTRIES_0                                       = 2;
MSEC_RX_LANE_SC1_SA1_SALT_ENTRIES_1                                       = 8;
def MSEC_RX_LANE_SC1_SA1_SALT(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00209C0 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA1_SALT_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_SA1_SALT_l_RSV42                                         = 96;
MSEC_RX_LANE_SC1_SA1_SALT_h_RSV42                                         = 127;
MSEC_RX_LANE_SC1_SA1_SALT_l_BITS                                          = 0;
MSEC_RX_LANE_SC1_SA1_SALT_h_BITS                                          = 95;

MSEC_RX_LANE_SC1_SA2_EN_RCV_WIDTH                                         = 1;
MSEC_RX_LANE_SC1_SA2_EN_RCV_ENTRIES_0                                     = 2;
MSEC_RX_LANE_SC1_SA2_EN_RCV_ENTRIES_1                                     = 8;
def MSEC_RX_LANE_SC1_SA2_EN_RCV(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020A00 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA2_EN_RCV_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_SA2_EN_RCV_l_RSV39                                       = 1;
MSEC_RX_LANE_SC1_SA2_EN_RCV_h_RSV39                                       = 63;
MSEC_RX_LANE_SC1_SA2_EN_RCV_b_ENABLERECEIVE                               = 0;

MSEC_RX_LANE_SC1_SA2_INUSE_WIDTH                                          = 1;
MSEC_RX_LANE_SC1_SA2_INUSE_ENTRIES_0                                      = 2;
MSEC_RX_LANE_SC1_SA2_INUSE_ENTRIES_1                                      = 8;
def MSEC_RX_LANE_SC1_SA2_INUSE(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020A08 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA2_INUSE_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_SA2_INUSE_l_RSV40                                        = 1;
MSEC_RX_LANE_SC1_SA2_INUSE_h_RSV40                                        = 63;
MSEC_RX_LANE_SC1_SA2_INUSE_b_INUSE                                        = 0;

MSEC_RX_LANE_SC1_SA2_SSCI_WIDTH                                           = 1;
MSEC_RX_LANE_SC1_SA2_SSCI_ENTRIES_0                                       = 2;
MSEC_RX_LANE_SC1_SA2_SSCI_ENTRIES_1                                       = 8;
def MSEC_RX_LANE_SC1_SA2_SSCI(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020A10 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA2_SSCI_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_SA2_SSCI_l_RSV41                                         = 32;
MSEC_RX_LANE_SC1_SA2_SSCI_h_RSV41                                         = 63;
MSEC_RX_LANE_SC1_SA2_SSCI_l_BITS                                          = 0;
MSEC_RX_LANE_SC1_SA2_SSCI_h_BITS                                          = 31;

MSEC_RX_LANE_SC1_SA2_STAT_UNUSED_SA_WIDTH                                 = 1;
MSEC_RX_LANE_SC1_SA2_STAT_UNUSED_SA_ENTRIES_0                             = 2;
MSEC_RX_LANE_SC1_SA2_STAT_UNUSED_SA_ENTRIES_1                             = 8;
def MSEC_RX_LANE_SC1_SA2_STAT_UNUSED_SA(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020A30 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA2_STAT_UNUSED_SA_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_SA2_STAT_UNUSED_SA_l_RSV43                               = 32;
MSEC_RX_LANE_SC1_SA2_STAT_UNUSED_SA_h_RSV43                               = 63;
MSEC_RX_LANE_SC1_SA2_STAT_UNUSED_SA_l_INPKTSUNUSEDSA                      = 0;
MSEC_RX_LANE_SC1_SA2_STAT_UNUSED_SA_h_INPKTSUNUSEDSA                      = 31;

MSEC_RX_LANE_SC1_SA2_STAT_NO_USING_SA_WIDTH                               = 1;
MSEC_RX_LANE_SC1_SA2_STAT_NO_USING_SA_ENTRIES_0                           = 2;
MSEC_RX_LANE_SC1_SA2_STAT_NO_USING_SA_ENTRIES_1                           = 8;
def MSEC_RX_LANE_SC1_SA2_STAT_NO_USING_SA(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020A38 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA2_STAT_NO_USING_SA_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_SA2_STAT_NO_USING_SA_l_RSV44                             = 32;
MSEC_RX_LANE_SC1_SA2_STAT_NO_USING_SA_h_RSV44                             = 63;
MSEC_RX_LANE_SC1_SA2_STAT_NO_USING_SA_l_INPKTSNOTUSINGSA                  = 0;
MSEC_RX_LANE_SC1_SA2_STAT_NO_USING_SA_h_INPKTSNOTUSINGSA                  = 31;

MSEC_RX_LANE_SC1_SA2_STAT_NOT_VLD_WIDTH                                   = 1;
MSEC_RX_LANE_SC1_SA2_STAT_NOT_VLD_ENTRIES_0                               = 2;
MSEC_RX_LANE_SC1_SA2_STAT_NOT_VLD_ENTRIES_1                               = 8;
def MSEC_RX_LANE_SC1_SA2_STAT_NOT_VLD(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020A40 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA2_STAT_NOT_VLD_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_SA2_STAT_NOT_VLD_l_RSV45                                 = 32;
MSEC_RX_LANE_SC1_SA2_STAT_NOT_VLD_h_RSV45                                 = 63;
MSEC_RX_LANE_SC1_SA2_STAT_NOT_VLD_l_INPKTSNOTVALID                        = 0;
MSEC_RX_LANE_SC1_SA2_STAT_NOT_VLD_h_INPKTSNOTVALID                        = 31;

MSEC_RX_LANE_SC1_SA2_STAT_INVLD_WIDTH                                     = 1;
MSEC_RX_LANE_SC1_SA2_STAT_INVLD_ENTRIES_0                                 = 2;
MSEC_RX_LANE_SC1_SA2_STAT_INVLD_ENTRIES_1                                 = 8;
def MSEC_RX_LANE_SC1_SA2_STAT_INVLD(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020A48 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA2_STAT_INVLD_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_SA2_STAT_INVLD_l_RSV46                                   = 32;
MSEC_RX_LANE_SC1_SA2_STAT_INVLD_h_RSV46                                   = 63;
MSEC_RX_LANE_SC1_SA2_STAT_INVLD_l_INPKTSINVALID                           = 0;
MSEC_RX_LANE_SC1_SA2_STAT_INVLD_h_INPKTSINVALID                           = 31;

MSEC_RX_LANE_SC1_SA2_STAT_OK_WIDTH                                        = 1;
MSEC_RX_LANE_SC1_SA2_STAT_OK_ENTRIES_0                                    = 2;
MSEC_RX_LANE_SC1_SA2_STAT_OK_ENTRIES_1                                    = 8;
def MSEC_RX_LANE_SC1_SA2_STAT_OK(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020A50 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA2_STAT_OK_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_SA2_STAT_OK_l_RSV47                                      = 32;
MSEC_RX_LANE_SC1_SA2_STAT_OK_h_RSV47                                      = 63;
MSEC_RX_LANE_SC1_SA2_STAT_OK_l_INPKTSOK                                   = 0;
MSEC_RX_LANE_SC1_SA2_STAT_OK_h_INPKTSOK                                   = 31;

MSEC_RX_LANE_SC1_SA2_KEY_WIDTH                                            = 4;
MSEC_RX_LANE_SC1_SA2_KEY_ENTRIES_0                                        = 2;
MSEC_RX_LANE_SC1_SA2_KEY_ENTRIES_1                                        = 8;
def MSEC_RX_LANE_SC1_SA2_KEY(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020A80 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA2_KEY_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_SA2_KEY_l_BITS                                           = 0;
MSEC_RX_LANE_SC1_SA2_KEY_h_BITS                                           = 255;

MSEC_RX_LANE_SC1_SA2_NEXT_PN_WIDTH                                        = 1;
MSEC_RX_LANE_SC1_SA2_NEXT_PN_ENTRIES_0                                    = 2;
MSEC_RX_LANE_SC1_SA2_NEXT_PN_ENTRIES_1                                    = 8;
def MSEC_RX_LANE_SC1_SA2_NEXT_PN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020AA0 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA2_NEXT_PN_GET_DEFAULT() :
	return "0x1";

MSEC_RX_LANE_SC1_SA2_NEXT_PN_l_NEXTPN                                     = 0;
MSEC_RX_LANE_SC1_SA2_NEXT_PN_h_NEXTPN                                     = 63;

MSEC_RX_LANE_SC1_SA2_MIN_PN_WIDTH                                         = 1;
MSEC_RX_LANE_SC1_SA2_MIN_PN_ENTRIES_0                                     = 2;
MSEC_RX_LANE_SC1_SA2_MIN_PN_ENTRIES_1                                     = 8;
def MSEC_RX_LANE_SC1_SA2_MIN_PN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020AA8 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA2_MIN_PN_GET_DEFAULT() :
	return "0x1";

MSEC_RX_LANE_SC1_SA2_MIN_PN_l_LOWESTPN                                    = 0;
MSEC_RX_LANE_SC1_SA2_MIN_PN_h_LOWESTPN                                    = 63;

MSEC_RX_LANE_SC1_SA2_UPDATE_NEXT_PN_WIDTH                                 = 1;
MSEC_RX_LANE_SC1_SA2_UPDATE_NEXT_PN_ENTRIES_0                             = 2;
MSEC_RX_LANE_SC1_SA2_UPDATE_NEXT_PN_ENTRIES_1                             = 8;
def MSEC_RX_LANE_SC1_SA2_UPDATE_NEXT_PN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020AB0 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA2_UPDATE_NEXT_PN_GET_DEFAULT() :
	return "0x1";

MSEC_RX_LANE_SC1_SA2_UPDATE_NEXT_PN_l_UPDTNEXTPN                          = 0;
MSEC_RX_LANE_SC1_SA2_UPDATE_NEXT_PN_h_UPDTNEXTPN                          = 63;

MSEC_RX_LANE_SC1_SA2_UPDATE_MIN_PN_WIDTH                                  = 1;
MSEC_RX_LANE_SC1_SA2_UPDATE_MIN_PN_ENTRIES_0                              = 2;
MSEC_RX_LANE_SC1_SA2_UPDATE_MIN_PN_ENTRIES_1                              = 8;
def MSEC_RX_LANE_SC1_SA2_UPDATE_MIN_PN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020AB8 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA2_UPDATE_MIN_PN_GET_DEFAULT() :
	return "0x1";

MSEC_RX_LANE_SC1_SA2_UPDATE_MIN_PN_l_UPDTLOWESTPN                         = 0;
MSEC_RX_LANE_SC1_SA2_UPDATE_MIN_PN_h_UPDTLOWESTPN                         = 63;

MSEC_RX_LANE_SC1_SA2_SALT_WIDTH                                           = 2;
MSEC_RX_LANE_SC1_SA2_SALT_ENTRIES_0                                       = 2;
MSEC_RX_LANE_SC1_SA2_SALT_ENTRIES_1                                       = 8;
def MSEC_RX_LANE_SC1_SA2_SALT(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020AC0 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA2_SALT_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_SA2_SALT_l_RSV42                                         = 96;
MSEC_RX_LANE_SC1_SA2_SALT_h_RSV42                                         = 127;
MSEC_RX_LANE_SC1_SA2_SALT_l_BITS                                          = 0;
MSEC_RX_LANE_SC1_SA2_SALT_h_BITS                                          = 95;

MSEC_RX_LANE_SC1_SA3_EN_RCV_WIDTH                                         = 1;
MSEC_RX_LANE_SC1_SA3_EN_RCV_ENTRIES_0                                     = 2;
MSEC_RX_LANE_SC1_SA3_EN_RCV_ENTRIES_1                                     = 8;
def MSEC_RX_LANE_SC1_SA3_EN_RCV(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020B00 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA3_EN_RCV_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_SA3_EN_RCV_l_RSV39                                       = 1;
MSEC_RX_LANE_SC1_SA3_EN_RCV_h_RSV39                                       = 63;
MSEC_RX_LANE_SC1_SA3_EN_RCV_b_ENABLERECEIVE                               = 0;

MSEC_RX_LANE_SC1_SA3_INUSE_WIDTH                                          = 1;
MSEC_RX_LANE_SC1_SA3_INUSE_ENTRIES_0                                      = 2;
MSEC_RX_LANE_SC1_SA3_INUSE_ENTRIES_1                                      = 8;
def MSEC_RX_LANE_SC1_SA3_INUSE(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020B08 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA3_INUSE_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_SA3_INUSE_l_RSV40                                        = 1;
MSEC_RX_LANE_SC1_SA3_INUSE_h_RSV40                                        = 63;
MSEC_RX_LANE_SC1_SA3_INUSE_b_INUSE                                        = 0;

MSEC_RX_LANE_SC1_SA3_SSCI_WIDTH                                           = 1;
MSEC_RX_LANE_SC1_SA3_SSCI_ENTRIES_0                                       = 2;
MSEC_RX_LANE_SC1_SA3_SSCI_ENTRIES_1                                       = 8;
def MSEC_RX_LANE_SC1_SA3_SSCI(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020B10 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA3_SSCI_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_SA3_SSCI_l_RSV41                                         = 32;
MSEC_RX_LANE_SC1_SA3_SSCI_h_RSV41                                         = 63;
MSEC_RX_LANE_SC1_SA3_SSCI_l_BITS                                          = 0;
MSEC_RX_LANE_SC1_SA3_SSCI_h_BITS                                          = 31;

MSEC_RX_LANE_SC1_SA3_STAT_UNUSED_SA_WIDTH                                 = 1;
MSEC_RX_LANE_SC1_SA3_STAT_UNUSED_SA_ENTRIES_0                             = 2;
MSEC_RX_LANE_SC1_SA3_STAT_UNUSED_SA_ENTRIES_1                             = 8;
def MSEC_RX_LANE_SC1_SA3_STAT_UNUSED_SA(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020B30 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA3_STAT_UNUSED_SA_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_SA3_STAT_UNUSED_SA_l_RSV43                               = 32;
MSEC_RX_LANE_SC1_SA3_STAT_UNUSED_SA_h_RSV43                               = 63;
MSEC_RX_LANE_SC1_SA3_STAT_UNUSED_SA_l_INPKTSUNUSEDSA                      = 0;
MSEC_RX_LANE_SC1_SA3_STAT_UNUSED_SA_h_INPKTSUNUSEDSA                      = 31;

MSEC_RX_LANE_SC1_SA3_STAT_NO_USING_SA_WIDTH                               = 1;
MSEC_RX_LANE_SC1_SA3_STAT_NO_USING_SA_ENTRIES_0                           = 2;
MSEC_RX_LANE_SC1_SA3_STAT_NO_USING_SA_ENTRIES_1                           = 8;
def MSEC_RX_LANE_SC1_SA3_STAT_NO_USING_SA(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020B38 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA3_STAT_NO_USING_SA_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_SA3_STAT_NO_USING_SA_l_RSV44                             = 32;
MSEC_RX_LANE_SC1_SA3_STAT_NO_USING_SA_h_RSV44                             = 63;
MSEC_RX_LANE_SC1_SA3_STAT_NO_USING_SA_l_INPKTSNOTUSINGSA                  = 0;
MSEC_RX_LANE_SC1_SA3_STAT_NO_USING_SA_h_INPKTSNOTUSINGSA                  = 31;

MSEC_RX_LANE_SC1_SA3_STAT_NOT_VLD_WIDTH                                   = 1;
MSEC_RX_LANE_SC1_SA3_STAT_NOT_VLD_ENTRIES_0                               = 2;
MSEC_RX_LANE_SC1_SA3_STAT_NOT_VLD_ENTRIES_1                               = 8;
def MSEC_RX_LANE_SC1_SA3_STAT_NOT_VLD(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020B40 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA3_STAT_NOT_VLD_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_SA3_STAT_NOT_VLD_l_RSV45                                 = 32;
MSEC_RX_LANE_SC1_SA3_STAT_NOT_VLD_h_RSV45                                 = 63;
MSEC_RX_LANE_SC1_SA3_STAT_NOT_VLD_l_INPKTSNOTVALID                        = 0;
MSEC_RX_LANE_SC1_SA3_STAT_NOT_VLD_h_INPKTSNOTVALID                        = 31;

MSEC_RX_LANE_SC1_SA3_STAT_INVLD_WIDTH                                     = 1;
MSEC_RX_LANE_SC1_SA3_STAT_INVLD_ENTRIES_0                                 = 2;
MSEC_RX_LANE_SC1_SA3_STAT_INVLD_ENTRIES_1                                 = 8;
def MSEC_RX_LANE_SC1_SA3_STAT_INVLD(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020B48 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA3_STAT_INVLD_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_SA3_STAT_INVLD_l_RSV46                                   = 32;
MSEC_RX_LANE_SC1_SA3_STAT_INVLD_h_RSV46                                   = 63;
MSEC_RX_LANE_SC1_SA3_STAT_INVLD_l_INPKTSINVALID                           = 0;
MSEC_RX_LANE_SC1_SA3_STAT_INVLD_h_INPKTSINVALID                           = 31;

MSEC_RX_LANE_SC1_SA3_STAT_OK_WIDTH                                        = 1;
MSEC_RX_LANE_SC1_SA3_STAT_OK_ENTRIES_0                                    = 2;
MSEC_RX_LANE_SC1_SA3_STAT_OK_ENTRIES_1                                    = 8;
def MSEC_RX_LANE_SC1_SA3_STAT_OK(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020B50 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA3_STAT_OK_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_SA3_STAT_OK_l_RSV47                                      = 32;
MSEC_RX_LANE_SC1_SA3_STAT_OK_h_RSV47                                      = 63;
MSEC_RX_LANE_SC1_SA3_STAT_OK_l_INPKTSOK                                   = 0;
MSEC_RX_LANE_SC1_SA3_STAT_OK_h_INPKTSOK                                   = 31;

MSEC_RX_LANE_SC1_SA3_KEY_WIDTH                                            = 4;
MSEC_RX_LANE_SC1_SA3_KEY_ENTRIES_0                                        = 2;
MSEC_RX_LANE_SC1_SA3_KEY_ENTRIES_1                                        = 8;
def MSEC_RX_LANE_SC1_SA3_KEY(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020B80 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA3_KEY_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_SA3_KEY_l_BITS                                           = 0;
MSEC_RX_LANE_SC1_SA3_KEY_h_BITS                                           = 255;

MSEC_RX_LANE_SC1_SA3_NEXT_PN_WIDTH                                        = 1;
MSEC_RX_LANE_SC1_SA3_NEXT_PN_ENTRIES_0                                    = 2;
MSEC_RX_LANE_SC1_SA3_NEXT_PN_ENTRIES_1                                    = 8;
def MSEC_RX_LANE_SC1_SA3_NEXT_PN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020BA0 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA3_NEXT_PN_GET_DEFAULT() :
	return "0x1";

MSEC_RX_LANE_SC1_SA3_NEXT_PN_l_NEXTPN                                     = 0;
MSEC_RX_LANE_SC1_SA3_NEXT_PN_h_NEXTPN                                     = 63;

MSEC_RX_LANE_SC1_SA3_MIN_PN_WIDTH                                         = 1;
MSEC_RX_LANE_SC1_SA3_MIN_PN_ENTRIES_0                                     = 2;
MSEC_RX_LANE_SC1_SA3_MIN_PN_ENTRIES_1                                     = 8;
def MSEC_RX_LANE_SC1_SA3_MIN_PN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020BA8 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA3_MIN_PN_GET_DEFAULT() :
	return "0x1";

MSEC_RX_LANE_SC1_SA3_MIN_PN_l_LOWESTPN                                    = 0;
MSEC_RX_LANE_SC1_SA3_MIN_PN_h_LOWESTPN                                    = 63;

MSEC_RX_LANE_SC1_SA3_UPDATE_NEXT_PN_WIDTH                                 = 1;
MSEC_RX_LANE_SC1_SA3_UPDATE_NEXT_PN_ENTRIES_0                             = 2;
MSEC_RX_LANE_SC1_SA3_UPDATE_NEXT_PN_ENTRIES_1                             = 8;
def MSEC_RX_LANE_SC1_SA3_UPDATE_NEXT_PN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020BB0 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA3_UPDATE_NEXT_PN_GET_DEFAULT() :
	return "0x1";

MSEC_RX_LANE_SC1_SA3_UPDATE_NEXT_PN_l_UPDTNEXTPN                          = 0;
MSEC_RX_LANE_SC1_SA3_UPDATE_NEXT_PN_h_UPDTNEXTPN                          = 63;

MSEC_RX_LANE_SC1_SA3_UPDATE_MIN_PN_WIDTH                                  = 1;
MSEC_RX_LANE_SC1_SA3_UPDATE_MIN_PN_ENTRIES_0                              = 2;
MSEC_RX_LANE_SC1_SA3_UPDATE_MIN_PN_ENTRIES_1                              = 8;
def MSEC_RX_LANE_SC1_SA3_UPDATE_MIN_PN(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020BB8 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA3_UPDATE_MIN_PN_GET_DEFAULT() :
	return "0x1";

MSEC_RX_LANE_SC1_SA3_UPDATE_MIN_PN_l_UPDTLOWESTPN                         = 0;
MSEC_RX_LANE_SC1_SA3_UPDATE_MIN_PN_h_UPDTLOWESTPN                         = 63;

MSEC_RX_LANE_SC1_SA3_SALT_WIDTH                                           = 2;
MSEC_RX_LANE_SC1_SA3_SALT_ENTRIES_0                                       = 2;
MSEC_RX_LANE_SC1_SA3_SALT_ENTRIES_1                                       = 8;
def MSEC_RX_LANE_SC1_SA3_SALT(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020BC0 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SA3_SALT_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_SA3_SALT_l_RSV42                                         = 96;
MSEC_RX_LANE_SC1_SA3_SALT_h_RSV42                                         = 127;
MSEC_RX_LANE_SC1_SA3_SALT_l_BITS                                          = 0;
MSEC_RX_LANE_SC1_SA3_SALT_h_BITS                                          = 95;

MSEC_RX_LANE_SC1_RCV_WIDTH                                                = 1;
MSEC_RX_LANE_SC1_RCV_ENTRIES_0                                            = 2;
MSEC_RX_LANE_SC1_RCV_ENTRIES_1                                            = 8;
def MSEC_RX_LANE_SC1_RCV(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020C00 + MSEC_BASE);
def MSEC_RX_LANE_SC1_RCV_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_RCV_l_RSV38                                              = 1;
MSEC_RX_LANE_SC1_RCV_h_RSV38                                              = 63;
MSEC_RX_LANE_SC1_RCV_b_RECEIVING                                          = 0;

MSEC_RX_LANE_SC1_SCI_WIDTH                                                = 1;
MSEC_RX_LANE_SC1_SCI_ENTRIES_0                                            = 2;
MSEC_RX_LANE_SC1_SCI_ENTRIES_1                                            = 8;
def MSEC_RX_LANE_SC1_SCI(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020C80 + MSEC_BASE);
def MSEC_RX_LANE_SC1_SCI_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_SCI_l_BITS                                               = 0;
MSEC_RX_LANE_SC1_SCI_h_BITS                                               = 63;

MSEC_RX_LANE_SC1_STAT_UNUSED_SA_WIDTH                                     = 1;
MSEC_RX_LANE_SC1_STAT_UNUSED_SA_ENTRIES_0                                 = 2;
MSEC_RX_LANE_SC1_STAT_UNUSED_SA_ENTRIES_1                                 = 8;
def MSEC_RX_LANE_SC1_STAT_UNUSED_SA(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020C90 + MSEC_BASE);
def MSEC_RX_LANE_SC1_STAT_UNUSED_SA_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_STAT_UNUSED_SA_l_BITS                                    = 0;
MSEC_RX_LANE_SC1_STAT_UNUSED_SA_h_BITS                                    = 63;

MSEC_RX_LANE_SC1_STAT_NO_USING_WIDTH                                      = 1;
MSEC_RX_LANE_SC1_STAT_NO_USING_ENTRIES_0                                  = 2;
MSEC_RX_LANE_SC1_STAT_NO_USING_ENTRIES_1                                  = 8;
def MSEC_RX_LANE_SC1_STAT_NO_USING(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020C98 + MSEC_BASE);
def MSEC_RX_LANE_SC1_STAT_NO_USING_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_STAT_NO_USING_l_BITS                                     = 0;
MSEC_RX_LANE_SC1_STAT_NO_USING_h_BITS                                     = 63;

MSEC_RX_LANE_SC1_STAT_LATE_WIDTH                                          = 1;
MSEC_RX_LANE_SC1_STAT_LATE_ENTRIES_0                                      = 2;
MSEC_RX_LANE_SC1_STAT_LATE_ENTRIES_1                                      = 8;
def MSEC_RX_LANE_SC1_STAT_LATE(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020CA0 + MSEC_BASE);
def MSEC_RX_LANE_SC1_STAT_LATE_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_STAT_LATE_l_BITS                                         = 0;
MSEC_RX_LANE_SC1_STAT_LATE_h_BITS                                         = 63;

MSEC_RX_LANE_SC1_STAT_NOT_VLD_WIDTH                                       = 1;
MSEC_RX_LANE_SC1_STAT_NOT_VLD_ENTRIES_0                                   = 2;
MSEC_RX_LANE_SC1_STAT_NOT_VLD_ENTRIES_1                                   = 8;
def MSEC_RX_LANE_SC1_STAT_NOT_VLD(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020CA8 + MSEC_BASE);
def MSEC_RX_LANE_SC1_STAT_NOT_VLD_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_STAT_NOT_VLD_l_BITS                                      = 0;
MSEC_RX_LANE_SC1_STAT_NOT_VLD_h_BITS                                      = 63;

MSEC_RX_LANE_SC1_STAT_INVLD_WIDTH                                         = 1;
MSEC_RX_LANE_SC1_STAT_INVLD_ENTRIES_0                                     = 2;
MSEC_RX_LANE_SC1_STAT_INVLD_ENTRIES_1                                     = 8;
def MSEC_RX_LANE_SC1_STAT_INVLD(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020CB0 + MSEC_BASE);
def MSEC_RX_LANE_SC1_STAT_INVLD_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_STAT_INVLD_l_BITS                                        = 0;
MSEC_RX_LANE_SC1_STAT_INVLD_h_BITS                                        = 63;

MSEC_RX_LANE_SC1_STAT_DLY_WIDTH                                           = 1;
MSEC_RX_LANE_SC1_STAT_DLY_ENTRIES_0                                       = 2;
MSEC_RX_LANE_SC1_STAT_DLY_ENTRIES_1                                       = 8;
def MSEC_RX_LANE_SC1_STAT_DLY(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020CB8 + MSEC_BASE);
def MSEC_RX_LANE_SC1_STAT_DLY_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_STAT_DLY_l_BITS                                          = 0;
MSEC_RX_LANE_SC1_STAT_DLY_h_BITS                                          = 63;

MSEC_RX_LANE_SC1_STAT_UNCHK_WIDTH                                         = 1;
MSEC_RX_LANE_SC1_STAT_UNCHK_ENTRIES_0                                     = 2;
MSEC_RX_LANE_SC1_STAT_UNCHK_ENTRIES_1                                     = 8;
def MSEC_RX_LANE_SC1_STAT_UNCHK(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020CC0 + MSEC_BASE);
def MSEC_RX_LANE_SC1_STAT_UNCHK_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_STAT_UNCHK_l_BITS                                        = 0;
MSEC_RX_LANE_SC1_STAT_UNCHK_h_BITS                                        = 63;

MSEC_RX_LANE_SC1_STAT_OK_WIDTH                                            = 1;
MSEC_RX_LANE_SC1_STAT_OK_ENTRIES_0                                        = 2;
MSEC_RX_LANE_SC1_STAT_OK_ENTRIES_1                                        = 8;
def MSEC_RX_LANE_SC1_STAT_OK(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020CC8 + MSEC_BASE);
def MSEC_RX_LANE_SC1_STAT_OK_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_STAT_OK_l_BITS                                           = 0;
MSEC_RX_LANE_SC1_STAT_OK_h_BITS                                           = 63;

MSEC_RX_LANE_SC1_STAT_VLDT_BYTE_WIDTH                                     = 1;
MSEC_RX_LANE_SC1_STAT_VLDT_BYTE_ENTRIES_0                                 = 2;
MSEC_RX_LANE_SC1_STAT_VLDT_BYTE_ENTRIES_1                                 = 8;
def MSEC_RX_LANE_SC1_STAT_VLDT_BYTE(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020CD0 + MSEC_BASE);
def MSEC_RX_LANE_SC1_STAT_VLDT_BYTE_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_STAT_VLDT_BYTE_l_BITS                                    = 0;
MSEC_RX_LANE_SC1_STAT_VLDT_BYTE_h_BITS                                    = 63;

MSEC_RX_LANE_SC1_STAT_DECR_BYTE_WIDTH                                     = 1;
MSEC_RX_LANE_SC1_STAT_DECR_BYTE_ENTRIES_0                                 = 2;
MSEC_RX_LANE_SC1_STAT_DECR_BYTE_ENTRIES_1                                 = 8;
def MSEC_RX_LANE_SC1_STAT_DECR_BYTE(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0020CD8 + MSEC_BASE);
def MSEC_RX_LANE_SC1_STAT_DECR_BYTE_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SC1_STAT_DECR_BYTE_l_BITS                                    = 0;
MSEC_RX_LANE_SC1_STAT_DECR_BYTE_h_BITS                                    = 63;

MSEC_RX_LANE_SCI_DFLT_WIDTH                                               = 1;
MSEC_RX_LANE_SCI_DFLT_ENTRIES_0                                           = 2;
MSEC_RX_LANE_SCI_DFLT_ENTRIES_1                                           = 8;
def MSEC_RX_LANE_SCI_DFLT(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x0021400 + MSEC_BASE);
def MSEC_RX_LANE_SCI_DFLT_GET_DEFAULT() :
	return "0x0";

MSEC_RX_LANE_SCI_DFLT_l_RSV35                                             = 1;
MSEC_RX_LANE_SCI_DFLT_h_RSV35                                             = 63;
MSEC_RX_LANE_SCI_DFLT_b_BITS                                              = 0;

MSEC_PTI_RX_LANE_THROUGH_WIDTH                                            = 1;
MSEC_PTI_RX_LANE_THROUGH_ENTRIES_0                                        = 2;
MSEC_PTI_RX_LANE_THROUGH_ENTRIES_1                                        = 8;
def MSEC_PTI_RX_LANE_THROUGH(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00214C0 + MSEC_BASE);
def MSEC_PTI_RX_LANE_THROUGH_GET_DEFAULT() :
	return "0x0";

MSEC_PTI_RX_LANE_THROUGH_l_PTI_RX_THROUGH_CNTR                            = 0;
MSEC_PTI_RX_LANE_THROUGH_h_PTI_RX_THROUGH_CNTR                            = 63;

MSEC_PTI_RX_LANE_UNCONTROLLED_WIDTH                                       = 1;
MSEC_PTI_RX_LANE_UNCONTROLLED_ENTRIES_0                                   = 2;
MSEC_PTI_RX_LANE_UNCONTROLLED_ENTRIES_1                                   = 8;
def MSEC_PTI_RX_LANE_UNCONTROLLED(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0002000 * index0) + (qword * 8) +  0x00214C8 + MSEC_BASE);
def MSEC_PTI_RX_LANE_UNCONTROLLED_GET_DEFAULT() :
	return "0x0";

MSEC_PTI_RX_LANE_UNCONTROLLED_l_BITS                                      = 0;
MSEC_PTI_RX_LANE_UNCONTROLLED_h_BITS                                      = 63;

MSEC_RX_CNTRL_WIDTH                                                       = 1;
MSEC_RX_CNTRL_ENTRIES                                                     = 8;
def MSEC_RX_CNTRL(index, qword) :
	return ((0x0040000 * index) + (qword * 8) + 0x0029400 + MSEC_BASE);
def MSEC_RX_CNTRL_GET_DEFAULT() :
	return "0x0";

MSEC_RX_CNTRL_l_RSV33                                                     = 16;
MSEC_RX_CNTRL_h_RSV33                                                     = 63;
MSEC_RX_CNTRL_l_RESERVED                                                  = 3;
MSEC_RX_CNTRL_h_RESERVED                                                  = 15;
MSEC_RX_CNTRL_b_REPLAYPROTECT                                             = 2;
MSEC_RX_CNTRL_l_VALIDATEFRAMES                                            = 0;
MSEC_RX_CNTRL_h_VALIDATEFRAMES                                            = 1;

MSEC_RX_RPLY_WIN_WIDTH                                                    = 1;
MSEC_RX_RPLY_WIN_ENTRIES                                                  = 8;
def MSEC_RX_RPLY_WIN(index, qword) :
	return ((0x0040000 * index) + (qword * 8) + 0x0029408 + MSEC_BASE);
def MSEC_RX_RPLY_WIN_GET_DEFAULT() :
	return "0x0";

MSEC_RX_RPLY_WIN_l_RSV34                                                  = 32;
MSEC_RX_RPLY_WIN_h_RSV34                                                  = 63;
MSEC_RX_RPLY_WIN_l_BITS                                                   = 0;
MSEC_RX_RPLY_WIN_h_BITS                                                   = 31;

MSEC_RX_ADD_FCS_WIDTH                                                     = 1;
MSEC_RX_ADD_FCS_ENTRIES                                                   = 8;
def MSEC_RX_ADD_FCS(index, qword) :
	return ((0x0040000 * index) + (qword * 8) + 0x0029410 + MSEC_BASE);
def MSEC_RX_ADD_FCS_GET_DEFAULT() :
	return "0x0";

MSEC_RX_ADD_FCS_l_RSV36                                                   = 1;
MSEC_RX_ADD_FCS_h_RSV36                                                   = 63;
MSEC_RX_ADD_FCS_b_BITS                                                    = 0;

MSEC_RX_KEEP_TAG_WIDTH                                                    = 1;
MSEC_RX_KEEP_TAG_ENTRIES                                                  = 8;
def MSEC_RX_KEEP_TAG(index, qword) :
	return ((0x0040000 * index) + (qword * 8) + 0x0029418 + MSEC_BASE);
def MSEC_RX_KEEP_TAG_GET_DEFAULT() :
	return "0x0";

MSEC_RX_KEEP_TAG_l_RSV37                                                  = 1;
MSEC_RX_KEEP_TAG_h_RSV37                                                  = 63;
MSEC_RX_KEEP_TAG_b_BITS                                                   = 0;

MSEC_RX_DBG_WIDTH                                                         = 2;
MSEC_RX_DBG_ENTRIES                                                       = 8;
def MSEC_RX_DBG(index, qword) :
	return ((0x0040000 * index) + (qword * 8) + 0x0029480 + MSEC_BASE);
def MSEC_RX_DBG_GET_DEFAULT() :
	return "0x10000000000";

MSEC_RX_DBG_l_BITS                                                        = 0;
MSEC_RX_DBG_h_BITS                                                        = 127;

MSEC_RX_DBG_PTI_WIDTH                                                     = 1;
MSEC_RX_DBG_PTI_ENTRIES                                                   = 8;
def MSEC_RX_DBG_PTI(index, qword) :
	return ((0x0040000 * index) + (qword * 8) + 0x00294C0 + MSEC_BASE);
def MSEC_RX_DBG_PTI_GET_DEFAULT() :
	return "0x50000005";

MSEC_RX_DBG_PTI_l_BITS                                                    = 0;
MSEC_RX_DBG_PTI_h_BITS                                                    = 63;

################ MSEC_SHELL_CTL_BASE ################
MSEC_SHELL_CTL_BASE                                             = 0x0400100;
MSEC_SHELL_CTL_SIZE                                             = 0x0200000;

MSEC_ECC_COR_ERR_WIDTH                                                    = 1;
MSEC_ECC_COR_ERR_ENTRIES                                                  = 8;
def MSEC_ECC_COR_ERR(index, qword) :
	return ((0x0040000 * index) + (qword * 8) + 0x0000000 + MSEC_SHELL_CTL_BASE);
def MSEC_ECC_COR_ERR_GET_DEFAULT() :
	return "0x0";

MSEC_ECC_COR_ERR_l__RSVD_                                                 = 12;
MSEC_ECC_COR_ERR_h__RSVD_                                                 = 31;
MSEC_ECC_COR_ERR_l_COUNTER                                                = 0;
MSEC_ECC_COR_ERR_h_COUNTER                                                = 11;

MSEC_ECC_UNCOR_ERR_WIDTH                                                  = 1;
MSEC_ECC_UNCOR_ERR_ENTRIES                                                = 8;
def MSEC_ECC_UNCOR_ERR(index, qword) :
	return ((0x0040000 * index) + (qword * 8) + 0x0000008 + MSEC_SHELL_CTL_BASE);
def MSEC_ECC_UNCOR_ERR_GET_DEFAULT() :
	return "0x0";

MSEC_ECC_UNCOR_ERR_l__RSVD_                                               = 12;
MSEC_ECC_UNCOR_ERR_h__RSVD_                                               = 31;
MSEC_ECC_UNCOR_ERR_l_COUNTER                                              = 0;
MSEC_ECC_UNCOR_ERR_h_COUNTER                                              = 11;

MSEC_STAT_MEM1_STATUS_WIDTH                                               = 1;
MSEC_STAT_MEM1_STATUS_ENTRIES                                             = 8;
def MSEC_STAT_MEM1_STATUS(index, qword) :
	return ((0x0040000 * index) + (qword * 8) + 0x0000010 + MSEC_SHELL_CTL_BASE);
def MSEC_STAT_MEM1_STATUS_GET_DEFAULT() :
	return "0x0";

MSEC_STAT_MEM1_STATUS_l__RSVD1_                                           = 30;
MSEC_STAT_MEM1_STATUS_h__RSVD1_                                           = 31;
MSEC_STAT_MEM1_STATUS_l_ERROR_ADDRESS                                     = 12;
MSEC_STAT_MEM1_STATUS_h_ERROR_ADDRESS                                     = 29;
MSEC_STAT_MEM1_STATUS_l__RSVD0_                                           = 4;
MSEC_STAT_MEM1_STATUS_h__RSVD0_                                           = 11;
MSEC_STAT_MEM1_STATUS_b_GLOBAL_INIT_DONE                                  = 3;
MSEC_STAT_MEM1_STATUS_b_INIT_DONE                                         = 2;
MSEC_STAT_MEM1_STATUS_b_ECC_CORRECTABLE                                   = 1;
MSEC_STAT_MEM1_STATUS_b_ECC_UNCORRECTABLE                                 = 0;

MSEC_STAT_MEM1_CONFIG_WIDTH                                               = 1;
MSEC_STAT_MEM1_CONFIG_ENTRIES                                             = 8;
def MSEC_STAT_MEM1_CONFIG(index, qword) :
	return ((0x0040000 * index) + (qword * 8) + 0x0000018 + MSEC_SHELL_CTL_BASE);
def MSEC_STAT_MEM1_CONFIG_GET_DEFAULT() :
	return "0x20311";

MSEC_STAT_MEM1_CONFIG_l_GEN_ECC_INST_NUM                                  = 25;
MSEC_STAT_MEM1_CONFIG_h_GEN_ECC_INST_NUM                                  = 31;
MSEC_STAT_MEM1_CONFIG_l__RSVD3_                                           = 20;
MSEC_STAT_MEM1_CONFIG_h__RSVD3_                                           = 24;
MSEC_STAT_MEM1_CONFIG_l_READ_MARGIN                                       = 16;
MSEC_STAT_MEM1_CONFIG_h_READ_MARGIN                                       = 19;
MSEC_STAT_MEM1_CONFIG_l__RSVD2_                                           = 13;
MSEC_STAT_MEM1_CONFIG_h__RSVD2_                                           = 15;
MSEC_STAT_MEM1_CONFIG_b_READ_MARGIN_ENABLE                                = 12;
MSEC_STAT_MEM1_CONFIG_l__RSVD1_                                           = 10;
MSEC_STAT_MEM1_CONFIG_h__RSVD1_                                           = 11;
MSEC_STAT_MEM1_CONFIG_b_U_ECC_COUNT_ENABLE                                = 9;
MSEC_STAT_MEM1_CONFIG_b_C_ECC_COUNT_ENABLE                                = 8;
MSEC_STAT_MEM1_CONFIG_l__RSVD0_                                           = 6;
MSEC_STAT_MEM1_CONFIG_h__RSVD0_                                           = 7;
MSEC_STAT_MEM1_CONFIG_b_MASK_INT                                          = 5;
MSEC_STAT_MEM1_CONFIG_b_LS_BYPASS                                         = 4;
MSEC_STAT_MEM1_CONFIG_b_LS_FORCE                                          = 3;
MSEC_STAT_MEM1_CONFIG_b_INVERT_2                                          = 2;
MSEC_STAT_MEM1_CONFIG_b_INVERT_1                                          = 1;
MSEC_STAT_MEM1_CONFIG_b_ECC_ENABLE                                        = 0;

MSEC_STAT_MEM2_STATUS_WIDTH                                               = 1;
MSEC_STAT_MEM2_STATUS_ENTRIES                                             = 8;
def MSEC_STAT_MEM2_STATUS(index, qword) :
	return ((0x0040000 * index) + (qword * 8) + 0x0000020 + MSEC_SHELL_CTL_BASE);
def MSEC_STAT_MEM2_STATUS_GET_DEFAULT() :
	return "0x0";

MSEC_STAT_MEM2_STATUS_l__RSVD1_                                           = 30;
MSEC_STAT_MEM2_STATUS_h__RSVD1_                                           = 31;
MSEC_STAT_MEM2_STATUS_l_ERROR_ADDRESS                                     = 12;
MSEC_STAT_MEM2_STATUS_h_ERROR_ADDRESS                                     = 29;
MSEC_STAT_MEM2_STATUS_l__RSVD0_                                           = 4;
MSEC_STAT_MEM2_STATUS_h__RSVD0_                                           = 11;
MSEC_STAT_MEM2_STATUS_b_GLOBAL_INIT_DONE                                  = 3;
MSEC_STAT_MEM2_STATUS_b_INIT_DONE                                         = 2;
MSEC_STAT_MEM2_STATUS_b_ECC_CORRECTABLE                                   = 1;
MSEC_STAT_MEM2_STATUS_b_ECC_UNCORRECTABLE                                 = 0;

MSEC_STAT_MEM2_CONFIG_WIDTH                                               = 1;
MSEC_STAT_MEM2_CONFIG_ENTRIES                                             = 8;
def MSEC_STAT_MEM2_CONFIG(index, qword) :
	return ((0x0040000 * index) + (qword * 8) + 0x0000028 + MSEC_SHELL_CTL_BASE);
def MSEC_STAT_MEM2_CONFIG_GET_DEFAULT() :
	return "0x20311";

MSEC_STAT_MEM2_CONFIG_l_GEN_ECC_INST_NUM                                  = 25;
MSEC_STAT_MEM2_CONFIG_h_GEN_ECC_INST_NUM                                  = 31;
MSEC_STAT_MEM2_CONFIG_l__RSVD3_                                           = 20;
MSEC_STAT_MEM2_CONFIG_h__RSVD3_                                           = 24;
MSEC_STAT_MEM2_CONFIG_l_READ_MARGIN                                       = 16;
MSEC_STAT_MEM2_CONFIG_h_READ_MARGIN                                       = 19;
MSEC_STAT_MEM2_CONFIG_l__RSVD2_                                           = 13;
MSEC_STAT_MEM2_CONFIG_h__RSVD2_                                           = 15;
MSEC_STAT_MEM2_CONFIG_b_READ_MARGIN_ENABLE                                = 12;
MSEC_STAT_MEM2_CONFIG_l__RSVD1_                                           = 10;
MSEC_STAT_MEM2_CONFIG_h__RSVD1_                                           = 11;
MSEC_STAT_MEM2_CONFIG_b_U_ECC_COUNT_ENABLE                                = 9;
MSEC_STAT_MEM2_CONFIG_b_C_ECC_COUNT_ENABLE                                = 8;
MSEC_STAT_MEM2_CONFIG_l__RSVD0_                                           = 6;
MSEC_STAT_MEM2_CONFIG_h__RSVD0_                                           = 7;
MSEC_STAT_MEM2_CONFIG_b_MASK_INT                                          = 5;
MSEC_STAT_MEM2_CONFIG_b_LS_BYPASS                                         = 4;
MSEC_STAT_MEM2_CONFIG_b_LS_FORCE                                          = 3;
MSEC_STAT_MEM2_CONFIG_b_INVERT_2                                          = 2;
MSEC_STAT_MEM2_CONFIG_b_INVERT_1                                          = 1;
MSEC_STAT_MEM2_CONFIG_b_ECC_ENABLE                                        = 0;

################ MAC_BASE ################
MAC_BASE                                                        = 0x0600000;
MAC_SIZE                                                        = 0x0020000;

MAC_SCRATCH_WIDTH                                                         = 1;
MAC_SCRATCH_ENTRIES                                                       = 32;
def MAC_SCRATCH(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000000 + MAC_BASE);
def MAC_SCRATCH_GET_DEFAULT() :
	return "0x0";

MAC_SCRATCH_l_SCRATCH                                                     = 0;
MAC_SCRATCH_h_SCRATCH                                                     = 63;

MAC_IP_WIDTH                                                              = 1;
MAC_IP_ENTRIES                                                            = 32;
def MAC_IP(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000008 + MAC_BASE);
def MAC_IP_GET_DEFAULT() :
	return "0x0";

MAC_IP_b_PIA_TX_FIFO_UNDERRUN                                             = 34;
MAC_IP_b_PIA_TX_FIFO_OVERRUN                                              = 33;
MAC_IP_b_PIA_RX_FIFO_OVERRUN                                              = 32;
MAC_IP_b_INVALID_SPEED                                                    = 31;
MAC_IP_b_PRI_ENC_IPV4                                                     = 30;
MAC_IP_b_PRI_ENC_IPV6                                                     = 29;
MAC_IP_b_PRI_ENC_MPLS1                                                    = 28;
MAC_IP_b_PRI_ENC_MPLS2                                                    = 27;
MAC_IP_b_PRI_ENC_VLAN1                                                    = 26;
MAC_IP_b_PRI_ENC_VLAN2                                                    = 25;
MAC_IP_b_LINK_FAULT_DEBOUNCED                                             = 24;
MAC_IP_b_LINK_FAULT_CHANGE                                                = 23;
MAC_IP_b_LPI_RX                                                           = 22;
MAC_IP_b_RX_LINK_UP                                                       = 21;
MAC_IP_b_TX_FRAME                                                         = 20;
MAC_IP_b_RX_FRAME                                                         = 19;
MAC_IP_b_RX_SEQ_OR_SIG                                                    = 18;
MAC_IP_b_ERROR_RX_PREAMBLE                                                = 17;
MAC_IP_b_ERROR_RX_CODE                                                    = 16;
MAC_IP_b_ERROR_RX_FRAME                                                   = 15;
MAC_IP_b_ERROR_RX_FCS                                                     = 14;
MAC_IP_b_ERROR_RX_OVERSIZE                                                = 13;
MAC_IP_b_ERROR_RX_JABBER                                                  = 12;
MAC_IP_b_ERROR_RX_UNDERSIZE                                               = 11;
MAC_IP_b_ERROR_RX_RUNT                                                    = 10;
MAC_IP_b_ERROR_RX_OVERRUN                                                 = 9;
MAC_IP_b_ERROR_TX_DATA_CORRUPT                                            = 8;
MAC_IP_b_ERROR_TX_FCS                                                     = 7;
MAC_IP_b_ERROR_TX_UNDERRUN                                                = 6;
MAC_IP_b_TIMEOUT_DROP                                                     = 5;
MAC_IP_b_LPI_SILENT                                                       = 4;
MAC_IP_b_CONTROL_FRAME_SENT                                               = 3;
MAC_IP_b_PAUSE_CONGESTION                                                 = 2;
MAC_IP_b_PFC_CONGESTION                                                   = 1;
MAC_IP_b_STATS_READY                                                      = 0;

MAC_IM_WIDTH                                                              = 1;
MAC_IM_ENTRIES                                                            = 32;
def MAC_IM(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000010 + MAC_BASE);
def MAC_IM_GET_DEFAULT() :
	return "0x7FFFFFFFF";

MAC_IM_b_PIA_TX_FIFO_UNDERRUN                                             = 34;
MAC_IM_b_PIA_TX_FIFO_OVERRUN                                              = 33;
MAC_IM_b_PIA_RX_FIFO_OVERRUN                                              = 32;
MAC_IM_b_INVALID_SPEED                                                    = 31;
MAC_IM_b_PRI_ENC_IPV4                                                     = 30;
MAC_IM_b_PRI_ENC_IPV6                                                     = 29;
MAC_IM_b_PRI_ENC_MPLS1                                                    = 28;
MAC_IM_b_PRI_ENC_MPLS2                                                    = 27;
MAC_IM_b_PRI_ENC_VLAN1                                                    = 26;
MAC_IM_b_PRI_ENC_VLAN2                                                    = 25;
MAC_IM_b_LINK_FAULT_DEBOUNCED                                             = 24;
MAC_IM_b_LINK_FAULT_CHANGE                                                = 23;
MAC_IM_b_LPI_RX                                                           = 22;
MAC_IM_b_RX_LINK_UP                                                       = 21;
MAC_IM_b_TX_FRAME                                                         = 20;
MAC_IM_b_RX_FRAME                                                         = 19;
MAC_IM_b_RX_SEQ_OR_SIG                                                    = 18;
MAC_IM_b_ERROR_RX_PREAMBLE                                                = 17;
MAC_IM_b_ERROR_RX_CODE                                                    = 16;
MAC_IM_b_ERROR_RX_FRAME                                                   = 15;
MAC_IM_b_ERROR_RX_FCS                                                     = 14;
MAC_IM_b_ERROR_RX_OVERSIZE                                                = 13;
MAC_IM_b_ERROR_RX_JABBER                                                  = 12;
MAC_IM_b_ERROR_RX_UNDERSIZE                                               = 11;
MAC_IM_b_ERROR_RX_RUNT                                                    = 10;
MAC_IM_b_ERROR_RX_OVERRUN                                                 = 9;
MAC_IM_b_ERROR_TX_DATA_CORRUPT                                            = 8;
MAC_IM_b_ERROR_TX_FCS                                                     = 7;
MAC_IM_b_ERROR_TX_UNDERRUN                                                = 6;
MAC_IM_b_TIMEOUT_DROP                                                     = 5;
MAC_IM_b_LPI_SILENT                                                       = 4;
MAC_IM_b_CONTROL_FRAME_SENT                                               = 3;
MAC_IM_b_PAUSE_CONGESTION                                                 = 2;
MAC_IM_b_PFC_CONGESTION                                                   = 1;
MAC_IM_b_STATS_READY                                                      = 0;

MAC_CFG_WIDTH                                                             = 1;
MAC_CFG_ENTRIES                                                           = 32;
def MAC_CFG(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000018 + MAC_BASE);
def MAC_CFG_GET_DEFAULT() :
	return "0xFA082800";

MAC_CFG_b_LINK_STATUS_IGNORE_LPI                                          = 32;
MAC_CFG_l_ACTIVITY_TIMEOUT                                                = 22;
MAC_CFG_h_ACTIVITY_TIMEOUT                                                = 31;
MAC_CFG_l_ACTIVITY_TIMESCALE                                              = 19;
MAC_CFG_h_ACTIVITY_TIMESCALE                                              = 21;
MAC_CFG_b_MAC_LINKUP_ENABLE                                               = 18;
MAC_CFG_b_STATS_CLR_ON_SNAP                                               = 17;
MAC_CFG_b_STATS_REQUEST                                                   = 16;
MAC_CFG_l_MAC_CONTROL_MODE                                                = 14;
MAC_CFG_h_MAC_CONTROL_MODE                                                = 15;
MAC_CFG_l_MAX_FRAME_LENGTH                                                = 0;
MAC_CFG_h_MAX_FRAME_LENGTH                                                = 13;

MAC_PATH_CFG_WIDTH                                                        = 1;
MAC_PATH_CFG_ENTRIES                                                      = 32;
def MAC_PATH_CFG(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000020 + MAC_BASE);
def MAC_PATH_CFG_GET_DEFAULT() :
	return "0x0";

MAC_PATH_CFG_b_MSEC_ENABLE                                                = 3;
MAC_PATH_CFG_b_MSEC_HOLD                                                  = 2;
MAC_PATH_CFG_b_MII_LOOPBACK                                               = 1;
MAC_PATH_CFG_b_SWITCH_LOOPBACK                                            = 0;

MAC_STATUS_WIDTH                                                          = 1;
MAC_STATUS_ENTRIES                                                        = 32;
def MAC_STATUS(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000028 + MAC_BASE);
def MAC_STATUS_GET_DEFAULT() :
	return "0x20000";

MAC_STATUS_b_MSEC_EMPTY                                                   = 17;
MAC_STATUS_b_STATS_IN_PROGRESS                                            = 16;
MAC_STATUS_b_STATS_READY                                                  = 15;
MAC_STATUS_l_LINK_FAULT_DEBOUNCED                                         = 13;
MAC_STATUS_h_LINK_FAULT_DEBOUNCED                                         = 14;
MAC_STATUS_l_LINK_FAULT_MAC                                               = 11;
MAC_STATUS_h_LINK_FAULT_MAC                                               = 12;
MAC_STATUS_l_LINK_FAULT                                                   = 9;
MAC_STATUS_h_LINK_FAULT                                                   = 10;
MAC_STATUS_b_TX_LINK_UP                                                   = 8;
MAC_STATUS_b_RX_LINK_UP                                                   = 7;
MAC_STATUS_b_TRANSMITTING                                                 = 6;
MAC_STATUS_b_RECEIVING                                                    = 5;
MAC_STATUS_b_LPI_TX                                                       = 4;
MAC_STATUS_b_LPI_RX                                                       = 3;
MAC_STATUS_b_LPI_SILENT                                                   = 2;
MAC_STATUS_b_ACTIVITY                                                     = 1;
MAC_STATUS_b_LINK_STATUS                                                  = 0;

MAC_SA_WIDTH                                                              = 1;
MAC_SA_ENTRIES                                                            = 32;
def MAC_SA(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000030 + MAC_BASE);
def MAC_SA_GET_DEFAULT() :
	return "0x0";

MAC_SA_l_PHYS_ADDRESS                                                     = 0;
MAC_SA_h_PHYS_ADDRESS                                                     = 47;

MAC_TX_MII_CFG_WIDTH                                                      = 1;
MAC_TX_MII_CFG_ENTRIES                                                    = 32;
def MAC_TX_MII_CFG(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000038 + MAC_BASE);
def MAC_TX_MII_CFG_GET_DEFAULT() :
	return "0xC00000000";

MAC_TX_MII_CFG_b_IFG_ENABLE_DIC                                           = 38;
MAC_TX_MII_CFG_l_IFG_MIN_BYTES                                            = 32;
MAC_TX_MII_CFG_h_IFG_MIN_BYTES                                            = 37;
MAC_TX_MII_CFG_l_FAULT_MODE                                               = 29;
MAC_TX_MII_CFG_h_FAULT_MODE                                               = 31;
MAC_TX_MII_CFG_b_LPI_REQUEST                                              = 28;
MAC_TX_MII_CFG_b_LPI_AUTOMATIC_START                                      = 27;
MAC_TX_MII_CFG_b_LPI_AUTOMATIC_STOP                                       = 26;
MAC_TX_MII_CFG_l_LPI_TIMEOUT                                              = 16;
MAC_TX_MII_CFG_h_LPI_TIMEOUT                                              = 25;
MAC_TX_MII_CFG_l_LPI_TIMESCALE                                            = 13;
MAC_TX_MII_CFG_h_LPI_TIMESCALE                                            = 15;
MAC_TX_MII_CFG_l_LPI_ACTIVITY_TIMEOUT                                     = 3;
MAC_TX_MII_CFG_h_LPI_ACTIVITY_TIMEOUT                                     = 12;
MAC_TX_MII_CFG_l_LPI_ACTIVITY_TIMESCALE                                   = 0;
MAC_TX_MII_CFG_h_LPI_ACTIVITY_TIMESCALE                                   = 2;

MAC_TX_PATH_CFG_WIDTH                                                     = 1;
MAC_TX_PATH_CFG_ENTRIES                                                   = 32;
def MAC_TX_PATH_CFG(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000040 + MAC_BASE);
def MAC_TX_PATH_CFG_GET_DEFAULT() :
	return "0x4000";

MAC_TX_PATH_CFG_b_DISABLE_AGE_DROP                                        = 33;
MAC_TX_PATH_CFG_b_DRAIN_MODE                                              = 32;
MAC_TX_PATH_CFG_l_FORCE_XOFF_ENABLE                                       = 24;
MAC_TX_PATH_CFG_h_FORCE_XOFF_ENABLE                                       = 31;
MAC_TX_PATH_CFG_l_FORCE_XOFF_VALUE                                        = 16;
MAC_TX_PATH_CFG_h_FORCE_XOFF_VALUE                                        = 23;
MAC_TX_PATH_CFG_l_PAUSE_TIME                                              = 0;
MAC_TX_PATH_CFG_h_PAUSE_TIME                                              = 15;

MAC_TX_SEQUENCE_WIDTH                                                     = 1;
MAC_TX_SEQUENCE_ENTRIES                                                   = 32;
def MAC_TX_SEQUENCE(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000048 + MAC_BASE);
def MAC_TX_SEQUENCE_GET_DEFAULT() :
	return "0x0";

MAC_TX_SEQUENCE_l_D                                                       = 0;
MAC_TX_SEQUENCE_h_D                                                       = 31;

MAC_TX_CONTROL_STATUS_WIDTH                                               = 1;
MAC_TX_CONTROL_STATUS_ENTRIES                                             = 32;
def MAC_TX_CONTROL_STATUS(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000050 + MAC_BASE);
def MAC_TX_CONTROL_STATUS_GET_DEFAULT() :
	return "0x0";

MAC_TX_CONTROL_STATUS_l_XOFF                                              = 17;
MAC_TX_CONTROL_STATUS_h_XOFF                                              = 24;
MAC_TX_CONTROL_STATUS_l_PAUSE_REFRESH_TIMER                               = 0;
MAC_TX_CONTROL_STATUS_h_PAUSE_REFRESH_TIMER                               = 16;

MAC_RX_MII_CFG_WIDTH                                                      = 1;
MAC_RX_MII_CFG_ENTRIES                                                    = 32;
def MAC_RX_MII_CFG(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000058 + MAC_BASE);
def MAC_RX_MII_CFG_GET_DEFAULT() :
	return "0x0";

MAC_RX_MII_CFG_l_MIN_EVENT_RATE                                           = 45;
MAC_RX_MII_CFG_h_MIN_EVENT_RATE                                           = 48;
MAC_RX_MII_CFG_b_LINK_FAULT_DISABLE                                       = 44;
MAC_RX_MII_CFG_b_FORCE_BAD_FCS                                            = 43;
MAC_RX_MII_CFG_b_IGNORE_CODE_ERROR                                        = 42;
MAC_RX_MII_CFG_b_IGNORE_FCS_ERROR                                         = 41;
MAC_RX_MII_CFG_b_IGNORE_OVERSIZE_ERROR                                    = 40;
MAC_RX_MII_CFG_b_IGNORE_PREAMBLE_ERROR                                    = 39;
MAC_RX_MII_CFG_l_LPI_RX_TIMEOUT                                           = 29;
MAC_RX_MII_CFG_h_LPI_RX_TIMEOUT                                           = 38;
MAC_RX_MII_CFG_l_LPI_RX_TIMESCALE                                         = 26;
MAC_RX_MII_CFG_h_LPI_RX_TIMESCALE                                         = 28;
MAC_RX_MII_CFG_l_LINK_UP_TIMEOUT                                          = 16;
MAC_RX_MII_CFG_h_LINK_UP_TIMEOUT                                          = 25;
MAC_RX_MII_CFG_l_LINK_UP_TIMESCALE                                        = 13;
MAC_RX_MII_CFG_h_LINK_UP_TIMESCALE                                        = 15;
MAC_RX_MII_CFG_l_LINK_DOWN_TIMEOUT                                        = 3;
MAC_RX_MII_CFG_h_LINK_DOWN_TIMEOUT                                        = 12;
MAC_RX_MII_CFG_l_LINK_DOWN_TIMESCALE                                      = 0;
MAC_RX_MII_CFG_h_LINK_DOWN_TIMESCALE                                      = 2;

MAC_RX_PATH_CFG_WIDTH                                                     = 1;
MAC_RX_PATH_CFG_ENTRIES                                                   = 32;
def MAC_RX_PATH_CFG(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000060 + MAC_BASE);
def MAC_RX_PATH_CFG_GET_DEFAULT() :
	return "0x0";

MAC_RX_PATH_CFG_b_DRAIN_MODE                                              = 21;
MAC_RX_PATH_CFG_l_FORCE_XOFF_ENABLE                                       = 13;
MAC_RX_PATH_CFG_h_FORCE_XOFF_ENABLE                                       = 20;
MAC_RX_PATH_CFG_l_FORCE_XOFF_VALUE                                        = 5;
MAC_RX_PATH_CFG_h_FORCE_XOFF_VALUE                                        = 12;
MAC_RX_PATH_CFG_b_FORWARD_PAUSE                                           = 4;
MAC_RX_PATH_CFG_b_FORWARD_PFC                                             = 3;
MAC_RX_PATH_CFG_l_SELECT_TIMER                                            = 0;
MAC_RX_PATH_CFG_h_SELECT_TIMER                                            = 2;

MAC_RX_PARSER_CFG_1_WIDTH                                                 = 1;
MAC_RX_PARSER_CFG_1_ENTRIES                                               = 32;
def MAC_RX_PARSER_CFG_1(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000068 + MAC_BASE);
def MAC_RX_PARSER_CFG_1_GET_DEFAULT() :
	return "0x0";

MAC_RX_PARSER_CFG_1_l_EVENT_COUNTER_SELECT                                = 36;
MAC_RX_PARSER_CFG_1_h_EVENT_COUNTER_SELECT                                = 38;
MAC_RX_PARSER_CFG_1_l_USER_ETHERTYPE1_SEL                                 = 34;
MAC_RX_PARSER_CFG_1_h_USER_ETHERTYPE1_SEL                                 = 35;
MAC_RX_PARSER_CFG_1_l_USER_ETHERTYPE2_SEL                                 = 32;
MAC_RX_PARSER_CFG_1_h_USER_ETHERTYPE2_SEL                                 = 33;
MAC_RX_PARSER_CFG_1_l_USER_ETHERTYPE1                                     = 16;
MAC_RX_PARSER_CFG_1_h_USER_ETHERTYPE1                                     = 31;
MAC_RX_PARSER_CFG_1_l_USER_ETHERTYPE2                                     = 0;
MAC_RX_PARSER_CFG_1_h_USER_ETHERTYPE2                                     = 15;

MAC_RX_PARSER_CFG_2_WIDTH                                                 = 1;
MAC_RX_PARSER_CFG_2_ENTRIES                                               = 32;
def MAC_RX_PARSER_CFG_2(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000070 + MAC_BASE);
def MAC_RX_PARSER_CFG_2_GET_DEFAULT() :
	return "0xE40000000000";

MAC_RX_PARSER_CFG_2_l_PRI_PRECEDENCE1                                     = 46;
MAC_RX_PARSER_CFG_2_h_PRI_PRECEDENCE1                                     = 47;
MAC_RX_PARSER_CFG_2_l_PRI_PRECEDENCE2                                     = 44;
MAC_RX_PARSER_CFG_2_h_PRI_PRECEDENCE2                                     = 45;
MAC_RX_PARSER_CFG_2_l_PRI_PRECEDENCE3                                     = 42;
MAC_RX_PARSER_CFG_2_h_PRI_PRECEDENCE3                                     = 43;
MAC_RX_PARSER_CFG_2_l_PRI_PRECEDENCE4                                     = 40;
MAC_RX_PARSER_CFG_2_h_PRI_PRECEDENCE4                                     = 41;
MAC_RX_PARSER_CFG_2_l_PRI_ENC_META                                        = 32;
MAC_RX_PARSER_CFG_2_h_PRI_ENC_META                                        = 39;
MAC_RX_PARSER_CFG_2_l_PRI_ENC_MPLS1                                       = 24;
MAC_RX_PARSER_CFG_2_h_PRI_ENC_MPLS1                                       = 31;
MAC_RX_PARSER_CFG_2_l_PRI_ENC_MPLS2                                       = 16;
MAC_RX_PARSER_CFG_2_h_PRI_ENC_MPLS2                                       = 23;
MAC_RX_PARSER_CFG_2_l_PRI_ENC_VLAN1                                       = 8;
MAC_RX_PARSER_CFG_2_h_PRI_ENC_VLAN1                                       = 15;
MAC_RX_PARSER_CFG_2_l_PRI_ENC_VLAN2                                       = 0;
MAC_RX_PARSER_CFG_2_h_PRI_ENC_VLAN2                                       = 7;

MAC_RX_PARSER_CFG_3_WIDTH                                                 = 1;
MAC_RX_PARSER_CFG_3_ENTRIES                                               = 32;
def MAC_RX_PARSER_CFG_3(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000078 + MAC_BASE);
def MAC_RX_PARSER_CFG_3_GET_DEFAULT() :
	return "0x0";

MAC_RX_PARSER_CFG_3_l_PRI_ENC_IP                                          = 0;
MAC_RX_PARSER_CFG_3_h_PRI_ENC_IP                                          = 63;

MAC_RX_SEQUENCE_WIDTH                                                     = 1;
MAC_RX_SEQUENCE_ENTRIES                                                   = 32;
def MAC_RX_SEQUENCE(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000080 + MAC_BASE);
def MAC_RX_SEQUENCE_GET_DEFAULT() :
	return "0x0";

MAC_RX_SEQUENCE_l_D                                                       = 0;
MAC_RX_SEQUENCE_h_D                                                       = 31;

MAC_RX_CONTROL_STATUS_WIDTH                                               = 1;
MAC_RX_CONTROL_STATUS_ENTRIES                                             = 32;
def MAC_RX_CONTROL_STATUS(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000088 + MAC_BASE);
def MAC_RX_CONTROL_STATUS_GET_DEFAULT() :
	return "0x0";

MAC_RX_CONTROL_STATUS_l_XOFF                                              = 41;
MAC_RX_CONTROL_STATUS_h_XOFF                                              = 48;
MAC_RX_CONTROL_STATUS_b_PAUSE_TIMER_DONE                                  = 40;
MAC_RX_CONTROL_STATUS_l_PFC_TIMER_DONE                                    = 32;
MAC_RX_CONTROL_STATUS_h_PFC_TIMER_DONE                                    = 39;
MAC_RX_CONTROL_STATUS_l_PRIORITY_ENABLE_VECTOR                            = 16;
MAC_RX_CONTROL_STATUS_h_PRIORITY_ENABLE_VECTOR                            = 31;
MAC_RX_CONTROL_STATUS_l_SELECTED_PAUSE_TIMER                              = 0;
MAC_RX_CONTROL_STATUS_h_SELECTED_PAUSE_TIMER                              = 15;

MAC_RX_LINK_COUNTER_WIDTH                                                 = 1;
MAC_RX_LINK_COUNTER_ENTRIES                                               = 32;
def MAC_RX_LINK_COUNTER(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000090 + MAC_BASE);
def MAC_RX_LINK_COUNTER_GET_DEFAULT() :
	return "0x0";

MAC_RX_LINK_COUNTER_l_NO_FAULT                                            = 20;
MAC_RX_LINK_COUNTER_h_NO_FAULT                                            = 31;
MAC_RX_LINK_COUNTER_l_LOCAL_FAULT                                         = 10;
MAC_RX_LINK_COUNTER_h_LOCAL_FAULT                                         = 19;
MAC_RX_LINK_COUNTER_l_REMOTE_FAULT                                        = 0;
MAC_RX_LINK_COUNTER_h_REMOTE_FAULT                                        = 9;

MAC_RX_PARSER_COUNTER_WIDTH                                               = 1;
MAC_RX_PARSER_COUNTER_ENTRIES                                             = 32;
def MAC_RX_PARSER_COUNTER(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000098 + MAC_BASE);
def MAC_RX_PARSER_COUNTER_GET_DEFAULT() :
	return "0x0";

MAC_RX_PARSER_COUNTER_l_COUNT                                             = 0;
MAC_RX_PARSER_COUNTER_h_COUNT                                             = 31;

MAC_PIA_CFG_WIDTH                                                         = 1;
MAC_PIA_CFG_ENTRIES                                                       = 32;
def MAC_PIA_CFG(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x00000A0 + MAC_BASE);
def MAC_PIA_CFG_GET_DEFAULT() :
	return "0x0";

MAC_PIA_CFG_b_XOFF_ENABLE                                                 = 10;
MAC_PIA_CFG_b_ONPI_MASTER_MODE                                            = 9;
MAC_PIA_CFG_l_ONPI_SPEED                                                  = 1;
MAC_PIA_CFG_h_ONPI_SPEED                                                  = 8;
MAC_PIA_CFG_b_ONPI_ENABLE                                                 = 0;

MAC_PIA_STATUS_WIDTH                                                      = 1;
MAC_PIA_STATUS_ENTRIES                                                    = 32;
def MAC_PIA_STATUS(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x00000A8 + MAC_BASE);
def MAC_PIA_STATUS_GET_DEFAULT() :
	return "0x0";

MAC_PIA_STATUS_l_ONPI_SPEED                                               = 24;
MAC_PIA_STATUS_h_ONPI_SPEED                                               = 31;
MAC_PIA_STATUS_l_TX_FIFO_DEPTH                                            = 19;
MAC_PIA_STATUS_h_TX_FIFO_DEPTH                                            = 23;
MAC_PIA_STATUS_b_TX_FIFO_FULL                                             = 18;
MAC_PIA_STATUS_b_TX_FIFO_AFULL                                            = 17;
MAC_PIA_STATUS_b_TX_FIFO_AEMPTY                                           = 16;
MAC_PIA_STATUS_b_TX_FIFO_EMPTY                                            = 15;
MAC_PIA_STATUS_b_TX_FIFO_PARITY_ERR                                       = 14;
MAC_PIA_STATUS_b_TX_FIFO_OVERFLOW                                         = 13;
MAC_PIA_STATUS_b_TX_FIFO_UNDERFLOW                                        = 12;
MAC_PIA_STATUS_l_RX_FIFO_DEPTH                                            = 7;
MAC_PIA_STATUS_h_RX_FIFO_DEPTH                                            = 11;
MAC_PIA_STATUS_b_RX_FIFO_FULL                                             = 6;
MAC_PIA_STATUS_b_RX_FIFO_AFULL                                            = 5;
MAC_PIA_STATUS_b_RX_FIFO_AEMPTY                                           = 4;
MAC_PIA_STATUS_b_RX_FIFO_EMPTY                                            = 3;
MAC_PIA_STATUS_b_RX_FIFO_PARITY_ERR                                       = 2;
MAC_PIA_STATUS_b_RX_FIFO_OVERFLOW                                         = 1;
MAC_PIA_STATUS_b_RX_FIFO_UNDERFLOW                                        = 0;

MAC_STAT_TX_OCTET_WIDTH                                                   = 1;
MAC_STAT_TX_OCTET_ENTRIES                                                 = 32;
def MAC_STAT_TX_OCTET(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000100 + MAC_BASE);
def MAC_STAT_TX_OCTET_GET_DEFAULT() :
	return "0x0";

MAC_STAT_TX_OCTET_l_COUNT                                                 = 0;
MAC_STAT_TX_OCTET_h_COUNT                                                 = 63;

MAC_STAT_TX_BAD_OCTET_WIDTH                                               = 1;
MAC_STAT_TX_BAD_OCTET_ENTRIES                                             = 32;
def MAC_STAT_TX_BAD_OCTET(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000108 + MAC_BASE);
def MAC_STAT_TX_BAD_OCTET_GET_DEFAULT() :
	return "0x0";

MAC_STAT_TX_BAD_OCTET_l_COUNT                                             = 0;
MAC_STAT_TX_BAD_OCTET_h_COUNT                                             = 63;

MAC_STAT_TX_FRAME_WIDTH                                                   = 1;
MAC_STAT_TX_FRAME_ENTRIES                                                 = 32;
def MAC_STAT_TX_FRAME(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000110 + MAC_BASE);
def MAC_STAT_TX_FRAME_GET_DEFAULT() :
	return "0x0";

MAC_STAT_TX_FRAME_l_COUNT                                                 = 0;
MAC_STAT_TX_FRAME_h_COUNT                                                 = 63;

MAC_STAT_TX_BAD_FRAME_WIDTH                                               = 1;
MAC_STAT_TX_BAD_FRAME_ENTRIES                                             = 32;
def MAC_STAT_TX_BAD_FRAME(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000118 + MAC_BASE);
def MAC_STAT_TX_BAD_FRAME_GET_DEFAULT() :
	return "0x0";

MAC_STAT_TX_BAD_FRAME_l_COUNT                                             = 0;
MAC_STAT_TX_BAD_FRAME_h_COUNT                                             = 63;

MAC_STAT_TX_FCS_ERROR_WIDTH                                               = 1;
MAC_STAT_TX_FCS_ERROR_ENTRIES                                             = 32;
def MAC_STAT_TX_FCS_ERROR(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000120 + MAC_BASE);
def MAC_STAT_TX_FCS_ERROR_GET_DEFAULT() :
	return "0x0";

MAC_STAT_TX_FCS_ERROR_l_COUNT                                             = 0;
MAC_STAT_TX_FCS_ERROR_h_COUNT                                             = 63;

MAC_STAT_TX_CONTROL_WIDTH                                                 = 1;
MAC_STAT_TX_CONTROL_ENTRIES                                               = 32;
def MAC_STAT_TX_CONTROL(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000128 + MAC_BASE);
def MAC_STAT_TX_CONTROL_GET_DEFAULT() :
	return "0x0";

MAC_STAT_TX_CONTROL_l_COUNT                                               = 0;
MAC_STAT_TX_CONTROL_h_COUNT                                               = 63;

MAC_STAT_TX_64_WIDTH                                                      = 1;
MAC_STAT_TX_64_ENTRIES                                                    = 32;
def MAC_STAT_TX_64(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000130 + MAC_BASE);
def MAC_STAT_TX_64_GET_DEFAULT() :
	return "0x0";

MAC_STAT_TX_64_l_COUNT                                                    = 0;
MAC_STAT_TX_64_h_COUNT                                                    = 63;

MAC_STAT_TX_65_WIDTH                                                      = 1;
MAC_STAT_TX_65_ENTRIES                                                    = 32;
def MAC_STAT_TX_65(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000138 + MAC_BASE);
def MAC_STAT_TX_65_GET_DEFAULT() :
	return "0x0";

MAC_STAT_TX_65_l_COUNT                                                    = 0;
MAC_STAT_TX_65_h_COUNT                                                    = 63;

MAC_STAT_TX_128_WIDTH                                                     = 1;
MAC_STAT_TX_128_ENTRIES                                                   = 32;
def MAC_STAT_TX_128(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000140 + MAC_BASE);
def MAC_STAT_TX_128_GET_DEFAULT() :
	return "0x0";

MAC_STAT_TX_128_l_COUNT                                                   = 0;
MAC_STAT_TX_128_h_COUNT                                                   = 63;

MAC_STAT_TX_256_WIDTH                                                     = 1;
MAC_STAT_TX_256_ENTRIES                                                   = 32;
def MAC_STAT_TX_256(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000148 + MAC_BASE);
def MAC_STAT_TX_256_GET_DEFAULT() :
	return "0x0";

MAC_STAT_TX_256_l_COUNT                                                   = 0;
MAC_STAT_TX_256_h_COUNT                                                   = 63;

MAC_STAT_TX_512_WIDTH                                                     = 1;
MAC_STAT_TX_512_ENTRIES                                                   = 32;
def MAC_STAT_TX_512(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000150 + MAC_BASE);
def MAC_STAT_TX_512_GET_DEFAULT() :
	return "0x0";

MAC_STAT_TX_512_l_COUNT                                                   = 0;
MAC_STAT_TX_512_h_COUNT                                                   = 63;

MAC_STAT_TX_1024_WIDTH                                                    = 1;
MAC_STAT_TX_1024_ENTRIES                                                  = 32;
def MAC_STAT_TX_1024(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000158 + MAC_BASE);
def MAC_STAT_TX_1024_GET_DEFAULT() :
	return "0x0";

MAC_STAT_TX_1024_l_COUNT                                                  = 0;
MAC_STAT_TX_1024_h_COUNT                                                  = 63;

MAC_STAT_TX_1519_WIDTH                                                    = 1;
MAC_STAT_TX_1519_ENTRIES                                                  = 32;
def MAC_STAT_TX_1519(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000160 + MAC_BASE);
def MAC_STAT_TX_1519_GET_DEFAULT() :
	return "0x0";

MAC_STAT_TX_1519_l_COUNT                                                  = 0;
MAC_STAT_TX_1519_h_COUNT                                                  = 63;

MAC_STAT_TX_JABBER_WIDTH                                                  = 1;
MAC_STAT_TX_JABBER_ENTRIES                                                = 32;
def MAC_STAT_TX_JABBER(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000168 + MAC_BASE);
def MAC_STAT_TX_JABBER_GET_DEFAULT() :
	return "0x0";

MAC_STAT_TX_JABBER_l_COUNT                                                = 0;
MAC_STAT_TX_JABBER_h_COUNT                                                = 63;

MAC_STAT_TX_UNDERRUN_WIDTH                                                = 1;
MAC_STAT_TX_UNDERRUN_ENTRIES                                              = 32;
def MAC_STAT_TX_UNDERRUN(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000170 + MAC_BASE);
def MAC_STAT_TX_UNDERRUN_GET_DEFAULT() :
	return "0x0";

MAC_STAT_TX_UNDERRUN_l_COUNT                                              = 0;
MAC_STAT_TX_UNDERRUN_h_COUNT                                              = 63;

MAC_STAT_TX_DRAIN_DROP_WIDTH                                              = 1;
MAC_STAT_TX_DRAIN_DROP_ENTRIES                                            = 32;
def MAC_STAT_TX_DRAIN_DROP(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000178 + MAC_BASE);
def MAC_STAT_TX_DRAIN_DROP_GET_DEFAULT() :
	return "0x0";

MAC_STAT_TX_DRAIN_DROP_l_COUNT                                            = 0;
MAC_STAT_TX_DRAIN_DROP_h_COUNT                                            = 63;

MAC_STAT_TX_TIMEOUT_WIDTH                                                 = 1;
MAC_STAT_TX_TIMEOUT_ENTRIES                                               = 32;
def MAC_STAT_TX_TIMEOUT(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000180 + MAC_BASE);
def MAC_STAT_TX_TIMEOUT_GET_DEFAULT() :
	return "0x0";

MAC_STAT_TX_TIMEOUT_l_COUNT                                               = 0;
MAC_STAT_TX_TIMEOUT_h_COUNT                                               = 63;

MAC_STAT_TX_DATA_CORRUPT_WIDTH                                            = 1;
MAC_STAT_TX_DATA_CORRUPT_ENTRIES                                          = 32;
def MAC_STAT_TX_DATA_CORRUPT(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000188 + MAC_BASE);
def MAC_STAT_TX_DATA_CORRUPT_GET_DEFAULT() :
	return "0x0";

MAC_STAT_TX_DATA_CORRUPT_l_COUNT                                          = 0;
MAC_STAT_TX_DATA_CORRUPT_h_COUNT                                          = 63;

MAC_STAT_RX_OCTET_WIDTH                                                   = 1;
MAC_STAT_RX_OCTET_ENTRIES                                                 = 32;
def MAC_STAT_RX_OCTET(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000200 + MAC_BASE);
def MAC_STAT_RX_OCTET_GET_DEFAULT() :
	return "0x0";

MAC_STAT_RX_OCTET_l_COUNT                                                 = 0;
MAC_STAT_RX_OCTET_h_COUNT                                                 = 63;

MAC_STAT_RX_BAD_OCTET_WIDTH                                               = 1;
MAC_STAT_RX_BAD_OCTET_ENTRIES                                             = 32;
def MAC_STAT_RX_BAD_OCTET(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000208 + MAC_BASE);
def MAC_STAT_RX_BAD_OCTET_GET_DEFAULT() :
	return "0x0";

MAC_STAT_RX_BAD_OCTET_l_COUNT                                             = 0;
MAC_STAT_RX_BAD_OCTET_h_COUNT                                             = 63;

MAC_STAT_RX_FRAME_WIDTH                                                   = 1;
MAC_STAT_RX_FRAME_ENTRIES                                                 = 32;
def MAC_STAT_RX_FRAME(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000210 + MAC_BASE);
def MAC_STAT_RX_FRAME_GET_DEFAULT() :
	return "0x0";

MAC_STAT_RX_FRAME_l_COUNT                                                 = 0;
MAC_STAT_RX_FRAME_h_COUNT                                                 = 63;

MAC_STAT_RX_BAD_FRAME_WIDTH                                               = 1;
MAC_STAT_RX_BAD_FRAME_ENTRIES                                             = 32;
def MAC_STAT_RX_BAD_FRAME(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000218 + MAC_BASE);
def MAC_STAT_RX_BAD_FRAME_GET_DEFAULT() :
	return "0x0";

MAC_STAT_RX_BAD_FRAME_l_COUNT                                             = 0;
MAC_STAT_RX_BAD_FRAME_h_COUNT                                             = 63;

MAC_STAT_RX_FCS_ERROR_WIDTH                                               = 1;
MAC_STAT_RX_FCS_ERROR_ENTRIES                                             = 32;
def MAC_STAT_RX_FCS_ERROR(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000220 + MAC_BASE);
def MAC_STAT_RX_FCS_ERROR_GET_DEFAULT() :
	return "0x0";

MAC_STAT_RX_FCS_ERROR_l_COUNT                                             = 0;
MAC_STAT_RX_FCS_ERROR_h_COUNT                                             = 63;

MAC_STAT_RX_PAUSE_WIDTH                                                   = 1;
MAC_STAT_RX_PAUSE_ENTRIES                                                 = 32;
def MAC_STAT_RX_PAUSE(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000228 + MAC_BASE);
def MAC_STAT_RX_PAUSE_GET_DEFAULT() :
	return "0x0";

MAC_STAT_RX_PAUSE_l_COUNT                                                 = 0;
MAC_STAT_RX_PAUSE_h_COUNT                                                 = 63;

MAC_STAT_RX_PFC_WIDTH                                                     = 1;
MAC_STAT_RX_PFC_ENTRIES                                                   = 32;
def MAC_STAT_RX_PFC(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000230 + MAC_BASE);
def MAC_STAT_RX_PFC_GET_DEFAULT() :
	return "0x0";

MAC_STAT_RX_PFC_l_COUNT                                                   = 0;
MAC_STAT_RX_PFC_h_COUNT                                                   = 63;

MAC_STAT_RX_CONTROL_WIDTH                                                 = 1;
MAC_STAT_RX_CONTROL_ENTRIES                                               = 32;
def MAC_STAT_RX_CONTROL(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000238 + MAC_BASE);
def MAC_STAT_RX_CONTROL_GET_DEFAULT() :
	return "0x0";

MAC_STAT_RX_CONTROL_l_COUNT                                               = 0;
MAC_STAT_RX_CONTROL_h_COUNT                                               = 63;

MAC_STAT_RX_RUNT_WIDTH                                                    = 1;
MAC_STAT_RX_RUNT_ENTRIES                                                  = 32;
def MAC_STAT_RX_RUNT(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000240 + MAC_BASE);
def MAC_STAT_RX_RUNT_GET_DEFAULT() :
	return "0x0";

MAC_STAT_RX_RUNT_l_COUNT                                                  = 0;
MAC_STAT_RX_RUNT_h_COUNT                                                  = 63;

MAC_STAT_RX_UNDERSIZE_WIDTH                                               = 1;
MAC_STAT_RX_UNDERSIZE_ENTRIES                                             = 32;
def MAC_STAT_RX_UNDERSIZE(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000248 + MAC_BASE);
def MAC_STAT_RX_UNDERSIZE_GET_DEFAULT() :
	return "0x0";

MAC_STAT_RX_UNDERSIZE_l_COUNT                                             = 0;
MAC_STAT_RX_UNDERSIZE_h_COUNT                                             = 63;

MAC_STAT_RX_64_WIDTH                                                      = 1;
MAC_STAT_RX_64_ENTRIES                                                    = 32;
def MAC_STAT_RX_64(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000250 + MAC_BASE);
def MAC_STAT_RX_64_GET_DEFAULT() :
	return "0x0";

MAC_STAT_RX_64_l_COUNT                                                    = 0;
MAC_STAT_RX_64_h_COUNT                                                    = 63;

MAC_STAT_RX_65_WIDTH                                                      = 1;
MAC_STAT_RX_65_ENTRIES                                                    = 32;
def MAC_STAT_RX_65(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000258 + MAC_BASE);
def MAC_STAT_RX_65_GET_DEFAULT() :
	return "0x0";

MAC_STAT_RX_65_l_COUNT                                                    = 0;
MAC_STAT_RX_65_h_COUNT                                                    = 63;

MAC_STAT_RX_128_WIDTH                                                     = 1;
MAC_STAT_RX_128_ENTRIES                                                   = 32;
def MAC_STAT_RX_128(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000260 + MAC_BASE);
def MAC_STAT_RX_128_GET_DEFAULT() :
	return "0x0";

MAC_STAT_RX_128_l_COUNT                                                   = 0;
MAC_STAT_RX_128_h_COUNT                                                   = 63;

MAC_STAT_RX_256_WIDTH                                                     = 1;
MAC_STAT_RX_256_ENTRIES                                                   = 32;
def MAC_STAT_RX_256(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000268 + MAC_BASE);
def MAC_STAT_RX_256_GET_DEFAULT() :
	return "0x0";

MAC_STAT_RX_256_l_COUNT                                                   = 0;
MAC_STAT_RX_256_h_COUNT                                                   = 63;

MAC_STAT_RX_512_WIDTH                                                     = 1;
MAC_STAT_RX_512_ENTRIES                                                   = 32;
def MAC_STAT_RX_512(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000270 + MAC_BASE);
def MAC_STAT_RX_512_GET_DEFAULT() :
	return "0x0";

MAC_STAT_RX_512_l_COUNT                                                   = 0;
MAC_STAT_RX_512_h_COUNT                                                   = 63;

MAC_STAT_RX_1024_WIDTH                                                    = 1;
MAC_STAT_RX_1024_ENTRIES                                                  = 32;
def MAC_STAT_RX_1024(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000278 + MAC_BASE);
def MAC_STAT_RX_1024_GET_DEFAULT() :
	return "0x0";

MAC_STAT_RX_1024_l_COUNT                                                  = 0;
MAC_STAT_RX_1024_h_COUNT                                                  = 63;

MAC_STAT_RX_1519_WIDTH                                                    = 1;
MAC_STAT_RX_1519_ENTRIES                                                  = 32;
def MAC_STAT_RX_1519(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000280 + MAC_BASE);
def MAC_STAT_RX_1519_GET_DEFAULT() :
	return "0x0";

MAC_STAT_RX_1519_l_COUNT                                                  = 0;
MAC_STAT_RX_1519_h_COUNT                                                  = 63;

MAC_STAT_RX_OVERSIZE_WIDTH                                                = 1;
MAC_STAT_RX_OVERSIZE_ENTRIES                                              = 32;
def MAC_STAT_RX_OVERSIZE(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000288 + MAC_BASE);
def MAC_STAT_RX_OVERSIZE_GET_DEFAULT() :
	return "0x0";

MAC_STAT_RX_OVERSIZE_l_COUNT                                              = 0;
MAC_STAT_RX_OVERSIZE_h_COUNT                                              = 63;

MAC_STAT_RX_JABBER_WIDTH                                                  = 1;
MAC_STAT_RX_JABBER_ENTRIES                                                = 32;
def MAC_STAT_RX_JABBER(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000290 + MAC_BASE);
def MAC_STAT_RX_JABBER_GET_DEFAULT() :
	return "0x0";

MAC_STAT_RX_JABBER_l_COUNT                                                = 0;
MAC_STAT_RX_JABBER_h_COUNT                                                = 63;

MAC_STAT_RX_OVERRUN_WIDTH                                                 = 1;
MAC_STAT_RX_OVERRUN_ENTRIES                                               = 32;
def MAC_STAT_RX_OVERRUN(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x0000298 + MAC_BASE);
def MAC_STAT_RX_OVERRUN_GET_DEFAULT() :
	return "0x0";

MAC_STAT_RX_OVERRUN_l_COUNT                                               = 0;
MAC_STAT_RX_OVERRUN_h_COUNT                                               = 63;

MAC_STAT_RX_DRAIN_DROP_WIDTH                                              = 1;
MAC_STAT_RX_DRAIN_DROP_ENTRIES                                            = 32;
def MAC_STAT_RX_DRAIN_DROP(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x00002A0 + MAC_BASE);
def MAC_STAT_RX_DRAIN_DROP_GET_DEFAULT() :
	return "0x0";

MAC_STAT_RX_DRAIN_DROP_l_COUNT                                            = 0;
MAC_STAT_RX_DRAIN_DROP_h_COUNT                                            = 63;

MAC_STAT_RX_CODE_ERROR_WIDTH                                              = 1;
MAC_STAT_RX_CODE_ERROR_ENTRIES                                            = 32;
def MAC_STAT_RX_CODE_ERROR(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x00002A8 + MAC_BASE);
def MAC_STAT_RX_CODE_ERROR_GET_DEFAULT() :
	return "0x0";

MAC_STAT_RX_CODE_ERROR_l_COUNT                                            = 0;
MAC_STAT_RX_CODE_ERROR_h_COUNT                                            = 63;

MAC_STAT_RX_MSDATA_DROP_WIDTH                                             = 1;
MAC_STAT_RX_MSDATA_DROP_ENTRIES                                           = 32;
def MAC_STAT_RX_MSDATA_DROP(index, qword) :
	return ((0x0001000 * index) + (qword * 8) + 0x00002B0 + MAC_BASE);
def MAC_STAT_RX_MSDATA_DROP_GET_DEFAULT() :
	return "0x0";

MAC_STAT_RX_MSDATA_DROP_l_COUNT                                           = 0;
MAC_STAT_RX_MSDATA_DROP_h_COUNT                                           = 63;

################ MAC4_BASE ################
MAC4_BASE                                                       = 0x0600400;
MAC4_SIZE                                                       = 0x0020000;

MAC4_SCRATCH_WIDTH                                                        = 1;
MAC4_SCRATCH_ENTRIES                                                      = 8;
def MAC4_SCRATCH(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x0000000 + MAC4_BASE);
def MAC4_SCRATCH_GET_DEFAULT() :
	return "0x0";

MAC4_SCRATCH_l_SCRATCH                                                    = 0;
MAC4_SCRATCH_h_SCRATCH                                                    = 63;

MAC4_IP_WIDTH                                                             = 1;
MAC4_IP_ENTRIES                                                           = 8;
def MAC4_IP(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x0000008 + MAC4_BASE);
def MAC4_IP_GET_DEFAULT() :
	return "0x0";

MAC4_IP_b_SHELL_CTRL_ERR                                                  = 0;

MAC4_IM_WIDTH                                                             = 1;
MAC4_IM_ENTRIES                                                           = 8;
def MAC4_IM(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x0000010 + MAC4_BASE);
def MAC4_IM_GET_DEFAULT() :
	return "0x1";

MAC4_IM_b_SHELL_CTRL_ERR                                                  = 0;

################ MAC4_SHELL_CTL_BASE ################
MAC4_SHELL_CTL_BASE                                             = 0x0600418;
MAC4_SHELL_CTL_SIZE                                             = 0x0020000;

MAC4_ECC_COR_ERR_WIDTH                                                    = 1;
MAC4_ECC_COR_ERR_ENTRIES                                                  = 8;
def MAC4_ECC_COR_ERR(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x0000000 + MAC4_SHELL_CTL_BASE);
def MAC4_ECC_COR_ERR_GET_DEFAULT() :
	return "0x0";

MAC4_ECC_COR_ERR_l__RSVD_                                                 = 12;
MAC4_ECC_COR_ERR_h__RSVD_                                                 = 31;
MAC4_ECC_COR_ERR_l_COUNTER                                                = 0;
MAC4_ECC_COR_ERR_h_COUNTER                                                = 11;

MAC4_ECC_UNCOR_ERR_WIDTH                                                  = 1;
MAC4_ECC_UNCOR_ERR_ENTRIES                                                = 8;
def MAC4_ECC_UNCOR_ERR(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x0000008 + MAC4_SHELL_CTL_BASE);
def MAC4_ECC_UNCOR_ERR_GET_DEFAULT() :
	return "0x0";

MAC4_ECC_UNCOR_ERR_l__RSVD_                                               = 12;
MAC4_ECC_UNCOR_ERR_h__RSVD_                                               = 31;
MAC4_ECC_UNCOR_ERR_l_COUNTER                                              = 0;
MAC4_ECC_UNCOR_ERR_h_COUNTER                                              = 11;

MAC4_STATS_FULL_RX_STATUS_WIDTH                                           = 1;
MAC4_STATS_FULL_RX_STATUS_ENTRIES                                         = 8;
def MAC4_STATS_FULL_RX_STATUS(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x0000010 + MAC4_SHELL_CTL_BASE);
def MAC4_STATS_FULL_RX_STATUS_GET_DEFAULT() :
	return "0x0";

MAC4_STATS_FULL_RX_STATUS_l__RSVD1_                                       = 30;
MAC4_STATS_FULL_RX_STATUS_h__RSVD1_                                       = 31;
MAC4_STATS_FULL_RX_STATUS_l_ERROR_ADDRESS                                 = 12;
MAC4_STATS_FULL_RX_STATUS_h_ERROR_ADDRESS                                 = 29;
MAC4_STATS_FULL_RX_STATUS_l__RSVD0_                                       = 4;
MAC4_STATS_FULL_RX_STATUS_h__RSVD0_                                       = 11;
MAC4_STATS_FULL_RX_STATUS_b_GLOBAL_INIT_DONE                              = 3;
MAC4_STATS_FULL_RX_STATUS_b_INIT_DONE                                     = 2;
MAC4_STATS_FULL_RX_STATUS_b_ECC_CORRECTABLE                               = 1;
MAC4_STATS_FULL_RX_STATUS_b_ECC_UNCORRECTABLE                             = 0;

MAC4_STATS_FULL_RX_CONFIG_WIDTH                                           = 1;
MAC4_STATS_FULL_RX_CONFIG_ENTRIES                                         = 8;
def MAC4_STATS_FULL_RX_CONFIG(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x0000018 + MAC4_SHELL_CTL_BASE);
def MAC4_STATS_FULL_RX_CONFIG_GET_DEFAULT() :
	return "0x20311";

MAC4_STATS_FULL_RX_CONFIG_l_GEN_ECC_INST_NUM                              = 25;
MAC4_STATS_FULL_RX_CONFIG_h_GEN_ECC_INST_NUM                              = 31;
MAC4_STATS_FULL_RX_CONFIG_l__RSVD3_                                       = 20;
MAC4_STATS_FULL_RX_CONFIG_h__RSVD3_                                       = 24;
MAC4_STATS_FULL_RX_CONFIG_l_READ_MARGIN                                   = 16;
MAC4_STATS_FULL_RX_CONFIG_h_READ_MARGIN                                   = 19;
MAC4_STATS_FULL_RX_CONFIG_l__RSVD2_                                       = 13;
MAC4_STATS_FULL_RX_CONFIG_h__RSVD2_                                       = 15;
MAC4_STATS_FULL_RX_CONFIG_b_READ_MARGIN_ENABLE                            = 12;
MAC4_STATS_FULL_RX_CONFIG_l__RSVD1_                                       = 10;
MAC4_STATS_FULL_RX_CONFIG_h__RSVD1_                                       = 11;
MAC4_STATS_FULL_RX_CONFIG_b_U_ECC_COUNT_ENABLE                            = 9;
MAC4_STATS_FULL_RX_CONFIG_b_C_ECC_COUNT_ENABLE                            = 8;
MAC4_STATS_FULL_RX_CONFIG_l__RSVD0_                                       = 6;
MAC4_STATS_FULL_RX_CONFIG_h__RSVD0_                                       = 7;
MAC4_STATS_FULL_RX_CONFIG_b_MASK_INT                                      = 5;
MAC4_STATS_FULL_RX_CONFIG_b_LS_BYPASS                                     = 4;
MAC4_STATS_FULL_RX_CONFIG_b_LS_FORCE                                      = 3;
MAC4_STATS_FULL_RX_CONFIG_b_INVERT_2                                      = 2;
MAC4_STATS_FULL_RX_CONFIG_b_INVERT_1                                      = 1;
MAC4_STATS_FULL_RX_CONFIG_b_ECC_ENABLE                                    = 0;

MAC4_STATS_FULL_RX_DBG_CTL_WIDTH                                          = 1;
MAC4_STATS_FULL_RX_DBG_CTL_ENTRIES                                        = 8;
def MAC4_STATS_FULL_RX_DBG_CTL(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x0000020 + MAC4_SHELL_CTL_BASE);
def MAC4_STATS_FULL_RX_DBG_CTL_GET_DEFAULT() :
	return "0x0";

MAC4_STATS_FULL_RX_DBG_CTL_b_DONE                                         = 31;
MAC4_STATS_FULL_RX_DBG_CTL_b_RD_EN                                        = 30;
MAC4_STATS_FULL_RX_DBG_CTL_l__RSVD_                                       = 26;
MAC4_STATS_FULL_RX_DBG_CTL_h__RSVD_                                       = 29;
MAC4_STATS_FULL_RX_DBG_CTL_l_DW_SEL                                       = 18;
MAC4_STATS_FULL_RX_DBG_CTL_h_DW_SEL                                       = 25;
MAC4_STATS_FULL_RX_DBG_CTL_l_ADDRESS                                      = 0;
MAC4_STATS_FULL_RX_DBG_CTL_h_ADDRESS                                      = 17;

MAC4_STATS_FULL_RX_DBG_DATA_WIDTH                                         = 1;
MAC4_STATS_FULL_RX_DBG_DATA_ENTRIES                                       = 8;
def MAC4_STATS_FULL_RX_DBG_DATA(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x0000028 + MAC4_SHELL_CTL_BASE);
def MAC4_STATS_FULL_RX_DBG_DATA_GET_DEFAULT() :
	return "0x0";

MAC4_STATS_FULL_RX_DBG_DATA_l_DW_RD                                       = 0;
MAC4_STATS_FULL_RX_DBG_DATA_h_DW_RD                                       = 31;

MAC4_STATS_FULL_TX_STATUS_WIDTH                                           = 1;
MAC4_STATS_FULL_TX_STATUS_ENTRIES                                         = 8;
def MAC4_STATS_FULL_TX_STATUS(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x0000030 + MAC4_SHELL_CTL_BASE);
def MAC4_STATS_FULL_TX_STATUS_GET_DEFAULT() :
	return "0x0";

MAC4_STATS_FULL_TX_STATUS_l__RSVD1_                                       = 30;
MAC4_STATS_FULL_TX_STATUS_h__RSVD1_                                       = 31;
MAC4_STATS_FULL_TX_STATUS_l_ERROR_ADDRESS                                 = 12;
MAC4_STATS_FULL_TX_STATUS_h_ERROR_ADDRESS                                 = 29;
MAC4_STATS_FULL_TX_STATUS_l__RSVD0_                                       = 4;
MAC4_STATS_FULL_TX_STATUS_h__RSVD0_                                       = 11;
MAC4_STATS_FULL_TX_STATUS_b_GLOBAL_INIT_DONE                              = 3;
MAC4_STATS_FULL_TX_STATUS_b_INIT_DONE                                     = 2;
MAC4_STATS_FULL_TX_STATUS_b_ECC_CORRECTABLE                               = 1;
MAC4_STATS_FULL_TX_STATUS_b_ECC_UNCORRECTABLE                             = 0;

MAC4_STATS_FULL_TX_CONFIG_WIDTH                                           = 1;
MAC4_STATS_FULL_TX_CONFIG_ENTRIES                                         = 8;
def MAC4_STATS_FULL_TX_CONFIG(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x0000038 + MAC4_SHELL_CTL_BASE);
def MAC4_STATS_FULL_TX_CONFIG_GET_DEFAULT() :
	return "0x20311";

MAC4_STATS_FULL_TX_CONFIG_l_GEN_ECC_INST_NUM                              = 25;
MAC4_STATS_FULL_TX_CONFIG_h_GEN_ECC_INST_NUM                              = 31;
MAC4_STATS_FULL_TX_CONFIG_l__RSVD3_                                       = 20;
MAC4_STATS_FULL_TX_CONFIG_h__RSVD3_                                       = 24;
MAC4_STATS_FULL_TX_CONFIG_l_READ_MARGIN                                   = 16;
MAC4_STATS_FULL_TX_CONFIG_h_READ_MARGIN                                   = 19;
MAC4_STATS_FULL_TX_CONFIG_l__RSVD2_                                       = 13;
MAC4_STATS_FULL_TX_CONFIG_h__RSVD2_                                       = 15;
MAC4_STATS_FULL_TX_CONFIG_b_READ_MARGIN_ENABLE                            = 12;
MAC4_STATS_FULL_TX_CONFIG_l__RSVD1_                                       = 10;
MAC4_STATS_FULL_TX_CONFIG_h__RSVD1_                                       = 11;
MAC4_STATS_FULL_TX_CONFIG_b_U_ECC_COUNT_ENABLE                            = 9;
MAC4_STATS_FULL_TX_CONFIG_b_C_ECC_COUNT_ENABLE                            = 8;
MAC4_STATS_FULL_TX_CONFIG_l__RSVD0_                                       = 6;
MAC4_STATS_FULL_TX_CONFIG_h__RSVD0_                                       = 7;
MAC4_STATS_FULL_TX_CONFIG_b_MASK_INT                                      = 5;
MAC4_STATS_FULL_TX_CONFIG_b_LS_BYPASS                                     = 4;
MAC4_STATS_FULL_TX_CONFIG_b_LS_FORCE                                      = 3;
MAC4_STATS_FULL_TX_CONFIG_b_INVERT_2                                      = 2;
MAC4_STATS_FULL_TX_CONFIG_b_INVERT_1                                      = 1;
MAC4_STATS_FULL_TX_CONFIG_b_ECC_ENABLE                                    = 0;

MAC4_STATS_FULL_TX_DBG_CTL_WIDTH                                          = 1;
MAC4_STATS_FULL_TX_DBG_CTL_ENTRIES                                        = 8;
def MAC4_STATS_FULL_TX_DBG_CTL(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x0000040 + MAC4_SHELL_CTL_BASE);
def MAC4_STATS_FULL_TX_DBG_CTL_GET_DEFAULT() :
	return "0x0";

MAC4_STATS_FULL_TX_DBG_CTL_b_DONE                                         = 31;
MAC4_STATS_FULL_TX_DBG_CTL_b_RD_EN                                        = 30;
MAC4_STATS_FULL_TX_DBG_CTL_l__RSVD_                                       = 26;
MAC4_STATS_FULL_TX_DBG_CTL_h__RSVD_                                       = 29;
MAC4_STATS_FULL_TX_DBG_CTL_l_DW_SEL                                       = 18;
MAC4_STATS_FULL_TX_DBG_CTL_h_DW_SEL                                       = 25;
MAC4_STATS_FULL_TX_DBG_CTL_l_ADDRESS                                      = 0;
MAC4_STATS_FULL_TX_DBG_CTL_h_ADDRESS                                      = 17;

MAC4_STATS_FULL_TX_DBG_DATA_WIDTH                                         = 1;
MAC4_STATS_FULL_TX_DBG_DATA_ENTRIES                                       = 8;
def MAC4_STATS_FULL_TX_DBG_DATA(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x0000048 + MAC4_SHELL_CTL_BASE);
def MAC4_STATS_FULL_TX_DBG_DATA_GET_DEFAULT() :
	return "0x0";

MAC4_STATS_FULL_TX_DBG_DATA_l_DW_RD                                       = 0;
MAC4_STATS_FULL_TX_DBG_DATA_h_DW_RD                                       = 31;

MAC4_STATS_SNAP_RX_STATUS_WIDTH                                           = 1;
MAC4_STATS_SNAP_RX_STATUS_ENTRIES                                         = 8;
def MAC4_STATS_SNAP_RX_STATUS(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x0000050 + MAC4_SHELL_CTL_BASE);
def MAC4_STATS_SNAP_RX_STATUS_GET_DEFAULT() :
	return "0x0";

MAC4_STATS_SNAP_RX_STATUS_l__RSVD1_                                       = 30;
MAC4_STATS_SNAP_RX_STATUS_h__RSVD1_                                       = 31;
MAC4_STATS_SNAP_RX_STATUS_l_ERROR_ADDRESS                                 = 12;
MAC4_STATS_SNAP_RX_STATUS_h_ERROR_ADDRESS                                 = 29;
MAC4_STATS_SNAP_RX_STATUS_l__RSVD0_                                       = 4;
MAC4_STATS_SNAP_RX_STATUS_h__RSVD0_                                       = 11;
MAC4_STATS_SNAP_RX_STATUS_b_GLOBAL_INIT_DONE                              = 3;
MAC4_STATS_SNAP_RX_STATUS_b_INIT_DONE                                     = 2;
MAC4_STATS_SNAP_RX_STATUS_b_ECC_CORRECTABLE                               = 1;
MAC4_STATS_SNAP_RX_STATUS_b_ECC_UNCORRECTABLE                             = 0;

MAC4_STATS_SNAP_RX_CONFIG_WIDTH                                           = 1;
MAC4_STATS_SNAP_RX_CONFIG_ENTRIES                                         = 8;
def MAC4_STATS_SNAP_RX_CONFIG(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x0000058 + MAC4_SHELL_CTL_BASE);
def MAC4_STATS_SNAP_RX_CONFIG_GET_DEFAULT() :
	return "0x20311";

MAC4_STATS_SNAP_RX_CONFIG_l_GEN_ECC_INST_NUM                              = 25;
MAC4_STATS_SNAP_RX_CONFIG_h_GEN_ECC_INST_NUM                              = 31;
MAC4_STATS_SNAP_RX_CONFIG_l__RSVD3_                                       = 20;
MAC4_STATS_SNAP_RX_CONFIG_h__RSVD3_                                       = 24;
MAC4_STATS_SNAP_RX_CONFIG_l_READ_MARGIN                                   = 16;
MAC4_STATS_SNAP_RX_CONFIG_h_READ_MARGIN                                   = 19;
MAC4_STATS_SNAP_RX_CONFIG_l__RSVD2_                                       = 13;
MAC4_STATS_SNAP_RX_CONFIG_h__RSVD2_                                       = 15;
MAC4_STATS_SNAP_RX_CONFIG_b_READ_MARGIN_ENABLE                            = 12;
MAC4_STATS_SNAP_RX_CONFIG_l__RSVD1_                                       = 10;
MAC4_STATS_SNAP_RX_CONFIG_h__RSVD1_                                       = 11;
MAC4_STATS_SNAP_RX_CONFIG_b_U_ECC_COUNT_ENABLE                            = 9;
MAC4_STATS_SNAP_RX_CONFIG_b_C_ECC_COUNT_ENABLE                            = 8;
MAC4_STATS_SNAP_RX_CONFIG_l__RSVD0_                                       = 6;
MAC4_STATS_SNAP_RX_CONFIG_h__RSVD0_                                       = 7;
MAC4_STATS_SNAP_RX_CONFIG_b_MASK_INT                                      = 5;
MAC4_STATS_SNAP_RX_CONFIG_b_LS_BYPASS                                     = 4;
MAC4_STATS_SNAP_RX_CONFIG_b_LS_FORCE                                      = 3;
MAC4_STATS_SNAP_RX_CONFIG_b_INVERT_2                                      = 2;
MAC4_STATS_SNAP_RX_CONFIG_b_INVERT_1                                      = 1;
MAC4_STATS_SNAP_RX_CONFIG_b_ECC_ENABLE                                    = 0;

MAC4_STATS_SNAP_RX_DBG_CTL_WIDTH                                          = 1;
MAC4_STATS_SNAP_RX_DBG_CTL_ENTRIES                                        = 8;
def MAC4_STATS_SNAP_RX_DBG_CTL(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x0000060 + MAC4_SHELL_CTL_BASE);
def MAC4_STATS_SNAP_RX_DBG_CTL_GET_DEFAULT() :
	return "0x0";

MAC4_STATS_SNAP_RX_DBG_CTL_b_DONE                                         = 31;
MAC4_STATS_SNAP_RX_DBG_CTL_b_RD_EN                                        = 30;
MAC4_STATS_SNAP_RX_DBG_CTL_l__RSVD_                                       = 26;
MAC4_STATS_SNAP_RX_DBG_CTL_h__RSVD_                                       = 29;
MAC4_STATS_SNAP_RX_DBG_CTL_l_DW_SEL                                       = 18;
MAC4_STATS_SNAP_RX_DBG_CTL_h_DW_SEL                                       = 25;
MAC4_STATS_SNAP_RX_DBG_CTL_l_ADDRESS                                      = 0;
MAC4_STATS_SNAP_RX_DBG_CTL_h_ADDRESS                                      = 17;

MAC4_STATS_SNAP_RX_DBG_DATA_WIDTH                                         = 1;
MAC4_STATS_SNAP_RX_DBG_DATA_ENTRIES                                       = 8;
def MAC4_STATS_SNAP_RX_DBG_DATA(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x0000068 + MAC4_SHELL_CTL_BASE);
def MAC4_STATS_SNAP_RX_DBG_DATA_GET_DEFAULT() :
	return "0x0";

MAC4_STATS_SNAP_RX_DBG_DATA_l_DW_RD                                       = 0;
MAC4_STATS_SNAP_RX_DBG_DATA_h_DW_RD                                       = 31;

MAC4_STATS_SNAP_TX_STATUS_WIDTH                                           = 1;
MAC4_STATS_SNAP_TX_STATUS_ENTRIES                                         = 8;
def MAC4_STATS_SNAP_TX_STATUS(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x0000070 + MAC4_SHELL_CTL_BASE);
def MAC4_STATS_SNAP_TX_STATUS_GET_DEFAULT() :
	return "0x0";

MAC4_STATS_SNAP_TX_STATUS_l__RSVD1_                                       = 30;
MAC4_STATS_SNAP_TX_STATUS_h__RSVD1_                                       = 31;
MAC4_STATS_SNAP_TX_STATUS_l_ERROR_ADDRESS                                 = 12;
MAC4_STATS_SNAP_TX_STATUS_h_ERROR_ADDRESS                                 = 29;
MAC4_STATS_SNAP_TX_STATUS_l__RSVD0_                                       = 4;
MAC4_STATS_SNAP_TX_STATUS_h__RSVD0_                                       = 11;
MAC4_STATS_SNAP_TX_STATUS_b_GLOBAL_INIT_DONE                              = 3;
MAC4_STATS_SNAP_TX_STATUS_b_INIT_DONE                                     = 2;
MAC4_STATS_SNAP_TX_STATUS_b_ECC_CORRECTABLE                               = 1;
MAC4_STATS_SNAP_TX_STATUS_b_ECC_UNCORRECTABLE                             = 0;

MAC4_STATS_SNAP_TX_CONFIG_WIDTH                                           = 1;
MAC4_STATS_SNAP_TX_CONFIG_ENTRIES                                         = 8;
def MAC4_STATS_SNAP_TX_CONFIG(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x0000078 + MAC4_SHELL_CTL_BASE);
def MAC4_STATS_SNAP_TX_CONFIG_GET_DEFAULT() :
	return "0x20311";

MAC4_STATS_SNAP_TX_CONFIG_l_GEN_ECC_INST_NUM                              = 25;
MAC4_STATS_SNAP_TX_CONFIG_h_GEN_ECC_INST_NUM                              = 31;
MAC4_STATS_SNAP_TX_CONFIG_l__RSVD3_                                       = 20;
MAC4_STATS_SNAP_TX_CONFIG_h__RSVD3_                                       = 24;
MAC4_STATS_SNAP_TX_CONFIG_l_READ_MARGIN                                   = 16;
MAC4_STATS_SNAP_TX_CONFIG_h_READ_MARGIN                                   = 19;
MAC4_STATS_SNAP_TX_CONFIG_l__RSVD2_                                       = 13;
MAC4_STATS_SNAP_TX_CONFIG_h__RSVD2_                                       = 15;
MAC4_STATS_SNAP_TX_CONFIG_b_READ_MARGIN_ENABLE                            = 12;
MAC4_STATS_SNAP_TX_CONFIG_l__RSVD1_                                       = 10;
MAC4_STATS_SNAP_TX_CONFIG_h__RSVD1_                                       = 11;
MAC4_STATS_SNAP_TX_CONFIG_b_U_ECC_COUNT_ENABLE                            = 9;
MAC4_STATS_SNAP_TX_CONFIG_b_C_ECC_COUNT_ENABLE                            = 8;
MAC4_STATS_SNAP_TX_CONFIG_l__RSVD0_                                       = 6;
MAC4_STATS_SNAP_TX_CONFIG_h__RSVD0_                                       = 7;
MAC4_STATS_SNAP_TX_CONFIG_b_MASK_INT                                      = 5;
MAC4_STATS_SNAP_TX_CONFIG_b_LS_BYPASS                                     = 4;
MAC4_STATS_SNAP_TX_CONFIG_b_LS_FORCE                                      = 3;
MAC4_STATS_SNAP_TX_CONFIG_b_INVERT_2                                      = 2;
MAC4_STATS_SNAP_TX_CONFIG_b_INVERT_1                                      = 1;
MAC4_STATS_SNAP_TX_CONFIG_b_ECC_ENABLE                                    = 0;

MAC4_STATS_SNAP_TX_DBG_CTL_WIDTH                                          = 1;
MAC4_STATS_SNAP_TX_DBG_CTL_ENTRIES                                        = 8;
def MAC4_STATS_SNAP_TX_DBG_CTL(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x0000080 + MAC4_SHELL_CTL_BASE);
def MAC4_STATS_SNAP_TX_DBG_CTL_GET_DEFAULT() :
	return "0x0";

MAC4_STATS_SNAP_TX_DBG_CTL_b_DONE                                         = 31;
MAC4_STATS_SNAP_TX_DBG_CTL_b_RD_EN                                        = 30;
MAC4_STATS_SNAP_TX_DBG_CTL_l__RSVD_                                       = 26;
MAC4_STATS_SNAP_TX_DBG_CTL_h__RSVD_                                       = 29;
MAC4_STATS_SNAP_TX_DBG_CTL_l_DW_SEL                                       = 18;
MAC4_STATS_SNAP_TX_DBG_CTL_h_DW_SEL                                       = 25;
MAC4_STATS_SNAP_TX_DBG_CTL_l_ADDRESS                                      = 0;
MAC4_STATS_SNAP_TX_DBG_CTL_h_ADDRESS                                      = 17;

MAC4_STATS_SNAP_TX_DBG_DATA_WIDTH                                         = 1;
MAC4_STATS_SNAP_TX_DBG_DATA_ENTRIES                                       = 8;
def MAC4_STATS_SNAP_TX_DBG_DATA(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x0000088 + MAC4_SHELL_CTL_BASE);
def MAC4_STATS_SNAP_TX_DBG_DATA_GET_DEFAULT() :
	return "0x0";

MAC4_STATS_SNAP_TX_DBG_DATA_l_DW_RD                                       = 0;
MAC4_STATS_SNAP_TX_DBG_DATA_h_DW_RD                                       = 31;

################ SIA_RX_BASE ################
SIA_RX_BASE                                                     = 0x0600800;
SIA_RX_SIZE                                                     = 0x0020000;

SIA_RX_Q_BOUNDS0_WIDTH                                                    = 1;
SIA_RX_Q_BOUNDS0_ENTRIES                                                  = 8;
def SIA_RX_Q_BOUNDS0(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x0000000 + SIA_RX_BASE);
def SIA_RX_Q_BOUNDS0_GET_DEFAULT() :
	return "0xBF0000";

SIA_RX_Q_BOUNDS0_l_UPPER_BOUND                                            = 16;
SIA_RX_Q_BOUNDS0_h_UPPER_BOUND                                            = 26;
SIA_RX_Q_BOUNDS0_l__RSVD_                                                 = 11;
SIA_RX_Q_BOUNDS0_h__RSVD_                                                 = 15;
SIA_RX_Q_BOUNDS0_l_LOWER_BOUND                                            = 0;
SIA_RX_Q_BOUNDS0_h_LOWER_BOUND                                            = 10;

SIA_RX_Q_BOUNDS1_WIDTH                                                    = 1;
SIA_RX_Q_BOUNDS1_ENTRIES                                                  = 8;
def SIA_RX_Q_BOUNDS1(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x0000008 + SIA_RX_BASE);
def SIA_RX_Q_BOUNDS1_GET_DEFAULT() :
	return "0x17F00C0";

SIA_RX_Q_BOUNDS1_l_UPPER_BOUND                                            = 16;
SIA_RX_Q_BOUNDS1_h_UPPER_BOUND                                            = 26;
SIA_RX_Q_BOUNDS1_l__RSVD_                                                 = 11;
SIA_RX_Q_BOUNDS1_h__RSVD_                                                 = 15;
SIA_RX_Q_BOUNDS1_l_LOWER_BOUND                                            = 0;
SIA_RX_Q_BOUNDS1_h_LOWER_BOUND                                            = 10;

SIA_RX_Q_BOUNDS2_WIDTH                                                    = 1;
SIA_RX_Q_BOUNDS2_ENTRIES                                                  = 8;
def SIA_RX_Q_BOUNDS2(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x0000010 + SIA_RX_BASE);
def SIA_RX_Q_BOUNDS2_GET_DEFAULT() :
	return "0x23F0180";

SIA_RX_Q_BOUNDS2_l_UPPER_BOUND                                            = 16;
SIA_RX_Q_BOUNDS2_h_UPPER_BOUND                                            = 26;
SIA_RX_Q_BOUNDS2_l__RSVD_                                                 = 11;
SIA_RX_Q_BOUNDS2_h__RSVD_                                                 = 15;
SIA_RX_Q_BOUNDS2_l_LOWER_BOUND                                            = 0;
SIA_RX_Q_BOUNDS2_h_LOWER_BOUND                                            = 10;

SIA_RX_Q_BOUNDS3_WIDTH                                                    = 1;
SIA_RX_Q_BOUNDS3_ENTRIES                                                  = 8;
def SIA_RX_Q_BOUNDS3(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x0000018 + SIA_RX_BASE);
def SIA_RX_Q_BOUNDS3_GET_DEFAULT() :
	return "0x2FF0240";

SIA_RX_Q_BOUNDS3_l_UPPER_BOUND                                            = 16;
SIA_RX_Q_BOUNDS3_h_UPPER_BOUND                                            = 26;
SIA_RX_Q_BOUNDS3_l__RSVD_                                                 = 11;
SIA_RX_Q_BOUNDS3_h__RSVD_                                                 = 15;
SIA_RX_Q_BOUNDS3_l_LOWER_BOUND                                            = 0;
SIA_RX_Q_BOUNDS3_h_LOWER_BOUND                                            = 10;

SIA_RX_Q_BOUNDS4_WIDTH                                                    = 1;
SIA_RX_Q_BOUNDS4_ENTRIES                                                  = 8;
def SIA_RX_Q_BOUNDS4(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x0000020 + SIA_RX_BASE);
def SIA_RX_Q_BOUNDS4_GET_DEFAULT() :
	return "0x3BF0300";

SIA_RX_Q_BOUNDS4_l_UPPER_BOUND                                            = 16;
SIA_RX_Q_BOUNDS4_h_UPPER_BOUND                                            = 26;
SIA_RX_Q_BOUNDS4_l__RSVD_                                                 = 11;
SIA_RX_Q_BOUNDS4_h__RSVD_                                                 = 15;
SIA_RX_Q_BOUNDS4_l_LOWER_BOUND                                            = 0;
SIA_RX_Q_BOUNDS4_h_LOWER_BOUND                                            = 10;

SIA_RX_Q_BOUNDS5_WIDTH                                                    = 1;
SIA_RX_Q_BOUNDS5_ENTRIES                                                  = 8;
def SIA_RX_Q_BOUNDS5(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x0000028 + SIA_RX_BASE);
def SIA_RX_Q_BOUNDS5_GET_DEFAULT() :
	return "0x47F03C0";

SIA_RX_Q_BOUNDS5_l_UPPER_BOUND                                            = 16;
SIA_RX_Q_BOUNDS5_h_UPPER_BOUND                                            = 26;
SIA_RX_Q_BOUNDS5_l__RSVD_                                                 = 11;
SIA_RX_Q_BOUNDS5_h__RSVD_                                                 = 15;
SIA_RX_Q_BOUNDS5_l_LOWER_BOUND                                            = 0;
SIA_RX_Q_BOUNDS5_h_LOWER_BOUND                                            = 10;

SIA_RX_Q_BOUNDS6_WIDTH                                                    = 1;
SIA_RX_Q_BOUNDS6_ENTRIES                                                  = 8;
def SIA_RX_Q_BOUNDS6(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x0000030 + SIA_RX_BASE);
def SIA_RX_Q_BOUNDS6_GET_DEFAULT() :
	return "0x53F0480";

SIA_RX_Q_BOUNDS6_l_UPPER_BOUND                                            = 16;
SIA_RX_Q_BOUNDS6_h_UPPER_BOUND                                            = 26;
SIA_RX_Q_BOUNDS6_l__RSVD_                                                 = 11;
SIA_RX_Q_BOUNDS6_h__RSVD_                                                 = 15;
SIA_RX_Q_BOUNDS6_l_LOWER_BOUND                                            = 0;
SIA_RX_Q_BOUNDS6_h_LOWER_BOUND                                            = 10;

SIA_RX_Q_BOUNDS7_WIDTH                                                    = 1;
SIA_RX_Q_BOUNDS7_ENTRIES                                                  = 8;
def SIA_RX_Q_BOUNDS7(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x0000038 + SIA_RX_BASE);
def SIA_RX_Q_BOUNDS7_GET_DEFAULT() :
	return "0x5FF0540";

SIA_RX_Q_BOUNDS7_l_UPPER_BOUND                                            = 16;
SIA_RX_Q_BOUNDS7_h_UPPER_BOUND                                            = 26;
SIA_RX_Q_BOUNDS7_l__RSVD_                                                 = 11;
SIA_RX_Q_BOUNDS7_h__RSVD_                                                 = 15;
SIA_RX_Q_BOUNDS7_l_LOWER_BOUND                                            = 0;
SIA_RX_Q_BOUNDS7_h_LOWER_BOUND                                            = 10;

SIA_RX_Q_CFG_WIDTH                                                        = 1;
SIA_RX_Q_CFG_ENTRIES_0                                                    = 8;
SIA_RX_Q_CFG_ENTRIES_1                                                    = 8;
def SIA_RX_Q_CFG(index1, index0, qword) :
	return ((0x0004000 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0000040 + SIA_RX_BASE);
def SIA_RX_Q_CFG_GET_DEFAULT() :
	return "0x5C0B8";

SIA_RX_Q_CFG_b_LOSSLESS_EN                                                = 31;
SIA_RX_Q_CFG_b_QUEUE_DRAIN                                                = 30;
SIA_RX_Q_CFG_l_RXQ_XOFF_TO_PC                                             = 22;
SIA_RX_Q_CFG_h_RXQ_XOFF_TO_PC                                             = 29;
SIA_RX_Q_CFG_l_XOFF_WATERMARK                                             = 11;
SIA_RX_Q_CFG_h_XOFF_WATERMARK                                             = 21;
SIA_RX_Q_CFG_l_XON_WATERMARK                                              = 0;
SIA_RX_Q_CFG_h_XON_WATERMARK                                              = 10;

SIA_RX_Q_STAT_WIDTH                                                       = 1;
SIA_RX_Q_STAT_ENTRIES_0                                                   = 8;
SIA_RX_Q_STAT_ENTRIES_1                                                   = 8;
def SIA_RX_Q_STAT(index1, index0, qword) :
	return ((0x0004000 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0000080 + SIA_RX_BASE);
def SIA_RX_Q_STAT_GET_DEFAULT() :
	return "0x0";

SIA_RX_Q_STAT_b_RX_Q_XOFF                                                 = 31;
SIA_RX_Q_STAT_b_QRAM_UER_TAIL_DROP                                        = 30;
SIA_RX_Q_STAT_b_QRAM_UER_CACHE_LOAD                                       = 29;
SIA_RX_Q_STAT_l__RSVD_                                                    = 11;
SIA_RX_Q_STAT_h__RSVD_                                                    = 28;
SIA_RX_Q_STAT_l_QUEUE_DEPTH                                               = 0;
SIA_RX_Q_STAT_h_QUEUE_DEPTH                                               = 10;

SIA_RX_Q_OVERRUN_WIDTH                                                    = 1;
SIA_RX_Q_OVERRUN_ENTRIES_0                                                = 8;
SIA_RX_Q_OVERRUN_ENTRIES_1                                                = 8;
def SIA_RX_Q_OVERRUN(index1, index0, qword) :
	return ((0x0004000 * index1) + (0x0000008 * index0) + (qword * 8) +  0x00000C0 + SIA_RX_BASE);
def SIA_RX_Q_OVERRUN_GET_DEFAULT() :
	return "0x0";

SIA_RX_Q_OVERRUN_l_TRUNCATE_PKT_COUNT                                     = 32;
SIA_RX_Q_OVERRUN_h_TRUNCATE_PKT_COUNT                                     = 63;
SIA_RX_Q_OVERRUN_l_DROP_PKT_COUNT                                         = 0;
SIA_RX_Q_OVERRUN_h_DROP_PKT_COUNT                                         = 31;

SIA_RX_PORT_TD_WIDTH                                                      = 1;
SIA_RX_PORT_TD_ENTRIES_0                                                  = 4;
SIA_RX_PORT_TD_ENTRIES_1                                                  = 8;
def SIA_RX_PORT_TD(index1, index0, qword) :
	return ((0x0004000 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0000100 + SIA_RX_BASE);
def SIA_RX_PORT_TD_GET_DEFAULT() :
	return "0x0";

SIA_RX_PORT_TD_l_TD_BUF_COUNT                                             = 32;
SIA_RX_PORT_TD_h_TD_BUF_COUNT                                             = 63;
SIA_RX_PORT_TD_l_TD_PKT_COUNT                                             = 0;
SIA_RX_PORT_TD_h_TD_PKT_COUNT                                             = 31;

SIA_RX_PORT_PTOT_DROP_WIDTH                                               = 1;
SIA_RX_PORT_PTOT_DROP_ENTRIES_0                                           = 4;
SIA_RX_PORT_PTOT_DROP_ENTRIES_1                                           = 8;
def SIA_RX_PORT_PTOT_DROP(index1, index0, qword) :
	return ((0x0004000 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0000120 + SIA_RX_BASE);
def SIA_RX_PORT_PTOT_DROP_GET_DEFAULT() :
	return "0x0";

SIA_RX_PORT_PTOT_DROP_l_PTOT_DROP_COUNT_QUEUE_EVN                         = 32;
SIA_RX_PORT_PTOT_DROP_h_PTOT_DROP_COUNT_QUEUE_EVN                         = 63;
SIA_RX_PORT_PTOT_DROP_l_PTOT_DROP_COUNT_QUEUE_ODD                         = 0;
SIA_RX_PORT_PTOT_DROP_h_PTOT_DROP_COUNT_QUEUE_ODD                         = 31;

SIA_RX_PORT_CFG_WIDTH                                                     = 1;
SIA_RX_PORT_CFG_ENTRIES_0                                                 = 4;
SIA_RX_PORT_CFG_ENTRIES_1                                                 = 8;
def SIA_RX_PORT_CFG(index1, index0, qword) :
	return ((0x0004000 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0000140 + SIA_RX_BASE);
def SIA_RX_PORT_CFG_GET_DEFAULT() :
	return "0x0";

SIA_RX_PORT_CFG_l_NUM_SEGMENTS                                            = 0;
SIA_RX_PORT_CFG_h_NUM_SEGMENTS                                            = 10;

SIA_RX_TAP_PORT_CFG_WIDTH                                                 = 1;
SIA_RX_TAP_PORT_CFG_ENTRIES_0                                             = 4;
SIA_RX_TAP_PORT_CFG_ENTRIES_1                                             = 8;
def SIA_RX_TAP_PORT_CFG(index1, index0, qword) :
	return ((0x0004000 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0000160 + SIA_RX_BASE);
def SIA_RX_TAP_PORT_CFG_GET_DEFAULT() :
	return "0x8";

SIA_RX_TAP_PORT_CFG_l_IARB_TOKEN_LIMIT                                    = 0;
SIA_RX_TAP_PORT_CFG_h_IARB_TOKEN_LIMIT                                    = 3;

SIA_MAP_PORT_CFG_WIDTH                                                    = 1;
SIA_MAP_PORT_CFG_ENTRIES_0                                                = 4;
SIA_MAP_PORT_CFG_ENTRIES_1                                                = 8;
def SIA_MAP_PORT_CFG(index1, index0, qword) :
	return ((0x0004000 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0000180 + SIA_RX_BASE);
def SIA_MAP_PORT_CFG_GET_DEFAULT() :
	return "0x0";

SIA_MAP_PORT_CFG_l_TC7_TO_PC                                              = 53;
SIA_MAP_PORT_CFG_h_TC7_TO_PC                                              = 55;
SIA_MAP_PORT_CFG_l_TC6_TO_PC                                              = 50;
SIA_MAP_PORT_CFG_h_TC6_TO_PC                                              = 52;
SIA_MAP_PORT_CFG_l_TC5_TO_PC                                              = 47;
SIA_MAP_PORT_CFG_h_TC5_TO_PC                                              = 49;
SIA_MAP_PORT_CFG_l_TC4_TO_PC                                              = 44;
SIA_MAP_PORT_CFG_h_TC4_TO_PC                                              = 46;
SIA_MAP_PORT_CFG_l_TC3_TO_PC                                              = 41;
SIA_MAP_PORT_CFG_h_TC3_TO_PC                                              = 43;
SIA_MAP_PORT_CFG_l_TC2_TO_PC                                              = 38;
SIA_MAP_PORT_CFG_h_TC2_TO_PC                                              = 40;
SIA_MAP_PORT_CFG_l_TC1_TO_PC                                              = 35;
SIA_MAP_PORT_CFG_h_TC1_TO_PC                                              = 37;
SIA_MAP_PORT_CFG_l_TC0_TO_PC                                              = 32;
SIA_MAP_PORT_CFG_h_TC0_TO_PC                                              = 34;
SIA_MAP_PORT_CFG_l__RSVD_                                                 = 20;
SIA_MAP_PORT_CFG_h__RSVD_                                                 = 31;
SIA_MAP_PORT_CFG_l_SMP1_TO_Q                                              = 18;
SIA_MAP_PORT_CFG_h_SMP1_TO_Q                                              = 19;
SIA_MAP_PORT_CFG_l_SMP1_TO_PC                                             = 10;
SIA_MAP_PORT_CFG_h_SMP1_TO_PC                                             = 17;
SIA_MAP_PORT_CFG_l_SMP0_TO_Q                                              = 8;
SIA_MAP_PORT_CFG_h_SMP0_TO_Q                                              = 9;
SIA_MAP_PORT_CFG_l_SMP0_TO_PC                                             = 0;
SIA_MAP_PORT_CFG_h_SMP0_TO_PC                                             = 7;

SIA_RX_PKT_META_SIZE_WIDTH                                                = 1;
SIA_RX_PKT_META_SIZE_ENTRIES                                              = 8;
def SIA_RX_PKT_META_SIZE(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x00001A0 + SIA_RX_BASE);
def SIA_RX_PKT_META_SIZE_GET_DEFAULT() :
	return "0x0";

SIA_RX_PKT_META_SIZE_l_META_SIZE_PORT3_QUEUE1                             = 14;
SIA_RX_PKT_META_SIZE_h_META_SIZE_PORT3_QUEUE1                             = 15;
SIA_RX_PKT_META_SIZE_l_META_SIZE_PORT3_QUEUE0                             = 12;
SIA_RX_PKT_META_SIZE_h_META_SIZE_PORT3_QUEUE0                             = 13;
SIA_RX_PKT_META_SIZE_l_META_SIZE_PORT2_QUEUE1                             = 10;
SIA_RX_PKT_META_SIZE_h_META_SIZE_PORT2_QUEUE1                             = 11;
SIA_RX_PKT_META_SIZE_l_META_SIZE_PORT2_QUEUE0                             = 8;
SIA_RX_PKT_META_SIZE_h_META_SIZE_PORT2_QUEUE0                             = 9;
SIA_RX_PKT_META_SIZE_l_META_SIZE_PORT1_QUEUE1                             = 6;
SIA_RX_PKT_META_SIZE_h_META_SIZE_PORT1_QUEUE1                             = 7;
SIA_RX_PKT_META_SIZE_l_META_SIZE_PORT1_QUEUE0                             = 4;
SIA_RX_PKT_META_SIZE_h_META_SIZE_PORT1_QUEUE0                             = 5;
SIA_RX_PKT_META_SIZE_l_META_SIZE_PORT0_QUEUE1                             = 2;
SIA_RX_PKT_META_SIZE_h_META_SIZE_PORT0_QUEUE1                             = 3;
SIA_RX_PKT_META_SIZE_l_META_SIZE_PORT0_QUEUE0                             = 0;
SIA_RX_PKT_META_SIZE_h_META_SIZE_PORT0_QUEUE0                             = 1;

SIA_RX_IARB_TOKEN_RATE_WIDTH                                              = 1;
SIA_RX_IARB_TOKEN_RATE_ENTRIES                                            = 8;
def SIA_RX_IARB_TOKEN_RATE(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x00001A8 + SIA_RX_BASE);
def SIA_RX_IARB_TOKEN_RATE_GET_DEFAULT() :
	return "0x3";

SIA_RX_IARB_TOKEN_RATE_l_RX_RUNT_RCVD                                     = 16;
SIA_RX_IARB_TOKEN_RATE_h_RX_RUNT_RCVD                                     = 19;
SIA_RX_IARB_TOKEN_RATE_l__RSVD_                                           = 6;
SIA_RX_IARB_TOKEN_RATE_h__RSVD_                                           = 15;
SIA_RX_IARB_TOKEN_RATE_l_IARB_TOKEN_RATE                                  = 0;
SIA_RX_IARB_TOKEN_RATE_h_IARB_TOKEN_RATE                                  = 5;

SIA_RX_SCRATCH_WIDTH                                                      = 1;
SIA_RX_SCRATCH_ENTRIES                                                    = 8;
def SIA_RX_SCRATCH(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x00001B0 + SIA_RX_BASE);
def SIA_RX_SCRATCH_GET_DEFAULT() :
	return "0xAAAA5555";

SIA_RX_SCRATCH_l_SIA_SCRATCH                                              = 0;
SIA_RX_SCRATCH_h_SIA_SCRATCH                                              = 31;

################ SIA_TX_BASE ################
SIA_TX_BASE                                                     = 0x0600A00;
SIA_TX_SIZE                                                     = 0x0020000;

SIA_TX_PORT_CTL_WIDTH                                                     = 1;
SIA_TX_PORT_CTL_ENTRIES_0                                                 = 4;
SIA_TX_PORT_CTL_ENTRIES_1                                                 = 8;
def SIA_TX_PORT_CTL(index1, index0, qword) :
	return ((0x0004000 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0000000 + SIA_TX_BASE);
def SIA_TX_PORT_CTL_GET_DEFAULT() :
	return "0xA5000000";

SIA_TX_PORT_CTL_l_DIAGNOSE_RSVD                                           = 24;
SIA_TX_PORT_CTL_h_DIAGNOSE_RSVD                                           = 31;
SIA_TX_PORT_CTL_b_SIA_TX_EN                                               = 16;
SIA_TX_PORT_CTL_b_CLEAR_CREDIT                                            = 12;
SIA_TX_PORT_CTL_b_INIT_CREDIT_DONE                                        = 9;
SIA_TX_PORT_CTL_b_INIT_CREDIT                                             = 8;
SIA_TX_PORT_CTL_l_INIT_CREDIT_VALUE                                       = 0;
SIA_TX_PORT_CTL_h_INIT_CREDIT_VALUE                                       = 5;

SIA_TX_PORT_MEM_BOUND_PTR_WIDTH                                           = 1;
SIA_TX_PORT_MEM_BOUND_PTR_ENTRIES_0                                       = 4;
SIA_TX_PORT_MEM_BOUND_PTR_ENTRIES_1                                       = 8;
def SIA_TX_PORT_MEM_BOUND_PTR(index1, index0, qword) :
	return ((0x0004000 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0000040 + SIA_TX_BASE);
def SIA_TX_PORT_MEM_BOUND_PTR_GET_DEFAULT() :
	return "0x0";

SIA_TX_PORT_MEM_BOUND_PTR_l_READ_POINTER                                  = 48;
SIA_TX_PORT_MEM_BOUND_PTR_h_READ_POINTER                                  = 53;
SIA_TX_PORT_MEM_BOUND_PTR_l_WRITE_POINTER                                 = 32;
SIA_TX_PORT_MEM_BOUND_PTR_h_WRITE_POINTER                                 = 37;
SIA_TX_PORT_MEM_BOUND_PTR_l_UPPER_BOUND                                   = 16;
SIA_TX_PORT_MEM_BOUND_PTR_h_UPPER_BOUND                                   = 21;
SIA_TX_PORT_MEM_BOUND_PTR_l_LOWER_BOUND                                   = 0;
SIA_TX_PORT_MEM_BOUND_PTR_h_LOWER_BOUND                                   = 5;

SIA_TX_PORT_JITTER_WIDTH                                                  = 1;
SIA_TX_PORT_JITTER_ENTRIES_0                                              = 4;
SIA_TX_PORT_JITTER_ENTRIES_1                                              = 8;
def SIA_TX_PORT_JITTER(index1, index0, qword) :
	return ((0x0004000 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0000080 + SIA_TX_BASE);
def SIA_TX_PORT_JITTER_GET_DEFAULT() :
	return "0x0";

SIA_TX_PORT_JITTER_l_JITTER_R_SHIFT                                       = 24;
SIA_TX_PORT_JITTER_h_JITTER_R_SHIFT                                       = 26;
SIA_TX_PORT_JITTER_l_JITTER_MULTIPLIER                                    = 16;
SIA_TX_PORT_JITTER_h_JITTER_MULTIPLIER                                    = 20;
SIA_TX_PORT_JITTER_l_JITTER_BASE                                          = 0;
SIA_TX_PORT_JITTER_h_JITTER_BASE                                          = 13;

SIA_TX_CONTROL_WIDTH                                                      = 1;
SIA_TX_CONTROL_ENTRIES                                                    = 8;
def SIA_TX_CONTROL(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x00000C0 + SIA_TX_BASE);
def SIA_TX_CONTROL_GET_DEFAULT() :
	return "0x142";

SIA_TX_CONTROL_b_TX_SWITCH_READY                                          = 8;
SIA_TX_CONTROL_l_TX_MIN_SYNC_CYCLES                                       = 4;
SIA_TX_CONTROL_h_TX_MIN_SYNC_CYCLES                                       = 6;
SIA_TX_CONTROL_l_TX_MEM_RD_ARB_MODE                                       = 0;
SIA_TX_CONTROL_h_TX_MEM_RD_ARB_MODE                                       = 1;

SIA_IP_WIDTH                                                              = 1;
SIA_IP_ENTRIES                                                            = 8;
def SIA_IP(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x00000D0 + SIA_TX_BASE);
def SIA_IP_GET_DEFAULT() :
	return "0x0";

SIA_IP_b_SIA_RX_RUNT                                                      = 22;
SIA_IP_b_MEM_ECC_ERR                                                      = 21;
SIA_IP_l_SIA_RX_INT                                                       = 13;
SIA_IP_h_SIA_RX_INT                                                       = 20;
SIA_IP_l_SIA_TX_INT                                                       = 9;
SIA_IP_h_SIA_TX_INT                                                       = 12;
SIA_IP_b_RIPPLE_TOO_FAST                                                  = 8;
SIA_IP_l_SIA_TX_TAP_INT                                                   = 0;
SIA_IP_h_SIA_TX_TAP_INT                                                   = 7;

SIA_IM_WIDTH                                                              = 1;
SIA_IM_ENTRIES                                                            = 8;
def SIA_IM(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x00000D8 + SIA_TX_BASE);
def SIA_IM_GET_DEFAULT() :
	return "0x7FFFFF";

SIA_IM_b_SIA_RX_RUNT                                                      = 22;
SIA_IM_b_MEM_ECC_ERR                                                      = 21;
SIA_IM_l_SIA_RX_INT                                                       = 13;
SIA_IM_h_SIA_RX_INT                                                       = 20;
SIA_IM_l_SIA_TX_INT                                                       = 9;
SIA_IM_h_SIA_TX_INT                                                       = 12;
SIA_IM_b_RIPPLE_TOO_FAST                                                  = 8;
SIA_IM_l_SIA_TX_TAP_INT                                                   = 0;
SIA_IM_h_SIA_TX_TAP_INT                                                   = 7;

################ SIA_SHELL_CTL_BASE ################
SIA_SHELL_CTL_BASE                                              = 0x0600C00;
SIA_SHELL_CTL_SIZE                                              = 0x0020000;

SIA_ECC_COR_ERR_WIDTH                                                     = 1;
SIA_ECC_COR_ERR_ENTRIES                                                   = 8;
def SIA_ECC_COR_ERR(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x0000000 + SIA_SHELL_CTL_BASE);
def SIA_ECC_COR_ERR_GET_DEFAULT() :
	return "0x0";

SIA_ECC_COR_ERR_l__RSVD_                                                  = 12;
SIA_ECC_COR_ERR_h__RSVD_                                                  = 31;
SIA_ECC_COR_ERR_l_COUNTER                                                 = 0;
SIA_ECC_COR_ERR_h_COUNTER                                                 = 11;

SIA_ECC_UNCOR_ERR_WIDTH                                                   = 1;
SIA_ECC_UNCOR_ERR_ENTRIES                                                 = 8;
def SIA_ECC_UNCOR_ERR(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x0000008 + SIA_SHELL_CTL_BASE);
def SIA_ECC_UNCOR_ERR_GET_DEFAULT() :
	return "0x0";

SIA_ECC_UNCOR_ERR_l__RSVD_                                                = 12;
SIA_ECC_UNCOR_ERR_h__RSVD_                                                = 31;
SIA_ECC_UNCOR_ERR_l_COUNTER                                               = 0;
SIA_ECC_UNCOR_ERR_h_COUNTER                                               = 11;

SIA_QRAM_STATUS_WIDTH                                                     = 1;
SIA_QRAM_STATUS_ENTRIES                                                   = 8;
def SIA_QRAM_STATUS(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x0000010 + SIA_SHELL_CTL_BASE);
def SIA_QRAM_STATUS_GET_DEFAULT() :
	return "0x0";

SIA_QRAM_STATUS_l__RSVD1_                                                 = 30;
SIA_QRAM_STATUS_h__RSVD1_                                                 = 31;
SIA_QRAM_STATUS_l_ERROR_ADDRESS                                           = 12;
SIA_QRAM_STATUS_h_ERROR_ADDRESS                                           = 29;
SIA_QRAM_STATUS_l__RSVD0_                                                 = 4;
SIA_QRAM_STATUS_h__RSVD0_                                                 = 11;
SIA_QRAM_STATUS_b_GLOBAL_INIT_DONE                                        = 3;
SIA_QRAM_STATUS_b_INIT_DONE                                               = 2;
SIA_QRAM_STATUS_b_ECC_CORRECTABLE                                         = 1;
SIA_QRAM_STATUS_b_ECC_UNCORRECTABLE                                       = 0;

SIA_QRAM_CONFIG_WIDTH                                                     = 1;
SIA_QRAM_CONFIG_ENTRIES                                                   = 8;
def SIA_QRAM_CONFIG(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x0000018 + SIA_SHELL_CTL_BASE);
def SIA_QRAM_CONFIG_GET_DEFAULT() :
	return "0x20311";

SIA_QRAM_CONFIG_l_GEN_ECC_INST_NUM                                        = 25;
SIA_QRAM_CONFIG_h_GEN_ECC_INST_NUM                                        = 31;
SIA_QRAM_CONFIG_l__RSVD3_                                                 = 20;
SIA_QRAM_CONFIG_h__RSVD3_                                                 = 24;
SIA_QRAM_CONFIG_l_READ_MARGIN                                             = 16;
SIA_QRAM_CONFIG_h_READ_MARGIN                                             = 19;
SIA_QRAM_CONFIG_l__RSVD2_                                                 = 13;
SIA_QRAM_CONFIG_h__RSVD2_                                                 = 15;
SIA_QRAM_CONFIG_b_READ_MARGIN_ENABLE                                      = 12;
SIA_QRAM_CONFIG_l__RSVD1_                                                 = 10;
SIA_QRAM_CONFIG_h__RSVD1_                                                 = 11;
SIA_QRAM_CONFIG_b_U_ECC_COUNT_ENABLE                                      = 9;
SIA_QRAM_CONFIG_b_C_ECC_COUNT_ENABLE                                      = 8;
SIA_QRAM_CONFIG_l__RSVD0_                                                 = 6;
SIA_QRAM_CONFIG_h__RSVD0_                                                 = 7;
SIA_QRAM_CONFIG_b_MASK_INT                                                = 5;
SIA_QRAM_CONFIG_b_LS_BYPASS                                               = 4;
SIA_QRAM_CONFIG_b_LS_FORCE                                                = 3;
SIA_QRAM_CONFIG_b_INVERT_2                                                = 2;
SIA_QRAM_CONFIG_b_INVERT_1                                                = 1;
SIA_QRAM_CONFIG_b_ECC_ENABLE                                              = 0;

SIA_RXRAM_STATUS_WIDTH                                                    = 1;
SIA_RXRAM_STATUS_ENTRIES                                                  = 8;
def SIA_RXRAM_STATUS(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x0000020 + SIA_SHELL_CTL_BASE);
def SIA_RXRAM_STATUS_GET_DEFAULT() :
	return "0x0";

SIA_RXRAM_STATUS_l__RSVD1_                                                = 30;
SIA_RXRAM_STATUS_h__RSVD1_                                                = 31;
SIA_RXRAM_STATUS_l_ERROR_ADDRESS                                          = 12;
SIA_RXRAM_STATUS_h_ERROR_ADDRESS                                          = 29;
SIA_RXRAM_STATUS_l__RSVD0_                                                = 4;
SIA_RXRAM_STATUS_h__RSVD0_                                                = 11;
SIA_RXRAM_STATUS_b_GLOBAL_INIT_DONE                                       = 3;
SIA_RXRAM_STATUS_b_INIT_DONE                                              = 2;
SIA_RXRAM_STATUS_b_ECC_CORRECTABLE                                        = 1;
SIA_RXRAM_STATUS_b_ECC_UNCORRECTABLE                                      = 0;

SIA_RXRAM_CONFIG_WIDTH                                                    = 1;
SIA_RXRAM_CONFIG_ENTRIES                                                  = 8;
def SIA_RXRAM_CONFIG(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x0000028 + SIA_SHELL_CTL_BASE);
def SIA_RXRAM_CONFIG_GET_DEFAULT() :
	return "0x20311";

SIA_RXRAM_CONFIG_l_GEN_ECC_INST_NUM                                       = 25;
SIA_RXRAM_CONFIG_h_GEN_ECC_INST_NUM                                       = 31;
SIA_RXRAM_CONFIG_l__RSVD3_                                                = 20;
SIA_RXRAM_CONFIG_h__RSVD3_                                                = 24;
SIA_RXRAM_CONFIG_l_READ_MARGIN                                            = 16;
SIA_RXRAM_CONFIG_h_READ_MARGIN                                            = 19;
SIA_RXRAM_CONFIG_l__RSVD2_                                                = 13;
SIA_RXRAM_CONFIG_h__RSVD2_                                                = 15;
SIA_RXRAM_CONFIG_b_READ_MARGIN_ENABLE                                     = 12;
SIA_RXRAM_CONFIG_l__RSVD1_                                                = 10;
SIA_RXRAM_CONFIG_h__RSVD1_                                                = 11;
SIA_RXRAM_CONFIG_b_U_ECC_COUNT_ENABLE                                     = 9;
SIA_RXRAM_CONFIG_b_C_ECC_COUNT_ENABLE                                     = 8;
SIA_RXRAM_CONFIG_l__RSVD0_                                                = 6;
SIA_RXRAM_CONFIG_h__RSVD0_                                                = 7;
SIA_RXRAM_CONFIG_b_MASK_INT                                               = 5;
SIA_RXRAM_CONFIG_b_LS_BYPASS                                              = 4;
SIA_RXRAM_CONFIG_b_LS_FORCE                                               = 3;
SIA_RXRAM_CONFIG_b_INVERT_2                                               = 2;
SIA_RXRAM_CONFIG_b_INVERT_1                                               = 1;
SIA_RXRAM_CONFIG_b_ECC_ENABLE                                             = 0;

SIA_TXMETARAM_STATUS_WIDTH                                                = 1;
SIA_TXMETARAM_STATUS_ENTRIES                                              = 8;
def SIA_TXMETARAM_STATUS(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x0000030 + SIA_SHELL_CTL_BASE);
def SIA_TXMETARAM_STATUS_GET_DEFAULT() :
	return "0x0";

SIA_TXMETARAM_STATUS_l__RSVD1_                                            = 30;
SIA_TXMETARAM_STATUS_h__RSVD1_                                            = 31;
SIA_TXMETARAM_STATUS_l_ERROR_ADDRESS                                      = 12;
SIA_TXMETARAM_STATUS_h_ERROR_ADDRESS                                      = 29;
SIA_TXMETARAM_STATUS_l__RSVD0_                                            = 4;
SIA_TXMETARAM_STATUS_h__RSVD0_                                            = 11;
SIA_TXMETARAM_STATUS_b_GLOBAL_INIT_DONE                                   = 3;
SIA_TXMETARAM_STATUS_b_INIT_DONE                                          = 2;
SIA_TXMETARAM_STATUS_b_ECC_CORRECTABLE                                    = 1;
SIA_TXMETARAM_STATUS_b_ECC_UNCORRECTABLE                                  = 0;

SIA_TXMETARAM_CONFIG_WIDTH                                                = 1;
SIA_TXMETARAM_CONFIG_ENTRIES                                              = 8;
def SIA_TXMETARAM_CONFIG(index, qword) :
	return ((0x0004000 * index) + (qword * 8) + 0x0000038 + SIA_SHELL_CTL_BASE);
def SIA_TXMETARAM_CONFIG_GET_DEFAULT() :
	return "0x20311";

SIA_TXMETARAM_CONFIG_l_GEN_ECC_INST_NUM                                   = 25;
SIA_TXMETARAM_CONFIG_h_GEN_ECC_INST_NUM                                   = 31;
SIA_TXMETARAM_CONFIG_l__RSVD3_                                            = 20;
SIA_TXMETARAM_CONFIG_h__RSVD3_                                            = 24;
SIA_TXMETARAM_CONFIG_l_READ_MARGIN                                        = 16;
SIA_TXMETARAM_CONFIG_h_READ_MARGIN                                        = 19;
SIA_TXMETARAM_CONFIG_l__RSVD2_                                            = 13;
SIA_TXMETARAM_CONFIG_h__RSVD2_                                            = 15;
SIA_TXMETARAM_CONFIG_b_READ_MARGIN_ENABLE                                 = 12;
SIA_TXMETARAM_CONFIG_l__RSVD1_                                            = 10;
SIA_TXMETARAM_CONFIG_h__RSVD1_                                            = 11;
SIA_TXMETARAM_CONFIG_b_U_ECC_COUNT_ENABLE                                 = 9;
SIA_TXMETARAM_CONFIG_b_C_ECC_COUNT_ENABLE                                 = 8;
SIA_TXMETARAM_CONFIG_l__RSVD0_                                            = 6;
SIA_TXMETARAM_CONFIG_h__RSVD0_                                            = 7;
SIA_TXMETARAM_CONFIG_b_MASK_INT                                           = 5;
SIA_TXMETARAM_CONFIG_b_LS_BYPASS                                          = 4;
SIA_TXMETARAM_CONFIG_b_LS_FORCE                                           = 3;
SIA_TXMETARAM_CONFIG_b_INVERT_2                                           = 2;
SIA_TXMETARAM_CONFIG_b_INVERT_1                                           = 1;
SIA_TXMETARAM_CONFIG_b_ECC_ENABLE                                         = 0;

SIA_TXRAM_STATUS_WIDTH                                                    = 1;
SIA_TXRAM_STATUS_ENTRIES_0                                                = 10;
SIA_TXRAM_STATUS_ENTRIES_1                                                = 8;
def SIA_TXRAM_STATUS(index1, index0, qword) :
	return ((0x0004000 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0000080 + SIA_SHELL_CTL_BASE);
def SIA_TXRAM_STATUS_GET_DEFAULT() :
	return "0x0";

SIA_TXRAM_STATUS_l__RSVD1_                                                = 30;
SIA_TXRAM_STATUS_h__RSVD1_                                                = 31;
SIA_TXRAM_STATUS_l_ERROR_ADDRESS                                          = 12;
SIA_TXRAM_STATUS_h_ERROR_ADDRESS                                          = 29;
SIA_TXRAM_STATUS_l__RSVD0_                                                = 4;
SIA_TXRAM_STATUS_h__RSVD0_                                                = 11;
SIA_TXRAM_STATUS_b_GLOBAL_INIT_DONE                                       = 3;
SIA_TXRAM_STATUS_b_INIT_DONE                                              = 2;
SIA_TXRAM_STATUS_b_ECC_CORRECTABLE                                        = 1;
SIA_TXRAM_STATUS_b_ECC_UNCORRECTABLE                                      = 0;

SIA_TXRAM_CONFIG_WIDTH                                                    = 1;
SIA_TXRAM_CONFIG_ENTRIES_0                                                = 10;
SIA_TXRAM_CONFIG_ENTRIES_1                                                = 8;
def SIA_TXRAM_CONFIG(index1, index0, qword) :
	return ((0x0004000 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0000100 + SIA_SHELL_CTL_BASE);
def SIA_TXRAM_CONFIG_GET_DEFAULT() :
	return "0x20311";

SIA_TXRAM_CONFIG_l_GEN_ECC_INST_NUM                                       = 25;
SIA_TXRAM_CONFIG_h_GEN_ECC_INST_NUM                                       = 31;
SIA_TXRAM_CONFIG_l__RSVD3_                                                = 20;
SIA_TXRAM_CONFIG_h__RSVD3_                                                = 24;
SIA_TXRAM_CONFIG_l_READ_MARGIN                                            = 16;
SIA_TXRAM_CONFIG_h_READ_MARGIN                                            = 19;
SIA_TXRAM_CONFIG_l__RSVD2_                                                = 13;
SIA_TXRAM_CONFIG_h__RSVD2_                                                = 15;
SIA_TXRAM_CONFIG_b_READ_MARGIN_ENABLE                                     = 12;
SIA_TXRAM_CONFIG_l__RSVD1_                                                = 10;
SIA_TXRAM_CONFIG_h__RSVD1_                                                = 11;
SIA_TXRAM_CONFIG_b_U_ECC_COUNT_ENABLE                                     = 9;
SIA_TXRAM_CONFIG_b_C_ECC_COUNT_ENABLE                                     = 8;
SIA_TXRAM_CONFIG_l__RSVD0_                                                = 6;
SIA_TXRAM_CONFIG_h__RSVD0_                                                = 7;
SIA_TXRAM_CONFIG_b_MASK_INT                                               = 5;
SIA_TXRAM_CONFIG_b_LS_BYPASS                                              = 4;
SIA_TXRAM_CONFIG_b_LS_FORCE                                               = 3;
SIA_TXRAM_CONFIG_b_INVERT_2                                               = 2;
SIA_TXRAM_CONFIG_b_INVERT_1                                               = 1;
SIA_TXRAM_CONFIG_b_ECC_ENABLE                                             = 0;

################ PARSER_BASE ################
PARSER_BASE                                                     = 0x2000000;
PARSER_SIZE                                                     = 0x0010000;

PARSER_NH_CFG_WIDTH                                                       = 1;
PARSER_NH_CFG_ENTRIES_0                                                   = 256;
PARSER_NH_CFG_ENTRIES_1                                                   = 2;
def PARSER_NH_CFG(index1, index0, qword) :
	return ((0x0000800 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0000000 + PARSER_BASE);
def PARSER_NH_CFG_GET_DEFAULT() :
	return "0x0";

PARSER_NH_CFG_l_INITIAL_W0_OFFSET                                         = 56;
PARSER_NH_CFG_h_INITIAL_W0_OFFSET                                         = 63;
PARSER_NH_CFG_l_INITIAL_W1_OFFSET                                         = 48;
PARSER_NH_CFG_h_INITIAL_W1_OFFSET                                         = 55;
PARSER_NH_CFG_l_INITIAL_W2_OFFSET                                         = 40;
PARSER_NH_CFG_h_INITIAL_W2_OFFSET                                         = 47;
PARSER_NH_CFG_l_INITIAL_PTR                                               = 32;
PARSER_NH_CFG_h_INITIAL_PTR                                               = 39;
PARSER_NH_CFG_l_INITIAL_STATE                                             = 16;
PARSER_NH_CFG_h_INITIAL_STATE                                             = 31;
PARSER_NH_CFG_l_INITIAL_OP_MASK                                           = 4;
PARSER_NH_CFG_h_INITIAL_OP_MASK                                           = 15;
PARSER_NH_CFG_l_INITIAL_OP_ROT                                            = 0;
PARSER_NH_CFG_h_INITIAL_OP_ROT                                            = 3;

PARSER_PORT_CFG_WIDTH                                                     = 1;
PARSER_PORT_CFG_ENTRIES                                                   = 24;
def PARSER_PORT_CFG(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0001000 + PARSER_BASE);
def PARSER_PORT_CFG_GET_DEFAULT() :
	return "0x0";

PARSER_PORT_CFG_l_INITIAL_W0_OFFSET                                       = 56;
PARSER_PORT_CFG_h_INITIAL_W0_OFFSET                                       = 63;
PARSER_PORT_CFG_l_INITIAL_W1_OFFSET                                       = 48;
PARSER_PORT_CFG_h_INITIAL_W1_OFFSET                                       = 55;
PARSER_PORT_CFG_l_INITIAL_W2_OFFSET                                       = 40;
PARSER_PORT_CFG_h_INITIAL_W2_OFFSET                                       = 47;
PARSER_PORT_CFG_l_INITIAL_PTR                                             = 32;
PARSER_PORT_CFG_h_INITIAL_PTR                                             = 39;
PARSER_PORT_CFG_l_INITIAL_STATE                                           = 16;
PARSER_PORT_CFG_h_INITIAL_STATE                                           = 31;
PARSER_PORT_CFG_l_INITIAL_OP_MASK                                         = 4;
PARSER_PORT_CFG_h_INITIAL_OP_MASK                                         = 15;
PARSER_PORT_CFG_l_INITIAL_OP_ROT                                          = 0;
PARSER_PORT_CFG_h_INITIAL_OP_ROT                                          = 3;

PARSER_CSUM_CFG_WIDTH                                                     = 1;
PARSER_CSUM_CFG_ENTRIES                                                   = 24;
def PARSER_CSUM_CFG(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0001100 + PARSER_BASE);
def PARSER_CSUM_CFG_GET_DEFAULT() :
	return "0x0";

PARSER_CSUM_CFG_l_VALIDATE_L4_CSUM                                        = 4;
PARSER_CSUM_CFG_h_VALIDATE_L4_CSUM                                        = 5;
PARSER_CSUM_CFG_b_STORE_L4_PARTIAL_CSUM                                   = 3;
PARSER_CSUM_CFG_b_COMPUTE_L4_CSUM                                         = 2;
PARSER_CSUM_CFG_l_VALIDATE_L3_LENGTH                                      = 0;
PARSER_CSUM_CFG_h_VALIDATE_L3_LENGTH                                      = 1;

PARSER_WINDOW_CFG_WIDTH                                                   = 1;
def PARSER_WINDOW_CFG(qword) :
	return ((qword * 8) + 0x0001200 + PARSER_BASE);
def PARSER_WINDOW_CFG_GET_DEFAULT() :
	return "0x0";

PARSER_WINDOW_CFG_b_MODE_1                                                = 13;
PARSER_WINDOW_CFG_l_PORT_1                                                = 7;
PARSER_WINDOW_CFG_h_PORT_1                                                = 12;
PARSER_WINDOW_CFG_b_MODE_0                                                = 6;
PARSER_WINDOW_CFG_l_PORT_0                                                = 0;
PARSER_WINDOW_CFG_h_PORT_0                                                = 5;

PARSER_IP_WIDTH                                                           = 1;
def PARSER_IP(qword) :
	return ((qword * 8) + 0x0001208 + PARSER_BASE);
def PARSER_IP_GET_DEFAULT() :
	return "0x0";

PARSER_IP_b_MEM_ERROR                                                     = 0;

PARSER_IM_WIDTH                                                           = 1;
def PARSER_IM(qword) :
	return ((qword * 8) + 0x0001210 + PARSER_BASE);
def PARSER_IM_GET_DEFAULT() :
	return "0x1";

PARSER_IM_b_MEM_ERROR                                                     = 0;

PARSER_KEY_W_WIDTH                                                        = 1;
PARSER_KEY_W_ENTRIES_0                                                    = 16;
PARSER_KEY_W_ENTRIES_1                                                    = 32;
def PARSER_KEY_W(index1, index0, qword) :
	return ((0x0000080 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0002000 + PARSER_BASE);
def PARSER_KEY_W_GET_DEFAULT() :
	return "0xFFFF0000FFFF0000";

PARSER_KEY_W_l_W1_VALUE                                                   = 48;
PARSER_KEY_W_h_W1_VALUE                                                   = 63;
PARSER_KEY_W_l_W1_MASK                                                    = 32;
PARSER_KEY_W_h_W1_MASK                                                    = 47;
PARSER_KEY_W_l_W0_VALUE                                                   = 16;
PARSER_KEY_W_h_W0_VALUE                                                   = 31;
PARSER_KEY_W_l_W0_MASK                                                    = 0;
PARSER_KEY_W_h_W0_MASK                                                    = 15;

PARSER_KEY_S_WIDTH                                                        = 1;
PARSER_KEY_S_ENTRIES_0                                                    = 16;
PARSER_KEY_S_ENTRIES_1                                                    = 32;
def PARSER_KEY_S(index1, index0, qword) :
	return ((0x0000080 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0003000 + PARSER_BASE);
def PARSER_KEY_S_GET_DEFAULT() :
	return "0xFFFF0000";

PARSER_KEY_S_l_STATE_VALUE                                                = 16;
PARSER_KEY_S_h_STATE_VALUE                                                = 31;
PARSER_KEY_S_l_STATE_MASK                                                 = 0;
PARSER_KEY_S_h_STATE_MASK                                                 = 15;

PARSER_ANA_W_WIDTH                                                        = 1;
PARSER_ANA_W_ENTRIES_0                                                    = 16;
PARSER_ANA_W_ENTRIES_1                                                    = 32;
def PARSER_ANA_W(index1, index0, qword) :
	return ((0x0000080 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0004000 + PARSER_BASE);
def PARSER_ANA_W_GET_DEFAULT() :
	return "0x0";

PARSER_ANA_W_l_NEXT_W0_OFFSET                                             = 24;
PARSER_ANA_W_h_NEXT_W0_OFFSET                                             = 31;
PARSER_ANA_W_l_NEXT_W1_OFFSET                                             = 16;
PARSER_ANA_W_h_NEXT_W1_OFFSET                                             = 23;
PARSER_ANA_W_l_NEXT_W2_OFFSET                                             = 8;
PARSER_ANA_W_h_NEXT_W2_OFFSET                                             = 15;
PARSER_ANA_W_l_SKIP                                                       = 0;
PARSER_ANA_W_h_SKIP                                                       = 7;

PARSER_ANA_S_WIDTH                                                        = 1;
PARSER_ANA_S_ENTRIES_0                                                    = 16;
PARSER_ANA_S_ENTRIES_1                                                    = 32;
def PARSER_ANA_S(index1, index0, qword) :
	return ((0x0000080 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0005000 + PARSER_BASE);
def PARSER_ANA_S_GET_DEFAULT() :
	return "0x0";

PARSER_ANA_S_l_NEXT_STATE                                                 = 32;
PARSER_ANA_S_h_NEXT_STATE                                                 = 47;
PARSER_ANA_S_l_NEXT_STATE_MASK                                            = 16;
PARSER_ANA_S_h_NEXT_STATE_MASK                                            = 31;
PARSER_ANA_S_l_NEXT_OP                                                    = 0;
PARSER_ANA_S_h_NEXT_OP                                                    = 15;

PARSER_EXC_WIDTH                                                          = 1;
PARSER_EXC_ENTRIES_0                                                      = 16;
PARSER_EXC_ENTRIES_1                                                      = 32;
def PARSER_EXC(index1, index0, qword) :
	return ((0x0000080 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0006000 + PARSER_BASE);
def PARSER_EXC_GET_DEFAULT() :
	return "0x0";

PARSER_EXC_l_EX_OFFSET                                                    = 1;
PARSER_EXC_h_EX_OFFSET                                                    = 8;
PARSER_EXC_b_PARSING_DONE                                                 = 0;

PARSER_EXT_WIDTH                                                          = 1;
PARSER_EXT_ENTRIES_0                                                      = 32;
PARSER_EXT_ENTRIES_1                                                      = 32;
def PARSER_EXT(index1, index0, qword) :
	return ((0x0000100 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0008000 + PARSER_BASE);
def PARSER_EXT_GET_DEFAULT() :
	return "0x0";

PARSER_EXT_l_KEY_START                                                    = 25;
PARSER_EXT_h_KEY_START                                                    = 31;
PARSER_EXT_l_KEY_LEN                                                      = 18;
PARSER_EXT_h_KEY_LEN                                                      = 24;
PARSER_EXT_l_KEY_OFFSET                                                   = 10;
PARSER_EXT_h_KEY_OFFSET                                                   = 17;
PARSER_EXT_l_FLAG_NUM                                                     = 4;
PARSER_EXT_h_FLAG_NUM                                                     = 9;
PARSER_EXT_b_FLAG_VALUE                                                   = 3;
PARSER_EXT_l_PTR_NUM                                                      = 0;
PARSER_EXT_h_PTR_NUM                                                      = 2;

################ PARSER_SHELL_CTL_BASE ################
PARSER_SHELL_CTL_BASE                                           = 0x2010000;
PARSER_SHELL_CTL_SIZE                                           = 0x0000800;

PARSER_ECC_COR_ERR_WIDTH                                                  = 1;
def PARSER_ECC_COR_ERR(qword) :
	return ((qword * 8) + 0x0000000 + PARSER_SHELL_CTL_BASE);
def PARSER_ECC_COR_ERR_GET_DEFAULT() :
	return "0x0";

PARSER_ECC_COR_ERR_l__RSVD_                                               = 12;
PARSER_ECC_COR_ERR_h__RSVD_                                               = 31;
PARSER_ECC_COR_ERR_l_COUNTER                                              = 0;
PARSER_ECC_COR_ERR_h_COUNTER                                              = 11;

PARSER_ECC_UNCOR_ERR_WIDTH                                                = 1;
def PARSER_ECC_UNCOR_ERR(qword) :
	return ((qword * 8) + 0x0000008 + PARSER_SHELL_CTL_BASE);
def PARSER_ECC_UNCOR_ERR_GET_DEFAULT() :
	return "0x0";

PARSER_ECC_UNCOR_ERR_l__RSVD_                                             = 12;
PARSER_ECC_UNCOR_ERR_h__RSVD_                                             = 31;
PARSER_ECC_UNCOR_ERR_l_COUNTER                                            = 0;
PARSER_ECC_UNCOR_ERR_h_COUNTER                                            = 11;

PA_PKT_META_FIFO_STATUS_WIDTH                                             = 1;
PA_PKT_META_FIFO_STATUS_ENTRIES                                           = 4;
def PA_PKT_META_FIFO_STATUS(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000020 + PARSER_SHELL_CTL_BASE);
def PA_PKT_META_FIFO_STATUS_GET_DEFAULT() :
	return "0x0";

PA_PKT_META_FIFO_STATUS_l__RSVD1_                                         = 30;
PA_PKT_META_FIFO_STATUS_h__RSVD1_                                         = 31;
PA_PKT_META_FIFO_STATUS_l_ERROR_ADDRESS                                   = 12;
PA_PKT_META_FIFO_STATUS_h_ERROR_ADDRESS                                   = 29;
PA_PKT_META_FIFO_STATUS_l__RSVD0_                                         = 4;
PA_PKT_META_FIFO_STATUS_h__RSVD0_                                         = 11;
PA_PKT_META_FIFO_STATUS_b_GLOBAL_INIT_DONE                                = 3;
PA_PKT_META_FIFO_STATUS_b_INIT_DONE                                       = 2;
PA_PKT_META_FIFO_STATUS_b_ECC_CORRECTABLE                                 = 1;
PA_PKT_META_FIFO_STATUS_b_ECC_UNCORRECTABLE                               = 0;

PA_PKT_META_FIFO_CONFIG_WIDTH                                             = 1;
PA_PKT_META_FIFO_CONFIG_ENTRIES                                           = 4;
def PA_PKT_META_FIFO_CONFIG(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000040 + PARSER_SHELL_CTL_BASE);
def PA_PKT_META_FIFO_CONFIG_GET_DEFAULT() :
	return "0x20311";

PA_PKT_META_FIFO_CONFIG_l_GEN_ECC_INST_NUM                                = 25;
PA_PKT_META_FIFO_CONFIG_h_GEN_ECC_INST_NUM                                = 31;
PA_PKT_META_FIFO_CONFIG_l__RSVD3_                                         = 20;
PA_PKT_META_FIFO_CONFIG_h__RSVD3_                                         = 24;
PA_PKT_META_FIFO_CONFIG_l_READ_MARGIN                                     = 16;
PA_PKT_META_FIFO_CONFIG_h_READ_MARGIN                                     = 19;
PA_PKT_META_FIFO_CONFIG_l__RSVD2_                                         = 13;
PA_PKT_META_FIFO_CONFIG_h__RSVD2_                                         = 15;
PA_PKT_META_FIFO_CONFIG_b_READ_MARGIN_ENABLE                              = 12;
PA_PKT_META_FIFO_CONFIG_l__RSVD1_                                         = 10;
PA_PKT_META_FIFO_CONFIG_h__RSVD1_                                         = 11;
PA_PKT_META_FIFO_CONFIG_b_U_ECC_COUNT_ENABLE                              = 9;
PA_PKT_META_FIFO_CONFIG_b_C_ECC_COUNT_ENABLE                              = 8;
PA_PKT_META_FIFO_CONFIG_l__RSVD0_                                         = 6;
PA_PKT_META_FIFO_CONFIG_h__RSVD0_                                         = 7;
PA_PKT_META_FIFO_CONFIG_b_MASK_INT                                        = 5;
PA_PKT_META_FIFO_CONFIG_b_LS_BYPASS                                       = 4;
PA_PKT_META_FIFO_CONFIG_b_LS_FORCE                                        = 3;
PA_PKT_META_FIFO_CONFIG_b_INVERT_2                                        = 2;
PA_PKT_META_FIFO_CONFIG_b_INVERT_1                                        = 1;
PA_PKT_META_FIFO_CONFIG_b_ECC_ENABLE                                      = 0;

PA_SEG_DATA_FIFO0_STATUS_WIDTH                                            = 1;
PA_SEG_DATA_FIFO0_STATUS_ENTRIES                                          = 32;
def PA_SEG_DATA_FIFO0_STATUS(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000100 + PARSER_SHELL_CTL_BASE);
def PA_SEG_DATA_FIFO0_STATUS_GET_DEFAULT() :
	return "0x0";

PA_SEG_DATA_FIFO0_STATUS_l__RSVD1_                                        = 30;
PA_SEG_DATA_FIFO0_STATUS_h__RSVD1_                                        = 31;
PA_SEG_DATA_FIFO0_STATUS_l_ERROR_ADDRESS                                  = 12;
PA_SEG_DATA_FIFO0_STATUS_h_ERROR_ADDRESS                                  = 29;
PA_SEG_DATA_FIFO0_STATUS_l__RSVD0_                                        = 4;
PA_SEG_DATA_FIFO0_STATUS_h__RSVD0_                                        = 11;
PA_SEG_DATA_FIFO0_STATUS_b_GLOBAL_INIT_DONE                               = 3;
PA_SEG_DATA_FIFO0_STATUS_b_INIT_DONE                                      = 2;
PA_SEG_DATA_FIFO0_STATUS_b_ECC_CORRECTABLE                                = 1;
PA_SEG_DATA_FIFO0_STATUS_b_ECC_UNCORRECTABLE                              = 0;

PA_SEG_DATA_FIFO0_CONFIG_WIDTH                                            = 1;
PA_SEG_DATA_FIFO0_CONFIG_ENTRIES                                          = 32;
def PA_SEG_DATA_FIFO0_CONFIG(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000200 + PARSER_SHELL_CTL_BASE);
def PA_SEG_DATA_FIFO0_CONFIG_GET_DEFAULT() :
	return "0x20311";

PA_SEG_DATA_FIFO0_CONFIG_l_GEN_ECC_INST_NUM                               = 25;
PA_SEG_DATA_FIFO0_CONFIG_h_GEN_ECC_INST_NUM                               = 31;
PA_SEG_DATA_FIFO0_CONFIG_l__RSVD3_                                        = 20;
PA_SEG_DATA_FIFO0_CONFIG_h__RSVD3_                                        = 24;
PA_SEG_DATA_FIFO0_CONFIG_l_READ_MARGIN                                    = 16;
PA_SEG_DATA_FIFO0_CONFIG_h_READ_MARGIN                                    = 19;
PA_SEG_DATA_FIFO0_CONFIG_l__RSVD2_                                        = 13;
PA_SEG_DATA_FIFO0_CONFIG_h__RSVD2_                                        = 15;
PA_SEG_DATA_FIFO0_CONFIG_b_READ_MARGIN_ENABLE                             = 12;
PA_SEG_DATA_FIFO0_CONFIG_l__RSVD1_                                        = 10;
PA_SEG_DATA_FIFO0_CONFIG_h__RSVD1_                                        = 11;
PA_SEG_DATA_FIFO0_CONFIG_b_U_ECC_COUNT_ENABLE                             = 9;
PA_SEG_DATA_FIFO0_CONFIG_b_C_ECC_COUNT_ENABLE                             = 8;
PA_SEG_DATA_FIFO0_CONFIG_l__RSVD0_                                        = 6;
PA_SEG_DATA_FIFO0_CONFIG_h__RSVD0_                                        = 7;
PA_SEG_DATA_FIFO0_CONFIG_b_MASK_INT                                       = 5;
PA_SEG_DATA_FIFO0_CONFIG_b_LS_BYPASS                                      = 4;
PA_SEG_DATA_FIFO0_CONFIG_b_LS_FORCE                                       = 3;
PA_SEG_DATA_FIFO0_CONFIG_b_INVERT_2                                       = 2;
PA_SEG_DATA_FIFO0_CONFIG_b_INVERT_1                                       = 1;
PA_SEG_DATA_FIFO0_CONFIG_b_ECC_ENABLE                                     = 0;

PA_SEG_DATA_FIFO1_STATUS_WIDTH                                            = 1;
PA_SEG_DATA_FIFO1_STATUS_ENTRIES                                          = 32;
def PA_SEG_DATA_FIFO1_STATUS(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000400 + PARSER_SHELL_CTL_BASE);
def PA_SEG_DATA_FIFO1_STATUS_GET_DEFAULT() :
	return "0x0";

PA_SEG_DATA_FIFO1_STATUS_l__RSVD1_                                        = 30;
PA_SEG_DATA_FIFO1_STATUS_h__RSVD1_                                        = 31;
PA_SEG_DATA_FIFO1_STATUS_l_ERROR_ADDRESS                                  = 12;
PA_SEG_DATA_FIFO1_STATUS_h_ERROR_ADDRESS                                  = 29;
PA_SEG_DATA_FIFO1_STATUS_l__RSVD0_                                        = 4;
PA_SEG_DATA_FIFO1_STATUS_h__RSVD0_                                        = 11;
PA_SEG_DATA_FIFO1_STATUS_b_GLOBAL_INIT_DONE                               = 3;
PA_SEG_DATA_FIFO1_STATUS_b_INIT_DONE                                      = 2;
PA_SEG_DATA_FIFO1_STATUS_b_ECC_CORRECTABLE                                = 1;
PA_SEG_DATA_FIFO1_STATUS_b_ECC_UNCORRECTABLE                              = 0;

PA_SEG_DATA_FIFO1_CONFIG_WIDTH                                            = 1;
PA_SEG_DATA_FIFO1_CONFIG_ENTRIES                                          = 32;
def PA_SEG_DATA_FIFO1_CONFIG(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000500 + PARSER_SHELL_CTL_BASE);
def PA_SEG_DATA_FIFO1_CONFIG_GET_DEFAULT() :
	return "0x20311";

PA_SEG_DATA_FIFO1_CONFIG_l_GEN_ECC_INST_NUM                               = 25;
PA_SEG_DATA_FIFO1_CONFIG_h_GEN_ECC_INST_NUM                               = 31;
PA_SEG_DATA_FIFO1_CONFIG_l__RSVD3_                                        = 20;
PA_SEG_DATA_FIFO1_CONFIG_h__RSVD3_                                        = 24;
PA_SEG_DATA_FIFO1_CONFIG_l_READ_MARGIN                                    = 16;
PA_SEG_DATA_FIFO1_CONFIG_h_READ_MARGIN                                    = 19;
PA_SEG_DATA_FIFO1_CONFIG_l__RSVD2_                                        = 13;
PA_SEG_DATA_FIFO1_CONFIG_h__RSVD2_                                        = 15;
PA_SEG_DATA_FIFO1_CONFIG_b_READ_MARGIN_ENABLE                             = 12;
PA_SEG_DATA_FIFO1_CONFIG_l__RSVD1_                                        = 10;
PA_SEG_DATA_FIFO1_CONFIG_h__RSVD1_                                        = 11;
PA_SEG_DATA_FIFO1_CONFIG_b_U_ECC_COUNT_ENABLE                             = 9;
PA_SEG_DATA_FIFO1_CONFIG_b_C_ECC_COUNT_ENABLE                             = 8;
PA_SEG_DATA_FIFO1_CONFIG_l__RSVD0_                                        = 6;
PA_SEG_DATA_FIFO1_CONFIG_h__RSVD0_                                        = 7;
PA_SEG_DATA_FIFO1_CONFIG_b_MASK_INT                                       = 5;
PA_SEG_DATA_FIFO1_CONFIG_b_LS_BYPASS                                      = 4;
PA_SEG_DATA_FIFO1_CONFIG_b_LS_FORCE                                       = 3;
PA_SEG_DATA_FIFO1_CONFIG_b_INVERT_2                                       = 2;
PA_SEG_DATA_FIFO1_CONFIG_b_INVERT_1                                       = 1;
PA_SEG_DATA_FIFO1_CONFIG_b_ECC_ENABLE                                     = 0;

PA_SEG_META_FIFO_STATUS_WIDTH                                             = 1;
def PA_SEG_META_FIFO_STATUS(qword) :
	return ((qword * 8) + 0x0000600 + PARSER_SHELL_CTL_BASE);
def PA_SEG_META_FIFO_STATUS_GET_DEFAULT() :
	return "0x0";

PA_SEG_META_FIFO_STATUS_l__RSVD1_                                         = 30;
PA_SEG_META_FIFO_STATUS_h__RSVD1_                                         = 31;
PA_SEG_META_FIFO_STATUS_l_ERROR_ADDRESS                                   = 12;
PA_SEG_META_FIFO_STATUS_h_ERROR_ADDRESS                                   = 29;
PA_SEG_META_FIFO_STATUS_l__RSVD0_                                         = 4;
PA_SEG_META_FIFO_STATUS_h__RSVD0_                                         = 11;
PA_SEG_META_FIFO_STATUS_b_GLOBAL_INIT_DONE                                = 3;
PA_SEG_META_FIFO_STATUS_b_INIT_DONE                                       = 2;
PA_SEG_META_FIFO_STATUS_b_ECC_CORRECTABLE                                 = 1;
PA_SEG_META_FIFO_STATUS_b_ECC_UNCORRECTABLE                               = 0;

PA_SEG_META_FIFO_CONFIG_WIDTH                                             = 1;
def PA_SEG_META_FIFO_CONFIG(qword) :
	return ((qword * 8) + 0x0000608 + PARSER_SHELL_CTL_BASE);
def PA_SEG_META_FIFO_CONFIG_GET_DEFAULT() :
	return "0x20311";

PA_SEG_META_FIFO_CONFIG_l_GEN_ECC_INST_NUM                                = 25;
PA_SEG_META_FIFO_CONFIG_h_GEN_ECC_INST_NUM                                = 31;
PA_SEG_META_FIFO_CONFIG_l__RSVD3_                                         = 20;
PA_SEG_META_FIFO_CONFIG_h__RSVD3_                                         = 24;
PA_SEG_META_FIFO_CONFIG_l_READ_MARGIN                                     = 16;
PA_SEG_META_FIFO_CONFIG_h_READ_MARGIN                                     = 19;
PA_SEG_META_FIFO_CONFIG_l__RSVD2_                                         = 13;
PA_SEG_META_FIFO_CONFIG_h__RSVD2_                                         = 15;
PA_SEG_META_FIFO_CONFIG_b_READ_MARGIN_ENABLE                              = 12;
PA_SEG_META_FIFO_CONFIG_l__RSVD1_                                         = 10;
PA_SEG_META_FIFO_CONFIG_h__RSVD1_                                         = 11;
PA_SEG_META_FIFO_CONFIG_b_U_ECC_COUNT_ENABLE                              = 9;
PA_SEG_META_FIFO_CONFIG_b_C_ECC_COUNT_ENABLE                              = 8;
PA_SEG_META_FIFO_CONFIG_l__RSVD0_                                         = 6;
PA_SEG_META_FIFO_CONFIG_h__RSVD0_                                         = 7;
PA_SEG_META_FIFO_CONFIG_b_MASK_INT                                        = 5;
PA_SEG_META_FIFO_CONFIG_b_LS_BYPASS                                       = 4;
PA_SEG_META_FIFO_CONFIG_b_LS_FORCE                                        = 3;
PA_SEG_META_FIFO_CONFIG_b_INVERT_2                                        = 2;
PA_SEG_META_FIFO_CONFIG_b_INVERT_1                                        = 1;
PA_SEG_META_FIFO_CONFIG_b_ECC_ENABLE                                      = 0;

PA_TAIL_INFO_FIFO_STATUS_WIDTH                                            = 1;
def PA_TAIL_INFO_FIFO_STATUS(qword) :
	return ((qword * 8) + 0x0000610 + PARSER_SHELL_CTL_BASE);
def PA_TAIL_INFO_FIFO_STATUS_GET_DEFAULT() :
	return "0x0";

PA_TAIL_INFO_FIFO_STATUS_l__RSVD1_                                        = 30;
PA_TAIL_INFO_FIFO_STATUS_h__RSVD1_                                        = 31;
PA_TAIL_INFO_FIFO_STATUS_l_ERROR_ADDRESS                                  = 12;
PA_TAIL_INFO_FIFO_STATUS_h_ERROR_ADDRESS                                  = 29;
PA_TAIL_INFO_FIFO_STATUS_l__RSVD0_                                        = 4;
PA_TAIL_INFO_FIFO_STATUS_h__RSVD0_                                        = 11;
PA_TAIL_INFO_FIFO_STATUS_b_GLOBAL_INIT_DONE                               = 3;
PA_TAIL_INFO_FIFO_STATUS_b_INIT_DONE                                      = 2;
PA_TAIL_INFO_FIFO_STATUS_b_ECC_CORRECTABLE                                = 1;
PA_TAIL_INFO_FIFO_STATUS_b_ECC_UNCORRECTABLE                              = 0;

PA_TAIL_INFO_FIFO_CONFIG_WIDTH                                            = 1;
def PA_TAIL_INFO_FIFO_CONFIG(qword) :
	return ((qword * 8) + 0x0000618 + PARSER_SHELL_CTL_BASE);
def PA_TAIL_INFO_FIFO_CONFIG_GET_DEFAULT() :
	return "0x20311";

PA_TAIL_INFO_FIFO_CONFIG_l_GEN_ECC_INST_NUM                               = 25;
PA_TAIL_INFO_FIFO_CONFIG_h_GEN_ECC_INST_NUM                               = 31;
PA_TAIL_INFO_FIFO_CONFIG_l__RSVD3_                                        = 20;
PA_TAIL_INFO_FIFO_CONFIG_h__RSVD3_                                        = 24;
PA_TAIL_INFO_FIFO_CONFIG_l_READ_MARGIN                                    = 16;
PA_TAIL_INFO_FIFO_CONFIG_h_READ_MARGIN                                    = 19;
PA_TAIL_INFO_FIFO_CONFIG_l__RSVD2_                                        = 13;
PA_TAIL_INFO_FIFO_CONFIG_h__RSVD2_                                        = 15;
PA_TAIL_INFO_FIFO_CONFIG_b_READ_MARGIN_ENABLE                             = 12;
PA_TAIL_INFO_FIFO_CONFIG_l__RSVD1_                                        = 10;
PA_TAIL_INFO_FIFO_CONFIG_h__RSVD1_                                        = 11;
PA_TAIL_INFO_FIFO_CONFIG_b_U_ECC_COUNT_ENABLE                             = 9;
PA_TAIL_INFO_FIFO_CONFIG_b_C_ECC_COUNT_ENABLE                             = 8;
PA_TAIL_INFO_FIFO_CONFIG_l__RSVD0_                                        = 6;
PA_TAIL_INFO_FIFO_CONFIG_h__RSVD0_                                        = 7;
PA_TAIL_INFO_FIFO_CONFIG_b_MASK_INT                                       = 5;
PA_TAIL_INFO_FIFO_CONFIG_b_LS_BYPASS                                      = 4;
PA_TAIL_INFO_FIFO_CONFIG_b_LS_FORCE                                       = 3;
PA_TAIL_INFO_FIFO_CONFIG_b_INVERT_2                                       = 2;
PA_TAIL_INFO_FIFO_CONFIG_b_INVERT_1                                       = 1;
PA_TAIL_INFO_FIFO_CONFIG_b_ECC_ENABLE                                     = 0;

PARSER_NH_CFG_STATUS_WIDTH                                                = 1;
def PARSER_NH_CFG_STATUS(qword) :
	return ((qword * 8) + 0x0000620 + PARSER_SHELL_CTL_BASE);
def PARSER_NH_CFG_STATUS_GET_DEFAULT() :
	return "0x0";

PARSER_NH_CFG_STATUS_l__RSVD1_                                            = 30;
PARSER_NH_CFG_STATUS_h__RSVD1_                                            = 31;
PARSER_NH_CFG_STATUS_l_ERROR_ADDRESS                                      = 12;
PARSER_NH_CFG_STATUS_h_ERROR_ADDRESS                                      = 29;
PARSER_NH_CFG_STATUS_l__RSVD0_                                            = 4;
PARSER_NH_CFG_STATUS_h__RSVD0_                                            = 11;
PARSER_NH_CFG_STATUS_b_GLOBAL_INIT_DONE                                   = 3;
PARSER_NH_CFG_STATUS_b_INIT_DONE                                          = 2;
PARSER_NH_CFG_STATUS_b_ECC_CORRECTABLE                                    = 1;
PARSER_NH_CFG_STATUS_b_ECC_UNCORRECTABLE                                  = 0;

PARSER_NH_CFG_CONFIG_WIDTH                                                = 1;
def PARSER_NH_CFG_CONFIG(qword) :
	return ((qword * 8) + 0x0000628 + PARSER_SHELL_CTL_BASE);
def PARSER_NH_CFG_CONFIG_GET_DEFAULT() :
	return "0x20311";

PARSER_NH_CFG_CONFIG_l_GEN_ECC_INST_NUM                                   = 25;
PARSER_NH_CFG_CONFIG_h_GEN_ECC_INST_NUM                                   = 31;
PARSER_NH_CFG_CONFIG_l__RSVD3_                                            = 20;
PARSER_NH_CFG_CONFIG_h__RSVD3_                                            = 24;
PARSER_NH_CFG_CONFIG_l_READ_MARGIN                                        = 16;
PARSER_NH_CFG_CONFIG_h_READ_MARGIN                                        = 19;
PARSER_NH_CFG_CONFIG_l__RSVD2_                                            = 13;
PARSER_NH_CFG_CONFIG_h__RSVD2_                                            = 15;
PARSER_NH_CFG_CONFIG_b_READ_MARGIN_ENABLE                                 = 12;
PARSER_NH_CFG_CONFIG_l__RSVD1_                                            = 10;
PARSER_NH_CFG_CONFIG_h__RSVD1_                                            = 11;
PARSER_NH_CFG_CONFIG_b_U_ECC_COUNT_ENABLE                                 = 9;
PARSER_NH_CFG_CONFIG_b_C_ECC_COUNT_ENABLE                                 = 8;
PARSER_NH_CFG_CONFIG_l__RSVD0_                                            = 6;
PARSER_NH_CFG_CONFIG_h__RSVD0_                                            = 7;
PARSER_NH_CFG_CONFIG_b_MASK_INT                                           = 5;
PARSER_NH_CFG_CONFIG_b_LS_BYPASS                                          = 4;
PARSER_NH_CFG_CONFIG_b_LS_FORCE                                           = 3;
PARSER_NH_CFG_CONFIG_b_INVERT_2                                           = 2;
PARSER_NH_CFG_CONFIG_b_INVERT_1                                           = 1;
PARSER_NH_CFG_CONFIG_b_ECC_ENABLE                                         = 0;

################ FFU_GROUP_BASE ################
FFU_GROUP_BASE                                                  = 0x3000000;
FFU_GROUP_SIZE                                                  = 0x0300000;

FFU_TCAM_WIDTH                                                            = 2;
FFU_TCAM_ENTRIES_0                                                        = 1024;
FFU_TCAM_ENTRIES_1                                                        = 16;
FFU_TCAM_ENTRIES_2                                                        = 3;
def FFU_TCAM(index2, index1, index0, qword) :
	return ((0x0100000 * index2) + (0x0004000 * index1) + (0x0000010 * index0) + (qword * 8) + 0x0000000 + FFU_GROUP_BASE);
def FFU_TCAM_GET_DEFAULT() :
	return "0xFFFFFFFFFF000000FFFFFFFFFF";

FFU_TCAM_l__RSVD1_                                                        = 104;
FFU_TCAM_h__RSVD1_                                                        = 127;
FFU_TCAM_l_KEY_TOP_INVERT                                                 = 96;
FFU_TCAM_h_KEY_TOP_INVERT                                                 = 103;
FFU_TCAM_l_KEY_INVERT                                                     = 64;
FFU_TCAM_h_KEY_INVERT                                                     = 95;
FFU_TCAM_l__RSVD0_                                                        = 40;
FFU_TCAM_h__RSVD0_                                                        = 63;
FFU_TCAM_l_KEY_TOP                                                        = 32;
FFU_TCAM_h_KEY_TOP                                                        = 39;
FFU_TCAM_l_KEY                                                            = 0;
FFU_TCAM_h_KEY                                                            = 31;

FFU_ACTION_WIDTH                                                          = 1;
FFU_ACTION_ENTRIES_0                                                      = 1024;
FFU_ACTION_ENTRIES_1                                                      = 20;
FFU_ACTION_ENTRIES_2                                                      = 3;
def FFU_ACTION(index2, index1, index0, qword) :
	return ((0x0100000 * index2) + (0x0002000 * index1) + (0x0000008 * index0) + (qword * 8) + 0x0040000 + FFU_GROUP_BASE);
def FFU_ACTION_GET_DEFAULT() :
	return "0x0";

FFU_ACTION_l_ACTION1                                                      = 32;
FFU_ACTION_h_ACTION1                                                      = 63;
FFU_ACTION_l_ACTION0                                                      = 0;
FFU_ACTION_h_ACTION0                                                      = 31;

FFU_TCAM_CFG_WIDTH                                                        = 1;
FFU_TCAM_CFG_ENTRIES_0                                                    = 64;
FFU_TCAM_CFG_ENTRIES_1                                                    = 16;
FFU_TCAM_CFG_ENTRIES_2                                                    = 3;
def FFU_TCAM_CFG(index2, index1, index0, qword) :
	return ((0x0100000 * index2) + (0x0000200 * index1) + (0x0000008 * index0) + (qword * 8) + 0x0080000 + FFU_GROUP_BASE);
def FFU_TCAM_CFG_GET_DEFAULT() :
	return "0xFFFFC00000000";

FFU_TCAM_CFG_l_CHUNK_MASK                                                 = 36;
FFU_TCAM_CFG_h_CHUNK_MASK                                                 = 51;
FFU_TCAM_CFG_b_START_COMPARE                                              = 35;
FFU_TCAM_CFG_b_START_SET                                                  = 34;
FFU_TCAM_CFG_l_SELECT_TOP                                                 = 28;
FFU_TCAM_CFG_h_SELECT_TOP                                                 = 33;
FFU_TCAM_CFG_l_SELECT0                                                    = 21;
FFU_TCAM_CFG_h_SELECT0                                                    = 27;
FFU_TCAM_CFG_l_SELECT1                                                    = 14;
FFU_TCAM_CFG_h_SELECT1                                                    = 20;
FFU_TCAM_CFG_l_SELECT2                                                    = 7;
FFU_TCAM_CFG_h_SELECT2                                                    = 13;
FFU_TCAM_CFG_l_SELECT3                                                    = 0;
FFU_TCAM_CFG_h_SELECT3                                                    = 6;

FFU_ACTION_CFG_WIDTH                                                      = 2;
FFU_ACTION_CFG_ENTRIES_0                                                  = 64;
FFU_ACTION_CFG_ENTRIES_1                                                  = 3;
def FFU_ACTION_CFG(index1, index0, qword) :
	return ((0x0100000 * index1) + (0x0000010 * index0) + (qword * 8) +  0x0082000 + FFU_GROUP_BASE);
def FFU_ACTION_CFG_GET_DEFAULT() :
	return "0x0";

FFU_ACTION_CFG_b_ENABLE_19                                                = 99;
FFU_ACTION_CFG_b_ENABLE_18                                                = 98;
FFU_ACTION_CFG_b_ENABLE_17                                                = 97;
FFU_ACTION_CFG_b_ENABLE_16                                                = 96;
FFU_ACTION_CFG_b_ENABLE_15                                                = 95;
FFU_ACTION_CFG_b_ENABLE_14                                                = 94;
FFU_ACTION_CFG_b_ENABLE_13                                                = 93;
FFU_ACTION_CFG_b_ENABLE_12                                                = 92;
FFU_ACTION_CFG_b_ENABLE_11                                                = 91;
FFU_ACTION_CFG_b_ENABLE_10                                                = 90;
FFU_ACTION_CFG_b_ENABLE_9                                                 = 89;
FFU_ACTION_CFG_b_ENABLE_8                                                 = 88;
FFU_ACTION_CFG_b_ENABLE_7                                                 = 87;
FFU_ACTION_CFG_b_ENABLE_6                                                 = 86;
FFU_ACTION_CFG_b_ENABLE_5                                                 = 85;
FFU_ACTION_CFG_b_ENABLE_4                                                 = 84;
FFU_ACTION_CFG_b_ENABLE_3                                                 = 83;
FFU_ACTION_CFG_b_ENABLE_2                                                 = 82;
FFU_ACTION_CFG_b_ENABLE_1                                                 = 81;
FFU_ACTION_CFG_b_ENABLE_0                                                 = 80;
FFU_ACTION_CFG_l_INDEX_19                                                 = 76;
FFU_ACTION_CFG_h_INDEX_19                                                 = 79;
FFU_ACTION_CFG_l_INDEX_18                                                 = 72;
FFU_ACTION_CFG_h_INDEX_18                                                 = 75;
FFU_ACTION_CFG_l_INDEX_17                                                 = 68;
FFU_ACTION_CFG_h_INDEX_17                                                 = 71;
FFU_ACTION_CFG_l_INDEX_16                                                 = 64;
FFU_ACTION_CFG_h_INDEX_16                                                 = 67;
FFU_ACTION_CFG_l_INDEX_15                                                 = 60;
FFU_ACTION_CFG_h_INDEX_15                                                 = 63;
FFU_ACTION_CFG_l_INDEX_14                                                 = 56;
FFU_ACTION_CFG_h_INDEX_14                                                 = 59;
FFU_ACTION_CFG_l_INDEX_13                                                 = 52;
FFU_ACTION_CFG_h_INDEX_13                                                 = 55;
FFU_ACTION_CFG_l_INDEX_12                                                 = 48;
FFU_ACTION_CFG_h_INDEX_12                                                 = 51;
FFU_ACTION_CFG_l_INDEX_11                                                 = 44;
FFU_ACTION_CFG_h_INDEX_11                                                 = 47;
FFU_ACTION_CFG_l_INDEX_10                                                 = 40;
FFU_ACTION_CFG_h_INDEX_10                                                 = 43;
FFU_ACTION_CFG_l_INDEX_9                                                  = 36;
FFU_ACTION_CFG_h_INDEX_9                                                  = 39;
FFU_ACTION_CFG_l_INDEX_8                                                  = 32;
FFU_ACTION_CFG_h_INDEX_8                                                  = 35;
FFU_ACTION_CFG_l_INDEX_7                                                  = 28;
FFU_ACTION_CFG_h_INDEX_7                                                  = 31;
FFU_ACTION_CFG_l_INDEX_6                                                  = 24;
FFU_ACTION_CFG_h_INDEX_6                                                  = 27;
FFU_ACTION_CFG_l_INDEX_5                                                  = 20;
FFU_ACTION_CFG_h_INDEX_5                                                  = 23;
FFU_ACTION_CFG_l_INDEX_4                                                  = 16;
FFU_ACTION_CFG_h_INDEX_4                                                  = 19;
FFU_ACTION_CFG_l_INDEX_3                                                  = 12;
FFU_ACTION_CFG_h_INDEX_3                                                  = 15;
FFU_ACTION_CFG_l_INDEX_2                                                  = 8;
FFU_ACTION_CFG_h_INDEX_2                                                  = 11;
FFU_ACTION_CFG_l_INDEX_1                                                  = 4;
FFU_ACTION_CFG_h_INDEX_1                                                  = 7;
FFU_ACTION_CFG_l_INDEX_0                                                  = 0;
FFU_ACTION_CFG_h_INDEX_0                                                  = 3;

################ FGHASH_BASE ################
FGHASH_BASE                                                     = 0x3400000;
FGHASH_SIZE                                                     = 0x00C0000;

FFU_HASH_LOOKUP_WIDTH                                                     = 2;
FFU_HASH_LOOKUP_ENTRIES_0                                                 = 8192;
FFU_HASH_LOOKUP_ENTRIES_1                                                 = 3;
def FFU_HASH_LOOKUP(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0000010 * index0) + (qword * 8) +  0x0000000 + FGHASH_BASE);
def FFU_HASH_LOOKUP_GET_DEFAULT() :
	return "0x0";

FFU_HASH_LOOKUP_l_PTR                                                     = 64;
FFU_HASH_LOOKUP_h_PTR                                                     = 83;
FFU_HASH_LOOKUP_l_RSVD1_                                                  = 52;
FFU_HASH_LOOKUP_h_RSVD1_                                                  = 63;
FFU_HASH_LOOKUP_l_SELECT_4                                                = 48;
FFU_HASH_LOOKUP_h_SELECT_4                                                = 51;
FFU_HASH_LOOKUP_l_SELECT_3                                                = 44;
FFU_HASH_LOOKUP_h_SELECT_3                                                = 47;
FFU_HASH_LOOKUP_l_SELECT_2                                                = 40;
FFU_HASH_LOOKUP_h_SELECT_2                                                = 43;
FFU_HASH_LOOKUP_l_SELECT_1                                                = 36;
FFU_HASH_LOOKUP_h_SELECT_1                                                = 39;
FFU_HASH_LOOKUP_l_SELECT_0                                                = 32;
FFU_HASH_LOOKUP_h_SELECT_0                                                = 35;
FFU_HASH_LOOKUP_l_MASK                                                    = 0;
FFU_HASH_LOOKUP_h_MASK                                                    = 31;

FFU_HASH_CAM_WIDTH                                                        = 1;
FFU_HASH_CAM_ENTRIES_0                                                    = 8;
FFU_HASH_CAM_ENTRIES_1                                                    = 32;
FFU_HASH_CAM_ENTRIES_2                                                    = 3;
def FFU_HASH_CAM(index2, index1, index0, qword) :
	return ((0x0040000 * index2) + (0x0000040 * index1) + (0x0000008 * index0) + (qword * 8) + 0x0020000 + FGHASH_BASE);
def FFU_HASH_CAM_GET_DEFAULT() :
	return "0x0";

FFU_HASH_CAM_l_DATA                                                       = 0;
FFU_HASH_CAM_h_DATA                                                       = 63;

FFU_HASH_CAM_EN_WIDTH                                                     = 1;
FFU_HASH_CAM_EN_ENTRIES_0                                                 = 32;
FFU_HASH_CAM_EN_ENTRIES_1                                                 = 2;
FFU_HASH_CAM_EN_ENTRIES_2                                                 = 3;
def FFU_HASH_CAM_EN(index2, index1, index0, qword) :
	return ((0x0040000 * index2) + (0x0000100 * index1) + (0x0000008 * index0) + (qword * 8) + 0x0020800 + FGHASH_BASE);
def FFU_HASH_CAM_EN_GET_DEFAULT() :
	return "0x0";

FFU_HASH_CAM_EN_l_MASK                                                    = 0;
FFU_HASH_CAM_EN_h_MASK                                                    = 63;

FFU_KEY_MASK0_WIDTH                                                       = 1;
FFU_KEY_MASK0_ENTRIES_0                                                   = 64;
FFU_KEY_MASK0_ENTRIES_1                                                   = 2;
FFU_KEY_MASK0_ENTRIES_2                                                   = 3;
def FFU_KEY_MASK0(index2, index1, index0, qword) :
	return ((0x0040000 * index2) + (0x0000200 * index1) + (0x0000008 * index0) + (qword * 8) + 0x0020C00 + FGHASH_BASE);
def FFU_KEY_MASK0_GET_DEFAULT() :
	return "0x0";

FFU_KEY_MASK0_l_KEY8_MASK                                                 = 0;
FFU_KEY_MASK0_h_KEY8_MASK                                                 = 63;

FFU_KEY_MASK1_WIDTH                                                       = 1;
FFU_KEY_MASK1_ENTRIES_0                                                   = 64;
FFU_KEY_MASK1_ENTRIES_1                                                   = 2;
FFU_KEY_MASK1_ENTRIES_2                                                   = 3;
def FFU_KEY_MASK1(index2, index1, index0, qword) :
	return ((0x0040000 * index2) + (0x0000200 * index1) + (0x0000008 * index0) + (qword * 8) + 0x0021000 + FGHASH_BASE);
def FFU_KEY_MASK1_GET_DEFAULT() :
	return "0x0";

FFU_KEY_MASK1_l_KEY_SUBMODE1                                              = 50;
FFU_KEY_MASK1_h_KEY_SUBMODE1                                              = 51;
FFU_KEY_MASK1_l_KEY_SUBMODE0                                              = 48;
FFU_KEY_MASK1_h_KEY_SUBMODE0                                              = 49;
FFU_KEY_MASK1_l_KEY32_MASK                                                = 32;
FFU_KEY_MASK1_h_KEY32_MASK                                                = 47;
FFU_KEY_MASK1_l_KEY16_MASK                                                = 0;
FFU_KEY_MASK1_h_KEY16_MASK                                                = 31;

FFU_KEY_MASK2_WIDTH                                                       = 1;
FFU_KEY_MASK2_ENTRIES_0                                                   = 64;
FFU_KEY_MASK2_ENTRIES_1                                                   = 2;
FFU_KEY_MASK2_ENTRIES_2                                                   = 3;
def FFU_KEY_MASK2(index2, index1, index0, qword) :
	return ((0x0040000 * index2) + (0x0000200 * index1) + (0x0000008 * index0) + (qword * 8) + 0x0021400 + FGHASH_BASE);
def FFU_KEY_MASK2_GET_DEFAULT() :
	return "0x0";

FFU_KEY_MASK2_l_KEY_SUBMASK1                                              = 32;
FFU_KEY_MASK2_h_KEY_SUBMASK1                                              = 63;
FFU_KEY_MASK2_l_KEY_SUBMASK0                                              = 0;
FFU_KEY_MASK2_h_KEY_SUBMASK0                                              = 31;

FFU_HASH_MISS_WIDTH                                                       = 1;
FFU_HASH_MISS_ENTRIES_0                                                   = 64;
FFU_HASH_MISS_ENTRIES_1                                                   = 2;
FFU_HASH_MISS_ENTRIES_2                                                   = 3;
def FFU_HASH_MISS(index2, index1, index0, qword) :
	return ((0x0040000 * index2) + (0x0000200 * index1) + (0x0000008 * index0) + (qword * 8) + 0x0021800 + FGHASH_BASE);
def FFU_HASH_MISS_GET_DEFAULT() :
	return "0x0";

FFU_HASH_MISS_l_ACTION1                                                   = 32;
FFU_HASH_MISS_h_ACTION1                                                   = 63;
FFU_HASH_MISS_l_ACTION0                                                   = 0;
FFU_HASH_MISS_h_ACTION0                                                   = 31;

FFU_HASH_CFG_WIDTH                                                        = 1;
FFU_HASH_CFG_ENTRIES_0                                                    = 64;
FFU_HASH_CFG_ENTRIES_1                                                    = 3;
def FFU_HASH_CFG(index1, index0, qword) :
	return ((0x0040000 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0021C00 + FGHASH_BASE);
def FFU_HASH_CFG_GET_DEFAULT() :
	return "0x0";

FFU_HASH_CFG_b_MODE                                                       = 46;
FFU_HASH_CFG_l_BASE_PTR_0                                                 = 33;
FFU_HASH_CFG_h_BASE_PTR_0                                                 = 45;
FFU_HASH_CFG_l_BASE_PTR_1                                                 = 20;
FFU_HASH_CFG_h_BASE_PTR_1                                                 = 32;
FFU_HASH_CFG_l_HASH_SIZE_0                                                = 15;
FFU_HASH_CFG_h_HASH_SIZE_0                                                = 19;
FFU_HASH_CFG_l_HASH_SIZE_1                                                = 10;
FFU_HASH_CFG_h_HASH_SIZE_1                                                = 14;
FFU_HASH_CFG_l_ENTRY_SIZE_0                                               = 5;
FFU_HASH_CFG_h_ENTRY_SIZE_0                                               = 9;
FFU_HASH_CFG_l_ENTRY_SIZE_1                                               = 0;
FFU_HASH_CFG_h_ENTRY_SIZE_1                                               = 4;

################ HASH_ENTRY_RAM_BASE ################
HASH_ENTRY_RAM_BASE                                             = 0x3500000;
HASH_ENTRY_RAM_SIZE                                             = 0x0080000;

HASH_ENTRY0_WIDTH                                                         = 1;
HASH_ENTRY0_ENTRIES                                                       = 65536;
def HASH_ENTRY0(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000000 + HASH_ENTRY_RAM_BASE);
def HASH_ENTRY0_GET_DEFAULT() :
	return "0x0";

HASH_ENTRY0_l_DATA                                                        = 0;
HASH_ENTRY0_h_DATA                                                        = 63;

HASH_ENTRY1_WIDTH                                                         = 1;
HASH_ENTRY1_ENTRIES                                                       = 65536;
def HASH_ENTRY1(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0080000 + HASH_ENTRY_RAM_BASE);
def HASH_ENTRY1_GET_DEFAULT() :
	return "0x0";

HASH_ENTRY1_l_DATA                                                        = 0;
HASH_ENTRY1_h_DATA                                                        = 63;

HASH_ENTRY_RAM_ALLOC_WIDTH                                                = 1;
HASH_ENTRY_RAM_ALLOC_ENTRIES                                              = 2;
def HASH_ENTRY_RAM_ALLOC(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0100000 + HASH_ENTRY_RAM_BASE);
def HASH_ENTRY_RAM_ALLOC_GET_DEFAULT() :
	return "0x0";

HASH_ENTRY_RAM_ALLOC_l_GP_SEL                                             = 0;
HASH_ENTRY_RAM_ALLOC_h_GP_SEL                                             = 7;

HASH_ENTRY_RAM_ERR_WRITE_WIDTH                                            = 1;
HASH_ENTRY_RAM_ERR_WRITE_ENTRIES_0                                        = 2;
HASH_ENTRY_RAM_ERR_WRITE_ENTRIES_1                                        = 2;
def HASH_ENTRY_RAM_ERR_WRITE(index1, index0, qword) :
	return ((0x0000010 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0100020 + HASH_ENTRY_RAM_BASE);
def HASH_ENTRY_RAM_ERR_WRITE_GET_DEFAULT() :
	return "0x0";

HASH_ENTRY_RAM_ERR_WRITE_l_ERR_INJECT                                     = 0;
HASH_ENTRY_RAM_ERR_WRITE_h_ERR_INJECT                                     = 1;

HASH_ENTRY_RAM_CERR_READ_WIDTH                                            = 1;
HASH_ENTRY_RAM_CERR_READ_ENTRIES_0                                        = 2;
HASH_ENTRY_RAM_CERR_READ_ENTRIES_1                                        = 2;
def HASH_ENTRY_RAM_CERR_READ(index1, index0, qword) :
	return ((0x0000010 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0100040 + HASH_ENTRY_RAM_BASE);
def HASH_ENTRY_RAM_CERR_READ_GET_DEFAULT() :
	return "0x0";

HASH_ENTRY_RAM_CERR_READ_l_COL                                            = 16;
HASH_ENTRY_RAM_CERR_READ_h_COL                                            = 18;
HASH_ENTRY_RAM_CERR_READ_l_ADDR                                           = 5;
HASH_ENTRY_RAM_CERR_READ_h_ADDR                                           = 15;
HASH_ENTRY_RAM_CERR_READ_l_LANE                                           = 3;
HASH_ENTRY_RAM_CERR_READ_h_LANE                                           = 4;
HASH_ENTRY_RAM_CERR_READ_l_RSVD                                           = 1;
HASH_ENTRY_RAM_CERR_READ_h_RSVD                                           = 2;
HASH_ENTRY_RAM_CERR_READ_b_ERROR                                          = 0;

HASH_ENTRY_RAM_UERR_READ_WIDTH                                            = 1;
HASH_ENTRY_RAM_UERR_READ_ENTRIES_0                                        = 2;
HASH_ENTRY_RAM_UERR_READ_ENTRIES_1                                        = 2;
def HASH_ENTRY_RAM_UERR_READ(index1, index0, qword) :
	return ((0x0000010 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0100060 + HASH_ENTRY_RAM_BASE);
def HASH_ENTRY_RAM_UERR_READ_GET_DEFAULT() :
	return "0x0";

HASH_ENTRY_RAM_UERR_READ_l_COL                                            = 16;
HASH_ENTRY_RAM_UERR_READ_h_COL                                            = 18;
HASH_ENTRY_RAM_UERR_READ_l_ADDR                                           = 5;
HASH_ENTRY_RAM_UERR_READ_h_ADDR                                           = 15;
HASH_ENTRY_RAM_UERR_READ_l_LANE                                           = 3;
HASH_ENTRY_RAM_UERR_READ_h_LANE                                           = 4;
HASH_ENTRY_RAM_UERR_READ_l_RSVD                                           = 1;
HASH_ENTRY_RAM_UERR_READ_h_RSVD                                           = 2;
HASH_ENTRY_RAM_UERR_READ_b_ERROR                                          = 0;

HASH_ENTRY_RAM_CERR_CNT_WIDTH                                             = 1;
HASH_ENTRY_RAM_CERR_CNT_ENTRIES_0                                         = 2;
HASH_ENTRY_RAM_CERR_CNT_ENTRIES_1                                         = 2;
def HASH_ENTRY_RAM_CERR_CNT(index1, index0, qword) :
	return ((0x0000010 * index1) + (0x0000008 * index0) + (qword * 8) +  0x01000C0 + HASH_ENTRY_RAM_BASE);
def HASH_ENTRY_RAM_CERR_CNT_GET_DEFAULT() :
	return "0x0";

HASH_ENTRY_RAM_CERR_CNT_l__RSVD_                                          = 12;
HASH_ENTRY_RAM_CERR_CNT_h__RSVD_                                          = 31;
HASH_ENTRY_RAM_CERR_CNT_l_COUNTER                                         = 0;
HASH_ENTRY_RAM_CERR_CNT_h_COUNTER                                         = 11;

HASH_ENTRY_RAM_UERR_CNT_WIDTH                                             = 1;
HASH_ENTRY_RAM_UERR_CNT_ENTRIES_0                                         = 2;
HASH_ENTRY_RAM_UERR_CNT_ENTRIES_1                                         = 2;
def HASH_ENTRY_RAM_UERR_CNT(index1, index0, qword) :
	return ((0x0000010 * index1) + (0x0000008 * index0) + (qword * 8) +  0x01000E0 + HASH_ENTRY_RAM_BASE);
def HASH_ENTRY_RAM_UERR_CNT_GET_DEFAULT() :
	return "0x0";

HASH_ENTRY_RAM_UERR_CNT_l__RSVD_                                          = 12;
HASH_ENTRY_RAM_UERR_CNT_h__RSVD_                                          = 31;
HASH_ENTRY_RAM_UERR_CNT_l_COUNTER                                         = 0;
HASH_ENTRY_RAM_UERR_CNT_h_COUNTER                                         = 11;

################ ARP_VLAN_BASE ################
ARP_VLAN_BASE                                                   = 0x3700000;
ARP_VLAN_SIZE                                                   = 0x0020000;

ARP_TABLE_WIDTH                                                           = 2;
ARP_TABLE_ENTRIES                                                         = 16384;
def ARP_TABLE(index, qword) :
	return ((0x0000010 * index) + (qword * 8) + 0x0000000 + ARP_VLAN_BASE);
def ARP_TABLE_GET_DEFAULT() :
	return "0x0";

ARP_TABLE_b_UPDATE_L3_DOMAIN                                              = 113;
ARP_TABLE_b_UPDATE_L2_DOMAIN                                              = 112;
ARP_TABLE_l_L3_DOMAIN                                                     = 106;
ARP_TABLE_h_L3_DOMAIN                                                     = 111;
ARP_TABLE_l_L2_DOMAIN                                                     = 97;
ARP_TABLE_h_L2_DOMAIN                                                     = 105;
ARP_TABLE_l_MOD_IDX                                                       = 79;
ARP_TABLE_h_MOD_IDX                                                       = 96;
ARP_TABLE_l_MTU_INDEX                                                     = 76;
ARP_TABLE_h_MTU_INDEX                                                     = 78;
ARP_TABLE_l_EVID                                                          = 64;
ARP_TABLE_h_EVID                                                          = 75;
ARP_TABLE_l_RESERVED                                                      = 50;
ARP_TABLE_h_RESERVED                                                      = 63;
ARP_TABLE_b_IPV6_ENTRY                                                    = 49;
ARP_TABLE_b_ENTRY_TYPE                                                    = 48;
ARP_TABLE_l_DST_MAC                                                       = 0;
ARP_TABLE_h_DST_MAC                                                       = 47;

INGRESS_VID_TABLE_WIDTH                                                   = 1;
INGRESS_VID_TABLE_ENTRIES                                                 = 4096;
def INGRESS_VID_TABLE(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0040000 + ARP_VLAN_BASE);
def INGRESS_VID_TABLE_GET_DEFAULT() :
	return "0x0";

INGRESS_VID_TABLE_b_TRAP_IGMP                                             = 25;
INGRESS_VID_TABLE_b_REFLECT                                               = 24;
INGRESS_VID_TABLE_l_MEMBERSHIP                                            = 0;
INGRESS_VID_TABLE_h_MEMBERSHIP                                            = 23;

EGRESS_VID_TABLE_WIDTH                                                    = 1;
EGRESS_VID_TABLE_ENTRIES                                                  = 4096;
def EGRESS_VID_TABLE(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0048000 + ARP_VLAN_BASE);
def EGRESS_VID_TABLE_GET_DEFAULT() :
	return "0x0";

EGRESS_VID_TABLE_l_TRIG_ID                                                = 24;
EGRESS_VID_TABLE_h_TRIG_ID                                                = 29;
EGRESS_VID_TABLE_l_MEMBERSHIP                                             = 0;
EGRESS_VID_TABLE_h_MEMBERSHIP                                             = 23;

FLOOD_GLORT_TABLE_WIDTH                                                   = 1;
FLOOD_GLORT_TABLE_ENTRIES                                                 = 512;
def FLOOD_GLORT_TABLE(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0050000 + ARP_VLAN_BASE);
def FLOOD_GLORT_TABLE_GET_DEFAULT() :
	return "0x0";

FLOOD_GLORT_TABLE_l_BROADCAST_GLORT                                       = 32;
FLOOD_GLORT_TABLE_h_BROADCAST_GLORT                                       = 47;
FLOOD_GLORT_TABLE_l_FLOOD_MULTICAST_GLORT                                 = 16;
FLOOD_GLORT_TABLE_h_FLOOD_MULTICAST_GLORT                                 = 31;
FLOOD_GLORT_TABLE_l_FLOOD_UNICAST_GLORT                                   = 0;
FLOOD_GLORT_TABLE_h_FLOOD_UNICAST_GLORT                                   = 15;

ARP_USED_WIDTH                                                            = 1;
ARP_USED_ENTRIES                                                          = 256;
def ARP_USED(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0051000 + ARP_VLAN_BASE);
def ARP_USED_GET_DEFAULT() :
	return "0x0";

ARP_USED_l_USED                                                           = 0;
ARP_USED_h_USED                                                           = 63;

MTU_TABLE_WIDTH                                                           = 1;
MTU_TABLE_ENTRIES                                                         = 8;
def MTU_TABLE(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0051800 + ARP_VLAN_BASE);
def MTU_TABLE_GET_DEFAULT() :
	return "0x0";

MTU_TABLE_l_MTU                                                           = 0;
MTU_TABLE_h_MTU                                                           = 13;

FWD_HASHING_CFG_WIDTH                                                     = 1;
def FWD_HASHING_CFG(qword) :
	return ((qword * 8) + 0x0051880 + ARP_VLAN_BASE);
def FWD_HASHING_CFG_GET_DEFAULT() :
	return "0x24FB";

FWD_HASHING_CFG_b_USE_METADATA                                            = 13;
FWD_HASHING_CFG_b_ECMP_ROTATION                                           = 12;
FWD_HASHING_CFG_l_ROTATION_B                                              = 10;
FWD_HASHING_CFG_h_ROTATION_B                                              = 11;
FWD_HASHING_CFG_l_ROTATION_A                                              = 8;
FWD_HASHING_CFG_h_ROTATION_A                                              = 9;
FWD_HASHING_CFG_b_USE_VID                                                 = 7;
FWD_HASHING_CFG_b_USE_VPRI                                                = 6;
FWD_HASHING_CFG_b_USE_TYPE                                                = 5;
FWD_HASHING_CFG_b_USE_SMAC                                                = 4;
FWD_HASHING_CFG_b_USE_DMAC                                                = 3;
FWD_HASHING_CFG_b_SYMMETRIC                                               = 2;
FWD_HASHING_CFG_b_USE_L34                                                 = 1;
FWD_HASHING_CFG_b_USE_L2_IF_IP                                            = 0;

################ MAPPER_BASE ################
MAPPER_BASE                                                     = 0x3780000;
MAPPER_SIZE                                                     = 0x0080000;

MAP_PORT_CFG_WIDTH                                                        = 1;
MAP_PORT_CFG_ENTRIES                                                      = 24;
def MAP_PORT_CFG(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000000 + MAPPER_BASE);
def MAP_PORT_CFG_GET_DEFAULT() :
	return "0x0";

MAP_PORT_CFG_l_DEFAULT_SGLORT                                             = 5;
MAP_PORT_CFG_h_DEFAULT_SGLORT                                             = 20;
MAP_PORT_CFG_b_DEFAULT_SGLORT_EN                                          = 4;
MAP_PORT_CFG_l_PORT_SCENARIO                                              = 0;
MAP_PORT_CFG_h_PORT_SCENARIO                                              = 3;

MAP_PORT_DEFAULT_WIDTH                                                    = 1;
MAP_PORT_DEFAULT_ENTRIES_0                                                = 6;
MAP_PORT_DEFAULT_ENTRIES_1                                                = 24;
def MAP_PORT_DEFAULT(index1, index0, qword) :
	return ((0x0000040 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0000800 + MAPPER_BASE);
def MAP_PORT_DEFAULT_GET_DEFAULT() :
	return "0xFF";

MAP_PORT_DEFAULT_b_USE_PARSE_PTR                                          = 32;
MAP_PORT_DEFAULT_l_VALUE                                                  = 16;
MAP_PORT_DEFAULT_h_VALUE                                                  = 31;
MAP_PORT_DEFAULT_l_USE_KEY                                                = 8;
MAP_PORT_DEFAULT_h_USE_KEY                                                = 15;
MAP_PORT_DEFAULT_l_TARGET                                                 = 0;
MAP_PORT_DEFAULT_h_TARGET                                                 = 7;

MAP_DGLORT_TCAM_WIDTH                                                     = 1;
MAP_DGLORT_TCAM_ENTRIES                                                   = 8;
def MAP_DGLORT_TCAM(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0001000 + MAPPER_BASE);
def MAP_DGLORT_TCAM_GET_DEFAULT() :
	return "0x3FFFE1FFFF";

MAP_DGLORT_TCAM_l_KEY_INVERT                                              = 21;
MAP_DGLORT_TCAM_h_KEY_INVERT                                              = 41;
MAP_DGLORT_TCAM_l_KEY                                                     = 0;
MAP_DGLORT_TCAM_h_KEY                                                     = 20;

MAP_DGLORT_ACTION_WIDTH                                                   = 1;
MAP_DGLORT_ACTION_ENTRIES                                                 = 8;
def MAP_DGLORT_ACTION(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0001040 + MAPPER_BASE);
def MAP_DGLORT_ACTION_GET_DEFAULT() :
	return "0x0";

MAP_DGLORT_ACTION_b_ENABLE                                                = 30;
MAP_DGLORT_ACTION_l_ROT                                                   = 25;
MAP_DGLORT_ACTION_h_ROT                                                   = 29;
MAP_DGLORT_ACTION_l_START                                                 = 21;
MAP_DGLORT_ACTION_h_START                                                 = 24;
MAP_DGLORT_ACTION_l_LENGTH                                                = 16;
MAP_DGLORT_ACTION_h_LENGTH                                                = 20;
MAP_DGLORT_ACTION_l_BASE                                                  = 0;
MAP_DGLORT_ACTION_h_BASE                                                  = 15;

MAP_CPM_FN_WIDTH                                                          = 1;
def MAP_CPM_FN(qword) :
	return ((qword * 8) + 0x0001080 + MAPPER_BASE);
def MAP_CPM_FN_GET_DEFAULT() :
	return "0x0";

MAP_CPM_FN_l_PORT_MASK                                                    = 0;
MAP_CPM_FN_h_PORT_MASK                                                    = 23;

MAP_LEN_LIMIT_WIDTH                                                       = 1;
MAP_LEN_LIMIT_ENTRIES                                                     = 24;
def MAP_LEN_LIMIT(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0001100 + MAPPER_BASE);
def MAP_LEN_LIMIT_GET_DEFAULT() :
	return "0x0";

MAP_LEN_LIMIT_l_OTR_L2_LEN_LIMIT                                          = 9;
MAP_LEN_LIMIT_h_OTR_L2_LEN_LIMIT                                          = 11;
MAP_LEN_LIMIT_l_INR_L2_LEN_LIMIT                                          = 6;
MAP_LEN_LIMIT_h_INR_L2_LEN_LIMIT                                          = 8;
MAP_LEN_LIMIT_l_OTR_MPLS_LEN_LIMIT                                        = 3;
MAP_LEN_LIMIT_h_OTR_MPLS_LEN_LIMIT                                        = 5;
MAP_LEN_LIMIT_l_INR_MPLS_LEN_LIMIT                                        = 0;
MAP_LEN_LIMIT_h_INR_MPLS_LEN_LIMIT                                        = 2;

MAP_DOMAIN_TCAM_WIDTH                                                     = 2;
MAP_DOMAIN_TCAM_ENTRIES                                                   = 4096;
def MAP_DOMAIN_TCAM(index, qword) :
	return ((0x0000010 * index) + (qword * 8) + 0x0010000 + MAPPER_BASE);
def MAP_DOMAIN_TCAM_GET_DEFAULT() :
	return "0x3FFFFFFFF00000003FFFFFFFF";

MAP_DOMAIN_TCAM_l__RSVD1_                                                 = 98;
MAP_DOMAIN_TCAM_h__RSVD1_                                                 = 127;
MAP_DOMAIN_TCAM_l_PORT_KEY_INVERT                                         = 90;
MAP_DOMAIN_TCAM_h_PORT_KEY_INVERT                                         = 97;
MAP_DOMAIN_TCAM_b_VID2_VALID_INVERT                                       = 89;
MAP_DOMAIN_TCAM_l_VID2_KEY_INVERT                                         = 77;
MAP_DOMAIN_TCAM_h_VID2_KEY_INVERT                                         = 88;
MAP_DOMAIN_TCAM_b_VID1_VALID_INVERT                                       = 76;
MAP_DOMAIN_TCAM_l_VID1_KEY_INVERT                                         = 64;
MAP_DOMAIN_TCAM_h_VID1_KEY_INVERT                                         = 75;
MAP_DOMAIN_TCAM_l__RSVD0_                                                 = 34;
MAP_DOMAIN_TCAM_h__RSVD0_                                                 = 63;
MAP_DOMAIN_TCAM_l_PORT_KEY                                                = 26;
MAP_DOMAIN_TCAM_h_PORT_KEY                                                = 33;
MAP_DOMAIN_TCAM_b_VID2_VALID                                              = 25;
MAP_DOMAIN_TCAM_l_VID2_KEY                                                = 13;
MAP_DOMAIN_TCAM_h_VID2_KEY                                                = 24;
MAP_DOMAIN_TCAM_b_VID1_VALID                                              = 12;
MAP_DOMAIN_TCAM_l_VID1_KEY                                                = 0;
MAP_DOMAIN_TCAM_h_VID1_KEY                                                = 11;

MAP_DOMAIN_ACTION0_WIDTH                                                  = 1;
MAP_DOMAIN_ACTION0_ENTRIES                                                = 4096;
def MAP_DOMAIN_ACTION0(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0020000 + MAPPER_BASE);
def MAP_DOMAIN_ACTION0_GET_DEFAULT() :
	return "0x0";

MAP_DOMAIN_ACTION0_l_L2_DOMAIN                                            = 30;
MAP_DOMAIN_ACTION0_h_L2_DOMAIN                                            = 38;
MAP_DOMAIN_ACTION0_l_L3_DOMAIN                                            = 24;
MAP_DOMAIN_ACTION0_h_L3_DOMAIN                                            = 29;
MAP_DOMAIN_ACTION0_l_OPERATOR_ID                                          = 20;
MAP_DOMAIN_ACTION0_h_OPERATOR_ID                                          = 23;
MAP_DOMAIN_ACTION0_b_UPDATE_DOMAINS                                       = 19;
MAP_DOMAIN_ACTION0_b_LEARN_EN                                             = 18;
MAP_DOMAIN_ACTION0_b_LEARN_MODE                                           = 17;
MAP_DOMAIN_ACTION0_l_PRIORITY_PROFILE                                     = 12;
MAP_DOMAIN_ACTION0_h_PRIORITY_PROFILE                                     = 16;
MAP_DOMAIN_ACTION0_l_PRI_SOURCE                                           = 4;
MAP_DOMAIN_ACTION0_h_PRI_SOURCE                                           = 11;
MAP_DOMAIN_ACTION0_b_FORCE_DEFAULT_PRI                                    = 3;
MAP_DOMAIN_ACTION0_l_DEFAULT_PRI                                          = 0;
MAP_DOMAIN_ACTION0_h_DEFAULT_PRI                                          = 2;

MAP_DOMAIN_ACTION1_WIDTH                                                  = 1;
MAP_DOMAIN_ACTION1_ENTRIES                                                = 4096;
def MAP_DOMAIN_ACTION1(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0028000 + MAPPER_BASE);
def MAP_DOMAIN_ACTION1_GET_DEFAULT() :
	return "0x0";

MAP_DOMAIN_ACTION1_l_DOMAIN_SCENARIO                                      = 36;
MAP_DOMAIN_ACTION1_h_DOMAIN_SCENARIO                                      = 43;
MAP_DOMAIN_ACTION1_l_L2_POLICER                                           = 24;
MAP_DOMAIN_ACTION1_h_L2_POLICER                                           = 35;
MAP_DOMAIN_ACTION1_l_L3_POLICER                                           = 12;
MAP_DOMAIN_ACTION1_h_L3_POLICER                                           = 23;
MAP_DOMAIN_ACTION1_l_VLAN_COUNTER                                         = 0;
MAP_DOMAIN_ACTION1_h_VLAN_COUNTER                                         = 11;

MAP_DOMAIN_PROFILE_WIDTH                                                  = 1;
MAP_DOMAIN_PROFILE_ENTRIES                                                = 512;
def MAP_DOMAIN_PROFILE(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0030000 + MAPPER_BASE);
def MAP_DOMAIN_PROFILE_GET_DEFAULT() :
	return "0x0";

MAP_DOMAIN_PROFILE_l_PRIORITY_PROFILE                                     = 0;
MAP_DOMAIN_PROFILE_h_PRIORITY_PROFILE                                     = 4;

MAP_PORT_WIDTH                                                            = 1;
MAP_PORT_ENTRIES                                                          = 24;
def MAP_PORT(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0031000 + MAPPER_BASE);
def MAP_PORT_GET_DEFAULT() :
	return "0x0";

MAP_PORT_l_MAP_PORT                                                       = 0;
MAP_PORT_h_MAP_PORT                                                       = 3;

MAP_MAC_WIDTH                                                             = 2;
MAP_MAC_ENTRIES                                                           = 96;
def MAP_MAC(index, qword) :
	return ((0x0000010 * index) + (qword * 8) + 0x0031800 + MAPPER_BASE);
def MAP_MAC_GET_DEFAULT() :
	return "0x0";

MAP_MAC_b_MAC_ROUTABLE                                                    = 66;
MAP_MAC_l_MAP_MAC                                                         = 58;
MAP_MAC_h_MAP_MAC                                                         = 65;
MAP_MAC_l_VALID                                                           = 54;
MAP_MAC_h_VALID                                                           = 57;
MAP_MAC_l_IGNORE_LENGTH                                                   = 48;
MAP_MAC_h_IGNORE_LENGTH                                                   = 53;
MAP_MAC_l_MAC                                                             = 0;
MAP_MAC_h_MAC                                                             = 47;

MAP_TYPE_WIDTH                                                            = 1;
MAP_TYPE_ENTRIES                                                          = 16;
def MAP_TYPE(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0032000 + MAPPER_BASE);
def MAP_TYPE_GET_DEFAULT() :
	return "0x0";

MAP_TYPE_l_VALID                                                          = 20;
MAP_TYPE_h_VALID                                                          = 21;
MAP_TYPE_l_MAP_TYPE                                                       = 16;
MAP_TYPE_h_MAP_TYPE                                                       = 19;
MAP_TYPE_l_TYPE_XXX                                                       = 0;
MAP_TYPE_h_TYPE_XXX                                                       = 15;

MAP_IP_LO_WIDTH                                                           = 1;
MAP_IP_LO_ENTRIES                                                         = 16;
def MAP_IP_LO(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0032080 + MAPPER_BASE);
def MAP_IP_LO_GET_DEFAULT() :
	return "0x0";

MAP_IP_LO_l_IP_LO                                                         = 0;
MAP_IP_LO_h_IP_LO                                                         = 63;

MAP_IP_HI_WIDTH                                                           = 1;
MAP_IP_HI_ENTRIES                                                         = 16;
def MAP_IP_HI(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0032100 + MAPPER_BASE);
def MAP_IP_HI_GET_DEFAULT() :
	return "0x0";

MAP_IP_HI_l_IP_HI                                                         = 0;
MAP_IP_HI_h_IP_HI                                                         = 63;

MAP_IP_CFG_WIDTH                                                          = 1;
MAP_IP_CFG_ENTRIES                                                        = 16;
def MAP_IP_CFG(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0032180 + MAPPER_BASE);
def MAP_IP_CFG_GET_DEFAULT() :
	return "0x0";

MAP_IP_CFG_l_MATCH_LENGTH                                                 = 11;
MAP_IP_CFG_h_MATCH_LENGTH                                                 = 18;
MAP_IP_CFG_l_VALID                                                        = 7;
MAP_IP_CFG_h_VALID                                                        = 10;
MAP_IP_CFG_l_MAP_IP                                                       = 3;
MAP_IP_CFG_h_MAP_IP                                                       = 6;
MAP_IP_CFG_l_IP_SCENARIO                                                  = 1;
MAP_IP_CFG_h_IP_SCENARIO                                                  = 2;
MAP_IP_CFG_b_IS_IPV6                                                      = 0;

MAP_PROT_WIDTH                                                            = 1;
MAP_PROT_ENTRIES                                                          = 8;
def MAP_PROT(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0032200 + MAPPER_BASE);
def MAP_PROT_GET_DEFAULT() :
	return "0x0";

MAP_PROT_l_MAP_PROT                                                       = 8;
MAP_PROT_h_MAP_PROT                                                       = 10;
MAP_PROT_l_PROT                                                           = 0;
MAP_PROT_h_PROT                                                           = 7;

MAP_L4_SRC_WIDTH                                                          = 1;
MAP_L4_SRC_ENTRIES                                                        = 64;
def MAP_L4_SRC(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0032400 + MAPPER_BASE);
def MAP_L4_SRC_GET_DEFAULT() :
	return "0x0";

MAP_L4_SRC_l_MAP_L4_SRC                                                   = 21;
MAP_L4_SRC_h_MAP_L4_SRC                                                   = 36;
MAP_L4_SRC_l_VALID                                                        = 19;
MAP_L4_SRC_h_VALID                                                        = 20;
MAP_L4_SRC_l_MAP_PROT                                                     = 16;
MAP_L4_SRC_h_MAP_PROT                                                     = 18;
MAP_L4_SRC_l_L4_SRC                                                       = 0;
MAP_L4_SRC_h_L4_SRC                                                       = 15;

MAP_L4_DST_WIDTH                                                          = 1;
MAP_L4_DST_ENTRIES                                                        = 64;
def MAP_L4_DST(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0032600 + MAPPER_BASE);
def MAP_L4_DST_GET_DEFAULT() :
	return "0x0";

MAP_L4_DST_l_MAP_L4_DST                                                   = 21;
MAP_L4_DST_h_MAP_L4_DST                                                   = 36;
MAP_L4_DST_l_VALID                                                        = 19;
MAP_L4_DST_h_VALID                                                        = 20;
MAP_L4_DST_l_MAP_PROT                                                     = 16;
MAP_L4_DST_h_MAP_PROT                                                     = 18;
MAP_L4_DST_l_L4_DST                                                       = 0;
MAP_L4_DST_h_L4_DST                                                       = 15;

MAP_EXP_TC_WIDTH                                                          = 1;
MAP_EXP_TC_ENTRIES                                                        = 32;
def MAP_EXP_TC(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0032800 + MAPPER_BASE);
def MAP_EXP_TC_GET_DEFAULT() :
	return "0x0";

MAP_EXP_TC_l_TC_7                                                         = 21;
MAP_EXP_TC_h_TC_7                                                         = 23;
MAP_EXP_TC_l_TC_6                                                         = 18;
MAP_EXP_TC_h_TC_6                                                         = 20;
MAP_EXP_TC_l_TC_5                                                         = 15;
MAP_EXP_TC_h_TC_5                                                         = 17;
MAP_EXP_TC_l_TC_4                                                         = 12;
MAP_EXP_TC_h_TC_4                                                         = 14;
MAP_EXP_TC_l_TC_3                                                         = 9;
MAP_EXP_TC_h_TC_3                                                         = 11;
MAP_EXP_TC_l_TC_2                                                         = 6;
MAP_EXP_TC_h_TC_2                                                         = 8;
MAP_EXP_TC_l_TC_1                                                         = 3;
MAP_EXP_TC_h_TC_1                                                         = 5;
MAP_EXP_TC_l_TC_0                                                         = 0;
MAP_EXP_TC_h_TC_0                                                         = 2;

MAP_DSCP_TC_WIDTH                                                         = 1;
MAP_DSCP_TC_ENTRIES                                                       = 2048;
def MAP_DSCP_TC(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0034000 + MAPPER_BASE);
def MAP_DSCP_TC_GET_DEFAULT() :
	return "0x0";

MAP_DSCP_TC_l_TC                                                          = 6;
MAP_DSCP_TC_h_TC                                                          = 8;
MAP_DSCP_TC_l_DSCP                                                        = 0;
MAP_DSCP_TC_h_DSCP                                                        = 5;

MAP_VPRI_TC_WIDTH                                                         = 1;
MAP_VPRI_TC_ENTRIES                                                       = 32;
def MAP_VPRI_TC(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0038000 + MAPPER_BASE);
def MAP_VPRI_TC_GET_DEFAULT() :
	return "0x0";

MAP_VPRI_TC_l_TC_15                                                       = 45;
MAP_VPRI_TC_h_TC_15                                                       = 47;
MAP_VPRI_TC_l_TC_14                                                       = 42;
MAP_VPRI_TC_h_TC_14                                                       = 44;
MAP_VPRI_TC_l_TC_13                                                       = 39;
MAP_VPRI_TC_h_TC_13                                                       = 41;
MAP_VPRI_TC_l_TC_12                                                       = 36;
MAP_VPRI_TC_h_TC_12                                                       = 38;
MAP_VPRI_TC_l_TC_11                                                       = 33;
MAP_VPRI_TC_h_TC_11                                                       = 35;
MAP_VPRI_TC_l_TC_10                                                       = 30;
MAP_VPRI_TC_h_TC_10                                                       = 32;
MAP_VPRI_TC_l_TC_9                                                        = 27;
MAP_VPRI_TC_h_TC_9                                                        = 29;
MAP_VPRI_TC_l_TC_8                                                        = 24;
MAP_VPRI_TC_h_TC_8                                                        = 26;
MAP_VPRI_TC_l_TC_7                                                        = 21;
MAP_VPRI_TC_h_TC_7                                                        = 23;
MAP_VPRI_TC_l_TC_6                                                        = 18;
MAP_VPRI_TC_h_TC_6                                                        = 20;
MAP_VPRI_TC_l_TC_5                                                        = 15;
MAP_VPRI_TC_h_TC_5                                                        = 17;
MAP_VPRI_TC_l_TC_4                                                        = 12;
MAP_VPRI_TC_h_TC_4                                                        = 14;
MAP_VPRI_TC_l_TC_3                                                        = 9;
MAP_VPRI_TC_h_TC_3                                                        = 11;
MAP_VPRI_TC_l_TC_2                                                        = 6;
MAP_VPRI_TC_h_TC_2                                                        = 8;
MAP_VPRI_TC_l_TC_1                                                        = 3;
MAP_VPRI_TC_h_TC_1                                                        = 5;
MAP_VPRI_TC_l_TC_0                                                        = 0;
MAP_VPRI_TC_h_TC_0                                                        = 2;

MAP_VPRI_WIDTH                                                            = 1;
MAP_VPRI_ENTRIES                                                          = 32;
def MAP_VPRI(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0038100 + MAPPER_BASE);
def MAP_VPRI_GET_DEFAULT() :
	return "0x0";

MAP_VPRI_l_VPRI_15                                                        = 60;
MAP_VPRI_h_VPRI_15                                                        = 63;
MAP_VPRI_l_VPRI_14                                                        = 56;
MAP_VPRI_h_VPRI_14                                                        = 59;
MAP_VPRI_l_VPRI_13                                                        = 52;
MAP_VPRI_h_VPRI_13                                                        = 55;
MAP_VPRI_l_VPRI_12                                                        = 48;
MAP_VPRI_h_VPRI_12                                                        = 51;
MAP_VPRI_l_VPRI_11                                                        = 44;
MAP_VPRI_h_VPRI_11                                                        = 47;
MAP_VPRI_l_VPRI_10                                                        = 40;
MAP_VPRI_h_VPRI_10                                                        = 43;
MAP_VPRI_l_VPRI_9                                                         = 36;
MAP_VPRI_h_VPRI_9                                                         = 39;
MAP_VPRI_l_VPRI_8                                                         = 32;
MAP_VPRI_h_VPRI_8                                                         = 35;
MAP_VPRI_l_VPRI_7                                                         = 28;
MAP_VPRI_h_VPRI_7                                                         = 31;
MAP_VPRI_l_VPRI_6                                                         = 24;
MAP_VPRI_h_VPRI_6                                                         = 27;
MAP_VPRI_l_VPRI_5                                                         = 20;
MAP_VPRI_h_VPRI_5                                                         = 23;
MAP_VPRI_l_VPRI_4                                                         = 16;
MAP_VPRI_h_VPRI_4                                                         = 19;
MAP_VPRI_l_VPRI_3                                                         = 12;
MAP_VPRI_h_VPRI_3                                                         = 15;
MAP_VPRI_l_VPRI_2                                                         = 8;
MAP_VPRI_h_VPRI_2                                                         = 11;
MAP_VPRI_l_VPRI_1                                                         = 4;
MAP_VPRI_h_VPRI_1                                                         = 7;
MAP_VPRI_l_VPRI_0                                                         = 0;
MAP_VPRI_h_VPRI_0                                                         = 3;

MAP_SCEN_KEY0_WIDTH                                                       = 1;
MAP_SCEN_KEY0_ENTRIES                                                     = 96;
def MAP_SCEN_KEY0(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0038400 + MAPPER_BASE);
def MAP_SCEN_KEY0_GET_DEFAULT() :
	return "0xFFFFFFFFFFFFFFF";

MAP_SCEN_KEY0_b_PTRS_ERR                                                  = 59;
MAP_SCEN_KEY0_l_EX                                                        = 56;
MAP_SCEN_KEY0_h_EX                                                        = 58;
MAP_SCEN_KEY0_l_CSUM                                                      = 54;
MAP_SCEN_KEY0_h_CSUM                                                      = 55;
MAP_SCEN_KEY0_l_IP_IS_V6                                                  = 52;
MAP_SCEN_KEY0_h_IP_IS_V6                                                  = 53;
MAP_SCEN_KEY0_l_IP_FITS                                                   = 50;
MAP_SCEN_KEY0_h_IP_FITS                                                   = 51;
MAP_SCEN_KEY0_b_IHL_OK                                                    = 49;
MAP_SCEN_KEY0_b_IHL_FITS                                                  = 48;
MAP_SCEN_KEY0_l_FLAGS                                                     = 1;
MAP_SCEN_KEY0_h_FLAGS                                                     = 47;
MAP_SCEN_KEY0_b_RSVD                                                      = 0;

MAP_SCEN_KEY_INVERT0_WIDTH                                                = 1;
MAP_SCEN_KEY_INVERT0_ENTRIES                                              = 96;
def MAP_SCEN_KEY_INVERT0(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0038800 + MAPPER_BASE);
def MAP_SCEN_KEY_INVERT0_GET_DEFAULT() :
	return "0xFFFFFFFFFFFFFFF";

MAP_SCEN_KEY_INVERT0_b_PTRS_ERR                                           = 59;
MAP_SCEN_KEY_INVERT0_l_EX                                                 = 56;
MAP_SCEN_KEY_INVERT0_h_EX                                                 = 58;
MAP_SCEN_KEY_INVERT0_l_CSUM                                               = 54;
MAP_SCEN_KEY_INVERT0_h_CSUM                                               = 55;
MAP_SCEN_KEY_INVERT0_l_IP_IS_V6                                           = 52;
MAP_SCEN_KEY_INVERT0_h_IP_IS_V6                                           = 53;
MAP_SCEN_KEY_INVERT0_l_IP_FITS                                            = 50;
MAP_SCEN_KEY_INVERT0_h_IP_FITS                                            = 51;
MAP_SCEN_KEY_INVERT0_b_IHL_OK                                             = 49;
MAP_SCEN_KEY_INVERT0_b_IHL_FITS                                           = 48;
MAP_SCEN_KEY_INVERT0_l_FLAGS                                              = 1;
MAP_SCEN_KEY_INVERT0_h_FLAGS                                              = 47;
MAP_SCEN_KEY_INVERT0_b_RSVD                                               = 0;

MAP_SCEN_KEY1_WIDTH                                                       = 1;
MAP_SCEN_KEY1_ENTRIES                                                     = 96;
def MAP_SCEN_KEY1(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0038C00 + MAPPER_BASE);
def MAP_SCEN_KEY1_GET_DEFAULT() :
	return "0xFFFFFFFFFFFFFFF";

MAP_SCEN_KEY1_l_METADATA_TYPE                                             = 52;
MAP_SCEN_KEY1_h_METADATA_TYPE                                             = 59;
MAP_SCEN_KEY1_l_METADATA_FLAGS                                            = 41;
MAP_SCEN_KEY1_h_METADATA_FLAGS                                            = 51;
MAP_SCEN_KEY1_l_L2_DOMAIN                                                 = 32;
MAP_SCEN_KEY1_h_L2_DOMAIN                                                 = 40;
MAP_SCEN_KEY1_l_L3_DOMAIN                                                 = 26;
MAP_SCEN_KEY1_h_L3_DOMAIN                                                 = 31;
MAP_SCEN_KEY1_l_IP_SCENARIO                                               = 18;
MAP_SCEN_KEY1_h_IP_SCENARIO                                               = 25;
MAP_SCEN_KEY1_l_PORT_SCENARIO                                             = 14;
MAP_SCEN_KEY1_h_PORT_SCENARIO                                             = 17;
MAP_SCEN_KEY1_l_DOMAIN_SCENARIO                                           = 6;
MAP_SCEN_KEY1_h_DOMAIN_SCENARIO                                           = 13;
MAP_SCEN_KEY1_l_MAC_ROUTABLE                                              = 2;
MAP_SCEN_KEY1_h_MAC_ROUTABLE                                              = 5;
MAP_SCEN_KEY1_l_MAC_MBCAST                                                = 0;
MAP_SCEN_KEY1_h_MAC_MBCAST                                                = 1;

MAP_SCEN_KEY_INVERT1_WIDTH                                                = 1;
MAP_SCEN_KEY_INVERT1_ENTRIES                                              = 96;
def MAP_SCEN_KEY_INVERT1(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0039000 + MAPPER_BASE);
def MAP_SCEN_KEY_INVERT1_GET_DEFAULT() :
	return "0xFFFFFFFFFFFFFFF";

MAP_SCEN_KEY_INVERT1_l_METADATA_TYPE                                      = 52;
MAP_SCEN_KEY_INVERT1_h_METADATA_TYPE                                      = 59;
MAP_SCEN_KEY_INVERT1_l_METADATA_FLAGS                                     = 41;
MAP_SCEN_KEY_INVERT1_h_METADATA_FLAGS                                     = 51;
MAP_SCEN_KEY_INVERT1_l_L2_DOMAIN                                          = 32;
MAP_SCEN_KEY_INVERT1_h_L2_DOMAIN                                          = 40;
MAP_SCEN_KEY_INVERT1_l_L3_DOMAIN                                          = 26;
MAP_SCEN_KEY_INVERT1_h_L3_DOMAIN                                          = 31;
MAP_SCEN_KEY_INVERT1_l_IP_SCENARIO                                        = 18;
MAP_SCEN_KEY_INVERT1_h_IP_SCENARIO                                        = 25;
MAP_SCEN_KEY_INVERT1_l_PORT_SCENARIO                                      = 14;
MAP_SCEN_KEY_INVERT1_h_PORT_SCENARIO                                      = 17;
MAP_SCEN_KEY_INVERT1_l_DOMAIN_SCENARIO                                    = 6;
MAP_SCEN_KEY_INVERT1_h_DOMAIN_SCENARIO                                    = 13;
MAP_SCEN_KEY_INVERT1_l_MAC_ROUTABLE                                       = 2;
MAP_SCEN_KEY_INVERT1_h_MAC_ROUTABLE                                       = 5;
MAP_SCEN_KEY_INVERT1_l_MAC_MBCAST                                         = 0;
MAP_SCEN_KEY_INVERT1_h_MAC_MBCAST                                         = 1;

MAP_SCEN_ACTION_WIDTH                                                     = 1;
MAP_SCEN_ACTION_ENTRIES                                                   = 96;
def MAP_SCEN_ACTION(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0039400 + MAPPER_BASE);
def MAP_SCEN_ACTION_GET_DEFAULT() :
	return "0x0";

MAP_SCEN_ACTION_b_SCENARIO_VALID                                          = 34;
MAP_SCEN_ACTION_l_SCENARIO                                                = 28;
MAP_SCEN_ACTION_h_SCENARIO                                                = 33;
MAP_SCEN_ACTION_l_REWRITE_PROFILE                                         = 24;
MAP_SCEN_ACTION_h_REWRITE_PROFILE                                         = 27;
MAP_SCEN_ACTION_b_TRIG_VALID                                              = 23;
MAP_SCEN_ACTION_l_SCEN_TRIG                                               = 15;
MAP_SCEN_ACTION_h_SCEN_TRIG                                               = 22;
MAP_SCEN_ACTION_b_PARSER_ERROR                                            = 14;
MAP_SCEN_ACTION_l_IP_OPTIONS_MASK                                         = 7;
MAP_SCEN_ACTION_h_IP_OPTIONS_MASK                                         = 13;
MAP_SCEN_ACTION_b_PRIOS_VALID                                             = 6;
MAP_SCEN_ACTION_l_VPRI_TGT                                                = 3;
MAP_SCEN_ACTION_h_VPRI_TGT                                                = 5;
MAP_SCEN_ACTION_l_DSCP_TGT                                                = 0;
MAP_SCEN_ACTION_h_DSCP_TGT                                                = 2;

MAP_DOMAIN_POL_CFG_WIDTH                                                  = 1;
def MAP_DOMAIN_POL_CFG(qword) :
	return ((qword * 8) + 0x0039800 + MAPPER_BASE);
def MAP_DOMAIN_POL_CFG_GET_DEFAULT() :
	return "0x0";

MAP_DOMAIN_POL_CFG_l_L3_COLOR_CFG                                         = 3;
MAP_DOMAIN_POL_CFG_h_L3_COLOR_CFG                                         = 5;
MAP_DOMAIN_POL_CFG_l_L2_COLOR_CFG                                         = 0;
MAP_DOMAIN_POL_CFG_h_L2_COLOR_CFG                                         = 2;

MAP_REWRITE_WIDTH                                                         = 1;
MAP_REWRITE_ENTRIES_0                                                     = 32;
MAP_REWRITE_ENTRIES_1                                                     = 16;
def MAP_REWRITE(index1, index0, qword) :
	return ((0x0000100 * index1) + (0x0000008 * index0) + (qword * 8) +  0x003A000 + MAPPER_BASE);
def MAP_REWRITE_GET_DEFAULT() :
	return "0x0";

MAP_REWRITE_l_SRC_ID                                                      = 0;
MAP_REWRITE_h_SRC_ID                                                      = 5;

################ FGHASH_SHELL_CTL_BASE ################
FGHASH_SHELL_CTL_BASE                                           = 0x37C0000;
FGHASH_SHELL_CTL_SIZE                                           = 0x0000C00;

FGHASH_ECC_COR_ERR_WIDTH                                                  = 1;
FGHASH_ECC_COR_ERR_ENTRIES                                                = 3;
def FGHASH_ECC_COR_ERR(index, qword) :
	return ((0x0000400 * index) + (qword * 8) + 0x0000000 + FGHASH_SHELL_CTL_BASE);
def FGHASH_ECC_COR_ERR_GET_DEFAULT() :
	return "0x0";

FGHASH_ECC_COR_ERR_l__RSVD_                                               = 12;
FGHASH_ECC_COR_ERR_h__RSVD_                                               = 31;
FGHASH_ECC_COR_ERR_l_COUNTER                                              = 0;
FGHASH_ECC_COR_ERR_h_COUNTER                                              = 11;

FGHASH_ECC_UNCOR_ERR_WIDTH                                                = 1;
FGHASH_ECC_UNCOR_ERR_ENTRIES                                              = 3;
def FGHASH_ECC_UNCOR_ERR(index, qword) :
	return ((0x0000400 * index) + (qword * 8) + 0x0000008 + FGHASH_SHELL_CTL_BASE);
def FGHASH_ECC_UNCOR_ERR_GET_DEFAULT() :
	return "0x0";

FGHASH_ECC_UNCOR_ERR_l__RSVD_                                             = 12;
FGHASH_ECC_UNCOR_ERR_h__RSVD_                                             = 31;
FGHASH_ECC_UNCOR_ERR_l_COUNTER                                            = 0;
FGHASH_ECC_UNCOR_ERR_h_COUNTER                                            = 11;

FFU_HASH_CFG_STATUS_WIDTH                                                 = 1;
FFU_HASH_CFG_STATUS_ENTRIES                                               = 3;
def FFU_HASH_CFG_STATUS(index, qword) :
	return ((0x0000400 * index) + (qword * 8) + 0x0000010 + FGHASH_SHELL_CTL_BASE);
def FFU_HASH_CFG_STATUS_GET_DEFAULT() :
	return "0x0";

FFU_HASH_CFG_STATUS_l__RSVD1_                                             = 30;
FFU_HASH_CFG_STATUS_h__RSVD1_                                             = 31;
FFU_HASH_CFG_STATUS_l_ERROR_ADDRESS                                       = 12;
FFU_HASH_CFG_STATUS_h_ERROR_ADDRESS                                       = 29;
FFU_HASH_CFG_STATUS_l__RSVD0_                                             = 4;
FFU_HASH_CFG_STATUS_h__RSVD0_                                             = 11;
FFU_HASH_CFG_STATUS_b_GLOBAL_INIT_DONE                                    = 3;
FFU_HASH_CFG_STATUS_b_INIT_DONE                                           = 2;
FFU_HASH_CFG_STATUS_b_ECC_CORRECTABLE                                     = 1;
FFU_HASH_CFG_STATUS_b_ECC_UNCORRECTABLE                                   = 0;

FFU_HASH_CFG_CONFIG_WIDTH                                                 = 1;
FFU_HASH_CFG_CONFIG_ENTRIES                                               = 3;
def FFU_HASH_CFG_CONFIG(index, qword) :
	return ((0x0000400 * index) + (qword * 8) + 0x0000018 + FGHASH_SHELL_CTL_BASE);
def FFU_HASH_CFG_CONFIG_GET_DEFAULT() :
	return "0x20311";

FFU_HASH_CFG_CONFIG_l_GEN_ECC_INST_NUM                                    = 25;
FFU_HASH_CFG_CONFIG_h_GEN_ECC_INST_NUM                                    = 31;
FFU_HASH_CFG_CONFIG_l__RSVD3_                                             = 20;
FFU_HASH_CFG_CONFIG_h__RSVD3_                                             = 24;
FFU_HASH_CFG_CONFIG_l_READ_MARGIN                                         = 16;
FFU_HASH_CFG_CONFIG_h_READ_MARGIN                                         = 19;
FFU_HASH_CFG_CONFIG_l__RSVD2_                                             = 13;
FFU_HASH_CFG_CONFIG_h__RSVD2_                                             = 15;
FFU_HASH_CFG_CONFIG_b_READ_MARGIN_ENABLE                                  = 12;
FFU_HASH_CFG_CONFIG_l__RSVD1_                                             = 10;
FFU_HASH_CFG_CONFIG_h__RSVD1_                                             = 11;
FFU_HASH_CFG_CONFIG_b_U_ECC_COUNT_ENABLE                                  = 9;
FFU_HASH_CFG_CONFIG_b_C_ECC_COUNT_ENABLE                                  = 8;
FFU_HASH_CFG_CONFIG_l__RSVD0_                                             = 6;
FFU_HASH_CFG_CONFIG_h__RSVD0_                                             = 7;
FFU_HASH_CFG_CONFIG_b_MASK_INT                                            = 5;
FFU_HASH_CFG_CONFIG_b_LS_BYPASS                                           = 4;
FFU_HASH_CFG_CONFIG_b_LS_FORCE                                            = 3;
FFU_HASH_CFG_CONFIG_b_INVERT_2                                            = 2;
FFU_HASH_CFG_CONFIG_b_INVERT_1                                            = 1;
FFU_HASH_CFG_CONFIG_b_ECC_ENABLE                                          = 0;

FFU_HASH_LOOKUP_STATUS_WIDTH                                              = 1;
FFU_HASH_LOOKUP_STATUS_ENTRIES_0                                          = 2;
FFU_HASH_LOOKUP_STATUS_ENTRIES_1                                          = 3;
def FFU_HASH_LOOKUP_STATUS(index1, index0, qword) :
	return ((0x0000400 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0000020 + FGHASH_SHELL_CTL_BASE);
def FFU_HASH_LOOKUP_STATUS_GET_DEFAULT() :
	return "0x0";

FFU_HASH_LOOKUP_STATUS_l__RSVD1_                                          = 30;
FFU_HASH_LOOKUP_STATUS_h__RSVD1_                                          = 31;
FFU_HASH_LOOKUP_STATUS_l_ERROR_ADDRESS                                    = 12;
FFU_HASH_LOOKUP_STATUS_h_ERROR_ADDRESS                                    = 29;
FFU_HASH_LOOKUP_STATUS_l__RSVD0_                                          = 4;
FFU_HASH_LOOKUP_STATUS_h__RSVD0_                                          = 11;
FFU_HASH_LOOKUP_STATUS_b_GLOBAL_INIT_DONE                                 = 3;
FFU_HASH_LOOKUP_STATUS_b_INIT_DONE                                        = 2;
FFU_HASH_LOOKUP_STATUS_b_ECC_CORRECTABLE                                  = 1;
FFU_HASH_LOOKUP_STATUS_b_ECC_UNCORRECTABLE                                = 0;

FFU_HASH_LOOKUP_CONFIG_WIDTH                                              = 1;
FFU_HASH_LOOKUP_CONFIG_ENTRIES_0                                          = 2;
FFU_HASH_LOOKUP_CONFIG_ENTRIES_1                                          = 3;
def FFU_HASH_LOOKUP_CONFIG(index1, index0, qword) :
	return ((0x0000400 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0000030 + FGHASH_SHELL_CTL_BASE);
def FFU_HASH_LOOKUP_CONFIG_GET_DEFAULT() :
	return "0x20311";

FFU_HASH_LOOKUP_CONFIG_l_GEN_ECC_INST_NUM                                 = 25;
FFU_HASH_LOOKUP_CONFIG_h_GEN_ECC_INST_NUM                                 = 31;
FFU_HASH_LOOKUP_CONFIG_l__RSVD3_                                          = 20;
FFU_HASH_LOOKUP_CONFIG_h__RSVD3_                                          = 24;
FFU_HASH_LOOKUP_CONFIG_l_READ_MARGIN                                      = 16;
FFU_HASH_LOOKUP_CONFIG_h_READ_MARGIN                                      = 19;
FFU_HASH_LOOKUP_CONFIG_l__RSVD2_                                          = 13;
FFU_HASH_LOOKUP_CONFIG_h__RSVD2_                                          = 15;
FFU_HASH_LOOKUP_CONFIG_b_READ_MARGIN_ENABLE                               = 12;
FFU_HASH_LOOKUP_CONFIG_l__RSVD1_                                          = 10;
FFU_HASH_LOOKUP_CONFIG_h__RSVD1_                                          = 11;
FFU_HASH_LOOKUP_CONFIG_b_U_ECC_COUNT_ENABLE                               = 9;
FFU_HASH_LOOKUP_CONFIG_b_C_ECC_COUNT_ENABLE                               = 8;
FFU_HASH_LOOKUP_CONFIG_l__RSVD0_                                          = 6;
FFU_HASH_LOOKUP_CONFIG_h__RSVD0_                                          = 7;
FFU_HASH_LOOKUP_CONFIG_b_MASK_INT                                         = 5;
FFU_HASH_LOOKUP_CONFIG_b_LS_BYPASS                                        = 4;
FFU_HASH_LOOKUP_CONFIG_b_LS_FORCE                                         = 3;
FFU_HASH_LOOKUP_CONFIG_b_INVERT_2                                         = 2;
FFU_HASH_LOOKUP_CONFIG_b_INVERT_1                                         = 1;
FFU_HASH_LOOKUP_CONFIG_b_ECC_ENABLE                                       = 0;

FFU_HASH_MISS_STATUS_WIDTH                                                = 1;
FFU_HASH_MISS_STATUS_ENTRIES_0                                            = 2;
FFU_HASH_MISS_STATUS_ENTRIES_1                                            = 3;
def FFU_HASH_MISS_STATUS(index1, index0, qword) :
	return ((0x0000400 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0000040 + FGHASH_SHELL_CTL_BASE);
def FFU_HASH_MISS_STATUS_GET_DEFAULT() :
	return "0x0";

FFU_HASH_MISS_STATUS_l__RSVD1_                                            = 30;
FFU_HASH_MISS_STATUS_h__RSVD1_                                            = 31;
FFU_HASH_MISS_STATUS_l_ERROR_ADDRESS                                      = 12;
FFU_HASH_MISS_STATUS_h_ERROR_ADDRESS                                      = 29;
FFU_HASH_MISS_STATUS_l__RSVD0_                                            = 4;
FFU_HASH_MISS_STATUS_h__RSVD0_                                            = 11;
FFU_HASH_MISS_STATUS_b_GLOBAL_INIT_DONE                                   = 3;
FFU_HASH_MISS_STATUS_b_INIT_DONE                                          = 2;
FFU_HASH_MISS_STATUS_b_ECC_CORRECTABLE                                    = 1;
FFU_HASH_MISS_STATUS_b_ECC_UNCORRECTABLE                                  = 0;

FFU_HASH_MISS_CONFIG_WIDTH                                                = 1;
FFU_HASH_MISS_CONFIG_ENTRIES_0                                            = 2;
FFU_HASH_MISS_CONFIG_ENTRIES_1                                            = 3;
def FFU_HASH_MISS_CONFIG(index1, index0, qword) :
	return ((0x0000400 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0000050 + FGHASH_SHELL_CTL_BASE);
def FFU_HASH_MISS_CONFIG_GET_DEFAULT() :
	return "0x20311";

FFU_HASH_MISS_CONFIG_l_GEN_ECC_INST_NUM                                   = 25;
FFU_HASH_MISS_CONFIG_h_GEN_ECC_INST_NUM                                   = 31;
FFU_HASH_MISS_CONFIG_l__RSVD3_                                            = 20;
FFU_HASH_MISS_CONFIG_h__RSVD3_                                            = 24;
FFU_HASH_MISS_CONFIG_l_READ_MARGIN                                        = 16;
FFU_HASH_MISS_CONFIG_h_READ_MARGIN                                        = 19;
FFU_HASH_MISS_CONFIG_l__RSVD2_                                            = 13;
FFU_HASH_MISS_CONFIG_h__RSVD2_                                            = 15;
FFU_HASH_MISS_CONFIG_b_READ_MARGIN_ENABLE                                 = 12;
FFU_HASH_MISS_CONFIG_l__RSVD1_                                            = 10;
FFU_HASH_MISS_CONFIG_h__RSVD1_                                            = 11;
FFU_HASH_MISS_CONFIG_b_U_ECC_COUNT_ENABLE                                 = 9;
FFU_HASH_MISS_CONFIG_b_C_ECC_COUNT_ENABLE                                 = 8;
FFU_HASH_MISS_CONFIG_l__RSVD0_                                            = 6;
FFU_HASH_MISS_CONFIG_h__RSVD0_                                            = 7;
FFU_HASH_MISS_CONFIG_b_MASK_INT                                           = 5;
FFU_HASH_MISS_CONFIG_b_LS_BYPASS                                          = 4;
FFU_HASH_MISS_CONFIG_b_LS_FORCE                                           = 3;
FFU_HASH_MISS_CONFIG_b_INVERT_2                                           = 2;
FFU_HASH_MISS_CONFIG_b_INVERT_1                                           = 1;
FFU_HASH_MISS_CONFIG_b_ECC_ENABLE                                         = 0;

FFU_KEY_MASK0_STATUS_WIDTH                                                = 1;
FFU_KEY_MASK0_STATUS_ENTRIES_0                                            = 2;
FFU_KEY_MASK0_STATUS_ENTRIES_1                                            = 3;
def FFU_KEY_MASK0_STATUS(index1, index0, qword) :
	return ((0x0000400 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0000060 + FGHASH_SHELL_CTL_BASE);
def FFU_KEY_MASK0_STATUS_GET_DEFAULT() :
	return "0x0";

FFU_KEY_MASK0_STATUS_l__RSVD1_                                            = 30;
FFU_KEY_MASK0_STATUS_h__RSVD1_                                            = 31;
FFU_KEY_MASK0_STATUS_l_ERROR_ADDRESS                                      = 12;
FFU_KEY_MASK0_STATUS_h_ERROR_ADDRESS                                      = 29;
FFU_KEY_MASK0_STATUS_l__RSVD0_                                            = 4;
FFU_KEY_MASK0_STATUS_h__RSVD0_                                            = 11;
FFU_KEY_MASK0_STATUS_b_GLOBAL_INIT_DONE                                   = 3;
FFU_KEY_MASK0_STATUS_b_INIT_DONE                                          = 2;
FFU_KEY_MASK0_STATUS_b_ECC_CORRECTABLE                                    = 1;
FFU_KEY_MASK0_STATUS_b_ECC_UNCORRECTABLE                                  = 0;

FFU_KEY_MASK0_CONFIG_WIDTH                                                = 1;
FFU_KEY_MASK0_CONFIG_ENTRIES_0                                            = 2;
FFU_KEY_MASK0_CONFIG_ENTRIES_1                                            = 3;
def FFU_KEY_MASK0_CONFIG(index1, index0, qword) :
	return ((0x0000400 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0000070 + FGHASH_SHELL_CTL_BASE);
def FFU_KEY_MASK0_CONFIG_GET_DEFAULT() :
	return "0x20311";

FFU_KEY_MASK0_CONFIG_l_GEN_ECC_INST_NUM                                   = 25;
FFU_KEY_MASK0_CONFIG_h_GEN_ECC_INST_NUM                                   = 31;
FFU_KEY_MASK0_CONFIG_l__RSVD3_                                            = 20;
FFU_KEY_MASK0_CONFIG_h__RSVD3_                                            = 24;
FFU_KEY_MASK0_CONFIG_l_READ_MARGIN                                        = 16;
FFU_KEY_MASK0_CONFIG_h_READ_MARGIN                                        = 19;
FFU_KEY_MASK0_CONFIG_l__RSVD2_                                            = 13;
FFU_KEY_MASK0_CONFIG_h__RSVD2_                                            = 15;
FFU_KEY_MASK0_CONFIG_b_READ_MARGIN_ENABLE                                 = 12;
FFU_KEY_MASK0_CONFIG_l__RSVD1_                                            = 10;
FFU_KEY_MASK0_CONFIG_h__RSVD1_                                            = 11;
FFU_KEY_MASK0_CONFIG_b_U_ECC_COUNT_ENABLE                                 = 9;
FFU_KEY_MASK0_CONFIG_b_C_ECC_COUNT_ENABLE                                 = 8;
FFU_KEY_MASK0_CONFIG_l__RSVD0_                                            = 6;
FFU_KEY_MASK0_CONFIG_h__RSVD0_                                            = 7;
FFU_KEY_MASK0_CONFIG_b_MASK_INT                                           = 5;
FFU_KEY_MASK0_CONFIG_b_LS_BYPASS                                          = 4;
FFU_KEY_MASK0_CONFIG_b_LS_FORCE                                           = 3;
FFU_KEY_MASK0_CONFIG_b_INVERT_2                                           = 2;
FFU_KEY_MASK0_CONFIG_b_INVERT_1                                           = 1;
FFU_KEY_MASK0_CONFIG_b_ECC_ENABLE                                         = 0;

FFU_KEY_MASK1_STATUS_WIDTH                                                = 1;
FFU_KEY_MASK1_STATUS_ENTRIES_0                                            = 2;
FFU_KEY_MASK1_STATUS_ENTRIES_1                                            = 3;
def FFU_KEY_MASK1_STATUS(index1, index0, qword) :
	return ((0x0000400 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0000080 + FGHASH_SHELL_CTL_BASE);
def FFU_KEY_MASK1_STATUS_GET_DEFAULT() :
	return "0x0";

FFU_KEY_MASK1_STATUS_l__RSVD1_                                            = 30;
FFU_KEY_MASK1_STATUS_h__RSVD1_                                            = 31;
FFU_KEY_MASK1_STATUS_l_ERROR_ADDRESS                                      = 12;
FFU_KEY_MASK1_STATUS_h_ERROR_ADDRESS                                      = 29;
FFU_KEY_MASK1_STATUS_l__RSVD0_                                            = 4;
FFU_KEY_MASK1_STATUS_h__RSVD0_                                            = 11;
FFU_KEY_MASK1_STATUS_b_GLOBAL_INIT_DONE                                   = 3;
FFU_KEY_MASK1_STATUS_b_INIT_DONE                                          = 2;
FFU_KEY_MASK1_STATUS_b_ECC_CORRECTABLE                                    = 1;
FFU_KEY_MASK1_STATUS_b_ECC_UNCORRECTABLE                                  = 0;

FFU_KEY_MASK1_CONFIG_WIDTH                                                = 1;
FFU_KEY_MASK1_CONFIG_ENTRIES_0                                            = 2;
FFU_KEY_MASK1_CONFIG_ENTRIES_1                                            = 3;
def FFU_KEY_MASK1_CONFIG(index1, index0, qword) :
	return ((0x0000400 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0000090 + FGHASH_SHELL_CTL_BASE);
def FFU_KEY_MASK1_CONFIG_GET_DEFAULT() :
	return "0x20311";

FFU_KEY_MASK1_CONFIG_l_GEN_ECC_INST_NUM                                   = 25;
FFU_KEY_MASK1_CONFIG_h_GEN_ECC_INST_NUM                                   = 31;
FFU_KEY_MASK1_CONFIG_l__RSVD3_                                            = 20;
FFU_KEY_MASK1_CONFIG_h__RSVD3_                                            = 24;
FFU_KEY_MASK1_CONFIG_l_READ_MARGIN                                        = 16;
FFU_KEY_MASK1_CONFIG_h_READ_MARGIN                                        = 19;
FFU_KEY_MASK1_CONFIG_l__RSVD2_                                            = 13;
FFU_KEY_MASK1_CONFIG_h__RSVD2_                                            = 15;
FFU_KEY_MASK1_CONFIG_b_READ_MARGIN_ENABLE                                 = 12;
FFU_KEY_MASK1_CONFIG_l__RSVD1_                                            = 10;
FFU_KEY_MASK1_CONFIG_h__RSVD1_                                            = 11;
FFU_KEY_MASK1_CONFIG_b_U_ECC_COUNT_ENABLE                                 = 9;
FFU_KEY_MASK1_CONFIG_b_C_ECC_COUNT_ENABLE                                 = 8;
FFU_KEY_MASK1_CONFIG_l__RSVD0_                                            = 6;
FFU_KEY_MASK1_CONFIG_h__RSVD0_                                            = 7;
FFU_KEY_MASK1_CONFIG_b_MASK_INT                                           = 5;
FFU_KEY_MASK1_CONFIG_b_LS_BYPASS                                          = 4;
FFU_KEY_MASK1_CONFIG_b_LS_FORCE                                           = 3;
FFU_KEY_MASK1_CONFIG_b_INVERT_2                                           = 2;
FFU_KEY_MASK1_CONFIG_b_INVERT_1                                           = 1;
FFU_KEY_MASK1_CONFIG_b_ECC_ENABLE                                         = 0;

FFU_KEY_MASK2_STATUS_WIDTH                                                = 1;
FFU_KEY_MASK2_STATUS_ENTRIES_0                                            = 2;
FFU_KEY_MASK2_STATUS_ENTRIES_1                                            = 3;
def FFU_KEY_MASK2_STATUS(index1, index0, qword) :
	return ((0x0000400 * index1) + (0x0000008 * index0) + (qword * 8) +  0x00000A0 + FGHASH_SHELL_CTL_BASE);
def FFU_KEY_MASK2_STATUS_GET_DEFAULT() :
	return "0x0";

FFU_KEY_MASK2_STATUS_l__RSVD1_                                            = 30;
FFU_KEY_MASK2_STATUS_h__RSVD1_                                            = 31;
FFU_KEY_MASK2_STATUS_l_ERROR_ADDRESS                                      = 12;
FFU_KEY_MASK2_STATUS_h_ERROR_ADDRESS                                      = 29;
FFU_KEY_MASK2_STATUS_l__RSVD0_                                            = 4;
FFU_KEY_MASK2_STATUS_h__RSVD0_                                            = 11;
FFU_KEY_MASK2_STATUS_b_GLOBAL_INIT_DONE                                   = 3;
FFU_KEY_MASK2_STATUS_b_INIT_DONE                                          = 2;
FFU_KEY_MASK2_STATUS_b_ECC_CORRECTABLE                                    = 1;
FFU_KEY_MASK2_STATUS_b_ECC_UNCORRECTABLE                                  = 0;

FFU_KEY_MASK2_CONFIG_WIDTH                                                = 1;
FFU_KEY_MASK2_CONFIG_ENTRIES_0                                            = 2;
FFU_KEY_MASK2_CONFIG_ENTRIES_1                                            = 3;
def FFU_KEY_MASK2_CONFIG(index1, index0, qword) :
	return ((0x0000400 * index1) + (0x0000008 * index0) + (qword * 8) +  0x00000B0 + FGHASH_SHELL_CTL_BASE);
def FFU_KEY_MASK2_CONFIG_GET_DEFAULT() :
	return "0x20311";

FFU_KEY_MASK2_CONFIG_l_GEN_ECC_INST_NUM                                   = 25;
FFU_KEY_MASK2_CONFIG_h_GEN_ECC_INST_NUM                                   = 31;
FFU_KEY_MASK2_CONFIG_l__RSVD3_                                            = 20;
FFU_KEY_MASK2_CONFIG_h__RSVD3_                                            = 24;
FFU_KEY_MASK2_CONFIG_l_READ_MARGIN                                        = 16;
FFU_KEY_MASK2_CONFIG_h_READ_MARGIN                                        = 19;
FFU_KEY_MASK2_CONFIG_l__RSVD2_                                            = 13;
FFU_KEY_MASK2_CONFIG_h__RSVD2_                                            = 15;
FFU_KEY_MASK2_CONFIG_b_READ_MARGIN_ENABLE                                 = 12;
FFU_KEY_MASK2_CONFIG_l__RSVD1_                                            = 10;
FFU_KEY_MASK2_CONFIG_h__RSVD1_                                            = 11;
FFU_KEY_MASK2_CONFIG_b_U_ECC_COUNT_ENABLE                                 = 9;
FFU_KEY_MASK2_CONFIG_b_C_ECC_COUNT_ENABLE                                 = 8;
FFU_KEY_MASK2_CONFIG_l__RSVD0_                                            = 6;
FFU_KEY_MASK2_CONFIG_h__RSVD0_                                            = 7;
FFU_KEY_MASK2_CONFIG_b_MASK_INT                                           = 5;
FFU_KEY_MASK2_CONFIG_b_LS_BYPASS                                          = 4;
FFU_KEY_MASK2_CONFIG_b_LS_FORCE                                           = 3;
FFU_KEY_MASK2_CONFIG_b_INVERT_2                                           = 2;
FFU_KEY_MASK2_CONFIG_b_INVERT_1                                           = 1;
FFU_KEY_MASK2_CONFIG_b_ECC_ENABLE                                         = 0;

################ FGRP_SHELL_CTL_BASE ################
FGRP_SHELL_CTL_BASE                                             = 0x37D0000;
FGRP_SHELL_CTL_SIZE                                             = 0x0001800;

FGRP_ECC_COR_ERR_WIDTH                                                    = 1;
FGRP_ECC_COR_ERR_ENTRIES                                                  = 3;
def FGRP_ECC_COR_ERR(index, qword) :
	return ((0x0000800 * index) + (qword * 8) + 0x0000000 + FGRP_SHELL_CTL_BASE);
def FGRP_ECC_COR_ERR_GET_DEFAULT() :
	return "0x0";

FGRP_ECC_COR_ERR_l__RSVD_                                                 = 12;
FGRP_ECC_COR_ERR_h__RSVD_                                                 = 31;
FGRP_ECC_COR_ERR_l_COUNTER                                                = 0;
FGRP_ECC_COR_ERR_h_COUNTER                                                = 11;

FGRP_ECC_UNCOR_ERR_WIDTH                                                  = 1;
FGRP_ECC_UNCOR_ERR_ENTRIES                                                = 3;
def FGRP_ECC_UNCOR_ERR(index, qword) :
	return ((0x0000800 * index) + (qword * 8) + 0x0000008 + FGRP_SHELL_CTL_BASE);
def FGRP_ECC_UNCOR_ERR_GET_DEFAULT() :
	return "0x0";

FGRP_ECC_UNCOR_ERR_l__RSVD_                                               = 12;
FGRP_ECC_UNCOR_ERR_h__RSVD_                                               = 31;
FGRP_ECC_UNCOR_ERR_l_COUNTER                                              = 0;
FGRP_ECC_UNCOR_ERR_h_COUNTER                                              = 11;

FFU_ACTION_STATUS_WIDTH                                                   = 1;
FFU_ACTION_STATUS_ENTRIES_0                                               = 20;
FFU_ACTION_STATUS_ENTRIES_1                                               = 3;
def FFU_ACTION_STATUS(index1, index0, qword) :
	return ((0x0000800 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0000100 + FGRP_SHELL_CTL_BASE);
def FFU_ACTION_STATUS_GET_DEFAULT() :
	return "0x0";

FFU_ACTION_STATUS_l__RSVD1_                                               = 30;
FFU_ACTION_STATUS_h__RSVD1_                                               = 31;
FFU_ACTION_STATUS_l_ERROR_ADDRESS                                         = 12;
FFU_ACTION_STATUS_h_ERROR_ADDRESS                                         = 29;
FFU_ACTION_STATUS_l__RSVD0_                                               = 4;
FFU_ACTION_STATUS_h__RSVD0_                                               = 11;
FFU_ACTION_STATUS_b_GLOBAL_INIT_DONE                                      = 3;
FFU_ACTION_STATUS_b_INIT_DONE                                             = 2;
FFU_ACTION_STATUS_b_ECC_CORRECTABLE                                       = 1;
FFU_ACTION_STATUS_b_ECC_UNCORRECTABLE                                     = 0;

FFU_ACTION_CONFIG_WIDTH                                                   = 1;
FFU_ACTION_CONFIG_ENTRIES_0                                               = 20;
FFU_ACTION_CONFIG_ENTRIES_1                                               = 3;
def FFU_ACTION_CONFIG(index1, index0, qword) :
	return ((0x0000800 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0000200 + FGRP_SHELL_CTL_BASE);
def FFU_ACTION_CONFIG_GET_DEFAULT() :
	return "0x20311";

FFU_ACTION_CONFIG_l_GEN_ECC_INST_NUM                                      = 25;
FFU_ACTION_CONFIG_h_GEN_ECC_INST_NUM                                      = 31;
FFU_ACTION_CONFIG_l__RSVD3_                                               = 20;
FFU_ACTION_CONFIG_h__RSVD3_                                               = 24;
FFU_ACTION_CONFIG_l_READ_MARGIN                                           = 16;
FFU_ACTION_CONFIG_h_READ_MARGIN                                           = 19;
FFU_ACTION_CONFIG_l__RSVD2_                                               = 13;
FFU_ACTION_CONFIG_h__RSVD2_                                               = 15;
FFU_ACTION_CONFIG_b_READ_MARGIN_ENABLE                                    = 12;
FFU_ACTION_CONFIG_l__RSVD1_                                               = 10;
FFU_ACTION_CONFIG_h__RSVD1_                                               = 11;
FFU_ACTION_CONFIG_b_U_ECC_COUNT_ENABLE                                    = 9;
FFU_ACTION_CONFIG_b_C_ECC_COUNT_ENABLE                                    = 8;
FFU_ACTION_CONFIG_l__RSVD0_                                               = 6;
FFU_ACTION_CONFIG_h__RSVD0_                                               = 7;
FFU_ACTION_CONFIG_b_MASK_INT                                              = 5;
FFU_ACTION_CONFIG_b_LS_BYPASS                                             = 4;
FFU_ACTION_CONFIG_b_LS_FORCE                                              = 3;
FFU_ACTION_CONFIG_b_INVERT_2                                              = 2;
FFU_ACTION_CONFIG_b_INVERT_1                                              = 1;
FFU_ACTION_CONFIG_b_ECC_ENABLE                                            = 0;

FFU_TCAM_STATUS_WIDTH                                                     = 1;
FFU_TCAM_STATUS_ENTRIES_0                                                 = 32;
FFU_TCAM_STATUS_ENTRIES_1                                                 = 3;
def FFU_TCAM_STATUS(index1, index0, qword) :
	return ((0x0000800 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0000400 + FGRP_SHELL_CTL_BASE);
def FFU_TCAM_STATUS_GET_DEFAULT() :
	return "0x0";

FFU_TCAM_STATUS_l__RSVD1_                                                 = 30;
FFU_TCAM_STATUS_h__RSVD1_                                                 = 31;
FFU_TCAM_STATUS_l_ERROR_ADDRESS                                           = 12;
FFU_TCAM_STATUS_h_ERROR_ADDRESS                                           = 29;
FFU_TCAM_STATUS_l__RSVD0_                                                 = 4;
FFU_TCAM_STATUS_h__RSVD0_                                                 = 11;
FFU_TCAM_STATUS_b_GLOBAL_INIT_DONE                                        = 3;
FFU_TCAM_STATUS_b_INIT_DONE                                               = 2;
FFU_TCAM_STATUS_b_ECC_CORRECTABLE                                         = 1;
FFU_TCAM_STATUS_b_ECC_UNCORRECTABLE                                       = 0;

FFU_TCAM_CONFIG_WIDTH                                                     = 1;
FFU_TCAM_CONFIG_ENTRIES_0                                                 = 32;
FFU_TCAM_CONFIG_ENTRIES_1                                                 = 3;
def FFU_TCAM_CONFIG(index1, index0, qword) :
	return ((0x0000800 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0000500 + FGRP_SHELL_CTL_BASE);
def FFU_TCAM_CONFIG_GET_DEFAULT() :
	return "0x20311";

FFU_TCAM_CONFIG_l_GEN_ECC_INST_NUM                                        = 25;
FFU_TCAM_CONFIG_h_GEN_ECC_INST_NUM                                        = 31;
FFU_TCAM_CONFIG_l__RSVD3_                                                 = 20;
FFU_TCAM_CONFIG_h__RSVD3_                                                 = 24;
FFU_TCAM_CONFIG_l_READ_MARGIN                                             = 16;
FFU_TCAM_CONFIG_h_READ_MARGIN                                             = 19;
FFU_TCAM_CONFIG_l__RSVD2_                                                 = 13;
FFU_TCAM_CONFIG_h__RSVD2_                                                 = 15;
FFU_TCAM_CONFIG_b_READ_MARGIN_ENABLE                                      = 12;
FFU_TCAM_CONFIG_b_TCAM_UPDATE_DIS                                         = 11;
FFU_TCAM_CONFIG_b_TCAM_CHECK_ERR_DIS                                      = 10;
FFU_TCAM_CONFIG_b_U_ECC_COUNT_ENABLE                                      = 9;
FFU_TCAM_CONFIG_b_C_ECC_COUNT_ENABLE                                      = 8;
FFU_TCAM_CONFIG_l__RSVD0_                                                 = 6;
FFU_TCAM_CONFIG_h__RSVD0_                                                 = 7;
FFU_TCAM_CONFIG_b_MASK_INT                                                = 5;
FFU_TCAM_CONFIG_b_LS_BYPASS                                               = 4;
FFU_TCAM_CONFIG_b_LS_FORCE                                                = 3;
FFU_TCAM_CONFIG_b_INVERT_2                                                = 2;
FFU_TCAM_CONFIG_b_INVERT_1                                                = 1;
FFU_TCAM_CONFIG_b_ECC_ENABLE                                              = 0;

FFU_TCAM_CFG_STATUS_WIDTH                                                 = 1;
FFU_TCAM_CFG_STATUS_ENTRIES_0                                             = 16;
FFU_TCAM_CFG_STATUS_ENTRIES_1                                             = 3;
def FFU_TCAM_CFG_STATUS(index1, index0, qword) :
	return ((0x0000800 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0000680 + FGRP_SHELL_CTL_BASE);
def FFU_TCAM_CFG_STATUS_GET_DEFAULT() :
	return "0x0";

FFU_TCAM_CFG_STATUS_l__RSVD1_                                             = 30;
FFU_TCAM_CFG_STATUS_h__RSVD1_                                             = 31;
FFU_TCAM_CFG_STATUS_l_ERROR_ADDRESS                                       = 12;
FFU_TCAM_CFG_STATUS_h_ERROR_ADDRESS                                       = 29;
FFU_TCAM_CFG_STATUS_l__RSVD0_                                             = 4;
FFU_TCAM_CFG_STATUS_h__RSVD0_                                             = 11;
FFU_TCAM_CFG_STATUS_b_GLOBAL_INIT_DONE                                    = 3;
FFU_TCAM_CFG_STATUS_b_INIT_DONE                                           = 2;
FFU_TCAM_CFG_STATUS_b_ECC_CORRECTABLE                                     = 1;
FFU_TCAM_CFG_STATUS_b_ECC_UNCORRECTABLE                                   = 0;

FFU_TCAM_CFG_CONFIG_WIDTH                                                 = 1;
FFU_TCAM_CFG_CONFIG_ENTRIES_0                                             = 16;
FFU_TCAM_CFG_CONFIG_ENTRIES_1                                             = 3;
def FFU_TCAM_CFG_CONFIG(index1, index0, qword) :
	return ((0x0000800 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0000700 + FGRP_SHELL_CTL_BASE);
def FFU_TCAM_CFG_CONFIG_GET_DEFAULT() :
	return "0x20311";

FFU_TCAM_CFG_CONFIG_l_GEN_ECC_INST_NUM                                    = 25;
FFU_TCAM_CFG_CONFIG_h_GEN_ECC_INST_NUM                                    = 31;
FFU_TCAM_CFG_CONFIG_l__RSVD3_                                             = 20;
FFU_TCAM_CFG_CONFIG_h__RSVD3_                                             = 24;
FFU_TCAM_CFG_CONFIG_l_READ_MARGIN                                         = 16;
FFU_TCAM_CFG_CONFIG_h_READ_MARGIN                                         = 19;
FFU_TCAM_CFG_CONFIG_l__RSVD2_                                             = 13;
FFU_TCAM_CFG_CONFIG_h__RSVD2_                                             = 15;
FFU_TCAM_CFG_CONFIG_b_READ_MARGIN_ENABLE                                  = 12;
FFU_TCAM_CFG_CONFIG_l__RSVD1_                                             = 10;
FFU_TCAM_CFG_CONFIG_h__RSVD1_                                             = 11;
FFU_TCAM_CFG_CONFIG_b_U_ECC_COUNT_ENABLE                                  = 9;
FFU_TCAM_CFG_CONFIG_b_C_ECC_COUNT_ENABLE                                  = 8;
FFU_TCAM_CFG_CONFIG_l__RSVD0_                                             = 6;
FFU_TCAM_CFG_CONFIG_h__RSVD0_                                             = 7;
FFU_TCAM_CFG_CONFIG_b_MASK_INT                                            = 5;
FFU_TCAM_CFG_CONFIG_b_LS_BYPASS                                           = 4;
FFU_TCAM_CFG_CONFIG_b_LS_FORCE                                            = 3;
FFU_TCAM_CFG_CONFIG_b_INVERT_2                                            = 2;
FFU_TCAM_CFG_CONFIG_b_INVERT_1                                            = 1;
FFU_TCAM_CFG_CONFIG_b_ECC_ENABLE                                          = 0;

################ ENTROPY_BASE ################
ENTROPY_BASE                                                    = 0x37E0000;
ENTROPY_SIZE                                                    = 0x0000100;

ENTROPY_HASH_CFG0_WIDTH                                                   = 1;
ENTROPY_HASH_CFG0_ENTRIES_0                                               = 64;
ENTROPY_HASH_CFG0_ENTRIES_1                                               = 2;
def ENTROPY_HASH_CFG0(index1, index0, qword) :
	return ((0x0000200 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0000000 + ENTROPY_BASE);
def ENTROPY_HASH_CFG0_GET_DEFAULT() :
	return "0x0";

ENTROPY_HASH_CFG0_l_KEY_MASK8                                             = 0;
ENTROPY_HASH_CFG0_h_KEY_MASK8                                             = 63;

ENTROPY_HASH_CFG1_WIDTH                                                   = 1;
ENTROPY_HASH_CFG1_ENTRIES_0                                               = 64;
ENTROPY_HASH_CFG1_ENTRIES_1                                               = 2;
def ENTROPY_HASH_CFG1(index1, index0, qword) :
	return ((0x0000200 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0000400 + ENTROPY_BASE);
def ENTROPY_HASH_CFG1_GET_DEFAULT() :
	return "0x0";

ENTROPY_HASH_CFG1_l_KEY_SUBMODE1                                          = 50;
ENTROPY_HASH_CFG1_h_KEY_SUBMODE1                                          = 51;
ENTROPY_HASH_CFG1_l_KEY_SUBMODE0                                          = 48;
ENTROPY_HASH_CFG1_h_KEY_SUBMODE0                                          = 49;
ENTROPY_HASH_CFG1_l_KEY_MASK32                                            = 32;
ENTROPY_HASH_CFG1_h_KEY_MASK32                                            = 47;
ENTROPY_HASH_CFG1_l_KEY_MASK16                                            = 0;
ENTROPY_HASH_CFG1_h_KEY_MASK16                                            = 31;

ENTROPY_HASH_CFG2_WIDTH                                                   = 1;
ENTROPY_HASH_CFG2_ENTRIES_0                                               = 64;
ENTROPY_HASH_CFG2_ENTRIES_1                                               = 2;
def ENTROPY_HASH_CFG2(index1, index0, qword) :
	return ((0x0000200 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0000800 + ENTROPY_BASE);
def ENTROPY_HASH_CFG2_GET_DEFAULT() :
	return "0x0";

ENTROPY_HASH_CFG2_l_KEY_SUBMASK1                                          = 32;
ENTROPY_HASH_CFG2_h_KEY_SUBMASK1                                          = 63;
ENTROPY_HASH_CFG2_l_KEY_SUBMASK0                                          = 0;
ENTROPY_HASH_CFG2_h_KEY_SUBMASK0                                          = 31;

ENTROPY_META_CFG_WIDTH                                                    = 1;
ENTROPY_META_CFG_ENTRIES                                                  = 64;
def ENTROPY_META_CFG(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000C00 + ENTROPY_BASE);
def ENTROPY_META_CFG_GET_DEFAULT() :
	return "0x0";

ENTROPY_META_CFG_l_BYTE_DEFAULTS                                          = 12;
ENTROPY_META_CFG_h_BYTE_DEFAULTS                                          = 23;
ENTROPY_META_CFG_l_HASH_START                                             = 6;
ENTROPY_META_CFG_h_HASH_START                                             = 11;
ENTROPY_META_CFG_l_HASH_SIZE                                              = 0;
ENTROPY_META_CFG_h_HASH_SIZE                                              = 5;

################ MPLS_MUX_BASE ################
MPLS_MUX_BASE                                                   = 0x37E1000;
MPLS_MUX_SIZE                                                   = 0x0008000;

MPLS_MUX_EXP_DS_WIDTH                                                     = 1;
MPLS_MUX_EXP_DS_ENTRIES                                                   = 256;
def MPLS_MUX_EXP_DS(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000000 + MPLS_MUX_BASE);
def MPLS_MUX_EXP_DS_GET_DEFAULT() :
	return "0x0";

MPLS_MUX_EXP_DS_l_DSCP                                                    = 6;
MPLS_MUX_EXP_DS_h_DSCP                                                    = 11;
MPLS_MUX_EXP_DS_l_ECN                                                     = 4;
MPLS_MUX_EXP_DS_h_ECN                                                     = 5;
MPLS_MUX_EXP_DS_l_TC                                                      = 0;
MPLS_MUX_EXP_DS_h_TC                                                      = 3;

MPLS_MUX_DSCP_TC_WIDTH                                                    = 1;
MPLS_MUX_DSCP_TC_ENTRIES                                                  = 64;
def MPLS_MUX_DSCP_TC(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000800 + MPLS_MUX_BASE);
def MPLS_MUX_DSCP_TC_GET_DEFAULT() :
	return "0x0";

MPLS_MUX_DSCP_TC_l_TC                                                     = 0;
MPLS_MUX_DSCP_TC_h_TC                                                     = 3;

################ FCMN_SHELL_CTL_BASE ################
FCMN_SHELL_CTL_BASE                                             = 0x37E2000;
FCMN_SHELL_CTL_SIZE                                             = 0x0000800;

FCMN_ECC_COR_ERR_WIDTH                                                    = 1;
def FCMN_ECC_COR_ERR(qword) :
	return ((qword * 8) + 0x0000000 + FCMN_SHELL_CTL_BASE);
def FCMN_ECC_COR_ERR_GET_DEFAULT() :
	return "0x0";

FCMN_ECC_COR_ERR_l__RSVD_                                                 = 12;
FCMN_ECC_COR_ERR_h__RSVD_                                                 = 31;
FCMN_ECC_COR_ERR_l_COUNTER                                                = 0;
FCMN_ECC_COR_ERR_h_COUNTER                                                = 11;

FCMN_ECC_UNCOR_ERR_WIDTH                                                  = 1;
def FCMN_ECC_UNCOR_ERR(qword) :
	return ((qword * 8) + 0x0000008 + FCMN_SHELL_CTL_BASE);
def FCMN_ECC_UNCOR_ERR_GET_DEFAULT() :
	return "0x0";

FCMN_ECC_UNCOR_ERR_l__RSVD_                                               = 12;
FCMN_ECC_UNCOR_ERR_h__RSVD_                                               = 31;
FCMN_ECC_UNCOR_ERR_l_COUNTER                                              = 0;
FCMN_ECC_UNCOR_ERR_h_COUNTER                                              = 11;

DOMAIN_ACTION0_STATUS_WIDTH                                               = 1;
def DOMAIN_ACTION0_STATUS(qword) :
	return ((qword * 8) + 0x0000010 + FCMN_SHELL_CTL_BASE);
def DOMAIN_ACTION0_STATUS_GET_DEFAULT() :
	return "0x0";

DOMAIN_ACTION0_STATUS_l__RSVD1_                                           = 30;
DOMAIN_ACTION0_STATUS_h__RSVD1_                                           = 31;
DOMAIN_ACTION0_STATUS_l_ERROR_ADDRESS                                     = 12;
DOMAIN_ACTION0_STATUS_h_ERROR_ADDRESS                                     = 29;
DOMAIN_ACTION0_STATUS_l__RSVD0_                                           = 4;
DOMAIN_ACTION0_STATUS_h__RSVD0_                                           = 11;
DOMAIN_ACTION0_STATUS_b_GLOBAL_INIT_DONE                                  = 3;
DOMAIN_ACTION0_STATUS_b_INIT_DONE                                         = 2;
DOMAIN_ACTION0_STATUS_b_ECC_CORRECTABLE                                   = 1;
DOMAIN_ACTION0_STATUS_b_ECC_UNCORRECTABLE                                 = 0;

DOMAIN_ACTION0_CONFIG_WIDTH                                               = 1;
def DOMAIN_ACTION0_CONFIG(qword) :
	return ((qword * 8) + 0x0000018 + FCMN_SHELL_CTL_BASE);
def DOMAIN_ACTION0_CONFIG_GET_DEFAULT() :
	return "0x20311";

DOMAIN_ACTION0_CONFIG_l_GEN_ECC_INST_NUM                                  = 25;
DOMAIN_ACTION0_CONFIG_h_GEN_ECC_INST_NUM                                  = 31;
DOMAIN_ACTION0_CONFIG_l__RSVD3_                                           = 20;
DOMAIN_ACTION0_CONFIG_h__RSVD3_                                           = 24;
DOMAIN_ACTION0_CONFIG_l_READ_MARGIN                                       = 16;
DOMAIN_ACTION0_CONFIG_h_READ_MARGIN                                       = 19;
DOMAIN_ACTION0_CONFIG_l__RSVD2_                                           = 13;
DOMAIN_ACTION0_CONFIG_h__RSVD2_                                           = 15;
DOMAIN_ACTION0_CONFIG_b_READ_MARGIN_ENABLE                                = 12;
DOMAIN_ACTION0_CONFIG_l__RSVD1_                                           = 10;
DOMAIN_ACTION0_CONFIG_h__RSVD1_                                           = 11;
DOMAIN_ACTION0_CONFIG_b_U_ECC_COUNT_ENABLE                                = 9;
DOMAIN_ACTION0_CONFIG_b_C_ECC_COUNT_ENABLE                                = 8;
DOMAIN_ACTION0_CONFIG_l__RSVD0_                                           = 6;
DOMAIN_ACTION0_CONFIG_h__RSVD0_                                           = 7;
DOMAIN_ACTION0_CONFIG_b_MASK_INT                                          = 5;
DOMAIN_ACTION0_CONFIG_b_LS_BYPASS                                         = 4;
DOMAIN_ACTION0_CONFIG_b_LS_FORCE                                          = 3;
DOMAIN_ACTION0_CONFIG_b_INVERT_2                                          = 2;
DOMAIN_ACTION0_CONFIG_b_INVERT_1                                          = 1;
DOMAIN_ACTION0_CONFIG_b_ECC_ENABLE                                        = 0;

DOMAIN_ACTION1_STATUS_WIDTH                                               = 1;
def DOMAIN_ACTION1_STATUS(qword) :
	return ((qword * 8) + 0x0000020 + FCMN_SHELL_CTL_BASE);
def DOMAIN_ACTION1_STATUS_GET_DEFAULT() :
	return "0x0";

DOMAIN_ACTION1_STATUS_l__RSVD1_                                           = 30;
DOMAIN_ACTION1_STATUS_h__RSVD1_                                           = 31;
DOMAIN_ACTION1_STATUS_l_ERROR_ADDRESS                                     = 12;
DOMAIN_ACTION1_STATUS_h_ERROR_ADDRESS                                     = 29;
DOMAIN_ACTION1_STATUS_l__RSVD0_                                           = 4;
DOMAIN_ACTION1_STATUS_h__RSVD0_                                           = 11;
DOMAIN_ACTION1_STATUS_b_GLOBAL_INIT_DONE                                  = 3;
DOMAIN_ACTION1_STATUS_b_INIT_DONE                                         = 2;
DOMAIN_ACTION1_STATUS_b_ECC_CORRECTABLE                                   = 1;
DOMAIN_ACTION1_STATUS_b_ECC_UNCORRECTABLE                                 = 0;

DOMAIN_ACTION1_CONFIG_WIDTH                                               = 1;
def DOMAIN_ACTION1_CONFIG(qword) :
	return ((qword * 8) + 0x0000028 + FCMN_SHELL_CTL_BASE);
def DOMAIN_ACTION1_CONFIG_GET_DEFAULT() :
	return "0x20311";

DOMAIN_ACTION1_CONFIG_l_GEN_ECC_INST_NUM                                  = 25;
DOMAIN_ACTION1_CONFIG_h_GEN_ECC_INST_NUM                                  = 31;
DOMAIN_ACTION1_CONFIG_l__RSVD3_                                           = 20;
DOMAIN_ACTION1_CONFIG_h__RSVD3_                                           = 24;
DOMAIN_ACTION1_CONFIG_l_READ_MARGIN                                       = 16;
DOMAIN_ACTION1_CONFIG_h_READ_MARGIN                                       = 19;
DOMAIN_ACTION1_CONFIG_l__RSVD2_                                           = 13;
DOMAIN_ACTION1_CONFIG_h__RSVD2_                                           = 15;
DOMAIN_ACTION1_CONFIG_b_READ_MARGIN_ENABLE                                = 12;
DOMAIN_ACTION1_CONFIG_l__RSVD1_                                           = 10;
DOMAIN_ACTION1_CONFIG_h__RSVD1_                                           = 11;
DOMAIN_ACTION1_CONFIG_b_U_ECC_COUNT_ENABLE                                = 9;
DOMAIN_ACTION1_CONFIG_b_C_ECC_COUNT_ENABLE                                = 8;
DOMAIN_ACTION1_CONFIG_l__RSVD0_                                           = 6;
DOMAIN_ACTION1_CONFIG_h__RSVD0_                                           = 7;
DOMAIN_ACTION1_CONFIG_b_MASK_INT                                          = 5;
DOMAIN_ACTION1_CONFIG_b_LS_BYPASS                                         = 4;
DOMAIN_ACTION1_CONFIG_b_LS_FORCE                                          = 3;
DOMAIN_ACTION1_CONFIG_b_INVERT_2                                          = 2;
DOMAIN_ACTION1_CONFIG_b_INVERT_1                                          = 1;
DOMAIN_ACTION1_CONFIG_b_ECC_ENABLE                                        = 0;

FFU_TCAM_SWP_STATUS_WIDTH                                                 = 1;
def FFU_TCAM_SWP_STATUS(qword) :
	return ((qword * 8) + 0x0000030 + FCMN_SHELL_CTL_BASE);
def FFU_TCAM_SWP_STATUS_GET_DEFAULT() :
	return "0x0";

FFU_TCAM_SWP_STATUS_l__RSVD1_                                             = 30;
FFU_TCAM_SWP_STATUS_h__RSVD1_                                             = 31;
FFU_TCAM_SWP_STATUS_l_ERROR_ADDRESS                                       = 12;
FFU_TCAM_SWP_STATUS_h_ERROR_ADDRESS                                       = 29;
FFU_TCAM_SWP_STATUS_l__RSVD0_                                             = 4;
FFU_TCAM_SWP_STATUS_h__RSVD0_                                             = 11;
FFU_TCAM_SWP_STATUS_b_GLOBAL_INIT_DONE                                    = 3;
FFU_TCAM_SWP_STATUS_b_INIT_DONE                                           = 2;
FFU_TCAM_SWP_STATUS_b_ECC_CORRECTABLE                                     = 1;
FFU_TCAM_SWP_STATUS_b_ECC_UNCORRECTABLE                                   = 0;

FFU_TCAM_SWP_CONFIG_WIDTH                                                 = 1;
def FFU_TCAM_SWP_CONFIG(qword) :
	return ((qword * 8) + 0x0000038 + FCMN_SHELL_CTL_BASE);
def FFU_TCAM_SWP_CONFIG_GET_DEFAULT() :
	return "0x20311";

FFU_TCAM_SWP_CONFIG_l_GEN_ECC_INST_NUM                                    = 25;
FFU_TCAM_SWP_CONFIG_h_GEN_ECC_INST_NUM                                    = 31;
FFU_TCAM_SWP_CONFIG_l__RSVD3_                                             = 20;
FFU_TCAM_SWP_CONFIG_h__RSVD3_                                             = 24;
FFU_TCAM_SWP_CONFIG_l_READ_MARGIN                                         = 16;
FFU_TCAM_SWP_CONFIG_h_READ_MARGIN                                         = 19;
FFU_TCAM_SWP_CONFIG_l__RSVD2_                                             = 13;
FFU_TCAM_SWP_CONFIG_h__RSVD2_                                             = 15;
FFU_TCAM_SWP_CONFIG_b_READ_MARGIN_ENABLE                                  = 12;
FFU_TCAM_SWP_CONFIG_l__RSVD1_                                             = 10;
FFU_TCAM_SWP_CONFIG_h__RSVD1_                                             = 11;
FFU_TCAM_SWP_CONFIG_b_U_ECC_COUNT_ENABLE                                  = 9;
FFU_TCAM_SWP_CONFIG_b_C_ECC_COUNT_ENABLE                                  = 8;
FFU_TCAM_SWP_CONFIG_l__RSVD0_                                             = 6;
FFU_TCAM_SWP_CONFIG_h__RSVD0_                                             = 7;
FFU_TCAM_SWP_CONFIG_b_MASK_INT                                            = 5;
FFU_TCAM_SWP_CONFIG_b_LS_BYPASS                                           = 4;
FFU_TCAM_SWP_CONFIG_b_LS_FORCE                                            = 3;
FFU_TCAM_SWP_CONFIG_b_INVERT_2                                            = 2;
FFU_TCAM_SWP_CONFIG_b_INVERT_1                                            = 1;
FFU_TCAM_SWP_CONFIG_b_ECC_ENABLE                                          = 0;

HASH_ENTRY_STATUS_WIDTH                                                   = 1;
HASH_ENTRY_STATUS_ENTRIES                                                 = 64;
def HASH_ENTRY_STATUS(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000200 + FCMN_SHELL_CTL_BASE);
def HASH_ENTRY_STATUS_GET_DEFAULT() :
	return "0x0";

HASH_ENTRY_STATUS_l__RSVD1_                                               = 30;
HASH_ENTRY_STATUS_h__RSVD1_                                               = 31;
HASH_ENTRY_STATUS_l_ERROR_ADDRESS                                         = 12;
HASH_ENTRY_STATUS_h_ERROR_ADDRESS                                         = 29;
HASH_ENTRY_STATUS_l__RSVD0_                                               = 4;
HASH_ENTRY_STATUS_h__RSVD0_                                               = 11;
HASH_ENTRY_STATUS_b_GLOBAL_INIT_DONE                                      = 3;
HASH_ENTRY_STATUS_b_INIT_DONE                                             = 2;
HASH_ENTRY_STATUS_b_ECC_CORRECTABLE                                       = 1;
HASH_ENTRY_STATUS_b_ECC_UNCORRECTABLE                                     = 0;

HASH_ENTRY_CONFIG_WIDTH                                                   = 1;
HASH_ENTRY_CONFIG_ENTRIES                                                 = 64;
def HASH_ENTRY_CONFIG(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000400 + FCMN_SHELL_CTL_BASE);
def HASH_ENTRY_CONFIG_GET_DEFAULT() :
	return "0x20311";

HASH_ENTRY_CONFIG_l_GEN_ECC_INST_NUM                                      = 25;
HASH_ENTRY_CONFIG_h_GEN_ECC_INST_NUM                                      = 31;
HASH_ENTRY_CONFIG_l__RSVD3_                                               = 20;
HASH_ENTRY_CONFIG_h__RSVD3_                                               = 24;
HASH_ENTRY_CONFIG_l_READ_MARGIN                                           = 16;
HASH_ENTRY_CONFIG_h_READ_MARGIN                                           = 19;
HASH_ENTRY_CONFIG_l__RSVD2_                                               = 13;
HASH_ENTRY_CONFIG_h__RSVD2_                                               = 15;
HASH_ENTRY_CONFIG_b_READ_MARGIN_ENABLE                                    = 12;
HASH_ENTRY_CONFIG_l__RSVD1_                                               = 10;
HASH_ENTRY_CONFIG_h__RSVD1_                                               = 11;
HASH_ENTRY_CONFIG_b_U_ECC_COUNT_ENABLE                                    = 9;
HASH_ENTRY_CONFIG_b_C_ECC_COUNT_ENABLE                                    = 8;
HASH_ENTRY_CONFIG_l__RSVD0_                                               = 6;
HASH_ENTRY_CONFIG_h__RSVD0_                                               = 7;
HASH_ENTRY_CONFIG_b_MASK_INT                                              = 5;
HASH_ENTRY_CONFIG_b_LS_BYPASS                                             = 4;
HASH_ENTRY_CONFIG_b_LS_FORCE                                              = 3;
HASH_ENTRY_CONFIG_b_INVERT_2                                              = 2;
HASH_ENTRY_CONFIG_b_INVERT_1                                              = 1;
HASH_ENTRY_CONFIG_b_ECC_ENABLE                                            = 0;

MAP_DOMAIN_STATUS_WIDTH                                                   = 1;
MAP_DOMAIN_STATUS_ENTRIES                                                 = 8;
def MAP_DOMAIN_STATUS(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000640 + FCMN_SHELL_CTL_BASE);
def MAP_DOMAIN_STATUS_GET_DEFAULT() :
	return "0x0";

MAP_DOMAIN_STATUS_l__RSVD1_                                               = 30;
MAP_DOMAIN_STATUS_h__RSVD1_                                               = 31;
MAP_DOMAIN_STATUS_l_ERROR_ADDRESS                                         = 12;
MAP_DOMAIN_STATUS_h_ERROR_ADDRESS                                         = 29;
MAP_DOMAIN_STATUS_l__RSVD0_                                               = 4;
MAP_DOMAIN_STATUS_h__RSVD0_                                               = 11;
MAP_DOMAIN_STATUS_b_GLOBAL_INIT_DONE                                      = 3;
MAP_DOMAIN_STATUS_b_INIT_DONE                                             = 2;
MAP_DOMAIN_STATUS_b_ECC_CORRECTABLE                                       = 1;
MAP_DOMAIN_STATUS_b_ECC_UNCORRECTABLE                                     = 0;

MAP_DOMAIN_CONFIG_WIDTH                                                   = 1;
MAP_DOMAIN_CONFIG_ENTRIES                                                 = 8;
def MAP_DOMAIN_CONFIG(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000680 + FCMN_SHELL_CTL_BASE);
def MAP_DOMAIN_CONFIG_GET_DEFAULT() :
	return "0x20311";

MAP_DOMAIN_CONFIG_l_GEN_ECC_INST_NUM                                      = 25;
MAP_DOMAIN_CONFIG_h_GEN_ECC_INST_NUM                                      = 31;
MAP_DOMAIN_CONFIG_l__RSVD3_                                               = 20;
MAP_DOMAIN_CONFIG_h__RSVD3_                                               = 24;
MAP_DOMAIN_CONFIG_l_READ_MARGIN                                           = 16;
MAP_DOMAIN_CONFIG_h_READ_MARGIN                                           = 19;
MAP_DOMAIN_CONFIG_l__RSVD2_                                               = 13;
MAP_DOMAIN_CONFIG_h__RSVD2_                                               = 15;
MAP_DOMAIN_CONFIG_b_READ_MARGIN_ENABLE                                    = 12;
MAP_DOMAIN_CONFIG_b_TCAM_UPDATE_DIS                                       = 11;
MAP_DOMAIN_CONFIG_b_TCAM_CHECK_ERR_DIS                                    = 10;
MAP_DOMAIN_CONFIG_b_U_ECC_COUNT_ENABLE                                    = 9;
MAP_DOMAIN_CONFIG_b_C_ECC_COUNT_ENABLE                                    = 8;
MAP_DOMAIN_CONFIG_l__RSVD0_                                               = 6;
MAP_DOMAIN_CONFIG_h__RSVD0_                                               = 7;
MAP_DOMAIN_CONFIG_b_MASK_INT                                              = 5;
MAP_DOMAIN_CONFIG_b_LS_BYPASS                                             = 4;
MAP_DOMAIN_CONFIG_b_LS_FORCE                                              = 3;
MAP_DOMAIN_CONFIG_b_INVERT_2                                              = 2;
MAP_DOMAIN_CONFIG_b_INVERT_1                                              = 1;
MAP_DOMAIN_CONFIG_b_ECC_ENABLE                                            = 0;

MAP_DSCP_TC_STATUS_WIDTH                                                  = 1;
MAP_DSCP_TC_STATUS_ENTRIES                                                = 2;
def MAP_DSCP_TC_STATUS(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x00006C0 + FCMN_SHELL_CTL_BASE);
def MAP_DSCP_TC_STATUS_GET_DEFAULT() :
	return "0x0";

MAP_DSCP_TC_STATUS_l__RSVD1_                                              = 30;
MAP_DSCP_TC_STATUS_h__RSVD1_                                              = 31;
MAP_DSCP_TC_STATUS_l_ERROR_ADDRESS                                        = 12;
MAP_DSCP_TC_STATUS_h_ERROR_ADDRESS                                        = 29;
MAP_DSCP_TC_STATUS_l__RSVD0_                                              = 4;
MAP_DSCP_TC_STATUS_h__RSVD0_                                              = 11;
MAP_DSCP_TC_STATUS_b_GLOBAL_INIT_DONE                                     = 3;
MAP_DSCP_TC_STATUS_b_INIT_DONE                                            = 2;
MAP_DSCP_TC_STATUS_b_ECC_CORRECTABLE                                      = 1;
MAP_DSCP_TC_STATUS_b_ECC_UNCORRECTABLE                                    = 0;

MAP_DSCP_TC_CONFIG_WIDTH                                                  = 1;
MAP_DSCP_TC_CONFIG_ENTRIES                                                = 2;
def MAP_DSCP_TC_CONFIG(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x00006D0 + FCMN_SHELL_CTL_BASE);
def MAP_DSCP_TC_CONFIG_GET_DEFAULT() :
	return "0x20311";

MAP_DSCP_TC_CONFIG_l_GEN_ECC_INST_NUM                                     = 25;
MAP_DSCP_TC_CONFIG_h_GEN_ECC_INST_NUM                                     = 31;
MAP_DSCP_TC_CONFIG_l__RSVD3_                                              = 20;
MAP_DSCP_TC_CONFIG_h__RSVD3_                                              = 24;
MAP_DSCP_TC_CONFIG_l_READ_MARGIN                                          = 16;
MAP_DSCP_TC_CONFIG_h_READ_MARGIN                                          = 19;
MAP_DSCP_TC_CONFIG_l__RSVD2_                                              = 13;
MAP_DSCP_TC_CONFIG_h__RSVD2_                                              = 15;
MAP_DSCP_TC_CONFIG_b_READ_MARGIN_ENABLE                                   = 12;
MAP_DSCP_TC_CONFIG_l__RSVD1_                                              = 10;
MAP_DSCP_TC_CONFIG_h__RSVD1_                                              = 11;
MAP_DSCP_TC_CONFIG_b_U_ECC_COUNT_ENABLE                                   = 9;
MAP_DSCP_TC_CONFIG_b_C_ECC_COUNT_ENABLE                                   = 8;
MAP_DSCP_TC_CONFIG_l__RSVD0_                                              = 6;
MAP_DSCP_TC_CONFIG_h__RSVD0_                                              = 7;
MAP_DSCP_TC_CONFIG_b_MASK_INT                                             = 5;
MAP_DSCP_TC_CONFIG_b_LS_BYPASS                                            = 4;
MAP_DSCP_TC_CONFIG_b_LS_FORCE                                             = 3;
MAP_DSCP_TC_CONFIG_b_INVERT_2                                             = 2;
MAP_DSCP_TC_CONFIG_b_INVERT_1                                             = 1;
MAP_DSCP_TC_CONFIG_b_ECC_ENABLE                                           = 0;

################ FFU_MISC_MAP_BASE ################
FFU_MISC_MAP_BASE                                               = 0x37E3000;
FFU_MISC_MAP_SIZE                                               = 0x0000800;

FFU_IP_WIDTH                                                              = 1;
def FFU_IP(qword) :
	return ((qword * 8) + 0x0000000 + FFU_MISC_MAP_BASE);
def FFU_IP_GET_DEFAULT() :
	return "0x0";

FFU_IP_l_HASH_ENTRY_RAM_C_ERR                                             = 12;
FFU_IP_h_HASH_ENTRY_RAM_C_ERR                                             = 15;
FFU_IP_l_HASH_ENTRY_RAM_U_ERR                                             = 8;
FFU_IP_h_HASH_ENTRY_RAM_U_ERR                                             = 11;
FFU_IP_l_FGHASH_ERR                                                       = 5;
FFU_IP_h_FGHASH_ERR                                                       = 7;
FFU_IP_l_FGRP_ERR                                                         = 2;
FFU_IP_h_FGRP_ERR                                                         = 4;
FFU_IP_b_TCAM_SWEEP_ERR                                                   = 1;
FFU_IP_b_FCMN_SHELL_CTRL_ERR                                              = 0;

FFU_IM_WIDTH                                                              = 1;
def FFU_IM(qword) :
	return ((qword * 8) + 0x0000008 + FFU_MISC_MAP_BASE);
def FFU_IM_GET_DEFAULT() :
	return "0x0";

FFU_IM_l_HASH_ENTRY_RAM_C_ERR                                             = 12;
FFU_IM_h_HASH_ENTRY_RAM_C_ERR                                             = 15;
FFU_IM_l_HASH_ENTRY_RAM_U_ERR                                             = 8;
FFU_IM_h_HASH_ENTRY_RAM_U_ERR                                             = 11;
FFU_IM_l_FGHASH_ERR                                                       = 5;
FFU_IM_h_FGHASH_ERR                                                       = 7;
FFU_IM_l_FGRP_ERR                                                         = 2;
FFU_IM_h_FGRP_ERR                                                         = 4;
FFU_IM_b_TCAM_SWEEP_ERR                                                   = 1;
FFU_IM_b_FCMN_SHELL_CTRL_ERR                                              = 0;

################ FFU_SWEEPER_BASE ################
FFU_SWEEPER_BASE                                                = 0x37E8000;
FFU_SWEEPER_SIZE                                                = 0x0020000;

FFU_SWEEP_CTL_WIDTH                                                       = 1;
def FFU_SWEEP_CTL(qword) :
	return ((qword * 8) + 0x0000000 + FFU_SWEEPER_BASE);
def FFU_SWEEP_CTL_GET_DEFAULT() :
	return "0x0";

FFU_SWEEP_CTL_b_SWEEPER_ENABLE                                            = 4;
FFU_SWEEP_CTL_l_SWEEPER_SPEED                                             = 0;
FFU_SWEEP_CTL_h_SWEEPER_SPEED                                             = 3;

FFU_SWEEP_PTR_WIDTH                                                       = 1;
def FFU_SWEEP_PTR(qword) :
	return ((qword * 8) + 0x0000008 + FFU_SWEEPER_BASE);
def FFU_SWEEP_PTR_GET_DEFAULT() :
	return "0x0";

FFU_SWEEP_PTR_b_INV                                                       = 16;
FFU_SWEEP_PTR_l_INDEX                                                     = 0;
FFU_SWEEP_PTR_h_INDEX                                                     = 15;

FFU_SWEEP_ERR_WIDTH                                                       = 1;
def FFU_SWEEP_ERR(qword) :
	return ((qword * 8) + 0x0000010 + FFU_SWEEPER_BASE);
def FFU_SWEEP_ERR_GET_DEFAULT() :
	return "0x0";

FFU_SWEEP_ERR_b_ERR                                                       = 17;
FFU_SWEEP_ERR_b_INV                                                       = 16;
FFU_SWEEP_ERR_l_INDEX                                                     = 0;
FFU_SWEEP_ERR_h_INDEX                                                     = 15;

################ L2LOOKUP_BASE ################
L2LOOKUP_BASE                                                   = 0x3800000;
L2LOOKUP_SIZE                                                   = 0x0200000;

MA_TABLE_WIDTH                                                            = 2;
MA_TABLE_ENTRIES_0                                                        = 8192;
MA_TABLE_ENTRIES_1                                                        = 6;
def MA_TABLE(index1, index0, qword) :
	return ((0x0020000 * index1) + (0x0000010 * index0) + (qword * 8) +  0x0000000 + L2LOOKUP_BASE);
def MA_TABLE_GET_DEFAULT() :
	return "0x0";

MA_TABLE_l__RSVD5_                                                        = 125;
MA_TABLE_h__RSVD5_                                                        = 127;
MA_TABLE_l_OLD_PORT                                                       = 120;
MA_TABLE_h_OLD_PORT                                                       = 124;
MA_TABLE_l_NEW_PORT                                                       = 115;
MA_TABLE_h_NEW_PORT                                                       = 119;
MA_TABLE_l_ENTRY_TYPE                                                     = 112;
MA_TABLE_h_ENTRY_TYPE                                                     = 114;
MA_TABLE_l__RSVD3_                                                        = 110;
MA_TABLE_h__RSVD3_                                                        = 111;
MA_TABLE_l_TRIG_ID                                                        = 104;
MA_TABLE_h_TRIG_ID                                                        = 109;
MA_TABLE_l_S_GLORT                                                        = 88;
MA_TABLE_h_S_GLORT                                                        = 103;
MA_TABLE_l_D_GLORT                                                        = 72;
MA_TABLE_h_D_GLORT                                                        = 87;
MA_TABLE_l__RSVD2_                                                        = 70;
MA_TABLE_h__RSVD2_                                                        = 71;
MA_TABLE_b__RSVD1_                                                        = 69;
MA_TABLE_l_L2_DOMAIN                                                      = 60;
MA_TABLE_h_L2_DOMAIN                                                      = 68;
MA_TABLE_l_VID                                                            = 48;
MA_TABLE_h_VID                                                            = 59;
MA_TABLE_l_MAC_ADDRESS                                                    = 0;
MA_TABLE_h_MAC_ADDRESS                                                    = 47;

MA_AGING_TABLE_WIDTH                                                      = 1;
MA_AGING_TABLE_ENTRIES                                                    = 41984;
def MA_AGING_TABLE(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0100000 + L2LOOKUP_BASE);
def MA_AGING_TABLE_GET_DEFAULT() :
	return "0xF80";

MA_AGING_TABLE_l_PORT                                                     = 13;
MA_AGING_TABLE_h_PORT                                                     = 17;
MA_AGING_TABLE_b_AGING_ENABLE                                             = 12;
MA_AGING_TABLE_l_EXPONENT                                                 = 7;
MA_AGING_TABLE_h_EXPONENT                                                 = 11;
MA_AGING_TABLE_l_MANTISSA                                                 = 0;
MA_AGING_TABLE_h_MANTISSA                                                 = 6;

MA_DIRTY_TABLE_WIDTH                                                      = 1;
MA_DIRTY_TABLE_ENTRIES                                                    = 656;
def MA_DIRTY_TABLE(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0180000 + L2LOOKUP_BASE);
def MA_DIRTY_TABLE_GET_DEFAULT() :
	return "0x0";

MA_DIRTY_TABLE_l_DIRTY                                                    = 0;
MA_DIRTY_TABLE_h_DIRTY                                                    = 63;

MA_TABLE_INDIRECT_READ_WIDTH                                              = 2;
MA_TABLE_INDIRECT_READ_ENTRIES                                            = 32;
def MA_TABLE_INDIRECT_READ(index, qword) :
	return ((0x0000010 * index) + (qword * 8) + 0x0182000 + L2LOOKUP_BASE);
def MA_TABLE_INDIRECT_READ_GET_DEFAULT() :
	return "0x0";

MA_TABLE_INDIRECT_READ_l__RSVD4_                                          = 120;
MA_TABLE_INDIRECT_READ_h__RSVD4_                                          = 127;
MA_TABLE_INDIRECT_READ_l_NEW_PORT                                         = 115;
MA_TABLE_INDIRECT_READ_h_NEW_PORT                                         = 119;
MA_TABLE_INDIRECT_READ_l_ENTRY_TYPE                                       = 112;
MA_TABLE_INDIRECT_READ_h_ENTRY_TYPE                                       = 114;
MA_TABLE_INDIRECT_READ_b__RSVD3_                                          = 111;
MA_TABLE_INDIRECT_READ_b_DIRTY                                            = 110;
MA_TABLE_INDIRECT_READ_l_TRIG_ID                                          = 104;
MA_TABLE_INDIRECT_READ_h_TRIG_ID                                          = 109;
MA_TABLE_INDIRECT_READ_l_S_GLORT                                          = 88;
MA_TABLE_INDIRECT_READ_h_S_GLORT                                          = 103;
MA_TABLE_INDIRECT_READ_l_BANK                                             = 85;
MA_TABLE_INDIRECT_READ_h_BANK                                             = 87;
MA_TABLE_INDIRECT_READ_l_INDEX                                            = 72;
MA_TABLE_INDIRECT_READ_h_INDEX                                            = 84;
MA_TABLE_INDIRECT_READ_l__RSVD2_                                          = 70;
MA_TABLE_INDIRECT_READ_h__RSVD2_                                          = 71;
MA_TABLE_INDIRECT_READ_b__RSVD1_                                          = 69;
MA_TABLE_INDIRECT_READ_l_L2_DOMAIN                                        = 60;
MA_TABLE_INDIRECT_READ_h_L2_DOMAIN                                        = 68;
MA_TABLE_INDIRECT_READ_l_VID                                              = 48;
MA_TABLE_INDIRECT_READ_h_VID                                              = 59;
MA_TABLE_INDIRECT_READ_l_MAC_ADDRESS                                      = 0;
MA_TABLE_INDIRECT_READ_h_MAC_ADDRESS                                      = 47;

MA_TABLE_INDIRECT_WRITE_WIDTH                                             = 2;
MA_TABLE_INDIRECT_WRITE_ENTRIES                                           = 32;
def MA_TABLE_INDIRECT_WRITE(index, qword) :
	return ((0x0000010 * index) + (qword * 8) + 0x0184000 + L2LOOKUP_BASE);
def MA_TABLE_INDIRECT_WRITE_GET_DEFAULT() :
	return "0x0";

MA_TABLE_INDIRECT_WRITE_l__RSVD5_                                         = 120;
MA_TABLE_INDIRECT_WRITE_h__RSVD5_                                         = 127;
MA_TABLE_INDIRECT_WRITE_l_PORT                                            = 115;
MA_TABLE_INDIRECT_WRITE_h_PORT                                            = 119;
MA_TABLE_INDIRECT_WRITE_l_ENTRY_TYPE                                      = 112;
MA_TABLE_INDIRECT_WRITE_h_ENTRY_TYPE                                      = 114;
MA_TABLE_INDIRECT_WRITE_l__RSVD4_                                         = 110;
MA_TABLE_INDIRECT_WRITE_h__RSVD4_                                         = 111;
MA_TABLE_INDIRECT_WRITE_l_TRIG_ID                                         = 104;
MA_TABLE_INDIRECT_WRITE_h_TRIG_ID                                         = 109;
MA_TABLE_INDIRECT_WRITE_l_S_GLORT                                         = 88;
MA_TABLE_INDIRECT_WRITE_h_S_GLORT                                         = 103;
MA_TABLE_INDIRECT_WRITE_l__RSVD3_                                         = 72;
MA_TABLE_INDIRECT_WRITE_h__RSVD3_                                         = 87;
MA_TABLE_INDIRECT_WRITE_l__RSVD2_                                         = 70;
MA_TABLE_INDIRECT_WRITE_h__RSVD2_                                         = 71;
MA_TABLE_INDIRECT_WRITE_b__RSVD1_                                         = 69;
MA_TABLE_INDIRECT_WRITE_l_L2_DOMAIN                                       = 60;
MA_TABLE_INDIRECT_WRITE_h_L2_DOMAIN                                       = 68;
MA_TABLE_INDIRECT_WRITE_l_VID                                             = 48;
MA_TABLE_INDIRECT_WRITE_h_VID                                             = 59;
MA_TABLE_INDIRECT_WRITE_l_MAC_ADDRESS                                     = 0;
MA_TABLE_INDIRECT_WRITE_h_MAC_ADDRESS                                     = 47;

MA_ENTRY_LIFE_CFG_WIDTH                                                   = 1;
MA_ENTRY_LIFE_CFG_ENTRIES                                                 = 24;
def MA_ENTRY_LIFE_CFG(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0186000 + L2LOOKUP_BASE);
def MA_ENTRY_LIFE_CFG_GET_DEFAULT() :
	return "0x0";

MA_ENTRY_LIFE_CFG_l_EXPONENT                                              = 7;
MA_ENTRY_LIFE_CFG_h_EXPONENT                                              = 11;
MA_ENTRY_LIFE_CFG_l_DELTA                                                 = 0;
MA_ENTRY_LIFE_CFG_h_DELTA                                                 = 6;

MA_TABLE_ENTRY_COUNT_WIDTH                                                = 1;
MA_TABLE_ENTRY_COUNT_ENTRIES                                              = 24;
def MA_TABLE_ENTRY_COUNT(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0186100 + L2LOOKUP_BASE);
def MA_TABLE_ENTRY_COUNT_GET_DEFAULT() :
	return "0x0";

MA_TABLE_ENTRY_COUNT_l_COUNT                                              = 0;
MA_TABLE_ENTRY_COUNT_h_COUNT                                              = 15;

MA_TABLE_SECURITY_CFG_WIDTH                                               = 1;
MA_TABLE_SECURITY_CFG_ENTRIES                                             = 24;
def MA_TABLE_SECURITY_CFG(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0186200 + L2LOOKUP_BASE);
def MA_TABLE_SECURITY_CFG_GET_DEFAULT() :
	return "0x0";

MA_TABLE_SECURITY_CFG_b_SECURE                                            = 16;
MA_TABLE_SECURITY_CFG_l_ENTRY_LIMIT                                       = 0;
MA_TABLE_SECURITY_CFG_h_ENTRY_LIMIT                                       = 15;

FWD_CANONICAL_GLORT_CAM_WIDTH                                             = 1;
FWD_CANONICAL_GLORT_CAM_ENTRIES                                           = 16;
def FWD_CANONICAL_GLORT_CAM(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0186300 + L2LOOKUP_BASE);
def FWD_CANONICAL_GLORT_CAM_GET_DEFAULT() :
	return "0x0";

FWD_CANONICAL_GLORT_CAM_l_PORT_FIELD_SIZE                                 = 20;
FWD_CANONICAL_GLORT_CAM_h_PORT_FIELD_SIZE                                 = 22;
FWD_CANONICAL_GLORT_CAM_l_MASK_SIZE                                       = 16;
FWD_CANONICAL_GLORT_CAM_h_MASK_SIZE                                       = 19;
FWD_CANONICAL_GLORT_CAM_l_LAG_GLORT                                       = 0;
FWD_CANONICAL_GLORT_CAM_h_LAG_GLORT                                       = 15;

MA_TABLE_AGING_CFG_WIDTH                                                  = 1;
def MA_TABLE_AGING_CFG(qword) :
	return ((qword * 8) + 0x0186400 + L2LOOKUP_BASE);
def MA_TABLE_AGING_CFG_GET_DEFAULT() :
	return "0xFFFFFFFFFFFF";

MA_TABLE_AGING_CFG_l_SWEEP_IDLE_WAIT_CYCLES                               = 32;
MA_TABLE_AGING_CFG_h_SWEEP_IDLE_WAIT_CYCLES                               = 63;
MA_TABLE_AGING_CFG_l_CYCLES_PER_TICK                                      = 0;
MA_TABLE_AGING_CFG_h_CYCLES_PER_TICK                                      = 31;

MA_TABLE_DIRTY_COUNT_WIDTH                                                = 1;
def MA_TABLE_DIRTY_COUNT(qword) :
	return ((qword * 8) + 0x0186408 + L2LOOKUP_BASE);
def MA_TABLE_DIRTY_COUNT_GET_DEFAULT() :
	return "0x0";

MA_TABLE_DIRTY_COUNT_l_COUNT                                              = 0;
MA_TABLE_DIRTY_COUNT_h_COUNT                                              = 15;

ENTRY_COUNT_IP_WIDTH                                                      = 1;
def ENTRY_COUNT_IP(qword) :
	return ((qword * 8) + 0x0186410 + L2LOOKUP_BASE);
def ENTRY_COUNT_IP_GET_DEFAULT() :
	return "0x0";

ENTRY_COUNT_IP_l_PENDING                                                  = 0;
ENTRY_COUNT_IP_h_PENDING                                                  = 23;

ENTRY_COUNT_IM_WIDTH                                                      = 1;
def ENTRY_COUNT_IM(qword) :
	return ((qword * 8) + 0x0186418 + L2LOOKUP_BASE);
def ENTRY_COUNT_IM_GET_DEFAULT() :
	return "0xFFFFFF";

ENTRY_COUNT_IM_l_MASK                                                     = 0;
ENTRY_COUNT_IM_h_MASK                                                     = 23;

MA_TABLE_FULL_WIDTH                                                       = 1;
def MA_TABLE_FULL(qword) :
	return ((qword * 8) + 0x0186420 + L2LOOKUP_BASE);
def MA_TABLE_FULL_GET_DEFAULT() :
	return "0x0";

MA_TABLE_FULL_l_COUNT                                                     = 0;
MA_TABLE_FULL_h_COUNT                                                     = 31;

MA_TCAM_DIRECT_READ_CTL_WIDTH                                             = 1;
def MA_TCAM_DIRECT_READ_CTL(qword) :
	return ((qword * 8) + 0x0186428 + L2LOOKUP_BASE);
def MA_TCAM_DIRECT_READ_CTL_GET_DEFAULT() :
	return "0x0";

MA_TCAM_DIRECT_READ_CTL_l_SEL                                             = 0;
MA_TCAM_DIRECT_READ_CTL_h_SEL                                             = 1;

MA_SWEEP_CTL_WIDTH                                                        = 1;
def MA_SWEEP_CTL(qword) :
	return ((qword * 8) + 0x0186430 + L2LOOKUP_BASE);
def MA_SWEEP_CTL_GET_DEFAULT() :
	return "0xF";

MA_SWEEP_CTL_b_ENABLE                                                     = 4;
MA_SWEEP_CTL_l_SPEED                                                      = 0;
MA_SWEEP_CTL_h_SPEED                                                      = 3;

MA_SWEEP_PTR_WIDTH                                                        = 1;
def MA_SWEEP_PTR(qword) :
	return ((qword * 8) + 0x0186438 + L2LOOKUP_BASE);
def MA_SWEEP_PTR_GET_DEFAULT() :
	return "0x0";

MA_SWEEP_PTR_l_INDEX                                                      = 1;
MA_SWEEP_PTR_h_INDEX                                                      = 10;
MA_SWEEP_PTR_b_INV                                                        = 0;

MA_SWEEP_ERR_WIDTH                                                        = 1;
def MA_SWEEP_ERR(qword) :
	return ((qword * 8) + 0x0186440 + L2LOOKUP_BASE);
def MA_SWEEP_ERR_GET_DEFAULT() :
	return "0x0";

MA_SWEEP_ERR_l_INDEX                                                      = 1;
MA_SWEEP_ERR_h_INDEX                                                      = 10;
MA_SWEEP_ERR_b_INV                                                        = 0;

MA_TCAM_ERR_IP_WIDTH                                                      = 1;
def MA_TCAM_ERR_IP(qword) :
	return ((qword * 8) + 0x0186448 + L2LOOKUP_BASE);
def MA_TCAM_ERR_IP_GET_DEFAULT() :
	return "0x0";

MA_TCAM_ERR_IP_b_PENDING                                                  = 0;

MA_TCAM_ERR_IM_WIDTH                                                      = 1;
def MA_TCAM_ERR_IM(qword) :
	return ((qword * 8) + 0x0186450 + L2LOOKUP_BASE);
def MA_TCAM_ERR_IM_GET_DEFAULT() :
	return "0x1";

MA_TCAM_ERR_IM_b_MASK                                                     = 0;

MA_TCAM_LEARNING_WIDTH                                                    = 1;
def MA_TCAM_LEARNING(qword) :
	return ((qword * 8) + 0x0186458 + L2LOOKUP_BASE);
def MA_TCAM_LEARNING_GET_DEFAULT() :
	return "0x0";

MA_TCAM_LEARNING_b_DISABLED                                               = 0;

MA_TABLE_INVALID_WRITE_COUNT_WIDTH                                        = 1;
def MA_TABLE_INVALID_WRITE_COUNT(qword) :
	return ((qword * 8) + 0x0186460 + L2LOOKUP_BASE);
def MA_TABLE_INVALID_WRITE_COUNT_GET_DEFAULT() :
	return "0x0";

MA_TABLE_INVALID_WRITE_COUNT_l_INVALID_INDIRECT_WRITES                    = 32;
MA_TABLE_INVALID_WRITE_COUNT_h_INVALID_INDIRECT_WRITES                    = 63;
MA_TABLE_INVALID_WRITE_COUNT_l_INVALID_DIRECT_WRITES                      = 0;
MA_TABLE_INVALID_WRITE_COUNT_h_INVALID_DIRECT_WRITES                      = 31;

################ MST_GLORT_BASE ################
MST_GLORT_BASE                                                  = 0x3A00000;
MST_GLORT_SIZE                                                  = 0x0010000;

INGRESS_MST_TABLE_WIDTH                                                   = 1;
INGRESS_MST_TABLE_ENTRIES                                                 = 4096;
def INGRESS_MST_TABLE(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000000 + MST_GLORT_BASE);
def INGRESS_MST_TABLE_GET_DEFAULT() :
	return "0x0";

INGRESS_MST_TABLE_l_STP_STATE_23                                          = 46;
INGRESS_MST_TABLE_h_STP_STATE_23                                          = 47;
INGRESS_MST_TABLE_l_STP_STATE_22                                          = 44;
INGRESS_MST_TABLE_h_STP_STATE_22                                          = 45;
INGRESS_MST_TABLE_l_STP_STATE_21                                          = 42;
INGRESS_MST_TABLE_h_STP_STATE_21                                          = 43;
INGRESS_MST_TABLE_l_STP_STATE_20                                          = 40;
INGRESS_MST_TABLE_h_STP_STATE_20                                          = 41;
INGRESS_MST_TABLE_l_STP_STATE_19                                          = 38;
INGRESS_MST_TABLE_h_STP_STATE_19                                          = 39;
INGRESS_MST_TABLE_l_STP_STATE_18                                          = 36;
INGRESS_MST_TABLE_h_STP_STATE_18                                          = 37;
INGRESS_MST_TABLE_l_STP_STATE_17                                          = 34;
INGRESS_MST_TABLE_h_STP_STATE_17                                          = 35;
INGRESS_MST_TABLE_l_STP_STATE_16                                          = 32;
INGRESS_MST_TABLE_h_STP_STATE_16                                          = 33;
INGRESS_MST_TABLE_l_STP_STATE_15                                          = 30;
INGRESS_MST_TABLE_h_STP_STATE_15                                          = 31;
INGRESS_MST_TABLE_l_STP_STATE_14                                          = 28;
INGRESS_MST_TABLE_h_STP_STATE_14                                          = 29;
INGRESS_MST_TABLE_l_STP_STATE_13                                          = 26;
INGRESS_MST_TABLE_h_STP_STATE_13                                          = 27;
INGRESS_MST_TABLE_l_STP_STATE_12                                          = 24;
INGRESS_MST_TABLE_h_STP_STATE_12                                          = 25;
INGRESS_MST_TABLE_l_STP_STATE_11                                          = 22;
INGRESS_MST_TABLE_h_STP_STATE_11                                          = 23;
INGRESS_MST_TABLE_l_STP_STATE_10                                          = 20;
INGRESS_MST_TABLE_h_STP_STATE_10                                          = 21;
INGRESS_MST_TABLE_l_STP_STATE_9                                           = 18;
INGRESS_MST_TABLE_h_STP_STATE_9                                           = 19;
INGRESS_MST_TABLE_l_STP_STATE_8                                           = 16;
INGRESS_MST_TABLE_h_STP_STATE_8                                           = 17;
INGRESS_MST_TABLE_l_STP_STATE_7                                           = 14;
INGRESS_MST_TABLE_h_STP_STATE_7                                           = 15;
INGRESS_MST_TABLE_l_STP_STATE_6                                           = 12;
INGRESS_MST_TABLE_h_STP_STATE_6                                           = 13;
INGRESS_MST_TABLE_l_STP_STATE_5                                           = 10;
INGRESS_MST_TABLE_h_STP_STATE_5                                           = 11;
INGRESS_MST_TABLE_l_STP_STATE_4                                           = 8;
INGRESS_MST_TABLE_h_STP_STATE_4                                           = 9;
INGRESS_MST_TABLE_l_STP_STATE_3                                           = 6;
INGRESS_MST_TABLE_h_STP_STATE_3                                           = 7;
INGRESS_MST_TABLE_l_STP_STATE_2                                           = 4;
INGRESS_MST_TABLE_h_STP_STATE_2                                           = 5;
INGRESS_MST_TABLE_l_STP_STATE_1                                           = 2;
INGRESS_MST_TABLE_h_STP_STATE_1                                           = 3;
INGRESS_MST_TABLE_l_STP_STATE_0                                           = 0;
INGRESS_MST_TABLE_h_STP_STATE_0                                           = 1;

EGRESS_MST_TABLE_WIDTH                                                    = 1;
EGRESS_MST_TABLE_ENTRIES                                                  = 4096;
def EGRESS_MST_TABLE(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0008000 + MST_GLORT_BASE);
def EGRESS_MST_TABLE_GET_DEFAULT() :
	return "0x0";

EGRESS_MST_TABLE_l_FORWARDING                                             = 0;
EGRESS_MST_TABLE_h_FORWARDING                                             = 23;

GLORT_DEST_TABLE_WIDTH                                                    = 1;
GLORT_DEST_TABLE_ENTRIES                                                  = 4096;
def GLORT_DEST_TABLE(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0010000 + MST_GLORT_BASE);
def GLORT_DEST_TABLE_GET_DEFAULT() :
	return "0x0";

GLORT_DEST_TABLE_l_IP_MULTICAST_INDEX                                     = 24;
GLORT_DEST_TABLE_h_IP_MULTICAST_INDEX                                     = 35;
GLORT_DEST_TABLE_l_DEST_MASK                                              = 0;
GLORT_DEST_TABLE_h_DEST_MASK                                              = 23;

GLORT_RAM_WIDTH                                                           = 1;
GLORT_RAM_ENTRIES                                                         = 64;
def GLORT_RAM(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0018000 + MST_GLORT_BASE);
def GLORT_RAM_GET_DEFAULT() :
	return "0x0";

GLORT_RAM_b_SKIP_DGLORT_DEC                                               = 35;
GLORT_RAM_b_HASH_ROTATION                                                 = 34;
GLORT_RAM_l_DEST_COUNT                                                    = 30;
GLORT_RAM_h_DEST_COUNT                                                    = 33;
GLORT_RAM_l_RANGE_SUB_INDEX_B                                             = 22;
GLORT_RAM_h_RANGE_SUB_INDEX_B                                             = 29;
GLORT_RAM_l_RANGE_SUB_INDEX_A                                             = 14;
GLORT_RAM_h_RANGE_SUB_INDEX_A                                             = 21;
GLORT_RAM_l_DEST_INDEX                                                    = 2;
GLORT_RAM_h_DEST_INDEX                                                    = 13;
GLORT_RAM_l_STRICT                                                        = 0;
GLORT_RAM_h_STRICT                                                        = 1;

GLORT_CAM_WIDTH                                                           = 1;
GLORT_CAM_ENTRIES                                                         = 64;
def GLORT_CAM(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0018400 + MST_GLORT_BASE);
def GLORT_CAM_GET_DEFAULT() :
	return "0xFFFFFFFF";

GLORT_CAM_l_KEY_INVERT                                                    = 16;
GLORT_CAM_h_KEY_INVERT                                                    = 31;
GLORT_CAM_l_KEY                                                           = 0;
GLORT_CAM_h_KEY                                                           = 15;

################ CM_APPLY_BASE ################
CM_APPLY_BASE                                                   = 0x3A20000;
CM_APPLY_SIZE                                                   = 0x0010000;

CM_APPLY_TX_SOFTDROP_CFG_WIDTH                                            = 1;
CM_APPLY_TX_SOFTDROP_CFG_ENTRIES_0                                        = 8;
CM_APPLY_TX_SOFTDROP_CFG_ENTRIES_1                                        = 24;
def CM_APPLY_TX_SOFTDROP_CFG(index1, index0, qword) :
	return ((0x0000040 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0000000 + CM_APPLY_BASE);
def CM_APPLY_TX_SOFTDROP_CFG_GET_DEFAULT() :
	return "0x0";

CM_APPLY_TX_SOFTDROP_CFG_b_SOFT_DROP_ON_PRIVATE                           = 1;
CM_APPLY_TX_SOFTDROP_CFG_b_SOFT_DROP_ON_SMP_FREE                          = 0;

CM_APPLY_TX_TC_STATE_WIDTH                                                = 1;
CM_APPLY_TX_TC_STATE_ENTRIES_0                                            = 8;
CM_APPLY_TX_TC_STATE_ENTRIES_1                                            = 24;
def CM_APPLY_TX_TC_STATE(index1, index0, qword) :
	return ((0x0000040 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0002000 + CM_APPLY_BASE);
def CM_APPLY_TX_TC_STATE_GET_DEFAULT() :
	return "0x0";

CM_APPLY_TX_TC_STATE_l_QUEUE_DEPTH                                        = 4;
CM_APPLY_TX_TC_STATE_h_QUEUE_DEPTH                                        = 18;
CM_APPLY_TX_TC_STATE_b_OVER_SMP_FREE2                                     = 3;
CM_APPLY_TX_TC_STATE_b_OVER_SMP_FREE                                      = 2;
CM_APPLY_TX_TC_STATE_b_TX_HOG                                             = 1;
CM_APPLY_TX_TC_STATE_b_TX_PRIVATE                                         = 0;

CM_APPLY_TX_TC_QCN_WM_THRESHOLD_WIDTH                                     = 1;
CM_APPLY_TX_TC_QCN_WM_THRESHOLD_ENTRIES_0                                 = 8;
CM_APPLY_TX_TC_QCN_WM_THRESHOLD_ENTRIES_1                                 = 24;
def CM_APPLY_TX_TC_QCN_WM_THRESHOLD(index1, index0, qword) :
	return ((0x0000040 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0002800 + CM_APPLY_BASE);
def CM_APPLY_TX_TC_QCN_WM_THRESHOLD_GET_DEFAULT() :
	return "0x0";

CM_APPLY_TX_TC_QCN_WM_THRESHOLD_l_WM_THRESHOLD                            = 0;
CM_APPLY_TX_TC_QCN_WM_THRESHOLD_h_WM_THRESHOLD                            = 14;

CM_APPLY_RX_SMP_STATE_WIDTH                                               = 1;
CM_APPLY_RX_SMP_STATE_ENTRIES_0                                           = 2;
CM_APPLY_RX_SMP_STATE_ENTRIES_1                                           = 24;
def CM_APPLY_RX_SMP_STATE(index1, index0, qword) :
	return ((0x0000010 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0003000 + CM_APPLY_BASE);
def CM_APPLY_RX_SMP_STATE_GET_DEFAULT() :
	return "0x0";

CM_APPLY_RX_SMP_STATE_b_RX_HOG                                            = 1;
CM_APPLY_RX_SMP_STATE_b_RX_PRIVATE                                        = 0;

CM_APPLY_MIRROR_PROFILE_TABLE_WIDTH                                       = 1;
CM_APPLY_MIRROR_PROFILE_TABLE_ENTRIES                                     = 64;
def CM_APPLY_MIRROR_PROFILE_TABLE(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0003200 + CM_APPLY_BASE);
def CM_APPLY_MIRROR_PROFILE_TABLE_GET_DEFAULT() :
	return "0x0";

CM_APPLY_MIRROR_PROFILE_TABLE_l_PORT                                      = 0;
CM_APPLY_MIRROR_PROFILE_TABLE_h_PORT                                      = 4;

CM_APPLY_DROP_COUNT_WIDTH                                                 = 1;
CM_APPLY_DROP_COUNT_ENTRIES                                               = 24;
def CM_APPLY_DROP_COUNT(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0003400 + CM_APPLY_BASE);
def CM_APPLY_DROP_COUNT_GET_DEFAULT() :
	return "0x0";

CM_APPLY_DROP_COUNT_l_FRAMES                                              = 0;
CM_APPLY_DROP_COUNT_h_FRAMES                                              = 47;

CM_APPLY_LOOPBACK_SUPPRESS_WIDTH                                          = 1;
CM_APPLY_LOOPBACK_SUPPRESS_ENTRIES                                        = 24;
def CM_APPLY_LOOPBACK_SUPPRESS(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0003500 + CM_APPLY_BASE);
def CM_APPLY_LOOPBACK_SUPPRESS_GET_DEFAULT() :
	return "0xFFFF";

CM_APPLY_LOOPBACK_SUPPRESS_l_GLORT_MASK                                   = 16;
CM_APPLY_LOOPBACK_SUPPRESS_h_GLORT_MASK                                   = 31;
CM_APPLY_LOOPBACK_SUPPRESS_l_GLORT                                        = 0;
CM_APPLY_LOOPBACK_SUPPRESS_h_GLORT                                        = 15;

CM_APPLY_SOFTDROP_CFG_WIDTH                                               = 1;
CM_APPLY_SOFTDROP_CFG_ENTRIES                                             = 8;
def CM_APPLY_SOFTDROP_CFG(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0003600 + CM_APPLY_BASE);
def CM_APPLY_SOFTDROP_CFG_GET_DEFAULT() :
	return "0x0";

CM_APPLY_SOFTDROP_CFG_l_JITTER_BITS                                       = 0;
CM_APPLY_SOFTDROP_CFG_h_JITTER_BITS                                       = 2;

CM_APPLY_SOFTDROP_STATE_WIDTH                                             = 1;
CM_APPLY_SOFTDROP_STATE_ENTRIES                                           = 8;
def CM_APPLY_SOFTDROP_STATE(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0003700 + CM_APPLY_BASE);
def CM_APPLY_SOFTDROP_STATE_GET_DEFAULT() :
	return "0x0";

CM_APPLY_SOFTDROP_STATE_b_OVER_LIMIT                                      = 8;
CM_APPLY_SOFTDROP_STATE_l_USAGE_OVER_LIMIT                                = 0;
CM_APPLY_SOFTDROP_STATE_h_USAGE_OVER_LIMIT                                = 7;

CM_APPLY_TRAP_GLORT_WIDTH                                                 = 1;
CM_APPLY_TRAP_GLORT_ENTRIES                                               = 16;
def CM_APPLY_TRAP_GLORT(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0003800 + CM_APPLY_BASE);
def CM_APPLY_TRAP_GLORT_GET_DEFAULT() :
	return "0x0";

CM_APPLY_TRAP_GLORT_l_TRAP_GLORT                                          = 0;
CM_APPLY_TRAP_GLORT_h_TRAP_GLORT                                          = 15;

CM_APPLY_TC_TO_SMP_WIDTH                                                  = 1;
def CM_APPLY_TC_TO_SMP(qword) :
	return ((qword * 8) + 0x0003900 + CM_APPLY_BASE);
def CM_APPLY_TC_TO_SMP_GET_DEFAULT() :
	return "0x0";

CM_APPLY_TC_TO_SMP_b_SMP_7                                                = 7;
CM_APPLY_TC_TO_SMP_b_SMP_6                                                = 6;
CM_APPLY_TC_TO_SMP_b_SMP_5                                                = 5;
CM_APPLY_TC_TO_SMP_b_SMP_4                                                = 4;
CM_APPLY_TC_TO_SMP_b_SMP_3                                                = 3;
CM_APPLY_TC_TO_SMP_b_SMP_2                                                = 2;
CM_APPLY_TC_TO_SMP_b_SMP_1                                                = 1;
CM_APPLY_TC_TO_SMP_b_SMP_0                                                = 0;

CM_APPLY_MCAST_EPOCH_WIDTH                                                = 1;
def CM_APPLY_MCAST_EPOCH(qword) :
	return ((qword * 8) + 0x0003908 + CM_APPLY_BASE);
def CM_APPLY_MCAST_EPOCH_GET_DEFAULT() :
	return "0x0";

CM_APPLY_MCAST_EPOCH_b_CURRENT                                            = 0;

CM_APPLY_STATE_WIDTH                                                      = 1;
def CM_APPLY_STATE(qword) :
	return ((qword * 8) + 0x0003910 + CM_APPLY_BASE);
def CM_APPLY_STATE_GET_DEFAULT() :
	return "0x0";

CM_APPLY_STATE_b_RXS_7                                                    = 8;
CM_APPLY_STATE_b_RXS_6                                                    = 7;
CM_APPLY_STATE_b_RXS_5                                                    = 6;
CM_APPLY_STATE_b_RXS_4                                                    = 5;
CM_APPLY_STATE_b_RXS_3                                                    = 4;
CM_APPLY_STATE_b_RXS_2                                                    = 3;
CM_APPLY_STATE_b_RXS_1                                                    = 2;
CM_APPLY_STATE_b_RXS_0                                                    = 1;
CM_APPLY_STATE_b_GLOBAL_EX                                                = 0;

CM_APPLY_CPU_TRAP_MASK_WIDTH                                              = 1;
def CM_APPLY_CPU_TRAP_MASK(qword) :
	return ((qword * 8) + 0x0003918 + CM_APPLY_BASE);
def CM_APPLY_CPU_TRAP_MASK_GET_DEFAULT() :
	return "0x1";

CM_APPLY_CPU_TRAP_MASK_l_DEST_MASK                                        = 0;
CM_APPLY_CPU_TRAP_MASK_h_DEST_MASK                                        = 23;

CM_APPLY_LOG_MIRROR_PROFILE_WIDTH                                         = 1;
def CM_APPLY_LOG_MIRROR_PROFILE(qword) :
	return ((qword * 8) + 0x0003920 + CM_APPLY_BASE);
def CM_APPLY_LOG_MIRROR_PROFILE_GET_DEFAULT() :
	return "0x0";

CM_APPLY_LOG_MIRROR_PROFILE_l_TRIGGER                                     = 30;
CM_APPLY_LOG_MIRROR_PROFILE_h_TRIGGER                                     = 35;
CM_APPLY_LOG_MIRROR_PROFILE_l_TTL                                         = 24;
CM_APPLY_LOG_MIRROR_PROFILE_h_TTL                                         = 29;
CM_APPLY_LOG_MIRROR_PROFILE_l_ICMP                                        = 18;
CM_APPLY_LOG_MIRROR_PROFILE_h_ICMP                                        = 23;
CM_APPLY_LOG_MIRROR_PROFILE_l_ARP_REDIRECT                                = 12;
CM_APPLY_LOG_MIRROR_PROFILE_h_ARP_REDIRECT                                = 17;
CM_APPLY_LOG_MIRROR_PROFILE_l_RESERVED_MAC                                = 6;
CM_APPLY_LOG_MIRROR_PROFILE_h_RESERVED_MAC                                = 11;
CM_APPLY_LOG_MIRROR_PROFILE_l_FFU                                         = 0;
CM_APPLY_LOG_MIRROR_PROFILE_h_FFU                                         = 5;

CM_APPLY_QCN_CFG_WIDTH                                                    = 1;
def CM_APPLY_QCN_CFG(qword) :
	return ((qword * 8) + 0x0003928 + CM_APPLY_BASE);
def CM_APPLY_QCN_CFG_GET_DEFAULT() :
	return "0x0";

CM_APPLY_QCN_CFG_b_QUEUE_DEPTH_MODE                                       = 9;
CM_APPLY_QCN_CFG_l_QUEUE_DEPTH_START_BIT                                  = 6;
CM_APPLY_QCN_CFG_h_QUEUE_DEPTH_START_BIT                                  = 8;
CM_APPLY_QCN_CFG_b_SELECT_COMP                                            = 5;
CM_APPLY_QCN_CFG_l_SAMPLE_RATE_EXP                                        = 0;
CM_APPLY_QCN_CFG_h_SAMPLE_RATE_EXP                                        = 4;

################ TRIG_APPLY_BASE ################
TRIG_APPLY_BASE                                                 = 0x3A30000;
TRIG_APPLY_SIZE                                                 = 0x0006000;

TRIGGER_CONDITION_CFG_WIDTH                                               = 1;
TRIGGER_CONDITION_CFG_ENTRIES                                             = 96;
def TRIGGER_CONDITION_CFG(index, qword) :
	return ((0x0000100 * index) + (qword * 8) + 0x0000000 + TRIG_APPLY_BASE);
def TRIGGER_CONDITION_CFG_GET_DEFAULT() :
	return "0x312AAAAAA";

TRIGGER_CONDITION_CFG_l_MATCH_TX                                          = 34;
TRIGGER_CONDITION_CFG_h_MATCH_TX                                          = 35;
TRIGGER_CONDITION_CFG_l_MATCH_RANDOM_THRESHOLD                            = 29;
TRIGGER_CONDITION_CFG_h_MATCH_RANDOM_THRESHOLD                            = 33;
TRIGGER_CONDITION_CFG_b_MATCH_RANDOM_IF_LESS                              = 28;
TRIGGER_CONDITION_CFG_b_MATCH_RANDOM_NUMBER                               = 27;
TRIGGER_CONDITION_CFG_b_MATCH_BY_PRECEDENCE                               = 26;
TRIGGER_CONDITION_CFG_l_MATCH_METADATA1                                   = 24;
TRIGGER_CONDITION_CFG_h_MATCH_METADATA1                                   = 25;
TRIGGER_CONDITION_CFG_l_MATCH_METADATA0                                   = 22;
TRIGGER_CONDITION_CFG_h_MATCH_METADATA0                                   = 23;
TRIGGER_CONDITION_CFG_l_MATCH_EGRESS_DOMAIN                               = 20;
TRIGGER_CONDITION_CFG_h_MATCH_EGRESS_DOMAIN                               = 21;
TRIGGER_CONDITION_CFG_l_MATCH_DEST_GLORT                                  = 18;
TRIGGER_CONDITION_CFG_h_MATCH_DEST_GLORT                                  = 19;
TRIGGER_CONDITION_CFG_l_MATCH_ETHER_TYPE                                  = 16;
TRIGGER_CONDITION_CFG_h_MATCH_ETHER_TYPE                                  = 17;
TRIGGER_CONDITION_CFG_l_MATCH_TC                                          = 14;
TRIGGER_CONDITION_CFG_h_MATCH_TC                                          = 15;
TRIGGER_CONDITION_CFG_l_MATCH_FFU                                         = 12;
TRIGGER_CONDITION_CFG_h_MATCH_FFU                                         = 13;
TRIGGER_CONDITION_CFG_l_MATCH_VLAN                                        = 10;
TRIGGER_CONDITION_CFG_h_MATCH_VLAN                                        = 11;
TRIGGER_CONDITION_CFG_l_MATCH_HIT_SADA                                    = 8;
TRIGGER_CONDITION_CFG_h_MATCH_HIT_SADA                                    = 9;
TRIGGER_CONDITION_CFG_l_MATCH_HIT_DA                                      = 6;
TRIGGER_CONDITION_CFG_h_MATCH_HIT_DA                                      = 7;
TRIGGER_CONDITION_CFG_l_MATCH_HIT_SA                                      = 4;
TRIGGER_CONDITION_CFG_h_MATCH_HIT_SA                                      = 5;
TRIGGER_CONDITION_CFG_l_MATCH_DA                                          = 2;
TRIGGER_CONDITION_CFG_h_MATCH_DA                                          = 3;
TRIGGER_CONDITION_CFG_l_MATCH_SA                                          = 0;
TRIGGER_CONDITION_CFG_h_MATCH_SA                                          = 1;

TRIGGER_CONDITION_PARAM_WIDTH                                             = 1;
TRIGGER_CONDITION_PARAM_ENTRIES                                           = 96;
def TRIGGER_CONDITION_PARAM(index, qword) :
	return ((0x0000100 * index) + (qword * 8) + 0x0000008 + TRIG_APPLY_BASE);
def TRIGGER_CONDITION_PARAM_GET_DEFAULT() :
	return "0xFE00000";

TRIGGER_CONDITION_PARAM_l_EGRESS_DOMAIN_MASK                              = 45;
TRIGGER_CONDITION_PARAM_h_EGRESS_DOMAIN_MASK                              = 59;
TRIGGER_CONDITION_PARAM_l_EGRESS_DOMAIN_VALUE                             = 30;
TRIGGER_CONDITION_PARAM_h_EGRESS_DOMAIN_VALUE                             = 44;
TRIGGER_CONDITION_PARAM_l_FTYPE_MASK                                      = 26;
TRIGGER_CONDITION_PARAM_h_FTYPE_MASK                                      = 29;
TRIGGER_CONDITION_PARAM_l_ROUTED_MASK                                     = 24;
TRIGGER_CONDITION_PARAM_h_ROUTED_MASK                                     = 25;
TRIGGER_CONDITION_PARAM_l_FRAME_CLASS_MASK                                = 21;
TRIGGER_CONDITION_PARAM_h_FRAME_CLASS_MASK                                = 23;
TRIGGER_CONDITION_PARAM_l_TC                                              = 18;
TRIGGER_CONDITION_PARAM_h_TC                                              = 20;
TRIGGER_CONDITION_PARAM_l_VID_ID                                          = 12;
TRIGGER_CONDITION_PARAM_h_VID_ID                                          = 17;
TRIGGER_CONDITION_PARAM_l_DA_ID                                           = 6;
TRIGGER_CONDITION_PARAM_h_DA_ID                                           = 11;
TRIGGER_CONDITION_PARAM_l_SA_ID                                           = 0;
TRIGGER_CONDITION_PARAM_h_SA_ID                                           = 5;

TRIGGER_CONDITION_FFU_WIDTH                                               = 1;
TRIGGER_CONDITION_FFU_ENTRIES                                             = 96;
def TRIGGER_CONDITION_FFU(index, qword) :
	return ((0x0000100 * index) + (qword * 8) + 0x0000010 + TRIG_APPLY_BASE);
def TRIGGER_CONDITION_FFU_GET_DEFAULT() :
	return "0x0";

TRIGGER_CONDITION_FFU_l_FFU_MASK                                          = 8;
TRIGGER_CONDITION_FFU_h_FFU_MASK                                          = 15;
TRIGGER_CONDITION_FFU_l_FFU_ID                                            = 0;
TRIGGER_CONDITION_FFU_h_FFU_ID                                            = 7;

TRIGGER_CONDITION_TYPE_WIDTH                                              = 1;
TRIGGER_CONDITION_TYPE_ENTRIES                                            = 96;
def TRIGGER_CONDITION_TYPE(index, qword) :
	return ((0x0000100 * index) + (qword * 8) + 0x0000018 + TRIG_APPLY_BASE);
def TRIGGER_CONDITION_TYPE_GET_DEFAULT() :
	return "0x0";

TRIGGER_CONDITION_TYPE_l_ETHER_TYPE_MASK                                  = 16;
TRIGGER_CONDITION_TYPE_h_ETHER_TYPE_MASK                                  = 31;
TRIGGER_CONDITION_TYPE_l_ETHER_TYPE                                       = 0;
TRIGGER_CONDITION_TYPE_h_ETHER_TYPE                                       = 15;

TRIGGER_CONDITION_GLORT_WIDTH                                             = 1;
TRIGGER_CONDITION_GLORT_ENTRIES                                           = 96;
def TRIGGER_CONDITION_GLORT(index, qword) :
	return ((0x0000100 * index) + (qword * 8) + 0x0000020 + TRIG_APPLY_BASE);
def TRIGGER_CONDITION_GLORT_GET_DEFAULT() :
	return "0x0";

TRIGGER_CONDITION_GLORT_l_GLORT_MASK                                      = 16;
TRIGGER_CONDITION_GLORT_h_GLORT_MASK                                      = 31;
TRIGGER_CONDITION_GLORT_l_DEST_GLORT                                      = 0;
TRIGGER_CONDITION_GLORT_h_DEST_GLORT                                      = 15;

TRIGGER_CONDITION_RX_WIDTH                                                = 1;
TRIGGER_CONDITION_RX_ENTRIES                                              = 96;
def TRIGGER_CONDITION_RX(index, qword) :
	return ((0x0000100 * index) + (qword * 8) + 0x0000028 + TRIG_APPLY_BASE);
def TRIGGER_CONDITION_RX_GET_DEFAULT() :
	return "0x0";

TRIGGER_CONDITION_RX_l_SRC_PORT_MASK                                      = 0;
TRIGGER_CONDITION_RX_h_SRC_PORT_MASK                                      = 23;

TRIGGER_CONDITION_TX_WIDTH                                                = 1;
TRIGGER_CONDITION_TX_ENTRIES                                              = 96;
def TRIGGER_CONDITION_TX(index, qword) :
	return ((0x0000100 * index) + (qword * 8) + 0x0000030 + TRIG_APPLY_BASE);
def TRIGGER_CONDITION_TX_GET_DEFAULT() :
	return "0x0";

TRIGGER_CONDITION_TX_l_DEST_PORT_MASK                                     = 0;
TRIGGER_CONDITION_TX_h_DEST_PORT_MASK                                     = 23;

TRIGGER_CONDITION_AMASK_1_WIDTH                                           = 1;
TRIGGER_CONDITION_AMASK_1_ENTRIES                                         = 96;
def TRIGGER_CONDITION_AMASK_1(index, qword) :
	return ((0x0000100 * index) + (qword * 8) + 0x0000038 + TRIG_APPLY_BASE);
def TRIGGER_CONDITION_AMASK_1_GET_DEFAULT() :
	return "0x0";

TRIGGER_CONDITION_AMASK_1_l_HANDLER_ACTION_MASK                           = 0;
TRIGGER_CONDITION_AMASK_1_h_HANDLER_ACTION_MASK                           = 31;

TRIGGER_CONDITION_AMASK_2_WIDTH                                           = 1;
TRIGGER_CONDITION_AMASK_2_ENTRIES                                         = 96;
def TRIGGER_CONDITION_AMASK_2(index, qword) :
	return ((0x0000100 * index) + (qword * 8) + 0x0000040 + TRIG_APPLY_BASE);
def TRIGGER_CONDITION_AMASK_2_GET_DEFAULT() :
	return "0x0";

TRIGGER_CONDITION_AMASK_2_l_HANDLER_ACTION_MASK                           = 0;
TRIGGER_CONDITION_AMASK_2_h_HANDLER_ACTION_MASK                           = 12;

TRIGGER_CONDITION_METADATA_WIDTH                                          = 1;
TRIGGER_CONDITION_METADATA_ENTRIES                                        = 96;
def TRIGGER_CONDITION_METADATA(index, qword) :
	return ((0x0000100 * index) + (qword * 8) + 0x0000048 + TRIG_APPLY_BASE);
def TRIGGER_CONDITION_METADATA_GET_DEFAULT() :
	return "0x0";

TRIGGER_CONDITION_METADATA_b_METADATA_SOURCE1                             = 43;
TRIGGER_CONDITION_METADATA_l_METADATA_MASK1                               = 35;
TRIGGER_CONDITION_METADATA_h_METADATA_MASK1                               = 42;
TRIGGER_CONDITION_METADATA_l_METADATA_VALUE1                              = 27;
TRIGGER_CONDITION_METADATA_h_METADATA_VALUE1                              = 34;
TRIGGER_CONDITION_METADATA_l_METADATA_SEL1                                = 22;
TRIGGER_CONDITION_METADATA_h_METADATA_SEL1                                = 26;
TRIGGER_CONDITION_METADATA_b_METADATA_SOURCE0                             = 21;
TRIGGER_CONDITION_METADATA_l_METADATA_MASK0                               = 13;
TRIGGER_CONDITION_METADATA_h_METADATA_MASK0                               = 20;
TRIGGER_CONDITION_METADATA_l_METADATA_VALUE0                              = 5;
TRIGGER_CONDITION_METADATA_h_METADATA_VALUE0                              = 12;
TRIGGER_CONDITION_METADATA_l_METADATA_SEL0                                = 0;
TRIGGER_CONDITION_METADATA_h_METADATA_SEL0                                = 4;

TRIGGER_ACTION_CFG_1_WIDTH                                                = 1;
TRIGGER_ACTION_CFG_1_ENTRIES                                              = 96;
def TRIGGER_ACTION_CFG_1(index, qword) :
	return ((0x0000100 * index) + (qword * 8) + 0x0000050 + TRIG_APPLY_BASE);
def TRIGGER_ACTION_CFG_1_GET_DEFAULT() :
	return "0x0";

TRIGGER_ACTION_CFG_1_b_NO_MODIFY_ACTION                                   = 20;
TRIGGER_ACTION_CFG_1_b_POLICER_ACTION                                     = 19;
TRIGGER_ACTION_CFG_1_b_EGRESS_L3_DOMAIN_ACTION                            = 18;
TRIGGER_ACTION_CFG_1_b_EGRESS_L2_DOMAIN_ACTION                            = 17;
TRIGGER_ACTION_CFG_1_l_METADATA_ACTION_SLOT                               = 15;
TRIGGER_ACTION_CFG_1_h_METADATA_ACTION_SLOT                               = 16;
TRIGGER_ACTION_CFG_1_l_METADATA_ACTION                                    = 13;
TRIGGER_ACTION_CFG_1_h_METADATA_ACTION                                    = 14;
TRIGGER_ACTION_CFG_1_b_RATE_LIMIT_ACTION                                  = 12;
TRIGGER_ACTION_CFG_1_l_LEARNING_ACTION                                    = 10;
TRIGGER_ACTION_CFG_1_h_LEARNING_ACTION                                    = 11;
TRIGGER_ACTION_CFG_1_b_VLAN_ACTION                                        = 9;
TRIGGER_ACTION_CFG_1_b_TC_ACTION                                          = 8;
TRIGGER_ACTION_CFG_1_l_MIRRORING_ACTION1                                  = 6;
TRIGGER_ACTION_CFG_1_h_MIRRORING_ACTION1                                  = 7;
TRIGGER_ACTION_CFG_1_l_MIRRORING_ACTION0                                  = 4;
TRIGGER_ACTION_CFG_1_h_MIRRORING_ACTION0                                  = 5;
TRIGGER_ACTION_CFG_1_l_TRAP_ACTION                                        = 2;
TRIGGER_ACTION_CFG_1_h_TRAP_ACTION                                        = 3;
TRIGGER_ACTION_CFG_1_l_FORWARDING_ACTION                                  = 0;
TRIGGER_ACTION_CFG_1_h_FORWARDING_ACTION                                  = 1;

TRIGGER_ACTION_CFG_2_WIDTH                                                = 1;
TRIGGER_ACTION_CFG_2_ENTRIES                                              = 96;
def TRIGGER_ACTION_CFG_2(index, qword) :
	return ((0x0000100 * index) + (qword * 8) + 0x0000058 + TRIG_APPLY_BASE);
def TRIGGER_ACTION_CFG_2_GET_DEFAULT() :
	return "0x0";

TRIGGER_ACTION_CFG_2_b_METADATA_MASK_SEL                                  = 22;
TRIGGER_ACTION_CFG_2_l_TRAP_CODE                                          = 19;
TRIGGER_ACTION_CFG_2_h_TRAP_CODE                                          = 21;
TRIGGER_ACTION_CFG_2_l_RATE_LIMIT_NUM                                     = 15;
TRIGGER_ACTION_CFG_2_h_RATE_LIMIT_NUM                                     = 18;
TRIGGER_ACTION_CFG_2_l_NEW_EVID                                           = 3;
TRIGGER_ACTION_CFG_2_h_NEW_EVID                                           = 14;
TRIGGER_ACTION_CFG_2_l_NEW_TC                                             = 0;
TRIGGER_ACTION_CFG_2_h_NEW_TC                                             = 2;

TRIGGER_ACTION_GLORT_WIDTH                                                = 1;
TRIGGER_ACTION_GLORT_ENTRIES                                              = 96;
def TRIGGER_ACTION_GLORT(index, qword) :
	return ((0x0000100 * index) + (qword * 8) + 0x0000060 + TRIG_APPLY_BASE);
def TRIGGER_ACTION_GLORT_GET_DEFAULT() :
	return "0x0";

TRIGGER_ACTION_GLORT_l_NEW_DEST_GLORT_MASK                                = 16;
TRIGGER_ACTION_GLORT_h_NEW_DEST_GLORT_MASK                                = 31;
TRIGGER_ACTION_GLORT_l_NEW_DEST_GLORT                                     = 0;
TRIGGER_ACTION_GLORT_h_NEW_DEST_GLORT                                     = 15;

TRIGGER_ACTION_DMASK_WIDTH                                                = 1;
TRIGGER_ACTION_DMASK_ENTRIES                                              = 96;
def TRIGGER_ACTION_DMASK(index, qword) :
	return ((0x0000100 * index) + (qword * 8) + 0x0000068 + TRIG_APPLY_BASE);
def TRIGGER_ACTION_DMASK_GET_DEFAULT() :
	return "0x1000000";

TRIGGER_ACTION_DMASK_b_FILTER_DEST_MASK                                   = 24;
TRIGGER_ACTION_DMASK_l_NEW_DEST_MASK                                      = 0;
TRIGGER_ACTION_DMASK_h_NEW_DEST_MASK                                      = 23;

TRIGGER_ACTION_MIRROR_WIDTH                                               = 1;
TRIGGER_ACTION_MIRROR_ENTRIES                                             = 96;
def TRIGGER_ACTION_MIRROR(index, qword) :
	return ((0x0000100 * index) + (qword * 8) + 0x0000070 + TRIG_APPLY_BASE);
def TRIGGER_ACTION_MIRROR_GET_DEFAULT() :
	return "0x0";

TRIGGER_ACTION_MIRROR_l_MIRROR_PROFILE_INDEX1                             = 6;
TRIGGER_ACTION_MIRROR_h_MIRROR_PROFILE_INDEX1                             = 11;
TRIGGER_ACTION_MIRROR_l_MIRROR_PROFILE_INDEX0                             = 0;
TRIGGER_ACTION_MIRROR_h_MIRROR_PROFILE_INDEX0                             = 5;

TRIGGER_ACTION_DROP_WIDTH                                                 = 1;
TRIGGER_ACTION_DROP_ENTRIES                                               = 96;
def TRIGGER_ACTION_DROP(index, qword) :
	return ((0x0000100 * index) + (qword * 8) + 0x0000078 + TRIG_APPLY_BASE);
def TRIGGER_ACTION_DROP_GET_DEFAULT() :
	return "0x0";

TRIGGER_ACTION_DROP_l_DROP_MASK                                           = 0;
TRIGGER_ACTION_DROP_h_DROP_MASK                                           = 23;

TRIGGER_STATS_WIDTH                                                       = 1;
TRIGGER_STATS_ENTRIES                                                     = 96;
def TRIGGER_STATS(index, qword) :
	return ((0x0000100 * index) + (qword * 8) + 0x0000080 + TRIG_APPLY_BASE);
def TRIGGER_STATS_GET_DEFAULT() :
	return "0x0";

TRIGGER_STATS_l_COUNT                                                     = 0;
TRIGGER_STATS_h_COUNT                                                     = 63;

TRIGGER_ACTION_METADATA_WIDTH                                             = 1;
TRIGGER_ACTION_METADATA_ENTRIES                                           = 96;
def TRIGGER_ACTION_METADATA(index, qword) :
	return ((0x0000100 * index) + (qword * 8) + 0x0000088 + TRIG_APPLY_BASE);
def TRIGGER_ACTION_METADATA_GET_DEFAULT() :
	return "0x0";

TRIGGER_ACTION_METADATA_l_MASK                                            = 26;
TRIGGER_ACTION_METADATA_h_MASK                                            = 41;
TRIGGER_ACTION_METADATA_l_VALUE                                           = 10;
TRIGGER_ACTION_METADATA_h_VALUE                                           = 25;
TRIGGER_ACTION_METADATA_l_SOURCE                                          = 5;
TRIGGER_ACTION_METADATA_h_SOURCE                                          = 9;
TRIGGER_ACTION_METADATA_l_OFFSET                                          = 0;
TRIGGER_ACTION_METADATA_h_OFFSET                                          = 4;

################ TRIG_APPLY_MISC_BASE ################
TRIG_APPLY_MISC_BASE                                            = 0x3A38000;
TRIG_APPLY_MISC_SIZE                                            = 0x0000100;

TRIGGER_RATE_LIM_CFG_2_WIDTH                                              = 1;
TRIGGER_RATE_LIM_CFG_2_ENTRIES                                            = 16;
def TRIGGER_RATE_LIM_CFG_2(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000000 + TRIG_APPLY_MISC_BASE);
def TRIGGER_RATE_LIM_CFG_2_GET_DEFAULT() :
	return "0x0";

TRIGGER_RATE_LIM_CFG_2_l_DROP_MASK                                        = 0;
TRIGGER_RATE_LIM_CFG_2_h_DROP_MASK                                        = 23;

TRIGGER_ACTION_METADATA_MASK_WIDTH                                        = 1;
TRIGGER_ACTION_METADATA_MASK_ENTRIES_0                                    = 4;
TRIGGER_ACTION_METADATA_MASK_ENTRIES_1                                    = 2;
def TRIGGER_ACTION_METADATA_MASK(index1, index0, qword) :
	return ((0x0000020 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0000080 + TRIG_APPLY_MISC_BASE);
def TRIGGER_ACTION_METADATA_MASK_GET_DEFAULT() :
	return "0x0";

TRIGGER_ACTION_METADATA_MASK_l_METADATA_MASK                              = 0;
TRIGGER_ACTION_METADATA_MASK_h_METADATA_MASK                              = 63;

TRIGGER_IP_WIDTH                                                          = 1;
TRIGGER_IP_ENTRIES                                                        = 2;
def TRIGGER_IP(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x00000C0 + TRIG_APPLY_MISC_BASE);
def TRIGGER_IP_GET_DEFAULT() :
	return "0x0";

TRIGGER_IP_l_PENDING                                                      = 0;
TRIGGER_IP_h_PENDING                                                      = 47;

TRIGGER_IM_WIDTH                                                          = 1;
TRIGGER_IM_ENTRIES                                                        = 2;
def TRIGGER_IM(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x00000D0 + TRIG_APPLY_MISC_BASE);
def TRIGGER_IM_GET_DEFAULT() :
	return "0xFFFFFFFFFFFF";

TRIGGER_IM_l_MASK                                                         = 0;
TRIGGER_IM_h_MASK                                                         = 47;

TRIGGER_RATE_LIM_EMPTY_WIDTH                                              = 1;
def TRIGGER_RATE_LIM_EMPTY(qword) :
	return ((qword * 8) + 0x00000E0 + TRIG_APPLY_MISC_BASE);
def TRIGGER_RATE_LIM_EMPTY_GET_DEFAULT() :
	return "0xFFFF";

TRIGGER_RATE_LIM_EMPTY_l_EMPTY                                            = 0;
TRIGGER_RATE_LIM_EMPTY_h_EMPTY                                            = 15;

################ FWD_MISC_BASE ################
FWD_MISC_BASE                                                   = 0x3A40000;
FWD_MISC_SIZE                                                   = 0x0010000;

FWD_PORT_CFG_2_WIDTH                                                      = 1;
FWD_PORT_CFG_2_ENTRIES                                                    = 512;
def FWD_PORT_CFG_2(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000000 + FWD_MISC_BASE);
def FWD_PORT_CFG_2_GET_DEFAULT() :
	return "0xFFFFFF";

FWD_PORT_CFG_2_l_DESTINATION_MASK                                         = 0;
FWD_PORT_CFG_2_h_DESTINATION_MASK                                         = 23;

FWD_LAG_CFG_WIDTH                                                         = 1;
FWD_LAG_CFG_ENTRIES                                                       = 24;
def FWD_LAG_CFG(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0001000 + FWD_MISC_BASE);
def FWD_LAG_CFG_GET_DEFAULT() :
	return "0x0";

FWD_LAG_CFG_b_IN_LAG                                                      = 9;
FWD_LAG_CFG_b_HASH_ROTATION                                               = 8;
FWD_LAG_CFG_l_INDEX                                                       = 4;
FWD_LAG_CFG_h_INDEX                                                       = 7;
FWD_LAG_CFG_l_LAG_SIZE                                                    = 0;
FWD_LAG_CFG_h_LAG_SIZE                                                    = 3;

FWD_PORT_CFG_1_WIDTH                                                      = 1;
FWD_PORT_CFG_1_ENTRIES                                                    = 24;
def FWD_PORT_CFG_1(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0001100 + FWD_MISC_BASE);
def FWD_PORT_CFG_1_GET_DEFAULT() :
	return "0x3FFFFFF";

FWD_PORT_CFG_1_b_LEARNING_ENABLE                                          = 25;
FWD_PORT_CFG_1_b_FILTER_VLAN_INGRESS                                      = 24;
FWD_PORT_CFG_1_l_DESTINATION_MASK                                         = 0;
FWD_PORT_CFG_1_h_DESTINATION_MASK                                         = 23;

FWD_SYS_CFG_1_WIDTH                                                       = 1;
def FWD_SYS_CFG_1(qword) :
	return ((qword * 8) + 0x0001200 + FWD_MISC_BASE);
def FWD_SYS_CFG_1_GET_DEFAULT() :
	return "0x1F";

FWD_SYS_CFG_1_b_STORE_TRAP_ACTION                                         = 4;
FWD_SYS_CFG_1_b_DROP_MAC_CTRL_ETHERTYPE                                   = 3;
FWD_SYS_CFG_1_b_DROP_INVALID_SMAC                                         = 2;
FWD_SYS_CFG_1_b_ENABLE_TRAP_PLUS_LOG                                      = 1;
FWD_SYS_CFG_1_b_TRAP_MTU_VIOLATIONS                                       = 0;

FWD_CPU_MAC_WIDTH                                                         = 1;
def FWD_CPU_MAC(qword) :
	return ((qword * 8) + 0x0001208 + FWD_MISC_BASE);
def FWD_CPU_MAC_GET_DEFAULT() :
	return "0x0";

FWD_CPU_MAC_l_MAC_ADDR                                                    = 0;
FWD_CPU_MAC_h_MAC_ADDR                                                    = 47;

FWD_SYS_CFG_ROUTER_WIDTH                                                  = 1;
def FWD_SYS_CFG_ROUTER(qword) :
	return ((qword * 8) + 0x0001210 + FWD_MISC_BASE);
def FWD_SYS_CFG_ROUTER_GET_DEFAULT() :
	return "0x0";

FWD_SYS_CFG_ROUTER_b_TRAP_IP_OPTIONS                                      = 2;
FWD_SYS_CFG_ROUTER_l_TRAP_TTL1                                            = 0;
FWD_SYS_CFG_ROUTER_h_TRAP_TTL1                                            = 1;

FWD_RX_MIRROR_CFG_WIDTH                                                   = 1;
def FWD_RX_MIRROR_CFG(qword) :
	return ((qword * 8) + 0x0001218 + FWD_MISC_BASE);
def FWD_RX_MIRROR_CFG_GET_DEFAULT() :
	return "0x0";

FWD_RX_MIRROR_CFG_l_MIRROR_PROFILE_IDX                                    = 0;
FWD_RX_MIRROR_CFG_h_MIRROR_PROFILE_IDX                                    = 5;

FWD_QCN_MIRROR_CFG_WIDTH                                                  = 1;
def FWD_QCN_MIRROR_CFG(qword) :
	return ((qword * 8) + 0x0001220 + FWD_MISC_BASE);
def FWD_QCN_MIRROR_CFG_GET_DEFAULT() :
	return "0x0";

FWD_QCN_MIRROR_CFG_l_MIRROR_PROFILE_IDX                                   = 2;
FWD_QCN_MIRROR_CFG_h_MIRROR_PROFILE_IDX                                   = 7;
FWD_QCN_MIRROR_CFG_l_MIRROR_SESSION                                       = 0;
FWD_QCN_MIRROR_CFG_h_MIRROR_SESSION                                       = 1;

FWD_IEEE_RESERVED_MAC_ACTION_WIDTH                                        = 2;
def FWD_IEEE_RESERVED_MAC_ACTION(qword) :
	return ((qword * 8) + 0x0001230 + FWD_MISC_BASE);
def FWD_IEEE_RESERVED_MAC_ACTION_GET_DEFAULT() :
	return "0xAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";

FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_63                                  = 126;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_63                                  = 127;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_62                                  = 124;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_62                                  = 125;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_61                                  = 122;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_61                                  = 123;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_60                                  = 120;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_60                                  = 121;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_59                                  = 118;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_59                                  = 119;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_58                                  = 116;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_58                                  = 117;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_57                                  = 114;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_57                                  = 115;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_56                                  = 112;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_56                                  = 113;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_55                                  = 110;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_55                                  = 111;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_54                                  = 108;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_54                                  = 109;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_53                                  = 106;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_53                                  = 107;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_52                                  = 104;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_52                                  = 105;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_51                                  = 102;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_51                                  = 103;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_50                                  = 100;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_50                                  = 101;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_49                                  = 98;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_49                                  = 99;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_48                                  = 96;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_48                                  = 97;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_47                                  = 94;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_47                                  = 95;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_46                                  = 92;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_46                                  = 93;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_45                                  = 90;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_45                                  = 91;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_44                                  = 88;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_44                                  = 89;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_43                                  = 86;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_43                                  = 87;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_42                                  = 84;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_42                                  = 85;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_41                                  = 82;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_41                                  = 83;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_40                                  = 80;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_40                                  = 81;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_39                                  = 78;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_39                                  = 79;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_38                                  = 76;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_38                                  = 77;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_37                                  = 74;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_37                                  = 75;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_36                                  = 72;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_36                                  = 73;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_35                                  = 70;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_35                                  = 71;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_34                                  = 68;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_34                                  = 69;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_33                                  = 66;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_33                                  = 67;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_32                                  = 64;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_32                                  = 65;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_31                                  = 62;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_31                                  = 63;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_30                                  = 60;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_30                                  = 61;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_29                                  = 58;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_29                                  = 59;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_28                                  = 56;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_28                                  = 57;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_27                                  = 54;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_27                                  = 55;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_26                                  = 52;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_26                                  = 53;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_25                                  = 50;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_25                                  = 51;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_24                                  = 48;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_24                                  = 49;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_23                                  = 46;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_23                                  = 47;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_22                                  = 44;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_22                                  = 45;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_21                                  = 42;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_21                                  = 43;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_20                                  = 40;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_20                                  = 41;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_19                                  = 38;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_19                                  = 39;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_18                                  = 36;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_18                                  = 37;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_17                                  = 34;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_17                                  = 35;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_16                                  = 32;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_16                                  = 33;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_15                                  = 30;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_15                                  = 31;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_14                                  = 28;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_14                                  = 29;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_13                                  = 26;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_13                                  = 27;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_12                                  = 24;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_12                                  = 25;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_11                                  = 22;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_11                                  = 23;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_10                                  = 20;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_10                                  = 21;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_9                                   = 18;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_9                                   = 19;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_8                                   = 16;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_8                                   = 17;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_7                                   = 14;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_7                                   = 15;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_6                                   = 12;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_6                                   = 13;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_5                                   = 10;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_5                                   = 11;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_4                                   = 8;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_4                                   = 9;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_3                                   = 6;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_3                                   = 7;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_2                                   = 4;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_2                                   = 5;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_1                                   = 2;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_1                                   = 3;
FWD_IEEE_RESERVED_MAC_ACTION_l_ACTION_0                                   = 0;
FWD_IEEE_RESERVED_MAC_ACTION_h_ACTION_0                                   = 1;

FWD_IEEE_RESERVED_MAC_TRAP_PRIORITY_WIDTH                                 = 1;
def FWD_IEEE_RESERVED_MAC_TRAP_PRIORITY(qword) :
	return ((qword * 8) + 0x0001340 + FWD_MISC_BASE);
def FWD_IEEE_RESERVED_MAC_TRAP_PRIORITY_GET_DEFAULT() :
	return "0x0";

FWD_IEEE_RESERVED_MAC_TRAP_PRIORITY_l_SELECT                              = 0;
FWD_IEEE_RESERVED_MAC_TRAP_PRIORITY_h_SELECT                              = 63;

FWD_IEEE_RESERVED_MAC_CFG_WIDTH                                           = 1;
def FWD_IEEE_RESERVED_MAC_CFG(qword) :
	return ((qword * 8) + 0x0001350 + FWD_MISC_BASE);
def FWD_IEEE_RESERVED_MAC_CFG_GET_DEFAULT() :
	return "0x0";

FWD_IEEE_RESERVED_MAC_CFG_l_TRAP_TC                                       = 0;
FWD_IEEE_RESERVED_MAC_CFG_h_TRAP_TC                                       = 2;

FWD_IP_WIDTH                                                              = 1;
def FWD_IP(qword) :
	return ((qword * 8) + 0x0001360 + FWD_MISC_BASE);
def FWD_IP_GET_DEFAULT() :
	return "0x0";

FWD_IP_b_WB_FIFO_PERR                                                     = 4;
FWD_IP_b_TRIGGER                                                          = 3;
FWD_IP_b_TCAM_ERR                                                         = 2;
FWD_IP_b_ENTRY_COUNT                                                      = 1;
FWD_IP_b_SHELL_CTRL_U_ERR                                                 = 0;

FWD_IM_WIDTH                                                              = 1;
def FWD_IM(qword) :
	return ((qword * 8) + 0x0001370 + FWD_MISC_BASE);
def FWD_IM_GET_DEFAULT() :
	return "0x1F";

FWD_IM_b_WB_FIFO_PERR                                                     = 4;
FWD_IM_b_TRIGGER                                                          = 3;
FWD_IM_b_TCAM_ERR                                                         = 2;
FWD_IM_b_ENTRY_COUNT                                                      = 1;
FWD_IM_b_SHELL_CTRL_U_ERR                                                 = 0;

FWD_MA_TABLE_DIRTY_IP_WIDTH                                               = 1;
def FWD_MA_TABLE_DIRTY_IP(qword) :
	return ((qword * 8) + 0x0001380 + FWD_MISC_BASE);
def FWD_MA_TABLE_DIRTY_IP_GET_DEFAULT() :
	return "0x0";

FWD_MA_TABLE_DIRTY_IP_b_PENDING                                           = 0;

FWD_MA_TABLE_DIRTY_IM_WIDTH                                               = 1;
def FWD_MA_TABLE_DIRTY_IM(qword) :
	return ((qword * 8) + 0x0001390 + FWD_MISC_BASE);
def FWD_MA_TABLE_DIRTY_IM_GET_DEFAULT() :
	return "0x1";

FWD_MA_TABLE_DIRTY_IM_b_MASK                                              = 0;

################ FWD_SHELL_CTL_BASE ################
FWD_SHELL_CTL_BASE                                              = 0x3A50000;
FWD_SHELL_CTL_SIZE                                              = 0x0000400;

FWD_ECC_COR_ERR_WIDTH                                                     = 1;
def FWD_ECC_COR_ERR(qword) :
	return ((qword * 8) + 0x0000000 + FWD_SHELL_CTL_BASE);
def FWD_ECC_COR_ERR_GET_DEFAULT() :
	return "0x0";

FWD_ECC_COR_ERR_l__RSVD_                                                  = 12;
FWD_ECC_COR_ERR_h__RSVD_                                                  = 31;
FWD_ECC_COR_ERR_l_COUNTER                                                 = 0;
FWD_ECC_COR_ERR_h_COUNTER                                                 = 11;

FWD_ECC_UNCOR_ERR_WIDTH                                                   = 1;
def FWD_ECC_UNCOR_ERR(qword) :
	return ((qword * 8) + 0x0000008 + FWD_SHELL_CTL_BASE);
def FWD_ECC_UNCOR_ERR_GET_DEFAULT() :
	return "0x0";

FWD_ECC_UNCOR_ERR_l__RSVD_                                                = 12;
FWD_ECC_UNCOR_ERR_h__RSVD_                                                = 31;
FWD_ECC_UNCOR_ERR_l_COUNTER                                               = 0;
FWD_ECC_UNCOR_ERR_h_COUNTER                                               = 11;

ARP_TABLE_STATUS_WIDTH                                                    = 1;
ARP_TABLE_STATUS_ENTRIES                                                  = 2;
def ARP_TABLE_STATUS(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000010 + FWD_SHELL_CTL_BASE);
def ARP_TABLE_STATUS_GET_DEFAULT() :
	return "0x0";

ARP_TABLE_STATUS_l__RSVD1_                                                = 30;
ARP_TABLE_STATUS_h__RSVD1_                                                = 31;
ARP_TABLE_STATUS_l_ERROR_ADDRESS                                          = 12;
ARP_TABLE_STATUS_h_ERROR_ADDRESS                                          = 29;
ARP_TABLE_STATUS_l__RSVD0_                                                = 4;
ARP_TABLE_STATUS_h__RSVD0_                                                = 11;
ARP_TABLE_STATUS_b_GLOBAL_INIT_DONE                                       = 3;
ARP_TABLE_STATUS_b_INIT_DONE                                              = 2;
ARP_TABLE_STATUS_b_ECC_CORRECTABLE                                        = 1;
ARP_TABLE_STATUS_b_ECC_UNCORRECTABLE                                      = 0;

ARP_TABLE_CONFIG_WIDTH                                                    = 1;
ARP_TABLE_CONFIG_ENTRIES                                                  = 2;
def ARP_TABLE_CONFIG(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000020 + FWD_SHELL_CTL_BASE);
def ARP_TABLE_CONFIG_GET_DEFAULT() :
	return "0x20311";

ARP_TABLE_CONFIG_l_GEN_ECC_INST_NUM                                       = 25;
ARP_TABLE_CONFIG_h_GEN_ECC_INST_NUM                                       = 31;
ARP_TABLE_CONFIG_l__RSVD3_                                                = 20;
ARP_TABLE_CONFIG_h__RSVD3_                                                = 24;
ARP_TABLE_CONFIG_l_READ_MARGIN                                            = 16;
ARP_TABLE_CONFIG_h_READ_MARGIN                                            = 19;
ARP_TABLE_CONFIG_l__RSVD2_                                                = 13;
ARP_TABLE_CONFIG_h__RSVD2_                                                = 15;
ARP_TABLE_CONFIG_b_READ_MARGIN_ENABLE                                     = 12;
ARP_TABLE_CONFIG_l__RSVD1_                                                = 10;
ARP_TABLE_CONFIG_h__RSVD1_                                                = 11;
ARP_TABLE_CONFIG_b_U_ECC_COUNT_ENABLE                                     = 9;
ARP_TABLE_CONFIG_b_C_ECC_COUNT_ENABLE                                     = 8;
ARP_TABLE_CONFIG_l__RSVD0_                                                = 6;
ARP_TABLE_CONFIG_h__RSVD0_                                                = 7;
ARP_TABLE_CONFIG_b_MASK_INT                                               = 5;
ARP_TABLE_CONFIG_b_LS_BYPASS                                              = 4;
ARP_TABLE_CONFIG_b_LS_FORCE                                               = 3;
ARP_TABLE_CONFIG_b_INVERT_2                                               = 2;
ARP_TABLE_CONFIG_b_INVERT_1                                               = 1;
ARP_TABLE_CONFIG_b_ECC_ENABLE                                             = 0;

ARP_USED_STATUS_WIDTH                                                     = 1;
def ARP_USED_STATUS(qword) :
	return ((qword * 8) + 0x0000030 + FWD_SHELL_CTL_BASE);
def ARP_USED_STATUS_GET_DEFAULT() :
	return "0x0";

ARP_USED_STATUS_l__RSVD1_                                                 = 30;
ARP_USED_STATUS_h__RSVD1_                                                 = 31;
ARP_USED_STATUS_l_ERROR_ADDRESS                                           = 12;
ARP_USED_STATUS_h_ERROR_ADDRESS                                           = 29;
ARP_USED_STATUS_l__RSVD0_                                                 = 4;
ARP_USED_STATUS_h__RSVD0_                                                 = 11;
ARP_USED_STATUS_b_GLOBAL_INIT_DONE                                        = 3;
ARP_USED_STATUS_b_INIT_DONE                                               = 2;
ARP_USED_STATUS_b_ECC_CORRECTABLE                                         = 1;
ARP_USED_STATUS_b_ECC_UNCORRECTABLE                                       = 0;

ARP_USED_CONFIG_WIDTH                                                     = 1;
def ARP_USED_CONFIG(qword) :
	return ((qword * 8) + 0x0000038 + FWD_SHELL_CTL_BASE);
def ARP_USED_CONFIG_GET_DEFAULT() :
	return "0x20311";

ARP_USED_CONFIG_l_GEN_ECC_INST_NUM                                        = 25;
ARP_USED_CONFIG_h_GEN_ECC_INST_NUM                                        = 31;
ARP_USED_CONFIG_l__RSVD3_                                                 = 20;
ARP_USED_CONFIG_h__RSVD3_                                                 = 24;
ARP_USED_CONFIG_l_READ_MARGIN                                             = 16;
ARP_USED_CONFIG_h_READ_MARGIN                                             = 19;
ARP_USED_CONFIG_l__RSVD2_                                                 = 13;
ARP_USED_CONFIG_h__RSVD2_                                                 = 15;
ARP_USED_CONFIG_b_READ_MARGIN_ENABLE                                      = 12;
ARP_USED_CONFIG_l__RSVD1_                                                 = 10;
ARP_USED_CONFIG_h__RSVD1_                                                 = 11;
ARP_USED_CONFIG_b_U_ECC_COUNT_ENABLE                                      = 9;
ARP_USED_CONFIG_b_C_ECC_COUNT_ENABLE                                      = 8;
ARP_USED_CONFIG_l__RSVD0_                                                 = 6;
ARP_USED_CONFIG_h__RSVD0_                                                 = 7;
ARP_USED_CONFIG_b_MASK_INT                                                = 5;
ARP_USED_CONFIG_b_LS_BYPASS                                               = 4;
ARP_USED_CONFIG_b_LS_FORCE                                                = 3;
ARP_USED_CONFIG_b_INVERT_2                                                = 2;
ARP_USED_CONFIG_b_INVERT_1                                                = 1;
ARP_USED_CONFIG_b_ECC_ENABLE                                              = 0;

EGRESS_MST_TABLE_STATUS_WIDTH                                             = 1;
def EGRESS_MST_TABLE_STATUS(qword) :
	return ((qword * 8) + 0x0000040 + FWD_SHELL_CTL_BASE);
def EGRESS_MST_TABLE_STATUS_GET_DEFAULT() :
	return "0x0";

EGRESS_MST_TABLE_STATUS_l__RSVD1_                                         = 30;
EGRESS_MST_TABLE_STATUS_h__RSVD1_                                         = 31;
EGRESS_MST_TABLE_STATUS_l_ERROR_ADDRESS                                   = 12;
EGRESS_MST_TABLE_STATUS_h_ERROR_ADDRESS                                   = 29;
EGRESS_MST_TABLE_STATUS_l__RSVD0_                                         = 4;
EGRESS_MST_TABLE_STATUS_h__RSVD0_                                         = 11;
EGRESS_MST_TABLE_STATUS_b_GLOBAL_INIT_DONE                                = 3;
EGRESS_MST_TABLE_STATUS_b_INIT_DONE                                       = 2;
EGRESS_MST_TABLE_STATUS_b_ECC_CORRECTABLE                                 = 1;
EGRESS_MST_TABLE_STATUS_b_ECC_UNCORRECTABLE                               = 0;

EGRESS_MST_TABLE_CONFIG_WIDTH                                             = 1;
def EGRESS_MST_TABLE_CONFIG(qword) :
	return ((qword * 8) + 0x0000048 + FWD_SHELL_CTL_BASE);
def EGRESS_MST_TABLE_CONFIG_GET_DEFAULT() :
	return "0x20311";

EGRESS_MST_TABLE_CONFIG_l_GEN_ECC_INST_NUM                                = 25;
EGRESS_MST_TABLE_CONFIG_h_GEN_ECC_INST_NUM                                = 31;
EGRESS_MST_TABLE_CONFIG_l__RSVD3_                                         = 20;
EGRESS_MST_TABLE_CONFIG_h__RSVD3_                                         = 24;
EGRESS_MST_TABLE_CONFIG_l_READ_MARGIN                                     = 16;
EGRESS_MST_TABLE_CONFIG_h_READ_MARGIN                                     = 19;
EGRESS_MST_TABLE_CONFIG_l__RSVD2_                                         = 13;
EGRESS_MST_TABLE_CONFIG_h__RSVD2_                                         = 15;
EGRESS_MST_TABLE_CONFIG_b_READ_MARGIN_ENABLE                              = 12;
EGRESS_MST_TABLE_CONFIG_l__RSVD1_                                         = 10;
EGRESS_MST_TABLE_CONFIG_h__RSVD1_                                         = 11;
EGRESS_MST_TABLE_CONFIG_b_U_ECC_COUNT_ENABLE                              = 9;
EGRESS_MST_TABLE_CONFIG_b_C_ECC_COUNT_ENABLE                              = 8;
EGRESS_MST_TABLE_CONFIG_l__RSVD0_                                         = 6;
EGRESS_MST_TABLE_CONFIG_h__RSVD0_                                         = 7;
EGRESS_MST_TABLE_CONFIG_b_MASK_INT                                        = 5;
EGRESS_MST_TABLE_CONFIG_b_LS_BYPASS                                       = 4;
EGRESS_MST_TABLE_CONFIG_b_LS_FORCE                                        = 3;
EGRESS_MST_TABLE_CONFIG_b_INVERT_2                                        = 2;
EGRESS_MST_TABLE_CONFIG_b_INVERT_1                                        = 1;
EGRESS_MST_TABLE_CONFIG_b_ECC_ENABLE                                      = 0;

EGRESS_VID_TABLE_STATUS_WIDTH                                             = 1;
def EGRESS_VID_TABLE_STATUS(qword) :
	return ((qword * 8) + 0x0000050 + FWD_SHELL_CTL_BASE);
def EGRESS_VID_TABLE_STATUS_GET_DEFAULT() :
	return "0x0";

EGRESS_VID_TABLE_STATUS_l__RSVD1_                                         = 30;
EGRESS_VID_TABLE_STATUS_h__RSVD1_                                         = 31;
EGRESS_VID_TABLE_STATUS_l_ERROR_ADDRESS                                   = 12;
EGRESS_VID_TABLE_STATUS_h_ERROR_ADDRESS                                   = 29;
EGRESS_VID_TABLE_STATUS_l__RSVD0_                                         = 4;
EGRESS_VID_TABLE_STATUS_h__RSVD0_                                         = 11;
EGRESS_VID_TABLE_STATUS_b_GLOBAL_INIT_DONE                                = 3;
EGRESS_VID_TABLE_STATUS_b_INIT_DONE                                       = 2;
EGRESS_VID_TABLE_STATUS_b_ECC_CORRECTABLE                                 = 1;
EGRESS_VID_TABLE_STATUS_b_ECC_UNCORRECTABLE                               = 0;

EGRESS_VID_TABLE_CONFIG_WIDTH                                             = 1;
def EGRESS_VID_TABLE_CONFIG(qword) :
	return ((qword * 8) + 0x0000058 + FWD_SHELL_CTL_BASE);
def EGRESS_VID_TABLE_CONFIG_GET_DEFAULT() :
	return "0x20311";

EGRESS_VID_TABLE_CONFIG_l_GEN_ECC_INST_NUM                                = 25;
EGRESS_VID_TABLE_CONFIG_h_GEN_ECC_INST_NUM                                = 31;
EGRESS_VID_TABLE_CONFIG_l__RSVD3_                                         = 20;
EGRESS_VID_TABLE_CONFIG_h__RSVD3_                                         = 24;
EGRESS_VID_TABLE_CONFIG_l_READ_MARGIN                                     = 16;
EGRESS_VID_TABLE_CONFIG_h_READ_MARGIN                                     = 19;
EGRESS_VID_TABLE_CONFIG_l__RSVD2_                                         = 13;
EGRESS_VID_TABLE_CONFIG_h__RSVD2_                                         = 15;
EGRESS_VID_TABLE_CONFIG_b_READ_MARGIN_ENABLE                              = 12;
EGRESS_VID_TABLE_CONFIG_l__RSVD1_                                         = 10;
EGRESS_VID_TABLE_CONFIG_h__RSVD1_                                         = 11;
EGRESS_VID_TABLE_CONFIG_b_U_ECC_COUNT_ENABLE                              = 9;
EGRESS_VID_TABLE_CONFIG_b_C_ECC_COUNT_ENABLE                              = 8;
EGRESS_VID_TABLE_CONFIG_l__RSVD0_                                         = 6;
EGRESS_VID_TABLE_CONFIG_h__RSVD0_                                         = 7;
EGRESS_VID_TABLE_CONFIG_b_MASK_INT                                        = 5;
EGRESS_VID_TABLE_CONFIG_b_LS_BYPASS                                       = 4;
EGRESS_VID_TABLE_CONFIG_b_LS_FORCE                                        = 3;
EGRESS_VID_TABLE_CONFIG_b_INVERT_2                                        = 2;
EGRESS_VID_TABLE_CONFIG_b_INVERT_1                                        = 1;
EGRESS_VID_TABLE_CONFIG_b_ECC_ENABLE                                      = 0;

FLOOD_GLORT_STATUS_WIDTH                                                  = 1;
def FLOOD_GLORT_STATUS(qword) :
	return ((qword * 8) + 0x0000060 + FWD_SHELL_CTL_BASE);
def FLOOD_GLORT_STATUS_GET_DEFAULT() :
	return "0x0";

FLOOD_GLORT_STATUS_l__RSVD1_                                              = 30;
FLOOD_GLORT_STATUS_h__RSVD1_                                              = 31;
FLOOD_GLORT_STATUS_l_ERROR_ADDRESS                                        = 12;
FLOOD_GLORT_STATUS_h_ERROR_ADDRESS                                        = 29;
FLOOD_GLORT_STATUS_l__RSVD0_                                              = 4;
FLOOD_GLORT_STATUS_h__RSVD0_                                              = 11;
FLOOD_GLORT_STATUS_b_GLOBAL_INIT_DONE                                     = 3;
FLOOD_GLORT_STATUS_b_INIT_DONE                                            = 2;
FLOOD_GLORT_STATUS_b_ECC_CORRECTABLE                                      = 1;
FLOOD_GLORT_STATUS_b_ECC_UNCORRECTABLE                                    = 0;

FLOOD_GLORT_CONFIG_WIDTH                                                  = 1;
def FLOOD_GLORT_CONFIG(qword) :
	return ((qword * 8) + 0x0000068 + FWD_SHELL_CTL_BASE);
def FLOOD_GLORT_CONFIG_GET_DEFAULT() :
	return "0x20311";

FLOOD_GLORT_CONFIG_l_GEN_ECC_INST_NUM                                     = 25;
FLOOD_GLORT_CONFIG_h_GEN_ECC_INST_NUM                                     = 31;
FLOOD_GLORT_CONFIG_l__RSVD3_                                              = 20;
FLOOD_GLORT_CONFIG_h__RSVD3_                                              = 24;
FLOOD_GLORT_CONFIG_l_READ_MARGIN                                          = 16;
FLOOD_GLORT_CONFIG_h_READ_MARGIN                                          = 19;
FLOOD_GLORT_CONFIG_l__RSVD2_                                              = 13;
FLOOD_GLORT_CONFIG_h__RSVD2_                                              = 15;
FLOOD_GLORT_CONFIG_b_READ_MARGIN_ENABLE                                   = 12;
FLOOD_GLORT_CONFIG_l__RSVD1_                                              = 10;
FLOOD_GLORT_CONFIG_h__RSVD1_                                              = 11;
FLOOD_GLORT_CONFIG_b_U_ECC_COUNT_ENABLE                                   = 9;
FLOOD_GLORT_CONFIG_b_C_ECC_COUNT_ENABLE                                   = 8;
FLOOD_GLORT_CONFIG_l__RSVD0_                                              = 6;
FLOOD_GLORT_CONFIG_h__RSVD0_                                              = 7;
FLOOD_GLORT_CONFIG_b_MASK_INT                                             = 5;
FLOOD_GLORT_CONFIG_b_LS_BYPASS                                            = 4;
FLOOD_GLORT_CONFIG_b_LS_FORCE                                             = 3;
FLOOD_GLORT_CONFIG_b_INVERT_2                                             = 2;
FLOOD_GLORT_CONFIG_b_INVERT_1                                             = 1;
FLOOD_GLORT_CONFIG_b_ECC_ENABLE                                           = 0;

FWDPORT_CFG2_STATUS_WIDTH                                                 = 1;
def FWDPORT_CFG2_STATUS(qword) :
	return ((qword * 8) + 0x0000070 + FWD_SHELL_CTL_BASE);
def FWDPORT_CFG2_STATUS_GET_DEFAULT() :
	return "0x0";

FWDPORT_CFG2_STATUS_l__RSVD1_                                             = 30;
FWDPORT_CFG2_STATUS_h__RSVD1_                                             = 31;
FWDPORT_CFG2_STATUS_l_ERROR_ADDRESS                                       = 12;
FWDPORT_CFG2_STATUS_h_ERROR_ADDRESS                                       = 29;
FWDPORT_CFG2_STATUS_l__RSVD0_                                             = 4;
FWDPORT_CFG2_STATUS_h__RSVD0_                                             = 11;
FWDPORT_CFG2_STATUS_b_GLOBAL_INIT_DONE                                    = 3;
FWDPORT_CFG2_STATUS_b_INIT_DONE                                           = 2;
FWDPORT_CFG2_STATUS_b_ECC_CORRECTABLE                                     = 1;
FWDPORT_CFG2_STATUS_b_ECC_UNCORRECTABLE                                   = 0;

FWDPORT_CFG2_CONFIG_WIDTH                                                 = 1;
def FWDPORT_CFG2_CONFIG(qword) :
	return ((qword * 8) + 0x0000078 + FWD_SHELL_CTL_BASE);
def FWDPORT_CFG2_CONFIG_GET_DEFAULT() :
	return "0x20311";

FWDPORT_CFG2_CONFIG_l_GEN_ECC_INST_NUM                                    = 25;
FWDPORT_CFG2_CONFIG_h_GEN_ECC_INST_NUM                                    = 31;
FWDPORT_CFG2_CONFIG_l__RSVD3_                                             = 20;
FWDPORT_CFG2_CONFIG_h__RSVD3_                                             = 24;
FWDPORT_CFG2_CONFIG_l_READ_MARGIN                                         = 16;
FWDPORT_CFG2_CONFIG_h_READ_MARGIN                                         = 19;
FWDPORT_CFG2_CONFIG_l__RSVD2_                                             = 13;
FWDPORT_CFG2_CONFIG_h__RSVD2_                                             = 15;
FWDPORT_CFG2_CONFIG_b_READ_MARGIN_ENABLE                                  = 12;
FWDPORT_CFG2_CONFIG_l__RSVD1_                                             = 10;
FWDPORT_CFG2_CONFIG_h__RSVD1_                                             = 11;
FWDPORT_CFG2_CONFIG_b_U_ECC_COUNT_ENABLE                                  = 9;
FWDPORT_CFG2_CONFIG_b_C_ECC_COUNT_ENABLE                                  = 8;
FWDPORT_CFG2_CONFIG_l__RSVD0_                                             = 6;
FWDPORT_CFG2_CONFIG_h__RSVD0_                                             = 7;
FWDPORT_CFG2_CONFIG_b_MASK_INT                                            = 5;
FWDPORT_CFG2_CONFIG_b_LS_BYPASS                                           = 4;
FWDPORT_CFG2_CONFIG_b_LS_FORCE                                            = 3;
FWDPORT_CFG2_CONFIG_b_INVERT_2                                            = 2;
FWDPORT_CFG2_CONFIG_b_INVERT_1                                            = 1;
FWDPORT_CFG2_CONFIG_b_ECC_ENABLE                                          = 0;

GLORT_DEST_TABLE_STATUS_WIDTH                                             = 1;
def GLORT_DEST_TABLE_STATUS(qword) :
	return ((qword * 8) + 0x0000080 + FWD_SHELL_CTL_BASE);
def GLORT_DEST_TABLE_STATUS_GET_DEFAULT() :
	return "0x0";

GLORT_DEST_TABLE_STATUS_l__RSVD1_                                         = 30;
GLORT_DEST_TABLE_STATUS_h__RSVD1_                                         = 31;
GLORT_DEST_TABLE_STATUS_l_ERROR_ADDRESS                                   = 12;
GLORT_DEST_TABLE_STATUS_h_ERROR_ADDRESS                                   = 29;
GLORT_DEST_TABLE_STATUS_l__RSVD0_                                         = 4;
GLORT_DEST_TABLE_STATUS_h__RSVD0_                                         = 11;
GLORT_DEST_TABLE_STATUS_b_GLOBAL_INIT_DONE                                = 3;
GLORT_DEST_TABLE_STATUS_b_INIT_DONE                                       = 2;
GLORT_DEST_TABLE_STATUS_b_ECC_CORRECTABLE                                 = 1;
GLORT_DEST_TABLE_STATUS_b_ECC_UNCORRECTABLE                               = 0;

GLORT_DEST_TABLE_CONFIG_WIDTH                                             = 1;
def GLORT_DEST_TABLE_CONFIG(qword) :
	return ((qword * 8) + 0x0000088 + FWD_SHELL_CTL_BASE);
def GLORT_DEST_TABLE_CONFIG_GET_DEFAULT() :
	return "0x20311";

GLORT_DEST_TABLE_CONFIG_l_GEN_ECC_INST_NUM                                = 25;
GLORT_DEST_TABLE_CONFIG_h_GEN_ECC_INST_NUM                                = 31;
GLORT_DEST_TABLE_CONFIG_l__RSVD3_                                         = 20;
GLORT_DEST_TABLE_CONFIG_h__RSVD3_                                         = 24;
GLORT_DEST_TABLE_CONFIG_l_READ_MARGIN                                     = 16;
GLORT_DEST_TABLE_CONFIG_h_READ_MARGIN                                     = 19;
GLORT_DEST_TABLE_CONFIG_l__RSVD2_                                         = 13;
GLORT_DEST_TABLE_CONFIG_h__RSVD2_                                         = 15;
GLORT_DEST_TABLE_CONFIG_b_READ_MARGIN_ENABLE                              = 12;
GLORT_DEST_TABLE_CONFIG_l__RSVD1_                                         = 10;
GLORT_DEST_TABLE_CONFIG_h__RSVD1_                                         = 11;
GLORT_DEST_TABLE_CONFIG_b_U_ECC_COUNT_ENABLE                              = 9;
GLORT_DEST_TABLE_CONFIG_b_C_ECC_COUNT_ENABLE                              = 8;
GLORT_DEST_TABLE_CONFIG_l__RSVD0_                                         = 6;
GLORT_DEST_TABLE_CONFIG_h__RSVD0_                                         = 7;
GLORT_DEST_TABLE_CONFIG_b_MASK_INT                                        = 5;
GLORT_DEST_TABLE_CONFIG_b_LS_BYPASS                                       = 4;
GLORT_DEST_TABLE_CONFIG_b_LS_FORCE                                        = 3;
GLORT_DEST_TABLE_CONFIG_b_INVERT_2                                        = 2;
GLORT_DEST_TABLE_CONFIG_b_INVERT_1                                        = 1;
GLORT_DEST_TABLE_CONFIG_b_ECC_ENABLE                                      = 0;

INGRESS_MST_TABLE_STATUS_WIDTH                                            = 1;
def INGRESS_MST_TABLE_STATUS(qword) :
	return ((qword * 8) + 0x0000090 + FWD_SHELL_CTL_BASE);
def INGRESS_MST_TABLE_STATUS_GET_DEFAULT() :
	return "0x0";

INGRESS_MST_TABLE_STATUS_l__RSVD1_                                        = 30;
INGRESS_MST_TABLE_STATUS_h__RSVD1_                                        = 31;
INGRESS_MST_TABLE_STATUS_l_ERROR_ADDRESS                                  = 12;
INGRESS_MST_TABLE_STATUS_h_ERROR_ADDRESS                                  = 29;
INGRESS_MST_TABLE_STATUS_l__RSVD0_                                        = 4;
INGRESS_MST_TABLE_STATUS_h__RSVD0_                                        = 11;
INGRESS_MST_TABLE_STATUS_b_GLOBAL_INIT_DONE                               = 3;
INGRESS_MST_TABLE_STATUS_b_INIT_DONE                                      = 2;
INGRESS_MST_TABLE_STATUS_b_ECC_CORRECTABLE                                = 1;
INGRESS_MST_TABLE_STATUS_b_ECC_UNCORRECTABLE                              = 0;

INGRESS_MST_TABLE_CONFIG_WIDTH                                            = 1;
def INGRESS_MST_TABLE_CONFIG(qword) :
	return ((qword * 8) + 0x0000098 + FWD_SHELL_CTL_BASE);
def INGRESS_MST_TABLE_CONFIG_GET_DEFAULT() :
	return "0x20311";

INGRESS_MST_TABLE_CONFIG_l_GEN_ECC_INST_NUM                               = 25;
INGRESS_MST_TABLE_CONFIG_h_GEN_ECC_INST_NUM                               = 31;
INGRESS_MST_TABLE_CONFIG_l__RSVD3_                                        = 20;
INGRESS_MST_TABLE_CONFIG_h__RSVD3_                                        = 24;
INGRESS_MST_TABLE_CONFIG_l_READ_MARGIN                                    = 16;
INGRESS_MST_TABLE_CONFIG_h_READ_MARGIN                                    = 19;
INGRESS_MST_TABLE_CONFIG_l__RSVD2_                                        = 13;
INGRESS_MST_TABLE_CONFIG_h__RSVD2_                                        = 15;
INGRESS_MST_TABLE_CONFIG_b_READ_MARGIN_ENABLE                             = 12;
INGRESS_MST_TABLE_CONFIG_l__RSVD1_                                        = 10;
INGRESS_MST_TABLE_CONFIG_h__RSVD1_                                        = 11;
INGRESS_MST_TABLE_CONFIG_b_U_ECC_COUNT_ENABLE                             = 9;
INGRESS_MST_TABLE_CONFIG_b_C_ECC_COUNT_ENABLE                             = 8;
INGRESS_MST_TABLE_CONFIG_l__RSVD0_                                        = 6;
INGRESS_MST_TABLE_CONFIG_h__RSVD0_                                        = 7;
INGRESS_MST_TABLE_CONFIG_b_MASK_INT                                       = 5;
INGRESS_MST_TABLE_CONFIG_b_LS_BYPASS                                      = 4;
INGRESS_MST_TABLE_CONFIG_b_LS_FORCE                                       = 3;
INGRESS_MST_TABLE_CONFIG_b_INVERT_2                                       = 2;
INGRESS_MST_TABLE_CONFIG_b_INVERT_1                                       = 1;
INGRESS_MST_TABLE_CONFIG_b_ECC_ENABLE                                     = 0;

INGRESS_VID_TABLE_STATUS_WIDTH                                            = 1;
def INGRESS_VID_TABLE_STATUS(qword) :
	return ((qword * 8) + 0x00000A0 + FWD_SHELL_CTL_BASE);
def INGRESS_VID_TABLE_STATUS_GET_DEFAULT() :
	return "0x0";

INGRESS_VID_TABLE_STATUS_l__RSVD1_                                        = 30;
INGRESS_VID_TABLE_STATUS_h__RSVD1_                                        = 31;
INGRESS_VID_TABLE_STATUS_l_ERROR_ADDRESS                                  = 12;
INGRESS_VID_TABLE_STATUS_h_ERROR_ADDRESS                                  = 29;
INGRESS_VID_TABLE_STATUS_l__RSVD0_                                        = 4;
INGRESS_VID_TABLE_STATUS_h__RSVD0_                                        = 11;
INGRESS_VID_TABLE_STATUS_b_GLOBAL_INIT_DONE                               = 3;
INGRESS_VID_TABLE_STATUS_b_INIT_DONE                                      = 2;
INGRESS_VID_TABLE_STATUS_b_ECC_CORRECTABLE                                = 1;
INGRESS_VID_TABLE_STATUS_b_ECC_UNCORRECTABLE                              = 0;

INGRESS_VID_TABLE_CONFIG_WIDTH                                            = 1;
def INGRESS_VID_TABLE_CONFIG(qword) :
	return ((qword * 8) + 0x00000A8 + FWD_SHELL_CTL_BASE);
def INGRESS_VID_TABLE_CONFIG_GET_DEFAULT() :
	return "0x20311";

INGRESS_VID_TABLE_CONFIG_l_GEN_ECC_INST_NUM                               = 25;
INGRESS_VID_TABLE_CONFIG_h_GEN_ECC_INST_NUM                               = 31;
INGRESS_VID_TABLE_CONFIG_l__RSVD3_                                        = 20;
INGRESS_VID_TABLE_CONFIG_h__RSVD3_                                        = 24;
INGRESS_VID_TABLE_CONFIG_l_READ_MARGIN                                    = 16;
INGRESS_VID_TABLE_CONFIG_h_READ_MARGIN                                    = 19;
INGRESS_VID_TABLE_CONFIG_l__RSVD2_                                        = 13;
INGRESS_VID_TABLE_CONFIG_h__RSVD2_                                        = 15;
INGRESS_VID_TABLE_CONFIG_b_READ_MARGIN_ENABLE                             = 12;
INGRESS_VID_TABLE_CONFIG_l__RSVD1_                                        = 10;
INGRESS_VID_TABLE_CONFIG_h__RSVD1_                                        = 11;
INGRESS_VID_TABLE_CONFIG_b_U_ECC_COUNT_ENABLE                             = 9;
INGRESS_VID_TABLE_CONFIG_b_C_ECC_COUNT_ENABLE                             = 8;
INGRESS_VID_TABLE_CONFIG_l__RSVD0_                                        = 6;
INGRESS_VID_TABLE_CONFIG_h__RSVD0_                                        = 7;
INGRESS_VID_TABLE_CONFIG_b_MASK_INT                                       = 5;
INGRESS_VID_TABLE_CONFIG_b_LS_BYPASS                                      = 4;
INGRESS_VID_TABLE_CONFIG_b_LS_FORCE                                       = 3;
INGRESS_VID_TABLE_CONFIG_b_INVERT_2                                       = 2;
INGRESS_VID_TABLE_CONFIG_b_INVERT_1                                       = 1;
INGRESS_VID_TABLE_CONFIG_b_ECC_ENABLE                                     = 0;

MA_AGING_TABLE_STATUS_WIDTH                                               = 1;
def MA_AGING_TABLE_STATUS(qword) :
	return ((qword * 8) + 0x00000B0 + FWD_SHELL_CTL_BASE);
def MA_AGING_TABLE_STATUS_GET_DEFAULT() :
	return "0x0";

MA_AGING_TABLE_STATUS_l__RSVD1_                                           = 30;
MA_AGING_TABLE_STATUS_h__RSVD1_                                           = 31;
MA_AGING_TABLE_STATUS_l_ERROR_ADDRESS                                     = 12;
MA_AGING_TABLE_STATUS_h_ERROR_ADDRESS                                     = 29;
MA_AGING_TABLE_STATUS_l__RSVD0_                                           = 4;
MA_AGING_TABLE_STATUS_h__RSVD0_                                           = 11;
MA_AGING_TABLE_STATUS_b_GLOBAL_INIT_DONE                                  = 3;
MA_AGING_TABLE_STATUS_b_INIT_DONE                                         = 2;
MA_AGING_TABLE_STATUS_b_ECC_CORRECTABLE                                   = 1;
MA_AGING_TABLE_STATUS_b_ECC_UNCORRECTABLE                                 = 0;

MA_AGING_TABLE_CONFIG_WIDTH                                               = 1;
def MA_AGING_TABLE_CONFIG(qword) :
	return ((qword * 8) + 0x00000B8 + FWD_SHELL_CTL_BASE);
def MA_AGING_TABLE_CONFIG_GET_DEFAULT() :
	return "0x20311";

MA_AGING_TABLE_CONFIG_l_GEN_ECC_INST_NUM                                  = 25;
MA_AGING_TABLE_CONFIG_h_GEN_ECC_INST_NUM                                  = 31;
MA_AGING_TABLE_CONFIG_l__RSVD3_                                           = 20;
MA_AGING_TABLE_CONFIG_h__RSVD3_                                           = 24;
MA_AGING_TABLE_CONFIG_l_READ_MARGIN                                       = 16;
MA_AGING_TABLE_CONFIG_h_READ_MARGIN                                       = 19;
MA_AGING_TABLE_CONFIG_l__RSVD2_                                           = 13;
MA_AGING_TABLE_CONFIG_h__RSVD2_                                           = 15;
MA_AGING_TABLE_CONFIG_b_READ_MARGIN_ENABLE                                = 12;
MA_AGING_TABLE_CONFIG_l__RSVD1_                                           = 10;
MA_AGING_TABLE_CONFIG_h__RSVD1_                                           = 11;
MA_AGING_TABLE_CONFIG_b_U_ECC_COUNT_ENABLE                                = 9;
MA_AGING_TABLE_CONFIG_b_C_ECC_COUNT_ENABLE                                = 8;
MA_AGING_TABLE_CONFIG_l__RSVD0_                                           = 6;
MA_AGING_TABLE_CONFIG_h__RSVD0_                                           = 7;
MA_AGING_TABLE_CONFIG_b_MASK_INT                                          = 5;
MA_AGING_TABLE_CONFIG_b_LS_BYPASS                                         = 4;
MA_AGING_TABLE_CONFIG_b_LS_FORCE                                          = 3;
MA_AGING_TABLE_CONFIG_b_INVERT_2                                          = 2;
MA_AGING_TABLE_CONFIG_b_INVERT_1                                          = 1;
MA_AGING_TABLE_CONFIG_b_ECC_ENABLE                                        = 0;

MA_DIRTY_TABLE_STATUS_WIDTH                                               = 1;
def MA_DIRTY_TABLE_STATUS(qword) :
	return ((qword * 8) + 0x00000C0 + FWD_SHELL_CTL_BASE);
def MA_DIRTY_TABLE_STATUS_GET_DEFAULT() :
	return "0x0";

MA_DIRTY_TABLE_STATUS_l__RSVD1_                                           = 30;
MA_DIRTY_TABLE_STATUS_h__RSVD1_                                           = 31;
MA_DIRTY_TABLE_STATUS_l_ERROR_ADDRESS                                     = 12;
MA_DIRTY_TABLE_STATUS_h_ERROR_ADDRESS                                     = 29;
MA_DIRTY_TABLE_STATUS_l__RSVD0_                                           = 4;
MA_DIRTY_TABLE_STATUS_h__RSVD0_                                           = 11;
MA_DIRTY_TABLE_STATUS_b_GLOBAL_INIT_DONE                                  = 3;
MA_DIRTY_TABLE_STATUS_b_INIT_DONE                                         = 2;
MA_DIRTY_TABLE_STATUS_b_ECC_CORRECTABLE                                   = 1;
MA_DIRTY_TABLE_STATUS_b_ECC_UNCORRECTABLE                                 = 0;

MA_DIRTY_TABLE_CONFIG_WIDTH                                               = 1;
def MA_DIRTY_TABLE_CONFIG(qword) :
	return ((qword * 8) + 0x00000C8 + FWD_SHELL_CTL_BASE);
def MA_DIRTY_TABLE_CONFIG_GET_DEFAULT() :
	return "0x20311";

MA_DIRTY_TABLE_CONFIG_l_GEN_ECC_INST_NUM                                  = 25;
MA_DIRTY_TABLE_CONFIG_h_GEN_ECC_INST_NUM                                  = 31;
MA_DIRTY_TABLE_CONFIG_l__RSVD3_                                           = 20;
MA_DIRTY_TABLE_CONFIG_h__RSVD3_                                           = 24;
MA_DIRTY_TABLE_CONFIG_l_READ_MARGIN                                       = 16;
MA_DIRTY_TABLE_CONFIG_h_READ_MARGIN                                       = 19;
MA_DIRTY_TABLE_CONFIG_l__RSVD2_                                           = 13;
MA_DIRTY_TABLE_CONFIG_h__RSVD2_                                           = 15;
MA_DIRTY_TABLE_CONFIG_b_READ_MARGIN_ENABLE                                = 12;
MA_DIRTY_TABLE_CONFIG_l__RSVD1_                                           = 10;
MA_DIRTY_TABLE_CONFIG_h__RSVD1_                                           = 11;
MA_DIRTY_TABLE_CONFIG_b_U_ECC_COUNT_ENABLE                                = 9;
MA_DIRTY_TABLE_CONFIG_b_C_ECC_COUNT_ENABLE                                = 8;
MA_DIRTY_TABLE_CONFIG_l__RSVD0_                                           = 6;
MA_DIRTY_TABLE_CONFIG_h__RSVD0_                                           = 7;
MA_DIRTY_TABLE_CONFIG_b_MASK_INT                                          = 5;
MA_DIRTY_TABLE_CONFIG_b_LS_BYPASS                                         = 4;
MA_DIRTY_TABLE_CONFIG_b_LS_FORCE                                          = 3;
MA_DIRTY_TABLE_CONFIG_b_INVERT_2                                          = 2;
MA_DIRTY_TABLE_CONFIG_b_INVERT_1                                          = 1;
MA_DIRTY_TABLE_CONFIG_b_ECC_ENABLE                                        = 0;

MA_TABLE_HASH_STATUS_WIDTH                                                = 1;
MA_TABLE_HASH_STATUS_ENTRIES                                              = 10;
def MA_TABLE_HASH_STATUS(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000100 + FWD_SHELL_CTL_BASE);
def MA_TABLE_HASH_STATUS_GET_DEFAULT() :
	return "0x0";

MA_TABLE_HASH_STATUS_l__RSVD1_                                            = 30;
MA_TABLE_HASH_STATUS_h__RSVD1_                                            = 31;
MA_TABLE_HASH_STATUS_l_ERROR_ADDRESS                                      = 12;
MA_TABLE_HASH_STATUS_h_ERROR_ADDRESS                                      = 29;
MA_TABLE_HASH_STATUS_l__RSVD0_                                            = 4;
MA_TABLE_HASH_STATUS_h__RSVD0_                                            = 11;
MA_TABLE_HASH_STATUS_b_GLOBAL_INIT_DONE                                   = 3;
MA_TABLE_HASH_STATUS_b_INIT_DONE                                          = 2;
MA_TABLE_HASH_STATUS_b_ECC_CORRECTABLE                                    = 1;
MA_TABLE_HASH_STATUS_b_ECC_UNCORRECTABLE                                  = 0;

MA_TABLE_HASH_CONFIG_WIDTH                                                = 1;
MA_TABLE_HASH_CONFIG_ENTRIES                                              = 10;
def MA_TABLE_HASH_CONFIG(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000180 + FWD_SHELL_CTL_BASE);
def MA_TABLE_HASH_CONFIG_GET_DEFAULT() :
	return "0x20311";

MA_TABLE_HASH_CONFIG_l_GEN_ECC_INST_NUM                                   = 25;
MA_TABLE_HASH_CONFIG_h_GEN_ECC_INST_NUM                                   = 31;
MA_TABLE_HASH_CONFIG_l__RSVD3_                                            = 20;
MA_TABLE_HASH_CONFIG_h__RSVD3_                                            = 24;
MA_TABLE_HASH_CONFIG_l_READ_MARGIN                                        = 16;
MA_TABLE_HASH_CONFIG_h_READ_MARGIN                                        = 19;
MA_TABLE_HASH_CONFIG_l__RSVD2_                                            = 13;
MA_TABLE_HASH_CONFIG_h__RSVD2_                                            = 15;
MA_TABLE_HASH_CONFIG_b_READ_MARGIN_ENABLE                                 = 12;
MA_TABLE_HASH_CONFIG_l__RSVD1_                                            = 10;
MA_TABLE_HASH_CONFIG_h__RSVD1_                                            = 11;
MA_TABLE_HASH_CONFIG_b_U_ECC_COUNT_ENABLE                                 = 9;
MA_TABLE_HASH_CONFIG_b_C_ECC_COUNT_ENABLE                                 = 8;
MA_TABLE_HASH_CONFIG_l__RSVD0_                                            = 6;
MA_TABLE_HASH_CONFIG_h__RSVD0_                                            = 7;
MA_TABLE_HASH_CONFIG_b_MASK_INT                                           = 5;
MA_TABLE_HASH_CONFIG_b_LS_BYPASS                                          = 4;
MA_TABLE_HASH_CONFIG_b_LS_FORCE                                           = 3;
MA_TABLE_HASH_CONFIG_b_INVERT_2                                           = 2;
MA_TABLE_HASH_CONFIG_b_INVERT_1                                           = 1;
MA_TABLE_HASH_CONFIG_b_ECC_ENABLE                                         = 0;

MA_TABLE_RAM_STATUS_WIDTH                                                 = 1;
MA_TABLE_RAM_STATUS_ENTRIES                                               = 2;
def MA_TABLE_RAM_STATUS(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000200 + FWD_SHELL_CTL_BASE);
def MA_TABLE_RAM_STATUS_GET_DEFAULT() :
	return "0x0";

MA_TABLE_RAM_STATUS_l__RSVD1_                                             = 30;
MA_TABLE_RAM_STATUS_h__RSVD1_                                             = 31;
MA_TABLE_RAM_STATUS_l_ERROR_ADDRESS                                       = 12;
MA_TABLE_RAM_STATUS_h_ERROR_ADDRESS                                       = 29;
MA_TABLE_RAM_STATUS_l__RSVD0_                                             = 4;
MA_TABLE_RAM_STATUS_h__RSVD0_                                             = 11;
MA_TABLE_RAM_STATUS_b_GLOBAL_INIT_DONE                                    = 3;
MA_TABLE_RAM_STATUS_b_INIT_DONE                                           = 2;
MA_TABLE_RAM_STATUS_b_ECC_CORRECTABLE                                     = 1;
MA_TABLE_RAM_STATUS_b_ECC_UNCORRECTABLE                                   = 0;

MA_TABLE_RAM_CONFIG_WIDTH                                                 = 1;
MA_TABLE_RAM_CONFIG_ENTRIES                                               = 2;
def MA_TABLE_RAM_CONFIG(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000210 + FWD_SHELL_CTL_BASE);
def MA_TABLE_RAM_CONFIG_GET_DEFAULT() :
	return "0x20311";

MA_TABLE_RAM_CONFIG_l_GEN_ECC_INST_NUM                                    = 25;
MA_TABLE_RAM_CONFIG_h_GEN_ECC_INST_NUM                                    = 31;
MA_TABLE_RAM_CONFIG_l__RSVD3_                                             = 20;
MA_TABLE_RAM_CONFIG_h__RSVD3_                                             = 24;
MA_TABLE_RAM_CONFIG_l_READ_MARGIN                                         = 16;
MA_TABLE_RAM_CONFIG_h_READ_MARGIN                                         = 19;
MA_TABLE_RAM_CONFIG_l__RSVD2_                                             = 13;
MA_TABLE_RAM_CONFIG_h__RSVD2_                                             = 15;
MA_TABLE_RAM_CONFIG_b_READ_MARGIN_ENABLE                                  = 12;
MA_TABLE_RAM_CONFIG_l__RSVD1_                                             = 10;
MA_TABLE_RAM_CONFIG_h__RSVD1_                                             = 11;
MA_TABLE_RAM_CONFIG_b_U_ECC_COUNT_ENABLE                                  = 9;
MA_TABLE_RAM_CONFIG_b_C_ECC_COUNT_ENABLE                                  = 8;
MA_TABLE_RAM_CONFIG_l__RSVD0_                                             = 6;
MA_TABLE_RAM_CONFIG_h__RSVD0_                                             = 7;
MA_TABLE_RAM_CONFIG_b_MASK_INT                                            = 5;
MA_TABLE_RAM_CONFIG_b_LS_BYPASS                                           = 4;
MA_TABLE_RAM_CONFIG_b_LS_FORCE                                            = 3;
MA_TABLE_RAM_CONFIG_b_INVERT_2                                            = 2;
MA_TABLE_RAM_CONFIG_b_INVERT_1                                            = 1;
MA_TABLE_RAM_CONFIG_b_ECC_ENABLE                                          = 0;

MA_TABLE_TCAM_STATUS_WIDTH                                                = 1;
MA_TABLE_TCAM_STATUS_ENTRIES                                              = 4;
def MA_TABLE_TCAM_STATUS(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000240 + FWD_SHELL_CTL_BASE);
def MA_TABLE_TCAM_STATUS_GET_DEFAULT() :
	return "0x0";

MA_TABLE_TCAM_STATUS_l__RSVD1_                                            = 30;
MA_TABLE_TCAM_STATUS_h__RSVD1_                                            = 31;
MA_TABLE_TCAM_STATUS_l_ERROR_ADDRESS                                      = 12;
MA_TABLE_TCAM_STATUS_h_ERROR_ADDRESS                                      = 29;
MA_TABLE_TCAM_STATUS_l__RSVD0_                                            = 4;
MA_TABLE_TCAM_STATUS_h__RSVD0_                                            = 11;
MA_TABLE_TCAM_STATUS_b_GLOBAL_INIT_DONE                                   = 3;
MA_TABLE_TCAM_STATUS_b_INIT_DONE                                          = 2;
MA_TABLE_TCAM_STATUS_b_ECC_CORRECTABLE                                    = 1;
MA_TABLE_TCAM_STATUS_b_ECC_UNCORRECTABLE                                  = 0;

MA_TABLE_TCAM_CONFIG_WIDTH                                                = 1;
MA_TABLE_TCAM_CONFIG_ENTRIES                                              = 4;
def MA_TABLE_TCAM_CONFIG(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000260 + FWD_SHELL_CTL_BASE);
def MA_TABLE_TCAM_CONFIG_GET_DEFAULT() :
	return "0x20311";

MA_TABLE_TCAM_CONFIG_l_GEN_ECC_INST_NUM                                   = 25;
MA_TABLE_TCAM_CONFIG_h_GEN_ECC_INST_NUM                                   = 31;
MA_TABLE_TCAM_CONFIG_l__RSVD3_                                            = 20;
MA_TABLE_TCAM_CONFIG_h__RSVD3_                                            = 24;
MA_TABLE_TCAM_CONFIG_l_READ_MARGIN                                        = 16;
MA_TABLE_TCAM_CONFIG_h_READ_MARGIN                                        = 19;
MA_TABLE_TCAM_CONFIG_l__RSVD2_                                            = 13;
MA_TABLE_TCAM_CONFIG_h__RSVD2_                                            = 15;
MA_TABLE_TCAM_CONFIG_b_READ_MARGIN_ENABLE                                 = 12;
MA_TABLE_TCAM_CONFIG_b_TCAM_UPDATE_DIS                                    = 11;
MA_TABLE_TCAM_CONFIG_b_TCAM_CHECK_ERR_DIS                                 = 10;
MA_TABLE_TCAM_CONFIG_b_U_ECC_COUNT_ENABLE                                 = 9;
MA_TABLE_TCAM_CONFIG_b_C_ECC_COUNT_ENABLE                                 = 8;
MA_TABLE_TCAM_CONFIG_l__RSVD0_                                            = 6;
MA_TABLE_TCAM_CONFIG_h__RSVD0_                                            = 7;
MA_TABLE_TCAM_CONFIG_b_MASK_INT                                           = 5;
MA_TABLE_TCAM_CONFIG_b_LS_BYPASS                                          = 4;
MA_TABLE_TCAM_CONFIG_b_LS_FORCE                                           = 3;
MA_TABLE_TCAM_CONFIG_b_INVERT_2                                           = 2;
MA_TABLE_TCAM_CONFIG_b_INVERT_1                                           = 1;
MA_TABLE_TCAM_CONFIG_b_ECC_ENABLE                                         = 0;

################ POLICERS_BASE ################
POLICERS_BASE                                                   = 0x3E00000;
POLICERS_SIZE                                                   = 0x0010000;

POL_CNTR_STATE_WIDTH                                                      = 2;
POL_CNTR_STATE_ENTRIES_0                                                  = 2048;
POL_CNTR_STATE_ENTRIES_1                                                  = 10;
def POL_CNTR_STATE(index1, index0, qword) :
	return ((0x0008000 * index1) + (0x0000010 * index0) + (qword * 8) +  0x0000000 + POLICERS_BASE);
def POL_CNTR_STATE_GET_DEFAULT() :
	return "0x0";

POL_CNTR_STATE_l_DATA_CNTP                                                = 44;
POL_CNTR_STATE_h_DATA_CNTP                                                = 79;
POL_CNTR_STATE_l_DATA_CNTB                                                = 0;
POL_CNTR_STATE_h_DATA_CNTB                                                = 43;

POL_STATE_WIDTH                                                           = 4;
POL_STATE_ENTRIES_0                                                       = 2048;
POL_STATE_ENTRIES_1                                                       = 2;
def POL_STATE(index1, index0, qword) :
	return ((0x0010000 * index1) + (0x0000020 * index0) + (qword * 8) +  0x0080000 + POLICERS_BASE);
def POL_STATE_GET_DEFAULT() :
	return "0x0";

POL_STATE_l_TIME_STORED                                                   = 184;
POL_STATE_h_TIME_STORED                                                   = 207;
POL_STATE_l_CIR                                                           = 173;
POL_STATE_h_CIR                                                           = 183;
POL_STATE_l_CIR_UNIT                                                      = 170;
POL_STATE_h_CIR_UNIT                                                      = 172;
POL_STATE_l_CBS                                                           = 157;
POL_STATE_h_CBS                                                           = 169;
POL_STATE_l_CBS_UNIT                                                      = 155;
POL_STATE_h_CBS_UNIT                                                      = 156;
POL_STATE_l_EIR                                                           = 144;
POL_STATE_h_EIR                                                           = 154;
POL_STATE_l_EIR_UNIT                                                      = 141;
POL_STATE_h_EIR_UNIT                                                      = 143;
POL_STATE_l_EBS                                                           = 128;
POL_STATE_h_EBS                                                           = 140;
POL_STATE_l__RSVD_                                                        = 80;
POL_STATE_h__RSVD_                                                        = 127;
POL_STATE_l_EBS_UNIT                                                      = 78;
POL_STATE_h_EBS_UNIT                                                      = 79;
POL_STATE_l_CFG                                                           = 74;
POL_STATE_h_CFG                                                           = 77;
POL_STATE_l_CTOK_HI                                                       = 50;
POL_STATE_h_CTOK_HI                                                       = 73;
POL_STATE_l_CTOK_LO                                                       = 37;
POL_STATE_h_CTOK_LO                                                       = 49;
POL_STATE_l_ETOK_HI                                                       = 13;
POL_STATE_h_ETOK_HI                                                       = 36;
POL_STATE_l_ETOK_LO                                                       = 0;
POL_STATE_h_ETOK_LO                                                       = 12;

POL_CFG_WIDTH                                                             = 1;
POL_CFG_ENTRIES_0                                                         = 16;
POL_CFG_ENTRIES_1                                                         = 2;
def POL_CFG(index1, index0, qword) :
	return ((0x0000080 * index1) + (0x0000008 * index0) + (qword * 8) +  0x00A0000 + POLICERS_BASE);
def POL_CFG_GET_DEFAULT() :
	return "0x300000";

POL_CFG_b_UNPOLICE_DROP_CM                                                = 22;
POL_CFG_b_UNPOLICE_DROP_PRECM                                             = 21;
POL_CFG_b_CREDIT_FRAME_ERR                                                = 20;
POL_CFG_b_CREDIT_L3_LEN_ERR                                               = 19;
POL_CFG_b_MARK_MD                                                         = 18;
POL_CFG_b_MD_POSITION                                                     = 17;
POL_CFG_b_CB                                                              = 16;
POL_CFG_b_CF                                                              = 15;
POL_CFG_b_COLOR_SELECT                                                    = 14;
POL_CFG_b_PRECEDENCEE                                                     = 13;
POL_CFG_b_DEBIT_MODE                                                      = 12;
POL_CFG_b_L3_LEN_MODE                                                     = 11;
POL_CFG_l_START_HDR                                                       = 8;
POL_CFG_h_START_HDR                                                       = 10;
POL_CFG_l_ADJUST_LEN                                                      = 0;
POL_CFG_h_ADJUST_LEN                                                      = 7;

POL_DSCP_WIDTH                                                            = 1;
POL_DSCP_ENTRIES_0                                                        = 64;
POL_DSCP_ENTRIES_1                                                        = 16;
def POL_DSCP(index1, index0, qword) :
	return ((0x0000200 * index1) + (0x0000008 * index0) + (qword * 8) +  0x00A2000 + POLICERS_BASE);
def POL_DSCP_GET_DEFAULT() :
	return "0x0";

POL_DSCP_b_IR                                                             = 14;
POL_DSCP_b_IG                                                             = 13;
POL_DSCP_b_DROP_ER                                                        = 12;
POL_DSCP_l_TO_YELLOW                                                      = 6;
POL_DSCP_h_TO_YELLOW                                                      = 11;
POL_DSCP_l_TO_RED                                                         = 0;
POL_DSCP_h_TO_RED                                                         = 5;

POL_VPRI_WIDTH                                                            = 1;
POL_VPRI_ENTRIES_0                                                        = 16;
POL_VPRI_ENTRIES_1                                                        = 16;
def POL_VPRI(index1, index0, qword) :
	return ((0x0000080 * index1) + (0x0000008 * index0) + (qword * 8) +  0x00A4000 + POLICERS_BASE);
def POL_VPRI_GET_DEFAULT() :
	return "0x0";

POL_VPRI_b_IR                                                             = 10;
POL_VPRI_b_IG                                                             = 9;
POL_VPRI_b_DROP_ER                                                        = 8;
POL_VPRI_l_TO_YELLOW                                                      = 4;
POL_VPRI_h_TO_YELLOW                                                      = 7;
POL_VPRI_l_TO_RED                                                         = 0;
POL_VPRI_h_TO_RED                                                         = 3;

POL_TIME_UNIT_WIDTH                                                       = 1;
def POL_TIME_UNIT(qword) :
	return ((qword * 8) + 0x00A4800 + POLICERS_BASE);
def POL_TIME_UNIT_GET_DEFAULT() :
	return "0x0";

POL_TIME_UNIT_l_POL_TIME_UNIT                                             = 0;
POL_TIME_UNIT_h_POL_TIME_UNIT                                             = 19;

POL_TIME_WIDTH                                                            = 1;
def POL_TIME(qword) :
	return ((qword * 8) + 0x00A4808 + POLICERS_BASE);
def POL_TIME_GET_DEFAULT() :
	return "0x0";

POL_TIME_l_POL_TIME                                                       = 0;
POL_TIME_h_POL_TIME                                                       = 47;

POL_SWEEP_WIDTH                                                           = 1;
def POL_SWEEP(qword) :
	return ((qword * 8) + 0x00A4810 + POLICERS_BASE);
def POL_SWEEP_GET_DEFAULT() :
	return "0x0";

POL_SWEEP_l_ELAPSE_CYCLE                                                  = 32;
POL_SWEEP_h_ELAPSE_CYCLE                                                  = 47;
POL_SWEEP_l_ELAPSE_SLOT                                                   = 24;
POL_SWEEP_h_ELAPSE_SLOT                                                   = 31;
POL_SWEEP_l_POL0_HI                                                       = 12;
POL_SWEEP_h_POL0_HI                                                       = 23;
POL_SWEEP_l_POL1_HI                                                       = 0;
POL_SWEEP_h_POL1_HI                                                       = 11;

POL_SWEEP_LAST_WIDTH                                                      = 1;
def POL_SWEEP_LAST(qword) :
	return ((qword * 8) + 0x00A4818 + POLICERS_BASE);
def POL_SWEEP_LAST_GET_DEFAULT() :
	return "0x0";

POL_SWEEP_LAST_l_POL_SWEEP_LAST                                           = 0;
POL_SWEEP_LAST_h_POL_SWEEP_LAST                                           = 47;

POL_SWEEP_PERIOD_MAX_WIDTH                                                = 1;
def POL_SWEEP_PERIOD_MAX(qword) :
	return ((qword * 8) + 0x00A4820 + POLICERS_BASE);
def POL_SWEEP_PERIOD_MAX_GET_DEFAULT() :
	return "0x0";

POL_SWEEP_PERIOD_MAX_l_POL_SWEEP_PERIOD_MAX                               = 0;
POL_SWEEP_PERIOD_MAX_h_POL_SWEEP_PERIOD_MAX                               = 47;

################ SAF_BASE ################
SAF_BASE                                                        = 0x3EB0000;
SAF_SIZE                                                        = 0x0000100;

SAF_HEAD_CACHE_WIDTH                                                      = 8;
SAF_HEAD_CACHE_ENTRIES                                                    = 24;
def SAF_HEAD_CACHE(index, qword) :
	return ((0x0000040 * index) + (qword * 8) + 0x0000000 + SAF_BASE);
def SAF_HEAD_CACHE_GET_DEFAULT() :
	return "0x0";

SAF_HEAD_CACHE_l__RSVD1_                                                  = 448;
SAF_HEAD_CACHE_h__RSVD1_                                                  = 511;
SAF_HEAD_CACHE_l__RSVD0_                                                  = 384;
SAF_HEAD_CACHE_h__RSVD0_                                                  = 447;
SAF_HEAD_CACHE_l_DATA5                                                    = 320;
SAF_HEAD_CACHE_h_DATA5                                                    = 383;
SAF_HEAD_CACHE_l_DATA4                                                    = 256;
SAF_HEAD_CACHE_h_DATA4                                                    = 319;
SAF_HEAD_CACHE_l_DATA3                                                    = 192;
SAF_HEAD_CACHE_h_DATA3                                                    = 255;
SAF_HEAD_CACHE_l_DATA2                                                    = 128;
SAF_HEAD_CACHE_h_DATA2                                                    = 191;
SAF_HEAD_CACHE_l_DATA1                                                    = 64;
SAF_HEAD_CACHE_h_DATA1                                                    = 127;
SAF_HEAD_CACHE_l_DATA0                                                    = 0;
SAF_HEAD_CACHE_h_DATA0                                                    = 63;

SAF_MATRIX_WIDTH                                                          = 1;
SAF_MATRIX_ENTRIES                                                        = 24;
def SAF_MATRIX(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000800 + SAF_BASE);
def SAF_MATRIX_GET_DEFAULT() :
	return "0x0";

SAF_MATRIX_l_ENABLE_SNF                                                   = 3;
SAF_MATRIX_h_ENABLE_SNF                                                   = 26;
SAF_MATRIX_l_CUT_THRU_MODE                                                = 1;
SAF_MATRIX_h_CUT_THRU_MODE                                                = 2;
SAF_MATRIX_b_IGNORE_FRAME_ERROR                                           = 0;

TAIL_CSUM_CFG_WIDTH                                                       = 1;
def TAIL_CSUM_CFG(qword) :
	return ((qword * 8) + 0x0000A00 + SAF_BASE);
def TAIL_CSUM_CFG_GET_DEFAULT() :
	return "0x0";

TAIL_CSUM_CFG_b_SAF_DECAP_UDP                                             = 2;
TAIL_CSUM_CFG_b_SAF_ENCAP_NON_L4                                          = 1;
TAIL_CSUM_CFG_b_SAF_ENCAP_L4                                              = 0;

################ TRIG_USAGE_BASE ################
TRIG_USAGE_BASE                                                 = 0x3F00000;
TRIG_USAGE_SIZE                                                 = 0x0008000;

TRIGGER_RATE_LIM_CFG_1_WIDTH                                              = 1;
TRIGGER_RATE_LIM_CFG_1_ENTRIES                                            = 16;
def TRIGGER_RATE_LIM_CFG_1(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000000 + TRIG_USAGE_BASE);
def TRIGGER_RATE_LIM_CFG_1_GET_DEFAULT() :
	return "0x0";

TRIGGER_RATE_LIM_CFG_1_l_RATE_EXPONENT                                    = 24;
TRIGGER_RATE_LIM_CFG_1_h_RATE_EXPONENT                                    = 26;
TRIGGER_RATE_LIM_CFG_1_l_RATE_MANTISSA                                    = 12;
TRIGGER_RATE_LIM_CFG_1_h_RATE_MANTISSA                                    = 23;
TRIGGER_RATE_LIM_CFG_1_l_CAPACITY                                         = 0;
TRIGGER_RATE_LIM_CFG_1_h_CAPACITY                                         = 11;

TRIGGER_RATE_LIM_USAGE_WIDTH                                              = 1;
TRIGGER_RATE_LIM_USAGE_ENTRIES                                            = 16;
def TRIGGER_RATE_LIM_USAGE(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000080 + TRIG_USAGE_BASE);
def TRIGGER_RATE_LIM_USAGE_GET_DEFAULT() :
	return "0x0";

TRIGGER_RATE_LIM_USAGE_l_LEVEL                                            = 0;
TRIGGER_RATE_LIM_USAGE_h_LEVEL                                            = 26;

################ TAIL_MISC_BASE ################
TAIL_MISC_BASE                                                  = 0x3F00200;
TAIL_MISC_SIZE                                                  = 0x0010000;

TAIL_IP_WIDTH                                                             = 1;
def TAIL_IP(qword) :
	return ((qword * 8) + 0x0000000 + TAIL_MISC_BASE);
def TAIL_IP_GET_DEFAULT() :
	return "0x0";

TAIL_IP_b_STATE_ERROR                                                     = 1;
TAIL_IP_b_MEM_ERROR                                                       = 0;

TAIL_IM_WIDTH                                                             = 1;
def TAIL_IM(qword) :
	return ((qword * 8) + 0x0000008 + TAIL_MISC_BASE);
def TAIL_IM_GET_DEFAULT() :
	return "0x3";

TAIL_IM_b_STATE_ERROR                                                     = 1;
TAIL_IM_b_MEM_ERROR                                                       = 0;

################ TAIL_SHELL_CTL_BASE ################
TAIL_SHELL_CTL_BASE                                             = 0x3F00800;
TAIL_SHELL_CTL_SIZE                                             = 0x0000400;

TAIL_ECC_COR_ERR_WIDTH                                                    = 1;
def TAIL_ECC_COR_ERR(qword) :
	return ((qword * 8) + 0x0000000 + TAIL_SHELL_CTL_BASE);
def TAIL_ECC_COR_ERR_GET_DEFAULT() :
	return "0x0";

TAIL_ECC_COR_ERR_l__RSVD_                                                 = 12;
TAIL_ECC_COR_ERR_h__RSVD_                                                 = 31;
TAIL_ECC_COR_ERR_l_COUNTER                                                = 0;
TAIL_ECC_COR_ERR_h_COUNTER                                                = 11;

TAIL_ECC_UNCOR_ERR_WIDTH                                                  = 1;
def TAIL_ECC_UNCOR_ERR(qword) :
	return ((qword * 8) + 0x0000008 + TAIL_SHELL_CTL_BASE);
def TAIL_ECC_UNCOR_ERR_GET_DEFAULT() :
	return "0x0";

TAIL_ECC_UNCOR_ERR_l__RSVD_                                               = 12;
TAIL_ECC_UNCOR_ERR_h__RSVD_                                               = 31;
TAIL_ECC_UNCOR_ERR_l_COUNTER                                              = 0;
TAIL_ECC_UNCOR_ERR_h_COUNTER                                              = 11;

POL_DECIS_STATUS_WIDTH                                                    = 1;
def POL_DECIS_STATUS(qword) :
	return ((qword * 8) + 0x0000010 + TAIL_SHELL_CTL_BASE);
def POL_DECIS_STATUS_GET_DEFAULT() :
	return "0x0";

POL_DECIS_STATUS_l__RSVD1_                                                = 30;
POL_DECIS_STATUS_h__RSVD1_                                                = 31;
POL_DECIS_STATUS_l_ERROR_ADDRESS                                          = 12;
POL_DECIS_STATUS_h_ERROR_ADDRESS                                          = 29;
POL_DECIS_STATUS_l__RSVD0_                                                = 4;
POL_DECIS_STATUS_h__RSVD0_                                                = 11;
POL_DECIS_STATUS_b_GLOBAL_INIT_DONE                                       = 3;
POL_DECIS_STATUS_b_INIT_DONE                                              = 2;
POL_DECIS_STATUS_b_ECC_CORRECTABLE                                        = 1;
POL_DECIS_STATUS_b_ECC_UNCORRECTABLE                                      = 0;

POL_DECIS_CONFIG_WIDTH                                                    = 1;
def POL_DECIS_CONFIG(qword) :
	return ((qword * 8) + 0x0000018 + TAIL_SHELL_CTL_BASE);
def POL_DECIS_CONFIG_GET_DEFAULT() :
	return "0x20311";

POL_DECIS_CONFIG_l_GEN_ECC_INST_NUM                                       = 25;
POL_DECIS_CONFIG_h_GEN_ECC_INST_NUM                                       = 31;
POL_DECIS_CONFIG_l__RSVD3_                                                = 20;
POL_DECIS_CONFIG_h__RSVD3_                                                = 24;
POL_DECIS_CONFIG_l_READ_MARGIN                                            = 16;
POL_DECIS_CONFIG_h_READ_MARGIN                                            = 19;
POL_DECIS_CONFIG_l__RSVD2_                                                = 13;
POL_DECIS_CONFIG_h__RSVD2_                                                = 15;
POL_DECIS_CONFIG_b_READ_MARGIN_ENABLE                                     = 12;
POL_DECIS_CONFIG_l__RSVD1_                                                = 10;
POL_DECIS_CONFIG_h__RSVD1_                                                = 11;
POL_DECIS_CONFIG_b_U_ECC_COUNT_ENABLE                                     = 9;
POL_DECIS_CONFIG_b_C_ECC_COUNT_ENABLE                                     = 8;
POL_DECIS_CONFIG_l__RSVD0_                                                = 6;
POL_DECIS_CONFIG_h__RSVD0_                                                = 7;
POL_DECIS_CONFIG_b_MASK_INT                                               = 5;
POL_DECIS_CONFIG_b_LS_BYPASS                                              = 4;
POL_DECIS_CONFIG_b_LS_FORCE                                               = 3;
POL_DECIS_CONFIG_b_INVERT_2                                               = 2;
POL_DECIS_CONFIG_b_INVERT_1                                               = 1;
POL_DECIS_CONFIG_b_ECC_ENABLE                                             = 0;

POL_DSCP_CFG_STATUS_WIDTH                                                 = 1;
def POL_DSCP_CFG_STATUS(qword) :
	return ((qword * 8) + 0x0000020 + TAIL_SHELL_CTL_BASE);
def POL_DSCP_CFG_STATUS_GET_DEFAULT() :
	return "0x0";

POL_DSCP_CFG_STATUS_l__RSVD1_                                             = 30;
POL_DSCP_CFG_STATUS_h__RSVD1_                                             = 31;
POL_DSCP_CFG_STATUS_l_ERROR_ADDRESS                                       = 12;
POL_DSCP_CFG_STATUS_h_ERROR_ADDRESS                                       = 29;
POL_DSCP_CFG_STATUS_l__RSVD0_                                             = 4;
POL_DSCP_CFG_STATUS_h__RSVD0_                                             = 11;
POL_DSCP_CFG_STATUS_b_GLOBAL_INIT_DONE                                    = 3;
POL_DSCP_CFG_STATUS_b_INIT_DONE                                           = 2;
POL_DSCP_CFG_STATUS_b_ECC_CORRECTABLE                                     = 1;
POL_DSCP_CFG_STATUS_b_ECC_UNCORRECTABLE                                   = 0;

POL_DSCP_CFG_CONFIG_WIDTH                                                 = 1;
def POL_DSCP_CFG_CONFIG(qword) :
	return ((qword * 8) + 0x0000028 + TAIL_SHELL_CTL_BASE);
def POL_DSCP_CFG_CONFIG_GET_DEFAULT() :
	return "0x20311";

POL_DSCP_CFG_CONFIG_l_GEN_ECC_INST_NUM                                    = 25;
POL_DSCP_CFG_CONFIG_h_GEN_ECC_INST_NUM                                    = 31;
POL_DSCP_CFG_CONFIG_l__RSVD3_                                             = 20;
POL_DSCP_CFG_CONFIG_h__RSVD3_                                             = 24;
POL_DSCP_CFG_CONFIG_l_READ_MARGIN                                         = 16;
POL_DSCP_CFG_CONFIG_h_READ_MARGIN                                         = 19;
POL_DSCP_CFG_CONFIG_l__RSVD2_                                             = 13;
POL_DSCP_CFG_CONFIG_h__RSVD2_                                             = 15;
POL_DSCP_CFG_CONFIG_b_READ_MARGIN_ENABLE                                  = 12;
POL_DSCP_CFG_CONFIG_l__RSVD1_                                             = 10;
POL_DSCP_CFG_CONFIG_h__RSVD1_                                             = 11;
POL_DSCP_CFG_CONFIG_b_U_ECC_COUNT_ENABLE                                  = 9;
POL_DSCP_CFG_CONFIG_b_C_ECC_COUNT_ENABLE                                  = 8;
POL_DSCP_CFG_CONFIG_l__RSVD0_                                             = 6;
POL_DSCP_CFG_CONFIG_h__RSVD0_                                             = 7;
POL_DSCP_CFG_CONFIG_b_MASK_INT                                            = 5;
POL_DSCP_CFG_CONFIG_b_LS_BYPASS                                           = 4;
POL_DSCP_CFG_CONFIG_b_LS_FORCE                                            = 3;
POL_DSCP_CFG_CONFIG_b_INVERT_2                                            = 2;
POL_DSCP_CFG_CONFIG_b_INVERT_1                                            = 1;
POL_DSCP_CFG_CONFIG_b_ECC_ENABLE                                          = 0;

POL_IN_EARLY_STATUS_WIDTH                                                 = 1;
def POL_IN_EARLY_STATUS(qword) :
	return ((qword * 8) + 0x0000030 + TAIL_SHELL_CTL_BASE);
def POL_IN_EARLY_STATUS_GET_DEFAULT() :
	return "0x0";

POL_IN_EARLY_STATUS_l__RSVD1_                                             = 30;
POL_IN_EARLY_STATUS_h__RSVD1_                                             = 31;
POL_IN_EARLY_STATUS_l_ERROR_ADDRESS                                       = 12;
POL_IN_EARLY_STATUS_h_ERROR_ADDRESS                                       = 29;
POL_IN_EARLY_STATUS_l__RSVD0_                                             = 4;
POL_IN_EARLY_STATUS_h__RSVD0_                                             = 11;
POL_IN_EARLY_STATUS_b_GLOBAL_INIT_DONE                                    = 3;
POL_IN_EARLY_STATUS_b_INIT_DONE                                           = 2;
POL_IN_EARLY_STATUS_b_ECC_CORRECTABLE                                     = 1;
POL_IN_EARLY_STATUS_b_ECC_UNCORRECTABLE                                   = 0;

POL_IN_EARLY_CONFIG_WIDTH                                                 = 1;
def POL_IN_EARLY_CONFIG(qword) :
	return ((qword * 8) + 0x0000038 + TAIL_SHELL_CTL_BASE);
def POL_IN_EARLY_CONFIG_GET_DEFAULT() :
	return "0x20311";

POL_IN_EARLY_CONFIG_l_GEN_ECC_INST_NUM                                    = 25;
POL_IN_EARLY_CONFIG_h_GEN_ECC_INST_NUM                                    = 31;
POL_IN_EARLY_CONFIG_l__RSVD3_                                             = 20;
POL_IN_EARLY_CONFIG_h__RSVD3_                                             = 24;
POL_IN_EARLY_CONFIG_l_READ_MARGIN                                         = 16;
POL_IN_EARLY_CONFIG_h_READ_MARGIN                                         = 19;
POL_IN_EARLY_CONFIG_l__RSVD2_                                             = 13;
POL_IN_EARLY_CONFIG_h__RSVD2_                                             = 15;
POL_IN_EARLY_CONFIG_b_READ_MARGIN_ENABLE                                  = 12;
POL_IN_EARLY_CONFIG_l__RSVD1_                                             = 10;
POL_IN_EARLY_CONFIG_h__RSVD1_                                             = 11;
POL_IN_EARLY_CONFIG_b_U_ECC_COUNT_ENABLE                                  = 9;
POL_IN_EARLY_CONFIG_b_C_ECC_COUNT_ENABLE                                  = 8;
POL_IN_EARLY_CONFIG_l__RSVD0_                                             = 6;
POL_IN_EARLY_CONFIG_h__RSVD0_                                             = 7;
POL_IN_EARLY_CONFIG_b_MASK_INT                                            = 5;
POL_IN_EARLY_CONFIG_b_LS_BYPASS                                           = 4;
POL_IN_EARLY_CONFIG_b_LS_FORCE                                            = 3;
POL_IN_EARLY_CONFIG_b_INVERT_2                                            = 2;
POL_IN_EARLY_CONFIG_b_INVERT_1                                            = 1;
POL_IN_EARLY_CONFIG_b_ECC_ENABLE                                          = 0;

POL_STATE_STATUS_WIDTH                                                    = 1;
POL_STATE_STATUS_ENTRIES                                                  = 10;
def POL_STATE_STATUS(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000080 + TAIL_SHELL_CTL_BASE);
def POL_STATE_STATUS_GET_DEFAULT() :
	return "0x0";

POL_STATE_STATUS_l__RSVD1_                                                = 30;
POL_STATE_STATUS_h__RSVD1_                                                = 31;
POL_STATE_STATUS_l_ERROR_ADDRESS                                          = 12;
POL_STATE_STATUS_h_ERROR_ADDRESS                                          = 29;
POL_STATE_STATUS_l__RSVD0_                                                = 4;
POL_STATE_STATUS_h__RSVD0_                                                = 11;
POL_STATE_STATUS_b_GLOBAL_INIT_DONE                                       = 3;
POL_STATE_STATUS_b_INIT_DONE                                              = 2;
POL_STATE_STATUS_b_ECC_CORRECTABLE                                        = 1;
POL_STATE_STATUS_b_ECC_UNCORRECTABLE                                      = 0;

POL_STATE_CONFIG_WIDTH                                                    = 1;
POL_STATE_CONFIG_ENTRIES                                                  = 10;
def POL_STATE_CONFIG(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000100 + TAIL_SHELL_CTL_BASE);
def POL_STATE_CONFIG_GET_DEFAULT() :
	return "0x20311";

POL_STATE_CONFIG_l_GEN_ECC_INST_NUM                                       = 25;
POL_STATE_CONFIG_h_GEN_ECC_INST_NUM                                       = 31;
POL_STATE_CONFIG_l__RSVD3_                                                = 20;
POL_STATE_CONFIG_h__RSVD3_                                                = 24;
POL_STATE_CONFIG_l_READ_MARGIN                                            = 16;
POL_STATE_CONFIG_h_READ_MARGIN                                            = 19;
POL_STATE_CONFIG_l__RSVD2_                                                = 13;
POL_STATE_CONFIG_h__RSVD2_                                                = 15;
POL_STATE_CONFIG_b_READ_MARGIN_ENABLE                                     = 12;
POL_STATE_CONFIG_l__RSVD1_                                                = 10;
POL_STATE_CONFIG_h__RSVD1_                                                = 11;
POL_STATE_CONFIG_b_U_ECC_COUNT_ENABLE                                     = 9;
POL_STATE_CONFIG_b_C_ECC_COUNT_ENABLE                                     = 8;
POL_STATE_CONFIG_l__RSVD0_                                                = 6;
POL_STATE_CONFIG_h__RSVD0_                                                = 7;
POL_STATE_CONFIG_b_MASK_INT                                               = 5;
POL_STATE_CONFIG_b_LS_BYPASS                                              = 4;
POL_STATE_CONFIG_b_LS_FORCE                                               = 3;
POL_STATE_CONFIG_b_INVERT_2                                               = 2;
POL_STATE_CONFIG_b_INVERT_1                                               = 1;
POL_STATE_CONFIG_b_ECC_ENABLE                                             = 0;

RX_STATS_BANK_BYTE_STATUS_WIDTH                                           = 1;
RX_STATS_BANK_BYTE_STATUS_ENTRIES                                         = 4;
def RX_STATS_BANK_BYTE_STATUS(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x00001A0 + TAIL_SHELL_CTL_BASE);
def RX_STATS_BANK_BYTE_STATUS_GET_DEFAULT() :
	return "0x0";

RX_STATS_BANK_BYTE_STATUS_l__RSVD1_                                       = 30;
RX_STATS_BANK_BYTE_STATUS_h__RSVD1_                                       = 31;
RX_STATS_BANK_BYTE_STATUS_l_ERROR_ADDRESS                                 = 12;
RX_STATS_BANK_BYTE_STATUS_h_ERROR_ADDRESS                                 = 29;
RX_STATS_BANK_BYTE_STATUS_l__RSVD0_                                       = 4;
RX_STATS_BANK_BYTE_STATUS_h__RSVD0_                                       = 11;
RX_STATS_BANK_BYTE_STATUS_b_GLOBAL_INIT_DONE                              = 3;
RX_STATS_BANK_BYTE_STATUS_b_INIT_DONE                                     = 2;
RX_STATS_BANK_BYTE_STATUS_b_ECC_CORRECTABLE                               = 1;
RX_STATS_BANK_BYTE_STATUS_b_ECC_UNCORRECTABLE                             = 0;

RX_STATS_BANK_BYTE_CONFIG_WIDTH                                           = 1;
RX_STATS_BANK_BYTE_CONFIG_ENTRIES                                         = 4;
def RX_STATS_BANK_BYTE_CONFIG(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x00001C0 + TAIL_SHELL_CTL_BASE);
def RX_STATS_BANK_BYTE_CONFIG_GET_DEFAULT() :
	return "0x20311";

RX_STATS_BANK_BYTE_CONFIG_l_GEN_ECC_INST_NUM                              = 25;
RX_STATS_BANK_BYTE_CONFIG_h_GEN_ECC_INST_NUM                              = 31;
RX_STATS_BANK_BYTE_CONFIG_l__RSVD3_                                       = 20;
RX_STATS_BANK_BYTE_CONFIG_h__RSVD3_                                       = 24;
RX_STATS_BANK_BYTE_CONFIG_l_READ_MARGIN                                   = 16;
RX_STATS_BANK_BYTE_CONFIG_h_READ_MARGIN                                   = 19;
RX_STATS_BANK_BYTE_CONFIG_l__RSVD2_                                       = 13;
RX_STATS_BANK_BYTE_CONFIG_h__RSVD2_                                       = 15;
RX_STATS_BANK_BYTE_CONFIG_b_READ_MARGIN_ENABLE                            = 12;
RX_STATS_BANK_BYTE_CONFIG_l__RSVD1_                                       = 10;
RX_STATS_BANK_BYTE_CONFIG_h__RSVD1_                                       = 11;
RX_STATS_BANK_BYTE_CONFIG_b_U_ECC_COUNT_ENABLE                            = 9;
RX_STATS_BANK_BYTE_CONFIG_b_C_ECC_COUNT_ENABLE                            = 8;
RX_STATS_BANK_BYTE_CONFIG_l__RSVD0_                                       = 6;
RX_STATS_BANK_BYTE_CONFIG_h__RSVD0_                                       = 7;
RX_STATS_BANK_BYTE_CONFIG_b_MASK_INT                                      = 5;
RX_STATS_BANK_BYTE_CONFIG_b_LS_BYPASS                                     = 4;
RX_STATS_BANK_BYTE_CONFIG_b_LS_FORCE                                      = 3;
RX_STATS_BANK_BYTE_CONFIG_b_INVERT_2                                      = 2;
RX_STATS_BANK_BYTE_CONFIG_b_INVERT_1                                      = 1;
RX_STATS_BANK_BYTE_CONFIG_b_ECC_ENABLE                                    = 0;

RX_STATS_BANK_FRAME_STATUS_WIDTH                                          = 1;
RX_STATS_BANK_FRAME_STATUS_ENTRIES                                        = 4;
def RX_STATS_BANK_FRAME_STATUS(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000200 + TAIL_SHELL_CTL_BASE);
def RX_STATS_BANK_FRAME_STATUS_GET_DEFAULT() :
	return "0x0";

RX_STATS_BANK_FRAME_STATUS_l__RSVD1_                                      = 30;
RX_STATS_BANK_FRAME_STATUS_h__RSVD1_                                      = 31;
RX_STATS_BANK_FRAME_STATUS_l_ERROR_ADDRESS                                = 12;
RX_STATS_BANK_FRAME_STATUS_h_ERROR_ADDRESS                                = 29;
RX_STATS_BANK_FRAME_STATUS_l__RSVD0_                                      = 4;
RX_STATS_BANK_FRAME_STATUS_h__RSVD0_                                      = 11;
RX_STATS_BANK_FRAME_STATUS_b_GLOBAL_INIT_DONE                             = 3;
RX_STATS_BANK_FRAME_STATUS_b_INIT_DONE                                    = 2;
RX_STATS_BANK_FRAME_STATUS_b_ECC_CORRECTABLE                              = 1;
RX_STATS_BANK_FRAME_STATUS_b_ECC_UNCORRECTABLE                            = 0;

RX_STATS_BANK_FRAME_CONFIG_WIDTH                                          = 1;
RX_STATS_BANK_FRAME_CONFIG_ENTRIES                                        = 4;
def RX_STATS_BANK_FRAME_CONFIG(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000220 + TAIL_SHELL_CTL_BASE);
def RX_STATS_BANK_FRAME_CONFIG_GET_DEFAULT() :
	return "0x20311";

RX_STATS_BANK_FRAME_CONFIG_l_GEN_ECC_INST_NUM                             = 25;
RX_STATS_BANK_FRAME_CONFIG_h_GEN_ECC_INST_NUM                             = 31;
RX_STATS_BANK_FRAME_CONFIG_l__RSVD3_                                      = 20;
RX_STATS_BANK_FRAME_CONFIG_h__RSVD3_                                      = 24;
RX_STATS_BANK_FRAME_CONFIG_l_READ_MARGIN                                  = 16;
RX_STATS_BANK_FRAME_CONFIG_h_READ_MARGIN                                  = 19;
RX_STATS_BANK_FRAME_CONFIG_l__RSVD2_                                      = 13;
RX_STATS_BANK_FRAME_CONFIG_h__RSVD2_                                      = 15;
RX_STATS_BANK_FRAME_CONFIG_b_READ_MARGIN_ENABLE                           = 12;
RX_STATS_BANK_FRAME_CONFIG_l__RSVD1_                                      = 10;
RX_STATS_BANK_FRAME_CONFIG_h__RSVD1_                                      = 11;
RX_STATS_BANK_FRAME_CONFIG_b_U_ECC_COUNT_ENABLE                           = 9;
RX_STATS_BANK_FRAME_CONFIG_b_C_ECC_COUNT_ENABLE                           = 8;
RX_STATS_BANK_FRAME_CONFIG_l__RSVD0_                                      = 6;
RX_STATS_BANK_FRAME_CONFIG_h__RSVD0_                                      = 7;
RX_STATS_BANK_FRAME_CONFIG_b_MASK_INT                                     = 5;
RX_STATS_BANK_FRAME_CONFIG_b_LS_BYPASS                                    = 4;
RX_STATS_BANK_FRAME_CONFIG_b_LS_FORCE                                     = 3;
RX_STATS_BANK_FRAME_CONFIG_b_INVERT_2                                     = 2;
RX_STATS_BANK_FRAME_CONFIG_b_INVERT_1                                     = 1;
RX_STATS_BANK_FRAME_CONFIG_b_ECC_ENABLE                                   = 0;

RX_STATS_BANK_VLAN_BYTE_STATUS_WIDTH                                      = 1;
RX_STATS_BANK_VLAN_BYTE_STATUS_ENTRIES                                    = 8;
def RX_STATS_BANK_VLAN_BYTE_STATUS(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000280 + TAIL_SHELL_CTL_BASE);
def RX_STATS_BANK_VLAN_BYTE_STATUS_GET_DEFAULT() :
	return "0x0";

RX_STATS_BANK_VLAN_BYTE_STATUS_l__RSVD1_                                  = 30;
RX_STATS_BANK_VLAN_BYTE_STATUS_h__RSVD1_                                  = 31;
RX_STATS_BANK_VLAN_BYTE_STATUS_l_ERROR_ADDRESS                            = 12;
RX_STATS_BANK_VLAN_BYTE_STATUS_h_ERROR_ADDRESS                            = 29;
RX_STATS_BANK_VLAN_BYTE_STATUS_l__RSVD0_                                  = 4;
RX_STATS_BANK_VLAN_BYTE_STATUS_h__RSVD0_                                  = 11;
RX_STATS_BANK_VLAN_BYTE_STATUS_b_GLOBAL_INIT_DONE                         = 3;
RX_STATS_BANK_VLAN_BYTE_STATUS_b_INIT_DONE                                = 2;
RX_STATS_BANK_VLAN_BYTE_STATUS_b_ECC_CORRECTABLE                          = 1;
RX_STATS_BANK_VLAN_BYTE_STATUS_b_ECC_UNCORRECTABLE                        = 0;

RX_STATS_BANK_VLAN_BYTE_CONFIG_WIDTH                                      = 1;
RX_STATS_BANK_VLAN_BYTE_CONFIG_ENTRIES                                    = 8;
def RX_STATS_BANK_VLAN_BYTE_CONFIG(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x00002C0 + TAIL_SHELL_CTL_BASE);
def RX_STATS_BANK_VLAN_BYTE_CONFIG_GET_DEFAULT() :
	return "0x20311";

RX_STATS_BANK_VLAN_BYTE_CONFIG_l_GEN_ECC_INST_NUM                         = 25;
RX_STATS_BANK_VLAN_BYTE_CONFIG_h_GEN_ECC_INST_NUM                         = 31;
RX_STATS_BANK_VLAN_BYTE_CONFIG_l__RSVD3_                                  = 20;
RX_STATS_BANK_VLAN_BYTE_CONFIG_h__RSVD3_                                  = 24;
RX_STATS_BANK_VLAN_BYTE_CONFIG_l_READ_MARGIN                              = 16;
RX_STATS_BANK_VLAN_BYTE_CONFIG_h_READ_MARGIN                              = 19;
RX_STATS_BANK_VLAN_BYTE_CONFIG_l__RSVD2_                                  = 13;
RX_STATS_BANK_VLAN_BYTE_CONFIG_h__RSVD2_                                  = 15;
RX_STATS_BANK_VLAN_BYTE_CONFIG_b_READ_MARGIN_ENABLE                       = 12;
RX_STATS_BANK_VLAN_BYTE_CONFIG_l__RSVD1_                                  = 10;
RX_STATS_BANK_VLAN_BYTE_CONFIG_h__RSVD1_                                  = 11;
RX_STATS_BANK_VLAN_BYTE_CONFIG_b_U_ECC_COUNT_ENABLE                       = 9;
RX_STATS_BANK_VLAN_BYTE_CONFIG_b_C_ECC_COUNT_ENABLE                       = 8;
RX_STATS_BANK_VLAN_BYTE_CONFIG_l__RSVD0_                                  = 6;
RX_STATS_BANK_VLAN_BYTE_CONFIG_h__RSVD0_                                  = 7;
RX_STATS_BANK_VLAN_BYTE_CONFIG_b_MASK_INT                                 = 5;
RX_STATS_BANK_VLAN_BYTE_CONFIG_b_LS_BYPASS                                = 4;
RX_STATS_BANK_VLAN_BYTE_CONFIG_b_LS_FORCE                                 = 3;
RX_STATS_BANK_VLAN_BYTE_CONFIG_b_INVERT_2                                 = 2;
RX_STATS_BANK_VLAN_BYTE_CONFIG_b_INVERT_1                                 = 1;
RX_STATS_BANK_VLAN_BYTE_CONFIG_b_ECC_ENABLE                               = 0;

RX_STATS_BANK_VLAN_BYTE_CACHE_STATUS_WIDTH                                = 1;
def RX_STATS_BANK_VLAN_BYTE_CACHE_STATUS(qword) :
	return ((qword * 8) + 0x0000300 + TAIL_SHELL_CTL_BASE);
def RX_STATS_BANK_VLAN_BYTE_CACHE_STATUS_GET_DEFAULT() :
	return "0x0";

RX_STATS_BANK_VLAN_BYTE_CACHE_STATUS_l__RSVD1_                            = 30;
RX_STATS_BANK_VLAN_BYTE_CACHE_STATUS_h__RSVD1_                            = 31;
RX_STATS_BANK_VLAN_BYTE_CACHE_STATUS_l_ERROR_ADDRESS                      = 12;
RX_STATS_BANK_VLAN_BYTE_CACHE_STATUS_h_ERROR_ADDRESS                      = 29;
RX_STATS_BANK_VLAN_BYTE_CACHE_STATUS_l__RSVD0_                            = 4;
RX_STATS_BANK_VLAN_BYTE_CACHE_STATUS_h__RSVD0_                            = 11;
RX_STATS_BANK_VLAN_BYTE_CACHE_STATUS_b_GLOBAL_INIT_DONE                   = 3;
RX_STATS_BANK_VLAN_BYTE_CACHE_STATUS_b_INIT_DONE                          = 2;
RX_STATS_BANK_VLAN_BYTE_CACHE_STATUS_b_ECC_CORRECTABLE                    = 1;
RX_STATS_BANK_VLAN_BYTE_CACHE_STATUS_b_ECC_UNCORRECTABLE                  = 0;

RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_WIDTH                                = 1;
def RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG(qword) :
	return ((qword * 8) + 0x0000308 + TAIL_SHELL_CTL_BASE);
def RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_GET_DEFAULT() :
	return "0x20311";

RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_l_GEN_ECC_INST_NUM                   = 25;
RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_h_GEN_ECC_INST_NUM                   = 31;
RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_l__RSVD3_                            = 20;
RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_h__RSVD3_                            = 24;
RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_l_READ_MARGIN                        = 16;
RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_h_READ_MARGIN                        = 19;
RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_l__RSVD2_                            = 13;
RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_h__RSVD2_                            = 15;
RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_b_READ_MARGIN_ENABLE                 = 12;
RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_l__RSVD1_                            = 10;
RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_h__RSVD1_                            = 11;
RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_b_U_ECC_COUNT_ENABLE                 = 9;
RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_b_C_ECC_COUNT_ENABLE                 = 8;
RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_l__RSVD0_                            = 6;
RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_h__RSVD0_                            = 7;
RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_b_MASK_INT                           = 5;
RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_b_LS_BYPASS                          = 4;
RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_b_LS_FORCE                           = 3;
RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_b_INVERT_2                           = 2;
RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_b_INVERT_1                           = 1;
RX_STATS_BANK_VLAN_BYTE_CACHE_CONFIG_b_ECC_ENABLE                         = 0;

RX_STATS_BANK_VLAN_BYTE_ECC_STATUS_WIDTH                                  = 1;
def RX_STATS_BANK_VLAN_BYTE_ECC_STATUS(qword) :
	return ((qword * 8) + 0x0000310 + TAIL_SHELL_CTL_BASE);
def RX_STATS_BANK_VLAN_BYTE_ECC_STATUS_GET_DEFAULT() :
	return "0x0";

RX_STATS_BANK_VLAN_BYTE_ECC_STATUS_l__RSVD1_                              = 30;
RX_STATS_BANK_VLAN_BYTE_ECC_STATUS_h__RSVD1_                              = 31;
RX_STATS_BANK_VLAN_BYTE_ECC_STATUS_l_ERROR_ADDRESS                        = 12;
RX_STATS_BANK_VLAN_BYTE_ECC_STATUS_h_ERROR_ADDRESS                        = 29;
RX_STATS_BANK_VLAN_BYTE_ECC_STATUS_l__RSVD0_                              = 4;
RX_STATS_BANK_VLAN_BYTE_ECC_STATUS_h__RSVD0_                              = 11;
RX_STATS_BANK_VLAN_BYTE_ECC_STATUS_b_GLOBAL_INIT_DONE                     = 3;
RX_STATS_BANK_VLAN_BYTE_ECC_STATUS_b_INIT_DONE                            = 2;
RX_STATS_BANK_VLAN_BYTE_ECC_STATUS_b_ECC_CORRECTABLE                      = 1;
RX_STATS_BANK_VLAN_BYTE_ECC_STATUS_b_ECC_UNCORRECTABLE                    = 0;

RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_WIDTH                                  = 1;
def RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG(qword) :
	return ((qword * 8) + 0x0000318 + TAIL_SHELL_CTL_BASE);
def RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_GET_DEFAULT() :
	return "0x20311";

RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_l_GEN_ECC_INST_NUM                     = 25;
RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_h_GEN_ECC_INST_NUM                     = 31;
RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_l__RSVD3_                              = 20;
RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_h__RSVD3_                              = 24;
RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_l_READ_MARGIN                          = 16;
RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_h_READ_MARGIN                          = 19;
RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_l__RSVD2_                              = 13;
RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_h__RSVD2_                              = 15;
RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_b_READ_MARGIN_ENABLE                   = 12;
RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_l__RSVD1_                              = 10;
RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_h__RSVD1_                              = 11;
RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_b_U_ECC_COUNT_ENABLE                   = 9;
RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_b_C_ECC_COUNT_ENABLE                   = 8;
RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_l__RSVD0_                              = 6;
RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_h__RSVD0_                              = 7;
RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_b_MASK_INT                             = 5;
RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_b_LS_BYPASS                            = 4;
RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_b_LS_FORCE                             = 3;
RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_b_INVERT_2                             = 2;
RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_b_INVERT_1                             = 1;
RX_STATS_BANK_VLAN_BYTE_ECC_CONFIG_b_ECC_ENABLE                           = 0;

RX_STATS_BANK_VLAN_FRAME_STATUS_WIDTH                                     = 1;
RX_STATS_BANK_VLAN_FRAME_STATUS_ENTRIES                                   = 8;
def RX_STATS_BANK_VLAN_FRAME_STATUS(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000340 + TAIL_SHELL_CTL_BASE);
def RX_STATS_BANK_VLAN_FRAME_STATUS_GET_DEFAULT() :
	return "0x0";

RX_STATS_BANK_VLAN_FRAME_STATUS_l__RSVD1_                                 = 30;
RX_STATS_BANK_VLAN_FRAME_STATUS_h__RSVD1_                                 = 31;
RX_STATS_BANK_VLAN_FRAME_STATUS_l_ERROR_ADDRESS                           = 12;
RX_STATS_BANK_VLAN_FRAME_STATUS_h_ERROR_ADDRESS                           = 29;
RX_STATS_BANK_VLAN_FRAME_STATUS_l__RSVD0_                                 = 4;
RX_STATS_BANK_VLAN_FRAME_STATUS_h__RSVD0_                                 = 11;
RX_STATS_BANK_VLAN_FRAME_STATUS_b_GLOBAL_INIT_DONE                        = 3;
RX_STATS_BANK_VLAN_FRAME_STATUS_b_INIT_DONE                               = 2;
RX_STATS_BANK_VLAN_FRAME_STATUS_b_ECC_CORRECTABLE                         = 1;
RX_STATS_BANK_VLAN_FRAME_STATUS_b_ECC_UNCORRECTABLE                       = 0;

RX_STATS_BANK_VLAN_FRAME_CONFIG_WIDTH                                     = 1;
RX_STATS_BANK_VLAN_FRAME_CONFIG_ENTRIES                                   = 8;
def RX_STATS_BANK_VLAN_FRAME_CONFIG(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000380 + TAIL_SHELL_CTL_BASE);
def RX_STATS_BANK_VLAN_FRAME_CONFIG_GET_DEFAULT() :
	return "0x20311";

RX_STATS_BANK_VLAN_FRAME_CONFIG_l_GEN_ECC_INST_NUM                        = 25;
RX_STATS_BANK_VLAN_FRAME_CONFIG_h_GEN_ECC_INST_NUM                        = 31;
RX_STATS_BANK_VLAN_FRAME_CONFIG_l__RSVD3_                                 = 20;
RX_STATS_BANK_VLAN_FRAME_CONFIG_h__RSVD3_                                 = 24;
RX_STATS_BANK_VLAN_FRAME_CONFIG_l_READ_MARGIN                             = 16;
RX_STATS_BANK_VLAN_FRAME_CONFIG_h_READ_MARGIN                             = 19;
RX_STATS_BANK_VLAN_FRAME_CONFIG_l__RSVD2_                                 = 13;
RX_STATS_BANK_VLAN_FRAME_CONFIG_h__RSVD2_                                 = 15;
RX_STATS_BANK_VLAN_FRAME_CONFIG_b_READ_MARGIN_ENABLE                      = 12;
RX_STATS_BANK_VLAN_FRAME_CONFIG_l__RSVD1_                                 = 10;
RX_STATS_BANK_VLAN_FRAME_CONFIG_h__RSVD1_                                 = 11;
RX_STATS_BANK_VLAN_FRAME_CONFIG_b_U_ECC_COUNT_ENABLE                      = 9;
RX_STATS_BANK_VLAN_FRAME_CONFIG_b_C_ECC_COUNT_ENABLE                      = 8;
RX_STATS_BANK_VLAN_FRAME_CONFIG_l__RSVD0_                                 = 6;
RX_STATS_BANK_VLAN_FRAME_CONFIG_h__RSVD0_                                 = 7;
RX_STATS_BANK_VLAN_FRAME_CONFIG_b_MASK_INT                                = 5;
RX_STATS_BANK_VLAN_FRAME_CONFIG_b_LS_BYPASS                               = 4;
RX_STATS_BANK_VLAN_FRAME_CONFIG_b_LS_FORCE                                = 3;
RX_STATS_BANK_VLAN_FRAME_CONFIG_b_INVERT_2                                = 2;
RX_STATS_BANK_VLAN_FRAME_CONFIG_b_INVERT_1                                = 1;
RX_STATS_BANK_VLAN_FRAME_CONFIG_b_ECC_ENABLE                              = 0;

RX_STATS_BANK_VLAN_FRAME_CACHE_STATUS_WIDTH                               = 1;
def RX_STATS_BANK_VLAN_FRAME_CACHE_STATUS(qword) :
	return ((qword * 8) + 0x00003C0 + TAIL_SHELL_CTL_BASE);
def RX_STATS_BANK_VLAN_FRAME_CACHE_STATUS_GET_DEFAULT() :
	return "0x0";

RX_STATS_BANK_VLAN_FRAME_CACHE_STATUS_l__RSVD1_                           = 30;
RX_STATS_BANK_VLAN_FRAME_CACHE_STATUS_h__RSVD1_                           = 31;
RX_STATS_BANK_VLAN_FRAME_CACHE_STATUS_l_ERROR_ADDRESS                     = 12;
RX_STATS_BANK_VLAN_FRAME_CACHE_STATUS_h_ERROR_ADDRESS                     = 29;
RX_STATS_BANK_VLAN_FRAME_CACHE_STATUS_l__RSVD0_                           = 4;
RX_STATS_BANK_VLAN_FRAME_CACHE_STATUS_h__RSVD0_                           = 11;
RX_STATS_BANK_VLAN_FRAME_CACHE_STATUS_b_GLOBAL_INIT_DONE                  = 3;
RX_STATS_BANK_VLAN_FRAME_CACHE_STATUS_b_INIT_DONE                         = 2;
RX_STATS_BANK_VLAN_FRAME_CACHE_STATUS_b_ECC_CORRECTABLE                   = 1;
RX_STATS_BANK_VLAN_FRAME_CACHE_STATUS_b_ECC_UNCORRECTABLE                 = 0;

RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_WIDTH                               = 1;
def RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG(qword) :
	return ((qword * 8) + 0x00003C8 + TAIL_SHELL_CTL_BASE);
def RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_GET_DEFAULT() :
	return "0x20311";

RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_l_GEN_ECC_INST_NUM                  = 25;
RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_h_GEN_ECC_INST_NUM                  = 31;
RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_l__RSVD3_                           = 20;
RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_h__RSVD3_                           = 24;
RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_l_READ_MARGIN                       = 16;
RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_h_READ_MARGIN                       = 19;
RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_l__RSVD2_                           = 13;
RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_h__RSVD2_                           = 15;
RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_b_READ_MARGIN_ENABLE                = 12;
RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_l__RSVD1_                           = 10;
RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_h__RSVD1_                           = 11;
RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_b_U_ECC_COUNT_ENABLE                = 9;
RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_b_C_ECC_COUNT_ENABLE                = 8;
RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_l__RSVD0_                           = 6;
RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_h__RSVD0_                           = 7;
RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_b_MASK_INT                          = 5;
RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_b_LS_BYPASS                         = 4;
RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_b_LS_FORCE                          = 3;
RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_b_INVERT_2                          = 2;
RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_b_INVERT_1                          = 1;
RX_STATS_BANK_VLAN_FRAME_CACHE_CONFIG_b_ECC_ENABLE                        = 0;

RX_STATS_BANK_VLAN_FRAME_ECC_STATUS_WIDTH                                 = 1;
def RX_STATS_BANK_VLAN_FRAME_ECC_STATUS(qword) :
	return ((qword * 8) + 0x00003D0 + TAIL_SHELL_CTL_BASE);
def RX_STATS_BANK_VLAN_FRAME_ECC_STATUS_GET_DEFAULT() :
	return "0x0";

RX_STATS_BANK_VLAN_FRAME_ECC_STATUS_l__RSVD1_                             = 30;
RX_STATS_BANK_VLAN_FRAME_ECC_STATUS_h__RSVD1_                             = 31;
RX_STATS_BANK_VLAN_FRAME_ECC_STATUS_l_ERROR_ADDRESS                       = 12;
RX_STATS_BANK_VLAN_FRAME_ECC_STATUS_h_ERROR_ADDRESS                       = 29;
RX_STATS_BANK_VLAN_FRAME_ECC_STATUS_l__RSVD0_                             = 4;
RX_STATS_BANK_VLAN_FRAME_ECC_STATUS_h__RSVD0_                             = 11;
RX_STATS_BANK_VLAN_FRAME_ECC_STATUS_b_GLOBAL_INIT_DONE                    = 3;
RX_STATS_BANK_VLAN_FRAME_ECC_STATUS_b_INIT_DONE                           = 2;
RX_STATS_BANK_VLAN_FRAME_ECC_STATUS_b_ECC_CORRECTABLE                     = 1;
RX_STATS_BANK_VLAN_FRAME_ECC_STATUS_b_ECC_UNCORRECTABLE                   = 0;

RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_WIDTH                                 = 1;
def RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG(qword) :
	return ((qword * 8) + 0x00003D8 + TAIL_SHELL_CTL_BASE);
def RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_GET_DEFAULT() :
	return "0x20311";

RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_l_GEN_ECC_INST_NUM                    = 25;
RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_h_GEN_ECC_INST_NUM                    = 31;
RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_l__RSVD3_                             = 20;
RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_h__RSVD3_                             = 24;
RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_l_READ_MARGIN                         = 16;
RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_h_READ_MARGIN                         = 19;
RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_l__RSVD2_                             = 13;
RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_h__RSVD2_                             = 15;
RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_b_READ_MARGIN_ENABLE                  = 12;
RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_l__RSVD1_                             = 10;
RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_h__RSVD1_                             = 11;
RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_b_U_ECC_COUNT_ENABLE                  = 9;
RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_b_C_ECC_COUNT_ENABLE                  = 8;
RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_l__RSVD0_                             = 6;
RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_h__RSVD0_                             = 7;
RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_b_MASK_INT                            = 5;
RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_b_LS_BYPASS                           = 4;
RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_b_LS_FORCE                            = 3;
RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_b_INVERT_2                            = 2;
RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_b_INVERT_1                            = 1;
RX_STATS_BANK_VLAN_FRAME_ECC_CONFIG_b_ECC_ENABLE                          = 0;

SAF_HEAD_CACHE_STATUS_WIDTH                                               = 1;
def SAF_HEAD_CACHE_STATUS(qword) :
	return ((qword * 8) + 0x00003E0 + TAIL_SHELL_CTL_BASE);
def SAF_HEAD_CACHE_STATUS_GET_DEFAULT() :
	return "0x0";

SAF_HEAD_CACHE_STATUS_l__RSVD1_                                           = 30;
SAF_HEAD_CACHE_STATUS_h__RSVD1_                                           = 31;
SAF_HEAD_CACHE_STATUS_l_ERROR_ADDRESS                                     = 12;
SAF_HEAD_CACHE_STATUS_h_ERROR_ADDRESS                                     = 29;
SAF_HEAD_CACHE_STATUS_l__RSVD0_                                           = 4;
SAF_HEAD_CACHE_STATUS_h__RSVD0_                                           = 11;
SAF_HEAD_CACHE_STATUS_b_GLOBAL_INIT_DONE                                  = 3;
SAF_HEAD_CACHE_STATUS_b_INIT_DONE                                         = 2;
SAF_HEAD_CACHE_STATUS_b_ECC_CORRECTABLE                                   = 1;
SAF_HEAD_CACHE_STATUS_b_ECC_UNCORRECTABLE                                 = 0;

SAF_HEAD_CACHE_CONFIG_WIDTH                                               = 1;
def SAF_HEAD_CACHE_CONFIG(qword) :
	return ((qword * 8) + 0x00003E8 + TAIL_SHELL_CTL_BASE);
def SAF_HEAD_CACHE_CONFIG_GET_DEFAULT() :
	return "0x20311";

SAF_HEAD_CACHE_CONFIG_l_GEN_ECC_INST_NUM                                  = 25;
SAF_HEAD_CACHE_CONFIG_h_GEN_ECC_INST_NUM                                  = 31;
SAF_HEAD_CACHE_CONFIG_l__RSVD3_                                           = 20;
SAF_HEAD_CACHE_CONFIG_h__RSVD3_                                           = 24;
SAF_HEAD_CACHE_CONFIG_l_READ_MARGIN                                       = 16;
SAF_HEAD_CACHE_CONFIG_h_READ_MARGIN                                       = 19;
SAF_HEAD_CACHE_CONFIG_l__RSVD2_                                           = 13;
SAF_HEAD_CACHE_CONFIG_h__RSVD2_                                           = 15;
SAF_HEAD_CACHE_CONFIG_b_READ_MARGIN_ENABLE                                = 12;
SAF_HEAD_CACHE_CONFIG_l__RSVD1_                                           = 10;
SAF_HEAD_CACHE_CONFIG_h__RSVD1_                                           = 11;
SAF_HEAD_CACHE_CONFIG_b_U_ECC_COUNT_ENABLE                                = 9;
SAF_HEAD_CACHE_CONFIG_b_C_ECC_COUNT_ENABLE                                = 8;
SAF_HEAD_CACHE_CONFIG_l__RSVD0_                                           = 6;
SAF_HEAD_CACHE_CONFIG_h__RSVD0_                                           = 7;
SAF_HEAD_CACHE_CONFIG_b_MASK_INT                                          = 5;
SAF_HEAD_CACHE_CONFIG_b_LS_BYPASS                                         = 4;
SAF_HEAD_CACHE_CONFIG_b_LS_FORCE                                          = 3;
SAF_HEAD_CACHE_CONFIG_b_INVERT_2                                          = 2;
SAF_HEAD_CACHE_CONFIG_b_INVERT_1                                          = 1;
SAF_HEAD_CACHE_CONFIG_b_ECC_ENABLE                                        = 0;

################ RX_STATS_BASE ################
RX_STATS_BASE                                                   = 0x3F18000;
RX_STATS_SIZE                                                   = 0x0020000;

RX_STATS_BANK_FRAME_WIDTH                                                 = 1;
RX_STATS_BANK_FRAME_ENTRIES_0                                             = 384;
RX_STATS_BANK_FRAME_ENTRIES_1                                             = 4;
def RX_STATS_BANK_FRAME(index1, index0, qword) :
	return ((0x0001000 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0000000 + RX_STATS_BASE);
def RX_STATS_BANK_FRAME_GET_DEFAULT() :
	return "0x0";

RX_STATS_BANK_FRAME_l_FRAME_COUNTER                                       = 0;
RX_STATS_BANK_FRAME_h_FRAME_COUNTER                                       = 47;

RX_STATS_BANK_BYTE_WIDTH                                                  = 1;
RX_STATS_BANK_BYTE_ENTRIES_0                                              = 384;
RX_STATS_BANK_BYTE_ENTRIES_1                                              = 4;
def RX_STATS_BANK_BYTE(index1, index0, qword) :
	return ((0x0001000 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0004000 + RX_STATS_BASE);
def RX_STATS_BANK_BYTE_GET_DEFAULT() :
	return "0x0";

RX_STATS_BANK_BYTE_l_BYTE_COUNTER                                         = 0;
RX_STATS_BANK_BYTE_h_BYTE_COUNTER                                         = 55;

RX_STATS_VLAN_FRAME_WIDTH                                                 = 1;
RX_STATS_VLAN_FRAME_ENTRIES                                               = 16384;
def RX_STATS_VLAN_FRAME(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0008000 + RX_STATS_BASE);
def RX_STATS_VLAN_FRAME_GET_DEFAULT() :
	return "0x0";

RX_STATS_VLAN_FRAME_l_FRAME_COUNTER                                       = 0;
RX_STATS_VLAN_FRAME_h_FRAME_COUNTER                                       = 35;

RX_STATS_VLAN_BYTE_WIDTH                                                  = 1;
RX_STATS_VLAN_BYTE_ENTRIES                                                = 16384;
def RX_STATS_VLAN_BYTE(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0028000 + RX_STATS_BASE);
def RX_STATS_VLAN_BYTE_GET_DEFAULT() :
	return "0x0";

RX_STATS_VLAN_BYTE_l_BYTE_COUNTER                                         = 0;
RX_STATS_VLAN_BYTE_h_BYTE_COUNTER                                         = 43;

################ PM_BASE ################
PM_BASE                                                         = 0x3F80000;
PM_SIZE                                                         = 0x0000080;

PM_MGMT_CTRL_WIDTH                                                        = 1;
def PM_MGMT_CTRL(qword) :
	return ((qword * 8) + 0x0000000 + PM_BASE);
def PM_MGMT_CTRL_GET_DEFAULT() :
	return "0x0";

PM_MGMT_CTRL_b_EXECUTED                                                   = 21;
PM_MGMT_CTRL_b_RW                                                         = 20;
PM_MGMT_CTRL_l_CHUNK                                                      = 15;
PM_MGMT_CTRL_h_CHUNK                                                      = 19;
PM_MGMT_CTRL_l_ADDR                                                       = 0;
PM_MGMT_CTRL_h_ADDR                                                       = 14;

PM_MGMT_WRITE_WIDTH                                                       = 1;
def PM_MGMT_WRITE(qword) :
	return ((qword * 8) + 0x0000008 + PM_BASE);
def PM_MGMT_WRITE_GET_DEFAULT() :
	return "0x0";

PM_MGMT_WRITE_l_DATA                                                      = 0;
PM_MGMT_WRITE_h_DATA                                                      = 63;

PM_ERR_WRITE_WIDTH                                                        = 1;
def PM_ERR_WRITE(qword) :
	return ((qword * 8) + 0x0000010 + PM_BASE);
def PM_ERR_WRITE_GET_DEFAULT() :
	return "0x0";

PM_ERR_WRITE_l_CHUNK_31                                                   = 62;
PM_ERR_WRITE_h_CHUNK_31                                                   = 63;
PM_ERR_WRITE_l_CHUNK_30                                                   = 60;
PM_ERR_WRITE_h_CHUNK_30                                                   = 61;
PM_ERR_WRITE_l_CHUNK_29                                                   = 58;
PM_ERR_WRITE_h_CHUNK_29                                                   = 59;
PM_ERR_WRITE_l_CHUNK_28                                                   = 56;
PM_ERR_WRITE_h_CHUNK_28                                                   = 57;
PM_ERR_WRITE_l_CHUNK_27                                                   = 54;
PM_ERR_WRITE_h_CHUNK_27                                                   = 55;
PM_ERR_WRITE_l_CHUNK_26                                                   = 52;
PM_ERR_WRITE_h_CHUNK_26                                                   = 53;
PM_ERR_WRITE_l_CHUNK_25                                                   = 50;
PM_ERR_WRITE_h_CHUNK_25                                                   = 51;
PM_ERR_WRITE_l_CHUNK_24                                                   = 48;
PM_ERR_WRITE_h_CHUNK_24                                                   = 49;
PM_ERR_WRITE_l_CHUNK_23                                                   = 46;
PM_ERR_WRITE_h_CHUNK_23                                                   = 47;
PM_ERR_WRITE_l_CHUNK_22                                                   = 44;
PM_ERR_WRITE_h_CHUNK_22                                                   = 45;
PM_ERR_WRITE_l_CHUNK_21                                                   = 42;
PM_ERR_WRITE_h_CHUNK_21                                                   = 43;
PM_ERR_WRITE_l_CHUNK_20                                                   = 40;
PM_ERR_WRITE_h_CHUNK_20                                                   = 41;
PM_ERR_WRITE_l_CHUNK_19                                                   = 38;
PM_ERR_WRITE_h_CHUNK_19                                                   = 39;
PM_ERR_WRITE_l_CHUNK_18                                                   = 36;
PM_ERR_WRITE_h_CHUNK_18                                                   = 37;
PM_ERR_WRITE_l_CHUNK_17                                                   = 34;
PM_ERR_WRITE_h_CHUNK_17                                                   = 35;
PM_ERR_WRITE_l_CHUNK_16                                                   = 32;
PM_ERR_WRITE_h_CHUNK_16                                                   = 33;
PM_ERR_WRITE_l_CHUNK_15                                                   = 30;
PM_ERR_WRITE_h_CHUNK_15                                                   = 31;
PM_ERR_WRITE_l_CHUNK_14                                                   = 28;
PM_ERR_WRITE_h_CHUNK_14                                                   = 29;
PM_ERR_WRITE_l_CHUNK_13                                                   = 26;
PM_ERR_WRITE_h_CHUNK_13                                                   = 27;
PM_ERR_WRITE_l_CHUNK_12                                                   = 24;
PM_ERR_WRITE_h_CHUNK_12                                                   = 25;
PM_ERR_WRITE_l_CHUNK_11                                                   = 22;
PM_ERR_WRITE_h_CHUNK_11                                                   = 23;
PM_ERR_WRITE_l_CHUNK_10                                                   = 20;
PM_ERR_WRITE_h_CHUNK_10                                                   = 21;
PM_ERR_WRITE_l_CHUNK_9                                                    = 18;
PM_ERR_WRITE_h_CHUNK_9                                                    = 19;
PM_ERR_WRITE_l_CHUNK_8                                                    = 16;
PM_ERR_WRITE_h_CHUNK_8                                                    = 17;
PM_ERR_WRITE_l_CHUNK_7                                                    = 14;
PM_ERR_WRITE_h_CHUNK_7                                                    = 15;
PM_ERR_WRITE_l_CHUNK_6                                                    = 12;
PM_ERR_WRITE_h_CHUNK_6                                                    = 13;
PM_ERR_WRITE_l_CHUNK_5                                                    = 10;
PM_ERR_WRITE_h_CHUNK_5                                                    = 11;
PM_ERR_WRITE_l_CHUNK_4                                                    = 8;
PM_ERR_WRITE_h_CHUNK_4                                                    = 9;
PM_ERR_WRITE_l_CHUNK_3                                                    = 6;
PM_ERR_WRITE_h_CHUNK_3                                                    = 7;
PM_ERR_WRITE_l_CHUNK_2                                                    = 4;
PM_ERR_WRITE_h_CHUNK_2                                                    = 5;
PM_ERR_WRITE_l_CHUNK_1                                                    = 2;
PM_ERR_WRITE_h_CHUNK_1                                                    = 3;
PM_ERR_WRITE_l_CHUNK_0                                                    = 0;
PM_ERR_WRITE_h_CHUNK_0                                                    = 1;

PM_MGMT_READ_WIDTH                                                        = 1;
def PM_MGMT_READ(qword) :
	return ((qword * 8) + 0x0000040 + PM_BASE);
def PM_MGMT_READ_GET_DEFAULT() :
	return "0x0";

PM_MGMT_READ_l_DATA                                                       = 0;
PM_MGMT_READ_h_DATA                                                       = 63;

PM_CERR_READ_WIDTH                                                        = 1;
def PM_CERR_READ(qword) :
	return ((qword * 8) + 0x0000050 + PM_BASE);
def PM_CERR_READ_GET_DEFAULT() :
	return "0x0";

PM_CERR_READ_l_ADDR                                                       = 32;
PM_CERR_READ_h_ADDR                                                       = 46;
PM_CERR_READ_l_CHUNK_MASK                                                 = 0;
PM_CERR_READ_h_CHUNK_MASK                                                 = 31;

PM_UERR_READ_WIDTH                                                        = 1;
def PM_UERR_READ(qword) :
	return ((qword * 8) + 0x0000058 + PM_BASE);
def PM_UERR_READ_GET_DEFAULT() :
	return "0x0";

PM_UERR_READ_l_ADDR                                                       = 32;
PM_UERR_READ_h_ADDR                                                       = 46;
PM_UERR_READ_l_CHUNK_MASK                                                 = 0;
PM_UERR_READ_h_CHUNK_MASK                                                 = 31;

PM_IP_WIDTH                                                               = 1;
def PM_IP(qword) :
	return ((qword * 8) + 0x0000060 + PM_BASE);
def PM_IP_GET_DEFAULT() :
	return "0x0";

PM_IP_l_SRAM_ERR                                                          = 0;
PM_IP_h_SRAM_ERR                                                          = 1;

PM_IM_WIDTH                                                               = 1;
def PM_IM(qword) :
	return ((qword * 8) + 0x0000068 + PM_BASE);
def PM_IM_GET_DEFAULT() :
	return "0x0";

PM_IM_l_SRAM_ERR                                                          = 0;
PM_IM_h_SRAM_ERR                                                          = 1;

PM_ECC_COR_ERR_WIDTH                                                      = 1;
def PM_ECC_COR_ERR(qword) :
	return ((qword * 8) + 0x0000070 + PM_BASE);
def PM_ECC_COR_ERR_GET_DEFAULT() :
	return "0x0";

PM_ECC_COR_ERR_l__RSVD_                                                   = 12;
PM_ECC_COR_ERR_h__RSVD_                                                   = 31;
PM_ECC_COR_ERR_l_COUNTER                                                  = 0;
PM_ECC_COR_ERR_h_COUNTER                                                  = 11;

PM_ECC_UNCOR_ERR_WIDTH                                                    = 1;
def PM_ECC_UNCOR_ERR(qword) :
	return ((qword * 8) + 0x0000078 + PM_BASE);
def PM_ECC_UNCOR_ERR_GET_DEFAULT() :
	return "0x0";

PM_ECC_UNCOR_ERR_l__RSVD_                                                 = 12;
PM_ECC_UNCOR_ERR_h__RSVD_                                                 = 31;
PM_ECC_UNCOR_ERR_l_COUNTER                                                = 0;
PM_ECC_UNCOR_ERR_h_COUNTER                                                = 11;

################ MOD_BASE ################
MOD_BASE                                                        = 0x4000000;
MOD_SIZE                                                        = 0x0800000;

MOD_DESC_WIDTH                                                            = 1;
MOD_DESC_ENTRIES_0                                                        = 16384;
MOD_DESC_ENTRIES_1                                                        = 4;
def MOD_DESC(index1, index0, qword) :
	return ((0x0020000 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0000000 + MOD_BASE);
def MOD_DESC_GET_DEFAULT() :
	return "0x0";

MOD_DESC_l_DATA                                                           = 0;
MOD_DESC_h_DATA                                                           = 63;

MOD_MASTER_WIDTH                                                          = 1;
MOD_MASTER_ENTRIES                                                        = 16384;
def MOD_MASTER(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0080000 + MOD_BASE);
def MOD_MASTER_GET_DEFAULT() :
	return "0x0";

MOD_MASTER_l_MODE                                                         = 32;
MOD_MASTER_h_MODE                                                         = 37;
MOD_MASTER_l_B                                                            = 16;
MOD_MASTER_h_B                                                            = 31;
MOD_MASTER_l_A                                                            = 0;
MOD_MASTER_h_A                                                            = 15;

MOD_MCAST_VLAN_TABLE_WIDTH                                                = 1;
MOD_MCAST_VLAN_TABLE_ENTRIES                                              = 32768;
def MOD_MCAST_VLAN_TABLE(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x00C0000 + MOD_BASE);
def MOD_MCAST_VLAN_TABLE_GET_DEFAULT() :
	return "0x0";

MOD_MCAST_VLAN_TABLE_b_REPLACE_DGLORT                                     = 29;
MOD_MCAST_VLAN_TABLE_b_REPLACE_VID                                        = 28;
MOD_MCAST_VLAN_TABLE_l_DATA                                               = 0;
MOD_MCAST_VLAN_TABLE_h_DATA                                               = 27;

MOD_VLAN_TAG_WIDTH                                                        = 1;
MOD_VLAN_TAG_ENTRIES                                                      = 4096;
def MOD_VLAN_TAG(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0100000 + MOD_BASE);
def MOD_VLAN_TAG_GET_DEFAULT() :
	return "0x0";

MOD_VLAN_TAG_l_TAG                                                        = 0;
MOD_VLAN_TAG_h_TAG                                                        = 23;

MOD_VID1_MAP_WIDTH                                                        = 1;
MOD_VID1_MAP_ENTRIES                                                      = 4096;
def MOD_VID1_MAP(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0108000 + MOD_BASE);
def MOD_VID1_MAP_GET_DEFAULT() :
	return "0x0";

MOD_VID1_MAP_l_VID                                                        = 0;
MOD_VID1_MAP_h_VID                                                        = 11;

MOD_VID2_MAP_WIDTH                                                        = 1;
MOD_VID2_MAP_ENTRIES                                                      = 4096;
def MOD_VID2_MAP(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0110000 + MOD_BASE);
def MOD_VID2_MAP_GET_DEFAULT() :
	return "0x0";

MOD_VID2_MAP_l_VID                                                        = 0;
MOD_VID2_MAP_h_VID                                                        = 11;

MOD_MIRROR_PROFILE_TABLE1_WIDTH                                           = 1;
MOD_MIRROR_PROFILE_TABLE1_ENTRIES                                         = 64;
def MOD_MIRROR_PROFILE_TABLE1(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0118000 + MOD_BASE);
def MOD_MIRROR_PROFILE_TABLE1_GET_DEFAULT() :
	return "0x0";

MOD_MIRROR_PROFILE_TABLE1_b_TRUNC                                         = 34;
MOD_MIRROR_PROFILE_TABLE1_l_MOD_IDX                                       = 16;
MOD_MIRROR_PROFILE_TABLE1_h_MOD_IDX                                       = 33;
MOD_MIRROR_PROFILE_TABLE1_l_MIRROR_DGLORT                                 = 0;
MOD_MIRROR_PROFILE_TABLE1_h_MIRROR_DGLORT                                 = 15;

MOD_MIRROR_PROFILE_TABLE2_WIDTH                                           = 1;
MOD_MIRROR_PROFILE_TABLE2_ENTRIES                                         = 64;
def MOD_MIRROR_PROFILE_TABLE2(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0118200 + MOD_BASE);
def MOD_MIRROR_PROFILE_TABLE2_GET_DEFAULT() :
	return "0x0";

MOD_MIRROR_PROFILE_TABLE2_b_REPLACE_TYPE                                  = 62;
MOD_MIRROR_PROFILE_TABLE2_l_TYPE_VALUE                                    = 54;
MOD_MIRROR_PROFILE_TABLE2_h_TYPE_VALUE                                    = 61;
MOD_MIRROR_PROFILE_TABLE2_b_METADATA_SET_MODE                             = 53;
MOD_MIRROR_PROFILE_TABLE2_l_METADATA_BYTE_OFFSET                          = 48;
MOD_MIRROR_PROFILE_TABLE2_h_METADATA_BYTE_OFFSET                          = 52;
MOD_MIRROR_PROFILE_TABLE2_l_METADATA_VALUE                                = 32;
MOD_MIRROR_PROFILE_TABLE2_h_METADATA_VALUE                                = 47;
MOD_MIRROR_PROFILE_TABLE2_l_METADATA_MASK                                 = 16;
MOD_MIRROR_PROFILE_TABLE2_h_METADATA_MASK                                 = 31;
MOD_MIRROR_PROFILE_TABLE2_l_MIRROR_VID                                    = 4;
MOD_MIRROR_PROFILE_TABLE2_h_MIRROR_VID                                    = 15;
MOD_MIRROR_PROFILE_TABLE2_l_MIRROR_VPRI                                   = 0;
MOD_MIRROR_PROFILE_TABLE2_h_MIRROR_VPRI                                   = 3;

MOD_PER_PORT_CFG1_WIDTH                                                   = 1;
MOD_PER_PORT_CFG1_ENTRIES                                                 = 24;
def MOD_PER_PORT_CFG1(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0118400 + MOD_BASE);
def MOD_PER_PORT_CFG1_GET_DEFAULT() :
	return "0x0";

MOD_PER_PORT_CFG1_l_LOOPBACK_SUPPRESS_GLORT                               = 19;
MOD_PER_PORT_CFG1_h_LOOPBACK_SUPPRESS_GLORT                               = 34;
MOD_PER_PORT_CFG1_l_LOOPBACK_SUPPRESS_MASK                                = 3;
MOD_PER_PORT_CFG1_h_LOOPBACK_SUPPRESS_MASK                                = 18;
MOD_PER_PORT_CFG1_l_VID2_MAP_INDEX                                        = 1;
MOD_PER_PORT_CFG1_h_VID2_MAP_INDEX                                        = 2;
MOD_PER_PORT_CFG1_b_ENABLE_VLAN_UPDATE                                    = 0;

MOD_PER_PORT_CFG2_WIDTH                                                   = 1;
MOD_PER_PORT_CFG2_ENTRIES                                                 = 24;
def MOD_PER_PORT_CFG2(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0118500 + MOD_BASE);
def MOD_PER_PORT_CFG2_GET_DEFAULT() :
	return "0xA";

MOD_PER_PORT_CFG2_b_ENABLE_PCP1_UPDATE                                    = 16;
MOD_PER_PORT_CFG2_b_ENABLE_PCP2_UPDATE                                    = 15;
MOD_PER_PORT_CFG2_b_ENABLE_DEI1_UPDATE                                    = 14;
MOD_PER_PORT_CFG2_b_ENABLE_DEI2_UPDATE                                    = 13;
MOD_PER_PORT_CFG2_l_VLAN1_E_TYPE                                          = 11;
MOD_PER_PORT_CFG2_h_VLAN1_E_TYPE                                          = 12;
MOD_PER_PORT_CFG2_l_VLAN2_E_TYPE                                          = 9;
MOD_PER_PORT_CFG2_h_VLAN2_E_TYPE                                          = 10;
MOD_PER_PORT_CFG2_b_ENABLE_DMAC_ROUTING                                   = 8;
MOD_PER_PORT_CFG2_b_ENABLE_SMAC_ROUTING                                   = 7;
MOD_PER_PORT_CFG2_b_ENABLE_TTL_DECREMENT                                  = 6;
MOD_PER_PORT_CFG2_b_ENABLE_ECN_MODIFICATION                               = 5;
MOD_PER_PORT_CFG2_b_VID2_FIRST                                            = 4;
MOD_PER_PORT_CFG2_l_VLAN_TAGGING                                          = 1;
MOD_PER_PORT_CFG2_h_VLAN_TAGGING                                          = 3;
MOD_PER_PORT_CFG2_b_MIN_FRAME_SIZE                                        = 0;

MOD_ROUTER_SMAC_WIDTH                                                     = 1;
MOD_ROUTER_SMAC_ENTRIES                                                   = 64;
def MOD_ROUTER_SMAC(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0118600 + MOD_BASE);
def MOD_ROUTER_SMAC_GET_DEFAULT() :
	return "0x0";

MOD_ROUTER_SMAC_l_SMAC                                                    = 0;
MOD_ROUTER_SMAC_h_SMAC                                                    = 47;

MOD_VLAN_ETYPE_WIDTH                                                      = 1;
MOD_VLAN_ETYPE_ENTRIES                                                    = 4;
def MOD_VLAN_ETYPE(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0118800 + MOD_BASE);
def MOD_VLAN_ETYPE_GET_DEFAULT() :
	return "0x8100";

MOD_VLAN_ETYPE_l_TAG_TYPE                                                 = 0;
MOD_VLAN_ETYPE_h_TAG_TYPE                                                 = 15;

MOD_PRELOAD0_WIDTH                                                        = 1;
MOD_PRELOAD0_ENTRIES_0                                                    = 16;
MOD_PRELOAD0_ENTRIES_1                                                    = 4;
def MOD_PRELOAD0(index1, index0, qword) :
	return ((0x0000080 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0118A00 + MOD_BASE);
def MOD_PRELOAD0_GET_DEFAULT() :
	return "0x0";

MOD_PRELOAD0_l_OTR1                                                       = 48;
MOD_PRELOAD0_h_OTR1                                                       = 63;
MOD_PRELOAD0_l_OTR2                                                       = 32;
MOD_PRELOAD0_h_OTR2                                                       = 47;
MOD_PRELOAD0_l_MPLS                                                       = 16;
MOD_PRELOAD0_h_MPLS                                                       = 31;
MOD_PRELOAD0_l_QOS                                                        = 0;
MOD_PRELOAD0_h_QOS                                                        = 15;

MOD_PRELOAD1_WIDTH                                                        = 1;
MOD_PRELOAD1_ENTRIES_0                                                    = 16;
MOD_PRELOAD1_ENTRIES_1                                                    = 4;
def MOD_PRELOAD1(index1, index0, qword) :
	return ((0x0000080 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0118C00 + MOD_BASE);
def MOD_PRELOAD1_GET_DEFAULT() :
	return "0x0";

MOD_PRELOAD1_l_INR                                                        = 48;
MOD_PRELOAD1_h_INR                                                        = 63;
MOD_PRELOAD1_l_META0                                                      = 32;
MOD_PRELOAD1_h_META0                                                      = 47;
MOD_PRELOAD1_l_META1                                                      = 16;
MOD_PRELOAD1_h_META1                                                      = 31;
MOD_PRELOAD1_l_META2                                                      = 0;
MOD_PRELOAD1_h_META2                                                      = 15;

MOD_DOMAIN_TCAM_KEY_WIDTH                                                 = 1;
MOD_DOMAIN_TCAM_KEY_ENTRIES                                               = 64;
def MOD_DOMAIN_TCAM_KEY(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0118E00 + MOD_BASE);
def MOD_DOMAIN_TCAM_KEY_GET_DEFAULT() :
	return "0x3FFFFFFFF";

MOD_DOMAIN_TCAM_KEY_l_PORT                                                = 28;
MOD_DOMAIN_TCAM_KEY_h_PORT                                                = 33;
MOD_DOMAIN_TCAM_KEY_l_OPERATOR_ID                                         = 24;
MOD_DOMAIN_TCAM_KEY_h_OPERATOR_ID                                         = 27;
MOD_DOMAIN_TCAM_KEY_l_VID1                                                = 12;
MOD_DOMAIN_TCAM_KEY_h_VID1                                                = 23;
MOD_DOMAIN_TCAM_KEY_l_VID2                                                = 0;
MOD_DOMAIN_TCAM_KEY_h_VID2                                                = 11;

MOD_DOMAIN_TCAM_MASK_WIDTH                                                = 1;
MOD_DOMAIN_TCAM_MASK_ENTRIES                                              = 64;
def MOD_DOMAIN_TCAM_MASK(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0119000 + MOD_BASE);
def MOD_DOMAIN_TCAM_MASK_GET_DEFAULT() :
	return "0x0";

MOD_DOMAIN_TCAM_MASK_l_PORT                                               = 28;
MOD_DOMAIN_TCAM_MASK_h_PORT                                               = 33;
MOD_DOMAIN_TCAM_MASK_l_OPERATOR_ID                                        = 24;
MOD_DOMAIN_TCAM_MASK_h_OPERATOR_ID                                        = 27;
MOD_DOMAIN_TCAM_MASK_l_VID1                                               = 12;
MOD_DOMAIN_TCAM_MASK_h_VID1                                               = 23;
MOD_DOMAIN_TCAM_MASK_l_VID2                                               = 0;
MOD_DOMAIN_TCAM_MASK_h_VID2                                               = 11;

MOD_DOMAIN_ACTION_WIDTH                                                   = 1;
MOD_DOMAIN_ACTION_ENTRIES                                                 = 64;
def MOD_DOMAIN_ACTION(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0119200 + MOD_BASE);
def MOD_DOMAIN_ACTION_GET_DEFAULT() :
	return "0x0";

MOD_DOMAIN_ACTION_l_PRIORITY_PROFILE                                      = 0;
MOD_DOMAIN_ACTION_h_PRIORITY_PROFILE                                      = 4;

MOD_DSCP_MAP_WIDTH                                                        = 1;
MOD_DSCP_MAP_ENTRIES                                                      = 256;
def MOD_DSCP_MAP(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0119800 + MOD_BASE);
def MOD_DSCP_MAP_GET_DEFAULT() :
	return "0x0";

MOD_DSCP_MAP_l_EGRESS_DSCP_7                                              = 42;
MOD_DSCP_MAP_h_EGRESS_DSCP_7                                              = 47;
MOD_DSCP_MAP_l_EGRESS_DSCP_6                                              = 36;
MOD_DSCP_MAP_h_EGRESS_DSCP_6                                              = 41;
MOD_DSCP_MAP_l_EGRESS_DSCP_5                                              = 30;
MOD_DSCP_MAP_h_EGRESS_DSCP_5                                              = 35;
MOD_DSCP_MAP_l_EGRESS_DSCP_4                                              = 24;
MOD_DSCP_MAP_h_EGRESS_DSCP_4                                              = 29;
MOD_DSCP_MAP_l_EGRESS_DSCP_3                                              = 18;
MOD_DSCP_MAP_h_EGRESS_DSCP_3                                              = 23;
MOD_DSCP_MAP_l_EGRESS_DSCP_2                                              = 12;
MOD_DSCP_MAP_h_EGRESS_DSCP_2                                              = 17;
MOD_DSCP_MAP_l_EGRESS_DSCP_1                                              = 6;
MOD_DSCP_MAP_h_EGRESS_DSCP_1                                              = 11;
MOD_DSCP_MAP_l_EGRESS_DSCP_0                                              = 0;
MOD_DSCP_MAP_h_EGRESS_DSCP_0                                              = 5;

MOD_VPRI1_MAP_WIDTH                                                       = 1;
MOD_VPRI1_MAP_ENTRIES                                                     = 32;
def MOD_VPRI1_MAP(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x011A000 + MOD_BASE);
def MOD_VPRI1_MAP_GET_DEFAULT() :
	return "0x0";

MOD_VPRI1_MAP_l_VPRI_15                                                   = 60;
MOD_VPRI1_MAP_h_VPRI_15                                                   = 63;
MOD_VPRI1_MAP_l_VPRI_14                                                   = 56;
MOD_VPRI1_MAP_h_VPRI_14                                                   = 59;
MOD_VPRI1_MAP_l_VPRI_13                                                   = 52;
MOD_VPRI1_MAP_h_VPRI_13                                                   = 55;
MOD_VPRI1_MAP_l_VPRI_12                                                   = 48;
MOD_VPRI1_MAP_h_VPRI_12                                                   = 51;
MOD_VPRI1_MAP_l_VPRI_11                                                   = 44;
MOD_VPRI1_MAP_h_VPRI_11                                                   = 47;
MOD_VPRI1_MAP_l_VPRI_10                                                   = 40;
MOD_VPRI1_MAP_h_VPRI_10                                                   = 43;
MOD_VPRI1_MAP_l_VPRI_9                                                    = 36;
MOD_VPRI1_MAP_h_VPRI_9                                                    = 39;
MOD_VPRI1_MAP_l_VPRI_8                                                    = 32;
MOD_VPRI1_MAP_h_VPRI_8                                                    = 35;
MOD_VPRI1_MAP_l_VPRI_7                                                    = 28;
MOD_VPRI1_MAP_h_VPRI_7                                                    = 31;
MOD_VPRI1_MAP_l_VPRI_6                                                    = 24;
MOD_VPRI1_MAP_h_VPRI_6                                                    = 27;
MOD_VPRI1_MAP_l_VPRI_5                                                    = 20;
MOD_VPRI1_MAP_h_VPRI_5                                                    = 23;
MOD_VPRI1_MAP_l_VPRI_4                                                    = 16;
MOD_VPRI1_MAP_h_VPRI_4                                                    = 19;
MOD_VPRI1_MAP_l_VPRI_3                                                    = 12;
MOD_VPRI1_MAP_h_VPRI_3                                                    = 15;
MOD_VPRI1_MAP_l_VPRI_2                                                    = 8;
MOD_VPRI1_MAP_h_VPRI_2                                                    = 11;
MOD_VPRI1_MAP_l_VPRI_1                                                    = 4;
MOD_VPRI1_MAP_h_VPRI_1                                                    = 7;
MOD_VPRI1_MAP_l_VPRI_0                                                    = 0;
MOD_VPRI1_MAP_h_VPRI_0                                                    = 3;

MOD_VPRI2_MAP_WIDTH                                                       = 1;
MOD_VPRI2_MAP_ENTRIES                                                     = 32;
def MOD_VPRI2_MAP(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x011A100 + MOD_BASE);
def MOD_VPRI2_MAP_GET_DEFAULT() :
	return "0x0";

MOD_VPRI2_MAP_l_VPRI_15                                                   = 60;
MOD_VPRI2_MAP_h_VPRI_15                                                   = 63;
MOD_VPRI2_MAP_l_VPRI_14                                                   = 56;
MOD_VPRI2_MAP_h_VPRI_14                                                   = 59;
MOD_VPRI2_MAP_l_VPRI_13                                                   = 52;
MOD_VPRI2_MAP_h_VPRI_13                                                   = 55;
MOD_VPRI2_MAP_l_VPRI_12                                                   = 48;
MOD_VPRI2_MAP_h_VPRI_12                                                   = 51;
MOD_VPRI2_MAP_l_VPRI_11                                                   = 44;
MOD_VPRI2_MAP_h_VPRI_11                                                   = 47;
MOD_VPRI2_MAP_l_VPRI_10                                                   = 40;
MOD_VPRI2_MAP_h_VPRI_10                                                   = 43;
MOD_VPRI2_MAP_l_VPRI_9                                                    = 36;
MOD_VPRI2_MAP_h_VPRI_9                                                    = 39;
MOD_VPRI2_MAP_l_VPRI_8                                                    = 32;
MOD_VPRI2_MAP_h_VPRI_8                                                    = 35;
MOD_VPRI2_MAP_l_VPRI_7                                                    = 28;
MOD_VPRI2_MAP_h_VPRI_7                                                    = 31;
MOD_VPRI2_MAP_l_VPRI_6                                                    = 24;
MOD_VPRI2_MAP_h_VPRI_6                                                    = 27;
MOD_VPRI2_MAP_l_VPRI_5                                                    = 20;
MOD_VPRI2_MAP_h_VPRI_5                                                    = 23;
MOD_VPRI2_MAP_l_VPRI_4                                                    = 16;
MOD_VPRI2_MAP_h_VPRI_4                                                    = 19;
MOD_VPRI2_MAP_l_VPRI_3                                                    = 12;
MOD_VPRI2_MAP_h_VPRI_3                                                    = 15;
MOD_VPRI2_MAP_l_VPRI_2                                                    = 8;
MOD_VPRI2_MAP_h_VPRI_2                                                    = 11;
MOD_VPRI2_MAP_l_VPRI_1                                                    = 4;
MOD_VPRI2_MAP_h_VPRI_1                                                    = 7;
MOD_VPRI2_MAP_l_VPRI_0                                                    = 0;
MOD_VPRI2_MAP_h_VPRI_0                                                    = 3;

MOD_DGLORT_MAP_WIDTH                                                      = 1;
MOD_DGLORT_MAP_ENTRIES                                                    = 64;
def MOD_DGLORT_MAP(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x011A200 + MOD_BASE);
def MOD_DGLORT_MAP_GET_DEFAULT() :
	return "0xFFFF0000";

MOD_DGLORT_MAP_l_VALUE                                                    = 16;
MOD_DGLORT_MAP_h_VALUE                                                    = 31;
MOD_DGLORT_MAP_l_MASK                                                     = 0;
MOD_DGLORT_MAP_h_MASK                                                     = 15;

MOD_DGLORT_DEC_WIDTH                                                      = 1;
MOD_DGLORT_DEC_ENTRIES                                                    = 64;
def MOD_DGLORT_DEC(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x011A400 + MOD_BASE);
def MOD_DGLORT_DEC_GET_DEFAULT() :
	return "0x0";

MOD_DGLORT_DEC_l_QUEUE_BASE                                               = 27;
MOD_DGLORT_DEC_h_QUEUE_BASE                                               = 37;
MOD_DGLORT_DEC_l_QUEUE_OFFSET_START                                       = 23;
MOD_DGLORT_DEC_h_QUEUE_OFFSET_START                                       = 26;
MOD_DGLORT_DEC_l_QUEUE_OFFSET_LEN                                         = 19;
MOD_DGLORT_DEC_h_QUEUE_OFFSET_LEN                                         = 22;
MOD_DGLORT_DEC_l_NUM_PRIORITY_BITS                                        = 17;
MOD_DGLORT_DEC_h_NUM_PRIORITY_BITS                                        = 18;
MOD_DGLORT_DEC_l_FUNCTION_BASE                                            = 9;
MOD_DGLORT_DEC_h_FUNCTION_BASE                                            = 16;
MOD_DGLORT_DEC_l_FUNCTION_OFFSET_START                                    = 5;
MOD_DGLORT_DEC_h_FUNCTION_OFFSET_START                                    = 8;
MOD_DGLORT_DEC_l_FUNCTION_OFFSET_LEN                                      = 1;
MOD_DGLORT_DEC_h_FUNCTION_OFFSET_LEN                                      = 4;
MOD_DGLORT_DEC_b_FUNCTION_TYPE                                            = 0;

MOD_RIMMON_FN_WIDTH                                                       = 1;
def MOD_RIMMON_FN(qword) :
	return ((qword * 8) + 0x011A600 + MOD_BASE);
def MOD_RIMMON_FN_GET_DEFAULT() :
	return "0x0";

MOD_RIMMON_FN_l_PORT_MASK                                                 = 8;
MOD_RIMMON_FN_h_PORT_MASK                                                 = 31;
MOD_RIMMON_FN_l_NEW_TYPE                                                  = 0;
MOD_RIMMON_FN_h_NEW_TYPE                                                  = 7;

MOD_CPM_FN_WIDTH                                                          = 1;
def MOD_CPM_FN(qword) :
	return ((qword * 8) + 0x011A608 + MOD_BASE);
def MOD_CPM_FN_GET_DEFAULT() :
	return "0x0";

MOD_CPM_FN_l_PORT_MASK                                                    = 0;
MOD_CPM_FN_h_PORT_MASK                                                    = 23;

MOD_CD_FN_WIDTH                                                           = 1;
def MOD_CD_FN(qword) :
	return ((qword * 8) + 0x011A610 + MOD_BASE);
def MOD_CD_FN_GET_DEFAULT() :
	return "0x0";

MOD_CD_FN_l_MODE_23                                                       = 46;
MOD_CD_FN_h_MODE_23                                                       = 47;
MOD_CD_FN_l_MODE_22                                                       = 44;
MOD_CD_FN_h_MODE_22                                                       = 45;
MOD_CD_FN_l_MODE_21                                                       = 42;
MOD_CD_FN_h_MODE_21                                                       = 43;
MOD_CD_FN_l_MODE_20                                                       = 40;
MOD_CD_FN_h_MODE_20                                                       = 41;
MOD_CD_FN_l_MODE_19                                                       = 38;
MOD_CD_FN_h_MODE_19                                                       = 39;
MOD_CD_FN_l_MODE_18                                                       = 36;
MOD_CD_FN_h_MODE_18                                                       = 37;
MOD_CD_FN_l_MODE_17                                                       = 34;
MOD_CD_FN_h_MODE_17                                                       = 35;
MOD_CD_FN_l_MODE_16                                                       = 32;
MOD_CD_FN_h_MODE_16                                                       = 33;
MOD_CD_FN_l_MODE_15                                                       = 30;
MOD_CD_FN_h_MODE_15                                                       = 31;
MOD_CD_FN_l_MODE_14                                                       = 28;
MOD_CD_FN_h_MODE_14                                                       = 29;
MOD_CD_FN_l_MODE_13                                                       = 26;
MOD_CD_FN_h_MODE_13                                                       = 27;
MOD_CD_FN_l_MODE_12                                                       = 24;
MOD_CD_FN_h_MODE_12                                                       = 25;
MOD_CD_FN_l_MODE_11                                                       = 22;
MOD_CD_FN_h_MODE_11                                                       = 23;
MOD_CD_FN_l_MODE_10                                                       = 20;
MOD_CD_FN_h_MODE_10                                                       = 21;
MOD_CD_FN_l_MODE_9                                                        = 18;
MOD_CD_FN_h_MODE_9                                                        = 19;
MOD_CD_FN_l_MODE_8                                                        = 16;
MOD_CD_FN_h_MODE_8                                                        = 17;
MOD_CD_FN_l_MODE_7                                                        = 14;
MOD_CD_FN_h_MODE_7                                                        = 15;
MOD_CD_FN_l_MODE_6                                                        = 12;
MOD_CD_FN_h_MODE_6                                                        = 13;
MOD_CD_FN_l_MODE_5                                                        = 10;
MOD_CD_FN_h_MODE_5                                                        = 11;
MOD_CD_FN_l_MODE_4                                                        = 8;
MOD_CD_FN_h_MODE_4                                                        = 9;
MOD_CD_FN_l_MODE_3                                                        = 6;
MOD_CD_FN_h_MODE_3                                                        = 7;
MOD_CD_FN_l_MODE_2                                                        = 4;
MOD_CD_FN_h_MODE_2                                                        = 5;
MOD_CD_FN_l_MODE_1                                                        = 2;
MOD_CD_FN_h_MODE_1                                                        = 3;
MOD_CD_FN_l_MODE_0                                                        = 0;
MOD_CD_FN_h_MODE_0                                                        = 1;

MOD_CD_MAP_WIDTH                                                          = 1;
MOD_CD_MAP_ENTRIES                                                        = 4;
def MOD_CD_MAP(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x011A620 + MOD_BASE);
def MOD_CD_MAP_GET_DEFAULT() :
	return "0x0";

MOD_CD_MAP_l_CD_15                                                        = 45;
MOD_CD_MAP_h_CD_15                                                        = 47;
MOD_CD_MAP_l_CD_14                                                        = 42;
MOD_CD_MAP_h_CD_14                                                        = 44;
MOD_CD_MAP_l_CD_13                                                        = 39;
MOD_CD_MAP_h_CD_13                                                        = 41;
MOD_CD_MAP_l_CD_12                                                        = 36;
MOD_CD_MAP_h_CD_12                                                        = 38;
MOD_CD_MAP_l_CD_11                                                        = 33;
MOD_CD_MAP_h_CD_11                                                        = 35;
MOD_CD_MAP_l_CD_10                                                        = 30;
MOD_CD_MAP_h_CD_10                                                        = 32;
MOD_CD_MAP_l_CD_9                                                         = 27;
MOD_CD_MAP_h_CD_9                                                         = 29;
MOD_CD_MAP_l_CD_8                                                         = 24;
MOD_CD_MAP_h_CD_8                                                         = 26;
MOD_CD_MAP_l_CD_7                                                         = 21;
MOD_CD_MAP_h_CD_7                                                         = 23;
MOD_CD_MAP_l_CD_6                                                         = 18;
MOD_CD_MAP_h_CD_6                                                         = 20;
MOD_CD_MAP_l_CD_5                                                         = 15;
MOD_CD_MAP_h_CD_5                                                         = 17;
MOD_CD_MAP_l_CD_4                                                         = 12;
MOD_CD_MAP_h_CD_4                                                         = 14;
MOD_CD_MAP_l_CD_3                                                         = 9;
MOD_CD_MAP_h_CD_3                                                         = 11;
MOD_CD_MAP_l_CD_2                                                         = 6;
MOD_CD_MAP_h_CD_2                                                         = 8;
MOD_CD_MAP_l_CD_1                                                         = 3;
MOD_CD_MAP_h_CD_1                                                         = 5;
MOD_CD_MAP_l_CD_0                                                         = 0;
MOD_CD_MAP_h_CD_0                                                         = 2;

MOD_DS_EXP_WIDTH                                                          = 1;
MOD_DS_EXP_ENTRIES                                                        = 512;
def MOD_DS_EXP(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x011B000 + MOD_BASE);
def MOD_DS_EXP_GET_DEFAULT() :
	return "0x0";

MOD_DS_EXP_l_EXP_15                                                       = 45;
MOD_DS_EXP_h_EXP_15                                                       = 47;
MOD_DS_EXP_l_EXP_14                                                       = 42;
MOD_DS_EXP_h_EXP_14                                                       = 44;
MOD_DS_EXP_l_EXP_13                                                       = 39;
MOD_DS_EXP_h_EXP_13                                                       = 41;
MOD_DS_EXP_l_EXP_12                                                       = 36;
MOD_DS_EXP_h_EXP_12                                                       = 38;
MOD_DS_EXP_l_EXP_11                                                       = 33;
MOD_DS_EXP_h_EXP_11                                                       = 35;
MOD_DS_EXP_l_EXP_10                                                       = 30;
MOD_DS_EXP_h_EXP_10                                                       = 32;
MOD_DS_EXP_l_EXP_9                                                        = 27;
MOD_DS_EXP_h_EXP_9                                                        = 29;
MOD_DS_EXP_l_EXP_8                                                        = 24;
MOD_DS_EXP_h_EXP_8                                                        = 26;
MOD_DS_EXP_l_EXP_7                                                        = 21;
MOD_DS_EXP_h_EXP_7                                                        = 23;
MOD_DS_EXP_l_EXP_6                                                        = 18;
MOD_DS_EXP_h_EXP_6                                                        = 20;
MOD_DS_EXP_l_EXP_5                                                        = 15;
MOD_DS_EXP_h_EXP_5                                                        = 17;
MOD_DS_EXP_l_EXP_4                                                        = 12;
MOD_DS_EXP_h_EXP_4                                                        = 14;
MOD_DS_EXP_l_EXP_3                                                        = 9;
MOD_DS_EXP_h_EXP_3                                                        = 11;
MOD_DS_EXP_l_EXP_2                                                        = 6;
MOD_DS_EXP_h_EXP_2                                                        = 8;
MOD_DS_EXP_l_EXP_1                                                        = 3;
MOD_DS_EXP_h_EXP_1                                                        = 5;
MOD_DS_EXP_l_EXP_0                                                        = 0;
MOD_DS_EXP_h_EXP_0                                                        = 2;

MOD_EXP_DS_WIDTH                                                          = 1;
MOD_EXP_DS_ENTRIES                                                        = 16;
def MOD_EXP_DS(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x011C000 + MOD_BASE);
def MOD_EXP_DS_GET_DEFAULT() :
	return "0x0";

MOD_EXP_DS_l_DS_7                                                         = 56;
MOD_EXP_DS_h_DS_7                                                         = 63;
MOD_EXP_DS_l_DS_6                                                         = 48;
MOD_EXP_DS_h_DS_6                                                         = 55;
MOD_EXP_DS_l_DS_5                                                         = 40;
MOD_EXP_DS_h_DS_5                                                         = 47;
MOD_EXP_DS_l_DS_4                                                         = 32;
MOD_EXP_DS_h_DS_4                                                         = 39;
MOD_EXP_DS_l_DS_3                                                         = 24;
MOD_EXP_DS_h_DS_3                                                         = 31;
MOD_EXP_DS_l_DS_2                                                         = 16;
MOD_EXP_DS_h_DS_2                                                         = 23;
MOD_EXP_DS_l_DS_1                                                         = 8;
MOD_EXP_DS_h_DS_1                                                         = 15;
MOD_EXP_DS_l_DS_0                                                         = 0;
MOD_EXP_DS_h_DS_0                                                         = 7;

MOD_CSUM_CFG_WIDTH                                                        = 1;
def MOD_CSUM_CFG(qword) :
	return ((qword * 8) + 0x011C080 + MOD_BASE);
def MOD_CSUM_CFG_GET_DEFAULT() :
	return "0x0";

MOD_CSUM_CFG_b_TCP_ZERO_TRANSMIT                                          = 0;

MOD_MPLS_STACK_ET_WIDTH                                                   = 1;
def MOD_MPLS_STACK_ET(qword) :
	return ((qword * 8) + 0x011C088 + MOD_BASE);
def MOD_MPLS_STACK_ET_GET_DEFAULT() :
	return "0x388478848";

MOD_MPLS_STACK_ET_b_USE_DMAC_MCAST                                        = 33;
MOD_MPLS_STACK_ET_b_USE_IPP_MCAST                                         = 32;
MOD_MPLS_STACK_ET_l_UCAST_ET                                              = 16;
MOD_MPLS_STACK_ET_h_UCAST_ET                                              = 31;
MOD_MPLS_STACK_ET_l_MCAST_ET                                              = 0;
MOD_MPLS_STACK_ET_h_MCAST_ET                                              = 15;

MOD_MPLS_RESTORE_ET_WIDTH                                                 = 1;
def MOD_MPLS_RESTORE_ET(qword) :
	return ((qword * 8) + 0x011C090 + MOD_BASE);
def MOD_MPLS_RESTORE_ET_GET_DEFAULT() :
	return "0x2080086DD";

MOD_MPLS_RESTORE_ET_l_SPLIT                                               = 32;
MOD_MPLS_RESTORE_ET_h_SPLIT                                               = 51;
MOD_MPLS_RESTORE_ET_l_ET1                                                 = 16;
MOD_MPLS_RESTORE_ET_h_ET1                                                 = 31;
MOD_MPLS_RESTORE_ET_l_ET2                                                 = 0;
MOD_MPLS_RESTORE_ET_h_ET2                                                 = 15;

MOD_AQM_PROFILE_WIDTH                                                     = 1;
MOD_AQM_PROFILE_ENTRIES                                                   = 256;
def MOD_AQM_PROFILE(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x011C800 + MOD_BASE);
def MOD_AQM_PROFILE_GET_DEFAULT() :
	return "0x0";

MOD_AQM_PROFILE_l_PROFILE_7                                               = 35;
MOD_AQM_PROFILE_h_PROFILE_7                                               = 39;
MOD_AQM_PROFILE_l_PROFILE_6                                               = 30;
MOD_AQM_PROFILE_h_PROFILE_6                                               = 34;
MOD_AQM_PROFILE_l_PROFILE_5                                               = 25;
MOD_AQM_PROFILE_h_PROFILE_5                                               = 29;
MOD_AQM_PROFILE_l_PROFILE_4                                               = 20;
MOD_AQM_PROFILE_h_PROFILE_4                                               = 24;
MOD_AQM_PROFILE_l_PROFILE_3                                               = 15;
MOD_AQM_PROFILE_h_PROFILE_3                                               = 19;
MOD_AQM_PROFILE_l_PROFILE_2                                               = 10;
MOD_AQM_PROFILE_h_PROFILE_2                                               = 14;
MOD_AQM_PROFILE_l_PROFILE_1                                               = 5;
MOD_AQM_PROFILE_h_PROFILE_1                                               = 9;
MOD_AQM_PROFILE_l_PROFILE_0                                               = 0;
MOD_AQM_PROFILE_h_PROFILE_0                                               = 4;

MOD_WRED_LEVEL_WIDTH                                                      = 1;
MOD_WRED_LEVEL_ENTRIES                                                    = 16;
def MOD_WRED_LEVEL(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x011D000 + MOD_BASE);
def MOD_WRED_LEVEL_GET_DEFAULT() :
	return "0x0";

MOD_WRED_LEVEL_l_WRED_LEVEL                                               = 0;
MOD_WRED_LEVEL_h_WRED_LEVEL                                               = 15;

MOD_STATS_BANK_FRAME_WIDTH                                                = 1;
MOD_STATS_BANK_FRAME_ENTRIES                                              = 384;
def MOD_STATS_BANK_FRAME(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x011E000 + MOD_BASE);
def MOD_STATS_BANK_FRAME_GET_DEFAULT() :
	return "0x0";

MOD_STATS_BANK_FRAME_l_FRAME_COUNTER                                      = 0;
MOD_STATS_BANK_FRAME_h_FRAME_COUNTER                                      = 47;

MOD_STATS_BANK_BYTE_WIDTH                                                 = 1;
MOD_STATS_BANK_BYTE_ENTRIES                                               = 384;
def MOD_STATS_BANK_BYTE(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x011F000 + MOD_BASE);
def MOD_STATS_BANK_BYTE_GET_DEFAULT() :
	return "0x0";

MOD_STATS_BANK_BYTE_l_BYTE_COUNTER                                        = 0;
MOD_STATS_BANK_BYTE_h_BYTE_COUNTER                                        = 55;

MOD_STATS_PER_PORT_LEN_WIDTH                                              = 1;
MOD_STATS_PER_PORT_LEN_ENTRIES                                            = 24;
def MOD_STATS_PER_PORT_LEN(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0120000 + MOD_BASE);
def MOD_STATS_PER_PORT_LEN_GET_DEFAULT() :
	return "0x0";

MOD_STATS_PER_PORT_LEN_l_LENGTH                                           = 0;
MOD_STATS_PER_PORT_LEN_h_LENGTH                                           = 13;

MOD_SAVED_HDR_WIDTH                                                       = 1;
MOD_SAVED_HDR_ENTRIES                                                     = 24;
def MOD_SAVED_HDR(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0120100 + MOD_BASE);
def MOD_SAVED_HDR_GET_DEFAULT() :
	return "0x0";

MOD_SAVED_HDR_l_ROT                                                       = 19;
MOD_SAVED_HDR_h_ROT                                                       = 27;
MOD_SAVED_HDR_l_ERR                                                       = 17;
MOD_SAVED_HDR_h_ERR                                                       = 18;
MOD_SAVED_HDR_b_TRUNC                                                     = 16;
MOD_SAVED_HDR_l_TX_DISP                                                   = 12;
MOD_SAVED_HDR_h_TX_DISP                                                   = 15;
MOD_SAVED_HDR_b_TX_DROP                                                   = 11;
MOD_SAVED_HDR_l_L2_COUNT                                                  = 6;
MOD_SAVED_HDR_h_L2_COUNT                                                  = 10;
MOD_SAVED_HDR_b_TX_FREE                                                   = 5;
MOD_SAVED_HDR_b_EPOCH                                                     = 4;
MOD_SAVED_HDR_b_SMP                                                       = 3;
MOD_SAVED_HDR_l_TC                                                        = 0;
MOD_SAVED_HDR_h_TC                                                        = 2;

MOD_UPDATE_ERROR_RECORD_WIDTH                                             = 1;
def MOD_UPDATE_ERROR_RECORD(qword) :
	return ((qword * 8) + 0x0120200 + MOD_BASE);
def MOD_UPDATE_ERROR_RECORD_GET_DEFAULT() :
	return "0x0";

MOD_UPDATE_ERROR_RECORD_b_WINDOW_PARSING                                  = 44;
MOD_UPDATE_ERROR_RECORD_l_MIRROR_PROFILE                                  = 38;
MOD_UPDATE_ERROR_RECORD_h_MIRROR_PROFILE                                  = 43;
MOD_UPDATE_ERROR_RECORD_l_MIR_TYPE                                        = 36;
MOD_UPDATE_ERROR_RECORD_h_MIR_TYPE                                        = 37;
MOD_UPDATE_ERROR_RECORD_l_TX_TAG                                          = 34;
MOD_UPDATE_ERROR_RECORD_h_TX_TAG                                          = 35;
MOD_UPDATE_ERROR_RECORD_l_MPLS_POP                                        = 31;
MOD_UPDATE_ERROR_RECORD_h_MPLS_POP                                        = 33;
MOD_UPDATE_ERROR_RECORD_l_MOD_IDX                                         = 13;
MOD_UPDATE_ERROR_RECORD_h_MOD_IDX                                         = 30;
MOD_UPDATE_ERROR_RECORD_l_TX_PORT                                         = 8;
MOD_UPDATE_ERROR_RECORD_h_TX_PORT                                         = 12;
MOD_UPDATE_ERROR_RECORD_l_REASON_CODE                                     = 0;
MOD_UPDATE_ERROR_RECORD_h_REASON_CODE                                     = 7;

MOD_IP_WIDTH                                                              = 1;
def MOD_IP(qword) :
	return ((qword * 8) + 0x0120208 + MOD_BASE);
def MOD_IP_GET_DEFAULT() :
	return "0x0";

MOD_IP_b_ECN_DROP                                                         = 36;
MOD_IP_b_TTL1_DROP                                                        = 35;
MOD_IP_b_LOOPBACK_DROP                                                    = 34;
MOD_IP_b_TIMEOUT_DROP                                                     = 33;
MOD_IP_b_L3_LEN_L4_CSUM_ERROR_MARK                                        = 32;
MOD_IP_b_L4_CSUM_ERROR_DROP                                               = 31;
MOD_IP_b_L3_LEN_ERROR_DROP                                                = 30;
MOD_IP_b_MARKER_ERROR_DROP                                                = 29;
MOD_IP_b_TX_ERROR_DROP                                                    = 28;
MOD_IP_b_TX_ECC_DROP                                                      = 27;
MOD_IP_b_INNER_L4_NONEXIST                                                = 26;
MOD_IP_b_OUTER_L4_NONEXIST                                                = 25;
MOD_IP_b_INNER_IP_NONEXIST                                                = 24;
MOD_IP_b_OUTER_IP_NONEXIST                                                = 23;
MOD_IP_b_INNER_MAC_NONEXIST                                               = 22;
MOD_IP_b_OUTER_MAC_NONEXIST                                               = 21;
MOD_IP_b_SIZE_ERROR_MIN                                                   = 20;
MOD_IP_b_SIZE_ERROR_MAX                                                   = 19;
MOD_IP_b_PKT_LEN_UPDATE                                                   = 18;
MOD_IP_b_TTL_DEC_BELOW0                                                   = 17;
MOD_IP_b_TTLDS_SRC_NONEXIST                                               = 16;
MOD_IP_b_TTLDS_TGT_NONEXIST                                               = 15;
MOD_IP_b_INNER_IP_MISMATCH                                                = 14;
MOD_IP_b_OUTER_IP_MISMATCH                                                = 13;
MOD_IP_b_MPLS_POP_EMPTY                                                   = 12;
MOD_IP_b_POP_ELI_EMPTY                                                    = 11;
MOD_IP_b_POP_AL_EMPTY                                                     = 10;
MOD_IP_b_MPLS_PUSH_FULL                                                   = 9;
MOD_IP_b_PUSH_ELI_FULL                                                    = 8;
MOD_IP_b_PUSH_AL_FULL                                                     = 7;
MOD_IP_b_INNER_TAG_EMPTY                                                  = 6;
MOD_IP_b_OUTER_TAG_EMPTY                                                  = 5;
MOD_IP_b_VLAN_TAG_EMPTY                                                   = 4;
MOD_IP_b_INNER_TAG_FULL                                                   = 3;
MOD_IP_b_OUTER_TAG_FULL                                                   = 2;
MOD_IP_b_VLAN_TAG_FULL                                                    = 1;
MOD_IP_b_MEM_ERROR                                                        = 0;

MOD_IM_WIDTH                                                              = 1;
def MOD_IM(qword) :
	return ((qword * 8) + 0x0120210 + MOD_BASE);
def MOD_IM_GET_DEFAULT() :
	return "0x1FFFFFFFFF";

MOD_IM_b_ECN_DROP                                                         = 36;
MOD_IM_b_TTL1_DROP                                                        = 35;
MOD_IM_b_LOOPBACK_DROP                                                    = 34;
MOD_IM_b_TIMEOUT_DROP                                                     = 33;
MOD_IM_b_L3_LEN_L4_CSUM_ERROR_MARK                                        = 32;
MOD_IM_b_L4_CSUM_ERROR_DROP                                               = 31;
MOD_IM_b_L3_LEN_ERROR_DROP                                                = 30;
MOD_IM_b_MARKER_ERROR_DROP                                                = 29;
MOD_IM_b_TX_ERROR_DROP                                                    = 28;
MOD_IM_b_TX_ECC_DROP                                                      = 27;
MOD_IM_b_INNER_L4_NONEXIST                                                = 26;
MOD_IM_b_OUTER_L4_NONEXIST                                                = 25;
MOD_IM_b_INNER_IP_NONEXIST                                                = 24;
MOD_IM_b_OUTER_IP_NONEXIST                                                = 23;
MOD_IM_b_INNER_MAC_NONEXIST                                               = 22;
MOD_IM_b_OUTER_MAC_NONEXIST                                               = 21;
MOD_IM_b_SIZE_ERROR_MIN                                                   = 20;
MOD_IM_b_SIZE_ERROR_MAX                                                   = 19;
MOD_IM_b_PKT_LEN_UPDATE                                                   = 18;
MOD_IM_b_TTL_DEC_BELOW0                                                   = 17;
MOD_IM_b_TTLDS_SRC_NONEXIST                                               = 16;
MOD_IM_b_TTLDS_TGT_NONEXIST                                               = 15;
MOD_IM_b_INNER_IP_MISMATCH                                                = 14;
MOD_IM_b_OUTER_IP_MISMATCH                                                = 13;
MOD_IM_b_MPLS_POP_EMPTY                                                   = 12;
MOD_IM_b_POP_ELI_EMPTY                                                    = 11;
MOD_IM_b_POP_AL_EMPTY                                                     = 10;
MOD_IM_b_MPLS_PUSH_FULL                                                   = 9;
MOD_IM_b_PUSH_ELI_FULL                                                    = 8;
MOD_IM_b_PUSH_AL_FULL                                                     = 7;
MOD_IM_b_INNER_TAG_EMPTY                                                  = 6;
MOD_IM_b_OUTER_TAG_EMPTY                                                  = 5;
MOD_IM_b_VLAN_TAG_EMPTY                                                   = 4;
MOD_IM_b_INNER_TAG_FULL                                                   = 3;
MOD_IM_b_OUTER_TAG_FULL                                                   = 2;
MOD_IM_b_VLAN_TAG_FULL                                                    = 1;
MOD_IM_b_MEM_ERROR                                                        = 0;

################ MOD_SHELL_CTL_BASE ################
MOD_SHELL_CTL_BASE                                              = 0x4FFF000;
MOD_SHELL_CTL_SIZE                                              = 0x0000400;

MOD_ECC_COR_ERR_WIDTH                                                     = 1;
def MOD_ECC_COR_ERR(qword) :
	return ((qword * 8) + 0x0000000 + MOD_SHELL_CTL_BASE);
def MOD_ECC_COR_ERR_GET_DEFAULT() :
	return "0x0";

MOD_ECC_COR_ERR_l__RSVD_                                                  = 12;
MOD_ECC_COR_ERR_h__RSVD_                                                  = 31;
MOD_ECC_COR_ERR_l_COUNTER                                                 = 0;
MOD_ECC_COR_ERR_h_COUNTER                                                 = 11;

MOD_ECC_UNCOR_ERR_WIDTH                                                   = 1;
def MOD_ECC_UNCOR_ERR(qword) :
	return ((qword * 8) + 0x0000008 + MOD_SHELL_CTL_BASE);
def MOD_ECC_UNCOR_ERR_GET_DEFAULT() :
	return "0x0";

MOD_ECC_UNCOR_ERR_l__RSVD_                                                = 12;
MOD_ECC_UNCOR_ERR_h__RSVD_                                                = 31;
MOD_ECC_UNCOR_ERR_l_COUNTER                                               = 0;
MOD_ECC_UNCOR_ERR_h_COUNTER                                               = 11;

MOD_AQM_PROFILE_STATUS_WIDTH                                              = 1;
def MOD_AQM_PROFILE_STATUS(qword) :
	return ((qword * 8) + 0x0000010 + MOD_SHELL_CTL_BASE);
def MOD_AQM_PROFILE_STATUS_GET_DEFAULT() :
	return "0x0";

MOD_AQM_PROFILE_STATUS_l__RSVD1_                                          = 30;
MOD_AQM_PROFILE_STATUS_h__RSVD1_                                          = 31;
MOD_AQM_PROFILE_STATUS_l_ERROR_ADDRESS                                    = 12;
MOD_AQM_PROFILE_STATUS_h_ERROR_ADDRESS                                    = 29;
MOD_AQM_PROFILE_STATUS_l__RSVD0_                                          = 4;
MOD_AQM_PROFILE_STATUS_h__RSVD0_                                          = 11;
MOD_AQM_PROFILE_STATUS_b_GLOBAL_INIT_DONE                                 = 3;
MOD_AQM_PROFILE_STATUS_b_INIT_DONE                                        = 2;
MOD_AQM_PROFILE_STATUS_b_ECC_CORRECTABLE                                  = 1;
MOD_AQM_PROFILE_STATUS_b_ECC_UNCORRECTABLE                                = 0;

MOD_AQM_PROFILE_CONFIG_WIDTH                                              = 1;
def MOD_AQM_PROFILE_CONFIG(qword) :
	return ((qword * 8) + 0x0000018 + MOD_SHELL_CTL_BASE);
def MOD_AQM_PROFILE_CONFIG_GET_DEFAULT() :
	return "0x20311";

MOD_AQM_PROFILE_CONFIG_l_GEN_ECC_INST_NUM                                 = 25;
MOD_AQM_PROFILE_CONFIG_h_GEN_ECC_INST_NUM                                 = 31;
MOD_AQM_PROFILE_CONFIG_l__RSVD3_                                          = 20;
MOD_AQM_PROFILE_CONFIG_h__RSVD3_                                          = 24;
MOD_AQM_PROFILE_CONFIG_l_READ_MARGIN                                      = 16;
MOD_AQM_PROFILE_CONFIG_h_READ_MARGIN                                      = 19;
MOD_AQM_PROFILE_CONFIG_l__RSVD2_                                          = 13;
MOD_AQM_PROFILE_CONFIG_h__RSVD2_                                          = 15;
MOD_AQM_PROFILE_CONFIG_b_READ_MARGIN_ENABLE                               = 12;
MOD_AQM_PROFILE_CONFIG_l__RSVD1_                                          = 10;
MOD_AQM_PROFILE_CONFIG_h__RSVD1_                                          = 11;
MOD_AQM_PROFILE_CONFIG_b_U_ECC_COUNT_ENABLE                               = 9;
MOD_AQM_PROFILE_CONFIG_b_C_ECC_COUNT_ENABLE                               = 8;
MOD_AQM_PROFILE_CONFIG_l__RSVD0_                                          = 6;
MOD_AQM_PROFILE_CONFIG_h__RSVD0_                                          = 7;
MOD_AQM_PROFILE_CONFIG_b_MASK_INT                                         = 5;
MOD_AQM_PROFILE_CONFIG_b_LS_BYPASS                                        = 4;
MOD_AQM_PROFILE_CONFIG_b_LS_FORCE                                         = 3;
MOD_AQM_PROFILE_CONFIG_b_INVERT_2                                         = 2;
MOD_AQM_PROFILE_CONFIG_b_INVERT_1                                         = 1;
MOD_AQM_PROFILE_CONFIG_b_ECC_ENABLE                                       = 0;

MOD_DESC_STATUS_WIDTH                                                     = 1;
MOD_DESC_STATUS_ENTRIES                                                   = 16;
def MOD_DESC_STATUS(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000080 + MOD_SHELL_CTL_BASE);
def MOD_DESC_STATUS_GET_DEFAULT() :
	return "0x0";

MOD_DESC_STATUS_l__RSVD1_                                                 = 30;
MOD_DESC_STATUS_h__RSVD1_                                                 = 31;
MOD_DESC_STATUS_l_ERROR_ADDRESS                                           = 12;
MOD_DESC_STATUS_h_ERROR_ADDRESS                                           = 29;
MOD_DESC_STATUS_l__RSVD0_                                                 = 4;
MOD_DESC_STATUS_h__RSVD0_                                                 = 11;
MOD_DESC_STATUS_b_GLOBAL_INIT_DONE                                        = 3;
MOD_DESC_STATUS_b_INIT_DONE                                               = 2;
MOD_DESC_STATUS_b_ECC_CORRECTABLE                                         = 1;
MOD_DESC_STATUS_b_ECC_UNCORRECTABLE                                       = 0;

MOD_DESC_CONFIG_WIDTH                                                     = 1;
MOD_DESC_CONFIG_ENTRIES                                                   = 16;
def MOD_DESC_CONFIG(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000100 + MOD_SHELL_CTL_BASE);
def MOD_DESC_CONFIG_GET_DEFAULT() :
	return "0x20311";

MOD_DESC_CONFIG_l_GEN_ECC_INST_NUM                                        = 25;
MOD_DESC_CONFIG_h_GEN_ECC_INST_NUM                                        = 31;
MOD_DESC_CONFIG_l__RSVD3_                                                 = 20;
MOD_DESC_CONFIG_h__RSVD3_                                                 = 24;
MOD_DESC_CONFIG_l_READ_MARGIN                                             = 16;
MOD_DESC_CONFIG_h_READ_MARGIN                                             = 19;
MOD_DESC_CONFIG_l__RSVD2_                                                 = 13;
MOD_DESC_CONFIG_h__RSVD2_                                                 = 15;
MOD_DESC_CONFIG_b_READ_MARGIN_ENABLE                                      = 12;
MOD_DESC_CONFIG_l__RSVD1_                                                 = 10;
MOD_DESC_CONFIG_h__RSVD1_                                                 = 11;
MOD_DESC_CONFIG_b_U_ECC_COUNT_ENABLE                                      = 9;
MOD_DESC_CONFIG_b_C_ECC_COUNT_ENABLE                                      = 8;
MOD_DESC_CONFIG_l__RSVD0_                                                 = 6;
MOD_DESC_CONFIG_h__RSVD0_                                                 = 7;
MOD_DESC_CONFIG_b_MASK_INT                                                = 5;
MOD_DESC_CONFIG_b_LS_BYPASS                                               = 4;
MOD_DESC_CONFIG_b_LS_FORCE                                                = 3;
MOD_DESC_CONFIG_b_INVERT_2                                                = 2;
MOD_DESC_CONFIG_b_INVERT_1                                                = 1;
MOD_DESC_CONFIG_b_ECC_ENABLE                                              = 0;

MOD_DS_EXP_STATUS_WIDTH                                                   = 1;
def MOD_DS_EXP_STATUS(qword) :
	return ((qword * 8) + 0x0000180 + MOD_SHELL_CTL_BASE);
def MOD_DS_EXP_STATUS_GET_DEFAULT() :
	return "0x0";

MOD_DS_EXP_STATUS_l__RSVD1_                                               = 30;
MOD_DS_EXP_STATUS_h__RSVD1_                                               = 31;
MOD_DS_EXP_STATUS_l_ERROR_ADDRESS                                         = 12;
MOD_DS_EXP_STATUS_h_ERROR_ADDRESS                                         = 29;
MOD_DS_EXP_STATUS_l__RSVD0_                                               = 4;
MOD_DS_EXP_STATUS_h__RSVD0_                                               = 11;
MOD_DS_EXP_STATUS_b_GLOBAL_INIT_DONE                                      = 3;
MOD_DS_EXP_STATUS_b_INIT_DONE                                             = 2;
MOD_DS_EXP_STATUS_b_ECC_CORRECTABLE                                       = 1;
MOD_DS_EXP_STATUS_b_ECC_UNCORRECTABLE                                     = 0;

MOD_DS_EXP_CONFIG_WIDTH                                                   = 1;
def MOD_DS_EXP_CONFIG(qword) :
	return ((qword * 8) + 0x0000188 + MOD_SHELL_CTL_BASE);
def MOD_DS_EXP_CONFIG_GET_DEFAULT() :
	return "0x20311";

MOD_DS_EXP_CONFIG_l_GEN_ECC_INST_NUM                                      = 25;
MOD_DS_EXP_CONFIG_h_GEN_ECC_INST_NUM                                      = 31;
MOD_DS_EXP_CONFIG_l__RSVD3_                                               = 20;
MOD_DS_EXP_CONFIG_h__RSVD3_                                               = 24;
MOD_DS_EXP_CONFIG_l_READ_MARGIN                                           = 16;
MOD_DS_EXP_CONFIG_h_READ_MARGIN                                           = 19;
MOD_DS_EXP_CONFIG_l__RSVD2_                                               = 13;
MOD_DS_EXP_CONFIG_h__RSVD2_                                               = 15;
MOD_DS_EXP_CONFIG_b_READ_MARGIN_ENABLE                                    = 12;
MOD_DS_EXP_CONFIG_l__RSVD1_                                               = 10;
MOD_DS_EXP_CONFIG_h__RSVD1_                                               = 11;
MOD_DS_EXP_CONFIG_b_U_ECC_COUNT_ENABLE                                    = 9;
MOD_DS_EXP_CONFIG_b_C_ECC_COUNT_ENABLE                                    = 8;
MOD_DS_EXP_CONFIG_l__RSVD0_                                               = 6;
MOD_DS_EXP_CONFIG_h__RSVD0_                                               = 7;
MOD_DS_EXP_CONFIG_b_MASK_INT                                              = 5;
MOD_DS_EXP_CONFIG_b_LS_BYPASS                                             = 4;
MOD_DS_EXP_CONFIG_b_LS_FORCE                                              = 3;
MOD_DS_EXP_CONFIG_b_INVERT_2                                              = 2;
MOD_DS_EXP_CONFIG_b_INVERT_1                                              = 1;
MOD_DS_EXP_CONFIG_b_ECC_ENABLE                                            = 0;

MOD_DSCP_MAP_STATUS_WIDTH                                                 = 1;
def MOD_DSCP_MAP_STATUS(qword) :
	return ((qword * 8) + 0x0000190 + MOD_SHELL_CTL_BASE);
def MOD_DSCP_MAP_STATUS_GET_DEFAULT() :
	return "0x0";

MOD_DSCP_MAP_STATUS_l__RSVD1_                                             = 30;
MOD_DSCP_MAP_STATUS_h__RSVD1_                                             = 31;
MOD_DSCP_MAP_STATUS_l_ERROR_ADDRESS                                       = 12;
MOD_DSCP_MAP_STATUS_h_ERROR_ADDRESS                                       = 29;
MOD_DSCP_MAP_STATUS_l__RSVD0_                                             = 4;
MOD_DSCP_MAP_STATUS_h__RSVD0_                                             = 11;
MOD_DSCP_MAP_STATUS_b_GLOBAL_INIT_DONE                                    = 3;
MOD_DSCP_MAP_STATUS_b_INIT_DONE                                           = 2;
MOD_DSCP_MAP_STATUS_b_ECC_CORRECTABLE                                     = 1;
MOD_DSCP_MAP_STATUS_b_ECC_UNCORRECTABLE                                   = 0;

MOD_DSCP_MAP_CONFIG_WIDTH                                                 = 1;
def MOD_DSCP_MAP_CONFIG(qword) :
	return ((qword * 8) + 0x0000198 + MOD_SHELL_CTL_BASE);
def MOD_DSCP_MAP_CONFIG_GET_DEFAULT() :
	return "0x20311";

MOD_DSCP_MAP_CONFIG_l_GEN_ECC_INST_NUM                                    = 25;
MOD_DSCP_MAP_CONFIG_h_GEN_ECC_INST_NUM                                    = 31;
MOD_DSCP_MAP_CONFIG_l__RSVD3_                                             = 20;
MOD_DSCP_MAP_CONFIG_h__RSVD3_                                             = 24;
MOD_DSCP_MAP_CONFIG_l_READ_MARGIN                                         = 16;
MOD_DSCP_MAP_CONFIG_h_READ_MARGIN                                         = 19;
MOD_DSCP_MAP_CONFIG_l__RSVD2_                                             = 13;
MOD_DSCP_MAP_CONFIG_h__RSVD2_                                             = 15;
MOD_DSCP_MAP_CONFIG_b_READ_MARGIN_ENABLE                                  = 12;
MOD_DSCP_MAP_CONFIG_l__RSVD1_                                             = 10;
MOD_DSCP_MAP_CONFIG_h__RSVD1_                                             = 11;
MOD_DSCP_MAP_CONFIG_b_U_ECC_COUNT_ENABLE                                  = 9;
MOD_DSCP_MAP_CONFIG_b_C_ECC_COUNT_ENABLE                                  = 8;
MOD_DSCP_MAP_CONFIG_l__RSVD0_                                             = 6;
MOD_DSCP_MAP_CONFIG_h__RSVD0_                                             = 7;
MOD_DSCP_MAP_CONFIG_b_MASK_INT                                            = 5;
MOD_DSCP_MAP_CONFIG_b_LS_BYPASS                                           = 4;
MOD_DSCP_MAP_CONFIG_b_LS_FORCE                                            = 3;
MOD_DSCP_MAP_CONFIG_b_INVERT_2                                            = 2;
MOD_DSCP_MAP_CONFIG_b_INVERT_1                                            = 1;
MOD_DSCP_MAP_CONFIG_b_ECC_ENABLE                                          = 0;

MOD_MASTER_STATUS_WIDTH                                                   = 1;
def MOD_MASTER_STATUS(qword) :
	return ((qword * 8) + 0x00001A0 + MOD_SHELL_CTL_BASE);
def MOD_MASTER_STATUS_GET_DEFAULT() :
	return "0x0";

MOD_MASTER_STATUS_l__RSVD1_                                               = 30;
MOD_MASTER_STATUS_h__RSVD1_                                               = 31;
MOD_MASTER_STATUS_l_ERROR_ADDRESS                                         = 12;
MOD_MASTER_STATUS_h_ERROR_ADDRESS                                         = 29;
MOD_MASTER_STATUS_l__RSVD0_                                               = 4;
MOD_MASTER_STATUS_h__RSVD0_                                               = 11;
MOD_MASTER_STATUS_b_GLOBAL_INIT_DONE                                      = 3;
MOD_MASTER_STATUS_b_INIT_DONE                                             = 2;
MOD_MASTER_STATUS_b_ECC_CORRECTABLE                                       = 1;
MOD_MASTER_STATUS_b_ECC_UNCORRECTABLE                                     = 0;

MOD_MASTER_CONFIG_WIDTH                                                   = 1;
def MOD_MASTER_CONFIG(qword) :
	return ((qword * 8) + 0x00001A8 + MOD_SHELL_CTL_BASE);
def MOD_MASTER_CONFIG_GET_DEFAULT() :
	return "0x20311";

MOD_MASTER_CONFIG_l_GEN_ECC_INST_NUM                                      = 25;
MOD_MASTER_CONFIG_h_GEN_ECC_INST_NUM                                      = 31;
MOD_MASTER_CONFIG_l__RSVD3_                                               = 20;
MOD_MASTER_CONFIG_h__RSVD3_                                               = 24;
MOD_MASTER_CONFIG_l_READ_MARGIN                                           = 16;
MOD_MASTER_CONFIG_h_READ_MARGIN                                           = 19;
MOD_MASTER_CONFIG_l__RSVD2_                                               = 13;
MOD_MASTER_CONFIG_h__RSVD2_                                               = 15;
MOD_MASTER_CONFIG_b_READ_MARGIN_ENABLE                                    = 12;
MOD_MASTER_CONFIG_l__RSVD1_                                               = 10;
MOD_MASTER_CONFIG_h__RSVD1_                                               = 11;
MOD_MASTER_CONFIG_b_U_ECC_COUNT_ENABLE                                    = 9;
MOD_MASTER_CONFIG_b_C_ECC_COUNT_ENABLE                                    = 8;
MOD_MASTER_CONFIG_l__RSVD0_                                               = 6;
MOD_MASTER_CONFIG_h__RSVD0_                                               = 7;
MOD_MASTER_CONFIG_b_MASK_INT                                              = 5;
MOD_MASTER_CONFIG_b_LS_BYPASS                                             = 4;
MOD_MASTER_CONFIG_b_LS_FORCE                                              = 3;
MOD_MASTER_CONFIG_b_INVERT_2                                              = 2;
MOD_MASTER_CONFIG_b_INVERT_1                                              = 1;
MOD_MASTER_CONFIG_b_ECC_ENABLE                                            = 0;

MOD_MCAST_VLAN_TABLE_STATUS_WIDTH                                         = 1;
def MOD_MCAST_VLAN_TABLE_STATUS(qword) :
	return ((qword * 8) + 0x00001B0 + MOD_SHELL_CTL_BASE);
def MOD_MCAST_VLAN_TABLE_STATUS_GET_DEFAULT() :
	return "0x0";

MOD_MCAST_VLAN_TABLE_STATUS_l__RSVD1_                                     = 30;
MOD_MCAST_VLAN_TABLE_STATUS_h__RSVD1_                                     = 31;
MOD_MCAST_VLAN_TABLE_STATUS_l_ERROR_ADDRESS                               = 12;
MOD_MCAST_VLAN_TABLE_STATUS_h_ERROR_ADDRESS                               = 29;
MOD_MCAST_VLAN_TABLE_STATUS_l__RSVD0_                                     = 4;
MOD_MCAST_VLAN_TABLE_STATUS_h__RSVD0_                                     = 11;
MOD_MCAST_VLAN_TABLE_STATUS_b_GLOBAL_INIT_DONE                            = 3;
MOD_MCAST_VLAN_TABLE_STATUS_b_INIT_DONE                                   = 2;
MOD_MCAST_VLAN_TABLE_STATUS_b_ECC_CORRECTABLE                             = 1;
MOD_MCAST_VLAN_TABLE_STATUS_b_ECC_UNCORRECTABLE                           = 0;

MOD_MCAST_VLAN_TABLE_CONFIG_WIDTH                                         = 1;
def MOD_MCAST_VLAN_TABLE_CONFIG(qword) :
	return ((qword * 8) + 0x00001B8 + MOD_SHELL_CTL_BASE);
def MOD_MCAST_VLAN_TABLE_CONFIG_GET_DEFAULT() :
	return "0x20311";

MOD_MCAST_VLAN_TABLE_CONFIG_l_GEN_ECC_INST_NUM                            = 25;
MOD_MCAST_VLAN_TABLE_CONFIG_h_GEN_ECC_INST_NUM                            = 31;
MOD_MCAST_VLAN_TABLE_CONFIG_l__RSVD3_                                     = 20;
MOD_MCAST_VLAN_TABLE_CONFIG_h__RSVD3_                                     = 24;
MOD_MCAST_VLAN_TABLE_CONFIG_l_READ_MARGIN                                 = 16;
MOD_MCAST_VLAN_TABLE_CONFIG_h_READ_MARGIN                                 = 19;
MOD_MCAST_VLAN_TABLE_CONFIG_l__RSVD2_                                     = 13;
MOD_MCAST_VLAN_TABLE_CONFIG_h__RSVD2_                                     = 15;
MOD_MCAST_VLAN_TABLE_CONFIG_b_READ_MARGIN_ENABLE                          = 12;
MOD_MCAST_VLAN_TABLE_CONFIG_l__RSVD1_                                     = 10;
MOD_MCAST_VLAN_TABLE_CONFIG_h__RSVD1_                                     = 11;
MOD_MCAST_VLAN_TABLE_CONFIG_b_U_ECC_COUNT_ENABLE                          = 9;
MOD_MCAST_VLAN_TABLE_CONFIG_b_C_ECC_COUNT_ENABLE                          = 8;
MOD_MCAST_VLAN_TABLE_CONFIG_l__RSVD0_                                     = 6;
MOD_MCAST_VLAN_TABLE_CONFIG_h__RSVD0_                                     = 7;
MOD_MCAST_VLAN_TABLE_CONFIG_b_MASK_INT                                    = 5;
MOD_MCAST_VLAN_TABLE_CONFIG_b_LS_BYPASS                                   = 4;
MOD_MCAST_VLAN_TABLE_CONFIG_b_LS_FORCE                                    = 3;
MOD_MCAST_VLAN_TABLE_CONFIG_b_INVERT_2                                    = 2;
MOD_MCAST_VLAN_TABLE_CONFIG_b_INVERT_1                                    = 1;
MOD_MCAST_VLAN_TABLE_CONFIG_b_ECC_ENABLE                                  = 0;

MOD_MIRROR_PROFILE_TABLE2_STATUS_WIDTH                                    = 1;
def MOD_MIRROR_PROFILE_TABLE2_STATUS(qword) :
	return ((qword * 8) + 0x00001C0 + MOD_SHELL_CTL_BASE);
def MOD_MIRROR_PROFILE_TABLE2_STATUS_GET_DEFAULT() :
	return "0x0";

MOD_MIRROR_PROFILE_TABLE2_STATUS_l__RSVD1_                                = 30;
MOD_MIRROR_PROFILE_TABLE2_STATUS_h__RSVD1_                                = 31;
MOD_MIRROR_PROFILE_TABLE2_STATUS_l_ERROR_ADDRESS                          = 12;
MOD_MIRROR_PROFILE_TABLE2_STATUS_h_ERROR_ADDRESS                          = 29;
MOD_MIRROR_PROFILE_TABLE2_STATUS_l__RSVD0_                                = 4;
MOD_MIRROR_PROFILE_TABLE2_STATUS_h__RSVD0_                                = 11;
MOD_MIRROR_PROFILE_TABLE2_STATUS_b_GLOBAL_INIT_DONE                       = 3;
MOD_MIRROR_PROFILE_TABLE2_STATUS_b_INIT_DONE                              = 2;
MOD_MIRROR_PROFILE_TABLE2_STATUS_b_ECC_CORRECTABLE                        = 1;
MOD_MIRROR_PROFILE_TABLE2_STATUS_b_ECC_UNCORRECTABLE                      = 0;

MOD_MIRROR_PROFILE_TABLE2_CONFIG_WIDTH                                    = 1;
def MOD_MIRROR_PROFILE_TABLE2_CONFIG(qword) :
	return ((qword * 8) + 0x00001C8 + MOD_SHELL_CTL_BASE);
def MOD_MIRROR_PROFILE_TABLE2_CONFIG_GET_DEFAULT() :
	return "0x20311";

MOD_MIRROR_PROFILE_TABLE2_CONFIG_l_GEN_ECC_INST_NUM                       = 25;
MOD_MIRROR_PROFILE_TABLE2_CONFIG_h_GEN_ECC_INST_NUM                       = 31;
MOD_MIRROR_PROFILE_TABLE2_CONFIG_l__RSVD3_                                = 20;
MOD_MIRROR_PROFILE_TABLE2_CONFIG_h__RSVD3_                                = 24;
MOD_MIRROR_PROFILE_TABLE2_CONFIG_l_READ_MARGIN                            = 16;
MOD_MIRROR_PROFILE_TABLE2_CONFIG_h_READ_MARGIN                            = 19;
MOD_MIRROR_PROFILE_TABLE2_CONFIG_l__RSVD2_                                = 13;
MOD_MIRROR_PROFILE_TABLE2_CONFIG_h__RSVD2_                                = 15;
MOD_MIRROR_PROFILE_TABLE2_CONFIG_b_READ_MARGIN_ENABLE                     = 12;
MOD_MIRROR_PROFILE_TABLE2_CONFIG_l__RSVD1_                                = 10;
MOD_MIRROR_PROFILE_TABLE2_CONFIG_h__RSVD1_                                = 11;
MOD_MIRROR_PROFILE_TABLE2_CONFIG_b_U_ECC_COUNT_ENABLE                     = 9;
MOD_MIRROR_PROFILE_TABLE2_CONFIG_b_C_ECC_COUNT_ENABLE                     = 8;
MOD_MIRROR_PROFILE_TABLE2_CONFIG_l__RSVD0_                                = 6;
MOD_MIRROR_PROFILE_TABLE2_CONFIG_h__RSVD0_                                = 7;
MOD_MIRROR_PROFILE_TABLE2_CONFIG_b_MASK_INT                               = 5;
MOD_MIRROR_PROFILE_TABLE2_CONFIG_b_LS_BYPASS                              = 4;
MOD_MIRROR_PROFILE_TABLE2_CONFIG_b_LS_FORCE                               = 3;
MOD_MIRROR_PROFILE_TABLE2_CONFIG_b_INVERT_2                               = 2;
MOD_MIRROR_PROFILE_TABLE2_CONFIG_b_INVERT_1                               = 1;
MOD_MIRROR_PROFILE_TABLE2_CONFIG_b_ECC_ENABLE                             = 0;

MOD_PER_PORT_CFG1_STATUS_WIDTH                                            = 1;
def MOD_PER_PORT_CFG1_STATUS(qword) :
	return ((qword * 8) + 0x00001D0 + MOD_SHELL_CTL_BASE);
def MOD_PER_PORT_CFG1_STATUS_GET_DEFAULT() :
	return "0x0";

MOD_PER_PORT_CFG1_STATUS_l__RSVD1_                                        = 30;
MOD_PER_PORT_CFG1_STATUS_h__RSVD1_                                        = 31;
MOD_PER_PORT_CFG1_STATUS_l_ERROR_ADDRESS                                  = 12;
MOD_PER_PORT_CFG1_STATUS_h_ERROR_ADDRESS                                  = 29;
MOD_PER_PORT_CFG1_STATUS_l__RSVD0_                                        = 4;
MOD_PER_PORT_CFG1_STATUS_h__RSVD0_                                        = 11;
MOD_PER_PORT_CFG1_STATUS_b_GLOBAL_INIT_DONE                               = 3;
MOD_PER_PORT_CFG1_STATUS_b_INIT_DONE                                      = 2;
MOD_PER_PORT_CFG1_STATUS_b_ECC_CORRECTABLE                                = 1;
MOD_PER_PORT_CFG1_STATUS_b_ECC_UNCORRECTABLE                              = 0;

MOD_PER_PORT_CFG1_CONFIG_WIDTH                                            = 1;
def MOD_PER_PORT_CFG1_CONFIG(qword) :
	return ((qword * 8) + 0x00001D8 + MOD_SHELL_CTL_BASE);
def MOD_PER_PORT_CFG1_CONFIG_GET_DEFAULT() :
	return "0x20311";

MOD_PER_PORT_CFG1_CONFIG_l_GEN_ECC_INST_NUM                               = 25;
MOD_PER_PORT_CFG1_CONFIG_h_GEN_ECC_INST_NUM                               = 31;
MOD_PER_PORT_CFG1_CONFIG_l__RSVD3_                                        = 20;
MOD_PER_PORT_CFG1_CONFIG_h__RSVD3_                                        = 24;
MOD_PER_PORT_CFG1_CONFIG_l_READ_MARGIN                                    = 16;
MOD_PER_PORT_CFG1_CONFIG_h_READ_MARGIN                                    = 19;
MOD_PER_PORT_CFG1_CONFIG_l__RSVD2_                                        = 13;
MOD_PER_PORT_CFG1_CONFIG_h__RSVD2_                                        = 15;
MOD_PER_PORT_CFG1_CONFIG_b_READ_MARGIN_ENABLE                             = 12;
MOD_PER_PORT_CFG1_CONFIG_l__RSVD1_                                        = 10;
MOD_PER_PORT_CFG1_CONFIG_h__RSVD1_                                        = 11;
MOD_PER_PORT_CFG1_CONFIG_b_U_ECC_COUNT_ENABLE                             = 9;
MOD_PER_PORT_CFG1_CONFIG_b_C_ECC_COUNT_ENABLE                             = 8;
MOD_PER_PORT_CFG1_CONFIG_l__RSVD0_                                        = 6;
MOD_PER_PORT_CFG1_CONFIG_h__RSVD0_                                        = 7;
MOD_PER_PORT_CFG1_CONFIG_b_MASK_INT                                       = 5;
MOD_PER_PORT_CFG1_CONFIG_b_LS_BYPASS                                      = 4;
MOD_PER_PORT_CFG1_CONFIG_b_LS_FORCE                                       = 3;
MOD_PER_PORT_CFG1_CONFIG_b_INVERT_2                                       = 2;
MOD_PER_PORT_CFG1_CONFIG_b_INVERT_1                                       = 1;
MOD_PER_PORT_CFG1_CONFIG_b_ECC_ENABLE                                     = 0;

MOD_PER_PORT_CFG2_STATUS_WIDTH                                            = 1;
def MOD_PER_PORT_CFG2_STATUS(qword) :
	return ((qword * 8) + 0x00001E0 + MOD_SHELL_CTL_BASE);
def MOD_PER_PORT_CFG2_STATUS_GET_DEFAULT() :
	return "0x0";

MOD_PER_PORT_CFG2_STATUS_l__RSVD1_                                        = 30;
MOD_PER_PORT_CFG2_STATUS_h__RSVD1_                                        = 31;
MOD_PER_PORT_CFG2_STATUS_l_ERROR_ADDRESS                                  = 12;
MOD_PER_PORT_CFG2_STATUS_h_ERROR_ADDRESS                                  = 29;
MOD_PER_PORT_CFG2_STATUS_l__RSVD0_                                        = 4;
MOD_PER_PORT_CFG2_STATUS_h__RSVD0_                                        = 11;
MOD_PER_PORT_CFG2_STATUS_b_GLOBAL_INIT_DONE                               = 3;
MOD_PER_PORT_CFG2_STATUS_b_INIT_DONE                                      = 2;
MOD_PER_PORT_CFG2_STATUS_b_ECC_CORRECTABLE                                = 1;
MOD_PER_PORT_CFG2_STATUS_b_ECC_UNCORRECTABLE                              = 0;

MOD_PER_PORT_CFG2_CONFIG_WIDTH                                            = 1;
def MOD_PER_PORT_CFG2_CONFIG(qword) :
	return ((qword * 8) + 0x00001E8 + MOD_SHELL_CTL_BASE);
def MOD_PER_PORT_CFG2_CONFIG_GET_DEFAULT() :
	return "0x20311";

MOD_PER_PORT_CFG2_CONFIG_l_GEN_ECC_INST_NUM                               = 25;
MOD_PER_PORT_CFG2_CONFIG_h_GEN_ECC_INST_NUM                               = 31;
MOD_PER_PORT_CFG2_CONFIG_l__RSVD3_                                        = 20;
MOD_PER_PORT_CFG2_CONFIG_h__RSVD3_                                        = 24;
MOD_PER_PORT_CFG2_CONFIG_l_READ_MARGIN                                    = 16;
MOD_PER_PORT_CFG2_CONFIG_h_READ_MARGIN                                    = 19;
MOD_PER_PORT_CFG2_CONFIG_l__RSVD2_                                        = 13;
MOD_PER_PORT_CFG2_CONFIG_h__RSVD2_                                        = 15;
MOD_PER_PORT_CFG2_CONFIG_b_READ_MARGIN_ENABLE                             = 12;
MOD_PER_PORT_CFG2_CONFIG_l__RSVD1_                                        = 10;
MOD_PER_PORT_CFG2_CONFIG_h__RSVD1_                                        = 11;
MOD_PER_PORT_CFG2_CONFIG_b_U_ECC_COUNT_ENABLE                             = 9;
MOD_PER_PORT_CFG2_CONFIG_b_C_ECC_COUNT_ENABLE                             = 8;
MOD_PER_PORT_CFG2_CONFIG_l__RSVD0_                                        = 6;
MOD_PER_PORT_CFG2_CONFIG_h__RSVD0_                                        = 7;
MOD_PER_PORT_CFG2_CONFIG_b_MASK_INT                                       = 5;
MOD_PER_PORT_CFG2_CONFIG_b_LS_BYPASS                                      = 4;
MOD_PER_PORT_CFG2_CONFIG_b_LS_FORCE                                       = 3;
MOD_PER_PORT_CFG2_CONFIG_b_INVERT_2                                       = 2;
MOD_PER_PORT_CFG2_CONFIG_b_INVERT_1                                       = 1;
MOD_PER_PORT_CFG2_CONFIG_b_ECC_ENABLE                                     = 0;

MOD_STATS_BANK_BYTE_STATUS_WIDTH                                          = 1;
def MOD_STATS_BANK_BYTE_STATUS(qword) :
	return ((qword * 8) + 0x00001F0 + MOD_SHELL_CTL_BASE);
def MOD_STATS_BANK_BYTE_STATUS_GET_DEFAULT() :
	return "0x0";

MOD_STATS_BANK_BYTE_STATUS_l__RSVD1_                                      = 30;
MOD_STATS_BANK_BYTE_STATUS_h__RSVD1_                                      = 31;
MOD_STATS_BANK_BYTE_STATUS_l_ERROR_ADDRESS                                = 12;
MOD_STATS_BANK_BYTE_STATUS_h_ERROR_ADDRESS                                = 29;
MOD_STATS_BANK_BYTE_STATUS_l__RSVD0_                                      = 4;
MOD_STATS_BANK_BYTE_STATUS_h__RSVD0_                                      = 11;
MOD_STATS_BANK_BYTE_STATUS_b_GLOBAL_INIT_DONE                             = 3;
MOD_STATS_BANK_BYTE_STATUS_b_INIT_DONE                                    = 2;
MOD_STATS_BANK_BYTE_STATUS_b_ECC_CORRECTABLE                              = 1;
MOD_STATS_BANK_BYTE_STATUS_b_ECC_UNCORRECTABLE                            = 0;

MOD_STATS_BANK_BYTE_CONFIG_WIDTH                                          = 1;
def MOD_STATS_BANK_BYTE_CONFIG(qword) :
	return ((qword * 8) + 0x00001F8 + MOD_SHELL_CTL_BASE);
def MOD_STATS_BANK_BYTE_CONFIG_GET_DEFAULT() :
	return "0x20311";

MOD_STATS_BANK_BYTE_CONFIG_l_GEN_ECC_INST_NUM                             = 25;
MOD_STATS_BANK_BYTE_CONFIG_h_GEN_ECC_INST_NUM                             = 31;
MOD_STATS_BANK_BYTE_CONFIG_l__RSVD3_                                      = 20;
MOD_STATS_BANK_BYTE_CONFIG_h__RSVD3_                                      = 24;
MOD_STATS_BANK_BYTE_CONFIG_l_READ_MARGIN                                  = 16;
MOD_STATS_BANK_BYTE_CONFIG_h_READ_MARGIN                                  = 19;
MOD_STATS_BANK_BYTE_CONFIG_l__RSVD2_                                      = 13;
MOD_STATS_BANK_BYTE_CONFIG_h__RSVD2_                                      = 15;
MOD_STATS_BANK_BYTE_CONFIG_b_READ_MARGIN_ENABLE                           = 12;
MOD_STATS_BANK_BYTE_CONFIG_l__RSVD1_                                      = 10;
MOD_STATS_BANK_BYTE_CONFIG_h__RSVD1_                                      = 11;
MOD_STATS_BANK_BYTE_CONFIG_b_U_ECC_COUNT_ENABLE                           = 9;
MOD_STATS_BANK_BYTE_CONFIG_b_C_ECC_COUNT_ENABLE                           = 8;
MOD_STATS_BANK_BYTE_CONFIG_l__RSVD0_                                      = 6;
MOD_STATS_BANK_BYTE_CONFIG_h__RSVD0_                                      = 7;
MOD_STATS_BANK_BYTE_CONFIG_b_MASK_INT                                     = 5;
MOD_STATS_BANK_BYTE_CONFIG_b_LS_BYPASS                                    = 4;
MOD_STATS_BANK_BYTE_CONFIG_b_LS_FORCE                                     = 3;
MOD_STATS_BANK_BYTE_CONFIG_b_INVERT_2                                     = 2;
MOD_STATS_BANK_BYTE_CONFIG_b_INVERT_1                                     = 1;
MOD_STATS_BANK_BYTE_CONFIG_b_ECC_ENABLE                                   = 0;

MOD_STATS_BANK_FRAME_STATUS_WIDTH                                         = 1;
def MOD_STATS_BANK_FRAME_STATUS(qword) :
	return ((qword * 8) + 0x0000200 + MOD_SHELL_CTL_BASE);
def MOD_STATS_BANK_FRAME_STATUS_GET_DEFAULT() :
	return "0x0";

MOD_STATS_BANK_FRAME_STATUS_l__RSVD1_                                     = 30;
MOD_STATS_BANK_FRAME_STATUS_h__RSVD1_                                     = 31;
MOD_STATS_BANK_FRAME_STATUS_l_ERROR_ADDRESS                               = 12;
MOD_STATS_BANK_FRAME_STATUS_h_ERROR_ADDRESS                               = 29;
MOD_STATS_BANK_FRAME_STATUS_l__RSVD0_                                     = 4;
MOD_STATS_BANK_FRAME_STATUS_h__RSVD0_                                     = 11;
MOD_STATS_BANK_FRAME_STATUS_b_GLOBAL_INIT_DONE                            = 3;
MOD_STATS_BANK_FRAME_STATUS_b_INIT_DONE                                   = 2;
MOD_STATS_BANK_FRAME_STATUS_b_ECC_CORRECTABLE                             = 1;
MOD_STATS_BANK_FRAME_STATUS_b_ECC_UNCORRECTABLE                           = 0;

MOD_STATS_BANK_FRAME_CONFIG_WIDTH                                         = 1;
def MOD_STATS_BANK_FRAME_CONFIG(qword) :
	return ((qword * 8) + 0x0000208 + MOD_SHELL_CTL_BASE);
def MOD_STATS_BANK_FRAME_CONFIG_GET_DEFAULT() :
	return "0x20311";

MOD_STATS_BANK_FRAME_CONFIG_l_GEN_ECC_INST_NUM                            = 25;
MOD_STATS_BANK_FRAME_CONFIG_h_GEN_ECC_INST_NUM                            = 31;
MOD_STATS_BANK_FRAME_CONFIG_l__RSVD3_                                     = 20;
MOD_STATS_BANK_FRAME_CONFIG_h__RSVD3_                                     = 24;
MOD_STATS_BANK_FRAME_CONFIG_l_READ_MARGIN                                 = 16;
MOD_STATS_BANK_FRAME_CONFIG_h_READ_MARGIN                                 = 19;
MOD_STATS_BANK_FRAME_CONFIG_l__RSVD2_                                     = 13;
MOD_STATS_BANK_FRAME_CONFIG_h__RSVD2_                                     = 15;
MOD_STATS_BANK_FRAME_CONFIG_b_READ_MARGIN_ENABLE                          = 12;
MOD_STATS_BANK_FRAME_CONFIG_l__RSVD1_                                     = 10;
MOD_STATS_BANK_FRAME_CONFIG_h__RSVD1_                                     = 11;
MOD_STATS_BANK_FRAME_CONFIG_b_U_ECC_COUNT_ENABLE                          = 9;
MOD_STATS_BANK_FRAME_CONFIG_b_C_ECC_COUNT_ENABLE                          = 8;
MOD_STATS_BANK_FRAME_CONFIG_l__RSVD0_                                     = 6;
MOD_STATS_BANK_FRAME_CONFIG_h__RSVD0_                                     = 7;
MOD_STATS_BANK_FRAME_CONFIG_b_MASK_INT                                    = 5;
MOD_STATS_BANK_FRAME_CONFIG_b_LS_BYPASS                                   = 4;
MOD_STATS_BANK_FRAME_CONFIG_b_LS_FORCE                                    = 3;
MOD_STATS_BANK_FRAME_CONFIG_b_INVERT_2                                    = 2;
MOD_STATS_BANK_FRAME_CONFIG_b_INVERT_1                                    = 1;
MOD_STATS_BANK_FRAME_CONFIG_b_ECC_ENABLE                                  = 0;

MOD_VID1_MAP_STATUS_WIDTH                                                 = 1;
def MOD_VID1_MAP_STATUS(qword) :
	return ((qword * 8) + 0x0000210 + MOD_SHELL_CTL_BASE);
def MOD_VID1_MAP_STATUS_GET_DEFAULT() :
	return "0x0";

MOD_VID1_MAP_STATUS_l__RSVD1_                                             = 30;
MOD_VID1_MAP_STATUS_h__RSVD1_                                             = 31;
MOD_VID1_MAP_STATUS_l_ERROR_ADDRESS                                       = 12;
MOD_VID1_MAP_STATUS_h_ERROR_ADDRESS                                       = 29;
MOD_VID1_MAP_STATUS_l__RSVD0_                                             = 4;
MOD_VID1_MAP_STATUS_h__RSVD0_                                             = 11;
MOD_VID1_MAP_STATUS_b_GLOBAL_INIT_DONE                                    = 3;
MOD_VID1_MAP_STATUS_b_INIT_DONE                                           = 2;
MOD_VID1_MAP_STATUS_b_ECC_CORRECTABLE                                     = 1;
MOD_VID1_MAP_STATUS_b_ECC_UNCORRECTABLE                                   = 0;

MOD_VID1_MAP_CONFIG_WIDTH                                                 = 1;
def MOD_VID1_MAP_CONFIG(qword) :
	return ((qword * 8) + 0x0000218 + MOD_SHELL_CTL_BASE);
def MOD_VID1_MAP_CONFIG_GET_DEFAULT() :
	return "0x20311";

MOD_VID1_MAP_CONFIG_l_GEN_ECC_INST_NUM                                    = 25;
MOD_VID1_MAP_CONFIG_h_GEN_ECC_INST_NUM                                    = 31;
MOD_VID1_MAP_CONFIG_l__RSVD3_                                             = 20;
MOD_VID1_MAP_CONFIG_h__RSVD3_                                             = 24;
MOD_VID1_MAP_CONFIG_l_READ_MARGIN                                         = 16;
MOD_VID1_MAP_CONFIG_h_READ_MARGIN                                         = 19;
MOD_VID1_MAP_CONFIG_l__RSVD2_                                             = 13;
MOD_VID1_MAP_CONFIG_h__RSVD2_                                             = 15;
MOD_VID1_MAP_CONFIG_b_READ_MARGIN_ENABLE                                  = 12;
MOD_VID1_MAP_CONFIG_l__RSVD1_                                             = 10;
MOD_VID1_MAP_CONFIG_h__RSVD1_                                             = 11;
MOD_VID1_MAP_CONFIG_b_U_ECC_COUNT_ENABLE                                  = 9;
MOD_VID1_MAP_CONFIG_b_C_ECC_COUNT_ENABLE                                  = 8;
MOD_VID1_MAP_CONFIG_l__RSVD0_                                             = 6;
MOD_VID1_MAP_CONFIG_h__RSVD0_                                             = 7;
MOD_VID1_MAP_CONFIG_b_MASK_INT                                            = 5;
MOD_VID1_MAP_CONFIG_b_LS_BYPASS                                           = 4;
MOD_VID1_MAP_CONFIG_b_LS_FORCE                                            = 3;
MOD_VID1_MAP_CONFIG_b_INVERT_2                                            = 2;
MOD_VID1_MAP_CONFIG_b_INVERT_1                                            = 1;
MOD_VID1_MAP_CONFIG_b_ECC_ENABLE                                          = 0;

MOD_VID2_MAP_STATUS_WIDTH                                                 = 1;
def MOD_VID2_MAP_STATUS(qword) :
	return ((qword * 8) + 0x0000220 + MOD_SHELL_CTL_BASE);
def MOD_VID2_MAP_STATUS_GET_DEFAULT() :
	return "0x0";

MOD_VID2_MAP_STATUS_l__RSVD1_                                             = 30;
MOD_VID2_MAP_STATUS_h__RSVD1_                                             = 31;
MOD_VID2_MAP_STATUS_l_ERROR_ADDRESS                                       = 12;
MOD_VID2_MAP_STATUS_h_ERROR_ADDRESS                                       = 29;
MOD_VID2_MAP_STATUS_l__RSVD0_                                             = 4;
MOD_VID2_MAP_STATUS_h__RSVD0_                                             = 11;
MOD_VID2_MAP_STATUS_b_GLOBAL_INIT_DONE                                    = 3;
MOD_VID2_MAP_STATUS_b_INIT_DONE                                           = 2;
MOD_VID2_MAP_STATUS_b_ECC_CORRECTABLE                                     = 1;
MOD_VID2_MAP_STATUS_b_ECC_UNCORRECTABLE                                   = 0;

MOD_VID2_MAP_CONFIG_WIDTH                                                 = 1;
def MOD_VID2_MAP_CONFIG(qword) :
	return ((qword * 8) + 0x0000228 + MOD_SHELL_CTL_BASE);
def MOD_VID2_MAP_CONFIG_GET_DEFAULT() :
	return "0x20311";

MOD_VID2_MAP_CONFIG_l_GEN_ECC_INST_NUM                                    = 25;
MOD_VID2_MAP_CONFIG_h_GEN_ECC_INST_NUM                                    = 31;
MOD_VID2_MAP_CONFIG_l__RSVD3_                                             = 20;
MOD_VID2_MAP_CONFIG_h__RSVD3_                                             = 24;
MOD_VID2_MAP_CONFIG_l_READ_MARGIN                                         = 16;
MOD_VID2_MAP_CONFIG_h_READ_MARGIN                                         = 19;
MOD_VID2_MAP_CONFIG_l__RSVD2_                                             = 13;
MOD_VID2_MAP_CONFIG_h__RSVD2_                                             = 15;
MOD_VID2_MAP_CONFIG_b_READ_MARGIN_ENABLE                                  = 12;
MOD_VID2_MAP_CONFIG_l__RSVD1_                                             = 10;
MOD_VID2_MAP_CONFIG_h__RSVD1_                                             = 11;
MOD_VID2_MAP_CONFIG_b_U_ECC_COUNT_ENABLE                                  = 9;
MOD_VID2_MAP_CONFIG_b_C_ECC_COUNT_ENABLE                                  = 8;
MOD_VID2_MAP_CONFIG_l__RSVD0_                                             = 6;
MOD_VID2_MAP_CONFIG_h__RSVD0_                                             = 7;
MOD_VID2_MAP_CONFIG_b_MASK_INT                                            = 5;
MOD_VID2_MAP_CONFIG_b_LS_BYPASS                                           = 4;
MOD_VID2_MAP_CONFIG_b_LS_FORCE                                            = 3;
MOD_VID2_MAP_CONFIG_b_INVERT_2                                            = 2;
MOD_VID2_MAP_CONFIG_b_INVERT_1                                            = 1;
MOD_VID2_MAP_CONFIG_b_ECC_ENABLE                                          = 0;

MOD_VLAN_TAG_STATUS_WIDTH                                                 = 1;
def MOD_VLAN_TAG_STATUS(qword) :
	return ((qword * 8) + 0x0000230 + MOD_SHELL_CTL_BASE);
def MOD_VLAN_TAG_STATUS_GET_DEFAULT() :
	return "0x0";

MOD_VLAN_TAG_STATUS_l__RSVD1_                                             = 30;
MOD_VLAN_TAG_STATUS_h__RSVD1_                                             = 31;
MOD_VLAN_TAG_STATUS_l_ERROR_ADDRESS                                       = 12;
MOD_VLAN_TAG_STATUS_h_ERROR_ADDRESS                                       = 29;
MOD_VLAN_TAG_STATUS_l__RSVD0_                                             = 4;
MOD_VLAN_TAG_STATUS_h__RSVD0_                                             = 11;
MOD_VLAN_TAG_STATUS_b_GLOBAL_INIT_DONE                                    = 3;
MOD_VLAN_TAG_STATUS_b_INIT_DONE                                           = 2;
MOD_VLAN_TAG_STATUS_b_ECC_CORRECTABLE                                     = 1;
MOD_VLAN_TAG_STATUS_b_ECC_UNCORRECTABLE                                   = 0;

MOD_VLAN_TAG_CONFIG_WIDTH                                                 = 1;
def MOD_VLAN_TAG_CONFIG(qword) :
	return ((qword * 8) + 0x0000238 + MOD_SHELL_CTL_BASE);
def MOD_VLAN_TAG_CONFIG_GET_DEFAULT() :
	return "0x20311";

MOD_VLAN_TAG_CONFIG_l_GEN_ECC_INST_NUM                                    = 25;
MOD_VLAN_TAG_CONFIG_h_GEN_ECC_INST_NUM                                    = 31;
MOD_VLAN_TAG_CONFIG_l__RSVD3_                                             = 20;
MOD_VLAN_TAG_CONFIG_h__RSVD3_                                             = 24;
MOD_VLAN_TAG_CONFIG_l_READ_MARGIN                                         = 16;
MOD_VLAN_TAG_CONFIG_h_READ_MARGIN                                         = 19;
MOD_VLAN_TAG_CONFIG_l__RSVD2_                                             = 13;
MOD_VLAN_TAG_CONFIG_h__RSVD2_                                             = 15;
MOD_VLAN_TAG_CONFIG_b_READ_MARGIN_ENABLE                                  = 12;
MOD_VLAN_TAG_CONFIG_l__RSVD1_                                             = 10;
MOD_VLAN_TAG_CONFIG_h__RSVD1_                                             = 11;
MOD_VLAN_TAG_CONFIG_b_U_ECC_COUNT_ENABLE                                  = 9;
MOD_VLAN_TAG_CONFIG_b_C_ECC_COUNT_ENABLE                                  = 8;
MOD_VLAN_TAG_CONFIG_l__RSVD0_                                             = 6;
MOD_VLAN_TAG_CONFIG_h__RSVD0_                                             = 7;
MOD_VLAN_TAG_CONFIG_b_MASK_INT                                            = 5;
MOD_VLAN_TAG_CONFIG_b_LS_BYPASS                                           = 4;
MOD_VLAN_TAG_CONFIG_b_LS_FORCE                                            = 3;
MOD_VLAN_TAG_CONFIG_b_INVERT_2                                            = 2;
MOD_VLAN_TAG_CONFIG_b_INVERT_1                                            = 1;
MOD_VLAN_TAG_CONFIG_b_ECC_ENABLE                                          = 0;

MOD_VPRI1_MAP_STATUS_WIDTH                                                = 1;
def MOD_VPRI1_MAP_STATUS(qword) :
	return ((qword * 8) + 0x0000240 + MOD_SHELL_CTL_BASE);
def MOD_VPRI1_MAP_STATUS_GET_DEFAULT() :
	return "0x0";

MOD_VPRI1_MAP_STATUS_l__RSVD1_                                            = 30;
MOD_VPRI1_MAP_STATUS_h__RSVD1_                                            = 31;
MOD_VPRI1_MAP_STATUS_l_ERROR_ADDRESS                                      = 12;
MOD_VPRI1_MAP_STATUS_h_ERROR_ADDRESS                                      = 29;
MOD_VPRI1_MAP_STATUS_l__RSVD0_                                            = 4;
MOD_VPRI1_MAP_STATUS_h__RSVD0_                                            = 11;
MOD_VPRI1_MAP_STATUS_b_GLOBAL_INIT_DONE                                   = 3;
MOD_VPRI1_MAP_STATUS_b_INIT_DONE                                          = 2;
MOD_VPRI1_MAP_STATUS_b_ECC_CORRECTABLE                                    = 1;
MOD_VPRI1_MAP_STATUS_b_ECC_UNCORRECTABLE                                  = 0;

MOD_VPRI1_MAP_CONFIG_WIDTH                                                = 1;
def MOD_VPRI1_MAP_CONFIG(qword) :
	return ((qword * 8) + 0x0000248 + MOD_SHELL_CTL_BASE);
def MOD_VPRI1_MAP_CONFIG_GET_DEFAULT() :
	return "0x20311";

MOD_VPRI1_MAP_CONFIG_l_GEN_ECC_INST_NUM                                   = 25;
MOD_VPRI1_MAP_CONFIG_h_GEN_ECC_INST_NUM                                   = 31;
MOD_VPRI1_MAP_CONFIG_l__RSVD3_                                            = 20;
MOD_VPRI1_MAP_CONFIG_h__RSVD3_                                            = 24;
MOD_VPRI1_MAP_CONFIG_l_READ_MARGIN                                        = 16;
MOD_VPRI1_MAP_CONFIG_h_READ_MARGIN                                        = 19;
MOD_VPRI1_MAP_CONFIG_l__RSVD2_                                            = 13;
MOD_VPRI1_MAP_CONFIG_h__RSVD2_                                            = 15;
MOD_VPRI1_MAP_CONFIG_b_READ_MARGIN_ENABLE                                 = 12;
MOD_VPRI1_MAP_CONFIG_l__RSVD1_                                            = 10;
MOD_VPRI1_MAP_CONFIG_h__RSVD1_                                            = 11;
MOD_VPRI1_MAP_CONFIG_b_U_ECC_COUNT_ENABLE                                 = 9;
MOD_VPRI1_MAP_CONFIG_b_C_ECC_COUNT_ENABLE                                 = 8;
MOD_VPRI1_MAP_CONFIG_l__RSVD0_                                            = 6;
MOD_VPRI1_MAP_CONFIG_h__RSVD0_                                            = 7;
MOD_VPRI1_MAP_CONFIG_b_MASK_INT                                           = 5;
MOD_VPRI1_MAP_CONFIG_b_LS_BYPASS                                          = 4;
MOD_VPRI1_MAP_CONFIG_b_LS_FORCE                                           = 3;
MOD_VPRI1_MAP_CONFIG_b_INVERT_2                                           = 2;
MOD_VPRI1_MAP_CONFIG_b_INVERT_1                                           = 1;
MOD_VPRI1_MAP_CONFIG_b_ECC_ENABLE                                         = 0;

MOD_VPRI2_MAP_STATUS_WIDTH                                                = 1;
def MOD_VPRI2_MAP_STATUS(qword) :
	return ((qword * 8) + 0x0000250 + MOD_SHELL_CTL_BASE);
def MOD_VPRI2_MAP_STATUS_GET_DEFAULT() :
	return "0x0";

MOD_VPRI2_MAP_STATUS_l__RSVD1_                                            = 30;
MOD_VPRI2_MAP_STATUS_h__RSVD1_                                            = 31;
MOD_VPRI2_MAP_STATUS_l_ERROR_ADDRESS                                      = 12;
MOD_VPRI2_MAP_STATUS_h_ERROR_ADDRESS                                      = 29;
MOD_VPRI2_MAP_STATUS_l__RSVD0_                                            = 4;
MOD_VPRI2_MAP_STATUS_h__RSVD0_                                            = 11;
MOD_VPRI2_MAP_STATUS_b_GLOBAL_INIT_DONE                                   = 3;
MOD_VPRI2_MAP_STATUS_b_INIT_DONE                                          = 2;
MOD_VPRI2_MAP_STATUS_b_ECC_CORRECTABLE                                    = 1;
MOD_VPRI2_MAP_STATUS_b_ECC_UNCORRECTABLE                                  = 0;

MOD_VPRI2_MAP_CONFIG_WIDTH                                                = 1;
def MOD_VPRI2_MAP_CONFIG(qword) :
	return ((qword * 8) + 0x0000258 + MOD_SHELL_CTL_BASE);
def MOD_VPRI2_MAP_CONFIG_GET_DEFAULT() :
	return "0x20311";

MOD_VPRI2_MAP_CONFIG_l_GEN_ECC_INST_NUM                                   = 25;
MOD_VPRI2_MAP_CONFIG_h_GEN_ECC_INST_NUM                                   = 31;
MOD_VPRI2_MAP_CONFIG_l__RSVD3_                                            = 20;
MOD_VPRI2_MAP_CONFIG_h__RSVD3_                                            = 24;
MOD_VPRI2_MAP_CONFIG_l_READ_MARGIN                                        = 16;
MOD_VPRI2_MAP_CONFIG_h_READ_MARGIN                                        = 19;
MOD_VPRI2_MAP_CONFIG_l__RSVD2_                                            = 13;
MOD_VPRI2_MAP_CONFIG_h__RSVD2_                                            = 15;
MOD_VPRI2_MAP_CONFIG_b_READ_MARGIN_ENABLE                                 = 12;
MOD_VPRI2_MAP_CONFIG_l__RSVD1_                                            = 10;
MOD_VPRI2_MAP_CONFIG_h__RSVD1_                                            = 11;
MOD_VPRI2_MAP_CONFIG_b_U_ECC_COUNT_ENABLE                                 = 9;
MOD_VPRI2_MAP_CONFIG_b_C_ECC_COUNT_ENABLE                                 = 8;
MOD_VPRI2_MAP_CONFIG_l__RSVD0_                                            = 6;
MOD_VPRI2_MAP_CONFIG_h__RSVD0_                                            = 7;
MOD_VPRI2_MAP_CONFIG_b_MASK_INT                                           = 5;
MOD_VPRI2_MAP_CONFIG_b_LS_BYPASS                                          = 4;
MOD_VPRI2_MAP_CONFIG_b_LS_FORCE                                           = 3;
MOD_VPRI2_MAP_CONFIG_b_INVERT_2                                           = 2;
MOD_VPRI2_MAP_CONFIG_b_INVERT_1                                           = 1;
MOD_VPRI2_MAP_CONFIG_b_ECC_ENABLE                                         = 0;

################ SCHED_SHELL_CTL_BASE ################
SCHED_SHELL_CTL_BASE                                            = 0x5000000;
SCHED_SHELL_CTL_SIZE                                            = 0x0001000;

SCHED_ECC_COR_ERR_WIDTH                                                   = 1;
def SCHED_ECC_COR_ERR(qword) :
	return ((qword * 8) + 0x0000000 + SCHED_SHELL_CTL_BASE);
def SCHED_ECC_COR_ERR_GET_DEFAULT() :
	return "0x0";

SCHED_ECC_COR_ERR_l__RSVD_                                                = 12;
SCHED_ECC_COR_ERR_h__RSVD_                                                = 31;
SCHED_ECC_COR_ERR_l_COUNTER                                               = 0;
SCHED_ECC_COR_ERR_h_COUNTER                                               = 11;

SCHED_ECC_UNCOR_ERR_WIDTH                                                 = 1;
def SCHED_ECC_UNCOR_ERR(qword) :
	return ((qword * 8) + 0x0000008 + SCHED_SHELL_CTL_BASE);
def SCHED_ECC_UNCOR_ERR_GET_DEFAULT() :
	return "0x0";

SCHED_ECC_UNCOR_ERR_l__RSVD_                                              = 12;
SCHED_ECC_UNCOR_ERR_h__RSVD_                                              = 31;
SCHED_ECC_UNCOR_ERR_l_COUNTER                                             = 0;
SCHED_ECC_UNCOR_ERR_h_COUNTER                                             = 11;

EARB_FIXED_SCHEDULE_STATUS_WIDTH                                          = 1;
EARB_FIXED_SCHEDULE_STATUS_ENTRIES                                        = 2;
def EARB_FIXED_SCHEDULE_STATUS(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000010 + SCHED_SHELL_CTL_BASE);
def EARB_FIXED_SCHEDULE_STATUS_GET_DEFAULT() :
	return "0x0";

EARB_FIXED_SCHEDULE_STATUS_l__RSVD1_                                      = 30;
EARB_FIXED_SCHEDULE_STATUS_h__RSVD1_                                      = 31;
EARB_FIXED_SCHEDULE_STATUS_l_ERROR_ADDRESS                                = 12;
EARB_FIXED_SCHEDULE_STATUS_h_ERROR_ADDRESS                                = 29;
EARB_FIXED_SCHEDULE_STATUS_l__RSVD0_                                      = 4;
EARB_FIXED_SCHEDULE_STATUS_h__RSVD0_                                      = 11;
EARB_FIXED_SCHEDULE_STATUS_b_GLOBAL_INIT_DONE                             = 3;
EARB_FIXED_SCHEDULE_STATUS_b_INIT_DONE                                    = 2;
EARB_FIXED_SCHEDULE_STATUS_b_ECC_CORRECTABLE                              = 1;
EARB_FIXED_SCHEDULE_STATUS_b_ECC_UNCORRECTABLE                            = 0;

EARB_FIXED_SCHEDULE_CONFIG_WIDTH                                          = 1;
EARB_FIXED_SCHEDULE_CONFIG_ENTRIES                                        = 2;
def EARB_FIXED_SCHEDULE_CONFIG(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000020 + SCHED_SHELL_CTL_BASE);
def EARB_FIXED_SCHEDULE_CONFIG_GET_DEFAULT() :
	return "0x20311";

EARB_FIXED_SCHEDULE_CONFIG_l_GEN_ECC_INST_NUM                             = 25;
EARB_FIXED_SCHEDULE_CONFIG_h_GEN_ECC_INST_NUM                             = 31;
EARB_FIXED_SCHEDULE_CONFIG_l__RSVD3_                                      = 20;
EARB_FIXED_SCHEDULE_CONFIG_h__RSVD3_                                      = 24;
EARB_FIXED_SCHEDULE_CONFIG_l_READ_MARGIN                                  = 16;
EARB_FIXED_SCHEDULE_CONFIG_h_READ_MARGIN                                  = 19;
EARB_FIXED_SCHEDULE_CONFIG_l__RSVD2_                                      = 13;
EARB_FIXED_SCHEDULE_CONFIG_h__RSVD2_                                      = 15;
EARB_FIXED_SCHEDULE_CONFIG_b_READ_MARGIN_ENABLE                           = 12;
EARB_FIXED_SCHEDULE_CONFIG_l__RSVD1_                                      = 10;
EARB_FIXED_SCHEDULE_CONFIG_h__RSVD1_                                      = 11;
EARB_FIXED_SCHEDULE_CONFIG_b_U_ECC_COUNT_ENABLE                           = 9;
EARB_FIXED_SCHEDULE_CONFIG_b_C_ECC_COUNT_ENABLE                           = 8;
EARB_FIXED_SCHEDULE_CONFIG_l__RSVD0_                                      = 6;
EARB_FIXED_SCHEDULE_CONFIG_h__RSVD0_                                      = 7;
EARB_FIXED_SCHEDULE_CONFIG_b_MASK_INT                                     = 5;
EARB_FIXED_SCHEDULE_CONFIG_b_LS_BYPASS                                    = 4;
EARB_FIXED_SCHEDULE_CONFIG_b_LS_FORCE                                     = 3;
EARB_FIXED_SCHEDULE_CONFIG_b_INVERT_2                                     = 2;
EARB_FIXED_SCHEDULE_CONFIG_b_INVERT_1                                     = 1;
EARB_FIXED_SCHEDULE_CONFIG_b_ECC_ENABLE                                   = 0;

ESCHED_CFG1_STATUS_WIDTH                                                  = 1;
def ESCHED_CFG1_STATUS(qword) :
	return ((qword * 8) + 0x0000030 + SCHED_SHELL_CTL_BASE);
def ESCHED_CFG1_STATUS_GET_DEFAULT() :
	return "0x0";

ESCHED_CFG1_STATUS_l__RSVD1_                                              = 30;
ESCHED_CFG1_STATUS_h__RSVD1_                                              = 31;
ESCHED_CFG1_STATUS_l_ERROR_ADDRESS                                        = 12;
ESCHED_CFG1_STATUS_h_ERROR_ADDRESS                                        = 29;
ESCHED_CFG1_STATUS_l__RSVD0_                                              = 4;
ESCHED_CFG1_STATUS_h__RSVD0_                                              = 11;
ESCHED_CFG1_STATUS_b_GLOBAL_INIT_DONE                                     = 3;
ESCHED_CFG1_STATUS_b_INIT_DONE                                            = 2;
ESCHED_CFG1_STATUS_b_ECC_CORRECTABLE                                      = 1;
ESCHED_CFG1_STATUS_b_ECC_UNCORRECTABLE                                    = 0;

ESCHED_CFG1_CONFIG_WIDTH                                                  = 1;
def ESCHED_CFG1_CONFIG(qword) :
	return ((qword * 8) + 0x0000038 + SCHED_SHELL_CTL_BASE);
def ESCHED_CFG1_CONFIG_GET_DEFAULT() :
	return "0x20311";

ESCHED_CFG1_CONFIG_l_GEN_ECC_INST_NUM                                     = 25;
ESCHED_CFG1_CONFIG_h_GEN_ECC_INST_NUM                                     = 31;
ESCHED_CFG1_CONFIG_l__RSVD3_                                              = 20;
ESCHED_CFG1_CONFIG_h__RSVD3_                                              = 24;
ESCHED_CFG1_CONFIG_l_READ_MARGIN                                          = 16;
ESCHED_CFG1_CONFIG_h_READ_MARGIN                                          = 19;
ESCHED_CFG1_CONFIG_l__RSVD2_                                              = 13;
ESCHED_CFG1_CONFIG_h__RSVD2_                                              = 15;
ESCHED_CFG1_CONFIG_b_READ_MARGIN_ENABLE                                   = 12;
ESCHED_CFG1_CONFIG_l__RSVD1_                                              = 10;
ESCHED_CFG1_CONFIG_h__RSVD1_                                              = 11;
ESCHED_CFG1_CONFIG_b_U_ECC_COUNT_ENABLE                                   = 9;
ESCHED_CFG1_CONFIG_b_C_ECC_COUNT_ENABLE                                   = 8;
ESCHED_CFG1_CONFIG_l__RSVD0_                                              = 6;
ESCHED_CFG1_CONFIG_h__RSVD0_                                              = 7;
ESCHED_CFG1_CONFIG_b_MASK_INT                                             = 5;
ESCHED_CFG1_CONFIG_b_LS_BYPASS                                            = 4;
ESCHED_CFG1_CONFIG_b_LS_FORCE                                             = 3;
ESCHED_CFG1_CONFIG_b_INVERT_2                                             = 2;
ESCHED_CFG1_CONFIG_b_INVERT_1                                             = 1;
ESCHED_CFG1_CONFIG_b_ECC_ENABLE                                           = 0;

ESCHED_CFG2_STATUS_WIDTH                                                  = 1;
def ESCHED_CFG2_STATUS(qword) :
	return ((qword * 8) + 0x0000040 + SCHED_SHELL_CTL_BASE);
def ESCHED_CFG2_STATUS_GET_DEFAULT() :
	return "0x0";

ESCHED_CFG2_STATUS_l__RSVD1_                                              = 30;
ESCHED_CFG2_STATUS_h__RSVD1_                                              = 31;
ESCHED_CFG2_STATUS_l_ERROR_ADDRESS                                        = 12;
ESCHED_CFG2_STATUS_h_ERROR_ADDRESS                                        = 29;
ESCHED_CFG2_STATUS_l__RSVD0_                                              = 4;
ESCHED_CFG2_STATUS_h__RSVD0_                                              = 11;
ESCHED_CFG2_STATUS_b_GLOBAL_INIT_DONE                                     = 3;
ESCHED_CFG2_STATUS_b_INIT_DONE                                            = 2;
ESCHED_CFG2_STATUS_b_ECC_CORRECTABLE                                      = 1;
ESCHED_CFG2_STATUS_b_ECC_UNCORRECTABLE                                    = 0;

ESCHED_CFG2_CONFIG_WIDTH                                                  = 1;
def ESCHED_CFG2_CONFIG(qword) :
	return ((qword * 8) + 0x0000048 + SCHED_SHELL_CTL_BASE);
def ESCHED_CFG2_CONFIG_GET_DEFAULT() :
	return "0x20311";

ESCHED_CFG2_CONFIG_l_GEN_ECC_INST_NUM                                     = 25;
ESCHED_CFG2_CONFIG_h_GEN_ECC_INST_NUM                                     = 31;
ESCHED_CFG2_CONFIG_l__RSVD3_                                              = 20;
ESCHED_CFG2_CONFIG_h__RSVD3_                                              = 24;
ESCHED_CFG2_CONFIG_l_READ_MARGIN                                          = 16;
ESCHED_CFG2_CONFIG_h_READ_MARGIN                                          = 19;
ESCHED_CFG2_CONFIG_l__RSVD2_                                              = 13;
ESCHED_CFG2_CONFIG_h__RSVD2_                                              = 15;
ESCHED_CFG2_CONFIG_b_READ_MARGIN_ENABLE                                   = 12;
ESCHED_CFG2_CONFIG_l__RSVD1_                                              = 10;
ESCHED_CFG2_CONFIG_h__RSVD1_                                              = 11;
ESCHED_CFG2_CONFIG_b_U_ECC_COUNT_ENABLE                                   = 9;
ESCHED_CFG2_CONFIG_b_C_ECC_COUNT_ENABLE                                   = 8;
ESCHED_CFG2_CONFIG_l__RSVD0_                                              = 6;
ESCHED_CFG2_CONFIG_h__RSVD0_                                              = 7;
ESCHED_CFG2_CONFIG_b_MASK_INT                                             = 5;
ESCHED_CFG2_CONFIG_b_LS_BYPASS                                            = 4;
ESCHED_CFG2_CONFIG_b_LS_FORCE                                             = 3;
ESCHED_CFG2_CONFIG_b_INVERT_2                                             = 2;
ESCHED_CFG2_CONFIG_b_INVERT_1                                             = 1;
ESCHED_CFG2_CONFIG_b_ECC_ENABLE                                           = 0;

ESCHED_DC_STATUS_WIDTH                                                    = 1;
def ESCHED_DC_STATUS(qword) :
	return ((qword * 8) + 0x0000050 + SCHED_SHELL_CTL_BASE);
def ESCHED_DC_STATUS_GET_DEFAULT() :
	return "0x0";

ESCHED_DC_STATUS_l__RSVD1_                                                = 30;
ESCHED_DC_STATUS_h__RSVD1_                                                = 31;
ESCHED_DC_STATUS_l_ERROR_ADDRESS                                          = 12;
ESCHED_DC_STATUS_h_ERROR_ADDRESS                                          = 29;
ESCHED_DC_STATUS_l__RSVD0_                                                = 4;
ESCHED_DC_STATUS_h__RSVD0_                                                = 11;
ESCHED_DC_STATUS_b_GLOBAL_INIT_DONE                                       = 3;
ESCHED_DC_STATUS_b_INIT_DONE                                              = 2;
ESCHED_DC_STATUS_b_ECC_CORRECTABLE                                        = 1;
ESCHED_DC_STATUS_b_ECC_UNCORRECTABLE                                      = 0;

ESCHED_DC_CONFIG_WIDTH                                                    = 1;
def ESCHED_DC_CONFIG(qword) :
	return ((qword * 8) + 0x0000058 + SCHED_SHELL_CTL_BASE);
def ESCHED_DC_CONFIG_GET_DEFAULT() :
	return "0x20311";

ESCHED_DC_CONFIG_l_GEN_ECC_INST_NUM                                       = 25;
ESCHED_DC_CONFIG_h_GEN_ECC_INST_NUM                                       = 31;
ESCHED_DC_CONFIG_l__RSVD3_                                                = 20;
ESCHED_DC_CONFIG_h__RSVD3_                                                = 24;
ESCHED_DC_CONFIG_l_READ_MARGIN                                            = 16;
ESCHED_DC_CONFIG_h_READ_MARGIN                                            = 19;
ESCHED_DC_CONFIG_l__RSVD2_                                                = 13;
ESCHED_DC_CONFIG_h__RSVD2_                                                = 15;
ESCHED_DC_CONFIG_b_READ_MARGIN_ENABLE                                     = 12;
ESCHED_DC_CONFIG_l__RSVD1_                                                = 10;
ESCHED_DC_CONFIG_h__RSVD1_                                                = 11;
ESCHED_DC_CONFIG_b_U_ECC_COUNT_ENABLE                                     = 9;
ESCHED_DC_CONFIG_b_C_ECC_COUNT_ENABLE                                     = 8;
ESCHED_DC_CONFIG_l__RSVD0_                                                = 6;
ESCHED_DC_CONFIG_h__RSVD0_                                                = 7;
ESCHED_DC_CONFIG_b_MASK_INT                                               = 5;
ESCHED_DC_CONFIG_b_LS_BYPASS                                              = 4;
ESCHED_DC_CONFIG_b_LS_FORCE                                               = 3;
ESCHED_DC_CONFIG_b_INVERT_2                                               = 2;
ESCHED_DC_CONFIG_b_INVERT_1                                               = 1;
ESCHED_DC_CONFIG_b_ECC_ENABLE                                             = 0;

ESCHED_PTR_STATUS_WIDTH                                                   = 1;
def ESCHED_PTR_STATUS(qword) :
	return ((qword * 8) + 0x0000060 + SCHED_SHELL_CTL_BASE);
def ESCHED_PTR_STATUS_GET_DEFAULT() :
	return "0x0";

ESCHED_PTR_STATUS_l__RSVD1_                                               = 30;
ESCHED_PTR_STATUS_h__RSVD1_                                               = 31;
ESCHED_PTR_STATUS_l_ERROR_ADDRESS                                         = 12;
ESCHED_PTR_STATUS_h_ERROR_ADDRESS                                         = 29;
ESCHED_PTR_STATUS_l__RSVD0_                                               = 4;
ESCHED_PTR_STATUS_h__RSVD0_                                               = 11;
ESCHED_PTR_STATUS_b_GLOBAL_INIT_DONE                                      = 3;
ESCHED_PTR_STATUS_b_INIT_DONE                                             = 2;
ESCHED_PTR_STATUS_b_ECC_CORRECTABLE                                       = 1;
ESCHED_PTR_STATUS_b_ECC_UNCORRECTABLE                                     = 0;

ESCHED_PTR_CONFIG_WIDTH                                                   = 1;
def ESCHED_PTR_CONFIG(qword) :
	return ((qword * 8) + 0x0000068 + SCHED_SHELL_CTL_BASE);
def ESCHED_PTR_CONFIG_GET_DEFAULT() :
	return "0x20311";

ESCHED_PTR_CONFIG_l_GEN_ECC_INST_NUM                                      = 25;
ESCHED_PTR_CONFIG_h_GEN_ECC_INST_NUM                                      = 31;
ESCHED_PTR_CONFIG_l__RSVD3_                                               = 20;
ESCHED_PTR_CONFIG_h__RSVD3_                                               = 24;
ESCHED_PTR_CONFIG_l_READ_MARGIN                                           = 16;
ESCHED_PTR_CONFIG_h_READ_MARGIN                                           = 19;
ESCHED_PTR_CONFIG_l__RSVD2_                                               = 13;
ESCHED_PTR_CONFIG_h__RSVD2_                                               = 15;
ESCHED_PTR_CONFIG_b_READ_MARGIN_ENABLE                                    = 12;
ESCHED_PTR_CONFIG_l__RSVD1_                                               = 10;
ESCHED_PTR_CONFIG_h__RSVD1_                                               = 11;
ESCHED_PTR_CONFIG_b_U_ECC_COUNT_ENABLE                                    = 9;
ESCHED_PTR_CONFIG_b_C_ECC_COUNT_ENABLE                                    = 8;
ESCHED_PTR_CONFIG_l__RSVD0_                                               = 6;
ESCHED_PTR_CONFIG_h__RSVD0_                                               = 7;
ESCHED_PTR_CONFIG_b_MASK_INT                                              = 5;
ESCHED_PTR_CONFIG_b_LS_BYPASS                                             = 4;
ESCHED_PTR_CONFIG_b_LS_FORCE                                              = 3;
ESCHED_PTR_CONFIG_b_INVERT_2                                              = 2;
ESCHED_PTR_CONFIG_b_INVERT_1                                              = 1;
ESCHED_PTR_CONFIG_b_ECC_ENABLE                                            = 0;

MON_DRR_CFG_PERPORT_STATUS_WIDTH                                          = 1;
def MON_DRR_CFG_PERPORT_STATUS(qword) :
	return ((qword * 8) + 0x0000070 + SCHED_SHELL_CTL_BASE);
def MON_DRR_CFG_PERPORT_STATUS_GET_DEFAULT() :
	return "0x0";

MON_DRR_CFG_PERPORT_STATUS_l__RSVD1_                                      = 30;
MON_DRR_CFG_PERPORT_STATUS_h__RSVD1_                                      = 31;
MON_DRR_CFG_PERPORT_STATUS_l_ERROR_ADDRESS                                = 12;
MON_DRR_CFG_PERPORT_STATUS_h_ERROR_ADDRESS                                = 29;
MON_DRR_CFG_PERPORT_STATUS_l__RSVD0_                                      = 4;
MON_DRR_CFG_PERPORT_STATUS_h__RSVD0_                                      = 11;
MON_DRR_CFG_PERPORT_STATUS_b_GLOBAL_INIT_DONE                             = 3;
MON_DRR_CFG_PERPORT_STATUS_b_INIT_DONE                                    = 2;
MON_DRR_CFG_PERPORT_STATUS_b_ECC_CORRECTABLE                              = 1;
MON_DRR_CFG_PERPORT_STATUS_b_ECC_UNCORRECTABLE                            = 0;

MON_DRR_CFG_PERPORT_CONFIG_WIDTH                                          = 1;
def MON_DRR_CFG_PERPORT_CONFIG(qword) :
	return ((qword * 8) + 0x0000078 + SCHED_SHELL_CTL_BASE);
def MON_DRR_CFG_PERPORT_CONFIG_GET_DEFAULT() :
	return "0x20311";

MON_DRR_CFG_PERPORT_CONFIG_l_GEN_ECC_INST_NUM                             = 25;
MON_DRR_CFG_PERPORT_CONFIG_h_GEN_ECC_INST_NUM                             = 31;
MON_DRR_CFG_PERPORT_CONFIG_l__RSVD3_                                      = 20;
MON_DRR_CFG_PERPORT_CONFIG_h__RSVD3_                                      = 24;
MON_DRR_CFG_PERPORT_CONFIG_l_READ_MARGIN                                  = 16;
MON_DRR_CFG_PERPORT_CONFIG_h_READ_MARGIN                                  = 19;
MON_DRR_CFG_PERPORT_CONFIG_l__RSVD2_                                      = 13;
MON_DRR_CFG_PERPORT_CONFIG_h__RSVD2_                                      = 15;
MON_DRR_CFG_PERPORT_CONFIG_b_READ_MARGIN_ENABLE                           = 12;
MON_DRR_CFG_PERPORT_CONFIG_l__RSVD1_                                      = 10;
MON_DRR_CFG_PERPORT_CONFIG_h__RSVD1_                                      = 11;
MON_DRR_CFG_PERPORT_CONFIG_b_U_ECC_COUNT_ENABLE                           = 9;
MON_DRR_CFG_PERPORT_CONFIG_b_C_ECC_COUNT_ENABLE                           = 8;
MON_DRR_CFG_PERPORT_CONFIG_l__RSVD0_                                      = 6;
MON_DRR_CFG_PERPORT_CONFIG_h__RSVD0_                                      = 7;
MON_DRR_CFG_PERPORT_CONFIG_b_MASK_INT                                     = 5;
MON_DRR_CFG_PERPORT_CONFIG_b_LS_BYPASS                                    = 4;
MON_DRR_CFG_PERPORT_CONFIG_b_LS_FORCE                                     = 3;
MON_DRR_CFG_PERPORT_CONFIG_b_INVERT_2                                     = 2;
MON_DRR_CFG_PERPORT_CONFIG_b_INVERT_1                                     = 1;
MON_DRR_CFG_PERPORT_CONFIG_b_ECC_ENABLE                                   = 0;

MON_DRR_DC_PERQ_STATUS_WIDTH                                              = 1;
def MON_DRR_DC_PERQ_STATUS(qword) :
	return ((qword * 8) + 0x0000080 + SCHED_SHELL_CTL_BASE);
def MON_DRR_DC_PERQ_STATUS_GET_DEFAULT() :
	return "0x0";

MON_DRR_DC_PERQ_STATUS_l__RSVD1_                                          = 30;
MON_DRR_DC_PERQ_STATUS_h__RSVD1_                                          = 31;
MON_DRR_DC_PERQ_STATUS_l_ERROR_ADDRESS                                    = 12;
MON_DRR_DC_PERQ_STATUS_h_ERROR_ADDRESS                                    = 29;
MON_DRR_DC_PERQ_STATUS_l__RSVD0_                                          = 4;
MON_DRR_DC_PERQ_STATUS_h__RSVD0_                                          = 11;
MON_DRR_DC_PERQ_STATUS_b_GLOBAL_INIT_DONE                                 = 3;
MON_DRR_DC_PERQ_STATUS_b_INIT_DONE                                        = 2;
MON_DRR_DC_PERQ_STATUS_b_ECC_CORRECTABLE                                  = 1;
MON_DRR_DC_PERQ_STATUS_b_ECC_UNCORRECTABLE                                = 0;

MON_DRR_DC_PERQ_CONFIG_WIDTH                                              = 1;
def MON_DRR_DC_PERQ_CONFIG(qword) :
	return ((qword * 8) + 0x0000088 + SCHED_SHELL_CTL_BASE);
def MON_DRR_DC_PERQ_CONFIG_GET_DEFAULT() :
	return "0x20311";

MON_DRR_DC_PERQ_CONFIG_l_GEN_ECC_INST_NUM                                 = 25;
MON_DRR_DC_PERQ_CONFIG_h_GEN_ECC_INST_NUM                                 = 31;
MON_DRR_DC_PERQ_CONFIG_l__RSVD3_                                          = 20;
MON_DRR_DC_PERQ_CONFIG_h__RSVD3_                                          = 24;
MON_DRR_DC_PERQ_CONFIG_l_READ_MARGIN                                      = 16;
MON_DRR_DC_PERQ_CONFIG_h_READ_MARGIN                                      = 19;
MON_DRR_DC_PERQ_CONFIG_l__RSVD2_                                          = 13;
MON_DRR_DC_PERQ_CONFIG_h__RSVD2_                                          = 15;
MON_DRR_DC_PERQ_CONFIG_b_READ_MARGIN_ENABLE                               = 12;
MON_DRR_DC_PERQ_CONFIG_l__RSVD1_                                          = 10;
MON_DRR_DC_PERQ_CONFIG_h__RSVD1_                                          = 11;
MON_DRR_DC_PERQ_CONFIG_b_U_ECC_COUNT_ENABLE                               = 9;
MON_DRR_DC_PERQ_CONFIG_b_C_ECC_COUNT_ENABLE                               = 8;
MON_DRR_DC_PERQ_CONFIG_l__RSVD0_                                          = 6;
MON_DRR_DC_PERQ_CONFIG_h__RSVD0_                                          = 7;
MON_DRR_DC_PERQ_CONFIG_b_MASK_INT                                         = 5;
MON_DRR_DC_PERQ_CONFIG_b_LS_BYPASS                                        = 4;
MON_DRR_DC_PERQ_CONFIG_b_LS_FORCE                                         = 3;
MON_DRR_DC_PERQ_CONFIG_b_INVERT_2                                         = 2;
MON_DRR_DC_PERQ_CONFIG_b_INVERT_1                                         = 1;
MON_DRR_DC_PERQ_CONFIG_b_ECC_ENABLE                                       = 0;

MON_DRR_PEP_PERPORT_STATUS_WIDTH                                          = 1;
def MON_DRR_PEP_PERPORT_STATUS(qword) :
	return ((qword * 8) + 0x0000090 + SCHED_SHELL_CTL_BASE);
def MON_DRR_PEP_PERPORT_STATUS_GET_DEFAULT() :
	return "0x0";

MON_DRR_PEP_PERPORT_STATUS_l__RSVD1_                                      = 30;
MON_DRR_PEP_PERPORT_STATUS_h__RSVD1_                                      = 31;
MON_DRR_PEP_PERPORT_STATUS_l_ERROR_ADDRESS                                = 12;
MON_DRR_PEP_PERPORT_STATUS_h_ERROR_ADDRESS                                = 29;
MON_DRR_PEP_PERPORT_STATUS_l__RSVD0_                                      = 4;
MON_DRR_PEP_PERPORT_STATUS_h__RSVD0_                                      = 11;
MON_DRR_PEP_PERPORT_STATUS_b_GLOBAL_INIT_DONE                             = 3;
MON_DRR_PEP_PERPORT_STATUS_b_INIT_DONE                                    = 2;
MON_DRR_PEP_PERPORT_STATUS_b_ECC_CORRECTABLE                              = 1;
MON_DRR_PEP_PERPORT_STATUS_b_ECC_UNCORRECTABLE                            = 0;

MON_DRR_PEP_PERPORT_CONFIG_WIDTH                                          = 1;
def MON_DRR_PEP_PERPORT_CONFIG(qword) :
	return ((qword * 8) + 0x0000098 + SCHED_SHELL_CTL_BASE);
def MON_DRR_PEP_PERPORT_CONFIG_GET_DEFAULT() :
	return "0x20311";

MON_DRR_PEP_PERPORT_CONFIG_l_GEN_ECC_INST_NUM                             = 25;
MON_DRR_PEP_PERPORT_CONFIG_h_GEN_ECC_INST_NUM                             = 31;
MON_DRR_PEP_PERPORT_CONFIG_l__RSVD3_                                      = 20;
MON_DRR_PEP_PERPORT_CONFIG_h__RSVD3_                                      = 24;
MON_DRR_PEP_PERPORT_CONFIG_l_READ_MARGIN                                  = 16;
MON_DRR_PEP_PERPORT_CONFIG_h_READ_MARGIN                                  = 19;
MON_DRR_PEP_PERPORT_CONFIG_l__RSVD2_                                      = 13;
MON_DRR_PEP_PERPORT_CONFIG_h__RSVD2_                                      = 15;
MON_DRR_PEP_PERPORT_CONFIG_b_READ_MARGIN_ENABLE                           = 12;
MON_DRR_PEP_PERPORT_CONFIG_l__RSVD1_                                      = 10;
MON_DRR_PEP_PERPORT_CONFIG_h__RSVD1_                                      = 11;
MON_DRR_PEP_PERPORT_CONFIG_b_U_ECC_COUNT_ENABLE                           = 9;
MON_DRR_PEP_PERPORT_CONFIG_b_C_ECC_COUNT_ENABLE                           = 8;
MON_DRR_PEP_PERPORT_CONFIG_l__RSVD0_                                      = 6;
MON_DRR_PEP_PERPORT_CONFIG_h__RSVD0_                                      = 7;
MON_DRR_PEP_PERPORT_CONFIG_b_MASK_INT                                     = 5;
MON_DRR_PEP_PERPORT_CONFIG_b_LS_BYPASS                                    = 4;
MON_DRR_PEP_PERPORT_CONFIG_b_LS_FORCE                                     = 3;
MON_DRR_PEP_PERPORT_CONFIG_b_INVERT_2                                     = 2;
MON_DRR_PEP_PERPORT_CONFIG_b_INVERT_1                                     = 1;
MON_DRR_PEP_PERPORT_CONFIG_b_ECC_ENABLE                                   = 0;

MON_DRR_Q_PERQ_STATUS_WIDTH                                               = 1;
def MON_DRR_Q_PERQ_STATUS(qword) :
	return ((qword * 8) + 0x00000A0 + SCHED_SHELL_CTL_BASE);
def MON_DRR_Q_PERQ_STATUS_GET_DEFAULT() :
	return "0x0";

MON_DRR_Q_PERQ_STATUS_l__RSVD1_                                           = 30;
MON_DRR_Q_PERQ_STATUS_h__RSVD1_                                           = 31;
MON_DRR_Q_PERQ_STATUS_l_ERROR_ADDRESS                                     = 12;
MON_DRR_Q_PERQ_STATUS_h_ERROR_ADDRESS                                     = 29;
MON_DRR_Q_PERQ_STATUS_l__RSVD0_                                           = 4;
MON_DRR_Q_PERQ_STATUS_h__RSVD0_                                           = 11;
MON_DRR_Q_PERQ_STATUS_b_GLOBAL_INIT_DONE                                  = 3;
MON_DRR_Q_PERQ_STATUS_b_INIT_DONE                                         = 2;
MON_DRR_Q_PERQ_STATUS_b_ECC_CORRECTABLE                                   = 1;
MON_DRR_Q_PERQ_STATUS_b_ECC_UNCORRECTABLE                                 = 0;

MON_DRR_Q_PERQ_CONFIG_WIDTH                                               = 1;
def MON_DRR_Q_PERQ_CONFIG(qword) :
	return ((qword * 8) + 0x00000A8 + SCHED_SHELL_CTL_BASE);
def MON_DRR_Q_PERQ_CONFIG_GET_DEFAULT() :
	return "0x20311";

MON_DRR_Q_PERQ_CONFIG_l_GEN_ECC_INST_NUM                                  = 25;
MON_DRR_Q_PERQ_CONFIG_h_GEN_ECC_INST_NUM                                  = 31;
MON_DRR_Q_PERQ_CONFIG_l__RSVD3_                                           = 20;
MON_DRR_Q_PERQ_CONFIG_h__RSVD3_                                           = 24;
MON_DRR_Q_PERQ_CONFIG_l_READ_MARGIN                                       = 16;
MON_DRR_Q_PERQ_CONFIG_h_READ_MARGIN                                       = 19;
MON_DRR_Q_PERQ_CONFIG_l__RSVD2_                                           = 13;
MON_DRR_Q_PERQ_CONFIG_h__RSVD2_                                           = 15;
MON_DRR_Q_PERQ_CONFIG_b_READ_MARGIN_ENABLE                                = 12;
MON_DRR_Q_PERQ_CONFIG_l__RSVD1_                                           = 10;
MON_DRR_Q_PERQ_CONFIG_h__RSVD1_                                           = 11;
MON_DRR_Q_PERQ_CONFIG_b_U_ECC_COUNT_ENABLE                                = 9;
MON_DRR_Q_PERQ_CONFIG_b_C_ECC_COUNT_ENABLE                                = 8;
MON_DRR_Q_PERQ_CONFIG_l__RSVD0_                                           = 6;
MON_DRR_Q_PERQ_CONFIG_h__RSVD0_                                           = 7;
MON_DRR_Q_PERQ_CONFIG_b_MASK_INT                                          = 5;
MON_DRR_Q_PERQ_CONFIG_b_LS_BYPASS                                         = 4;
MON_DRR_Q_PERQ_CONFIG_b_LS_FORCE                                          = 3;
MON_DRR_Q_PERQ_CONFIG_b_INVERT_2                                          = 2;
MON_DRR_Q_PERQ_CONFIG_b_INVERT_1                                          = 1;
MON_DRR_Q_PERQ_CONFIG_b_ECC_ENABLE                                        = 0;

MON_ERL_CFG_STATUS_WIDTH                                                  = 1;
MON_ERL_CFG_STATUS_ENTRIES                                                = 8;
def MON_ERL_CFG_STATUS(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x00000C0 + SCHED_SHELL_CTL_BASE);
def MON_ERL_CFG_STATUS_GET_DEFAULT() :
	return "0x0";

MON_ERL_CFG_STATUS_l__RSVD1_                                              = 30;
MON_ERL_CFG_STATUS_h__RSVD1_                                              = 31;
MON_ERL_CFG_STATUS_l_ERROR_ADDRESS                                        = 12;
MON_ERL_CFG_STATUS_h_ERROR_ADDRESS                                        = 29;
MON_ERL_CFG_STATUS_l__RSVD0_                                              = 4;
MON_ERL_CFG_STATUS_h__RSVD0_                                              = 11;
MON_ERL_CFG_STATUS_b_GLOBAL_INIT_DONE                                     = 3;
MON_ERL_CFG_STATUS_b_INIT_DONE                                            = 2;
MON_ERL_CFG_STATUS_b_ECC_CORRECTABLE                                      = 1;
MON_ERL_CFG_STATUS_b_ECC_UNCORRECTABLE                                    = 0;

MON_ERL_CFG_CONFIG_WIDTH                                                  = 1;
MON_ERL_CFG_CONFIG_ENTRIES                                                = 8;
def MON_ERL_CFG_CONFIG(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000100 + SCHED_SHELL_CTL_BASE);
def MON_ERL_CFG_CONFIG_GET_DEFAULT() :
	return "0x20311";

MON_ERL_CFG_CONFIG_l_GEN_ECC_INST_NUM                                     = 25;
MON_ERL_CFG_CONFIG_h_GEN_ECC_INST_NUM                                     = 31;
MON_ERL_CFG_CONFIG_l__RSVD3_                                              = 20;
MON_ERL_CFG_CONFIG_h__RSVD3_                                              = 24;
MON_ERL_CFG_CONFIG_l_READ_MARGIN                                          = 16;
MON_ERL_CFG_CONFIG_h_READ_MARGIN                                          = 19;
MON_ERL_CFG_CONFIG_l__RSVD2_                                              = 13;
MON_ERL_CFG_CONFIG_h__RSVD2_                                              = 15;
MON_ERL_CFG_CONFIG_b_READ_MARGIN_ENABLE                                   = 12;
MON_ERL_CFG_CONFIG_l__RSVD1_                                              = 10;
MON_ERL_CFG_CONFIG_h__RSVD1_                                              = 11;
MON_ERL_CFG_CONFIG_b_U_ECC_COUNT_ENABLE                                   = 9;
MON_ERL_CFG_CONFIG_b_C_ECC_COUNT_ENABLE                                   = 8;
MON_ERL_CFG_CONFIG_l__RSVD0_                                              = 6;
MON_ERL_CFG_CONFIG_h__RSVD0_                                              = 7;
MON_ERL_CFG_CONFIG_b_MASK_INT                                             = 5;
MON_ERL_CFG_CONFIG_b_LS_BYPASS                                            = 4;
MON_ERL_CFG_CONFIG_b_LS_FORCE                                             = 3;
MON_ERL_CFG_CONFIG_b_INVERT_2                                             = 2;
MON_ERL_CFG_CONFIG_b_INVERT_1                                             = 1;
MON_ERL_CFG_CONFIG_b_ECC_ENABLE                                           = 0;

REFCNT_TXFREE_CNT_STATUS_WIDTH                                            = 1;
REFCNT_TXFREE_CNT_STATUS_ENTRIES                                          = 12;
def REFCNT_TXFREE_CNT_STATUS(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000180 + SCHED_SHELL_CTL_BASE);
def REFCNT_TXFREE_CNT_STATUS_GET_DEFAULT() :
	return "0x0";

REFCNT_TXFREE_CNT_STATUS_l__RSVD1_                                        = 30;
REFCNT_TXFREE_CNT_STATUS_h__RSVD1_                                        = 31;
REFCNT_TXFREE_CNT_STATUS_l_ERROR_ADDRESS                                  = 12;
REFCNT_TXFREE_CNT_STATUS_h_ERROR_ADDRESS                                  = 29;
REFCNT_TXFREE_CNT_STATUS_l__RSVD0_                                        = 4;
REFCNT_TXFREE_CNT_STATUS_h__RSVD0_                                        = 11;
REFCNT_TXFREE_CNT_STATUS_b_GLOBAL_INIT_DONE                               = 3;
REFCNT_TXFREE_CNT_STATUS_b_INIT_DONE                                      = 2;
REFCNT_TXFREE_CNT_STATUS_b_ECC_CORRECTABLE                                = 1;
REFCNT_TXFREE_CNT_STATUS_b_ECC_UNCORRECTABLE                              = 0;

REFCNT_TXFREE_CNT_CONFIG_WIDTH                                            = 1;
REFCNT_TXFREE_CNT_CONFIG_ENTRIES                                          = 12;
def REFCNT_TXFREE_CNT_CONFIG(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000200 + SCHED_SHELL_CTL_BASE);
def REFCNT_TXFREE_CNT_CONFIG_GET_DEFAULT() :
	return "0x20311";

REFCNT_TXFREE_CNT_CONFIG_l_GEN_ECC_INST_NUM                               = 25;
REFCNT_TXFREE_CNT_CONFIG_h_GEN_ECC_INST_NUM                               = 31;
REFCNT_TXFREE_CNT_CONFIG_l__RSVD3_                                        = 20;
REFCNT_TXFREE_CNT_CONFIG_h__RSVD3_                                        = 24;
REFCNT_TXFREE_CNT_CONFIG_l_READ_MARGIN                                    = 16;
REFCNT_TXFREE_CNT_CONFIG_h_READ_MARGIN                                    = 19;
REFCNT_TXFREE_CNT_CONFIG_l__RSVD2_                                        = 13;
REFCNT_TXFREE_CNT_CONFIG_h__RSVD2_                                        = 15;
REFCNT_TXFREE_CNT_CONFIG_b_READ_MARGIN_ENABLE                             = 12;
REFCNT_TXFREE_CNT_CONFIG_l__RSVD1_                                        = 10;
REFCNT_TXFREE_CNT_CONFIG_h__RSVD1_                                        = 11;
REFCNT_TXFREE_CNT_CONFIG_b_U_ECC_COUNT_ENABLE                             = 9;
REFCNT_TXFREE_CNT_CONFIG_b_C_ECC_COUNT_ENABLE                             = 8;
REFCNT_TXFREE_CNT_CONFIG_l__RSVD0_                                        = 6;
REFCNT_TXFREE_CNT_CONFIG_h__RSVD0_                                        = 7;
REFCNT_TXFREE_CNT_CONFIG_b_MASK_INT                                       = 5;
REFCNT_TXFREE_CNT_CONFIG_b_LS_BYPASS                                      = 4;
REFCNT_TXFREE_CNT_CONFIG_b_LS_FORCE                                       = 3;
REFCNT_TXFREE_CNT_CONFIG_b_INVERT_2                                       = 2;
REFCNT_TXFREE_CNT_CONFIG_b_INVERT_1                                       = 1;
REFCNT_TXFREE_CNT_CONFIG_b_ECC_ENABLE                                     = 0;

REFCNT_TXFREE_CNT_CACHE_STATUS_WIDTH                                      = 1;
def REFCNT_TXFREE_CNT_CACHE_STATUS(qword) :
	return ((qword * 8) + 0x0000280 + SCHED_SHELL_CTL_BASE);
def REFCNT_TXFREE_CNT_CACHE_STATUS_GET_DEFAULT() :
	return "0x0";

REFCNT_TXFREE_CNT_CACHE_STATUS_l__RSVD1_                                  = 30;
REFCNT_TXFREE_CNT_CACHE_STATUS_h__RSVD1_                                  = 31;
REFCNT_TXFREE_CNT_CACHE_STATUS_l_ERROR_ADDRESS                            = 12;
REFCNT_TXFREE_CNT_CACHE_STATUS_h_ERROR_ADDRESS                            = 29;
REFCNT_TXFREE_CNT_CACHE_STATUS_l__RSVD0_                                  = 4;
REFCNT_TXFREE_CNT_CACHE_STATUS_h__RSVD0_                                  = 11;
REFCNT_TXFREE_CNT_CACHE_STATUS_b_GLOBAL_INIT_DONE                         = 3;
REFCNT_TXFREE_CNT_CACHE_STATUS_b_INIT_DONE                                = 2;
REFCNT_TXFREE_CNT_CACHE_STATUS_b_ECC_CORRECTABLE                          = 1;
REFCNT_TXFREE_CNT_CACHE_STATUS_b_ECC_UNCORRECTABLE                        = 0;

REFCNT_TXFREE_CNT_CACHE_CONFIG_WIDTH                                      = 1;
def REFCNT_TXFREE_CNT_CACHE_CONFIG(qword) :
	return ((qword * 8) + 0x0000288 + SCHED_SHELL_CTL_BASE);
def REFCNT_TXFREE_CNT_CACHE_CONFIG_GET_DEFAULT() :
	return "0x20311";

REFCNT_TXFREE_CNT_CACHE_CONFIG_l_GEN_ECC_INST_NUM                         = 25;
REFCNT_TXFREE_CNT_CACHE_CONFIG_h_GEN_ECC_INST_NUM                         = 31;
REFCNT_TXFREE_CNT_CACHE_CONFIG_l__RSVD3_                                  = 20;
REFCNT_TXFREE_CNT_CACHE_CONFIG_h__RSVD3_                                  = 24;
REFCNT_TXFREE_CNT_CACHE_CONFIG_l_READ_MARGIN                              = 16;
REFCNT_TXFREE_CNT_CACHE_CONFIG_h_READ_MARGIN                              = 19;
REFCNT_TXFREE_CNT_CACHE_CONFIG_l__RSVD2_                                  = 13;
REFCNT_TXFREE_CNT_CACHE_CONFIG_h__RSVD2_                                  = 15;
REFCNT_TXFREE_CNT_CACHE_CONFIG_b_READ_MARGIN_ENABLE                       = 12;
REFCNT_TXFREE_CNT_CACHE_CONFIG_l__RSVD1_                                  = 10;
REFCNT_TXFREE_CNT_CACHE_CONFIG_h__RSVD1_                                  = 11;
REFCNT_TXFREE_CNT_CACHE_CONFIG_b_U_ECC_COUNT_ENABLE                       = 9;
REFCNT_TXFREE_CNT_CACHE_CONFIG_b_C_ECC_COUNT_ENABLE                       = 8;
REFCNT_TXFREE_CNT_CACHE_CONFIG_l__RSVD0_                                  = 6;
REFCNT_TXFREE_CNT_CACHE_CONFIG_h__RSVD0_                                  = 7;
REFCNT_TXFREE_CNT_CACHE_CONFIG_b_MASK_INT                                 = 5;
REFCNT_TXFREE_CNT_CACHE_CONFIG_b_LS_BYPASS                                = 4;
REFCNT_TXFREE_CNT_CACHE_CONFIG_b_LS_FORCE                                 = 3;
REFCNT_TXFREE_CNT_CACHE_CONFIG_b_INVERT_2                                 = 2;
REFCNT_TXFREE_CNT_CACHE_CONFIG_b_INVERT_1                                 = 1;
REFCNT_TXFREE_CNT_CACHE_CONFIG_b_ECC_ENABLE                               = 0;

REFCNT_TXFREE_CNT_ECC_STATUS_WIDTH                                        = 1;
def REFCNT_TXFREE_CNT_ECC_STATUS(qword) :
	return ((qword * 8) + 0x0000290 + SCHED_SHELL_CTL_BASE);
def REFCNT_TXFREE_CNT_ECC_STATUS_GET_DEFAULT() :
	return "0x0";

REFCNT_TXFREE_CNT_ECC_STATUS_l__RSVD1_                                    = 30;
REFCNT_TXFREE_CNT_ECC_STATUS_h__RSVD1_                                    = 31;
REFCNT_TXFREE_CNT_ECC_STATUS_l_ERROR_ADDRESS                              = 12;
REFCNT_TXFREE_CNT_ECC_STATUS_h_ERROR_ADDRESS                              = 29;
REFCNT_TXFREE_CNT_ECC_STATUS_l__RSVD0_                                    = 4;
REFCNT_TXFREE_CNT_ECC_STATUS_h__RSVD0_                                    = 11;
REFCNT_TXFREE_CNT_ECC_STATUS_b_GLOBAL_INIT_DONE                           = 3;
REFCNT_TXFREE_CNT_ECC_STATUS_b_INIT_DONE                                  = 2;
REFCNT_TXFREE_CNT_ECC_STATUS_b_ECC_CORRECTABLE                            = 1;
REFCNT_TXFREE_CNT_ECC_STATUS_b_ECC_UNCORRECTABLE                          = 0;

REFCNT_TXFREE_CNT_ECC_CONFIG_WIDTH                                        = 1;
def REFCNT_TXFREE_CNT_ECC_CONFIG(qword) :
	return ((qword * 8) + 0x0000298 + SCHED_SHELL_CTL_BASE);
def REFCNT_TXFREE_CNT_ECC_CONFIG_GET_DEFAULT() :
	return "0x20311";

REFCNT_TXFREE_CNT_ECC_CONFIG_l_GEN_ECC_INST_NUM                           = 25;
REFCNT_TXFREE_CNT_ECC_CONFIG_h_GEN_ECC_INST_NUM                           = 31;
REFCNT_TXFREE_CNT_ECC_CONFIG_l__RSVD3_                                    = 20;
REFCNT_TXFREE_CNT_ECC_CONFIG_h__RSVD3_                                    = 24;
REFCNT_TXFREE_CNT_ECC_CONFIG_l_READ_MARGIN                                = 16;
REFCNT_TXFREE_CNT_ECC_CONFIG_h_READ_MARGIN                                = 19;
REFCNT_TXFREE_CNT_ECC_CONFIG_l__RSVD2_                                    = 13;
REFCNT_TXFREE_CNT_ECC_CONFIG_h__RSVD2_                                    = 15;
REFCNT_TXFREE_CNT_ECC_CONFIG_b_READ_MARGIN_ENABLE                         = 12;
REFCNT_TXFREE_CNT_ECC_CONFIG_l__RSVD1_                                    = 10;
REFCNT_TXFREE_CNT_ECC_CONFIG_h__RSVD1_                                    = 11;
REFCNT_TXFREE_CNT_ECC_CONFIG_b_U_ECC_COUNT_ENABLE                         = 9;
REFCNT_TXFREE_CNT_ECC_CONFIG_b_C_ECC_COUNT_ENABLE                         = 8;
REFCNT_TXFREE_CNT_ECC_CONFIG_l__RSVD0_                                    = 6;
REFCNT_TXFREE_CNT_ECC_CONFIG_h__RSVD0_                                    = 7;
REFCNT_TXFREE_CNT_ECC_CONFIG_b_MASK_INT                                   = 5;
REFCNT_TXFREE_CNT_ECC_CONFIG_b_LS_BYPASS                                  = 4;
REFCNT_TXFREE_CNT_ECC_CONFIG_b_LS_FORCE                                   = 3;
REFCNT_TXFREE_CNT_ECC_CONFIG_b_INVERT_2                                   = 2;
REFCNT_TXFREE_CNT_ECC_CONFIG_b_INVERT_1                                   = 1;
REFCNT_TXFREE_CNT_ECC_CONFIG_b_ECC_ENABLE                                 = 0;

RXQ_MCAST_DST_TABLE_STATUS_WIDTH                                          = 1;
def RXQ_MCAST_DST_TABLE_STATUS(qword) :
	return ((qword * 8) + 0x00002A0 + SCHED_SHELL_CTL_BASE);
def RXQ_MCAST_DST_TABLE_STATUS_GET_DEFAULT() :
	return "0x0";

RXQ_MCAST_DST_TABLE_STATUS_l__RSVD1_                                      = 30;
RXQ_MCAST_DST_TABLE_STATUS_h__RSVD1_                                      = 31;
RXQ_MCAST_DST_TABLE_STATUS_l_ERROR_ADDRESS                                = 12;
RXQ_MCAST_DST_TABLE_STATUS_h_ERROR_ADDRESS                                = 29;
RXQ_MCAST_DST_TABLE_STATUS_l__RSVD0_                                      = 4;
RXQ_MCAST_DST_TABLE_STATUS_h__RSVD0_                                      = 11;
RXQ_MCAST_DST_TABLE_STATUS_b_GLOBAL_INIT_DONE                             = 3;
RXQ_MCAST_DST_TABLE_STATUS_b_INIT_DONE                                    = 2;
RXQ_MCAST_DST_TABLE_STATUS_b_ECC_CORRECTABLE                              = 1;
RXQ_MCAST_DST_TABLE_STATUS_b_ECC_UNCORRECTABLE                            = 0;

RXQ_MCAST_DST_TABLE_CONFIG_WIDTH                                          = 1;
def RXQ_MCAST_DST_TABLE_CONFIG(qword) :
	return ((qword * 8) + 0x00002A8 + SCHED_SHELL_CTL_BASE);
def RXQ_MCAST_DST_TABLE_CONFIG_GET_DEFAULT() :
	return "0x20311";

RXQ_MCAST_DST_TABLE_CONFIG_l_GEN_ECC_INST_NUM                             = 25;
RXQ_MCAST_DST_TABLE_CONFIG_h_GEN_ECC_INST_NUM                             = 31;
RXQ_MCAST_DST_TABLE_CONFIG_l__RSVD3_                                      = 20;
RXQ_MCAST_DST_TABLE_CONFIG_h__RSVD3_                                      = 24;
RXQ_MCAST_DST_TABLE_CONFIG_l_READ_MARGIN                                  = 16;
RXQ_MCAST_DST_TABLE_CONFIG_h_READ_MARGIN                                  = 19;
RXQ_MCAST_DST_TABLE_CONFIG_l__RSVD2_                                      = 13;
RXQ_MCAST_DST_TABLE_CONFIG_h__RSVD2_                                      = 15;
RXQ_MCAST_DST_TABLE_CONFIG_b_READ_MARGIN_ENABLE                           = 12;
RXQ_MCAST_DST_TABLE_CONFIG_l__RSVD1_                                      = 10;
RXQ_MCAST_DST_TABLE_CONFIG_h__RSVD1_                                      = 11;
RXQ_MCAST_DST_TABLE_CONFIG_b_U_ECC_COUNT_ENABLE                           = 9;
RXQ_MCAST_DST_TABLE_CONFIG_b_C_ECC_COUNT_ENABLE                           = 8;
RXQ_MCAST_DST_TABLE_CONFIG_l__RSVD0_                                      = 6;
RXQ_MCAST_DST_TABLE_CONFIG_h__RSVD0_                                      = 7;
RXQ_MCAST_DST_TABLE_CONFIG_b_MASK_INT                                     = 5;
RXQ_MCAST_DST_TABLE_CONFIG_b_LS_BYPASS                                    = 4;
RXQ_MCAST_DST_TABLE_CONFIG_b_LS_FORCE                                     = 3;
RXQ_MCAST_DST_TABLE_CONFIG_b_INVERT_2                                     = 2;
RXQ_MCAST_DST_TABLE_CONFIG_b_INVERT_1                                     = 1;
RXQ_MCAST_DST_TABLE_CONFIG_b_ECC_ENABLE                                   = 0;

RXQ_MCAST_LEN_TABLE_STATUS_WIDTH                                          = 1;
def RXQ_MCAST_LEN_TABLE_STATUS(qword) :
	return ((qword * 8) + 0x00002B0 + SCHED_SHELL_CTL_BASE);
def RXQ_MCAST_LEN_TABLE_STATUS_GET_DEFAULT() :
	return "0x0";

RXQ_MCAST_LEN_TABLE_STATUS_l__RSVD1_                                      = 30;
RXQ_MCAST_LEN_TABLE_STATUS_h__RSVD1_                                      = 31;
RXQ_MCAST_LEN_TABLE_STATUS_l_ERROR_ADDRESS                                = 12;
RXQ_MCAST_LEN_TABLE_STATUS_h_ERROR_ADDRESS                                = 29;
RXQ_MCAST_LEN_TABLE_STATUS_l__RSVD0_                                      = 4;
RXQ_MCAST_LEN_TABLE_STATUS_h__RSVD0_                                      = 11;
RXQ_MCAST_LEN_TABLE_STATUS_b_GLOBAL_INIT_DONE                             = 3;
RXQ_MCAST_LEN_TABLE_STATUS_b_INIT_DONE                                    = 2;
RXQ_MCAST_LEN_TABLE_STATUS_b_ECC_CORRECTABLE                              = 1;
RXQ_MCAST_LEN_TABLE_STATUS_b_ECC_UNCORRECTABLE                            = 0;

RXQ_MCAST_LEN_TABLE_CONFIG_WIDTH                                          = 1;
def RXQ_MCAST_LEN_TABLE_CONFIG(qword) :
	return ((qword * 8) + 0x00002B8 + SCHED_SHELL_CTL_BASE);
def RXQ_MCAST_LEN_TABLE_CONFIG_GET_DEFAULT() :
	return "0x20311";

RXQ_MCAST_LEN_TABLE_CONFIG_l_GEN_ECC_INST_NUM                             = 25;
RXQ_MCAST_LEN_TABLE_CONFIG_h_GEN_ECC_INST_NUM                             = 31;
RXQ_MCAST_LEN_TABLE_CONFIG_l__RSVD3_                                      = 20;
RXQ_MCAST_LEN_TABLE_CONFIG_h__RSVD3_                                      = 24;
RXQ_MCAST_LEN_TABLE_CONFIG_l_READ_MARGIN                                  = 16;
RXQ_MCAST_LEN_TABLE_CONFIG_h_READ_MARGIN                                  = 19;
RXQ_MCAST_LEN_TABLE_CONFIG_l__RSVD2_                                      = 13;
RXQ_MCAST_LEN_TABLE_CONFIG_h__RSVD2_                                      = 15;
RXQ_MCAST_LEN_TABLE_CONFIG_b_READ_MARGIN_ENABLE                           = 12;
RXQ_MCAST_LEN_TABLE_CONFIG_l__RSVD1_                                      = 10;
RXQ_MCAST_LEN_TABLE_CONFIG_h__RSVD1_                                      = 11;
RXQ_MCAST_LEN_TABLE_CONFIG_b_U_ECC_COUNT_ENABLE                           = 9;
RXQ_MCAST_LEN_TABLE_CONFIG_b_C_ECC_COUNT_ENABLE                           = 8;
RXQ_MCAST_LEN_TABLE_CONFIG_l__RSVD0_                                      = 6;
RXQ_MCAST_LEN_TABLE_CONFIG_h__RSVD0_                                      = 7;
RXQ_MCAST_LEN_TABLE_CONFIG_b_MASK_INT                                     = 5;
RXQ_MCAST_LEN_TABLE_CONFIG_b_LS_BYPASS                                    = 4;
RXQ_MCAST_LEN_TABLE_CONFIG_b_LS_FORCE                                     = 3;
RXQ_MCAST_LEN_TABLE_CONFIG_b_INVERT_2                                     = 2;
RXQ_MCAST_LEN_TABLE_CONFIG_b_INVERT_1                                     = 1;
RXQ_MCAST_LEN_TABLE_CONFIG_b_ECC_ENABLE                                   = 0;

RXQ_MCAST_OUT_FIFO_STATUS_WIDTH                                           = 1;
def RXQ_MCAST_OUT_FIFO_STATUS(qword) :
	return ((qword * 8) + 0x00002C0 + SCHED_SHELL_CTL_BASE);
def RXQ_MCAST_OUT_FIFO_STATUS_GET_DEFAULT() :
	return "0x0";

RXQ_MCAST_OUT_FIFO_STATUS_l__RSVD1_                                       = 30;
RXQ_MCAST_OUT_FIFO_STATUS_h__RSVD1_                                       = 31;
RXQ_MCAST_OUT_FIFO_STATUS_l_ERROR_ADDRESS                                 = 12;
RXQ_MCAST_OUT_FIFO_STATUS_h_ERROR_ADDRESS                                 = 29;
RXQ_MCAST_OUT_FIFO_STATUS_l__RSVD0_                                       = 4;
RXQ_MCAST_OUT_FIFO_STATUS_h__RSVD0_                                       = 11;
RXQ_MCAST_OUT_FIFO_STATUS_b_GLOBAL_INIT_DONE                              = 3;
RXQ_MCAST_OUT_FIFO_STATUS_b_INIT_DONE                                     = 2;
RXQ_MCAST_OUT_FIFO_STATUS_b_ECC_CORRECTABLE                               = 1;
RXQ_MCAST_OUT_FIFO_STATUS_b_ECC_UNCORRECTABLE                             = 0;

RXQ_MCAST_OUT_FIFO_CONFIG_WIDTH                                           = 1;
def RXQ_MCAST_OUT_FIFO_CONFIG(qword) :
	return ((qword * 8) + 0x00002C8 + SCHED_SHELL_CTL_BASE);
def RXQ_MCAST_OUT_FIFO_CONFIG_GET_DEFAULT() :
	return "0x20311";

RXQ_MCAST_OUT_FIFO_CONFIG_l_GEN_ECC_INST_NUM                              = 25;
RXQ_MCAST_OUT_FIFO_CONFIG_h_GEN_ECC_INST_NUM                              = 31;
RXQ_MCAST_OUT_FIFO_CONFIG_l__RSVD3_                                       = 20;
RXQ_MCAST_OUT_FIFO_CONFIG_h__RSVD3_                                       = 24;
RXQ_MCAST_OUT_FIFO_CONFIG_l_READ_MARGIN                                   = 16;
RXQ_MCAST_OUT_FIFO_CONFIG_h_READ_MARGIN                                   = 19;
RXQ_MCAST_OUT_FIFO_CONFIG_l__RSVD2_                                       = 13;
RXQ_MCAST_OUT_FIFO_CONFIG_h__RSVD2_                                       = 15;
RXQ_MCAST_OUT_FIFO_CONFIG_b_READ_MARGIN_ENABLE                            = 12;
RXQ_MCAST_OUT_FIFO_CONFIG_l__RSVD1_                                       = 10;
RXQ_MCAST_OUT_FIFO_CONFIG_h__RSVD1_                                       = 11;
RXQ_MCAST_OUT_FIFO_CONFIG_b_U_ECC_COUNT_ENABLE                            = 9;
RXQ_MCAST_OUT_FIFO_CONFIG_b_C_ECC_COUNT_ENABLE                            = 8;
RXQ_MCAST_OUT_FIFO_CONFIG_l__RSVD0_                                       = 6;
RXQ_MCAST_OUT_FIFO_CONFIG_h__RSVD0_                                       = 7;
RXQ_MCAST_OUT_FIFO_CONFIG_b_MASK_INT                                      = 5;
RXQ_MCAST_OUT_FIFO_CONFIG_b_LS_BYPASS                                     = 4;
RXQ_MCAST_OUT_FIFO_CONFIG_b_LS_FORCE                                      = 3;
RXQ_MCAST_OUT_FIFO_CONFIG_b_INVERT_2                                      = 2;
RXQ_MCAST_OUT_FIFO_CONFIG_b_INVERT_1                                      = 1;
RXQ_MCAST_OUT_FIFO_CONFIG_b_ECC_ENABLE                                    = 0;

RXQ_ST_DATA_STATUS_WIDTH                                                  = 1;
RXQ_ST_DATA_STATUS_ENTRIES                                                = 12;
def RXQ_ST_DATA_STATUS(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000300 + SCHED_SHELL_CTL_BASE);
def RXQ_ST_DATA_STATUS_GET_DEFAULT() :
	return "0x0";

RXQ_ST_DATA_STATUS_l__RSVD1_                                              = 30;
RXQ_ST_DATA_STATUS_h__RSVD1_                                              = 31;
RXQ_ST_DATA_STATUS_l_ERROR_ADDRESS                                        = 12;
RXQ_ST_DATA_STATUS_h_ERROR_ADDRESS                                        = 29;
RXQ_ST_DATA_STATUS_l__RSVD0_                                              = 4;
RXQ_ST_DATA_STATUS_h__RSVD0_                                              = 11;
RXQ_ST_DATA_STATUS_b_GLOBAL_INIT_DONE                                     = 3;
RXQ_ST_DATA_STATUS_b_INIT_DONE                                            = 2;
RXQ_ST_DATA_STATUS_b_ECC_CORRECTABLE                                      = 1;
RXQ_ST_DATA_STATUS_b_ECC_UNCORRECTABLE                                    = 0;

RXQ_ST_DATA_CONFIG_WIDTH                                                  = 1;
RXQ_ST_DATA_CONFIG_ENTRIES                                                = 12;
def RXQ_ST_DATA_CONFIG(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000380 + SCHED_SHELL_CTL_BASE);
def RXQ_ST_DATA_CONFIG_GET_DEFAULT() :
	return "0x20311";

RXQ_ST_DATA_CONFIG_l_GEN_ECC_INST_NUM                                     = 25;
RXQ_ST_DATA_CONFIG_h_GEN_ECC_INST_NUM                                     = 31;
RXQ_ST_DATA_CONFIG_l__RSVD3_                                              = 20;
RXQ_ST_DATA_CONFIG_h__RSVD3_                                              = 24;
RXQ_ST_DATA_CONFIG_l_READ_MARGIN                                          = 16;
RXQ_ST_DATA_CONFIG_h_READ_MARGIN                                          = 19;
RXQ_ST_DATA_CONFIG_l__RSVD2_                                              = 13;
RXQ_ST_DATA_CONFIG_h__RSVD2_                                              = 15;
RXQ_ST_DATA_CONFIG_b_READ_MARGIN_ENABLE                                   = 12;
RXQ_ST_DATA_CONFIG_l__RSVD1_                                              = 10;
RXQ_ST_DATA_CONFIG_h__RSVD1_                                              = 11;
RXQ_ST_DATA_CONFIG_b_U_ECC_COUNT_ENABLE                                   = 9;
RXQ_ST_DATA_CONFIG_b_C_ECC_COUNT_ENABLE                                   = 8;
RXQ_ST_DATA_CONFIG_l__RSVD0_                                              = 6;
RXQ_ST_DATA_CONFIG_h__RSVD0_                                              = 7;
RXQ_ST_DATA_CONFIG_b_MASK_INT                                             = 5;
RXQ_ST_DATA_CONFIG_b_LS_BYPASS                                            = 4;
RXQ_ST_DATA_CONFIG_b_LS_FORCE                                             = 3;
RXQ_ST_DATA_CONFIG_b_INVERT_2                                             = 2;
RXQ_ST_DATA_CONFIG_b_INVERT_1                                             = 1;
RXQ_ST_DATA_CONFIG_b_ECC_ENABLE                                           = 0;

RXQ_ST_DATA_CACHE_STATUS_WIDTH                                            = 1;
def RXQ_ST_DATA_CACHE_STATUS(qword) :
	return ((qword * 8) + 0x0000400 + SCHED_SHELL_CTL_BASE);
def RXQ_ST_DATA_CACHE_STATUS_GET_DEFAULT() :
	return "0x0";

RXQ_ST_DATA_CACHE_STATUS_l__RSVD1_                                        = 30;
RXQ_ST_DATA_CACHE_STATUS_h__RSVD1_                                        = 31;
RXQ_ST_DATA_CACHE_STATUS_l_ERROR_ADDRESS                                  = 12;
RXQ_ST_DATA_CACHE_STATUS_h_ERROR_ADDRESS                                  = 29;
RXQ_ST_DATA_CACHE_STATUS_l__RSVD0_                                        = 4;
RXQ_ST_DATA_CACHE_STATUS_h__RSVD0_                                        = 11;
RXQ_ST_DATA_CACHE_STATUS_b_GLOBAL_INIT_DONE                               = 3;
RXQ_ST_DATA_CACHE_STATUS_b_INIT_DONE                                      = 2;
RXQ_ST_DATA_CACHE_STATUS_b_ECC_CORRECTABLE                                = 1;
RXQ_ST_DATA_CACHE_STATUS_b_ECC_UNCORRECTABLE                              = 0;

RXQ_ST_DATA_CACHE_CONFIG_WIDTH                                            = 1;
def RXQ_ST_DATA_CACHE_CONFIG(qword) :
	return ((qword * 8) + 0x0000408 + SCHED_SHELL_CTL_BASE);
def RXQ_ST_DATA_CACHE_CONFIG_GET_DEFAULT() :
	return "0x20311";

RXQ_ST_DATA_CACHE_CONFIG_l_GEN_ECC_INST_NUM                               = 25;
RXQ_ST_DATA_CACHE_CONFIG_h_GEN_ECC_INST_NUM                               = 31;
RXQ_ST_DATA_CACHE_CONFIG_l__RSVD3_                                        = 20;
RXQ_ST_DATA_CACHE_CONFIG_h__RSVD3_                                        = 24;
RXQ_ST_DATA_CACHE_CONFIG_l_READ_MARGIN                                    = 16;
RXQ_ST_DATA_CACHE_CONFIG_h_READ_MARGIN                                    = 19;
RXQ_ST_DATA_CACHE_CONFIG_l__RSVD2_                                        = 13;
RXQ_ST_DATA_CACHE_CONFIG_h__RSVD2_                                        = 15;
RXQ_ST_DATA_CACHE_CONFIG_b_READ_MARGIN_ENABLE                             = 12;
RXQ_ST_DATA_CACHE_CONFIG_l__RSVD1_                                        = 10;
RXQ_ST_DATA_CACHE_CONFIG_h__RSVD1_                                        = 11;
RXQ_ST_DATA_CACHE_CONFIG_b_U_ECC_COUNT_ENABLE                             = 9;
RXQ_ST_DATA_CACHE_CONFIG_b_C_ECC_COUNT_ENABLE                             = 8;
RXQ_ST_DATA_CACHE_CONFIG_l__RSVD0_                                        = 6;
RXQ_ST_DATA_CACHE_CONFIG_h__RSVD0_                                        = 7;
RXQ_ST_DATA_CACHE_CONFIG_b_MASK_INT                                       = 5;
RXQ_ST_DATA_CACHE_CONFIG_b_LS_BYPASS                                      = 4;
RXQ_ST_DATA_CACHE_CONFIG_b_LS_FORCE                                       = 3;
RXQ_ST_DATA_CACHE_CONFIG_b_INVERT_2                                       = 2;
RXQ_ST_DATA_CACHE_CONFIG_b_INVERT_1                                       = 1;
RXQ_ST_DATA_CACHE_CONFIG_b_ECC_ENABLE                                     = 0;

RXQ_ST_DATA_ECC_STATUS_WIDTH                                              = 1;
def RXQ_ST_DATA_ECC_STATUS(qword) :
	return ((qword * 8) + 0x0000410 + SCHED_SHELL_CTL_BASE);
def RXQ_ST_DATA_ECC_STATUS_GET_DEFAULT() :
	return "0x0";

RXQ_ST_DATA_ECC_STATUS_l__RSVD1_                                          = 30;
RXQ_ST_DATA_ECC_STATUS_h__RSVD1_                                          = 31;
RXQ_ST_DATA_ECC_STATUS_l_ERROR_ADDRESS                                    = 12;
RXQ_ST_DATA_ECC_STATUS_h_ERROR_ADDRESS                                    = 29;
RXQ_ST_DATA_ECC_STATUS_l__RSVD0_                                          = 4;
RXQ_ST_DATA_ECC_STATUS_h__RSVD0_                                          = 11;
RXQ_ST_DATA_ECC_STATUS_b_GLOBAL_INIT_DONE                                 = 3;
RXQ_ST_DATA_ECC_STATUS_b_INIT_DONE                                        = 2;
RXQ_ST_DATA_ECC_STATUS_b_ECC_CORRECTABLE                                  = 1;
RXQ_ST_DATA_ECC_STATUS_b_ECC_UNCORRECTABLE                                = 0;

RXQ_ST_DATA_ECC_CONFIG_WIDTH                                              = 1;
def RXQ_ST_DATA_ECC_CONFIG(qword) :
	return ((qword * 8) + 0x0000418 + SCHED_SHELL_CTL_BASE);
def RXQ_ST_DATA_ECC_CONFIG_GET_DEFAULT() :
	return "0x20311";

RXQ_ST_DATA_ECC_CONFIG_l_GEN_ECC_INST_NUM                                 = 25;
RXQ_ST_DATA_ECC_CONFIG_h_GEN_ECC_INST_NUM                                 = 31;
RXQ_ST_DATA_ECC_CONFIG_l__RSVD3_                                          = 20;
RXQ_ST_DATA_ECC_CONFIG_h__RSVD3_                                          = 24;
RXQ_ST_DATA_ECC_CONFIG_l_READ_MARGIN                                      = 16;
RXQ_ST_DATA_ECC_CONFIG_h_READ_MARGIN                                      = 19;
RXQ_ST_DATA_ECC_CONFIG_l__RSVD2_                                          = 13;
RXQ_ST_DATA_ECC_CONFIG_h__RSVD2_                                          = 15;
RXQ_ST_DATA_ECC_CONFIG_b_READ_MARGIN_ENABLE                               = 12;
RXQ_ST_DATA_ECC_CONFIG_l__RSVD1_                                          = 10;
RXQ_ST_DATA_ECC_CONFIG_h__RSVD1_                                          = 11;
RXQ_ST_DATA_ECC_CONFIG_b_U_ECC_COUNT_ENABLE                               = 9;
RXQ_ST_DATA_ECC_CONFIG_b_C_ECC_COUNT_ENABLE                               = 8;
RXQ_ST_DATA_ECC_CONFIG_l__RSVD0_                                          = 6;
RXQ_ST_DATA_ECC_CONFIG_h__RSVD0_                                          = 7;
RXQ_ST_DATA_ECC_CONFIG_b_MASK_INT                                         = 5;
RXQ_ST_DATA_ECC_CONFIG_b_LS_BYPASS                                        = 4;
RXQ_ST_DATA_ECC_CONFIG_b_LS_FORCE                                         = 3;
RXQ_ST_DATA_ECC_CONFIG_b_INVERT_2                                         = 2;
RXQ_ST_DATA_ECC_CONFIG_b_INVERT_1                                         = 1;
RXQ_ST_DATA_ECC_CONFIG_b_ECC_ENABLE                                       = 0;

RXQ_ST_LINK_STATUS_WIDTH                                                  = 1;
def RXQ_ST_LINK_STATUS(qword) :
	return ((qword * 8) + 0x0000420 + SCHED_SHELL_CTL_BASE);
def RXQ_ST_LINK_STATUS_GET_DEFAULT() :
	return "0x0";

RXQ_ST_LINK_STATUS_l__RSVD1_                                              = 30;
RXQ_ST_LINK_STATUS_h__RSVD1_                                              = 31;
RXQ_ST_LINK_STATUS_l_ERROR_ADDRESS                                        = 12;
RXQ_ST_LINK_STATUS_h_ERROR_ADDRESS                                        = 29;
RXQ_ST_LINK_STATUS_l__RSVD0_                                              = 4;
RXQ_ST_LINK_STATUS_h__RSVD0_                                              = 11;
RXQ_ST_LINK_STATUS_b_GLOBAL_INIT_DONE                                     = 3;
RXQ_ST_LINK_STATUS_b_INIT_DONE                                            = 2;
RXQ_ST_LINK_STATUS_b_ECC_CORRECTABLE                                      = 1;
RXQ_ST_LINK_STATUS_b_ECC_UNCORRECTABLE                                    = 0;

RXQ_ST_LINK_CONFIG_WIDTH                                                  = 1;
def RXQ_ST_LINK_CONFIG(qword) :
	return ((qword * 8) + 0x0000428 + SCHED_SHELL_CTL_BASE);
def RXQ_ST_LINK_CONFIG_GET_DEFAULT() :
	return "0x20311";

RXQ_ST_LINK_CONFIG_l_GEN_ECC_INST_NUM                                     = 25;
RXQ_ST_LINK_CONFIG_h_GEN_ECC_INST_NUM                                     = 31;
RXQ_ST_LINK_CONFIG_l__RSVD3_                                              = 20;
RXQ_ST_LINK_CONFIG_h__RSVD3_                                              = 24;
RXQ_ST_LINK_CONFIG_l_READ_MARGIN                                          = 16;
RXQ_ST_LINK_CONFIG_h_READ_MARGIN                                          = 19;
RXQ_ST_LINK_CONFIG_l__RSVD2_                                              = 13;
RXQ_ST_LINK_CONFIG_h__RSVD2_                                              = 15;
RXQ_ST_LINK_CONFIG_b_READ_MARGIN_ENABLE                                   = 12;
RXQ_ST_LINK_CONFIG_l__RSVD1_                                              = 10;
RXQ_ST_LINK_CONFIG_h__RSVD1_                                              = 11;
RXQ_ST_LINK_CONFIG_b_U_ECC_COUNT_ENABLE                                   = 9;
RXQ_ST_LINK_CONFIG_b_C_ECC_COUNT_ENABLE                                   = 8;
RXQ_ST_LINK_CONFIG_l__RSVD0_                                              = 6;
RXQ_ST_LINK_CONFIG_h__RSVD0_                                              = 7;
RXQ_ST_LINK_CONFIG_b_MASK_INT                                             = 5;
RXQ_ST_LINK_CONFIG_b_LS_BYPASS                                            = 4;
RXQ_ST_LINK_CONFIG_b_LS_FORCE                                             = 3;
RXQ_ST_LINK_CONFIG_b_INVERT_2                                             = 2;
RXQ_ST_LINK_CONFIG_b_INVERT_1                                             = 1;
RXQ_ST_LINK_CONFIG_b_ECC_ENABLE                                           = 0;

SSCHED_LINK_STORAGE_STATUS_WIDTH                                          = 1;
SSCHED_LINK_STORAGE_STATUS_ENTRIES                                        = 12;
def SSCHED_LINK_STORAGE_STATUS(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000480 + SCHED_SHELL_CTL_BASE);
def SSCHED_LINK_STORAGE_STATUS_GET_DEFAULT() :
	return "0x0";

SSCHED_LINK_STORAGE_STATUS_l__RSVD1_                                      = 30;
SSCHED_LINK_STORAGE_STATUS_h__RSVD1_                                      = 31;
SSCHED_LINK_STORAGE_STATUS_l_ERROR_ADDRESS                                = 12;
SSCHED_LINK_STORAGE_STATUS_h_ERROR_ADDRESS                                = 29;
SSCHED_LINK_STORAGE_STATUS_l__RSVD0_                                      = 4;
SSCHED_LINK_STORAGE_STATUS_h__RSVD0_                                      = 11;
SSCHED_LINK_STORAGE_STATUS_b_GLOBAL_INIT_DONE                             = 3;
SSCHED_LINK_STORAGE_STATUS_b_INIT_DONE                                    = 2;
SSCHED_LINK_STORAGE_STATUS_b_ECC_CORRECTABLE                              = 1;
SSCHED_LINK_STORAGE_STATUS_b_ECC_UNCORRECTABLE                            = 0;

SSCHED_LINK_STORAGE_CONFIG_WIDTH                                          = 1;
SSCHED_LINK_STORAGE_CONFIG_ENTRIES                                        = 12;
def SSCHED_LINK_STORAGE_CONFIG(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000500 + SCHED_SHELL_CTL_BASE);
def SSCHED_LINK_STORAGE_CONFIG_GET_DEFAULT() :
	return "0x20311";

SSCHED_LINK_STORAGE_CONFIG_l_GEN_ECC_INST_NUM                             = 25;
SSCHED_LINK_STORAGE_CONFIG_h_GEN_ECC_INST_NUM                             = 31;
SSCHED_LINK_STORAGE_CONFIG_l__RSVD3_                                      = 20;
SSCHED_LINK_STORAGE_CONFIG_h__RSVD3_                                      = 24;
SSCHED_LINK_STORAGE_CONFIG_l_READ_MARGIN                                  = 16;
SSCHED_LINK_STORAGE_CONFIG_h_READ_MARGIN                                  = 19;
SSCHED_LINK_STORAGE_CONFIG_l__RSVD2_                                      = 13;
SSCHED_LINK_STORAGE_CONFIG_h__RSVD2_                                      = 15;
SSCHED_LINK_STORAGE_CONFIG_b_READ_MARGIN_ENABLE                           = 12;
SSCHED_LINK_STORAGE_CONFIG_l__RSVD1_                                      = 10;
SSCHED_LINK_STORAGE_CONFIG_h__RSVD1_                                      = 11;
SSCHED_LINK_STORAGE_CONFIG_b_U_ECC_COUNT_ENABLE                           = 9;
SSCHED_LINK_STORAGE_CONFIG_b_C_ECC_COUNT_ENABLE                           = 8;
SSCHED_LINK_STORAGE_CONFIG_l__RSVD0_                                      = 6;
SSCHED_LINK_STORAGE_CONFIG_h__RSVD0_                                      = 7;
SSCHED_LINK_STORAGE_CONFIG_b_MASK_INT                                     = 5;
SSCHED_LINK_STORAGE_CONFIG_b_LS_BYPASS                                    = 4;
SSCHED_LINK_STORAGE_CONFIG_b_LS_FORCE                                     = 3;
SSCHED_LINK_STORAGE_CONFIG_b_INVERT_2                                     = 2;
SSCHED_LINK_STORAGE_CONFIG_b_INVERT_1                                     = 1;
SSCHED_LINK_STORAGE_CONFIG_b_ECC_ENABLE                                   = 0;

SSCHED_LINK_STORAGE_CACHE_STATUS_WIDTH                                    = 1;
def SSCHED_LINK_STORAGE_CACHE_STATUS(qword) :
	return ((qword * 8) + 0x0000580 + SCHED_SHELL_CTL_BASE);
def SSCHED_LINK_STORAGE_CACHE_STATUS_GET_DEFAULT() :
	return "0x0";

SSCHED_LINK_STORAGE_CACHE_STATUS_l__RSVD1_                                = 30;
SSCHED_LINK_STORAGE_CACHE_STATUS_h__RSVD1_                                = 31;
SSCHED_LINK_STORAGE_CACHE_STATUS_l_ERROR_ADDRESS                          = 12;
SSCHED_LINK_STORAGE_CACHE_STATUS_h_ERROR_ADDRESS                          = 29;
SSCHED_LINK_STORAGE_CACHE_STATUS_l__RSVD0_                                = 4;
SSCHED_LINK_STORAGE_CACHE_STATUS_h__RSVD0_                                = 11;
SSCHED_LINK_STORAGE_CACHE_STATUS_b_GLOBAL_INIT_DONE                       = 3;
SSCHED_LINK_STORAGE_CACHE_STATUS_b_INIT_DONE                              = 2;
SSCHED_LINK_STORAGE_CACHE_STATUS_b_ECC_CORRECTABLE                        = 1;
SSCHED_LINK_STORAGE_CACHE_STATUS_b_ECC_UNCORRECTABLE                      = 0;

SSCHED_LINK_STORAGE_CACHE_CONFIG_WIDTH                                    = 1;
def SSCHED_LINK_STORAGE_CACHE_CONFIG(qword) :
	return ((qword * 8) + 0x0000588 + SCHED_SHELL_CTL_BASE);
def SSCHED_LINK_STORAGE_CACHE_CONFIG_GET_DEFAULT() :
	return "0x20311";

SSCHED_LINK_STORAGE_CACHE_CONFIG_l_GEN_ECC_INST_NUM                       = 25;
SSCHED_LINK_STORAGE_CACHE_CONFIG_h_GEN_ECC_INST_NUM                       = 31;
SSCHED_LINK_STORAGE_CACHE_CONFIG_l__RSVD3_                                = 20;
SSCHED_LINK_STORAGE_CACHE_CONFIG_h__RSVD3_                                = 24;
SSCHED_LINK_STORAGE_CACHE_CONFIG_l_READ_MARGIN                            = 16;
SSCHED_LINK_STORAGE_CACHE_CONFIG_h_READ_MARGIN                            = 19;
SSCHED_LINK_STORAGE_CACHE_CONFIG_l__RSVD2_                                = 13;
SSCHED_LINK_STORAGE_CACHE_CONFIG_h__RSVD2_                                = 15;
SSCHED_LINK_STORAGE_CACHE_CONFIG_b_READ_MARGIN_ENABLE                     = 12;
SSCHED_LINK_STORAGE_CACHE_CONFIG_l__RSVD1_                                = 10;
SSCHED_LINK_STORAGE_CACHE_CONFIG_h__RSVD1_                                = 11;
SSCHED_LINK_STORAGE_CACHE_CONFIG_b_U_ECC_COUNT_ENABLE                     = 9;
SSCHED_LINK_STORAGE_CACHE_CONFIG_b_C_ECC_COUNT_ENABLE                     = 8;
SSCHED_LINK_STORAGE_CACHE_CONFIG_l__RSVD0_                                = 6;
SSCHED_LINK_STORAGE_CACHE_CONFIG_h__RSVD0_                                = 7;
SSCHED_LINK_STORAGE_CACHE_CONFIG_b_MASK_INT                               = 5;
SSCHED_LINK_STORAGE_CACHE_CONFIG_b_LS_BYPASS                              = 4;
SSCHED_LINK_STORAGE_CACHE_CONFIG_b_LS_FORCE                               = 3;
SSCHED_LINK_STORAGE_CACHE_CONFIG_b_INVERT_2                               = 2;
SSCHED_LINK_STORAGE_CACHE_CONFIG_b_INVERT_1                               = 1;
SSCHED_LINK_STORAGE_CACHE_CONFIG_b_ECC_ENABLE                             = 0;

SSCHED_LINK_STORAGE_ECC_STATUS_WIDTH                                      = 1;
def SSCHED_LINK_STORAGE_ECC_STATUS(qword) :
	return ((qword * 8) + 0x0000590 + SCHED_SHELL_CTL_BASE);
def SSCHED_LINK_STORAGE_ECC_STATUS_GET_DEFAULT() :
	return "0x0";

SSCHED_LINK_STORAGE_ECC_STATUS_l__RSVD1_                                  = 30;
SSCHED_LINK_STORAGE_ECC_STATUS_h__RSVD1_                                  = 31;
SSCHED_LINK_STORAGE_ECC_STATUS_l_ERROR_ADDRESS                            = 12;
SSCHED_LINK_STORAGE_ECC_STATUS_h_ERROR_ADDRESS                            = 29;
SSCHED_LINK_STORAGE_ECC_STATUS_l__RSVD0_                                  = 4;
SSCHED_LINK_STORAGE_ECC_STATUS_h__RSVD0_                                  = 11;
SSCHED_LINK_STORAGE_ECC_STATUS_b_GLOBAL_INIT_DONE                         = 3;
SSCHED_LINK_STORAGE_ECC_STATUS_b_INIT_DONE                                = 2;
SSCHED_LINK_STORAGE_ECC_STATUS_b_ECC_CORRECTABLE                          = 1;
SSCHED_LINK_STORAGE_ECC_STATUS_b_ECC_UNCORRECTABLE                        = 0;

SSCHED_LINK_STORAGE_ECC_CONFIG_WIDTH                                      = 1;
def SSCHED_LINK_STORAGE_ECC_CONFIG(qword) :
	return ((qword * 8) + 0x0000598 + SCHED_SHELL_CTL_BASE);
def SSCHED_LINK_STORAGE_ECC_CONFIG_GET_DEFAULT() :
	return "0x20311";

SSCHED_LINK_STORAGE_ECC_CONFIG_l_GEN_ECC_INST_NUM                         = 25;
SSCHED_LINK_STORAGE_ECC_CONFIG_h_GEN_ECC_INST_NUM                         = 31;
SSCHED_LINK_STORAGE_ECC_CONFIG_l__RSVD3_                                  = 20;
SSCHED_LINK_STORAGE_ECC_CONFIG_h__RSVD3_                                  = 24;
SSCHED_LINK_STORAGE_ECC_CONFIG_l_READ_MARGIN                              = 16;
SSCHED_LINK_STORAGE_ECC_CONFIG_h_READ_MARGIN                              = 19;
SSCHED_LINK_STORAGE_ECC_CONFIG_l__RSVD2_                                  = 13;
SSCHED_LINK_STORAGE_ECC_CONFIG_h__RSVD2_                                  = 15;
SSCHED_LINK_STORAGE_ECC_CONFIG_b_READ_MARGIN_ENABLE                       = 12;
SSCHED_LINK_STORAGE_ECC_CONFIG_l__RSVD1_                                  = 10;
SSCHED_LINK_STORAGE_ECC_CONFIG_h__RSVD1_                                  = 11;
SSCHED_LINK_STORAGE_ECC_CONFIG_b_U_ECC_COUNT_ENABLE                       = 9;
SSCHED_LINK_STORAGE_ECC_CONFIG_b_C_ECC_COUNT_ENABLE                       = 8;
SSCHED_LINK_STORAGE_ECC_CONFIG_l__RSVD0_                                  = 6;
SSCHED_LINK_STORAGE_ECC_CONFIG_h__RSVD0_                                  = 7;
SSCHED_LINK_STORAGE_ECC_CONFIG_b_MASK_INT                                 = 5;
SSCHED_LINK_STORAGE_ECC_CONFIG_b_LS_BYPASS                                = 4;
SSCHED_LINK_STORAGE_ECC_CONFIG_b_LS_FORCE                                 = 3;
SSCHED_LINK_STORAGE_ECC_CONFIG_b_INVERT_2                                 = 2;
SSCHED_LINK_STORAGE_ECC_CONFIG_b_INVERT_1                                 = 1;
SSCHED_LINK_STORAGE_ECC_CONFIG_b_ECC_ENABLE                               = 0;

SSCHED_SOP_STORAGE_STATUS_WIDTH                                           = 1;
SSCHED_SOP_STORAGE_STATUS_ENTRIES                                         = 12;
def SSCHED_SOP_STORAGE_STATUS(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000600 + SCHED_SHELL_CTL_BASE);
def SSCHED_SOP_STORAGE_STATUS_GET_DEFAULT() :
	return "0x0";

SSCHED_SOP_STORAGE_STATUS_l__RSVD1_                                       = 30;
SSCHED_SOP_STORAGE_STATUS_h__RSVD1_                                       = 31;
SSCHED_SOP_STORAGE_STATUS_l_ERROR_ADDRESS                                 = 12;
SSCHED_SOP_STORAGE_STATUS_h_ERROR_ADDRESS                                 = 29;
SSCHED_SOP_STORAGE_STATUS_l__RSVD0_                                       = 4;
SSCHED_SOP_STORAGE_STATUS_h__RSVD0_                                       = 11;
SSCHED_SOP_STORAGE_STATUS_b_GLOBAL_INIT_DONE                              = 3;
SSCHED_SOP_STORAGE_STATUS_b_INIT_DONE                                     = 2;
SSCHED_SOP_STORAGE_STATUS_b_ECC_CORRECTABLE                               = 1;
SSCHED_SOP_STORAGE_STATUS_b_ECC_UNCORRECTABLE                             = 0;

SSCHED_SOP_STORAGE_CONFIG_WIDTH                                           = 1;
SSCHED_SOP_STORAGE_CONFIG_ENTRIES                                         = 12;
def SSCHED_SOP_STORAGE_CONFIG(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000680 + SCHED_SHELL_CTL_BASE);
def SSCHED_SOP_STORAGE_CONFIG_GET_DEFAULT() :
	return "0x20311";

SSCHED_SOP_STORAGE_CONFIG_l_GEN_ECC_INST_NUM                              = 25;
SSCHED_SOP_STORAGE_CONFIG_h_GEN_ECC_INST_NUM                              = 31;
SSCHED_SOP_STORAGE_CONFIG_l__RSVD3_                                       = 20;
SSCHED_SOP_STORAGE_CONFIG_h__RSVD3_                                       = 24;
SSCHED_SOP_STORAGE_CONFIG_l_READ_MARGIN                                   = 16;
SSCHED_SOP_STORAGE_CONFIG_h_READ_MARGIN                                   = 19;
SSCHED_SOP_STORAGE_CONFIG_l__RSVD2_                                       = 13;
SSCHED_SOP_STORAGE_CONFIG_h__RSVD2_                                       = 15;
SSCHED_SOP_STORAGE_CONFIG_b_READ_MARGIN_ENABLE                            = 12;
SSCHED_SOP_STORAGE_CONFIG_l__RSVD1_                                       = 10;
SSCHED_SOP_STORAGE_CONFIG_h__RSVD1_                                       = 11;
SSCHED_SOP_STORAGE_CONFIG_b_U_ECC_COUNT_ENABLE                            = 9;
SSCHED_SOP_STORAGE_CONFIG_b_C_ECC_COUNT_ENABLE                            = 8;
SSCHED_SOP_STORAGE_CONFIG_l__RSVD0_                                       = 6;
SSCHED_SOP_STORAGE_CONFIG_h__RSVD0_                                       = 7;
SSCHED_SOP_STORAGE_CONFIG_b_MASK_INT                                      = 5;
SSCHED_SOP_STORAGE_CONFIG_b_LS_BYPASS                                     = 4;
SSCHED_SOP_STORAGE_CONFIG_b_LS_FORCE                                      = 3;
SSCHED_SOP_STORAGE_CONFIG_b_INVERT_2                                      = 2;
SSCHED_SOP_STORAGE_CONFIG_b_INVERT_1                                      = 1;
SSCHED_SOP_STORAGE_CONFIG_b_ECC_ENABLE                                    = 0;

SSCHED_SOP_STORAGE_CACHE_STATUS_WIDTH                                     = 1;
def SSCHED_SOP_STORAGE_CACHE_STATUS(qword) :
	return ((qword * 8) + 0x0000700 + SCHED_SHELL_CTL_BASE);
def SSCHED_SOP_STORAGE_CACHE_STATUS_GET_DEFAULT() :
	return "0x0";

SSCHED_SOP_STORAGE_CACHE_STATUS_l__RSVD1_                                 = 30;
SSCHED_SOP_STORAGE_CACHE_STATUS_h__RSVD1_                                 = 31;
SSCHED_SOP_STORAGE_CACHE_STATUS_l_ERROR_ADDRESS                           = 12;
SSCHED_SOP_STORAGE_CACHE_STATUS_h_ERROR_ADDRESS                           = 29;
SSCHED_SOP_STORAGE_CACHE_STATUS_l__RSVD0_                                 = 4;
SSCHED_SOP_STORAGE_CACHE_STATUS_h__RSVD0_                                 = 11;
SSCHED_SOP_STORAGE_CACHE_STATUS_b_GLOBAL_INIT_DONE                        = 3;
SSCHED_SOP_STORAGE_CACHE_STATUS_b_INIT_DONE                               = 2;
SSCHED_SOP_STORAGE_CACHE_STATUS_b_ECC_CORRECTABLE                         = 1;
SSCHED_SOP_STORAGE_CACHE_STATUS_b_ECC_UNCORRECTABLE                       = 0;

SSCHED_SOP_STORAGE_CACHE_CONFIG_WIDTH                                     = 1;
def SSCHED_SOP_STORAGE_CACHE_CONFIG(qword) :
	return ((qword * 8) + 0x0000708 + SCHED_SHELL_CTL_BASE);
def SSCHED_SOP_STORAGE_CACHE_CONFIG_GET_DEFAULT() :
	return "0x20311";

SSCHED_SOP_STORAGE_CACHE_CONFIG_l_GEN_ECC_INST_NUM                        = 25;
SSCHED_SOP_STORAGE_CACHE_CONFIG_h_GEN_ECC_INST_NUM                        = 31;
SSCHED_SOP_STORAGE_CACHE_CONFIG_l__RSVD3_                                 = 20;
SSCHED_SOP_STORAGE_CACHE_CONFIG_h__RSVD3_                                 = 24;
SSCHED_SOP_STORAGE_CACHE_CONFIG_l_READ_MARGIN                             = 16;
SSCHED_SOP_STORAGE_CACHE_CONFIG_h_READ_MARGIN                             = 19;
SSCHED_SOP_STORAGE_CACHE_CONFIG_l__RSVD2_                                 = 13;
SSCHED_SOP_STORAGE_CACHE_CONFIG_h__RSVD2_                                 = 15;
SSCHED_SOP_STORAGE_CACHE_CONFIG_b_READ_MARGIN_ENABLE                      = 12;
SSCHED_SOP_STORAGE_CACHE_CONFIG_l__RSVD1_                                 = 10;
SSCHED_SOP_STORAGE_CACHE_CONFIG_h__RSVD1_                                 = 11;
SSCHED_SOP_STORAGE_CACHE_CONFIG_b_U_ECC_COUNT_ENABLE                      = 9;
SSCHED_SOP_STORAGE_CACHE_CONFIG_b_C_ECC_COUNT_ENABLE                      = 8;
SSCHED_SOP_STORAGE_CACHE_CONFIG_l__RSVD0_                                 = 6;
SSCHED_SOP_STORAGE_CACHE_CONFIG_h__RSVD0_                                 = 7;
SSCHED_SOP_STORAGE_CACHE_CONFIG_b_MASK_INT                                = 5;
SSCHED_SOP_STORAGE_CACHE_CONFIG_b_LS_BYPASS                               = 4;
SSCHED_SOP_STORAGE_CACHE_CONFIG_b_LS_FORCE                                = 3;
SSCHED_SOP_STORAGE_CACHE_CONFIG_b_INVERT_2                                = 2;
SSCHED_SOP_STORAGE_CACHE_CONFIG_b_INVERT_1                                = 1;
SSCHED_SOP_STORAGE_CACHE_CONFIG_b_ECC_ENABLE                              = 0;

SSCHED_SOP_STORAGE_ECC_STATUS_WIDTH                                       = 1;
def SSCHED_SOP_STORAGE_ECC_STATUS(qword) :
	return ((qword * 8) + 0x0000710 + SCHED_SHELL_CTL_BASE);
def SSCHED_SOP_STORAGE_ECC_STATUS_GET_DEFAULT() :
	return "0x0";

SSCHED_SOP_STORAGE_ECC_STATUS_l__RSVD1_                                   = 30;
SSCHED_SOP_STORAGE_ECC_STATUS_h__RSVD1_                                   = 31;
SSCHED_SOP_STORAGE_ECC_STATUS_l_ERROR_ADDRESS                             = 12;
SSCHED_SOP_STORAGE_ECC_STATUS_h_ERROR_ADDRESS                             = 29;
SSCHED_SOP_STORAGE_ECC_STATUS_l__RSVD0_                                   = 4;
SSCHED_SOP_STORAGE_ECC_STATUS_h__RSVD0_                                   = 11;
SSCHED_SOP_STORAGE_ECC_STATUS_b_GLOBAL_INIT_DONE                          = 3;
SSCHED_SOP_STORAGE_ECC_STATUS_b_INIT_DONE                                 = 2;
SSCHED_SOP_STORAGE_ECC_STATUS_b_ECC_CORRECTABLE                           = 1;
SSCHED_SOP_STORAGE_ECC_STATUS_b_ECC_UNCORRECTABLE                         = 0;

SSCHED_SOP_STORAGE_ECC_CONFIG_WIDTH                                       = 1;
def SSCHED_SOP_STORAGE_ECC_CONFIG(qword) :
	return ((qword * 8) + 0x0000718 + SCHED_SHELL_CTL_BASE);
def SSCHED_SOP_STORAGE_ECC_CONFIG_GET_DEFAULT() :
	return "0x20311";

SSCHED_SOP_STORAGE_ECC_CONFIG_l_GEN_ECC_INST_NUM                          = 25;
SSCHED_SOP_STORAGE_ECC_CONFIG_h_GEN_ECC_INST_NUM                          = 31;
SSCHED_SOP_STORAGE_ECC_CONFIG_l__RSVD3_                                   = 20;
SSCHED_SOP_STORAGE_ECC_CONFIG_h__RSVD3_                                   = 24;
SSCHED_SOP_STORAGE_ECC_CONFIG_l_READ_MARGIN                               = 16;
SSCHED_SOP_STORAGE_ECC_CONFIG_h_READ_MARGIN                               = 19;
SSCHED_SOP_STORAGE_ECC_CONFIG_l__RSVD2_                                   = 13;
SSCHED_SOP_STORAGE_ECC_CONFIG_h__RSVD2_                                   = 15;
SSCHED_SOP_STORAGE_ECC_CONFIG_b_READ_MARGIN_ENABLE                        = 12;
SSCHED_SOP_STORAGE_ECC_CONFIG_l__RSVD1_                                   = 10;
SSCHED_SOP_STORAGE_ECC_CONFIG_h__RSVD1_                                   = 11;
SSCHED_SOP_STORAGE_ECC_CONFIG_b_U_ECC_COUNT_ENABLE                        = 9;
SSCHED_SOP_STORAGE_ECC_CONFIG_b_C_ECC_COUNT_ENABLE                        = 8;
SSCHED_SOP_STORAGE_ECC_CONFIG_l__RSVD0_                                   = 6;
SSCHED_SOP_STORAGE_ECC_CONFIG_h__RSVD0_                                   = 7;
SSCHED_SOP_STORAGE_ECC_CONFIG_b_MASK_INT                                  = 5;
SSCHED_SOP_STORAGE_ECC_CONFIG_b_LS_BYPASS                                 = 4;
SSCHED_SOP_STORAGE_ECC_CONFIG_b_LS_FORCE                                  = 3;
SSCHED_SOP_STORAGE_ECC_CONFIG_b_INVERT_2                                  = 2;
SSCHED_SOP_STORAGE_ECC_CONFIG_b_INVERT_1                                  = 1;
SSCHED_SOP_STORAGE_ECC_CONFIG_b_ECC_ENABLE                                = 0;

TXQ_HEAD_PERQ_STATUS_WIDTH                                                = 1;
TXQ_HEAD_PERQ_STATUS_ENTRIES                                              = 8;
def TXQ_HEAD_PERQ_STATUS(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000740 + SCHED_SHELL_CTL_BASE);
def TXQ_HEAD_PERQ_STATUS_GET_DEFAULT() :
	return "0x0";

TXQ_HEAD_PERQ_STATUS_l__RSVD1_                                            = 30;
TXQ_HEAD_PERQ_STATUS_h__RSVD1_                                            = 31;
TXQ_HEAD_PERQ_STATUS_l_ERROR_ADDRESS                                      = 12;
TXQ_HEAD_PERQ_STATUS_h_ERROR_ADDRESS                                      = 29;
TXQ_HEAD_PERQ_STATUS_l__RSVD0_                                            = 4;
TXQ_HEAD_PERQ_STATUS_h__RSVD0_                                            = 11;
TXQ_HEAD_PERQ_STATUS_b_GLOBAL_INIT_DONE                                   = 3;
TXQ_HEAD_PERQ_STATUS_b_INIT_DONE                                          = 2;
TXQ_HEAD_PERQ_STATUS_b_ECC_CORRECTABLE                                    = 1;
TXQ_HEAD_PERQ_STATUS_b_ECC_UNCORRECTABLE                                  = 0;

TXQ_HEAD_PERQ_CONFIG_WIDTH                                                = 1;
TXQ_HEAD_PERQ_CONFIG_ENTRIES                                              = 8;
def TXQ_HEAD_PERQ_CONFIG(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000780 + SCHED_SHELL_CTL_BASE);
def TXQ_HEAD_PERQ_CONFIG_GET_DEFAULT() :
	return "0x20311";

TXQ_HEAD_PERQ_CONFIG_l_GEN_ECC_INST_NUM                                   = 25;
TXQ_HEAD_PERQ_CONFIG_h_GEN_ECC_INST_NUM                                   = 31;
TXQ_HEAD_PERQ_CONFIG_l__RSVD3_                                            = 20;
TXQ_HEAD_PERQ_CONFIG_h__RSVD3_                                            = 24;
TXQ_HEAD_PERQ_CONFIG_l_READ_MARGIN                                        = 16;
TXQ_HEAD_PERQ_CONFIG_h_READ_MARGIN                                        = 19;
TXQ_HEAD_PERQ_CONFIG_l__RSVD2_                                            = 13;
TXQ_HEAD_PERQ_CONFIG_h__RSVD2_                                            = 15;
TXQ_HEAD_PERQ_CONFIG_b_READ_MARGIN_ENABLE                                 = 12;
TXQ_HEAD_PERQ_CONFIG_l__RSVD1_                                            = 10;
TXQ_HEAD_PERQ_CONFIG_h__RSVD1_                                            = 11;
TXQ_HEAD_PERQ_CONFIG_b_U_ECC_COUNT_ENABLE                                 = 9;
TXQ_HEAD_PERQ_CONFIG_b_C_ECC_COUNT_ENABLE                                 = 8;
TXQ_HEAD_PERQ_CONFIG_l__RSVD0_                                            = 6;
TXQ_HEAD_PERQ_CONFIG_h__RSVD0_                                            = 7;
TXQ_HEAD_PERQ_CONFIG_b_MASK_INT                                           = 5;
TXQ_HEAD_PERQ_CONFIG_b_LS_BYPASS                                          = 4;
TXQ_HEAD_PERQ_CONFIG_b_LS_FORCE                                           = 3;
TXQ_HEAD_PERQ_CONFIG_b_INVERT_2                                           = 2;
TXQ_HEAD_PERQ_CONFIG_b_INVERT_1                                           = 1;
TXQ_HEAD_PERQ_CONFIG_b_ECC_ENABLE                                         = 0;

TXQ_PLINK_STATE_STATUS_WIDTH                                              = 1;
TXQ_PLINK_STATE_STATUS_ENTRIES                                            = 12;
def TXQ_PLINK_STATE_STATUS(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000800 + SCHED_SHELL_CTL_BASE);
def TXQ_PLINK_STATE_STATUS_GET_DEFAULT() :
	return "0x0";

TXQ_PLINK_STATE_STATUS_l__RSVD1_                                          = 30;
TXQ_PLINK_STATE_STATUS_h__RSVD1_                                          = 31;
TXQ_PLINK_STATE_STATUS_l_ERROR_ADDRESS                                    = 12;
TXQ_PLINK_STATE_STATUS_h_ERROR_ADDRESS                                    = 29;
TXQ_PLINK_STATE_STATUS_l__RSVD0_                                          = 4;
TXQ_PLINK_STATE_STATUS_h__RSVD0_                                          = 11;
TXQ_PLINK_STATE_STATUS_b_GLOBAL_INIT_DONE                                 = 3;
TXQ_PLINK_STATE_STATUS_b_INIT_DONE                                        = 2;
TXQ_PLINK_STATE_STATUS_b_ECC_CORRECTABLE                                  = 1;
TXQ_PLINK_STATE_STATUS_b_ECC_UNCORRECTABLE                                = 0;

TXQ_PLINK_STATE_CONFIG_WIDTH                                              = 1;
TXQ_PLINK_STATE_CONFIG_ENTRIES                                            = 12;
def TXQ_PLINK_STATE_CONFIG(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000880 + SCHED_SHELL_CTL_BASE);
def TXQ_PLINK_STATE_CONFIG_GET_DEFAULT() :
	return "0x20311";

TXQ_PLINK_STATE_CONFIG_l_GEN_ECC_INST_NUM                                 = 25;
TXQ_PLINK_STATE_CONFIG_h_GEN_ECC_INST_NUM                                 = 31;
TXQ_PLINK_STATE_CONFIG_l__RSVD3_                                          = 20;
TXQ_PLINK_STATE_CONFIG_h__RSVD3_                                          = 24;
TXQ_PLINK_STATE_CONFIG_l_READ_MARGIN                                      = 16;
TXQ_PLINK_STATE_CONFIG_h_READ_MARGIN                                      = 19;
TXQ_PLINK_STATE_CONFIG_l__RSVD2_                                          = 13;
TXQ_PLINK_STATE_CONFIG_h__RSVD2_                                          = 15;
TXQ_PLINK_STATE_CONFIG_b_READ_MARGIN_ENABLE                               = 12;
TXQ_PLINK_STATE_CONFIG_l__RSVD1_                                          = 10;
TXQ_PLINK_STATE_CONFIG_h__RSVD1_                                          = 11;
TXQ_PLINK_STATE_CONFIG_b_U_ECC_COUNT_ENABLE                               = 9;
TXQ_PLINK_STATE_CONFIG_b_C_ECC_COUNT_ENABLE                               = 8;
TXQ_PLINK_STATE_CONFIG_l__RSVD0_                                          = 6;
TXQ_PLINK_STATE_CONFIG_h__RSVD0_                                          = 7;
TXQ_PLINK_STATE_CONFIG_b_MASK_INT                                         = 5;
TXQ_PLINK_STATE_CONFIG_b_LS_BYPASS                                        = 4;
TXQ_PLINK_STATE_CONFIG_b_LS_FORCE                                         = 3;
TXQ_PLINK_STATE_CONFIG_b_INVERT_2                                         = 2;
TXQ_PLINK_STATE_CONFIG_b_INVERT_1                                         = 1;
TXQ_PLINK_STATE_CONFIG_b_ECC_ENABLE                                       = 0;

TXQ_PLINK_STATE_CACHE_STATUS_WIDTH                                        = 1;
def TXQ_PLINK_STATE_CACHE_STATUS(qword) :
	return ((qword * 8) + 0x0000900 + SCHED_SHELL_CTL_BASE);
def TXQ_PLINK_STATE_CACHE_STATUS_GET_DEFAULT() :
	return "0x0";

TXQ_PLINK_STATE_CACHE_STATUS_l__RSVD1_                                    = 30;
TXQ_PLINK_STATE_CACHE_STATUS_h__RSVD1_                                    = 31;
TXQ_PLINK_STATE_CACHE_STATUS_l_ERROR_ADDRESS                              = 12;
TXQ_PLINK_STATE_CACHE_STATUS_h_ERROR_ADDRESS                              = 29;
TXQ_PLINK_STATE_CACHE_STATUS_l__RSVD0_                                    = 4;
TXQ_PLINK_STATE_CACHE_STATUS_h__RSVD0_                                    = 11;
TXQ_PLINK_STATE_CACHE_STATUS_b_GLOBAL_INIT_DONE                           = 3;
TXQ_PLINK_STATE_CACHE_STATUS_b_INIT_DONE                                  = 2;
TXQ_PLINK_STATE_CACHE_STATUS_b_ECC_CORRECTABLE                            = 1;
TXQ_PLINK_STATE_CACHE_STATUS_b_ECC_UNCORRECTABLE                          = 0;

TXQ_PLINK_STATE_CACHE_CONFIG_WIDTH                                        = 1;
def TXQ_PLINK_STATE_CACHE_CONFIG(qword) :
	return ((qword * 8) + 0x0000908 + SCHED_SHELL_CTL_BASE);
def TXQ_PLINK_STATE_CACHE_CONFIG_GET_DEFAULT() :
	return "0x20311";

TXQ_PLINK_STATE_CACHE_CONFIG_l_GEN_ECC_INST_NUM                           = 25;
TXQ_PLINK_STATE_CACHE_CONFIG_h_GEN_ECC_INST_NUM                           = 31;
TXQ_PLINK_STATE_CACHE_CONFIG_l__RSVD3_                                    = 20;
TXQ_PLINK_STATE_CACHE_CONFIG_h__RSVD3_                                    = 24;
TXQ_PLINK_STATE_CACHE_CONFIG_l_READ_MARGIN                                = 16;
TXQ_PLINK_STATE_CACHE_CONFIG_h_READ_MARGIN                                = 19;
TXQ_PLINK_STATE_CACHE_CONFIG_l__RSVD2_                                    = 13;
TXQ_PLINK_STATE_CACHE_CONFIG_h__RSVD2_                                    = 15;
TXQ_PLINK_STATE_CACHE_CONFIG_b_READ_MARGIN_ENABLE                         = 12;
TXQ_PLINK_STATE_CACHE_CONFIG_l__RSVD1_                                    = 10;
TXQ_PLINK_STATE_CACHE_CONFIG_h__RSVD1_                                    = 11;
TXQ_PLINK_STATE_CACHE_CONFIG_b_U_ECC_COUNT_ENABLE                         = 9;
TXQ_PLINK_STATE_CACHE_CONFIG_b_C_ECC_COUNT_ENABLE                         = 8;
TXQ_PLINK_STATE_CACHE_CONFIG_l__RSVD0_                                    = 6;
TXQ_PLINK_STATE_CACHE_CONFIG_h__RSVD0_                                    = 7;
TXQ_PLINK_STATE_CACHE_CONFIG_b_MASK_INT                                   = 5;
TXQ_PLINK_STATE_CACHE_CONFIG_b_LS_BYPASS                                  = 4;
TXQ_PLINK_STATE_CACHE_CONFIG_b_LS_FORCE                                   = 3;
TXQ_PLINK_STATE_CACHE_CONFIG_b_INVERT_2                                   = 2;
TXQ_PLINK_STATE_CACHE_CONFIG_b_INVERT_1                                   = 1;
TXQ_PLINK_STATE_CACHE_CONFIG_b_ECC_ENABLE                                 = 0;

TXQ_PLINK_STATE_ECC_STATUS_WIDTH                                          = 1;
def TXQ_PLINK_STATE_ECC_STATUS(qword) :
	return ((qword * 8) + 0x0000910 + SCHED_SHELL_CTL_BASE);
def TXQ_PLINK_STATE_ECC_STATUS_GET_DEFAULT() :
	return "0x0";

TXQ_PLINK_STATE_ECC_STATUS_l__RSVD1_                                      = 30;
TXQ_PLINK_STATE_ECC_STATUS_h__RSVD1_                                      = 31;
TXQ_PLINK_STATE_ECC_STATUS_l_ERROR_ADDRESS                                = 12;
TXQ_PLINK_STATE_ECC_STATUS_h_ERROR_ADDRESS                                = 29;
TXQ_PLINK_STATE_ECC_STATUS_l__RSVD0_                                      = 4;
TXQ_PLINK_STATE_ECC_STATUS_h__RSVD0_                                      = 11;
TXQ_PLINK_STATE_ECC_STATUS_b_GLOBAL_INIT_DONE                             = 3;
TXQ_PLINK_STATE_ECC_STATUS_b_INIT_DONE                                    = 2;
TXQ_PLINK_STATE_ECC_STATUS_b_ECC_CORRECTABLE                              = 1;
TXQ_PLINK_STATE_ECC_STATUS_b_ECC_UNCORRECTABLE                            = 0;

TXQ_PLINK_STATE_ECC_CONFIG_WIDTH                                          = 1;
def TXQ_PLINK_STATE_ECC_CONFIG(qword) :
	return ((qword * 8) + 0x0000918 + SCHED_SHELL_CTL_BASE);
def TXQ_PLINK_STATE_ECC_CONFIG_GET_DEFAULT() :
	return "0x20311";

TXQ_PLINK_STATE_ECC_CONFIG_l_GEN_ECC_INST_NUM                             = 25;
TXQ_PLINK_STATE_ECC_CONFIG_h_GEN_ECC_INST_NUM                             = 31;
TXQ_PLINK_STATE_ECC_CONFIG_l__RSVD3_                                      = 20;
TXQ_PLINK_STATE_ECC_CONFIG_h__RSVD3_                                      = 24;
TXQ_PLINK_STATE_ECC_CONFIG_l_READ_MARGIN                                  = 16;
TXQ_PLINK_STATE_ECC_CONFIG_h_READ_MARGIN                                  = 19;
TXQ_PLINK_STATE_ECC_CONFIG_l__RSVD2_                                      = 13;
TXQ_PLINK_STATE_ECC_CONFIG_h__RSVD2_                                      = 15;
TXQ_PLINK_STATE_ECC_CONFIG_b_READ_MARGIN_ENABLE                           = 12;
TXQ_PLINK_STATE_ECC_CONFIG_l__RSVD1_                                      = 10;
TXQ_PLINK_STATE_ECC_CONFIG_h__RSVD1_                                      = 11;
TXQ_PLINK_STATE_ECC_CONFIG_b_U_ECC_COUNT_ENABLE                           = 9;
TXQ_PLINK_STATE_ECC_CONFIG_b_C_ECC_COUNT_ENABLE                           = 8;
TXQ_PLINK_STATE_ECC_CONFIG_l__RSVD0_                                      = 6;
TXQ_PLINK_STATE_ECC_CONFIG_h__RSVD0_                                      = 7;
TXQ_PLINK_STATE_ECC_CONFIG_b_MASK_INT                                     = 5;
TXQ_PLINK_STATE_ECC_CONFIG_b_LS_BYPASS                                    = 4;
TXQ_PLINK_STATE_ECC_CONFIG_b_LS_FORCE                                     = 3;
TXQ_PLINK_STATE_ECC_CONFIG_b_INVERT_2                                     = 2;
TXQ_PLINK_STATE_ECC_CONFIG_b_INVERT_1                                     = 1;
TXQ_PLINK_STATE_ECC_CONFIG_b_ECC_ENABLE                                   = 0;

TXQ_PTOT_STATE_STATUS_WIDTH                                               = 1;
def TXQ_PTOT_STATE_STATUS(qword) :
	return ((qword * 8) + 0x0000920 + SCHED_SHELL_CTL_BASE);
def TXQ_PTOT_STATE_STATUS_GET_DEFAULT() :
	return "0x0";

TXQ_PTOT_STATE_STATUS_l__RSVD1_                                           = 30;
TXQ_PTOT_STATE_STATUS_h__RSVD1_                                           = 31;
TXQ_PTOT_STATE_STATUS_l_ERROR_ADDRESS                                     = 12;
TXQ_PTOT_STATE_STATUS_h_ERROR_ADDRESS                                     = 29;
TXQ_PTOT_STATE_STATUS_l__RSVD0_                                           = 4;
TXQ_PTOT_STATE_STATUS_h__RSVD0_                                           = 11;
TXQ_PTOT_STATE_STATUS_b_GLOBAL_INIT_DONE                                  = 3;
TXQ_PTOT_STATE_STATUS_b_INIT_DONE                                         = 2;
TXQ_PTOT_STATE_STATUS_b_ECC_CORRECTABLE                                   = 1;
TXQ_PTOT_STATE_STATUS_b_ECC_UNCORRECTABLE                                 = 0;

TXQ_PTOT_STATE_CONFIG_WIDTH                                               = 1;
def TXQ_PTOT_STATE_CONFIG(qword) :
	return ((qword * 8) + 0x0000928 + SCHED_SHELL_CTL_BASE);
def TXQ_PTOT_STATE_CONFIG_GET_DEFAULT() :
	return "0x20311";

TXQ_PTOT_STATE_CONFIG_l_GEN_ECC_INST_NUM                                  = 25;
TXQ_PTOT_STATE_CONFIG_h_GEN_ECC_INST_NUM                                  = 31;
TXQ_PTOT_STATE_CONFIG_l__RSVD3_                                           = 20;
TXQ_PTOT_STATE_CONFIG_h__RSVD3_                                           = 24;
TXQ_PTOT_STATE_CONFIG_l_READ_MARGIN                                       = 16;
TXQ_PTOT_STATE_CONFIG_h_READ_MARGIN                                       = 19;
TXQ_PTOT_STATE_CONFIG_l__RSVD2_                                           = 13;
TXQ_PTOT_STATE_CONFIG_h__RSVD2_                                           = 15;
TXQ_PTOT_STATE_CONFIG_b_READ_MARGIN_ENABLE                                = 12;
TXQ_PTOT_STATE_CONFIG_l__RSVD1_                                           = 10;
TXQ_PTOT_STATE_CONFIG_h__RSVD1_                                           = 11;
TXQ_PTOT_STATE_CONFIG_b_U_ECC_COUNT_ENABLE                                = 9;
TXQ_PTOT_STATE_CONFIG_b_C_ECC_COUNT_ENABLE                                = 8;
TXQ_PTOT_STATE_CONFIG_l__RSVD0_                                           = 6;
TXQ_PTOT_STATE_CONFIG_h__RSVD0_                                           = 7;
TXQ_PTOT_STATE_CONFIG_b_MASK_INT                                          = 5;
TXQ_PTOT_STATE_CONFIG_b_LS_BYPASS                                         = 4;
TXQ_PTOT_STATE_CONFIG_b_LS_FORCE                                          = 3;
TXQ_PTOT_STATE_CONFIG_b_INVERT_2                                          = 2;
TXQ_PTOT_STATE_CONFIG_b_INVERT_1                                          = 1;
TXQ_PTOT_STATE_CONFIG_b_ECC_ENABLE                                        = 0;

TXQ_REP_PERQ_STATUS_WIDTH                                                 = 1;
def TXQ_REP_PERQ_STATUS(qword) :
	return ((qword * 8) + 0x0000930 + SCHED_SHELL_CTL_BASE);
def TXQ_REP_PERQ_STATUS_GET_DEFAULT() :
	return "0x0";

TXQ_REP_PERQ_STATUS_l__RSVD1_                                             = 30;
TXQ_REP_PERQ_STATUS_h__RSVD1_                                             = 31;
TXQ_REP_PERQ_STATUS_l_ERROR_ADDRESS                                       = 12;
TXQ_REP_PERQ_STATUS_h_ERROR_ADDRESS                                       = 29;
TXQ_REP_PERQ_STATUS_l__RSVD0_                                             = 4;
TXQ_REP_PERQ_STATUS_h__RSVD0_                                             = 11;
TXQ_REP_PERQ_STATUS_b_GLOBAL_INIT_DONE                                    = 3;
TXQ_REP_PERQ_STATUS_b_INIT_DONE                                           = 2;
TXQ_REP_PERQ_STATUS_b_ECC_CORRECTABLE                                     = 1;
TXQ_REP_PERQ_STATUS_b_ECC_UNCORRECTABLE                                   = 0;

TXQ_REP_PERQ_CONFIG_WIDTH                                                 = 1;
def TXQ_REP_PERQ_CONFIG(qword) :
	return ((qword * 8) + 0x0000938 + SCHED_SHELL_CTL_BASE);
def TXQ_REP_PERQ_CONFIG_GET_DEFAULT() :
	return "0x20311";

TXQ_REP_PERQ_CONFIG_l_GEN_ECC_INST_NUM                                    = 25;
TXQ_REP_PERQ_CONFIG_h_GEN_ECC_INST_NUM                                    = 31;
TXQ_REP_PERQ_CONFIG_l__RSVD3_                                             = 20;
TXQ_REP_PERQ_CONFIG_h__RSVD3_                                             = 24;
TXQ_REP_PERQ_CONFIG_l_READ_MARGIN                                         = 16;
TXQ_REP_PERQ_CONFIG_h_READ_MARGIN                                         = 19;
TXQ_REP_PERQ_CONFIG_l__RSVD2_                                             = 13;
TXQ_REP_PERQ_CONFIG_h__RSVD2_                                             = 15;
TXQ_REP_PERQ_CONFIG_b_READ_MARGIN_ENABLE                                  = 12;
TXQ_REP_PERQ_CONFIG_l__RSVD1_                                             = 10;
TXQ_REP_PERQ_CONFIG_h__RSVD1_                                             = 11;
TXQ_REP_PERQ_CONFIG_b_U_ECC_COUNT_ENABLE                                  = 9;
TXQ_REP_PERQ_CONFIG_b_C_ECC_COUNT_ENABLE                                  = 8;
TXQ_REP_PERQ_CONFIG_l__RSVD0_                                             = 6;
TXQ_REP_PERQ_CONFIG_h__RSVD0_                                             = 7;
TXQ_REP_PERQ_CONFIG_b_MASK_INT                                            = 5;
TXQ_REP_PERQ_CONFIG_b_LS_BYPASS                                           = 4;
TXQ_REP_PERQ_CONFIG_b_LS_FORCE                                            = 3;
TXQ_REP_PERQ_CONFIG_b_INVERT_2                                            = 2;
TXQ_REP_PERQ_CONFIG_b_INVERT_1                                            = 1;
TXQ_REP_PERQ_CONFIG_b_ECC_ENABLE                                          = 0;

TXQ_TAIL_PERQ_STATUS_WIDTH                                                = 1;
TXQ_TAIL_PERQ_STATUS_ENTRIES                                              = 2;
def TXQ_TAIL_PERQ_STATUS(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000940 + SCHED_SHELL_CTL_BASE);
def TXQ_TAIL_PERQ_STATUS_GET_DEFAULT() :
	return "0x0";

TXQ_TAIL_PERQ_STATUS_l__RSVD1_                                            = 30;
TXQ_TAIL_PERQ_STATUS_h__RSVD1_                                            = 31;
TXQ_TAIL_PERQ_STATUS_l_ERROR_ADDRESS                                      = 12;
TXQ_TAIL_PERQ_STATUS_h_ERROR_ADDRESS                                      = 29;
TXQ_TAIL_PERQ_STATUS_l__RSVD0_                                            = 4;
TXQ_TAIL_PERQ_STATUS_h__RSVD0_                                            = 11;
TXQ_TAIL_PERQ_STATUS_b_GLOBAL_INIT_DONE                                   = 3;
TXQ_TAIL_PERQ_STATUS_b_INIT_DONE                                          = 2;
TXQ_TAIL_PERQ_STATUS_b_ECC_CORRECTABLE                                    = 1;
TXQ_TAIL_PERQ_STATUS_b_ECC_UNCORRECTABLE                                  = 0;

TXQ_TAIL_PERQ_CONFIG_WIDTH                                                = 1;
TXQ_TAIL_PERQ_CONFIG_ENTRIES                                              = 2;
def TXQ_TAIL_PERQ_CONFIG(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0000950 + SCHED_SHELL_CTL_BASE);
def TXQ_TAIL_PERQ_CONFIG_GET_DEFAULT() :
	return "0x20311";

TXQ_TAIL_PERQ_CONFIG_l_GEN_ECC_INST_NUM                                   = 25;
TXQ_TAIL_PERQ_CONFIG_h_GEN_ECC_INST_NUM                                   = 31;
TXQ_TAIL_PERQ_CONFIG_l__RSVD3_                                            = 20;
TXQ_TAIL_PERQ_CONFIG_h__RSVD3_                                            = 24;
TXQ_TAIL_PERQ_CONFIG_l_READ_MARGIN                                        = 16;
TXQ_TAIL_PERQ_CONFIG_h_READ_MARGIN                                        = 19;
TXQ_TAIL_PERQ_CONFIG_l__RSVD2_                                            = 13;
TXQ_TAIL_PERQ_CONFIG_h__RSVD2_                                            = 15;
TXQ_TAIL_PERQ_CONFIG_b_READ_MARGIN_ENABLE                                 = 12;
TXQ_TAIL_PERQ_CONFIG_l__RSVD1_                                            = 10;
TXQ_TAIL_PERQ_CONFIG_h__RSVD1_                                            = 11;
TXQ_TAIL_PERQ_CONFIG_b_U_ECC_COUNT_ENABLE                                 = 9;
TXQ_TAIL_PERQ_CONFIG_b_C_ECC_COUNT_ENABLE                                 = 8;
TXQ_TAIL_PERQ_CONFIG_l__RSVD0_                                            = 6;
TXQ_TAIL_PERQ_CONFIG_h__RSVD0_                                            = 7;
TXQ_TAIL_PERQ_CONFIG_b_MASK_INT                                           = 5;
TXQ_TAIL_PERQ_CONFIG_b_LS_BYPASS                                          = 4;
TXQ_TAIL_PERQ_CONFIG_b_LS_FORCE                                           = 3;
TXQ_TAIL_PERQ_CONFIG_b_INVERT_2                                           = 2;
TXQ_TAIL_PERQ_CONFIG_b_INVERT_1                                           = 1;
TXQ_TAIL_PERQ_CONFIG_b_ECC_ENABLE                                         = 0;

################ CM_USAGE_BASE ################
CM_USAGE_BASE                                                   = 0x5100000;
CM_USAGE_SIZE                                                   = 0x0010000;

CM_TX_TC_PRIVATE_WM_WIDTH                                                 = 1;
CM_TX_TC_PRIVATE_WM_ENTRIES_0                                             = 8;
CM_TX_TC_PRIVATE_WM_ENTRIES_1                                             = 24;
def CM_TX_TC_PRIVATE_WM(index1, index0, qword) :
	return ((0x0000040 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0000000 + CM_USAGE_BASE);
def CM_TX_TC_PRIVATE_WM_GET_DEFAULT() :
	return "0x7FFF";

CM_TX_TC_PRIVATE_WM_l_WATERMARK                                           = 0;
CM_TX_TC_PRIVATE_WM_h_WATERMARK                                           = 14;

CM_TX_TC_HOG_WM_WIDTH                                                     = 1;
CM_TX_TC_HOG_WM_ENTRIES_0                                                 = 8;
CM_TX_TC_HOG_WM_ENTRIES_1                                                 = 24;
def CM_TX_TC_HOG_WM(index1, index0, qword) :
	return ((0x0000040 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0000800 + CM_USAGE_BASE);
def CM_TX_TC_HOG_WM_GET_DEFAULT() :
	return "0x7FFF";

CM_TX_TC_HOG_WM_l_WATERMARK                                               = 0;
CM_TX_TC_HOG_WM_h_WATERMARK                                               = 14;

CM_RX_SMP_PRIVATE_WM_WIDTH                                                = 1;
CM_RX_SMP_PRIVATE_WM_ENTRIES_0                                            = 2;
CM_RX_SMP_PRIVATE_WM_ENTRIES_1                                            = 24;
def CM_RX_SMP_PRIVATE_WM(index1, index0, qword) :
	return ((0x0000010 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0001000 + CM_USAGE_BASE);
def CM_RX_SMP_PRIVATE_WM_GET_DEFAULT() :
	return "0x7FFF";

CM_RX_SMP_PRIVATE_WM_l_WATERMARK                                          = 0;
CM_RX_SMP_PRIVATE_WM_h_WATERMARK                                          = 14;

CM_RX_SMP_HOG_WM_WIDTH                                                    = 1;
CM_RX_SMP_HOG_WM_ENTRIES_0                                                = 2;
CM_RX_SMP_HOG_WM_ENTRIES_1                                                = 24;
def CM_RX_SMP_HOG_WM(index1, index0, qword) :
	return ((0x0000010 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0001200 + CM_USAGE_BASE);
def CM_RX_SMP_HOG_WM_GET_DEFAULT() :
	return "0x7FFF";

CM_RX_SMP_HOG_WM_l_WATERMARK                                              = 0;
CM_RX_SMP_HOG_WM_h_WATERMARK                                              = 14;

CM_RX_SMP_PAUSE_WM_WIDTH                                                  = 1;
CM_RX_SMP_PAUSE_WM_ENTRIES_0                                              = 2;
CM_RX_SMP_PAUSE_WM_ENTRIES_1                                              = 24;
def CM_RX_SMP_PAUSE_WM(index1, index0, qword) :
	return ((0x0000010 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0001400 + CM_USAGE_BASE);
def CM_RX_SMP_PAUSE_WM_GET_DEFAULT() :
	return "0x3FFFFFFF";

CM_RX_SMP_PAUSE_WM_l_PAUSE_OFF                                            = 15;
CM_RX_SMP_PAUSE_WM_h_PAUSE_OFF                                            = 29;
CM_RX_SMP_PAUSE_WM_l_PAUSE_ON                                             = 0;
CM_RX_SMP_PAUSE_WM_h_PAUSE_ON                                             = 14;

CM_SHARED_WM_WIDTH                                                        = 1;
CM_SHARED_WM_ENTRIES                                                      = 8;
def CM_SHARED_WM(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0001600 + CM_USAGE_BASE);
def CM_SHARED_WM_GET_DEFAULT() :
	return "0x21C";

CM_SHARED_WM_l_WATERMARK                                                  = 0;
CM_SHARED_WM_h_WATERMARK                                                  = 14;

CM_SOFTDROP_WM_WIDTH                                                      = 1;
CM_SOFTDROP_WM_ENTRIES                                                    = 8;
def CM_SOFTDROP_WM(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0001700 + CM_USAGE_BASE);
def CM_SOFTDROP_WM_GET_DEFAULT() :
	return "0x3FFFFFFF";

CM_SOFTDROP_WM_l_HOG_SEGMENT_LIMIT                                        = 15;
CM_SOFTDROP_WM_h_HOG_SEGMENT_LIMIT                                        = 29;
CM_SOFTDROP_WM_l_SOFT_DROP_SEGMENT_LIMIT                                  = 0;
CM_SOFTDROP_WM_h_SOFT_DROP_SEGMENT_LIMIT                                  = 14;

CM_SHARED_SMP_PAUSE_WM_WIDTH                                              = 1;
CM_SHARED_SMP_PAUSE_WM_ENTRIES                                            = 2;
def CM_SHARED_SMP_PAUSE_WM(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0001800 + CM_USAGE_BASE);
def CM_SHARED_SMP_PAUSE_WM_GET_DEFAULT() :
	return "0x3FFFFFFF";

CM_SHARED_SMP_PAUSE_WM_l_PAUSE_OFF                                        = 15;
CM_SHARED_SMP_PAUSE_WM_h_PAUSE_OFF                                        = 29;
CM_SHARED_SMP_PAUSE_WM_l_PAUSE_ON                                         = 0;
CM_SHARED_SMP_PAUSE_WM_h_PAUSE_ON                                         = 14;

CM_GLOBAL_WM_WIDTH                                                        = 1;
def CM_GLOBAL_WM(qword) :
	return ((qword * 8) + 0x0001900 + CM_USAGE_BASE);
def CM_GLOBAL_WM_GET_DEFAULT() :
	return "0x5E20";

CM_GLOBAL_WM_l_WATERMARK                                                  = 0;
CM_GLOBAL_WM_h_WATERMARK                                                  = 14;

CM_PAUSE_PHYS_PORT_CFG_WIDTH                                              = 1;
CM_PAUSE_PHYS_PORT_CFG_ENTRIES                                            = 24;
def CM_PAUSE_PHYS_PORT_CFG(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0001A00 + CM_USAGE_BASE);
def CM_PAUSE_PHYS_PORT_CFG_GET_DEFAULT() :
	return "0x0";

CM_PAUSE_PHYS_PORT_CFG_l_PHYS_PORT                                        = 0;
CM_PAUSE_PHYS_PORT_CFG_h_PHYS_PORT                                        = 4;

CM_FORCE_PAUSE_CFG_WIDTH                                                  = 1;
def CM_FORCE_PAUSE_CFG(qword) :
	return ((qword * 8) + 0x0001B00 + CM_USAGE_BASE);
def CM_FORCE_PAUSE_CFG_GET_DEFAULT() :
	return "0x0";

CM_FORCE_PAUSE_CFG_l_FORCE_OFF                                            = 2;
CM_FORCE_PAUSE_CFG_h_FORCE_OFF                                            = 3;
CM_FORCE_PAUSE_CFG_l_FORCE_ON                                             = 0;
CM_FORCE_PAUSE_CFG_h_FORCE_ON                                             = 1;

CM_AQM_EWMA_CFG_WIDTH                                                     = 1;
CM_AQM_EWMA_CFG_ENTRIES_0                                                 = 2;
CM_AQM_EWMA_CFG_ENTRIES_1                                                 = 24;
def CM_AQM_EWMA_CFG(index1, index0, qword) :
	return ((0x0000010 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0001C00 + CM_USAGE_BASE);
def CM_AQM_EWMA_CFG_GET_DEFAULT() :
	return "0x10004B0384";

CM_AQM_EWMA_CFG_l_UPDATE_INTERVAL                                         = 37;
CM_AQM_EWMA_CFG_h_UPDATE_INTERVAL                                         = 44;
CM_AQM_EWMA_CFG_l_W                                                       = 33;
CM_AQM_EWMA_CFG_h_W                                                       = 36;
CM_AQM_EWMA_CFG_l_TC                                                      = 30;
CM_AQM_EWMA_CFG_h_TC                                                      = 32;
CM_AQM_EWMA_CFG_l_MIN_TH                                                  = 15;
CM_AQM_EWMA_CFG_h_MIN_TH                                                  = 29;
CM_AQM_EWMA_CFG_l_MAX_TH                                                  = 0;
CM_AQM_EWMA_CFG_h_MAX_TH                                                  = 14;

CM_AQM_DCTCP_CFG_WIDTH                                                    = 1;
CM_AQM_DCTCP_CFG_ENTRIES_0                                                = 2;
CM_AQM_DCTCP_CFG_ENTRIES_1                                                = 24;
def CM_AQM_DCTCP_CFG(index1, index0, qword) :
	return ((0x0000010 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0001E00 + CM_USAGE_BASE);
def CM_AQM_DCTCP_CFG_GET_DEFAULT() :
	return "0x7FFF";

CM_AQM_DCTCP_CFG_l_TC                                                     = 15;
CM_AQM_DCTCP_CFG_h_TC                                                     = 17;
CM_AQM_DCTCP_CFG_l_THRESHOLD                                              = 0;
CM_AQM_DCTCP_CFG_h_THRESHOLD                                              = 14;

CM_GLOBAL_CFG_WIDTH                                                       = 1;
def CM_GLOBAL_CFG(qword) :
	return ((qword * 8) + 0x0002000 + CM_USAGE_BASE);
def CM_GLOBAL_CFG_GET_DEFAULT() :
	return "0x0";

CM_GLOBAL_CFG_b_SWEEPER_EN                                                = 5;
CM_GLOBAL_CFG_l_NUM_SWEEPER_PORTS                                         = 0;
CM_GLOBAL_CFG_h_NUM_SWEEPER_PORTS                                         = 4;

CM_SHARED_SMP_PAUSE_CFG_WIDTH                                             = 1;
CM_SHARED_SMP_PAUSE_CFG_ENTRIES                                           = 2;
def CM_SHARED_SMP_PAUSE_CFG(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0002100 + CM_USAGE_BASE);
def CM_SHARED_SMP_PAUSE_CFG_GET_DEFAULT() :
	return "0x0";

CM_SHARED_SMP_PAUSE_CFG_l_ENABLE_MASK                                     = 0;
CM_SHARED_SMP_PAUSE_CFG_h_ENABLE_MASK                                     = 23;

CM_SWEEPER_TC_TO_SMP_WIDTH                                                = 1;
def CM_SWEEPER_TC_TO_SMP(qword) :
	return ((qword * 8) + 0x0002120 + CM_USAGE_BASE);
def CM_SWEEPER_TC_TO_SMP_GET_DEFAULT() :
	return "0x0";

CM_SWEEPER_TC_TO_SMP_b_SMP_7                                              = 7;
CM_SWEEPER_TC_TO_SMP_b_SMP_6                                              = 6;
CM_SWEEPER_TC_TO_SMP_b_SMP_5                                              = 5;
CM_SWEEPER_TC_TO_SMP_b_SMP_4                                              = 4;
CM_SWEEPER_TC_TO_SMP_b_SMP_3                                              = 3;
CM_SWEEPER_TC_TO_SMP_b_SMP_2                                              = 2;
CM_SWEEPER_TC_TO_SMP_b_SMP_1                                              = 1;
CM_SWEEPER_TC_TO_SMP_b_SMP_0                                              = 0;

CM_GLOBAL_USAGE_WIDTH                                                     = 1;
def CM_GLOBAL_USAGE(qword) :
	return ((qword * 8) + 0x0002130 + CM_USAGE_BASE);
def CM_GLOBAL_USAGE_GET_DEFAULT() :
	return "0x0";

CM_GLOBAL_USAGE_l_COUNT                                                   = 0;
CM_GLOBAL_USAGE_h_COUNT                                                   = 15;

CM_GLOBAL_USAGE_MAX_WIDTH                                                 = 1;
def CM_GLOBAL_USAGE_MAX(qword) :
	return ((qword * 8) + 0x0002138 + CM_USAGE_BASE);
def CM_GLOBAL_USAGE_MAX_GET_DEFAULT() :
	return "0x0";

CM_GLOBAL_USAGE_MAX_l_COUNT                                               = 0;
CM_GLOBAL_USAGE_MAX_h_COUNT                                               = 15;

CM_MCAST_EPOCH_USAGE_WIDTH                                                = 1;
CM_MCAST_EPOCH_USAGE_ENTRIES                                              = 2;
def CM_MCAST_EPOCH_USAGE(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0002140 + CM_USAGE_BASE);
def CM_MCAST_EPOCH_USAGE_GET_DEFAULT() :
	return "0x0";

CM_MCAST_EPOCH_USAGE_l_COUNT                                              = 0;
CM_MCAST_EPOCH_USAGE_h_COUNT                                              = 15;

CM_SHARED_SMP_USAGE_WIDTH                                                 = 1;
CM_SHARED_SMP_USAGE_ENTRIES                                               = 2;
def CM_SHARED_SMP_USAGE(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0002150 + CM_USAGE_BASE);
def CM_SHARED_SMP_USAGE_GET_DEFAULT() :
	return "0x0";

CM_SHARED_SMP_USAGE_l_COUNT                                               = 0;
CM_SHARED_SMP_USAGE_h_COUNT                                               = 15;

CM_SMP_USAGE_WIDTH                                                        = 1;
CM_SMP_USAGE_ENTRIES                                                      = 2;
def CM_SMP_USAGE(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0002160 + CM_USAGE_BASE);
def CM_SMP_USAGE_GET_DEFAULT() :
	return "0x0";

CM_SMP_USAGE_l_COUNT                                                      = 0;
CM_SMP_USAGE_h_COUNT                                                      = 15;

CM_RX_SMP_USAGE_WIDTH                                                     = 1;
CM_RX_SMP_USAGE_ENTRIES_0                                                 = 2;
CM_RX_SMP_USAGE_ENTRIES_1                                                 = 24;
def CM_RX_SMP_USAGE(index1, index0, qword) :
	return ((0x0000010 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0002200 + CM_USAGE_BASE);
def CM_RX_SMP_USAGE_GET_DEFAULT() :
	return "0x0";

CM_RX_SMP_USAGE_l_COUNT                                                   = 0;
CM_RX_SMP_USAGE_h_COUNT                                                   = 15;

CM_RX_SMP_USAGE_MAX_WIDTH                                                 = 1;
CM_RX_SMP_USAGE_MAX_ENTRIES_0                                             = 2;
CM_RX_SMP_USAGE_MAX_ENTRIES_1                                             = 4;
def CM_RX_SMP_USAGE_MAX(index1, index0, qword) :
	return ((0x0000010 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0002400 + CM_USAGE_BASE);
def CM_RX_SMP_USAGE_MAX_GET_DEFAULT() :
	return "0x0";

CM_RX_SMP_USAGE_MAX_l_COUNT                                               = 0;
CM_RX_SMP_USAGE_MAX_h_COUNT                                               = 15;

CM_RX_SMP_USAGE_MAX_CTRL_WIDTH                                            = 1;
def CM_RX_SMP_USAGE_MAX_CTRL(qword) :
	return ((qword * 8) + 0x0002500 + CM_USAGE_BASE);
def CM_RX_SMP_USAGE_MAX_CTRL_GET_DEFAULT() :
	return "0x0";

CM_RX_SMP_USAGE_MAX_CTRL_l_PORT3                                          = 15;
CM_RX_SMP_USAGE_MAX_CTRL_h_PORT3                                          = 19;
CM_RX_SMP_USAGE_MAX_CTRL_l_PORT2                                          = 10;
CM_RX_SMP_USAGE_MAX_CTRL_h_PORT2                                          = 14;
CM_RX_SMP_USAGE_MAX_CTRL_l_PORT1                                          = 5;
CM_RX_SMP_USAGE_MAX_CTRL_h_PORT1                                          = 9;
CM_RX_SMP_USAGE_MAX_CTRL_l_PORT0                                          = 0;
CM_RX_SMP_USAGE_MAX_CTRL_h_PORT0                                          = 4;

CM_PAUSE_GEN_STATE_WIDTH                                                  = 1;
CM_PAUSE_GEN_STATE_ENTRIES                                                = 24;
def CM_PAUSE_GEN_STATE(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0002600 + CM_USAGE_BASE);
def CM_PAUSE_GEN_STATE_GET_DEFAULT() :
	return "0x0";

CM_PAUSE_GEN_STATE_b_SMP1                                                 = 1;
CM_PAUSE_GEN_STATE_b_SMP0                                                 = 0;

CM_TX_TC_USAGE_WIDTH                                                      = 1;
CM_TX_TC_USAGE_ENTRIES_0                                                  = 8;
CM_TX_TC_USAGE_ENTRIES_1                                                  = 24;
def CM_TX_TC_USAGE(index1, index0, qword) :
	return ((0x0000040 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0002800 + CM_USAGE_BASE);
def CM_TX_TC_USAGE_GET_DEFAULT() :
	return "0x0";

CM_TX_TC_USAGE_l_COUNT                                                    = 0;
CM_TX_TC_USAGE_h_COUNT                                                    = 15;

CM_TX_EWMA_WIDTH                                                          = 1;
CM_TX_EWMA_ENTRIES_0                                                      = 2;
CM_TX_EWMA_ENTRIES_1                                                      = 24;
def CM_TX_EWMA(index1, index0, qword) :
	return ((0x0000010 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0003000 + CM_USAGE_BASE);
def CM_TX_EWMA_GET_DEFAULT() :
	return "0x0";

CM_TX_EWMA_l_INTERVAL                                                     = 24;
CM_TX_EWMA_h_INTERVAL                                                     = 31;
CM_TX_EWMA_l_EWMA_WHOLE                                                   = 8;
CM_TX_EWMA_h_EWMA_WHOLE                                                   = 23;
CM_TX_EWMA_l_EWMA_FRAC                                                    = 0;
CM_TX_EWMA_h_EWMA_FRAC                                                    = 7;

CM_TX_TC_NAC_JC_WM_WIDTH                                                  = 1;
CM_TX_TC_NAC_JC_WM_ENTRIES_0                                              = 8;
CM_TX_TC_NAC_JC_WM_ENTRIES_1                                              = 24;
def CM_TX_TC_NAC_JC_WM(index1, index0, qword) :
	return ((0x0000040 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0003800 + CM_USAGE_BASE);
def CM_TX_TC_NAC_JC_WM_GET_DEFAULT() :
	return "0x7FFF";

CM_TX_TC_NAC_JC_WM_l_WATERMARK                                            = 0;
CM_TX_TC_NAC_JC_WM_h_WATERMARK                                            = 14;

CM_TX_TC_CPK_WM_WIDTH                                                     = 1;
CM_TX_TC_CPK_WM_ENTRIES_0                                                 = 8;
CM_TX_TC_CPK_WM_ENTRIES_1                                                 = 24;
def CM_TX_TC_CPK_WM(index1, index0, qword) :
	return ((0x0000040 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0004000 + CM_USAGE_BASE);
def CM_TX_TC_CPK_WM_GET_DEFAULT() :
	return "0x3FFFFFFF";

CM_TX_TC_CPK_WM_l_XOFF                                                    = 15;
CM_TX_TC_CPK_WM_h_XOFF                                                    = 29;
CM_TX_TC_CPK_WM_l_XON                                                     = 0;
CM_TX_TC_CPK_WM_h_XON                                                     = 14;

CM_RX_SMP_CPK_WM_WIDTH                                                    = 1;
CM_RX_SMP_CPK_WM_ENTRIES                                                  = 2;
def CM_RX_SMP_CPK_WM(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0004800 + CM_USAGE_BASE);
def CM_RX_SMP_CPK_WM_GET_DEFAULT() :
	return "0x3FFFFFFF";

CM_RX_SMP_CPK_WM_l_XOFF                                                   = 15;
CM_RX_SMP_CPK_WM_h_XOFF                                                   = 29;
CM_RX_SMP_CPK_WM_l_XON                                                    = 0;
CM_RX_SMP_CPK_WM_h_XON                                                    = 14;

CM_CPK_CGD_DEBOUNCER_WIDTH                                                = 1;
def CM_CPK_CGD_DEBOUNCER(qword) :
	return ((qword * 8) + 0x0004900 + CM_USAGE_BASE);
def CM_CPK_CGD_DEBOUNCER_GET_DEFAULT() :
	return "0x109C0";

CM_CPK_CGD_DEBOUNCER_b_EN                                                 = 16;
CM_CPK_CGD_DEBOUNCER_l_DEBOUNCER                                          = 0;
CM_CPK_CGD_DEBOUNCER_h_DEBOUNCER                                          = 15;

CM_CPK_TXFC_DEBOUNCER_WIDTH                                               = 1;
def CM_CPK_TXFC_DEBOUNCER(qword) :
	return ((qword * 8) + 0x0004910 + CM_USAGE_BASE);
def CM_CPK_TXFC_DEBOUNCER_GET_DEFAULT() :
	return "0x109C0";

CM_CPK_TXFC_DEBOUNCER_b_EN                                                = 16;
CM_CPK_TXFC_DEBOUNCER_l_DEBOUNCER                                         = 0;
CM_CPK_TXFC_DEBOUNCER_h_DEBOUNCER                                         = 15;

CM_CPK_PORT_NUM_WIDTH                                                     = 1;
def CM_CPK_PORT_NUM(qword) :
	return ((qword * 8) + 0x0004920 + CM_USAGE_BASE);
def CM_CPK_PORT_NUM_GET_DEFAULT() :
	return "0x0";

CM_CPK_PORT_NUM_l_PORT_NUM                                                = 0;
CM_CPK_PORT_NUM_h_PORT_NUM                                                = 4;

CM_CPK_CGD_INT_MASK_WIDTH                                                 = 1;
def CM_CPK_CGD_INT_MASK(qword) :
	return ((qword * 8) + 0x0004930 + CM_USAGE_BASE);
def CM_CPK_CGD_INT_MASK_GET_DEFAULT() :
	return "0xFFFFFFFFFFFFFFFF";

CM_CPK_CGD_INT_MASK_l_MASK                                                = 0;
CM_CPK_CGD_INT_MASK_h_MASK                                                = 63;

CM_CPK_CGD_INT_HYT_TIMER_WIDTH                                            = 1;
def CM_CPK_CGD_INT_HYT_TIMER(qword) :
	return ((qword * 8) + 0x0004940 + CM_USAGE_BASE);
def CM_CPK_CGD_INT_HYT_TIMER_GET_DEFAULT() :
	return "0x0";

CM_CPK_CGD_INT_HYT_TIMER_l_HYT_TIMER                                      = 0;
CM_CPK_CGD_INT_HYT_TIMER_h_HYT_TIMER                                      = 15;

CM_CPK_CGD_XOFF_INT_WIDTH                                                 = 1;
def CM_CPK_CGD_XOFF_INT(qword) :
	return ((qword * 8) + 0x0004950 + CM_USAGE_BASE);
def CM_CPK_CGD_XOFF_INT_GET_DEFAULT() :
	return "0x0";

CM_CPK_CGD_XOFF_INT_l_INT_STATUS                                          = 0;
CM_CPK_CGD_XOFF_INT_h_INT_STATUS                                          = 63;

CM_CPK_CGD_XOFF_STATUS_WIDTH                                              = 1;
def CM_CPK_CGD_XOFF_STATUS(qword) :
	return ((qword * 8) + 0x0004960 + CM_USAGE_BASE);
def CM_CPK_CGD_XOFF_STATUS_GET_DEFAULT() :
	return "0x0";

CM_CPK_CGD_XOFF_STATUS_l_XOFF_STATUS                                      = 0;
CM_CPK_CGD_XOFF_STATUS_h_XOFF_STATUS                                      = 63;

CM_CPK_CGD_INT_MAP_WIDTH                                                  = 1;
CM_CPK_CGD_INT_MAP_ENTRIES                                                = 64;
def CM_CPK_CGD_INT_MAP(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0004A00 + CM_USAGE_BASE);
def CM_CPK_CGD_INT_MAP_GET_DEFAULT() :
	return "0xFFFFFFFF";

CM_CPK_CGD_INT_MAP_l_BITMAP                                               = 0;
CM_CPK_CGD_INT_MAP_h_BITMAP                                               = 31;

CM_RX_SIA_CPK_TXFC_MAP_WIDTH                                              = 1;
CM_RX_SIA_CPK_TXFC_MAP_ENTRIES                                            = 64;
def CM_RX_SIA_CPK_TXFC_MAP(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0004C00 + CM_USAGE_BASE);
def CM_RX_SIA_CPK_TXFC_MAP_GET_DEFAULT() :
	return "0xFFFFFFFF";

CM_RX_SIA_CPK_TXFC_MAP_l_BITMAP                                           = 0;
CM_RX_SIA_CPK_TXFC_MAP_h_BITMAP                                           = 31;

CM_RX_SMP_CPK_CGD_MAP_WIDTH                                               = 1;
CM_RX_SMP_CPK_CGD_MAP_ENTRIES                                             = 2;
def CM_RX_SMP_CPK_CGD_MAP(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0004E00 + CM_USAGE_BASE);
def CM_RX_SMP_CPK_CGD_MAP_GET_DEFAULT() :
	return "0xFFFFFFFFFFFFFFFF";

CM_RX_SMP_CPK_CGD_MAP_l_BITMAP                                            = 0;
CM_RX_SMP_CPK_CGD_MAP_h_BITMAP                                            = 63;

CM_RX_SMP_CPK_TXFC_MAP_WIDTH                                              = 1;
CM_RX_SMP_CPK_TXFC_MAP_ENTRIES                                            = 2;
def CM_RX_SMP_CPK_TXFC_MAP(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0004F00 + CM_USAGE_BASE);
def CM_RX_SMP_CPK_TXFC_MAP_GET_DEFAULT() :
	return "0xFFFFFFFF";

CM_RX_SMP_CPK_TXFC_MAP_l_BITMAP                                           = 0;
CM_RX_SMP_CPK_TXFC_MAP_h_BITMAP                                           = 31;

CM_TX_TC_CPK_CGD_MAP_WIDTH                                                = 1;
CM_TX_TC_CPK_CGD_MAP_ENTRIES_0                                            = 8;
CM_TX_TC_CPK_CGD_MAP_ENTRIES_1                                            = 24;
def CM_TX_TC_CPK_CGD_MAP(index1, index0, qword) :
	return ((0x0000040 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0005000 + CM_USAGE_BASE);
def CM_TX_TC_CPK_CGD_MAP_GET_DEFAULT() :
	return "0xFFFFFFFFFFFFFFFF";

CM_TX_TC_CPK_CGD_MAP_l_BITMAP                                             = 0;
CM_TX_TC_CPK_CGD_MAP_h_BITMAP                                             = 63;

CM_TX_TC_CPK_TXFC_MAP_WIDTH                                               = 1;
CM_TX_TC_CPK_TXFC_MAP_ENTRIES_0                                           = 8;
CM_TX_TC_CPK_TXFC_MAP_ENTRIES_1                                           = 24;
def CM_TX_TC_CPK_TXFC_MAP(index1, index0, qword) :
	return ((0x0000040 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0005800 + CM_USAGE_BASE);
def CM_TX_TC_CPK_TXFC_MAP_GET_DEFAULT() :
	return "0xFFFFFFFF";

CM_TX_TC_CPK_TXFC_MAP_l_BITMAP                                            = 0;
CM_TX_TC_CPK_TXFC_MAP_h_BITMAP                                            = 31;

################ SCHED_BASE ################
SCHED_BASE                                                      = 0x5200000;
SCHED_SIZE                                                      = 0x0100000;

RXQ_STORAGE_DATA_WIDTH                                                    = 4;
RXQ_STORAGE_DATA_ENTRIES                                                  = 24576;
def RXQ_STORAGE_DATA(index, qword) :
	return ((0x0000020 * index) + (qword * 8) + 0x0000000 + SCHED_BASE);
def RXQ_STORAGE_DATA_GET_DEFAULT() :
	return "0x0";

RXQ_STORAGE_DATA_b_NAC_JITTER_TIMESTAMP_V                                 = 129;
RXQ_STORAGE_DATA_l_NAC_JITTER_TIMESTAMP                                   = 113;
RXQ_STORAGE_DATA_h_NAC_JITTER_TIMESTAMP                                   = 128;
RXQ_STORAGE_DATA_l_RX_PORT                                                = 108;
RXQ_STORAGE_DATA_h_RX_PORT                                                = 112;
RXQ_STORAGE_DATA_l_L2_COUNT                                               = 103;
RXQ_STORAGE_DATA_h_L2_COUNT                                               = 107;
RXQ_STORAGE_DATA_l_ADDR                                                   = 85;
RXQ_STORAGE_DATA_h_ADDR                                                   = 102;
RXQ_STORAGE_DATA_l_FWD_MASK                                               = 61;
RXQ_STORAGE_DATA_h_FWD_MASK                                               = 84;
RXQ_STORAGE_DATA_l_DMASK_IDX                                              = 49;
RXQ_STORAGE_DATA_h_DMASK_IDX                                              = 60;
RXQ_STORAGE_DATA_l_MIRROR_PORT1                                           = 44;
RXQ_STORAGE_DATA_h_MIRROR_PORT1                                           = 48;
RXQ_STORAGE_DATA_l_MIRROR_PORT0                                           = 39;
RXQ_STORAGE_DATA_h_MIRROR_PORT0                                           = 43;
RXQ_STORAGE_DATA_b_MIRROR_PORT_V1                                         = 38;
RXQ_STORAGE_DATA_b_MIRROR_PORT_V0                                         = 37;
RXQ_STORAGE_DATA_b_TX_DROP                                                = 36;
RXQ_STORAGE_DATA_l_PTOT                                                   = 33;
RXQ_STORAGE_DATA_h_PTOT                                                   = 35;
RXQ_STORAGE_DATA_l_TAIL_CSUM_LEN                                          = 0;
RXQ_STORAGE_DATA_h_TAIL_CSUM_LEN                                          = 32;

TXQ_PLINK_STATE_WIDTH                                                     = 2;
TXQ_PLINK_STATE_ENTRIES                                                   = 24576;
def TXQ_PLINK_STATE(index, qword) :
	return ((0x0000010 * index) + (qword * 8) + 0x0100000 + SCHED_BASE);
def TXQ_PLINK_STATE_GET_DEFAULT() :
	return "0x0";

TXQ_PLINK_STATE_l_NEXT_PTR                                                = 111;
TXQ_PLINK_STATE_h_NEXT_PTR                                                = 125;
TXQ_PLINK_STATE_b_NAC_JITTER_TIMESTAMP_V                                  = 110;
TXQ_PLINK_STATE_l_NAC_JITTER_TIMESTAMP                                    = 94;
TXQ_PLINK_STATE_h_NAC_JITTER_TIMESTAMP                                    = 109;
TXQ_PLINK_STATE_l_RX_PORT                                                 = 89;
TXQ_PLINK_STATE_h_RX_PORT                                                 = 93;
TXQ_PLINK_STATE_l_ADDR                                                    = 71;
TXQ_PLINK_STATE_h_ADDR                                                    = 88;
TXQ_PLINK_STATE_l_L3_MCAST_IDX                                            = 56;
TXQ_PLINK_STATE_h_L3_MCAST_IDX                                            = 70;
TXQ_PLINK_STATE_l_L3_REPCNT                                               = 44;
TXQ_PLINK_STATE_h_L3_REPCNT                                               = 55;
TXQ_PLINK_STATE_b_MIRROR1                                                 = 43;
TXQ_PLINK_STATE_b_MIRROR0                                                 = 42;
TXQ_PLINK_STATE_l_L2_COUNT                                                = 37;
TXQ_PLINK_STATE_h_L2_COUNT                                                = 41;
TXQ_PLINK_STATE_b_TX_DROP                                                 = 36;
TXQ_PLINK_STATE_l_TAIL_CSUM_LEN                                           = 3;
TXQ_PLINK_STATE_h_TAIL_CSUM_LEN                                           = 35;
TXQ_PLINK_STATE_l_PTOT                                                    = 0;
TXQ_PLINK_STATE_h_PTOT                                                    = 2;

TXQ_PTOT_STATE_WIDTH                                                      = 1;
TXQ_PTOT_STATE_ENTRIES                                                    = 24576;
def TXQ_PTOT_STATE(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0180000 + SCHED_BASE);
def TXQ_PTOT_STATE_GET_DEFAULT() :
	return "0x0";

TXQ_PTOT_STATE_l_PTOT                                                     = 0;
TXQ_PTOT_STATE_h_PTOT                                                     = 2;

SSCHED_LINK_STORAGE_WIDTH                                                 = 1;
SSCHED_LINK_STORAGE_ENTRIES                                               = 24576;
def SSCHED_LINK_STORAGE(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x01C0000 + SCHED_BASE);
def SSCHED_LINK_STORAGE_GET_DEFAULT() :
	return "0x0";

SSCHED_LINK_STORAGE_b_OOM                                                 = 32;
SSCHED_LINK_STORAGE_l_LENGTH                                              = 24;
SSCHED_LINK_STORAGE_h_LENGTH                                              = 31;
SSCHED_LINK_STORAGE_l_NEXT_LEN                                            = 21;
SSCHED_LINK_STORAGE_h_NEXT_LEN                                            = 23;
SSCHED_LINK_STORAGE_l_ERR                                                 = 19;
SSCHED_LINK_STORAGE_h_ERR                                                 = 20;
SSCHED_LINK_STORAGE_b_EOP                                                 = 18;
SSCHED_LINK_STORAGE_l_NEXT_SEG                                            = 0;
SSCHED_LINK_STORAGE_h_NEXT_SEG                                            = 17;

SSCHED_SOP_STORAGE_WIDTH                                                  = 1;
SSCHED_SOP_STORAGE_ENTRIES                                                = 24576;
def SSCHED_SOP_STORAGE(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0200000 + SCHED_BASE);
def SSCHED_SOP_STORAGE_GET_DEFAULT() :
	return "0x0";

SSCHED_SOP_STORAGE_l_LENGTH                                               = 6;
SSCHED_SOP_STORAGE_h_LENGTH                                               = 13;
SSCHED_SOP_STORAGE_l_NEXT_LEN                                             = 3;
SSCHED_SOP_STORAGE_h_NEXT_LEN                                             = 5;
SSCHED_SOP_STORAGE_l_ERR                                                  = 1;
SSCHED_SOP_STORAGE_h_ERR                                                  = 2;
SSCHED_SOP_STORAGE_b_EOP                                                  = 0;

REFCNT_TXFREE_CNT_WIDTH                                                   = 1;
REFCNT_TXFREE_CNT_ENTRIES                                                 = 24576;
def REFCNT_TXFREE_CNT(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0240000 + SCHED_BASE);
def REFCNT_TXFREE_CNT_GET_DEFAULT() :
	return "0x0";

REFCNT_TXFREE_CNT_l_CNT                                                   = 0;
REFCNT_TXFREE_CNT_h_CNT                                                   = 4;

RXQ_MCAST_LEN_TABLE_WIDTH                                                 = 1;
RXQ_MCAST_LEN_TABLE_ENTRIES                                               = 16384;
def RXQ_MCAST_LEN_TABLE(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0280000 + SCHED_BASE);
def RXQ_MCAST_LEN_TABLE_GET_DEFAULT() :
	return "0x0";

RXQ_MCAST_LEN_TABLE_l_L3_REPCNT                                           = 15;
RXQ_MCAST_LEN_TABLE_h_L3_REPCNT                                           = 26;
RXQ_MCAST_LEN_TABLE_l_L3_MCAST_IDX                                        = 0;
RXQ_MCAST_LEN_TABLE_h_L3_MCAST_IDX                                        = 14;

RXQ_MCAST_DEST_TABLE_WIDTH                                                = 1;
RXQ_MCAST_DEST_TABLE_ENTRIES                                              = 4096;
def RXQ_MCAST_DEST_TABLE(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x02A0000 + SCHED_BASE);
def RXQ_MCAST_DEST_TABLE_GET_DEFAULT() :
	return "0x0";

RXQ_MCAST_DEST_TABLE_l_LEN_TABLE_IDX                                      = 24;
RXQ_MCAST_DEST_TABLE_h_LEN_TABLE_IDX                                      = 37;
RXQ_MCAST_DEST_TABLE_l_PORT_MASK                                          = 0;
RXQ_MCAST_DEST_TABLE_h_PORT_MASK                                          = 23;

TXQ_TAIL_PERQ_WIDTH                                                       = 1;
TXQ_TAIL_PERQ_ENTRIES_0                                                   = 192;
TXQ_TAIL_PERQ_ENTRIES_1                                                   = 2;
def TXQ_TAIL_PERQ(index1, index0, qword) :
	return ((0x0000800 * index1) + (0x0000008 * index0) + (qword * 8) +  0x02E0000 + SCHED_BASE);
def TXQ_TAIL_PERQ_GET_DEFAULT() :
	return "0x0";

TXQ_TAIL_PERQ_l_TAIL                                                      = 0;
TXQ_TAIL_PERQ_h_TAIL                                                      = 15;

TXQ_HEAD_PERPORT_WIDTH                                                    = 1;
TXQ_HEAD_PERPORT_ENTRIES_0                                                = 24;
TXQ_HEAD_PERPORT_ENTRIES_1                                                = 8;
def TXQ_HEAD_PERPORT(index1, index0, qword) :
	return ((0x0000100 * index1) + (0x0000008 * index0) + (qword * 8) +  0x02E1000 + SCHED_BASE);
def TXQ_HEAD_PERPORT_GET_DEFAULT() :
	return "0x0";

TXQ_HEAD_PERPORT_l_HEAD                                                   = 0;
TXQ_HEAD_PERPORT_h_HEAD                                                   = 15;

TXQ_REP_PERQ_WIDTH                                                        = 1;
TXQ_REP_PERQ_ENTRIES                                                      = 192;
def TXQ_REP_PERQ(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x02E2000 + SCHED_BASE);
def TXQ_REP_PERQ_GET_DEFAULT() :
	return "0x0";

TXQ_REP_PERQ_l_REP                                                        = 0;
TXQ_REP_PERQ_h_REP                                                        = 15;

TXQ_PTOT_PERPORT_WIDTH                                                    = 1;
TXQ_PTOT_PERPORT_ENTRIES                                                  = 24;
def TXQ_PTOT_PERPORT(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x02E3000 + SCHED_BASE);
def TXQ_PTOT_PERPORT_GET_DEFAULT() :
	return "0x0";

TXQ_PTOT_PERPORT_l_PTOT                                                   = 0;
TXQ_PTOT_PERPORT_h_PTOT                                                   = 23;

TXQ_RDY_PERPORT_WIDTH                                                     = 1;
TXQ_RDY_PERPORT_ENTRIES                                                   = 24;
def TXQ_RDY_PERPORT(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x02E3100 + SCHED_BASE);
def TXQ_RDY_PERPORT_GET_DEFAULT() :
	return "0x0";

TXQ_RDY_PERPORT_l_READY                                                   = 0;
TXQ_RDY_PERPORT_h_READY                                                   = 7;

TXQ_FREELIST_DEBUG_CTRL_WIDTH                                             = 1;
def TXQ_FREELIST_DEBUG_CTRL(qword) :
	return ((qword * 8) + 0x02E3200 + SCHED_BASE);
def TXQ_FREELIST_DEBUG_CTRL_GET_DEFAULT() :
	return "0x0";

TXQ_FREELIST_DEBUG_CTRL_l_PUSH_ADDR                                       = 2;
TXQ_FREELIST_DEBUG_CTRL_h_PUSH_ADDR                                       = 16;
TXQ_FREELIST_DEBUG_CTRL_b_PUSH_POP                                        = 1;
TXQ_FREELIST_DEBUG_CTRL_b_EN                                              = 0;

TXQ_FREELIST_DEBUG_POP_ADDR_WIDTH                                         = 1;
def TXQ_FREELIST_DEBUG_POP_ADDR(qword) :
	return ((qword * 8) + 0x02E3210 + SCHED_BASE);
def TXQ_FREELIST_DEBUG_POP_ADDR_GET_DEFAULT() :
	return "0x0";

TXQ_FREELIST_DEBUG_POP_ADDR_b_VALID                                       = 15;
TXQ_FREELIST_DEBUG_POP_ADDR_l_POP_ADDR                                    = 0;
TXQ_FREELIST_DEBUG_POP_ADDR_h_POP_ADDR                                    = 14;

RXQ_STORAGE_LINK_WIDTH                                                    = 1;
RXQ_STORAGE_LINK_ENTRIES                                                  = 1024;
def RXQ_STORAGE_LINK(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x02E4000 + SCHED_BASE);
def RXQ_STORAGE_LINK_GET_DEFAULT() :
	return "0x0";

RXQ_STORAGE_LINK_l_PAGE                                                   = 0;
RXQ_STORAGE_LINK_h_PAGE                                                   = 9;

RXQ_STORAGE_POINTERS_WIDTH                                                = 1;
RXQ_STORAGE_POINTERS_ENTRIES                                              = 8;
def RXQ_STORAGE_POINTERS(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x02E6000 + SCHED_BASE);
def RXQ_STORAGE_POINTERS_GET_DEFAULT() :
	return "0x0";

RXQ_STORAGE_POINTERS_l_NEXT_PAGE                                          = 30;
RXQ_STORAGE_POINTERS_h_NEXT_PAGE                                          = 39;
RXQ_STORAGE_POINTERS_l_TAIL_IDX                                           = 25;
RXQ_STORAGE_POINTERS_h_TAIL_IDX                                           = 29;
RXQ_STORAGE_POINTERS_l_HEAD_IDX                                           = 20;
RXQ_STORAGE_POINTERS_h_HEAD_IDX                                           = 24;
RXQ_STORAGE_POINTERS_l_TAIL_PAGE                                          = 10;
RXQ_STORAGE_POINTERS_h_TAIL_PAGE                                          = 19;
RXQ_STORAGE_POINTERS_l_HEAD_PAGE                                          = 0;
RXQ_STORAGE_POINTERS_h_HEAD_PAGE                                          = 9;

RXQ_MCAST_MGMT_TIMER_WIDTH                                                = 1;
def RXQ_MCAST_MGMT_TIMER(qword) :
	return ((qword * 8) + 0x02E7000 + SCHED_BASE);
def RXQ_MCAST_MGMT_TIMER_GET_DEFAULT() :
	return "0x0";

RXQ_MCAST_MGMT_TIMER_l_TIMER_MAX                                          = 16;
RXQ_MCAST_MGMT_TIMER_h_TIMER_MAX                                          = 31;
RXQ_MCAST_MGMT_TIMER_l_TIMER_VAL                                          = 0;
RXQ_MCAST_MGMT_TIMER_h_TIMER_VAL                                          = 15;

RXQ_LIMITED_SKEW_MCAST_WIDTH                                              = 1;
def RXQ_LIMITED_SKEW_MCAST(qword) :
	return ((qword * 8) + 0x02E7010 + SCHED_BASE);
def RXQ_LIMITED_SKEW_MCAST_GET_DEFAULT() :
	return "0x0";

RXQ_LIMITED_SKEW_MCAST_l_MCAST_TC_SKEW                                    = 0;
RXQ_LIMITED_SKEW_MCAST_h_MCAST_TC_SKEW                                    = 7;

RXQ_PRIORITY_CFG_WIDTH                                                    = 1;
def RXQ_PRIORITY_CFG(qword) :
	return ((qword * 8) + 0x02E7020 + SCHED_BASE);
def RXQ_PRIORITY_CFG_GET_DEFAULT() :
	return "0xFF";

RXQ_PRIORITY_CFG_l_STRICT_PRIORITY                                        = 0;
RXQ_PRIORITY_CFG_h_STRICT_PRIORITY                                        = 7;

RXQ_FREELIST_DEBUG_CTRL_WIDTH                                             = 1;
def RXQ_FREELIST_DEBUG_CTRL(qword) :
	return ((qword * 8) + 0x02E7030 + SCHED_BASE);
def RXQ_FREELIST_DEBUG_CTRL_GET_DEFAULT() :
	return "0x0";

RXQ_FREELIST_DEBUG_CTRL_l_PUSH_PAGE                                       = 2;
RXQ_FREELIST_DEBUG_CTRL_h_PUSH_PAGE                                       = 11;
RXQ_FREELIST_DEBUG_CTRL_b_PUSH_POP                                        = 1;
RXQ_FREELIST_DEBUG_CTRL_b_EN                                              = 0;

RXQ_FREELIST_DEBUG_POP_PAGE_WIDTH                                         = 1;
def RXQ_FREELIST_DEBUG_POP_PAGE(qword) :
	return ((qword * 8) + 0x02E7040 + SCHED_BASE);
def RXQ_FREELIST_DEBUG_POP_PAGE_GET_DEFAULT() :
	return "0x0";

RXQ_FREELIST_DEBUG_POP_PAGE_b_VALID                                       = 10;
RXQ_FREELIST_DEBUG_POP_PAGE_l_POP_PAGE                                    = 0;
RXQ_FREELIST_DEBUG_POP_PAGE_h_POP_PAGE                                    = 9;

FREELIST_UERR_ADDR_WIDTH                                                  = 1;
def FREELIST_UERR_ADDR(qword) :
	return ((qword * 8) + 0x02E7100 + SCHED_BASE);
def FREELIST_UERR_ADDR_GET_DEFAULT() :
	return "0x0";

FREELIST_UERR_ADDR_l_ADDR                                                 = 0;
FREELIST_UERR_ADDR_h_ADDR                                                 = 17;

FREELIST_DEBUG_CTRL_WIDTH                                                 = 1;
def FREELIST_DEBUG_CTRL(qword) :
	return ((qword * 8) + 0x02E7110 + SCHED_BASE);
def FREELIST_DEBUG_CTRL_GET_DEFAULT() :
	return "0x0";

FREELIST_DEBUG_CTRL_l_PUSH_ADDR                                           = 6;
FREELIST_DEBUG_CTRL_h_PUSH_ADDR                                           = 16;
FREELIST_DEBUG_CTRL_l_SECTOR                                              = 2;
FREELIST_DEBUG_CTRL_h_SECTOR                                              = 5;
FREELIST_DEBUG_CTRL_b_PUSH_POP                                            = 1;
FREELIST_DEBUG_CTRL_b_EN                                                  = 0;

FREELIST_DEBUG_POP_ADDR_WIDTH                                             = 1;
def FREELIST_DEBUG_POP_ADDR(qword) :
	return ((qword * 8) + 0x02E7120 + SCHED_BASE);
def FREELIST_DEBUG_POP_ADDR_GET_DEFAULT() :
	return "0x0";

FREELIST_DEBUG_POP_ADDR_b_VALID                                           = 11;
FREELIST_DEBUG_POP_ADDR_l_POP_ADDR                                        = 0;
FREELIST_DEBUG_POP_ADDR_h_POP_ADDR                                        = 10;

SSCHED_MODIFY_PF_WIDTH                                                    = 2;
SSCHED_MODIFY_PF_ENTRIES                                                  = 24;
def SSCHED_MODIFY_PF(index, qword) :
	return ((0x0000010 * index) + (qword * 8) + 0x02E8000 + SCHED_BASE);
def SSCHED_MODIFY_PF_GET_DEFAULT() :
	return "0x0";

SSCHED_MODIFY_PF_l_TC                                                     = 62;
SSCHED_MODIFY_PF_h_TC                                                     = 64;
SSCHED_MODIFY_PF_b_DRR_PHASE                                              = 61;
SSCHED_MODIFY_PF_b_TX_FREE                                                = 60;
SSCHED_MODIFY_PF_l_MCAST_PTR                                              = 45;
SSCHED_MODIFY_PF_h_MCAST_PTR                                              = 59;
SSCHED_MODIFY_PF_l_MIR_TYPE                                               = 43;
SSCHED_MODIFY_PF_h_MIR_TYPE                                               = 44;
SSCHED_MODIFY_PF_b_IS_TIMEOUT                                             = 42;
SSCHED_MODIFY_PF_l_L2_COUNT                                               = 37;
SSCHED_MODIFY_PF_h_L2_COUNT                                               = 41;
SSCHED_MODIFY_PF_b_TX_DROP                                                = 36;
SSCHED_MODIFY_PF_l_TAIL_CSUM_LEN                                          = 3;
SSCHED_MODIFY_PF_h_TAIL_CSUM_LEN                                          = 35;
SSCHED_MODIFY_PF_l_PTOT                                                   = 0;
SSCHED_MODIFY_PF_h_PTOT                                                   = 2;

SSCHED_RX_PERPORT_WIDTH                                                   = 1;
SSCHED_RX_PERPORT_ENTRIES                                                 = 24;
def SSCHED_RX_PERPORT(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x02E8200 + SCHED_BASE);
def SSCHED_RX_PERPORT_GET_DEFAULT() :
	return "0x0";

SSCHED_RX_PERPORT_l_ADDR                                                  = 9;
SSCHED_RX_PERPORT_h_ADDR                                                  = 26;
SSCHED_RX_PERPORT_b_OOM                                                   = 8;
SSCHED_RX_PERPORT_l_NUM_SEGS                                              = 0;
SSCHED_RX_PERPORT_h_NUM_SEGS                                              = 7;

SSCHED_LOCK_PERPORT_WIDTH                                                 = 1;
SSCHED_LOCK_PERPORT_ENTRIES                                               = 24;
def SSCHED_LOCK_PERPORT(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x02E8300 + SCHED_BASE);
def SSCHED_LOCK_PERPORT_GET_DEFAULT() :
	return "0x0";

SSCHED_LOCK_PERPORT_l_HEAD_ADDR                                           = 8;
SSCHED_LOCK_PERPORT_h_HEAD_ADDR                                           = 25;
SSCHED_LOCK_PERPORT_l_NUM_SEGS                                            = 0;
SSCHED_LOCK_PERPORT_h_NUM_SEGS                                            = 7;

SSCHED_TX_PERPORT_WIDTH                                                   = 1;
SSCHED_TX_PERPORT_ENTRIES                                                 = 24;
def SSCHED_TX_PERPORT(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x02E8400 + SCHED_BASE);
def SSCHED_TX_PERPORT_GET_DEFAULT() :
	return "0x0";

SSCHED_TX_PERPORT_b_ACTIVE                                                = 50;
SSCHED_TX_PERPORT_b_SOP                                                   = 49;
SSCHED_TX_PERPORT_l_RX_PORT                                               = 44;
SSCHED_TX_PERPORT_h_RX_PORT                                               = 48;
SSCHED_TX_PERPORT_l_TX_ADDR                                               = 26;
SSCHED_TX_PERPORT_h_TX_ADDR                                               = 43;
SSCHED_TX_PERPORT_l_HEAD_ADDR                                             = 8;
SSCHED_TX_PERPORT_h_HEAD_ADDR                                             = 25;
SSCHED_TX_PERPORT_l_NUM_SEGS                                              = 0;
SSCHED_TX_PERPORT_h_NUM_SEGS                                              = 7;

SSCHED_LOCK_CFG_PERPORT_WIDTH                                             = 1;
SSCHED_LOCK_CFG_PERPORT_ENTRIES                                           = 24;
def SSCHED_LOCK_CFG_PERPORT(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x02E8500 + SCHED_BASE);
def SSCHED_LOCK_CFG_PERPORT_GET_DEFAULT() :
	return "0x32";

SSCHED_LOCK_CFG_PERPORT_l_EXP_TIME                                        = 0;
SSCHED_LOCK_CFG_PERPORT_h_EXP_TIME                                        = 12;

SSCHED_OOM_CNTR_PERPORT_WIDTH                                             = 1;
SSCHED_OOM_CNTR_PERPORT_ENTRIES                                           = 24;
def SSCHED_OOM_CNTR_PERPORT(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x02E8600 + SCHED_BASE);
def SSCHED_OOM_CNTR_PERPORT_GET_DEFAULT() :
	return "0x0";

SSCHED_OOM_CNTR_PERPORT_l_OOM_CNTR                                        = 0;
SSCHED_OOM_CNTR_PERPORT_h_OOM_CNTR                                        = 31;

SSCHED_OOM_BYTE_CNTR_WIDTH                                                = 1;
def SSCHED_OOM_BYTE_CNTR(qword) :
	return ((qword * 8) + 0x02E8700 + SCHED_BASE);
def SSCHED_OOM_BYTE_CNTR_GET_DEFAULT() :
	return "0x0";

SSCHED_OOM_BYTE_CNTR_l_OOM_BYTE_CNTR                                      = 0;
SSCHED_OOM_BYTE_CNTR_h_OOM_BYTE_CNTR                                      = 31;

ESCHED_CFG_1_WIDTH                                                        = 1;
ESCHED_CFG_1_ENTRIES                                                      = 24;
def ESCHED_CFG_1(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x02E8800 + SCHED_BASE);
def ESCHED_CFG_1_GET_DEFAULT() :
	return "0xFFFF";

ESCHED_CFG_1_l_TC_GROUP_BOUNDARY                                          = 8;
ESCHED_CFG_1_h_TC_GROUP_BOUNDARY                                          = 15;
ESCHED_CFG_1_l_PRIORITY_SET_BOUNDARY                                      = 0;
ESCHED_CFG_1_h_PRIORITY_SET_BOUNDARY                                      = 7;

ESCHED_CFG_2_WIDTH                                                        = 1;
ESCHED_CFG_2_ENTRIES                                                      = 24;
def ESCHED_CFG_2(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x02E8900 + SCHED_BASE);
def ESCHED_CFG_2_GET_DEFAULT() :
	return "0xFF";

ESCHED_CFG_2_l_TC_INNER_PRIORITY                                          = 8;
ESCHED_CFG_2_h_TC_INNER_PRIORITY                                          = 15;
ESCHED_CFG_2_l_STRICT_PRIORITY                                            = 0;
ESCHED_CFG_2_h_STRICT_PRIORITY                                            = 7;

ESCHED_CFG_EN_WIDTH                                                       = 1;
ESCHED_CFG_EN_ENTRIES                                                     = 24;
def ESCHED_CFG_EN(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x02E8A00 + SCHED_BASE);
def ESCHED_CFG_EN_GET_DEFAULT() :
	return "0xFF";

ESCHED_CFG_EN_l_TC_ENABLE                                                 = 0;
ESCHED_CFG_EN_h_TC_ENABLE                                                 = 7;

ESCHED_DC_WIDTH                                                           = 1;
ESCHED_DC_ENTRIES                                                         = 24;
def ESCHED_DC(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x02E8B00 + SCHED_BASE);
def ESCHED_DC_GET_DEFAULT() :
	return "0x0";

ESCHED_DC_b_PHASE                                                         = 8;
ESCHED_DC_l_TC_VEC                                                        = 0;
ESCHED_DC_h_TC_VEC                                                        = 7;

ESCHED_UB_WIDTH                                                           = 1;
ESCHED_UB_ENTRIES                                                         = 24;
def ESCHED_UB(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x02E8C00 + SCHED_BASE);
def ESCHED_UB_GET_DEFAULT() :
	return "0x0";

ESCHED_UB_l_TC_VEC                                                        = 0;
ESCHED_UB_h_TC_VEC                                                        = 7;

ESCHED_PTR_WIDTH                                                          = 1;
ESCHED_PTR_ENTRIES                                                        = 24;
def ESCHED_PTR(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x02E8D00 + SCHED_BASE);
def ESCHED_PTR_GET_DEFAULT() :
	return "0x7";

ESCHED_PTR_b_PHASE                                                        = 3;
ESCHED_PTR_l_TC_PTR                                                       = 0;
ESCHED_PTR_h_TC_PTR                                                       = 2;

ESCHED_ERL_WIDTH                                                          = 1;
ESCHED_ERL_ENTRIES                                                        = 24;
def ESCHED_ERL(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x02E8E00 + SCHED_BASE);
def ESCHED_ERL_GET_DEFAULT() :
	return "0x0";

ESCHED_ERL_l_TC_VEC                                                       = 0;
ESCHED_ERL_h_TC_VEC                                                       = 7;

ESCHED_PAUSE_OVERRIDE_WIDTH                                               = 1;
def ESCHED_PAUSE_OVERRIDE(qword) :
	return ((qword * 8) + 0x02E8F00 + SCHED_BASE);
def ESCHED_PAUSE_OVERRIDE_GET_DEFAULT() :
	return "0x0";

ESCHED_PAUSE_OVERRIDE_l_FORCE_PAUSE_ON                                    = 8;
ESCHED_PAUSE_OVERRIDE_h_FORCE_PAUSE_ON                                    = 15;
ESCHED_PAUSE_OVERRIDE_l_FORCE_PAUSE_OFF                                   = 0;
ESCHED_PAUSE_OVERRIDE_h_FORCE_PAUSE_OFF                                   = 7;

ESCHED_NAC_JC_SWEEPING_SPEED_WIDTH                                        = 1;
def ESCHED_NAC_JC_SWEEPING_SPEED(qword) :
	return ((qword * 8) + 0x02E9000 + SCHED_BASE);
def ESCHED_NAC_JC_SWEEPING_SPEED_GET_DEFAULT() :
	return "0x0";

ESCHED_NAC_JC_SWEEPING_SPEED_l_SWEEPING_SPEED                             = 0;
ESCHED_NAC_JC_SWEEPING_SPEED_h_SWEEPING_SPEED                             = 15;

ESCHED_NAC_JC_STATE_1_WIDTH                                               = 1;
ESCHED_NAC_JC_STATE_1_ENTRIES                                             = 24;
def ESCHED_NAC_JC_STATE_1(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x02E9100 + SCHED_BASE);
def ESCHED_NAC_JC_STATE_1_GET_DEFAULT() :
	return "0x2000000000000";

ESCHED_NAC_JC_STATE_1_b_TC1_DISABLE                                       = 50;
ESCHED_NAC_JC_STATE_1_b_TC1_IDLE                                          = 49;
ESCHED_NAC_JC_STATE_1_l_TC1_CPK                                           = 33;
ESCHED_NAC_JC_STATE_1_h_TC1_CPK                                           = 48;
ESCHED_NAC_JC_STATE_1_l_TC1_TK                                            = 0;
ESCHED_NAC_JC_STATE_1_h_TC1_TK                                            = 32;

ESCHED_NAC_JC_STATE_0_WIDTH                                               = 1;
ESCHED_NAC_JC_STATE_0_ENTRIES                                             = 24;
def ESCHED_NAC_JC_STATE_0(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x02E9200 + SCHED_BASE);
def ESCHED_NAC_JC_STATE_0_GET_DEFAULT() :
	return "0x2000000000000";

ESCHED_NAC_JC_STATE_0_b_TC0_DISABLE                                       = 50;
ESCHED_NAC_JC_STATE_0_b_TC0_IDLE                                          = 49;
ESCHED_NAC_JC_STATE_0_l_TC0_CPK                                           = 33;
ESCHED_NAC_JC_STATE_0_h_TC0_CPK                                           = 48;
ESCHED_NAC_JC_STATE_0_l_TC0_TK                                            = 0;
ESCHED_NAC_JC_STATE_0_h_TC0_TK                                            = 32;

ESCHED_NAC_JC_STATE_TIME_WIDTH                                            = 1;
ESCHED_NAC_JC_STATE_TIME_ENTRIES                                          = 24;
def ESCHED_NAC_JC_STATE_TIME(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x02E9300 + SCHED_BASE);
def ESCHED_NAC_JC_STATE_TIME_GET_DEFAULT() :
	return "0x0";

ESCHED_NAC_JC_STATE_TIME_l_HLP_TIME                                       = 0;
ESCHED_NAC_JC_STATE_TIME_h_HLP_TIME                                       = 15;

ESCHED_NAC_JC_MAX_CDT_WIDTH                                               = 1;
ESCHED_NAC_JC_MAX_CDT_ENTRIES_0                                           = 24;
ESCHED_NAC_JC_MAX_CDT_ENTRIES_1                                           = 2;
def ESCHED_NAC_JC_MAX_CDT(index1, index0, qword) :
	return ((0x0000100 * index1) + (0x0000008 * index0) + (qword * 8) +  0x02E9400 + SCHED_BASE);
def ESCHED_NAC_JC_MAX_CDT_GET_DEFAULT() :
	return "0x0";

ESCHED_NAC_JC_MAX_CDT_l_MAX_CREDIT                                        = 0;
ESCHED_NAC_JC_MAX_CDT_h_MAX_CREDIT                                        = 31;

ESCHED_NAC_JC_IDLE_VALUE_WIDTH                                            = 1;
ESCHED_NAC_JC_IDLE_VALUE_ENTRIES_0                                        = 24;
ESCHED_NAC_JC_IDLE_VALUE_ENTRIES_1                                        = 2;
def ESCHED_NAC_JC_IDLE_VALUE(index1, index0, qword) :
	return ((0x0000100 * index1) + (0x0000008 * index0) + (qword * 8) +  0x02E9600 + SCHED_BASE);
def ESCHED_NAC_JC_IDLE_VALUE_GET_DEFAULT() :
	return "0x0";

ESCHED_NAC_JC_IDLE_VALUE_b_IDLE_VALUE_CTRL_COUNTER_ENABLE                 = 16;
ESCHED_NAC_JC_IDLE_VALUE_l_IDLE_VALUE_CTRL_MAX_COUNT                      = 0;
ESCHED_NAC_JC_IDLE_VALUE_h_IDLE_VALUE_CTRL_MAX_COUNT                      = 15;

ESCHED_NAC_JC_TIME_WIDTH                                                  = 1;
ESCHED_NAC_JC_TIME_ENTRIES_0                                              = 24;
ESCHED_NAC_JC_TIME_ENTRIES_1                                              = 2;
def ESCHED_NAC_JC_TIME(index1, index0, qword) :
	return ((0x0000100 * index1) + (0x0000008 * index0) + (qword * 8) +  0x02E9800 + SCHED_BASE);
def ESCHED_NAC_JC_TIME_GET_DEFAULT() :
	return "0x0";

ESCHED_NAC_JC_TIME_l_TIME_FRAC                                            = 16;
ESCHED_NAC_JC_TIME_h_TIME_FRAC                                            = 31;
ESCHED_NAC_JC_TIME_l_TIME_UNIT                                            = 0;
ESCHED_NAC_JC_TIME_h_TIME_UNIT                                            = 15;

ESCHED_NAC_JC_MAX_HLPTIMEDELTA_WIDTH                                      = 1;
ESCHED_NAC_JC_MAX_HLPTIMEDELTA_ENTRIES_0                                  = 24;
ESCHED_NAC_JC_MAX_HLPTIMEDELTA_ENTRIES_1                                  = 2;
def ESCHED_NAC_JC_MAX_HLPTIMEDELTA(index1, index0, qword) :
	return ((0x0000100 * index1) + (0x0000008 * index0) + (qword * 8) +  0x02E9A00 + SCHED_BASE);
def ESCHED_NAC_JC_MAX_HLPTIMEDELTA_GET_DEFAULT() :
	return "0x0";

ESCHED_NAC_JC_MAX_HLPTIMEDELTA_l_MAX_DELTA                                = 0;
ESCHED_NAC_JC_MAX_HLPTIMEDELTA_h_MAX_DELTA                                = 15;

ESCHED_NAC_JC_MAX_CPKTIMEDELTA_WIDTH                                      = 1;
ESCHED_NAC_JC_MAX_CPKTIMEDELTA_ENTRIES_0                                  = 24;
ESCHED_NAC_JC_MAX_CPKTIMEDELTA_ENTRIES_1                                  = 2;
def ESCHED_NAC_JC_MAX_CPKTIMEDELTA(index1, index0, qword) :
	return ((0x0000100 * index1) + (0x0000008 * index0) + (qword * 8) +  0x02E9C00 + SCHED_BASE);
def ESCHED_NAC_JC_MAX_CPKTIMEDELTA_GET_DEFAULT() :
	return "0x0";

ESCHED_NAC_JC_MAX_CPKTIMEDELTA_l_MAX_DELTA                                = 0;
ESCHED_NAC_JC_MAX_CPKTIMEDELTA_h_MAX_DELTA                                = 15;

ESCHED_NAC_JC_NAC_JITTER_TC_CTRL_WIDTH                                    = 1;
ESCHED_NAC_JC_NAC_JITTER_TC_CTRL_ENTRIES                                  = 24;
def ESCHED_NAC_JC_NAC_JITTER_TC_CTRL(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x02E9E00 + SCHED_BASE);
def ESCHED_NAC_JC_NAC_JITTER_TC_CTRL_GET_DEFAULT() :
	return "0x0";

ESCHED_NAC_JC_NAC_JITTER_TC_CTRL_b_NAC_JITTER_TC_CTRL_ENABLE1             = 7;
ESCHED_NAC_JC_NAC_JITTER_TC_CTRL_l_NAC_JITTER_TC_CTRL_MAPPING1            = 4;
ESCHED_NAC_JC_NAC_JITTER_TC_CTRL_h_NAC_JITTER_TC_CTRL_MAPPING1            = 6;
ESCHED_NAC_JC_NAC_JITTER_TC_CTRL_b_NAC_JITTER_TC_CTRL_ENABLE0             = 3;
ESCHED_NAC_JC_NAC_JITTER_TC_CTRL_l_NAC_JITTER_TC_CTRL_MAPPING0            = 0;
ESCHED_NAC_JC_NAC_JITTER_TC_CTRL_h_NAC_JITTER_TC_CTRL_MAPPING0            = 2;

MON_DRR_Q_PERQ_WIDTH                                                      = 1;
MON_DRR_Q_PERQ_ENTRIES                                                    = 192;
def MON_DRR_Q_PERQ(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x02EA000 + SCHED_BASE);
def MON_DRR_Q_PERQ_GET_DEFAULT() :
	return "0x0";

MON_DRR_Q_PERQ_l_Q                                                        = 0;
MON_DRR_Q_PERQ_h_Q                                                        = 23;

MON_DRR_DC_PERQ_WIDTH                                                     = 1;
MON_DRR_DC_PERQ_ENTRIES                                                   = 192;
def MON_DRR_DC_PERQ(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x02EB000 + SCHED_BASE);
def MON_DRR_DC_PERQ_GET_DEFAULT() :
	return "0x0";

MON_DRR_DC_PERQ_l_DC                                                      = 0;
MON_DRR_DC_PERQ_h_DC                                                      = 23;

MON_DRR_CFG_PERPORT_WIDTH                                                 = 1;
MON_DRR_CFG_PERPORT_ENTRIES                                               = 24;
def MON_DRR_CFG_PERPORT(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x02EC000 + SCHED_BASE);
def MON_DRR_CFG_PERPORT_GET_DEFAULT() :
	return "0xFFFF";

MON_DRR_CFG_PERPORT_l_IFG_PENALTY                                         = 16;
MON_DRR_CFG_PERPORT_h_IFG_PENALTY                                         = 23;
MON_DRR_CFG_PERPORT_l_GROUP_BOUNDARY                                      = 8;
MON_DRR_CFG_PERPORT_h_GROUP_BOUNDARY                                      = 15;
MON_DRR_CFG_PERPORT_l_ZERO_LENGTH                                         = 0;
MON_DRR_CFG_PERPORT_h_ZERO_LENGTH                                         = 7;

MON_DRR_PEP_PERPORT_WIDTH                                                 = 1;
MON_DRR_PEP_PERPORT_ENTRIES                                               = 24;
def MON_DRR_PEP_PERPORT(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x02EC100 + SCHED_BASE);
def MON_DRR_PEP_PERPORT_GET_DEFAULT() :
	return "0x0";

MON_DRR_PEP_PERPORT_b_PHASE                                               = 16;
MON_DRR_PEP_PERPORT_l_ELIGIBLE_N                                          = 8;
MON_DRR_PEP_PERPORT_h_ELIGIBLE_N                                          = 15;
MON_DRR_PEP_PERPORT_l_PENDING_N                                           = 0;
MON_DRR_PEP_PERPORT_h_PENDING_N                                           = 7;

MON_ERL_GLOBAL_CFG_WIDTH                                                  = 1;
def MON_ERL_GLOBAL_CFG(qword) :
	return ((qword * 8) + 0x02EC200 + SCHED_BASE);
def MON_ERL_GLOBAL_CFG_GET_DEFAULT() :
	return "0x0";

MON_ERL_GLOBAL_CFG_b_EN                                                   = 5;
MON_ERL_GLOBAL_CFG_l_NUM_PORTS                                            = 0;
MON_ERL_GLOBAL_CFG_h_NUM_PORTS                                            = 4;

MON_ERL_BSG_MAP_WIDTH                                                     = 1;
MON_ERL_BSG_MAP_ENTRIES                                                   = 24;
def MON_ERL_BSG_MAP(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x02EC300 + SCHED_BASE);
def MON_ERL_BSG_MAP_GET_DEFAULT() :
	return "0x0";

MON_ERL_BSG_MAP_l_BSG_7                                                   = 21;
MON_ERL_BSG_MAP_h_BSG_7                                                   = 23;
MON_ERL_BSG_MAP_l_BSG_6                                                   = 18;
MON_ERL_BSG_MAP_h_BSG_6                                                   = 20;
MON_ERL_BSG_MAP_l_BSG_5                                                   = 15;
MON_ERL_BSG_MAP_h_BSG_5                                                   = 17;
MON_ERL_BSG_MAP_l_BSG_4                                                   = 12;
MON_ERL_BSG_MAP_h_BSG_4                                                   = 14;
MON_ERL_BSG_MAP_l_BSG_3                                                   = 9;
MON_ERL_BSG_MAP_h_BSG_3                                                   = 11;
MON_ERL_BSG_MAP_l_BSG_2                                                   = 6;
MON_ERL_BSG_MAP_h_BSG_2                                                   = 8;
MON_ERL_BSG_MAP_l_BSG_1                                                   = 3;
MON_ERL_BSG_MAP_h_BSG_1                                                   = 5;
MON_ERL_BSG_MAP_l_BSG_0                                                   = 0;
MON_ERL_BSG_MAP_h_BSG_0                                                   = 2;

MON_ERL_CFG_PERPORT_WIDTH                                                 = 1;
MON_ERL_CFG_PERPORT_ENTRIES                                               = 24;
def MON_ERL_CFG_PERPORT(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x02EC400 + SCHED_BASE);
def MON_ERL_CFG_PERPORT_GET_DEFAULT() :
	return "0x14";

MON_ERL_CFG_PERPORT_l_IFG_PENALTY                                         = 0;
MON_ERL_CFG_PERPORT_h_IFG_PENALTY                                         = 7;

MON_ERL_CFG_WIDTH                                                         = 1;
MON_ERL_CFG_ENTRIES_0                                                     = 8;
MON_ERL_CFG_ENTRIES_1                                                     = 24;
def MON_ERL_CFG(index1, index0, qword) :
	return ((0x0000040 * index1) + (0x0000008 * index0) + (qword * 8) +  0x02ED000 + SCHED_BASE);
def MON_ERL_CFG_GET_DEFAULT() :
	return "0x1FFFFFFFFFFF";

MON_ERL_CFG_l_RATE_UNIT                                                   = 21;
MON_ERL_CFG_h_RATE_UNIT                                                   = 44;
MON_ERL_CFG_l_RATE_FRAC                                                   = 13;
MON_ERL_CFG_h_RATE_FRAC                                                   = 20;
MON_ERL_CFG_l_CAPACITY                                                    = 0;
MON_ERL_CFG_h_CAPACITY                                                    = 12;

MON_ERL_USAGE_WIDTH                                                       = 1;
MON_ERL_USAGE_ENTRIES_0                                                   = 8;
MON_ERL_USAGE_ENTRIES_1                                                   = 24;
def MON_ERL_USAGE(index1, index0, qword) :
	return ((0x0000040 * index1) + (0x0000008 * index0) + (qword * 8) +  0x02EE000 + SCHED_BASE);
def MON_ERL_USAGE_GET_DEFAULT() :
	return "0x0";

MON_ERL_USAGE_l_UNITS                                                     = 8;
MON_ERL_USAGE_h_UNITS                                                     = 31;
MON_ERL_USAGE_l_FRAC                                                      = 0;
MON_ERL_USAGE_h_FRAC                                                      = 7;

SCHED_IP_WIDTH                                                            = 1;
def SCHED_IP(qword) :
	return ((qword * 8) + 0x02EF000 + SCHED_BASE);
def SCHED_IP_GET_DEFAULT() :
	return "0x0";

SCHED_IP_b_RXQ_OVERFLOW                                                   = 8;
SCHED_IP_b_RXQ_MCAST_FIFO_OVERFLOW                                        = 7;
SCHED_IP_b_REFCNT_EOP_FIFO_OVERFLOW                                       = 6;
SCHED_IP_b_REFCNT_HEAD_FIFO_OVERFLOW                                      = 5;
SCHED_IP_b_FREELIST_UERR                                                  = 4;
SCHED_IP_b_PORT_INVALID                                                   = 3;
SCHED_IP_b_PORT_SPACING                                                   = 2;
SCHED_IP_b_OUT_OF_MEMORY                                                  = 1;
SCHED_IP_b_SHELL_CTL_ERR                                                  = 0;

SCHED_IM_WIDTH                                                            = 1;
def SCHED_IM(qword) :
	return ((qword * 8) + 0x02EF010 + SCHED_BASE);
def SCHED_IM_GET_DEFAULT() :
	return "0x1FF";

SCHED_IM_b_RXQ_OVERFLOW                                                   = 8;
SCHED_IM_b_RXQ_MCAST_FIFO_OVERFLOW                                        = 7;
SCHED_IM_b_REFCNT_EOP_FIFO_OVERFLOW                                       = 6;
SCHED_IM_b_REFCNT_HEAD_FIFO_OVERFLOW                                      = 5;
SCHED_IM_b_FREELIST_UERR                                                  = 4;
SCHED_IM_b_PORT_INVALID                                                   = 3;
SCHED_IM_b_PORT_SPACING                                                   = 2;
SCHED_IM_b_OUT_OF_MEMORY                                                  = 1;
SCHED_IM_b_SHELL_CTL_ERR                                                  = 0;

REFCNT_SEG_MEM_WIDTH                                                      = 1;
REFCNT_SEG_MEM_ENTRIES                                                    = 24;
def REFCNT_SEG_MEM(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x02F0000 + SCHED_BASE);
def REFCNT_SEG_MEM_GET_DEFAULT() :
	return "0x0";

REFCNT_SEG_MEM_b_VALID                                                    = 53;
REFCNT_SEG_MEM_l_RX_PORT                                                  = 48;
REFCNT_SEG_MEM_h_RX_PORT                                                  = 52;
REFCNT_SEG_MEM_l_TX_PORT                                                  = 43;
REFCNT_SEG_MEM_h_TX_PORT                                                  = 47;
REFCNT_SEG_MEM_l_LENGTH                                                   = 34;
REFCNT_SEG_MEM_h_LENGTH                                                   = 42;
REFCNT_SEG_MEM_b_SOP                                                      = 33;
REFCNT_SEG_MEM_b_EOP                                                      = 32;
REFCNT_SEG_MEM_l_ADDR                                                     = 14;
REFCNT_SEG_MEM_h_ADDR                                                     = 31;
REFCNT_SEG_MEM_b_OOM                                                      = 13;
REFCNT_SEG_MEM_l_L2_COUNT                                                 = 8;
REFCNT_SEG_MEM_h_L2_COUNT                                                 = 12;
REFCNT_SEG_MEM_b_TX_FREE                                                  = 7;
REFCNT_SEG_MEM_b_SMP                                                      = 6;
REFCNT_SEG_MEM_l_TC                                                       = 3;
REFCNT_SEG_MEM_h_TC                                                       = 5;
REFCNT_SEG_MEM_b_TX_DROP                                                  = 2;
REFCNT_SEG_MEM_b_DRR_PHASE                                                = 1;
REFCNT_SEG_MEM_b_EPOCH                                                    = 0;

REFCNT_HEAD_MEM_WIDTH                                                     = 1;
REFCNT_HEAD_MEM_ENTRIES                                                   = 24;
def REFCNT_HEAD_MEM(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x02F0100 + SCHED_BASE);
def REFCNT_HEAD_MEM_GET_DEFAULT() :
	return "0x0";

REFCNT_HEAD_MEM_l_RX_PORT                                                 = 48;
REFCNT_HEAD_MEM_h_RX_PORT                                                 = 52;
REFCNT_HEAD_MEM_l_TX_PORT                                                 = 43;
REFCNT_HEAD_MEM_h_TX_PORT                                                 = 47;
REFCNT_HEAD_MEM_l_LENGTH                                                  = 34;
REFCNT_HEAD_MEM_h_LENGTH                                                  = 42;
REFCNT_HEAD_MEM_b_SOP                                                     = 33;
REFCNT_HEAD_MEM_b_EOP                                                     = 32;
REFCNT_HEAD_MEM_l_ADDR                                                    = 14;
REFCNT_HEAD_MEM_h_ADDR                                                    = 31;
REFCNT_HEAD_MEM_b_OOM                                                     = 13;
REFCNT_HEAD_MEM_l_L2_COUNT                                                = 8;
REFCNT_HEAD_MEM_h_L2_COUNT                                                = 12;
REFCNT_HEAD_MEM_b_TX_FREE                                                 = 7;
REFCNT_HEAD_MEM_b_SMP                                                     = 6;
REFCNT_HEAD_MEM_l_TC                                                      = 3;
REFCNT_HEAD_MEM_h_TC                                                      = 5;
REFCNT_HEAD_MEM_b_TX_DROP                                                 = 2;
REFCNT_HEAD_MEM_b_DRR_PHASE                                               = 1;
REFCNT_HEAD_MEM_b_EPOCH                                                   = 0;

EARB_FIXED_SCHEDULE_WIDTH                                                 = 1;
EARB_FIXED_SCHEDULE_ENTRIES_0                                             = 512;
EARB_FIXED_SCHEDULE_ENTRIES_1                                             = 2;
def EARB_FIXED_SCHEDULE(index1, index0, qword) :
	return ((0x0001000 * index1) + (0x0000008 * index0) + (qword * 8) +  0x02F2000 + SCHED_BASE);
def EARB_FIXED_SCHEDULE_GET_DEFAULT() :
	return "0x0";

EARB_FIXED_SCHEDULE_b_IDLE                                                = 10;
EARB_FIXED_SCHEDULE_l_PORT                                                = 5;
EARB_FIXED_SCHEDULE_h_PORT                                                = 9;
EARB_FIXED_SCHEDULE_l_PHYS_PORT                                           = 0;
EARB_FIXED_SCHEDULE_h_PHYS_PORT                                           = 4;

EARB_ADAPTIVE_SCHEDULE_WIDTH                                              = 1;
EARB_ADAPTIVE_SCHEDULE_ENTRIES_0                                          = 32;
EARB_ADAPTIVE_SCHEDULE_ENTRIES_1                                          = 2;
def EARB_ADAPTIVE_SCHEDULE(index1, index0, qword) :
	return ((0x0000100 * index1) + (0x0000008 * index0) + (qword * 8) +  0x02F4000 + SCHED_BASE);
def EARB_ADAPTIVE_SCHEDULE_GET_DEFAULT() :
	return "0x0";

EARB_ADAPTIVE_SCHEDULE_l_PORT                                             = 16;
EARB_ADAPTIVE_SCHEDULE_h_PORT                                             = 20;
EARB_ADAPTIVE_SCHEDULE_l_ELIGIBLE                                         = 0;
EARB_ADAPTIVE_SCHEDULE_h_ELIGIBLE                                         = 15;

EARB_CTRL_WIDTH                                                           = 1;
def EARB_CTRL(qword) :
	return ((qword * 8) + 0x02F4200 + SCHED_BASE);
def EARB_CTRL_GET_DEFAULT() :
	return "0x2400F0";

EARB_CTRL_b_TXQ_EARB_PHASE_CHECK_ENABLE                                   = 21;
EARB_CTRL_l_ADAPTIVE_MIN_SPACING                                          = 18;
EARB_CTRL_h_ADAPTIVE_MIN_SPACING                                          = 20;
EARB_CTRL_b_ADAPTIVE_SKIP_FILL                                            = 17;
EARB_CTRL_l_MAX_FIXED_SCHED_TABLE_INDEX                                   = 8;
EARB_CTRL_h_MAX_FIXED_SCHED_TABLE_INDEX                                   = 16;
EARB_CTRL_l_MAX_ROUND_INDEX                                               = 4;
EARB_CTRL_h_MAX_ROUND_INDEX                                               = 7;
EARB_CTRL_b_FIXED_SCHED_PAGE                                              = 3;
EARB_CTRL_b_ADAPTIVE_SCHED_PAGE                                           = 2;
EARB_CTRL_b_ADAPTIVE_SCHED_ENABLE                                         = 1;
EARB_CTRL_b_ENABLE                                                        = 0;

EARB_DEBUG_WIDTH                                                          = 1;
def EARB_DEBUG(qword) :
	return ((qword * 8) + 0x02F4210 + SCHED_BASE);
def EARB_DEBUG_GET_DEFAULT() :
	return "0x0";

EARB_DEBUG_l_ROUND_INDEX                                                  = 15;
EARB_DEBUG_h_ROUND_INDEX                                                  = 18;
EARB_DEBUG_l_SCHEDULED_LAST1                                              = 10;
EARB_DEBUG_h_SCHEDULED_LAST1                                              = 14;
EARB_DEBUG_l_SCHEDULED_LAST2                                              = 5;
EARB_DEBUG_h_SCHEDULED_LAST2                                              = 9;
EARB_DEBUG_l_SCHEDULED_LAST3                                              = 0;
EARB_DEBUG_h_SCHEDULED_LAST3                                              = 4;

EARB_DEBUG_PERPORT_WIDTH                                                  = 1;
EARB_DEBUG_PERPORT_ENTRIES                                                = 32;
def EARB_DEBUG_PERPORT(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x02F4300 + SCHED_BASE);
def EARB_DEBUG_PERPORT_GET_DEFAULT() :
	return "0x0";

EARB_DEBUG_PERPORT_l_CREDIT                                               = 0;
EARB_DEBUG_PERPORT_h_CREDIT                                               = 5;

IARB_ADAPTIVE_SCHEDULE_WIDTH                                              = 1;
IARB_ADAPTIVE_SCHEDULE_ENTRIES_0                                          = 32;
IARB_ADAPTIVE_SCHEDULE_ENTRIES_1                                          = 2;
def IARB_ADAPTIVE_SCHEDULE(index1, index0, qword) :
	return ((0x0000100 * index1) + (0x0000008 * index0) + (qword * 8) +  0x0600000 + SCHED_BASE);
def IARB_ADAPTIVE_SCHEDULE_GET_DEFAULT() :
	return "0x0";

IARB_ADAPTIVE_SCHEDULE_l_PORT                                             = 16;
IARB_ADAPTIVE_SCHEDULE_h_PORT                                             = 20;
IARB_ADAPTIVE_SCHEDULE_l_ELIGIBLE                                         = 0;
IARB_ADAPTIVE_SCHEDULE_h_ELIGIBLE                                         = 15;

IARB_CTRL_WIDTH                                                           = 1;
def IARB_CTRL(qword) :
	return ((qword * 8) + 0x0600200 + SCHED_BASE);
def IARB_CTRL_GET_DEFAULT() :
	return "0x978";

IARB_CTRL_l_RX_SIA_RIPPLE_PROG_DELAY                                      = 11;
IARB_CTRL_h_RX_SIA_RIPPLE_PROG_DELAY                                      = 14;
IARB_CTRL_l_ADAPTIVE_MIN_SPACING                                          = 8;
IARB_CTRL_h_ADAPTIVE_MIN_SPACING                                          = 10;
IARB_CTRL_b_ADAPTIVE_SKIP_FILL                                            = 7;
IARB_CTRL_l_MAX_ROUND_INDEX                                               = 3;
IARB_CTRL_h_MAX_ROUND_INDEX                                               = 6;
IARB_CTRL_b_ADAPTIVE_SCHED_PAGE                                           = 2;
IARB_CTRL_b_ADAPTIVE_SCHED_ENABLE                                         = 1;
IARB_CTRL_b_ENABLE                                                        = 0;

IARB_PARSER_WINDOW_CFG_PERPORT_WIDTH                                      = 1;
IARB_PARSER_WINDOW_CFG_PERPORT_ENTRIES                                    = 2;
def IARB_PARSER_WINDOW_CFG_PERPORT(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0600300 + SCHED_BASE);
def IARB_PARSER_WINDOW_CFG_PERPORT_GET_DEFAULT() :
	return "0x5";

IARB_PARSER_WINDOW_CFG_PERPORT_b_ENABLE                                   = 13;
IARB_PARSER_WINDOW_CFG_PERPORT_l_PORT                                     = 8;
IARB_PARSER_WINDOW_CFG_PERPORT_h_PORT                                     = 12;
IARB_PARSER_WINDOW_CFG_PERPORT_l_INGRESS_WP_LENGTH                        = 0;
IARB_PARSER_WINDOW_CFG_PERPORT_h_INGRESS_WP_LENGTH                        = 7;

IARB_DEBUG_WIDTH                                                          = 1;
def IARB_DEBUG(qword) :
	return ((qword * 8) + 0x0600400 + SCHED_BASE);
def IARB_DEBUG_GET_DEFAULT() :
	return "0x0";

IARB_DEBUG_l_ROUND_INDEX                                                  = 15;
IARB_DEBUG_h_ROUND_INDEX                                                  = 18;
IARB_DEBUG_l_SCHEDULED_LAST1                                              = 10;
IARB_DEBUG_h_SCHEDULED_LAST1                                              = 14;
IARB_DEBUG_l_SCHEDULED_LAST2                                              = 5;
IARB_DEBUG_h_SCHEDULED_LAST2                                              = 9;
IARB_DEBUG_l_SCHEDULED_LAST3                                              = 0;
IARB_DEBUG_h_SCHEDULED_LAST3                                              = 4;

IARB_DEBUG_PERPORT_WIDTH                                                  = 1;
IARB_DEBUG_PERPORT_ENTRIES                                                = 32;
def IARB_DEBUG_PERPORT(index, qword) :
	return ((0x0000008 * index) + (qword * 8) + 0x0600500 + SCHED_BASE);
def IARB_DEBUG_PERPORT_GET_DEFAULT() :
	return "0x0";

IARB_DEBUG_PERPORT_l_CREDIT                                               = 0;
IARB_DEBUG_PERPORT_h_CREDIT                                               = 4;

IARB_IP_WIDTH                                                             = 1;
def IARB_IP(qword) :
	return ((qword * 8) + 0x0600600 + SCHED_BASE);
def IARB_IP_GET_DEFAULT() :
	return "0x0";

IARB_IP_b_PORT_INVALID_ADAPTIVE                                           = 0;

IARB_IM_WIDTH                                                             = 1;
def IARB_IM(qword) :
	return ((qword * 8) + 0x0600610 + SCHED_BASE);
def IARB_IM_GET_DEFAULT() :
	return "0x1";

IARB_IM_b_PORT_INVALID_ADAPTIVE                                           = 0;

# Auto generated reg functions end
1;
