$date
	Mon Sep 25 12:16:28 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module main $end
$scope module testing $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # c $end
$var wire 1 $ y $end
$var wire 1 % z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1$
1%
1#
#20
1%
1"
0#
#30
0$
0%
1#
#40
1$
1%
1!
0"
0#
#50
0%
0$
1#
#60
0%
0$
1"
0#
#70
1%
1$
1#
#80
