# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/clock/st/st,flexgen.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: STMicroelectronics STi platform flexgen Clock Controller

maintainers:
  - Patrice Chotard <patrice.chotard@foss.st.com>

description: |
  Binding for a type of flexgen structure found on certain
  STMicroelectronics consumer electronics SoC devices

  This structure includes
    - a clock cross bar (represented by a mux element)
    - a pre and final dividers (represented by a divider and gate elements)

  Please find an example below

      Clockgen block diagram
      -------------------------------------------------------------------
     |                     Flexgen structure                             |
     |                  ---------------------------------------------    |
     |                 |    -------       --------       --------    |   |
  clk_sysin            |   |       |     |        |     |        |   |   |
  ---|-----------------|-->|       |     |        |     |        |   |   |
     | |               |   |       |     |        |     |        |   |   |
     | |   -------     |   |       |     |Pre     |     |Final   |   |   |
     | |  |PLL0   |    |   |       |     |Dividers|     |Dividers|   |   |
     | |->|       |    |   |       |     |  x32   |     |  x32   |   |   |
     | |  |  odf_0|----|-->|       |     |        |     |        |   |   |
     | |  |       |    |   |       |     |        |     |        |   |   |
     | |  |       |    |   |       |     |        |     |        |   |   |
     | |  |       |    |   |       |     |        |     |        |   |   |
     | |  |       |    |   |       |     |        |     |        |   |   |
     | |   -------     |   |       |     |        |     |        |   |   |
     | |               |   |       |     |        |     |        |   |   |
     | |   -------     |   | Clock |     |        |     |        |   |   |
     | |  |PLL1   |    |   |       |     |        |     |        |   |   |
     | |->|       |    |   | Cross |     |        |     |        |   |   |
     | |  |  odf_0|----|-->|       |     |        |     |        | CLK_DIV[31:0]
     | |  |       |    |   | Bar   |====>|        |====>|        |===|=========>
     | |  |       |    |   |       |     |        |     |        |   |   |
     | |  |       |    |   |       |     |        |     |        |   |   |
     | |  |       |    |   |       |     |        |     |        |   |   |
     | |   -------     |   |       |     |        |     |        |   |   |
     | |               |   |       |     |        |     |        |   |   |
     | |   -------     |   |       |     |        |     |        |   |   |
     | |  |QUADFS |    |   |       |     |        |     |        |   |   |
     | |->|    ch0|----|-->|       |     |        |     |        |   |   |
     |    |       |    |   |       |     |        |     |        |   |   |
     |    |    ch1|----|-->|       |     |        |     |        |   |   |
     |    |       |    |   |       |     |        |     |        |   |   |
     |    |    ch2|----|-->|       |     | DIV    |     | DIV    |   |   |
     |    |       |    |   |       |     |  1 to  |     |  1 to  |   |   |
     |    |    ch3|----|-->|       |     |   1024 |     |     64 |   |   |
     |     -------     |   |       |     |        |     |        |   |   |
     |                 |    -------       --------       --------    |   |
     |                   --------------------------------------------    |
     |                                                                   |
      -------------------------------------------------------------------

properties:
  "#clock-cells":
    const: 1

  compatible:
    items:
      - const: st,flexgen
      - enum:
          - st,flexgen-audio
          - st,flexgen-video
          - st,flexgen-stih407-a0
          - st,flexgen-stih407-c0
          - st,flexgen-stih407-d0
          - st,flexgen-stih407-d2
          - st,flexgen-stih407-d3
          - st,flexgen-stih410-a0
          - st,flexgen-stih410-c0
          - st,flexgen-stih410-d0
          - st,flexgen-stih418-c0
          - st,flexgen-stih418-d2

  clocks: true

  clock-output-names:
    description:
      List of strings used to name the clock outputs
    deprecated: true

required:
  - "#clock-cells"
  - compatible
  - clocks

additionalProperties: false

examples:
  - |
    clk_s_c0_flexgen: clk-s-c0-flexgen {
      #clock-cells = <1>;
      compatible = "st,flexgen", "st,flexgen-stih418-c0";

      clocks = <&clk_s_c0_pll0 0>,
               <&clk_s_c0_pll1 0>,
               <&clk_s_c0_quadfs 0>,
               <&clk_s_c0_quadfs 1>,
               <&clk_s_c0_quadfs 2>,
               <&clk_s_c0_quadfs 3>,
               <&clk_sysin>;
    };

...
