"CPU%u enabling wrong PMNC counter IRQ enable %d\n"	,	L_7
get_hw_events	,	V_23
armv7_pmnc_write_evtsel	,	F_14
exclude_hv	,	V_59
"CPU%u selecting wrong PMNC counter %d\n"	,	L_2
armv7_a15_pmu_init	,	F_49
hw	,	V_40
armv7_pmnc_counter_has_overflowed	,	F_6
armv7_pmnc_enable_intens	,	F_17
raw_spin_unlock_irqrestore	,	F_24
armv7_a8_perf_cache_map	,	V_66
"ARMv7 Cortex-A15"	,	L_21
dev	,	V_29
armv7_a9_perf_map	,	V_67
armv7_a5_perf_cache_map	,	V_70
ARMV7_IDX_COUNTER_LAST	,	V_7
nb_cnt	,	V_62
get_irq_regs	,	F_27
id	,	V_76
armpmu_event_set_period	,	F_31
events	,	V_21
val	,	V_1
period	,	V_41
armv7pmu_enable_event	,	F_22
exclude_user	,	V_55
armv7_a15_perf_map	,	V_71
armv7pmu_write_counter	,	F_13
"CPU%u enabling wrong PMNC counter %d\n"	,	L_5
IRQ_HANDLED	,	V_44
ARMV7_EXCLUDE_USER	,	V_56
exclude_idle	,	V_53
hwc	,	V_18
ARMV7_FLAG_MASK	,	V_13
pr_err	,	F_7
armv7_pmnc_enable_counter	,	F_15
armv7_a8_perf_map	,	V_65
armv7_pmnc_disable_counter	,	F_16
perf_sample_data_init	,	F_28
armv7_a15_map_event	,	F_44
IRQ_NONE	,	V_35
ARMV7_PMNC_P	,	V_63
EPERM	,	V_54
arm_pmu	,	V_75
pmnc	,	V_3
hw_perf_event	,	V_17
armv7pmu_disable_event	,	F_25
flags	,	V_19
armv7_read_num_pmnc_events	,	F_45
exclude_kernel	,	V_57
pmu_hw_events	,	V_20
ARMV7_IDX_CYCLE_COUNTER	,	V_6
ARMV7_EVTYPE_MASK	,	V_12
ARM_PERF_PMU_ID_CA15	,	V_82
"CPU%u disabling wrong PMNC counter IRQ enable %d\n"	,	L_8
armv7pmu_set_event_filter	,	F_38
event	,	V_39
armpmu_event_update	,	F_30
ARMV7_PERFCTR_CPU_CYCLES	,	V_48
"PMNC  =0x%08x\n"	,	L_10
map_cpu_event	,	F_41
"INTENS=0x%08x\n"	,	L_12
"CNT[%d] count =0x%08x\n"	,	L_16
"ARMv7 Cortex-A5"	,	L_20
evtype	,	V_46
cnt	,	V_14
EAGAIN	,	V_50
armv7pmu	,	V_25
cpu_hw_events	,	V_36
regs	,	V_34
armv7_a9_map_event	,	F_42
armv7_pmnc_disable_intens	,	F_18
pmu_lock	,	V_24
"CPU%u reading wrong counter %d\n"	,	L_3
EINVAL	,	V_10
armv7_pmnc_select_counter	,	F_11
irq_num	,	V_28
armv7_pmnc_read	,	F_1
disable	,	V_43
test_and_set_bit	,	F_37
armv7_pmnc_has_overflowed	,	F_4
armv7_a5_perf_map	,	V_69
__init	,	T_3
isb	,	F_3
smp_processor_id	,	F_8
armv7_a8_pmu_init	,	F_46
used_mask	,	V_49
ARMV7_PMNC_E	,	V_45
ARMV7_PMNC_C	,	V_64
ARM_PERF_PMU_ID_CA9	,	V_80
ARM_PERF_PMU_ID_CA8	,	V_77
data	,	V_31
ARMV7_PMNC_MASK	,	V_2
ARMV7_OVERFLOWED_MASK	,	V_4
armv7_pmnc_counter_valid	,	F_5
ARMV7_IDX_COUNTER0	,	V_16
armv7_a5_pmu_init	,	F_48
"PMNC registers dump:\n"	,	L_9
"FLAGS =0x%08x\n"	,	L_13
u32	,	T_1
cpuc	,	V_32
"CPU%u disabling wrong PMNC counter %d\n"	,	L_6
ARMV7_IDX_TO_COUNTER	,	F_9
ARM_PERF_PMU_ID_CA5	,	V_81
info	,	V_61
ret	,	V_8
pt_regs	,	V_33
__get_cpu_var	,	F_29
perf_sample_data	,	V_30
"CPU%u checking wrong counter %d overflow status\n"	,	L_1
config_base	,	V_27
ARMV7_EVTYPE_EVENT	,	V_47
armv7_pmnc_dump_regs	,	F_20
perf_event_attr	,	V_51
armv7_pmnc_write	,	F_2
armv7_pmnc_getreset_flags	,	F_19
raw_spin_lock_irqsave	,	F_23
name	,	V_78
idx	,	V_5
"CPU%u writing wrong counter %d\n"	,	L_4
armv7_a9_perf_cache_map	,	V_68
perf_event	,	V_38
KERN_INFO	,	V_15
cpu_pmu	,	V_22
"ARMv7 Cortex-A8"	,	L_18
printk	,	F_21
armv7_a8_map_event	,	F_40
irq_work_run	,	F_33
ARMV7_EXCLUDE_PL1	,	V_58
"CCNT  =0x%08x\n"	,	L_15
armv7_a9_pmu_init	,	F_47
armv7pmu_start	,	F_34
"CNT[%d] evtsel=0x%08x\n"	,	L_17
perf_event_overflow	,	F_32
attr	,	V_52
value	,	V_11
num_events	,	V_37
"ARMv7 Cortex-A9"	,	L_19
armv7pmu_read_counter	,	F_12
last_period	,	V_42
set_event_filter	,	V_26
armv7pmu_handle_irq	,	F_26
armv7pmu_get_event_idx	,	F_36
armv7_a5_map_event	,	F_43
map_event	,	V_79
armv7_a15_perf_cache_map	,	V_72
ARMV7_PMNC_N_MASK	,	V_74
irqreturn_t	,	T_2
counter	,	V_9
BIT	,	F_10
ARMV7_PMNC_N_SHIFT	,	V_73
"CNTENS=0x%08x\n"	,	L_11
"SELECT=0x%08x\n"	,	L_14
armv7pmu_stop	,	F_35
armv7pmu_reset	,	F_39
ARMV7_INCLUDE_HYP	,	V_60
