$date
	Mon Oct  8 13:43:40 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module test $end
$var wire 8 ! timer [7:0] $end
$var reg 1 " clk $end
$scope module instance_name $end
$var wire 1 " clk $end
$var wire 8 # out [7:0] $end
$var reg 8 $ counter [7:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 % i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b1 $
b1 #
1"
b1 !
$end
#1
0"
b1 %
#2
b10 !
b10 #
b10 $
1"
b10 %
#3
0"
b11 %
#4
b11 !
b11 #
b11 $
1"
b100 %
#5
0"
b101 %
#6
b100 !
b100 #
b100 $
1"
b110 %
#7
0"
b111 %
#8
b101 !
b101 #
b101 $
1"
b1000 %
#9
0"
b1001 %
#10
b110 !
b110 #
b110 $
1"
b1010 %
#11
0"
b1011 %
#12
b111 !
b111 #
b111 $
1"
b1100 %
#13
0"
b1101 %
#14
b1000 !
b1000 #
b1000 $
1"
b1110 %
#15
0"
b1111 %
#16
b1001 !
b1001 #
b1001 $
1"
b10000 %
#17
0"
b10001 %
#18
b1010 !
b1010 #
b1010 $
1"
b10010 %
#19
0"
b10011 %
#20
b1011 !
b1011 #
b1011 $
1"
b10100 %
#21
0"
b10101 %
#22
b1100 !
b1100 #
b1100 $
1"
b10110 %
#23
0"
b10111 %
#24
b1101 !
b1101 #
b1101 $
1"
b11000 %
#25
0"
b11001 %
#26
b1110 !
b1110 #
b1110 $
1"
b11010 %
#27
0"
b11011 %
#28
b1111 !
b1111 #
b1111 $
1"
b11100 %
#29
0"
b11101 %
#30
b10000 !
b10000 #
b10000 $
1"
b11110 %
#31
0"
b11111 %
#32
b10001 !
b10001 #
b10001 $
1"
b100000 %
#33
0"
b100001 %
#34
b10010 !
b10010 #
b10010 $
1"
b100010 %
#35
0"
b100011 %
#36
b10011 !
b10011 #
b10011 $
1"
b100100 %
#37
0"
b100101 %
#38
b10100 !
b10100 #
b10100 $
1"
b100110 %
#39
0"
b100111 %
#40
b10101 !
b10101 #
b10101 $
1"
b101000 %
#41
0"
b101001 %
#42
b10110 !
b10110 #
b10110 $
1"
b101010 %
#43
0"
b101011 %
#44
b10111 !
b10111 #
b10111 $
1"
b101100 %
#45
0"
b101101 %
#46
b11000 !
b11000 #
b11000 $
1"
b101110 %
#47
0"
b101111 %
#48
b11001 !
b11001 #
b11001 $
1"
b110000 %
#49
0"
b110001 %
#50
b110010 %
