Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Jun  3 10:59:42 2025
| Host         : Rathish running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Processor_4bit_control_sets_placed.rpt
| Design       : Processor_4bit
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            1 |
|      4 |            2 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |              25 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+-------------------------+----------------------+------------------+----------------+
|    Clock Signal   |      Enable Signal      |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-------------------+-------------------------+----------------------+------------------+----------------+
|  Clk_IBUF_BUFG    |                         |                      |                1 |              1 |
|  Slow_Clock_0/CLK |                         | Res_IBUF             |                1 |              3 |
|  Slow_Clock_0/CLK | Program_counter_0/En[0] | Res_IBUF             |                1 |              4 |
|  Slow_Clock_0/CLK | Program_counter_0/En[1] | Res_IBUF             |                1 |              4 |
|  Clk_IBUF_BUFG    |                         | Slow_Clock_0/clk_div |                7 |             25 |
+-------------------+-------------------------+----------------------+------------------+----------------+


