[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/ComplexHierPath/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/ComplexHierPath/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<217> s<216> l<1:1> el<1:0>
n<none> u<2> t<StringConst> p<3> l<1:18> el<1:22>
n<> u<3> t<Default_nettype_directive> p<4> c<2> l<1:1> el<1:22>
n<> u<4> t<Top_directives> p<5> c<3> l<1:1> el<1:22>
n<> u<5> t<Description> p<216> c<4> s<215> l<1:1> el<1:22>
n<module> u<6> t<Module_keyword> p<16> s<7> l<2:1> el<2:7>
n<genblk_dive_top> u<7> t<StringConst> p<16> s<15> l<2:8> el<2:23>
n<> u<8> t<PortDir_Out> p<12> s<11> l<2:24> el<2:30>
n<> u<9> t<NetType_Wire> p<11> s<10> l<2:31> el<2:35>
n<> u<10> t<Data_type_or_implicit> p<11> l<2:36> el<2:36>
n<> u<11> t<Net_port_type> p<12> c<9> l<2:31> el<2:35>
n<> u<12> t<Net_port_header> p<14> c<8> s<13> l<2:24> el<2:35>
n<x> u<13> t<StringConst> p<14> l<2:36> el<2:37>
n<> u<14> t<Ansi_port_declaration> p<15> c<12> l<2:24> el<2:37>
n<> u<15> t<List_of_port_declarations> p<16> c<14> l<2:23> el<2:38>
n<> u<16> t<Module_ansi_header> p<214> c<6> s<193> l<2:1> el<2:39>
n<1> u<17> t<IntConst> p<18> l<4:21> el<4:22>
n<> u<18> t<Primary_literal> p<19> c<17> l<4:21> el<4:22>
n<> u<19> t<Constant_primary> p<20> c<18> l<4:21> el<4:22>
n<> u<20> t<Constant_expression> p<185> c<19> s<183> l<4:21> el<4:22>
n<Z> u<21> t<StringConst> p<183> s<181> l<4:32> el<4:33>
n<1> u<22> t<IntConst> p<23> l<5:29> el<5:30>
n<> u<23> t<Primary_literal> p<24> c<22> l<5:29> el<5:30>
n<> u<24> t<Constant_primary> p<25> c<23> l<5:29> el<5:30>
n<> u<25> t<Constant_expression> p<176> c<24> s<174> l<5:29> el<5:30>
n<A> u<26> t<StringConst> p<174> s<38> l<5:40> el<5:41>
n<> u<27> t<NetType_Wire> p<32> s<28> l<6:33> el<6:37>
n<> u<28> t<Data_type_or_implicit> p<32> s<31> l<6:38> el<6:38>
n<x> u<29> t<StringConst> p<30> l<6:38> el<6:39>
n<> u<30> t<Net_decl_assignment> p<31> c<29> l<6:38> el<6:39>
n<> u<31> t<List_of_net_decl_assignments> p<32> c<30> l<6:38> el<6:39>
n<> u<32> t<Net_declaration> p<33> c<27> l<6:33> el<6:40>
n<> u<33> t<Package_or_generate_item_declaration> p<34> c<32> l<6:33> el<6:40>
n<> u<34> t<Module_or_generate_item_declaration> p<35> c<33> l<6:33> el<6:40>
n<> u<35> t<Module_common_item> p<36> c<34> l<6:33> el<6:40>
n<> u<36> t<Module_or_generate_item> p<37> c<35> l<6:33> el<6:40>
n<> u<37> t<Generate_item> p<38> c<36> l<6:33> el<6:40>
n<> u<38> t<Generate_block> p<174> c<37> s<150> l<6:33> el<6:40>
n<1> u<39> t<IntConst> p<40> l<7:37> el<7:38>
n<> u<40> t<Primary_literal> p<41> c<39> l<7:37> el<7:38>
n<> u<41> t<Constant_primary> p<42> c<40> l<7:37> el<7:38>
n<> u<42> t<Constant_expression> p<145> c<41> s<143> l<7:37> el<7:38>
n<B> u<43> t<StringConst> p<143> s<55> l<7:48> el<7:49>
n<> u<44> t<NetType_Wire> p<49> s<45> l<8:41> el<8:45>
n<> u<45> t<Data_type_or_implicit> p<49> s<48> l<8:46> el<8:46>
n<x> u<46> t<StringConst> p<47> l<8:46> el<8:47>
n<> u<47> t<Net_decl_assignment> p<48> c<46> l<8:46> el<8:47>
n<> u<48> t<List_of_net_decl_assignments> p<49> c<47> l<8:46> el<8:47>
n<> u<49> t<Net_declaration> p<50> c<44> l<8:41> el<8:48>
n<> u<50> t<Package_or_generate_item_declaration> p<51> c<49> l<8:41> el<8:48>
n<> u<51> t<Module_or_generate_item_declaration> p<52> c<50> l<8:41> el<8:48>
n<> u<52> t<Module_common_item> p<53> c<51> l<8:41> el<8:48>
n<> u<53> t<Module_or_generate_item> p<54> c<52> l<8:41> el<8:48>
n<> u<54> t<Generate_item> p<55> c<53> l<8:41> el<8:48>
n<> u<55> t<Generate_block> p<143> c<54> s<119> l<8:41> el<8:48>
n<1> u<56> t<IntConst> p<57> l<9:45> el<9:46>
n<> u<57> t<Primary_literal> p<58> c<56> l<9:45> el<9:46>
n<> u<58> t<Constant_primary> p<59> c<57> l<9:45> el<9:46>
n<> u<59> t<Constant_expression> p<114> c<58> s<112> l<9:45> el<9:46>
n<C> u<60> t<StringConst> p<112> s<72> l<9:56> el<9:57>
n<> u<61> t<NetType_Wire> p<66> s<62> l<10:49> el<10:53>
n<> u<62> t<Data_type_or_implicit> p<66> s<65> l<10:54> el<10:54>
n<x> u<63> t<StringConst> p<64> l<10:54> el<10:55>
n<> u<64> t<Net_decl_assignment> p<65> c<63> l<10:54> el<10:55>
n<> u<65> t<List_of_net_decl_assignments> p<66> c<64> l<10:54> el<10:55>
n<> u<66> t<Net_declaration> p<67> c<61> l<10:49> el<10:56>
n<> u<67> t<Package_or_generate_item_declaration> p<68> c<66> l<10:49> el<10:56>
n<> u<68> t<Module_or_generate_item_declaration> p<69> c<67> l<10:49> el<10:56>
n<> u<69> t<Module_common_item> p<70> c<68> l<10:49> el<10:56>
n<> u<70> t<Module_or_generate_item> p<71> c<69> l<10:49> el<10:56>
n<> u<71> t<Generate_item> p<72> c<70> l<10:49> el<10:56>
n<> u<72> t<Generate_block> p<112> c<71> s<89> l<10:49> el<10:56>
n<B> u<73> t<StringConst> p<74> l<11:56> el<11:57>
n<> u<74> t<Ps_or_hierarchical_identifier> p<78> c<73> s<77> l<11:56> el<11:57>
n<x> u<75> t<StringConst> p<77> s<76> l<11:58> el<11:59>
n<> u<76> t<Constant_bit_select> p<77> l<11:60> el<11:60>
n<> u<77> t<Constant_select> p<78> c<75> l<11:57> el<11:59>
n<> u<78> t<Net_lvalue> p<83> c<74> s<82> l<11:56> el<11:59>
n<0> u<79> t<IntConst> p<80> l<11:62> el<11:63>
n<> u<80> t<Primary_literal> p<81> c<79> l<11:62> el<11:63>
n<> u<81> t<Primary> p<82> c<80> l<11:62> el<11:63>
n<> u<82> t<Expression> p<83> c<81> l<11:62> el<11:63>
n<> u<83> t<Net_assignment> p<84> c<78> l<11:56> el<11:63>
n<> u<84> t<List_of_net_assignments> p<85> c<83> l<11:56> el<11:63>
n<> u<85> t<Continuous_assign> p<86> c<84> l<11:49> el<11:64>
n<> u<86> t<Module_common_item> p<87> c<85> l<11:49> el<11:64>
n<> u<87> t<Module_or_generate_item> p<88> c<86> l<11:49> el<11:64>
n<> u<88> t<Generate_item> p<89> c<87> l<11:49> el<11:64>
n<> u<89> t<Generate_block> p<112> c<88> s<110> l<11:49> el<11:64>
n<> u<90> t<NetType_Wire> p<104> s<91> l<12:49> el<12:53>
n<> u<91> t<Data_type_or_implicit> p<104> s<103> l<12:54> el<12:54>
n<z> u<92> t<StringConst> p<102> s<101> l<12:54> el<12:55>
n<A> u<93> t<StringConst> p<99> s<94> l<12:58> el<12:59>
n<B> u<94> t<StringConst> p<99> s<95> l<12:60> el<12:61>
n<C> u<95> t<StringConst> p<99> s<96> l<12:62> el<12:63>
n<x> u<96> t<StringConst> p<99> s<98> l<12:64> el<12:65>
n<> u<97> t<Bit_select> p<98> l<12:65> el<12:65>
n<> u<98> t<Select> p<99> c<97> l<12:65> el<12:65>
n<> u<99> t<Complex_func_call> p<100> c<93> l<12:58> el<12:65>
n<> u<100> t<Primary> p<101> c<99> l<12:58> el<12:65>
n<> u<101> t<Expression> p<102> c<100> l<12:58> el<12:65>
n<> u<102> t<Net_decl_assignment> p<103> c<92> l<12:54> el<12:65>
n<> u<103> t<List_of_net_decl_assignments> p<104> c<102> l<12:54> el<12:65>
n<> u<104> t<Net_declaration> p<105> c<90> l<12:49> el<12:66>
n<> u<105> t<Package_or_generate_item_declaration> p<106> c<104> l<12:49> el<12:66>
n<> u<106> t<Module_or_generate_item_declaration> p<107> c<105> l<12:49> el<12:66>
n<> u<107> t<Module_common_item> p<108> c<106> l<12:49> el<12:66>
n<> u<108> t<Module_or_generate_item> p<109> c<107> l<12:49> el<12:66>
n<> u<109> t<Generate_item> p<110> c<108> l<12:49> el<12:66>
n<> u<110> t<Generate_block> p<112> c<109> s<111> l<12:49> el<12:66>
n<> u<111> t<End> p<112> l<13:41> el<13:44>
n<> u<112> t<Generate_block> p<114> c<60> l<9:48> el<13:44>
n<> u<113> t<IF> p<114> s<59> l<9:41> el<9:43>
n<> u<114> t<If_generate_construct> p<115> c<113> l<9:41> el<13:44>
n<> u<115> t<Conditional_generate_construct> p<116> c<114> l<9:41> el<13:44>
n<> u<116> t<Module_common_item> p<117> c<115> l<9:41> el<13:44>
n<> u<117> t<Module_or_generate_item> p<118> c<116> l<9:41> el<13:44>
n<> u<118> t<Generate_item> p<119> c<117> l<9:41> el<13:44>
n<> u<119> t<Generate_block> p<143> c<118> s<141> l<9:41> el<13:44>
n<A> u<120> t<StringConst> p<121> l<14:48> el<14:49>
n<> u<121> t<Ps_or_hierarchical_identifier> p<125> c<120> s<124> l<14:48> el<14:49>
n<x> u<122> t<StringConst> p<124> s<123> l<14:50> el<14:51>
n<> u<123> t<Constant_bit_select> p<124> l<14:52> el<14:52>
n<> u<124> t<Constant_select> p<125> c<122> l<14:49> el<14:51>
n<> u<125> t<Net_lvalue> p<135> c<121> s<134> l<14:48> el<14:51>
n<A> u<126> t<StringConst> p<132> s<127> l<14:54> el<14:55>
n<B> u<127> t<StringConst> p<132> s<128> l<14:56> el<14:57>
n<C> u<128> t<StringConst> p<132> s<129> l<14:58> el<14:59>
n<x> u<129> t<StringConst> p<132> s<131> l<14:60> el<14:61>
n<> u<130> t<Bit_select> p<131> l<14:61> el<14:61>
n<> u<131> t<Select> p<132> c<130> l<14:61> el<14:61>
n<> u<132> t<Complex_func_call> p<133> c<126> l<14:54> el<14:61>
n<> u<133> t<Primary> p<134> c<132> l<14:54> el<14:61>
n<> u<134> t<Expression> p<135> c<133> l<14:54> el<14:61>
n<> u<135> t<Net_assignment> p<136> c<125> l<14:48> el<14:61>
n<> u<136> t<List_of_net_assignments> p<137> c<135> l<14:48> el<14:61>
n<> u<137> t<Continuous_assign> p<138> c<136> l<14:41> el<14:62>
n<> u<138> t<Module_common_item> p<139> c<137> l<14:41> el<14:62>
n<> u<139> t<Module_or_generate_item> p<140> c<138> l<14:41> el<14:62>
n<> u<140> t<Generate_item> p<141> c<139> l<14:41> el<14:62>
n<> u<141> t<Generate_block> p<143> c<140> s<142> l<14:41> el<14:62>
n<> u<142> t<End> p<143> l<15:33> el<15:36>
n<> u<143> t<Generate_block> p<145> c<43> l<7:40> el<15:36>
n<> u<144> t<IF> p<145> s<42> l<7:33> el<7:35>
n<> u<145> t<If_generate_construct> p<146> c<144> l<7:33> el<15:36>
n<> u<146> t<Conditional_generate_construct> p<147> c<145> l<7:33> el<15:36>
n<> u<147> t<Module_common_item> p<148> c<146> l<7:33> el<15:36>
n<> u<148> t<Module_or_generate_item> p<149> c<147> l<7:33> el<15:36>
n<> u<149> t<Generate_item> p<150> c<148> l<7:33> el<15:36>
n<> u<150> t<Generate_block> p<174> c<149> s<172> l<7:33> el<15:36>
n<B> u<151> t<StringConst> p<152> l<16:40> el<16:41>
n<> u<152> t<Ps_or_hierarchical_identifier> p<158> c<151> s<157> l<16:40> el<16:41>
n<C> u<153> t<StringConst> p<157> s<154> l<16:42> el<16:43>
n<> u<154> t<Constant_bit_select> p<157> s<155> l<16:43> el<16:43>
n<x> u<155> t<StringConst> p<157> s<156> l<16:44> el<16:45>
n<> u<156> t<Constant_bit_select> p<157> l<16:46> el<16:46>
n<> u<157> t<Constant_select> p<158> c<153> l<16:41> el<16:45>
n<> u<158> t<Net_lvalue> p<166> c<152> s<165> l<16:40> el<16:45>
n<B> u<159> t<StringConst> p<163> s<160> l<16:48> el<16:49>
n<x> u<160> t<StringConst> p<163> s<162> l<16:50> el<16:51>
n<> u<161> t<Bit_select> p<162> l<16:51> el<16:51>
n<> u<162> t<Select> p<163> c<161> l<16:51> el<16:51>
n<> u<163> t<Complex_func_call> p<164> c<159> l<16:48> el<16:51>
n<> u<164> t<Primary> p<165> c<163> l<16:48> el<16:51>
n<> u<165> t<Expression> p<166> c<164> l<16:48> el<16:51>
n<> u<166> t<Net_assignment> p<167> c<158> l<16:40> el<16:51>
n<> u<167> t<List_of_net_assignments> p<168> c<166> l<16:40> el<16:51>
n<> u<168> t<Continuous_assign> p<169> c<167> l<16:33> el<16:52>
n<> u<169> t<Module_common_item> p<170> c<168> l<16:33> el<16:52>
n<> u<170> t<Module_or_generate_item> p<171> c<169> l<16:33> el<16:52>
n<> u<171> t<Generate_item> p<172> c<170> l<16:33> el<16:52>
n<> u<172> t<Generate_block> p<174> c<171> s<173> l<16:33> el<16:52>
n<> u<173> t<End> p<174> l<17:25> el<17:28>
n<> u<174> t<Generate_block> p<176> c<26> l<5:32> el<17:28>
n<> u<175> t<IF> p<176> s<25> l<5:25> el<5:27>
n<> u<176> t<If_generate_construct> p<177> c<175> l<5:25> el<17:28>
n<> u<177> t<Conditional_generate_construct> p<178> c<176> l<5:25> el<17:28>
n<> u<178> t<Module_common_item> p<179> c<177> l<5:25> el<17:28>
n<> u<179> t<Module_or_generate_item> p<180> c<178> l<5:25> el<17:28>
n<> u<180> t<Generate_item> p<181> c<179> l<5:25> el<17:28>
n<> u<181> t<Generate_block> p<183> c<180> s<182> l<5:25> el<17:28>
n<> u<182> t<End> p<183> l<18:17> el<18:20>
n<> u<183> t<Generate_block> p<185> c<21> l<4:24> el<18:20>
n<> u<184> t<IF> p<185> s<20> l<4:17> el<4:19>
n<> u<185> t<If_generate_construct> p<186> c<184> l<4:17> el<18:20>
n<> u<186> t<Conditional_generate_construct> p<187> c<185> l<4:17> el<18:20>
n<> u<187> t<Module_common_item> p<188> c<186> l<4:17> el<18:20>
n<> u<188> t<Module_or_generate_item> p<189> c<187> l<4:17> el<18:20>
n<> u<189> t<Generate_item> p<190> c<188> l<4:17> el<18:20>
n<> u<190> t<Generate_block> p<192> c<189> s<191> l<4:17> el<18:20>
n<> u<191> t<Endgenerate> p<192> l<19:9> el<19:20>
n<> u<192> t<Generate_region> p<193> c<190> l<3:9> el<19:20>
n<> u<193> t<Non_port_module_item> p<214> c<192> s<212> l<3:9> el<19:20>
n<x> u<194> t<StringConst> p<195> l<20:16> el<20:17>
n<> u<195> t<Ps_or_hierarchical_identifier> p<198> c<194> s<197> l<20:16> el<20:17>
n<> u<196> t<Constant_bit_select> p<197> l<20:18> el<20:18>
n<> u<197> t<Constant_select> p<198> c<196> l<20:18> el<20:18>
n<> u<198> t<Net_lvalue> p<207> c<195> s<206> l<20:16> el<20:17>
n<Z> u<199> t<StringConst> p<204> s<200> l<20:20> el<20:21>
n<A> u<200> t<StringConst> p<204> s<201> l<20:22> el<20:23>
n<x> u<201> t<StringConst> p<204> s<203> l<20:24> el<20:25>
n<> u<202> t<Bit_select> p<203> l<20:25> el<20:25>
n<> u<203> t<Select> p<204> c<202> l<20:25> el<20:25>
n<> u<204> t<Complex_func_call> p<205> c<199> l<20:20> el<20:25>
n<> u<205> t<Primary> p<206> c<204> l<20:20> el<20:25>
n<> u<206> t<Expression> p<207> c<205> l<20:20> el<20:25>
n<> u<207> t<Net_assignment> p<208> c<198> l<20:16> el<20:25>
n<> u<208> t<List_of_net_assignments> p<209> c<207> l<20:16> el<20:25>
n<> u<209> t<Continuous_assign> p<210> c<208> l<20:9> el<20:26>
n<> u<210> t<Module_common_item> p<211> c<209> l<20:9> el<20:26>
n<> u<211> t<Module_or_generate_item> p<212> c<210> l<20:9> el<20:26>
n<> u<212> t<Non_port_module_item> p<214> c<211> s<213> l<20:9> el<20:26>
n<> u<213> t<Endmodule> p<214> l<21:1> el<21:10>
n<> u<214> t<Module_declaration> p<215> c<16> l<2:1> el<21:10>
n<> u<215> t<Description> p<216> c<214> l<2:1> el<21:10>
n<> u<216> t<Source_text> p<217> c<5> l<1:1> el<21:10>
n<> u<217> t<Top_level_rule> c<1> l<1:1> el<21:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ComplexHierPath/dut.sv:2:1: No timescale set for "genblk_dive_top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/ComplexHierPath/dut.sv:2:1: Compile module "work@genblk_dive_top".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/ComplexHierPath/dut.sv:4:17: Compile generate block "work@genblk_dive_top.Z".

[INF:CP0335] ${SURELOG_DIR}/tests/ComplexHierPath/dut.sv:5:25: Compile generate block "work@genblk_dive_top.Z.A".

[INF:CP0335] ${SURELOG_DIR}/tests/ComplexHierPath/dut.sv:7:33: Compile generate block "work@genblk_dive_top.Z.A.B".

[INF:CP0335] ${SURELOG_DIR}/tests/ComplexHierPath/dut.sv:9:41: Compile generate block "work@genblk_dive_top.Z.A.B.C".

[NTE:EL0503] ${SURELOG_DIR}/tests/ComplexHierPath/dut.sv:2:1: Top level module "work@genblk_dive_top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
begin                                                  1
constant                                              11
cont_assign                                            9
design                                                 1
gen_if                                                 4
gen_region                                             1
gen_scope                                              8
gen_scope_array                                        8
hier_path                                             13
logic_net                                              6
logic_typespec                                         7
module_inst                                            4
named_begin                                            4
port                                                   2
ref_obj                                               38
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
begin                                                  1
constant                                              11
cont_assign                                           14
design                                                 1
gen_if                                                 4
gen_region                                             1
gen_scope                                             12
gen_scope_array                                       12
hier_path                                             20
logic_net                                              6
logic_typespec                                         7
module_inst                                            4
named_begin                                            4
port                                                   3
ref_obj                                               60
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ComplexHierPath/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ComplexHierPath/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ComplexHierPath/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@genblk_dive_top)
|vpiElaborated:1
|vpiName:work@genblk_dive_top
|uhdmallModules:
\_module_inst: work@genblk_dive_top (work@genblk_dive_top), file:${SURELOG_DIR}/tests/ComplexHierPath/dut.sv, line:2:1, endln:21:10
  |vpiParent:
  \_design: (work@genblk_dive_top)
  |vpiFullName:work@genblk_dive_top
  |vpiDefName:work@genblk_dive_top
  |vpiNet:
  \_logic_net: (work@genblk_dive_top.x), line:2:36, endln:2:37
    |vpiParent:
    \_module_inst: work@genblk_dive_top (work@genblk_dive_top), file:${SURELOG_DIR}/tests/ComplexHierPath/dut.sv, line:2:1, endln:21:10
    |vpiName:x
    |vpiFullName:work@genblk_dive_top.x
    |vpiNetType:1
  |vpiPort:
  \_port: (x), line:2:36, endln:2:37
    |vpiParent:
    \_module_inst: work@genblk_dive_top (work@genblk_dive_top), file:${SURELOG_DIR}/tests/ComplexHierPath/dut.sv, line:2:1, endln:21:10
    |vpiName:x
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@genblk_dive_top.x.x), line:2:36, endln:2:37
      |vpiParent:
      \_port: (x), line:2:36, endln:2:37
      |vpiName:x
      |vpiFullName:work@genblk_dive_top.x.x
      |vpiActual:
      \_logic_net: (work@genblk_dive_top.x), line:2:36, endln:2:37
    |vpiTypedef:
    \_logic_typespec: , line:2:31, endln:2:35
  |vpiContAssign:
  \_cont_assign: , line:20:16, endln:20:25
    |vpiParent:
    \_module_inst: work@genblk_dive_top (work@genblk_dive_top), file:${SURELOG_DIR}/tests/ComplexHierPath/dut.sv, line:2:1, endln:21:10
    |vpiRhs:
    \_hier_path: (Z.A.x), line:20:20, endln:20:25
      |vpiParent:
      \_cont_assign: , line:20:16, endln:20:25
      |vpiName:Z.A.x
      |vpiActual:
      \_ref_obj: (Z), line:20:20, endln:20:21
        |vpiParent:
        \_hier_path: (Z.A.x), line:20:20, endln:20:25
        |vpiName:Z
      |vpiActual:
      \_ref_obj: (A), line:20:22, endln:20:23
        |vpiParent:
        \_hier_path: (Z.A.x), line:20:20, endln:20:25
        |vpiName:A
      |vpiActual:
      \_ref_obj: (work@genblk_dive_top.x), line:20:24, endln:20:25
        |vpiParent:
        \_hier_path: (Z.A.x), line:20:20, endln:20:25
        |vpiName:x
        |vpiFullName:work@genblk_dive_top.x
    |vpiLhs:
    \_ref_obj: (work@genblk_dive_top.x), line:20:16, endln:20:17
      |vpiParent:
      \_cont_assign: , line:20:16, endln:20:25
      |vpiName:x
      |vpiFullName:work@genblk_dive_top.x
      |vpiActual:
      \_logic_net: (work@genblk_dive_top.x), line:2:36, endln:2:37
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@genblk_dive_top (work@genblk_dive_top), file:${SURELOG_DIR}/tests/ComplexHierPath/dut.sv, line:2:1, endln:21:10
    |vpiStmt:
    \_begin: (work@genblk_dive_top)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@genblk_dive_top
      |vpiStmt:
      \_gen_if: , line:4:17, endln:4:19
        |vpiParent:
        \_begin: (work@genblk_dive_top)
        |vpiCondition:
        \_constant: , line:4:21, endln:4:22
          |vpiParent:
          \_gen_if: , line:4:17, endln:4:19
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiStmt:
        \_named_begin: (work@genblk_dive_top.Z)
          |vpiParent:
          \_gen_if: , line:4:17, endln:4:19
          |vpiName:Z
          |vpiFullName:work@genblk_dive_top.Z
          |vpiStmt:
          \_gen_if: , line:5:25, endln:5:27
            |vpiParent:
            \_named_begin: (work@genblk_dive_top.Z)
            |vpiCondition:
            \_constant: , line:5:29, endln:5:30
              |vpiParent:
              \_gen_if: , line:5:25, endln:5:27
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@genblk_dive_top.Z.A)
              |vpiParent:
              \_gen_if: , line:5:25, endln:5:27
              |vpiName:A
              |vpiFullName:work@genblk_dive_top.Z.A
              |vpiStmt:
              \_gen_if: , line:7:33, endln:7:35
                |vpiParent:
                \_named_begin: (work@genblk_dive_top.Z.A)
                |vpiCondition:
                \_constant: , line:7:37, endln:7:38
                  |vpiParent:
                  \_gen_if: , line:7:33, endln:7:35
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
                |vpiStmt:
                \_named_begin: (work@genblk_dive_top.Z.A.B)
                  |vpiParent:
                  \_gen_if: , line:7:33, endln:7:35
                  |vpiName:B
                  |vpiFullName:work@genblk_dive_top.Z.A.B
                  |vpiStmt:
                  \_gen_if: , line:9:41, endln:9:43
                    |vpiParent:
                    \_named_begin: (work@genblk_dive_top.Z.A.B)
                    |vpiCondition:
                    \_constant: , line:9:45, endln:9:46
                      |vpiParent:
                      \_gen_if: , line:9:41, endln:9:43
                      |vpiDecompile:1
                      |vpiSize:64
                      |UINT:1
                      |vpiConstType:9
                    |vpiStmt:
                    \_named_begin: (work@genblk_dive_top.Z.A.B.C)
                      |vpiParent:
                      \_gen_if: , line:9:41, endln:9:43
                      |vpiName:C
                      |vpiFullName:work@genblk_dive_top.Z.A.B.C
                      |vpiStmt:
                      \_cont_assign: , line:11:56, endln:11:63
                        |vpiParent:
                        \_named_begin: (work@genblk_dive_top.Z.A.B.C)
                        |vpiRhs:
                        \_constant: , line:11:62, endln:11:63
                          |vpiParent:
                          \_cont_assign: , line:11:56, endln:11:63
                          |vpiDecompile:0
                          |vpiSize:64
                          |UINT:0
                          |vpiConstType:9
                        |vpiLhs:
                        \_hier_path: (B.x), line:11:56, endln:11:59
                          |vpiParent:
                          \_cont_assign: , line:11:56, endln:11:63
                          |vpiName:B.x
                          |vpiActual:
                          \_ref_obj: (B), line:11:58, endln:11:59
                            |vpiParent:
                            \_hier_path: (B.x), line:11:56, endln:11:59
                            |vpiName:B
                            |vpiActual:
                            \_named_begin: (work@genblk_dive_top.Z.A.B)
                          |vpiActual:
                          \_ref_obj: (x), line:11:58, endln:11:59
                            |vpiParent:
                            \_hier_path: (B.x), line:11:56, endln:11:59
                            |vpiName:x
                  |vpiStmt:
                  \_cont_assign: , line:14:48, endln:14:61
                    |vpiParent:
                    \_named_begin: (work@genblk_dive_top.Z.A.B)
                    |vpiRhs:
                    \_hier_path: (A.B.C.x), line:14:54, endln:14:61
                      |vpiParent:
                      \_cont_assign: , line:14:48, endln:14:61
                      |vpiName:A.B.C.x
                      |vpiActual:
                      \_ref_obj: (A), line:14:54, endln:14:55
                        |vpiParent:
                        \_hier_path: (A.B.C.x), line:14:54, endln:14:61
                        |vpiName:A
                        |vpiActual:
                        \_named_begin: (work@genblk_dive_top.Z.A)
                      |vpiActual:
                      \_ref_obj: (B), line:14:56, endln:14:57
                        |vpiParent:
                        \_hier_path: (A.B.C.x), line:14:54, endln:14:61
                        |vpiName:B
                        |vpiActual:
                        \_named_begin: (work@genblk_dive_top.Z.A.B)
                      |vpiActual:
                      \_ref_obj: (C), line:14:58, endln:14:59
                        |vpiParent:
                        \_hier_path: (A.B.C.x), line:14:54, endln:14:61
                        |vpiName:C
                        |vpiActual:
                        \_named_begin: (work@genblk_dive_top.Z.A.B.C)
                      |vpiActual:
                      \_ref_obj: (work@genblk_dive_top.Z.A.B.x), line:14:60, endln:14:61
                        |vpiParent:
                        \_hier_path: (A.B.C.x), line:14:54, endln:14:61
                        |vpiName:x
                        |vpiFullName:work@genblk_dive_top.Z.A.B.x
                    |vpiLhs:
                    \_hier_path: (A.x), line:14:48, endln:14:51
                      |vpiParent:
                      \_cont_assign: , line:14:48, endln:14:61
                      |vpiName:A.x
                      |vpiActual:
                      \_ref_obj: (A), line:14:50, endln:14:51
                        |vpiParent:
                        \_hier_path: (A.x), line:14:48, endln:14:51
                        |vpiName:A
                        |vpiActual:
                        \_named_begin: (work@genblk_dive_top.Z.A)
                      |vpiActual:
                      \_ref_obj: (x), line:14:50, endln:14:51
                        |vpiParent:
                        \_hier_path: (A.x), line:14:48, endln:14:51
                        |vpiName:x
              |vpiStmt:
              \_cont_assign: , line:16:40, endln:16:51
                |vpiParent:
                \_named_begin: (work@genblk_dive_top.Z.A)
                |vpiRhs:
                \_hier_path: (B.x), line:16:48, endln:16:51
                  |vpiParent:
                  \_cont_assign: , line:16:40, endln:16:51
                  |vpiName:B.x
                  |vpiActual:
                  \_ref_obj: (B), line:16:48, endln:16:49
                    |vpiParent:
                    \_hier_path: (B.x), line:16:48, endln:16:51
                    |vpiName:B
                    |vpiActual:
                    \_named_begin: (work@genblk_dive_top.Z.A.B)
                  |vpiActual:
                  \_ref_obj: (work@genblk_dive_top.Z.A.x), line:16:50, endln:16:51
                    |vpiParent:
                    \_hier_path: (B.x), line:16:48, endln:16:51
                    |vpiName:x
                    |vpiFullName:work@genblk_dive_top.Z.A.x
                |vpiLhs:
                \_hier_path: (B.C.x), line:16:40, endln:16:45
                  |vpiParent:
                  \_cont_assign: , line:16:40, endln:16:51
                  |vpiName:B.C.x
                  |vpiActual:
                  \_ref_obj: (B), line:16:42, endln:16:43
                    |vpiParent:
                    \_hier_path: (B.C.x), line:16:40, endln:16:45
                    |vpiName:B
                    |vpiActual:
                    \_named_begin: (work@genblk_dive_top.Z.A.B)
                  |vpiActual:
                  \_ref_obj: (C), line:16:42, endln:16:43
                    |vpiParent:
                    \_hier_path: (B.C.x), line:16:40, endln:16:45
                    |vpiName:C
                  |vpiActual:
                  \_ref_obj: (x), line:16:44, endln:16:45
                    |vpiParent:
                    \_hier_path: (B.C.x), line:16:40, endln:16:45
                    |vpiName:x
|uhdmtopModules:
\_module_inst: work@genblk_dive_top (work@genblk_dive_top), file:${SURELOG_DIR}/tests/ComplexHierPath/dut.sv, line:2:1, endln:21:10
  |vpiName:work@genblk_dive_top
  |vpiDefName:work@genblk_dive_top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@genblk_dive_top.x), line:2:36, endln:2:37
    |vpiParent:
    \_module_inst: work@genblk_dive_top (work@genblk_dive_top), file:${SURELOG_DIR}/tests/ComplexHierPath/dut.sv, line:2:1, endln:21:10
    |vpiTypespec:
    \_logic_typespec: , line:2:31, endln:2:35
    |vpiName:x
    |vpiFullName:work@genblk_dive_top.x
    |vpiNetType:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (x), line:2:36, endln:2:37
    |vpiParent:
    \_module_inst: work@genblk_dive_top (work@genblk_dive_top), file:${SURELOG_DIR}/tests/ComplexHierPath/dut.sv, line:2:1, endln:21:10
    |vpiName:x
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@genblk_dive_top.x), line:2:36, endln:2:37
      |vpiParent:
      \_port: (x), line:2:36, endln:2:37
      |vpiName:x
      |vpiFullName:work@genblk_dive_top.x
      |vpiActual:
      \_logic_net: (work@genblk_dive_top.x), line:2:36, endln:2:37
    |vpiTypedef:
    \_logic_typespec: , line:2:31, endln:2:35
    |vpiInstance:
    \_module_inst: work@genblk_dive_top (work@genblk_dive_top), file:${SURELOG_DIR}/tests/ComplexHierPath/dut.sv, line:2:1, endln:21:10
  |vpiGenScopeArray:
  \_gen_scope_array: (work@genblk_dive_top.Z), line:4:17, endln:18:20
    |vpiParent:
    \_module_inst: work@genblk_dive_top (work@genblk_dive_top), file:${SURELOG_DIR}/tests/ComplexHierPath/dut.sv, line:2:1, endln:21:10
    |vpiName:Z
    |vpiFullName:work@genblk_dive_top.Z
    |vpiGenScope:
    \_gen_scope: (work@genblk_dive_top.Z), line:4:17, endln:18:20
      |vpiParent:
      \_gen_scope_array: (work@genblk_dive_top.Z), line:4:17, endln:18:20
      |vpiFullName:work@genblk_dive_top.Z
      |vpiGenScopeArray:
      \_gen_scope_array: (work@genblk_dive_top.Z.A), line:5:25, endln:17:28
        |vpiParent:
        \_gen_scope: (work@genblk_dive_top.Z), line:4:17, endln:18:20
        |vpiName:A
        |vpiFullName:work@genblk_dive_top.Z.A
        |vpiGenScope:
        \_gen_scope: (work@genblk_dive_top.Z.A), line:5:25, endln:17:28
          |vpiParent:
          \_gen_scope_array: (work@genblk_dive_top.Z.A), line:5:25, endln:17:28
          |vpiFullName:work@genblk_dive_top.Z.A
          |vpiNet:
          \_logic_net: (work@genblk_dive_top.Z.A.x), line:6:38, endln:6:39
            |vpiParent:
            \_gen_scope: (work@genblk_dive_top.Z.A), line:5:25, endln:17:28
            |vpiTypespec:
            \_logic_typespec: , line:6:33, endln:6:37
              |vpiParent:
              \_logic_net: (work@genblk_dive_top.Z.A.x), line:6:38, endln:6:39
            |vpiName:x
            |vpiFullName:work@genblk_dive_top.Z.A.x
            |vpiNetType:1
          |vpiContAssign:
          \_cont_assign: , line:16:40, endln:16:51
            |vpiParent:
            \_gen_scope: (work@genblk_dive_top.Z.A), line:5:25, endln:17:28
            |vpiRhs:
            \_hier_path: (B.x), line:16:48, endln:16:51
              |vpiParent:
              \_cont_assign: , line:16:40, endln:16:51
              |vpiName:B.x
              |vpiActual:
              \_ref_obj: (B), line:16:48, endln:16:49
                |vpiParent:
                \_hier_path: (B.x), line:16:48, endln:16:51
                |vpiName:B
                |vpiActual:
                \_gen_scope: (work@genblk_dive_top.Z.A.B), line:7:33, endln:15:36
              |vpiActual:
              \_ref_obj: (work@genblk_dive_top.Z.A.x), line:16:50, endln:16:51
                |vpiParent:
                \_hier_path: (B.x), line:16:48, endln:16:51
                |vpiName:x
                |vpiFullName:work@genblk_dive_top.Z.A.x
                |vpiActual:
                \_logic_net: (work@genblk_dive_top.Z.A.x), line:6:38, endln:6:39
            |vpiLhs:
            \_hier_path: (B.C.x), line:16:40, endln:16:45
              |vpiParent:
              \_cont_assign: , line:16:40, endln:16:51
              |vpiName:B.C.x
              |vpiActual:
              \_ref_obj: (B), line:16:42, endln:16:43
                |vpiParent:
                \_hier_path: (B.C.x), line:16:40, endln:16:45
                |vpiName:B
                |vpiActual:
                \_gen_scope: (work@genblk_dive_top.Z.A.B), line:7:33, endln:15:36
              |vpiActual:
              \_ref_obj: (C), line:16:42, endln:16:43
                |vpiParent:
                \_hier_path: (B.C.x), line:16:40, endln:16:45
                |vpiName:C
                |vpiActual:
                \_gen_scope: (work@genblk_dive_top.Z.A.B.C), line:9:41, endln:13:44
              |vpiActual:
              \_ref_obj: (x), line:16:44, endln:16:45
                |vpiParent:
                \_hier_path: (B.C.x), line:16:40, endln:16:45
                |vpiName:x
                |vpiActual:
                \_logic_net: (work@genblk_dive_top.Z.A.x), line:6:38, endln:6:39
          |vpiGenScopeArray:
          \_gen_scope_array: (work@genblk_dive_top.Z.A.B), line:7:33, endln:15:36
            |vpiParent:
            \_gen_scope: (work@genblk_dive_top.Z.A), line:5:25, endln:17:28
            |vpiName:B
            |vpiFullName:work@genblk_dive_top.Z.A.B
            |vpiGenScope:
            \_gen_scope: (work@genblk_dive_top.Z.A.B), line:7:33, endln:15:36
              |vpiParent:
              \_gen_scope_array: (work@genblk_dive_top.Z.A.B), line:7:33, endln:15:36
              |vpiFullName:work@genblk_dive_top.Z.A.B
              |vpiNet:
              \_logic_net: (work@genblk_dive_top.Z.A.B.x), line:8:46, endln:8:47
                |vpiParent:
                \_gen_scope: (work@genblk_dive_top.Z.A.B), line:7:33, endln:15:36
                |vpiTypespec:
                \_logic_typespec: , line:8:41, endln:8:45
                  |vpiParent:
                  \_logic_net: (work@genblk_dive_top.Z.A.B.x), line:8:46, endln:8:47
                |vpiName:x
                |vpiFullName:work@genblk_dive_top.Z.A.B.x
                |vpiNetType:1
              |vpiContAssign:
              \_cont_assign: , line:14:48, endln:14:61
                |vpiParent:
                \_gen_scope: (work@genblk_dive_top.Z.A.B), line:7:33, endln:15:36
                |vpiRhs:
                \_hier_path: (A.B.C.x), line:14:54, endln:14:61
                  |vpiParent:
                  \_cont_assign: , line:14:48, endln:14:61
                  |vpiName:A.B.C.x
                  |vpiActual:
                  \_ref_obj: (A), line:14:54, endln:14:55
                    |vpiParent:
                    \_hier_path: (A.B.C.x), line:14:54, endln:14:61
                    |vpiName:A
                    |vpiActual:
                    \_gen_scope: (work@genblk_dive_top.Z.A), line:5:25, endln:17:28
                  |vpiActual:
                  \_ref_obj: (B), line:14:56, endln:14:57
                    |vpiParent:
                    \_hier_path: (A.B.C.x), line:14:54, endln:14:61
                    |vpiName:B
                    |vpiActual:
                    \_gen_scope: (work@genblk_dive_top.Z.A.B), line:7:33, endln:15:36
                  |vpiActual:
                  \_ref_obj: (C), line:14:58, endln:14:59
                    |vpiParent:
                    \_hier_path: (A.B.C.x), line:14:54, endln:14:61
                    |vpiName:C
                    |vpiActual:
                    \_gen_scope: (work@genblk_dive_top.Z.A.B.C), line:9:41, endln:13:44
                  |vpiActual:
                  \_ref_obj: (work@genblk_dive_top.Z.A.B.x), line:14:60, endln:14:61
                    |vpiParent:
                    \_hier_path: (A.B.C.x), line:14:54, endln:14:61
                    |vpiName:x
                    |vpiFullName:work@genblk_dive_top.Z.A.B.x
                    |vpiActual:
                    \_logic_net: (work@genblk_dive_top.Z.A.B.x), line:8:46, endln:8:47
                |vpiLhs:
                \_hier_path: (A.x), line:14:48, endln:14:51
                  |vpiParent:
                  \_cont_assign: , line:14:48, endln:14:61
                  |vpiName:A.x
                  |vpiActual:
                  \_ref_obj: (A), line:14:50, endln:14:51
                    |vpiParent:
                    \_hier_path: (A.x), line:14:48, endln:14:51
                    |vpiName:A
                    |vpiActual:
                    \_gen_scope: (work@genblk_dive_top.Z.A), line:5:25, endln:17:28
                  |vpiActual:
                  \_ref_obj: (x), line:14:50, endln:14:51
                    |vpiParent:
                    \_hier_path: (A.x), line:14:48, endln:14:51
                    |vpiName:x
                    |vpiActual:
                    \_logic_net: (work@genblk_dive_top.Z.A.B.x), line:8:46, endln:8:47
              |vpiGenScopeArray:
              \_gen_scope_array: (work@genblk_dive_top.Z.A.B.C), line:9:41, endln:13:44
                |vpiParent:
                \_gen_scope: (work@genblk_dive_top.Z.A.B), line:7:33, endln:15:36
                |vpiName:C
                |vpiFullName:work@genblk_dive_top.Z.A.B.C
                |vpiGenScope:
                \_gen_scope: (work@genblk_dive_top.Z.A.B.C), line:9:41, endln:13:44
                  |vpiParent:
                  \_gen_scope_array: (work@genblk_dive_top.Z.A.B.C), line:9:41, endln:13:44
                  |vpiFullName:work@genblk_dive_top.Z.A.B.C
                  |vpiNet:
                  \_logic_net: (work@genblk_dive_top.Z.A.B.C.x), line:10:54, endln:10:55
                    |vpiParent:
                    \_gen_scope: (work@genblk_dive_top.Z.A.B.C), line:9:41, endln:13:44
                    |vpiTypespec:
                    \_logic_typespec: , line:10:49, endln:10:53
                      |vpiParent:
                      \_logic_net: (work@genblk_dive_top.Z.A.B.C.x), line:10:54, endln:10:55
                    |vpiName:x
                    |vpiFullName:work@genblk_dive_top.Z.A.B.C.x
                    |vpiNetType:1
                  |vpiNet:
                  \_logic_net: (work@genblk_dive_top.Z.A.B.C.z), line:12:54, endln:12:55
                    |vpiParent:
                    \_gen_scope: (work@genblk_dive_top.Z.A.B.C), line:9:41, endln:13:44
                    |vpiTypespec:
                    \_logic_typespec: , line:12:49, endln:12:53
                    |vpiName:z
                    |vpiFullName:work@genblk_dive_top.Z.A.B.C.z
                    |vpiNetType:1
                  |vpiContAssign:
                  \_cont_assign: , line:12:54, endln:12:55
                    |vpiParent:
                    \_gen_scope: (work@genblk_dive_top.Z.A.B.C), line:9:41, endln:13:44
                    |vpiNetDeclAssign:1
                    |vpiRhs:
                    \_hier_path: (A.B.C.x), line:12:58, endln:12:65
                      |vpiParent:
                      \_cont_assign: , line:12:54, endln:12:55
                      |vpiName:A.B.C.x
                      |vpiActual:
                      \_ref_obj: (A), line:12:58, endln:12:59
                        |vpiParent:
                        \_hier_path: (A.B.C.x), line:12:58, endln:12:65
                        |vpiName:A
                        |vpiActual:
                        \_gen_scope: (work@genblk_dive_top.Z.A), line:5:25, endln:17:28
                      |vpiActual:
                      \_ref_obj: (B), line:12:60, endln:12:61
                        |vpiParent:
                        \_hier_path: (A.B.C.x), line:12:58, endln:12:65
                        |vpiName:B
                        |vpiActual:
                        \_gen_scope: (work@genblk_dive_top.Z.A.B), line:7:33, endln:15:36
                      |vpiActual:
                      \_ref_obj: (C), line:12:62, endln:12:63
                        |vpiParent:
                        \_hier_path: (A.B.C.x), line:12:58, endln:12:65
                        |vpiName:C
                        |vpiActual:
                        \_gen_scope: (work@genblk_dive_top.Z.A.B.C), line:9:41, endln:13:44
                      |vpiActual:
                      \_ref_obj: (work@genblk_dive_top.Z.A.B.C.x), line:12:64, endln:12:65
                        |vpiParent:
                        \_hier_path: (A.B.C.x), line:12:58, endln:12:65
                        |vpiName:x
                        |vpiFullName:work@genblk_dive_top.Z.A.B.C.x
                        |vpiActual:
                        \_logic_net: (work@genblk_dive_top.Z.A.B.C.x), line:10:54, endln:10:55
                    |vpiLhs:
                    \_logic_net: (work@genblk_dive_top.Z.A.B.C.z), line:12:54, endln:12:55
                  |vpiContAssign:
                  \_cont_assign: , line:11:56, endln:11:63
                    |vpiParent:
                    \_gen_scope: (work@genblk_dive_top.Z.A.B.C), line:9:41, endln:13:44
                    |vpiRhs:
                    \_constant: , line:11:62, endln:11:63
                      |vpiParent:
                      \_cont_assign: , line:11:56, endln:11:63
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                    |vpiLhs:
                    \_hier_path: (B.x), line:11:56, endln:11:59
                      |vpiParent:
                      \_cont_assign: , line:11:56, endln:11:63
                      |vpiName:B.x
                      |vpiActual:
                      \_ref_obj: (B), line:11:58, endln:11:59
                        |vpiParent:
                        \_hier_path: (B.x), line:11:56, endln:11:59
                        |vpiName:B
                        |vpiActual:
                        \_gen_scope: (work@genblk_dive_top.Z.A.B), line:7:33, endln:15:36
                      |vpiActual:
                      \_ref_obj: (x), line:11:58, endln:11:59
                        |vpiParent:
                        \_hier_path: (B.x), line:11:56, endln:11:59
                        |vpiName:x
                        |vpiActual:
                        \_logic_net: (work@genblk_dive_top.Z.A.B.C.x), line:10:54, endln:10:55
  |vpiContAssign:
  \_cont_assign: , line:20:16, endln:20:25
    |vpiParent:
    \_module_inst: work@genblk_dive_top (work@genblk_dive_top), file:${SURELOG_DIR}/tests/ComplexHierPath/dut.sv, line:2:1, endln:21:10
    |vpiRhs:
    \_hier_path: (Z.A.x), line:20:20, endln:20:25
      |vpiParent:
      \_cont_assign: , line:20:16, endln:20:25
      |vpiName:Z.A.x
      |vpiActual:
      \_ref_obj: (Z), line:20:20, endln:20:21
        |vpiParent:
        \_hier_path: (Z.A.x), line:20:20, endln:20:25
        |vpiName:Z
        |vpiActual:
        \_gen_scope: (work@genblk_dive_top.Z), line:4:17, endln:18:20
      |vpiActual:
      \_ref_obj: (A), line:20:22, endln:20:23
        |vpiParent:
        \_hier_path: (Z.A.x), line:20:20, endln:20:25
        |vpiName:A
        |vpiActual:
        \_gen_scope: (work@genblk_dive_top.Z.A), line:5:25, endln:17:28
      |vpiActual:
      \_ref_obj: (work@genblk_dive_top.x), line:20:24, endln:20:25
        |vpiParent:
        \_hier_path: (Z.A.x), line:20:20, endln:20:25
        |vpiName:x
        |vpiFullName:work@genblk_dive_top.x
        |vpiActual:
        \_logic_net: (work@genblk_dive_top.x), line:2:36, endln:2:37
    |vpiLhs:
    \_ref_obj: (work@genblk_dive_top.x), line:20:16, endln:20:17
      |vpiParent:
      \_cont_assign: , line:20:16, endln:20:25
      |vpiName:x
      |vpiFullName:work@genblk_dive_top.x
      |vpiActual:
      \_logic_net: (work@genblk_dive_top.x), line:2:36, endln:2:37
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ComplexHierPath/dut.sv | ${SURELOG_DIR}/build/regression/ComplexHierPath/roundtrip/dut_000.sv | 19 | 21 |