{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1536221505889 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1536221505889 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 06 10:11:45 2018 " "Processing started: Thu Sep 06 10:11:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1536221505889 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1536221505889 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1536221505889 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1536221506215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adderq3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adderq3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adderq3-rtl " "Found design unit 1: adderq3-rtl" {  } { { "adderq3.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/adderq3.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221506667 ""} { "Info" "ISGN_ENTITY_NAME" "1 adderq3 " "Found entity 1: adderq3" {  } { { "adderq3.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/adderq3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221506667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536221506667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-behavior " "Found design unit 1: full_adder-behavior" {  } { { "full_adder.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/full_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221506674 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221506674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536221506674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_tb-behavior " "Found design unit 1: full_adder_tb-behavior" {  } { { "full_adder_tb.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/full_adder_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221506677 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_tb " "Found entity 1: full_adder_tb" {  } { { "full_adder_tb.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/full_adder_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221506677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536221506677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripple_carry_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_carry_adder-behavior " "Found design unit 1: ripple_carry_adder-behavior" {  } { { "ripple_carry_adder.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/ripple_carry_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221506682 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder " "Found entity 1: ripple_carry_adder" {  } { { "ripple_carry_adder.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/ripple_carry_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221506682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536221506682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripple_carry_adder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_carry_adder_tb-behavior " "Found design unit 1: ripple_carry_adder_tb-behavior" {  } { { "ripple_carry_adder_tb.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/ripple_carry_adder_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221506684 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder_tb " "Found entity 1: ripple_carry_adder_tb" {  } { { "ripple_carry_adder_tb.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/ripple_carry_adder_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221506684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536221506684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_select_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file carry_select_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carry_select_adder-behavior " "Found design unit 1: carry_select_adder-behavior" {  } { { "carry_select_adder.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/carry_select_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221506687 ""} { "Info" "ISGN_ENTITY_NAME" "1 carry_select_adder " "Found entity 1: carry_select_adder" {  } { { "carry_select_adder.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/carry_select_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221506687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536221506687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-behavior " "Found design unit 1: mux2_1-behavior" {  } { { "mux2_1.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/mux2_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221506691 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/mux2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221506691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536221506691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1_tb-behavior " "Found design unit 1: mux2_1_tb-behavior" {  } { { "mux2_1_tb.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/mux2_1_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221506694 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_tb " "Found entity 1: mux2_1_tb" {  } { { "mux2_1_tb.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/mux2_1_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221506694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536221506694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_select_adder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file carry_select_adder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carry_select_adder_tb-behavior " "Found design unit 1: carry_select_adder_tb-behavior" {  } { { "carry_select_adder_tb.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/carry_select_adder_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221506699 ""} { "Info" "ISGN_ENTITY_NAME" "1 carry_select_adder_tb " "Found entity 1: carry_select_adder_tb" {  } { { "carry_select_adder_tb.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/carry_select_adder_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221506699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536221506699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_lookahead_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file carry_lookahead_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carry_lookahead_adder-behavior " "Found design unit 1: carry_lookahead_adder-behavior" {  } { { "carry_lookahead_adder.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/carry_lookahead_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221506702 ""} { "Info" "ISGN_ENTITY_NAME" "1 carry_lookahead_adder " "Found entity 1: carry_lookahead_adder" {  } { { "carry_lookahead_adder.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/carry_lookahead_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221506702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536221506702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_lookahead_adder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file carry_lookahead_adder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carry_lookahead_adder_tb-behavior " "Found design unit 1: carry_lookahead_adder_tb-behavior" {  } { { "carry_lookahead_adder_tb.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/carry_lookahead_adder_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221506704 ""} { "Info" "ISGN_ENTITY_NAME" "1 carry_lookahead_adder_tb " "Found entity 1: carry_lookahead_adder_tb" {  } { { "carry_lookahead_adder_tb.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/carry_lookahead_adder_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536221506704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536221506704 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"-\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" adderq4.vhd(1) " "VHDL syntax error at adderq4.vhd(1) near text \"-\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "adderq4.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/adderq4.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1536221506708 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "adderq4 adderq4.vhd(4) " "Ignored construct adderq4 at adderq4.vhd(4) due to previous errors" {  } { { "adderq4.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/Projects/lab1/adderq4.vhd" 4 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1536221506709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adderq4.vhd 0 0 " "Found 0 design units, including 0 entities, in source file adderq4.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536221506709 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4635 " "Peak virtual memory: 4635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1536221506826 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 06 10:11:46 2018 " "Processing ended: Thu Sep 06 10:11:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1536221506826 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1536221506826 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1536221506826 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1536221506826 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 4 s 1  " "Quartus II Flow was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1536221507457 ""}
