<html><body><samp><pre>
<!@TC:1730150323>

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09L-2
Install: C:\lscc\diamond\3.14\synpbase
OS: Windows 10 or later
Hostname: DESKTOP-LI6GKLP

Implementation : impl1

# Written on Mon Oct 28 22:18:57 2024

##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                      Ending                        |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                        System                        |     10.000           |     No paths         |     No paths         |     No paths                         
System                        top|clk_adc_derived_clock     |     10.000           |     No paths         |     No paths         |     No paths                         
PLL|CLKOP_inferred_clock      System                        |     10.000           |     No paths         |     No paths         |     No paths                         
PLL|CLKOP_inferred_clock      PLL|CLKOP_inferred_clock      |     10.000           |     No paths         |     No paths         |     No paths                         
PLL|CLKOP_inferred_clock      top|clk_adc_derived_clock     |     10.000           |     No paths         |     No paths         |     No paths                         
top|clk_adc_derived_clock     System                        |     10.000           |     No paths         |     No paths         |     No paths                         
top|clk_adc_derived_clock     top|clk_adc_derived_clock     |     10.000           |     No paths         |     No paths         |     No paths                         
=======================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


<a name=UnconstrainedStartEndPointsCCK41></a>Unconstrained Start/End Points</a>
******************************

p:LOSine[0]
p:LOSine[1]
p:LOSine[2]
p:LOSine[3]
p:LOSine[4]
p:LOSine[5]
p:LOSine[6]
p:LOSine[7]
p:LOSine[8]
p:LOSine[9]
p:MYLED[0]
p:MYLED[1]
p:MYLED[2]
p:MYLED[3]
p:MYLED[4]
p:MYLED[5]
p:MYLED[6]
p:MYLED[7]
p:TX
p:TX_NCO
p:XIn


<a name=InapplicableconstraintsCCK42></a>Inapplicable constraints</a>
************************

(none)


<a name=ApplicableConstraintsWithIssuesCCK43></a>Applicable constraints with issues</a>
**********************************

(none)


<a name=ConstraintsWithMatchingWildcardExpressionsCCK44></a>Constraints with matching wildcard expressions</a>
**********************************************

(none)


<a name=LibraryReportCCK45></a>Library Report</a>
**************


# End of Constraint Checker Report

</pre></samp></body></html>
