// Seed: 1186905645
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd17
) (
    input tri1 id_0,
    input wand _id_1,
    input supply0 id_2,
    output tri0 id_3,
    input tri0 id_4,
    input supply0 id_5
    , id_12,
    output wire id_6,
    input supply1 id_7,
    input supply1 id_8,
    output wor id_9,
    output tri id_10
);
  assign id_3 = id_7;
  assign id_6 = (1);
  uwire id_13;
  assign id_12 = id_0;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_13,
      id_13,
      id_13,
      id_13,
      id_12,
      id_13,
      id_13,
      id_12,
      id_12,
      id_13
  );
  wire [id_1 : 1 'b0] id_14;
  rnmos (id_2);
  assign id_13 = -1;
  assign id_9  = id_12;
endmodule
