

================================================================
== Vitis HLS Report for 'filter_kernel_Pipeline_VITIS_LOOP_119_2'
================================================================
* Date:           Mon Mar 24 04:06:35 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        filter
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.481 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1922|     1922|  19.220 us|  19.220 us|  1921|  1921|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_119_2  |     1920|     1920|         1|          1|          1|  1920|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.48>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [filter.cpp:119]   --->   Operation 4 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.58ns)   --->   "%store_ln119 = store i11 0, i11 %j" [filter.cpp:119]   --->   Operation 5 'store' 'store_ln119' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_121_3"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_2 = load i11 %j" [filter.cpp:119]   --->   Operation 7 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.63ns)   --->   "%icmp_ln119 = icmp_eq  i11 %j_2, i11 1920" [filter.cpp:119]   --->   Operation 8 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (1.63ns)   --->   "%add_ln119 = add i11 %j_2, i11 1" [filter.cpp:119]   --->   Operation 9 'add' 'add_ln119' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %icmp_ln119, void %VITIS_LOOP_121_3.split, void %VITIS_LOOP_121_3.1.preheader.exitStub" [filter.cpp:119]   --->   Operation 10 'br' 'br_ln119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i11 %j_2" [filter.cpp:119]   --->   Operation 11 'zext' 'zext_ln119' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln120 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [filter.cpp:120]   --->   Operation 12 'specpipeline' 'specpipeline_ln120' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln119 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1920, i64 1920, i64 1920" [filter.cpp:119]   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln119' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln119 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [filter.cpp:119]   --->   Operation 14 'specloopname' 'specloopname_ln119' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%line_buffer_addr = getelementptr i8 %line_buffer, i64 0, i64 %zext_ln119" [filter.cpp:123]   --->   Operation 15 'getelementptr' 'line_buffer_addr' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%line_buffer_1_addr = getelementptr i8 %line_buffer_1, i64 0, i64 %zext_ln119" [filter.cpp:123]   --->   Operation 16 'getelementptr' 'line_buffer_1_addr' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%line_buffer_2_addr = getelementptr i8 %line_buffer_2, i64 0, i64 %zext_ln119" [filter.cpp:123]   --->   Operation 17 'getelementptr' 'line_buffer_2_addr' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln123 = store i8 0, i11 %line_buffer_addr" [filter.cpp:123]   --->   Operation 18 'store' 'store_ln123' <Predicate = (!icmp_ln119)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 19 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln123 = store i8 0, i11 %line_buffer_1_addr" [filter.cpp:123]   --->   Operation 19 'store' 'store_ln123' <Predicate = (!icmp_ln119)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 20 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln123 = store i8 0, i11 %line_buffer_2_addr" [filter.cpp:123]   --->   Operation 20 'store' 'store_ln123' <Predicate = (!icmp_ln119)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln119 = store i11 %add_ln119, i11 %j" [filter.cpp:119]   --->   Operation 21 'store' 'store_ln119' <Predicate = (!icmp_ln119)> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln119 = br void %VITIS_LOOP_121_3" [filter.cpp:119]   --->   Operation 22 'br' 'br_ln119' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 23 'ret' 'ret_ln0' <Predicate = (icmp_ln119)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.481ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln119', filter.cpp:119) of constant 0 on local variable 'j', filter.cpp:119 [5]  (1.588 ns)
	'load' operation 11 bit ('j', filter.cpp:119) on local variable 'j', filter.cpp:119 [8]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln119', filter.cpp:119) [9]  (1.639 ns)
	'store' operation 0 bit ('store_ln123', filter.cpp:123) of constant 0 on array 'line_buffer' [20]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
