// Seed: 3222253130
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = id_5;
endmodule
module module_1 (
    output uwire id_0,
    input wand id_1,
    input tri0 id_2,
    input wor id_3,
    output tri1 id_4,
    input supply1 id_5,
    output wire id_6,
    output logic id_7,
    input tri0 id_8,
    input wor id_9
);
  assign id_7 = !-1;
  parameter id_11 = 1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
  assign id_6 = -1;
  always begin : LABEL_0
    id_7 <= 1'b0 + id_2;
  end
  assign id_6 = -1;
endmodule
