\documentclass[10pt,conference]{IEEEtran}
\IEEEoverridecommandlockouts
% The preceding line is only needed to identify funding in the first footnote. If that is unneeded, please comment it out.
%\usepackage{cite}
\usepackage{amsmath,amssymb,amsfonts}
%\usepackage{algorithmic}
\usepackage{graphicx}
\usepackage{textcomp}
\usepackage{xcolor}
\def\BibTeX{{\rm B\kern-.05em{\sc i\kern-.025em b}\kern-.08em
    T\kern-.1667em\lower.7ex\hbox{E}\kern-.125emX}}


\usepackage{url}
\usepackage{cite}
\usepackage{amsmath,amssymb,amsfonts}
\usepackage{graphicx}
\usepackage{textcomp}
\usepackage{xcolor}
\usepackage{algorithm,algpseudocode}
\algrenewcommand\algorithmicindent{0.9em}%
\usepackage{soul}
\usepackage{xspace}
\usepackage{subfigure}

\begin{document}




\newcommand{\todo}[1]{\color{red}\textbf{\hl{#1}}\color{black}\xspace}
%\newcommand{\todo}[1]{}
\newcommand{\rom}[1]{\expandafter{\romannumeral #1\relax}}

\section{Intel CPUs}

\subsection{Ice Lake}
Ice Lake is Intel's codename for the 10th generation Intel Core processors based on the new Sunny Cove microarchitecture. 
Ice Lake was expected to replace microprocessors based on the Skylake microarchitecture.


Features:
\begin{enumerate}
\item \textit{Sunny Cove} micro-architecture,
\item increase the execution units(EUs) to 64, from 24 or 48 in Gen 9.5 graphics,
\item Each EU supports 7 threads,
\item 50\% increase in the size of L1, L2 cache, larger $\mu OP$ cache, and larger 2nd level \texttt{TLB},
\item 3MB L3 cache,
\item 1 TFLOPS of compute performance.
\end{enumerate}


Focus:
Single-thread performance, new instructions(\texttt{VPOPCNTDQ, VBMI2, BITALG, VPCLMULQDQ, GFNI, and VAES}), and scalability.

\paragraph{\texttt{VPOPCNTDQ}}

\paragraph{\texttt{VBMI2}}

\paragraph{\texttt{BITALG}}

\paragraph{\texttt{VPCLMULQDQ}}

\paragraph{\texttt{GFNI}}

\paragraph{\texttt{VAES}}

\subsection{\texttt{Tiger Lake}}

%Xe Graphics 

\section{Intel GPU}
Code Name: \texttt{DG1}\\


\section{AMD Processors}

\subsection{Ryzen}


\end{document}