{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732062842995 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732062842997 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732062842997 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732062842997 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732062842997 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732062842997 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732062842997 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732062842997 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732062842997 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732062842997 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732062842997 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732062842997 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732062842997 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732062842997 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732062842997 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732062842997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 09:34:02 2024 " "Processing started: Wed Nov 20 09:34:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732062842997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732062842997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --family=\"Cyclone V\" risc16b_top " "Command: quartus_map --family=\"Cyclone V\" risc16b_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732062842997 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1732062843287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc16b_top.sv 7 7 " "Found 7 design units, including 7 entities, in source file risc16b_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 risc16b_top " "Found entity 1: risc16b_top" {  } { { "risc16b_top.sv" "" { Text "/home/mother/b122012/experiment4/final_risc16b/risc16b_top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732062850240 ""} { "Info" "ISGN_ENTITY_NAME" "2 double_ff " "Found entity 2: double_ff" {  } { { "risc16b_top.sv" "" { Text "/home/mother/b122012/experiment4/final_risc16b/risc16b_top.sv" 376 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732062850240 ""} { "Info" "ISGN_ENTITY_NAME" "3 decode_7seg " "Found entity 3: decode_7seg" {  } { { "risc16b_top.sv" "" { Text "/home/mother/b122012/experiment4/final_risc16b/risc16b_top.sv" 398 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732062850240 ""} { "Info" "ISGN_ENTITY_NAME" "4 rs232c_endpoint " "Found entity 4: rs232c_endpoint" {  } { { "risc16b_top.sv" "" { Text "/home/mother/b122012/experiment4/final_risc16b/risc16b_top.sv" 432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732062850240 ""} { "Info" "ISGN_ENTITY_NAME" "5 rs232c_rx " "Found entity 5: rs232c_rx" {  } { { "risc16b_top.sv" "" { Text "/home/mother/b122012/experiment4/final_risc16b/risc16b_top.sv" 747 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732062850240 ""} { "Info" "ISGN_ENTITY_NAME" "6 rs232c_tx " "Found entity 6: rs232c_tx" {  } { { "risc16b_top.sv" "" { Text "/home/mother/b122012/experiment4/final_risc16b/risc16b_top.sv" 888 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732062850240 ""} { "Info" "ISGN_ENTITY_NAME" "7 uart_reg_file " "Found entity 7: uart_reg_file" {  } { { "risc16b_top.sv" "" { Text "/home/mother/b122012/experiment4/final_risc16b/risc16b_top.sv" 1008 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732062850240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732062850240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc16b.sv 3 3 " "Found 3 design units, including 3 entities, in source file risc16b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 risc16b " "Found entity 1: risc16b" {  } { { "risc16b.sv" "" { Text "/home/mother/b122012/experiment4/final_risc16b/risc16b.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732062850250 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_file " "Found entity 2: reg_file" {  } { { "risc16b.sv" "" { Text "/home/mother/b122012/experiment4/final_risc16b/risc16b.sv" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732062850250 ""} { "Info" "ISGN_ENTITY_NAME" "3 alu16 " "Found entity 3: alu16" {  } { { "risc16b.sv" "" { Text "/home/mother/b122012/experiment4/final_risc16b/risc16b.sv" 232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732062850250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732062850250 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "risc16b_top " "Elaborating entity \"risc16b_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732062850299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_ff double_ff:double_ff_n_rst_sys " "Elaborating entity \"double_ff\" for hierarchy \"double_ff:double_ff_n_rst_sys\"" {  } { { "risc16b_top.sv" "double_ff_n_rst_sys" { Text "/home/mother/b122012/experiment4/final_risc16b/risc16b_top.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732062850362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_ff double_ff:double_ff_key " "Elaborating entity \"double_ff\" for hierarchy \"double_ff:double_ff_key\"" {  } { { "risc16b_top.sv" "double_ff_key" { Text "/home/mother/b122012/experiment4/final_risc16b/risc16b_top.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732062850371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risc16b risc16b:risc16b_inst " "Elaborating entity \"risc16b\" for hierarchy \"risc16b:risc16b_inst\"" {  } { { "risc16b_top.sv" "risc16b_inst" { Text "/home/mother/b122012/experiment4/final_risc16b/risc16b_top.sv" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732062850379 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 risc16b.sv(184) " "Verilog HDL assignment warning at risc16b.sv(184): truncated value with size 16 to match size of target (1)" {  } { { "risc16b.sv" "" { Text "/home/mother/b122012/experiment4/final_risc16b/risc16b.sv" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732062850382 "|risc16b_top|risc16b:risc16b_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu16 risc16b:risc16b_inst\|alu16:alu16_inst " "Elaborating entity \"alu16\" for hierarchy \"risc16b:risc16b_inst\|alu16:alu16_inst\"" {  } { { "risc16b.sv" "alu16_inst" { Text "/home/mother/b122012/experiment4/final_risc16b/risc16b.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732062850404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file risc16b:risc16b_inst\|reg_file:reg_file_inst " "Elaborating entity \"reg_file\" for hierarchy \"risc16b:risc16b_inst\|reg_file:reg_file_inst\"" {  } { { "risc16b.sv" "reg_file_inst" { Text "/home/mother/b122012/experiment4/final_risc16b/risc16b.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732062850415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7seg decode_7seg:decode_7seg_0 " "Elaborating entity \"decode_7seg\" for hierarchy \"decode_7seg:decode_7seg_0\"" {  } { { "risc16b_top.sv" "decode_7seg_0" { Text "/home/mother/b122012/experiment4/final_risc16b/risc16b_top.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732062850436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_ff double_ff:double_ff_uart_rx " "Elaborating entity \"double_ff\" for hierarchy \"double_ff:double_ff_uart_rx\"" {  } { { "risc16b_top.sv" "double_ff_uart_rx" { Text "/home/mother/b122012/experiment4/final_risc16b/risc16b_top.sv" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732062850446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_reg_file uart_reg_file:uart_reg_file_0 " "Elaborating entity \"uart_reg_file\" for hierarchy \"uart_reg_file:uart_reg_file_0\"" {  } { { "risc16b_top.sv" "uart_reg_file_0" { Text "/home/mother/b122012/experiment4/final_risc16b/risc16b_top.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732062850455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232c_endpoint uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0 " "Elaborating entity \"rs232c_endpoint\" for hierarchy \"uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\"" {  } { { "risc16b_top.sv" "rs232c_endpoint_0" { Text "/home/mother/b122012/experiment4/final_risc16b/risc16b_top.sv" 1069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732062850517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232c_rx uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_rx:rs232c_rx_0 " "Elaborating entity \"rs232c_rx\" for hierarchy \"uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_rx:rs232c_rx_0\"" {  } { { "risc16b_top.sv" "rs232c_rx_0" { Text "/home/mother/b122012/experiment4/final_risc16b/risc16b_top.sv" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732062850537 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "risc16b_top.sv(808) " "Verilog HDL Case Statement information at risc16b_top.sv(808): all case item expressions in this case statement are onehot" {  } { { "risc16b_top.sv" "" { Text "/home/mother/b122012/experiment4/final_risc16b/risc16b_top.sv" 808 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1732062850538 "|risc16b_top|uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232c_tx uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_tx:rs232c_tx_0 " "Elaborating entity \"rs232c_tx\" for hierarchy \"uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_tx:rs232c_tx_0\"" {  } { { "risc16b_top.sv" "rs232c_tx_0" { Text "/home/mother/b122012/experiment4/final_risc16b/risc16b_top.sv" 699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732062850553 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "risc16b_top.sv(952) " "Verilog HDL Case Statement information at risc16b_top.sv(952): all case item expressions in this case statement are onehot" {  } { { "risc16b_top.sv" "" { Text "/home/mother/b122012/experiment4/final_risc16b/risc16b_top.sv" 952 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1732062850553 "|risc16b_top|uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1732062851938 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "130 " "130 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1732062852515 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1732062852742 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732062852742 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1286 " "Implemented 1286 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1732062852992 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1732062852992 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1732062852992 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1185 " "Implemented 1185 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1732062852992 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1732062852992 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "572 " "Peak virtual memory: 572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732062853017 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 09:34:13 2024 " "Processing ended: Wed Nov 20 09:34:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732062853017 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732062853017 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732062853017 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732062853017 ""}
