
429_SPI_ILLI9341.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007eec  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0004b6bc  080080a0  080080a0  000180a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0805375c  0805375c  000701ec  2**0
                  CONTENTS
  4 .ARM          00000008  0805375c  0805375c  0006375c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08053764  08053764  000701ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08053764  08053764  00063764  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08053768  08053768  00063768  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0805376c  00070000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000701ec  2**0
                  CONTENTS
 10 .bss          0000013c  200001ec  200001ec  000701ec  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000328  20000328  000701ec  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000701ec  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014fc7  00000000  00000000  0007021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002e7d  00000000  00000000  000851e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001060  00000000  00000000  00088060  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000f18  00000000  00000000  000890c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025f69  00000000  00000000  00089fd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000142c5  00000000  00000000  000aff41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000de1e1  00000000  00000000  000c4206  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  001a23e7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000054ac  00000000  00000000  001a243c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08008084 	.word	0x08008084

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001f0 	.word	0x200001f0
 80001ec:	08008084 	.word	0x08008084

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_uldivmod>:
 8000c08:	b953      	cbnz	r3, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0a:	b94a      	cbnz	r2, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0c:	2900      	cmp	r1, #0
 8000c0e:	bf08      	it	eq
 8000c10:	2800      	cmpeq	r0, #0
 8000c12:	bf1c      	itt	ne
 8000c14:	f04f 31ff 	movne.w	r1, #4294967295
 8000c18:	f04f 30ff 	movne.w	r0, #4294967295
 8000c1c:	f000 b96e 	b.w	8000efc <__aeabi_idiv0>
 8000c20:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c24:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c28:	f000 f806 	bl	8000c38 <__udivmoddi4>
 8000c2c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c34:	b004      	add	sp, #16
 8000c36:	4770      	bx	lr

08000c38 <__udivmoddi4>:
 8000c38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c3c:	9d08      	ldr	r5, [sp, #32]
 8000c3e:	4604      	mov	r4, r0
 8000c40:	468c      	mov	ip, r1
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	f040 8083 	bne.w	8000d4e <__udivmoddi4+0x116>
 8000c48:	428a      	cmp	r2, r1
 8000c4a:	4617      	mov	r7, r2
 8000c4c:	d947      	bls.n	8000cde <__udivmoddi4+0xa6>
 8000c4e:	fab2 f282 	clz	r2, r2
 8000c52:	b142      	cbz	r2, 8000c66 <__udivmoddi4+0x2e>
 8000c54:	f1c2 0020 	rsb	r0, r2, #32
 8000c58:	fa24 f000 	lsr.w	r0, r4, r0
 8000c5c:	4091      	lsls	r1, r2
 8000c5e:	4097      	lsls	r7, r2
 8000c60:	ea40 0c01 	orr.w	ip, r0, r1
 8000c64:	4094      	lsls	r4, r2
 8000c66:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c6a:	0c23      	lsrs	r3, r4, #16
 8000c6c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c70:	fa1f fe87 	uxth.w	lr, r7
 8000c74:	fb08 c116 	mls	r1, r8, r6, ip
 8000c78:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c7c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c80:	4299      	cmp	r1, r3
 8000c82:	d909      	bls.n	8000c98 <__udivmoddi4+0x60>
 8000c84:	18fb      	adds	r3, r7, r3
 8000c86:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c8a:	f080 8119 	bcs.w	8000ec0 <__udivmoddi4+0x288>
 8000c8e:	4299      	cmp	r1, r3
 8000c90:	f240 8116 	bls.w	8000ec0 <__udivmoddi4+0x288>
 8000c94:	3e02      	subs	r6, #2
 8000c96:	443b      	add	r3, r7
 8000c98:	1a5b      	subs	r3, r3, r1
 8000c9a:	b2a4      	uxth	r4, r4
 8000c9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ca0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ca4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ca8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cac:	45a6      	cmp	lr, r4
 8000cae:	d909      	bls.n	8000cc4 <__udivmoddi4+0x8c>
 8000cb0:	193c      	adds	r4, r7, r4
 8000cb2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cb6:	f080 8105 	bcs.w	8000ec4 <__udivmoddi4+0x28c>
 8000cba:	45a6      	cmp	lr, r4
 8000cbc:	f240 8102 	bls.w	8000ec4 <__udivmoddi4+0x28c>
 8000cc0:	3802      	subs	r0, #2
 8000cc2:	443c      	add	r4, r7
 8000cc4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cc8:	eba4 040e 	sub.w	r4, r4, lr
 8000ccc:	2600      	movs	r6, #0
 8000cce:	b11d      	cbz	r5, 8000cd8 <__udivmoddi4+0xa0>
 8000cd0:	40d4      	lsrs	r4, r2
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	e9c5 4300 	strd	r4, r3, [r5]
 8000cd8:	4631      	mov	r1, r6
 8000cda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cde:	b902      	cbnz	r2, 8000ce2 <__udivmoddi4+0xaa>
 8000ce0:	deff      	udf	#255	; 0xff
 8000ce2:	fab2 f282 	clz	r2, r2
 8000ce6:	2a00      	cmp	r2, #0
 8000ce8:	d150      	bne.n	8000d8c <__udivmoddi4+0x154>
 8000cea:	1bcb      	subs	r3, r1, r7
 8000cec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cf0:	fa1f f887 	uxth.w	r8, r7
 8000cf4:	2601      	movs	r6, #1
 8000cf6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cfa:	0c21      	lsrs	r1, r4, #16
 8000cfc:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d00:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d04:	fb08 f30c 	mul.w	r3, r8, ip
 8000d08:	428b      	cmp	r3, r1
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0xe4>
 8000d0c:	1879      	adds	r1, r7, r1
 8000d0e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0xe2>
 8000d14:	428b      	cmp	r3, r1
 8000d16:	f200 80e9 	bhi.w	8000eec <__udivmoddi4+0x2b4>
 8000d1a:	4684      	mov	ip, r0
 8000d1c:	1ac9      	subs	r1, r1, r3
 8000d1e:	b2a3      	uxth	r3, r4
 8000d20:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d24:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d28:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d2c:	fb08 f800 	mul.w	r8, r8, r0
 8000d30:	45a0      	cmp	r8, r4
 8000d32:	d907      	bls.n	8000d44 <__udivmoddi4+0x10c>
 8000d34:	193c      	adds	r4, r7, r4
 8000d36:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x10a>
 8000d3c:	45a0      	cmp	r8, r4
 8000d3e:	f200 80d9 	bhi.w	8000ef4 <__udivmoddi4+0x2bc>
 8000d42:	4618      	mov	r0, r3
 8000d44:	eba4 0408 	sub.w	r4, r4, r8
 8000d48:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d4c:	e7bf      	b.n	8000cce <__udivmoddi4+0x96>
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d909      	bls.n	8000d66 <__udivmoddi4+0x12e>
 8000d52:	2d00      	cmp	r5, #0
 8000d54:	f000 80b1 	beq.w	8000eba <__udivmoddi4+0x282>
 8000d58:	2600      	movs	r6, #0
 8000d5a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d5e:	4630      	mov	r0, r6
 8000d60:	4631      	mov	r1, r6
 8000d62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d66:	fab3 f683 	clz	r6, r3
 8000d6a:	2e00      	cmp	r6, #0
 8000d6c:	d14a      	bne.n	8000e04 <__udivmoddi4+0x1cc>
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d302      	bcc.n	8000d78 <__udivmoddi4+0x140>
 8000d72:	4282      	cmp	r2, r0
 8000d74:	f200 80b8 	bhi.w	8000ee8 <__udivmoddi4+0x2b0>
 8000d78:	1a84      	subs	r4, r0, r2
 8000d7a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d7e:	2001      	movs	r0, #1
 8000d80:	468c      	mov	ip, r1
 8000d82:	2d00      	cmp	r5, #0
 8000d84:	d0a8      	beq.n	8000cd8 <__udivmoddi4+0xa0>
 8000d86:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d8a:	e7a5      	b.n	8000cd8 <__udivmoddi4+0xa0>
 8000d8c:	f1c2 0320 	rsb	r3, r2, #32
 8000d90:	fa20 f603 	lsr.w	r6, r0, r3
 8000d94:	4097      	lsls	r7, r2
 8000d96:	fa01 f002 	lsl.w	r0, r1, r2
 8000d9a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d9e:	40d9      	lsrs	r1, r3
 8000da0:	4330      	orrs	r0, r6
 8000da2:	0c03      	lsrs	r3, r0, #16
 8000da4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000da8:	fa1f f887 	uxth.w	r8, r7
 8000dac:	fb0e 1116 	mls	r1, lr, r6, r1
 8000db0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000db4:	fb06 f108 	mul.w	r1, r6, r8
 8000db8:	4299      	cmp	r1, r3
 8000dba:	fa04 f402 	lsl.w	r4, r4, r2
 8000dbe:	d909      	bls.n	8000dd4 <__udivmoddi4+0x19c>
 8000dc0:	18fb      	adds	r3, r7, r3
 8000dc2:	f106 3cff 	add.w	ip, r6, #4294967295
 8000dc6:	f080 808d 	bcs.w	8000ee4 <__udivmoddi4+0x2ac>
 8000dca:	4299      	cmp	r1, r3
 8000dcc:	f240 808a 	bls.w	8000ee4 <__udivmoddi4+0x2ac>
 8000dd0:	3e02      	subs	r6, #2
 8000dd2:	443b      	add	r3, r7
 8000dd4:	1a5b      	subs	r3, r3, r1
 8000dd6:	b281      	uxth	r1, r0
 8000dd8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ddc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000de0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000de4:	fb00 f308 	mul.w	r3, r0, r8
 8000de8:	428b      	cmp	r3, r1
 8000dea:	d907      	bls.n	8000dfc <__udivmoddi4+0x1c4>
 8000dec:	1879      	adds	r1, r7, r1
 8000dee:	f100 3cff 	add.w	ip, r0, #4294967295
 8000df2:	d273      	bcs.n	8000edc <__udivmoddi4+0x2a4>
 8000df4:	428b      	cmp	r3, r1
 8000df6:	d971      	bls.n	8000edc <__udivmoddi4+0x2a4>
 8000df8:	3802      	subs	r0, #2
 8000dfa:	4439      	add	r1, r7
 8000dfc:	1acb      	subs	r3, r1, r3
 8000dfe:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e02:	e778      	b.n	8000cf6 <__udivmoddi4+0xbe>
 8000e04:	f1c6 0c20 	rsb	ip, r6, #32
 8000e08:	fa03 f406 	lsl.w	r4, r3, r6
 8000e0c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e10:	431c      	orrs	r4, r3
 8000e12:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e16:	fa01 f306 	lsl.w	r3, r1, r6
 8000e1a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e1e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e22:	431f      	orrs	r7, r3
 8000e24:	0c3b      	lsrs	r3, r7, #16
 8000e26:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e2a:	fa1f f884 	uxth.w	r8, r4
 8000e2e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e32:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e36:	fb09 fa08 	mul.w	sl, r9, r8
 8000e3a:	458a      	cmp	sl, r1
 8000e3c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e40:	fa00 f306 	lsl.w	r3, r0, r6
 8000e44:	d908      	bls.n	8000e58 <__udivmoddi4+0x220>
 8000e46:	1861      	adds	r1, r4, r1
 8000e48:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e4c:	d248      	bcs.n	8000ee0 <__udivmoddi4+0x2a8>
 8000e4e:	458a      	cmp	sl, r1
 8000e50:	d946      	bls.n	8000ee0 <__udivmoddi4+0x2a8>
 8000e52:	f1a9 0902 	sub.w	r9, r9, #2
 8000e56:	4421      	add	r1, r4
 8000e58:	eba1 010a 	sub.w	r1, r1, sl
 8000e5c:	b2bf      	uxth	r7, r7
 8000e5e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e62:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e66:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e6a:	fb00 f808 	mul.w	r8, r0, r8
 8000e6e:	45b8      	cmp	r8, r7
 8000e70:	d907      	bls.n	8000e82 <__udivmoddi4+0x24a>
 8000e72:	19e7      	adds	r7, r4, r7
 8000e74:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e78:	d22e      	bcs.n	8000ed8 <__udivmoddi4+0x2a0>
 8000e7a:	45b8      	cmp	r8, r7
 8000e7c:	d92c      	bls.n	8000ed8 <__udivmoddi4+0x2a0>
 8000e7e:	3802      	subs	r0, #2
 8000e80:	4427      	add	r7, r4
 8000e82:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e86:	eba7 0708 	sub.w	r7, r7, r8
 8000e8a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e8e:	454f      	cmp	r7, r9
 8000e90:	46c6      	mov	lr, r8
 8000e92:	4649      	mov	r1, r9
 8000e94:	d31a      	bcc.n	8000ecc <__udivmoddi4+0x294>
 8000e96:	d017      	beq.n	8000ec8 <__udivmoddi4+0x290>
 8000e98:	b15d      	cbz	r5, 8000eb2 <__udivmoddi4+0x27a>
 8000e9a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e9e:	eb67 0701 	sbc.w	r7, r7, r1
 8000ea2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ea6:	40f2      	lsrs	r2, r6
 8000ea8:	ea4c 0202 	orr.w	r2, ip, r2
 8000eac:	40f7      	lsrs	r7, r6
 8000eae:	e9c5 2700 	strd	r2, r7, [r5]
 8000eb2:	2600      	movs	r6, #0
 8000eb4:	4631      	mov	r1, r6
 8000eb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eba:	462e      	mov	r6, r5
 8000ebc:	4628      	mov	r0, r5
 8000ebe:	e70b      	b.n	8000cd8 <__udivmoddi4+0xa0>
 8000ec0:	4606      	mov	r6, r0
 8000ec2:	e6e9      	b.n	8000c98 <__udivmoddi4+0x60>
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	e6fd      	b.n	8000cc4 <__udivmoddi4+0x8c>
 8000ec8:	4543      	cmp	r3, r8
 8000eca:	d2e5      	bcs.n	8000e98 <__udivmoddi4+0x260>
 8000ecc:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ed0:	eb69 0104 	sbc.w	r1, r9, r4
 8000ed4:	3801      	subs	r0, #1
 8000ed6:	e7df      	b.n	8000e98 <__udivmoddi4+0x260>
 8000ed8:	4608      	mov	r0, r1
 8000eda:	e7d2      	b.n	8000e82 <__udivmoddi4+0x24a>
 8000edc:	4660      	mov	r0, ip
 8000ede:	e78d      	b.n	8000dfc <__udivmoddi4+0x1c4>
 8000ee0:	4681      	mov	r9, r0
 8000ee2:	e7b9      	b.n	8000e58 <__udivmoddi4+0x220>
 8000ee4:	4666      	mov	r6, ip
 8000ee6:	e775      	b.n	8000dd4 <__udivmoddi4+0x19c>
 8000ee8:	4630      	mov	r0, r6
 8000eea:	e74a      	b.n	8000d82 <__udivmoddi4+0x14a>
 8000eec:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef0:	4439      	add	r1, r7
 8000ef2:	e713      	b.n	8000d1c <__udivmoddi4+0xe4>
 8000ef4:	3802      	subs	r0, #2
 8000ef6:	443c      	add	r4, r7
 8000ef8:	e724      	b.n	8000d44 <__udivmoddi4+0x10c>
 8000efa:	bf00      	nop

08000efc <__aeabi_idiv0>:
 8000efc:	4770      	bx	lr
 8000efe:	bf00      	nop

08000f00 <MX_GPIO_Init>:

/** Configure pins
     PA15   ------> S_TIM2_CH1_ETR
*/
void MX_GPIO_Init(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b08a      	sub	sp, #40	; 0x28
 8000f04:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f06:	f107 0314 	add.w	r3, r7, #20
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	601a      	str	r2, [r3, #0]
 8000f0e:	605a      	str	r2, [r3, #4]
 8000f10:	609a      	str	r2, [r3, #8]
 8000f12:	60da      	str	r2, [r3, #12]
 8000f14:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f16:	2300      	movs	r3, #0
 8000f18:	613b      	str	r3, [r7, #16]
 8000f1a:	4b79      	ldr	r3, [pc, #484]	; (8001100 <MX_GPIO_Init+0x200>)
 8000f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f1e:	4a78      	ldr	r2, [pc, #480]	; (8001100 <MX_GPIO_Init+0x200>)
 8000f20:	f043 0320 	orr.w	r3, r3, #32
 8000f24:	6313      	str	r3, [r2, #48]	; 0x30
 8000f26:	4b76      	ldr	r3, [pc, #472]	; (8001100 <MX_GPIO_Init+0x200>)
 8000f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f2a:	f003 0320 	and.w	r3, r3, #32
 8000f2e:	613b      	str	r3, [r7, #16]
 8000f30:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f32:	2300      	movs	r3, #0
 8000f34:	60fb      	str	r3, [r7, #12]
 8000f36:	4b72      	ldr	r3, [pc, #456]	; (8001100 <MX_GPIO_Init+0x200>)
 8000f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f3a:	4a71      	ldr	r2, [pc, #452]	; (8001100 <MX_GPIO_Init+0x200>)
 8000f3c:	f043 0301 	orr.w	r3, r3, #1
 8000f40:	6313      	str	r3, [r2, #48]	; 0x30
 8000f42:	4b6f      	ldr	r3, [pc, #444]	; (8001100 <MX_GPIO_Init+0x200>)
 8000f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f46:	f003 0301 	and.w	r3, r3, #1
 8000f4a:	60fb      	str	r3, [r7, #12]
 8000f4c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000f4e:	2300      	movs	r3, #0
 8000f50:	60bb      	str	r3, [r7, #8]
 8000f52:	4b6b      	ldr	r3, [pc, #428]	; (8001100 <MX_GPIO_Init+0x200>)
 8000f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f56:	4a6a      	ldr	r2, [pc, #424]	; (8001100 <MX_GPIO_Init+0x200>)
 8000f58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000f5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f5e:	4b68      	ldr	r3, [pc, #416]	; (8001100 <MX_GPIO_Init+0x200>)
 8000f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000f66:	60bb      	str	r3, [r7, #8]
 8000f68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	607b      	str	r3, [r7, #4]
 8000f6e:	4b64      	ldr	r3, [pc, #400]	; (8001100 <MX_GPIO_Init+0x200>)
 8000f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f72:	4a63      	ldr	r2, [pc, #396]	; (8001100 <MX_GPIO_Init+0x200>)
 8000f74:	f043 0310 	orr.w	r3, r3, #16
 8000f78:	6313      	str	r3, [r2, #48]	; 0x30
 8000f7a:	4b61      	ldr	r3, [pc, #388]	; (8001100 <MX_GPIO_Init+0x200>)
 8000f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f7e:	f003 0310 	and.w	r3, r3, #16
 8000f82:	607b      	str	r3, [r7, #4]
 8000f84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f86:	2300      	movs	r3, #0
 8000f88:	603b      	str	r3, [r7, #0]
 8000f8a:	4b5d      	ldr	r3, [pc, #372]	; (8001100 <MX_GPIO_Init+0x200>)
 8000f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f8e:	4a5c      	ldr	r2, [pc, #368]	; (8001100 <MX_GPIO_Init+0x200>)
 8000f90:	f043 0304 	orr.w	r3, r3, #4
 8000f94:	6313      	str	r3, [r2, #48]	; 0x30
 8000f96:	4b5a      	ldr	r3, [pc, #360]	; (8001100 <MX_GPIO_Init+0x200>)
 8000f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f9a:	f003 0304 	and.w	r3, r3, #4
 8000f9e:	603b      	str	r3, [r7, #0]
 8000fa0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, T_CLK_Pin|T_CS_Pin|T_MOSI_Pin|GPIO_PIN_13
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	f24a 010e 	movw	r1, #40974	; 0xa00e
 8000fa8:	4856      	ldr	r0, [pc, #344]	; (8001104 <MX_GPIO_Init+0x204>)
 8000faa:	f002 fb7b 	bl	80036a4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_1, GPIO_PIN_RESET);
 8000fae:	2200      	movs	r2, #0
 8000fb0:	2102      	movs	r1, #2
 8000fb2:	4855      	ldr	r0, [pc, #340]	; (8001108 <MX_GPIO_Init+0x208>)
 8000fb4:	f002 fb76 	bl	80036a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_14, GPIO_PIN_RESET);
 8000fb8:	2200      	movs	r2, #0
 8000fba:	f44f 418a 	mov.w	r1, #17664	; 0x4500
 8000fbe:	4853      	ldr	r0, [pc, #332]	; (800110c <MX_GPIO_Init+0x20c>)
 8000fc0:	f002 fb70 	bl	80036a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CS_Pin|RST_Pin|DC_Pin, GPIO_PIN_RESET);
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 8000fca:	4851      	ldr	r0, [pc, #324]	; (8001110 <MX_GPIO_Init+0x210>)
 8000fcc:	f002 fb6a 	bl	80036a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PFPin PFPin PFPin */
  GPIO_InitStruct.Pin = T_CLK_Pin|T_CS_Pin|T_MOSI_Pin;
 8000fd0:	230e      	movs	r3, #14
 8000fd2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fdc:	2303      	movs	r3, #3
 8000fde:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000fe0:	f107 0314 	add.w	r3, r7, #20
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	4847      	ldr	r0, [pc, #284]	; (8001104 <MX_GPIO_Init+0x204>)
 8000fe8:	f002 f998 	bl	800331c <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = T_MISO_Pin|T_IRQ_Pin;
 8000fec:	2330      	movs	r3, #48	; 0x30
 8000fee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000ff8:	f107 0314 	add.w	r3, r7, #20
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	4841      	ldr	r0, [pc, #260]	; (8001104 <MX_GPIO_Init+0x204>)
 8001000:	f002 f98c 	bl	800331c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001004:	2301      	movs	r3, #1
 8001006:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001008:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800100c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100e:	2300      	movs	r3, #0
 8001010:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001012:	f107 0314 	add.w	r3, r7, #20
 8001016:	4619      	mov	r1, r3
 8001018:	483d      	ldr	r0, [pc, #244]	; (8001110 <MX_GPIO_Init+0x210>)
 800101a:	f002 f97f 	bl	800331c <HAL_GPIO_Init>

  /*Configure GPIO pins : PF13 PF15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 800101e:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001022:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001024:	2301      	movs	r3, #1
 8001026:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001028:	2300      	movs	r3, #0
 800102a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800102c:	2300      	movs	r3, #0
 800102e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001030:	f107 0314 	add.w	r3, r7, #20
 8001034:	4619      	mov	r1, r3
 8001036:	4833      	ldr	r0, [pc, #204]	; (8001104 <MX_GPIO_Init+0x204>)
 8001038:	f002 f970 	bl	800331c <HAL_GPIO_Init>

  /*Configure GPIO pin : PG0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800103c:	2301      	movs	r3, #1
 800103e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001040:	2300      	movs	r3, #0
 8001042:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001044:	2301      	movs	r3, #1
 8001046:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001048:	f107 0314 	add.w	r3, r7, #20
 800104c:	4619      	mov	r1, r3
 800104e:	482e      	ldr	r0, [pc, #184]	; (8001108 <MX_GPIO_Init+0x208>)
 8001050:	f002 f964 	bl	800331c <HAL_GPIO_Init>

  /*Configure GPIO pin : PG1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001054:	2302      	movs	r3, #2
 8001056:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001058:	2301      	movs	r3, #1
 800105a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105c:	2300      	movs	r3, #0
 800105e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001060:	2300      	movs	r3, #0
 8001062:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001064:	f107 0314 	add.w	r3, r7, #20
 8001068:	4619      	mov	r1, r3
 800106a:	4827      	ldr	r0, [pc, #156]	; (8001108 <MX_GPIO_Init+0x208>)
 800106c:	f002 f956 	bl	800331c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001070:	2380      	movs	r3, #128	; 0x80
 8001072:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001074:	2300      	movs	r3, #0
 8001076:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001078:	2301      	movs	r3, #1
 800107a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800107c:	f107 0314 	add.w	r3, r7, #20
 8001080:	4619      	mov	r1, r3
 8001082:	4822      	ldr	r0, [pc, #136]	; (800110c <MX_GPIO_Init+0x20c>)
 8001084:	f002 f94a 	bl	800331c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE8 PE10 PE14 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_14;
 8001088:	f44f 438a 	mov.w	r3, #17664	; 0x4500
 800108c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800108e:	2301      	movs	r3, #1
 8001090:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001092:	2300      	movs	r3, #0
 8001094:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001096:	2300      	movs	r3, #0
 8001098:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800109a:	f107 0314 	add.w	r3, r7, #20
 800109e:	4619      	mov	r1, r3
 80010a0:	481a      	ldr	r0, [pc, #104]	; (800110c <MX_GPIO_Init+0x20c>)
 80010a2:	f002 f93b 	bl	800331c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = CS_Pin|RST_Pin|DC_Pin;
 80010a6:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 80010aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ac:	2301      	movs	r3, #1
 80010ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b0:	2300      	movs	r3, #0
 80010b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010b4:	2303      	movs	r3, #3
 80010b6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010b8:	f107 0314 	add.w	r3, r7, #20
 80010bc:	4619      	mov	r1, r3
 80010be:	4814      	ldr	r0, [pc, #80]	; (8001110 <MX_GPIO_Init+0x210>)
 80010c0:	f002 f92c 	bl	800331c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80010c4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80010c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ca:	2302      	movs	r3, #2
 80010cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ce:	2300      	movs	r3, #0
 80010d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010d2:	2303      	movs	r3, #3
 80010d4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80010d6:	2301      	movs	r3, #1
 80010d8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010da:	f107 0314 	add.w	r3, r7, #20
 80010de:	4619      	mov	r1, r3
 80010e0:	480b      	ldr	r0, [pc, #44]	; (8001110 <MX_GPIO_Init+0x210>)
 80010e2:	f002 f91b 	bl	800331c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80010e6:	2200      	movs	r2, #0
 80010e8:	2100      	movs	r1, #0
 80010ea:	2006      	movs	r0, #6
 80010ec:	f002 f8df 	bl	80032ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80010f0:	2006      	movs	r0, #6
 80010f2:	f002 f8f8 	bl	80032e6 <HAL_NVIC_EnableIRQ>

}
 80010f6:	bf00      	nop
 80010f8:	3728      	adds	r7, #40	; 0x28
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	40023800 	.word	0x40023800
 8001104:	40021400 	.word	0x40021400
 8001108:	40021800 	.word	0x40021800
 800110c:	40021000 	.word	0x40021000
 8001110:	40020000 	.word	0x40020000

08001114 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b09c      	sub	sp, #112	; 0x70
 8001118:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800111a:	f001 ff57 	bl	8002fcc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800111e:	f000 fb9b 	bl	8001858 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001122:	f7ff feed 	bl	8000f00 <MX_GPIO_Init>
  MX_SPI3_Init();
 8001126:	f000 fc3f 	bl	80019a8 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 800112a:	f000 fe93 	bl	8001e54 <MX_USART1_UART_Init>
  MX_RNG_Init();
 800112e:	f000 fc05 	bl	800193c <MX_RNG_Init>
  MX_TIM1_Init();
 8001132:	f000 fe15 	bl	8001d60 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  ILI9341_Init();//initial driver setup to drive ili9341
 8001136:	f001 fb23 	bl	8002780 <ILI9341_Init>

  ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1);
 800113a:	2001      	movs	r0, #1
 800113c:	f001 fac2 	bl	80026c4 <ILI9341_Set_Rotation>
  ILI9341_Draw_Image((const char*)pbb2, SCREEN_HORIZONTAL_1);
 8001140:	2101      	movs	r1, #1
 8001142:	48af      	ldr	r0, [pc, #700]	; (8001400 <main+0x2ec>)
 8001144:	f001 f864 	bl	8002210 <ILI9341_Draw_Image>
  ILI9341_Draw_Text("Welcome to", 10, 10, RED, 3, WHITE);
 8001148:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800114c:	9301      	str	r3, [sp, #4]
 800114e:	2303      	movs	r3, #3
 8001150:	9300      	str	r3, [sp, #0]
 8001152:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001156:	220a      	movs	r2, #10
 8001158:	210a      	movs	r1, #10
 800115a:	48aa      	ldr	r0, [pc, #680]	; (8001404 <main+0x2f0>)
 800115c:	f001 f828 	bl	80021b0 <ILI9341_Draw_Text>
  ILI9341_Draw_Text("PBL2; A-3", 10, 40, RED, 3, WHITE);
 8001160:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001164:	9301      	str	r3, [sp, #4]
 8001166:	2303      	movs	r3, #3
 8001168:	9300      	str	r3, [sp, #0]
 800116a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800116e:	2228      	movs	r2, #40	; 0x28
 8001170:	210a      	movs	r1, #10
 8001172:	48a5      	ldr	r0, [pc, #660]	; (8001408 <main+0x2f4>)
 8001174:	f001 f81c 	bl	80021b0 <ILI9341_Draw_Text>
  ILI9341_Draw_Text("PRESS!", 90, 105, RED, 4, WHITE);
 8001178:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800117c:	9301      	str	r3, [sp, #4]
 800117e:	2304      	movs	r3, #4
 8001180:	9300      	str	r3, [sp, #0]
 8001182:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001186:	2269      	movs	r2, #105	; 0x69
 8001188:	215a      	movs	r1, #90	; 0x5a
 800118a:	48a0      	ldr	r0, [pc, #640]	; (800140c <main+0x2f8>)
 800118c:	f001 f810 	bl	80021b0 <ILI9341_Draw_Text>
  HAL_Delay(200);
 8001190:	20c8      	movs	r0, #200	; 0xc8
 8001192:	f001 ff8d 	bl	80030b0 <HAL_Delay>

    /* USER CODE BEGIN 3 */


	  /***************************** DISPLAY LCD ***********************************/
	if(TP_Touchpad_Pressed())
 8001196:	f001 ff09 	bl	8002fac <TP_Touchpad_Pressed>
 800119a:	4603      	mov	r3, r0
 800119c:	2b00      	cmp	r3, #0
 800119e:	f000 82cb 	beq.w	8001738 <main+0x624>
	{
		uint16_t x_pos = 0;
 80011a2:	2300      	movs	r3, #0
 80011a4:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
		uint16_t y_pos = 0;
 80011a8:	2300      	movs	r3, #0
 80011aa:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

		HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_SET);
 80011ae:	2201      	movs	r2, #1
 80011b0:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 80011b4:	4896      	ldr	r0, [pc, #600]	; (8001410 <main+0x2fc>)
 80011b6:	f002 fa75 	bl	80036a4 <HAL_GPIO_WritePin>
		uint16_t position_array[2];
		if(TP_Read_Coordinates(position_array) == TOUCHPAD_DATA_OK)
 80011ba:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80011be:	4618      	mov	r0, r3
 80011c0:	f001 fe1e 	bl	8002e00 <TP_Read_Coordinates>
 80011c4:	4603      	mov	r3, r0
 80011c6:	2b01      	cmp	r3, #1
 80011c8:	f040 80d1 	bne.w	800136e <main+0x25a>
		{
			x_pos = position_array[1]; // invert y-axis to x-axis
 80011cc:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 80011d0:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
			y_pos = 240 - position_array[0]; // invert vertical
 80011d4:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 80011d8:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 80011dc:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
			ILI9341_Draw_Image((const char*)pb2, SCREEN_HORIZONTAL_1);
 80011e0:	2101      	movs	r1, #1
 80011e2:	488c      	ldr	r0, [pc, #560]	; (8001414 <main+0x300>)
 80011e4:	f001 f814 	bl	8002210 <ILI9341_Draw_Image>
			ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1);
 80011e8:	2001      	movs	r0, #1
 80011ea:	f001 fa6b 	bl	80026c4 <ILI9341_Set_Rotation>
//			ILI9341_Draw_Text("This is PBL2 for you!", 10, 10, BLACK, 2, WHITE);

			ILI9341_Draw_Rectangle(10, 40, 150, 90, 0x4328); //for GLOVE-ON GREEN 0x4328(hover)
 80011ee:	f244 3328 	movw	r3, #17192	; 0x4328
 80011f2:	9300      	str	r3, [sp, #0]
 80011f4:	235a      	movs	r3, #90	; 0x5a
 80011f6:	2296      	movs	r2, #150	; 0x96
 80011f8:	2128      	movs	r1, #40	; 0x28
 80011fa:	200a      	movs	r0, #10
 80011fc:	f001 fd42 	bl	8002c84 <ILI9341_Draw_Rectangle>
			ILI9341_Draw_Rectangle(160, 40, 150, 90, 0x7185); //for GLOVE-OFF RED 0x7185(hover)
 8001200:	f247 1385 	movw	r3, #29061	; 0x7185
 8001204:	9300      	str	r3, [sp, #0]
 8001206:	235a      	movs	r3, #90	; 0x5a
 8001208:	2296      	movs	r2, #150	; 0x96
 800120a:	2128      	movs	r1, #40	; 0x28
 800120c:	20a0      	movs	r0, #160	; 0xa0
 800120e:	f001 fd39 	bl	8002c84 <ILI9341_Draw_Rectangle>
			ILI9341_Draw_Rectangle(10, 145, 93, 85, 0x8427); //for auto-click YELLOW 0x8427(hover)
 8001212:	f248 4327 	movw	r3, #33831	; 0x8427
 8001216:	9300      	str	r3, [sp, #0]
 8001218:	2355      	movs	r3, #85	; 0x55
 800121a:	225d      	movs	r2, #93	; 0x5d
 800121c:	2191      	movs	r1, #145	; 0x91
 800121e:	200a      	movs	r0, #10
 8001220:	f001 fd30 	bl	8002c84 <ILI9341_Draw_Rectangle>
			ILI9341_Draw_Rectangle(113, 145, 93, 85, ORANGE); //for calibrate ORANGE 0xAC88(hover)
 8001224:	f64f 5320 	movw	r3, #64800	; 0xfd20
 8001228:	9300      	str	r3, [sp, #0]
 800122a:	2355      	movs	r3, #85	; 0x55
 800122c:	225d      	movs	r2, #93	; 0x5d
 800122e:	2191      	movs	r1, #145	; 0x91
 8001230:	2071      	movs	r0, #113	; 0x71
 8001232:	f001 fd27 	bl	8002c84 <ILI9341_Draw_Rectangle>
			ILI9341_Draw_Rectangle(216, 145, 94, 85, 0xA533); //for DPI 0xA533[light] 0x6B6D(hover)
 8001236:	f24a 5333 	movw	r3, #42291	; 0xa533
 800123a:	9300      	str	r3, [sp, #0]
 800123c:	2355      	movs	r3, #85	; 0x55
 800123e:	225e      	movs	r2, #94	; 0x5e
 8001240:	2191      	movs	r1, #145	; 0x91
 8001242:	20d8      	movs	r0, #216	; 0xd8
 8001244:	f001 fd1e 	bl	8002c84 <ILI9341_Draw_Rectangle>

			ILI9341_Draw_Text("ON", 65, 70, BLACK, 3, WHITE);
 8001248:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800124c:	9301      	str	r3, [sp, #4]
 800124e:	2303      	movs	r3, #3
 8001250:	9300      	str	r3, [sp, #0]
 8001252:	2300      	movs	r3, #0
 8001254:	2246      	movs	r2, #70	; 0x46
 8001256:	2141      	movs	r1, #65	; 0x41
 8001258:	486f      	ldr	r0, [pc, #444]	; (8001418 <main+0x304>)
 800125a:	f000 ffa9 	bl	80021b0 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("OFF", 200, 70, BLACK, 3, WHITE);
 800125e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001262:	9301      	str	r3, [sp, #4]
 8001264:	2303      	movs	r3, #3
 8001266:	9300      	str	r3, [sp, #0]
 8001268:	2300      	movs	r3, #0
 800126a:	2246      	movs	r2, #70	; 0x46
 800126c:	21c8      	movs	r1, #200	; 0xc8
 800126e:	486b      	ldr	r0, [pc, #428]	; (800141c <main+0x308>)
 8001270:	f000 ff9e 	bl	80021b0 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("CALI", 135, 170, BLACK, 2, WHITE);
 8001274:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001278:	9301      	str	r3, [sp, #4]
 800127a:	2302      	movs	r3, #2
 800127c:	9300      	str	r3, [sp, #0]
 800127e:	2300      	movs	r3, #0
 8001280:	22aa      	movs	r2, #170	; 0xaa
 8001282:	2187      	movs	r1, #135	; 0x87
 8001284:	4866      	ldr	r0, [pc, #408]	; (8001420 <main+0x30c>)
 8001286:	f000 ff93 	bl	80021b0 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("BRATE", 130, 190, BLACK, 2, WHITE);
 800128a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800128e:	9301      	str	r3, [sp, #4]
 8001290:	2302      	movs	r3, #2
 8001292:	9300      	str	r3, [sp, #0]
 8001294:	2300      	movs	r3, #0
 8001296:	22be      	movs	r2, #190	; 0xbe
 8001298:	2182      	movs	r1, #130	; 0x82
 800129a:	4862      	ldr	r0, [pc, #392]	; (8001424 <main+0x310>)
 800129c:	f000 ff88 	bl	80021b0 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("AUTO-", 25, 170, BLACK, 2, WHITE);
 80012a0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012a4:	9301      	str	r3, [sp, #4]
 80012a6:	2302      	movs	r3, #2
 80012a8:	9300      	str	r3, [sp, #0]
 80012aa:	2300      	movs	r3, #0
 80012ac:	22aa      	movs	r2, #170	; 0xaa
 80012ae:	2119      	movs	r1, #25
 80012b0:	485d      	ldr	r0, [pc, #372]	; (8001428 <main+0x314>)
 80012b2:	f000 ff7d 	bl	80021b0 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("CLICK", 20, 190, BLACK, 2, WHITE);
 80012b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012ba:	9301      	str	r3, [sp, #4]
 80012bc:	2302      	movs	r3, #2
 80012be:	9300      	str	r3, [sp, #0]
 80012c0:	2300      	movs	r3, #0
 80012c2:	22be      	movs	r2, #190	; 0xbe
 80012c4:	2114      	movs	r1, #20
 80012c6:	4859      	ldr	r0, [pc, #356]	; (800142c <main+0x318>)
 80012c8:	f000 ff72 	bl	80021b0 <ILI9341_Draw_Text>

			ILI9341_Draw_Filled_Circle(x_pos, y_pos, 2, BLACK);//This is a dot!
 80012cc:	f8b7 1064 	ldrh.w	r1, [r7, #100]	; 0x64
 80012d0:	f8b7 0066 	ldrh.w	r0, [r7, #102]	; 0x66
 80012d4:	2300      	movs	r3, #0
 80012d6:	2202      	movs	r2, #2
 80012d8:	f000 fe57 	bl	8001f8a <ILI9341_Draw_Filled_Circle>

			//++++++++++++++++++++FOR XY-COORDINATE HERE++++++++++++++++++++++
			ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1);
 80012dc:	2001      	movs	r0, #1
 80012de:	f001 f9f1 	bl	80026c4 <ILI9341_Set_Rotation>
			char counter_buff[30];

			sprintf(counter_buff, "POS X:%.3d", x_pos);
 80012e2:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 80012e6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80012ea:	4951      	ldr	r1, [pc, #324]	; (8001430 <main+0x31c>)
 80012ec:	4618      	mov	r0, r3
 80012ee:	f004 fc9f 	bl	8005c30 <siprintf>
			ILI9341_Draw_Text(counter_buff, 20, 10, BLACK, 2, WHITE);
 80012f2:	f107 0040 	add.w	r0, r7, #64	; 0x40
 80012f6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012fa:	9301      	str	r3, [sp, #4]
 80012fc:	2302      	movs	r3, #2
 80012fe:	9300      	str	r3, [sp, #0]
 8001300:	2300      	movs	r3, #0
 8001302:	220a      	movs	r2, #10
 8001304:	2114      	movs	r1, #20
 8001306:	f000 ff53 	bl	80021b0 <ILI9341_Draw_Text>

			sprintf(counter_buff, "POS Y:%.3d", y_pos);
 800130a:	f8b7 2064 	ldrh.w	r2, [r7, #100]	; 0x64
 800130e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001312:	4948      	ldr	r1, [pc, #288]	; (8001434 <main+0x320>)
 8001314:	4618      	mov	r0, r3
 8001316:	f004 fc8b 	bl	8005c30 <siprintf>
			ILI9341_Draw_Text(counter_buff, 150, 10, BLACK, 2, WHITE);
 800131a:	f107 0040 	add.w	r0, r7, #64	; 0x40
 800131e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001322:	9301      	str	r3, [sp, #4]
 8001324:	2302      	movs	r3, #2
 8001326:	9300      	str	r3, [sp, #0]
 8001328:	2300      	movs	r3, #0
 800132a:	220a      	movs	r2, #10
 800132c:	2196      	movs	r1, #150	; 0x96
 800132e:	f000 ff3f 	bl	80021b0 <ILI9341_Draw_Text>
			ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1);
 8001332:	2001      	movs	r0, #1
 8001334:	f001 f9c6 	bl	80026c4 <ILI9341_Set_Rotation>
			//++++++++++++++++++++FOR XY-COORDINATE END++++++++++++++++++++++

			ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1);
 8001338:	2001      	movs	r0, #1
 800133a:	f001 f9c3 	bl	80026c4 <ILI9341_Set_Rotation>
			char counter[30];
			sprintf(counter, "%d", count);
 800133e:	4b3e      	ldr	r3, [pc, #248]	; (8001438 <main+0x324>)
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	461a      	mov	r2, r3
 8001344:	f107 0320 	add.w	r3, r7, #32
 8001348:	493c      	ldr	r1, [pc, #240]	; (800143c <main+0x328>)
 800134a:	4618      	mov	r0, r3
 800134c:	f004 fc70 	bl	8005c30 <siprintf>
			ILI9341_Draw_Text(counter, 245, 175, BLACK, 3, WHITE);
 8001350:	f107 0020 	add.w	r0, r7, #32
 8001354:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001358:	9301      	str	r3, [sp, #4]
 800135a:	2303      	movs	r3, #3
 800135c:	9300      	str	r3, [sp, #0]
 800135e:	2300      	movs	r3, #0
 8001360:	22af      	movs	r2, #175	; 0xaf
 8001362:	21f5      	movs	r1, #245	; 0xf5
 8001364:	f000 ff24 	bl	80021b0 <ILI9341_Draw_Text>
			ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1);
 8001368:	2001      	movs	r0, #1
 800136a:	f001 f9ab 	bl	80026c4 <ILI9341_Set_Rotation>
		}

		ILI9341_Draw_Pixel(x_pos, y_pos, BLACK);
 800136e:	f8b7 1064 	ldrh.w	r1, [r7, #100]	; 0x64
 8001372:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8001376:	2200      	movs	r2, #0
 8001378:	4618      	mov	r0, r3
 800137a:	f001 fba9 	bl	8002ad0 <ILI9341_Draw_Pixel>

		//++++++++++++++++++++PLOTTING FOR SELECT-IN+++++++++++++++++++++

		if (x_pos > 10 && x_pos < 160 && y_pos > 40 && y_pos < 130){ on = 1; }
 800137e:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8001382:	2b0a      	cmp	r3, #10
 8001384:	d90f      	bls.n	80013a6 <main+0x292>
 8001386:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800138a:	2b9f      	cmp	r3, #159	; 0x9f
 800138c:	d80b      	bhi.n	80013a6 <main+0x292>
 800138e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8001392:	2b28      	cmp	r3, #40	; 0x28
 8001394:	d907      	bls.n	80013a6 <main+0x292>
 8001396:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800139a:	2b81      	cmp	r3, #129	; 0x81
 800139c:	d803      	bhi.n	80013a6 <main+0x292>
 800139e:	4b28      	ldr	r3, [pc, #160]	; (8001440 <main+0x32c>)
 80013a0:	2201      	movs	r2, #1
 80013a2:	701a      	strb	r2, [r3, #0]
 80013a4:	e013      	b.n	80013ce <main+0x2ba>
		else if (x_pos > 160 && x_pos < 310 && y_pos > 40 && y_pos < 130){ on = 0; }
 80013a6:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 80013aa:	2ba0      	cmp	r3, #160	; 0xa0
 80013ac:	d90f      	bls.n	80013ce <main+0x2ba>
 80013ae:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 80013b2:	f5b3 7f9b 	cmp.w	r3, #310	; 0x136
 80013b6:	d20a      	bcs.n	80013ce <main+0x2ba>
 80013b8:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80013bc:	2b28      	cmp	r3, #40	; 0x28
 80013be:	d906      	bls.n	80013ce <main+0x2ba>
 80013c0:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80013c4:	2b81      	cmp	r3, #129	; 0x81
 80013c6:	d802      	bhi.n	80013ce <main+0x2ba>
 80013c8:	4b1d      	ldr	r3, [pc, #116]	; (8001440 <main+0x32c>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	701a      	strb	r2, [r3, #0]

		if (on == 1)
 80013ce:	4b1c      	ldr	r3, [pc, #112]	; (8001440 <main+0x32c>)
 80013d0:	781b      	ldrb	r3, [r3, #0]
 80013d2:	2b01      	cmp	r3, #1
 80013d4:	d138      	bne.n	8001448 <main+0x334>
		{
			ILI9341_Draw_Rectangle(10, 40, 150, 90, GREEN);
 80013d6:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 80013da:	9300      	str	r3, [sp, #0]
 80013dc:	235a      	movs	r3, #90	; 0x5a
 80013de:	2296      	movs	r2, #150	; 0x96
 80013e0:	2128      	movs	r1, #40	; 0x28
 80013e2:	200a      	movs	r0, #10
 80013e4:	f001 fc4e 	bl	8002c84 <ILI9341_Draw_Rectangle>
			ILI9341_Draw_Text("ON!", 65, 70, BLACK, 3, WHITE);
 80013e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80013ec:	9301      	str	r3, [sp, #4]
 80013ee:	2303      	movs	r3, #3
 80013f0:	9300      	str	r3, [sp, #0]
 80013f2:	2300      	movs	r3, #0
 80013f4:	2246      	movs	r2, #70	; 0x46
 80013f6:	2141      	movs	r1, #65	; 0x41
 80013f8:	4812      	ldr	r0, [pc, #72]	; (8001444 <main+0x330>)
 80013fa:	f000 fed9 	bl	80021b0 <ILI9341_Draw_Text>
 80013fe:	e03b      	b.n	8001478 <main+0x364>
 8001400:	0802d920 	.word	0x0802d920
 8001404:	080080a0 	.word	0x080080a0
 8001408:	080080ac 	.word	0x080080ac
 800140c:	080080b8 	.word	0x080080b8
 8001410:	40021800 	.word	0x40021800
 8001414:	08008120 	.word	0x08008120
 8001418:	080080c0 	.word	0x080080c0
 800141c:	080080c4 	.word	0x080080c4
 8001420:	080080c8 	.word	0x080080c8
 8001424:	080080d0 	.word	0x080080d0
 8001428:	080080d8 	.word	0x080080d8
 800142c:	080080e0 	.word	0x080080e0
 8001430:	080080e8 	.word	0x080080e8
 8001434:	080080f4 	.word	0x080080f4
 8001438:	20000001 	.word	0x20000001
 800143c:	08008100 	.word	0x08008100
 8001440:	20000000 	.word	0x20000000
 8001444:	08008104 	.word	0x08008104
		}
		else if (on == 0)
 8001448:	4baf      	ldr	r3, [pc, #700]	; (8001708 <main+0x5f4>)
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d113      	bne.n	8001478 <main+0x364>
		{
			ILI9341_Draw_Rectangle(160, 40, 150, 90, RED);
 8001450:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001454:	9300      	str	r3, [sp, #0]
 8001456:	235a      	movs	r3, #90	; 0x5a
 8001458:	2296      	movs	r2, #150	; 0x96
 800145a:	2128      	movs	r1, #40	; 0x28
 800145c:	20a0      	movs	r0, #160	; 0xa0
 800145e:	f001 fc11 	bl	8002c84 <ILI9341_Draw_Rectangle>
			ILI9341_Draw_Text("OFF!", 200, 70, BLACK, 3, WHITE);
 8001462:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001466:	9301      	str	r3, [sp, #4]
 8001468:	2303      	movs	r3, #3
 800146a:	9300      	str	r3, [sp, #0]
 800146c:	2300      	movs	r3, #0
 800146e:	2246      	movs	r2, #70	; 0x46
 8001470:	21c8      	movs	r1, #200	; 0xc8
 8001472:	48a6      	ldr	r0, [pc, #664]	; (800170c <main+0x5f8>)
 8001474:	f000 fe9c 	bl	80021b0 <ILI9341_Draw_Text>
		}

		if (x_pos > 10 && x_pos < 103 && y_pos > 145 && y_pos < 230 && on == 1)
 8001478:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800147c:	2b0a      	cmp	r3, #10
 800147e:	d911      	bls.n	80014a4 <main+0x390>
 8001480:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8001484:	2b66      	cmp	r3, #102	; 0x66
 8001486:	d80d      	bhi.n	80014a4 <main+0x390>
 8001488:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800148c:	2b91      	cmp	r3, #145	; 0x91
 800148e:	d909      	bls.n	80014a4 <main+0x390>
 8001490:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8001494:	2be5      	cmp	r3, #229	; 0xe5
 8001496:	d805      	bhi.n	80014a4 <main+0x390>
 8001498:	4b9b      	ldr	r3, [pc, #620]	; (8001708 <main+0x5f4>)
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	2b01      	cmp	r3, #1
 800149e:	d101      	bne.n	80014a4 <main+0x390>
//				autoc = 0;
//			}
//			else {
//				autoc = 1;
//			}
			EXTI0_IRQHandler();
 80014a0:	f000 fb52 	bl	8001b48 <EXTI0_IRQHandler>
		}

		if (autoc == 1)
 80014a4:	4b9a      	ldr	r3, [pc, #616]	; (8001710 <main+0x5fc>)
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	2b01      	cmp	r3, #1
 80014aa:	d11f      	bne.n	80014ec <main+0x3d8>
		{
			ILI9341_Draw_Rectangle(10, 145, 93, 85, YELLOW);
 80014ac:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80014b0:	9300      	str	r3, [sp, #0]
 80014b2:	2355      	movs	r3, #85	; 0x55
 80014b4:	225d      	movs	r2, #93	; 0x5d
 80014b6:	2191      	movs	r1, #145	; 0x91
 80014b8:	200a      	movs	r0, #10
 80014ba:	f001 fbe3 	bl	8002c84 <ILI9341_Draw_Rectangle>
			ILI9341_Draw_Text("AUTO-", 25, 170, BLACK, 2, WHITE);
 80014be:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014c2:	9301      	str	r3, [sp, #4]
 80014c4:	2302      	movs	r3, #2
 80014c6:	9300      	str	r3, [sp, #0]
 80014c8:	2300      	movs	r3, #0
 80014ca:	22aa      	movs	r2, #170	; 0xaa
 80014cc:	2119      	movs	r1, #25
 80014ce:	4891      	ldr	r0, [pc, #580]	; (8001714 <main+0x600>)
 80014d0:	f000 fe6e 	bl	80021b0 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("CLICK!", 20, 190, BLACK, 2, WHITE);
 80014d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014d8:	9301      	str	r3, [sp, #4]
 80014da:	2302      	movs	r3, #2
 80014dc:	9300      	str	r3, [sp, #0]
 80014de:	2300      	movs	r3, #0
 80014e0:	22be      	movs	r2, #190	; 0xbe
 80014e2:	2114      	movs	r1, #20
 80014e4:	488c      	ldr	r0, [pc, #560]	; (8001718 <main+0x604>)
 80014e6:	f000 fe63 	bl	80021b0 <ILI9341_Draw_Text>
 80014ea:	e01e      	b.n	800152a <main+0x416>
		}
		else
		{
			ILI9341_Draw_Rectangle(10, 145, 93, 85, 0x8427);
 80014ec:	f248 4327 	movw	r3, #33831	; 0x8427
 80014f0:	9300      	str	r3, [sp, #0]
 80014f2:	2355      	movs	r3, #85	; 0x55
 80014f4:	225d      	movs	r2, #93	; 0x5d
 80014f6:	2191      	movs	r1, #145	; 0x91
 80014f8:	200a      	movs	r0, #10
 80014fa:	f001 fbc3 	bl	8002c84 <ILI9341_Draw_Rectangle>
			ILI9341_Draw_Text("AUTO-", 25, 170, BLACK, 2, WHITE);
 80014fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001502:	9301      	str	r3, [sp, #4]
 8001504:	2302      	movs	r3, #2
 8001506:	9300      	str	r3, [sp, #0]
 8001508:	2300      	movs	r3, #0
 800150a:	22aa      	movs	r2, #170	; 0xaa
 800150c:	2119      	movs	r1, #25
 800150e:	4881      	ldr	r0, [pc, #516]	; (8001714 <main+0x600>)
 8001510:	f000 fe4e 	bl	80021b0 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("CLICK", 20, 190, BLACK, 2, WHITE);
 8001514:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001518:	9301      	str	r3, [sp, #4]
 800151a:	2302      	movs	r3, #2
 800151c:	9300      	str	r3, [sp, #0]
 800151e:	2300      	movs	r3, #0
 8001520:	22be      	movs	r2, #190	; 0xbe
 8001522:	2114      	movs	r1, #20
 8001524:	487d      	ldr	r0, [pc, #500]	; (800171c <main+0x608>)
 8001526:	f000 fe43 	bl	80021b0 <ILI9341_Draw_Text>
		}

		if (x_pos > 113 && x_pos < 206 && y_pos > 145 && y_pos < 230 && on == 1)
 800152a:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800152e:	2b71      	cmp	r3, #113	; 0x71
 8001530:	d968      	bls.n	8001604 <main+0x4f0>
 8001532:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8001536:	2bcd      	cmp	r3, #205	; 0xcd
 8001538:	d864      	bhi.n	8001604 <main+0x4f0>
 800153a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800153e:	2b91      	cmp	r3, #145	; 0x91
 8001540:	d960      	bls.n	8001604 <main+0x4f0>
 8001542:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8001546:	2be5      	cmp	r3, #229	; 0xe5
 8001548:	d85c      	bhi.n	8001604 <main+0x4f0>
 800154a:	4b6f      	ldr	r3, [pc, #444]	; (8001708 <main+0x5f4>)
 800154c:	781b      	ldrb	r3, [r3, #0]
 800154e:	2b01      	cmp	r3, #1
 8001550:	d158      	bne.n	8001604 <main+0x4f0>
		{
			ILI9341_Draw_Rectangle(113, 145, 93, 85, 0xAC88);
 8001552:	f64a 4388 	movw	r3, #44168	; 0xac88
 8001556:	9300      	str	r3, [sp, #0]
 8001558:	2355      	movs	r3, #85	; 0x55
 800155a:	225d      	movs	r2, #93	; 0x5d
 800155c:	2191      	movs	r1, #145	; 0x91
 800155e:	2071      	movs	r0, #113	; 0x71
 8001560:	f001 fb90 	bl	8002c84 <ILI9341_Draw_Rectangle>
			ILI9341_Draw_Text("CALI", 135, 170, BLACK, 2, WHITE);
 8001564:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001568:	9301      	str	r3, [sp, #4]
 800156a:	2302      	movs	r3, #2
 800156c:	9300      	str	r3, [sp, #0]
 800156e:	2300      	movs	r3, #0
 8001570:	22aa      	movs	r2, #170	; 0xaa
 8001572:	2187      	movs	r1, #135	; 0x87
 8001574:	486a      	ldr	r0, [pc, #424]	; (8001720 <main+0x60c>)
 8001576:	f000 fe1b 	bl	80021b0 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("BRATE!", 130, 190, BLACK, 2, WHITE);
 800157a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800157e:	9301      	str	r3, [sp, #4]
 8001580:	2302      	movs	r3, #2
 8001582:	9300      	str	r3, [sp, #0]
 8001584:	2300      	movs	r3, #0
 8001586:	22be      	movs	r2, #190	; 0xbe
 8001588:	2182      	movs	r1, #130	; 0x82
 800158a:	4866      	ldr	r0, [pc, #408]	; (8001724 <main+0x610>)
 800158c:	f000 fe10 	bl	80021b0 <ILI9341_Draw_Text>
			HAL_GPIO_WritePin(F1, 1);
 8001590:	2201      	movs	r2, #1
 8001592:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001596:	4864      	ldr	r0, [pc, #400]	; (8001728 <main+0x614>)
 8001598:	f002 f884 	bl	80036a4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(F0, 1);
 800159c:	2201      	movs	r2, #1
 800159e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015a2:	4861      	ldr	r0, [pc, #388]	; (8001728 <main+0x614>)
 80015a4:	f002 f87e 	bl	80036a4 <HAL_GPIO_WritePin>
			HAL_Delay(80);
 80015a8:	2050      	movs	r0, #80	; 0x50
 80015aa:	f001 fd81 	bl	80030b0 <HAL_Delay>
			ILI9341_Draw_Rectangle(113, 145, 93, 85, ORANGE);
 80015ae:	f64f 5320 	movw	r3, #64800	; 0xfd20
 80015b2:	9300      	str	r3, [sp, #0]
 80015b4:	2355      	movs	r3, #85	; 0x55
 80015b6:	225d      	movs	r2, #93	; 0x5d
 80015b8:	2191      	movs	r1, #145	; 0x91
 80015ba:	2071      	movs	r0, #113	; 0x71
 80015bc:	f001 fb62 	bl	8002c84 <ILI9341_Draw_Rectangle>
			ILI9341_Draw_Text("CALI", 135, 170, BLACK, 2, WHITE);
 80015c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015c4:	9301      	str	r3, [sp, #4]
 80015c6:	2302      	movs	r3, #2
 80015c8:	9300      	str	r3, [sp, #0]
 80015ca:	2300      	movs	r3, #0
 80015cc:	22aa      	movs	r2, #170	; 0xaa
 80015ce:	2187      	movs	r1, #135	; 0x87
 80015d0:	4853      	ldr	r0, [pc, #332]	; (8001720 <main+0x60c>)
 80015d2:	f000 fded 	bl	80021b0 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("BRATE", 130, 190, BLACK, 2, WHITE);
 80015d6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015da:	9301      	str	r3, [sp, #4]
 80015dc:	2302      	movs	r3, #2
 80015de:	9300      	str	r3, [sp, #0]
 80015e0:	2300      	movs	r3, #0
 80015e2:	22be      	movs	r2, #190	; 0xbe
 80015e4:	2182      	movs	r1, #130	; 0x82
 80015e6:	4851      	ldr	r0, [pc, #324]	; (800172c <main+0x618>)
 80015e8:	f000 fde2 	bl	80021b0 <ILI9341_Draw_Text>
			HAL_GPIO_WritePin(F1, 0);
 80015ec:	2200      	movs	r2, #0
 80015ee:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015f2:	484d      	ldr	r0, [pc, #308]	; (8001728 <main+0x614>)
 80015f4:	f002 f856 	bl	80036a4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(F0, 0);
 80015f8:	2200      	movs	r2, #0
 80015fa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015fe:	484a      	ldr	r0, [pc, #296]	; (8001728 <main+0x614>)
 8001600:	f002 f850 	bl	80036a4 <HAL_GPIO_WritePin>
		}

		if (x_pos > 216 && x_pos < 310 && y_pos > 145 && y_pos < 230 && on == 1)
 8001604:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8001608:	2bd8      	cmp	r3, #216	; 0xd8
 800160a:	d979      	bls.n	8001700 <main+0x5ec>
 800160c:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8001610:	f5b3 7f9b 	cmp.w	r3, #310	; 0x136
 8001614:	d274      	bcs.n	8001700 <main+0x5ec>
 8001616:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800161a:	2b91      	cmp	r3, #145	; 0x91
 800161c:	d970      	bls.n	8001700 <main+0x5ec>
 800161e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8001622:	2be5      	cmp	r3, #229	; 0xe5
 8001624:	d86c      	bhi.n	8001700 <main+0x5ec>
 8001626:	4b38      	ldr	r3, [pc, #224]	; (8001708 <main+0x5f4>)
 8001628:	781b      	ldrb	r3, [r3, #0]
 800162a:	2b01      	cmp	r3, #1
 800162c:	d168      	bne.n	8001700 <main+0x5ec>
		{
			ILI9341_Draw_Rectangle(216, 145, 94, 85, 0x6B6D);
 800162e:	f646 336d 	movw	r3, #27501	; 0x6b6d
 8001632:	9300      	str	r3, [sp, #0]
 8001634:	2355      	movs	r3, #85	; 0x55
 8001636:	225e      	movs	r2, #94	; 0x5e
 8001638:	2191      	movs	r1, #145	; 0x91
 800163a:	20d8      	movs	r0, #216	; 0xd8
 800163c:	f001 fb22 	bl	8002c84 <ILI9341_Draw_Rectangle>
			ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1);
 8001640:	2001      	movs	r0, #1
 8001642:	f001 f83f 	bl	80026c4 <ILI9341_Set_Rotation>

			HAL_GPIO_WritePin(F1, 1);
 8001646:	2201      	movs	r2, #1
 8001648:	f44f 7180 	mov.w	r1, #256	; 0x100
 800164c:	4836      	ldr	r0, [pc, #216]	; (8001728 <main+0x614>)
 800164e:	f002 f829 	bl	80036a4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(F0, 0);
 8001652:	2200      	movs	r2, #0
 8001654:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001658:	4833      	ldr	r0, [pc, #204]	; (8001728 <main+0x614>)
 800165a:	f002 f823 	bl	80036a4 <HAL_GPIO_WritePin>
			HAL_Delay(80);
 800165e:	2050      	movs	r0, #80	; 0x50
 8001660:	f001 fd26 	bl	80030b0 <HAL_Delay>
			HAL_GPIO_WritePin(F1, 0);
 8001664:	2200      	movs	r2, #0
 8001666:	f44f 7180 	mov.w	r1, #256	; 0x100
 800166a:	482f      	ldr	r0, [pc, #188]	; (8001728 <main+0x614>)
 800166c:	f002 f81a 	bl	80036a4 <HAL_GPIO_WritePin>

			count++;
 8001670:	4b2f      	ldr	r3, [pc, #188]	; (8001730 <main+0x61c>)
 8001672:	781b      	ldrb	r3, [r3, #0]
 8001674:	3301      	adds	r3, #1
 8001676:	b2da      	uxtb	r2, r3
 8001678:	4b2d      	ldr	r3, [pc, #180]	; (8001730 <main+0x61c>)
 800167a:	701a      	strb	r2, [r3, #0]
			if (count > 3){count = 1;}
 800167c:	4b2c      	ldr	r3, [pc, #176]	; (8001730 <main+0x61c>)
 800167e:	781b      	ldrb	r3, [r3, #0]
 8001680:	2b03      	cmp	r3, #3
 8001682:	d902      	bls.n	800168a <main+0x576>
 8001684:	4b2a      	ldr	r3, [pc, #168]	; (8001730 <main+0x61c>)
 8001686:	2201      	movs	r2, #1
 8001688:	701a      	strb	r2, [r3, #0]
			char counter[30];
			sprintf(counter, "%d", count);
 800168a:	4b29      	ldr	r3, [pc, #164]	; (8001730 <main+0x61c>)
 800168c:	781b      	ldrb	r3, [r3, #0]
 800168e:	461a      	mov	r2, r3
 8001690:	463b      	mov	r3, r7
 8001692:	4928      	ldr	r1, [pc, #160]	; (8001734 <main+0x620>)
 8001694:	4618      	mov	r0, r3
 8001696:	f004 facb 	bl	8005c30 <siprintf>
			ILI9341_Draw_Text(counter, 245, 175, BLACK, 3, WHITE);
 800169a:	4638      	mov	r0, r7
 800169c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016a0:	9301      	str	r3, [sp, #4]
 80016a2:	2303      	movs	r3, #3
 80016a4:	9300      	str	r3, [sp, #0]
 80016a6:	2300      	movs	r3, #0
 80016a8:	22af      	movs	r2, #175	; 0xaf
 80016aa:	21f5      	movs	r1, #245	; 0xf5
 80016ac:	f000 fd80 	bl	80021b0 <ILI9341_Draw_Text>
			ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1);
 80016b0:	2001      	movs	r0, #1
 80016b2:	f001 f807 	bl	80026c4 <ILI9341_Set_Rotation>
			HAL_Delay(80);
 80016b6:	2050      	movs	r0, #80	; 0x50
 80016b8:	f001 fcfa 	bl	80030b0 <HAL_Delay>
			ILI9341_Draw_Rectangle(216, 145, 94, 85, 0xA533);
 80016bc:	f24a 5333 	movw	r3, #42291	; 0xa533
 80016c0:	9300      	str	r3, [sp, #0]
 80016c2:	2355      	movs	r3, #85	; 0x55
 80016c4:	225e      	movs	r2, #94	; 0x5e
 80016c6:	2191      	movs	r1, #145	; 0x91
 80016c8:	20d8      	movs	r0, #216	; 0xd8
 80016ca:	f001 fadb 	bl	8002c84 <ILI9341_Draw_Rectangle>
			ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1);
 80016ce:	2001      	movs	r0, #1
 80016d0:	f000 fff8 	bl	80026c4 <ILI9341_Set_Rotation>
			sprintf(counter, "%d", count);
 80016d4:	4b16      	ldr	r3, [pc, #88]	; (8001730 <main+0x61c>)
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	461a      	mov	r2, r3
 80016da:	463b      	mov	r3, r7
 80016dc:	4915      	ldr	r1, [pc, #84]	; (8001734 <main+0x620>)
 80016de:	4618      	mov	r0, r3
 80016e0:	f004 faa6 	bl	8005c30 <siprintf>
			ILI9341_Draw_Text(counter, 245, 175, BLACK, 3, WHITE);
 80016e4:	4638      	mov	r0, r7
 80016e6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016ea:	9301      	str	r3, [sp, #4]
 80016ec:	2303      	movs	r3, #3
 80016ee:	9300      	str	r3, [sp, #0]
 80016f0:	2300      	movs	r3, #0
 80016f2:	22af      	movs	r2, #175	; 0xaf
 80016f4:	21f5      	movs	r1, #245	; 0xf5
 80016f6:	f000 fd5b 	bl	80021b0 <ILI9341_Draw_Text>
			ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1);
 80016fa:	2001      	movs	r0, #1
 80016fc:	f000 ffe2 	bl	80026c4 <ILI9341_Set_Rotation>
		//++++++++++++++++++++++++CHECK STATUS++++++++++++++++++++++++
//		char counter_buff[30];
//		sprintf(counter_buff, "\r\n%d %d\r\n", on, autoc);
//		HAL_UART_Transmit(&huart1, counter_buff, strlen(counter_buff), 200);
		//++++++++++++++++++++++++++END CHECK++++++++++++++++++++++++
		HAL_Delay(200);
 8001700:	20c8      	movs	r0, #200	; 0xc8
 8001702:	f001 fcd5 	bl	80030b0 <HAL_Delay>
 8001706:	e01d      	b.n	8001744 <main+0x630>
 8001708:	20000000 	.word	0x20000000
 800170c:	08008108 	.word	0x08008108
 8001710:	20000208 	.word	0x20000208
 8001714:	080080d8 	.word	0x080080d8
 8001718:	08008110 	.word	0x08008110
 800171c:	080080e0 	.word	0x080080e0
 8001720:	080080c8 	.word	0x080080c8
 8001724:	08008118 	.word	0x08008118
 8001728:	40021000 	.word	0x40021000
 800172c:	080080d0 	.word	0x080080d0
 8001730:	20000001 	.word	0x20000001
 8001734:	08008100 	.word	0x08008100
	}
	else
	{
		HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8001738:	2200      	movs	r2, #0
 800173a:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 800173e:	483d      	ldr	r0, [pc, #244]	; (8001834 <main+0x720>)
 8001740:	f001 ffb0 	bl	80036a4 <HAL_GPIO_WritePin>
	}
	//------------ ENABLE GLOVES -------------//
	HAL_GPIO_WritePin(EN, on);
 8001744:	4b3c      	ldr	r3, [pc, #240]	; (8001838 <main+0x724>)
 8001746:	781b      	ldrb	r3, [r3, #0]
 8001748:	461a      	mov	r2, r3
 800174a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800174e:	483b      	ldr	r0, [pc, #236]	; (800183c <main+0x728>)
 8001750:	f001 ffa8 	bl	80036a4 <HAL_GPIO_WritePin>

	//--------------------------------------------//
	//--------------- Right Button ---------------//
	// READ PIN PULL-UPs
	readR = HAL_GPIO_ReadPin(RBtn);
 8001754:	2180      	movs	r1, #128	; 0x80
 8001756:	483a      	ldr	r0, [pc, #232]	; (8001840 <main+0x72c>)
 8001758:	f001 ff8c 	bl	8003674 <HAL_GPIO_ReadPin>
 800175c:	4603      	mov	r3, r0
 800175e:	461a      	mov	r2, r3
 8001760:	4b38      	ldr	r3, [pc, #224]	; (8001844 <main+0x730>)
 8001762:	701a      	strb	r2, [r3, #0]
	// If Hold RB then Use FN Scroll
	if(readR != oldRState){
 8001764:	4b37      	ldr	r3, [pc, #220]	; (8001844 <main+0x730>)
 8001766:	781a      	ldrb	r2, [r3, #0]
 8001768:	4b37      	ldr	r3, [pc, #220]	; (8001848 <main+0x734>)
 800176a:	781b      	ldrb	r3, [r3, #0]
 800176c:	429a      	cmp	r2, r3
 800176e:	d004      	beq.n	800177a <main+0x666>
		lastRB = HAL_GetTick();
 8001770:	f001 fc92 	bl	8003098 <HAL_GetTick>
 8001774:	4603      	mov	r3, r0
 8001776:	4a35      	ldr	r2, [pc, #212]	; (800184c <main+0x738>)
 8001778:	6013      	str	r3, [r2, #0]
	}
	if((HAL_GetTick() - lastRB) > longRB){
 800177a:	f001 fc8d 	bl	8003098 <HAL_GetTick>
 800177e:	4602      	mov	r2, r0
 8001780:	4b32      	ldr	r3, [pc, #200]	; (800184c <main+0x738>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	1ad2      	subs	r2, r2, r3
 8001786:	4b32      	ldr	r3, [pc, #200]	; (8001850 <main+0x73c>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	429a      	cmp	r2, r3
 800178c:	d91a      	bls.n	80017c4 <main+0x6b0>
		if(readR != RState){
 800178e:	4b2d      	ldr	r3, [pc, #180]	; (8001844 <main+0x730>)
 8001790:	781a      	ldrb	r2, [r3, #0]
 8001792:	4b30      	ldr	r3, [pc, #192]	; (8001854 <main+0x740>)
 8001794:	781b      	ldrb	r3, [r3, #0]
 8001796:	429a      	cmp	r2, r3
 8001798:	d014      	beq.n	80017c4 <main+0x6b0>
			RState = readR;
 800179a:	4b2a      	ldr	r3, [pc, #168]	; (8001844 <main+0x730>)
 800179c:	781a      	ldrb	r2, [r3, #0]
 800179e:	4b2d      	ldr	r3, [pc, #180]	; (8001854 <main+0x740>)
 80017a0:	701a      	strb	r2, [r3, #0]

			if(RState == 0){
 80017a2:	4b2c      	ldr	r3, [pc, #176]	; (8001854 <main+0x740>)
 80017a4:	781b      	ldrb	r3, [r3, #0]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d10c      	bne.n	80017c4 <main+0x6b0>
				HAL_GPIO_WritePin(F0, !RState);
 80017aa:	4b2a      	ldr	r3, [pc, #168]	; (8001854 <main+0x740>)
 80017ac:	781b      	ldrb	r3, [r3, #0]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	bf0c      	ite	eq
 80017b2:	2301      	moveq	r3, #1
 80017b4:	2300      	movne	r3, #0
 80017b6:	b2db      	uxtb	r3, r3
 80017b8:	461a      	mov	r2, r3
 80017ba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017be:	4820      	ldr	r0, [pc, #128]	; (8001840 <main+0x72c>)
 80017c0:	f001 ff70 	bl	80036a4 <HAL_GPIO_WritePin>
			}
		}
	}
	HAL_GPIO_WritePin(F0, !RState);
 80017c4:	4b23      	ldr	r3, [pc, #140]	; (8001854 <main+0x740>)
 80017c6:	781b      	ldrb	r3, [r3, #0]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	bf0c      	ite	eq
 80017cc:	2301      	moveq	r3, #1
 80017ce:	2300      	movne	r3, #0
 80017d0:	b2db      	uxtb	r3, r3
 80017d2:	461a      	mov	r2, r3
 80017d4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017d8:	4819      	ldr	r0, [pc, #100]	; (8001840 <main+0x72c>)
 80017da:	f001 ff63 	bl	80036a4 <HAL_GPIO_WritePin>
	oldRState = readR;
 80017de:	4b19      	ldr	r3, [pc, #100]	; (8001844 <main+0x730>)
 80017e0:	781a      	ldrb	r2, [r3, #0]
 80017e2:	4b19      	ldr	r3, [pc, #100]	; (8001848 <main+0x734>)
 80017e4:	701a      	strb	r2, [r3, #0]

	// NORMAL RIGHT CLICK
	if(HAL_GPIO_ReadPin(RBtn) == 0){
 80017e6:	2180      	movs	r1, #128	; 0x80
 80017e8:	4815      	ldr	r0, [pc, #84]	; (8001840 <main+0x72c>)
 80017ea:	f001 ff43 	bl	8003674 <HAL_GPIO_ReadPin>
 80017ee:	4603      	mov	r3, r0
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d105      	bne.n	8001800 <main+0x6ec>
		HAL_GPIO_WritePin(RB, 1);
 80017f4:	2201      	movs	r2, #1
 80017f6:	2102      	movs	r1, #2
 80017f8:	480e      	ldr	r0, [pc, #56]	; (8001834 <main+0x720>)
 80017fa:	f001 ff53 	bl	80036a4 <HAL_GPIO_WritePin>
 80017fe:	e004      	b.n	800180a <main+0x6f6>
	}
	else HAL_GPIO_WritePin(RB, 0);
 8001800:	2200      	movs	r2, #0
 8001802:	2102      	movs	r1, #2
 8001804:	480b      	ldr	r0, [pc, #44]	; (8001834 <main+0x720>)
 8001806:	f001 ff4d 	bl	80036a4 <HAL_GPIO_WritePin>

	//---------------------------------------//

	//------------- Left Button -------------//
	if(HAL_GPIO_ReadPin(LBtn) == 0){         // INPUT PULL-UP
 800180a:	2101      	movs	r1, #1
 800180c:	4809      	ldr	r0, [pc, #36]	; (8001834 <main+0x720>)
 800180e:	f001 ff31 	bl	8003674 <HAL_GPIO_ReadPin>
 8001812:	4603      	mov	r3, r0
 8001814:	2b00      	cmp	r3, #0
 8001816:	d106      	bne.n	8001826 <main+0x712>
		HAL_GPIO_WritePin(LB, 1);            // LEFT CLICK
 8001818:	2201      	movs	r2, #1
 800181a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800181e:	4807      	ldr	r0, [pc, #28]	; (800183c <main+0x728>)
 8001820:	f001 ff40 	bl	80036a4 <HAL_GPIO_WritePin>
 8001824:	e4b7      	b.n	8001196 <main+0x82>
	}
	else HAL_GPIO_WritePin(LB, 0);
 8001826:	2200      	movs	r2, #0
 8001828:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800182c:	4803      	ldr	r0, [pc, #12]	; (800183c <main+0x728>)
 800182e:	f001 ff39 	bl	80036a4 <HAL_GPIO_WritePin>
	if(TP_Touchpad_Pressed())
 8001832:	e4b0      	b.n	8001196 <main+0x82>
 8001834:	40021800 	.word	0x40021800
 8001838:	20000000 	.word	0x20000000
 800183c:	40021400 	.word	0x40021400
 8001840:	40021000 	.word	0x40021000
 8001844:	2000021c 	.word	0x2000021c
 8001848:	20000009 	.word	0x20000009
 800184c:	2000020c 	.word	0x2000020c
 8001850:	20000004 	.word	0x20000004
 8001854:	20000008 	.word	0x20000008

08001858 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b094      	sub	sp, #80	; 0x50
 800185c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800185e:	f107 0320 	add.w	r3, r7, #32
 8001862:	2230      	movs	r2, #48	; 0x30
 8001864:	2100      	movs	r1, #0
 8001866:	4618      	mov	r0, r3
 8001868:	f003 fd70 	bl	800534c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800186c:	f107 030c 	add.w	r3, r7, #12
 8001870:	2200      	movs	r2, #0
 8001872:	601a      	str	r2, [r3, #0]
 8001874:	605a      	str	r2, [r3, #4]
 8001876:	609a      	str	r2, [r3, #8]
 8001878:	60da      	str	r2, [r3, #12]
 800187a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800187c:	2300      	movs	r3, #0
 800187e:	60bb      	str	r3, [r7, #8]
 8001880:	4b29      	ldr	r3, [pc, #164]	; (8001928 <SystemClock_Config+0xd0>)
 8001882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001884:	4a28      	ldr	r2, [pc, #160]	; (8001928 <SystemClock_Config+0xd0>)
 8001886:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800188a:	6413      	str	r3, [r2, #64]	; 0x40
 800188c:	4b26      	ldr	r3, [pc, #152]	; (8001928 <SystemClock_Config+0xd0>)
 800188e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001890:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001894:	60bb      	str	r3, [r7, #8]
 8001896:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001898:	2300      	movs	r3, #0
 800189a:	607b      	str	r3, [r7, #4]
 800189c:	4b23      	ldr	r3, [pc, #140]	; (800192c <SystemClock_Config+0xd4>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80018a4:	4a21      	ldr	r2, [pc, #132]	; (800192c <SystemClock_Config+0xd4>)
 80018a6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018aa:	6013      	str	r3, [r2, #0]
 80018ac:	4b1f      	ldr	r3, [pc, #124]	; (800192c <SystemClock_Config+0xd4>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80018b4:	607b      	str	r3, [r7, #4]
 80018b6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80018b8:	2302      	movs	r3, #2
 80018ba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018bc:	2301      	movs	r3, #1
 80018be:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80018c0:	2310      	movs	r3, #16
 80018c2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018c4:	2302      	movs	r3, #2
 80018c6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80018c8:	2300      	movs	r3, #0
 80018ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80018cc:	2308      	movs	r3, #8
 80018ce:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 120;
 80018d0:	2378      	movs	r3, #120	; 0x78
 80018d2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018d4:	2302      	movs	r3, #2
 80018d6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 5;
 80018d8:	2305      	movs	r3, #5
 80018da:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018dc:	f107 0320 	add.w	r3, r7, #32
 80018e0:	4618      	mov	r0, r3
 80018e2:	f001 ff37 	bl	8003754 <HAL_RCC_OscConfig>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d001      	beq.n	80018f0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80018ec:	f000 f820 	bl	8001930 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018f0:	230f      	movs	r3, #15
 80018f2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018f4:	2302      	movs	r3, #2
 80018f6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018f8:	2300      	movs	r3, #0
 80018fa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80018fc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001900:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001902:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001906:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001908:	f107 030c 	add.w	r3, r7, #12
 800190c:	2103      	movs	r1, #3
 800190e:	4618      	mov	r0, r3
 8001910:	f002 f998 	bl	8003c44 <HAL_RCC_ClockConfig>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d001      	beq.n	800191e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800191a:	f000 f809 	bl	8001930 <Error_Handler>
  }
}
 800191e:	bf00      	nop
 8001920:	3750      	adds	r7, #80	; 0x50
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	40023800 	.word	0x40023800
 800192c:	40007000 	.word	0x40007000

08001930 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001934:	b672      	cpsid	i
}
 8001936:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001938:	e7fe      	b.n	8001938 <Error_Handler+0x8>
	...

0800193c <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8001940:	4b06      	ldr	r3, [pc, #24]	; (800195c <MX_RNG_Init+0x20>)
 8001942:	4a07      	ldr	r2, [pc, #28]	; (8001960 <MX_RNG_Init+0x24>)
 8001944:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8001946:	4805      	ldr	r0, [pc, #20]	; (800195c <MX_RNG_Init+0x20>)
 8001948:	f002 fb4c 	bl	8003fe4 <HAL_RNG_Init>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d001      	beq.n	8001956 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 8001952:	f7ff ffed 	bl	8001930 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8001956:	bf00      	nop
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	20000220 	.word	0x20000220
 8001960:	50060800 	.word	0x50060800

08001964 <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{
 8001964:	b480      	push	{r7}
 8001966:	b085      	sub	sp, #20
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]

  if(rngHandle->Instance==RNG)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a0b      	ldr	r2, [pc, #44]	; (80019a0 <HAL_RNG_MspInit+0x3c>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d10d      	bne.n	8001992 <HAL_RNG_MspInit+0x2e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8001976:	2300      	movs	r3, #0
 8001978:	60fb      	str	r3, [r7, #12]
 800197a:	4b0a      	ldr	r3, [pc, #40]	; (80019a4 <HAL_RNG_MspInit+0x40>)
 800197c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800197e:	4a09      	ldr	r2, [pc, #36]	; (80019a4 <HAL_RNG_MspInit+0x40>)
 8001980:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001984:	6353      	str	r3, [r2, #52]	; 0x34
 8001986:	4b07      	ldr	r3, [pc, #28]	; (80019a4 <HAL_RNG_MspInit+0x40>)
 8001988:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800198a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800198e:	60fb      	str	r3, [r7, #12]
 8001990:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 8001992:	bf00      	nop
 8001994:	3714      	adds	r7, #20
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr
 800199e:	bf00      	nop
 80019a0:	50060800 	.word	0x50060800
 80019a4:	40023800 	.word	0x40023800

080019a8 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80019ac:	4b17      	ldr	r3, [pc, #92]	; (8001a0c <MX_SPI3_Init+0x64>)
 80019ae:	4a18      	ldr	r2, [pc, #96]	; (8001a10 <MX_SPI3_Init+0x68>)
 80019b0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80019b2:	4b16      	ldr	r3, [pc, #88]	; (8001a0c <MX_SPI3_Init+0x64>)
 80019b4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80019b8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80019ba:	4b14      	ldr	r3, [pc, #80]	; (8001a0c <MX_SPI3_Init+0x64>)
 80019bc:	2200      	movs	r2, #0
 80019be:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80019c0:	4b12      	ldr	r3, [pc, #72]	; (8001a0c <MX_SPI3_Init+0x64>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80019c6:	4b11      	ldr	r3, [pc, #68]	; (8001a0c <MX_SPI3_Init+0x64>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80019cc:	4b0f      	ldr	r3, [pc, #60]	; (8001a0c <MX_SPI3_Init+0x64>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80019d2:	4b0e      	ldr	r3, [pc, #56]	; (8001a0c <MX_SPI3_Init+0x64>)
 80019d4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80019d8:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80019da:	4b0c      	ldr	r3, [pc, #48]	; (8001a0c <MX_SPI3_Init+0x64>)
 80019dc:	2200      	movs	r2, #0
 80019de:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80019e0:	4b0a      	ldr	r3, [pc, #40]	; (8001a0c <MX_SPI3_Init+0x64>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80019e6:	4b09      	ldr	r3, [pc, #36]	; (8001a0c <MX_SPI3_Init+0x64>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80019ec:	4b07      	ldr	r3, [pc, #28]	; (8001a0c <MX_SPI3_Init+0x64>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80019f2:	4b06      	ldr	r3, [pc, #24]	; (8001a0c <MX_SPI3_Init+0x64>)
 80019f4:	220a      	movs	r2, #10
 80019f6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80019f8:	4804      	ldr	r0, [pc, #16]	; (8001a0c <MX_SPI3_Init+0x64>)
 80019fa:	f002 fb1d 	bl	8004038 <HAL_SPI_Init>
 80019fe:	4603      	mov	r3, r0
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d001      	beq.n	8001a08 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8001a04:	f7ff ff94 	bl	8001930 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001a08:	bf00      	nop
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	20000230 	.word	0x20000230
 8001a10:	40003c00 	.word	0x40003c00

08001a14 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b08a      	sub	sp, #40	; 0x28
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a1c:	f107 0314 	add.w	r3, r7, #20
 8001a20:	2200      	movs	r2, #0
 8001a22:	601a      	str	r2, [r3, #0]
 8001a24:	605a      	str	r2, [r3, #4]
 8001a26:	609a      	str	r2, [r3, #8]
 8001a28:	60da      	str	r2, [r3, #12]
 8001a2a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	4a19      	ldr	r2, [pc, #100]	; (8001a98 <HAL_SPI_MspInit+0x84>)
 8001a32:	4293      	cmp	r3, r2
 8001a34:	d12c      	bne.n	8001a90 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001a36:	2300      	movs	r3, #0
 8001a38:	613b      	str	r3, [r7, #16]
 8001a3a:	4b18      	ldr	r3, [pc, #96]	; (8001a9c <HAL_SPI_MspInit+0x88>)
 8001a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a3e:	4a17      	ldr	r2, [pc, #92]	; (8001a9c <HAL_SPI_MspInit+0x88>)
 8001a40:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a44:	6413      	str	r3, [r2, #64]	; 0x40
 8001a46:	4b15      	ldr	r3, [pc, #84]	; (8001a9c <HAL_SPI_MspInit+0x88>)
 8001a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a4a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001a4e:	613b      	str	r3, [r7, #16]
 8001a50:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a52:	2300      	movs	r3, #0
 8001a54:	60fb      	str	r3, [r7, #12]
 8001a56:	4b11      	ldr	r3, [pc, #68]	; (8001a9c <HAL_SPI_MspInit+0x88>)
 8001a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a5a:	4a10      	ldr	r2, [pc, #64]	; (8001a9c <HAL_SPI_MspInit+0x88>)
 8001a5c:	f043 0304 	orr.w	r3, r3, #4
 8001a60:	6313      	str	r3, [r2, #48]	; 0x30
 8001a62:	4b0e      	ldr	r3, [pc, #56]	; (8001a9c <HAL_SPI_MspInit+0x88>)
 8001a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a66:	f003 0304 	and.w	r3, r3, #4
 8001a6a:	60fb      	str	r3, [r7, #12]
 8001a6c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001a6e:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001a72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a74:	2302      	movs	r3, #2
 8001a76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a7c:	2303      	movs	r3, #3
 8001a7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001a80:	2306      	movs	r3, #6
 8001a82:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a84:	f107 0314 	add.w	r3, r7, #20
 8001a88:	4619      	mov	r1, r3
 8001a8a:	4805      	ldr	r0, [pc, #20]	; (8001aa0 <HAL_SPI_MspInit+0x8c>)
 8001a8c:	f001 fc46 	bl	800331c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001a90:	bf00      	nop
 8001a92:	3728      	adds	r7, #40	; 0x28
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	40003c00 	.word	0x40003c00
 8001a9c:	40023800 	.word	0x40023800
 8001aa0:	40020800 	.word	0x40020800

08001aa4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b083      	sub	sp, #12
 8001aa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aaa:	2300      	movs	r3, #0
 8001aac:	607b      	str	r3, [r7, #4]
 8001aae:	4b10      	ldr	r3, [pc, #64]	; (8001af0 <HAL_MspInit+0x4c>)
 8001ab0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ab2:	4a0f      	ldr	r2, [pc, #60]	; (8001af0 <HAL_MspInit+0x4c>)
 8001ab4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ab8:	6453      	str	r3, [r2, #68]	; 0x44
 8001aba:	4b0d      	ldr	r3, [pc, #52]	; (8001af0 <HAL_MspInit+0x4c>)
 8001abc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001abe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ac2:	607b      	str	r3, [r7, #4]
 8001ac4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	603b      	str	r3, [r7, #0]
 8001aca:	4b09      	ldr	r3, [pc, #36]	; (8001af0 <HAL_MspInit+0x4c>)
 8001acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ace:	4a08      	ldr	r2, [pc, #32]	; (8001af0 <HAL_MspInit+0x4c>)
 8001ad0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ad4:	6413      	str	r3, [r2, #64]	; 0x40
 8001ad6:	4b06      	ldr	r3, [pc, #24]	; (8001af0 <HAL_MspInit+0x4c>)
 8001ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ada:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ade:	603b      	str	r3, [r7, #0]
 8001ae0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ae2:	bf00      	nop
 8001ae4:	370c      	adds	r7, #12
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr
 8001aee:	bf00      	nop
 8001af0:	40023800 	.word	0x40023800

08001af4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001af8:	e7fe      	b.n	8001af8 <NMI_Handler+0x4>

08001afa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001afa:	b480      	push	{r7}
 8001afc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001afe:	e7fe      	b.n	8001afe <HardFault_Handler+0x4>

08001b00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b04:	e7fe      	b.n	8001b04 <MemManage_Handler+0x4>

08001b06 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b06:	b480      	push	{r7}
 8001b08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b0a:	e7fe      	b.n	8001b0a <BusFault_Handler+0x4>

08001b0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b10:	e7fe      	b.n	8001b10 <UsageFault_Handler+0x4>

08001b12 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b12:	b480      	push	{r7}
 8001b14:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b16:	bf00      	nop
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1e:	4770      	bx	lr

08001b20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b24:	bf00      	nop
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr

08001b2e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b2e:	b480      	push	{r7}
 8001b30:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b32:	bf00      	nop
 8001b34:	46bd      	mov	sp, r7
 8001b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3a:	4770      	bx	lr

08001b3c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b40:	f001 fa96 	bl	8003070 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b44:	bf00      	nop
 8001b46:	bd80      	pop	{r7, pc}

08001b48 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001b4c:	2001      	movs	r0, #1
 8001b4e:	f001 fddd 	bl	800370c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */
  if(autoc == 0){
 8001b52:	4b0c      	ldr	r3, [pc, #48]	; (8001b84 <EXTI0_IRQHandler+0x3c>)
 8001b54:	781b      	ldrb	r3, [r3, #0]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d106      	bne.n	8001b68 <EXTI0_IRQHandler+0x20>
	  HAL_TIM_Base_Start_IT(&htim1);
 8001b5a:	480b      	ldr	r0, [pc, #44]	; (8001b88 <EXTI0_IRQHandler+0x40>)
 8001b5c:	f002 fd4c 	bl	80045f8 <HAL_TIM_Base_Start_IT>
	  autoc= 1;
 8001b60:	4b08      	ldr	r3, [pc, #32]	; (8001b84 <EXTI0_IRQHandler+0x3c>)
 8001b62:	2201      	movs	r2, #1
 8001b64:	701a      	strb	r2, [r3, #0]
	  HAL_TIM_Base_Stop_IT(&htim1);
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, 0);
	  autoc = 0;
  }
  /* USER CODE END EXTI0_IRQn 1 */
}
 8001b66:	e00b      	b.n	8001b80 <EXTI0_IRQHandler+0x38>
	  HAL_TIM_Base_Stop_IT(&htim1);
 8001b68:	4807      	ldr	r0, [pc, #28]	; (8001b88 <EXTI0_IRQHandler+0x40>)
 8001b6a:	f002 fdb5 	bl	80046d8 <HAL_TIM_Base_Stop_IT>
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, 0);
 8001b6e:	2200      	movs	r2, #0
 8001b70:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b74:	4805      	ldr	r0, [pc, #20]	; (8001b8c <EXTI0_IRQHandler+0x44>)
 8001b76:	f001 fd95 	bl	80036a4 <HAL_GPIO_WritePin>
	  autoc = 0;
 8001b7a:	4b02      	ldr	r3, [pc, #8]	; (8001b84 <EXTI0_IRQHandler+0x3c>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	701a      	strb	r2, [r3, #0]
}
 8001b80:	bf00      	nop
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	20000208 	.word	0x20000208
 8001b88:	20000288 	.word	0x20000288
 8001b8c:	40021000 	.word	0x40021000

08001b90 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001b94:	4804      	ldr	r0, [pc, #16]	; (8001ba8 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8001b96:	f002 fdce 	bl	8004736 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */
  HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_14);
 8001b9a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b9e:	4803      	ldr	r0, [pc, #12]	; (8001bac <TIM1_UP_TIM10_IRQHandler+0x1c>)
 8001ba0:	f001 fd99 	bl	80036d6 <HAL_GPIO_TogglePin>
  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001ba4:	bf00      	nop
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	20000288 	.word	0x20000288
 8001bac:	40021000 	.word	0x40021000

08001bb0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	af00      	add	r7, sp, #0
	return 1;
 8001bb4:	2301      	movs	r3, #1
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbe:	4770      	bx	lr

08001bc0 <_kill>:

int _kill(int pid, int sig)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b082      	sub	sp, #8
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
 8001bc8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001bca:	f003 fb95 	bl	80052f8 <__errno>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2216      	movs	r2, #22
 8001bd2:	601a      	str	r2, [r3, #0]
	return -1;
 8001bd4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	3708      	adds	r7, #8
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}

08001be0 <_exit>:

void _exit (int status)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b082      	sub	sp, #8
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001be8:	f04f 31ff 	mov.w	r1, #4294967295
 8001bec:	6878      	ldr	r0, [r7, #4]
 8001bee:	f7ff ffe7 	bl	8001bc0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001bf2:	e7fe      	b.n	8001bf2 <_exit+0x12>

08001bf4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b086      	sub	sp, #24
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	60f8      	str	r0, [r7, #12]
 8001bfc:	60b9      	str	r1, [r7, #8]
 8001bfe:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c00:	2300      	movs	r3, #0
 8001c02:	617b      	str	r3, [r7, #20]
 8001c04:	e00a      	b.n	8001c1c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001c06:	f3af 8000 	nop.w
 8001c0a:	4601      	mov	r1, r0
 8001c0c:	68bb      	ldr	r3, [r7, #8]
 8001c0e:	1c5a      	adds	r2, r3, #1
 8001c10:	60ba      	str	r2, [r7, #8]
 8001c12:	b2ca      	uxtb	r2, r1
 8001c14:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c16:	697b      	ldr	r3, [r7, #20]
 8001c18:	3301      	adds	r3, #1
 8001c1a:	617b      	str	r3, [r7, #20]
 8001c1c:	697a      	ldr	r2, [r7, #20]
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	429a      	cmp	r2, r3
 8001c22:	dbf0      	blt.n	8001c06 <_read+0x12>
	}

return len;
 8001c24:	687b      	ldr	r3, [r7, #4]
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3718      	adds	r7, #24
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}

08001c2e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c2e:	b580      	push	{r7, lr}
 8001c30:	b086      	sub	sp, #24
 8001c32:	af00      	add	r7, sp, #0
 8001c34:	60f8      	str	r0, [r7, #12]
 8001c36:	60b9      	str	r1, [r7, #8]
 8001c38:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	617b      	str	r3, [r7, #20]
 8001c3e:	e009      	b.n	8001c54 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001c40:	68bb      	ldr	r3, [r7, #8]
 8001c42:	1c5a      	adds	r2, r3, #1
 8001c44:	60ba      	str	r2, [r7, #8]
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c4e:	697b      	ldr	r3, [r7, #20]
 8001c50:	3301      	adds	r3, #1
 8001c52:	617b      	str	r3, [r7, #20]
 8001c54:	697a      	ldr	r2, [r7, #20]
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	429a      	cmp	r2, r3
 8001c5a:	dbf1      	blt.n	8001c40 <_write+0x12>
	}
	return len;
 8001c5c:	687b      	ldr	r3, [r7, #4]
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	3718      	adds	r7, #24
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}

08001c66 <_close>:

int _close(int file)
{
 8001c66:	b480      	push	{r7}
 8001c68:	b083      	sub	sp, #12
 8001c6a:	af00      	add	r7, sp, #0
 8001c6c:	6078      	str	r0, [r7, #4]
	return -1;
 8001c6e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c72:	4618      	mov	r0, r3
 8001c74:	370c      	adds	r7, #12
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr

08001c7e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c7e:	b480      	push	{r7}
 8001c80:	b083      	sub	sp, #12
 8001c82:	af00      	add	r7, sp, #0
 8001c84:	6078      	str	r0, [r7, #4]
 8001c86:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c8e:	605a      	str	r2, [r3, #4]
	return 0;
 8001c90:	2300      	movs	r3, #0
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	370c      	adds	r7, #12
 8001c96:	46bd      	mov	sp, r7
 8001c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9c:	4770      	bx	lr

08001c9e <_isatty>:

int _isatty(int file)
{
 8001c9e:	b480      	push	{r7}
 8001ca0:	b083      	sub	sp, #12
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	6078      	str	r0, [r7, #4]
	return 1;
 8001ca6:	2301      	movs	r3, #1
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	370c      	adds	r7, #12
 8001cac:	46bd      	mov	sp, r7
 8001cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb2:	4770      	bx	lr

08001cb4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b085      	sub	sp, #20
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	60f8      	str	r0, [r7, #12]
 8001cbc:	60b9      	str	r1, [r7, #8]
 8001cbe:	607a      	str	r2, [r7, #4]
	return 0;
 8001cc0:	2300      	movs	r3, #0
}
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	3714      	adds	r7, #20
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr
	...

08001cd0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b086      	sub	sp, #24
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cd8:	4a14      	ldr	r2, [pc, #80]	; (8001d2c <_sbrk+0x5c>)
 8001cda:	4b15      	ldr	r3, [pc, #84]	; (8001d30 <_sbrk+0x60>)
 8001cdc:	1ad3      	subs	r3, r2, r3
 8001cde:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ce4:	4b13      	ldr	r3, [pc, #76]	; (8001d34 <_sbrk+0x64>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d102      	bne.n	8001cf2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cec:	4b11      	ldr	r3, [pc, #68]	; (8001d34 <_sbrk+0x64>)
 8001cee:	4a12      	ldr	r2, [pc, #72]	; (8001d38 <_sbrk+0x68>)
 8001cf0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cf2:	4b10      	ldr	r3, [pc, #64]	; (8001d34 <_sbrk+0x64>)
 8001cf4:	681a      	ldr	r2, [r3, #0]
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	4413      	add	r3, r2
 8001cfa:	693a      	ldr	r2, [r7, #16]
 8001cfc:	429a      	cmp	r2, r3
 8001cfe:	d207      	bcs.n	8001d10 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d00:	f003 fafa 	bl	80052f8 <__errno>
 8001d04:	4603      	mov	r3, r0
 8001d06:	220c      	movs	r2, #12
 8001d08:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d0a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d0e:	e009      	b.n	8001d24 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d10:	4b08      	ldr	r3, [pc, #32]	; (8001d34 <_sbrk+0x64>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d16:	4b07      	ldr	r3, [pc, #28]	; (8001d34 <_sbrk+0x64>)
 8001d18:	681a      	ldr	r2, [r3, #0]
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	4413      	add	r3, r2
 8001d1e:	4a05      	ldr	r2, [pc, #20]	; (8001d34 <_sbrk+0x64>)
 8001d20:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d22:	68fb      	ldr	r3, [r7, #12]
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	3718      	adds	r7, #24
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	20030000 	.word	0x20030000
 8001d30:	00000400 	.word	0x00000400
 8001d34:	20000210 	.word	0x20000210
 8001d38:	20000328 	.word	0x20000328

08001d3c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d40:	4b06      	ldr	r3, [pc, #24]	; (8001d5c <SystemInit+0x20>)
 8001d42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d46:	4a05      	ldr	r2, [pc, #20]	; (8001d5c <SystemInit+0x20>)
 8001d48:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d4c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d50:	bf00      	nop
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop
 8001d5c:	e000ed00 	.word	0xe000ed00

08001d60 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b086      	sub	sp, #24
 8001d64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d66:	f107 0308 	add.w	r3, r7, #8
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	601a      	str	r2, [r3, #0]
 8001d6e:	605a      	str	r2, [r3, #4]
 8001d70:	609a      	str	r2, [r3, #8]
 8001d72:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d74:	463b      	mov	r3, r7
 8001d76:	2200      	movs	r2, #0
 8001d78:	601a      	str	r2, [r3, #0]
 8001d7a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001d7c:	4b1f      	ldr	r3, [pc, #124]	; (8001dfc <MX_TIM1_Init+0x9c>)
 8001d7e:	4a20      	ldr	r2, [pc, #128]	; (8001e00 <MX_TIM1_Init+0xa0>)
 8001d80:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 600-1;
 8001d82:	4b1e      	ldr	r3, [pc, #120]	; (8001dfc <MX_TIM1_Init+0x9c>)
 8001d84:	f240 2257 	movw	r2, #599	; 0x257
 8001d88:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d8a:	4b1c      	ldr	r3, [pc, #112]	; (8001dfc <MX_TIM1_Init+0x9c>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 5000-1;
 8001d90:	4b1a      	ldr	r3, [pc, #104]	; (8001dfc <MX_TIM1_Init+0x9c>)
 8001d92:	f241 3287 	movw	r2, #4999	; 0x1387
 8001d96:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d98:	4b18      	ldr	r3, [pc, #96]	; (8001dfc <MX_TIM1_Init+0x9c>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001d9e:	4b17      	ldr	r3, [pc, #92]	; (8001dfc <MX_TIM1_Init+0x9c>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001da4:	4b15      	ldr	r3, [pc, #84]	; (8001dfc <MX_TIM1_Init+0x9c>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001daa:	4814      	ldr	r0, [pc, #80]	; (8001dfc <MX_TIM1_Init+0x9c>)
 8001dac:	f002 fbd4 	bl	8004558 <HAL_TIM_Base_Init>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d001      	beq.n	8001dba <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001db6:	f7ff fdbb 	bl	8001930 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001dba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dbe:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001dc0:	f107 0308 	add.w	r3, r7, #8
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	480d      	ldr	r0, [pc, #52]	; (8001dfc <MX_TIM1_Init+0x9c>)
 8001dc8:	f002 fdbd 	bl	8004946 <HAL_TIM_ConfigClockSource>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d001      	beq.n	8001dd6 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001dd2:	f7ff fdad 	bl	8001930 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001dde:	463b      	mov	r3, r7
 8001de0:	4619      	mov	r1, r3
 8001de2:	4806      	ldr	r0, [pc, #24]	; (8001dfc <MX_TIM1_Init+0x9c>)
 8001de4:	f002 ffe2 	bl	8004dac <HAL_TIMEx_MasterConfigSynchronization>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d001      	beq.n	8001df2 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8001dee:	f7ff fd9f 	bl	8001930 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001df2:	bf00      	nop
 8001df4:	3718      	adds	r7, #24
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	20000288 	.word	0x20000288
 8001e00:	40010000 	.word	0x40010000

08001e04 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b084      	sub	sp, #16
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a0e      	ldr	r2, [pc, #56]	; (8001e4c <HAL_TIM_Base_MspInit+0x48>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d115      	bne.n	8001e42 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e16:	2300      	movs	r3, #0
 8001e18:	60fb      	str	r3, [r7, #12]
 8001e1a:	4b0d      	ldr	r3, [pc, #52]	; (8001e50 <HAL_TIM_Base_MspInit+0x4c>)
 8001e1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e1e:	4a0c      	ldr	r2, [pc, #48]	; (8001e50 <HAL_TIM_Base_MspInit+0x4c>)
 8001e20:	f043 0301 	orr.w	r3, r3, #1
 8001e24:	6453      	str	r3, [r2, #68]	; 0x44
 8001e26:	4b0a      	ldr	r3, [pc, #40]	; (8001e50 <HAL_TIM_Base_MspInit+0x4c>)
 8001e28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e2a:	f003 0301 	and.w	r3, r3, #1
 8001e2e:	60fb      	str	r3, [r7, #12]
 8001e30:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 1, 0);
 8001e32:	2200      	movs	r2, #0
 8001e34:	2101      	movs	r1, #1
 8001e36:	2019      	movs	r0, #25
 8001e38:	f001 fa39 	bl	80032ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001e3c:	2019      	movs	r0, #25
 8001e3e:	f001 fa52 	bl	80032e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001e42:	bf00      	nop
 8001e44:	3710      	adds	r7, #16
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	40010000 	.word	0x40010000
 8001e50:	40023800 	.word	0x40023800

08001e54 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001e58:	4b11      	ldr	r3, [pc, #68]	; (8001ea0 <MX_USART1_UART_Init+0x4c>)
 8001e5a:	4a12      	ldr	r2, [pc, #72]	; (8001ea4 <MX_USART1_UART_Init+0x50>)
 8001e5c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001e5e:	4b10      	ldr	r3, [pc, #64]	; (8001ea0 <MX_USART1_UART_Init+0x4c>)
 8001e60:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e64:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001e66:	4b0e      	ldr	r3, [pc, #56]	; (8001ea0 <MX_USART1_UART_Init+0x4c>)
 8001e68:	2200      	movs	r2, #0
 8001e6a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001e6c:	4b0c      	ldr	r3, [pc, #48]	; (8001ea0 <MX_USART1_UART_Init+0x4c>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001e72:	4b0b      	ldr	r3, [pc, #44]	; (8001ea0 <MX_USART1_UART_Init+0x4c>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001e78:	4b09      	ldr	r3, [pc, #36]	; (8001ea0 <MX_USART1_UART_Init+0x4c>)
 8001e7a:	220c      	movs	r2, #12
 8001e7c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e7e:	4b08      	ldr	r3, [pc, #32]	; (8001ea0 <MX_USART1_UART_Init+0x4c>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e84:	4b06      	ldr	r3, [pc, #24]	; (8001ea0 <MX_USART1_UART_Init+0x4c>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001e8a:	4805      	ldr	r0, [pc, #20]	; (8001ea0 <MX_USART1_UART_Init+0x4c>)
 8001e8c:	f003 f81e 	bl	8004ecc <HAL_UART_Init>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d001      	beq.n	8001e9a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001e96:	f7ff fd4b 	bl	8001930 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001e9a:	bf00      	nop
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	200002d0 	.word	0x200002d0
 8001ea4:	40011000 	.word	0x40011000

08001ea8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b08a      	sub	sp, #40	; 0x28
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eb0:	f107 0314 	add.w	r3, r7, #20
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	601a      	str	r2, [r3, #0]
 8001eb8:	605a      	str	r2, [r3, #4]
 8001eba:	609a      	str	r2, [r3, #8]
 8001ebc:	60da      	str	r2, [r3, #12]
 8001ebe:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a19      	ldr	r2, [pc, #100]	; (8001f2c <HAL_UART_MspInit+0x84>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d12c      	bne.n	8001f24 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001eca:	2300      	movs	r3, #0
 8001ecc:	613b      	str	r3, [r7, #16]
 8001ece:	4b18      	ldr	r3, [pc, #96]	; (8001f30 <HAL_UART_MspInit+0x88>)
 8001ed0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ed2:	4a17      	ldr	r2, [pc, #92]	; (8001f30 <HAL_UART_MspInit+0x88>)
 8001ed4:	f043 0310 	orr.w	r3, r3, #16
 8001ed8:	6453      	str	r3, [r2, #68]	; 0x44
 8001eda:	4b15      	ldr	r3, [pc, #84]	; (8001f30 <HAL_UART_MspInit+0x88>)
 8001edc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ede:	f003 0310 	and.w	r3, r3, #16
 8001ee2:	613b      	str	r3, [r7, #16]
 8001ee4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	60fb      	str	r3, [r7, #12]
 8001eea:	4b11      	ldr	r3, [pc, #68]	; (8001f30 <HAL_UART_MspInit+0x88>)
 8001eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eee:	4a10      	ldr	r2, [pc, #64]	; (8001f30 <HAL_UART_MspInit+0x88>)
 8001ef0:	f043 0301 	orr.w	r3, r3, #1
 8001ef4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ef6:	4b0e      	ldr	r3, [pc, #56]	; (8001f30 <HAL_UART_MspInit+0x88>)
 8001ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001efa:	f003 0301 	and.w	r3, r3, #1
 8001efe:	60fb      	str	r3, [r7, #12]
 8001f00:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001f02:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001f06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f08:	2302      	movs	r3, #2
 8001f0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f10:	2303      	movs	r3, #3
 8001f12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001f14:	2307      	movs	r3, #7
 8001f16:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f18:	f107 0314 	add.w	r3, r7, #20
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	4805      	ldr	r0, [pc, #20]	; (8001f34 <HAL_UART_MspInit+0x8c>)
 8001f20:	f001 f9fc 	bl	800331c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001f24:	bf00      	nop
 8001f26:	3728      	adds	r7, #40	; 0x28
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	40011000 	.word	0x40011000
 8001f30:	40023800 	.word	0x40023800
 8001f34:	40020000 	.word	0x40020000

08001f38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001f38:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f70 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f3c:	480d      	ldr	r0, [pc, #52]	; (8001f74 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001f3e:	490e      	ldr	r1, [pc, #56]	; (8001f78 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001f40:	4a0e      	ldr	r2, [pc, #56]	; (8001f7c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001f42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f44:	e002      	b.n	8001f4c <LoopCopyDataInit>

08001f46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f4a:	3304      	adds	r3, #4

08001f4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f50:	d3f9      	bcc.n	8001f46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f52:	4a0b      	ldr	r2, [pc, #44]	; (8001f80 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001f54:	4c0b      	ldr	r4, [pc, #44]	; (8001f84 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001f56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f58:	e001      	b.n	8001f5e <LoopFillZerobss>

08001f5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f5c:	3204      	adds	r2, #4

08001f5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f60:	d3fb      	bcc.n	8001f5a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001f62:	f7ff feeb 	bl	8001d3c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f66:	f003 f9cd 	bl	8005304 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f6a:	f7ff f8d3 	bl	8001114 <main>
  bx  lr    
 8001f6e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001f70:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001f74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f78:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8001f7c:	0805376c 	.word	0x0805376c
  ldr r2, =_sbss
 8001f80:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8001f84:	20000328 	.word	0x20000328

08001f88 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f88:	e7fe      	b.n	8001f88 <ADC_IRQHandler>

08001f8a <ILI9341_Draw_Filled_Circle>:
    }
}

/*Draw filled circle at X,Y location with specified radius and colour. X and Y represent circles center */
void ILI9341_Draw_Filled_Circle(uint16_t X, uint16_t Y, uint16_t Radius, uint16_t Colour)
{
 8001f8a:	b590      	push	{r4, r7, lr}
 8001f8c:	b08b      	sub	sp, #44	; 0x2c
 8001f8e:	af00      	add	r7, sp, #0
 8001f90:	4604      	mov	r4, r0
 8001f92:	4608      	mov	r0, r1
 8001f94:	4611      	mov	r1, r2
 8001f96:	461a      	mov	r2, r3
 8001f98:	4623      	mov	r3, r4
 8001f9a:	80fb      	strh	r3, [r7, #6]
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	80bb      	strh	r3, [r7, #4]
 8001fa0:	460b      	mov	r3, r1
 8001fa2:	807b      	strh	r3, [r7, #2]
 8001fa4:	4613      	mov	r3, r2
 8001fa6:	803b      	strh	r3, [r7, #0]
	
		int x = Radius;
 8001fa8:	887b      	ldrh	r3, [r7, #2]
 8001faa:	627b      	str	r3, [r7, #36]	; 0x24
    int y = 0;
 8001fac:	2300      	movs	r3, #0
 8001fae:	623b      	str	r3, [r7, #32]
    int xChange = 1 - (Radius << 1);
 8001fb0:	887b      	ldrh	r3, [r7, #2]
 8001fb2:	005b      	lsls	r3, r3, #1
 8001fb4:	f1c3 0301 	rsb	r3, r3, #1
 8001fb8:	61fb      	str	r3, [r7, #28]
    int yChange = 0;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	61bb      	str	r3, [r7, #24]
    int radiusError = 0;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	617b      	str	r3, [r7, #20]

    while (x >= y)
 8001fc2:	e061      	b.n	8002088 <ILI9341_Draw_Filled_Circle+0xfe>
    {
        for (int i = X - x; i <= X + x; i++)
 8001fc4:	88fa      	ldrh	r2, [r7, #6]
 8001fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fc8:	1ad3      	subs	r3, r2, r3
 8001fca:	613b      	str	r3, [r7, #16]
 8001fcc:	e018      	b.n	8002000 <ILI9341_Draw_Filled_Circle+0x76>
        {
            ILI9341_Draw_Pixel(i, Y + y,Colour);
 8001fce:	693b      	ldr	r3, [r7, #16]
 8001fd0:	b298      	uxth	r0, r3
 8001fd2:	6a3b      	ldr	r3, [r7, #32]
 8001fd4:	b29a      	uxth	r2, r3
 8001fd6:	88bb      	ldrh	r3, [r7, #4]
 8001fd8:	4413      	add	r3, r2
 8001fda:	b29b      	uxth	r3, r3
 8001fdc:	883a      	ldrh	r2, [r7, #0]
 8001fde:	4619      	mov	r1, r3
 8001fe0:	f000 fd76 	bl	8002ad0 <ILI9341_Draw_Pixel>
            ILI9341_Draw_Pixel(i, Y - y,Colour);
 8001fe4:	693b      	ldr	r3, [r7, #16]
 8001fe6:	b298      	uxth	r0, r3
 8001fe8:	6a3b      	ldr	r3, [r7, #32]
 8001fea:	b29b      	uxth	r3, r3
 8001fec:	88ba      	ldrh	r2, [r7, #4]
 8001fee:	1ad3      	subs	r3, r2, r3
 8001ff0:	b29b      	uxth	r3, r3
 8001ff2:	883a      	ldrh	r2, [r7, #0]
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	f000 fd6b 	bl	8002ad0 <ILI9341_Draw_Pixel>
        for (int i = X - x; i <= X + x; i++)
 8001ffa:	693b      	ldr	r3, [r7, #16]
 8001ffc:	3301      	adds	r3, #1
 8001ffe:	613b      	str	r3, [r7, #16]
 8002000:	88fa      	ldrh	r2, [r7, #6]
 8002002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002004:	4413      	add	r3, r2
 8002006:	693a      	ldr	r2, [r7, #16]
 8002008:	429a      	cmp	r2, r3
 800200a:	dde0      	ble.n	8001fce <ILI9341_Draw_Filled_Circle+0x44>
        }
        for (int i = X - y; i <= X + y; i++)
 800200c:	88fa      	ldrh	r2, [r7, #6]
 800200e:	6a3b      	ldr	r3, [r7, #32]
 8002010:	1ad3      	subs	r3, r2, r3
 8002012:	60fb      	str	r3, [r7, #12]
 8002014:	e018      	b.n	8002048 <ILI9341_Draw_Filled_Circle+0xbe>
        {
            ILI9341_Draw_Pixel(i, Y + x,Colour);
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	b298      	uxth	r0, r3
 800201a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800201c:	b29a      	uxth	r2, r3
 800201e:	88bb      	ldrh	r3, [r7, #4]
 8002020:	4413      	add	r3, r2
 8002022:	b29b      	uxth	r3, r3
 8002024:	883a      	ldrh	r2, [r7, #0]
 8002026:	4619      	mov	r1, r3
 8002028:	f000 fd52 	bl	8002ad0 <ILI9341_Draw_Pixel>
            ILI9341_Draw_Pixel(i, Y - x,Colour);
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	b298      	uxth	r0, r3
 8002030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002032:	b29b      	uxth	r3, r3
 8002034:	88ba      	ldrh	r2, [r7, #4]
 8002036:	1ad3      	subs	r3, r2, r3
 8002038:	b29b      	uxth	r3, r3
 800203a:	883a      	ldrh	r2, [r7, #0]
 800203c:	4619      	mov	r1, r3
 800203e:	f000 fd47 	bl	8002ad0 <ILI9341_Draw_Pixel>
        for (int i = X - y; i <= X + y; i++)
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	3301      	adds	r3, #1
 8002046:	60fb      	str	r3, [r7, #12]
 8002048:	88fa      	ldrh	r2, [r7, #6]
 800204a:	6a3b      	ldr	r3, [r7, #32]
 800204c:	4413      	add	r3, r2
 800204e:	68fa      	ldr	r2, [r7, #12]
 8002050:	429a      	cmp	r2, r3
 8002052:	dde0      	ble.n	8002016 <ILI9341_Draw_Filled_Circle+0x8c>
        }

        y++;
 8002054:	6a3b      	ldr	r3, [r7, #32]
 8002056:	3301      	adds	r3, #1
 8002058:	623b      	str	r3, [r7, #32]
        radiusError += yChange;
 800205a:	697a      	ldr	r2, [r7, #20]
 800205c:	69bb      	ldr	r3, [r7, #24]
 800205e:	4413      	add	r3, r2
 8002060:	617b      	str	r3, [r7, #20]
        yChange += 2;
 8002062:	69bb      	ldr	r3, [r7, #24]
 8002064:	3302      	adds	r3, #2
 8002066:	61bb      	str	r3, [r7, #24]
        if (((radiusError << 1) + xChange) > 0)
 8002068:	697b      	ldr	r3, [r7, #20]
 800206a:	005a      	lsls	r2, r3, #1
 800206c:	69fb      	ldr	r3, [r7, #28]
 800206e:	4413      	add	r3, r2
 8002070:	2b00      	cmp	r3, #0
 8002072:	dd09      	ble.n	8002088 <ILI9341_Draw_Filled_Circle+0xfe>
        {
            x--;
 8002074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002076:	3b01      	subs	r3, #1
 8002078:	627b      	str	r3, [r7, #36]	; 0x24
            radiusError += xChange;
 800207a:	697a      	ldr	r2, [r7, #20]
 800207c:	69fb      	ldr	r3, [r7, #28]
 800207e:	4413      	add	r3, r2
 8002080:	617b      	str	r3, [r7, #20]
            xChange += 2;
 8002082:	69fb      	ldr	r3, [r7, #28]
 8002084:	3302      	adds	r3, #2
 8002086:	61fb      	str	r3, [r7, #28]
    while (x >= y)
 8002088:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800208a:	6a3b      	ldr	r3, [r7, #32]
 800208c:	429a      	cmp	r2, r3
 800208e:	da99      	bge.n	8001fc4 <ILI9341_Draw_Filled_Circle+0x3a>
        }
    }
		//Really slow implementation, will require future overhaul
		//TODO:	https://stackoverflow.com/questions/1201200/fast-algorithm-for-drawing-filled-circles	
}
 8002090:	bf00      	nop
 8002092:	bf00      	nop
 8002094:	372c      	adds	r7, #44	; 0x2c
 8002096:	46bd      	mov	sp, r7
 8002098:	bd90      	pop	{r4, r7, pc}
	...

0800209c <ILI9341_Draw_Char>:
}

/*Draws a character (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char Character, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour) 
{
 800209c:	b590      	push	{r4, r7, lr}
 800209e:	b089      	sub	sp, #36	; 0x24
 80020a0:	af02      	add	r7, sp, #8
 80020a2:	4604      	mov	r4, r0
 80020a4:	4608      	mov	r0, r1
 80020a6:	4611      	mov	r1, r2
 80020a8:	461a      	mov	r2, r3
 80020aa:	4623      	mov	r3, r4
 80020ac:	71fb      	strb	r3, [r7, #7]
 80020ae:	4603      	mov	r3, r0
 80020b0:	71bb      	strb	r3, [r7, #6]
 80020b2:	460b      	mov	r3, r1
 80020b4:	717b      	strb	r3, [r7, #5]
 80020b6:	4613      	mov	r3, r2
 80020b8:	807b      	strh	r3, [r7, #2]
		uint8_t 	function_char;
		uint8_t 	i,j;
		
		function_char = Character;
 80020ba:	79fb      	ldrb	r3, [r7, #7]
 80020bc:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ') {
 80020be:	7dfb      	ldrb	r3, [r7, #23]
 80020c0:	2b1f      	cmp	r3, #31
 80020c2:	d802      	bhi.n	80020ca <ILI9341_Draw_Char+0x2e>
        Character = 0;
 80020c4:	2300      	movs	r3, #0
 80020c6:	71fb      	strb	r3, [r7, #7]
 80020c8:	e002      	b.n	80020d0 <ILI9341_Draw_Char+0x34>
    } else {
        function_char -= 32;
 80020ca:	7dfb      	ldrb	r3, [r7, #23]
 80020cc:	3b20      	subs	r3, #32
 80020ce:	75fb      	strb	r3, [r7, #23]
		}
   	
		char temp[CHAR_WIDTH];
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 80020d0:	2300      	movs	r3, #0
 80020d2:	753b      	strb	r3, [r7, #20]
 80020d4:	e012      	b.n	80020fc <ILI9341_Draw_Char+0x60>
		{
		temp[k] = font[function_char][k];
 80020d6:	7dfa      	ldrb	r2, [r7, #23]
 80020d8:	7d38      	ldrb	r0, [r7, #20]
 80020da:	7d39      	ldrb	r1, [r7, #20]
 80020dc:	4c33      	ldr	r4, [pc, #204]	; (80021ac <ILI9341_Draw_Char+0x110>)
 80020de:	4613      	mov	r3, r2
 80020e0:	005b      	lsls	r3, r3, #1
 80020e2:	4413      	add	r3, r2
 80020e4:	005b      	lsls	r3, r3, #1
 80020e6:	4423      	add	r3, r4
 80020e8:	4403      	add	r3, r0
 80020ea:	781a      	ldrb	r2, [r3, #0]
 80020ec:	f107 0318 	add.w	r3, r7, #24
 80020f0:	440b      	add	r3, r1
 80020f2:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 80020f6:	7d3b      	ldrb	r3, [r7, #20]
 80020f8:	3301      	adds	r3, #1
 80020fa:	753b      	strb	r3, [r7, #20]
 80020fc:	7d3b      	ldrb	r3, [r7, #20]
 80020fe:	2b05      	cmp	r3, #5
 8002100:	d9e9      	bls.n	80020d6 <ILI9341_Draw_Char+0x3a>
		}
		
    // Draw pixels
//		ILI9341_Draw_Rectangle(X, Y, CHAR_WIDTH*Size, CHAR_HEIGHT*Size, Background_Colour);
    for (j=0; j<CHAR_WIDTH; j++) {
 8002102:	2300      	movs	r3, #0
 8002104:	757b      	strb	r3, [r7, #21]
 8002106:	e048      	b.n	800219a <ILI9341_Draw_Char+0xfe>
        for (i=0; i<CHAR_HEIGHT; i++) {
 8002108:	2300      	movs	r3, #0
 800210a:	75bb      	strb	r3, [r7, #22]
 800210c:	e03f      	b.n	800218e <ILI9341_Draw_Char+0xf2>
            if (temp[j] & (1<<i)) {			
 800210e:	7d7b      	ldrb	r3, [r7, #21]
 8002110:	f107 0218 	add.w	r2, r7, #24
 8002114:	4413      	add	r3, r2
 8002116:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800211a:	461a      	mov	r2, r3
 800211c:	7dbb      	ldrb	r3, [r7, #22]
 800211e:	fa42 f303 	asr.w	r3, r2, r3
 8002122:	f003 0301 	and.w	r3, r3, #1
 8002126:	2b00      	cmp	r3, #0
 8002128:	d02e      	beq.n	8002188 <ILI9341_Draw_Char+0xec>
							if(Size == 1)
 800212a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800212c:	2b01      	cmp	r3, #1
 800212e:	d110      	bne.n	8002152 <ILI9341_Draw_Char+0xb6>
							{
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 8002130:	79bb      	ldrb	r3, [r7, #6]
 8002132:	b29a      	uxth	r2, r3
 8002134:	7d7b      	ldrb	r3, [r7, #21]
 8002136:	b29b      	uxth	r3, r3
 8002138:	4413      	add	r3, r2
 800213a:	b298      	uxth	r0, r3
 800213c:	797b      	ldrb	r3, [r7, #5]
 800213e:	b29a      	uxth	r2, r3
 8002140:	7dbb      	ldrb	r3, [r7, #22]
 8002142:	b29b      	uxth	r3, r3
 8002144:	4413      	add	r3, r2
 8002146:	b29b      	uxth	r3, r3
 8002148:	887a      	ldrh	r2, [r7, #2]
 800214a:	4619      	mov	r1, r3
 800214c:	f000 fcc0 	bl	8002ad0 <ILI9341_Draw_Pixel>
 8002150:	e01a      	b.n	8002188 <ILI9341_Draw_Char+0xec>
							}
							else
							{
							ILI9341_Draw_Rectangle(X+(j*Size), Y+(i*Size), Size, Size, Colour);
 8002152:	79bb      	ldrb	r3, [r7, #6]
 8002154:	b29a      	uxth	r2, r3
 8002156:	7d7b      	ldrb	r3, [r7, #21]
 8002158:	b29b      	uxth	r3, r3
 800215a:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 800215c:	fb11 f303 	smulbb	r3, r1, r3
 8002160:	b29b      	uxth	r3, r3
 8002162:	4413      	add	r3, r2
 8002164:	b298      	uxth	r0, r3
 8002166:	797b      	ldrb	r3, [r7, #5]
 8002168:	b29a      	uxth	r2, r3
 800216a:	7dbb      	ldrb	r3, [r7, #22]
 800216c:	b29b      	uxth	r3, r3
 800216e:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8002170:	fb11 f303 	smulbb	r3, r1, r3
 8002174:	b29b      	uxth	r3, r3
 8002176:	4413      	add	r3, r2
 8002178:	b299      	uxth	r1, r3
 800217a:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 800217c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800217e:	887b      	ldrh	r3, [r7, #2]
 8002180:	9300      	str	r3, [sp, #0]
 8002182:	4623      	mov	r3, r4
 8002184:	f000 fd7e 	bl	8002c84 <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++) {
 8002188:	7dbb      	ldrb	r3, [r7, #22]
 800218a:	3301      	adds	r3, #1
 800218c:	75bb      	strb	r3, [r7, #22]
 800218e:	7dbb      	ldrb	r3, [r7, #22]
 8002190:	2b07      	cmp	r3, #7
 8002192:	d9bc      	bls.n	800210e <ILI9341_Draw_Char+0x72>
    for (j=0; j<CHAR_WIDTH; j++) {
 8002194:	7d7b      	ldrb	r3, [r7, #21]
 8002196:	3301      	adds	r3, #1
 8002198:	757b      	strb	r3, [r7, #21]
 800219a:	7d7b      	ldrb	r3, [r7, #21]
 800219c:	2b05      	cmp	r3, #5
 800219e:	d9b3      	bls.n	8002108 <ILI9341_Draw_Char+0x6c>
							}
            }						
        }
    }
}
 80021a0:	bf00      	nop
 80021a2:	bf00      	nop
 80021a4:	371c      	adds	r7, #28
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd90      	pop	{r4, r7, pc}
 80021aa:	bf00      	nop
 80021ac:	08053138 	.word	0x08053138

080021b0 <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 80021b0:	b590      	push	{r4, r7, lr}
 80021b2:	b085      	sub	sp, #20
 80021b4:	af02      	add	r7, sp, #8
 80021b6:	6078      	str	r0, [r7, #4]
 80021b8:	4608      	mov	r0, r1
 80021ba:	4611      	mov	r1, r2
 80021bc:	461a      	mov	r2, r3
 80021be:	4603      	mov	r3, r0
 80021c0:	70fb      	strb	r3, [r7, #3]
 80021c2:	460b      	mov	r3, r1
 80021c4:	70bb      	strb	r3, [r7, #2]
 80021c6:	4613      	mov	r3, r2
 80021c8:	803b      	strh	r3, [r7, #0]
    while (*Text) {
 80021ca:	e017      	b.n	80021fc <ILI9341_Draw_Text+0x4c>
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	1c5a      	adds	r2, r3, #1
 80021d0:	607a      	str	r2, [r7, #4]
 80021d2:	7818      	ldrb	r0, [r3, #0]
 80021d4:	883c      	ldrh	r4, [r7, #0]
 80021d6:	78ba      	ldrb	r2, [r7, #2]
 80021d8:	78f9      	ldrb	r1, [r7, #3]
 80021da:	8bbb      	ldrh	r3, [r7, #28]
 80021dc:	9301      	str	r3, [sp, #4]
 80021de:	8b3b      	ldrh	r3, [r7, #24]
 80021e0:	9300      	str	r3, [sp, #0]
 80021e2:	4623      	mov	r3, r4
 80021e4:	f7ff ff5a 	bl	800209c <ILI9341_Draw_Char>
        X += CHAR_WIDTH*Size;
 80021e8:	8b3b      	ldrh	r3, [r7, #24]
 80021ea:	b2db      	uxtb	r3, r3
 80021ec:	461a      	mov	r2, r3
 80021ee:	0052      	lsls	r2, r2, #1
 80021f0:	4413      	add	r3, r2
 80021f2:	005b      	lsls	r3, r3, #1
 80021f4:	b2da      	uxtb	r2, r3
 80021f6:	78fb      	ldrb	r3, [r7, #3]
 80021f8:	4413      	add	r3, r2
 80021fa:	70fb      	strb	r3, [r7, #3]
    while (*Text) {
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	781b      	ldrb	r3, [r3, #0]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d1e3      	bne.n	80021cc <ILI9341_Draw_Text+0x1c>
    }
}
 8002204:	bf00      	nop
 8002206:	bf00      	nop
 8002208:	370c      	adds	r7, #12
 800220a:	46bd      	mov	sp, r7
 800220c:	bd90      	pop	{r4, r7, pc}
	...

08002210 <ILI9341_Draw_Image>:

/*Draws a full screen picture from flash. Image converted from RGB .jpeg/other to C array using online converter*/
//USING CONVERTER: http://www.digole.com/tools/PicturetoC_Hex_converter.php
//65K colour (2Bytes / Pixel)
void ILI9341_Draw_Image(const char* Image_Array, uint8_t Orientation)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	f5ad 7d0c 	sub.w	sp, sp, #560	; 0x230
 8002216:	af00      	add	r7, sp, #0
 8002218:	1d3b      	adds	r3, r7, #4
 800221a:	6018      	str	r0, [r3, #0]
 800221c:	460a      	mov	r2, r1
 800221e:	1cfb      	adds	r3, r7, #3
 8002220:	701a      	strb	r2, [r3, #0]
	if(Orientation == SCREEN_HORIZONTAL_1)
 8002222:	1cfb      	adds	r3, r7, #3
 8002224:	781b      	ldrb	r3, [r3, #0]
 8002226:	2b01      	cmp	r3, #1
 8002228:	d159      	bne.n	80022de <ILI9341_Draw_Image+0xce>
	{
		ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1);
 800222a:	2001      	movs	r0, #1
 800222c:	f000 fa4a 	bl	80026c4 <ILI9341_Set_Rotation>
		ILI9341_Set_Address(0,0,ILI9341_SCREEN_WIDTH,ILI9341_SCREEN_HEIGHT);
 8002230:	23f0      	movs	r3, #240	; 0xf0
 8002232:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002236:	2100      	movs	r1, #0
 8002238:	2000      	movs	r0, #0
 800223a:	f000 f9d9 	bl	80025f0 <ILI9341_Set_Address>
			
		HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 800223e:	2201      	movs	r2, #1
 8002240:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002244:	48b5      	ldr	r0, [pc, #724]	; (800251c <ILI9341_Draw_Image+0x30c>)
 8002246:	f001 fa2d 	bl	80036a4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800224a:	2200      	movs	r2, #0
 800224c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002250:	48b2      	ldr	r0, [pc, #712]	; (800251c <ILI9341_Draw_Image+0x30c>)
 8002252:	f001 fa27 	bl	80036a4 <HAL_GPIO_WritePin>
		
		unsigned char Temp_small_buffer[BURST_MAX_SIZE];
		uint32_t counter = 0;
 8002256:	2300      	movs	r3, #0
 8002258:	f8c7 322c 	str.w	r3, [r7, #556]	; 0x22c
		for(uint32_t i = 0; i < ILI9341_SCREEN_WIDTH*ILI9341_SCREEN_HEIGHT*2/BURST_MAX_SIZE; i++)
 800225c:	2300      	movs	r3, #0
 800225e:	f8c7 3228 	str.w	r3, [r7, #552]	; 0x228
 8002262:	e030      	b.n	80022c6 <ILI9341_Draw_Image+0xb6>
		{			
				for(uint32_t k = 0; k< BURST_MAX_SIZE; k++)
 8002264:	2300      	movs	r3, #0
 8002266:	f8c7 3224 	str.w	r3, [r7, #548]	; 0x224
 800226a:	e014      	b.n	8002296 <ILI9341_Draw_Image+0x86>
				{
					Temp_small_buffer[k]	= Image_Array[counter+k];		
 800226c:	f8d7 222c 	ldr.w	r2, [r7, #556]	; 0x22c
 8002270:	f8d7 3224 	ldr.w	r3, [r7, #548]	; 0x224
 8002274:	4413      	add	r3, r2
 8002276:	1d3a      	adds	r2, r7, #4
 8002278:	6812      	ldr	r2, [r2, #0]
 800227a:	4413      	add	r3, r2
 800227c:	7819      	ldrb	r1, [r3, #0]
 800227e:	f107 020c 	add.w	r2, r7, #12
 8002282:	f8d7 3224 	ldr.w	r3, [r7, #548]	; 0x224
 8002286:	4413      	add	r3, r2
 8002288:	460a      	mov	r2, r1
 800228a:	701a      	strb	r2, [r3, #0]
				for(uint32_t k = 0; k< BURST_MAX_SIZE; k++)
 800228c:	f8d7 3224 	ldr.w	r3, [r7, #548]	; 0x224
 8002290:	3301      	adds	r3, #1
 8002292:	f8c7 3224 	str.w	r3, [r7, #548]	; 0x224
 8002296:	f8d7 3224 	ldr.w	r3, [r7, #548]	; 0x224
 800229a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800229e:	d3e5      	bcc.n	800226c <ILI9341_Draw_Image+0x5c>
				}						
				HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char*)Temp_small_buffer, BURST_MAX_SIZE, 10);
 80022a0:	f107 010c 	add.w	r1, r7, #12
 80022a4:	230a      	movs	r3, #10
 80022a6:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80022aa:	489d      	ldr	r0, [pc, #628]	; (8002520 <ILI9341_Draw_Image+0x310>)
 80022ac:	f001 ff4d 	bl	800414a <HAL_SPI_Transmit>
				counter += BURST_MAX_SIZE;			
 80022b0:	f8d7 322c 	ldr.w	r3, [r7, #556]	; 0x22c
 80022b4:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80022b8:	f8c7 322c 	str.w	r3, [r7, #556]	; 0x22c
		for(uint32_t i = 0; i < ILI9341_SCREEN_WIDTH*ILI9341_SCREEN_HEIGHT*2/BURST_MAX_SIZE; i++)
 80022bc:	f8d7 3228 	ldr.w	r3, [r7, #552]	; 0x228
 80022c0:	3301      	adds	r3, #1
 80022c2:	f8c7 3228 	str.w	r3, [r7, #552]	; 0x228
 80022c6:	f8d7 3228 	ldr.w	r3, [r7, #552]	; 0x228
 80022ca:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 80022ce:	d9c9      	bls.n	8002264 <ILI9341_Draw_Image+0x54>
		}
		HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80022d0:	2201      	movs	r2, #1
 80022d2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80022d6:	4891      	ldr	r0, [pc, #580]	; (800251c <ILI9341_Draw_Image+0x30c>)
 80022d8:	f001 f9e4 	bl	80036a4 <HAL_GPIO_WritePin>
				HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char*)Temp_small_buffer, BURST_MAX_SIZE, 10);
				counter += BURST_MAX_SIZE;			
		}
		HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
	}
}
 80022dc:	e118      	b.n	8002510 <ILI9341_Draw_Image+0x300>
	else if(Orientation == SCREEN_HORIZONTAL_2)
 80022de:	1cfb      	adds	r3, r7, #3
 80022e0:	781b      	ldrb	r3, [r3, #0]
 80022e2:	2b03      	cmp	r3, #3
 80022e4:	d159      	bne.n	800239a <ILI9341_Draw_Image+0x18a>
		ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 80022e6:	2003      	movs	r0, #3
 80022e8:	f000 f9ec 	bl	80026c4 <ILI9341_Set_Rotation>
		ILI9341_Set_Address(0,0,ILI9341_SCREEN_WIDTH,ILI9341_SCREEN_HEIGHT);
 80022ec:	23f0      	movs	r3, #240	; 0xf0
 80022ee:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80022f2:	2100      	movs	r1, #0
 80022f4:	2000      	movs	r0, #0
 80022f6:	f000 f97b 	bl	80025f0 <ILI9341_Set_Address>
		HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 80022fa:	2201      	movs	r2, #1
 80022fc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002300:	4886      	ldr	r0, [pc, #536]	; (800251c <ILI9341_Draw_Image+0x30c>)
 8002302:	f001 f9cf 	bl	80036a4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8002306:	2200      	movs	r2, #0
 8002308:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800230c:	4883      	ldr	r0, [pc, #524]	; (800251c <ILI9341_Draw_Image+0x30c>)
 800230e:	f001 f9c9 	bl	80036a4 <HAL_GPIO_WritePin>
		uint32_t counter = 0;
 8002312:	2300      	movs	r3, #0
 8002314:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220
		for(uint32_t i = 0; i < ILI9341_SCREEN_WIDTH*ILI9341_SCREEN_HEIGHT*2/BURST_MAX_SIZE; i++)
 8002318:	2300      	movs	r3, #0
 800231a:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
 800231e:	e030      	b.n	8002382 <ILI9341_Draw_Image+0x172>
				for(uint32_t k = 0; k< BURST_MAX_SIZE; k++)
 8002320:	2300      	movs	r3, #0
 8002322:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
 8002326:	e014      	b.n	8002352 <ILI9341_Draw_Image+0x142>
					Temp_small_buffer[k]	= Image_Array[counter+k];		
 8002328:	f8d7 2220 	ldr.w	r2, [r7, #544]	; 0x220
 800232c:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8002330:	4413      	add	r3, r2
 8002332:	1d3a      	adds	r2, r7, #4
 8002334:	6812      	ldr	r2, [r2, #0]
 8002336:	4413      	add	r3, r2
 8002338:	7819      	ldrb	r1, [r3, #0]
 800233a:	f107 020c 	add.w	r2, r7, #12
 800233e:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8002342:	4413      	add	r3, r2
 8002344:	460a      	mov	r2, r1
 8002346:	701a      	strb	r2, [r3, #0]
				for(uint32_t k = 0; k< BURST_MAX_SIZE; k++)
 8002348:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 800234c:	3301      	adds	r3, #1
 800234e:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
 8002352:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8002356:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800235a:	d3e5      	bcc.n	8002328 <ILI9341_Draw_Image+0x118>
				HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char*)Temp_small_buffer, BURST_MAX_SIZE, 10);
 800235c:	f107 010c 	add.w	r1, r7, #12
 8002360:	230a      	movs	r3, #10
 8002362:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002366:	486e      	ldr	r0, [pc, #440]	; (8002520 <ILI9341_Draw_Image+0x310>)
 8002368:	f001 feef 	bl	800414a <HAL_SPI_Transmit>
				counter += BURST_MAX_SIZE;			
 800236c:	f8d7 3220 	ldr.w	r3, [r7, #544]	; 0x220
 8002370:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8002374:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220
		for(uint32_t i = 0; i < ILI9341_SCREEN_WIDTH*ILI9341_SCREEN_HEIGHT*2/BURST_MAX_SIZE; i++)
 8002378:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
 800237c:	3301      	adds	r3, #1
 800237e:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
 8002382:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
 8002386:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 800238a:	d9c9      	bls.n	8002320 <ILI9341_Draw_Image+0x110>
		HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 800238c:	2201      	movs	r2, #1
 800238e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002392:	4862      	ldr	r0, [pc, #392]	; (800251c <ILI9341_Draw_Image+0x30c>)
 8002394:	f001 f986 	bl	80036a4 <HAL_GPIO_WritePin>
}
 8002398:	e0ba      	b.n	8002510 <ILI9341_Draw_Image+0x300>
	else if(Orientation == SCREEN_VERTICAL_2)
 800239a:	1cfb      	adds	r3, r7, #3
 800239c:	781b      	ldrb	r3, [r3, #0]
 800239e:	2b02      	cmp	r3, #2
 80023a0:	d159      	bne.n	8002456 <ILI9341_Draw_Image+0x246>
		ILI9341_Set_Rotation(SCREEN_VERTICAL_2);
 80023a2:	2002      	movs	r0, #2
 80023a4:	f000 f98e 	bl	80026c4 <ILI9341_Set_Rotation>
		ILI9341_Set_Address(0,0,ILI9341_SCREEN_HEIGHT,ILI9341_SCREEN_WIDTH);
 80023a8:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80023ac:	22f0      	movs	r2, #240	; 0xf0
 80023ae:	2100      	movs	r1, #0
 80023b0:	2000      	movs	r0, #0
 80023b2:	f000 f91d 	bl	80025f0 <ILI9341_Set_Address>
		HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 80023b6:	2201      	movs	r2, #1
 80023b8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80023bc:	4857      	ldr	r0, [pc, #348]	; (800251c <ILI9341_Draw_Image+0x30c>)
 80023be:	f001 f971 	bl	80036a4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80023c2:	2200      	movs	r2, #0
 80023c4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80023c8:	4854      	ldr	r0, [pc, #336]	; (800251c <ILI9341_Draw_Image+0x30c>)
 80023ca:	f001 f96b 	bl	80036a4 <HAL_GPIO_WritePin>
		uint32_t counter = 0;
 80023ce:	2300      	movs	r3, #0
 80023d0:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
		for(uint32_t i = 0; i < ILI9341_SCREEN_WIDTH*ILI9341_SCREEN_HEIGHT*2/BURST_MAX_SIZE; i++)
 80023d4:	2300      	movs	r3, #0
 80023d6:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
 80023da:	e030      	b.n	800243e <ILI9341_Draw_Image+0x22e>
				for(uint32_t k = 0; k< BURST_MAX_SIZE; k++)
 80023dc:	2300      	movs	r3, #0
 80023de:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c
 80023e2:	e014      	b.n	800240e <ILI9341_Draw_Image+0x1fe>
					Temp_small_buffer[k]	= Image_Array[counter+k];		
 80023e4:	f8d7 2214 	ldr.w	r2, [r7, #532]	; 0x214
 80023e8:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 80023ec:	4413      	add	r3, r2
 80023ee:	1d3a      	adds	r2, r7, #4
 80023f0:	6812      	ldr	r2, [r2, #0]
 80023f2:	4413      	add	r3, r2
 80023f4:	7819      	ldrb	r1, [r3, #0]
 80023f6:	f107 020c 	add.w	r2, r7, #12
 80023fa:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 80023fe:	4413      	add	r3, r2
 8002400:	460a      	mov	r2, r1
 8002402:	701a      	strb	r2, [r3, #0]
				for(uint32_t k = 0; k< BURST_MAX_SIZE; k++)
 8002404:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8002408:	3301      	adds	r3, #1
 800240a:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c
 800240e:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8002412:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002416:	d3e5      	bcc.n	80023e4 <ILI9341_Draw_Image+0x1d4>
				HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char*)Temp_small_buffer, BURST_MAX_SIZE, 10);
 8002418:	f107 010c 	add.w	r1, r7, #12
 800241c:	230a      	movs	r3, #10
 800241e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002422:	483f      	ldr	r0, [pc, #252]	; (8002520 <ILI9341_Draw_Image+0x310>)
 8002424:	f001 fe91 	bl	800414a <HAL_SPI_Transmit>
				counter += BURST_MAX_SIZE;			
 8002428:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800242c:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8002430:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
		for(uint32_t i = 0; i < ILI9341_SCREEN_WIDTH*ILI9341_SCREEN_HEIGHT*2/BURST_MAX_SIZE; i++)
 8002434:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8002438:	3301      	adds	r3, #1
 800243a:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
 800243e:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8002442:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 8002446:	d9c9      	bls.n	80023dc <ILI9341_Draw_Image+0x1cc>
		HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8002448:	2201      	movs	r2, #1
 800244a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800244e:	4833      	ldr	r0, [pc, #204]	; (800251c <ILI9341_Draw_Image+0x30c>)
 8002450:	f001 f928 	bl	80036a4 <HAL_GPIO_WritePin>
}
 8002454:	e05c      	b.n	8002510 <ILI9341_Draw_Image+0x300>
	else if(Orientation == SCREEN_VERTICAL_1)
 8002456:	1cfb      	adds	r3, r7, #3
 8002458:	781b      	ldrb	r3, [r3, #0]
 800245a:	2b00      	cmp	r3, #0
 800245c:	d158      	bne.n	8002510 <ILI9341_Draw_Image+0x300>
		ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 800245e:	2000      	movs	r0, #0
 8002460:	f000 f930 	bl	80026c4 <ILI9341_Set_Rotation>
		ILI9341_Set_Address(0,0,ILI9341_SCREEN_HEIGHT,ILI9341_SCREEN_WIDTH);
 8002464:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8002468:	22f0      	movs	r2, #240	; 0xf0
 800246a:	2100      	movs	r1, #0
 800246c:	2000      	movs	r0, #0
 800246e:	f000 f8bf 	bl	80025f0 <ILI9341_Set_Address>
		HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8002472:	2201      	movs	r2, #1
 8002474:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002478:	4828      	ldr	r0, [pc, #160]	; (800251c <ILI9341_Draw_Image+0x30c>)
 800247a:	f001 f913 	bl	80036a4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800247e:	2200      	movs	r2, #0
 8002480:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002484:	4825      	ldr	r0, [pc, #148]	; (800251c <ILI9341_Draw_Image+0x30c>)
 8002486:	f001 f90d 	bl	80036a4 <HAL_GPIO_WritePin>
		uint32_t counter = 0;
 800248a:	2300      	movs	r3, #0
 800248c:	f8c7 3208 	str.w	r3, [r7, #520]	; 0x208
		for(uint32_t i = 0; i < ILI9341_SCREEN_WIDTH*ILI9341_SCREEN_HEIGHT*2/BURST_MAX_SIZE; i++)
 8002490:	2300      	movs	r3, #0
 8002492:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
 8002496:	e030      	b.n	80024fa <ILI9341_Draw_Image+0x2ea>
				for(uint32_t k = 0; k< BURST_MAX_SIZE; k++)
 8002498:	2300      	movs	r3, #0
 800249a:	f8c7 3200 	str.w	r3, [r7, #512]	; 0x200
 800249e:	e014      	b.n	80024ca <ILI9341_Draw_Image+0x2ba>
					Temp_small_buffer[k]	= Image_Array[counter+k];		
 80024a0:	f8d7 2208 	ldr.w	r2, [r7, #520]	; 0x208
 80024a4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80024a8:	4413      	add	r3, r2
 80024aa:	1d3a      	adds	r2, r7, #4
 80024ac:	6812      	ldr	r2, [r2, #0]
 80024ae:	4413      	add	r3, r2
 80024b0:	7819      	ldrb	r1, [r3, #0]
 80024b2:	f107 020c 	add.w	r2, r7, #12
 80024b6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80024ba:	4413      	add	r3, r2
 80024bc:	460a      	mov	r2, r1
 80024be:	701a      	strb	r2, [r3, #0]
				for(uint32_t k = 0; k< BURST_MAX_SIZE; k++)
 80024c0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80024c4:	3301      	adds	r3, #1
 80024c6:	f8c7 3200 	str.w	r3, [r7, #512]	; 0x200
 80024ca:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80024ce:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80024d2:	d3e5      	bcc.n	80024a0 <ILI9341_Draw_Image+0x290>
				HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char*)Temp_small_buffer, BURST_MAX_SIZE, 10);
 80024d4:	f107 010c 	add.w	r1, r7, #12
 80024d8:	230a      	movs	r3, #10
 80024da:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80024de:	4810      	ldr	r0, [pc, #64]	; (8002520 <ILI9341_Draw_Image+0x310>)
 80024e0:	f001 fe33 	bl	800414a <HAL_SPI_Transmit>
				counter += BURST_MAX_SIZE;			
 80024e4:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 80024e8:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80024ec:	f8c7 3208 	str.w	r3, [r7, #520]	; 0x208
		for(uint32_t i = 0; i < ILI9341_SCREEN_WIDTH*ILI9341_SCREEN_HEIGHT*2/BURST_MAX_SIZE; i++)
 80024f0:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 80024f4:	3301      	adds	r3, #1
 80024f6:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
 80024fa:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 80024fe:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 8002502:	d9c9      	bls.n	8002498 <ILI9341_Draw_Image+0x288>
		HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8002504:	2201      	movs	r2, #1
 8002506:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800250a:	4804      	ldr	r0, [pc, #16]	; (800251c <ILI9341_Draw_Image+0x30c>)
 800250c:	f001 f8ca 	bl	80036a4 <HAL_GPIO_WritePin>
}
 8002510:	bf00      	nop
 8002512:	f507 770c 	add.w	r7, r7, #560	; 0x230
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	40020000 	.word	0x40020000
 8002520:	20000230 	.word	0x20000230

08002524 <ILI9341_SPI_Init>:
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

/* Initialize SPI */
void ILI9341_SPI_Init(void)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	af00      	add	r7, sp, #0
MX_SPI3_Init();																							//SPI INIT
 8002528:	f7ff fa3e 	bl	80019a8 <MX_SPI3_Init>
MX_GPIO_Init();																							//GPIO INIT
 800252c:	f7fe fce8 	bl	8000f00 <MX_GPIO_Init>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 8002530:	2200      	movs	r2, #0
 8002532:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002536:	4802      	ldr	r0, [pc, #8]	; (8002540 <ILI9341_SPI_Init+0x1c>)
 8002538:	f001 f8b4 	bl	80036a4 <HAL_GPIO_WritePin>
}
 800253c:	bf00      	nop
 800253e:	bd80      	pop	{r7, pc}
 8002540:	40020000 	.word	0x40020000

08002544 <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b082      	sub	sp, #8
 8002548:	af00      	add	r7, sp, #0
 800254a:	4603      	mov	r3, r0
 800254c:	71fb      	strb	r3, [r7, #7]
HAL_SPI_Transmit(HSPI_INSTANCE, &SPI_Data, 1, 1);
 800254e:	1df9      	adds	r1, r7, #7
 8002550:	2301      	movs	r3, #1
 8002552:	2201      	movs	r2, #1
 8002554:	4803      	ldr	r0, [pc, #12]	; (8002564 <ILI9341_SPI_Send+0x20>)
 8002556:	f001 fdf8 	bl	800414a <HAL_SPI_Transmit>
}
 800255a:	bf00      	nop
 800255c:	3708      	adds	r7, #8
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	20000230 	.word	0x20000230

08002568 <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b082      	sub	sp, #8
 800256c:	af00      	add	r7, sp, #0
 800256e:	4603      	mov	r3, r0
 8002570:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8002572:	2200      	movs	r2, #0
 8002574:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002578:	480b      	ldr	r0, [pc, #44]	; (80025a8 <ILI9341_Write_Command+0x40>)
 800257a:	f001 f893 	bl	80036a4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 800257e:	2200      	movs	r2, #0
 8002580:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002584:	4808      	ldr	r0, [pc, #32]	; (80025a8 <ILI9341_Write_Command+0x40>)
 8002586:	f001 f88d 	bl	80036a4 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Command);
 800258a:	79fb      	ldrb	r3, [r7, #7]
 800258c:	4618      	mov	r0, r3
 800258e:	f7ff ffd9 	bl	8002544 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 8002592:	2201      	movs	r2, #1
 8002594:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002598:	4803      	ldr	r0, [pc, #12]	; (80025a8 <ILI9341_Write_Command+0x40>)
 800259a:	f001 f883 	bl	80036a4 <HAL_GPIO_WritePin>
}
 800259e:	bf00      	nop
 80025a0:	3708      	adds	r7, #8
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	40020000 	.word	0x40020000

080025ac <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b082      	sub	sp, #8
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	4603      	mov	r3, r0
 80025b4:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 80025b6:	2201      	movs	r2, #1
 80025b8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80025bc:	480b      	ldr	r0, [pc, #44]	; (80025ec <ILI9341_Write_Data+0x40>)
 80025be:	f001 f871 	bl	80036a4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80025c2:	2200      	movs	r2, #0
 80025c4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80025c8:	4808      	ldr	r0, [pc, #32]	; (80025ec <ILI9341_Write_Data+0x40>)
 80025ca:	f001 f86b 	bl	80036a4 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Data);	
 80025ce:	79fb      	ldrb	r3, [r7, #7]
 80025d0:	4618      	mov	r0, r3
 80025d2:	f7ff ffb7 	bl	8002544 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80025d6:	2201      	movs	r2, #1
 80025d8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80025dc:	4803      	ldr	r0, [pc, #12]	; (80025ec <ILI9341_Write_Data+0x40>)
 80025de:	f001 f861 	bl	80036a4 <HAL_GPIO_WritePin>
}
 80025e2:	bf00      	nop
 80025e4:	3708      	adds	r7, #8
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	40020000 	.word	0x40020000

080025f0 <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 80025f0:	b590      	push	{r4, r7, lr}
 80025f2:	b083      	sub	sp, #12
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	4604      	mov	r4, r0
 80025f8:	4608      	mov	r0, r1
 80025fa:	4611      	mov	r1, r2
 80025fc:	461a      	mov	r2, r3
 80025fe:	4623      	mov	r3, r4
 8002600:	80fb      	strh	r3, [r7, #6]
 8002602:	4603      	mov	r3, r0
 8002604:	80bb      	strh	r3, [r7, #4]
 8002606:	460b      	mov	r3, r1
 8002608:	807b      	strh	r3, [r7, #2]
 800260a:	4613      	mov	r3, r2
 800260c:	803b      	strh	r3, [r7, #0]
ILI9341_Write_Command(0x2A);
 800260e:	202a      	movs	r0, #42	; 0x2a
 8002610:	f7ff ffaa 	bl	8002568 <ILI9341_Write_Command>
ILI9341_Write_Data(X1>>8);
 8002614:	88fb      	ldrh	r3, [r7, #6]
 8002616:	0a1b      	lsrs	r3, r3, #8
 8002618:	b29b      	uxth	r3, r3
 800261a:	b2db      	uxtb	r3, r3
 800261c:	4618      	mov	r0, r3
 800261e:	f7ff ffc5 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(X1);
 8002622:	88fb      	ldrh	r3, [r7, #6]
 8002624:	b2db      	uxtb	r3, r3
 8002626:	4618      	mov	r0, r3
 8002628:	f7ff ffc0 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(X2>>8);
 800262c:	887b      	ldrh	r3, [r7, #2]
 800262e:	0a1b      	lsrs	r3, r3, #8
 8002630:	b29b      	uxth	r3, r3
 8002632:	b2db      	uxtb	r3, r3
 8002634:	4618      	mov	r0, r3
 8002636:	f7ff ffb9 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(X2);
 800263a:	887b      	ldrh	r3, [r7, #2]
 800263c:	b2db      	uxtb	r3, r3
 800263e:	4618      	mov	r0, r3
 8002640:	f7ff ffb4 	bl	80025ac <ILI9341_Write_Data>

ILI9341_Write_Command(0x2B);
 8002644:	202b      	movs	r0, #43	; 0x2b
 8002646:	f7ff ff8f 	bl	8002568 <ILI9341_Write_Command>
ILI9341_Write_Data(Y1>>8);
 800264a:	88bb      	ldrh	r3, [r7, #4]
 800264c:	0a1b      	lsrs	r3, r3, #8
 800264e:	b29b      	uxth	r3, r3
 8002650:	b2db      	uxtb	r3, r3
 8002652:	4618      	mov	r0, r3
 8002654:	f7ff ffaa 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(Y1);
 8002658:	88bb      	ldrh	r3, [r7, #4]
 800265a:	b2db      	uxtb	r3, r3
 800265c:	4618      	mov	r0, r3
 800265e:	f7ff ffa5 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(Y2>>8);
 8002662:	883b      	ldrh	r3, [r7, #0]
 8002664:	0a1b      	lsrs	r3, r3, #8
 8002666:	b29b      	uxth	r3, r3
 8002668:	b2db      	uxtb	r3, r3
 800266a:	4618      	mov	r0, r3
 800266c:	f7ff ff9e 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(Y2);
 8002670:	883b      	ldrh	r3, [r7, #0]
 8002672:	b2db      	uxtb	r3, r3
 8002674:	4618      	mov	r0, r3
 8002676:	f7ff ff99 	bl	80025ac <ILI9341_Write_Data>

ILI9341_Write_Command(0x2C);
 800267a:	202c      	movs	r0, #44	; 0x2c
 800267c:	f7ff ff74 	bl	8002568 <ILI9341_Write_Command>
}
 8002680:	bf00      	nop
 8002682:	370c      	adds	r7, #12
 8002684:	46bd      	mov	sp, r7
 8002686:	bd90      	pop	{r4, r7, pc}

08002688 <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 800268c:	2201      	movs	r2, #1
 800268e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002692:	480b      	ldr	r0, [pc, #44]	; (80026c0 <ILI9341_Reset+0x38>)
 8002694:	f001 f806 	bl	80036a4 <HAL_GPIO_WritePin>
HAL_Delay(200);
 8002698:	20c8      	movs	r0, #200	; 0xc8
 800269a:	f000 fd09 	bl	80030b0 <HAL_Delay>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800269e:	2200      	movs	r2, #0
 80026a0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80026a4:	4806      	ldr	r0, [pc, #24]	; (80026c0 <ILI9341_Reset+0x38>)
 80026a6:	f000 fffd 	bl	80036a4 <HAL_GPIO_WritePin>
HAL_Delay(200);
 80026aa:	20c8      	movs	r0, #200	; 0xc8
 80026ac:	f000 fd00 	bl	80030b0 <HAL_Delay>
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);	
 80026b0:	2201      	movs	r2, #1
 80026b2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80026b6:	4802      	ldr	r0, [pc, #8]	; (80026c0 <ILI9341_Reset+0x38>)
 80026b8:	f000 fff4 	bl	80036a4 <HAL_GPIO_WritePin>
}
 80026bc:	bf00      	nop
 80026be:	bd80      	pop	{r7, pc}
 80026c0:	40020000 	.word	0x40020000

080026c4 <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) 
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b084      	sub	sp, #16
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	4603      	mov	r3, r0
 80026cc:	71fb      	strb	r3, [r7, #7]
	
uint8_t screen_rotation = Rotation;
 80026ce:	79fb      	ldrb	r3, [r7, #7]
 80026d0:	73fb      	strb	r3, [r7, #15]

ILI9341_Write_Command(0x36);
 80026d2:	2036      	movs	r0, #54	; 0x36
 80026d4:	f7ff ff48 	bl	8002568 <ILI9341_Write_Command>
HAL_Delay(1);
 80026d8:	2001      	movs	r0, #1
 80026da:	f000 fce9 	bl	80030b0 <HAL_Delay>
	
switch(screen_rotation) 
 80026de:	7bfb      	ldrb	r3, [r7, #15]
 80026e0:	2b03      	cmp	r3, #3
 80026e2:	d837      	bhi.n	8002754 <ILI9341_Set_Rotation+0x90>
 80026e4:	a201      	add	r2, pc, #4	; (adr r2, 80026ec <ILI9341_Set_Rotation+0x28>)
 80026e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026ea:	bf00      	nop
 80026ec:	080026fd 	.word	0x080026fd
 80026f0:	08002713 	.word	0x08002713
 80026f4:	08002729 	.word	0x08002729
 80026f8:	0800273f 	.word	0x0800273f
	{
		case SCREEN_VERTICAL_1:
			ILI9341_Write_Data(0x40|0x08);
 80026fc:	2048      	movs	r0, #72	; 0x48
 80026fe:	f7ff ff55 	bl	80025ac <ILI9341_Write_Data>
			LCD_WIDTH = 240;
 8002702:	4b17      	ldr	r3, [pc, #92]	; (8002760 <ILI9341_Set_Rotation+0x9c>)
 8002704:	22f0      	movs	r2, #240	; 0xf0
 8002706:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8002708:	4b16      	ldr	r3, [pc, #88]	; (8002764 <ILI9341_Set_Rotation+0xa0>)
 800270a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800270e:	801a      	strh	r2, [r3, #0]
			break;
 8002710:	e021      	b.n	8002756 <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_1:
			ILI9341_Write_Data(0x20|0x08);
 8002712:	2028      	movs	r0, #40	; 0x28
 8002714:	f7ff ff4a 	bl	80025ac <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8002718:	4b11      	ldr	r3, [pc, #68]	; (8002760 <ILI9341_Set_Rotation+0x9c>)
 800271a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800271e:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8002720:	4b10      	ldr	r3, [pc, #64]	; (8002764 <ILI9341_Set_Rotation+0xa0>)
 8002722:	22f0      	movs	r2, #240	; 0xf0
 8002724:	801a      	strh	r2, [r3, #0]
			break;
 8002726:	e016      	b.n	8002756 <ILI9341_Set_Rotation+0x92>
		case SCREEN_VERTICAL_2:
			ILI9341_Write_Data(0x80|0x08);
 8002728:	2088      	movs	r0, #136	; 0x88
 800272a:	f7ff ff3f 	bl	80025ac <ILI9341_Write_Data>
			LCD_WIDTH  = 240;
 800272e:	4b0c      	ldr	r3, [pc, #48]	; (8002760 <ILI9341_Set_Rotation+0x9c>)
 8002730:	22f0      	movs	r2, #240	; 0xf0
 8002732:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8002734:	4b0b      	ldr	r3, [pc, #44]	; (8002764 <ILI9341_Set_Rotation+0xa0>)
 8002736:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800273a:	801a      	strh	r2, [r3, #0]
			break;
 800273c:	e00b      	b.n	8002756 <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_2:
			ILI9341_Write_Data(0x40|0x80|0x20|0x08);
 800273e:	20e8      	movs	r0, #232	; 0xe8
 8002740:	f7ff ff34 	bl	80025ac <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8002744:	4b06      	ldr	r3, [pc, #24]	; (8002760 <ILI9341_Set_Rotation+0x9c>)
 8002746:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800274a:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 800274c:	4b05      	ldr	r3, [pc, #20]	; (8002764 <ILI9341_Set_Rotation+0xa0>)
 800274e:	22f0      	movs	r2, #240	; 0xf0
 8002750:	801a      	strh	r2, [r3, #0]
			break;
 8002752:	e000      	b.n	8002756 <ILI9341_Set_Rotation+0x92>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 8002754:	bf00      	nop
	}
}
 8002756:	bf00      	nop
 8002758:	3710      	adds	r7, #16
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	20000012 	.word	0x20000012
 8002764:	20000010 	.word	0x20000010

08002768 <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 800276c:	2201      	movs	r2, #1
 800276e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002772:	4802      	ldr	r0, [pc, #8]	; (800277c <ILI9341_Enable+0x14>)
 8002774:	f000 ff96 	bl	80036a4 <HAL_GPIO_WritePin>
}
 8002778:	bf00      	nop
 800277a:	bd80      	pop	{r7, pc}
 800277c:	40020000 	.word	0x40020000

08002780 <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	af00      	add	r7, sp, #0

ILI9341_Enable();
 8002784:	f7ff fff0 	bl	8002768 <ILI9341_Enable>
ILI9341_SPI_Init();
 8002788:	f7ff fecc 	bl	8002524 <ILI9341_SPI_Init>
ILI9341_Reset();
 800278c:	f7ff ff7c 	bl	8002688 <ILI9341_Reset>

//SOFTWARE RESET
ILI9341_Write_Command(0x01);
 8002790:	2001      	movs	r0, #1
 8002792:	f7ff fee9 	bl	8002568 <ILI9341_Write_Command>
HAL_Delay(1000);
 8002796:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800279a:	f000 fc89 	bl	80030b0 <HAL_Delay>
	
//POWER CONTROL A
ILI9341_Write_Command(0xCB);
 800279e:	20cb      	movs	r0, #203	; 0xcb
 80027a0:	f7ff fee2 	bl	8002568 <ILI9341_Write_Command>
ILI9341_Write_Data(0x39);
 80027a4:	2039      	movs	r0, #57	; 0x39
 80027a6:	f7ff ff01 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x2C);
 80027aa:	202c      	movs	r0, #44	; 0x2c
 80027ac:	f7ff fefe 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 80027b0:	2000      	movs	r0, #0
 80027b2:	f7ff fefb 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x34);
 80027b6:	2034      	movs	r0, #52	; 0x34
 80027b8:	f7ff fef8 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x02);
 80027bc:	2002      	movs	r0, #2
 80027be:	f7ff fef5 	bl	80025ac <ILI9341_Write_Data>

//POWER CONTROL B
ILI9341_Write_Command(0xCF);
 80027c2:	20cf      	movs	r0, #207	; 0xcf
 80027c4:	f7ff fed0 	bl	8002568 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 80027c8:	2000      	movs	r0, #0
 80027ca:	f7ff feef 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 80027ce:	20c1      	movs	r0, #193	; 0xc1
 80027d0:	f7ff feec 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x30);
 80027d4:	2030      	movs	r0, #48	; 0x30
 80027d6:	f7ff fee9 	bl	80025ac <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
ILI9341_Write_Command(0xE8);
 80027da:	20e8      	movs	r0, #232	; 0xe8
 80027dc:	f7ff fec4 	bl	8002568 <ILI9341_Write_Command>
ILI9341_Write_Data(0x85);
 80027e0:	2085      	movs	r0, #133	; 0x85
 80027e2:	f7ff fee3 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 80027e6:	2000      	movs	r0, #0
 80027e8:	f7ff fee0 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x78);
 80027ec:	2078      	movs	r0, #120	; 0x78
 80027ee:	f7ff fedd 	bl	80025ac <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
ILI9341_Write_Command(0xEA);
 80027f2:	20ea      	movs	r0, #234	; 0xea
 80027f4:	f7ff feb8 	bl	8002568 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 80027f8:	2000      	movs	r0, #0
 80027fa:	f7ff fed7 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 80027fe:	2000      	movs	r0, #0
 8002800:	f7ff fed4 	bl	80025ac <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
ILI9341_Write_Command(0xED);
 8002804:	20ed      	movs	r0, #237	; 0xed
 8002806:	f7ff feaf 	bl	8002568 <ILI9341_Write_Command>
ILI9341_Write_Data(0x64);
 800280a:	2064      	movs	r0, #100	; 0x64
 800280c:	f7ff fece 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8002810:	2003      	movs	r0, #3
 8002812:	f7ff fecb 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x12);
 8002816:	2012      	movs	r0, #18
 8002818:	f7ff fec8 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x81);
 800281c:	2081      	movs	r0, #129	; 0x81
 800281e:	f7ff fec5 	bl	80025ac <ILI9341_Write_Data>

//PUMP RATIO CONTROL
ILI9341_Write_Command(0xF7);
 8002822:	20f7      	movs	r0, #247	; 0xf7
 8002824:	f7ff fea0 	bl	8002568 <ILI9341_Write_Command>
ILI9341_Write_Data(0x20);
 8002828:	2020      	movs	r0, #32
 800282a:	f7ff febf 	bl	80025ac <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
ILI9341_Write_Command(0xC0);
 800282e:	20c0      	movs	r0, #192	; 0xc0
 8002830:	f7ff fe9a 	bl	8002568 <ILI9341_Write_Command>
ILI9341_Write_Data(0x23);
 8002834:	2023      	movs	r0, #35	; 0x23
 8002836:	f7ff feb9 	bl	80025ac <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
ILI9341_Write_Command(0xC1);
 800283a:	20c1      	movs	r0, #193	; 0xc1
 800283c:	f7ff fe94 	bl	8002568 <ILI9341_Write_Command>
ILI9341_Write_Data(0x10);
 8002840:	2010      	movs	r0, #16
 8002842:	f7ff feb3 	bl	80025ac <ILI9341_Write_Data>

//VCM CONTROL
ILI9341_Write_Command(0xC5);
 8002846:	20c5      	movs	r0, #197	; 0xc5
 8002848:	f7ff fe8e 	bl	8002568 <ILI9341_Write_Command>
ILI9341_Write_Data(0x3E);
 800284c:	203e      	movs	r0, #62	; 0x3e
 800284e:	f7ff fead 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x28);
 8002852:	2028      	movs	r0, #40	; 0x28
 8002854:	f7ff feaa 	bl	80025ac <ILI9341_Write_Data>

//VCM CONTROL 2
ILI9341_Write_Command(0xC7);
 8002858:	20c7      	movs	r0, #199	; 0xc7
 800285a:	f7ff fe85 	bl	8002568 <ILI9341_Write_Command>
ILI9341_Write_Data(0x86);
 800285e:	2086      	movs	r0, #134	; 0x86
 8002860:	f7ff fea4 	bl	80025ac <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
ILI9341_Write_Command(0x36);
 8002864:	2036      	movs	r0, #54	; 0x36
 8002866:	f7ff fe7f 	bl	8002568 <ILI9341_Write_Command>
ILI9341_Write_Data(0x48);
 800286a:	2048      	movs	r0, #72	; 0x48
 800286c:	f7ff fe9e 	bl	80025ac <ILI9341_Write_Data>

//PIXEL FORMAT
ILI9341_Write_Command(0x3A);
 8002870:	203a      	movs	r0, #58	; 0x3a
 8002872:	f7ff fe79 	bl	8002568 <ILI9341_Write_Command>
ILI9341_Write_Data(0x55);
 8002876:	2055      	movs	r0, #85	; 0x55
 8002878:	f7ff fe98 	bl	80025ac <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
ILI9341_Write_Command(0xB1);
 800287c:	20b1      	movs	r0, #177	; 0xb1
 800287e:	f7ff fe73 	bl	8002568 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8002882:	2000      	movs	r0, #0
 8002884:	f7ff fe92 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x18);
 8002888:	2018      	movs	r0, #24
 800288a:	f7ff fe8f 	bl	80025ac <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
ILI9341_Write_Command(0xB6);
 800288e:	20b6      	movs	r0, #182	; 0xb6
 8002890:	f7ff fe6a 	bl	8002568 <ILI9341_Write_Command>
ILI9341_Write_Data(0x08);
 8002894:	2008      	movs	r0, #8
 8002896:	f7ff fe89 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x82);
 800289a:	2082      	movs	r0, #130	; 0x82
 800289c:	f7ff fe86 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x27);
 80028a0:	2027      	movs	r0, #39	; 0x27
 80028a2:	f7ff fe83 	bl	80025ac <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
ILI9341_Write_Command(0xF2);
 80028a6:	20f2      	movs	r0, #242	; 0xf2
 80028a8:	f7ff fe5e 	bl	8002568 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 80028ac:	2000      	movs	r0, #0
 80028ae:	f7ff fe7d 	bl	80025ac <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
ILI9341_Write_Command(0x26);
 80028b2:	2026      	movs	r0, #38	; 0x26
 80028b4:	f7ff fe58 	bl	8002568 <ILI9341_Write_Command>
ILI9341_Write_Data(0x01);
 80028b8:	2001      	movs	r0, #1
 80028ba:	f7ff fe77 	bl	80025ac <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE0);
 80028be:	20e0      	movs	r0, #224	; 0xe0
 80028c0:	f7ff fe52 	bl	8002568 <ILI9341_Write_Command>
ILI9341_Write_Data(0x0F);
 80028c4:	200f      	movs	r0, #15
 80028c6:	f7ff fe71 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 80028ca:	2031      	movs	r0, #49	; 0x31
 80028cc:	f7ff fe6e 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x2B);
 80028d0:	202b      	movs	r0, #43	; 0x2b
 80028d2:	f7ff fe6b 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 80028d6:	200c      	movs	r0, #12
 80028d8:	f7ff fe68 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 80028dc:	200e      	movs	r0, #14
 80028de:	f7ff fe65 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 80028e2:	2008      	movs	r0, #8
 80028e4:	f7ff fe62 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x4E);
 80028e8:	204e      	movs	r0, #78	; 0x4e
 80028ea:	f7ff fe5f 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0xF1);
 80028ee:	20f1      	movs	r0, #241	; 0xf1
 80028f0:	f7ff fe5c 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x37);
 80028f4:	2037      	movs	r0, #55	; 0x37
 80028f6:	f7ff fe59 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 80028fa:	2007      	movs	r0, #7
 80028fc:	f7ff fe56 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x10);
 8002900:	2010      	movs	r0, #16
 8002902:	f7ff fe53 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8002906:	2003      	movs	r0, #3
 8002908:	f7ff fe50 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 800290c:	200e      	movs	r0, #14
 800290e:	f7ff fe4d 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x09);
 8002912:	2009      	movs	r0, #9
 8002914:	f7ff fe4a 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8002918:	2000      	movs	r0, #0
 800291a:	f7ff fe47 	bl	80025ac <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE1);
 800291e:	20e1      	movs	r0, #225	; 0xe1
 8002920:	f7ff fe22 	bl	8002568 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8002924:	2000      	movs	r0, #0
 8002926:	f7ff fe41 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 800292a:	200e      	movs	r0, #14
 800292c:	f7ff fe3e 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x14);
 8002930:	2014      	movs	r0, #20
 8002932:	f7ff fe3b 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8002936:	2003      	movs	r0, #3
 8002938:	f7ff fe38 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x11);
 800293c:	2011      	movs	r0, #17
 800293e:	f7ff fe35 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8002942:	2007      	movs	r0, #7
 8002944:	f7ff fe32 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8002948:	2031      	movs	r0, #49	; 0x31
 800294a:	f7ff fe2f 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 800294e:	20c1      	movs	r0, #193	; 0xc1
 8002950:	f7ff fe2c 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x48);
 8002954:	2048      	movs	r0, #72	; 0x48
 8002956:	f7ff fe29 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 800295a:	2008      	movs	r0, #8
 800295c:	f7ff fe26 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8002960:	200f      	movs	r0, #15
 8002962:	f7ff fe23 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8002966:	200c      	movs	r0, #12
 8002968:	f7ff fe20 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 800296c:	2031      	movs	r0, #49	; 0x31
 800296e:	f7ff fe1d 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x36);
 8002972:	2036      	movs	r0, #54	; 0x36
 8002974:	f7ff fe1a 	bl	80025ac <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8002978:	200f      	movs	r0, #15
 800297a:	f7ff fe17 	bl	80025ac <ILI9341_Write_Data>

//EXIT SLEEP
ILI9341_Write_Command(0x11);
 800297e:	2011      	movs	r0, #17
 8002980:	f7ff fdf2 	bl	8002568 <ILI9341_Write_Command>
HAL_Delay(120);
 8002984:	2078      	movs	r0, #120	; 0x78
 8002986:	f000 fb93 	bl	80030b0 <HAL_Delay>

//TURN ON DISPLAY
ILI9341_Write_Command(0x29);
 800298a:	2029      	movs	r0, #41	; 0x29
 800298c:	f7ff fdec 	bl	8002568 <ILI9341_Write_Command>

//STARTING ROTATION
ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8002990:	2000      	movs	r0, #0
 8002992:	f7ff fe97 	bl	80026c4 <ILI9341_Set_Rotation>
}
 8002996:	bf00      	nop
 8002998:	bd80      	pop	{r7, pc}
	...

0800299c <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 800299c:	b5b0      	push	{r4, r5, r7, lr}
 800299e:	b08c      	sub	sp, #48	; 0x30
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	4603      	mov	r3, r0
 80029a4:	6039      	str	r1, [r7, #0]
 80029a6:	80fb      	strh	r3, [r7, #6]
 80029a8:	466b      	mov	r3, sp
 80029aa:	461d      	mov	r5, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 80029ac:	2300      	movs	r3, #0
 80029ae:	627b      	str	r3, [r7, #36]	; 0x24
if((Size*2) < BURST_MAX_SIZE)
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	005b      	lsls	r3, r3, #1
 80029b4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80029b8:	d202      	bcs.n	80029c0 <ILI9341_Draw_Colour_Burst+0x24>
{
	Buffer_Size = Size;
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	627b      	str	r3, [r7, #36]	; 0x24
 80029be:	e002      	b.n	80029c6 <ILI9341_Draw_Colour_Burst+0x2a>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 80029c0:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80029c4:	627b      	str	r3, [r7, #36]	; 0x24
}
	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 80029c6:	2201      	movs	r2, #1
 80029c8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80029cc:	483e      	ldr	r0, [pc, #248]	; (8002ac8 <ILI9341_Draw_Colour_Burst+0x12c>)
 80029ce:	f000 fe69 	bl	80036a4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80029d2:	2200      	movs	r2, #0
 80029d4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80029d8:	483b      	ldr	r0, [pc, #236]	; (8002ac8 <ILI9341_Draw_Colour_Burst+0x12c>)
 80029da:	f000 fe63 	bl	80036a4 <HAL_GPIO_WritePin>

unsigned char chifted = 	Colour>>8;;
 80029de:	88fb      	ldrh	r3, [r7, #6]
 80029e0:	0a1b      	lsrs	r3, r3, #8
 80029e2:	b29b      	uxth	r3, r3
 80029e4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
unsigned char burst_buffer[Buffer_Size];
 80029e8:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 80029ea:	4623      	mov	r3, r4
 80029ec:	3b01      	subs	r3, #1
 80029ee:	61fb      	str	r3, [r7, #28]
 80029f0:	4620      	mov	r0, r4
 80029f2:	f04f 0100 	mov.w	r1, #0
 80029f6:	f04f 0200 	mov.w	r2, #0
 80029fa:	f04f 0300 	mov.w	r3, #0
 80029fe:	00cb      	lsls	r3, r1, #3
 8002a00:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8002a04:	00c2      	lsls	r2, r0, #3
 8002a06:	4620      	mov	r0, r4
 8002a08:	f04f 0100 	mov.w	r1, #0
 8002a0c:	f04f 0200 	mov.w	r2, #0
 8002a10:	f04f 0300 	mov.w	r3, #0
 8002a14:	00cb      	lsls	r3, r1, #3
 8002a16:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8002a1a:	00c2      	lsls	r2, r0, #3
 8002a1c:	1de3      	adds	r3, r4, #7
 8002a1e:	08db      	lsrs	r3, r3, #3
 8002a20:	00db      	lsls	r3, r3, #3
 8002a22:	ebad 0d03 	sub.w	sp, sp, r3
 8002a26:	466b      	mov	r3, sp
 8002a28:	3300      	adds	r3, #0
 8002a2a:	61bb      	str	r3, [r7, #24]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002a30:	e00e      	b.n	8002a50 <ILI9341_Draw_Colour_Burst+0xb4>
	{
		burst_buffer[j] = 	chifted;
 8002a32:	69ba      	ldr	r2, [r7, #24]
 8002a34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a36:	4413      	add	r3, r2
 8002a38:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8002a3c:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = Colour;
 8002a3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a40:	3301      	adds	r3, #1
 8002a42:	88fa      	ldrh	r2, [r7, #6]
 8002a44:	b2d1      	uxtb	r1, r2
 8002a46:	69ba      	ldr	r2, [r7, #24]
 8002a48:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8002a4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a4c:	3302      	adds	r3, #2
 8002a4e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002a50:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a54:	429a      	cmp	r2, r3
 8002a56:	d3ec      	bcc.n	8002a32 <ILI9341_Draw_Colour_Burst+0x96>
	}

uint32_t Sending_Size = Size*2;
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	005b      	lsls	r3, r3, #1
 8002a5c:	617b      	str	r3, [r7, #20]
uint32_t Sending_in_Block = Sending_Size/Buffer_Size;
 8002a5e:	697a      	ldr	r2, [r7, #20]
 8002a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a62:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a66:	613b      	str	r3, [r7, #16]
uint32_t Remainder_from_block = Sending_Size%Buffer_Size;
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a6c:	fbb3 f2f2 	udiv	r2, r3, r2
 8002a70:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002a72:	fb01 f202 	mul.w	r2, r1, r2
 8002a76:	1a9b      	subs	r3, r3, r2
 8002a78:	60fb      	str	r3, [r7, #12]

if(Sending_in_Block != 0)
 8002a7a:	693b      	ldr	r3, [r7, #16]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d010      	beq.n	8002aa2 <ILI9341_Draw_Colour_Burst+0x106>
{
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8002a80:	2300      	movs	r3, #0
 8002a82:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002a84:	e009      	b.n	8002a9a <ILI9341_Draw_Colour_Burst+0xfe>
		{
		HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size, 10);	
 8002a86:	69b9      	ldr	r1, [r7, #24]
 8002a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a8a:	b29a      	uxth	r2, r3
 8002a8c:	230a      	movs	r3, #10
 8002a8e:	480f      	ldr	r0, [pc, #60]	; (8002acc <ILI9341_Draw_Colour_Burst+0x130>)
 8002a90:	f001 fb5b 	bl	800414a <HAL_SPI_Transmit>
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8002a94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a96:	3301      	adds	r3, #1
 8002a98:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002a9a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002a9c:	693b      	ldr	r3, [r7, #16]
 8002a9e:	429a      	cmp	r2, r3
 8002aa0:	d3f1      	bcc.n	8002a86 <ILI9341_Draw_Colour_Burst+0xea>
		}
}

//REMAINDER!
HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Remainder_from_block, 10);	
 8002aa2:	69b9      	ldr	r1, [r7, #24]
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	b29a      	uxth	r2, r3
 8002aa8:	230a      	movs	r3, #10
 8002aaa:	4808      	ldr	r0, [pc, #32]	; (8002acc <ILI9341_Draw_Colour_Burst+0x130>)
 8002aac:	f001 fb4d 	bl	800414a <HAL_SPI_Transmit>
	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002ab6:	4804      	ldr	r0, [pc, #16]	; (8002ac8 <ILI9341_Draw_Colour_Burst+0x12c>)
 8002ab8:	f000 fdf4 	bl	80036a4 <HAL_GPIO_WritePin>
 8002abc:	46ad      	mov	sp, r5
}
 8002abe:	bf00      	nop
 8002ac0:	3730      	adds	r7, #48	; 0x30
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bdb0      	pop	{r4, r5, r7, pc}
 8002ac6:	bf00      	nop
 8002ac8:	40020000 	.word	0x40020000
 8002acc:	20000230 	.word	0x20000230

08002ad0 <ILI9341_Draw_Pixel>:
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X,uint16_t Y,uint16_t Colour) 
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b086      	sub	sp, #24
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	80fb      	strh	r3, [r7, #6]
 8002ada:	460b      	mov	r3, r1
 8002adc:	80bb      	strh	r3, [r7, #4]
 8002ade:	4613      	mov	r3, r2
 8002ae0:	807b      	strh	r3, [r7, #2]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8002ae2:	4b64      	ldr	r3, [pc, #400]	; (8002c74 <ILI9341_Draw_Pixel+0x1a4>)
 8002ae4:	881b      	ldrh	r3, [r3, #0]
 8002ae6:	b29b      	uxth	r3, r3
 8002ae8:	88fa      	ldrh	r2, [r7, #6]
 8002aea:	429a      	cmp	r2, r3
 8002aec:	f080 80be 	bcs.w	8002c6c <ILI9341_Draw_Pixel+0x19c>
 8002af0:	4b61      	ldr	r3, [pc, #388]	; (8002c78 <ILI9341_Draw_Pixel+0x1a8>)
 8002af2:	881b      	ldrh	r3, [r3, #0]
 8002af4:	b29b      	uxth	r3, r3
 8002af6:	88ba      	ldrh	r2, [r7, #4]
 8002af8:	429a      	cmp	r2, r3
 8002afa:	f080 80b7 	bcs.w	8002c6c <ILI9341_Draw_Pixel+0x19c>
	
//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8002afe:	2200      	movs	r2, #0
 8002b00:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002b04:	485d      	ldr	r0, [pc, #372]	; (8002c7c <ILI9341_Draw_Pixel+0x1ac>)
 8002b06:	f000 fdcd 	bl	80036a4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002b10:	485a      	ldr	r0, [pc, #360]	; (8002c7c <ILI9341_Draw_Pixel+0x1ac>)
 8002b12:	f000 fdc7 	bl	80036a4 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2A);
 8002b16:	202a      	movs	r0, #42	; 0x2a
 8002b18:	f7ff fd14 	bl	8002544 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8002b1c:	2201      	movs	r2, #1
 8002b1e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002b22:	4856      	ldr	r0, [pc, #344]	; (8002c7c <ILI9341_Draw_Pixel+0x1ac>)
 8002b24:	f000 fdbe 	bl	80036a4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 8002b28:	2201      	movs	r2, #1
 8002b2a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002b2e:	4853      	ldr	r0, [pc, #332]	; (8002c7c <ILI9341_Draw_Pixel+0x1ac>)
 8002b30:	f000 fdb8 	bl	80036a4 <HAL_GPIO_WritePin>

//XDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8002b34:	2200      	movs	r2, #0
 8002b36:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002b3a:	4850      	ldr	r0, [pc, #320]	; (8002c7c <ILI9341_Draw_Pixel+0x1ac>)
 8002b3c:	f000 fdb2 	bl	80036a4 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer[4] = {X>>8,X, (X+1)>>8, (X+1)};
 8002b40:	88fb      	ldrh	r3, [r7, #6]
 8002b42:	0a1b      	lsrs	r3, r3, #8
 8002b44:	b29b      	uxth	r3, r3
 8002b46:	b2db      	uxtb	r3, r3
 8002b48:	753b      	strb	r3, [r7, #20]
 8002b4a:	88fb      	ldrh	r3, [r7, #6]
 8002b4c:	b2db      	uxtb	r3, r3
 8002b4e:	757b      	strb	r3, [r7, #21]
 8002b50:	88fb      	ldrh	r3, [r7, #6]
 8002b52:	3301      	adds	r3, #1
 8002b54:	121b      	asrs	r3, r3, #8
 8002b56:	b2db      	uxtb	r3, r3
 8002b58:	75bb      	strb	r3, [r7, #22]
 8002b5a:	88fb      	ldrh	r3, [r7, #6]
 8002b5c:	b2db      	uxtb	r3, r3
 8002b5e:	3301      	adds	r3, #1
 8002b60:	b2db      	uxtb	r3, r3
 8002b62:	75fb      	strb	r3, [r7, #23]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1);
 8002b64:	f107 0114 	add.w	r1, r7, #20
 8002b68:	2301      	movs	r3, #1
 8002b6a:	2204      	movs	r2, #4
 8002b6c:	4844      	ldr	r0, [pc, #272]	; (8002c80 <ILI9341_Draw_Pixel+0x1b0>)
 8002b6e:	f001 faec 	bl	800414a <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8002b72:	2201      	movs	r2, #1
 8002b74:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002b78:	4840      	ldr	r0, [pc, #256]	; (8002c7c <ILI9341_Draw_Pixel+0x1ac>)
 8002b7a:	f000 fd93 	bl	80036a4 <HAL_GPIO_WritePin>

//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8002b7e:	2200      	movs	r2, #0
 8002b80:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002b84:	483d      	ldr	r0, [pc, #244]	; (8002c7c <ILI9341_Draw_Pixel+0x1ac>)
 8002b86:	f000 fd8d 	bl	80036a4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002b90:	483a      	ldr	r0, [pc, #232]	; (8002c7c <ILI9341_Draw_Pixel+0x1ac>)
 8002b92:	f000 fd87 	bl	80036a4 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2B);
 8002b96:	202b      	movs	r0, #43	; 0x2b
 8002b98:	f7ff fcd4 	bl	8002544 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8002b9c:	2201      	movs	r2, #1
 8002b9e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002ba2:	4836      	ldr	r0, [pc, #216]	; (8002c7c <ILI9341_Draw_Pixel+0x1ac>)
 8002ba4:	f000 fd7e 	bl	80036a4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8002ba8:	2201      	movs	r2, #1
 8002baa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002bae:	4833      	ldr	r0, [pc, #204]	; (8002c7c <ILI9341_Draw_Pixel+0x1ac>)
 8002bb0:	f000 fd78 	bl	80036a4 <HAL_GPIO_WritePin>

//YDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002bba:	4830      	ldr	r0, [pc, #192]	; (8002c7c <ILI9341_Draw_Pixel+0x1ac>)
 8002bbc:	f000 fd72 	bl	80036a4 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer1[4] = {Y>>8,Y, (Y+1)>>8, (Y+1)};
 8002bc0:	88bb      	ldrh	r3, [r7, #4]
 8002bc2:	0a1b      	lsrs	r3, r3, #8
 8002bc4:	b29b      	uxth	r3, r3
 8002bc6:	b2db      	uxtb	r3, r3
 8002bc8:	743b      	strb	r3, [r7, #16]
 8002bca:	88bb      	ldrh	r3, [r7, #4]
 8002bcc:	b2db      	uxtb	r3, r3
 8002bce:	747b      	strb	r3, [r7, #17]
 8002bd0:	88bb      	ldrh	r3, [r7, #4]
 8002bd2:	3301      	adds	r3, #1
 8002bd4:	121b      	asrs	r3, r3, #8
 8002bd6:	b2db      	uxtb	r3, r3
 8002bd8:	74bb      	strb	r3, [r7, #18]
 8002bda:	88bb      	ldrh	r3, [r7, #4]
 8002bdc:	b2db      	uxtb	r3, r3
 8002bde:	3301      	adds	r3, #1
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	74fb      	strb	r3, [r7, #19]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1);
 8002be4:	f107 0110 	add.w	r1, r7, #16
 8002be8:	2301      	movs	r3, #1
 8002bea:	2204      	movs	r2, #4
 8002bec:	4824      	ldr	r0, [pc, #144]	; (8002c80 <ILI9341_Draw_Pixel+0x1b0>)
 8002bee:	f001 faac 	bl	800414a <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002bf8:	4820      	ldr	r0, [pc, #128]	; (8002c7c <ILI9341_Draw_Pixel+0x1ac>)
 8002bfa:	f000 fd53 	bl	80036a4 <HAL_GPIO_WritePin>

//ADDRESS	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8002bfe:	2200      	movs	r2, #0
 8002c00:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002c04:	481d      	ldr	r0, [pc, #116]	; (8002c7c <ILI9341_Draw_Pixel+0x1ac>)
 8002c06:	f000 fd4d 	bl	80036a4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002c10:	481a      	ldr	r0, [pc, #104]	; (8002c7c <ILI9341_Draw_Pixel+0x1ac>)
 8002c12:	f000 fd47 	bl	80036a4 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2C);
 8002c16:	202c      	movs	r0, #44	; 0x2c
 8002c18:	f7ff fc94 	bl	8002544 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8002c1c:	2201      	movs	r2, #1
 8002c1e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002c22:	4816      	ldr	r0, [pc, #88]	; (8002c7c <ILI9341_Draw_Pixel+0x1ac>)
 8002c24:	f000 fd3e 	bl	80036a4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8002c28:	2201      	movs	r2, #1
 8002c2a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002c2e:	4813      	ldr	r0, [pc, #76]	; (8002c7c <ILI9341_Draw_Pixel+0x1ac>)
 8002c30:	f000 fd38 	bl	80036a4 <HAL_GPIO_WritePin>

//COLOUR	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8002c34:	2200      	movs	r2, #0
 8002c36:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002c3a:	4810      	ldr	r0, [pc, #64]	; (8002c7c <ILI9341_Draw_Pixel+0x1ac>)
 8002c3c:	f000 fd32 	bl	80036a4 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer2[2] = {Colour>>8, Colour};
 8002c40:	887b      	ldrh	r3, [r7, #2]
 8002c42:	0a1b      	lsrs	r3, r3, #8
 8002c44:	b29b      	uxth	r3, r3
 8002c46:	b2db      	uxtb	r3, r3
 8002c48:	733b      	strb	r3, [r7, #12]
 8002c4a:	887b      	ldrh	r3, [r7, #2]
 8002c4c:	b2db      	uxtb	r3, r3
 8002c4e:	737b      	strb	r3, [r7, #13]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1);
 8002c50:	f107 010c 	add.w	r1, r7, #12
 8002c54:	2301      	movs	r3, #1
 8002c56:	2202      	movs	r2, #2
 8002c58:	4809      	ldr	r0, [pc, #36]	; (8002c80 <ILI9341_Draw_Pixel+0x1b0>)
 8002c5a:	f001 fa76 	bl	800414a <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8002c5e:	2201      	movs	r2, #1
 8002c60:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002c64:	4805      	ldr	r0, [pc, #20]	; (8002c7c <ILI9341_Draw_Pixel+0x1ac>)
 8002c66:	f000 fd1d 	bl	80036a4 <HAL_GPIO_WritePin>
 8002c6a:	e000      	b.n	8002c6e <ILI9341_Draw_Pixel+0x19e>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8002c6c:	bf00      	nop
	
}
 8002c6e:	3718      	adds	r7, #24
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}
 8002c74:	20000012 	.word	0x20000012
 8002c78:	20000010 	.word	0x20000010
 8002c7c:	40020000 	.word	0x40020000
 8002c80:	20000230 	.word	0x20000230

08002c84 <ILI9341_Draw_Rectangle>:
//Rectangle is hollow. X and Y positions mark the upper left corner of rectangle
//As with all other draw calls x0 and y0 locations dependant on screen orientation
//

void ILI9341_Draw_Rectangle(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Height, uint16_t Colour)
{
 8002c84:	b590      	push	{r4, r7, lr}
 8002c86:	b083      	sub	sp, #12
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	4604      	mov	r4, r0
 8002c8c:	4608      	mov	r0, r1
 8002c8e:	4611      	mov	r1, r2
 8002c90:	461a      	mov	r2, r3
 8002c92:	4623      	mov	r3, r4
 8002c94:	80fb      	strh	r3, [r7, #6]
 8002c96:	4603      	mov	r3, r0
 8002c98:	80bb      	strh	r3, [r7, #4]
 8002c9a:	460b      	mov	r3, r1
 8002c9c:	807b      	strh	r3, [r7, #2]
 8002c9e:	4613      	mov	r3, r2
 8002ca0:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8002ca2:	4b24      	ldr	r3, [pc, #144]	; (8002d34 <ILI9341_Draw_Rectangle+0xb0>)
 8002ca4:	881b      	ldrh	r3, [r3, #0]
 8002ca6:	b29b      	uxth	r3, r3
 8002ca8:	88fa      	ldrh	r2, [r7, #6]
 8002caa:	429a      	cmp	r2, r3
 8002cac:	d23d      	bcs.n	8002d2a <ILI9341_Draw_Rectangle+0xa6>
 8002cae:	4b22      	ldr	r3, [pc, #136]	; (8002d38 <ILI9341_Draw_Rectangle+0xb4>)
 8002cb0:	881b      	ldrh	r3, [r3, #0]
 8002cb2:	b29b      	uxth	r3, r3
 8002cb4:	88ba      	ldrh	r2, [r7, #4]
 8002cb6:	429a      	cmp	r2, r3
 8002cb8:	d237      	bcs.n	8002d2a <ILI9341_Draw_Rectangle+0xa6>
if((X+Width-1)>=LCD_WIDTH)
 8002cba:	88fa      	ldrh	r2, [r7, #6]
 8002cbc:	887b      	ldrh	r3, [r7, #2]
 8002cbe:	4413      	add	r3, r2
 8002cc0:	4a1c      	ldr	r2, [pc, #112]	; (8002d34 <ILI9341_Draw_Rectangle+0xb0>)
 8002cc2:	8812      	ldrh	r2, [r2, #0]
 8002cc4:	b292      	uxth	r2, r2
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	dd05      	ble.n	8002cd6 <ILI9341_Draw_Rectangle+0x52>
	{
		Width=LCD_WIDTH-X;
 8002cca:	4b1a      	ldr	r3, [pc, #104]	; (8002d34 <ILI9341_Draw_Rectangle+0xb0>)
 8002ccc:	881b      	ldrh	r3, [r3, #0]
 8002cce:	b29a      	uxth	r2, r3
 8002cd0:	88fb      	ldrh	r3, [r7, #6]
 8002cd2:	1ad3      	subs	r3, r2, r3
 8002cd4:	807b      	strh	r3, [r7, #2]
	}
if((Y+Height-1)>=LCD_HEIGHT)
 8002cd6:	88ba      	ldrh	r2, [r7, #4]
 8002cd8:	883b      	ldrh	r3, [r7, #0]
 8002cda:	4413      	add	r3, r2
 8002cdc:	4a16      	ldr	r2, [pc, #88]	; (8002d38 <ILI9341_Draw_Rectangle+0xb4>)
 8002cde:	8812      	ldrh	r2, [r2, #0]
 8002ce0:	b292      	uxth	r2, r2
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	dd05      	ble.n	8002cf2 <ILI9341_Draw_Rectangle+0x6e>
	{
		Height=LCD_HEIGHT-Y;
 8002ce6:	4b14      	ldr	r3, [pc, #80]	; (8002d38 <ILI9341_Draw_Rectangle+0xb4>)
 8002ce8:	881b      	ldrh	r3, [r3, #0]
 8002cea:	b29a      	uxth	r2, r3
 8002cec:	88bb      	ldrh	r3, [r7, #4]
 8002cee:	1ad3      	subs	r3, r2, r3
 8002cf0:	803b      	strh	r3, [r7, #0]
	}
ILI9341_Set_Address(X, Y, X+Width-1, Y+Height-1);
 8002cf2:	88fa      	ldrh	r2, [r7, #6]
 8002cf4:	887b      	ldrh	r3, [r7, #2]
 8002cf6:	4413      	add	r3, r2
 8002cf8:	b29b      	uxth	r3, r3
 8002cfa:	3b01      	subs	r3, #1
 8002cfc:	b29c      	uxth	r4, r3
 8002cfe:	88ba      	ldrh	r2, [r7, #4]
 8002d00:	883b      	ldrh	r3, [r7, #0]
 8002d02:	4413      	add	r3, r2
 8002d04:	b29b      	uxth	r3, r3
 8002d06:	3b01      	subs	r3, #1
 8002d08:	b29b      	uxth	r3, r3
 8002d0a:	88b9      	ldrh	r1, [r7, #4]
 8002d0c:	88f8      	ldrh	r0, [r7, #6]
 8002d0e:	4622      	mov	r2, r4
 8002d10:	f7ff fc6e 	bl	80025f0 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Height*Width);
 8002d14:	883b      	ldrh	r3, [r7, #0]
 8002d16:	887a      	ldrh	r2, [r7, #2]
 8002d18:	fb02 f303 	mul.w	r3, r2, r3
 8002d1c:	461a      	mov	r2, r3
 8002d1e:	8b3b      	ldrh	r3, [r7, #24]
 8002d20:	4611      	mov	r1, r2
 8002d22:	4618      	mov	r0, r3
 8002d24:	f7ff fe3a 	bl	800299c <ILI9341_Draw_Colour_Burst>
 8002d28:	e000      	b.n	8002d2c <ILI9341_Draw_Rectangle+0xa8>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8002d2a:	bf00      	nop
}
 8002d2c:	370c      	adds	r7, #12
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd90      	pop	{r4, r7, pc}
 8002d32:	bf00      	nop
 8002d34:	20000012 	.word	0x20000012
 8002d38:	20000010 	.word	0x20000010

08002d3c <TP_Read>:
#include "ILI9341_Touchscreen.h"
#include "stm32f4xx_hal.h"

//Internal Touchpad command, do not call directly
uint16_t TP_Read(void)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b082      	sub	sp, #8
 8002d40:	af00      	add	r7, sp, #0
    uint8_t i = 16;
 8002d42:	2310      	movs	r3, #16
 8002d44:	71fb      	strb	r3, [r7, #7]
    uint16_t value = 0;
 8002d46:	2300      	movs	r3, #0
 8002d48:	80bb      	strh	r3, [r7, #4]

    while(i > 0x00)
 8002d4a:	e019      	b.n	8002d80 <TP_Read+0x44>
    {
        value <<= 1;
 8002d4c:	88bb      	ldrh	r3, [r7, #4]
 8002d4e:	005b      	lsls	r3, r3, #1
 8002d50:	80bb      	strh	r3, [r7, #4]

				HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_SET);
 8002d52:	2201      	movs	r2, #1
 8002d54:	2102      	movs	r1, #2
 8002d56:	480e      	ldr	r0, [pc, #56]	; (8002d90 <TP_Read+0x54>)
 8002d58:	f000 fca4 	bl	80036a4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_RESET);
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	2102      	movs	r1, #2
 8002d60:	480b      	ldr	r0, [pc, #44]	; (8002d90 <TP_Read+0x54>)
 8002d62:	f000 fc9f 	bl	80036a4 <HAL_GPIO_WritePin>
			
        if(HAL_GPIO_ReadPin(TP_MISO_PORT, TP_MISO_PIN) != 0)
 8002d66:	2110      	movs	r1, #16
 8002d68:	4809      	ldr	r0, [pc, #36]	; (8002d90 <TP_Read+0x54>)
 8002d6a:	f000 fc83 	bl	8003674 <HAL_GPIO_ReadPin>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d002      	beq.n	8002d7a <TP_Read+0x3e>
        {
            value++;
 8002d74:	88bb      	ldrh	r3, [r7, #4]
 8002d76:	3301      	adds	r3, #1
 8002d78:	80bb      	strh	r3, [r7, #4]
        }

        i--;
 8002d7a:	79fb      	ldrb	r3, [r7, #7]
 8002d7c:	3b01      	subs	r3, #1
 8002d7e:	71fb      	strb	r3, [r7, #7]
    while(i > 0x00)
 8002d80:	79fb      	ldrb	r3, [r7, #7]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d1e2      	bne.n	8002d4c <TP_Read+0x10>
    };

    return value;
 8002d86:	88bb      	ldrh	r3, [r7, #4]
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	3708      	adds	r7, #8
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}
 8002d90:	40021400 	.word	0x40021400

08002d94 <TP_Write>:

//Internal Touchpad command, do not call directly
void TP_Write(uint8_t value)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b084      	sub	sp, #16
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	71fb      	strb	r3, [r7, #7]
    uint8_t i = 0x08;
 8002d9e:	2308      	movs	r3, #8
 8002da0:	73fb      	strb	r3, [r7, #15]

		HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_RESET);	
 8002da2:	2200      	movs	r2, #0
 8002da4:	2102      	movs	r1, #2
 8002da6:	4815      	ldr	r0, [pc, #84]	; (8002dfc <TP_Write+0x68>)
 8002da8:	f000 fc7c 	bl	80036a4 <HAL_GPIO_WritePin>
	
    while(i > 0)
 8002dac:	e01e      	b.n	8002dec <TP_Write+0x58>
    {
        if((value & 0x80) != 0x00)
 8002dae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	da05      	bge.n	8002dc2 <TP_Write+0x2e>
        {
						HAL_GPIO_WritePin(TP_MOSI_PORT, TP_MOSI_PIN, GPIO_PIN_SET);
 8002db6:	2201      	movs	r2, #1
 8002db8:	2108      	movs	r1, #8
 8002dba:	4810      	ldr	r0, [pc, #64]	; (8002dfc <TP_Write+0x68>)
 8002dbc:	f000 fc72 	bl	80036a4 <HAL_GPIO_WritePin>
 8002dc0:	e004      	b.n	8002dcc <TP_Write+0x38>
        }
        else
        {
						HAL_GPIO_WritePin(TP_MOSI_PORT, TP_MOSI_PIN, GPIO_PIN_RESET);
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	2108      	movs	r1, #8
 8002dc6:	480d      	ldr	r0, [pc, #52]	; (8002dfc <TP_Write+0x68>)
 8002dc8:	f000 fc6c 	bl	80036a4 <HAL_GPIO_WritePin>
        }

        value <<= 1;
 8002dcc:	79fb      	ldrb	r3, [r7, #7]
 8002dce:	005b      	lsls	r3, r3, #1
 8002dd0:	71fb      	strb	r3, [r7, #7]
		HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_SET);
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	2102      	movs	r1, #2
 8002dd6:	4809      	ldr	r0, [pc, #36]	; (8002dfc <TP_Write+0x68>)
 8002dd8:	f000 fc64 	bl	80036a4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_RESET);
 8002ddc:	2200      	movs	r2, #0
 8002dde:	2102      	movs	r1, #2
 8002de0:	4806      	ldr	r0, [pc, #24]	; (8002dfc <TP_Write+0x68>)
 8002de2:	f000 fc5f 	bl	80036a4 <HAL_GPIO_WritePin>
        i--;
 8002de6:	7bfb      	ldrb	r3, [r7, #15]
 8002de8:	3b01      	subs	r3, #1
 8002dea:	73fb      	strb	r3, [r7, #15]
    while(i > 0)
 8002dec:	7bfb      	ldrb	r3, [r7, #15]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d1dd      	bne.n	8002dae <TP_Write+0x1a>
    };
}
 8002df2:	bf00      	nop
 8002df4:	bf00      	nop
 8002df6:	3710      	adds	r7, #16
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bd80      	pop	{r7, pc}
 8002dfc:	40021400 	.word	0x40021400

08002e00 <TP_Read_Coordinates>:



//Read coordinates of touchscreen press. Position[0] = X, Position[1] = Y
uint8_t TP_Read_Coordinates(uint16_t Coordinates[2])
{
 8002e00:	b590      	push	{r4, r7, lr}
 8002e02:	b08b      	sub	sp, #44	; 0x2c
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
		HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_SET);		
 8002e08:	2201      	movs	r2, #1
 8002e0a:	2102      	movs	r1, #2
 8002e0c:	4864      	ldr	r0, [pc, #400]	; (8002fa0 <TP_Read_Coordinates+0x1a0>)
 8002e0e:	f000 fc49 	bl	80036a4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TP_MOSI_PORT, TP_MOSI_PIN, GPIO_PIN_SET);		
 8002e12:	2201      	movs	r2, #1
 8002e14:	2108      	movs	r1, #8
 8002e16:	4862      	ldr	r0, [pc, #392]	; (8002fa0 <TP_Read_Coordinates+0x1a0>)
 8002e18:	f000 fc44 	bl	80036a4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TP_CS_PORT, TP_CS_PIN, GPIO_PIN_SET);		
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	2104      	movs	r1, #4
 8002e20:	485f      	ldr	r0, [pc, #380]	; (8002fa0 <TP_Read_Coordinates+0x1a0>)
 8002e22:	f000 fc3f 	bl	80036a4 <HAL_GPIO_WritePin>

	
	
    uint32_t avg_x, avg_y = 0;		
 8002e26:	2300      	movs	r3, #0
 8002e28:	623b      	str	r3, [r7, #32]
		uint16_t rawx, rawy = 0;	
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	81fb      	strh	r3, [r7, #14]
		uint32_t calculating_x, calculating_y = 0;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	61bb      	str	r3, [r7, #24]
	
    uint32_t samples = NO_OF_POSITION_SAMPLES;
 8002e32:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e36:	617b      	str	r3, [r7, #20]
    uint32_t counted_samples = 0;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	613b      	str	r3, [r7, #16]

		HAL_GPIO_WritePin(TP_CS_PORT, TP_CS_PIN, GPIO_PIN_RESET);
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	2104      	movs	r1, #4
 8002e40:	4857      	ldr	r0, [pc, #348]	; (8002fa0 <TP_Read_Coordinates+0x1a0>)
 8002e42:	f000 fc2f 	bl	80036a4 <HAL_GPIO_WritePin>

	
    while((samples > 0)&&(HAL_GPIO_ReadPin(TP_IRQ_PORT, TP_IRQ_PIN) == 0))
 8002e46:	e023      	b.n	8002e90 <TP_Read_Coordinates+0x90>
    {			
        TP_Write(CMD_RDY);
 8002e48:	2090      	movs	r0, #144	; 0x90
 8002e4a:	f7ff ffa3 	bl	8002d94 <TP_Write>

				rawy = TP_Read();	
 8002e4e:	f7ff ff75 	bl	8002d3c <TP_Read>
 8002e52:	4603      	mov	r3, r0
 8002e54:	81fb      	strh	r3, [r7, #14]
				avg_y += rawy;
 8002e56:	89fb      	ldrh	r3, [r7, #14]
 8002e58:	6a3a      	ldr	r2, [r7, #32]
 8002e5a:	4413      	add	r3, r2
 8002e5c:	623b      	str	r3, [r7, #32]
				calculating_y += rawy;
 8002e5e:	89fb      	ldrh	r3, [r7, #14]
 8002e60:	69ba      	ldr	r2, [r7, #24]
 8002e62:	4413      	add	r3, r2
 8002e64:	61bb      	str	r3, [r7, #24]

				
        TP_Write(CMD_RDX);
 8002e66:	20d0      	movs	r0, #208	; 0xd0
 8002e68:	f7ff ff94 	bl	8002d94 <TP_Write>
        rawx = TP_Read();
 8002e6c:	f7ff ff66 	bl	8002d3c <TP_Read>
 8002e70:	4603      	mov	r3, r0
 8002e72:	81bb      	strh	r3, [r7, #12]
				avg_x += rawx;
 8002e74:	89bb      	ldrh	r3, [r7, #12]
 8002e76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e78:	4413      	add	r3, r2
 8002e7a:	627b      	str	r3, [r7, #36]	; 0x24
				calculating_x += rawx;
 8002e7c:	89bb      	ldrh	r3, [r7, #12]
 8002e7e:	69fa      	ldr	r2, [r7, #28]
 8002e80:	4413      	add	r3, r2
 8002e82:	61fb      	str	r3, [r7, #28]
        samples--;
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	3b01      	subs	r3, #1
 8002e88:	617b      	str	r3, [r7, #20]
				counted_samples++;
 8002e8a:	693b      	ldr	r3, [r7, #16]
 8002e8c:	3301      	adds	r3, #1
 8002e8e:	613b      	str	r3, [r7, #16]
    while((samples > 0)&&(HAL_GPIO_ReadPin(TP_IRQ_PORT, TP_IRQ_PIN) == 0))
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d006      	beq.n	8002ea4 <TP_Read_Coordinates+0xa4>
 8002e96:	2120      	movs	r1, #32
 8002e98:	4841      	ldr	r0, [pc, #260]	; (8002fa0 <TP_Read_Coordinates+0x1a0>)
 8002e9a:	f000 fbeb 	bl	8003674 <HAL_GPIO_ReadPin>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d0d1      	beq.n	8002e48 <TP_Read_Coordinates+0x48>
    };
		
		HAL_GPIO_WritePin(TP_CS_PORT, TP_CS_PIN, GPIO_PIN_SET);
 8002ea4:	2201      	movs	r2, #1
 8002ea6:	2104      	movs	r1, #4
 8002ea8:	483d      	ldr	r0, [pc, #244]	; (8002fa0 <TP_Read_Coordinates+0x1a0>)
 8002eaa:	f000 fbfb 	bl	80036a4 <HAL_GPIO_WritePin>

		
		if((counted_samples == NO_OF_POSITION_SAMPLES)&&(HAL_GPIO_ReadPin(TP_IRQ_PORT, TP_IRQ_PIN) == 0))
 8002eae:	693b      	ldr	r3, [r7, #16]
 8002eb0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002eb4:	d164      	bne.n	8002f80 <TP_Read_Coordinates+0x180>
 8002eb6:	2120      	movs	r1, #32
 8002eb8:	4839      	ldr	r0, [pc, #228]	; (8002fa0 <TP_Read_Coordinates+0x1a0>)
 8002eba:	f000 fbdb 	bl	8003674 <HAL_GPIO_ReadPin>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d15d      	bne.n	8002f80 <TP_Read_Coordinates+0x180>
		{
		
		calculating_x /= counted_samples;
 8002ec4:	69fa      	ldr	r2, [r7, #28]
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ecc:	61fb      	str	r3, [r7, #28]
		calculating_y /= counted_samples;
 8002ece:	69ba      	ldr	r2, [r7, #24]
 8002ed0:	693b      	ldr	r3, [r7, #16]
 8002ed2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ed6:	61bb      	str	r3, [r7, #24]
		
		rawx = calculating_x;
 8002ed8:	69fb      	ldr	r3, [r7, #28]
 8002eda:	81bb      	strh	r3, [r7, #12]
		rawy = calculating_y;		
 8002edc:	69bb      	ldr	r3, [r7, #24]
 8002ede:	81fb      	strh	r3, [r7, #14]
		
		rawx *= -1;
 8002ee0:	89bb      	ldrh	r3, [r7, #12]
 8002ee2:	425b      	negs	r3, r3
 8002ee4:	81bb      	strh	r3, [r7, #12]
		rawy *= -1;
 8002ee6:	89fb      	ldrh	r3, [r7, #14]
 8002ee8:	425b      	negs	r3, r3
 8002eea:	81fb      	strh	r3, [r7, #14]
		
		//CONVERTING 16bit Value to Screen coordinates
		// 65535/273 = 240!
		// 65535/204 = 320!
		Coordinates[0] = (((240 - (rawx/X_TRANSLATION)) - X_OFFSET)*X_MAGNITUDE);
 8002eec:	89ba      	ldrh	r2, [r7, #12]
 8002eee:	4b2d      	ldr	r3, [pc, #180]	; (8002fa4 <TP_Read_Coordinates+0x1a4>)
 8002ef0:	fba3 1302 	umull	r1, r3, r3, r2
 8002ef4:	1ad2      	subs	r2, r2, r3
 8002ef6:	0852      	lsrs	r2, r2, #1
 8002ef8:	4413      	add	r3, r2
 8002efa:	0a1b      	lsrs	r3, r3, #8
 8002efc:	b29b      	uxth	r3, r3
 8002efe:	f1c3 03e3 	rsb	r3, r3, #227	; 0xe3
 8002f02:	4618      	mov	r0, r3
 8002f04:	f7fd fb1e 	bl	8000544 <__aeabi_i2d>
 8002f08:	a323      	add	r3, pc, #140	; (adr r3, 8002f98 <TP_Read_Coordinates+0x198>)
 8002f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f0e:	f7fd fb83 	bl	8000618 <__aeabi_dmul>
 8002f12:	4602      	mov	r2, r0
 8002f14:	460b      	mov	r3, r1
 8002f16:	4610      	mov	r0, r2
 8002f18:	4619      	mov	r1, r3
 8002f1a:	f7fd fe55 	bl	8000bc8 <__aeabi_d2uiz>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	b29a      	uxth	r2, r3
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	801a      	strh	r2, [r3, #0]
		if (Coordinates[0] >= 105)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	881b      	ldrh	r3, [r3, #0]
 8002f2a:	2b68      	cmp	r3, #104	; 0x68
 8002f2c:	d906      	bls.n	8002f3c <TP_Read_Coordinates+0x13c>
		{
			Coordinates[0] -= 105;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	881b      	ldrh	r3, [r3, #0]
 8002f32:	3b69      	subs	r3, #105	; 0x69
 8002f34:	b29a      	uxth	r2, r3
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	801a      	strh	r2, [r3, #0]
 8002f3a:	e005      	b.n	8002f48 <TP_Read_Coordinates+0x148>
		} else {
			Coordinates[0] += 160;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	881b      	ldrh	r3, [r3, #0]
 8002f40:	33a0      	adds	r3, #160	; 0xa0
 8002f42:	b29a      	uxth	r2, r3
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	801a      	strh	r2, [r3, #0]
		}
		Coordinates[1] = ((rawy/Y_TRANSLATION)- Y_OFFSET)*Y_MAGNITUDE;
 8002f48:	89fb      	ldrh	r3, [r7, #14]
 8002f4a:	4a17      	ldr	r2, [pc, #92]	; (8002fa8 <TP_Read_Coordinates+0x1a8>)
 8002f4c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f50:	09db      	lsrs	r3, r3, #7
 8002f52:	b29b      	uxth	r3, r3
 8002f54:	3b0f      	subs	r3, #15
 8002f56:	4618      	mov	r0, r3
 8002f58:	f7fd faf4 	bl	8000544 <__aeabi_i2d>
 8002f5c:	a30e      	add	r3, pc, #56	; (adr r3, 8002f98 <TP_Read_Coordinates+0x198>)
 8002f5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f62:	f7fd fb59 	bl	8000618 <__aeabi_dmul>
 8002f66:	4602      	mov	r2, r0
 8002f68:	460b      	mov	r3, r1
 8002f6a:	4610      	mov	r0, r2
 8002f6c:	4619      	mov	r1, r3
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	1c9c      	adds	r4, r3, #2
 8002f72:	f7fd fe29 	bl	8000bc8 <__aeabi_d2uiz>
 8002f76:	4603      	mov	r3, r0
 8002f78:	b29b      	uxth	r3, r3
 8002f7a:	8023      	strh	r3, [r4, #0]
		
		return TOUCHPAD_DATA_OK;			
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	e007      	b.n	8002f90 <TP_Read_Coordinates+0x190>
		}
		else
		{
			Coordinates[0] = 0;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2200      	movs	r2, #0
 8002f84:	801a      	strh	r2, [r3, #0]
			Coordinates[1] = 0;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	3302      	adds	r3, #2
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	801a      	strh	r2, [r3, #0]
			return TOUCHPAD_DATA_NOISY;
 8002f8e:	2300      	movs	r3, #0
		}
}
 8002f90:	4618      	mov	r0, r3
 8002f92:	372c      	adds	r7, #44	; 0x2c
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bd90      	pop	{r4, r7, pc}
 8002f98:	28f5c28f 	.word	0x28f5c28f
 8002f9c:	3ff28f5c 	.word	0x3ff28f5c
 8002fa0:	40021400 	.word	0x40021400
 8002fa4:	e01e01e1 	.word	0xe01e01e1
 8002fa8:	a0a0a0a1 	.word	0xa0a0a0a1

08002fac <TP_Touchpad_Pressed>:

//Check if Touchpad was pressed. Returns TOUCHPAD_PRESSED (1) or TOUCHPAD_NOT_PRESSED (0)
uint8_t TP_Touchpad_Pressed(void)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(TP_IRQ_PORT, TP_IRQ_PIN) == 0)
 8002fb0:	2120      	movs	r1, #32
 8002fb2:	4805      	ldr	r0, [pc, #20]	; (8002fc8 <TP_Touchpad_Pressed+0x1c>)
 8002fb4:	f000 fb5e 	bl	8003674 <HAL_GPIO_ReadPin>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d101      	bne.n	8002fc2 <TP_Touchpad_Pressed+0x16>
	{
		return TOUCHPAD_PRESSED;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e000      	b.n	8002fc4 <TP_Touchpad_Pressed+0x18>
	}
	else
	{
		return TOUCHPAD_NOT_PRESSED;
 8002fc2:	2300      	movs	r3, #0
	}
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	bd80      	pop	{r7, pc}
 8002fc8:	40021400 	.word	0x40021400

08002fcc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002fd0:	4b0e      	ldr	r3, [pc, #56]	; (800300c <HAL_Init+0x40>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a0d      	ldr	r2, [pc, #52]	; (800300c <HAL_Init+0x40>)
 8002fd6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002fda:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002fdc:	4b0b      	ldr	r3, [pc, #44]	; (800300c <HAL_Init+0x40>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a0a      	ldr	r2, [pc, #40]	; (800300c <HAL_Init+0x40>)
 8002fe2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002fe6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002fe8:	4b08      	ldr	r3, [pc, #32]	; (800300c <HAL_Init+0x40>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4a07      	ldr	r2, [pc, #28]	; (800300c <HAL_Init+0x40>)
 8002fee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ff2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ff4:	2003      	movs	r0, #3
 8002ff6:	f000 f94f 	bl	8003298 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002ffa:	2001      	movs	r0, #1
 8002ffc:	f000 f808 	bl	8003010 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003000:	f7fe fd50 	bl	8001aa4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003004:	2300      	movs	r3, #0
}
 8003006:	4618      	mov	r0, r3
 8003008:	bd80      	pop	{r7, pc}
 800300a:	bf00      	nop
 800300c:	40023c00 	.word	0x40023c00

08003010 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003018:	4b12      	ldr	r3, [pc, #72]	; (8003064 <HAL_InitTick+0x54>)
 800301a:	681a      	ldr	r2, [r3, #0]
 800301c:	4b12      	ldr	r3, [pc, #72]	; (8003068 <HAL_InitTick+0x58>)
 800301e:	781b      	ldrb	r3, [r3, #0]
 8003020:	4619      	mov	r1, r3
 8003022:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003026:	fbb3 f3f1 	udiv	r3, r3, r1
 800302a:	fbb2 f3f3 	udiv	r3, r2, r3
 800302e:	4618      	mov	r0, r3
 8003030:	f000 f967 	bl	8003302 <HAL_SYSTICK_Config>
 8003034:	4603      	mov	r3, r0
 8003036:	2b00      	cmp	r3, #0
 8003038:	d001      	beq.n	800303e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	e00e      	b.n	800305c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2b0f      	cmp	r3, #15
 8003042:	d80a      	bhi.n	800305a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003044:	2200      	movs	r2, #0
 8003046:	6879      	ldr	r1, [r7, #4]
 8003048:	f04f 30ff 	mov.w	r0, #4294967295
 800304c:	f000 f92f 	bl	80032ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003050:	4a06      	ldr	r2, [pc, #24]	; (800306c <HAL_InitTick+0x5c>)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003056:	2300      	movs	r3, #0
 8003058:	e000      	b.n	800305c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800305a:	2301      	movs	r3, #1
}
 800305c:	4618      	mov	r0, r3
 800305e:	3708      	adds	r7, #8
 8003060:	46bd      	mov	sp, r7
 8003062:	bd80      	pop	{r7, pc}
 8003064:	2000000c 	.word	0x2000000c
 8003068:	20000018 	.word	0x20000018
 800306c:	20000014 	.word	0x20000014

08003070 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003070:	b480      	push	{r7}
 8003072:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003074:	4b06      	ldr	r3, [pc, #24]	; (8003090 <HAL_IncTick+0x20>)
 8003076:	781b      	ldrb	r3, [r3, #0]
 8003078:	461a      	mov	r2, r3
 800307a:	4b06      	ldr	r3, [pc, #24]	; (8003094 <HAL_IncTick+0x24>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4413      	add	r3, r2
 8003080:	4a04      	ldr	r2, [pc, #16]	; (8003094 <HAL_IncTick+0x24>)
 8003082:	6013      	str	r3, [r2, #0]
}
 8003084:	bf00      	nop
 8003086:	46bd      	mov	sp, r7
 8003088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308c:	4770      	bx	lr
 800308e:	bf00      	nop
 8003090:	20000018 	.word	0x20000018
 8003094:	20000314 	.word	0x20000314

08003098 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003098:	b480      	push	{r7}
 800309a:	af00      	add	r7, sp, #0
  return uwTick;
 800309c:	4b03      	ldr	r3, [pc, #12]	; (80030ac <HAL_GetTick+0x14>)
 800309e:	681b      	ldr	r3, [r3, #0]
}
 80030a0:	4618      	mov	r0, r3
 80030a2:	46bd      	mov	sp, r7
 80030a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a8:	4770      	bx	lr
 80030aa:	bf00      	nop
 80030ac:	20000314 	.word	0x20000314

080030b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b084      	sub	sp, #16
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80030b8:	f7ff ffee 	bl	8003098 <HAL_GetTick>
 80030bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030c8:	d005      	beq.n	80030d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80030ca:	4b0a      	ldr	r3, [pc, #40]	; (80030f4 <HAL_Delay+0x44>)
 80030cc:	781b      	ldrb	r3, [r3, #0]
 80030ce:	461a      	mov	r2, r3
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	4413      	add	r3, r2
 80030d4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80030d6:	bf00      	nop
 80030d8:	f7ff ffde 	bl	8003098 <HAL_GetTick>
 80030dc:	4602      	mov	r2, r0
 80030de:	68bb      	ldr	r3, [r7, #8]
 80030e0:	1ad3      	subs	r3, r2, r3
 80030e2:	68fa      	ldr	r2, [r7, #12]
 80030e4:	429a      	cmp	r2, r3
 80030e6:	d8f7      	bhi.n	80030d8 <HAL_Delay+0x28>
  {
  }
}
 80030e8:	bf00      	nop
 80030ea:	bf00      	nop
 80030ec:	3710      	adds	r7, #16
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	20000018 	.word	0x20000018

080030f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b085      	sub	sp, #20
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	f003 0307 	and.w	r3, r3, #7
 8003106:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003108:	4b0c      	ldr	r3, [pc, #48]	; (800313c <__NVIC_SetPriorityGrouping+0x44>)
 800310a:	68db      	ldr	r3, [r3, #12]
 800310c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800310e:	68ba      	ldr	r2, [r7, #8]
 8003110:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003114:	4013      	ands	r3, r2
 8003116:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800311c:	68bb      	ldr	r3, [r7, #8]
 800311e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003120:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003124:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003128:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800312a:	4a04      	ldr	r2, [pc, #16]	; (800313c <__NVIC_SetPriorityGrouping+0x44>)
 800312c:	68bb      	ldr	r3, [r7, #8]
 800312e:	60d3      	str	r3, [r2, #12]
}
 8003130:	bf00      	nop
 8003132:	3714      	adds	r7, #20
 8003134:	46bd      	mov	sp, r7
 8003136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313a:	4770      	bx	lr
 800313c:	e000ed00 	.word	0xe000ed00

08003140 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003140:	b480      	push	{r7}
 8003142:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003144:	4b04      	ldr	r3, [pc, #16]	; (8003158 <__NVIC_GetPriorityGrouping+0x18>)
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	0a1b      	lsrs	r3, r3, #8
 800314a:	f003 0307 	and.w	r3, r3, #7
}
 800314e:	4618      	mov	r0, r3
 8003150:	46bd      	mov	sp, r7
 8003152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003156:	4770      	bx	lr
 8003158:	e000ed00 	.word	0xe000ed00

0800315c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800315c:	b480      	push	{r7}
 800315e:	b083      	sub	sp, #12
 8003160:	af00      	add	r7, sp, #0
 8003162:	4603      	mov	r3, r0
 8003164:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003166:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800316a:	2b00      	cmp	r3, #0
 800316c:	db0b      	blt.n	8003186 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800316e:	79fb      	ldrb	r3, [r7, #7]
 8003170:	f003 021f 	and.w	r2, r3, #31
 8003174:	4907      	ldr	r1, [pc, #28]	; (8003194 <__NVIC_EnableIRQ+0x38>)
 8003176:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800317a:	095b      	lsrs	r3, r3, #5
 800317c:	2001      	movs	r0, #1
 800317e:	fa00 f202 	lsl.w	r2, r0, r2
 8003182:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003186:	bf00      	nop
 8003188:	370c      	adds	r7, #12
 800318a:	46bd      	mov	sp, r7
 800318c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003190:	4770      	bx	lr
 8003192:	bf00      	nop
 8003194:	e000e100 	.word	0xe000e100

08003198 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003198:	b480      	push	{r7}
 800319a:	b083      	sub	sp, #12
 800319c:	af00      	add	r7, sp, #0
 800319e:	4603      	mov	r3, r0
 80031a0:	6039      	str	r1, [r7, #0]
 80031a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	db0a      	blt.n	80031c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	b2da      	uxtb	r2, r3
 80031b0:	490c      	ldr	r1, [pc, #48]	; (80031e4 <__NVIC_SetPriority+0x4c>)
 80031b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031b6:	0112      	lsls	r2, r2, #4
 80031b8:	b2d2      	uxtb	r2, r2
 80031ba:	440b      	add	r3, r1
 80031bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80031c0:	e00a      	b.n	80031d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	b2da      	uxtb	r2, r3
 80031c6:	4908      	ldr	r1, [pc, #32]	; (80031e8 <__NVIC_SetPriority+0x50>)
 80031c8:	79fb      	ldrb	r3, [r7, #7]
 80031ca:	f003 030f 	and.w	r3, r3, #15
 80031ce:	3b04      	subs	r3, #4
 80031d0:	0112      	lsls	r2, r2, #4
 80031d2:	b2d2      	uxtb	r2, r2
 80031d4:	440b      	add	r3, r1
 80031d6:	761a      	strb	r2, [r3, #24]
}
 80031d8:	bf00      	nop
 80031da:	370c      	adds	r7, #12
 80031dc:	46bd      	mov	sp, r7
 80031de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e2:	4770      	bx	lr
 80031e4:	e000e100 	.word	0xe000e100
 80031e8:	e000ed00 	.word	0xe000ed00

080031ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b089      	sub	sp, #36	; 0x24
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	60f8      	str	r0, [r7, #12]
 80031f4:	60b9      	str	r1, [r7, #8]
 80031f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	f003 0307 	and.w	r3, r3, #7
 80031fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003200:	69fb      	ldr	r3, [r7, #28]
 8003202:	f1c3 0307 	rsb	r3, r3, #7
 8003206:	2b04      	cmp	r3, #4
 8003208:	bf28      	it	cs
 800320a:	2304      	movcs	r3, #4
 800320c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800320e:	69fb      	ldr	r3, [r7, #28]
 8003210:	3304      	adds	r3, #4
 8003212:	2b06      	cmp	r3, #6
 8003214:	d902      	bls.n	800321c <NVIC_EncodePriority+0x30>
 8003216:	69fb      	ldr	r3, [r7, #28]
 8003218:	3b03      	subs	r3, #3
 800321a:	e000      	b.n	800321e <NVIC_EncodePriority+0x32>
 800321c:	2300      	movs	r3, #0
 800321e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003220:	f04f 32ff 	mov.w	r2, #4294967295
 8003224:	69bb      	ldr	r3, [r7, #24]
 8003226:	fa02 f303 	lsl.w	r3, r2, r3
 800322a:	43da      	mvns	r2, r3
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	401a      	ands	r2, r3
 8003230:	697b      	ldr	r3, [r7, #20]
 8003232:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003234:	f04f 31ff 	mov.w	r1, #4294967295
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	fa01 f303 	lsl.w	r3, r1, r3
 800323e:	43d9      	mvns	r1, r3
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003244:	4313      	orrs	r3, r2
         );
}
 8003246:	4618      	mov	r0, r3
 8003248:	3724      	adds	r7, #36	; 0x24
 800324a:	46bd      	mov	sp, r7
 800324c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003250:	4770      	bx	lr
	...

08003254 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b082      	sub	sp, #8
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	3b01      	subs	r3, #1
 8003260:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003264:	d301      	bcc.n	800326a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003266:	2301      	movs	r3, #1
 8003268:	e00f      	b.n	800328a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800326a:	4a0a      	ldr	r2, [pc, #40]	; (8003294 <SysTick_Config+0x40>)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	3b01      	subs	r3, #1
 8003270:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003272:	210f      	movs	r1, #15
 8003274:	f04f 30ff 	mov.w	r0, #4294967295
 8003278:	f7ff ff8e 	bl	8003198 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800327c:	4b05      	ldr	r3, [pc, #20]	; (8003294 <SysTick_Config+0x40>)
 800327e:	2200      	movs	r2, #0
 8003280:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003282:	4b04      	ldr	r3, [pc, #16]	; (8003294 <SysTick_Config+0x40>)
 8003284:	2207      	movs	r2, #7
 8003286:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003288:	2300      	movs	r3, #0
}
 800328a:	4618      	mov	r0, r3
 800328c:	3708      	adds	r7, #8
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}
 8003292:	bf00      	nop
 8003294:	e000e010 	.word	0xe000e010

08003298 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b082      	sub	sp, #8
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80032a0:	6878      	ldr	r0, [r7, #4]
 80032a2:	f7ff ff29 	bl	80030f8 <__NVIC_SetPriorityGrouping>
}
 80032a6:	bf00      	nop
 80032a8:	3708      	adds	r7, #8
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bd80      	pop	{r7, pc}

080032ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80032ae:	b580      	push	{r7, lr}
 80032b0:	b086      	sub	sp, #24
 80032b2:	af00      	add	r7, sp, #0
 80032b4:	4603      	mov	r3, r0
 80032b6:	60b9      	str	r1, [r7, #8]
 80032b8:	607a      	str	r2, [r7, #4]
 80032ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80032bc:	2300      	movs	r3, #0
 80032be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80032c0:	f7ff ff3e 	bl	8003140 <__NVIC_GetPriorityGrouping>
 80032c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80032c6:	687a      	ldr	r2, [r7, #4]
 80032c8:	68b9      	ldr	r1, [r7, #8]
 80032ca:	6978      	ldr	r0, [r7, #20]
 80032cc:	f7ff ff8e 	bl	80031ec <NVIC_EncodePriority>
 80032d0:	4602      	mov	r2, r0
 80032d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032d6:	4611      	mov	r1, r2
 80032d8:	4618      	mov	r0, r3
 80032da:	f7ff ff5d 	bl	8003198 <__NVIC_SetPriority>
}
 80032de:	bf00      	nop
 80032e0:	3718      	adds	r7, #24
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}

080032e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032e6:	b580      	push	{r7, lr}
 80032e8:	b082      	sub	sp, #8
 80032ea:	af00      	add	r7, sp, #0
 80032ec:	4603      	mov	r3, r0
 80032ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80032f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032f4:	4618      	mov	r0, r3
 80032f6:	f7ff ff31 	bl	800315c <__NVIC_EnableIRQ>
}
 80032fa:	bf00      	nop
 80032fc:	3708      	adds	r7, #8
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd80      	pop	{r7, pc}

08003302 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003302:	b580      	push	{r7, lr}
 8003304:	b082      	sub	sp, #8
 8003306:	af00      	add	r7, sp, #0
 8003308:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800330a:	6878      	ldr	r0, [r7, #4]
 800330c:	f7ff ffa2 	bl	8003254 <SysTick_Config>
 8003310:	4603      	mov	r3, r0
}
 8003312:	4618      	mov	r0, r3
 8003314:	3708      	adds	r7, #8
 8003316:	46bd      	mov	sp, r7
 8003318:	bd80      	pop	{r7, pc}
	...

0800331c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800331c:	b480      	push	{r7}
 800331e:	b089      	sub	sp, #36	; 0x24
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
 8003324:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003326:	2300      	movs	r3, #0
 8003328:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800332a:	2300      	movs	r3, #0
 800332c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800332e:	2300      	movs	r3, #0
 8003330:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003332:	2300      	movs	r3, #0
 8003334:	61fb      	str	r3, [r7, #28]
 8003336:	e177      	b.n	8003628 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003338:	2201      	movs	r2, #1
 800333a:	69fb      	ldr	r3, [r7, #28]
 800333c:	fa02 f303 	lsl.w	r3, r2, r3
 8003340:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	697a      	ldr	r2, [r7, #20]
 8003348:	4013      	ands	r3, r2
 800334a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800334c:	693a      	ldr	r2, [r7, #16]
 800334e:	697b      	ldr	r3, [r7, #20]
 8003350:	429a      	cmp	r2, r3
 8003352:	f040 8166 	bne.w	8003622 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	f003 0303 	and.w	r3, r3, #3
 800335e:	2b01      	cmp	r3, #1
 8003360:	d005      	beq.n	800336e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800336a:	2b02      	cmp	r3, #2
 800336c:	d130      	bne.n	80033d0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003374:	69fb      	ldr	r3, [r7, #28]
 8003376:	005b      	lsls	r3, r3, #1
 8003378:	2203      	movs	r2, #3
 800337a:	fa02 f303 	lsl.w	r3, r2, r3
 800337e:	43db      	mvns	r3, r3
 8003380:	69ba      	ldr	r2, [r7, #24]
 8003382:	4013      	ands	r3, r2
 8003384:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	68da      	ldr	r2, [r3, #12]
 800338a:	69fb      	ldr	r3, [r7, #28]
 800338c:	005b      	lsls	r3, r3, #1
 800338e:	fa02 f303 	lsl.w	r3, r2, r3
 8003392:	69ba      	ldr	r2, [r7, #24]
 8003394:	4313      	orrs	r3, r2
 8003396:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	69ba      	ldr	r2, [r7, #24]
 800339c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80033a4:	2201      	movs	r2, #1
 80033a6:	69fb      	ldr	r3, [r7, #28]
 80033a8:	fa02 f303 	lsl.w	r3, r2, r3
 80033ac:	43db      	mvns	r3, r3
 80033ae:	69ba      	ldr	r2, [r7, #24]
 80033b0:	4013      	ands	r3, r2
 80033b2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	091b      	lsrs	r3, r3, #4
 80033ba:	f003 0201 	and.w	r2, r3, #1
 80033be:	69fb      	ldr	r3, [r7, #28]
 80033c0:	fa02 f303 	lsl.w	r3, r2, r3
 80033c4:	69ba      	ldr	r2, [r7, #24]
 80033c6:	4313      	orrs	r3, r2
 80033c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	69ba      	ldr	r2, [r7, #24]
 80033ce:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	f003 0303 	and.w	r3, r3, #3
 80033d8:	2b03      	cmp	r3, #3
 80033da:	d017      	beq.n	800340c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	68db      	ldr	r3, [r3, #12]
 80033e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80033e2:	69fb      	ldr	r3, [r7, #28]
 80033e4:	005b      	lsls	r3, r3, #1
 80033e6:	2203      	movs	r2, #3
 80033e8:	fa02 f303 	lsl.w	r3, r2, r3
 80033ec:	43db      	mvns	r3, r3
 80033ee:	69ba      	ldr	r2, [r7, #24]
 80033f0:	4013      	ands	r3, r2
 80033f2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	689a      	ldr	r2, [r3, #8]
 80033f8:	69fb      	ldr	r3, [r7, #28]
 80033fa:	005b      	lsls	r3, r3, #1
 80033fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003400:	69ba      	ldr	r2, [r7, #24]
 8003402:	4313      	orrs	r3, r2
 8003404:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	69ba      	ldr	r2, [r7, #24]
 800340a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	f003 0303 	and.w	r3, r3, #3
 8003414:	2b02      	cmp	r3, #2
 8003416:	d123      	bne.n	8003460 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003418:	69fb      	ldr	r3, [r7, #28]
 800341a:	08da      	lsrs	r2, r3, #3
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	3208      	adds	r2, #8
 8003420:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003424:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003426:	69fb      	ldr	r3, [r7, #28]
 8003428:	f003 0307 	and.w	r3, r3, #7
 800342c:	009b      	lsls	r3, r3, #2
 800342e:	220f      	movs	r2, #15
 8003430:	fa02 f303 	lsl.w	r3, r2, r3
 8003434:	43db      	mvns	r3, r3
 8003436:	69ba      	ldr	r2, [r7, #24]
 8003438:	4013      	ands	r3, r2
 800343a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	691a      	ldr	r2, [r3, #16]
 8003440:	69fb      	ldr	r3, [r7, #28]
 8003442:	f003 0307 	and.w	r3, r3, #7
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	fa02 f303 	lsl.w	r3, r2, r3
 800344c:	69ba      	ldr	r2, [r7, #24]
 800344e:	4313      	orrs	r3, r2
 8003450:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003452:	69fb      	ldr	r3, [r7, #28]
 8003454:	08da      	lsrs	r2, r3, #3
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	3208      	adds	r2, #8
 800345a:	69b9      	ldr	r1, [r7, #24]
 800345c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003466:	69fb      	ldr	r3, [r7, #28]
 8003468:	005b      	lsls	r3, r3, #1
 800346a:	2203      	movs	r2, #3
 800346c:	fa02 f303 	lsl.w	r3, r2, r3
 8003470:	43db      	mvns	r3, r3
 8003472:	69ba      	ldr	r2, [r7, #24]
 8003474:	4013      	ands	r3, r2
 8003476:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	f003 0203 	and.w	r2, r3, #3
 8003480:	69fb      	ldr	r3, [r7, #28]
 8003482:	005b      	lsls	r3, r3, #1
 8003484:	fa02 f303 	lsl.w	r3, r2, r3
 8003488:	69ba      	ldr	r2, [r7, #24]
 800348a:	4313      	orrs	r3, r2
 800348c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	69ba      	ldr	r2, [r7, #24]
 8003492:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800349c:	2b00      	cmp	r3, #0
 800349e:	f000 80c0 	beq.w	8003622 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034a2:	2300      	movs	r3, #0
 80034a4:	60fb      	str	r3, [r7, #12]
 80034a6:	4b66      	ldr	r3, [pc, #408]	; (8003640 <HAL_GPIO_Init+0x324>)
 80034a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034aa:	4a65      	ldr	r2, [pc, #404]	; (8003640 <HAL_GPIO_Init+0x324>)
 80034ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80034b0:	6453      	str	r3, [r2, #68]	; 0x44
 80034b2:	4b63      	ldr	r3, [pc, #396]	; (8003640 <HAL_GPIO_Init+0x324>)
 80034b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80034ba:	60fb      	str	r3, [r7, #12]
 80034bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80034be:	4a61      	ldr	r2, [pc, #388]	; (8003644 <HAL_GPIO_Init+0x328>)
 80034c0:	69fb      	ldr	r3, [r7, #28]
 80034c2:	089b      	lsrs	r3, r3, #2
 80034c4:	3302      	adds	r3, #2
 80034c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80034cc:	69fb      	ldr	r3, [r7, #28]
 80034ce:	f003 0303 	and.w	r3, r3, #3
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	220f      	movs	r2, #15
 80034d6:	fa02 f303 	lsl.w	r3, r2, r3
 80034da:	43db      	mvns	r3, r3
 80034dc:	69ba      	ldr	r2, [r7, #24]
 80034de:	4013      	ands	r3, r2
 80034e0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	4a58      	ldr	r2, [pc, #352]	; (8003648 <HAL_GPIO_Init+0x32c>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d037      	beq.n	800355a <HAL_GPIO_Init+0x23e>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	4a57      	ldr	r2, [pc, #348]	; (800364c <HAL_GPIO_Init+0x330>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d031      	beq.n	8003556 <HAL_GPIO_Init+0x23a>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	4a56      	ldr	r2, [pc, #344]	; (8003650 <HAL_GPIO_Init+0x334>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d02b      	beq.n	8003552 <HAL_GPIO_Init+0x236>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	4a55      	ldr	r2, [pc, #340]	; (8003654 <HAL_GPIO_Init+0x338>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d025      	beq.n	800354e <HAL_GPIO_Init+0x232>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	4a54      	ldr	r2, [pc, #336]	; (8003658 <HAL_GPIO_Init+0x33c>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d01f      	beq.n	800354a <HAL_GPIO_Init+0x22e>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	4a53      	ldr	r2, [pc, #332]	; (800365c <HAL_GPIO_Init+0x340>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d019      	beq.n	8003546 <HAL_GPIO_Init+0x22a>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	4a52      	ldr	r2, [pc, #328]	; (8003660 <HAL_GPIO_Init+0x344>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d013      	beq.n	8003542 <HAL_GPIO_Init+0x226>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	4a51      	ldr	r2, [pc, #324]	; (8003664 <HAL_GPIO_Init+0x348>)
 800351e:	4293      	cmp	r3, r2
 8003520:	d00d      	beq.n	800353e <HAL_GPIO_Init+0x222>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	4a50      	ldr	r2, [pc, #320]	; (8003668 <HAL_GPIO_Init+0x34c>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d007      	beq.n	800353a <HAL_GPIO_Init+0x21e>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	4a4f      	ldr	r2, [pc, #316]	; (800366c <HAL_GPIO_Init+0x350>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d101      	bne.n	8003536 <HAL_GPIO_Init+0x21a>
 8003532:	2309      	movs	r3, #9
 8003534:	e012      	b.n	800355c <HAL_GPIO_Init+0x240>
 8003536:	230a      	movs	r3, #10
 8003538:	e010      	b.n	800355c <HAL_GPIO_Init+0x240>
 800353a:	2308      	movs	r3, #8
 800353c:	e00e      	b.n	800355c <HAL_GPIO_Init+0x240>
 800353e:	2307      	movs	r3, #7
 8003540:	e00c      	b.n	800355c <HAL_GPIO_Init+0x240>
 8003542:	2306      	movs	r3, #6
 8003544:	e00a      	b.n	800355c <HAL_GPIO_Init+0x240>
 8003546:	2305      	movs	r3, #5
 8003548:	e008      	b.n	800355c <HAL_GPIO_Init+0x240>
 800354a:	2304      	movs	r3, #4
 800354c:	e006      	b.n	800355c <HAL_GPIO_Init+0x240>
 800354e:	2303      	movs	r3, #3
 8003550:	e004      	b.n	800355c <HAL_GPIO_Init+0x240>
 8003552:	2302      	movs	r3, #2
 8003554:	e002      	b.n	800355c <HAL_GPIO_Init+0x240>
 8003556:	2301      	movs	r3, #1
 8003558:	e000      	b.n	800355c <HAL_GPIO_Init+0x240>
 800355a:	2300      	movs	r3, #0
 800355c:	69fa      	ldr	r2, [r7, #28]
 800355e:	f002 0203 	and.w	r2, r2, #3
 8003562:	0092      	lsls	r2, r2, #2
 8003564:	4093      	lsls	r3, r2
 8003566:	69ba      	ldr	r2, [r7, #24]
 8003568:	4313      	orrs	r3, r2
 800356a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800356c:	4935      	ldr	r1, [pc, #212]	; (8003644 <HAL_GPIO_Init+0x328>)
 800356e:	69fb      	ldr	r3, [r7, #28]
 8003570:	089b      	lsrs	r3, r3, #2
 8003572:	3302      	adds	r3, #2
 8003574:	69ba      	ldr	r2, [r7, #24]
 8003576:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800357a:	4b3d      	ldr	r3, [pc, #244]	; (8003670 <HAL_GPIO_Init+0x354>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003580:	693b      	ldr	r3, [r7, #16]
 8003582:	43db      	mvns	r3, r3
 8003584:	69ba      	ldr	r2, [r7, #24]
 8003586:	4013      	ands	r3, r2
 8003588:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003592:	2b00      	cmp	r3, #0
 8003594:	d003      	beq.n	800359e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003596:	69ba      	ldr	r2, [r7, #24]
 8003598:	693b      	ldr	r3, [r7, #16]
 800359a:	4313      	orrs	r3, r2
 800359c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800359e:	4a34      	ldr	r2, [pc, #208]	; (8003670 <HAL_GPIO_Init+0x354>)
 80035a0:	69bb      	ldr	r3, [r7, #24]
 80035a2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80035a4:	4b32      	ldr	r3, [pc, #200]	; (8003670 <HAL_GPIO_Init+0x354>)
 80035a6:	685b      	ldr	r3, [r3, #4]
 80035a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	43db      	mvns	r3, r3
 80035ae:	69ba      	ldr	r2, [r7, #24]
 80035b0:	4013      	ands	r3, r2
 80035b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d003      	beq.n	80035c8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80035c0:	69ba      	ldr	r2, [r7, #24]
 80035c2:	693b      	ldr	r3, [r7, #16]
 80035c4:	4313      	orrs	r3, r2
 80035c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80035c8:	4a29      	ldr	r2, [pc, #164]	; (8003670 <HAL_GPIO_Init+0x354>)
 80035ca:	69bb      	ldr	r3, [r7, #24]
 80035cc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80035ce:	4b28      	ldr	r3, [pc, #160]	; (8003670 <HAL_GPIO_Init+0x354>)
 80035d0:	689b      	ldr	r3, [r3, #8]
 80035d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	43db      	mvns	r3, r3
 80035d8:	69ba      	ldr	r2, [r7, #24]
 80035da:	4013      	ands	r3, r2
 80035dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d003      	beq.n	80035f2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80035ea:	69ba      	ldr	r2, [r7, #24]
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	4313      	orrs	r3, r2
 80035f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80035f2:	4a1f      	ldr	r2, [pc, #124]	; (8003670 <HAL_GPIO_Init+0x354>)
 80035f4:	69bb      	ldr	r3, [r7, #24]
 80035f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80035f8:	4b1d      	ldr	r3, [pc, #116]	; (8003670 <HAL_GPIO_Init+0x354>)
 80035fa:	68db      	ldr	r3, [r3, #12]
 80035fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	43db      	mvns	r3, r3
 8003602:	69ba      	ldr	r2, [r7, #24]
 8003604:	4013      	ands	r3, r2
 8003606:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003610:	2b00      	cmp	r3, #0
 8003612:	d003      	beq.n	800361c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003614:	69ba      	ldr	r2, [r7, #24]
 8003616:	693b      	ldr	r3, [r7, #16]
 8003618:	4313      	orrs	r3, r2
 800361a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800361c:	4a14      	ldr	r2, [pc, #80]	; (8003670 <HAL_GPIO_Init+0x354>)
 800361e:	69bb      	ldr	r3, [r7, #24]
 8003620:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003622:	69fb      	ldr	r3, [r7, #28]
 8003624:	3301      	adds	r3, #1
 8003626:	61fb      	str	r3, [r7, #28]
 8003628:	69fb      	ldr	r3, [r7, #28]
 800362a:	2b0f      	cmp	r3, #15
 800362c:	f67f ae84 	bls.w	8003338 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003630:	bf00      	nop
 8003632:	bf00      	nop
 8003634:	3724      	adds	r7, #36	; 0x24
 8003636:	46bd      	mov	sp, r7
 8003638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363c:	4770      	bx	lr
 800363e:	bf00      	nop
 8003640:	40023800 	.word	0x40023800
 8003644:	40013800 	.word	0x40013800
 8003648:	40020000 	.word	0x40020000
 800364c:	40020400 	.word	0x40020400
 8003650:	40020800 	.word	0x40020800
 8003654:	40020c00 	.word	0x40020c00
 8003658:	40021000 	.word	0x40021000
 800365c:	40021400 	.word	0x40021400
 8003660:	40021800 	.word	0x40021800
 8003664:	40021c00 	.word	0x40021c00
 8003668:	40022000 	.word	0x40022000
 800366c:	40022400 	.word	0x40022400
 8003670:	40013c00 	.word	0x40013c00

08003674 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003674:	b480      	push	{r7}
 8003676:	b085      	sub	sp, #20
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
 800367c:	460b      	mov	r3, r1
 800367e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	691a      	ldr	r2, [r3, #16]
 8003684:	887b      	ldrh	r3, [r7, #2]
 8003686:	4013      	ands	r3, r2
 8003688:	2b00      	cmp	r3, #0
 800368a:	d002      	beq.n	8003692 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800368c:	2301      	movs	r3, #1
 800368e:	73fb      	strb	r3, [r7, #15]
 8003690:	e001      	b.n	8003696 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003692:	2300      	movs	r3, #0
 8003694:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003696:	7bfb      	ldrb	r3, [r7, #15]
}
 8003698:	4618      	mov	r0, r3
 800369a:	3714      	adds	r7, #20
 800369c:	46bd      	mov	sp, r7
 800369e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a2:	4770      	bx	lr

080036a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b083      	sub	sp, #12
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
 80036ac:	460b      	mov	r3, r1
 80036ae:	807b      	strh	r3, [r7, #2]
 80036b0:	4613      	mov	r3, r2
 80036b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80036b4:	787b      	ldrb	r3, [r7, #1]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d003      	beq.n	80036c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80036ba:	887a      	ldrh	r2, [r7, #2]
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80036c0:	e003      	b.n	80036ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80036c2:	887b      	ldrh	r3, [r7, #2]
 80036c4:	041a      	lsls	r2, r3, #16
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	619a      	str	r2, [r3, #24]
}
 80036ca:	bf00      	nop
 80036cc:	370c      	adds	r7, #12
 80036ce:	46bd      	mov	sp, r7
 80036d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d4:	4770      	bx	lr

080036d6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80036d6:	b480      	push	{r7}
 80036d8:	b085      	sub	sp, #20
 80036da:	af00      	add	r7, sp, #0
 80036dc:	6078      	str	r0, [r7, #4]
 80036de:	460b      	mov	r3, r1
 80036e0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	695b      	ldr	r3, [r3, #20]
 80036e6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80036e8:	887a      	ldrh	r2, [r7, #2]
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	4013      	ands	r3, r2
 80036ee:	041a      	lsls	r2, r3, #16
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	43d9      	mvns	r1, r3
 80036f4:	887b      	ldrh	r3, [r7, #2]
 80036f6:	400b      	ands	r3, r1
 80036f8:	431a      	orrs	r2, r3
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	619a      	str	r2, [r3, #24]
}
 80036fe:	bf00      	nop
 8003700:	3714      	adds	r7, #20
 8003702:	46bd      	mov	sp, r7
 8003704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003708:	4770      	bx	lr
	...

0800370c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b082      	sub	sp, #8
 8003710:	af00      	add	r7, sp, #0
 8003712:	4603      	mov	r3, r0
 8003714:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003716:	4b08      	ldr	r3, [pc, #32]	; (8003738 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003718:	695a      	ldr	r2, [r3, #20]
 800371a:	88fb      	ldrh	r3, [r7, #6]
 800371c:	4013      	ands	r3, r2
 800371e:	2b00      	cmp	r3, #0
 8003720:	d006      	beq.n	8003730 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003722:	4a05      	ldr	r2, [pc, #20]	; (8003738 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003724:	88fb      	ldrh	r3, [r7, #6]
 8003726:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003728:	88fb      	ldrh	r3, [r7, #6]
 800372a:	4618      	mov	r0, r3
 800372c:	f000 f806 	bl	800373c <HAL_GPIO_EXTI_Callback>
  }
}
 8003730:	bf00      	nop
 8003732:	3708      	adds	r7, #8
 8003734:	46bd      	mov	sp, r7
 8003736:	bd80      	pop	{r7, pc}
 8003738:	40013c00 	.word	0x40013c00

0800373c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800373c:	b480      	push	{r7}
 800373e:	b083      	sub	sp, #12
 8003740:	af00      	add	r7, sp, #0
 8003742:	4603      	mov	r3, r0
 8003744:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003746:	bf00      	nop
 8003748:	370c      	adds	r7, #12
 800374a:	46bd      	mov	sp, r7
 800374c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003750:	4770      	bx	lr
	...

08003754 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b086      	sub	sp, #24
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d101      	bne.n	8003766 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003762:	2301      	movs	r3, #1
 8003764:	e264      	b.n	8003c30 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 0301 	and.w	r3, r3, #1
 800376e:	2b00      	cmp	r3, #0
 8003770:	d075      	beq.n	800385e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003772:	4ba3      	ldr	r3, [pc, #652]	; (8003a00 <HAL_RCC_OscConfig+0x2ac>)
 8003774:	689b      	ldr	r3, [r3, #8]
 8003776:	f003 030c 	and.w	r3, r3, #12
 800377a:	2b04      	cmp	r3, #4
 800377c:	d00c      	beq.n	8003798 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800377e:	4ba0      	ldr	r3, [pc, #640]	; (8003a00 <HAL_RCC_OscConfig+0x2ac>)
 8003780:	689b      	ldr	r3, [r3, #8]
 8003782:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003786:	2b08      	cmp	r3, #8
 8003788:	d112      	bne.n	80037b0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800378a:	4b9d      	ldr	r3, [pc, #628]	; (8003a00 <HAL_RCC_OscConfig+0x2ac>)
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003792:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003796:	d10b      	bne.n	80037b0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003798:	4b99      	ldr	r3, [pc, #612]	; (8003a00 <HAL_RCC_OscConfig+0x2ac>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d05b      	beq.n	800385c <HAL_RCC_OscConfig+0x108>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d157      	bne.n	800385c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80037ac:	2301      	movs	r3, #1
 80037ae:	e23f      	b.n	8003c30 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037b8:	d106      	bne.n	80037c8 <HAL_RCC_OscConfig+0x74>
 80037ba:	4b91      	ldr	r3, [pc, #580]	; (8003a00 <HAL_RCC_OscConfig+0x2ac>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4a90      	ldr	r2, [pc, #576]	; (8003a00 <HAL_RCC_OscConfig+0x2ac>)
 80037c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037c4:	6013      	str	r3, [r2, #0]
 80037c6:	e01d      	b.n	8003804 <HAL_RCC_OscConfig+0xb0>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80037d0:	d10c      	bne.n	80037ec <HAL_RCC_OscConfig+0x98>
 80037d2:	4b8b      	ldr	r3, [pc, #556]	; (8003a00 <HAL_RCC_OscConfig+0x2ac>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4a8a      	ldr	r2, [pc, #552]	; (8003a00 <HAL_RCC_OscConfig+0x2ac>)
 80037d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80037dc:	6013      	str	r3, [r2, #0]
 80037de:	4b88      	ldr	r3, [pc, #544]	; (8003a00 <HAL_RCC_OscConfig+0x2ac>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4a87      	ldr	r2, [pc, #540]	; (8003a00 <HAL_RCC_OscConfig+0x2ac>)
 80037e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037e8:	6013      	str	r3, [r2, #0]
 80037ea:	e00b      	b.n	8003804 <HAL_RCC_OscConfig+0xb0>
 80037ec:	4b84      	ldr	r3, [pc, #528]	; (8003a00 <HAL_RCC_OscConfig+0x2ac>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a83      	ldr	r2, [pc, #524]	; (8003a00 <HAL_RCC_OscConfig+0x2ac>)
 80037f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80037f6:	6013      	str	r3, [r2, #0]
 80037f8:	4b81      	ldr	r3, [pc, #516]	; (8003a00 <HAL_RCC_OscConfig+0x2ac>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a80      	ldr	r2, [pc, #512]	; (8003a00 <HAL_RCC_OscConfig+0x2ac>)
 80037fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003802:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d013      	beq.n	8003834 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800380c:	f7ff fc44 	bl	8003098 <HAL_GetTick>
 8003810:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003812:	e008      	b.n	8003826 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003814:	f7ff fc40 	bl	8003098 <HAL_GetTick>
 8003818:	4602      	mov	r2, r0
 800381a:	693b      	ldr	r3, [r7, #16]
 800381c:	1ad3      	subs	r3, r2, r3
 800381e:	2b64      	cmp	r3, #100	; 0x64
 8003820:	d901      	bls.n	8003826 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003822:	2303      	movs	r3, #3
 8003824:	e204      	b.n	8003c30 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003826:	4b76      	ldr	r3, [pc, #472]	; (8003a00 <HAL_RCC_OscConfig+0x2ac>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800382e:	2b00      	cmp	r3, #0
 8003830:	d0f0      	beq.n	8003814 <HAL_RCC_OscConfig+0xc0>
 8003832:	e014      	b.n	800385e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003834:	f7ff fc30 	bl	8003098 <HAL_GetTick>
 8003838:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800383a:	e008      	b.n	800384e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800383c:	f7ff fc2c 	bl	8003098 <HAL_GetTick>
 8003840:	4602      	mov	r2, r0
 8003842:	693b      	ldr	r3, [r7, #16]
 8003844:	1ad3      	subs	r3, r2, r3
 8003846:	2b64      	cmp	r3, #100	; 0x64
 8003848:	d901      	bls.n	800384e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800384a:	2303      	movs	r3, #3
 800384c:	e1f0      	b.n	8003c30 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800384e:	4b6c      	ldr	r3, [pc, #432]	; (8003a00 <HAL_RCC_OscConfig+0x2ac>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003856:	2b00      	cmp	r3, #0
 8003858:	d1f0      	bne.n	800383c <HAL_RCC_OscConfig+0xe8>
 800385a:	e000      	b.n	800385e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800385c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f003 0302 	and.w	r3, r3, #2
 8003866:	2b00      	cmp	r3, #0
 8003868:	d063      	beq.n	8003932 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800386a:	4b65      	ldr	r3, [pc, #404]	; (8003a00 <HAL_RCC_OscConfig+0x2ac>)
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	f003 030c 	and.w	r3, r3, #12
 8003872:	2b00      	cmp	r3, #0
 8003874:	d00b      	beq.n	800388e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003876:	4b62      	ldr	r3, [pc, #392]	; (8003a00 <HAL_RCC_OscConfig+0x2ac>)
 8003878:	689b      	ldr	r3, [r3, #8]
 800387a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800387e:	2b08      	cmp	r3, #8
 8003880:	d11c      	bne.n	80038bc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003882:	4b5f      	ldr	r3, [pc, #380]	; (8003a00 <HAL_RCC_OscConfig+0x2ac>)
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800388a:	2b00      	cmp	r3, #0
 800388c:	d116      	bne.n	80038bc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800388e:	4b5c      	ldr	r3, [pc, #368]	; (8003a00 <HAL_RCC_OscConfig+0x2ac>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 0302 	and.w	r3, r3, #2
 8003896:	2b00      	cmp	r3, #0
 8003898:	d005      	beq.n	80038a6 <HAL_RCC_OscConfig+0x152>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	68db      	ldr	r3, [r3, #12]
 800389e:	2b01      	cmp	r3, #1
 80038a0:	d001      	beq.n	80038a6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	e1c4      	b.n	8003c30 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038a6:	4b56      	ldr	r3, [pc, #344]	; (8003a00 <HAL_RCC_OscConfig+0x2ac>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	691b      	ldr	r3, [r3, #16]
 80038b2:	00db      	lsls	r3, r3, #3
 80038b4:	4952      	ldr	r1, [pc, #328]	; (8003a00 <HAL_RCC_OscConfig+0x2ac>)
 80038b6:	4313      	orrs	r3, r2
 80038b8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038ba:	e03a      	b.n	8003932 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	68db      	ldr	r3, [r3, #12]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d020      	beq.n	8003906 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80038c4:	4b4f      	ldr	r3, [pc, #316]	; (8003a04 <HAL_RCC_OscConfig+0x2b0>)
 80038c6:	2201      	movs	r2, #1
 80038c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038ca:	f7ff fbe5 	bl	8003098 <HAL_GetTick>
 80038ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038d0:	e008      	b.n	80038e4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80038d2:	f7ff fbe1 	bl	8003098 <HAL_GetTick>
 80038d6:	4602      	mov	r2, r0
 80038d8:	693b      	ldr	r3, [r7, #16]
 80038da:	1ad3      	subs	r3, r2, r3
 80038dc:	2b02      	cmp	r3, #2
 80038de:	d901      	bls.n	80038e4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80038e0:	2303      	movs	r3, #3
 80038e2:	e1a5      	b.n	8003c30 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038e4:	4b46      	ldr	r3, [pc, #280]	; (8003a00 <HAL_RCC_OscConfig+0x2ac>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f003 0302 	and.w	r3, r3, #2
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d0f0      	beq.n	80038d2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038f0:	4b43      	ldr	r3, [pc, #268]	; (8003a00 <HAL_RCC_OscConfig+0x2ac>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	691b      	ldr	r3, [r3, #16]
 80038fc:	00db      	lsls	r3, r3, #3
 80038fe:	4940      	ldr	r1, [pc, #256]	; (8003a00 <HAL_RCC_OscConfig+0x2ac>)
 8003900:	4313      	orrs	r3, r2
 8003902:	600b      	str	r3, [r1, #0]
 8003904:	e015      	b.n	8003932 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003906:	4b3f      	ldr	r3, [pc, #252]	; (8003a04 <HAL_RCC_OscConfig+0x2b0>)
 8003908:	2200      	movs	r2, #0
 800390a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800390c:	f7ff fbc4 	bl	8003098 <HAL_GetTick>
 8003910:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003912:	e008      	b.n	8003926 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003914:	f7ff fbc0 	bl	8003098 <HAL_GetTick>
 8003918:	4602      	mov	r2, r0
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	1ad3      	subs	r3, r2, r3
 800391e:	2b02      	cmp	r3, #2
 8003920:	d901      	bls.n	8003926 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003922:	2303      	movs	r3, #3
 8003924:	e184      	b.n	8003c30 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003926:	4b36      	ldr	r3, [pc, #216]	; (8003a00 <HAL_RCC_OscConfig+0x2ac>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f003 0302 	and.w	r3, r3, #2
 800392e:	2b00      	cmp	r3, #0
 8003930:	d1f0      	bne.n	8003914 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f003 0308 	and.w	r3, r3, #8
 800393a:	2b00      	cmp	r3, #0
 800393c:	d030      	beq.n	80039a0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	695b      	ldr	r3, [r3, #20]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d016      	beq.n	8003974 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003946:	4b30      	ldr	r3, [pc, #192]	; (8003a08 <HAL_RCC_OscConfig+0x2b4>)
 8003948:	2201      	movs	r2, #1
 800394a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800394c:	f7ff fba4 	bl	8003098 <HAL_GetTick>
 8003950:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003952:	e008      	b.n	8003966 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003954:	f7ff fba0 	bl	8003098 <HAL_GetTick>
 8003958:	4602      	mov	r2, r0
 800395a:	693b      	ldr	r3, [r7, #16]
 800395c:	1ad3      	subs	r3, r2, r3
 800395e:	2b02      	cmp	r3, #2
 8003960:	d901      	bls.n	8003966 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003962:	2303      	movs	r3, #3
 8003964:	e164      	b.n	8003c30 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003966:	4b26      	ldr	r3, [pc, #152]	; (8003a00 <HAL_RCC_OscConfig+0x2ac>)
 8003968:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800396a:	f003 0302 	and.w	r3, r3, #2
 800396e:	2b00      	cmp	r3, #0
 8003970:	d0f0      	beq.n	8003954 <HAL_RCC_OscConfig+0x200>
 8003972:	e015      	b.n	80039a0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003974:	4b24      	ldr	r3, [pc, #144]	; (8003a08 <HAL_RCC_OscConfig+0x2b4>)
 8003976:	2200      	movs	r2, #0
 8003978:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800397a:	f7ff fb8d 	bl	8003098 <HAL_GetTick>
 800397e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003980:	e008      	b.n	8003994 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003982:	f7ff fb89 	bl	8003098 <HAL_GetTick>
 8003986:	4602      	mov	r2, r0
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	1ad3      	subs	r3, r2, r3
 800398c:	2b02      	cmp	r3, #2
 800398e:	d901      	bls.n	8003994 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003990:	2303      	movs	r3, #3
 8003992:	e14d      	b.n	8003c30 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003994:	4b1a      	ldr	r3, [pc, #104]	; (8003a00 <HAL_RCC_OscConfig+0x2ac>)
 8003996:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003998:	f003 0302 	and.w	r3, r3, #2
 800399c:	2b00      	cmp	r3, #0
 800399e:	d1f0      	bne.n	8003982 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f003 0304 	and.w	r3, r3, #4
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	f000 80a0 	beq.w	8003aee <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039ae:	2300      	movs	r3, #0
 80039b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80039b2:	4b13      	ldr	r3, [pc, #76]	; (8003a00 <HAL_RCC_OscConfig+0x2ac>)
 80039b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d10f      	bne.n	80039de <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039be:	2300      	movs	r3, #0
 80039c0:	60bb      	str	r3, [r7, #8]
 80039c2:	4b0f      	ldr	r3, [pc, #60]	; (8003a00 <HAL_RCC_OscConfig+0x2ac>)
 80039c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039c6:	4a0e      	ldr	r2, [pc, #56]	; (8003a00 <HAL_RCC_OscConfig+0x2ac>)
 80039c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039cc:	6413      	str	r3, [r2, #64]	; 0x40
 80039ce:	4b0c      	ldr	r3, [pc, #48]	; (8003a00 <HAL_RCC_OscConfig+0x2ac>)
 80039d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039d6:	60bb      	str	r3, [r7, #8]
 80039d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039da:	2301      	movs	r3, #1
 80039dc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039de:	4b0b      	ldr	r3, [pc, #44]	; (8003a0c <HAL_RCC_OscConfig+0x2b8>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d121      	bne.n	8003a2e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80039ea:	4b08      	ldr	r3, [pc, #32]	; (8003a0c <HAL_RCC_OscConfig+0x2b8>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4a07      	ldr	r2, [pc, #28]	; (8003a0c <HAL_RCC_OscConfig+0x2b8>)
 80039f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039f6:	f7ff fb4f 	bl	8003098 <HAL_GetTick>
 80039fa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039fc:	e011      	b.n	8003a22 <HAL_RCC_OscConfig+0x2ce>
 80039fe:	bf00      	nop
 8003a00:	40023800 	.word	0x40023800
 8003a04:	42470000 	.word	0x42470000
 8003a08:	42470e80 	.word	0x42470e80
 8003a0c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a10:	f7ff fb42 	bl	8003098 <HAL_GetTick>
 8003a14:	4602      	mov	r2, r0
 8003a16:	693b      	ldr	r3, [r7, #16]
 8003a18:	1ad3      	subs	r3, r2, r3
 8003a1a:	2b02      	cmp	r3, #2
 8003a1c:	d901      	bls.n	8003a22 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003a1e:	2303      	movs	r3, #3
 8003a20:	e106      	b.n	8003c30 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a22:	4b85      	ldr	r3, [pc, #532]	; (8003c38 <HAL_RCC_OscConfig+0x4e4>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d0f0      	beq.n	8003a10 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	689b      	ldr	r3, [r3, #8]
 8003a32:	2b01      	cmp	r3, #1
 8003a34:	d106      	bne.n	8003a44 <HAL_RCC_OscConfig+0x2f0>
 8003a36:	4b81      	ldr	r3, [pc, #516]	; (8003c3c <HAL_RCC_OscConfig+0x4e8>)
 8003a38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a3a:	4a80      	ldr	r2, [pc, #512]	; (8003c3c <HAL_RCC_OscConfig+0x4e8>)
 8003a3c:	f043 0301 	orr.w	r3, r3, #1
 8003a40:	6713      	str	r3, [r2, #112]	; 0x70
 8003a42:	e01c      	b.n	8003a7e <HAL_RCC_OscConfig+0x32a>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	689b      	ldr	r3, [r3, #8]
 8003a48:	2b05      	cmp	r3, #5
 8003a4a:	d10c      	bne.n	8003a66 <HAL_RCC_OscConfig+0x312>
 8003a4c:	4b7b      	ldr	r3, [pc, #492]	; (8003c3c <HAL_RCC_OscConfig+0x4e8>)
 8003a4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a50:	4a7a      	ldr	r2, [pc, #488]	; (8003c3c <HAL_RCC_OscConfig+0x4e8>)
 8003a52:	f043 0304 	orr.w	r3, r3, #4
 8003a56:	6713      	str	r3, [r2, #112]	; 0x70
 8003a58:	4b78      	ldr	r3, [pc, #480]	; (8003c3c <HAL_RCC_OscConfig+0x4e8>)
 8003a5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a5c:	4a77      	ldr	r2, [pc, #476]	; (8003c3c <HAL_RCC_OscConfig+0x4e8>)
 8003a5e:	f043 0301 	orr.w	r3, r3, #1
 8003a62:	6713      	str	r3, [r2, #112]	; 0x70
 8003a64:	e00b      	b.n	8003a7e <HAL_RCC_OscConfig+0x32a>
 8003a66:	4b75      	ldr	r3, [pc, #468]	; (8003c3c <HAL_RCC_OscConfig+0x4e8>)
 8003a68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a6a:	4a74      	ldr	r2, [pc, #464]	; (8003c3c <HAL_RCC_OscConfig+0x4e8>)
 8003a6c:	f023 0301 	bic.w	r3, r3, #1
 8003a70:	6713      	str	r3, [r2, #112]	; 0x70
 8003a72:	4b72      	ldr	r3, [pc, #456]	; (8003c3c <HAL_RCC_OscConfig+0x4e8>)
 8003a74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a76:	4a71      	ldr	r2, [pc, #452]	; (8003c3c <HAL_RCC_OscConfig+0x4e8>)
 8003a78:	f023 0304 	bic.w	r3, r3, #4
 8003a7c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	689b      	ldr	r3, [r3, #8]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d015      	beq.n	8003ab2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a86:	f7ff fb07 	bl	8003098 <HAL_GetTick>
 8003a8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a8c:	e00a      	b.n	8003aa4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a8e:	f7ff fb03 	bl	8003098 <HAL_GetTick>
 8003a92:	4602      	mov	r2, r0
 8003a94:	693b      	ldr	r3, [r7, #16]
 8003a96:	1ad3      	subs	r3, r2, r3
 8003a98:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d901      	bls.n	8003aa4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003aa0:	2303      	movs	r3, #3
 8003aa2:	e0c5      	b.n	8003c30 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003aa4:	4b65      	ldr	r3, [pc, #404]	; (8003c3c <HAL_RCC_OscConfig+0x4e8>)
 8003aa6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003aa8:	f003 0302 	and.w	r3, r3, #2
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d0ee      	beq.n	8003a8e <HAL_RCC_OscConfig+0x33a>
 8003ab0:	e014      	b.n	8003adc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ab2:	f7ff faf1 	bl	8003098 <HAL_GetTick>
 8003ab6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ab8:	e00a      	b.n	8003ad0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003aba:	f7ff faed 	bl	8003098 <HAL_GetTick>
 8003abe:	4602      	mov	r2, r0
 8003ac0:	693b      	ldr	r3, [r7, #16]
 8003ac2:	1ad3      	subs	r3, r2, r3
 8003ac4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d901      	bls.n	8003ad0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003acc:	2303      	movs	r3, #3
 8003ace:	e0af      	b.n	8003c30 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ad0:	4b5a      	ldr	r3, [pc, #360]	; (8003c3c <HAL_RCC_OscConfig+0x4e8>)
 8003ad2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ad4:	f003 0302 	and.w	r3, r3, #2
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d1ee      	bne.n	8003aba <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003adc:	7dfb      	ldrb	r3, [r7, #23]
 8003ade:	2b01      	cmp	r3, #1
 8003ae0:	d105      	bne.n	8003aee <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ae2:	4b56      	ldr	r3, [pc, #344]	; (8003c3c <HAL_RCC_OscConfig+0x4e8>)
 8003ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ae6:	4a55      	ldr	r2, [pc, #340]	; (8003c3c <HAL_RCC_OscConfig+0x4e8>)
 8003ae8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003aec:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	699b      	ldr	r3, [r3, #24]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	f000 809b 	beq.w	8003c2e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003af8:	4b50      	ldr	r3, [pc, #320]	; (8003c3c <HAL_RCC_OscConfig+0x4e8>)
 8003afa:	689b      	ldr	r3, [r3, #8]
 8003afc:	f003 030c 	and.w	r3, r3, #12
 8003b00:	2b08      	cmp	r3, #8
 8003b02:	d05c      	beq.n	8003bbe <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	699b      	ldr	r3, [r3, #24]
 8003b08:	2b02      	cmp	r3, #2
 8003b0a:	d141      	bne.n	8003b90 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b0c:	4b4c      	ldr	r3, [pc, #304]	; (8003c40 <HAL_RCC_OscConfig+0x4ec>)
 8003b0e:	2200      	movs	r2, #0
 8003b10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b12:	f7ff fac1 	bl	8003098 <HAL_GetTick>
 8003b16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b18:	e008      	b.n	8003b2c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b1a:	f7ff fabd 	bl	8003098 <HAL_GetTick>
 8003b1e:	4602      	mov	r2, r0
 8003b20:	693b      	ldr	r3, [r7, #16]
 8003b22:	1ad3      	subs	r3, r2, r3
 8003b24:	2b02      	cmp	r3, #2
 8003b26:	d901      	bls.n	8003b2c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003b28:	2303      	movs	r3, #3
 8003b2a:	e081      	b.n	8003c30 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b2c:	4b43      	ldr	r3, [pc, #268]	; (8003c3c <HAL_RCC_OscConfig+0x4e8>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d1f0      	bne.n	8003b1a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	69da      	ldr	r2, [r3, #28]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6a1b      	ldr	r3, [r3, #32]
 8003b40:	431a      	orrs	r2, r3
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b46:	019b      	lsls	r3, r3, #6
 8003b48:	431a      	orrs	r2, r3
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b4e:	085b      	lsrs	r3, r3, #1
 8003b50:	3b01      	subs	r3, #1
 8003b52:	041b      	lsls	r3, r3, #16
 8003b54:	431a      	orrs	r2, r3
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b5a:	061b      	lsls	r3, r3, #24
 8003b5c:	4937      	ldr	r1, [pc, #220]	; (8003c3c <HAL_RCC_OscConfig+0x4e8>)
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b62:	4b37      	ldr	r3, [pc, #220]	; (8003c40 <HAL_RCC_OscConfig+0x4ec>)
 8003b64:	2201      	movs	r2, #1
 8003b66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b68:	f7ff fa96 	bl	8003098 <HAL_GetTick>
 8003b6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b6e:	e008      	b.n	8003b82 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b70:	f7ff fa92 	bl	8003098 <HAL_GetTick>
 8003b74:	4602      	mov	r2, r0
 8003b76:	693b      	ldr	r3, [r7, #16]
 8003b78:	1ad3      	subs	r3, r2, r3
 8003b7a:	2b02      	cmp	r3, #2
 8003b7c:	d901      	bls.n	8003b82 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003b7e:	2303      	movs	r3, #3
 8003b80:	e056      	b.n	8003c30 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b82:	4b2e      	ldr	r3, [pc, #184]	; (8003c3c <HAL_RCC_OscConfig+0x4e8>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d0f0      	beq.n	8003b70 <HAL_RCC_OscConfig+0x41c>
 8003b8e:	e04e      	b.n	8003c2e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b90:	4b2b      	ldr	r3, [pc, #172]	; (8003c40 <HAL_RCC_OscConfig+0x4ec>)
 8003b92:	2200      	movs	r2, #0
 8003b94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b96:	f7ff fa7f 	bl	8003098 <HAL_GetTick>
 8003b9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b9c:	e008      	b.n	8003bb0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b9e:	f7ff fa7b 	bl	8003098 <HAL_GetTick>
 8003ba2:	4602      	mov	r2, r0
 8003ba4:	693b      	ldr	r3, [r7, #16]
 8003ba6:	1ad3      	subs	r3, r2, r3
 8003ba8:	2b02      	cmp	r3, #2
 8003baa:	d901      	bls.n	8003bb0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003bac:	2303      	movs	r3, #3
 8003bae:	e03f      	b.n	8003c30 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bb0:	4b22      	ldr	r3, [pc, #136]	; (8003c3c <HAL_RCC_OscConfig+0x4e8>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d1f0      	bne.n	8003b9e <HAL_RCC_OscConfig+0x44a>
 8003bbc:	e037      	b.n	8003c2e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	699b      	ldr	r3, [r3, #24]
 8003bc2:	2b01      	cmp	r3, #1
 8003bc4:	d101      	bne.n	8003bca <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	e032      	b.n	8003c30 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003bca:	4b1c      	ldr	r3, [pc, #112]	; (8003c3c <HAL_RCC_OscConfig+0x4e8>)
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	699b      	ldr	r3, [r3, #24]
 8003bd4:	2b01      	cmp	r3, #1
 8003bd6:	d028      	beq.n	8003c2a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003be2:	429a      	cmp	r2, r3
 8003be4:	d121      	bne.n	8003c2a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bf0:	429a      	cmp	r2, r3
 8003bf2:	d11a      	bne.n	8003c2a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003bf4:	68fa      	ldr	r2, [r7, #12]
 8003bf6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003bfa:	4013      	ands	r3, r2
 8003bfc:	687a      	ldr	r2, [r7, #4]
 8003bfe:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003c00:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d111      	bne.n	8003c2a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c10:	085b      	lsrs	r3, r3, #1
 8003c12:	3b01      	subs	r3, #1
 8003c14:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c16:	429a      	cmp	r2, r3
 8003c18:	d107      	bne.n	8003c2a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c24:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c26:	429a      	cmp	r2, r3
 8003c28:	d001      	beq.n	8003c2e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	e000      	b.n	8003c30 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8003c2e:	2300      	movs	r3, #0
}
 8003c30:	4618      	mov	r0, r3
 8003c32:	3718      	adds	r7, #24
 8003c34:	46bd      	mov	sp, r7
 8003c36:	bd80      	pop	{r7, pc}
 8003c38:	40007000 	.word	0x40007000
 8003c3c:	40023800 	.word	0x40023800
 8003c40:	42470060 	.word	0x42470060

08003c44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b084      	sub	sp, #16
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
 8003c4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d101      	bne.n	8003c58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c54:	2301      	movs	r3, #1
 8003c56:	e0cc      	b.n	8003df2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003c58:	4b68      	ldr	r3, [pc, #416]	; (8003dfc <HAL_RCC_ClockConfig+0x1b8>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f003 030f 	and.w	r3, r3, #15
 8003c60:	683a      	ldr	r2, [r7, #0]
 8003c62:	429a      	cmp	r2, r3
 8003c64:	d90c      	bls.n	8003c80 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c66:	4b65      	ldr	r3, [pc, #404]	; (8003dfc <HAL_RCC_ClockConfig+0x1b8>)
 8003c68:	683a      	ldr	r2, [r7, #0]
 8003c6a:	b2d2      	uxtb	r2, r2
 8003c6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c6e:	4b63      	ldr	r3, [pc, #396]	; (8003dfc <HAL_RCC_ClockConfig+0x1b8>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f003 030f 	and.w	r3, r3, #15
 8003c76:	683a      	ldr	r2, [r7, #0]
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	d001      	beq.n	8003c80 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	e0b8      	b.n	8003df2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f003 0302 	and.w	r3, r3, #2
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d020      	beq.n	8003cce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f003 0304 	and.w	r3, r3, #4
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d005      	beq.n	8003ca4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c98:	4b59      	ldr	r3, [pc, #356]	; (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003c9a:	689b      	ldr	r3, [r3, #8]
 8003c9c:	4a58      	ldr	r2, [pc, #352]	; (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003c9e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003ca2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f003 0308 	and.w	r3, r3, #8
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d005      	beq.n	8003cbc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003cb0:	4b53      	ldr	r3, [pc, #332]	; (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003cb2:	689b      	ldr	r3, [r3, #8]
 8003cb4:	4a52      	ldr	r2, [pc, #328]	; (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003cb6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003cba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003cbc:	4b50      	ldr	r3, [pc, #320]	; (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003cbe:	689b      	ldr	r3, [r3, #8]
 8003cc0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	689b      	ldr	r3, [r3, #8]
 8003cc8:	494d      	ldr	r1, [pc, #308]	; (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f003 0301 	and.w	r3, r3, #1
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d044      	beq.n	8003d64 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	2b01      	cmp	r3, #1
 8003ce0:	d107      	bne.n	8003cf2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ce2:	4b47      	ldr	r3, [pc, #284]	; (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d119      	bne.n	8003d22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e07f      	b.n	8003df2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	2b02      	cmp	r3, #2
 8003cf8:	d003      	beq.n	8003d02 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003cfe:	2b03      	cmp	r3, #3
 8003d00:	d107      	bne.n	8003d12 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d02:	4b3f      	ldr	r3, [pc, #252]	; (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d109      	bne.n	8003d22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	e06f      	b.n	8003df2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d12:	4b3b      	ldr	r3, [pc, #236]	; (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f003 0302 	and.w	r3, r3, #2
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d101      	bne.n	8003d22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	e067      	b.n	8003df2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d22:	4b37      	ldr	r3, [pc, #220]	; (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003d24:	689b      	ldr	r3, [r3, #8]
 8003d26:	f023 0203 	bic.w	r2, r3, #3
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	4934      	ldr	r1, [pc, #208]	; (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003d30:	4313      	orrs	r3, r2
 8003d32:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003d34:	f7ff f9b0 	bl	8003098 <HAL_GetTick>
 8003d38:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d3a:	e00a      	b.n	8003d52 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d3c:	f7ff f9ac 	bl	8003098 <HAL_GetTick>
 8003d40:	4602      	mov	r2, r0
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	1ad3      	subs	r3, r2, r3
 8003d46:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d901      	bls.n	8003d52 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003d4e:	2303      	movs	r3, #3
 8003d50:	e04f      	b.n	8003df2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d52:	4b2b      	ldr	r3, [pc, #172]	; (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003d54:	689b      	ldr	r3, [r3, #8]
 8003d56:	f003 020c 	and.w	r2, r3, #12
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	009b      	lsls	r3, r3, #2
 8003d60:	429a      	cmp	r2, r3
 8003d62:	d1eb      	bne.n	8003d3c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003d64:	4b25      	ldr	r3, [pc, #148]	; (8003dfc <HAL_RCC_ClockConfig+0x1b8>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f003 030f 	and.w	r3, r3, #15
 8003d6c:	683a      	ldr	r2, [r7, #0]
 8003d6e:	429a      	cmp	r2, r3
 8003d70:	d20c      	bcs.n	8003d8c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d72:	4b22      	ldr	r3, [pc, #136]	; (8003dfc <HAL_RCC_ClockConfig+0x1b8>)
 8003d74:	683a      	ldr	r2, [r7, #0]
 8003d76:	b2d2      	uxtb	r2, r2
 8003d78:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d7a:	4b20      	ldr	r3, [pc, #128]	; (8003dfc <HAL_RCC_ClockConfig+0x1b8>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f003 030f 	and.w	r3, r3, #15
 8003d82:	683a      	ldr	r2, [r7, #0]
 8003d84:	429a      	cmp	r2, r3
 8003d86:	d001      	beq.n	8003d8c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	e032      	b.n	8003df2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f003 0304 	and.w	r3, r3, #4
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d008      	beq.n	8003daa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d98:	4b19      	ldr	r3, [pc, #100]	; (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003d9a:	689b      	ldr	r3, [r3, #8]
 8003d9c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	68db      	ldr	r3, [r3, #12]
 8003da4:	4916      	ldr	r1, [pc, #88]	; (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003da6:	4313      	orrs	r3, r2
 8003da8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f003 0308 	and.w	r3, r3, #8
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d009      	beq.n	8003dca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003db6:	4b12      	ldr	r3, [pc, #72]	; (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003db8:	689b      	ldr	r3, [r3, #8]
 8003dba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	691b      	ldr	r3, [r3, #16]
 8003dc2:	00db      	lsls	r3, r3, #3
 8003dc4:	490e      	ldr	r1, [pc, #56]	; (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003dc6:	4313      	orrs	r3, r2
 8003dc8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003dca:	f000 f821 	bl	8003e10 <HAL_RCC_GetSysClockFreq>
 8003dce:	4602      	mov	r2, r0
 8003dd0:	4b0b      	ldr	r3, [pc, #44]	; (8003e00 <HAL_RCC_ClockConfig+0x1bc>)
 8003dd2:	689b      	ldr	r3, [r3, #8]
 8003dd4:	091b      	lsrs	r3, r3, #4
 8003dd6:	f003 030f 	and.w	r3, r3, #15
 8003dda:	490a      	ldr	r1, [pc, #40]	; (8003e04 <HAL_RCC_ClockConfig+0x1c0>)
 8003ddc:	5ccb      	ldrb	r3, [r1, r3]
 8003dde:	fa22 f303 	lsr.w	r3, r2, r3
 8003de2:	4a09      	ldr	r2, [pc, #36]	; (8003e08 <HAL_RCC_ClockConfig+0x1c4>)
 8003de4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003de6:	4b09      	ldr	r3, [pc, #36]	; (8003e0c <HAL_RCC_ClockConfig+0x1c8>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4618      	mov	r0, r3
 8003dec:	f7ff f910 	bl	8003010 <HAL_InitTick>

  return HAL_OK;
 8003df0:	2300      	movs	r3, #0
}
 8003df2:	4618      	mov	r0, r3
 8003df4:	3710      	adds	r7, #16
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}
 8003dfa:	bf00      	nop
 8003dfc:	40023c00 	.word	0x40023c00
 8003e00:	40023800 	.word	0x40023800
 8003e04:	08053120 	.word	0x08053120
 8003e08:	2000000c 	.word	0x2000000c
 8003e0c:	20000014 	.word	0x20000014

08003e10 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e10:	b5b0      	push	{r4, r5, r7, lr}
 8003e12:	b084      	sub	sp, #16
 8003e14:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003e16:	2100      	movs	r1, #0
 8003e18:	6079      	str	r1, [r7, #4]
 8003e1a:	2100      	movs	r1, #0
 8003e1c:	60f9      	str	r1, [r7, #12]
 8003e1e:	2100      	movs	r1, #0
 8003e20:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003e22:	2100      	movs	r1, #0
 8003e24:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003e26:	4952      	ldr	r1, [pc, #328]	; (8003f70 <HAL_RCC_GetSysClockFreq+0x160>)
 8003e28:	6889      	ldr	r1, [r1, #8]
 8003e2a:	f001 010c 	and.w	r1, r1, #12
 8003e2e:	2908      	cmp	r1, #8
 8003e30:	d00d      	beq.n	8003e4e <HAL_RCC_GetSysClockFreq+0x3e>
 8003e32:	2908      	cmp	r1, #8
 8003e34:	f200 8094 	bhi.w	8003f60 <HAL_RCC_GetSysClockFreq+0x150>
 8003e38:	2900      	cmp	r1, #0
 8003e3a:	d002      	beq.n	8003e42 <HAL_RCC_GetSysClockFreq+0x32>
 8003e3c:	2904      	cmp	r1, #4
 8003e3e:	d003      	beq.n	8003e48 <HAL_RCC_GetSysClockFreq+0x38>
 8003e40:	e08e      	b.n	8003f60 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003e42:	4b4c      	ldr	r3, [pc, #304]	; (8003f74 <HAL_RCC_GetSysClockFreq+0x164>)
 8003e44:	60bb      	str	r3, [r7, #8]
       break;
 8003e46:	e08e      	b.n	8003f66 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003e48:	4b4b      	ldr	r3, [pc, #300]	; (8003f78 <HAL_RCC_GetSysClockFreq+0x168>)
 8003e4a:	60bb      	str	r3, [r7, #8]
      break;
 8003e4c:	e08b      	b.n	8003f66 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003e4e:	4948      	ldr	r1, [pc, #288]	; (8003f70 <HAL_RCC_GetSysClockFreq+0x160>)
 8003e50:	6849      	ldr	r1, [r1, #4]
 8003e52:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8003e56:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003e58:	4945      	ldr	r1, [pc, #276]	; (8003f70 <HAL_RCC_GetSysClockFreq+0x160>)
 8003e5a:	6849      	ldr	r1, [r1, #4]
 8003e5c:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8003e60:	2900      	cmp	r1, #0
 8003e62:	d024      	beq.n	8003eae <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e64:	4942      	ldr	r1, [pc, #264]	; (8003f70 <HAL_RCC_GetSysClockFreq+0x160>)
 8003e66:	6849      	ldr	r1, [r1, #4]
 8003e68:	0989      	lsrs	r1, r1, #6
 8003e6a:	4608      	mov	r0, r1
 8003e6c:	f04f 0100 	mov.w	r1, #0
 8003e70:	f240 14ff 	movw	r4, #511	; 0x1ff
 8003e74:	f04f 0500 	mov.w	r5, #0
 8003e78:	ea00 0204 	and.w	r2, r0, r4
 8003e7c:	ea01 0305 	and.w	r3, r1, r5
 8003e80:	493d      	ldr	r1, [pc, #244]	; (8003f78 <HAL_RCC_GetSysClockFreq+0x168>)
 8003e82:	fb01 f003 	mul.w	r0, r1, r3
 8003e86:	2100      	movs	r1, #0
 8003e88:	fb01 f102 	mul.w	r1, r1, r2
 8003e8c:	1844      	adds	r4, r0, r1
 8003e8e:	493a      	ldr	r1, [pc, #232]	; (8003f78 <HAL_RCC_GetSysClockFreq+0x168>)
 8003e90:	fba2 0101 	umull	r0, r1, r2, r1
 8003e94:	1863      	adds	r3, r4, r1
 8003e96:	4619      	mov	r1, r3
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	461a      	mov	r2, r3
 8003e9c:	f04f 0300 	mov.w	r3, #0
 8003ea0:	f7fc feb2 	bl	8000c08 <__aeabi_uldivmod>
 8003ea4:	4602      	mov	r2, r0
 8003ea6:	460b      	mov	r3, r1
 8003ea8:	4613      	mov	r3, r2
 8003eaa:	60fb      	str	r3, [r7, #12]
 8003eac:	e04a      	b.n	8003f44 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003eae:	4b30      	ldr	r3, [pc, #192]	; (8003f70 <HAL_RCC_GetSysClockFreq+0x160>)
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	099b      	lsrs	r3, r3, #6
 8003eb4:	461a      	mov	r2, r3
 8003eb6:	f04f 0300 	mov.w	r3, #0
 8003eba:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003ebe:	f04f 0100 	mov.w	r1, #0
 8003ec2:	ea02 0400 	and.w	r4, r2, r0
 8003ec6:	ea03 0501 	and.w	r5, r3, r1
 8003eca:	4620      	mov	r0, r4
 8003ecc:	4629      	mov	r1, r5
 8003ece:	f04f 0200 	mov.w	r2, #0
 8003ed2:	f04f 0300 	mov.w	r3, #0
 8003ed6:	014b      	lsls	r3, r1, #5
 8003ed8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003edc:	0142      	lsls	r2, r0, #5
 8003ede:	4610      	mov	r0, r2
 8003ee0:	4619      	mov	r1, r3
 8003ee2:	1b00      	subs	r0, r0, r4
 8003ee4:	eb61 0105 	sbc.w	r1, r1, r5
 8003ee8:	f04f 0200 	mov.w	r2, #0
 8003eec:	f04f 0300 	mov.w	r3, #0
 8003ef0:	018b      	lsls	r3, r1, #6
 8003ef2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003ef6:	0182      	lsls	r2, r0, #6
 8003ef8:	1a12      	subs	r2, r2, r0
 8003efa:	eb63 0301 	sbc.w	r3, r3, r1
 8003efe:	f04f 0000 	mov.w	r0, #0
 8003f02:	f04f 0100 	mov.w	r1, #0
 8003f06:	00d9      	lsls	r1, r3, #3
 8003f08:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003f0c:	00d0      	lsls	r0, r2, #3
 8003f0e:	4602      	mov	r2, r0
 8003f10:	460b      	mov	r3, r1
 8003f12:	1912      	adds	r2, r2, r4
 8003f14:	eb45 0303 	adc.w	r3, r5, r3
 8003f18:	f04f 0000 	mov.w	r0, #0
 8003f1c:	f04f 0100 	mov.w	r1, #0
 8003f20:	0299      	lsls	r1, r3, #10
 8003f22:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003f26:	0290      	lsls	r0, r2, #10
 8003f28:	4602      	mov	r2, r0
 8003f2a:	460b      	mov	r3, r1
 8003f2c:	4610      	mov	r0, r2
 8003f2e:	4619      	mov	r1, r3
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	461a      	mov	r2, r3
 8003f34:	f04f 0300 	mov.w	r3, #0
 8003f38:	f7fc fe66 	bl	8000c08 <__aeabi_uldivmod>
 8003f3c:	4602      	mov	r2, r0
 8003f3e:	460b      	mov	r3, r1
 8003f40:	4613      	mov	r3, r2
 8003f42:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003f44:	4b0a      	ldr	r3, [pc, #40]	; (8003f70 <HAL_RCC_GetSysClockFreq+0x160>)
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	0c1b      	lsrs	r3, r3, #16
 8003f4a:	f003 0303 	and.w	r3, r3, #3
 8003f4e:	3301      	adds	r3, #1
 8003f50:	005b      	lsls	r3, r3, #1
 8003f52:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003f54:	68fa      	ldr	r2, [r7, #12]
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f5c:	60bb      	str	r3, [r7, #8]
      break;
 8003f5e:	e002      	b.n	8003f66 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003f60:	4b04      	ldr	r3, [pc, #16]	; (8003f74 <HAL_RCC_GetSysClockFreq+0x164>)
 8003f62:	60bb      	str	r3, [r7, #8]
      break;
 8003f64:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f66:	68bb      	ldr	r3, [r7, #8]
}
 8003f68:	4618      	mov	r0, r3
 8003f6a:	3710      	adds	r7, #16
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bdb0      	pop	{r4, r5, r7, pc}
 8003f70:	40023800 	.word	0x40023800
 8003f74:	00f42400 	.word	0x00f42400
 8003f78:	017d7840 	.word	0x017d7840

08003f7c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f80:	4b03      	ldr	r3, [pc, #12]	; (8003f90 <HAL_RCC_GetHCLKFreq+0x14>)
 8003f82:	681b      	ldr	r3, [r3, #0]
}
 8003f84:	4618      	mov	r0, r3
 8003f86:	46bd      	mov	sp, r7
 8003f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8c:	4770      	bx	lr
 8003f8e:	bf00      	nop
 8003f90:	2000000c 	.word	0x2000000c

08003f94 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003f98:	f7ff fff0 	bl	8003f7c <HAL_RCC_GetHCLKFreq>
 8003f9c:	4602      	mov	r2, r0
 8003f9e:	4b05      	ldr	r3, [pc, #20]	; (8003fb4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003fa0:	689b      	ldr	r3, [r3, #8]
 8003fa2:	0a9b      	lsrs	r3, r3, #10
 8003fa4:	f003 0307 	and.w	r3, r3, #7
 8003fa8:	4903      	ldr	r1, [pc, #12]	; (8003fb8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003faa:	5ccb      	ldrb	r3, [r1, r3]
 8003fac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	bd80      	pop	{r7, pc}
 8003fb4:	40023800 	.word	0x40023800
 8003fb8:	08053130 	.word	0x08053130

08003fbc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003fc0:	f7ff ffdc 	bl	8003f7c <HAL_RCC_GetHCLKFreq>
 8003fc4:	4602      	mov	r2, r0
 8003fc6:	4b05      	ldr	r3, [pc, #20]	; (8003fdc <HAL_RCC_GetPCLK2Freq+0x20>)
 8003fc8:	689b      	ldr	r3, [r3, #8]
 8003fca:	0b5b      	lsrs	r3, r3, #13
 8003fcc:	f003 0307 	and.w	r3, r3, #7
 8003fd0:	4903      	ldr	r1, [pc, #12]	; (8003fe0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003fd2:	5ccb      	ldrb	r3, [r1, r3]
 8003fd4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003fd8:	4618      	mov	r0, r3
 8003fda:	bd80      	pop	{r7, pc}
 8003fdc:	40023800 	.word	0x40023800
 8003fe0:	08053130 	.word	0x08053130

08003fe4 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b082      	sub	sp, #8
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d101      	bne.n	8003ff6 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	e01c      	b.n	8004030 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	795b      	ldrb	r3, [r3, #5]
 8003ffa:	b2db      	uxtb	r3, r3
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d105      	bne.n	800400c <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2200      	movs	r2, #0
 8004004:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8004006:	6878      	ldr	r0, [r7, #4]
 8004008:	f7fd fcac 	bl	8001964 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2202      	movs	r2, #2
 8004010:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f042 0204 	orr.w	r2, r2, #4
 8004020:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2201      	movs	r2, #1
 8004026:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2200      	movs	r2, #0
 800402c:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 800402e:	2300      	movs	r3, #0
}
 8004030:	4618      	mov	r0, r3
 8004032:	3708      	adds	r7, #8
 8004034:	46bd      	mov	sp, r7
 8004036:	bd80      	pop	{r7, pc}

08004038 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b082      	sub	sp, #8
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d101      	bne.n	800404a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	e07b      	b.n	8004142 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800404e:	2b00      	cmp	r3, #0
 8004050:	d108      	bne.n	8004064 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800405a:	d009      	beq.n	8004070 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2200      	movs	r2, #0
 8004060:	61da      	str	r2, [r3, #28]
 8004062:	e005      	b.n	8004070 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2200      	movs	r2, #0
 8004068:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2200      	movs	r2, #0
 800406e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2200      	movs	r2, #0
 8004074:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800407c:	b2db      	uxtb	r3, r3
 800407e:	2b00      	cmp	r3, #0
 8004080:	d106      	bne.n	8004090 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2200      	movs	r2, #0
 8004086:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800408a:	6878      	ldr	r0, [r7, #4]
 800408c:	f7fd fcc2 	bl	8001a14 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2202      	movs	r2, #2
 8004094:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	681a      	ldr	r2, [r3, #0]
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80040a6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	689b      	ldr	r3, [r3, #8]
 80040b4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80040b8:	431a      	orrs	r2, r3
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	68db      	ldr	r3, [r3, #12]
 80040be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80040c2:	431a      	orrs	r2, r3
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	691b      	ldr	r3, [r3, #16]
 80040c8:	f003 0302 	and.w	r3, r3, #2
 80040cc:	431a      	orrs	r2, r3
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	695b      	ldr	r3, [r3, #20]
 80040d2:	f003 0301 	and.w	r3, r3, #1
 80040d6:	431a      	orrs	r2, r3
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	699b      	ldr	r3, [r3, #24]
 80040dc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80040e0:	431a      	orrs	r2, r3
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	69db      	ldr	r3, [r3, #28]
 80040e6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80040ea:	431a      	orrs	r2, r3
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6a1b      	ldr	r3, [r3, #32]
 80040f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040f4:	ea42 0103 	orr.w	r1, r2, r3
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040fc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	430a      	orrs	r2, r1
 8004106:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	699b      	ldr	r3, [r3, #24]
 800410c:	0c1b      	lsrs	r3, r3, #16
 800410e:	f003 0104 	and.w	r1, r3, #4
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004116:	f003 0210 	and.w	r2, r3, #16
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	430a      	orrs	r2, r1
 8004120:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	69da      	ldr	r2, [r3, #28]
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004130:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2200      	movs	r2, #0
 8004136:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2201      	movs	r2, #1
 800413c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004140:	2300      	movs	r3, #0
}
 8004142:	4618      	mov	r0, r3
 8004144:	3708      	adds	r7, #8
 8004146:	46bd      	mov	sp, r7
 8004148:	bd80      	pop	{r7, pc}

0800414a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800414a:	b580      	push	{r7, lr}
 800414c:	b088      	sub	sp, #32
 800414e:	af00      	add	r7, sp, #0
 8004150:	60f8      	str	r0, [r7, #12]
 8004152:	60b9      	str	r1, [r7, #8]
 8004154:	603b      	str	r3, [r7, #0]
 8004156:	4613      	mov	r3, r2
 8004158:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800415a:	2300      	movs	r3, #0
 800415c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004164:	2b01      	cmp	r3, #1
 8004166:	d101      	bne.n	800416c <HAL_SPI_Transmit+0x22>
 8004168:	2302      	movs	r3, #2
 800416a:	e126      	b.n	80043ba <HAL_SPI_Transmit+0x270>
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	2201      	movs	r2, #1
 8004170:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004174:	f7fe ff90 	bl	8003098 <HAL_GetTick>
 8004178:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800417a:	88fb      	ldrh	r3, [r7, #6]
 800417c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004184:	b2db      	uxtb	r3, r3
 8004186:	2b01      	cmp	r3, #1
 8004188:	d002      	beq.n	8004190 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800418a:	2302      	movs	r3, #2
 800418c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800418e:	e10b      	b.n	80043a8 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004190:	68bb      	ldr	r3, [r7, #8]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d002      	beq.n	800419c <HAL_SPI_Transmit+0x52>
 8004196:	88fb      	ldrh	r3, [r7, #6]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d102      	bne.n	80041a2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800419c:	2301      	movs	r3, #1
 800419e:	77fb      	strb	r3, [r7, #31]
    goto error;
 80041a0:	e102      	b.n	80043a8 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	2203      	movs	r2, #3
 80041a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	2200      	movs	r2, #0
 80041ae:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	68ba      	ldr	r2, [r7, #8]
 80041b4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	88fa      	ldrh	r2, [r7, #6]
 80041ba:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	88fa      	ldrh	r2, [r7, #6]
 80041c0:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	2200      	movs	r2, #0
 80041c6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	2200      	movs	r2, #0
 80041cc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	2200      	movs	r2, #0
 80041d2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2200      	movs	r2, #0
 80041d8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	2200      	movs	r2, #0
 80041de:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	689b      	ldr	r3, [r3, #8]
 80041e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80041e8:	d10f      	bne.n	800420a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	681a      	ldr	r2, [r3, #0]
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80041f8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	681a      	ldr	r2, [r3, #0]
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004208:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004214:	2b40      	cmp	r3, #64	; 0x40
 8004216:	d007      	beq.n	8004228 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	681a      	ldr	r2, [r3, #0]
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004226:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	68db      	ldr	r3, [r3, #12]
 800422c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004230:	d14b      	bne.n	80042ca <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d002      	beq.n	8004240 <HAL_SPI_Transmit+0xf6>
 800423a:	8afb      	ldrh	r3, [r7, #22]
 800423c:	2b01      	cmp	r3, #1
 800423e:	d13e      	bne.n	80042be <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004244:	881a      	ldrh	r2, [r3, #0]
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004250:	1c9a      	adds	r2, r3, #2
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800425a:	b29b      	uxth	r3, r3
 800425c:	3b01      	subs	r3, #1
 800425e:	b29a      	uxth	r2, r3
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004264:	e02b      	b.n	80042be <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	689b      	ldr	r3, [r3, #8]
 800426c:	f003 0302 	and.w	r3, r3, #2
 8004270:	2b02      	cmp	r3, #2
 8004272:	d112      	bne.n	800429a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004278:	881a      	ldrh	r2, [r3, #0]
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004284:	1c9a      	adds	r2, r3, #2
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800428e:	b29b      	uxth	r3, r3
 8004290:	3b01      	subs	r3, #1
 8004292:	b29a      	uxth	r2, r3
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	86da      	strh	r2, [r3, #54]	; 0x36
 8004298:	e011      	b.n	80042be <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800429a:	f7fe fefd 	bl	8003098 <HAL_GetTick>
 800429e:	4602      	mov	r2, r0
 80042a0:	69bb      	ldr	r3, [r7, #24]
 80042a2:	1ad3      	subs	r3, r2, r3
 80042a4:	683a      	ldr	r2, [r7, #0]
 80042a6:	429a      	cmp	r2, r3
 80042a8:	d803      	bhi.n	80042b2 <HAL_SPI_Transmit+0x168>
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042b0:	d102      	bne.n	80042b8 <HAL_SPI_Transmit+0x16e>
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d102      	bne.n	80042be <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80042b8:	2303      	movs	r3, #3
 80042ba:	77fb      	strb	r3, [r7, #31]
          goto error;
 80042bc:	e074      	b.n	80043a8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80042c2:	b29b      	uxth	r3, r3
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d1ce      	bne.n	8004266 <HAL_SPI_Transmit+0x11c>
 80042c8:	e04c      	b.n	8004364 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d002      	beq.n	80042d8 <HAL_SPI_Transmit+0x18e>
 80042d2:	8afb      	ldrh	r3, [r7, #22]
 80042d4:	2b01      	cmp	r3, #1
 80042d6:	d140      	bne.n	800435a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	330c      	adds	r3, #12
 80042e2:	7812      	ldrb	r2, [r2, #0]
 80042e4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042ea:	1c5a      	adds	r2, r3, #1
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80042f4:	b29b      	uxth	r3, r3
 80042f6:	3b01      	subs	r3, #1
 80042f8:	b29a      	uxth	r2, r3
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80042fe:	e02c      	b.n	800435a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	689b      	ldr	r3, [r3, #8]
 8004306:	f003 0302 	and.w	r3, r3, #2
 800430a:	2b02      	cmp	r3, #2
 800430c:	d113      	bne.n	8004336 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	330c      	adds	r3, #12
 8004318:	7812      	ldrb	r2, [r2, #0]
 800431a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004320:	1c5a      	adds	r2, r3, #1
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800432a:	b29b      	uxth	r3, r3
 800432c:	3b01      	subs	r3, #1
 800432e:	b29a      	uxth	r2, r3
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	86da      	strh	r2, [r3, #54]	; 0x36
 8004334:	e011      	b.n	800435a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004336:	f7fe feaf 	bl	8003098 <HAL_GetTick>
 800433a:	4602      	mov	r2, r0
 800433c:	69bb      	ldr	r3, [r7, #24]
 800433e:	1ad3      	subs	r3, r2, r3
 8004340:	683a      	ldr	r2, [r7, #0]
 8004342:	429a      	cmp	r2, r3
 8004344:	d803      	bhi.n	800434e <HAL_SPI_Transmit+0x204>
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	f1b3 3fff 	cmp.w	r3, #4294967295
 800434c:	d102      	bne.n	8004354 <HAL_SPI_Transmit+0x20a>
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d102      	bne.n	800435a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004354:	2303      	movs	r3, #3
 8004356:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004358:	e026      	b.n	80043a8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800435e:	b29b      	uxth	r3, r3
 8004360:	2b00      	cmp	r3, #0
 8004362:	d1cd      	bne.n	8004300 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004364:	69ba      	ldr	r2, [r7, #24]
 8004366:	6839      	ldr	r1, [r7, #0]
 8004368:	68f8      	ldr	r0, [r7, #12]
 800436a:	f000 f8b3 	bl	80044d4 <SPI_EndRxTxTransaction>
 800436e:	4603      	mov	r3, r0
 8004370:	2b00      	cmp	r3, #0
 8004372:	d002      	beq.n	800437a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	2220      	movs	r2, #32
 8004378:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	689b      	ldr	r3, [r3, #8]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d10a      	bne.n	8004398 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004382:	2300      	movs	r3, #0
 8004384:	613b      	str	r3, [r7, #16]
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	68db      	ldr	r3, [r3, #12]
 800438c:	613b      	str	r3, [r7, #16]
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	689b      	ldr	r3, [r3, #8]
 8004394:	613b      	str	r3, [r7, #16]
 8004396:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800439c:	2b00      	cmp	r3, #0
 800439e:	d002      	beq.n	80043a6 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80043a0:	2301      	movs	r3, #1
 80043a2:	77fb      	strb	r3, [r7, #31]
 80043a4:	e000      	b.n	80043a8 <HAL_SPI_Transmit+0x25e>
  }

error:
 80043a6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	2201      	movs	r2, #1
 80043ac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2200      	movs	r2, #0
 80043b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80043b8:	7ffb      	ldrb	r3, [r7, #31]
}
 80043ba:	4618      	mov	r0, r3
 80043bc:	3720      	adds	r7, #32
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd80      	pop	{r7, pc}
	...

080043c4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b088      	sub	sp, #32
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	60f8      	str	r0, [r7, #12]
 80043cc:	60b9      	str	r1, [r7, #8]
 80043ce:	603b      	str	r3, [r7, #0]
 80043d0:	4613      	mov	r3, r2
 80043d2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80043d4:	f7fe fe60 	bl	8003098 <HAL_GetTick>
 80043d8:	4602      	mov	r2, r0
 80043da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043dc:	1a9b      	subs	r3, r3, r2
 80043de:	683a      	ldr	r2, [r7, #0]
 80043e0:	4413      	add	r3, r2
 80043e2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80043e4:	f7fe fe58 	bl	8003098 <HAL_GetTick>
 80043e8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80043ea:	4b39      	ldr	r3, [pc, #228]	; (80044d0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	015b      	lsls	r3, r3, #5
 80043f0:	0d1b      	lsrs	r3, r3, #20
 80043f2:	69fa      	ldr	r2, [r7, #28]
 80043f4:	fb02 f303 	mul.w	r3, r2, r3
 80043f8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80043fa:	e054      	b.n	80044a6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004402:	d050      	beq.n	80044a6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004404:	f7fe fe48 	bl	8003098 <HAL_GetTick>
 8004408:	4602      	mov	r2, r0
 800440a:	69bb      	ldr	r3, [r7, #24]
 800440c:	1ad3      	subs	r3, r2, r3
 800440e:	69fa      	ldr	r2, [r7, #28]
 8004410:	429a      	cmp	r2, r3
 8004412:	d902      	bls.n	800441a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004414:	69fb      	ldr	r3, [r7, #28]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d13d      	bne.n	8004496 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	685a      	ldr	r2, [r3, #4]
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004428:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004432:	d111      	bne.n	8004458 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	689b      	ldr	r3, [r3, #8]
 8004438:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800443c:	d004      	beq.n	8004448 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	689b      	ldr	r3, [r3, #8]
 8004442:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004446:	d107      	bne.n	8004458 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	681a      	ldr	r2, [r3, #0]
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004456:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800445c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004460:	d10f      	bne.n	8004482 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	681a      	ldr	r2, [r3, #0]
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004470:	601a      	str	r2, [r3, #0]
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	681a      	ldr	r2, [r3, #0]
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004480:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	2201      	movs	r2, #1
 8004486:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	2200      	movs	r2, #0
 800448e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004492:	2303      	movs	r3, #3
 8004494:	e017      	b.n	80044c6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004496:	697b      	ldr	r3, [r7, #20]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d101      	bne.n	80044a0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800449c:	2300      	movs	r3, #0
 800449e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80044a0:	697b      	ldr	r3, [r7, #20]
 80044a2:	3b01      	subs	r3, #1
 80044a4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	689a      	ldr	r2, [r3, #8]
 80044ac:	68bb      	ldr	r3, [r7, #8]
 80044ae:	4013      	ands	r3, r2
 80044b0:	68ba      	ldr	r2, [r7, #8]
 80044b2:	429a      	cmp	r2, r3
 80044b4:	bf0c      	ite	eq
 80044b6:	2301      	moveq	r3, #1
 80044b8:	2300      	movne	r3, #0
 80044ba:	b2db      	uxtb	r3, r3
 80044bc:	461a      	mov	r2, r3
 80044be:	79fb      	ldrb	r3, [r7, #7]
 80044c0:	429a      	cmp	r2, r3
 80044c2:	d19b      	bne.n	80043fc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80044c4:	2300      	movs	r3, #0
}
 80044c6:	4618      	mov	r0, r3
 80044c8:	3720      	adds	r7, #32
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}
 80044ce:	bf00      	nop
 80044d0:	2000000c 	.word	0x2000000c

080044d4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b088      	sub	sp, #32
 80044d8:	af02      	add	r7, sp, #8
 80044da:	60f8      	str	r0, [r7, #12]
 80044dc:	60b9      	str	r1, [r7, #8]
 80044de:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80044e0:	4b1b      	ldr	r3, [pc, #108]	; (8004550 <SPI_EndRxTxTransaction+0x7c>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a1b      	ldr	r2, [pc, #108]	; (8004554 <SPI_EndRxTxTransaction+0x80>)
 80044e6:	fba2 2303 	umull	r2, r3, r2, r3
 80044ea:	0d5b      	lsrs	r3, r3, #21
 80044ec:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80044f0:	fb02 f303 	mul.w	r3, r2, r3
 80044f4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80044fe:	d112      	bne.n	8004526 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	9300      	str	r3, [sp, #0]
 8004504:	68bb      	ldr	r3, [r7, #8]
 8004506:	2200      	movs	r2, #0
 8004508:	2180      	movs	r1, #128	; 0x80
 800450a:	68f8      	ldr	r0, [r7, #12]
 800450c:	f7ff ff5a 	bl	80043c4 <SPI_WaitFlagStateUntilTimeout>
 8004510:	4603      	mov	r3, r0
 8004512:	2b00      	cmp	r3, #0
 8004514:	d016      	beq.n	8004544 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800451a:	f043 0220 	orr.w	r2, r3, #32
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004522:	2303      	movs	r3, #3
 8004524:	e00f      	b.n	8004546 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004526:	697b      	ldr	r3, [r7, #20]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d00a      	beq.n	8004542 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800452c:	697b      	ldr	r3, [r7, #20]
 800452e:	3b01      	subs	r3, #1
 8004530:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	689b      	ldr	r3, [r3, #8]
 8004538:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800453c:	2b80      	cmp	r3, #128	; 0x80
 800453e:	d0f2      	beq.n	8004526 <SPI_EndRxTxTransaction+0x52>
 8004540:	e000      	b.n	8004544 <SPI_EndRxTxTransaction+0x70>
        break;
 8004542:	bf00      	nop
  }

  return HAL_OK;
 8004544:	2300      	movs	r3, #0
}
 8004546:	4618      	mov	r0, r3
 8004548:	3718      	adds	r7, #24
 800454a:	46bd      	mov	sp, r7
 800454c:	bd80      	pop	{r7, pc}
 800454e:	bf00      	nop
 8004550:	2000000c 	.word	0x2000000c
 8004554:	165e9f81 	.word	0x165e9f81

08004558 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b082      	sub	sp, #8
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d101      	bne.n	800456a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	e041      	b.n	80045ee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004570:	b2db      	uxtb	r3, r3
 8004572:	2b00      	cmp	r3, #0
 8004574:	d106      	bne.n	8004584 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2200      	movs	r2, #0
 800457a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800457e:	6878      	ldr	r0, [r7, #4]
 8004580:	f7fd fc40 	bl	8001e04 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2202      	movs	r2, #2
 8004588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681a      	ldr	r2, [r3, #0]
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	3304      	adds	r3, #4
 8004594:	4619      	mov	r1, r3
 8004596:	4610      	mov	r0, r2
 8004598:	f000 face 	bl	8004b38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2201      	movs	r2, #1
 80045a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2201      	movs	r2, #1
 80045a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2201      	movs	r2, #1
 80045b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2201      	movs	r2, #1
 80045b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2201      	movs	r2, #1
 80045c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2201      	movs	r2, #1
 80045c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2201      	movs	r2, #1
 80045d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2201      	movs	r2, #1
 80045d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2201      	movs	r2, #1
 80045e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2201      	movs	r2, #1
 80045e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80045ec:	2300      	movs	r3, #0
}
 80045ee:	4618      	mov	r0, r3
 80045f0:	3708      	adds	r7, #8
 80045f2:	46bd      	mov	sp, r7
 80045f4:	bd80      	pop	{r7, pc}
	...

080045f8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80045f8:	b480      	push	{r7}
 80045fa:	b085      	sub	sp, #20
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004606:	b2db      	uxtb	r3, r3
 8004608:	2b01      	cmp	r3, #1
 800460a:	d001      	beq.n	8004610 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800460c:	2301      	movs	r3, #1
 800460e:	e04e      	b.n	80046ae <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2202      	movs	r2, #2
 8004614:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	68da      	ldr	r2, [r3, #12]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f042 0201 	orr.w	r2, r2, #1
 8004626:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4a23      	ldr	r2, [pc, #140]	; (80046bc <HAL_TIM_Base_Start_IT+0xc4>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d022      	beq.n	8004678 <HAL_TIM_Base_Start_IT+0x80>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800463a:	d01d      	beq.n	8004678 <HAL_TIM_Base_Start_IT+0x80>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4a1f      	ldr	r2, [pc, #124]	; (80046c0 <HAL_TIM_Base_Start_IT+0xc8>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d018      	beq.n	8004678 <HAL_TIM_Base_Start_IT+0x80>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a1e      	ldr	r2, [pc, #120]	; (80046c4 <HAL_TIM_Base_Start_IT+0xcc>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d013      	beq.n	8004678 <HAL_TIM_Base_Start_IT+0x80>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a1c      	ldr	r2, [pc, #112]	; (80046c8 <HAL_TIM_Base_Start_IT+0xd0>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d00e      	beq.n	8004678 <HAL_TIM_Base_Start_IT+0x80>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a1b      	ldr	r2, [pc, #108]	; (80046cc <HAL_TIM_Base_Start_IT+0xd4>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d009      	beq.n	8004678 <HAL_TIM_Base_Start_IT+0x80>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4a19      	ldr	r2, [pc, #100]	; (80046d0 <HAL_TIM_Base_Start_IT+0xd8>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d004      	beq.n	8004678 <HAL_TIM_Base_Start_IT+0x80>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4a18      	ldr	r2, [pc, #96]	; (80046d4 <HAL_TIM_Base_Start_IT+0xdc>)
 8004674:	4293      	cmp	r3, r2
 8004676:	d111      	bne.n	800469c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	689b      	ldr	r3, [r3, #8]
 800467e:	f003 0307 	and.w	r3, r3, #7
 8004682:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	2b06      	cmp	r3, #6
 8004688:	d010      	beq.n	80046ac <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	681a      	ldr	r2, [r3, #0]
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f042 0201 	orr.w	r2, r2, #1
 8004698:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800469a:	e007      	b.n	80046ac <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	681a      	ldr	r2, [r3, #0]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f042 0201 	orr.w	r2, r2, #1
 80046aa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80046ac:	2300      	movs	r3, #0
}
 80046ae:	4618      	mov	r0, r3
 80046b0:	3714      	adds	r7, #20
 80046b2:	46bd      	mov	sp, r7
 80046b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b8:	4770      	bx	lr
 80046ba:	bf00      	nop
 80046bc:	40010000 	.word	0x40010000
 80046c0:	40000400 	.word	0x40000400
 80046c4:	40000800 	.word	0x40000800
 80046c8:	40000c00 	.word	0x40000c00
 80046cc:	40010400 	.word	0x40010400
 80046d0:	40014000 	.word	0x40014000
 80046d4:	40001800 	.word	0x40001800

080046d8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80046d8:	b480      	push	{r7}
 80046da:	b083      	sub	sp, #12
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	68da      	ldr	r2, [r3, #12]
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f022 0201 	bic.w	r2, r2, #1
 80046ee:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	6a1a      	ldr	r2, [r3, #32]
 80046f6:	f241 1311 	movw	r3, #4369	; 0x1111
 80046fa:	4013      	ands	r3, r2
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d10f      	bne.n	8004720 <HAL_TIM_Base_Stop_IT+0x48>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	6a1a      	ldr	r2, [r3, #32]
 8004706:	f240 4344 	movw	r3, #1092	; 0x444
 800470a:	4013      	ands	r3, r2
 800470c:	2b00      	cmp	r3, #0
 800470e:	d107      	bne.n	8004720 <HAL_TIM_Base_Stop_IT+0x48>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	681a      	ldr	r2, [r3, #0]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f022 0201 	bic.w	r2, r2, #1
 800471e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2201      	movs	r2, #1
 8004724:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004728:	2300      	movs	r3, #0
}
 800472a:	4618      	mov	r0, r3
 800472c:	370c      	adds	r7, #12
 800472e:	46bd      	mov	sp, r7
 8004730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004734:	4770      	bx	lr

08004736 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004736:	b580      	push	{r7, lr}
 8004738:	b082      	sub	sp, #8
 800473a:	af00      	add	r7, sp, #0
 800473c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	691b      	ldr	r3, [r3, #16]
 8004744:	f003 0302 	and.w	r3, r3, #2
 8004748:	2b02      	cmp	r3, #2
 800474a:	d122      	bne.n	8004792 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	68db      	ldr	r3, [r3, #12]
 8004752:	f003 0302 	and.w	r3, r3, #2
 8004756:	2b02      	cmp	r3, #2
 8004758:	d11b      	bne.n	8004792 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f06f 0202 	mvn.w	r2, #2
 8004762:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2201      	movs	r2, #1
 8004768:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	699b      	ldr	r3, [r3, #24]
 8004770:	f003 0303 	and.w	r3, r3, #3
 8004774:	2b00      	cmp	r3, #0
 8004776:	d003      	beq.n	8004780 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004778:	6878      	ldr	r0, [r7, #4]
 800477a:	f000 f9bf 	bl	8004afc <HAL_TIM_IC_CaptureCallback>
 800477e:	e005      	b.n	800478c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004780:	6878      	ldr	r0, [r7, #4]
 8004782:	f000 f9b1 	bl	8004ae8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004786:	6878      	ldr	r0, [r7, #4]
 8004788:	f000 f9c2 	bl	8004b10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2200      	movs	r2, #0
 8004790:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	691b      	ldr	r3, [r3, #16]
 8004798:	f003 0304 	and.w	r3, r3, #4
 800479c:	2b04      	cmp	r3, #4
 800479e:	d122      	bne.n	80047e6 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	68db      	ldr	r3, [r3, #12]
 80047a6:	f003 0304 	and.w	r3, r3, #4
 80047aa:	2b04      	cmp	r3, #4
 80047ac:	d11b      	bne.n	80047e6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f06f 0204 	mvn.w	r2, #4
 80047b6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2202      	movs	r2, #2
 80047bc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	699b      	ldr	r3, [r3, #24]
 80047c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d003      	beq.n	80047d4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047cc:	6878      	ldr	r0, [r7, #4]
 80047ce:	f000 f995 	bl	8004afc <HAL_TIM_IC_CaptureCallback>
 80047d2:	e005      	b.n	80047e0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047d4:	6878      	ldr	r0, [r7, #4]
 80047d6:	f000 f987 	bl	8004ae8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047da:	6878      	ldr	r0, [r7, #4]
 80047dc:	f000 f998 	bl	8004b10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2200      	movs	r2, #0
 80047e4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	691b      	ldr	r3, [r3, #16]
 80047ec:	f003 0308 	and.w	r3, r3, #8
 80047f0:	2b08      	cmp	r3, #8
 80047f2:	d122      	bne.n	800483a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	68db      	ldr	r3, [r3, #12]
 80047fa:	f003 0308 	and.w	r3, r3, #8
 80047fe:	2b08      	cmp	r3, #8
 8004800:	d11b      	bne.n	800483a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f06f 0208 	mvn.w	r2, #8
 800480a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2204      	movs	r2, #4
 8004810:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	69db      	ldr	r3, [r3, #28]
 8004818:	f003 0303 	and.w	r3, r3, #3
 800481c:	2b00      	cmp	r3, #0
 800481e:	d003      	beq.n	8004828 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004820:	6878      	ldr	r0, [r7, #4]
 8004822:	f000 f96b 	bl	8004afc <HAL_TIM_IC_CaptureCallback>
 8004826:	e005      	b.n	8004834 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004828:	6878      	ldr	r0, [r7, #4]
 800482a:	f000 f95d 	bl	8004ae8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800482e:	6878      	ldr	r0, [r7, #4]
 8004830:	f000 f96e 	bl	8004b10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2200      	movs	r2, #0
 8004838:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	691b      	ldr	r3, [r3, #16]
 8004840:	f003 0310 	and.w	r3, r3, #16
 8004844:	2b10      	cmp	r3, #16
 8004846:	d122      	bne.n	800488e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	68db      	ldr	r3, [r3, #12]
 800484e:	f003 0310 	and.w	r3, r3, #16
 8004852:	2b10      	cmp	r3, #16
 8004854:	d11b      	bne.n	800488e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f06f 0210 	mvn.w	r2, #16
 800485e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2208      	movs	r2, #8
 8004864:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	69db      	ldr	r3, [r3, #28]
 800486c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004870:	2b00      	cmp	r3, #0
 8004872:	d003      	beq.n	800487c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004874:	6878      	ldr	r0, [r7, #4]
 8004876:	f000 f941 	bl	8004afc <HAL_TIM_IC_CaptureCallback>
 800487a:	e005      	b.n	8004888 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800487c:	6878      	ldr	r0, [r7, #4]
 800487e:	f000 f933 	bl	8004ae8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004882:	6878      	ldr	r0, [r7, #4]
 8004884:	f000 f944 	bl	8004b10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2200      	movs	r2, #0
 800488c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	691b      	ldr	r3, [r3, #16]
 8004894:	f003 0301 	and.w	r3, r3, #1
 8004898:	2b01      	cmp	r3, #1
 800489a:	d10e      	bne.n	80048ba <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	68db      	ldr	r3, [r3, #12]
 80048a2:	f003 0301 	and.w	r3, r3, #1
 80048a6:	2b01      	cmp	r3, #1
 80048a8:	d107      	bne.n	80048ba <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f06f 0201 	mvn.w	r2, #1
 80048b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80048b4:	6878      	ldr	r0, [r7, #4]
 80048b6:	f000 f90d 	bl	8004ad4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	691b      	ldr	r3, [r3, #16]
 80048c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048c4:	2b80      	cmp	r3, #128	; 0x80
 80048c6:	d10e      	bne.n	80048e6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	68db      	ldr	r3, [r3, #12]
 80048ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048d2:	2b80      	cmp	r3, #128	; 0x80
 80048d4:	d107      	bne.n	80048e6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80048de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80048e0:	6878      	ldr	r0, [r7, #4]
 80048e2:	f000 fae9 	bl	8004eb8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	691b      	ldr	r3, [r3, #16]
 80048ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048f0:	2b40      	cmp	r3, #64	; 0x40
 80048f2:	d10e      	bne.n	8004912 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	68db      	ldr	r3, [r3, #12]
 80048fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048fe:	2b40      	cmp	r3, #64	; 0x40
 8004900:	d107      	bne.n	8004912 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800490a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800490c:	6878      	ldr	r0, [r7, #4]
 800490e:	f000 f909 	bl	8004b24 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	691b      	ldr	r3, [r3, #16]
 8004918:	f003 0320 	and.w	r3, r3, #32
 800491c:	2b20      	cmp	r3, #32
 800491e:	d10e      	bne.n	800493e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	68db      	ldr	r3, [r3, #12]
 8004926:	f003 0320 	and.w	r3, r3, #32
 800492a:	2b20      	cmp	r3, #32
 800492c:	d107      	bne.n	800493e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f06f 0220 	mvn.w	r2, #32
 8004936:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004938:	6878      	ldr	r0, [r7, #4]
 800493a:	f000 fab3 	bl	8004ea4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800493e:	bf00      	nop
 8004940:	3708      	adds	r7, #8
 8004942:	46bd      	mov	sp, r7
 8004944:	bd80      	pop	{r7, pc}

08004946 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004946:	b580      	push	{r7, lr}
 8004948:	b084      	sub	sp, #16
 800494a:	af00      	add	r7, sp, #0
 800494c:	6078      	str	r0, [r7, #4]
 800494e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004950:	2300      	movs	r3, #0
 8004952:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800495a:	2b01      	cmp	r3, #1
 800495c:	d101      	bne.n	8004962 <HAL_TIM_ConfigClockSource+0x1c>
 800495e:	2302      	movs	r3, #2
 8004960:	e0b4      	b.n	8004acc <HAL_TIM_ConfigClockSource+0x186>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2201      	movs	r2, #1
 8004966:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2202      	movs	r2, #2
 800496e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	689b      	ldr	r3, [r3, #8]
 8004978:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800497a:	68bb      	ldr	r3, [r7, #8]
 800497c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004980:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004982:	68bb      	ldr	r3, [r7, #8]
 8004984:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004988:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	68ba      	ldr	r2, [r7, #8]
 8004990:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800499a:	d03e      	beq.n	8004a1a <HAL_TIM_ConfigClockSource+0xd4>
 800499c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80049a0:	f200 8087 	bhi.w	8004ab2 <HAL_TIM_ConfigClockSource+0x16c>
 80049a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049a8:	f000 8086 	beq.w	8004ab8 <HAL_TIM_ConfigClockSource+0x172>
 80049ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049b0:	d87f      	bhi.n	8004ab2 <HAL_TIM_ConfigClockSource+0x16c>
 80049b2:	2b70      	cmp	r3, #112	; 0x70
 80049b4:	d01a      	beq.n	80049ec <HAL_TIM_ConfigClockSource+0xa6>
 80049b6:	2b70      	cmp	r3, #112	; 0x70
 80049b8:	d87b      	bhi.n	8004ab2 <HAL_TIM_ConfigClockSource+0x16c>
 80049ba:	2b60      	cmp	r3, #96	; 0x60
 80049bc:	d050      	beq.n	8004a60 <HAL_TIM_ConfigClockSource+0x11a>
 80049be:	2b60      	cmp	r3, #96	; 0x60
 80049c0:	d877      	bhi.n	8004ab2 <HAL_TIM_ConfigClockSource+0x16c>
 80049c2:	2b50      	cmp	r3, #80	; 0x50
 80049c4:	d03c      	beq.n	8004a40 <HAL_TIM_ConfigClockSource+0xfa>
 80049c6:	2b50      	cmp	r3, #80	; 0x50
 80049c8:	d873      	bhi.n	8004ab2 <HAL_TIM_ConfigClockSource+0x16c>
 80049ca:	2b40      	cmp	r3, #64	; 0x40
 80049cc:	d058      	beq.n	8004a80 <HAL_TIM_ConfigClockSource+0x13a>
 80049ce:	2b40      	cmp	r3, #64	; 0x40
 80049d0:	d86f      	bhi.n	8004ab2 <HAL_TIM_ConfigClockSource+0x16c>
 80049d2:	2b30      	cmp	r3, #48	; 0x30
 80049d4:	d064      	beq.n	8004aa0 <HAL_TIM_ConfigClockSource+0x15a>
 80049d6:	2b30      	cmp	r3, #48	; 0x30
 80049d8:	d86b      	bhi.n	8004ab2 <HAL_TIM_ConfigClockSource+0x16c>
 80049da:	2b20      	cmp	r3, #32
 80049dc:	d060      	beq.n	8004aa0 <HAL_TIM_ConfigClockSource+0x15a>
 80049de:	2b20      	cmp	r3, #32
 80049e0:	d867      	bhi.n	8004ab2 <HAL_TIM_ConfigClockSource+0x16c>
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d05c      	beq.n	8004aa0 <HAL_TIM_ConfigClockSource+0x15a>
 80049e6:	2b10      	cmp	r3, #16
 80049e8:	d05a      	beq.n	8004aa0 <HAL_TIM_ConfigClockSource+0x15a>
 80049ea:	e062      	b.n	8004ab2 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6818      	ldr	r0, [r3, #0]
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	6899      	ldr	r1, [r3, #8]
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	685a      	ldr	r2, [r3, #4]
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	68db      	ldr	r3, [r3, #12]
 80049fc:	f000 f9b6 	bl	8004d6c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	689b      	ldr	r3, [r3, #8]
 8004a06:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004a08:	68bb      	ldr	r3, [r7, #8]
 8004a0a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004a0e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	68ba      	ldr	r2, [r7, #8]
 8004a16:	609a      	str	r2, [r3, #8]
      break;
 8004a18:	e04f      	b.n	8004aba <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6818      	ldr	r0, [r3, #0]
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	6899      	ldr	r1, [r3, #8]
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	685a      	ldr	r2, [r3, #4]
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	68db      	ldr	r3, [r3, #12]
 8004a2a:	f000 f99f 	bl	8004d6c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	689a      	ldr	r2, [r3, #8]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004a3c:	609a      	str	r2, [r3, #8]
      break;
 8004a3e:	e03c      	b.n	8004aba <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6818      	ldr	r0, [r3, #0]
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	6859      	ldr	r1, [r3, #4]
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	68db      	ldr	r3, [r3, #12]
 8004a4c:	461a      	mov	r2, r3
 8004a4e:	f000 f913 	bl	8004c78 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	2150      	movs	r1, #80	; 0x50
 8004a58:	4618      	mov	r0, r3
 8004a5a:	f000 f96c 	bl	8004d36 <TIM_ITRx_SetConfig>
      break;
 8004a5e:	e02c      	b.n	8004aba <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6818      	ldr	r0, [r3, #0]
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	6859      	ldr	r1, [r3, #4]
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	68db      	ldr	r3, [r3, #12]
 8004a6c:	461a      	mov	r2, r3
 8004a6e:	f000 f932 	bl	8004cd6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	2160      	movs	r1, #96	; 0x60
 8004a78:	4618      	mov	r0, r3
 8004a7a:	f000 f95c 	bl	8004d36 <TIM_ITRx_SetConfig>
      break;
 8004a7e:	e01c      	b.n	8004aba <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6818      	ldr	r0, [r3, #0]
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	6859      	ldr	r1, [r3, #4]
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	68db      	ldr	r3, [r3, #12]
 8004a8c:	461a      	mov	r2, r3
 8004a8e:	f000 f8f3 	bl	8004c78 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	2140      	movs	r1, #64	; 0x40
 8004a98:	4618      	mov	r0, r3
 8004a9a:	f000 f94c 	bl	8004d36 <TIM_ITRx_SetConfig>
      break;
 8004a9e:	e00c      	b.n	8004aba <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681a      	ldr	r2, [r3, #0]
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4619      	mov	r1, r3
 8004aaa:	4610      	mov	r0, r2
 8004aac:	f000 f943 	bl	8004d36 <TIM_ITRx_SetConfig>
      break;
 8004ab0:	e003      	b.n	8004aba <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	73fb      	strb	r3, [r7, #15]
      break;
 8004ab6:	e000      	b.n	8004aba <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004ab8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2201      	movs	r2, #1
 8004abe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004aca:	7bfb      	ldrb	r3, [r7, #15]
}
 8004acc:	4618      	mov	r0, r3
 8004ace:	3710      	adds	r7, #16
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	bd80      	pop	{r7, pc}

08004ad4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b083      	sub	sp, #12
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004adc:	bf00      	nop
 8004ade:	370c      	adds	r7, #12
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae6:	4770      	bx	lr

08004ae8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	b083      	sub	sp, #12
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004af0:	bf00      	nop
 8004af2:	370c      	adds	r7, #12
 8004af4:	46bd      	mov	sp, r7
 8004af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afa:	4770      	bx	lr

08004afc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b083      	sub	sp, #12
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004b04:	bf00      	nop
 8004b06:	370c      	adds	r7, #12
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0e:	4770      	bx	lr

08004b10 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b083      	sub	sp, #12
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004b18:	bf00      	nop
 8004b1a:	370c      	adds	r7, #12
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b22:	4770      	bx	lr

08004b24 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004b24:	b480      	push	{r7}
 8004b26:	b083      	sub	sp, #12
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004b2c:	bf00      	nop
 8004b2e:	370c      	adds	r7, #12
 8004b30:	46bd      	mov	sp, r7
 8004b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b36:	4770      	bx	lr

08004b38 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004b38:	b480      	push	{r7}
 8004b3a:	b085      	sub	sp, #20
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
 8004b40:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	4a40      	ldr	r2, [pc, #256]	; (8004c4c <TIM_Base_SetConfig+0x114>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d013      	beq.n	8004b78 <TIM_Base_SetConfig+0x40>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b56:	d00f      	beq.n	8004b78 <TIM_Base_SetConfig+0x40>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	4a3d      	ldr	r2, [pc, #244]	; (8004c50 <TIM_Base_SetConfig+0x118>)
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	d00b      	beq.n	8004b78 <TIM_Base_SetConfig+0x40>
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	4a3c      	ldr	r2, [pc, #240]	; (8004c54 <TIM_Base_SetConfig+0x11c>)
 8004b64:	4293      	cmp	r3, r2
 8004b66:	d007      	beq.n	8004b78 <TIM_Base_SetConfig+0x40>
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	4a3b      	ldr	r2, [pc, #236]	; (8004c58 <TIM_Base_SetConfig+0x120>)
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d003      	beq.n	8004b78 <TIM_Base_SetConfig+0x40>
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	4a3a      	ldr	r2, [pc, #232]	; (8004c5c <TIM_Base_SetConfig+0x124>)
 8004b74:	4293      	cmp	r3, r2
 8004b76:	d108      	bne.n	8004b8a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b7e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	685b      	ldr	r3, [r3, #4]
 8004b84:	68fa      	ldr	r2, [r7, #12]
 8004b86:	4313      	orrs	r3, r2
 8004b88:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	4a2f      	ldr	r2, [pc, #188]	; (8004c4c <TIM_Base_SetConfig+0x114>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d02b      	beq.n	8004bea <TIM_Base_SetConfig+0xb2>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b98:	d027      	beq.n	8004bea <TIM_Base_SetConfig+0xb2>
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	4a2c      	ldr	r2, [pc, #176]	; (8004c50 <TIM_Base_SetConfig+0x118>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d023      	beq.n	8004bea <TIM_Base_SetConfig+0xb2>
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	4a2b      	ldr	r2, [pc, #172]	; (8004c54 <TIM_Base_SetConfig+0x11c>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d01f      	beq.n	8004bea <TIM_Base_SetConfig+0xb2>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	4a2a      	ldr	r2, [pc, #168]	; (8004c58 <TIM_Base_SetConfig+0x120>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d01b      	beq.n	8004bea <TIM_Base_SetConfig+0xb2>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	4a29      	ldr	r2, [pc, #164]	; (8004c5c <TIM_Base_SetConfig+0x124>)
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d017      	beq.n	8004bea <TIM_Base_SetConfig+0xb2>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	4a28      	ldr	r2, [pc, #160]	; (8004c60 <TIM_Base_SetConfig+0x128>)
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	d013      	beq.n	8004bea <TIM_Base_SetConfig+0xb2>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	4a27      	ldr	r2, [pc, #156]	; (8004c64 <TIM_Base_SetConfig+0x12c>)
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d00f      	beq.n	8004bea <TIM_Base_SetConfig+0xb2>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	4a26      	ldr	r2, [pc, #152]	; (8004c68 <TIM_Base_SetConfig+0x130>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d00b      	beq.n	8004bea <TIM_Base_SetConfig+0xb2>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	4a25      	ldr	r2, [pc, #148]	; (8004c6c <TIM_Base_SetConfig+0x134>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d007      	beq.n	8004bea <TIM_Base_SetConfig+0xb2>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	4a24      	ldr	r2, [pc, #144]	; (8004c70 <TIM_Base_SetConfig+0x138>)
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d003      	beq.n	8004bea <TIM_Base_SetConfig+0xb2>
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	4a23      	ldr	r2, [pc, #140]	; (8004c74 <TIM_Base_SetConfig+0x13c>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d108      	bne.n	8004bfc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bf0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	68db      	ldr	r3, [r3, #12]
 8004bf6:	68fa      	ldr	r2, [r7, #12]
 8004bf8:	4313      	orrs	r3, r2
 8004bfa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	695b      	ldr	r3, [r3, #20]
 8004c06:	4313      	orrs	r3, r2
 8004c08:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	68fa      	ldr	r2, [r7, #12]
 8004c0e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	689a      	ldr	r2, [r3, #8]
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	681a      	ldr	r2, [r3, #0]
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	4a0a      	ldr	r2, [pc, #40]	; (8004c4c <TIM_Base_SetConfig+0x114>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d003      	beq.n	8004c30 <TIM_Base_SetConfig+0xf8>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	4a0c      	ldr	r2, [pc, #48]	; (8004c5c <TIM_Base_SetConfig+0x124>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d103      	bne.n	8004c38 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	691a      	ldr	r2, [r3, #16]
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	615a      	str	r2, [r3, #20]
}
 8004c3e:	bf00      	nop
 8004c40:	3714      	adds	r7, #20
 8004c42:	46bd      	mov	sp, r7
 8004c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c48:	4770      	bx	lr
 8004c4a:	bf00      	nop
 8004c4c:	40010000 	.word	0x40010000
 8004c50:	40000400 	.word	0x40000400
 8004c54:	40000800 	.word	0x40000800
 8004c58:	40000c00 	.word	0x40000c00
 8004c5c:	40010400 	.word	0x40010400
 8004c60:	40014000 	.word	0x40014000
 8004c64:	40014400 	.word	0x40014400
 8004c68:	40014800 	.word	0x40014800
 8004c6c:	40001800 	.word	0x40001800
 8004c70:	40001c00 	.word	0x40001c00
 8004c74:	40002000 	.word	0x40002000

08004c78 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	b087      	sub	sp, #28
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	60f8      	str	r0, [r7, #12]
 8004c80:	60b9      	str	r1, [r7, #8]
 8004c82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	6a1b      	ldr	r3, [r3, #32]
 8004c88:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	6a1b      	ldr	r3, [r3, #32]
 8004c8e:	f023 0201 	bic.w	r2, r3, #1
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	699b      	ldr	r3, [r3, #24]
 8004c9a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004c9c:	693b      	ldr	r3, [r7, #16]
 8004c9e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004ca2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	011b      	lsls	r3, r3, #4
 8004ca8:	693a      	ldr	r2, [r7, #16]
 8004caa:	4313      	orrs	r3, r2
 8004cac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004cae:	697b      	ldr	r3, [r7, #20]
 8004cb0:	f023 030a 	bic.w	r3, r3, #10
 8004cb4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004cb6:	697a      	ldr	r2, [r7, #20]
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	693a      	ldr	r2, [r7, #16]
 8004cc2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	697a      	ldr	r2, [r7, #20]
 8004cc8:	621a      	str	r2, [r3, #32]
}
 8004cca:	bf00      	nop
 8004ccc:	371c      	adds	r7, #28
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd4:	4770      	bx	lr

08004cd6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004cd6:	b480      	push	{r7}
 8004cd8:	b087      	sub	sp, #28
 8004cda:	af00      	add	r7, sp, #0
 8004cdc:	60f8      	str	r0, [r7, #12]
 8004cde:	60b9      	str	r1, [r7, #8]
 8004ce0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	6a1b      	ldr	r3, [r3, #32]
 8004ce6:	f023 0210 	bic.w	r2, r3, #16
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	699b      	ldr	r3, [r3, #24]
 8004cf2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	6a1b      	ldr	r3, [r3, #32]
 8004cf8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004cfa:	697b      	ldr	r3, [r7, #20]
 8004cfc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004d00:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	031b      	lsls	r3, r3, #12
 8004d06:	697a      	ldr	r2, [r7, #20]
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004d0c:	693b      	ldr	r3, [r7, #16]
 8004d0e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004d12:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	011b      	lsls	r3, r3, #4
 8004d18:	693a      	ldr	r2, [r7, #16]
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	697a      	ldr	r2, [r7, #20]
 8004d22:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	693a      	ldr	r2, [r7, #16]
 8004d28:	621a      	str	r2, [r3, #32]
}
 8004d2a:	bf00      	nop
 8004d2c:	371c      	adds	r7, #28
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d34:	4770      	bx	lr

08004d36 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004d36:	b480      	push	{r7}
 8004d38:	b085      	sub	sp, #20
 8004d3a:	af00      	add	r7, sp, #0
 8004d3c:	6078      	str	r0, [r7, #4]
 8004d3e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	689b      	ldr	r3, [r3, #8]
 8004d44:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d4c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004d4e:	683a      	ldr	r2, [r7, #0]
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	4313      	orrs	r3, r2
 8004d54:	f043 0307 	orr.w	r3, r3, #7
 8004d58:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	68fa      	ldr	r2, [r7, #12]
 8004d5e:	609a      	str	r2, [r3, #8]
}
 8004d60:	bf00      	nop
 8004d62:	3714      	adds	r7, #20
 8004d64:	46bd      	mov	sp, r7
 8004d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6a:	4770      	bx	lr

08004d6c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b087      	sub	sp, #28
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	60f8      	str	r0, [r7, #12]
 8004d74:	60b9      	str	r1, [r7, #8]
 8004d76:	607a      	str	r2, [r7, #4]
 8004d78:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	689b      	ldr	r3, [r3, #8]
 8004d7e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d80:	697b      	ldr	r3, [r7, #20]
 8004d82:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004d86:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	021a      	lsls	r2, r3, #8
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	431a      	orrs	r2, r3
 8004d90:	68bb      	ldr	r3, [r7, #8]
 8004d92:	4313      	orrs	r3, r2
 8004d94:	697a      	ldr	r2, [r7, #20]
 8004d96:	4313      	orrs	r3, r2
 8004d98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	697a      	ldr	r2, [r7, #20]
 8004d9e:	609a      	str	r2, [r3, #8]
}
 8004da0:	bf00      	nop
 8004da2:	371c      	adds	r7, #28
 8004da4:	46bd      	mov	sp, r7
 8004da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004daa:	4770      	bx	lr

08004dac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004dac:	b480      	push	{r7}
 8004dae:	b085      	sub	sp, #20
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
 8004db4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004dbc:	2b01      	cmp	r3, #1
 8004dbe:	d101      	bne.n	8004dc4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004dc0:	2302      	movs	r3, #2
 8004dc2:	e05a      	b.n	8004e7a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2202      	movs	r2, #2
 8004dd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	685b      	ldr	r3, [r3, #4]
 8004dda:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	689b      	ldr	r3, [r3, #8]
 8004de2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004dea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	68fa      	ldr	r2, [r7, #12]
 8004df2:	4313      	orrs	r3, r2
 8004df4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	68fa      	ldr	r2, [r7, #12]
 8004dfc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4a21      	ldr	r2, [pc, #132]	; (8004e88 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d022      	beq.n	8004e4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e10:	d01d      	beq.n	8004e4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4a1d      	ldr	r2, [pc, #116]	; (8004e8c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	d018      	beq.n	8004e4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4a1b      	ldr	r2, [pc, #108]	; (8004e90 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d013      	beq.n	8004e4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	4a1a      	ldr	r2, [pc, #104]	; (8004e94 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004e2c:	4293      	cmp	r3, r2
 8004e2e:	d00e      	beq.n	8004e4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	4a18      	ldr	r2, [pc, #96]	; (8004e98 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d009      	beq.n	8004e4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4a17      	ldr	r2, [pc, #92]	; (8004e9c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d004      	beq.n	8004e4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	4a15      	ldr	r2, [pc, #84]	; (8004ea0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d10c      	bne.n	8004e68 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004e54:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	685b      	ldr	r3, [r3, #4]
 8004e5a:	68ba      	ldr	r2, [r7, #8]
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	68ba      	ldr	r2, [r7, #8]
 8004e66:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2201      	movs	r2, #1
 8004e6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2200      	movs	r2, #0
 8004e74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004e78:	2300      	movs	r3, #0
}
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	3714      	adds	r7, #20
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e84:	4770      	bx	lr
 8004e86:	bf00      	nop
 8004e88:	40010000 	.word	0x40010000
 8004e8c:	40000400 	.word	0x40000400
 8004e90:	40000800 	.word	0x40000800
 8004e94:	40000c00 	.word	0x40000c00
 8004e98:	40010400 	.word	0x40010400
 8004e9c:	40014000 	.word	0x40014000
 8004ea0:	40001800 	.word	0x40001800

08004ea4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	b083      	sub	sp, #12
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004eac:	bf00      	nop
 8004eae:	370c      	adds	r7, #12
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb6:	4770      	bx	lr

08004eb8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004eb8:	b480      	push	{r7}
 8004eba:	b083      	sub	sp, #12
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004ec0:	bf00      	nop
 8004ec2:	370c      	adds	r7, #12
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eca:	4770      	bx	lr

08004ecc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b082      	sub	sp, #8
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d101      	bne.n	8004ede <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004eda:	2301      	movs	r3, #1
 8004edc:	e03f      	b.n	8004f5e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ee4:	b2db      	uxtb	r3, r3
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d106      	bne.n	8004ef8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2200      	movs	r2, #0
 8004eee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004ef2:	6878      	ldr	r0, [r7, #4]
 8004ef4:	f7fc ffd8 	bl	8001ea8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2224      	movs	r2, #36	; 0x24
 8004efc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	68da      	ldr	r2, [r3, #12]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004f0e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004f10:	6878      	ldr	r0, [r7, #4]
 8004f12:	f000 f829 	bl	8004f68 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	691a      	ldr	r2, [r3, #16]
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004f24:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	695a      	ldr	r2, [r3, #20]
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004f34:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	68da      	ldr	r2, [r3, #12]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004f44:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2200      	movs	r2, #0
 8004f4a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2220      	movs	r2, #32
 8004f50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2220      	movs	r2, #32
 8004f58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004f5c:	2300      	movs	r3, #0
}
 8004f5e:	4618      	mov	r0, r3
 8004f60:	3708      	adds	r7, #8
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd80      	pop	{r7, pc}
	...

08004f68 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f6c:	b09f      	sub	sp, #124	; 0x7c
 8004f6e:	af00      	add	r7, sp, #0
 8004f70:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	691b      	ldr	r3, [r3, #16]
 8004f78:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004f7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f7e:	68d9      	ldr	r1, [r3, #12]
 8004f80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f82:	681a      	ldr	r2, [r3, #0]
 8004f84:	ea40 0301 	orr.w	r3, r0, r1
 8004f88:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004f8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f8c:	689a      	ldr	r2, [r3, #8]
 8004f8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f90:	691b      	ldr	r3, [r3, #16]
 8004f92:	431a      	orrs	r2, r3
 8004f94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f96:	695b      	ldr	r3, [r3, #20]
 8004f98:	431a      	orrs	r2, r3
 8004f9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f9c:	69db      	ldr	r3, [r3, #28]
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8004fa2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	68db      	ldr	r3, [r3, #12]
 8004fa8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004fac:	f021 010c 	bic.w	r1, r1, #12
 8004fb0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004fb2:	681a      	ldr	r2, [r3, #0]
 8004fb4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004fb6:	430b      	orrs	r3, r1
 8004fb8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004fba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	695b      	ldr	r3, [r3, #20]
 8004fc0:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004fc4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004fc6:	6999      	ldr	r1, [r3, #24]
 8004fc8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004fca:	681a      	ldr	r2, [r3, #0]
 8004fcc:	ea40 0301 	orr.w	r3, r0, r1
 8004fd0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004fd2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004fd4:	681a      	ldr	r2, [r3, #0]
 8004fd6:	4bc5      	ldr	r3, [pc, #788]	; (80052ec <UART_SetConfig+0x384>)
 8004fd8:	429a      	cmp	r2, r3
 8004fda:	d004      	beq.n	8004fe6 <UART_SetConfig+0x7e>
 8004fdc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004fde:	681a      	ldr	r2, [r3, #0]
 8004fe0:	4bc3      	ldr	r3, [pc, #780]	; (80052f0 <UART_SetConfig+0x388>)
 8004fe2:	429a      	cmp	r2, r3
 8004fe4:	d103      	bne.n	8004fee <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004fe6:	f7fe ffe9 	bl	8003fbc <HAL_RCC_GetPCLK2Freq>
 8004fea:	6778      	str	r0, [r7, #116]	; 0x74
 8004fec:	e002      	b.n	8004ff4 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004fee:	f7fe ffd1 	bl	8003f94 <HAL_RCC_GetPCLK1Freq>
 8004ff2:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004ff4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ff6:	69db      	ldr	r3, [r3, #28]
 8004ff8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ffc:	f040 80b6 	bne.w	800516c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005000:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005002:	461c      	mov	r4, r3
 8005004:	f04f 0500 	mov.w	r5, #0
 8005008:	4622      	mov	r2, r4
 800500a:	462b      	mov	r3, r5
 800500c:	1891      	adds	r1, r2, r2
 800500e:	6439      	str	r1, [r7, #64]	; 0x40
 8005010:	415b      	adcs	r3, r3
 8005012:	647b      	str	r3, [r7, #68]	; 0x44
 8005014:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005018:	1912      	adds	r2, r2, r4
 800501a:	eb45 0303 	adc.w	r3, r5, r3
 800501e:	f04f 0000 	mov.w	r0, #0
 8005022:	f04f 0100 	mov.w	r1, #0
 8005026:	00d9      	lsls	r1, r3, #3
 8005028:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800502c:	00d0      	lsls	r0, r2, #3
 800502e:	4602      	mov	r2, r0
 8005030:	460b      	mov	r3, r1
 8005032:	1911      	adds	r1, r2, r4
 8005034:	6639      	str	r1, [r7, #96]	; 0x60
 8005036:	416b      	adcs	r3, r5
 8005038:	667b      	str	r3, [r7, #100]	; 0x64
 800503a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800503c:	685b      	ldr	r3, [r3, #4]
 800503e:	461a      	mov	r2, r3
 8005040:	f04f 0300 	mov.w	r3, #0
 8005044:	1891      	adds	r1, r2, r2
 8005046:	63b9      	str	r1, [r7, #56]	; 0x38
 8005048:	415b      	adcs	r3, r3
 800504a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800504c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005050:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005054:	f7fb fdd8 	bl	8000c08 <__aeabi_uldivmod>
 8005058:	4602      	mov	r2, r0
 800505a:	460b      	mov	r3, r1
 800505c:	4ba5      	ldr	r3, [pc, #660]	; (80052f4 <UART_SetConfig+0x38c>)
 800505e:	fba3 2302 	umull	r2, r3, r3, r2
 8005062:	095b      	lsrs	r3, r3, #5
 8005064:	011e      	lsls	r6, r3, #4
 8005066:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005068:	461c      	mov	r4, r3
 800506a:	f04f 0500 	mov.w	r5, #0
 800506e:	4622      	mov	r2, r4
 8005070:	462b      	mov	r3, r5
 8005072:	1891      	adds	r1, r2, r2
 8005074:	6339      	str	r1, [r7, #48]	; 0x30
 8005076:	415b      	adcs	r3, r3
 8005078:	637b      	str	r3, [r7, #52]	; 0x34
 800507a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800507e:	1912      	adds	r2, r2, r4
 8005080:	eb45 0303 	adc.w	r3, r5, r3
 8005084:	f04f 0000 	mov.w	r0, #0
 8005088:	f04f 0100 	mov.w	r1, #0
 800508c:	00d9      	lsls	r1, r3, #3
 800508e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005092:	00d0      	lsls	r0, r2, #3
 8005094:	4602      	mov	r2, r0
 8005096:	460b      	mov	r3, r1
 8005098:	1911      	adds	r1, r2, r4
 800509a:	65b9      	str	r1, [r7, #88]	; 0x58
 800509c:	416b      	adcs	r3, r5
 800509e:	65fb      	str	r3, [r7, #92]	; 0x5c
 80050a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80050a2:	685b      	ldr	r3, [r3, #4]
 80050a4:	461a      	mov	r2, r3
 80050a6:	f04f 0300 	mov.w	r3, #0
 80050aa:	1891      	adds	r1, r2, r2
 80050ac:	62b9      	str	r1, [r7, #40]	; 0x28
 80050ae:	415b      	adcs	r3, r3
 80050b0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80050b2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80050b6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80050ba:	f7fb fda5 	bl	8000c08 <__aeabi_uldivmod>
 80050be:	4602      	mov	r2, r0
 80050c0:	460b      	mov	r3, r1
 80050c2:	4b8c      	ldr	r3, [pc, #560]	; (80052f4 <UART_SetConfig+0x38c>)
 80050c4:	fba3 1302 	umull	r1, r3, r3, r2
 80050c8:	095b      	lsrs	r3, r3, #5
 80050ca:	2164      	movs	r1, #100	; 0x64
 80050cc:	fb01 f303 	mul.w	r3, r1, r3
 80050d0:	1ad3      	subs	r3, r2, r3
 80050d2:	00db      	lsls	r3, r3, #3
 80050d4:	3332      	adds	r3, #50	; 0x32
 80050d6:	4a87      	ldr	r2, [pc, #540]	; (80052f4 <UART_SetConfig+0x38c>)
 80050d8:	fba2 2303 	umull	r2, r3, r2, r3
 80050dc:	095b      	lsrs	r3, r3, #5
 80050de:	005b      	lsls	r3, r3, #1
 80050e0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80050e4:	441e      	add	r6, r3
 80050e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80050e8:	4618      	mov	r0, r3
 80050ea:	f04f 0100 	mov.w	r1, #0
 80050ee:	4602      	mov	r2, r0
 80050f0:	460b      	mov	r3, r1
 80050f2:	1894      	adds	r4, r2, r2
 80050f4:	623c      	str	r4, [r7, #32]
 80050f6:	415b      	adcs	r3, r3
 80050f8:	627b      	str	r3, [r7, #36]	; 0x24
 80050fa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80050fe:	1812      	adds	r2, r2, r0
 8005100:	eb41 0303 	adc.w	r3, r1, r3
 8005104:	f04f 0400 	mov.w	r4, #0
 8005108:	f04f 0500 	mov.w	r5, #0
 800510c:	00dd      	lsls	r5, r3, #3
 800510e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005112:	00d4      	lsls	r4, r2, #3
 8005114:	4622      	mov	r2, r4
 8005116:	462b      	mov	r3, r5
 8005118:	1814      	adds	r4, r2, r0
 800511a:	653c      	str	r4, [r7, #80]	; 0x50
 800511c:	414b      	adcs	r3, r1
 800511e:	657b      	str	r3, [r7, #84]	; 0x54
 8005120:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005122:	685b      	ldr	r3, [r3, #4]
 8005124:	461a      	mov	r2, r3
 8005126:	f04f 0300 	mov.w	r3, #0
 800512a:	1891      	adds	r1, r2, r2
 800512c:	61b9      	str	r1, [r7, #24]
 800512e:	415b      	adcs	r3, r3
 8005130:	61fb      	str	r3, [r7, #28]
 8005132:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005136:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800513a:	f7fb fd65 	bl	8000c08 <__aeabi_uldivmod>
 800513e:	4602      	mov	r2, r0
 8005140:	460b      	mov	r3, r1
 8005142:	4b6c      	ldr	r3, [pc, #432]	; (80052f4 <UART_SetConfig+0x38c>)
 8005144:	fba3 1302 	umull	r1, r3, r3, r2
 8005148:	095b      	lsrs	r3, r3, #5
 800514a:	2164      	movs	r1, #100	; 0x64
 800514c:	fb01 f303 	mul.w	r3, r1, r3
 8005150:	1ad3      	subs	r3, r2, r3
 8005152:	00db      	lsls	r3, r3, #3
 8005154:	3332      	adds	r3, #50	; 0x32
 8005156:	4a67      	ldr	r2, [pc, #412]	; (80052f4 <UART_SetConfig+0x38c>)
 8005158:	fba2 2303 	umull	r2, r3, r2, r3
 800515c:	095b      	lsrs	r3, r3, #5
 800515e:	f003 0207 	and.w	r2, r3, #7
 8005162:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4432      	add	r2, r6
 8005168:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800516a:	e0b9      	b.n	80052e0 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800516c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800516e:	461c      	mov	r4, r3
 8005170:	f04f 0500 	mov.w	r5, #0
 8005174:	4622      	mov	r2, r4
 8005176:	462b      	mov	r3, r5
 8005178:	1891      	adds	r1, r2, r2
 800517a:	6139      	str	r1, [r7, #16]
 800517c:	415b      	adcs	r3, r3
 800517e:	617b      	str	r3, [r7, #20]
 8005180:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005184:	1912      	adds	r2, r2, r4
 8005186:	eb45 0303 	adc.w	r3, r5, r3
 800518a:	f04f 0000 	mov.w	r0, #0
 800518e:	f04f 0100 	mov.w	r1, #0
 8005192:	00d9      	lsls	r1, r3, #3
 8005194:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005198:	00d0      	lsls	r0, r2, #3
 800519a:	4602      	mov	r2, r0
 800519c:	460b      	mov	r3, r1
 800519e:	eb12 0804 	adds.w	r8, r2, r4
 80051a2:	eb43 0905 	adc.w	r9, r3, r5
 80051a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	4618      	mov	r0, r3
 80051ac:	f04f 0100 	mov.w	r1, #0
 80051b0:	f04f 0200 	mov.w	r2, #0
 80051b4:	f04f 0300 	mov.w	r3, #0
 80051b8:	008b      	lsls	r3, r1, #2
 80051ba:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80051be:	0082      	lsls	r2, r0, #2
 80051c0:	4640      	mov	r0, r8
 80051c2:	4649      	mov	r1, r9
 80051c4:	f7fb fd20 	bl	8000c08 <__aeabi_uldivmod>
 80051c8:	4602      	mov	r2, r0
 80051ca:	460b      	mov	r3, r1
 80051cc:	4b49      	ldr	r3, [pc, #292]	; (80052f4 <UART_SetConfig+0x38c>)
 80051ce:	fba3 2302 	umull	r2, r3, r3, r2
 80051d2:	095b      	lsrs	r3, r3, #5
 80051d4:	011e      	lsls	r6, r3, #4
 80051d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80051d8:	4618      	mov	r0, r3
 80051da:	f04f 0100 	mov.w	r1, #0
 80051de:	4602      	mov	r2, r0
 80051e0:	460b      	mov	r3, r1
 80051e2:	1894      	adds	r4, r2, r2
 80051e4:	60bc      	str	r4, [r7, #8]
 80051e6:	415b      	adcs	r3, r3
 80051e8:	60fb      	str	r3, [r7, #12]
 80051ea:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80051ee:	1812      	adds	r2, r2, r0
 80051f0:	eb41 0303 	adc.w	r3, r1, r3
 80051f4:	f04f 0400 	mov.w	r4, #0
 80051f8:	f04f 0500 	mov.w	r5, #0
 80051fc:	00dd      	lsls	r5, r3, #3
 80051fe:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005202:	00d4      	lsls	r4, r2, #3
 8005204:	4622      	mov	r2, r4
 8005206:	462b      	mov	r3, r5
 8005208:	1814      	adds	r4, r2, r0
 800520a:	64bc      	str	r4, [r7, #72]	; 0x48
 800520c:	414b      	adcs	r3, r1
 800520e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005210:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005212:	685b      	ldr	r3, [r3, #4]
 8005214:	4618      	mov	r0, r3
 8005216:	f04f 0100 	mov.w	r1, #0
 800521a:	f04f 0200 	mov.w	r2, #0
 800521e:	f04f 0300 	mov.w	r3, #0
 8005222:	008b      	lsls	r3, r1, #2
 8005224:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005228:	0082      	lsls	r2, r0, #2
 800522a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800522e:	f7fb fceb 	bl	8000c08 <__aeabi_uldivmod>
 8005232:	4602      	mov	r2, r0
 8005234:	460b      	mov	r3, r1
 8005236:	4b2f      	ldr	r3, [pc, #188]	; (80052f4 <UART_SetConfig+0x38c>)
 8005238:	fba3 1302 	umull	r1, r3, r3, r2
 800523c:	095b      	lsrs	r3, r3, #5
 800523e:	2164      	movs	r1, #100	; 0x64
 8005240:	fb01 f303 	mul.w	r3, r1, r3
 8005244:	1ad3      	subs	r3, r2, r3
 8005246:	011b      	lsls	r3, r3, #4
 8005248:	3332      	adds	r3, #50	; 0x32
 800524a:	4a2a      	ldr	r2, [pc, #168]	; (80052f4 <UART_SetConfig+0x38c>)
 800524c:	fba2 2303 	umull	r2, r3, r2, r3
 8005250:	095b      	lsrs	r3, r3, #5
 8005252:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005256:	441e      	add	r6, r3
 8005258:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800525a:	4618      	mov	r0, r3
 800525c:	f04f 0100 	mov.w	r1, #0
 8005260:	4602      	mov	r2, r0
 8005262:	460b      	mov	r3, r1
 8005264:	1894      	adds	r4, r2, r2
 8005266:	603c      	str	r4, [r7, #0]
 8005268:	415b      	adcs	r3, r3
 800526a:	607b      	str	r3, [r7, #4]
 800526c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005270:	1812      	adds	r2, r2, r0
 8005272:	eb41 0303 	adc.w	r3, r1, r3
 8005276:	f04f 0400 	mov.w	r4, #0
 800527a:	f04f 0500 	mov.w	r5, #0
 800527e:	00dd      	lsls	r5, r3, #3
 8005280:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005284:	00d4      	lsls	r4, r2, #3
 8005286:	4622      	mov	r2, r4
 8005288:	462b      	mov	r3, r5
 800528a:	eb12 0a00 	adds.w	sl, r2, r0
 800528e:	eb43 0b01 	adc.w	fp, r3, r1
 8005292:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005294:	685b      	ldr	r3, [r3, #4]
 8005296:	4618      	mov	r0, r3
 8005298:	f04f 0100 	mov.w	r1, #0
 800529c:	f04f 0200 	mov.w	r2, #0
 80052a0:	f04f 0300 	mov.w	r3, #0
 80052a4:	008b      	lsls	r3, r1, #2
 80052a6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80052aa:	0082      	lsls	r2, r0, #2
 80052ac:	4650      	mov	r0, sl
 80052ae:	4659      	mov	r1, fp
 80052b0:	f7fb fcaa 	bl	8000c08 <__aeabi_uldivmod>
 80052b4:	4602      	mov	r2, r0
 80052b6:	460b      	mov	r3, r1
 80052b8:	4b0e      	ldr	r3, [pc, #56]	; (80052f4 <UART_SetConfig+0x38c>)
 80052ba:	fba3 1302 	umull	r1, r3, r3, r2
 80052be:	095b      	lsrs	r3, r3, #5
 80052c0:	2164      	movs	r1, #100	; 0x64
 80052c2:	fb01 f303 	mul.w	r3, r1, r3
 80052c6:	1ad3      	subs	r3, r2, r3
 80052c8:	011b      	lsls	r3, r3, #4
 80052ca:	3332      	adds	r3, #50	; 0x32
 80052cc:	4a09      	ldr	r2, [pc, #36]	; (80052f4 <UART_SetConfig+0x38c>)
 80052ce:	fba2 2303 	umull	r2, r3, r2, r3
 80052d2:	095b      	lsrs	r3, r3, #5
 80052d4:	f003 020f 	and.w	r2, r3, #15
 80052d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4432      	add	r2, r6
 80052de:	609a      	str	r2, [r3, #8]
}
 80052e0:	bf00      	nop
 80052e2:	377c      	adds	r7, #124	; 0x7c
 80052e4:	46bd      	mov	sp, r7
 80052e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052ea:	bf00      	nop
 80052ec:	40011000 	.word	0x40011000
 80052f0:	40011400 	.word	0x40011400
 80052f4:	51eb851f 	.word	0x51eb851f

080052f8 <__errno>:
 80052f8:	4b01      	ldr	r3, [pc, #4]	; (8005300 <__errno+0x8>)
 80052fa:	6818      	ldr	r0, [r3, #0]
 80052fc:	4770      	bx	lr
 80052fe:	bf00      	nop
 8005300:	2000001c 	.word	0x2000001c

08005304 <__libc_init_array>:
 8005304:	b570      	push	{r4, r5, r6, lr}
 8005306:	4d0d      	ldr	r5, [pc, #52]	; (800533c <__libc_init_array+0x38>)
 8005308:	4c0d      	ldr	r4, [pc, #52]	; (8005340 <__libc_init_array+0x3c>)
 800530a:	1b64      	subs	r4, r4, r5
 800530c:	10a4      	asrs	r4, r4, #2
 800530e:	2600      	movs	r6, #0
 8005310:	42a6      	cmp	r6, r4
 8005312:	d109      	bne.n	8005328 <__libc_init_array+0x24>
 8005314:	4d0b      	ldr	r5, [pc, #44]	; (8005344 <__libc_init_array+0x40>)
 8005316:	4c0c      	ldr	r4, [pc, #48]	; (8005348 <__libc_init_array+0x44>)
 8005318:	f002 feb4 	bl	8008084 <_init>
 800531c:	1b64      	subs	r4, r4, r5
 800531e:	10a4      	asrs	r4, r4, #2
 8005320:	2600      	movs	r6, #0
 8005322:	42a6      	cmp	r6, r4
 8005324:	d105      	bne.n	8005332 <__libc_init_array+0x2e>
 8005326:	bd70      	pop	{r4, r5, r6, pc}
 8005328:	f855 3b04 	ldr.w	r3, [r5], #4
 800532c:	4798      	blx	r3
 800532e:	3601      	adds	r6, #1
 8005330:	e7ee      	b.n	8005310 <__libc_init_array+0xc>
 8005332:	f855 3b04 	ldr.w	r3, [r5], #4
 8005336:	4798      	blx	r3
 8005338:	3601      	adds	r6, #1
 800533a:	e7f2      	b.n	8005322 <__libc_init_array+0x1e>
 800533c:	08053764 	.word	0x08053764
 8005340:	08053764 	.word	0x08053764
 8005344:	08053764 	.word	0x08053764
 8005348:	08053768 	.word	0x08053768

0800534c <memset>:
 800534c:	4402      	add	r2, r0
 800534e:	4603      	mov	r3, r0
 8005350:	4293      	cmp	r3, r2
 8005352:	d100      	bne.n	8005356 <memset+0xa>
 8005354:	4770      	bx	lr
 8005356:	f803 1b01 	strb.w	r1, [r3], #1
 800535a:	e7f9      	b.n	8005350 <memset+0x4>

0800535c <__cvt>:
 800535c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005360:	ec55 4b10 	vmov	r4, r5, d0
 8005364:	2d00      	cmp	r5, #0
 8005366:	460e      	mov	r6, r1
 8005368:	4619      	mov	r1, r3
 800536a:	462b      	mov	r3, r5
 800536c:	bfbb      	ittet	lt
 800536e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005372:	461d      	movlt	r5, r3
 8005374:	2300      	movge	r3, #0
 8005376:	232d      	movlt	r3, #45	; 0x2d
 8005378:	700b      	strb	r3, [r1, #0]
 800537a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800537c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005380:	4691      	mov	r9, r2
 8005382:	f023 0820 	bic.w	r8, r3, #32
 8005386:	bfbc      	itt	lt
 8005388:	4622      	movlt	r2, r4
 800538a:	4614      	movlt	r4, r2
 800538c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005390:	d005      	beq.n	800539e <__cvt+0x42>
 8005392:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005396:	d100      	bne.n	800539a <__cvt+0x3e>
 8005398:	3601      	adds	r6, #1
 800539a:	2102      	movs	r1, #2
 800539c:	e000      	b.n	80053a0 <__cvt+0x44>
 800539e:	2103      	movs	r1, #3
 80053a0:	ab03      	add	r3, sp, #12
 80053a2:	9301      	str	r3, [sp, #4]
 80053a4:	ab02      	add	r3, sp, #8
 80053a6:	9300      	str	r3, [sp, #0]
 80053a8:	ec45 4b10 	vmov	d0, r4, r5
 80053ac:	4653      	mov	r3, sl
 80053ae:	4632      	mov	r2, r6
 80053b0:	f000 fcea 	bl	8005d88 <_dtoa_r>
 80053b4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80053b8:	4607      	mov	r7, r0
 80053ba:	d102      	bne.n	80053c2 <__cvt+0x66>
 80053bc:	f019 0f01 	tst.w	r9, #1
 80053c0:	d022      	beq.n	8005408 <__cvt+0xac>
 80053c2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80053c6:	eb07 0906 	add.w	r9, r7, r6
 80053ca:	d110      	bne.n	80053ee <__cvt+0x92>
 80053cc:	783b      	ldrb	r3, [r7, #0]
 80053ce:	2b30      	cmp	r3, #48	; 0x30
 80053d0:	d10a      	bne.n	80053e8 <__cvt+0x8c>
 80053d2:	2200      	movs	r2, #0
 80053d4:	2300      	movs	r3, #0
 80053d6:	4620      	mov	r0, r4
 80053d8:	4629      	mov	r1, r5
 80053da:	f7fb fb85 	bl	8000ae8 <__aeabi_dcmpeq>
 80053de:	b918      	cbnz	r0, 80053e8 <__cvt+0x8c>
 80053e0:	f1c6 0601 	rsb	r6, r6, #1
 80053e4:	f8ca 6000 	str.w	r6, [sl]
 80053e8:	f8da 3000 	ldr.w	r3, [sl]
 80053ec:	4499      	add	r9, r3
 80053ee:	2200      	movs	r2, #0
 80053f0:	2300      	movs	r3, #0
 80053f2:	4620      	mov	r0, r4
 80053f4:	4629      	mov	r1, r5
 80053f6:	f7fb fb77 	bl	8000ae8 <__aeabi_dcmpeq>
 80053fa:	b108      	cbz	r0, 8005400 <__cvt+0xa4>
 80053fc:	f8cd 900c 	str.w	r9, [sp, #12]
 8005400:	2230      	movs	r2, #48	; 0x30
 8005402:	9b03      	ldr	r3, [sp, #12]
 8005404:	454b      	cmp	r3, r9
 8005406:	d307      	bcc.n	8005418 <__cvt+0xbc>
 8005408:	9b03      	ldr	r3, [sp, #12]
 800540a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800540c:	1bdb      	subs	r3, r3, r7
 800540e:	4638      	mov	r0, r7
 8005410:	6013      	str	r3, [r2, #0]
 8005412:	b004      	add	sp, #16
 8005414:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005418:	1c59      	adds	r1, r3, #1
 800541a:	9103      	str	r1, [sp, #12]
 800541c:	701a      	strb	r2, [r3, #0]
 800541e:	e7f0      	b.n	8005402 <__cvt+0xa6>

08005420 <__exponent>:
 8005420:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005422:	4603      	mov	r3, r0
 8005424:	2900      	cmp	r1, #0
 8005426:	bfb8      	it	lt
 8005428:	4249      	neglt	r1, r1
 800542a:	f803 2b02 	strb.w	r2, [r3], #2
 800542e:	bfb4      	ite	lt
 8005430:	222d      	movlt	r2, #45	; 0x2d
 8005432:	222b      	movge	r2, #43	; 0x2b
 8005434:	2909      	cmp	r1, #9
 8005436:	7042      	strb	r2, [r0, #1]
 8005438:	dd2a      	ble.n	8005490 <__exponent+0x70>
 800543a:	f10d 0407 	add.w	r4, sp, #7
 800543e:	46a4      	mov	ip, r4
 8005440:	270a      	movs	r7, #10
 8005442:	46a6      	mov	lr, r4
 8005444:	460a      	mov	r2, r1
 8005446:	fb91 f6f7 	sdiv	r6, r1, r7
 800544a:	fb07 1516 	mls	r5, r7, r6, r1
 800544e:	3530      	adds	r5, #48	; 0x30
 8005450:	2a63      	cmp	r2, #99	; 0x63
 8005452:	f104 34ff 	add.w	r4, r4, #4294967295
 8005456:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800545a:	4631      	mov	r1, r6
 800545c:	dcf1      	bgt.n	8005442 <__exponent+0x22>
 800545e:	3130      	adds	r1, #48	; 0x30
 8005460:	f1ae 0502 	sub.w	r5, lr, #2
 8005464:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005468:	1c44      	adds	r4, r0, #1
 800546a:	4629      	mov	r1, r5
 800546c:	4561      	cmp	r1, ip
 800546e:	d30a      	bcc.n	8005486 <__exponent+0x66>
 8005470:	f10d 0209 	add.w	r2, sp, #9
 8005474:	eba2 020e 	sub.w	r2, r2, lr
 8005478:	4565      	cmp	r5, ip
 800547a:	bf88      	it	hi
 800547c:	2200      	movhi	r2, #0
 800547e:	4413      	add	r3, r2
 8005480:	1a18      	subs	r0, r3, r0
 8005482:	b003      	add	sp, #12
 8005484:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005486:	f811 2b01 	ldrb.w	r2, [r1], #1
 800548a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800548e:	e7ed      	b.n	800546c <__exponent+0x4c>
 8005490:	2330      	movs	r3, #48	; 0x30
 8005492:	3130      	adds	r1, #48	; 0x30
 8005494:	7083      	strb	r3, [r0, #2]
 8005496:	70c1      	strb	r1, [r0, #3]
 8005498:	1d03      	adds	r3, r0, #4
 800549a:	e7f1      	b.n	8005480 <__exponent+0x60>

0800549c <_printf_float>:
 800549c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054a0:	ed2d 8b02 	vpush	{d8}
 80054a4:	b08d      	sub	sp, #52	; 0x34
 80054a6:	460c      	mov	r4, r1
 80054a8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80054ac:	4616      	mov	r6, r2
 80054ae:	461f      	mov	r7, r3
 80054b0:	4605      	mov	r5, r0
 80054b2:	f001 fa55 	bl	8006960 <_localeconv_r>
 80054b6:	f8d0 a000 	ldr.w	sl, [r0]
 80054ba:	4650      	mov	r0, sl
 80054bc:	f7fa fe98 	bl	80001f0 <strlen>
 80054c0:	2300      	movs	r3, #0
 80054c2:	930a      	str	r3, [sp, #40]	; 0x28
 80054c4:	6823      	ldr	r3, [r4, #0]
 80054c6:	9305      	str	r3, [sp, #20]
 80054c8:	f8d8 3000 	ldr.w	r3, [r8]
 80054cc:	f894 b018 	ldrb.w	fp, [r4, #24]
 80054d0:	3307      	adds	r3, #7
 80054d2:	f023 0307 	bic.w	r3, r3, #7
 80054d6:	f103 0208 	add.w	r2, r3, #8
 80054da:	f8c8 2000 	str.w	r2, [r8]
 80054de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054e2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80054e6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80054ea:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80054ee:	9307      	str	r3, [sp, #28]
 80054f0:	f8cd 8018 	str.w	r8, [sp, #24]
 80054f4:	ee08 0a10 	vmov	s16, r0
 80054f8:	4b9f      	ldr	r3, [pc, #636]	; (8005778 <_printf_float+0x2dc>)
 80054fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80054fe:	f04f 32ff 	mov.w	r2, #4294967295
 8005502:	f7fb fb23 	bl	8000b4c <__aeabi_dcmpun>
 8005506:	bb88      	cbnz	r0, 800556c <_printf_float+0xd0>
 8005508:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800550c:	4b9a      	ldr	r3, [pc, #616]	; (8005778 <_printf_float+0x2dc>)
 800550e:	f04f 32ff 	mov.w	r2, #4294967295
 8005512:	f7fb fafd 	bl	8000b10 <__aeabi_dcmple>
 8005516:	bb48      	cbnz	r0, 800556c <_printf_float+0xd0>
 8005518:	2200      	movs	r2, #0
 800551a:	2300      	movs	r3, #0
 800551c:	4640      	mov	r0, r8
 800551e:	4649      	mov	r1, r9
 8005520:	f7fb faec 	bl	8000afc <__aeabi_dcmplt>
 8005524:	b110      	cbz	r0, 800552c <_printf_float+0x90>
 8005526:	232d      	movs	r3, #45	; 0x2d
 8005528:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800552c:	4b93      	ldr	r3, [pc, #588]	; (800577c <_printf_float+0x2e0>)
 800552e:	4894      	ldr	r0, [pc, #592]	; (8005780 <_printf_float+0x2e4>)
 8005530:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005534:	bf94      	ite	ls
 8005536:	4698      	movls	r8, r3
 8005538:	4680      	movhi	r8, r0
 800553a:	2303      	movs	r3, #3
 800553c:	6123      	str	r3, [r4, #16]
 800553e:	9b05      	ldr	r3, [sp, #20]
 8005540:	f023 0204 	bic.w	r2, r3, #4
 8005544:	6022      	str	r2, [r4, #0]
 8005546:	f04f 0900 	mov.w	r9, #0
 800554a:	9700      	str	r7, [sp, #0]
 800554c:	4633      	mov	r3, r6
 800554e:	aa0b      	add	r2, sp, #44	; 0x2c
 8005550:	4621      	mov	r1, r4
 8005552:	4628      	mov	r0, r5
 8005554:	f000 f9d8 	bl	8005908 <_printf_common>
 8005558:	3001      	adds	r0, #1
 800555a:	f040 8090 	bne.w	800567e <_printf_float+0x1e2>
 800555e:	f04f 30ff 	mov.w	r0, #4294967295
 8005562:	b00d      	add	sp, #52	; 0x34
 8005564:	ecbd 8b02 	vpop	{d8}
 8005568:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800556c:	4642      	mov	r2, r8
 800556e:	464b      	mov	r3, r9
 8005570:	4640      	mov	r0, r8
 8005572:	4649      	mov	r1, r9
 8005574:	f7fb faea 	bl	8000b4c <__aeabi_dcmpun>
 8005578:	b140      	cbz	r0, 800558c <_printf_float+0xf0>
 800557a:	464b      	mov	r3, r9
 800557c:	2b00      	cmp	r3, #0
 800557e:	bfbc      	itt	lt
 8005580:	232d      	movlt	r3, #45	; 0x2d
 8005582:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005586:	487f      	ldr	r0, [pc, #508]	; (8005784 <_printf_float+0x2e8>)
 8005588:	4b7f      	ldr	r3, [pc, #508]	; (8005788 <_printf_float+0x2ec>)
 800558a:	e7d1      	b.n	8005530 <_printf_float+0x94>
 800558c:	6863      	ldr	r3, [r4, #4]
 800558e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005592:	9206      	str	r2, [sp, #24]
 8005594:	1c5a      	adds	r2, r3, #1
 8005596:	d13f      	bne.n	8005618 <_printf_float+0x17c>
 8005598:	2306      	movs	r3, #6
 800559a:	6063      	str	r3, [r4, #4]
 800559c:	9b05      	ldr	r3, [sp, #20]
 800559e:	6861      	ldr	r1, [r4, #4]
 80055a0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80055a4:	2300      	movs	r3, #0
 80055a6:	9303      	str	r3, [sp, #12]
 80055a8:	ab0a      	add	r3, sp, #40	; 0x28
 80055aa:	e9cd b301 	strd	fp, r3, [sp, #4]
 80055ae:	ab09      	add	r3, sp, #36	; 0x24
 80055b0:	ec49 8b10 	vmov	d0, r8, r9
 80055b4:	9300      	str	r3, [sp, #0]
 80055b6:	6022      	str	r2, [r4, #0]
 80055b8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80055bc:	4628      	mov	r0, r5
 80055be:	f7ff fecd 	bl	800535c <__cvt>
 80055c2:	9b06      	ldr	r3, [sp, #24]
 80055c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80055c6:	2b47      	cmp	r3, #71	; 0x47
 80055c8:	4680      	mov	r8, r0
 80055ca:	d108      	bne.n	80055de <_printf_float+0x142>
 80055cc:	1cc8      	adds	r0, r1, #3
 80055ce:	db02      	blt.n	80055d6 <_printf_float+0x13a>
 80055d0:	6863      	ldr	r3, [r4, #4]
 80055d2:	4299      	cmp	r1, r3
 80055d4:	dd41      	ble.n	800565a <_printf_float+0x1be>
 80055d6:	f1ab 0b02 	sub.w	fp, fp, #2
 80055da:	fa5f fb8b 	uxtb.w	fp, fp
 80055de:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80055e2:	d820      	bhi.n	8005626 <_printf_float+0x18a>
 80055e4:	3901      	subs	r1, #1
 80055e6:	465a      	mov	r2, fp
 80055e8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80055ec:	9109      	str	r1, [sp, #36]	; 0x24
 80055ee:	f7ff ff17 	bl	8005420 <__exponent>
 80055f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80055f4:	1813      	adds	r3, r2, r0
 80055f6:	2a01      	cmp	r2, #1
 80055f8:	4681      	mov	r9, r0
 80055fa:	6123      	str	r3, [r4, #16]
 80055fc:	dc02      	bgt.n	8005604 <_printf_float+0x168>
 80055fe:	6822      	ldr	r2, [r4, #0]
 8005600:	07d2      	lsls	r2, r2, #31
 8005602:	d501      	bpl.n	8005608 <_printf_float+0x16c>
 8005604:	3301      	adds	r3, #1
 8005606:	6123      	str	r3, [r4, #16]
 8005608:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800560c:	2b00      	cmp	r3, #0
 800560e:	d09c      	beq.n	800554a <_printf_float+0xae>
 8005610:	232d      	movs	r3, #45	; 0x2d
 8005612:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005616:	e798      	b.n	800554a <_printf_float+0xae>
 8005618:	9a06      	ldr	r2, [sp, #24]
 800561a:	2a47      	cmp	r2, #71	; 0x47
 800561c:	d1be      	bne.n	800559c <_printf_float+0x100>
 800561e:	2b00      	cmp	r3, #0
 8005620:	d1bc      	bne.n	800559c <_printf_float+0x100>
 8005622:	2301      	movs	r3, #1
 8005624:	e7b9      	b.n	800559a <_printf_float+0xfe>
 8005626:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800562a:	d118      	bne.n	800565e <_printf_float+0x1c2>
 800562c:	2900      	cmp	r1, #0
 800562e:	6863      	ldr	r3, [r4, #4]
 8005630:	dd0b      	ble.n	800564a <_printf_float+0x1ae>
 8005632:	6121      	str	r1, [r4, #16]
 8005634:	b913      	cbnz	r3, 800563c <_printf_float+0x1a0>
 8005636:	6822      	ldr	r2, [r4, #0]
 8005638:	07d0      	lsls	r0, r2, #31
 800563a:	d502      	bpl.n	8005642 <_printf_float+0x1a6>
 800563c:	3301      	adds	r3, #1
 800563e:	440b      	add	r3, r1
 8005640:	6123      	str	r3, [r4, #16]
 8005642:	65a1      	str	r1, [r4, #88]	; 0x58
 8005644:	f04f 0900 	mov.w	r9, #0
 8005648:	e7de      	b.n	8005608 <_printf_float+0x16c>
 800564a:	b913      	cbnz	r3, 8005652 <_printf_float+0x1b6>
 800564c:	6822      	ldr	r2, [r4, #0]
 800564e:	07d2      	lsls	r2, r2, #31
 8005650:	d501      	bpl.n	8005656 <_printf_float+0x1ba>
 8005652:	3302      	adds	r3, #2
 8005654:	e7f4      	b.n	8005640 <_printf_float+0x1a4>
 8005656:	2301      	movs	r3, #1
 8005658:	e7f2      	b.n	8005640 <_printf_float+0x1a4>
 800565a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800565e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005660:	4299      	cmp	r1, r3
 8005662:	db05      	blt.n	8005670 <_printf_float+0x1d4>
 8005664:	6823      	ldr	r3, [r4, #0]
 8005666:	6121      	str	r1, [r4, #16]
 8005668:	07d8      	lsls	r0, r3, #31
 800566a:	d5ea      	bpl.n	8005642 <_printf_float+0x1a6>
 800566c:	1c4b      	adds	r3, r1, #1
 800566e:	e7e7      	b.n	8005640 <_printf_float+0x1a4>
 8005670:	2900      	cmp	r1, #0
 8005672:	bfd4      	ite	le
 8005674:	f1c1 0202 	rsble	r2, r1, #2
 8005678:	2201      	movgt	r2, #1
 800567a:	4413      	add	r3, r2
 800567c:	e7e0      	b.n	8005640 <_printf_float+0x1a4>
 800567e:	6823      	ldr	r3, [r4, #0]
 8005680:	055a      	lsls	r2, r3, #21
 8005682:	d407      	bmi.n	8005694 <_printf_float+0x1f8>
 8005684:	6923      	ldr	r3, [r4, #16]
 8005686:	4642      	mov	r2, r8
 8005688:	4631      	mov	r1, r6
 800568a:	4628      	mov	r0, r5
 800568c:	47b8      	blx	r7
 800568e:	3001      	adds	r0, #1
 8005690:	d12c      	bne.n	80056ec <_printf_float+0x250>
 8005692:	e764      	b.n	800555e <_printf_float+0xc2>
 8005694:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005698:	f240 80e0 	bls.w	800585c <_printf_float+0x3c0>
 800569c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80056a0:	2200      	movs	r2, #0
 80056a2:	2300      	movs	r3, #0
 80056a4:	f7fb fa20 	bl	8000ae8 <__aeabi_dcmpeq>
 80056a8:	2800      	cmp	r0, #0
 80056aa:	d034      	beq.n	8005716 <_printf_float+0x27a>
 80056ac:	4a37      	ldr	r2, [pc, #220]	; (800578c <_printf_float+0x2f0>)
 80056ae:	2301      	movs	r3, #1
 80056b0:	4631      	mov	r1, r6
 80056b2:	4628      	mov	r0, r5
 80056b4:	47b8      	blx	r7
 80056b6:	3001      	adds	r0, #1
 80056b8:	f43f af51 	beq.w	800555e <_printf_float+0xc2>
 80056bc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80056c0:	429a      	cmp	r2, r3
 80056c2:	db02      	blt.n	80056ca <_printf_float+0x22e>
 80056c4:	6823      	ldr	r3, [r4, #0]
 80056c6:	07d8      	lsls	r0, r3, #31
 80056c8:	d510      	bpl.n	80056ec <_printf_float+0x250>
 80056ca:	ee18 3a10 	vmov	r3, s16
 80056ce:	4652      	mov	r2, sl
 80056d0:	4631      	mov	r1, r6
 80056d2:	4628      	mov	r0, r5
 80056d4:	47b8      	blx	r7
 80056d6:	3001      	adds	r0, #1
 80056d8:	f43f af41 	beq.w	800555e <_printf_float+0xc2>
 80056dc:	f04f 0800 	mov.w	r8, #0
 80056e0:	f104 091a 	add.w	r9, r4, #26
 80056e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80056e6:	3b01      	subs	r3, #1
 80056e8:	4543      	cmp	r3, r8
 80056ea:	dc09      	bgt.n	8005700 <_printf_float+0x264>
 80056ec:	6823      	ldr	r3, [r4, #0]
 80056ee:	079b      	lsls	r3, r3, #30
 80056f0:	f100 8105 	bmi.w	80058fe <_printf_float+0x462>
 80056f4:	68e0      	ldr	r0, [r4, #12]
 80056f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80056f8:	4298      	cmp	r0, r3
 80056fa:	bfb8      	it	lt
 80056fc:	4618      	movlt	r0, r3
 80056fe:	e730      	b.n	8005562 <_printf_float+0xc6>
 8005700:	2301      	movs	r3, #1
 8005702:	464a      	mov	r2, r9
 8005704:	4631      	mov	r1, r6
 8005706:	4628      	mov	r0, r5
 8005708:	47b8      	blx	r7
 800570a:	3001      	adds	r0, #1
 800570c:	f43f af27 	beq.w	800555e <_printf_float+0xc2>
 8005710:	f108 0801 	add.w	r8, r8, #1
 8005714:	e7e6      	b.n	80056e4 <_printf_float+0x248>
 8005716:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005718:	2b00      	cmp	r3, #0
 800571a:	dc39      	bgt.n	8005790 <_printf_float+0x2f4>
 800571c:	4a1b      	ldr	r2, [pc, #108]	; (800578c <_printf_float+0x2f0>)
 800571e:	2301      	movs	r3, #1
 8005720:	4631      	mov	r1, r6
 8005722:	4628      	mov	r0, r5
 8005724:	47b8      	blx	r7
 8005726:	3001      	adds	r0, #1
 8005728:	f43f af19 	beq.w	800555e <_printf_float+0xc2>
 800572c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005730:	4313      	orrs	r3, r2
 8005732:	d102      	bne.n	800573a <_printf_float+0x29e>
 8005734:	6823      	ldr	r3, [r4, #0]
 8005736:	07d9      	lsls	r1, r3, #31
 8005738:	d5d8      	bpl.n	80056ec <_printf_float+0x250>
 800573a:	ee18 3a10 	vmov	r3, s16
 800573e:	4652      	mov	r2, sl
 8005740:	4631      	mov	r1, r6
 8005742:	4628      	mov	r0, r5
 8005744:	47b8      	blx	r7
 8005746:	3001      	adds	r0, #1
 8005748:	f43f af09 	beq.w	800555e <_printf_float+0xc2>
 800574c:	f04f 0900 	mov.w	r9, #0
 8005750:	f104 0a1a 	add.w	sl, r4, #26
 8005754:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005756:	425b      	negs	r3, r3
 8005758:	454b      	cmp	r3, r9
 800575a:	dc01      	bgt.n	8005760 <_printf_float+0x2c4>
 800575c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800575e:	e792      	b.n	8005686 <_printf_float+0x1ea>
 8005760:	2301      	movs	r3, #1
 8005762:	4652      	mov	r2, sl
 8005764:	4631      	mov	r1, r6
 8005766:	4628      	mov	r0, r5
 8005768:	47b8      	blx	r7
 800576a:	3001      	adds	r0, #1
 800576c:	f43f aef7 	beq.w	800555e <_printf_float+0xc2>
 8005770:	f109 0901 	add.w	r9, r9, #1
 8005774:	e7ee      	b.n	8005754 <_printf_float+0x2b8>
 8005776:	bf00      	nop
 8005778:	7fefffff 	.word	0x7fefffff
 800577c:	0805337c 	.word	0x0805337c
 8005780:	08053380 	.word	0x08053380
 8005784:	08053388 	.word	0x08053388
 8005788:	08053384 	.word	0x08053384
 800578c:	0805338c 	.word	0x0805338c
 8005790:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005792:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005794:	429a      	cmp	r2, r3
 8005796:	bfa8      	it	ge
 8005798:	461a      	movge	r2, r3
 800579a:	2a00      	cmp	r2, #0
 800579c:	4691      	mov	r9, r2
 800579e:	dc37      	bgt.n	8005810 <_printf_float+0x374>
 80057a0:	f04f 0b00 	mov.w	fp, #0
 80057a4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80057a8:	f104 021a 	add.w	r2, r4, #26
 80057ac:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80057ae:	9305      	str	r3, [sp, #20]
 80057b0:	eba3 0309 	sub.w	r3, r3, r9
 80057b4:	455b      	cmp	r3, fp
 80057b6:	dc33      	bgt.n	8005820 <_printf_float+0x384>
 80057b8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80057bc:	429a      	cmp	r2, r3
 80057be:	db3b      	blt.n	8005838 <_printf_float+0x39c>
 80057c0:	6823      	ldr	r3, [r4, #0]
 80057c2:	07da      	lsls	r2, r3, #31
 80057c4:	d438      	bmi.n	8005838 <_printf_float+0x39c>
 80057c6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80057c8:	9b05      	ldr	r3, [sp, #20]
 80057ca:	9909      	ldr	r1, [sp, #36]	; 0x24
 80057cc:	1ad3      	subs	r3, r2, r3
 80057ce:	eba2 0901 	sub.w	r9, r2, r1
 80057d2:	4599      	cmp	r9, r3
 80057d4:	bfa8      	it	ge
 80057d6:	4699      	movge	r9, r3
 80057d8:	f1b9 0f00 	cmp.w	r9, #0
 80057dc:	dc35      	bgt.n	800584a <_printf_float+0x3ae>
 80057de:	f04f 0800 	mov.w	r8, #0
 80057e2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80057e6:	f104 0a1a 	add.w	sl, r4, #26
 80057ea:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80057ee:	1a9b      	subs	r3, r3, r2
 80057f0:	eba3 0309 	sub.w	r3, r3, r9
 80057f4:	4543      	cmp	r3, r8
 80057f6:	f77f af79 	ble.w	80056ec <_printf_float+0x250>
 80057fa:	2301      	movs	r3, #1
 80057fc:	4652      	mov	r2, sl
 80057fe:	4631      	mov	r1, r6
 8005800:	4628      	mov	r0, r5
 8005802:	47b8      	blx	r7
 8005804:	3001      	adds	r0, #1
 8005806:	f43f aeaa 	beq.w	800555e <_printf_float+0xc2>
 800580a:	f108 0801 	add.w	r8, r8, #1
 800580e:	e7ec      	b.n	80057ea <_printf_float+0x34e>
 8005810:	4613      	mov	r3, r2
 8005812:	4631      	mov	r1, r6
 8005814:	4642      	mov	r2, r8
 8005816:	4628      	mov	r0, r5
 8005818:	47b8      	blx	r7
 800581a:	3001      	adds	r0, #1
 800581c:	d1c0      	bne.n	80057a0 <_printf_float+0x304>
 800581e:	e69e      	b.n	800555e <_printf_float+0xc2>
 8005820:	2301      	movs	r3, #1
 8005822:	4631      	mov	r1, r6
 8005824:	4628      	mov	r0, r5
 8005826:	9205      	str	r2, [sp, #20]
 8005828:	47b8      	blx	r7
 800582a:	3001      	adds	r0, #1
 800582c:	f43f ae97 	beq.w	800555e <_printf_float+0xc2>
 8005830:	9a05      	ldr	r2, [sp, #20]
 8005832:	f10b 0b01 	add.w	fp, fp, #1
 8005836:	e7b9      	b.n	80057ac <_printf_float+0x310>
 8005838:	ee18 3a10 	vmov	r3, s16
 800583c:	4652      	mov	r2, sl
 800583e:	4631      	mov	r1, r6
 8005840:	4628      	mov	r0, r5
 8005842:	47b8      	blx	r7
 8005844:	3001      	adds	r0, #1
 8005846:	d1be      	bne.n	80057c6 <_printf_float+0x32a>
 8005848:	e689      	b.n	800555e <_printf_float+0xc2>
 800584a:	9a05      	ldr	r2, [sp, #20]
 800584c:	464b      	mov	r3, r9
 800584e:	4442      	add	r2, r8
 8005850:	4631      	mov	r1, r6
 8005852:	4628      	mov	r0, r5
 8005854:	47b8      	blx	r7
 8005856:	3001      	adds	r0, #1
 8005858:	d1c1      	bne.n	80057de <_printf_float+0x342>
 800585a:	e680      	b.n	800555e <_printf_float+0xc2>
 800585c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800585e:	2a01      	cmp	r2, #1
 8005860:	dc01      	bgt.n	8005866 <_printf_float+0x3ca>
 8005862:	07db      	lsls	r3, r3, #31
 8005864:	d538      	bpl.n	80058d8 <_printf_float+0x43c>
 8005866:	2301      	movs	r3, #1
 8005868:	4642      	mov	r2, r8
 800586a:	4631      	mov	r1, r6
 800586c:	4628      	mov	r0, r5
 800586e:	47b8      	blx	r7
 8005870:	3001      	adds	r0, #1
 8005872:	f43f ae74 	beq.w	800555e <_printf_float+0xc2>
 8005876:	ee18 3a10 	vmov	r3, s16
 800587a:	4652      	mov	r2, sl
 800587c:	4631      	mov	r1, r6
 800587e:	4628      	mov	r0, r5
 8005880:	47b8      	blx	r7
 8005882:	3001      	adds	r0, #1
 8005884:	f43f ae6b 	beq.w	800555e <_printf_float+0xc2>
 8005888:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800588c:	2200      	movs	r2, #0
 800588e:	2300      	movs	r3, #0
 8005890:	f7fb f92a 	bl	8000ae8 <__aeabi_dcmpeq>
 8005894:	b9d8      	cbnz	r0, 80058ce <_printf_float+0x432>
 8005896:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005898:	f108 0201 	add.w	r2, r8, #1
 800589c:	3b01      	subs	r3, #1
 800589e:	4631      	mov	r1, r6
 80058a0:	4628      	mov	r0, r5
 80058a2:	47b8      	blx	r7
 80058a4:	3001      	adds	r0, #1
 80058a6:	d10e      	bne.n	80058c6 <_printf_float+0x42a>
 80058a8:	e659      	b.n	800555e <_printf_float+0xc2>
 80058aa:	2301      	movs	r3, #1
 80058ac:	4652      	mov	r2, sl
 80058ae:	4631      	mov	r1, r6
 80058b0:	4628      	mov	r0, r5
 80058b2:	47b8      	blx	r7
 80058b4:	3001      	adds	r0, #1
 80058b6:	f43f ae52 	beq.w	800555e <_printf_float+0xc2>
 80058ba:	f108 0801 	add.w	r8, r8, #1
 80058be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80058c0:	3b01      	subs	r3, #1
 80058c2:	4543      	cmp	r3, r8
 80058c4:	dcf1      	bgt.n	80058aa <_printf_float+0x40e>
 80058c6:	464b      	mov	r3, r9
 80058c8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80058cc:	e6dc      	b.n	8005688 <_printf_float+0x1ec>
 80058ce:	f04f 0800 	mov.w	r8, #0
 80058d2:	f104 0a1a 	add.w	sl, r4, #26
 80058d6:	e7f2      	b.n	80058be <_printf_float+0x422>
 80058d8:	2301      	movs	r3, #1
 80058da:	4642      	mov	r2, r8
 80058dc:	e7df      	b.n	800589e <_printf_float+0x402>
 80058de:	2301      	movs	r3, #1
 80058e0:	464a      	mov	r2, r9
 80058e2:	4631      	mov	r1, r6
 80058e4:	4628      	mov	r0, r5
 80058e6:	47b8      	blx	r7
 80058e8:	3001      	adds	r0, #1
 80058ea:	f43f ae38 	beq.w	800555e <_printf_float+0xc2>
 80058ee:	f108 0801 	add.w	r8, r8, #1
 80058f2:	68e3      	ldr	r3, [r4, #12]
 80058f4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80058f6:	1a5b      	subs	r3, r3, r1
 80058f8:	4543      	cmp	r3, r8
 80058fa:	dcf0      	bgt.n	80058de <_printf_float+0x442>
 80058fc:	e6fa      	b.n	80056f4 <_printf_float+0x258>
 80058fe:	f04f 0800 	mov.w	r8, #0
 8005902:	f104 0919 	add.w	r9, r4, #25
 8005906:	e7f4      	b.n	80058f2 <_printf_float+0x456>

08005908 <_printf_common>:
 8005908:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800590c:	4616      	mov	r6, r2
 800590e:	4699      	mov	r9, r3
 8005910:	688a      	ldr	r2, [r1, #8]
 8005912:	690b      	ldr	r3, [r1, #16]
 8005914:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005918:	4293      	cmp	r3, r2
 800591a:	bfb8      	it	lt
 800591c:	4613      	movlt	r3, r2
 800591e:	6033      	str	r3, [r6, #0]
 8005920:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005924:	4607      	mov	r7, r0
 8005926:	460c      	mov	r4, r1
 8005928:	b10a      	cbz	r2, 800592e <_printf_common+0x26>
 800592a:	3301      	adds	r3, #1
 800592c:	6033      	str	r3, [r6, #0]
 800592e:	6823      	ldr	r3, [r4, #0]
 8005930:	0699      	lsls	r1, r3, #26
 8005932:	bf42      	ittt	mi
 8005934:	6833      	ldrmi	r3, [r6, #0]
 8005936:	3302      	addmi	r3, #2
 8005938:	6033      	strmi	r3, [r6, #0]
 800593a:	6825      	ldr	r5, [r4, #0]
 800593c:	f015 0506 	ands.w	r5, r5, #6
 8005940:	d106      	bne.n	8005950 <_printf_common+0x48>
 8005942:	f104 0a19 	add.w	sl, r4, #25
 8005946:	68e3      	ldr	r3, [r4, #12]
 8005948:	6832      	ldr	r2, [r6, #0]
 800594a:	1a9b      	subs	r3, r3, r2
 800594c:	42ab      	cmp	r3, r5
 800594e:	dc26      	bgt.n	800599e <_printf_common+0x96>
 8005950:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005954:	1e13      	subs	r3, r2, #0
 8005956:	6822      	ldr	r2, [r4, #0]
 8005958:	bf18      	it	ne
 800595a:	2301      	movne	r3, #1
 800595c:	0692      	lsls	r2, r2, #26
 800595e:	d42b      	bmi.n	80059b8 <_printf_common+0xb0>
 8005960:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005964:	4649      	mov	r1, r9
 8005966:	4638      	mov	r0, r7
 8005968:	47c0      	blx	r8
 800596a:	3001      	adds	r0, #1
 800596c:	d01e      	beq.n	80059ac <_printf_common+0xa4>
 800596e:	6823      	ldr	r3, [r4, #0]
 8005970:	68e5      	ldr	r5, [r4, #12]
 8005972:	6832      	ldr	r2, [r6, #0]
 8005974:	f003 0306 	and.w	r3, r3, #6
 8005978:	2b04      	cmp	r3, #4
 800597a:	bf08      	it	eq
 800597c:	1aad      	subeq	r5, r5, r2
 800597e:	68a3      	ldr	r3, [r4, #8]
 8005980:	6922      	ldr	r2, [r4, #16]
 8005982:	bf0c      	ite	eq
 8005984:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005988:	2500      	movne	r5, #0
 800598a:	4293      	cmp	r3, r2
 800598c:	bfc4      	itt	gt
 800598e:	1a9b      	subgt	r3, r3, r2
 8005990:	18ed      	addgt	r5, r5, r3
 8005992:	2600      	movs	r6, #0
 8005994:	341a      	adds	r4, #26
 8005996:	42b5      	cmp	r5, r6
 8005998:	d11a      	bne.n	80059d0 <_printf_common+0xc8>
 800599a:	2000      	movs	r0, #0
 800599c:	e008      	b.n	80059b0 <_printf_common+0xa8>
 800599e:	2301      	movs	r3, #1
 80059a0:	4652      	mov	r2, sl
 80059a2:	4649      	mov	r1, r9
 80059a4:	4638      	mov	r0, r7
 80059a6:	47c0      	blx	r8
 80059a8:	3001      	adds	r0, #1
 80059aa:	d103      	bne.n	80059b4 <_printf_common+0xac>
 80059ac:	f04f 30ff 	mov.w	r0, #4294967295
 80059b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059b4:	3501      	adds	r5, #1
 80059b6:	e7c6      	b.n	8005946 <_printf_common+0x3e>
 80059b8:	18e1      	adds	r1, r4, r3
 80059ba:	1c5a      	adds	r2, r3, #1
 80059bc:	2030      	movs	r0, #48	; 0x30
 80059be:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80059c2:	4422      	add	r2, r4
 80059c4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80059c8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80059cc:	3302      	adds	r3, #2
 80059ce:	e7c7      	b.n	8005960 <_printf_common+0x58>
 80059d0:	2301      	movs	r3, #1
 80059d2:	4622      	mov	r2, r4
 80059d4:	4649      	mov	r1, r9
 80059d6:	4638      	mov	r0, r7
 80059d8:	47c0      	blx	r8
 80059da:	3001      	adds	r0, #1
 80059dc:	d0e6      	beq.n	80059ac <_printf_common+0xa4>
 80059de:	3601      	adds	r6, #1
 80059e0:	e7d9      	b.n	8005996 <_printf_common+0x8e>
	...

080059e4 <_printf_i>:
 80059e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80059e8:	460c      	mov	r4, r1
 80059ea:	4691      	mov	r9, r2
 80059ec:	7e27      	ldrb	r7, [r4, #24]
 80059ee:	990c      	ldr	r1, [sp, #48]	; 0x30
 80059f0:	2f78      	cmp	r7, #120	; 0x78
 80059f2:	4680      	mov	r8, r0
 80059f4:	469a      	mov	sl, r3
 80059f6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80059fa:	d807      	bhi.n	8005a0c <_printf_i+0x28>
 80059fc:	2f62      	cmp	r7, #98	; 0x62
 80059fe:	d80a      	bhi.n	8005a16 <_printf_i+0x32>
 8005a00:	2f00      	cmp	r7, #0
 8005a02:	f000 80d8 	beq.w	8005bb6 <_printf_i+0x1d2>
 8005a06:	2f58      	cmp	r7, #88	; 0x58
 8005a08:	f000 80a3 	beq.w	8005b52 <_printf_i+0x16e>
 8005a0c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005a10:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005a14:	e03a      	b.n	8005a8c <_printf_i+0xa8>
 8005a16:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005a1a:	2b15      	cmp	r3, #21
 8005a1c:	d8f6      	bhi.n	8005a0c <_printf_i+0x28>
 8005a1e:	a001      	add	r0, pc, #4	; (adr r0, 8005a24 <_printf_i+0x40>)
 8005a20:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005a24:	08005a7d 	.word	0x08005a7d
 8005a28:	08005a91 	.word	0x08005a91
 8005a2c:	08005a0d 	.word	0x08005a0d
 8005a30:	08005a0d 	.word	0x08005a0d
 8005a34:	08005a0d 	.word	0x08005a0d
 8005a38:	08005a0d 	.word	0x08005a0d
 8005a3c:	08005a91 	.word	0x08005a91
 8005a40:	08005a0d 	.word	0x08005a0d
 8005a44:	08005a0d 	.word	0x08005a0d
 8005a48:	08005a0d 	.word	0x08005a0d
 8005a4c:	08005a0d 	.word	0x08005a0d
 8005a50:	08005b9d 	.word	0x08005b9d
 8005a54:	08005ac1 	.word	0x08005ac1
 8005a58:	08005b7f 	.word	0x08005b7f
 8005a5c:	08005a0d 	.word	0x08005a0d
 8005a60:	08005a0d 	.word	0x08005a0d
 8005a64:	08005bbf 	.word	0x08005bbf
 8005a68:	08005a0d 	.word	0x08005a0d
 8005a6c:	08005ac1 	.word	0x08005ac1
 8005a70:	08005a0d 	.word	0x08005a0d
 8005a74:	08005a0d 	.word	0x08005a0d
 8005a78:	08005b87 	.word	0x08005b87
 8005a7c:	680b      	ldr	r3, [r1, #0]
 8005a7e:	1d1a      	adds	r2, r3, #4
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	600a      	str	r2, [r1, #0]
 8005a84:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005a88:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005a8c:	2301      	movs	r3, #1
 8005a8e:	e0a3      	b.n	8005bd8 <_printf_i+0x1f4>
 8005a90:	6825      	ldr	r5, [r4, #0]
 8005a92:	6808      	ldr	r0, [r1, #0]
 8005a94:	062e      	lsls	r6, r5, #24
 8005a96:	f100 0304 	add.w	r3, r0, #4
 8005a9a:	d50a      	bpl.n	8005ab2 <_printf_i+0xce>
 8005a9c:	6805      	ldr	r5, [r0, #0]
 8005a9e:	600b      	str	r3, [r1, #0]
 8005aa0:	2d00      	cmp	r5, #0
 8005aa2:	da03      	bge.n	8005aac <_printf_i+0xc8>
 8005aa4:	232d      	movs	r3, #45	; 0x2d
 8005aa6:	426d      	negs	r5, r5
 8005aa8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005aac:	485e      	ldr	r0, [pc, #376]	; (8005c28 <_printf_i+0x244>)
 8005aae:	230a      	movs	r3, #10
 8005ab0:	e019      	b.n	8005ae6 <_printf_i+0x102>
 8005ab2:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005ab6:	6805      	ldr	r5, [r0, #0]
 8005ab8:	600b      	str	r3, [r1, #0]
 8005aba:	bf18      	it	ne
 8005abc:	b22d      	sxthne	r5, r5
 8005abe:	e7ef      	b.n	8005aa0 <_printf_i+0xbc>
 8005ac0:	680b      	ldr	r3, [r1, #0]
 8005ac2:	6825      	ldr	r5, [r4, #0]
 8005ac4:	1d18      	adds	r0, r3, #4
 8005ac6:	6008      	str	r0, [r1, #0]
 8005ac8:	0628      	lsls	r0, r5, #24
 8005aca:	d501      	bpl.n	8005ad0 <_printf_i+0xec>
 8005acc:	681d      	ldr	r5, [r3, #0]
 8005ace:	e002      	b.n	8005ad6 <_printf_i+0xf2>
 8005ad0:	0669      	lsls	r1, r5, #25
 8005ad2:	d5fb      	bpl.n	8005acc <_printf_i+0xe8>
 8005ad4:	881d      	ldrh	r5, [r3, #0]
 8005ad6:	4854      	ldr	r0, [pc, #336]	; (8005c28 <_printf_i+0x244>)
 8005ad8:	2f6f      	cmp	r7, #111	; 0x6f
 8005ada:	bf0c      	ite	eq
 8005adc:	2308      	moveq	r3, #8
 8005ade:	230a      	movne	r3, #10
 8005ae0:	2100      	movs	r1, #0
 8005ae2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005ae6:	6866      	ldr	r6, [r4, #4]
 8005ae8:	60a6      	str	r6, [r4, #8]
 8005aea:	2e00      	cmp	r6, #0
 8005aec:	bfa2      	ittt	ge
 8005aee:	6821      	ldrge	r1, [r4, #0]
 8005af0:	f021 0104 	bicge.w	r1, r1, #4
 8005af4:	6021      	strge	r1, [r4, #0]
 8005af6:	b90d      	cbnz	r5, 8005afc <_printf_i+0x118>
 8005af8:	2e00      	cmp	r6, #0
 8005afa:	d04d      	beq.n	8005b98 <_printf_i+0x1b4>
 8005afc:	4616      	mov	r6, r2
 8005afe:	fbb5 f1f3 	udiv	r1, r5, r3
 8005b02:	fb03 5711 	mls	r7, r3, r1, r5
 8005b06:	5dc7      	ldrb	r7, [r0, r7]
 8005b08:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005b0c:	462f      	mov	r7, r5
 8005b0e:	42bb      	cmp	r3, r7
 8005b10:	460d      	mov	r5, r1
 8005b12:	d9f4      	bls.n	8005afe <_printf_i+0x11a>
 8005b14:	2b08      	cmp	r3, #8
 8005b16:	d10b      	bne.n	8005b30 <_printf_i+0x14c>
 8005b18:	6823      	ldr	r3, [r4, #0]
 8005b1a:	07df      	lsls	r7, r3, #31
 8005b1c:	d508      	bpl.n	8005b30 <_printf_i+0x14c>
 8005b1e:	6923      	ldr	r3, [r4, #16]
 8005b20:	6861      	ldr	r1, [r4, #4]
 8005b22:	4299      	cmp	r1, r3
 8005b24:	bfde      	ittt	le
 8005b26:	2330      	movle	r3, #48	; 0x30
 8005b28:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005b2c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005b30:	1b92      	subs	r2, r2, r6
 8005b32:	6122      	str	r2, [r4, #16]
 8005b34:	f8cd a000 	str.w	sl, [sp]
 8005b38:	464b      	mov	r3, r9
 8005b3a:	aa03      	add	r2, sp, #12
 8005b3c:	4621      	mov	r1, r4
 8005b3e:	4640      	mov	r0, r8
 8005b40:	f7ff fee2 	bl	8005908 <_printf_common>
 8005b44:	3001      	adds	r0, #1
 8005b46:	d14c      	bne.n	8005be2 <_printf_i+0x1fe>
 8005b48:	f04f 30ff 	mov.w	r0, #4294967295
 8005b4c:	b004      	add	sp, #16
 8005b4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b52:	4835      	ldr	r0, [pc, #212]	; (8005c28 <_printf_i+0x244>)
 8005b54:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005b58:	6823      	ldr	r3, [r4, #0]
 8005b5a:	680e      	ldr	r6, [r1, #0]
 8005b5c:	061f      	lsls	r7, r3, #24
 8005b5e:	f856 5b04 	ldr.w	r5, [r6], #4
 8005b62:	600e      	str	r6, [r1, #0]
 8005b64:	d514      	bpl.n	8005b90 <_printf_i+0x1ac>
 8005b66:	07d9      	lsls	r1, r3, #31
 8005b68:	bf44      	itt	mi
 8005b6a:	f043 0320 	orrmi.w	r3, r3, #32
 8005b6e:	6023      	strmi	r3, [r4, #0]
 8005b70:	b91d      	cbnz	r5, 8005b7a <_printf_i+0x196>
 8005b72:	6823      	ldr	r3, [r4, #0]
 8005b74:	f023 0320 	bic.w	r3, r3, #32
 8005b78:	6023      	str	r3, [r4, #0]
 8005b7a:	2310      	movs	r3, #16
 8005b7c:	e7b0      	b.n	8005ae0 <_printf_i+0xfc>
 8005b7e:	6823      	ldr	r3, [r4, #0]
 8005b80:	f043 0320 	orr.w	r3, r3, #32
 8005b84:	6023      	str	r3, [r4, #0]
 8005b86:	2378      	movs	r3, #120	; 0x78
 8005b88:	4828      	ldr	r0, [pc, #160]	; (8005c2c <_printf_i+0x248>)
 8005b8a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005b8e:	e7e3      	b.n	8005b58 <_printf_i+0x174>
 8005b90:	065e      	lsls	r6, r3, #25
 8005b92:	bf48      	it	mi
 8005b94:	b2ad      	uxthmi	r5, r5
 8005b96:	e7e6      	b.n	8005b66 <_printf_i+0x182>
 8005b98:	4616      	mov	r6, r2
 8005b9a:	e7bb      	b.n	8005b14 <_printf_i+0x130>
 8005b9c:	680b      	ldr	r3, [r1, #0]
 8005b9e:	6826      	ldr	r6, [r4, #0]
 8005ba0:	6960      	ldr	r0, [r4, #20]
 8005ba2:	1d1d      	adds	r5, r3, #4
 8005ba4:	600d      	str	r5, [r1, #0]
 8005ba6:	0635      	lsls	r5, r6, #24
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	d501      	bpl.n	8005bb0 <_printf_i+0x1cc>
 8005bac:	6018      	str	r0, [r3, #0]
 8005bae:	e002      	b.n	8005bb6 <_printf_i+0x1d2>
 8005bb0:	0671      	lsls	r1, r6, #25
 8005bb2:	d5fb      	bpl.n	8005bac <_printf_i+0x1c8>
 8005bb4:	8018      	strh	r0, [r3, #0]
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	6123      	str	r3, [r4, #16]
 8005bba:	4616      	mov	r6, r2
 8005bbc:	e7ba      	b.n	8005b34 <_printf_i+0x150>
 8005bbe:	680b      	ldr	r3, [r1, #0]
 8005bc0:	1d1a      	adds	r2, r3, #4
 8005bc2:	600a      	str	r2, [r1, #0]
 8005bc4:	681e      	ldr	r6, [r3, #0]
 8005bc6:	6862      	ldr	r2, [r4, #4]
 8005bc8:	2100      	movs	r1, #0
 8005bca:	4630      	mov	r0, r6
 8005bcc:	f7fa fb18 	bl	8000200 <memchr>
 8005bd0:	b108      	cbz	r0, 8005bd6 <_printf_i+0x1f2>
 8005bd2:	1b80      	subs	r0, r0, r6
 8005bd4:	6060      	str	r0, [r4, #4]
 8005bd6:	6863      	ldr	r3, [r4, #4]
 8005bd8:	6123      	str	r3, [r4, #16]
 8005bda:	2300      	movs	r3, #0
 8005bdc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005be0:	e7a8      	b.n	8005b34 <_printf_i+0x150>
 8005be2:	6923      	ldr	r3, [r4, #16]
 8005be4:	4632      	mov	r2, r6
 8005be6:	4649      	mov	r1, r9
 8005be8:	4640      	mov	r0, r8
 8005bea:	47d0      	blx	sl
 8005bec:	3001      	adds	r0, #1
 8005bee:	d0ab      	beq.n	8005b48 <_printf_i+0x164>
 8005bf0:	6823      	ldr	r3, [r4, #0]
 8005bf2:	079b      	lsls	r3, r3, #30
 8005bf4:	d413      	bmi.n	8005c1e <_printf_i+0x23a>
 8005bf6:	68e0      	ldr	r0, [r4, #12]
 8005bf8:	9b03      	ldr	r3, [sp, #12]
 8005bfa:	4298      	cmp	r0, r3
 8005bfc:	bfb8      	it	lt
 8005bfe:	4618      	movlt	r0, r3
 8005c00:	e7a4      	b.n	8005b4c <_printf_i+0x168>
 8005c02:	2301      	movs	r3, #1
 8005c04:	4632      	mov	r2, r6
 8005c06:	4649      	mov	r1, r9
 8005c08:	4640      	mov	r0, r8
 8005c0a:	47d0      	blx	sl
 8005c0c:	3001      	adds	r0, #1
 8005c0e:	d09b      	beq.n	8005b48 <_printf_i+0x164>
 8005c10:	3501      	adds	r5, #1
 8005c12:	68e3      	ldr	r3, [r4, #12]
 8005c14:	9903      	ldr	r1, [sp, #12]
 8005c16:	1a5b      	subs	r3, r3, r1
 8005c18:	42ab      	cmp	r3, r5
 8005c1a:	dcf2      	bgt.n	8005c02 <_printf_i+0x21e>
 8005c1c:	e7eb      	b.n	8005bf6 <_printf_i+0x212>
 8005c1e:	2500      	movs	r5, #0
 8005c20:	f104 0619 	add.w	r6, r4, #25
 8005c24:	e7f5      	b.n	8005c12 <_printf_i+0x22e>
 8005c26:	bf00      	nop
 8005c28:	0805338e 	.word	0x0805338e
 8005c2c:	0805339f 	.word	0x0805339f

08005c30 <siprintf>:
 8005c30:	b40e      	push	{r1, r2, r3}
 8005c32:	b500      	push	{lr}
 8005c34:	b09c      	sub	sp, #112	; 0x70
 8005c36:	ab1d      	add	r3, sp, #116	; 0x74
 8005c38:	9002      	str	r0, [sp, #8]
 8005c3a:	9006      	str	r0, [sp, #24]
 8005c3c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005c40:	4809      	ldr	r0, [pc, #36]	; (8005c68 <siprintf+0x38>)
 8005c42:	9107      	str	r1, [sp, #28]
 8005c44:	9104      	str	r1, [sp, #16]
 8005c46:	4909      	ldr	r1, [pc, #36]	; (8005c6c <siprintf+0x3c>)
 8005c48:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c4c:	9105      	str	r1, [sp, #20]
 8005c4e:	6800      	ldr	r0, [r0, #0]
 8005c50:	9301      	str	r3, [sp, #4]
 8005c52:	a902      	add	r1, sp, #8
 8005c54:	f001 fb32 	bl	80072bc <_svfiprintf_r>
 8005c58:	9b02      	ldr	r3, [sp, #8]
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	701a      	strb	r2, [r3, #0]
 8005c5e:	b01c      	add	sp, #112	; 0x70
 8005c60:	f85d eb04 	ldr.w	lr, [sp], #4
 8005c64:	b003      	add	sp, #12
 8005c66:	4770      	bx	lr
 8005c68:	2000001c 	.word	0x2000001c
 8005c6c:	ffff0208 	.word	0xffff0208

08005c70 <quorem>:
 8005c70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c74:	6903      	ldr	r3, [r0, #16]
 8005c76:	690c      	ldr	r4, [r1, #16]
 8005c78:	42a3      	cmp	r3, r4
 8005c7a:	4607      	mov	r7, r0
 8005c7c:	f2c0 8081 	blt.w	8005d82 <quorem+0x112>
 8005c80:	3c01      	subs	r4, #1
 8005c82:	f101 0814 	add.w	r8, r1, #20
 8005c86:	f100 0514 	add.w	r5, r0, #20
 8005c8a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005c8e:	9301      	str	r3, [sp, #4]
 8005c90:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005c94:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005c98:	3301      	adds	r3, #1
 8005c9a:	429a      	cmp	r2, r3
 8005c9c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005ca0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005ca4:	fbb2 f6f3 	udiv	r6, r2, r3
 8005ca8:	d331      	bcc.n	8005d0e <quorem+0x9e>
 8005caa:	f04f 0e00 	mov.w	lr, #0
 8005cae:	4640      	mov	r0, r8
 8005cb0:	46ac      	mov	ip, r5
 8005cb2:	46f2      	mov	sl, lr
 8005cb4:	f850 2b04 	ldr.w	r2, [r0], #4
 8005cb8:	b293      	uxth	r3, r2
 8005cba:	fb06 e303 	mla	r3, r6, r3, lr
 8005cbe:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005cc2:	b29b      	uxth	r3, r3
 8005cc4:	ebaa 0303 	sub.w	r3, sl, r3
 8005cc8:	0c12      	lsrs	r2, r2, #16
 8005cca:	f8dc a000 	ldr.w	sl, [ip]
 8005cce:	fb06 e202 	mla	r2, r6, r2, lr
 8005cd2:	fa13 f38a 	uxtah	r3, r3, sl
 8005cd6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005cda:	fa1f fa82 	uxth.w	sl, r2
 8005cde:	f8dc 2000 	ldr.w	r2, [ip]
 8005ce2:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8005ce6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005cea:	b29b      	uxth	r3, r3
 8005cec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005cf0:	4581      	cmp	r9, r0
 8005cf2:	f84c 3b04 	str.w	r3, [ip], #4
 8005cf6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005cfa:	d2db      	bcs.n	8005cb4 <quorem+0x44>
 8005cfc:	f855 300b 	ldr.w	r3, [r5, fp]
 8005d00:	b92b      	cbnz	r3, 8005d0e <quorem+0x9e>
 8005d02:	9b01      	ldr	r3, [sp, #4]
 8005d04:	3b04      	subs	r3, #4
 8005d06:	429d      	cmp	r5, r3
 8005d08:	461a      	mov	r2, r3
 8005d0a:	d32e      	bcc.n	8005d6a <quorem+0xfa>
 8005d0c:	613c      	str	r4, [r7, #16]
 8005d0e:	4638      	mov	r0, r7
 8005d10:	f001 f8be 	bl	8006e90 <__mcmp>
 8005d14:	2800      	cmp	r0, #0
 8005d16:	db24      	blt.n	8005d62 <quorem+0xf2>
 8005d18:	3601      	adds	r6, #1
 8005d1a:	4628      	mov	r0, r5
 8005d1c:	f04f 0c00 	mov.w	ip, #0
 8005d20:	f858 2b04 	ldr.w	r2, [r8], #4
 8005d24:	f8d0 e000 	ldr.w	lr, [r0]
 8005d28:	b293      	uxth	r3, r2
 8005d2a:	ebac 0303 	sub.w	r3, ip, r3
 8005d2e:	0c12      	lsrs	r2, r2, #16
 8005d30:	fa13 f38e 	uxtah	r3, r3, lr
 8005d34:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005d38:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005d3c:	b29b      	uxth	r3, r3
 8005d3e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005d42:	45c1      	cmp	r9, r8
 8005d44:	f840 3b04 	str.w	r3, [r0], #4
 8005d48:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005d4c:	d2e8      	bcs.n	8005d20 <quorem+0xb0>
 8005d4e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005d52:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005d56:	b922      	cbnz	r2, 8005d62 <quorem+0xf2>
 8005d58:	3b04      	subs	r3, #4
 8005d5a:	429d      	cmp	r5, r3
 8005d5c:	461a      	mov	r2, r3
 8005d5e:	d30a      	bcc.n	8005d76 <quorem+0x106>
 8005d60:	613c      	str	r4, [r7, #16]
 8005d62:	4630      	mov	r0, r6
 8005d64:	b003      	add	sp, #12
 8005d66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d6a:	6812      	ldr	r2, [r2, #0]
 8005d6c:	3b04      	subs	r3, #4
 8005d6e:	2a00      	cmp	r2, #0
 8005d70:	d1cc      	bne.n	8005d0c <quorem+0x9c>
 8005d72:	3c01      	subs	r4, #1
 8005d74:	e7c7      	b.n	8005d06 <quorem+0x96>
 8005d76:	6812      	ldr	r2, [r2, #0]
 8005d78:	3b04      	subs	r3, #4
 8005d7a:	2a00      	cmp	r2, #0
 8005d7c:	d1f0      	bne.n	8005d60 <quorem+0xf0>
 8005d7e:	3c01      	subs	r4, #1
 8005d80:	e7eb      	b.n	8005d5a <quorem+0xea>
 8005d82:	2000      	movs	r0, #0
 8005d84:	e7ee      	b.n	8005d64 <quorem+0xf4>
	...

08005d88 <_dtoa_r>:
 8005d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d8c:	ed2d 8b02 	vpush	{d8}
 8005d90:	ec57 6b10 	vmov	r6, r7, d0
 8005d94:	b095      	sub	sp, #84	; 0x54
 8005d96:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005d98:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005d9c:	9105      	str	r1, [sp, #20]
 8005d9e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8005da2:	4604      	mov	r4, r0
 8005da4:	9209      	str	r2, [sp, #36]	; 0x24
 8005da6:	930f      	str	r3, [sp, #60]	; 0x3c
 8005da8:	b975      	cbnz	r5, 8005dc8 <_dtoa_r+0x40>
 8005daa:	2010      	movs	r0, #16
 8005dac:	f000 fddc 	bl	8006968 <malloc>
 8005db0:	4602      	mov	r2, r0
 8005db2:	6260      	str	r0, [r4, #36]	; 0x24
 8005db4:	b920      	cbnz	r0, 8005dc0 <_dtoa_r+0x38>
 8005db6:	4bb2      	ldr	r3, [pc, #712]	; (8006080 <_dtoa_r+0x2f8>)
 8005db8:	21ea      	movs	r1, #234	; 0xea
 8005dba:	48b2      	ldr	r0, [pc, #712]	; (8006084 <_dtoa_r+0x2fc>)
 8005dbc:	f001 fb8e 	bl	80074dc <__assert_func>
 8005dc0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005dc4:	6005      	str	r5, [r0, #0]
 8005dc6:	60c5      	str	r5, [r0, #12]
 8005dc8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005dca:	6819      	ldr	r1, [r3, #0]
 8005dcc:	b151      	cbz	r1, 8005de4 <_dtoa_r+0x5c>
 8005dce:	685a      	ldr	r2, [r3, #4]
 8005dd0:	604a      	str	r2, [r1, #4]
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	4093      	lsls	r3, r2
 8005dd6:	608b      	str	r3, [r1, #8]
 8005dd8:	4620      	mov	r0, r4
 8005dda:	f000 fe1b 	bl	8006a14 <_Bfree>
 8005dde:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005de0:	2200      	movs	r2, #0
 8005de2:	601a      	str	r2, [r3, #0]
 8005de4:	1e3b      	subs	r3, r7, #0
 8005de6:	bfb9      	ittee	lt
 8005de8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005dec:	9303      	strlt	r3, [sp, #12]
 8005dee:	2300      	movge	r3, #0
 8005df0:	f8c8 3000 	strge.w	r3, [r8]
 8005df4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8005df8:	4ba3      	ldr	r3, [pc, #652]	; (8006088 <_dtoa_r+0x300>)
 8005dfa:	bfbc      	itt	lt
 8005dfc:	2201      	movlt	r2, #1
 8005dfe:	f8c8 2000 	strlt.w	r2, [r8]
 8005e02:	ea33 0309 	bics.w	r3, r3, r9
 8005e06:	d11b      	bne.n	8005e40 <_dtoa_r+0xb8>
 8005e08:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005e0a:	f242 730f 	movw	r3, #9999	; 0x270f
 8005e0e:	6013      	str	r3, [r2, #0]
 8005e10:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005e14:	4333      	orrs	r3, r6
 8005e16:	f000 857a 	beq.w	800690e <_dtoa_r+0xb86>
 8005e1a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005e1c:	b963      	cbnz	r3, 8005e38 <_dtoa_r+0xb0>
 8005e1e:	4b9b      	ldr	r3, [pc, #620]	; (800608c <_dtoa_r+0x304>)
 8005e20:	e024      	b.n	8005e6c <_dtoa_r+0xe4>
 8005e22:	4b9b      	ldr	r3, [pc, #620]	; (8006090 <_dtoa_r+0x308>)
 8005e24:	9300      	str	r3, [sp, #0]
 8005e26:	3308      	adds	r3, #8
 8005e28:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005e2a:	6013      	str	r3, [r2, #0]
 8005e2c:	9800      	ldr	r0, [sp, #0]
 8005e2e:	b015      	add	sp, #84	; 0x54
 8005e30:	ecbd 8b02 	vpop	{d8}
 8005e34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e38:	4b94      	ldr	r3, [pc, #592]	; (800608c <_dtoa_r+0x304>)
 8005e3a:	9300      	str	r3, [sp, #0]
 8005e3c:	3303      	adds	r3, #3
 8005e3e:	e7f3      	b.n	8005e28 <_dtoa_r+0xa0>
 8005e40:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005e44:	2200      	movs	r2, #0
 8005e46:	ec51 0b17 	vmov	r0, r1, d7
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8005e50:	f7fa fe4a 	bl	8000ae8 <__aeabi_dcmpeq>
 8005e54:	4680      	mov	r8, r0
 8005e56:	b158      	cbz	r0, 8005e70 <_dtoa_r+0xe8>
 8005e58:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	6013      	str	r3, [r2, #0]
 8005e5e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	f000 8551 	beq.w	8006908 <_dtoa_r+0xb80>
 8005e66:	488b      	ldr	r0, [pc, #556]	; (8006094 <_dtoa_r+0x30c>)
 8005e68:	6018      	str	r0, [r3, #0]
 8005e6a:	1e43      	subs	r3, r0, #1
 8005e6c:	9300      	str	r3, [sp, #0]
 8005e6e:	e7dd      	b.n	8005e2c <_dtoa_r+0xa4>
 8005e70:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8005e74:	aa12      	add	r2, sp, #72	; 0x48
 8005e76:	a913      	add	r1, sp, #76	; 0x4c
 8005e78:	4620      	mov	r0, r4
 8005e7a:	f001 f8ad 	bl	8006fd8 <__d2b>
 8005e7e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005e82:	4683      	mov	fp, r0
 8005e84:	2d00      	cmp	r5, #0
 8005e86:	d07c      	beq.n	8005f82 <_dtoa_r+0x1fa>
 8005e88:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005e8a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8005e8e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005e92:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8005e96:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005e9a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005e9e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005ea2:	4b7d      	ldr	r3, [pc, #500]	; (8006098 <_dtoa_r+0x310>)
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	4630      	mov	r0, r6
 8005ea8:	4639      	mov	r1, r7
 8005eaa:	f7fa f9fd 	bl	80002a8 <__aeabi_dsub>
 8005eae:	a36e      	add	r3, pc, #440	; (adr r3, 8006068 <_dtoa_r+0x2e0>)
 8005eb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eb4:	f7fa fbb0 	bl	8000618 <__aeabi_dmul>
 8005eb8:	a36d      	add	r3, pc, #436	; (adr r3, 8006070 <_dtoa_r+0x2e8>)
 8005eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ebe:	f7fa f9f5 	bl	80002ac <__adddf3>
 8005ec2:	4606      	mov	r6, r0
 8005ec4:	4628      	mov	r0, r5
 8005ec6:	460f      	mov	r7, r1
 8005ec8:	f7fa fb3c 	bl	8000544 <__aeabi_i2d>
 8005ecc:	a36a      	add	r3, pc, #424	; (adr r3, 8006078 <_dtoa_r+0x2f0>)
 8005ece:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ed2:	f7fa fba1 	bl	8000618 <__aeabi_dmul>
 8005ed6:	4602      	mov	r2, r0
 8005ed8:	460b      	mov	r3, r1
 8005eda:	4630      	mov	r0, r6
 8005edc:	4639      	mov	r1, r7
 8005ede:	f7fa f9e5 	bl	80002ac <__adddf3>
 8005ee2:	4606      	mov	r6, r0
 8005ee4:	460f      	mov	r7, r1
 8005ee6:	f7fa fe47 	bl	8000b78 <__aeabi_d2iz>
 8005eea:	2200      	movs	r2, #0
 8005eec:	4682      	mov	sl, r0
 8005eee:	2300      	movs	r3, #0
 8005ef0:	4630      	mov	r0, r6
 8005ef2:	4639      	mov	r1, r7
 8005ef4:	f7fa fe02 	bl	8000afc <__aeabi_dcmplt>
 8005ef8:	b148      	cbz	r0, 8005f0e <_dtoa_r+0x186>
 8005efa:	4650      	mov	r0, sl
 8005efc:	f7fa fb22 	bl	8000544 <__aeabi_i2d>
 8005f00:	4632      	mov	r2, r6
 8005f02:	463b      	mov	r3, r7
 8005f04:	f7fa fdf0 	bl	8000ae8 <__aeabi_dcmpeq>
 8005f08:	b908      	cbnz	r0, 8005f0e <_dtoa_r+0x186>
 8005f0a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005f0e:	f1ba 0f16 	cmp.w	sl, #22
 8005f12:	d854      	bhi.n	8005fbe <_dtoa_r+0x236>
 8005f14:	4b61      	ldr	r3, [pc, #388]	; (800609c <_dtoa_r+0x314>)
 8005f16:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f1e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005f22:	f7fa fdeb 	bl	8000afc <__aeabi_dcmplt>
 8005f26:	2800      	cmp	r0, #0
 8005f28:	d04b      	beq.n	8005fc2 <_dtoa_r+0x23a>
 8005f2a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005f2e:	2300      	movs	r3, #0
 8005f30:	930e      	str	r3, [sp, #56]	; 0x38
 8005f32:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005f34:	1b5d      	subs	r5, r3, r5
 8005f36:	1e6b      	subs	r3, r5, #1
 8005f38:	9304      	str	r3, [sp, #16]
 8005f3a:	bf43      	ittte	mi
 8005f3c:	2300      	movmi	r3, #0
 8005f3e:	f1c5 0801 	rsbmi	r8, r5, #1
 8005f42:	9304      	strmi	r3, [sp, #16]
 8005f44:	f04f 0800 	movpl.w	r8, #0
 8005f48:	f1ba 0f00 	cmp.w	sl, #0
 8005f4c:	db3b      	blt.n	8005fc6 <_dtoa_r+0x23e>
 8005f4e:	9b04      	ldr	r3, [sp, #16]
 8005f50:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8005f54:	4453      	add	r3, sl
 8005f56:	9304      	str	r3, [sp, #16]
 8005f58:	2300      	movs	r3, #0
 8005f5a:	9306      	str	r3, [sp, #24]
 8005f5c:	9b05      	ldr	r3, [sp, #20]
 8005f5e:	2b09      	cmp	r3, #9
 8005f60:	d869      	bhi.n	8006036 <_dtoa_r+0x2ae>
 8005f62:	2b05      	cmp	r3, #5
 8005f64:	bfc4      	itt	gt
 8005f66:	3b04      	subgt	r3, #4
 8005f68:	9305      	strgt	r3, [sp, #20]
 8005f6a:	9b05      	ldr	r3, [sp, #20]
 8005f6c:	f1a3 0302 	sub.w	r3, r3, #2
 8005f70:	bfcc      	ite	gt
 8005f72:	2500      	movgt	r5, #0
 8005f74:	2501      	movle	r5, #1
 8005f76:	2b03      	cmp	r3, #3
 8005f78:	d869      	bhi.n	800604e <_dtoa_r+0x2c6>
 8005f7a:	e8df f003 	tbb	[pc, r3]
 8005f7e:	4e2c      	.short	0x4e2c
 8005f80:	5a4c      	.short	0x5a4c
 8005f82:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8005f86:	441d      	add	r5, r3
 8005f88:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005f8c:	2b20      	cmp	r3, #32
 8005f8e:	bfc1      	itttt	gt
 8005f90:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005f94:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005f98:	fa09 f303 	lslgt.w	r3, r9, r3
 8005f9c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005fa0:	bfda      	itte	le
 8005fa2:	f1c3 0320 	rsble	r3, r3, #32
 8005fa6:	fa06 f003 	lslle.w	r0, r6, r3
 8005faa:	4318      	orrgt	r0, r3
 8005fac:	f7fa faba 	bl	8000524 <__aeabi_ui2d>
 8005fb0:	2301      	movs	r3, #1
 8005fb2:	4606      	mov	r6, r0
 8005fb4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005fb8:	3d01      	subs	r5, #1
 8005fba:	9310      	str	r3, [sp, #64]	; 0x40
 8005fbc:	e771      	b.n	8005ea2 <_dtoa_r+0x11a>
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	e7b6      	b.n	8005f30 <_dtoa_r+0x1a8>
 8005fc2:	900e      	str	r0, [sp, #56]	; 0x38
 8005fc4:	e7b5      	b.n	8005f32 <_dtoa_r+0x1aa>
 8005fc6:	f1ca 0300 	rsb	r3, sl, #0
 8005fca:	9306      	str	r3, [sp, #24]
 8005fcc:	2300      	movs	r3, #0
 8005fce:	eba8 080a 	sub.w	r8, r8, sl
 8005fd2:	930d      	str	r3, [sp, #52]	; 0x34
 8005fd4:	e7c2      	b.n	8005f5c <_dtoa_r+0x1d4>
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	9308      	str	r3, [sp, #32]
 8005fda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	dc39      	bgt.n	8006054 <_dtoa_r+0x2cc>
 8005fe0:	f04f 0901 	mov.w	r9, #1
 8005fe4:	f8cd 9004 	str.w	r9, [sp, #4]
 8005fe8:	464b      	mov	r3, r9
 8005fea:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8005fee:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	6042      	str	r2, [r0, #4]
 8005ff4:	2204      	movs	r2, #4
 8005ff6:	f102 0614 	add.w	r6, r2, #20
 8005ffa:	429e      	cmp	r6, r3
 8005ffc:	6841      	ldr	r1, [r0, #4]
 8005ffe:	d92f      	bls.n	8006060 <_dtoa_r+0x2d8>
 8006000:	4620      	mov	r0, r4
 8006002:	f000 fcc7 	bl	8006994 <_Balloc>
 8006006:	9000      	str	r0, [sp, #0]
 8006008:	2800      	cmp	r0, #0
 800600a:	d14b      	bne.n	80060a4 <_dtoa_r+0x31c>
 800600c:	4b24      	ldr	r3, [pc, #144]	; (80060a0 <_dtoa_r+0x318>)
 800600e:	4602      	mov	r2, r0
 8006010:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006014:	e6d1      	b.n	8005dba <_dtoa_r+0x32>
 8006016:	2301      	movs	r3, #1
 8006018:	e7de      	b.n	8005fd8 <_dtoa_r+0x250>
 800601a:	2300      	movs	r3, #0
 800601c:	9308      	str	r3, [sp, #32]
 800601e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006020:	eb0a 0903 	add.w	r9, sl, r3
 8006024:	f109 0301 	add.w	r3, r9, #1
 8006028:	2b01      	cmp	r3, #1
 800602a:	9301      	str	r3, [sp, #4]
 800602c:	bfb8      	it	lt
 800602e:	2301      	movlt	r3, #1
 8006030:	e7dd      	b.n	8005fee <_dtoa_r+0x266>
 8006032:	2301      	movs	r3, #1
 8006034:	e7f2      	b.n	800601c <_dtoa_r+0x294>
 8006036:	2501      	movs	r5, #1
 8006038:	2300      	movs	r3, #0
 800603a:	9305      	str	r3, [sp, #20]
 800603c:	9508      	str	r5, [sp, #32]
 800603e:	f04f 39ff 	mov.w	r9, #4294967295
 8006042:	2200      	movs	r2, #0
 8006044:	f8cd 9004 	str.w	r9, [sp, #4]
 8006048:	2312      	movs	r3, #18
 800604a:	9209      	str	r2, [sp, #36]	; 0x24
 800604c:	e7cf      	b.n	8005fee <_dtoa_r+0x266>
 800604e:	2301      	movs	r3, #1
 8006050:	9308      	str	r3, [sp, #32]
 8006052:	e7f4      	b.n	800603e <_dtoa_r+0x2b6>
 8006054:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8006058:	f8cd 9004 	str.w	r9, [sp, #4]
 800605c:	464b      	mov	r3, r9
 800605e:	e7c6      	b.n	8005fee <_dtoa_r+0x266>
 8006060:	3101      	adds	r1, #1
 8006062:	6041      	str	r1, [r0, #4]
 8006064:	0052      	lsls	r2, r2, #1
 8006066:	e7c6      	b.n	8005ff6 <_dtoa_r+0x26e>
 8006068:	636f4361 	.word	0x636f4361
 800606c:	3fd287a7 	.word	0x3fd287a7
 8006070:	8b60c8b3 	.word	0x8b60c8b3
 8006074:	3fc68a28 	.word	0x3fc68a28
 8006078:	509f79fb 	.word	0x509f79fb
 800607c:	3fd34413 	.word	0x3fd34413
 8006080:	080533bd 	.word	0x080533bd
 8006084:	080533d4 	.word	0x080533d4
 8006088:	7ff00000 	.word	0x7ff00000
 800608c:	080533b9 	.word	0x080533b9
 8006090:	080533b0 	.word	0x080533b0
 8006094:	0805338d 	.word	0x0805338d
 8006098:	3ff80000 	.word	0x3ff80000
 800609c:	080534d0 	.word	0x080534d0
 80060a0:	08053433 	.word	0x08053433
 80060a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80060a6:	9a00      	ldr	r2, [sp, #0]
 80060a8:	601a      	str	r2, [r3, #0]
 80060aa:	9b01      	ldr	r3, [sp, #4]
 80060ac:	2b0e      	cmp	r3, #14
 80060ae:	f200 80ad 	bhi.w	800620c <_dtoa_r+0x484>
 80060b2:	2d00      	cmp	r5, #0
 80060b4:	f000 80aa 	beq.w	800620c <_dtoa_r+0x484>
 80060b8:	f1ba 0f00 	cmp.w	sl, #0
 80060bc:	dd36      	ble.n	800612c <_dtoa_r+0x3a4>
 80060be:	4ac3      	ldr	r2, [pc, #780]	; (80063cc <_dtoa_r+0x644>)
 80060c0:	f00a 030f 	and.w	r3, sl, #15
 80060c4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80060c8:	ed93 7b00 	vldr	d7, [r3]
 80060cc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80060d0:	ea4f 172a 	mov.w	r7, sl, asr #4
 80060d4:	eeb0 8a47 	vmov.f32	s16, s14
 80060d8:	eef0 8a67 	vmov.f32	s17, s15
 80060dc:	d016      	beq.n	800610c <_dtoa_r+0x384>
 80060de:	4bbc      	ldr	r3, [pc, #752]	; (80063d0 <_dtoa_r+0x648>)
 80060e0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80060e4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80060e8:	f7fa fbc0 	bl	800086c <__aeabi_ddiv>
 80060ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80060f0:	f007 070f 	and.w	r7, r7, #15
 80060f4:	2503      	movs	r5, #3
 80060f6:	4eb6      	ldr	r6, [pc, #728]	; (80063d0 <_dtoa_r+0x648>)
 80060f8:	b957      	cbnz	r7, 8006110 <_dtoa_r+0x388>
 80060fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80060fe:	ec53 2b18 	vmov	r2, r3, d8
 8006102:	f7fa fbb3 	bl	800086c <__aeabi_ddiv>
 8006106:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800610a:	e029      	b.n	8006160 <_dtoa_r+0x3d8>
 800610c:	2502      	movs	r5, #2
 800610e:	e7f2      	b.n	80060f6 <_dtoa_r+0x36e>
 8006110:	07f9      	lsls	r1, r7, #31
 8006112:	d508      	bpl.n	8006126 <_dtoa_r+0x39e>
 8006114:	ec51 0b18 	vmov	r0, r1, d8
 8006118:	e9d6 2300 	ldrd	r2, r3, [r6]
 800611c:	f7fa fa7c 	bl	8000618 <__aeabi_dmul>
 8006120:	ec41 0b18 	vmov	d8, r0, r1
 8006124:	3501      	adds	r5, #1
 8006126:	107f      	asrs	r7, r7, #1
 8006128:	3608      	adds	r6, #8
 800612a:	e7e5      	b.n	80060f8 <_dtoa_r+0x370>
 800612c:	f000 80a6 	beq.w	800627c <_dtoa_r+0x4f4>
 8006130:	f1ca 0600 	rsb	r6, sl, #0
 8006134:	4ba5      	ldr	r3, [pc, #660]	; (80063cc <_dtoa_r+0x644>)
 8006136:	4fa6      	ldr	r7, [pc, #664]	; (80063d0 <_dtoa_r+0x648>)
 8006138:	f006 020f 	and.w	r2, r6, #15
 800613c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006144:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006148:	f7fa fa66 	bl	8000618 <__aeabi_dmul>
 800614c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006150:	1136      	asrs	r6, r6, #4
 8006152:	2300      	movs	r3, #0
 8006154:	2502      	movs	r5, #2
 8006156:	2e00      	cmp	r6, #0
 8006158:	f040 8085 	bne.w	8006266 <_dtoa_r+0x4de>
 800615c:	2b00      	cmp	r3, #0
 800615e:	d1d2      	bne.n	8006106 <_dtoa_r+0x37e>
 8006160:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006162:	2b00      	cmp	r3, #0
 8006164:	f000 808c 	beq.w	8006280 <_dtoa_r+0x4f8>
 8006168:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800616c:	4b99      	ldr	r3, [pc, #612]	; (80063d4 <_dtoa_r+0x64c>)
 800616e:	2200      	movs	r2, #0
 8006170:	4630      	mov	r0, r6
 8006172:	4639      	mov	r1, r7
 8006174:	f7fa fcc2 	bl	8000afc <__aeabi_dcmplt>
 8006178:	2800      	cmp	r0, #0
 800617a:	f000 8081 	beq.w	8006280 <_dtoa_r+0x4f8>
 800617e:	9b01      	ldr	r3, [sp, #4]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d07d      	beq.n	8006280 <_dtoa_r+0x4f8>
 8006184:	f1b9 0f00 	cmp.w	r9, #0
 8006188:	dd3c      	ble.n	8006204 <_dtoa_r+0x47c>
 800618a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800618e:	9307      	str	r3, [sp, #28]
 8006190:	2200      	movs	r2, #0
 8006192:	4b91      	ldr	r3, [pc, #580]	; (80063d8 <_dtoa_r+0x650>)
 8006194:	4630      	mov	r0, r6
 8006196:	4639      	mov	r1, r7
 8006198:	f7fa fa3e 	bl	8000618 <__aeabi_dmul>
 800619c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80061a0:	3501      	adds	r5, #1
 80061a2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80061a6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80061aa:	4628      	mov	r0, r5
 80061ac:	f7fa f9ca 	bl	8000544 <__aeabi_i2d>
 80061b0:	4632      	mov	r2, r6
 80061b2:	463b      	mov	r3, r7
 80061b4:	f7fa fa30 	bl	8000618 <__aeabi_dmul>
 80061b8:	4b88      	ldr	r3, [pc, #544]	; (80063dc <_dtoa_r+0x654>)
 80061ba:	2200      	movs	r2, #0
 80061bc:	f7fa f876 	bl	80002ac <__adddf3>
 80061c0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80061c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80061c8:	9303      	str	r3, [sp, #12]
 80061ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d15c      	bne.n	800628a <_dtoa_r+0x502>
 80061d0:	4b83      	ldr	r3, [pc, #524]	; (80063e0 <_dtoa_r+0x658>)
 80061d2:	2200      	movs	r2, #0
 80061d4:	4630      	mov	r0, r6
 80061d6:	4639      	mov	r1, r7
 80061d8:	f7fa f866 	bl	80002a8 <__aeabi_dsub>
 80061dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80061e0:	4606      	mov	r6, r0
 80061e2:	460f      	mov	r7, r1
 80061e4:	f7fa fca8 	bl	8000b38 <__aeabi_dcmpgt>
 80061e8:	2800      	cmp	r0, #0
 80061ea:	f040 8296 	bne.w	800671a <_dtoa_r+0x992>
 80061ee:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80061f2:	4630      	mov	r0, r6
 80061f4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80061f8:	4639      	mov	r1, r7
 80061fa:	f7fa fc7f 	bl	8000afc <__aeabi_dcmplt>
 80061fe:	2800      	cmp	r0, #0
 8006200:	f040 8288 	bne.w	8006714 <_dtoa_r+0x98c>
 8006204:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006208:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800620c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800620e:	2b00      	cmp	r3, #0
 8006210:	f2c0 8158 	blt.w	80064c4 <_dtoa_r+0x73c>
 8006214:	f1ba 0f0e 	cmp.w	sl, #14
 8006218:	f300 8154 	bgt.w	80064c4 <_dtoa_r+0x73c>
 800621c:	4b6b      	ldr	r3, [pc, #428]	; (80063cc <_dtoa_r+0x644>)
 800621e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006222:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006226:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006228:	2b00      	cmp	r3, #0
 800622a:	f280 80e3 	bge.w	80063f4 <_dtoa_r+0x66c>
 800622e:	9b01      	ldr	r3, [sp, #4]
 8006230:	2b00      	cmp	r3, #0
 8006232:	f300 80df 	bgt.w	80063f4 <_dtoa_r+0x66c>
 8006236:	f040 826d 	bne.w	8006714 <_dtoa_r+0x98c>
 800623a:	4b69      	ldr	r3, [pc, #420]	; (80063e0 <_dtoa_r+0x658>)
 800623c:	2200      	movs	r2, #0
 800623e:	4640      	mov	r0, r8
 8006240:	4649      	mov	r1, r9
 8006242:	f7fa f9e9 	bl	8000618 <__aeabi_dmul>
 8006246:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800624a:	f7fa fc6b 	bl	8000b24 <__aeabi_dcmpge>
 800624e:	9e01      	ldr	r6, [sp, #4]
 8006250:	4637      	mov	r7, r6
 8006252:	2800      	cmp	r0, #0
 8006254:	f040 8243 	bne.w	80066de <_dtoa_r+0x956>
 8006258:	9d00      	ldr	r5, [sp, #0]
 800625a:	2331      	movs	r3, #49	; 0x31
 800625c:	f805 3b01 	strb.w	r3, [r5], #1
 8006260:	f10a 0a01 	add.w	sl, sl, #1
 8006264:	e23f      	b.n	80066e6 <_dtoa_r+0x95e>
 8006266:	07f2      	lsls	r2, r6, #31
 8006268:	d505      	bpl.n	8006276 <_dtoa_r+0x4ee>
 800626a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800626e:	f7fa f9d3 	bl	8000618 <__aeabi_dmul>
 8006272:	3501      	adds	r5, #1
 8006274:	2301      	movs	r3, #1
 8006276:	1076      	asrs	r6, r6, #1
 8006278:	3708      	adds	r7, #8
 800627a:	e76c      	b.n	8006156 <_dtoa_r+0x3ce>
 800627c:	2502      	movs	r5, #2
 800627e:	e76f      	b.n	8006160 <_dtoa_r+0x3d8>
 8006280:	9b01      	ldr	r3, [sp, #4]
 8006282:	f8cd a01c 	str.w	sl, [sp, #28]
 8006286:	930c      	str	r3, [sp, #48]	; 0x30
 8006288:	e78d      	b.n	80061a6 <_dtoa_r+0x41e>
 800628a:	9900      	ldr	r1, [sp, #0]
 800628c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800628e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006290:	4b4e      	ldr	r3, [pc, #312]	; (80063cc <_dtoa_r+0x644>)
 8006292:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006296:	4401      	add	r1, r0
 8006298:	9102      	str	r1, [sp, #8]
 800629a:	9908      	ldr	r1, [sp, #32]
 800629c:	eeb0 8a47 	vmov.f32	s16, s14
 80062a0:	eef0 8a67 	vmov.f32	s17, s15
 80062a4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80062a8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80062ac:	2900      	cmp	r1, #0
 80062ae:	d045      	beq.n	800633c <_dtoa_r+0x5b4>
 80062b0:	494c      	ldr	r1, [pc, #304]	; (80063e4 <_dtoa_r+0x65c>)
 80062b2:	2000      	movs	r0, #0
 80062b4:	f7fa fada 	bl	800086c <__aeabi_ddiv>
 80062b8:	ec53 2b18 	vmov	r2, r3, d8
 80062bc:	f7f9 fff4 	bl	80002a8 <__aeabi_dsub>
 80062c0:	9d00      	ldr	r5, [sp, #0]
 80062c2:	ec41 0b18 	vmov	d8, r0, r1
 80062c6:	4639      	mov	r1, r7
 80062c8:	4630      	mov	r0, r6
 80062ca:	f7fa fc55 	bl	8000b78 <__aeabi_d2iz>
 80062ce:	900c      	str	r0, [sp, #48]	; 0x30
 80062d0:	f7fa f938 	bl	8000544 <__aeabi_i2d>
 80062d4:	4602      	mov	r2, r0
 80062d6:	460b      	mov	r3, r1
 80062d8:	4630      	mov	r0, r6
 80062da:	4639      	mov	r1, r7
 80062dc:	f7f9 ffe4 	bl	80002a8 <__aeabi_dsub>
 80062e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80062e2:	3330      	adds	r3, #48	; 0x30
 80062e4:	f805 3b01 	strb.w	r3, [r5], #1
 80062e8:	ec53 2b18 	vmov	r2, r3, d8
 80062ec:	4606      	mov	r6, r0
 80062ee:	460f      	mov	r7, r1
 80062f0:	f7fa fc04 	bl	8000afc <__aeabi_dcmplt>
 80062f4:	2800      	cmp	r0, #0
 80062f6:	d165      	bne.n	80063c4 <_dtoa_r+0x63c>
 80062f8:	4632      	mov	r2, r6
 80062fa:	463b      	mov	r3, r7
 80062fc:	4935      	ldr	r1, [pc, #212]	; (80063d4 <_dtoa_r+0x64c>)
 80062fe:	2000      	movs	r0, #0
 8006300:	f7f9 ffd2 	bl	80002a8 <__aeabi_dsub>
 8006304:	ec53 2b18 	vmov	r2, r3, d8
 8006308:	f7fa fbf8 	bl	8000afc <__aeabi_dcmplt>
 800630c:	2800      	cmp	r0, #0
 800630e:	f040 80b9 	bne.w	8006484 <_dtoa_r+0x6fc>
 8006312:	9b02      	ldr	r3, [sp, #8]
 8006314:	429d      	cmp	r5, r3
 8006316:	f43f af75 	beq.w	8006204 <_dtoa_r+0x47c>
 800631a:	4b2f      	ldr	r3, [pc, #188]	; (80063d8 <_dtoa_r+0x650>)
 800631c:	ec51 0b18 	vmov	r0, r1, d8
 8006320:	2200      	movs	r2, #0
 8006322:	f7fa f979 	bl	8000618 <__aeabi_dmul>
 8006326:	4b2c      	ldr	r3, [pc, #176]	; (80063d8 <_dtoa_r+0x650>)
 8006328:	ec41 0b18 	vmov	d8, r0, r1
 800632c:	2200      	movs	r2, #0
 800632e:	4630      	mov	r0, r6
 8006330:	4639      	mov	r1, r7
 8006332:	f7fa f971 	bl	8000618 <__aeabi_dmul>
 8006336:	4606      	mov	r6, r0
 8006338:	460f      	mov	r7, r1
 800633a:	e7c4      	b.n	80062c6 <_dtoa_r+0x53e>
 800633c:	ec51 0b17 	vmov	r0, r1, d7
 8006340:	f7fa f96a 	bl	8000618 <__aeabi_dmul>
 8006344:	9b02      	ldr	r3, [sp, #8]
 8006346:	9d00      	ldr	r5, [sp, #0]
 8006348:	930c      	str	r3, [sp, #48]	; 0x30
 800634a:	ec41 0b18 	vmov	d8, r0, r1
 800634e:	4639      	mov	r1, r7
 8006350:	4630      	mov	r0, r6
 8006352:	f7fa fc11 	bl	8000b78 <__aeabi_d2iz>
 8006356:	9011      	str	r0, [sp, #68]	; 0x44
 8006358:	f7fa f8f4 	bl	8000544 <__aeabi_i2d>
 800635c:	4602      	mov	r2, r0
 800635e:	460b      	mov	r3, r1
 8006360:	4630      	mov	r0, r6
 8006362:	4639      	mov	r1, r7
 8006364:	f7f9 ffa0 	bl	80002a8 <__aeabi_dsub>
 8006368:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800636a:	3330      	adds	r3, #48	; 0x30
 800636c:	f805 3b01 	strb.w	r3, [r5], #1
 8006370:	9b02      	ldr	r3, [sp, #8]
 8006372:	429d      	cmp	r5, r3
 8006374:	4606      	mov	r6, r0
 8006376:	460f      	mov	r7, r1
 8006378:	f04f 0200 	mov.w	r2, #0
 800637c:	d134      	bne.n	80063e8 <_dtoa_r+0x660>
 800637e:	4b19      	ldr	r3, [pc, #100]	; (80063e4 <_dtoa_r+0x65c>)
 8006380:	ec51 0b18 	vmov	r0, r1, d8
 8006384:	f7f9 ff92 	bl	80002ac <__adddf3>
 8006388:	4602      	mov	r2, r0
 800638a:	460b      	mov	r3, r1
 800638c:	4630      	mov	r0, r6
 800638e:	4639      	mov	r1, r7
 8006390:	f7fa fbd2 	bl	8000b38 <__aeabi_dcmpgt>
 8006394:	2800      	cmp	r0, #0
 8006396:	d175      	bne.n	8006484 <_dtoa_r+0x6fc>
 8006398:	ec53 2b18 	vmov	r2, r3, d8
 800639c:	4911      	ldr	r1, [pc, #68]	; (80063e4 <_dtoa_r+0x65c>)
 800639e:	2000      	movs	r0, #0
 80063a0:	f7f9 ff82 	bl	80002a8 <__aeabi_dsub>
 80063a4:	4602      	mov	r2, r0
 80063a6:	460b      	mov	r3, r1
 80063a8:	4630      	mov	r0, r6
 80063aa:	4639      	mov	r1, r7
 80063ac:	f7fa fba6 	bl	8000afc <__aeabi_dcmplt>
 80063b0:	2800      	cmp	r0, #0
 80063b2:	f43f af27 	beq.w	8006204 <_dtoa_r+0x47c>
 80063b6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80063b8:	1e6b      	subs	r3, r5, #1
 80063ba:	930c      	str	r3, [sp, #48]	; 0x30
 80063bc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80063c0:	2b30      	cmp	r3, #48	; 0x30
 80063c2:	d0f8      	beq.n	80063b6 <_dtoa_r+0x62e>
 80063c4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80063c8:	e04a      	b.n	8006460 <_dtoa_r+0x6d8>
 80063ca:	bf00      	nop
 80063cc:	080534d0 	.word	0x080534d0
 80063d0:	080534a8 	.word	0x080534a8
 80063d4:	3ff00000 	.word	0x3ff00000
 80063d8:	40240000 	.word	0x40240000
 80063dc:	401c0000 	.word	0x401c0000
 80063e0:	40140000 	.word	0x40140000
 80063e4:	3fe00000 	.word	0x3fe00000
 80063e8:	4baf      	ldr	r3, [pc, #700]	; (80066a8 <_dtoa_r+0x920>)
 80063ea:	f7fa f915 	bl	8000618 <__aeabi_dmul>
 80063ee:	4606      	mov	r6, r0
 80063f0:	460f      	mov	r7, r1
 80063f2:	e7ac      	b.n	800634e <_dtoa_r+0x5c6>
 80063f4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80063f8:	9d00      	ldr	r5, [sp, #0]
 80063fa:	4642      	mov	r2, r8
 80063fc:	464b      	mov	r3, r9
 80063fe:	4630      	mov	r0, r6
 8006400:	4639      	mov	r1, r7
 8006402:	f7fa fa33 	bl	800086c <__aeabi_ddiv>
 8006406:	f7fa fbb7 	bl	8000b78 <__aeabi_d2iz>
 800640a:	9002      	str	r0, [sp, #8]
 800640c:	f7fa f89a 	bl	8000544 <__aeabi_i2d>
 8006410:	4642      	mov	r2, r8
 8006412:	464b      	mov	r3, r9
 8006414:	f7fa f900 	bl	8000618 <__aeabi_dmul>
 8006418:	4602      	mov	r2, r0
 800641a:	460b      	mov	r3, r1
 800641c:	4630      	mov	r0, r6
 800641e:	4639      	mov	r1, r7
 8006420:	f7f9 ff42 	bl	80002a8 <__aeabi_dsub>
 8006424:	9e02      	ldr	r6, [sp, #8]
 8006426:	9f01      	ldr	r7, [sp, #4]
 8006428:	3630      	adds	r6, #48	; 0x30
 800642a:	f805 6b01 	strb.w	r6, [r5], #1
 800642e:	9e00      	ldr	r6, [sp, #0]
 8006430:	1bae      	subs	r6, r5, r6
 8006432:	42b7      	cmp	r7, r6
 8006434:	4602      	mov	r2, r0
 8006436:	460b      	mov	r3, r1
 8006438:	d137      	bne.n	80064aa <_dtoa_r+0x722>
 800643a:	f7f9 ff37 	bl	80002ac <__adddf3>
 800643e:	4642      	mov	r2, r8
 8006440:	464b      	mov	r3, r9
 8006442:	4606      	mov	r6, r0
 8006444:	460f      	mov	r7, r1
 8006446:	f7fa fb77 	bl	8000b38 <__aeabi_dcmpgt>
 800644a:	b9c8      	cbnz	r0, 8006480 <_dtoa_r+0x6f8>
 800644c:	4642      	mov	r2, r8
 800644e:	464b      	mov	r3, r9
 8006450:	4630      	mov	r0, r6
 8006452:	4639      	mov	r1, r7
 8006454:	f7fa fb48 	bl	8000ae8 <__aeabi_dcmpeq>
 8006458:	b110      	cbz	r0, 8006460 <_dtoa_r+0x6d8>
 800645a:	9b02      	ldr	r3, [sp, #8]
 800645c:	07d9      	lsls	r1, r3, #31
 800645e:	d40f      	bmi.n	8006480 <_dtoa_r+0x6f8>
 8006460:	4620      	mov	r0, r4
 8006462:	4659      	mov	r1, fp
 8006464:	f000 fad6 	bl	8006a14 <_Bfree>
 8006468:	2300      	movs	r3, #0
 800646a:	702b      	strb	r3, [r5, #0]
 800646c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800646e:	f10a 0001 	add.w	r0, sl, #1
 8006472:	6018      	str	r0, [r3, #0]
 8006474:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006476:	2b00      	cmp	r3, #0
 8006478:	f43f acd8 	beq.w	8005e2c <_dtoa_r+0xa4>
 800647c:	601d      	str	r5, [r3, #0]
 800647e:	e4d5      	b.n	8005e2c <_dtoa_r+0xa4>
 8006480:	f8cd a01c 	str.w	sl, [sp, #28]
 8006484:	462b      	mov	r3, r5
 8006486:	461d      	mov	r5, r3
 8006488:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800648c:	2a39      	cmp	r2, #57	; 0x39
 800648e:	d108      	bne.n	80064a2 <_dtoa_r+0x71a>
 8006490:	9a00      	ldr	r2, [sp, #0]
 8006492:	429a      	cmp	r2, r3
 8006494:	d1f7      	bne.n	8006486 <_dtoa_r+0x6fe>
 8006496:	9a07      	ldr	r2, [sp, #28]
 8006498:	9900      	ldr	r1, [sp, #0]
 800649a:	3201      	adds	r2, #1
 800649c:	9207      	str	r2, [sp, #28]
 800649e:	2230      	movs	r2, #48	; 0x30
 80064a0:	700a      	strb	r2, [r1, #0]
 80064a2:	781a      	ldrb	r2, [r3, #0]
 80064a4:	3201      	adds	r2, #1
 80064a6:	701a      	strb	r2, [r3, #0]
 80064a8:	e78c      	b.n	80063c4 <_dtoa_r+0x63c>
 80064aa:	4b7f      	ldr	r3, [pc, #508]	; (80066a8 <_dtoa_r+0x920>)
 80064ac:	2200      	movs	r2, #0
 80064ae:	f7fa f8b3 	bl	8000618 <__aeabi_dmul>
 80064b2:	2200      	movs	r2, #0
 80064b4:	2300      	movs	r3, #0
 80064b6:	4606      	mov	r6, r0
 80064b8:	460f      	mov	r7, r1
 80064ba:	f7fa fb15 	bl	8000ae8 <__aeabi_dcmpeq>
 80064be:	2800      	cmp	r0, #0
 80064c0:	d09b      	beq.n	80063fa <_dtoa_r+0x672>
 80064c2:	e7cd      	b.n	8006460 <_dtoa_r+0x6d8>
 80064c4:	9a08      	ldr	r2, [sp, #32]
 80064c6:	2a00      	cmp	r2, #0
 80064c8:	f000 80c4 	beq.w	8006654 <_dtoa_r+0x8cc>
 80064cc:	9a05      	ldr	r2, [sp, #20]
 80064ce:	2a01      	cmp	r2, #1
 80064d0:	f300 80a8 	bgt.w	8006624 <_dtoa_r+0x89c>
 80064d4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80064d6:	2a00      	cmp	r2, #0
 80064d8:	f000 80a0 	beq.w	800661c <_dtoa_r+0x894>
 80064dc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80064e0:	9e06      	ldr	r6, [sp, #24]
 80064e2:	4645      	mov	r5, r8
 80064e4:	9a04      	ldr	r2, [sp, #16]
 80064e6:	2101      	movs	r1, #1
 80064e8:	441a      	add	r2, r3
 80064ea:	4620      	mov	r0, r4
 80064ec:	4498      	add	r8, r3
 80064ee:	9204      	str	r2, [sp, #16]
 80064f0:	f000 fb4c 	bl	8006b8c <__i2b>
 80064f4:	4607      	mov	r7, r0
 80064f6:	2d00      	cmp	r5, #0
 80064f8:	dd0b      	ble.n	8006512 <_dtoa_r+0x78a>
 80064fa:	9b04      	ldr	r3, [sp, #16]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	dd08      	ble.n	8006512 <_dtoa_r+0x78a>
 8006500:	42ab      	cmp	r3, r5
 8006502:	9a04      	ldr	r2, [sp, #16]
 8006504:	bfa8      	it	ge
 8006506:	462b      	movge	r3, r5
 8006508:	eba8 0803 	sub.w	r8, r8, r3
 800650c:	1aed      	subs	r5, r5, r3
 800650e:	1ad3      	subs	r3, r2, r3
 8006510:	9304      	str	r3, [sp, #16]
 8006512:	9b06      	ldr	r3, [sp, #24]
 8006514:	b1fb      	cbz	r3, 8006556 <_dtoa_r+0x7ce>
 8006516:	9b08      	ldr	r3, [sp, #32]
 8006518:	2b00      	cmp	r3, #0
 800651a:	f000 809f 	beq.w	800665c <_dtoa_r+0x8d4>
 800651e:	2e00      	cmp	r6, #0
 8006520:	dd11      	ble.n	8006546 <_dtoa_r+0x7be>
 8006522:	4639      	mov	r1, r7
 8006524:	4632      	mov	r2, r6
 8006526:	4620      	mov	r0, r4
 8006528:	f000 fbec 	bl	8006d04 <__pow5mult>
 800652c:	465a      	mov	r2, fp
 800652e:	4601      	mov	r1, r0
 8006530:	4607      	mov	r7, r0
 8006532:	4620      	mov	r0, r4
 8006534:	f000 fb40 	bl	8006bb8 <__multiply>
 8006538:	4659      	mov	r1, fp
 800653a:	9007      	str	r0, [sp, #28]
 800653c:	4620      	mov	r0, r4
 800653e:	f000 fa69 	bl	8006a14 <_Bfree>
 8006542:	9b07      	ldr	r3, [sp, #28]
 8006544:	469b      	mov	fp, r3
 8006546:	9b06      	ldr	r3, [sp, #24]
 8006548:	1b9a      	subs	r2, r3, r6
 800654a:	d004      	beq.n	8006556 <_dtoa_r+0x7ce>
 800654c:	4659      	mov	r1, fp
 800654e:	4620      	mov	r0, r4
 8006550:	f000 fbd8 	bl	8006d04 <__pow5mult>
 8006554:	4683      	mov	fp, r0
 8006556:	2101      	movs	r1, #1
 8006558:	4620      	mov	r0, r4
 800655a:	f000 fb17 	bl	8006b8c <__i2b>
 800655e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006560:	2b00      	cmp	r3, #0
 8006562:	4606      	mov	r6, r0
 8006564:	dd7c      	ble.n	8006660 <_dtoa_r+0x8d8>
 8006566:	461a      	mov	r2, r3
 8006568:	4601      	mov	r1, r0
 800656a:	4620      	mov	r0, r4
 800656c:	f000 fbca 	bl	8006d04 <__pow5mult>
 8006570:	9b05      	ldr	r3, [sp, #20]
 8006572:	2b01      	cmp	r3, #1
 8006574:	4606      	mov	r6, r0
 8006576:	dd76      	ble.n	8006666 <_dtoa_r+0x8de>
 8006578:	2300      	movs	r3, #0
 800657a:	9306      	str	r3, [sp, #24]
 800657c:	6933      	ldr	r3, [r6, #16]
 800657e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006582:	6918      	ldr	r0, [r3, #16]
 8006584:	f000 fab2 	bl	8006aec <__hi0bits>
 8006588:	f1c0 0020 	rsb	r0, r0, #32
 800658c:	9b04      	ldr	r3, [sp, #16]
 800658e:	4418      	add	r0, r3
 8006590:	f010 001f 	ands.w	r0, r0, #31
 8006594:	f000 8086 	beq.w	80066a4 <_dtoa_r+0x91c>
 8006598:	f1c0 0320 	rsb	r3, r0, #32
 800659c:	2b04      	cmp	r3, #4
 800659e:	dd7f      	ble.n	80066a0 <_dtoa_r+0x918>
 80065a0:	f1c0 001c 	rsb	r0, r0, #28
 80065a4:	9b04      	ldr	r3, [sp, #16]
 80065a6:	4403      	add	r3, r0
 80065a8:	4480      	add	r8, r0
 80065aa:	4405      	add	r5, r0
 80065ac:	9304      	str	r3, [sp, #16]
 80065ae:	f1b8 0f00 	cmp.w	r8, #0
 80065b2:	dd05      	ble.n	80065c0 <_dtoa_r+0x838>
 80065b4:	4659      	mov	r1, fp
 80065b6:	4642      	mov	r2, r8
 80065b8:	4620      	mov	r0, r4
 80065ba:	f000 fbfd 	bl	8006db8 <__lshift>
 80065be:	4683      	mov	fp, r0
 80065c0:	9b04      	ldr	r3, [sp, #16]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	dd05      	ble.n	80065d2 <_dtoa_r+0x84a>
 80065c6:	4631      	mov	r1, r6
 80065c8:	461a      	mov	r2, r3
 80065ca:	4620      	mov	r0, r4
 80065cc:	f000 fbf4 	bl	8006db8 <__lshift>
 80065d0:	4606      	mov	r6, r0
 80065d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d069      	beq.n	80066ac <_dtoa_r+0x924>
 80065d8:	4631      	mov	r1, r6
 80065da:	4658      	mov	r0, fp
 80065dc:	f000 fc58 	bl	8006e90 <__mcmp>
 80065e0:	2800      	cmp	r0, #0
 80065e2:	da63      	bge.n	80066ac <_dtoa_r+0x924>
 80065e4:	2300      	movs	r3, #0
 80065e6:	4659      	mov	r1, fp
 80065e8:	220a      	movs	r2, #10
 80065ea:	4620      	mov	r0, r4
 80065ec:	f000 fa34 	bl	8006a58 <__multadd>
 80065f0:	9b08      	ldr	r3, [sp, #32]
 80065f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80065f6:	4683      	mov	fp, r0
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	f000 818f 	beq.w	800691c <_dtoa_r+0xb94>
 80065fe:	4639      	mov	r1, r7
 8006600:	2300      	movs	r3, #0
 8006602:	220a      	movs	r2, #10
 8006604:	4620      	mov	r0, r4
 8006606:	f000 fa27 	bl	8006a58 <__multadd>
 800660a:	f1b9 0f00 	cmp.w	r9, #0
 800660e:	4607      	mov	r7, r0
 8006610:	f300 808e 	bgt.w	8006730 <_dtoa_r+0x9a8>
 8006614:	9b05      	ldr	r3, [sp, #20]
 8006616:	2b02      	cmp	r3, #2
 8006618:	dc50      	bgt.n	80066bc <_dtoa_r+0x934>
 800661a:	e089      	b.n	8006730 <_dtoa_r+0x9a8>
 800661c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800661e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006622:	e75d      	b.n	80064e0 <_dtoa_r+0x758>
 8006624:	9b01      	ldr	r3, [sp, #4]
 8006626:	1e5e      	subs	r6, r3, #1
 8006628:	9b06      	ldr	r3, [sp, #24]
 800662a:	42b3      	cmp	r3, r6
 800662c:	bfbf      	itttt	lt
 800662e:	9b06      	ldrlt	r3, [sp, #24]
 8006630:	9606      	strlt	r6, [sp, #24]
 8006632:	1af2      	sublt	r2, r6, r3
 8006634:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8006636:	bfb6      	itet	lt
 8006638:	189b      	addlt	r3, r3, r2
 800663a:	1b9e      	subge	r6, r3, r6
 800663c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800663e:	9b01      	ldr	r3, [sp, #4]
 8006640:	bfb8      	it	lt
 8006642:	2600      	movlt	r6, #0
 8006644:	2b00      	cmp	r3, #0
 8006646:	bfb5      	itete	lt
 8006648:	eba8 0503 	sublt.w	r5, r8, r3
 800664c:	9b01      	ldrge	r3, [sp, #4]
 800664e:	2300      	movlt	r3, #0
 8006650:	4645      	movge	r5, r8
 8006652:	e747      	b.n	80064e4 <_dtoa_r+0x75c>
 8006654:	9e06      	ldr	r6, [sp, #24]
 8006656:	9f08      	ldr	r7, [sp, #32]
 8006658:	4645      	mov	r5, r8
 800665a:	e74c      	b.n	80064f6 <_dtoa_r+0x76e>
 800665c:	9a06      	ldr	r2, [sp, #24]
 800665e:	e775      	b.n	800654c <_dtoa_r+0x7c4>
 8006660:	9b05      	ldr	r3, [sp, #20]
 8006662:	2b01      	cmp	r3, #1
 8006664:	dc18      	bgt.n	8006698 <_dtoa_r+0x910>
 8006666:	9b02      	ldr	r3, [sp, #8]
 8006668:	b9b3      	cbnz	r3, 8006698 <_dtoa_r+0x910>
 800666a:	9b03      	ldr	r3, [sp, #12]
 800666c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006670:	b9a3      	cbnz	r3, 800669c <_dtoa_r+0x914>
 8006672:	9b03      	ldr	r3, [sp, #12]
 8006674:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006678:	0d1b      	lsrs	r3, r3, #20
 800667a:	051b      	lsls	r3, r3, #20
 800667c:	b12b      	cbz	r3, 800668a <_dtoa_r+0x902>
 800667e:	9b04      	ldr	r3, [sp, #16]
 8006680:	3301      	adds	r3, #1
 8006682:	9304      	str	r3, [sp, #16]
 8006684:	f108 0801 	add.w	r8, r8, #1
 8006688:	2301      	movs	r3, #1
 800668a:	9306      	str	r3, [sp, #24]
 800668c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800668e:	2b00      	cmp	r3, #0
 8006690:	f47f af74 	bne.w	800657c <_dtoa_r+0x7f4>
 8006694:	2001      	movs	r0, #1
 8006696:	e779      	b.n	800658c <_dtoa_r+0x804>
 8006698:	2300      	movs	r3, #0
 800669a:	e7f6      	b.n	800668a <_dtoa_r+0x902>
 800669c:	9b02      	ldr	r3, [sp, #8]
 800669e:	e7f4      	b.n	800668a <_dtoa_r+0x902>
 80066a0:	d085      	beq.n	80065ae <_dtoa_r+0x826>
 80066a2:	4618      	mov	r0, r3
 80066a4:	301c      	adds	r0, #28
 80066a6:	e77d      	b.n	80065a4 <_dtoa_r+0x81c>
 80066a8:	40240000 	.word	0x40240000
 80066ac:	9b01      	ldr	r3, [sp, #4]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	dc38      	bgt.n	8006724 <_dtoa_r+0x99c>
 80066b2:	9b05      	ldr	r3, [sp, #20]
 80066b4:	2b02      	cmp	r3, #2
 80066b6:	dd35      	ble.n	8006724 <_dtoa_r+0x99c>
 80066b8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80066bc:	f1b9 0f00 	cmp.w	r9, #0
 80066c0:	d10d      	bne.n	80066de <_dtoa_r+0x956>
 80066c2:	4631      	mov	r1, r6
 80066c4:	464b      	mov	r3, r9
 80066c6:	2205      	movs	r2, #5
 80066c8:	4620      	mov	r0, r4
 80066ca:	f000 f9c5 	bl	8006a58 <__multadd>
 80066ce:	4601      	mov	r1, r0
 80066d0:	4606      	mov	r6, r0
 80066d2:	4658      	mov	r0, fp
 80066d4:	f000 fbdc 	bl	8006e90 <__mcmp>
 80066d8:	2800      	cmp	r0, #0
 80066da:	f73f adbd 	bgt.w	8006258 <_dtoa_r+0x4d0>
 80066de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066e0:	9d00      	ldr	r5, [sp, #0]
 80066e2:	ea6f 0a03 	mvn.w	sl, r3
 80066e6:	f04f 0800 	mov.w	r8, #0
 80066ea:	4631      	mov	r1, r6
 80066ec:	4620      	mov	r0, r4
 80066ee:	f000 f991 	bl	8006a14 <_Bfree>
 80066f2:	2f00      	cmp	r7, #0
 80066f4:	f43f aeb4 	beq.w	8006460 <_dtoa_r+0x6d8>
 80066f8:	f1b8 0f00 	cmp.w	r8, #0
 80066fc:	d005      	beq.n	800670a <_dtoa_r+0x982>
 80066fe:	45b8      	cmp	r8, r7
 8006700:	d003      	beq.n	800670a <_dtoa_r+0x982>
 8006702:	4641      	mov	r1, r8
 8006704:	4620      	mov	r0, r4
 8006706:	f000 f985 	bl	8006a14 <_Bfree>
 800670a:	4639      	mov	r1, r7
 800670c:	4620      	mov	r0, r4
 800670e:	f000 f981 	bl	8006a14 <_Bfree>
 8006712:	e6a5      	b.n	8006460 <_dtoa_r+0x6d8>
 8006714:	2600      	movs	r6, #0
 8006716:	4637      	mov	r7, r6
 8006718:	e7e1      	b.n	80066de <_dtoa_r+0x956>
 800671a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800671c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006720:	4637      	mov	r7, r6
 8006722:	e599      	b.n	8006258 <_dtoa_r+0x4d0>
 8006724:	9b08      	ldr	r3, [sp, #32]
 8006726:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800672a:	2b00      	cmp	r3, #0
 800672c:	f000 80fd 	beq.w	800692a <_dtoa_r+0xba2>
 8006730:	2d00      	cmp	r5, #0
 8006732:	dd05      	ble.n	8006740 <_dtoa_r+0x9b8>
 8006734:	4639      	mov	r1, r7
 8006736:	462a      	mov	r2, r5
 8006738:	4620      	mov	r0, r4
 800673a:	f000 fb3d 	bl	8006db8 <__lshift>
 800673e:	4607      	mov	r7, r0
 8006740:	9b06      	ldr	r3, [sp, #24]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d05c      	beq.n	8006800 <_dtoa_r+0xa78>
 8006746:	6879      	ldr	r1, [r7, #4]
 8006748:	4620      	mov	r0, r4
 800674a:	f000 f923 	bl	8006994 <_Balloc>
 800674e:	4605      	mov	r5, r0
 8006750:	b928      	cbnz	r0, 800675e <_dtoa_r+0x9d6>
 8006752:	4b80      	ldr	r3, [pc, #512]	; (8006954 <_dtoa_r+0xbcc>)
 8006754:	4602      	mov	r2, r0
 8006756:	f240 21ea 	movw	r1, #746	; 0x2ea
 800675a:	f7ff bb2e 	b.w	8005dba <_dtoa_r+0x32>
 800675e:	693a      	ldr	r2, [r7, #16]
 8006760:	3202      	adds	r2, #2
 8006762:	0092      	lsls	r2, r2, #2
 8006764:	f107 010c 	add.w	r1, r7, #12
 8006768:	300c      	adds	r0, #12
 800676a:	f000 f905 	bl	8006978 <memcpy>
 800676e:	2201      	movs	r2, #1
 8006770:	4629      	mov	r1, r5
 8006772:	4620      	mov	r0, r4
 8006774:	f000 fb20 	bl	8006db8 <__lshift>
 8006778:	9b00      	ldr	r3, [sp, #0]
 800677a:	3301      	adds	r3, #1
 800677c:	9301      	str	r3, [sp, #4]
 800677e:	9b00      	ldr	r3, [sp, #0]
 8006780:	444b      	add	r3, r9
 8006782:	9307      	str	r3, [sp, #28]
 8006784:	9b02      	ldr	r3, [sp, #8]
 8006786:	f003 0301 	and.w	r3, r3, #1
 800678a:	46b8      	mov	r8, r7
 800678c:	9306      	str	r3, [sp, #24]
 800678e:	4607      	mov	r7, r0
 8006790:	9b01      	ldr	r3, [sp, #4]
 8006792:	4631      	mov	r1, r6
 8006794:	3b01      	subs	r3, #1
 8006796:	4658      	mov	r0, fp
 8006798:	9302      	str	r3, [sp, #8]
 800679a:	f7ff fa69 	bl	8005c70 <quorem>
 800679e:	4603      	mov	r3, r0
 80067a0:	3330      	adds	r3, #48	; 0x30
 80067a2:	9004      	str	r0, [sp, #16]
 80067a4:	4641      	mov	r1, r8
 80067a6:	4658      	mov	r0, fp
 80067a8:	9308      	str	r3, [sp, #32]
 80067aa:	f000 fb71 	bl	8006e90 <__mcmp>
 80067ae:	463a      	mov	r2, r7
 80067b0:	4681      	mov	r9, r0
 80067b2:	4631      	mov	r1, r6
 80067b4:	4620      	mov	r0, r4
 80067b6:	f000 fb87 	bl	8006ec8 <__mdiff>
 80067ba:	68c2      	ldr	r2, [r0, #12]
 80067bc:	9b08      	ldr	r3, [sp, #32]
 80067be:	4605      	mov	r5, r0
 80067c0:	bb02      	cbnz	r2, 8006804 <_dtoa_r+0xa7c>
 80067c2:	4601      	mov	r1, r0
 80067c4:	4658      	mov	r0, fp
 80067c6:	f000 fb63 	bl	8006e90 <__mcmp>
 80067ca:	9b08      	ldr	r3, [sp, #32]
 80067cc:	4602      	mov	r2, r0
 80067ce:	4629      	mov	r1, r5
 80067d0:	4620      	mov	r0, r4
 80067d2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80067d6:	f000 f91d 	bl	8006a14 <_Bfree>
 80067da:	9b05      	ldr	r3, [sp, #20]
 80067dc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80067de:	9d01      	ldr	r5, [sp, #4]
 80067e0:	ea43 0102 	orr.w	r1, r3, r2
 80067e4:	9b06      	ldr	r3, [sp, #24]
 80067e6:	430b      	orrs	r3, r1
 80067e8:	9b08      	ldr	r3, [sp, #32]
 80067ea:	d10d      	bne.n	8006808 <_dtoa_r+0xa80>
 80067ec:	2b39      	cmp	r3, #57	; 0x39
 80067ee:	d029      	beq.n	8006844 <_dtoa_r+0xabc>
 80067f0:	f1b9 0f00 	cmp.w	r9, #0
 80067f4:	dd01      	ble.n	80067fa <_dtoa_r+0xa72>
 80067f6:	9b04      	ldr	r3, [sp, #16]
 80067f8:	3331      	adds	r3, #49	; 0x31
 80067fa:	9a02      	ldr	r2, [sp, #8]
 80067fc:	7013      	strb	r3, [r2, #0]
 80067fe:	e774      	b.n	80066ea <_dtoa_r+0x962>
 8006800:	4638      	mov	r0, r7
 8006802:	e7b9      	b.n	8006778 <_dtoa_r+0x9f0>
 8006804:	2201      	movs	r2, #1
 8006806:	e7e2      	b.n	80067ce <_dtoa_r+0xa46>
 8006808:	f1b9 0f00 	cmp.w	r9, #0
 800680c:	db06      	blt.n	800681c <_dtoa_r+0xa94>
 800680e:	9905      	ldr	r1, [sp, #20]
 8006810:	ea41 0909 	orr.w	r9, r1, r9
 8006814:	9906      	ldr	r1, [sp, #24]
 8006816:	ea59 0101 	orrs.w	r1, r9, r1
 800681a:	d120      	bne.n	800685e <_dtoa_r+0xad6>
 800681c:	2a00      	cmp	r2, #0
 800681e:	ddec      	ble.n	80067fa <_dtoa_r+0xa72>
 8006820:	4659      	mov	r1, fp
 8006822:	2201      	movs	r2, #1
 8006824:	4620      	mov	r0, r4
 8006826:	9301      	str	r3, [sp, #4]
 8006828:	f000 fac6 	bl	8006db8 <__lshift>
 800682c:	4631      	mov	r1, r6
 800682e:	4683      	mov	fp, r0
 8006830:	f000 fb2e 	bl	8006e90 <__mcmp>
 8006834:	2800      	cmp	r0, #0
 8006836:	9b01      	ldr	r3, [sp, #4]
 8006838:	dc02      	bgt.n	8006840 <_dtoa_r+0xab8>
 800683a:	d1de      	bne.n	80067fa <_dtoa_r+0xa72>
 800683c:	07da      	lsls	r2, r3, #31
 800683e:	d5dc      	bpl.n	80067fa <_dtoa_r+0xa72>
 8006840:	2b39      	cmp	r3, #57	; 0x39
 8006842:	d1d8      	bne.n	80067f6 <_dtoa_r+0xa6e>
 8006844:	9a02      	ldr	r2, [sp, #8]
 8006846:	2339      	movs	r3, #57	; 0x39
 8006848:	7013      	strb	r3, [r2, #0]
 800684a:	462b      	mov	r3, r5
 800684c:	461d      	mov	r5, r3
 800684e:	3b01      	subs	r3, #1
 8006850:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006854:	2a39      	cmp	r2, #57	; 0x39
 8006856:	d050      	beq.n	80068fa <_dtoa_r+0xb72>
 8006858:	3201      	adds	r2, #1
 800685a:	701a      	strb	r2, [r3, #0]
 800685c:	e745      	b.n	80066ea <_dtoa_r+0x962>
 800685e:	2a00      	cmp	r2, #0
 8006860:	dd03      	ble.n	800686a <_dtoa_r+0xae2>
 8006862:	2b39      	cmp	r3, #57	; 0x39
 8006864:	d0ee      	beq.n	8006844 <_dtoa_r+0xabc>
 8006866:	3301      	adds	r3, #1
 8006868:	e7c7      	b.n	80067fa <_dtoa_r+0xa72>
 800686a:	9a01      	ldr	r2, [sp, #4]
 800686c:	9907      	ldr	r1, [sp, #28]
 800686e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006872:	428a      	cmp	r2, r1
 8006874:	d02a      	beq.n	80068cc <_dtoa_r+0xb44>
 8006876:	4659      	mov	r1, fp
 8006878:	2300      	movs	r3, #0
 800687a:	220a      	movs	r2, #10
 800687c:	4620      	mov	r0, r4
 800687e:	f000 f8eb 	bl	8006a58 <__multadd>
 8006882:	45b8      	cmp	r8, r7
 8006884:	4683      	mov	fp, r0
 8006886:	f04f 0300 	mov.w	r3, #0
 800688a:	f04f 020a 	mov.w	r2, #10
 800688e:	4641      	mov	r1, r8
 8006890:	4620      	mov	r0, r4
 8006892:	d107      	bne.n	80068a4 <_dtoa_r+0xb1c>
 8006894:	f000 f8e0 	bl	8006a58 <__multadd>
 8006898:	4680      	mov	r8, r0
 800689a:	4607      	mov	r7, r0
 800689c:	9b01      	ldr	r3, [sp, #4]
 800689e:	3301      	adds	r3, #1
 80068a0:	9301      	str	r3, [sp, #4]
 80068a2:	e775      	b.n	8006790 <_dtoa_r+0xa08>
 80068a4:	f000 f8d8 	bl	8006a58 <__multadd>
 80068a8:	4639      	mov	r1, r7
 80068aa:	4680      	mov	r8, r0
 80068ac:	2300      	movs	r3, #0
 80068ae:	220a      	movs	r2, #10
 80068b0:	4620      	mov	r0, r4
 80068b2:	f000 f8d1 	bl	8006a58 <__multadd>
 80068b6:	4607      	mov	r7, r0
 80068b8:	e7f0      	b.n	800689c <_dtoa_r+0xb14>
 80068ba:	f1b9 0f00 	cmp.w	r9, #0
 80068be:	9a00      	ldr	r2, [sp, #0]
 80068c0:	bfcc      	ite	gt
 80068c2:	464d      	movgt	r5, r9
 80068c4:	2501      	movle	r5, #1
 80068c6:	4415      	add	r5, r2
 80068c8:	f04f 0800 	mov.w	r8, #0
 80068cc:	4659      	mov	r1, fp
 80068ce:	2201      	movs	r2, #1
 80068d0:	4620      	mov	r0, r4
 80068d2:	9301      	str	r3, [sp, #4]
 80068d4:	f000 fa70 	bl	8006db8 <__lshift>
 80068d8:	4631      	mov	r1, r6
 80068da:	4683      	mov	fp, r0
 80068dc:	f000 fad8 	bl	8006e90 <__mcmp>
 80068e0:	2800      	cmp	r0, #0
 80068e2:	dcb2      	bgt.n	800684a <_dtoa_r+0xac2>
 80068e4:	d102      	bne.n	80068ec <_dtoa_r+0xb64>
 80068e6:	9b01      	ldr	r3, [sp, #4]
 80068e8:	07db      	lsls	r3, r3, #31
 80068ea:	d4ae      	bmi.n	800684a <_dtoa_r+0xac2>
 80068ec:	462b      	mov	r3, r5
 80068ee:	461d      	mov	r5, r3
 80068f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80068f4:	2a30      	cmp	r2, #48	; 0x30
 80068f6:	d0fa      	beq.n	80068ee <_dtoa_r+0xb66>
 80068f8:	e6f7      	b.n	80066ea <_dtoa_r+0x962>
 80068fa:	9a00      	ldr	r2, [sp, #0]
 80068fc:	429a      	cmp	r2, r3
 80068fe:	d1a5      	bne.n	800684c <_dtoa_r+0xac4>
 8006900:	f10a 0a01 	add.w	sl, sl, #1
 8006904:	2331      	movs	r3, #49	; 0x31
 8006906:	e779      	b.n	80067fc <_dtoa_r+0xa74>
 8006908:	4b13      	ldr	r3, [pc, #76]	; (8006958 <_dtoa_r+0xbd0>)
 800690a:	f7ff baaf 	b.w	8005e6c <_dtoa_r+0xe4>
 800690e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006910:	2b00      	cmp	r3, #0
 8006912:	f47f aa86 	bne.w	8005e22 <_dtoa_r+0x9a>
 8006916:	4b11      	ldr	r3, [pc, #68]	; (800695c <_dtoa_r+0xbd4>)
 8006918:	f7ff baa8 	b.w	8005e6c <_dtoa_r+0xe4>
 800691c:	f1b9 0f00 	cmp.w	r9, #0
 8006920:	dc03      	bgt.n	800692a <_dtoa_r+0xba2>
 8006922:	9b05      	ldr	r3, [sp, #20]
 8006924:	2b02      	cmp	r3, #2
 8006926:	f73f aec9 	bgt.w	80066bc <_dtoa_r+0x934>
 800692a:	9d00      	ldr	r5, [sp, #0]
 800692c:	4631      	mov	r1, r6
 800692e:	4658      	mov	r0, fp
 8006930:	f7ff f99e 	bl	8005c70 <quorem>
 8006934:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006938:	f805 3b01 	strb.w	r3, [r5], #1
 800693c:	9a00      	ldr	r2, [sp, #0]
 800693e:	1aaa      	subs	r2, r5, r2
 8006940:	4591      	cmp	r9, r2
 8006942:	ddba      	ble.n	80068ba <_dtoa_r+0xb32>
 8006944:	4659      	mov	r1, fp
 8006946:	2300      	movs	r3, #0
 8006948:	220a      	movs	r2, #10
 800694a:	4620      	mov	r0, r4
 800694c:	f000 f884 	bl	8006a58 <__multadd>
 8006950:	4683      	mov	fp, r0
 8006952:	e7eb      	b.n	800692c <_dtoa_r+0xba4>
 8006954:	08053433 	.word	0x08053433
 8006958:	0805338c 	.word	0x0805338c
 800695c:	080533b0 	.word	0x080533b0

08006960 <_localeconv_r>:
 8006960:	4800      	ldr	r0, [pc, #0]	; (8006964 <_localeconv_r+0x4>)
 8006962:	4770      	bx	lr
 8006964:	20000170 	.word	0x20000170

08006968 <malloc>:
 8006968:	4b02      	ldr	r3, [pc, #8]	; (8006974 <malloc+0xc>)
 800696a:	4601      	mov	r1, r0
 800696c:	6818      	ldr	r0, [r3, #0]
 800696e:	f000 bbef 	b.w	8007150 <_malloc_r>
 8006972:	bf00      	nop
 8006974:	2000001c 	.word	0x2000001c

08006978 <memcpy>:
 8006978:	440a      	add	r2, r1
 800697a:	4291      	cmp	r1, r2
 800697c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006980:	d100      	bne.n	8006984 <memcpy+0xc>
 8006982:	4770      	bx	lr
 8006984:	b510      	push	{r4, lr}
 8006986:	f811 4b01 	ldrb.w	r4, [r1], #1
 800698a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800698e:	4291      	cmp	r1, r2
 8006990:	d1f9      	bne.n	8006986 <memcpy+0xe>
 8006992:	bd10      	pop	{r4, pc}

08006994 <_Balloc>:
 8006994:	b570      	push	{r4, r5, r6, lr}
 8006996:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006998:	4604      	mov	r4, r0
 800699a:	460d      	mov	r5, r1
 800699c:	b976      	cbnz	r6, 80069bc <_Balloc+0x28>
 800699e:	2010      	movs	r0, #16
 80069a0:	f7ff ffe2 	bl	8006968 <malloc>
 80069a4:	4602      	mov	r2, r0
 80069a6:	6260      	str	r0, [r4, #36]	; 0x24
 80069a8:	b920      	cbnz	r0, 80069b4 <_Balloc+0x20>
 80069aa:	4b18      	ldr	r3, [pc, #96]	; (8006a0c <_Balloc+0x78>)
 80069ac:	4818      	ldr	r0, [pc, #96]	; (8006a10 <_Balloc+0x7c>)
 80069ae:	2166      	movs	r1, #102	; 0x66
 80069b0:	f000 fd94 	bl	80074dc <__assert_func>
 80069b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80069b8:	6006      	str	r6, [r0, #0]
 80069ba:	60c6      	str	r6, [r0, #12]
 80069bc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80069be:	68f3      	ldr	r3, [r6, #12]
 80069c0:	b183      	cbz	r3, 80069e4 <_Balloc+0x50>
 80069c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80069c4:	68db      	ldr	r3, [r3, #12]
 80069c6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80069ca:	b9b8      	cbnz	r0, 80069fc <_Balloc+0x68>
 80069cc:	2101      	movs	r1, #1
 80069ce:	fa01 f605 	lsl.w	r6, r1, r5
 80069d2:	1d72      	adds	r2, r6, #5
 80069d4:	0092      	lsls	r2, r2, #2
 80069d6:	4620      	mov	r0, r4
 80069d8:	f000 fb5a 	bl	8007090 <_calloc_r>
 80069dc:	b160      	cbz	r0, 80069f8 <_Balloc+0x64>
 80069de:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80069e2:	e00e      	b.n	8006a02 <_Balloc+0x6e>
 80069e4:	2221      	movs	r2, #33	; 0x21
 80069e6:	2104      	movs	r1, #4
 80069e8:	4620      	mov	r0, r4
 80069ea:	f000 fb51 	bl	8007090 <_calloc_r>
 80069ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80069f0:	60f0      	str	r0, [r6, #12]
 80069f2:	68db      	ldr	r3, [r3, #12]
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d1e4      	bne.n	80069c2 <_Balloc+0x2e>
 80069f8:	2000      	movs	r0, #0
 80069fa:	bd70      	pop	{r4, r5, r6, pc}
 80069fc:	6802      	ldr	r2, [r0, #0]
 80069fe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006a02:	2300      	movs	r3, #0
 8006a04:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006a08:	e7f7      	b.n	80069fa <_Balloc+0x66>
 8006a0a:	bf00      	nop
 8006a0c:	080533bd 	.word	0x080533bd
 8006a10:	08053444 	.word	0x08053444

08006a14 <_Bfree>:
 8006a14:	b570      	push	{r4, r5, r6, lr}
 8006a16:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006a18:	4605      	mov	r5, r0
 8006a1a:	460c      	mov	r4, r1
 8006a1c:	b976      	cbnz	r6, 8006a3c <_Bfree+0x28>
 8006a1e:	2010      	movs	r0, #16
 8006a20:	f7ff ffa2 	bl	8006968 <malloc>
 8006a24:	4602      	mov	r2, r0
 8006a26:	6268      	str	r0, [r5, #36]	; 0x24
 8006a28:	b920      	cbnz	r0, 8006a34 <_Bfree+0x20>
 8006a2a:	4b09      	ldr	r3, [pc, #36]	; (8006a50 <_Bfree+0x3c>)
 8006a2c:	4809      	ldr	r0, [pc, #36]	; (8006a54 <_Bfree+0x40>)
 8006a2e:	218a      	movs	r1, #138	; 0x8a
 8006a30:	f000 fd54 	bl	80074dc <__assert_func>
 8006a34:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006a38:	6006      	str	r6, [r0, #0]
 8006a3a:	60c6      	str	r6, [r0, #12]
 8006a3c:	b13c      	cbz	r4, 8006a4e <_Bfree+0x3a>
 8006a3e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006a40:	6862      	ldr	r2, [r4, #4]
 8006a42:	68db      	ldr	r3, [r3, #12]
 8006a44:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006a48:	6021      	str	r1, [r4, #0]
 8006a4a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006a4e:	bd70      	pop	{r4, r5, r6, pc}
 8006a50:	080533bd 	.word	0x080533bd
 8006a54:	08053444 	.word	0x08053444

08006a58 <__multadd>:
 8006a58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a5c:	690e      	ldr	r6, [r1, #16]
 8006a5e:	4607      	mov	r7, r0
 8006a60:	4698      	mov	r8, r3
 8006a62:	460c      	mov	r4, r1
 8006a64:	f101 0014 	add.w	r0, r1, #20
 8006a68:	2300      	movs	r3, #0
 8006a6a:	6805      	ldr	r5, [r0, #0]
 8006a6c:	b2a9      	uxth	r1, r5
 8006a6e:	fb02 8101 	mla	r1, r2, r1, r8
 8006a72:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8006a76:	0c2d      	lsrs	r5, r5, #16
 8006a78:	fb02 c505 	mla	r5, r2, r5, ip
 8006a7c:	b289      	uxth	r1, r1
 8006a7e:	3301      	adds	r3, #1
 8006a80:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8006a84:	429e      	cmp	r6, r3
 8006a86:	f840 1b04 	str.w	r1, [r0], #4
 8006a8a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8006a8e:	dcec      	bgt.n	8006a6a <__multadd+0x12>
 8006a90:	f1b8 0f00 	cmp.w	r8, #0
 8006a94:	d022      	beq.n	8006adc <__multadd+0x84>
 8006a96:	68a3      	ldr	r3, [r4, #8]
 8006a98:	42b3      	cmp	r3, r6
 8006a9a:	dc19      	bgt.n	8006ad0 <__multadd+0x78>
 8006a9c:	6861      	ldr	r1, [r4, #4]
 8006a9e:	4638      	mov	r0, r7
 8006aa0:	3101      	adds	r1, #1
 8006aa2:	f7ff ff77 	bl	8006994 <_Balloc>
 8006aa6:	4605      	mov	r5, r0
 8006aa8:	b928      	cbnz	r0, 8006ab6 <__multadd+0x5e>
 8006aaa:	4602      	mov	r2, r0
 8006aac:	4b0d      	ldr	r3, [pc, #52]	; (8006ae4 <__multadd+0x8c>)
 8006aae:	480e      	ldr	r0, [pc, #56]	; (8006ae8 <__multadd+0x90>)
 8006ab0:	21b5      	movs	r1, #181	; 0xb5
 8006ab2:	f000 fd13 	bl	80074dc <__assert_func>
 8006ab6:	6922      	ldr	r2, [r4, #16]
 8006ab8:	3202      	adds	r2, #2
 8006aba:	f104 010c 	add.w	r1, r4, #12
 8006abe:	0092      	lsls	r2, r2, #2
 8006ac0:	300c      	adds	r0, #12
 8006ac2:	f7ff ff59 	bl	8006978 <memcpy>
 8006ac6:	4621      	mov	r1, r4
 8006ac8:	4638      	mov	r0, r7
 8006aca:	f7ff ffa3 	bl	8006a14 <_Bfree>
 8006ace:	462c      	mov	r4, r5
 8006ad0:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8006ad4:	3601      	adds	r6, #1
 8006ad6:	f8c3 8014 	str.w	r8, [r3, #20]
 8006ada:	6126      	str	r6, [r4, #16]
 8006adc:	4620      	mov	r0, r4
 8006ade:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ae2:	bf00      	nop
 8006ae4:	08053433 	.word	0x08053433
 8006ae8:	08053444 	.word	0x08053444

08006aec <__hi0bits>:
 8006aec:	0c03      	lsrs	r3, r0, #16
 8006aee:	041b      	lsls	r3, r3, #16
 8006af0:	b9d3      	cbnz	r3, 8006b28 <__hi0bits+0x3c>
 8006af2:	0400      	lsls	r0, r0, #16
 8006af4:	2310      	movs	r3, #16
 8006af6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006afa:	bf04      	itt	eq
 8006afc:	0200      	lsleq	r0, r0, #8
 8006afe:	3308      	addeq	r3, #8
 8006b00:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006b04:	bf04      	itt	eq
 8006b06:	0100      	lsleq	r0, r0, #4
 8006b08:	3304      	addeq	r3, #4
 8006b0a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006b0e:	bf04      	itt	eq
 8006b10:	0080      	lsleq	r0, r0, #2
 8006b12:	3302      	addeq	r3, #2
 8006b14:	2800      	cmp	r0, #0
 8006b16:	db05      	blt.n	8006b24 <__hi0bits+0x38>
 8006b18:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006b1c:	f103 0301 	add.w	r3, r3, #1
 8006b20:	bf08      	it	eq
 8006b22:	2320      	moveq	r3, #32
 8006b24:	4618      	mov	r0, r3
 8006b26:	4770      	bx	lr
 8006b28:	2300      	movs	r3, #0
 8006b2a:	e7e4      	b.n	8006af6 <__hi0bits+0xa>

08006b2c <__lo0bits>:
 8006b2c:	6803      	ldr	r3, [r0, #0]
 8006b2e:	f013 0207 	ands.w	r2, r3, #7
 8006b32:	4601      	mov	r1, r0
 8006b34:	d00b      	beq.n	8006b4e <__lo0bits+0x22>
 8006b36:	07da      	lsls	r2, r3, #31
 8006b38:	d424      	bmi.n	8006b84 <__lo0bits+0x58>
 8006b3a:	0798      	lsls	r0, r3, #30
 8006b3c:	bf49      	itett	mi
 8006b3e:	085b      	lsrmi	r3, r3, #1
 8006b40:	089b      	lsrpl	r3, r3, #2
 8006b42:	2001      	movmi	r0, #1
 8006b44:	600b      	strmi	r3, [r1, #0]
 8006b46:	bf5c      	itt	pl
 8006b48:	600b      	strpl	r3, [r1, #0]
 8006b4a:	2002      	movpl	r0, #2
 8006b4c:	4770      	bx	lr
 8006b4e:	b298      	uxth	r0, r3
 8006b50:	b9b0      	cbnz	r0, 8006b80 <__lo0bits+0x54>
 8006b52:	0c1b      	lsrs	r3, r3, #16
 8006b54:	2010      	movs	r0, #16
 8006b56:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006b5a:	bf04      	itt	eq
 8006b5c:	0a1b      	lsreq	r3, r3, #8
 8006b5e:	3008      	addeq	r0, #8
 8006b60:	071a      	lsls	r2, r3, #28
 8006b62:	bf04      	itt	eq
 8006b64:	091b      	lsreq	r3, r3, #4
 8006b66:	3004      	addeq	r0, #4
 8006b68:	079a      	lsls	r2, r3, #30
 8006b6a:	bf04      	itt	eq
 8006b6c:	089b      	lsreq	r3, r3, #2
 8006b6e:	3002      	addeq	r0, #2
 8006b70:	07da      	lsls	r2, r3, #31
 8006b72:	d403      	bmi.n	8006b7c <__lo0bits+0x50>
 8006b74:	085b      	lsrs	r3, r3, #1
 8006b76:	f100 0001 	add.w	r0, r0, #1
 8006b7a:	d005      	beq.n	8006b88 <__lo0bits+0x5c>
 8006b7c:	600b      	str	r3, [r1, #0]
 8006b7e:	4770      	bx	lr
 8006b80:	4610      	mov	r0, r2
 8006b82:	e7e8      	b.n	8006b56 <__lo0bits+0x2a>
 8006b84:	2000      	movs	r0, #0
 8006b86:	4770      	bx	lr
 8006b88:	2020      	movs	r0, #32
 8006b8a:	4770      	bx	lr

08006b8c <__i2b>:
 8006b8c:	b510      	push	{r4, lr}
 8006b8e:	460c      	mov	r4, r1
 8006b90:	2101      	movs	r1, #1
 8006b92:	f7ff feff 	bl	8006994 <_Balloc>
 8006b96:	4602      	mov	r2, r0
 8006b98:	b928      	cbnz	r0, 8006ba6 <__i2b+0x1a>
 8006b9a:	4b05      	ldr	r3, [pc, #20]	; (8006bb0 <__i2b+0x24>)
 8006b9c:	4805      	ldr	r0, [pc, #20]	; (8006bb4 <__i2b+0x28>)
 8006b9e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006ba2:	f000 fc9b 	bl	80074dc <__assert_func>
 8006ba6:	2301      	movs	r3, #1
 8006ba8:	6144      	str	r4, [r0, #20]
 8006baa:	6103      	str	r3, [r0, #16]
 8006bac:	bd10      	pop	{r4, pc}
 8006bae:	bf00      	nop
 8006bb0:	08053433 	.word	0x08053433
 8006bb4:	08053444 	.word	0x08053444

08006bb8 <__multiply>:
 8006bb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bbc:	4614      	mov	r4, r2
 8006bbe:	690a      	ldr	r2, [r1, #16]
 8006bc0:	6923      	ldr	r3, [r4, #16]
 8006bc2:	429a      	cmp	r2, r3
 8006bc4:	bfb8      	it	lt
 8006bc6:	460b      	movlt	r3, r1
 8006bc8:	460d      	mov	r5, r1
 8006bca:	bfbc      	itt	lt
 8006bcc:	4625      	movlt	r5, r4
 8006bce:	461c      	movlt	r4, r3
 8006bd0:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8006bd4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006bd8:	68ab      	ldr	r3, [r5, #8]
 8006bda:	6869      	ldr	r1, [r5, #4]
 8006bdc:	eb0a 0709 	add.w	r7, sl, r9
 8006be0:	42bb      	cmp	r3, r7
 8006be2:	b085      	sub	sp, #20
 8006be4:	bfb8      	it	lt
 8006be6:	3101      	addlt	r1, #1
 8006be8:	f7ff fed4 	bl	8006994 <_Balloc>
 8006bec:	b930      	cbnz	r0, 8006bfc <__multiply+0x44>
 8006bee:	4602      	mov	r2, r0
 8006bf0:	4b42      	ldr	r3, [pc, #264]	; (8006cfc <__multiply+0x144>)
 8006bf2:	4843      	ldr	r0, [pc, #268]	; (8006d00 <__multiply+0x148>)
 8006bf4:	f240 115d 	movw	r1, #349	; 0x15d
 8006bf8:	f000 fc70 	bl	80074dc <__assert_func>
 8006bfc:	f100 0614 	add.w	r6, r0, #20
 8006c00:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8006c04:	4633      	mov	r3, r6
 8006c06:	2200      	movs	r2, #0
 8006c08:	4543      	cmp	r3, r8
 8006c0a:	d31e      	bcc.n	8006c4a <__multiply+0x92>
 8006c0c:	f105 0c14 	add.w	ip, r5, #20
 8006c10:	f104 0314 	add.w	r3, r4, #20
 8006c14:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8006c18:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8006c1c:	9202      	str	r2, [sp, #8]
 8006c1e:	ebac 0205 	sub.w	r2, ip, r5
 8006c22:	3a15      	subs	r2, #21
 8006c24:	f022 0203 	bic.w	r2, r2, #3
 8006c28:	3204      	adds	r2, #4
 8006c2a:	f105 0115 	add.w	r1, r5, #21
 8006c2e:	458c      	cmp	ip, r1
 8006c30:	bf38      	it	cc
 8006c32:	2204      	movcc	r2, #4
 8006c34:	9201      	str	r2, [sp, #4]
 8006c36:	9a02      	ldr	r2, [sp, #8]
 8006c38:	9303      	str	r3, [sp, #12]
 8006c3a:	429a      	cmp	r2, r3
 8006c3c:	d808      	bhi.n	8006c50 <__multiply+0x98>
 8006c3e:	2f00      	cmp	r7, #0
 8006c40:	dc55      	bgt.n	8006cee <__multiply+0x136>
 8006c42:	6107      	str	r7, [r0, #16]
 8006c44:	b005      	add	sp, #20
 8006c46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c4a:	f843 2b04 	str.w	r2, [r3], #4
 8006c4e:	e7db      	b.n	8006c08 <__multiply+0x50>
 8006c50:	f8b3 a000 	ldrh.w	sl, [r3]
 8006c54:	f1ba 0f00 	cmp.w	sl, #0
 8006c58:	d020      	beq.n	8006c9c <__multiply+0xe4>
 8006c5a:	f105 0e14 	add.w	lr, r5, #20
 8006c5e:	46b1      	mov	r9, r6
 8006c60:	2200      	movs	r2, #0
 8006c62:	f85e 4b04 	ldr.w	r4, [lr], #4
 8006c66:	f8d9 b000 	ldr.w	fp, [r9]
 8006c6a:	b2a1      	uxth	r1, r4
 8006c6c:	fa1f fb8b 	uxth.w	fp, fp
 8006c70:	fb0a b101 	mla	r1, sl, r1, fp
 8006c74:	4411      	add	r1, r2
 8006c76:	f8d9 2000 	ldr.w	r2, [r9]
 8006c7a:	0c24      	lsrs	r4, r4, #16
 8006c7c:	0c12      	lsrs	r2, r2, #16
 8006c7e:	fb0a 2404 	mla	r4, sl, r4, r2
 8006c82:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8006c86:	b289      	uxth	r1, r1
 8006c88:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8006c8c:	45f4      	cmp	ip, lr
 8006c8e:	f849 1b04 	str.w	r1, [r9], #4
 8006c92:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8006c96:	d8e4      	bhi.n	8006c62 <__multiply+0xaa>
 8006c98:	9901      	ldr	r1, [sp, #4]
 8006c9a:	5072      	str	r2, [r6, r1]
 8006c9c:	9a03      	ldr	r2, [sp, #12]
 8006c9e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006ca2:	3304      	adds	r3, #4
 8006ca4:	f1b9 0f00 	cmp.w	r9, #0
 8006ca8:	d01f      	beq.n	8006cea <__multiply+0x132>
 8006caa:	6834      	ldr	r4, [r6, #0]
 8006cac:	f105 0114 	add.w	r1, r5, #20
 8006cb0:	46b6      	mov	lr, r6
 8006cb2:	f04f 0a00 	mov.w	sl, #0
 8006cb6:	880a      	ldrh	r2, [r1, #0]
 8006cb8:	f8be b002 	ldrh.w	fp, [lr, #2]
 8006cbc:	fb09 b202 	mla	r2, r9, r2, fp
 8006cc0:	4492      	add	sl, r2
 8006cc2:	b2a4      	uxth	r4, r4
 8006cc4:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8006cc8:	f84e 4b04 	str.w	r4, [lr], #4
 8006ccc:	f851 4b04 	ldr.w	r4, [r1], #4
 8006cd0:	f8be 2000 	ldrh.w	r2, [lr]
 8006cd4:	0c24      	lsrs	r4, r4, #16
 8006cd6:	fb09 2404 	mla	r4, r9, r4, r2
 8006cda:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8006cde:	458c      	cmp	ip, r1
 8006ce0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8006ce4:	d8e7      	bhi.n	8006cb6 <__multiply+0xfe>
 8006ce6:	9a01      	ldr	r2, [sp, #4]
 8006ce8:	50b4      	str	r4, [r6, r2]
 8006cea:	3604      	adds	r6, #4
 8006cec:	e7a3      	b.n	8006c36 <__multiply+0x7e>
 8006cee:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d1a5      	bne.n	8006c42 <__multiply+0x8a>
 8006cf6:	3f01      	subs	r7, #1
 8006cf8:	e7a1      	b.n	8006c3e <__multiply+0x86>
 8006cfa:	bf00      	nop
 8006cfc:	08053433 	.word	0x08053433
 8006d00:	08053444 	.word	0x08053444

08006d04 <__pow5mult>:
 8006d04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d08:	4615      	mov	r5, r2
 8006d0a:	f012 0203 	ands.w	r2, r2, #3
 8006d0e:	4606      	mov	r6, r0
 8006d10:	460f      	mov	r7, r1
 8006d12:	d007      	beq.n	8006d24 <__pow5mult+0x20>
 8006d14:	4c25      	ldr	r4, [pc, #148]	; (8006dac <__pow5mult+0xa8>)
 8006d16:	3a01      	subs	r2, #1
 8006d18:	2300      	movs	r3, #0
 8006d1a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006d1e:	f7ff fe9b 	bl	8006a58 <__multadd>
 8006d22:	4607      	mov	r7, r0
 8006d24:	10ad      	asrs	r5, r5, #2
 8006d26:	d03d      	beq.n	8006da4 <__pow5mult+0xa0>
 8006d28:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006d2a:	b97c      	cbnz	r4, 8006d4c <__pow5mult+0x48>
 8006d2c:	2010      	movs	r0, #16
 8006d2e:	f7ff fe1b 	bl	8006968 <malloc>
 8006d32:	4602      	mov	r2, r0
 8006d34:	6270      	str	r0, [r6, #36]	; 0x24
 8006d36:	b928      	cbnz	r0, 8006d44 <__pow5mult+0x40>
 8006d38:	4b1d      	ldr	r3, [pc, #116]	; (8006db0 <__pow5mult+0xac>)
 8006d3a:	481e      	ldr	r0, [pc, #120]	; (8006db4 <__pow5mult+0xb0>)
 8006d3c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006d40:	f000 fbcc 	bl	80074dc <__assert_func>
 8006d44:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006d48:	6004      	str	r4, [r0, #0]
 8006d4a:	60c4      	str	r4, [r0, #12]
 8006d4c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006d50:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006d54:	b94c      	cbnz	r4, 8006d6a <__pow5mult+0x66>
 8006d56:	f240 2171 	movw	r1, #625	; 0x271
 8006d5a:	4630      	mov	r0, r6
 8006d5c:	f7ff ff16 	bl	8006b8c <__i2b>
 8006d60:	2300      	movs	r3, #0
 8006d62:	f8c8 0008 	str.w	r0, [r8, #8]
 8006d66:	4604      	mov	r4, r0
 8006d68:	6003      	str	r3, [r0, #0]
 8006d6a:	f04f 0900 	mov.w	r9, #0
 8006d6e:	07eb      	lsls	r3, r5, #31
 8006d70:	d50a      	bpl.n	8006d88 <__pow5mult+0x84>
 8006d72:	4639      	mov	r1, r7
 8006d74:	4622      	mov	r2, r4
 8006d76:	4630      	mov	r0, r6
 8006d78:	f7ff ff1e 	bl	8006bb8 <__multiply>
 8006d7c:	4639      	mov	r1, r7
 8006d7e:	4680      	mov	r8, r0
 8006d80:	4630      	mov	r0, r6
 8006d82:	f7ff fe47 	bl	8006a14 <_Bfree>
 8006d86:	4647      	mov	r7, r8
 8006d88:	106d      	asrs	r5, r5, #1
 8006d8a:	d00b      	beq.n	8006da4 <__pow5mult+0xa0>
 8006d8c:	6820      	ldr	r0, [r4, #0]
 8006d8e:	b938      	cbnz	r0, 8006da0 <__pow5mult+0x9c>
 8006d90:	4622      	mov	r2, r4
 8006d92:	4621      	mov	r1, r4
 8006d94:	4630      	mov	r0, r6
 8006d96:	f7ff ff0f 	bl	8006bb8 <__multiply>
 8006d9a:	6020      	str	r0, [r4, #0]
 8006d9c:	f8c0 9000 	str.w	r9, [r0]
 8006da0:	4604      	mov	r4, r0
 8006da2:	e7e4      	b.n	8006d6e <__pow5mult+0x6a>
 8006da4:	4638      	mov	r0, r7
 8006da6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006daa:	bf00      	nop
 8006dac:	08053598 	.word	0x08053598
 8006db0:	080533bd 	.word	0x080533bd
 8006db4:	08053444 	.word	0x08053444

08006db8 <__lshift>:
 8006db8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006dbc:	460c      	mov	r4, r1
 8006dbe:	6849      	ldr	r1, [r1, #4]
 8006dc0:	6923      	ldr	r3, [r4, #16]
 8006dc2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006dc6:	68a3      	ldr	r3, [r4, #8]
 8006dc8:	4607      	mov	r7, r0
 8006dca:	4691      	mov	r9, r2
 8006dcc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006dd0:	f108 0601 	add.w	r6, r8, #1
 8006dd4:	42b3      	cmp	r3, r6
 8006dd6:	db0b      	blt.n	8006df0 <__lshift+0x38>
 8006dd8:	4638      	mov	r0, r7
 8006dda:	f7ff fddb 	bl	8006994 <_Balloc>
 8006dde:	4605      	mov	r5, r0
 8006de0:	b948      	cbnz	r0, 8006df6 <__lshift+0x3e>
 8006de2:	4602      	mov	r2, r0
 8006de4:	4b28      	ldr	r3, [pc, #160]	; (8006e88 <__lshift+0xd0>)
 8006de6:	4829      	ldr	r0, [pc, #164]	; (8006e8c <__lshift+0xd4>)
 8006de8:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006dec:	f000 fb76 	bl	80074dc <__assert_func>
 8006df0:	3101      	adds	r1, #1
 8006df2:	005b      	lsls	r3, r3, #1
 8006df4:	e7ee      	b.n	8006dd4 <__lshift+0x1c>
 8006df6:	2300      	movs	r3, #0
 8006df8:	f100 0114 	add.w	r1, r0, #20
 8006dfc:	f100 0210 	add.w	r2, r0, #16
 8006e00:	4618      	mov	r0, r3
 8006e02:	4553      	cmp	r3, sl
 8006e04:	db33      	blt.n	8006e6e <__lshift+0xb6>
 8006e06:	6920      	ldr	r0, [r4, #16]
 8006e08:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006e0c:	f104 0314 	add.w	r3, r4, #20
 8006e10:	f019 091f 	ands.w	r9, r9, #31
 8006e14:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006e18:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006e1c:	d02b      	beq.n	8006e76 <__lshift+0xbe>
 8006e1e:	f1c9 0e20 	rsb	lr, r9, #32
 8006e22:	468a      	mov	sl, r1
 8006e24:	2200      	movs	r2, #0
 8006e26:	6818      	ldr	r0, [r3, #0]
 8006e28:	fa00 f009 	lsl.w	r0, r0, r9
 8006e2c:	4302      	orrs	r2, r0
 8006e2e:	f84a 2b04 	str.w	r2, [sl], #4
 8006e32:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e36:	459c      	cmp	ip, r3
 8006e38:	fa22 f20e 	lsr.w	r2, r2, lr
 8006e3c:	d8f3      	bhi.n	8006e26 <__lshift+0x6e>
 8006e3e:	ebac 0304 	sub.w	r3, ip, r4
 8006e42:	3b15      	subs	r3, #21
 8006e44:	f023 0303 	bic.w	r3, r3, #3
 8006e48:	3304      	adds	r3, #4
 8006e4a:	f104 0015 	add.w	r0, r4, #21
 8006e4e:	4584      	cmp	ip, r0
 8006e50:	bf38      	it	cc
 8006e52:	2304      	movcc	r3, #4
 8006e54:	50ca      	str	r2, [r1, r3]
 8006e56:	b10a      	cbz	r2, 8006e5c <__lshift+0xa4>
 8006e58:	f108 0602 	add.w	r6, r8, #2
 8006e5c:	3e01      	subs	r6, #1
 8006e5e:	4638      	mov	r0, r7
 8006e60:	612e      	str	r6, [r5, #16]
 8006e62:	4621      	mov	r1, r4
 8006e64:	f7ff fdd6 	bl	8006a14 <_Bfree>
 8006e68:	4628      	mov	r0, r5
 8006e6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e6e:	f842 0f04 	str.w	r0, [r2, #4]!
 8006e72:	3301      	adds	r3, #1
 8006e74:	e7c5      	b.n	8006e02 <__lshift+0x4a>
 8006e76:	3904      	subs	r1, #4
 8006e78:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e7c:	f841 2f04 	str.w	r2, [r1, #4]!
 8006e80:	459c      	cmp	ip, r3
 8006e82:	d8f9      	bhi.n	8006e78 <__lshift+0xc0>
 8006e84:	e7ea      	b.n	8006e5c <__lshift+0xa4>
 8006e86:	bf00      	nop
 8006e88:	08053433 	.word	0x08053433
 8006e8c:	08053444 	.word	0x08053444

08006e90 <__mcmp>:
 8006e90:	b530      	push	{r4, r5, lr}
 8006e92:	6902      	ldr	r2, [r0, #16]
 8006e94:	690c      	ldr	r4, [r1, #16]
 8006e96:	1b12      	subs	r2, r2, r4
 8006e98:	d10e      	bne.n	8006eb8 <__mcmp+0x28>
 8006e9a:	f100 0314 	add.w	r3, r0, #20
 8006e9e:	3114      	adds	r1, #20
 8006ea0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006ea4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006ea8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006eac:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006eb0:	42a5      	cmp	r5, r4
 8006eb2:	d003      	beq.n	8006ebc <__mcmp+0x2c>
 8006eb4:	d305      	bcc.n	8006ec2 <__mcmp+0x32>
 8006eb6:	2201      	movs	r2, #1
 8006eb8:	4610      	mov	r0, r2
 8006eba:	bd30      	pop	{r4, r5, pc}
 8006ebc:	4283      	cmp	r3, r0
 8006ebe:	d3f3      	bcc.n	8006ea8 <__mcmp+0x18>
 8006ec0:	e7fa      	b.n	8006eb8 <__mcmp+0x28>
 8006ec2:	f04f 32ff 	mov.w	r2, #4294967295
 8006ec6:	e7f7      	b.n	8006eb8 <__mcmp+0x28>

08006ec8 <__mdiff>:
 8006ec8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ecc:	460c      	mov	r4, r1
 8006ece:	4606      	mov	r6, r0
 8006ed0:	4611      	mov	r1, r2
 8006ed2:	4620      	mov	r0, r4
 8006ed4:	4617      	mov	r7, r2
 8006ed6:	f7ff ffdb 	bl	8006e90 <__mcmp>
 8006eda:	1e05      	subs	r5, r0, #0
 8006edc:	d110      	bne.n	8006f00 <__mdiff+0x38>
 8006ede:	4629      	mov	r1, r5
 8006ee0:	4630      	mov	r0, r6
 8006ee2:	f7ff fd57 	bl	8006994 <_Balloc>
 8006ee6:	b930      	cbnz	r0, 8006ef6 <__mdiff+0x2e>
 8006ee8:	4b39      	ldr	r3, [pc, #228]	; (8006fd0 <__mdiff+0x108>)
 8006eea:	4602      	mov	r2, r0
 8006eec:	f240 2132 	movw	r1, #562	; 0x232
 8006ef0:	4838      	ldr	r0, [pc, #224]	; (8006fd4 <__mdiff+0x10c>)
 8006ef2:	f000 faf3 	bl	80074dc <__assert_func>
 8006ef6:	2301      	movs	r3, #1
 8006ef8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006efc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f00:	bfa4      	itt	ge
 8006f02:	463b      	movge	r3, r7
 8006f04:	4627      	movge	r7, r4
 8006f06:	4630      	mov	r0, r6
 8006f08:	6879      	ldr	r1, [r7, #4]
 8006f0a:	bfa6      	itte	ge
 8006f0c:	461c      	movge	r4, r3
 8006f0e:	2500      	movge	r5, #0
 8006f10:	2501      	movlt	r5, #1
 8006f12:	f7ff fd3f 	bl	8006994 <_Balloc>
 8006f16:	b920      	cbnz	r0, 8006f22 <__mdiff+0x5a>
 8006f18:	4b2d      	ldr	r3, [pc, #180]	; (8006fd0 <__mdiff+0x108>)
 8006f1a:	4602      	mov	r2, r0
 8006f1c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006f20:	e7e6      	b.n	8006ef0 <__mdiff+0x28>
 8006f22:	693e      	ldr	r6, [r7, #16]
 8006f24:	60c5      	str	r5, [r0, #12]
 8006f26:	6925      	ldr	r5, [r4, #16]
 8006f28:	f107 0114 	add.w	r1, r7, #20
 8006f2c:	f104 0914 	add.w	r9, r4, #20
 8006f30:	f100 0e14 	add.w	lr, r0, #20
 8006f34:	f107 0210 	add.w	r2, r7, #16
 8006f38:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8006f3c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8006f40:	46f2      	mov	sl, lr
 8006f42:	2700      	movs	r7, #0
 8006f44:	f859 3b04 	ldr.w	r3, [r9], #4
 8006f48:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006f4c:	fa1f f883 	uxth.w	r8, r3
 8006f50:	fa17 f78b 	uxtah	r7, r7, fp
 8006f54:	0c1b      	lsrs	r3, r3, #16
 8006f56:	eba7 0808 	sub.w	r8, r7, r8
 8006f5a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006f5e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006f62:	fa1f f888 	uxth.w	r8, r8
 8006f66:	141f      	asrs	r7, r3, #16
 8006f68:	454d      	cmp	r5, r9
 8006f6a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006f6e:	f84a 3b04 	str.w	r3, [sl], #4
 8006f72:	d8e7      	bhi.n	8006f44 <__mdiff+0x7c>
 8006f74:	1b2b      	subs	r3, r5, r4
 8006f76:	3b15      	subs	r3, #21
 8006f78:	f023 0303 	bic.w	r3, r3, #3
 8006f7c:	3304      	adds	r3, #4
 8006f7e:	3415      	adds	r4, #21
 8006f80:	42a5      	cmp	r5, r4
 8006f82:	bf38      	it	cc
 8006f84:	2304      	movcc	r3, #4
 8006f86:	4419      	add	r1, r3
 8006f88:	4473      	add	r3, lr
 8006f8a:	469e      	mov	lr, r3
 8006f8c:	460d      	mov	r5, r1
 8006f8e:	4565      	cmp	r5, ip
 8006f90:	d30e      	bcc.n	8006fb0 <__mdiff+0xe8>
 8006f92:	f10c 0203 	add.w	r2, ip, #3
 8006f96:	1a52      	subs	r2, r2, r1
 8006f98:	f022 0203 	bic.w	r2, r2, #3
 8006f9c:	3903      	subs	r1, #3
 8006f9e:	458c      	cmp	ip, r1
 8006fa0:	bf38      	it	cc
 8006fa2:	2200      	movcc	r2, #0
 8006fa4:	441a      	add	r2, r3
 8006fa6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8006faa:	b17b      	cbz	r3, 8006fcc <__mdiff+0x104>
 8006fac:	6106      	str	r6, [r0, #16]
 8006fae:	e7a5      	b.n	8006efc <__mdiff+0x34>
 8006fb0:	f855 8b04 	ldr.w	r8, [r5], #4
 8006fb4:	fa17 f488 	uxtah	r4, r7, r8
 8006fb8:	1422      	asrs	r2, r4, #16
 8006fba:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8006fbe:	b2a4      	uxth	r4, r4
 8006fc0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8006fc4:	f84e 4b04 	str.w	r4, [lr], #4
 8006fc8:	1417      	asrs	r7, r2, #16
 8006fca:	e7e0      	b.n	8006f8e <__mdiff+0xc6>
 8006fcc:	3e01      	subs	r6, #1
 8006fce:	e7ea      	b.n	8006fa6 <__mdiff+0xde>
 8006fd0:	08053433 	.word	0x08053433
 8006fd4:	08053444 	.word	0x08053444

08006fd8 <__d2b>:
 8006fd8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006fdc:	4689      	mov	r9, r1
 8006fde:	2101      	movs	r1, #1
 8006fe0:	ec57 6b10 	vmov	r6, r7, d0
 8006fe4:	4690      	mov	r8, r2
 8006fe6:	f7ff fcd5 	bl	8006994 <_Balloc>
 8006fea:	4604      	mov	r4, r0
 8006fec:	b930      	cbnz	r0, 8006ffc <__d2b+0x24>
 8006fee:	4602      	mov	r2, r0
 8006ff0:	4b25      	ldr	r3, [pc, #148]	; (8007088 <__d2b+0xb0>)
 8006ff2:	4826      	ldr	r0, [pc, #152]	; (800708c <__d2b+0xb4>)
 8006ff4:	f240 310a 	movw	r1, #778	; 0x30a
 8006ff8:	f000 fa70 	bl	80074dc <__assert_func>
 8006ffc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007000:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007004:	bb35      	cbnz	r5, 8007054 <__d2b+0x7c>
 8007006:	2e00      	cmp	r6, #0
 8007008:	9301      	str	r3, [sp, #4]
 800700a:	d028      	beq.n	800705e <__d2b+0x86>
 800700c:	4668      	mov	r0, sp
 800700e:	9600      	str	r6, [sp, #0]
 8007010:	f7ff fd8c 	bl	8006b2c <__lo0bits>
 8007014:	9900      	ldr	r1, [sp, #0]
 8007016:	b300      	cbz	r0, 800705a <__d2b+0x82>
 8007018:	9a01      	ldr	r2, [sp, #4]
 800701a:	f1c0 0320 	rsb	r3, r0, #32
 800701e:	fa02 f303 	lsl.w	r3, r2, r3
 8007022:	430b      	orrs	r3, r1
 8007024:	40c2      	lsrs	r2, r0
 8007026:	6163      	str	r3, [r4, #20]
 8007028:	9201      	str	r2, [sp, #4]
 800702a:	9b01      	ldr	r3, [sp, #4]
 800702c:	61a3      	str	r3, [r4, #24]
 800702e:	2b00      	cmp	r3, #0
 8007030:	bf14      	ite	ne
 8007032:	2202      	movne	r2, #2
 8007034:	2201      	moveq	r2, #1
 8007036:	6122      	str	r2, [r4, #16]
 8007038:	b1d5      	cbz	r5, 8007070 <__d2b+0x98>
 800703a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800703e:	4405      	add	r5, r0
 8007040:	f8c9 5000 	str.w	r5, [r9]
 8007044:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007048:	f8c8 0000 	str.w	r0, [r8]
 800704c:	4620      	mov	r0, r4
 800704e:	b003      	add	sp, #12
 8007050:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007054:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007058:	e7d5      	b.n	8007006 <__d2b+0x2e>
 800705a:	6161      	str	r1, [r4, #20]
 800705c:	e7e5      	b.n	800702a <__d2b+0x52>
 800705e:	a801      	add	r0, sp, #4
 8007060:	f7ff fd64 	bl	8006b2c <__lo0bits>
 8007064:	9b01      	ldr	r3, [sp, #4]
 8007066:	6163      	str	r3, [r4, #20]
 8007068:	2201      	movs	r2, #1
 800706a:	6122      	str	r2, [r4, #16]
 800706c:	3020      	adds	r0, #32
 800706e:	e7e3      	b.n	8007038 <__d2b+0x60>
 8007070:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007074:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007078:	f8c9 0000 	str.w	r0, [r9]
 800707c:	6918      	ldr	r0, [r3, #16]
 800707e:	f7ff fd35 	bl	8006aec <__hi0bits>
 8007082:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007086:	e7df      	b.n	8007048 <__d2b+0x70>
 8007088:	08053433 	.word	0x08053433
 800708c:	08053444 	.word	0x08053444

08007090 <_calloc_r>:
 8007090:	b513      	push	{r0, r1, r4, lr}
 8007092:	434a      	muls	r2, r1
 8007094:	4611      	mov	r1, r2
 8007096:	9201      	str	r2, [sp, #4]
 8007098:	f000 f85a 	bl	8007150 <_malloc_r>
 800709c:	4604      	mov	r4, r0
 800709e:	b118      	cbz	r0, 80070a8 <_calloc_r+0x18>
 80070a0:	9a01      	ldr	r2, [sp, #4]
 80070a2:	2100      	movs	r1, #0
 80070a4:	f7fe f952 	bl	800534c <memset>
 80070a8:	4620      	mov	r0, r4
 80070aa:	b002      	add	sp, #8
 80070ac:	bd10      	pop	{r4, pc}
	...

080070b0 <_free_r>:
 80070b0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80070b2:	2900      	cmp	r1, #0
 80070b4:	d048      	beq.n	8007148 <_free_r+0x98>
 80070b6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80070ba:	9001      	str	r0, [sp, #4]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	f1a1 0404 	sub.w	r4, r1, #4
 80070c2:	bfb8      	it	lt
 80070c4:	18e4      	addlt	r4, r4, r3
 80070c6:	f000 fa65 	bl	8007594 <__malloc_lock>
 80070ca:	4a20      	ldr	r2, [pc, #128]	; (800714c <_free_r+0x9c>)
 80070cc:	9801      	ldr	r0, [sp, #4]
 80070ce:	6813      	ldr	r3, [r2, #0]
 80070d0:	4615      	mov	r5, r2
 80070d2:	b933      	cbnz	r3, 80070e2 <_free_r+0x32>
 80070d4:	6063      	str	r3, [r4, #4]
 80070d6:	6014      	str	r4, [r2, #0]
 80070d8:	b003      	add	sp, #12
 80070da:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80070de:	f000 ba5f 	b.w	80075a0 <__malloc_unlock>
 80070e2:	42a3      	cmp	r3, r4
 80070e4:	d90b      	bls.n	80070fe <_free_r+0x4e>
 80070e6:	6821      	ldr	r1, [r4, #0]
 80070e8:	1862      	adds	r2, r4, r1
 80070ea:	4293      	cmp	r3, r2
 80070ec:	bf04      	itt	eq
 80070ee:	681a      	ldreq	r2, [r3, #0]
 80070f0:	685b      	ldreq	r3, [r3, #4]
 80070f2:	6063      	str	r3, [r4, #4]
 80070f4:	bf04      	itt	eq
 80070f6:	1852      	addeq	r2, r2, r1
 80070f8:	6022      	streq	r2, [r4, #0]
 80070fa:	602c      	str	r4, [r5, #0]
 80070fc:	e7ec      	b.n	80070d8 <_free_r+0x28>
 80070fe:	461a      	mov	r2, r3
 8007100:	685b      	ldr	r3, [r3, #4]
 8007102:	b10b      	cbz	r3, 8007108 <_free_r+0x58>
 8007104:	42a3      	cmp	r3, r4
 8007106:	d9fa      	bls.n	80070fe <_free_r+0x4e>
 8007108:	6811      	ldr	r1, [r2, #0]
 800710a:	1855      	adds	r5, r2, r1
 800710c:	42a5      	cmp	r5, r4
 800710e:	d10b      	bne.n	8007128 <_free_r+0x78>
 8007110:	6824      	ldr	r4, [r4, #0]
 8007112:	4421      	add	r1, r4
 8007114:	1854      	adds	r4, r2, r1
 8007116:	42a3      	cmp	r3, r4
 8007118:	6011      	str	r1, [r2, #0]
 800711a:	d1dd      	bne.n	80070d8 <_free_r+0x28>
 800711c:	681c      	ldr	r4, [r3, #0]
 800711e:	685b      	ldr	r3, [r3, #4]
 8007120:	6053      	str	r3, [r2, #4]
 8007122:	4421      	add	r1, r4
 8007124:	6011      	str	r1, [r2, #0]
 8007126:	e7d7      	b.n	80070d8 <_free_r+0x28>
 8007128:	d902      	bls.n	8007130 <_free_r+0x80>
 800712a:	230c      	movs	r3, #12
 800712c:	6003      	str	r3, [r0, #0]
 800712e:	e7d3      	b.n	80070d8 <_free_r+0x28>
 8007130:	6825      	ldr	r5, [r4, #0]
 8007132:	1961      	adds	r1, r4, r5
 8007134:	428b      	cmp	r3, r1
 8007136:	bf04      	itt	eq
 8007138:	6819      	ldreq	r1, [r3, #0]
 800713a:	685b      	ldreq	r3, [r3, #4]
 800713c:	6063      	str	r3, [r4, #4]
 800713e:	bf04      	itt	eq
 8007140:	1949      	addeq	r1, r1, r5
 8007142:	6021      	streq	r1, [r4, #0]
 8007144:	6054      	str	r4, [r2, #4]
 8007146:	e7c7      	b.n	80070d8 <_free_r+0x28>
 8007148:	b003      	add	sp, #12
 800714a:	bd30      	pop	{r4, r5, pc}
 800714c:	20000214 	.word	0x20000214

08007150 <_malloc_r>:
 8007150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007152:	1ccd      	adds	r5, r1, #3
 8007154:	f025 0503 	bic.w	r5, r5, #3
 8007158:	3508      	adds	r5, #8
 800715a:	2d0c      	cmp	r5, #12
 800715c:	bf38      	it	cc
 800715e:	250c      	movcc	r5, #12
 8007160:	2d00      	cmp	r5, #0
 8007162:	4606      	mov	r6, r0
 8007164:	db01      	blt.n	800716a <_malloc_r+0x1a>
 8007166:	42a9      	cmp	r1, r5
 8007168:	d903      	bls.n	8007172 <_malloc_r+0x22>
 800716a:	230c      	movs	r3, #12
 800716c:	6033      	str	r3, [r6, #0]
 800716e:	2000      	movs	r0, #0
 8007170:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007172:	f000 fa0f 	bl	8007594 <__malloc_lock>
 8007176:	4921      	ldr	r1, [pc, #132]	; (80071fc <_malloc_r+0xac>)
 8007178:	680a      	ldr	r2, [r1, #0]
 800717a:	4614      	mov	r4, r2
 800717c:	b99c      	cbnz	r4, 80071a6 <_malloc_r+0x56>
 800717e:	4f20      	ldr	r7, [pc, #128]	; (8007200 <_malloc_r+0xb0>)
 8007180:	683b      	ldr	r3, [r7, #0]
 8007182:	b923      	cbnz	r3, 800718e <_malloc_r+0x3e>
 8007184:	4621      	mov	r1, r4
 8007186:	4630      	mov	r0, r6
 8007188:	f000 f998 	bl	80074bc <_sbrk_r>
 800718c:	6038      	str	r0, [r7, #0]
 800718e:	4629      	mov	r1, r5
 8007190:	4630      	mov	r0, r6
 8007192:	f000 f993 	bl	80074bc <_sbrk_r>
 8007196:	1c43      	adds	r3, r0, #1
 8007198:	d123      	bne.n	80071e2 <_malloc_r+0x92>
 800719a:	230c      	movs	r3, #12
 800719c:	6033      	str	r3, [r6, #0]
 800719e:	4630      	mov	r0, r6
 80071a0:	f000 f9fe 	bl	80075a0 <__malloc_unlock>
 80071a4:	e7e3      	b.n	800716e <_malloc_r+0x1e>
 80071a6:	6823      	ldr	r3, [r4, #0]
 80071a8:	1b5b      	subs	r3, r3, r5
 80071aa:	d417      	bmi.n	80071dc <_malloc_r+0x8c>
 80071ac:	2b0b      	cmp	r3, #11
 80071ae:	d903      	bls.n	80071b8 <_malloc_r+0x68>
 80071b0:	6023      	str	r3, [r4, #0]
 80071b2:	441c      	add	r4, r3
 80071b4:	6025      	str	r5, [r4, #0]
 80071b6:	e004      	b.n	80071c2 <_malloc_r+0x72>
 80071b8:	6863      	ldr	r3, [r4, #4]
 80071ba:	42a2      	cmp	r2, r4
 80071bc:	bf0c      	ite	eq
 80071be:	600b      	streq	r3, [r1, #0]
 80071c0:	6053      	strne	r3, [r2, #4]
 80071c2:	4630      	mov	r0, r6
 80071c4:	f000 f9ec 	bl	80075a0 <__malloc_unlock>
 80071c8:	f104 000b 	add.w	r0, r4, #11
 80071cc:	1d23      	adds	r3, r4, #4
 80071ce:	f020 0007 	bic.w	r0, r0, #7
 80071d2:	1ac2      	subs	r2, r0, r3
 80071d4:	d0cc      	beq.n	8007170 <_malloc_r+0x20>
 80071d6:	1a1b      	subs	r3, r3, r0
 80071d8:	50a3      	str	r3, [r4, r2]
 80071da:	e7c9      	b.n	8007170 <_malloc_r+0x20>
 80071dc:	4622      	mov	r2, r4
 80071de:	6864      	ldr	r4, [r4, #4]
 80071e0:	e7cc      	b.n	800717c <_malloc_r+0x2c>
 80071e2:	1cc4      	adds	r4, r0, #3
 80071e4:	f024 0403 	bic.w	r4, r4, #3
 80071e8:	42a0      	cmp	r0, r4
 80071ea:	d0e3      	beq.n	80071b4 <_malloc_r+0x64>
 80071ec:	1a21      	subs	r1, r4, r0
 80071ee:	4630      	mov	r0, r6
 80071f0:	f000 f964 	bl	80074bc <_sbrk_r>
 80071f4:	3001      	adds	r0, #1
 80071f6:	d1dd      	bne.n	80071b4 <_malloc_r+0x64>
 80071f8:	e7cf      	b.n	800719a <_malloc_r+0x4a>
 80071fa:	bf00      	nop
 80071fc:	20000214 	.word	0x20000214
 8007200:	20000218 	.word	0x20000218

08007204 <__ssputs_r>:
 8007204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007208:	688e      	ldr	r6, [r1, #8]
 800720a:	429e      	cmp	r6, r3
 800720c:	4682      	mov	sl, r0
 800720e:	460c      	mov	r4, r1
 8007210:	4690      	mov	r8, r2
 8007212:	461f      	mov	r7, r3
 8007214:	d838      	bhi.n	8007288 <__ssputs_r+0x84>
 8007216:	898a      	ldrh	r2, [r1, #12]
 8007218:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800721c:	d032      	beq.n	8007284 <__ssputs_r+0x80>
 800721e:	6825      	ldr	r5, [r4, #0]
 8007220:	6909      	ldr	r1, [r1, #16]
 8007222:	eba5 0901 	sub.w	r9, r5, r1
 8007226:	6965      	ldr	r5, [r4, #20]
 8007228:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800722c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007230:	3301      	adds	r3, #1
 8007232:	444b      	add	r3, r9
 8007234:	106d      	asrs	r5, r5, #1
 8007236:	429d      	cmp	r5, r3
 8007238:	bf38      	it	cc
 800723a:	461d      	movcc	r5, r3
 800723c:	0553      	lsls	r3, r2, #21
 800723e:	d531      	bpl.n	80072a4 <__ssputs_r+0xa0>
 8007240:	4629      	mov	r1, r5
 8007242:	f7ff ff85 	bl	8007150 <_malloc_r>
 8007246:	4606      	mov	r6, r0
 8007248:	b950      	cbnz	r0, 8007260 <__ssputs_r+0x5c>
 800724a:	230c      	movs	r3, #12
 800724c:	f8ca 3000 	str.w	r3, [sl]
 8007250:	89a3      	ldrh	r3, [r4, #12]
 8007252:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007256:	81a3      	strh	r3, [r4, #12]
 8007258:	f04f 30ff 	mov.w	r0, #4294967295
 800725c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007260:	6921      	ldr	r1, [r4, #16]
 8007262:	464a      	mov	r2, r9
 8007264:	f7ff fb88 	bl	8006978 <memcpy>
 8007268:	89a3      	ldrh	r3, [r4, #12]
 800726a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800726e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007272:	81a3      	strh	r3, [r4, #12]
 8007274:	6126      	str	r6, [r4, #16]
 8007276:	6165      	str	r5, [r4, #20]
 8007278:	444e      	add	r6, r9
 800727a:	eba5 0509 	sub.w	r5, r5, r9
 800727e:	6026      	str	r6, [r4, #0]
 8007280:	60a5      	str	r5, [r4, #8]
 8007282:	463e      	mov	r6, r7
 8007284:	42be      	cmp	r6, r7
 8007286:	d900      	bls.n	800728a <__ssputs_r+0x86>
 8007288:	463e      	mov	r6, r7
 800728a:	4632      	mov	r2, r6
 800728c:	6820      	ldr	r0, [r4, #0]
 800728e:	4641      	mov	r1, r8
 8007290:	f000 f966 	bl	8007560 <memmove>
 8007294:	68a3      	ldr	r3, [r4, #8]
 8007296:	6822      	ldr	r2, [r4, #0]
 8007298:	1b9b      	subs	r3, r3, r6
 800729a:	4432      	add	r2, r6
 800729c:	60a3      	str	r3, [r4, #8]
 800729e:	6022      	str	r2, [r4, #0]
 80072a0:	2000      	movs	r0, #0
 80072a2:	e7db      	b.n	800725c <__ssputs_r+0x58>
 80072a4:	462a      	mov	r2, r5
 80072a6:	f000 f981 	bl	80075ac <_realloc_r>
 80072aa:	4606      	mov	r6, r0
 80072ac:	2800      	cmp	r0, #0
 80072ae:	d1e1      	bne.n	8007274 <__ssputs_r+0x70>
 80072b0:	6921      	ldr	r1, [r4, #16]
 80072b2:	4650      	mov	r0, sl
 80072b4:	f7ff fefc 	bl	80070b0 <_free_r>
 80072b8:	e7c7      	b.n	800724a <__ssputs_r+0x46>
	...

080072bc <_svfiprintf_r>:
 80072bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072c0:	4698      	mov	r8, r3
 80072c2:	898b      	ldrh	r3, [r1, #12]
 80072c4:	061b      	lsls	r3, r3, #24
 80072c6:	b09d      	sub	sp, #116	; 0x74
 80072c8:	4607      	mov	r7, r0
 80072ca:	460d      	mov	r5, r1
 80072cc:	4614      	mov	r4, r2
 80072ce:	d50e      	bpl.n	80072ee <_svfiprintf_r+0x32>
 80072d0:	690b      	ldr	r3, [r1, #16]
 80072d2:	b963      	cbnz	r3, 80072ee <_svfiprintf_r+0x32>
 80072d4:	2140      	movs	r1, #64	; 0x40
 80072d6:	f7ff ff3b 	bl	8007150 <_malloc_r>
 80072da:	6028      	str	r0, [r5, #0]
 80072dc:	6128      	str	r0, [r5, #16]
 80072de:	b920      	cbnz	r0, 80072ea <_svfiprintf_r+0x2e>
 80072e0:	230c      	movs	r3, #12
 80072e2:	603b      	str	r3, [r7, #0]
 80072e4:	f04f 30ff 	mov.w	r0, #4294967295
 80072e8:	e0d1      	b.n	800748e <_svfiprintf_r+0x1d2>
 80072ea:	2340      	movs	r3, #64	; 0x40
 80072ec:	616b      	str	r3, [r5, #20]
 80072ee:	2300      	movs	r3, #0
 80072f0:	9309      	str	r3, [sp, #36]	; 0x24
 80072f2:	2320      	movs	r3, #32
 80072f4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80072f8:	f8cd 800c 	str.w	r8, [sp, #12]
 80072fc:	2330      	movs	r3, #48	; 0x30
 80072fe:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80074a8 <_svfiprintf_r+0x1ec>
 8007302:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007306:	f04f 0901 	mov.w	r9, #1
 800730a:	4623      	mov	r3, r4
 800730c:	469a      	mov	sl, r3
 800730e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007312:	b10a      	cbz	r2, 8007318 <_svfiprintf_r+0x5c>
 8007314:	2a25      	cmp	r2, #37	; 0x25
 8007316:	d1f9      	bne.n	800730c <_svfiprintf_r+0x50>
 8007318:	ebba 0b04 	subs.w	fp, sl, r4
 800731c:	d00b      	beq.n	8007336 <_svfiprintf_r+0x7a>
 800731e:	465b      	mov	r3, fp
 8007320:	4622      	mov	r2, r4
 8007322:	4629      	mov	r1, r5
 8007324:	4638      	mov	r0, r7
 8007326:	f7ff ff6d 	bl	8007204 <__ssputs_r>
 800732a:	3001      	adds	r0, #1
 800732c:	f000 80aa 	beq.w	8007484 <_svfiprintf_r+0x1c8>
 8007330:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007332:	445a      	add	r2, fp
 8007334:	9209      	str	r2, [sp, #36]	; 0x24
 8007336:	f89a 3000 	ldrb.w	r3, [sl]
 800733a:	2b00      	cmp	r3, #0
 800733c:	f000 80a2 	beq.w	8007484 <_svfiprintf_r+0x1c8>
 8007340:	2300      	movs	r3, #0
 8007342:	f04f 32ff 	mov.w	r2, #4294967295
 8007346:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800734a:	f10a 0a01 	add.w	sl, sl, #1
 800734e:	9304      	str	r3, [sp, #16]
 8007350:	9307      	str	r3, [sp, #28]
 8007352:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007356:	931a      	str	r3, [sp, #104]	; 0x68
 8007358:	4654      	mov	r4, sl
 800735a:	2205      	movs	r2, #5
 800735c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007360:	4851      	ldr	r0, [pc, #324]	; (80074a8 <_svfiprintf_r+0x1ec>)
 8007362:	f7f8 ff4d 	bl	8000200 <memchr>
 8007366:	9a04      	ldr	r2, [sp, #16]
 8007368:	b9d8      	cbnz	r0, 80073a2 <_svfiprintf_r+0xe6>
 800736a:	06d0      	lsls	r0, r2, #27
 800736c:	bf44      	itt	mi
 800736e:	2320      	movmi	r3, #32
 8007370:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007374:	0711      	lsls	r1, r2, #28
 8007376:	bf44      	itt	mi
 8007378:	232b      	movmi	r3, #43	; 0x2b
 800737a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800737e:	f89a 3000 	ldrb.w	r3, [sl]
 8007382:	2b2a      	cmp	r3, #42	; 0x2a
 8007384:	d015      	beq.n	80073b2 <_svfiprintf_r+0xf6>
 8007386:	9a07      	ldr	r2, [sp, #28]
 8007388:	4654      	mov	r4, sl
 800738a:	2000      	movs	r0, #0
 800738c:	f04f 0c0a 	mov.w	ip, #10
 8007390:	4621      	mov	r1, r4
 8007392:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007396:	3b30      	subs	r3, #48	; 0x30
 8007398:	2b09      	cmp	r3, #9
 800739a:	d94e      	bls.n	800743a <_svfiprintf_r+0x17e>
 800739c:	b1b0      	cbz	r0, 80073cc <_svfiprintf_r+0x110>
 800739e:	9207      	str	r2, [sp, #28]
 80073a0:	e014      	b.n	80073cc <_svfiprintf_r+0x110>
 80073a2:	eba0 0308 	sub.w	r3, r0, r8
 80073a6:	fa09 f303 	lsl.w	r3, r9, r3
 80073aa:	4313      	orrs	r3, r2
 80073ac:	9304      	str	r3, [sp, #16]
 80073ae:	46a2      	mov	sl, r4
 80073b0:	e7d2      	b.n	8007358 <_svfiprintf_r+0x9c>
 80073b2:	9b03      	ldr	r3, [sp, #12]
 80073b4:	1d19      	adds	r1, r3, #4
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	9103      	str	r1, [sp, #12]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	bfbb      	ittet	lt
 80073be:	425b      	neglt	r3, r3
 80073c0:	f042 0202 	orrlt.w	r2, r2, #2
 80073c4:	9307      	strge	r3, [sp, #28]
 80073c6:	9307      	strlt	r3, [sp, #28]
 80073c8:	bfb8      	it	lt
 80073ca:	9204      	strlt	r2, [sp, #16]
 80073cc:	7823      	ldrb	r3, [r4, #0]
 80073ce:	2b2e      	cmp	r3, #46	; 0x2e
 80073d0:	d10c      	bne.n	80073ec <_svfiprintf_r+0x130>
 80073d2:	7863      	ldrb	r3, [r4, #1]
 80073d4:	2b2a      	cmp	r3, #42	; 0x2a
 80073d6:	d135      	bne.n	8007444 <_svfiprintf_r+0x188>
 80073d8:	9b03      	ldr	r3, [sp, #12]
 80073da:	1d1a      	adds	r2, r3, #4
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	9203      	str	r2, [sp, #12]
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	bfb8      	it	lt
 80073e4:	f04f 33ff 	movlt.w	r3, #4294967295
 80073e8:	3402      	adds	r4, #2
 80073ea:	9305      	str	r3, [sp, #20]
 80073ec:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80074b8 <_svfiprintf_r+0x1fc>
 80073f0:	7821      	ldrb	r1, [r4, #0]
 80073f2:	2203      	movs	r2, #3
 80073f4:	4650      	mov	r0, sl
 80073f6:	f7f8 ff03 	bl	8000200 <memchr>
 80073fa:	b140      	cbz	r0, 800740e <_svfiprintf_r+0x152>
 80073fc:	2340      	movs	r3, #64	; 0x40
 80073fe:	eba0 000a 	sub.w	r0, r0, sl
 8007402:	fa03 f000 	lsl.w	r0, r3, r0
 8007406:	9b04      	ldr	r3, [sp, #16]
 8007408:	4303      	orrs	r3, r0
 800740a:	3401      	adds	r4, #1
 800740c:	9304      	str	r3, [sp, #16]
 800740e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007412:	4826      	ldr	r0, [pc, #152]	; (80074ac <_svfiprintf_r+0x1f0>)
 8007414:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007418:	2206      	movs	r2, #6
 800741a:	f7f8 fef1 	bl	8000200 <memchr>
 800741e:	2800      	cmp	r0, #0
 8007420:	d038      	beq.n	8007494 <_svfiprintf_r+0x1d8>
 8007422:	4b23      	ldr	r3, [pc, #140]	; (80074b0 <_svfiprintf_r+0x1f4>)
 8007424:	bb1b      	cbnz	r3, 800746e <_svfiprintf_r+0x1b2>
 8007426:	9b03      	ldr	r3, [sp, #12]
 8007428:	3307      	adds	r3, #7
 800742a:	f023 0307 	bic.w	r3, r3, #7
 800742e:	3308      	adds	r3, #8
 8007430:	9303      	str	r3, [sp, #12]
 8007432:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007434:	4433      	add	r3, r6
 8007436:	9309      	str	r3, [sp, #36]	; 0x24
 8007438:	e767      	b.n	800730a <_svfiprintf_r+0x4e>
 800743a:	fb0c 3202 	mla	r2, ip, r2, r3
 800743e:	460c      	mov	r4, r1
 8007440:	2001      	movs	r0, #1
 8007442:	e7a5      	b.n	8007390 <_svfiprintf_r+0xd4>
 8007444:	2300      	movs	r3, #0
 8007446:	3401      	adds	r4, #1
 8007448:	9305      	str	r3, [sp, #20]
 800744a:	4619      	mov	r1, r3
 800744c:	f04f 0c0a 	mov.w	ip, #10
 8007450:	4620      	mov	r0, r4
 8007452:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007456:	3a30      	subs	r2, #48	; 0x30
 8007458:	2a09      	cmp	r2, #9
 800745a:	d903      	bls.n	8007464 <_svfiprintf_r+0x1a8>
 800745c:	2b00      	cmp	r3, #0
 800745e:	d0c5      	beq.n	80073ec <_svfiprintf_r+0x130>
 8007460:	9105      	str	r1, [sp, #20]
 8007462:	e7c3      	b.n	80073ec <_svfiprintf_r+0x130>
 8007464:	fb0c 2101 	mla	r1, ip, r1, r2
 8007468:	4604      	mov	r4, r0
 800746a:	2301      	movs	r3, #1
 800746c:	e7f0      	b.n	8007450 <_svfiprintf_r+0x194>
 800746e:	ab03      	add	r3, sp, #12
 8007470:	9300      	str	r3, [sp, #0]
 8007472:	462a      	mov	r2, r5
 8007474:	4b0f      	ldr	r3, [pc, #60]	; (80074b4 <_svfiprintf_r+0x1f8>)
 8007476:	a904      	add	r1, sp, #16
 8007478:	4638      	mov	r0, r7
 800747a:	f7fe f80f 	bl	800549c <_printf_float>
 800747e:	1c42      	adds	r2, r0, #1
 8007480:	4606      	mov	r6, r0
 8007482:	d1d6      	bne.n	8007432 <_svfiprintf_r+0x176>
 8007484:	89ab      	ldrh	r3, [r5, #12]
 8007486:	065b      	lsls	r3, r3, #25
 8007488:	f53f af2c 	bmi.w	80072e4 <_svfiprintf_r+0x28>
 800748c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800748e:	b01d      	add	sp, #116	; 0x74
 8007490:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007494:	ab03      	add	r3, sp, #12
 8007496:	9300      	str	r3, [sp, #0]
 8007498:	462a      	mov	r2, r5
 800749a:	4b06      	ldr	r3, [pc, #24]	; (80074b4 <_svfiprintf_r+0x1f8>)
 800749c:	a904      	add	r1, sp, #16
 800749e:	4638      	mov	r0, r7
 80074a0:	f7fe faa0 	bl	80059e4 <_printf_i>
 80074a4:	e7eb      	b.n	800747e <_svfiprintf_r+0x1c2>
 80074a6:	bf00      	nop
 80074a8:	080535a4 	.word	0x080535a4
 80074ac:	080535ae 	.word	0x080535ae
 80074b0:	0800549d 	.word	0x0800549d
 80074b4:	08007205 	.word	0x08007205
 80074b8:	080535aa 	.word	0x080535aa

080074bc <_sbrk_r>:
 80074bc:	b538      	push	{r3, r4, r5, lr}
 80074be:	4d06      	ldr	r5, [pc, #24]	; (80074d8 <_sbrk_r+0x1c>)
 80074c0:	2300      	movs	r3, #0
 80074c2:	4604      	mov	r4, r0
 80074c4:	4608      	mov	r0, r1
 80074c6:	602b      	str	r3, [r5, #0]
 80074c8:	f7fa fc02 	bl	8001cd0 <_sbrk>
 80074cc:	1c43      	adds	r3, r0, #1
 80074ce:	d102      	bne.n	80074d6 <_sbrk_r+0x1a>
 80074d0:	682b      	ldr	r3, [r5, #0]
 80074d2:	b103      	cbz	r3, 80074d6 <_sbrk_r+0x1a>
 80074d4:	6023      	str	r3, [r4, #0]
 80074d6:	bd38      	pop	{r3, r4, r5, pc}
 80074d8:	20000318 	.word	0x20000318

080074dc <__assert_func>:
 80074dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80074de:	4614      	mov	r4, r2
 80074e0:	461a      	mov	r2, r3
 80074e2:	4b09      	ldr	r3, [pc, #36]	; (8007508 <__assert_func+0x2c>)
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	4605      	mov	r5, r0
 80074e8:	68d8      	ldr	r0, [r3, #12]
 80074ea:	b14c      	cbz	r4, 8007500 <__assert_func+0x24>
 80074ec:	4b07      	ldr	r3, [pc, #28]	; (800750c <__assert_func+0x30>)
 80074ee:	9100      	str	r1, [sp, #0]
 80074f0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80074f4:	4906      	ldr	r1, [pc, #24]	; (8007510 <__assert_func+0x34>)
 80074f6:	462b      	mov	r3, r5
 80074f8:	f000 f80e 	bl	8007518 <fiprintf>
 80074fc:	f000 faa4 	bl	8007a48 <abort>
 8007500:	4b04      	ldr	r3, [pc, #16]	; (8007514 <__assert_func+0x38>)
 8007502:	461c      	mov	r4, r3
 8007504:	e7f3      	b.n	80074ee <__assert_func+0x12>
 8007506:	bf00      	nop
 8007508:	2000001c 	.word	0x2000001c
 800750c:	080535b5 	.word	0x080535b5
 8007510:	080535c2 	.word	0x080535c2
 8007514:	080535f0 	.word	0x080535f0

08007518 <fiprintf>:
 8007518:	b40e      	push	{r1, r2, r3}
 800751a:	b503      	push	{r0, r1, lr}
 800751c:	4601      	mov	r1, r0
 800751e:	ab03      	add	r3, sp, #12
 8007520:	4805      	ldr	r0, [pc, #20]	; (8007538 <fiprintf+0x20>)
 8007522:	f853 2b04 	ldr.w	r2, [r3], #4
 8007526:	6800      	ldr	r0, [r0, #0]
 8007528:	9301      	str	r3, [sp, #4]
 800752a:	f000 f88f 	bl	800764c <_vfiprintf_r>
 800752e:	b002      	add	sp, #8
 8007530:	f85d eb04 	ldr.w	lr, [sp], #4
 8007534:	b003      	add	sp, #12
 8007536:	4770      	bx	lr
 8007538:	2000001c 	.word	0x2000001c

0800753c <__ascii_mbtowc>:
 800753c:	b082      	sub	sp, #8
 800753e:	b901      	cbnz	r1, 8007542 <__ascii_mbtowc+0x6>
 8007540:	a901      	add	r1, sp, #4
 8007542:	b142      	cbz	r2, 8007556 <__ascii_mbtowc+0x1a>
 8007544:	b14b      	cbz	r3, 800755a <__ascii_mbtowc+0x1e>
 8007546:	7813      	ldrb	r3, [r2, #0]
 8007548:	600b      	str	r3, [r1, #0]
 800754a:	7812      	ldrb	r2, [r2, #0]
 800754c:	1e10      	subs	r0, r2, #0
 800754e:	bf18      	it	ne
 8007550:	2001      	movne	r0, #1
 8007552:	b002      	add	sp, #8
 8007554:	4770      	bx	lr
 8007556:	4610      	mov	r0, r2
 8007558:	e7fb      	b.n	8007552 <__ascii_mbtowc+0x16>
 800755a:	f06f 0001 	mvn.w	r0, #1
 800755e:	e7f8      	b.n	8007552 <__ascii_mbtowc+0x16>

08007560 <memmove>:
 8007560:	4288      	cmp	r0, r1
 8007562:	b510      	push	{r4, lr}
 8007564:	eb01 0402 	add.w	r4, r1, r2
 8007568:	d902      	bls.n	8007570 <memmove+0x10>
 800756a:	4284      	cmp	r4, r0
 800756c:	4623      	mov	r3, r4
 800756e:	d807      	bhi.n	8007580 <memmove+0x20>
 8007570:	1e43      	subs	r3, r0, #1
 8007572:	42a1      	cmp	r1, r4
 8007574:	d008      	beq.n	8007588 <memmove+0x28>
 8007576:	f811 2b01 	ldrb.w	r2, [r1], #1
 800757a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800757e:	e7f8      	b.n	8007572 <memmove+0x12>
 8007580:	4402      	add	r2, r0
 8007582:	4601      	mov	r1, r0
 8007584:	428a      	cmp	r2, r1
 8007586:	d100      	bne.n	800758a <memmove+0x2a>
 8007588:	bd10      	pop	{r4, pc}
 800758a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800758e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007592:	e7f7      	b.n	8007584 <memmove+0x24>

08007594 <__malloc_lock>:
 8007594:	4801      	ldr	r0, [pc, #4]	; (800759c <__malloc_lock+0x8>)
 8007596:	f000 bc17 	b.w	8007dc8 <__retarget_lock_acquire_recursive>
 800759a:	bf00      	nop
 800759c:	20000320 	.word	0x20000320

080075a0 <__malloc_unlock>:
 80075a0:	4801      	ldr	r0, [pc, #4]	; (80075a8 <__malloc_unlock+0x8>)
 80075a2:	f000 bc12 	b.w	8007dca <__retarget_lock_release_recursive>
 80075a6:	bf00      	nop
 80075a8:	20000320 	.word	0x20000320

080075ac <_realloc_r>:
 80075ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075ae:	4607      	mov	r7, r0
 80075b0:	4614      	mov	r4, r2
 80075b2:	460e      	mov	r6, r1
 80075b4:	b921      	cbnz	r1, 80075c0 <_realloc_r+0x14>
 80075b6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80075ba:	4611      	mov	r1, r2
 80075bc:	f7ff bdc8 	b.w	8007150 <_malloc_r>
 80075c0:	b922      	cbnz	r2, 80075cc <_realloc_r+0x20>
 80075c2:	f7ff fd75 	bl	80070b0 <_free_r>
 80075c6:	4625      	mov	r5, r4
 80075c8:	4628      	mov	r0, r5
 80075ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80075cc:	f000 fc62 	bl	8007e94 <_malloc_usable_size_r>
 80075d0:	42a0      	cmp	r0, r4
 80075d2:	d20f      	bcs.n	80075f4 <_realloc_r+0x48>
 80075d4:	4621      	mov	r1, r4
 80075d6:	4638      	mov	r0, r7
 80075d8:	f7ff fdba 	bl	8007150 <_malloc_r>
 80075dc:	4605      	mov	r5, r0
 80075de:	2800      	cmp	r0, #0
 80075e0:	d0f2      	beq.n	80075c8 <_realloc_r+0x1c>
 80075e2:	4631      	mov	r1, r6
 80075e4:	4622      	mov	r2, r4
 80075e6:	f7ff f9c7 	bl	8006978 <memcpy>
 80075ea:	4631      	mov	r1, r6
 80075ec:	4638      	mov	r0, r7
 80075ee:	f7ff fd5f 	bl	80070b0 <_free_r>
 80075f2:	e7e9      	b.n	80075c8 <_realloc_r+0x1c>
 80075f4:	4635      	mov	r5, r6
 80075f6:	e7e7      	b.n	80075c8 <_realloc_r+0x1c>

080075f8 <__sfputc_r>:
 80075f8:	6893      	ldr	r3, [r2, #8]
 80075fa:	3b01      	subs	r3, #1
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	b410      	push	{r4}
 8007600:	6093      	str	r3, [r2, #8]
 8007602:	da08      	bge.n	8007616 <__sfputc_r+0x1e>
 8007604:	6994      	ldr	r4, [r2, #24]
 8007606:	42a3      	cmp	r3, r4
 8007608:	db01      	blt.n	800760e <__sfputc_r+0x16>
 800760a:	290a      	cmp	r1, #10
 800760c:	d103      	bne.n	8007616 <__sfputc_r+0x1e>
 800760e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007612:	f000 b94b 	b.w	80078ac <__swbuf_r>
 8007616:	6813      	ldr	r3, [r2, #0]
 8007618:	1c58      	adds	r0, r3, #1
 800761a:	6010      	str	r0, [r2, #0]
 800761c:	7019      	strb	r1, [r3, #0]
 800761e:	4608      	mov	r0, r1
 8007620:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007624:	4770      	bx	lr

08007626 <__sfputs_r>:
 8007626:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007628:	4606      	mov	r6, r0
 800762a:	460f      	mov	r7, r1
 800762c:	4614      	mov	r4, r2
 800762e:	18d5      	adds	r5, r2, r3
 8007630:	42ac      	cmp	r4, r5
 8007632:	d101      	bne.n	8007638 <__sfputs_r+0x12>
 8007634:	2000      	movs	r0, #0
 8007636:	e007      	b.n	8007648 <__sfputs_r+0x22>
 8007638:	f814 1b01 	ldrb.w	r1, [r4], #1
 800763c:	463a      	mov	r2, r7
 800763e:	4630      	mov	r0, r6
 8007640:	f7ff ffda 	bl	80075f8 <__sfputc_r>
 8007644:	1c43      	adds	r3, r0, #1
 8007646:	d1f3      	bne.n	8007630 <__sfputs_r+0xa>
 8007648:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800764c <_vfiprintf_r>:
 800764c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007650:	460d      	mov	r5, r1
 8007652:	b09d      	sub	sp, #116	; 0x74
 8007654:	4614      	mov	r4, r2
 8007656:	4698      	mov	r8, r3
 8007658:	4606      	mov	r6, r0
 800765a:	b118      	cbz	r0, 8007664 <_vfiprintf_r+0x18>
 800765c:	6983      	ldr	r3, [r0, #24]
 800765e:	b90b      	cbnz	r3, 8007664 <_vfiprintf_r+0x18>
 8007660:	f000 fb14 	bl	8007c8c <__sinit>
 8007664:	4b89      	ldr	r3, [pc, #548]	; (800788c <_vfiprintf_r+0x240>)
 8007666:	429d      	cmp	r5, r3
 8007668:	d11b      	bne.n	80076a2 <_vfiprintf_r+0x56>
 800766a:	6875      	ldr	r5, [r6, #4]
 800766c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800766e:	07d9      	lsls	r1, r3, #31
 8007670:	d405      	bmi.n	800767e <_vfiprintf_r+0x32>
 8007672:	89ab      	ldrh	r3, [r5, #12]
 8007674:	059a      	lsls	r2, r3, #22
 8007676:	d402      	bmi.n	800767e <_vfiprintf_r+0x32>
 8007678:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800767a:	f000 fba5 	bl	8007dc8 <__retarget_lock_acquire_recursive>
 800767e:	89ab      	ldrh	r3, [r5, #12]
 8007680:	071b      	lsls	r3, r3, #28
 8007682:	d501      	bpl.n	8007688 <_vfiprintf_r+0x3c>
 8007684:	692b      	ldr	r3, [r5, #16]
 8007686:	b9eb      	cbnz	r3, 80076c4 <_vfiprintf_r+0x78>
 8007688:	4629      	mov	r1, r5
 800768a:	4630      	mov	r0, r6
 800768c:	f000 f96e 	bl	800796c <__swsetup_r>
 8007690:	b1c0      	cbz	r0, 80076c4 <_vfiprintf_r+0x78>
 8007692:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007694:	07dc      	lsls	r4, r3, #31
 8007696:	d50e      	bpl.n	80076b6 <_vfiprintf_r+0x6a>
 8007698:	f04f 30ff 	mov.w	r0, #4294967295
 800769c:	b01d      	add	sp, #116	; 0x74
 800769e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076a2:	4b7b      	ldr	r3, [pc, #492]	; (8007890 <_vfiprintf_r+0x244>)
 80076a4:	429d      	cmp	r5, r3
 80076a6:	d101      	bne.n	80076ac <_vfiprintf_r+0x60>
 80076a8:	68b5      	ldr	r5, [r6, #8]
 80076aa:	e7df      	b.n	800766c <_vfiprintf_r+0x20>
 80076ac:	4b79      	ldr	r3, [pc, #484]	; (8007894 <_vfiprintf_r+0x248>)
 80076ae:	429d      	cmp	r5, r3
 80076b0:	bf08      	it	eq
 80076b2:	68f5      	ldreq	r5, [r6, #12]
 80076b4:	e7da      	b.n	800766c <_vfiprintf_r+0x20>
 80076b6:	89ab      	ldrh	r3, [r5, #12]
 80076b8:	0598      	lsls	r0, r3, #22
 80076ba:	d4ed      	bmi.n	8007698 <_vfiprintf_r+0x4c>
 80076bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80076be:	f000 fb84 	bl	8007dca <__retarget_lock_release_recursive>
 80076c2:	e7e9      	b.n	8007698 <_vfiprintf_r+0x4c>
 80076c4:	2300      	movs	r3, #0
 80076c6:	9309      	str	r3, [sp, #36]	; 0x24
 80076c8:	2320      	movs	r3, #32
 80076ca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80076ce:	f8cd 800c 	str.w	r8, [sp, #12]
 80076d2:	2330      	movs	r3, #48	; 0x30
 80076d4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007898 <_vfiprintf_r+0x24c>
 80076d8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80076dc:	f04f 0901 	mov.w	r9, #1
 80076e0:	4623      	mov	r3, r4
 80076e2:	469a      	mov	sl, r3
 80076e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80076e8:	b10a      	cbz	r2, 80076ee <_vfiprintf_r+0xa2>
 80076ea:	2a25      	cmp	r2, #37	; 0x25
 80076ec:	d1f9      	bne.n	80076e2 <_vfiprintf_r+0x96>
 80076ee:	ebba 0b04 	subs.w	fp, sl, r4
 80076f2:	d00b      	beq.n	800770c <_vfiprintf_r+0xc0>
 80076f4:	465b      	mov	r3, fp
 80076f6:	4622      	mov	r2, r4
 80076f8:	4629      	mov	r1, r5
 80076fa:	4630      	mov	r0, r6
 80076fc:	f7ff ff93 	bl	8007626 <__sfputs_r>
 8007700:	3001      	adds	r0, #1
 8007702:	f000 80aa 	beq.w	800785a <_vfiprintf_r+0x20e>
 8007706:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007708:	445a      	add	r2, fp
 800770a:	9209      	str	r2, [sp, #36]	; 0x24
 800770c:	f89a 3000 	ldrb.w	r3, [sl]
 8007710:	2b00      	cmp	r3, #0
 8007712:	f000 80a2 	beq.w	800785a <_vfiprintf_r+0x20e>
 8007716:	2300      	movs	r3, #0
 8007718:	f04f 32ff 	mov.w	r2, #4294967295
 800771c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007720:	f10a 0a01 	add.w	sl, sl, #1
 8007724:	9304      	str	r3, [sp, #16]
 8007726:	9307      	str	r3, [sp, #28]
 8007728:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800772c:	931a      	str	r3, [sp, #104]	; 0x68
 800772e:	4654      	mov	r4, sl
 8007730:	2205      	movs	r2, #5
 8007732:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007736:	4858      	ldr	r0, [pc, #352]	; (8007898 <_vfiprintf_r+0x24c>)
 8007738:	f7f8 fd62 	bl	8000200 <memchr>
 800773c:	9a04      	ldr	r2, [sp, #16]
 800773e:	b9d8      	cbnz	r0, 8007778 <_vfiprintf_r+0x12c>
 8007740:	06d1      	lsls	r1, r2, #27
 8007742:	bf44      	itt	mi
 8007744:	2320      	movmi	r3, #32
 8007746:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800774a:	0713      	lsls	r3, r2, #28
 800774c:	bf44      	itt	mi
 800774e:	232b      	movmi	r3, #43	; 0x2b
 8007750:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007754:	f89a 3000 	ldrb.w	r3, [sl]
 8007758:	2b2a      	cmp	r3, #42	; 0x2a
 800775a:	d015      	beq.n	8007788 <_vfiprintf_r+0x13c>
 800775c:	9a07      	ldr	r2, [sp, #28]
 800775e:	4654      	mov	r4, sl
 8007760:	2000      	movs	r0, #0
 8007762:	f04f 0c0a 	mov.w	ip, #10
 8007766:	4621      	mov	r1, r4
 8007768:	f811 3b01 	ldrb.w	r3, [r1], #1
 800776c:	3b30      	subs	r3, #48	; 0x30
 800776e:	2b09      	cmp	r3, #9
 8007770:	d94e      	bls.n	8007810 <_vfiprintf_r+0x1c4>
 8007772:	b1b0      	cbz	r0, 80077a2 <_vfiprintf_r+0x156>
 8007774:	9207      	str	r2, [sp, #28]
 8007776:	e014      	b.n	80077a2 <_vfiprintf_r+0x156>
 8007778:	eba0 0308 	sub.w	r3, r0, r8
 800777c:	fa09 f303 	lsl.w	r3, r9, r3
 8007780:	4313      	orrs	r3, r2
 8007782:	9304      	str	r3, [sp, #16]
 8007784:	46a2      	mov	sl, r4
 8007786:	e7d2      	b.n	800772e <_vfiprintf_r+0xe2>
 8007788:	9b03      	ldr	r3, [sp, #12]
 800778a:	1d19      	adds	r1, r3, #4
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	9103      	str	r1, [sp, #12]
 8007790:	2b00      	cmp	r3, #0
 8007792:	bfbb      	ittet	lt
 8007794:	425b      	neglt	r3, r3
 8007796:	f042 0202 	orrlt.w	r2, r2, #2
 800779a:	9307      	strge	r3, [sp, #28]
 800779c:	9307      	strlt	r3, [sp, #28]
 800779e:	bfb8      	it	lt
 80077a0:	9204      	strlt	r2, [sp, #16]
 80077a2:	7823      	ldrb	r3, [r4, #0]
 80077a4:	2b2e      	cmp	r3, #46	; 0x2e
 80077a6:	d10c      	bne.n	80077c2 <_vfiprintf_r+0x176>
 80077a8:	7863      	ldrb	r3, [r4, #1]
 80077aa:	2b2a      	cmp	r3, #42	; 0x2a
 80077ac:	d135      	bne.n	800781a <_vfiprintf_r+0x1ce>
 80077ae:	9b03      	ldr	r3, [sp, #12]
 80077b0:	1d1a      	adds	r2, r3, #4
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	9203      	str	r2, [sp, #12]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	bfb8      	it	lt
 80077ba:	f04f 33ff 	movlt.w	r3, #4294967295
 80077be:	3402      	adds	r4, #2
 80077c0:	9305      	str	r3, [sp, #20]
 80077c2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80078a8 <_vfiprintf_r+0x25c>
 80077c6:	7821      	ldrb	r1, [r4, #0]
 80077c8:	2203      	movs	r2, #3
 80077ca:	4650      	mov	r0, sl
 80077cc:	f7f8 fd18 	bl	8000200 <memchr>
 80077d0:	b140      	cbz	r0, 80077e4 <_vfiprintf_r+0x198>
 80077d2:	2340      	movs	r3, #64	; 0x40
 80077d4:	eba0 000a 	sub.w	r0, r0, sl
 80077d8:	fa03 f000 	lsl.w	r0, r3, r0
 80077dc:	9b04      	ldr	r3, [sp, #16]
 80077de:	4303      	orrs	r3, r0
 80077e0:	3401      	adds	r4, #1
 80077e2:	9304      	str	r3, [sp, #16]
 80077e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077e8:	482c      	ldr	r0, [pc, #176]	; (800789c <_vfiprintf_r+0x250>)
 80077ea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80077ee:	2206      	movs	r2, #6
 80077f0:	f7f8 fd06 	bl	8000200 <memchr>
 80077f4:	2800      	cmp	r0, #0
 80077f6:	d03f      	beq.n	8007878 <_vfiprintf_r+0x22c>
 80077f8:	4b29      	ldr	r3, [pc, #164]	; (80078a0 <_vfiprintf_r+0x254>)
 80077fa:	bb1b      	cbnz	r3, 8007844 <_vfiprintf_r+0x1f8>
 80077fc:	9b03      	ldr	r3, [sp, #12]
 80077fe:	3307      	adds	r3, #7
 8007800:	f023 0307 	bic.w	r3, r3, #7
 8007804:	3308      	adds	r3, #8
 8007806:	9303      	str	r3, [sp, #12]
 8007808:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800780a:	443b      	add	r3, r7
 800780c:	9309      	str	r3, [sp, #36]	; 0x24
 800780e:	e767      	b.n	80076e0 <_vfiprintf_r+0x94>
 8007810:	fb0c 3202 	mla	r2, ip, r2, r3
 8007814:	460c      	mov	r4, r1
 8007816:	2001      	movs	r0, #1
 8007818:	e7a5      	b.n	8007766 <_vfiprintf_r+0x11a>
 800781a:	2300      	movs	r3, #0
 800781c:	3401      	adds	r4, #1
 800781e:	9305      	str	r3, [sp, #20]
 8007820:	4619      	mov	r1, r3
 8007822:	f04f 0c0a 	mov.w	ip, #10
 8007826:	4620      	mov	r0, r4
 8007828:	f810 2b01 	ldrb.w	r2, [r0], #1
 800782c:	3a30      	subs	r2, #48	; 0x30
 800782e:	2a09      	cmp	r2, #9
 8007830:	d903      	bls.n	800783a <_vfiprintf_r+0x1ee>
 8007832:	2b00      	cmp	r3, #0
 8007834:	d0c5      	beq.n	80077c2 <_vfiprintf_r+0x176>
 8007836:	9105      	str	r1, [sp, #20]
 8007838:	e7c3      	b.n	80077c2 <_vfiprintf_r+0x176>
 800783a:	fb0c 2101 	mla	r1, ip, r1, r2
 800783e:	4604      	mov	r4, r0
 8007840:	2301      	movs	r3, #1
 8007842:	e7f0      	b.n	8007826 <_vfiprintf_r+0x1da>
 8007844:	ab03      	add	r3, sp, #12
 8007846:	9300      	str	r3, [sp, #0]
 8007848:	462a      	mov	r2, r5
 800784a:	4b16      	ldr	r3, [pc, #88]	; (80078a4 <_vfiprintf_r+0x258>)
 800784c:	a904      	add	r1, sp, #16
 800784e:	4630      	mov	r0, r6
 8007850:	f7fd fe24 	bl	800549c <_printf_float>
 8007854:	4607      	mov	r7, r0
 8007856:	1c78      	adds	r0, r7, #1
 8007858:	d1d6      	bne.n	8007808 <_vfiprintf_r+0x1bc>
 800785a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800785c:	07d9      	lsls	r1, r3, #31
 800785e:	d405      	bmi.n	800786c <_vfiprintf_r+0x220>
 8007860:	89ab      	ldrh	r3, [r5, #12]
 8007862:	059a      	lsls	r2, r3, #22
 8007864:	d402      	bmi.n	800786c <_vfiprintf_r+0x220>
 8007866:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007868:	f000 faaf 	bl	8007dca <__retarget_lock_release_recursive>
 800786c:	89ab      	ldrh	r3, [r5, #12]
 800786e:	065b      	lsls	r3, r3, #25
 8007870:	f53f af12 	bmi.w	8007698 <_vfiprintf_r+0x4c>
 8007874:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007876:	e711      	b.n	800769c <_vfiprintf_r+0x50>
 8007878:	ab03      	add	r3, sp, #12
 800787a:	9300      	str	r3, [sp, #0]
 800787c:	462a      	mov	r2, r5
 800787e:	4b09      	ldr	r3, [pc, #36]	; (80078a4 <_vfiprintf_r+0x258>)
 8007880:	a904      	add	r1, sp, #16
 8007882:	4630      	mov	r0, r6
 8007884:	f7fe f8ae 	bl	80059e4 <_printf_i>
 8007888:	e7e4      	b.n	8007854 <_vfiprintf_r+0x208>
 800788a:	bf00      	nop
 800788c:	0805371c 	.word	0x0805371c
 8007890:	0805373c 	.word	0x0805373c
 8007894:	080536fc 	.word	0x080536fc
 8007898:	080535a4 	.word	0x080535a4
 800789c:	080535ae 	.word	0x080535ae
 80078a0:	0800549d 	.word	0x0800549d
 80078a4:	08007627 	.word	0x08007627
 80078a8:	080535aa 	.word	0x080535aa

080078ac <__swbuf_r>:
 80078ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078ae:	460e      	mov	r6, r1
 80078b0:	4614      	mov	r4, r2
 80078b2:	4605      	mov	r5, r0
 80078b4:	b118      	cbz	r0, 80078be <__swbuf_r+0x12>
 80078b6:	6983      	ldr	r3, [r0, #24]
 80078b8:	b90b      	cbnz	r3, 80078be <__swbuf_r+0x12>
 80078ba:	f000 f9e7 	bl	8007c8c <__sinit>
 80078be:	4b21      	ldr	r3, [pc, #132]	; (8007944 <__swbuf_r+0x98>)
 80078c0:	429c      	cmp	r4, r3
 80078c2:	d12b      	bne.n	800791c <__swbuf_r+0x70>
 80078c4:	686c      	ldr	r4, [r5, #4]
 80078c6:	69a3      	ldr	r3, [r4, #24]
 80078c8:	60a3      	str	r3, [r4, #8]
 80078ca:	89a3      	ldrh	r3, [r4, #12]
 80078cc:	071a      	lsls	r2, r3, #28
 80078ce:	d52f      	bpl.n	8007930 <__swbuf_r+0x84>
 80078d0:	6923      	ldr	r3, [r4, #16]
 80078d2:	b36b      	cbz	r3, 8007930 <__swbuf_r+0x84>
 80078d4:	6923      	ldr	r3, [r4, #16]
 80078d6:	6820      	ldr	r0, [r4, #0]
 80078d8:	1ac0      	subs	r0, r0, r3
 80078da:	6963      	ldr	r3, [r4, #20]
 80078dc:	b2f6      	uxtb	r6, r6
 80078de:	4283      	cmp	r3, r0
 80078e0:	4637      	mov	r7, r6
 80078e2:	dc04      	bgt.n	80078ee <__swbuf_r+0x42>
 80078e4:	4621      	mov	r1, r4
 80078e6:	4628      	mov	r0, r5
 80078e8:	f000 f93c 	bl	8007b64 <_fflush_r>
 80078ec:	bb30      	cbnz	r0, 800793c <__swbuf_r+0x90>
 80078ee:	68a3      	ldr	r3, [r4, #8]
 80078f0:	3b01      	subs	r3, #1
 80078f2:	60a3      	str	r3, [r4, #8]
 80078f4:	6823      	ldr	r3, [r4, #0]
 80078f6:	1c5a      	adds	r2, r3, #1
 80078f8:	6022      	str	r2, [r4, #0]
 80078fa:	701e      	strb	r6, [r3, #0]
 80078fc:	6963      	ldr	r3, [r4, #20]
 80078fe:	3001      	adds	r0, #1
 8007900:	4283      	cmp	r3, r0
 8007902:	d004      	beq.n	800790e <__swbuf_r+0x62>
 8007904:	89a3      	ldrh	r3, [r4, #12]
 8007906:	07db      	lsls	r3, r3, #31
 8007908:	d506      	bpl.n	8007918 <__swbuf_r+0x6c>
 800790a:	2e0a      	cmp	r6, #10
 800790c:	d104      	bne.n	8007918 <__swbuf_r+0x6c>
 800790e:	4621      	mov	r1, r4
 8007910:	4628      	mov	r0, r5
 8007912:	f000 f927 	bl	8007b64 <_fflush_r>
 8007916:	b988      	cbnz	r0, 800793c <__swbuf_r+0x90>
 8007918:	4638      	mov	r0, r7
 800791a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800791c:	4b0a      	ldr	r3, [pc, #40]	; (8007948 <__swbuf_r+0x9c>)
 800791e:	429c      	cmp	r4, r3
 8007920:	d101      	bne.n	8007926 <__swbuf_r+0x7a>
 8007922:	68ac      	ldr	r4, [r5, #8]
 8007924:	e7cf      	b.n	80078c6 <__swbuf_r+0x1a>
 8007926:	4b09      	ldr	r3, [pc, #36]	; (800794c <__swbuf_r+0xa0>)
 8007928:	429c      	cmp	r4, r3
 800792a:	bf08      	it	eq
 800792c:	68ec      	ldreq	r4, [r5, #12]
 800792e:	e7ca      	b.n	80078c6 <__swbuf_r+0x1a>
 8007930:	4621      	mov	r1, r4
 8007932:	4628      	mov	r0, r5
 8007934:	f000 f81a 	bl	800796c <__swsetup_r>
 8007938:	2800      	cmp	r0, #0
 800793a:	d0cb      	beq.n	80078d4 <__swbuf_r+0x28>
 800793c:	f04f 37ff 	mov.w	r7, #4294967295
 8007940:	e7ea      	b.n	8007918 <__swbuf_r+0x6c>
 8007942:	bf00      	nop
 8007944:	0805371c 	.word	0x0805371c
 8007948:	0805373c 	.word	0x0805373c
 800794c:	080536fc 	.word	0x080536fc

08007950 <__ascii_wctomb>:
 8007950:	b149      	cbz	r1, 8007966 <__ascii_wctomb+0x16>
 8007952:	2aff      	cmp	r2, #255	; 0xff
 8007954:	bf85      	ittet	hi
 8007956:	238a      	movhi	r3, #138	; 0x8a
 8007958:	6003      	strhi	r3, [r0, #0]
 800795a:	700a      	strbls	r2, [r1, #0]
 800795c:	f04f 30ff 	movhi.w	r0, #4294967295
 8007960:	bf98      	it	ls
 8007962:	2001      	movls	r0, #1
 8007964:	4770      	bx	lr
 8007966:	4608      	mov	r0, r1
 8007968:	4770      	bx	lr
	...

0800796c <__swsetup_r>:
 800796c:	4b32      	ldr	r3, [pc, #200]	; (8007a38 <__swsetup_r+0xcc>)
 800796e:	b570      	push	{r4, r5, r6, lr}
 8007970:	681d      	ldr	r5, [r3, #0]
 8007972:	4606      	mov	r6, r0
 8007974:	460c      	mov	r4, r1
 8007976:	b125      	cbz	r5, 8007982 <__swsetup_r+0x16>
 8007978:	69ab      	ldr	r3, [r5, #24]
 800797a:	b913      	cbnz	r3, 8007982 <__swsetup_r+0x16>
 800797c:	4628      	mov	r0, r5
 800797e:	f000 f985 	bl	8007c8c <__sinit>
 8007982:	4b2e      	ldr	r3, [pc, #184]	; (8007a3c <__swsetup_r+0xd0>)
 8007984:	429c      	cmp	r4, r3
 8007986:	d10f      	bne.n	80079a8 <__swsetup_r+0x3c>
 8007988:	686c      	ldr	r4, [r5, #4]
 800798a:	89a3      	ldrh	r3, [r4, #12]
 800798c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007990:	0719      	lsls	r1, r3, #28
 8007992:	d42c      	bmi.n	80079ee <__swsetup_r+0x82>
 8007994:	06dd      	lsls	r5, r3, #27
 8007996:	d411      	bmi.n	80079bc <__swsetup_r+0x50>
 8007998:	2309      	movs	r3, #9
 800799a:	6033      	str	r3, [r6, #0]
 800799c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80079a0:	81a3      	strh	r3, [r4, #12]
 80079a2:	f04f 30ff 	mov.w	r0, #4294967295
 80079a6:	e03e      	b.n	8007a26 <__swsetup_r+0xba>
 80079a8:	4b25      	ldr	r3, [pc, #148]	; (8007a40 <__swsetup_r+0xd4>)
 80079aa:	429c      	cmp	r4, r3
 80079ac:	d101      	bne.n	80079b2 <__swsetup_r+0x46>
 80079ae:	68ac      	ldr	r4, [r5, #8]
 80079b0:	e7eb      	b.n	800798a <__swsetup_r+0x1e>
 80079b2:	4b24      	ldr	r3, [pc, #144]	; (8007a44 <__swsetup_r+0xd8>)
 80079b4:	429c      	cmp	r4, r3
 80079b6:	bf08      	it	eq
 80079b8:	68ec      	ldreq	r4, [r5, #12]
 80079ba:	e7e6      	b.n	800798a <__swsetup_r+0x1e>
 80079bc:	0758      	lsls	r0, r3, #29
 80079be:	d512      	bpl.n	80079e6 <__swsetup_r+0x7a>
 80079c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80079c2:	b141      	cbz	r1, 80079d6 <__swsetup_r+0x6a>
 80079c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80079c8:	4299      	cmp	r1, r3
 80079ca:	d002      	beq.n	80079d2 <__swsetup_r+0x66>
 80079cc:	4630      	mov	r0, r6
 80079ce:	f7ff fb6f 	bl	80070b0 <_free_r>
 80079d2:	2300      	movs	r3, #0
 80079d4:	6363      	str	r3, [r4, #52]	; 0x34
 80079d6:	89a3      	ldrh	r3, [r4, #12]
 80079d8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80079dc:	81a3      	strh	r3, [r4, #12]
 80079de:	2300      	movs	r3, #0
 80079e0:	6063      	str	r3, [r4, #4]
 80079e2:	6923      	ldr	r3, [r4, #16]
 80079e4:	6023      	str	r3, [r4, #0]
 80079e6:	89a3      	ldrh	r3, [r4, #12]
 80079e8:	f043 0308 	orr.w	r3, r3, #8
 80079ec:	81a3      	strh	r3, [r4, #12]
 80079ee:	6923      	ldr	r3, [r4, #16]
 80079f0:	b94b      	cbnz	r3, 8007a06 <__swsetup_r+0x9a>
 80079f2:	89a3      	ldrh	r3, [r4, #12]
 80079f4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80079f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80079fc:	d003      	beq.n	8007a06 <__swsetup_r+0x9a>
 80079fe:	4621      	mov	r1, r4
 8007a00:	4630      	mov	r0, r6
 8007a02:	f000 fa07 	bl	8007e14 <__smakebuf_r>
 8007a06:	89a0      	ldrh	r0, [r4, #12]
 8007a08:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007a0c:	f010 0301 	ands.w	r3, r0, #1
 8007a10:	d00a      	beq.n	8007a28 <__swsetup_r+0xbc>
 8007a12:	2300      	movs	r3, #0
 8007a14:	60a3      	str	r3, [r4, #8]
 8007a16:	6963      	ldr	r3, [r4, #20]
 8007a18:	425b      	negs	r3, r3
 8007a1a:	61a3      	str	r3, [r4, #24]
 8007a1c:	6923      	ldr	r3, [r4, #16]
 8007a1e:	b943      	cbnz	r3, 8007a32 <__swsetup_r+0xc6>
 8007a20:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007a24:	d1ba      	bne.n	800799c <__swsetup_r+0x30>
 8007a26:	bd70      	pop	{r4, r5, r6, pc}
 8007a28:	0781      	lsls	r1, r0, #30
 8007a2a:	bf58      	it	pl
 8007a2c:	6963      	ldrpl	r3, [r4, #20]
 8007a2e:	60a3      	str	r3, [r4, #8]
 8007a30:	e7f4      	b.n	8007a1c <__swsetup_r+0xb0>
 8007a32:	2000      	movs	r0, #0
 8007a34:	e7f7      	b.n	8007a26 <__swsetup_r+0xba>
 8007a36:	bf00      	nop
 8007a38:	2000001c 	.word	0x2000001c
 8007a3c:	0805371c 	.word	0x0805371c
 8007a40:	0805373c 	.word	0x0805373c
 8007a44:	080536fc 	.word	0x080536fc

08007a48 <abort>:
 8007a48:	b508      	push	{r3, lr}
 8007a4a:	2006      	movs	r0, #6
 8007a4c:	f000 fa52 	bl	8007ef4 <raise>
 8007a50:	2001      	movs	r0, #1
 8007a52:	f7fa f8c5 	bl	8001be0 <_exit>
	...

08007a58 <__sflush_r>:
 8007a58:	898a      	ldrh	r2, [r1, #12]
 8007a5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a5e:	4605      	mov	r5, r0
 8007a60:	0710      	lsls	r0, r2, #28
 8007a62:	460c      	mov	r4, r1
 8007a64:	d458      	bmi.n	8007b18 <__sflush_r+0xc0>
 8007a66:	684b      	ldr	r3, [r1, #4]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	dc05      	bgt.n	8007a78 <__sflush_r+0x20>
 8007a6c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	dc02      	bgt.n	8007a78 <__sflush_r+0x20>
 8007a72:	2000      	movs	r0, #0
 8007a74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a78:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007a7a:	2e00      	cmp	r6, #0
 8007a7c:	d0f9      	beq.n	8007a72 <__sflush_r+0x1a>
 8007a7e:	2300      	movs	r3, #0
 8007a80:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007a84:	682f      	ldr	r7, [r5, #0]
 8007a86:	602b      	str	r3, [r5, #0]
 8007a88:	d032      	beq.n	8007af0 <__sflush_r+0x98>
 8007a8a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007a8c:	89a3      	ldrh	r3, [r4, #12]
 8007a8e:	075a      	lsls	r2, r3, #29
 8007a90:	d505      	bpl.n	8007a9e <__sflush_r+0x46>
 8007a92:	6863      	ldr	r3, [r4, #4]
 8007a94:	1ac0      	subs	r0, r0, r3
 8007a96:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007a98:	b10b      	cbz	r3, 8007a9e <__sflush_r+0x46>
 8007a9a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007a9c:	1ac0      	subs	r0, r0, r3
 8007a9e:	2300      	movs	r3, #0
 8007aa0:	4602      	mov	r2, r0
 8007aa2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007aa4:	6a21      	ldr	r1, [r4, #32]
 8007aa6:	4628      	mov	r0, r5
 8007aa8:	47b0      	blx	r6
 8007aaa:	1c43      	adds	r3, r0, #1
 8007aac:	89a3      	ldrh	r3, [r4, #12]
 8007aae:	d106      	bne.n	8007abe <__sflush_r+0x66>
 8007ab0:	6829      	ldr	r1, [r5, #0]
 8007ab2:	291d      	cmp	r1, #29
 8007ab4:	d82c      	bhi.n	8007b10 <__sflush_r+0xb8>
 8007ab6:	4a2a      	ldr	r2, [pc, #168]	; (8007b60 <__sflush_r+0x108>)
 8007ab8:	40ca      	lsrs	r2, r1
 8007aba:	07d6      	lsls	r6, r2, #31
 8007abc:	d528      	bpl.n	8007b10 <__sflush_r+0xb8>
 8007abe:	2200      	movs	r2, #0
 8007ac0:	6062      	str	r2, [r4, #4]
 8007ac2:	04d9      	lsls	r1, r3, #19
 8007ac4:	6922      	ldr	r2, [r4, #16]
 8007ac6:	6022      	str	r2, [r4, #0]
 8007ac8:	d504      	bpl.n	8007ad4 <__sflush_r+0x7c>
 8007aca:	1c42      	adds	r2, r0, #1
 8007acc:	d101      	bne.n	8007ad2 <__sflush_r+0x7a>
 8007ace:	682b      	ldr	r3, [r5, #0]
 8007ad0:	b903      	cbnz	r3, 8007ad4 <__sflush_r+0x7c>
 8007ad2:	6560      	str	r0, [r4, #84]	; 0x54
 8007ad4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007ad6:	602f      	str	r7, [r5, #0]
 8007ad8:	2900      	cmp	r1, #0
 8007ada:	d0ca      	beq.n	8007a72 <__sflush_r+0x1a>
 8007adc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007ae0:	4299      	cmp	r1, r3
 8007ae2:	d002      	beq.n	8007aea <__sflush_r+0x92>
 8007ae4:	4628      	mov	r0, r5
 8007ae6:	f7ff fae3 	bl	80070b0 <_free_r>
 8007aea:	2000      	movs	r0, #0
 8007aec:	6360      	str	r0, [r4, #52]	; 0x34
 8007aee:	e7c1      	b.n	8007a74 <__sflush_r+0x1c>
 8007af0:	6a21      	ldr	r1, [r4, #32]
 8007af2:	2301      	movs	r3, #1
 8007af4:	4628      	mov	r0, r5
 8007af6:	47b0      	blx	r6
 8007af8:	1c41      	adds	r1, r0, #1
 8007afa:	d1c7      	bne.n	8007a8c <__sflush_r+0x34>
 8007afc:	682b      	ldr	r3, [r5, #0]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d0c4      	beq.n	8007a8c <__sflush_r+0x34>
 8007b02:	2b1d      	cmp	r3, #29
 8007b04:	d001      	beq.n	8007b0a <__sflush_r+0xb2>
 8007b06:	2b16      	cmp	r3, #22
 8007b08:	d101      	bne.n	8007b0e <__sflush_r+0xb6>
 8007b0a:	602f      	str	r7, [r5, #0]
 8007b0c:	e7b1      	b.n	8007a72 <__sflush_r+0x1a>
 8007b0e:	89a3      	ldrh	r3, [r4, #12]
 8007b10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007b14:	81a3      	strh	r3, [r4, #12]
 8007b16:	e7ad      	b.n	8007a74 <__sflush_r+0x1c>
 8007b18:	690f      	ldr	r7, [r1, #16]
 8007b1a:	2f00      	cmp	r7, #0
 8007b1c:	d0a9      	beq.n	8007a72 <__sflush_r+0x1a>
 8007b1e:	0793      	lsls	r3, r2, #30
 8007b20:	680e      	ldr	r6, [r1, #0]
 8007b22:	bf08      	it	eq
 8007b24:	694b      	ldreq	r3, [r1, #20]
 8007b26:	600f      	str	r7, [r1, #0]
 8007b28:	bf18      	it	ne
 8007b2a:	2300      	movne	r3, #0
 8007b2c:	eba6 0807 	sub.w	r8, r6, r7
 8007b30:	608b      	str	r3, [r1, #8]
 8007b32:	f1b8 0f00 	cmp.w	r8, #0
 8007b36:	dd9c      	ble.n	8007a72 <__sflush_r+0x1a>
 8007b38:	6a21      	ldr	r1, [r4, #32]
 8007b3a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007b3c:	4643      	mov	r3, r8
 8007b3e:	463a      	mov	r2, r7
 8007b40:	4628      	mov	r0, r5
 8007b42:	47b0      	blx	r6
 8007b44:	2800      	cmp	r0, #0
 8007b46:	dc06      	bgt.n	8007b56 <__sflush_r+0xfe>
 8007b48:	89a3      	ldrh	r3, [r4, #12]
 8007b4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007b4e:	81a3      	strh	r3, [r4, #12]
 8007b50:	f04f 30ff 	mov.w	r0, #4294967295
 8007b54:	e78e      	b.n	8007a74 <__sflush_r+0x1c>
 8007b56:	4407      	add	r7, r0
 8007b58:	eba8 0800 	sub.w	r8, r8, r0
 8007b5c:	e7e9      	b.n	8007b32 <__sflush_r+0xda>
 8007b5e:	bf00      	nop
 8007b60:	20400001 	.word	0x20400001

08007b64 <_fflush_r>:
 8007b64:	b538      	push	{r3, r4, r5, lr}
 8007b66:	690b      	ldr	r3, [r1, #16]
 8007b68:	4605      	mov	r5, r0
 8007b6a:	460c      	mov	r4, r1
 8007b6c:	b913      	cbnz	r3, 8007b74 <_fflush_r+0x10>
 8007b6e:	2500      	movs	r5, #0
 8007b70:	4628      	mov	r0, r5
 8007b72:	bd38      	pop	{r3, r4, r5, pc}
 8007b74:	b118      	cbz	r0, 8007b7e <_fflush_r+0x1a>
 8007b76:	6983      	ldr	r3, [r0, #24]
 8007b78:	b90b      	cbnz	r3, 8007b7e <_fflush_r+0x1a>
 8007b7a:	f000 f887 	bl	8007c8c <__sinit>
 8007b7e:	4b14      	ldr	r3, [pc, #80]	; (8007bd0 <_fflush_r+0x6c>)
 8007b80:	429c      	cmp	r4, r3
 8007b82:	d11b      	bne.n	8007bbc <_fflush_r+0x58>
 8007b84:	686c      	ldr	r4, [r5, #4]
 8007b86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d0ef      	beq.n	8007b6e <_fflush_r+0xa>
 8007b8e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007b90:	07d0      	lsls	r0, r2, #31
 8007b92:	d404      	bmi.n	8007b9e <_fflush_r+0x3a>
 8007b94:	0599      	lsls	r1, r3, #22
 8007b96:	d402      	bmi.n	8007b9e <_fflush_r+0x3a>
 8007b98:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007b9a:	f000 f915 	bl	8007dc8 <__retarget_lock_acquire_recursive>
 8007b9e:	4628      	mov	r0, r5
 8007ba0:	4621      	mov	r1, r4
 8007ba2:	f7ff ff59 	bl	8007a58 <__sflush_r>
 8007ba6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007ba8:	07da      	lsls	r2, r3, #31
 8007baa:	4605      	mov	r5, r0
 8007bac:	d4e0      	bmi.n	8007b70 <_fflush_r+0xc>
 8007bae:	89a3      	ldrh	r3, [r4, #12]
 8007bb0:	059b      	lsls	r3, r3, #22
 8007bb2:	d4dd      	bmi.n	8007b70 <_fflush_r+0xc>
 8007bb4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007bb6:	f000 f908 	bl	8007dca <__retarget_lock_release_recursive>
 8007bba:	e7d9      	b.n	8007b70 <_fflush_r+0xc>
 8007bbc:	4b05      	ldr	r3, [pc, #20]	; (8007bd4 <_fflush_r+0x70>)
 8007bbe:	429c      	cmp	r4, r3
 8007bc0:	d101      	bne.n	8007bc6 <_fflush_r+0x62>
 8007bc2:	68ac      	ldr	r4, [r5, #8]
 8007bc4:	e7df      	b.n	8007b86 <_fflush_r+0x22>
 8007bc6:	4b04      	ldr	r3, [pc, #16]	; (8007bd8 <_fflush_r+0x74>)
 8007bc8:	429c      	cmp	r4, r3
 8007bca:	bf08      	it	eq
 8007bcc:	68ec      	ldreq	r4, [r5, #12]
 8007bce:	e7da      	b.n	8007b86 <_fflush_r+0x22>
 8007bd0:	0805371c 	.word	0x0805371c
 8007bd4:	0805373c 	.word	0x0805373c
 8007bd8:	080536fc 	.word	0x080536fc

08007bdc <std>:
 8007bdc:	2300      	movs	r3, #0
 8007bde:	b510      	push	{r4, lr}
 8007be0:	4604      	mov	r4, r0
 8007be2:	e9c0 3300 	strd	r3, r3, [r0]
 8007be6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007bea:	6083      	str	r3, [r0, #8]
 8007bec:	8181      	strh	r1, [r0, #12]
 8007bee:	6643      	str	r3, [r0, #100]	; 0x64
 8007bf0:	81c2      	strh	r2, [r0, #14]
 8007bf2:	6183      	str	r3, [r0, #24]
 8007bf4:	4619      	mov	r1, r3
 8007bf6:	2208      	movs	r2, #8
 8007bf8:	305c      	adds	r0, #92	; 0x5c
 8007bfa:	f7fd fba7 	bl	800534c <memset>
 8007bfe:	4b05      	ldr	r3, [pc, #20]	; (8007c14 <std+0x38>)
 8007c00:	6263      	str	r3, [r4, #36]	; 0x24
 8007c02:	4b05      	ldr	r3, [pc, #20]	; (8007c18 <std+0x3c>)
 8007c04:	62a3      	str	r3, [r4, #40]	; 0x28
 8007c06:	4b05      	ldr	r3, [pc, #20]	; (8007c1c <std+0x40>)
 8007c08:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007c0a:	4b05      	ldr	r3, [pc, #20]	; (8007c20 <std+0x44>)
 8007c0c:	6224      	str	r4, [r4, #32]
 8007c0e:	6323      	str	r3, [r4, #48]	; 0x30
 8007c10:	bd10      	pop	{r4, pc}
 8007c12:	bf00      	nop
 8007c14:	08007f2d 	.word	0x08007f2d
 8007c18:	08007f4f 	.word	0x08007f4f
 8007c1c:	08007f87 	.word	0x08007f87
 8007c20:	08007fab 	.word	0x08007fab

08007c24 <_cleanup_r>:
 8007c24:	4901      	ldr	r1, [pc, #4]	; (8007c2c <_cleanup_r+0x8>)
 8007c26:	f000 b8af 	b.w	8007d88 <_fwalk_reent>
 8007c2a:	bf00      	nop
 8007c2c:	08007b65 	.word	0x08007b65

08007c30 <__sfmoreglue>:
 8007c30:	b570      	push	{r4, r5, r6, lr}
 8007c32:	1e4a      	subs	r2, r1, #1
 8007c34:	2568      	movs	r5, #104	; 0x68
 8007c36:	4355      	muls	r5, r2
 8007c38:	460e      	mov	r6, r1
 8007c3a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007c3e:	f7ff fa87 	bl	8007150 <_malloc_r>
 8007c42:	4604      	mov	r4, r0
 8007c44:	b140      	cbz	r0, 8007c58 <__sfmoreglue+0x28>
 8007c46:	2100      	movs	r1, #0
 8007c48:	e9c0 1600 	strd	r1, r6, [r0]
 8007c4c:	300c      	adds	r0, #12
 8007c4e:	60a0      	str	r0, [r4, #8]
 8007c50:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007c54:	f7fd fb7a 	bl	800534c <memset>
 8007c58:	4620      	mov	r0, r4
 8007c5a:	bd70      	pop	{r4, r5, r6, pc}

08007c5c <__sfp_lock_acquire>:
 8007c5c:	4801      	ldr	r0, [pc, #4]	; (8007c64 <__sfp_lock_acquire+0x8>)
 8007c5e:	f000 b8b3 	b.w	8007dc8 <__retarget_lock_acquire_recursive>
 8007c62:	bf00      	nop
 8007c64:	20000324 	.word	0x20000324

08007c68 <__sfp_lock_release>:
 8007c68:	4801      	ldr	r0, [pc, #4]	; (8007c70 <__sfp_lock_release+0x8>)
 8007c6a:	f000 b8ae 	b.w	8007dca <__retarget_lock_release_recursive>
 8007c6e:	bf00      	nop
 8007c70:	20000324 	.word	0x20000324

08007c74 <__sinit_lock_acquire>:
 8007c74:	4801      	ldr	r0, [pc, #4]	; (8007c7c <__sinit_lock_acquire+0x8>)
 8007c76:	f000 b8a7 	b.w	8007dc8 <__retarget_lock_acquire_recursive>
 8007c7a:	bf00      	nop
 8007c7c:	2000031f 	.word	0x2000031f

08007c80 <__sinit_lock_release>:
 8007c80:	4801      	ldr	r0, [pc, #4]	; (8007c88 <__sinit_lock_release+0x8>)
 8007c82:	f000 b8a2 	b.w	8007dca <__retarget_lock_release_recursive>
 8007c86:	bf00      	nop
 8007c88:	2000031f 	.word	0x2000031f

08007c8c <__sinit>:
 8007c8c:	b510      	push	{r4, lr}
 8007c8e:	4604      	mov	r4, r0
 8007c90:	f7ff fff0 	bl	8007c74 <__sinit_lock_acquire>
 8007c94:	69a3      	ldr	r3, [r4, #24]
 8007c96:	b11b      	cbz	r3, 8007ca0 <__sinit+0x14>
 8007c98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c9c:	f7ff bff0 	b.w	8007c80 <__sinit_lock_release>
 8007ca0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007ca4:	6523      	str	r3, [r4, #80]	; 0x50
 8007ca6:	4b13      	ldr	r3, [pc, #76]	; (8007cf4 <__sinit+0x68>)
 8007ca8:	4a13      	ldr	r2, [pc, #76]	; (8007cf8 <__sinit+0x6c>)
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	62a2      	str	r2, [r4, #40]	; 0x28
 8007cae:	42a3      	cmp	r3, r4
 8007cb0:	bf04      	itt	eq
 8007cb2:	2301      	moveq	r3, #1
 8007cb4:	61a3      	streq	r3, [r4, #24]
 8007cb6:	4620      	mov	r0, r4
 8007cb8:	f000 f820 	bl	8007cfc <__sfp>
 8007cbc:	6060      	str	r0, [r4, #4]
 8007cbe:	4620      	mov	r0, r4
 8007cc0:	f000 f81c 	bl	8007cfc <__sfp>
 8007cc4:	60a0      	str	r0, [r4, #8]
 8007cc6:	4620      	mov	r0, r4
 8007cc8:	f000 f818 	bl	8007cfc <__sfp>
 8007ccc:	2200      	movs	r2, #0
 8007cce:	60e0      	str	r0, [r4, #12]
 8007cd0:	2104      	movs	r1, #4
 8007cd2:	6860      	ldr	r0, [r4, #4]
 8007cd4:	f7ff ff82 	bl	8007bdc <std>
 8007cd8:	68a0      	ldr	r0, [r4, #8]
 8007cda:	2201      	movs	r2, #1
 8007cdc:	2109      	movs	r1, #9
 8007cde:	f7ff ff7d 	bl	8007bdc <std>
 8007ce2:	68e0      	ldr	r0, [r4, #12]
 8007ce4:	2202      	movs	r2, #2
 8007ce6:	2112      	movs	r1, #18
 8007ce8:	f7ff ff78 	bl	8007bdc <std>
 8007cec:	2301      	movs	r3, #1
 8007cee:	61a3      	str	r3, [r4, #24]
 8007cf0:	e7d2      	b.n	8007c98 <__sinit+0xc>
 8007cf2:	bf00      	nop
 8007cf4:	08053378 	.word	0x08053378
 8007cf8:	08007c25 	.word	0x08007c25

08007cfc <__sfp>:
 8007cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cfe:	4607      	mov	r7, r0
 8007d00:	f7ff ffac 	bl	8007c5c <__sfp_lock_acquire>
 8007d04:	4b1e      	ldr	r3, [pc, #120]	; (8007d80 <__sfp+0x84>)
 8007d06:	681e      	ldr	r6, [r3, #0]
 8007d08:	69b3      	ldr	r3, [r6, #24]
 8007d0a:	b913      	cbnz	r3, 8007d12 <__sfp+0x16>
 8007d0c:	4630      	mov	r0, r6
 8007d0e:	f7ff ffbd 	bl	8007c8c <__sinit>
 8007d12:	3648      	adds	r6, #72	; 0x48
 8007d14:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007d18:	3b01      	subs	r3, #1
 8007d1a:	d503      	bpl.n	8007d24 <__sfp+0x28>
 8007d1c:	6833      	ldr	r3, [r6, #0]
 8007d1e:	b30b      	cbz	r3, 8007d64 <__sfp+0x68>
 8007d20:	6836      	ldr	r6, [r6, #0]
 8007d22:	e7f7      	b.n	8007d14 <__sfp+0x18>
 8007d24:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007d28:	b9d5      	cbnz	r5, 8007d60 <__sfp+0x64>
 8007d2a:	4b16      	ldr	r3, [pc, #88]	; (8007d84 <__sfp+0x88>)
 8007d2c:	60e3      	str	r3, [r4, #12]
 8007d2e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007d32:	6665      	str	r5, [r4, #100]	; 0x64
 8007d34:	f000 f847 	bl	8007dc6 <__retarget_lock_init_recursive>
 8007d38:	f7ff ff96 	bl	8007c68 <__sfp_lock_release>
 8007d3c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007d40:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007d44:	6025      	str	r5, [r4, #0]
 8007d46:	61a5      	str	r5, [r4, #24]
 8007d48:	2208      	movs	r2, #8
 8007d4a:	4629      	mov	r1, r5
 8007d4c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007d50:	f7fd fafc 	bl	800534c <memset>
 8007d54:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007d58:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007d5c:	4620      	mov	r0, r4
 8007d5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d60:	3468      	adds	r4, #104	; 0x68
 8007d62:	e7d9      	b.n	8007d18 <__sfp+0x1c>
 8007d64:	2104      	movs	r1, #4
 8007d66:	4638      	mov	r0, r7
 8007d68:	f7ff ff62 	bl	8007c30 <__sfmoreglue>
 8007d6c:	4604      	mov	r4, r0
 8007d6e:	6030      	str	r0, [r6, #0]
 8007d70:	2800      	cmp	r0, #0
 8007d72:	d1d5      	bne.n	8007d20 <__sfp+0x24>
 8007d74:	f7ff ff78 	bl	8007c68 <__sfp_lock_release>
 8007d78:	230c      	movs	r3, #12
 8007d7a:	603b      	str	r3, [r7, #0]
 8007d7c:	e7ee      	b.n	8007d5c <__sfp+0x60>
 8007d7e:	bf00      	nop
 8007d80:	08053378 	.word	0x08053378
 8007d84:	ffff0001 	.word	0xffff0001

08007d88 <_fwalk_reent>:
 8007d88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d8c:	4606      	mov	r6, r0
 8007d8e:	4688      	mov	r8, r1
 8007d90:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007d94:	2700      	movs	r7, #0
 8007d96:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007d9a:	f1b9 0901 	subs.w	r9, r9, #1
 8007d9e:	d505      	bpl.n	8007dac <_fwalk_reent+0x24>
 8007da0:	6824      	ldr	r4, [r4, #0]
 8007da2:	2c00      	cmp	r4, #0
 8007da4:	d1f7      	bne.n	8007d96 <_fwalk_reent+0xe>
 8007da6:	4638      	mov	r0, r7
 8007da8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007dac:	89ab      	ldrh	r3, [r5, #12]
 8007dae:	2b01      	cmp	r3, #1
 8007db0:	d907      	bls.n	8007dc2 <_fwalk_reent+0x3a>
 8007db2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007db6:	3301      	adds	r3, #1
 8007db8:	d003      	beq.n	8007dc2 <_fwalk_reent+0x3a>
 8007dba:	4629      	mov	r1, r5
 8007dbc:	4630      	mov	r0, r6
 8007dbe:	47c0      	blx	r8
 8007dc0:	4307      	orrs	r7, r0
 8007dc2:	3568      	adds	r5, #104	; 0x68
 8007dc4:	e7e9      	b.n	8007d9a <_fwalk_reent+0x12>

08007dc6 <__retarget_lock_init_recursive>:
 8007dc6:	4770      	bx	lr

08007dc8 <__retarget_lock_acquire_recursive>:
 8007dc8:	4770      	bx	lr

08007dca <__retarget_lock_release_recursive>:
 8007dca:	4770      	bx	lr

08007dcc <__swhatbuf_r>:
 8007dcc:	b570      	push	{r4, r5, r6, lr}
 8007dce:	460e      	mov	r6, r1
 8007dd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007dd4:	2900      	cmp	r1, #0
 8007dd6:	b096      	sub	sp, #88	; 0x58
 8007dd8:	4614      	mov	r4, r2
 8007dda:	461d      	mov	r5, r3
 8007ddc:	da07      	bge.n	8007dee <__swhatbuf_r+0x22>
 8007dde:	2300      	movs	r3, #0
 8007de0:	602b      	str	r3, [r5, #0]
 8007de2:	89b3      	ldrh	r3, [r6, #12]
 8007de4:	061a      	lsls	r2, r3, #24
 8007de6:	d410      	bmi.n	8007e0a <__swhatbuf_r+0x3e>
 8007de8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007dec:	e00e      	b.n	8007e0c <__swhatbuf_r+0x40>
 8007dee:	466a      	mov	r2, sp
 8007df0:	f000 f902 	bl	8007ff8 <_fstat_r>
 8007df4:	2800      	cmp	r0, #0
 8007df6:	dbf2      	blt.n	8007dde <__swhatbuf_r+0x12>
 8007df8:	9a01      	ldr	r2, [sp, #4]
 8007dfa:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007dfe:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007e02:	425a      	negs	r2, r3
 8007e04:	415a      	adcs	r2, r3
 8007e06:	602a      	str	r2, [r5, #0]
 8007e08:	e7ee      	b.n	8007de8 <__swhatbuf_r+0x1c>
 8007e0a:	2340      	movs	r3, #64	; 0x40
 8007e0c:	2000      	movs	r0, #0
 8007e0e:	6023      	str	r3, [r4, #0]
 8007e10:	b016      	add	sp, #88	; 0x58
 8007e12:	bd70      	pop	{r4, r5, r6, pc}

08007e14 <__smakebuf_r>:
 8007e14:	898b      	ldrh	r3, [r1, #12]
 8007e16:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007e18:	079d      	lsls	r5, r3, #30
 8007e1a:	4606      	mov	r6, r0
 8007e1c:	460c      	mov	r4, r1
 8007e1e:	d507      	bpl.n	8007e30 <__smakebuf_r+0x1c>
 8007e20:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007e24:	6023      	str	r3, [r4, #0]
 8007e26:	6123      	str	r3, [r4, #16]
 8007e28:	2301      	movs	r3, #1
 8007e2a:	6163      	str	r3, [r4, #20]
 8007e2c:	b002      	add	sp, #8
 8007e2e:	bd70      	pop	{r4, r5, r6, pc}
 8007e30:	ab01      	add	r3, sp, #4
 8007e32:	466a      	mov	r2, sp
 8007e34:	f7ff ffca 	bl	8007dcc <__swhatbuf_r>
 8007e38:	9900      	ldr	r1, [sp, #0]
 8007e3a:	4605      	mov	r5, r0
 8007e3c:	4630      	mov	r0, r6
 8007e3e:	f7ff f987 	bl	8007150 <_malloc_r>
 8007e42:	b948      	cbnz	r0, 8007e58 <__smakebuf_r+0x44>
 8007e44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e48:	059a      	lsls	r2, r3, #22
 8007e4a:	d4ef      	bmi.n	8007e2c <__smakebuf_r+0x18>
 8007e4c:	f023 0303 	bic.w	r3, r3, #3
 8007e50:	f043 0302 	orr.w	r3, r3, #2
 8007e54:	81a3      	strh	r3, [r4, #12]
 8007e56:	e7e3      	b.n	8007e20 <__smakebuf_r+0xc>
 8007e58:	4b0d      	ldr	r3, [pc, #52]	; (8007e90 <__smakebuf_r+0x7c>)
 8007e5a:	62b3      	str	r3, [r6, #40]	; 0x28
 8007e5c:	89a3      	ldrh	r3, [r4, #12]
 8007e5e:	6020      	str	r0, [r4, #0]
 8007e60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007e64:	81a3      	strh	r3, [r4, #12]
 8007e66:	9b00      	ldr	r3, [sp, #0]
 8007e68:	6163      	str	r3, [r4, #20]
 8007e6a:	9b01      	ldr	r3, [sp, #4]
 8007e6c:	6120      	str	r0, [r4, #16]
 8007e6e:	b15b      	cbz	r3, 8007e88 <__smakebuf_r+0x74>
 8007e70:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e74:	4630      	mov	r0, r6
 8007e76:	f000 f8d1 	bl	800801c <_isatty_r>
 8007e7a:	b128      	cbz	r0, 8007e88 <__smakebuf_r+0x74>
 8007e7c:	89a3      	ldrh	r3, [r4, #12]
 8007e7e:	f023 0303 	bic.w	r3, r3, #3
 8007e82:	f043 0301 	orr.w	r3, r3, #1
 8007e86:	81a3      	strh	r3, [r4, #12]
 8007e88:	89a0      	ldrh	r0, [r4, #12]
 8007e8a:	4305      	orrs	r5, r0
 8007e8c:	81a5      	strh	r5, [r4, #12]
 8007e8e:	e7cd      	b.n	8007e2c <__smakebuf_r+0x18>
 8007e90:	08007c25 	.word	0x08007c25

08007e94 <_malloc_usable_size_r>:
 8007e94:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e98:	1f18      	subs	r0, r3, #4
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	bfbc      	itt	lt
 8007e9e:	580b      	ldrlt	r3, [r1, r0]
 8007ea0:	18c0      	addlt	r0, r0, r3
 8007ea2:	4770      	bx	lr

08007ea4 <_raise_r>:
 8007ea4:	291f      	cmp	r1, #31
 8007ea6:	b538      	push	{r3, r4, r5, lr}
 8007ea8:	4604      	mov	r4, r0
 8007eaa:	460d      	mov	r5, r1
 8007eac:	d904      	bls.n	8007eb8 <_raise_r+0x14>
 8007eae:	2316      	movs	r3, #22
 8007eb0:	6003      	str	r3, [r0, #0]
 8007eb2:	f04f 30ff 	mov.w	r0, #4294967295
 8007eb6:	bd38      	pop	{r3, r4, r5, pc}
 8007eb8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007eba:	b112      	cbz	r2, 8007ec2 <_raise_r+0x1e>
 8007ebc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007ec0:	b94b      	cbnz	r3, 8007ed6 <_raise_r+0x32>
 8007ec2:	4620      	mov	r0, r4
 8007ec4:	f000 f830 	bl	8007f28 <_getpid_r>
 8007ec8:	462a      	mov	r2, r5
 8007eca:	4601      	mov	r1, r0
 8007ecc:	4620      	mov	r0, r4
 8007ece:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007ed2:	f000 b817 	b.w	8007f04 <_kill_r>
 8007ed6:	2b01      	cmp	r3, #1
 8007ed8:	d00a      	beq.n	8007ef0 <_raise_r+0x4c>
 8007eda:	1c59      	adds	r1, r3, #1
 8007edc:	d103      	bne.n	8007ee6 <_raise_r+0x42>
 8007ede:	2316      	movs	r3, #22
 8007ee0:	6003      	str	r3, [r0, #0]
 8007ee2:	2001      	movs	r0, #1
 8007ee4:	e7e7      	b.n	8007eb6 <_raise_r+0x12>
 8007ee6:	2400      	movs	r4, #0
 8007ee8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007eec:	4628      	mov	r0, r5
 8007eee:	4798      	blx	r3
 8007ef0:	2000      	movs	r0, #0
 8007ef2:	e7e0      	b.n	8007eb6 <_raise_r+0x12>

08007ef4 <raise>:
 8007ef4:	4b02      	ldr	r3, [pc, #8]	; (8007f00 <raise+0xc>)
 8007ef6:	4601      	mov	r1, r0
 8007ef8:	6818      	ldr	r0, [r3, #0]
 8007efa:	f7ff bfd3 	b.w	8007ea4 <_raise_r>
 8007efe:	bf00      	nop
 8007f00:	2000001c 	.word	0x2000001c

08007f04 <_kill_r>:
 8007f04:	b538      	push	{r3, r4, r5, lr}
 8007f06:	4d07      	ldr	r5, [pc, #28]	; (8007f24 <_kill_r+0x20>)
 8007f08:	2300      	movs	r3, #0
 8007f0a:	4604      	mov	r4, r0
 8007f0c:	4608      	mov	r0, r1
 8007f0e:	4611      	mov	r1, r2
 8007f10:	602b      	str	r3, [r5, #0]
 8007f12:	f7f9 fe55 	bl	8001bc0 <_kill>
 8007f16:	1c43      	adds	r3, r0, #1
 8007f18:	d102      	bne.n	8007f20 <_kill_r+0x1c>
 8007f1a:	682b      	ldr	r3, [r5, #0]
 8007f1c:	b103      	cbz	r3, 8007f20 <_kill_r+0x1c>
 8007f1e:	6023      	str	r3, [r4, #0]
 8007f20:	bd38      	pop	{r3, r4, r5, pc}
 8007f22:	bf00      	nop
 8007f24:	20000318 	.word	0x20000318

08007f28 <_getpid_r>:
 8007f28:	f7f9 be42 	b.w	8001bb0 <_getpid>

08007f2c <__sread>:
 8007f2c:	b510      	push	{r4, lr}
 8007f2e:	460c      	mov	r4, r1
 8007f30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f34:	f000 f894 	bl	8008060 <_read_r>
 8007f38:	2800      	cmp	r0, #0
 8007f3a:	bfab      	itete	ge
 8007f3c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007f3e:	89a3      	ldrhlt	r3, [r4, #12]
 8007f40:	181b      	addge	r3, r3, r0
 8007f42:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007f46:	bfac      	ite	ge
 8007f48:	6563      	strge	r3, [r4, #84]	; 0x54
 8007f4a:	81a3      	strhlt	r3, [r4, #12]
 8007f4c:	bd10      	pop	{r4, pc}

08007f4e <__swrite>:
 8007f4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f52:	461f      	mov	r7, r3
 8007f54:	898b      	ldrh	r3, [r1, #12]
 8007f56:	05db      	lsls	r3, r3, #23
 8007f58:	4605      	mov	r5, r0
 8007f5a:	460c      	mov	r4, r1
 8007f5c:	4616      	mov	r6, r2
 8007f5e:	d505      	bpl.n	8007f6c <__swrite+0x1e>
 8007f60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f64:	2302      	movs	r3, #2
 8007f66:	2200      	movs	r2, #0
 8007f68:	f000 f868 	bl	800803c <_lseek_r>
 8007f6c:	89a3      	ldrh	r3, [r4, #12]
 8007f6e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007f72:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007f76:	81a3      	strh	r3, [r4, #12]
 8007f78:	4632      	mov	r2, r6
 8007f7a:	463b      	mov	r3, r7
 8007f7c:	4628      	mov	r0, r5
 8007f7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f82:	f000 b817 	b.w	8007fb4 <_write_r>

08007f86 <__sseek>:
 8007f86:	b510      	push	{r4, lr}
 8007f88:	460c      	mov	r4, r1
 8007f8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f8e:	f000 f855 	bl	800803c <_lseek_r>
 8007f92:	1c43      	adds	r3, r0, #1
 8007f94:	89a3      	ldrh	r3, [r4, #12]
 8007f96:	bf15      	itete	ne
 8007f98:	6560      	strne	r0, [r4, #84]	; 0x54
 8007f9a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007f9e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007fa2:	81a3      	strheq	r3, [r4, #12]
 8007fa4:	bf18      	it	ne
 8007fa6:	81a3      	strhne	r3, [r4, #12]
 8007fa8:	bd10      	pop	{r4, pc}

08007faa <__sclose>:
 8007faa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fae:	f000 b813 	b.w	8007fd8 <_close_r>
	...

08007fb4 <_write_r>:
 8007fb4:	b538      	push	{r3, r4, r5, lr}
 8007fb6:	4d07      	ldr	r5, [pc, #28]	; (8007fd4 <_write_r+0x20>)
 8007fb8:	4604      	mov	r4, r0
 8007fba:	4608      	mov	r0, r1
 8007fbc:	4611      	mov	r1, r2
 8007fbe:	2200      	movs	r2, #0
 8007fc0:	602a      	str	r2, [r5, #0]
 8007fc2:	461a      	mov	r2, r3
 8007fc4:	f7f9 fe33 	bl	8001c2e <_write>
 8007fc8:	1c43      	adds	r3, r0, #1
 8007fca:	d102      	bne.n	8007fd2 <_write_r+0x1e>
 8007fcc:	682b      	ldr	r3, [r5, #0]
 8007fce:	b103      	cbz	r3, 8007fd2 <_write_r+0x1e>
 8007fd0:	6023      	str	r3, [r4, #0]
 8007fd2:	bd38      	pop	{r3, r4, r5, pc}
 8007fd4:	20000318 	.word	0x20000318

08007fd8 <_close_r>:
 8007fd8:	b538      	push	{r3, r4, r5, lr}
 8007fda:	4d06      	ldr	r5, [pc, #24]	; (8007ff4 <_close_r+0x1c>)
 8007fdc:	2300      	movs	r3, #0
 8007fde:	4604      	mov	r4, r0
 8007fe0:	4608      	mov	r0, r1
 8007fe2:	602b      	str	r3, [r5, #0]
 8007fe4:	f7f9 fe3f 	bl	8001c66 <_close>
 8007fe8:	1c43      	adds	r3, r0, #1
 8007fea:	d102      	bne.n	8007ff2 <_close_r+0x1a>
 8007fec:	682b      	ldr	r3, [r5, #0]
 8007fee:	b103      	cbz	r3, 8007ff2 <_close_r+0x1a>
 8007ff0:	6023      	str	r3, [r4, #0]
 8007ff2:	bd38      	pop	{r3, r4, r5, pc}
 8007ff4:	20000318 	.word	0x20000318

08007ff8 <_fstat_r>:
 8007ff8:	b538      	push	{r3, r4, r5, lr}
 8007ffa:	4d07      	ldr	r5, [pc, #28]	; (8008018 <_fstat_r+0x20>)
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	4604      	mov	r4, r0
 8008000:	4608      	mov	r0, r1
 8008002:	4611      	mov	r1, r2
 8008004:	602b      	str	r3, [r5, #0]
 8008006:	f7f9 fe3a 	bl	8001c7e <_fstat>
 800800a:	1c43      	adds	r3, r0, #1
 800800c:	d102      	bne.n	8008014 <_fstat_r+0x1c>
 800800e:	682b      	ldr	r3, [r5, #0]
 8008010:	b103      	cbz	r3, 8008014 <_fstat_r+0x1c>
 8008012:	6023      	str	r3, [r4, #0]
 8008014:	bd38      	pop	{r3, r4, r5, pc}
 8008016:	bf00      	nop
 8008018:	20000318 	.word	0x20000318

0800801c <_isatty_r>:
 800801c:	b538      	push	{r3, r4, r5, lr}
 800801e:	4d06      	ldr	r5, [pc, #24]	; (8008038 <_isatty_r+0x1c>)
 8008020:	2300      	movs	r3, #0
 8008022:	4604      	mov	r4, r0
 8008024:	4608      	mov	r0, r1
 8008026:	602b      	str	r3, [r5, #0]
 8008028:	f7f9 fe39 	bl	8001c9e <_isatty>
 800802c:	1c43      	adds	r3, r0, #1
 800802e:	d102      	bne.n	8008036 <_isatty_r+0x1a>
 8008030:	682b      	ldr	r3, [r5, #0]
 8008032:	b103      	cbz	r3, 8008036 <_isatty_r+0x1a>
 8008034:	6023      	str	r3, [r4, #0]
 8008036:	bd38      	pop	{r3, r4, r5, pc}
 8008038:	20000318 	.word	0x20000318

0800803c <_lseek_r>:
 800803c:	b538      	push	{r3, r4, r5, lr}
 800803e:	4d07      	ldr	r5, [pc, #28]	; (800805c <_lseek_r+0x20>)
 8008040:	4604      	mov	r4, r0
 8008042:	4608      	mov	r0, r1
 8008044:	4611      	mov	r1, r2
 8008046:	2200      	movs	r2, #0
 8008048:	602a      	str	r2, [r5, #0]
 800804a:	461a      	mov	r2, r3
 800804c:	f7f9 fe32 	bl	8001cb4 <_lseek>
 8008050:	1c43      	adds	r3, r0, #1
 8008052:	d102      	bne.n	800805a <_lseek_r+0x1e>
 8008054:	682b      	ldr	r3, [r5, #0]
 8008056:	b103      	cbz	r3, 800805a <_lseek_r+0x1e>
 8008058:	6023      	str	r3, [r4, #0]
 800805a:	bd38      	pop	{r3, r4, r5, pc}
 800805c:	20000318 	.word	0x20000318

08008060 <_read_r>:
 8008060:	b538      	push	{r3, r4, r5, lr}
 8008062:	4d07      	ldr	r5, [pc, #28]	; (8008080 <_read_r+0x20>)
 8008064:	4604      	mov	r4, r0
 8008066:	4608      	mov	r0, r1
 8008068:	4611      	mov	r1, r2
 800806a:	2200      	movs	r2, #0
 800806c:	602a      	str	r2, [r5, #0]
 800806e:	461a      	mov	r2, r3
 8008070:	f7f9 fdc0 	bl	8001bf4 <_read>
 8008074:	1c43      	adds	r3, r0, #1
 8008076:	d102      	bne.n	800807e <_read_r+0x1e>
 8008078:	682b      	ldr	r3, [r5, #0]
 800807a:	b103      	cbz	r3, 800807e <_read_r+0x1e>
 800807c:	6023      	str	r3, [r4, #0]
 800807e:	bd38      	pop	{r3, r4, r5, pc}
 8008080:	20000318 	.word	0x20000318

08008084 <_init>:
 8008084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008086:	bf00      	nop
 8008088:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800808a:	bc08      	pop	{r3}
 800808c:	469e      	mov	lr, r3
 800808e:	4770      	bx	lr

08008090 <_fini>:
 8008090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008092:	bf00      	nop
 8008094:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008096:	bc08      	pop	{r3}
 8008098:	469e      	mov	lr, r3
 800809a:	4770      	bx	lr
