
*** Running vivado
    with args -log dbg_ila.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dbg_ila.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source dbg_ila.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 395.715 ; gain = 185.957
INFO: [Synth 8-638] synthesizing module 'dbg_ila' [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/dbg_ila/synth/dbg_ila.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (8#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (19#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (21#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (23#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (28#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'dbg_ila' (46#1) [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/dbg_ila/synth/dbg_ila.v:84]
Finished RTL Elaboration : Time (s): cpu = 00:01:21 ; elapsed = 00:01:26 . Memory (MB): peak = 732.027 ; gain = 522.270
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:21 ; elapsed = 00:01:26 . Memory (MB): peak = 732.027 ; gain = 522.270
INFO: [Device 21-403] Loading part xc7k325tffg676-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.188 . Memory (MB): peak = 860.051 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:39 ; elapsed = 00:01:45 . Memory (MB): peak = 860.051 ; gain = 650.293
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:39 ; elapsed = 00:01:45 . Memory (MB): peak = 860.051 ; gain = 650.293
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:40 ; elapsed = 00:01:46 . Memory (MB): peak = 860.051 ; gain = 650.293
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:45 ; elapsed = 00:01:51 . Memory (MB): peak = 860.051 ; gain = 650.293
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:02:04 . Memory (MB): peak = 860.051 ; gain = 650.293
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:07 ; elapsed = 00:02:15 . Memory (MB): peak = 860.051 ; gain = 650.293
Finished Timing Optimization : Time (s): cpu = 00:02:08 ; elapsed = 00:02:16 . Memory (MB): peak = 860.051 ; gain = 650.293
Finished Technology Mapping : Time (s): cpu = 00:02:10 ; elapsed = 00:02:18 . Memory (MB): peak = 860.051 ; gain = 650.293
Finished IO Insertion : Time (s): cpu = 00:02:11 ; elapsed = 00:02:19 . Memory (MB): peak = 860.051 ; gain = 650.293
Finished Renaming Generated Instances : Time (s): cpu = 00:02:11 ; elapsed = 00:02:19 . Memory (MB): peak = 860.051 ; gain = 650.293
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:12 ; elapsed = 00:02:20 . Memory (MB): peak = 860.051 ; gain = 650.293
Finished Renaming Generated Ports : Time (s): cpu = 00:02:12 ; elapsed = 00:02:20 . Memory (MB): peak = 860.051 ; gain = 650.293
Finished Handling Custom Attributes : Time (s): cpu = 00:02:12 ; elapsed = 00:02:20 . Memory (MB): peak = 860.051 ; gain = 650.293
Finished Renaming Generated Nets : Time (s): cpu = 00:02:12 ; elapsed = 00:02:20 . Memory (MB): peak = 860.051 ; gain = 650.293

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   108|
|2     |CFGLUT5  |   300|
|3     |LUT1     |    73|
|4     |LUT2     |    57|
|5     |LUT3     |   141|
|6     |LUT4     |   324|
|7     |LUT5     |   143|
|8     |LUT6     |   962|
|9     |MUXF7    |    90|
|10    |MUXF8    |     1|
|11    |RAMB36E1 |    35|
|12    |SRL16E   |   317|
|13    |SRLC16E  |     2|
|14    |SRLC32E  |    17|
|15    |FDRE     |  3317|
|16    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:12 ; elapsed = 00:02:20 . Memory (MB): peak = 860.051 ; gain = 650.293
synth_design: Time (s): cpu = 00:02:13 ; elapsed = 00:02:19 . Memory (MB): peak = 860.051 ; gain = 560.227
