<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SHUBv3_MLC_DatalogFusion_GUI: HSEM_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript">var page_layout=1;</script>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="side-nav" class="ui-resizable side-nav-resizable"><!-- do not remove this div, it is closed by doxygen! -->
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">SHUBv3_MLC_DatalogFusion_GUI<span id="projectnumber">&#160;0.2.6</span>
   </div>
   <div id="projectbrief">ISCA Lab, HMU</div>
  </td>
 </tr>
   <tr><td colspan="2">        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td></tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('structHSEM__TypeDef.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">HSEM_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group__CMSIS__Device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32wl55xx.html">Stm32wl55xx</a> &raquo; <a class="el" href="group__Peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>HW Semaphore HSEM.  
 <a href="#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ad63cd5733bd83ab8d7e8dc00d81bf78e" id="r_ad63cd5733bd83ab8d7e8dc00d81bf78e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad63cd5733bd83ab8d7e8dc00d81bf78e">R</a> [16]</td></tr>
<tr class="separator:ad63cd5733bd83ab8d7e8dc00d81bf78e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed66534e00034a64ac68f6b775f2a51d" id="r_aed66534e00034a64ac68f6b775f2a51d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aed66534e00034a64ac68f6b775f2a51d">Reserved1</a> [16]</td></tr>
<tr class="separator:aed66534e00034a64ac68f6b775f2a51d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05a6248fa13bb3550041fec15e7bf36f" id="r_a05a6248fa13bb3550041fec15e7bf36f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a05a6248fa13bb3550041fec15e7bf36f">RLR</a> [16]</td></tr>
<tr class="separator:a05a6248fa13bb3550041fec15e7bf36f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a034041a25c510fa0992b4a74ba368182" id="r_a034041a25c510fa0992b4a74ba368182"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a034041a25c510fa0992b4a74ba368182">Reserved2</a> [16]</td></tr>
<tr class="separator:a034041a25c510fa0992b4a74ba368182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4946861e406fb6bee3f60d697fbaf37b" id="r_a4946861e406fb6bee3f60d697fbaf37b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4946861e406fb6bee3f60d697fbaf37b">C1IER</a></td></tr>
<tr class="separator:a4946861e406fb6bee3f60d697fbaf37b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3877a8db1cbed614cdbce2ee256b677" id="r_af3877a8db1cbed614cdbce2ee256b677"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af3877a8db1cbed614cdbce2ee256b677">C1ICR</a></td></tr>
<tr class="separator:af3877a8db1cbed614cdbce2ee256b677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a382114eb443044dc93476aabdd0b9d5b" id="r_a382114eb443044dc93476aabdd0b9d5b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a382114eb443044dc93476aabdd0b9d5b">C1ISR</a></td></tr>
<tr class="separator:a382114eb443044dc93476aabdd0b9d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95c2a920d6552f69191bf1d168dbdaad" id="r_a95c2a920d6552f69191bf1d168dbdaad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a95c2a920d6552f69191bf1d168dbdaad">C1MISR</a></td></tr>
<tr class="separator:a95c2a920d6552f69191bf1d168dbdaad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e9388284969126cb857aa821824fb1e" id="r_a5e9388284969126cb857aa821824fb1e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5e9388284969126cb857aa821824fb1e">C2IER</a></td></tr>
<tr class="separator:a5e9388284969126cb857aa821824fb1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33307e78abadc2e962c11bd9ff7b7cd1" id="r_a33307e78abadc2e962c11bd9ff7b7cd1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a33307e78abadc2e962c11bd9ff7b7cd1">C2ICR</a></td></tr>
<tr class="separator:a33307e78abadc2e962c11bd9ff7b7cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d87d6b24326561113dd40ece1ab92d3" id="r_a8d87d6b24326561113dd40ece1ab92d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8d87d6b24326561113dd40ece1ab92d3">C2ISR</a></td></tr>
<tr class="separator:a8d87d6b24326561113dd40ece1ab92d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89da1b3a852cf994180c980f3df32635" id="r_a89da1b3a852cf994180c980f3df32635"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a89da1b3a852cf994180c980f3df32635">C2MISR</a></td></tr>
<tr class="separator:a89da1b3a852cf994180c980f3df32635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a853251fee2b6eb39a36cc961760f076e" id="r_a853251fee2b6eb39a36cc961760f076e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a853251fee2b6eb39a36cc961760f076e">Reserved</a> [8]</td></tr>
<tr class="separator:a853251fee2b6eb39a36cc961760f076e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab40c89c59391aaa9d9a8ec011dd0907a" id="r_ab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:ab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84c491be6c66b1d5b6a2efd0740b3d0c" id="r_a84c491be6c66b1d5b6a2efd0740b3d0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a84c491be6c66b1d5b6a2efd0740b3d0c">KEYR</a></td></tr>
<tr class="separator:a84c491be6c66b1d5b6a2efd0740b3d0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>HW Semaphore HSEM. </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00510">510</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="af3877a8db1cbed614cdbce2ee256b677" name="af3877a8db1cbed614cdbce2ee256b677"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3877a8db1cbed614cdbce2ee256b677">&#9670;&#160;</a></span>C1ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t C1ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSEM CPU1 interrupt clear register , Address offset: 104h <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00517">517</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a4946861e406fb6bee3f60d697fbaf37b" name="a4946861e406fb6bee3f60d697fbaf37b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4946861e406fb6bee3f60d697fbaf37b">&#9670;&#160;</a></span>C1IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t C1IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSEM CPU1 interrupt enable register , Address offset: 100h <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00516">516</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a382114eb443044dc93476aabdd0b9d5b" name="a382114eb443044dc93476aabdd0b9d5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a382114eb443044dc93476aabdd0b9d5b">&#9670;&#160;</a></span>C1ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t C1ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSEM CPU1 interrupt status register , Address offset: 108h <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00518">518</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a95c2a920d6552f69191bf1d168dbdaad" name="a95c2a920d6552f69191bf1d168dbdaad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95c2a920d6552f69191bf1d168dbdaad">&#9670;&#160;</a></span>C1MISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t C1MISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSEM CPU1 masked interrupt status register , Address offset: 10Ch <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00519">519</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a33307e78abadc2e962c11bd9ff7b7cd1" name="a33307e78abadc2e962c11bd9ff7b7cd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33307e78abadc2e962c11bd9ff7b7cd1">&#9670;&#160;</a></span>C2ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t C2ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSEM CPU2 interrupt clear register , Address offset: 114h <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00521">521</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a5e9388284969126cb857aa821824fb1e" name="a5e9388284969126cb857aa821824fb1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e9388284969126cb857aa821824fb1e">&#9670;&#160;</a></span>C2IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t C2IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSEM CPU2 interrupt enable register , Address offset: 110h <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00520">520</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a8d87d6b24326561113dd40ece1ab92d3" name="a8d87d6b24326561113dd40ece1ab92d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d87d6b24326561113dd40ece1ab92d3">&#9670;&#160;</a></span>C2ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t C2ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSEM CPU2 interrupt status register , Address offset: 118h <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00522">522</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a89da1b3a852cf994180c980f3df32635" name="a89da1b3a852cf994180c980f3df32635"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89da1b3a852cf994180c980f3df32635">&#9670;&#160;</a></span>C2MISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t C2MISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSEM CPU2 masked interrupt status register , Address offset: 11Ch <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00523">523</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="ab40c89c59391aaa9d9a8ec011dd0907a" name="ab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSEM Semaphore clear register , Address offset: 140h <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00525">525</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a84c491be6c66b1d5b6a2efd0740b3d0c" name="a84c491be6c66b1d5b6a2efd0740b3d0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84c491be6c66b1d5b6a2efd0740b3d0c">&#9670;&#160;</a></span>KEYR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t KEYR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSEM Semaphore clear key register , Address offset: 144h <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00526">526</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="ad63cd5733bd83ab8d7e8dc00d81bf78e" name="ad63cd5733bd83ab8d7e8dc00d81bf78e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad63cd5733bd83ab8d7e8dc00d81bf78e">&#9670;&#160;</a></span>R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t R[16]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSEM 2-step write lock and read back registers, Address offset: 00h-3Ch <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00512">512</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a853251fee2b6eb39a36cc961760f076e" name="a853251fee2b6eb39a36cc961760f076e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a853251fee2b6eb39a36cc961760f076e">&#9670;&#160;</a></span>Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Reserved[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved Address offset: 120h-13Ch </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00524">524</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="aed66534e00034a64ac68f6b775f2a51d" name="aed66534e00034a64ac68f6b775f2a51d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed66534e00034a64ac68f6b775f2a51d">&#9670;&#160;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Reserved1[16]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved Address offset: 40h-7Ch <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00513">513</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a034041a25c510fa0992b4a74ba368182" name="a034041a25c510fa0992b4a74ba368182"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a034041a25c510fa0992b4a74ba368182">&#9670;&#160;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Reserved2[16]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved Address offset: C0h-FCh <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00515">515</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<a id="a05a6248fa13bb3550041fec15e7bf36f" name="a05a6248fa13bb3550041fec15e7bf36f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05a6248fa13bb3550041fec15e7bf36f">&#9670;&#160;</a></span>RLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RLR[16]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSEM 1-step read lock registers, Address offset: 80h-BCh <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32wl55xx_8h_source.html#l00514">514</a> of file <a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Drivers/CMSIS/Device/ST/STM32WLxx/Include/<a class="el" href="stm32wl55xx_8h_source.html">stm32wl55xx.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structHSEM__TypeDef.html">HSEM_TypeDef</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0 </li>
  </ul>
</div>
</body>
</html>
