/*

 File: 		main.c
 Author:	André van Schoubroeck
 License:	MIT


 MIT License

 Copyright (c) 2017, 2018, 2019, 2020 André van Schoubroeck <andre@blaatschaap.be>

 Permission is hereby granted, free of charge, to any person obtaining a copy
 of this software and associated documentation files (the "Software"), to deal
 in the Software without restriction, including without limitation the rights
 to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 copies of the Software, and to permit persons to whom the Software is
 furnished to do so, subject to the following conditions:
 The above copyright notice and this permission notice shall be included in all
 copies or substantial portions of the Software.

 THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 SOFTWARE.

 */

#include <stdbool.h>
#include <string.h>
#include <stdfix.h>

#include "system.h"

#include "bshal_spim.h"
#include "bshal_delay.h"
#include "bshal_i2cm.h"

#include "ucg.h"
//#include "rc52x_transport.h"
//#include "rc52x.h"
//#include "sdmmc.h"
//rc52x_t g_rc52x;

//#include "radio/si443x.h"



void HardFault_Handler(void) {

}

void SysTick_Handler(void) {

}

void SystemClock_Config(void) {
	ClockSetup_HSE8_SYS72();
}
//
//uint8_t test_adxl_spi_read_id() {
//
//	static bshal_spim_t adxl_spi_config;
//	adxl_spi_config.frequency = 1000000;
//	adxl_spi_config.bit_order = 0; //MSB
//	adxl_spi_config.mode = 0;
//
//	adxl_spi_config.hw_nr = 2; // SPI2
//	adxl_spi_config.miso_pin = bshal_gpio_encode_pin(GPIOB, GPIO_PIN_14);
//	adxl_spi_config.mosi_pin = bshal_gpio_encode_pin(GPIOB, GPIO_PIN_15);
//	adxl_spi_config.sck_pin = bshal_gpio_encode_pin(GPIOB, GPIO_PIN_13);
//
//	adxl_spi_config.ss_pin = bshal_gpio_encode_pin(GPIOA, GPIO_PIN_10);
//	adxl_spi_config.nrs_pin = -1;
//	adxl_spi_config.ncd_pin = -1;
//	adxl_spi_config.irq_pin = -1;
//
//	bshal_spim_init(&adxl_spi_config);
//
//	uint8_t result = -1;
//
//	// device id is register 0 // Read us 0x80
//	uint8_t get_id = 0x00 | 0x80;
//	bshal_spim_transmit(&adxl_spi_config, &get_id, 1, true);
//
//	// expected o345 // 0xe5
//	bshal_spim_receive(&adxl_spi_config, &get_id, 1, false);
//
//	//return result;
//	return get_id;
//}
//
//uint32_t test_sdmmc_spi_read_id(char* sdcard_id) {
//	if (sdcard_id) {
//		memset(sdcard_id, 0, 6);
//	}
//
//
//	static bshal_spim_t flash_sdmmc_config;
//	//flash_sdmmc_config.frequency = 1000000;
//	flash_sdmmc_config.frequency = 100000;
//	flash_sdmmc_config.bit_order = 0; //MSB
//	flash_sdmmc_config.mode = 0;
//
//	flash_sdmmc_config.hw_nr = 2; // SPI2
//	flash_sdmmc_config.miso_pin = bshal_gpio_encode_pin(GPIOB, GPIO_PIN_14);
//	flash_sdmmc_config.mosi_pin = bshal_gpio_encode_pin(GPIOB, GPIO_PIN_15);
//	flash_sdmmc_config.sck_pin = bshal_gpio_encode_pin(GPIOB, GPIO_PIN_13);
//
//	//flash_sdmmc_config.nss_pin = bshal_gpio_encode_pin(GPIOA, GPIO_PIN_8);
//	flash_sdmmc_config.nss_pin = -1;
//	flash_sdmmc_config.nrs_pin = -1;
//	flash_sdmmc_config.ncd_pin = -1;
//	flash_sdmmc_config.irq_pin = -1;
//
//	bshal_spim_init(&flash_sdmmc_config);
//
//
//	// We should toggle the clock without being selected
//	// But as other devices have been read at this point
//	// That would be the case by now
//	// Let's try it anyway on out slow clock
//	// Wiggle the clock witout a select
//	if (1) {
//		uint8_t buff[24];
//		//uint8_t buff[48];  // Do we need more wiggling?
//		memset(buff,-1,sizeof(buff));
//		bshal_spim_transmit(&flash_sdmmc_config, &buff, sizeof(buff), false);
//	}
//
//
//	// set the cs pin back again
//	flash_sdmmc_config.nss_pin = bshal_gpio_encode_pin(GPIOA, GPIO_PIN_8);
//	bshal_spim_init(&flash_sdmmc_config);
//
//
//
//	// Initialisation command
//	ssdmmc_resq_t init = SDMMC_REQ_CMD_INIT;
//	bshal_spim_transmit(&flash_sdmmc_config, &init, sizeof(init), true);
//
//	/*
//	uint8_t buff[512];
//	bshal_spim_receive(&flash_sdmmc_config, buff, sizeof(buff), true);
//	return -1;
//	*/
//
//
//	int retries = 512;
//	// Watch in SPI mode, the response misses the headers we would
//	// get in SD mode.
//	sdmmc_card_status_t resp;
//	resp.raw=0xFF;
//	// An SD card should return 0xFF while it is initialising
//	// So we read one byte untill we read something different,
//	// And then we read the rest of the data.
//	// At least, after the clock wiggling we're getting the 0xFF
//	// rather then 0x00, but no response yet. Do we need more wiggling?
//	while(resp.raw==0xff) {
//		bshal_spim_receive(&flash_sdmmc_config, &resp, 1, true);
//		retries--;
//		if (!retries)
//			break;
//	}
//
//	if (!retries) {
//		// timeout
//		return -1;
//	}
//	uint8_t buff[32] = {0};
//	sdmmc_spi_resp_cid_t cid = {0};
//	if (!resp.raz && resp.idle) {
//
//
//
//
//		bshal_gpio_write_pin(flash_sdmmc_config.nss_pin, true);
//
//
//		ssdmmc_resq_t vhs = SDMMC_REQ_CMD8_VHS;
//		bshal_spim_transmit(&flash_sdmmc_config, &vhs, sizeof(vhs), true);
//		// now we should get response format 7;
//		// As the first byte is r1, we use our card status
//		// Interestingly, we get CRC error. Shouldn't CRC be disabled
//		// now we are in SPI mode?
//		// It seems for this command CRC is enabled
//		// "The CMD8 CRC verification is always enabled" page 230
//		// For now, I copy-pasted the value from ulibSD (1BSD license)
//		// The 64 MB card accepts it, the 2GB and 4GB cards don't
//		uint8_t response[5] = {0xFF} ;
//		resp.raw=0xFF;
//		while(resp.raw==0xff) {
//			bshal_spim_receive(&flash_sdmmc_config, &resp, 1, true);
//			retries--;
//			if (!retries)
//				break;
//		}
//		response[0]= resp.raw;
//		bshal_spim_receive(&flash_sdmmc_config, response+1, 4, false);
//
//		// Should check for response 0x05 illegal command
//		// THen card is SD v1 or MMC v3
//		// stated here http://elm-chan.org/docs/mmc/mmc_e.html
//		// ( What does MMC < 3 do???? )
//
//		// Look at page 229 for SPI initialisation flow
//		// At least we know we should send ACMD41
//		// If this fails, we're talking to an MMC card and retry with CMD1
//
//
//		// See page 49 for ACMD41
//		// ACMD means first do a CMD55 see page 79
//		bool can_acmd41;
//		ssdmmc_resq_t acmd = SDMMC_REQ_CMD_ACMD;
//		bshal_spim_transmit(&flash_sdmmc_config, &acmd, sizeof(acmd), true);
//		retries = 512;
//		resp.raw=0xFF;
//		while(resp.raw==0xff) {
//			bshal_spim_receive(&flash_sdmmc_config, &resp, 1, true);
//			retries--;
//			if (!retries)
//				break;
//		}
//		bshal_gpio_write_pin(flash_sdmmc_config.nss_pin, true);
//		if (!retries) {
//			// timeout
//			return -1;
//		}
//
//		can_acmd41 = resp.raw==0x01;
//
//		ssdmmc_resq_t acmd41_resp;
//		if (can_acmd41) {
//			ssdmmc_resq_t acmd41 = SDMMC_REQ_ACMD41;
//			bshal_spim_transmit(&flash_sdmmc_config, &acmd41, sizeof(acmd41), true);
//			retries = 512;
//			resp.raw=0xFF;
//			bshal_delay_ms(1000); // test a delay to give it time to initialise
//			while(resp.raw==0xff) {
//				bshal_spim_receive(&flash_sdmmc_config, &resp, 1, true);
//				retries--;
//				if (!retries)
//					break;
//			}
//
//
//
//			bshal_gpio_write_pin(flash_sdmmc_config.nss_pin, true);
//			if (!retries) {
//				// timeout
//				return -1;
//			}
//
//			can_acmd41 = resp.raw==0x01;
//		}
//
//
//		if (!can_acmd41) {
//			// SD card initialisation failed
//			// retry with MMC initialisation
//			 // SDC Ver.1 or MMC Ver.3
//
//			ssdmmc_resq_t cmd1 = SDMMC_REQ_CMD1;
//			bshal_spim_transmit(&flash_sdmmc_config, &cmd1, sizeof(cmd1), true);
//			retries = 512;
//			resp.raw=0xFF;
//			while(resp.raw==0xff) {
//				bshal_spim_receive(&flash_sdmmc_config, &resp, 1, true);
//				retries--;
//				if (!retries)
//					break;
//			}
//			bshal_gpio_write_pin(flash_sdmmc_config.nss_pin, true);
//			if (!retries) {
//				// timeout
//				return -1;
//			}
//		}
//
//
//
//		// We are getting some data. The PNM of the card in use
//		// is "APPSD".  But we are not getting it right yet.
//		// We see that data in the buffer, but the alignment is off
//
//		ssdmmc_resq_t get_cid = SDMMC_REQ_CMD_GETCID;
//
//		bshal_spim_transmit(&flash_sdmmc_config, &get_cid, sizeof(get_cid), true);
//
//		// standard response token (Refer to Figure 7-3) followed by a data block of 16
//		// bytes suffixed with a 16-bit CRC.
//
//
//
//
//		// We are getting 0x01 , 0xFF, 0xFE before the CID
//		// I guess 0x01 is a status, 0xFF is busy, 0xFE is start of block
//		// So this 0x01 would be an R1 ... so we should elaborate parsing
//		// while (0xFF) skip, parse as R1, if no error,
//		// while (0xFF) skip, if (0xFE) start receiving CID
//
//		// This works for a 64 MB card
//		// but a 4 GB card gives 0xFF, 0x05 (status: command error) fo
//		// For cards greater then 2 GB, we should send CMD8 first
//		// A 2 GB card gives 0xff 0x01 (OK) but then endless 0xFF
//		// We should do cmd8 anyways as we should by spec.
//
//
//
//
//		retries = 512;
//		resp.raw=0xFF;
//		while(resp.raw==0xff) {
//			bshal_spim_receive(&flash_sdmmc_config, &resp, 1, true);
//			retries--;
//			if (!retries)
//				break;
//		}
//
//
//		if (!retries) {
//			// timeout
//			return -1;
//		}
//		retries= 1024;
//
//
//		while(retries) {
//			uint8_t wait_for_start_of_block_token = 0xFF;
//			bshal_spim_transceive(&flash_sdmmc_config, &wait_for_start_of_block_token, 1, true);
//			sdmmc_card_status_t test;
//			test.raw = wait_for_start_of_block_token;
//
//			// The start of a data block is indicated by 0xFE
//			// Page 246, 7.3.3.2
//			if (wait_for_start_of_block_token == 0xFE) break;
//
//			if (wait_for_start_of_block_token != 0xFF) {
//				// On the working card, I get
//				//0x00,0x00,0x00,0x33,0x0e
//				// Before the start of data token
//				// What is this data ?
//				//__BKPT();
//			}
//
//			retries--;
//		}
//		if (!retries) {
//			// timeout
//			return -1;
//		}
//		bshal_spim_transceive(&flash_sdmmc_config, cid.raw, sizeof(cid), true);
//
//		if (sdcard_id) {
//			memcpy(sdcard_id, cid.cid.PNM, 5);
//		}
//	} else {
//		// Bad response from card
//		return -2;
//	}
//
//
//	return 0;
//}
//
//uint32_t test_flash_spi_read_id() {
//
//	static bshal_spim_t flash_spi_config;
//	flash_spi_config.frequency = 1000000;
//	flash_spi_config.bit_order = 0; //MSB
//	flash_spi_config.mode = 0;
//
//	flash_spi_config.hw_nr = 2; // SPI2
//	flash_spi_config.miso_pin = bshal_gpio_encode_pin(GPIOB, GPIO_PIN_14);
//	flash_spi_config.mosi_pin = bshal_gpio_encode_pin(GPIOB, GPIO_PIN_15);
//	flash_spi_config.sck_pin = bshal_gpio_encode_pin(GPIOB, GPIO_PIN_13);
//
//	flash_spi_config.nss_pin = bshal_gpio_encode_pin(GPIOB, GPIO_PIN_12);
//	flash_spi_config.nrs_pin = -1;
//	flash_spi_config.ncd_pin = -1;
//	flash_spi_config.irq_pin = -1;
//
//	bshal_spim_init(&flash_spi_config);
//
//	uint8_t result = -1;
//
//	//uint32_t device_id = 0;
//
//	// So we are getting values from the flash chip, but not the expected values
//	// The values we are getting are consistent, also, they are coming from the
//	// flash chip, as when we move the chip select to a different pin we get 0.
//	// So, this means, the data comes from the chip... but something else is off...
//	// The same results by another flash chip so it wasn't a bad chip.
//
//	// I have identified the problem: I need to transmit 0xFF while receiving.
//
///*
//	{
//		uint8_t get_id = 0x9F;
//		bshal_spim_transmit(&flash_spi_config, &get_id, 1, true);
//		device_id = -1;
//		bshal_spim_transceive(&flash_spi_config, &device_id, 4, false);
//		//W25Q32JV: 0xEE  expect 4016
//		//GD25Q32C:
//	}
//	{
//		uint8_t get_id[4] = { 0xAB, 0x00, 0x00, 0x00 };
//		bshal_spim_transmit(&flash_spi_config, get_id, 4, true);
//		device_id = -1;
//		bshal_spim_transceive(&flash_spi_config, &device_id, 1, false);
//		//W25Q32JV: got 0x00  expect 15
//		//GD25Q32C: got 0x15  expect 0x15 : OK
//	}
//	{
//		uint8_t get_id[4] = { 0x90, 0x00, 0x00, 0x00 };
//		bshal_spim_transmit(&flash_spi_config, get_id, 4, true);
//		device_id = -1;
//		bshal_spim_transceive(&flash_spi_config, &device_id, 2, false);
//		//W25Q32JV: got 0x0eee // expect ef
//		//GD25Q32C: got 0xcc0 // expect 15 c8
//	}
//*/
//
//
//	uint32_t device_id = -1;
//	uint8_t* bytes = (uint8_t*)&device_id;
//
//
//
//	uint8_t rdid[1] = { 0x9F };
//	bshal_spim_transmit(&flash_spi_config, rdid, sizeof(rdid), true);
//	bshal_spim_transceive(&flash_spi_config, bytes, 3, false);
//
//	uint8_t rdi[4] = { 0xAB, 0x00, 0x00, 0x00 };
//	bshal_spim_transmit(&flash_spi_config, rdi, sizeof(rdi), true);
//	bshal_spim_transceive(&flash_spi_config, bytes + 3, 1, false);
//
//
//
//
//
//
//	// Expected values for W25Q32JV :
//
//	// ID7 - ID0 = 15h			// answer to ABh, 90h, 92h, 94h
//	// answer to 90		//							MF7 - MF0 = EFh
//	// answer to 9F 	//	ID15 - ID0 = 4016h
//
//
//	// Values for GD25Q32C (page 15)
//	// ANSWER to 90		//					ID7-ID0:	15	MID = 0xc8
//	// ANSWER to 9F		//	MID7-MID0: 0xC8 ID15-ID8: 0x 40	ID7-ID0: 	0x 16
//	// ANSWER TO AB		//					ID7-ID0:	15
//
//
//	// Verified in test:
//	// GD25Q32C:  	0x151640c8
//	// W25Q32JV:  	0x151640ef
//	// XM25QH32B: 	0x15164020
//
//	// From the datasheet, we expect
//	// HG25Q32:		0x151640E0
//	// BY25Q32BS:	0x15164068
//
//	// According to the XM25QH32B datasheet
//	// Manufacturer = 0x20
//	// Memory Type  = 0x40 for SPI / 0x60 got QSPI
//	// Capacity     = 0x16		// Thus 0x16 means 32 Mbit?
//	// Numbers seem consequent between 32 Mbit chips from different manufacturers
//	// Only the manufacturer byte changes. Thus... are these (semi-)standardised or not?
//	// Look at
//	// https://github.com/espressif/esp-idf/blob/master/components/spi_flash/spi_flash_chip_generic.c  line 107
//	// https://github.com/espressif/esptool/issues/105
//
//
//	return device_id;
//}
//
void screen_init() {
	static bshal_spim_instance_t screen_spi_config;
	screen_spi_config.frequency = 6666666; // SPI speed for SSD1331 = 6.66 MHz (150 ns clock cycle time)
	screen_spi_config.bit_order = 0; //MSB
	screen_spi_config.mode = 0;

	screen_spi_config.hw_nr = 1; // SPI1
	screen_spi_config.miso_pin = bshal_gpio_encode_pin(GPIOA, GPIO_PIN_6);
	screen_spi_config.mosi_pin = bshal_gpio_encode_pin(GPIOA, GPIO_PIN_7);
	screen_spi_config.sck_pin = bshal_gpio_encode_pin(GPIOA, GPIO_PIN_5);

	screen_spi_config.ncd_pin = bshal_gpio_encode_pin(GPIOA, GPIO_PIN_4);
	screen_spi_config.nrs_pin = -1;//bshal_gpio_encode_pin(GPIOB, GPIO_PIN_8);
	screen_spi_config.nss_pin = bshal_gpio_encode_pin(GPIOA, GPIO_PIN_7);

	screen_spi_config.irq_pin = -1; //

	bshal_spim_init(&screen_spi_config);

//	bshal_gpio_write_pin(screen_spi_config.nrs_pin, 0);
//	bshal_delay_ms(1);
//	bshal_gpio_write_pin(screen_spi_config.nrs_pin, 1);

	display_init(&screen_spi_config);

	// Thinking about we would need some SPI manager
}
//
//void rfid5_init(rc52x_t *rc52x) {
//	static bshal_spim_t rfid_spi_config;
//	rfid_spi_config.frequency = 10000000; // SPI speed for MFRC522 = 10 MHz
//	rfid_spi_config.bit_order = 0; //MSB
//	rfid_spi_config.mode = 0;
//
//	rfid_spi_config.hw_nr = 2; // SPI2
//	rfid_spi_config.miso_pin = bshal_gpio_encode_pin(GPIOB, GPIO_PIN_14);
//	rfid_spi_config.mosi_pin = bshal_gpio_encode_pin(GPIOB, GPIO_PIN_15);
//	rfid_spi_config.sck_pin = bshal_gpio_encode_pin(GPIOB, GPIO_PIN_13);
//
//	rfid_spi_config.nss_pin = bshal_gpio_encode_pin(GPIOB, GPIO_PIN_6);
//	rfid_spi_config.nrs_pin = bshal_gpio_encode_pin(GPIOB, GPIO_PIN_5);
//	rfid_spi_config.irq_pin = bshal_gpio_encode_pin(GPIOA, GPIO_PIN_3);
//
//	rfid_spi_config.ncd_pin = -1;
//
//	bshal_spim_init(&rfid_spi_config);
//	rc52x->transport = mfrc_transport_spi;
//	rc52x->transport_config = &rfid_spi_config;
//	rc52x->delay_ms = bshal_delay_ms;
//}




//void radio_init() {
//	static bshal_spim_t radio_spi_config;
//	radio_spi_config.frequency = 1000000;
//	radio_spi_config.bit_order = 0; //MSB
//	radio_spi_config.mode = 0;
//
//	radio_spi_config.hw_nr = 1; // SPI1
//	radio_spi_config.miso_pin = bshal_gpio_encode_pin(GPIOA, GPIO_PIN_6 );
//	radio_spi_config.mosi_pin = bshal_gpio_encode_pin(GPIOA, GPIO_PIN_7 );
//	radio_spi_config.sck_pin =  bshal_gpio_encode_pin(GPIOA, GPIO_PIN_5 );
//
//
//	radio_spi_config.rs_pin = bshal_gpio_encode_pin(GPIOB, GPIO_PIN_10);
//	radio_spi_config.cs_pin = bshal_gpio_encode_pin(GPIOA, GPIO_PIN_4);
//
//
//	bshal_spim_init(&radio_spi_config);
//
////	bshal_gpio_write_pin(radio_spi_config.rs_pin, 0);
////	bshal_delay_ms(1);
////	bshal_gpio_write_pin(radio_spi_config.rs_pin, 1);
//
//	bshal_gpio_write_pin(radio_spi_config.rs_pin, 1);
//	bshal_delay_ms(1);
//	bshal_gpio_write_pin(radio_spi_config.rs_pin, 0);
//
//	si443x_t  si443x;
//	si433x_init(&radio_spi_config, &si443x);
//
//	// Thinking about we would need some SPI manager
//}


int main() {
#ifdef SEMI
	initialise_monitor_handles();
	printf("Hello world!\n");
#endif

	SystemClock_Config();
	SystemCoreClockUpdate();

	bshal_delay_init();
	bshal_delay_us(10);



	//test();

	//u8g2_test();

	//radio_init();


	screen_init();

	print("Hello World!", 1);

//	rfid5_init(&g_rc52x);
//
//	char str[32];
//	uint8_t version = -1;
//	rc52x_get_chip_version(&g_rc52x, &version);
//	sprintf(str, "MFRC522 %02X", version);
//	print(str, 2);
//
//	version = test_adxl_spi_read_id();
//	sprintf(str, "ADXL ID  %03o", version);
//	print(str, 3);
//
//	uint32_t flash_id = test_flash_spi_read_id();
//	sprintf(str, "FLASH  %08X", flash_id);
//	print(str, 4);
//
//	char sdcard_name[6];
//	test_sdmmc_spi_read_id(&sdcard_name);
//	sdcard_name[5]=0;
//	sprintf(str, "SD: %s", sdcard_name);
//	print(str, 5);
//
	while (1) {

	}
}
