0.6
2017.4
Dec 15 2017
21:07:18
G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/project_uart_update/project_uart_update.sim/sim_1/behav/xsim/glbl.v,1621496209,verilog,,,,glbl,,,,,,,,
G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/project_uart_update/project_uart_update.srcs/sim_1/new/main_tb.v,1621591259,verilog,,,,main_tb,,,../../../../project_uart_update.srcs/sources_1/ip/cpuclk,,,,,
G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/project_uart_update/project_uart_update.srcs/sources_1/ip/RAM/sim/RAM.v,1621590540,verilog,,G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/project_uart_update/project_uart_update.srcs/sources_1/ip/program_rom/sim/program_rom.v,,RAM,,,../../../../project_uart_update.srcs/sources_1/ip/cpuclk,,,,,
G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/project_uart_update/project_uart_update.srcs/sources_1/ip/cpuclk/cpuclk.v,1621594396,verilog,,G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/project_uart_update/project_uart_update.srcs/sources_1/new/Executs32.v,,cpuclk,,,../../../../project_uart_update.srcs/sources_1/ip/cpuclk,,,,,
G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/project_uart_update/project_uart_update.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v,1621594396,verilog,,G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/project_uart_update/project_uart_update.srcs/sources_1/ip/cpuclk/cpuclk.v,,cpuclk_clk_wiz,,,../../../../project_uart_update.srcs/sources_1/ip/cpuclk,,,,,
G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/project_uart_update/project_uart_update.srcs/sources_1/ip/program_rom/sim/program_rom.v,1621591116,verilog,,G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/project_uart_update/project_uart_update.srcs/sources_1/ip/uart_bmpg_1/uart_bmpg.v,,program_rom,,,../../../../project_uart_update.srcs/sources_1/ip/cpuclk,,,,,
G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/project_uart_update/project_uart_update.srcs/sources_1/ip/uart_bmpg_1/sim/uart_bmpg_1.v,1621592378,verilog,,G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/project_uart_update/project_uart_update.srcs/sources_1/new/Executs32.v,,uart_bmpg_1,,,../../../../project_uart_update.srcs/sources_1/ip/cpuclk,,,,,
G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/project_uart_update/project_uart_update.srcs/sources_1/ip/uart_bmpg_1/uart_bmpg.v,1621592378,verilog,,G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/project_uart_update/project_uart_update.srcs/sources_1/ip/uart_bmpg_1/upg.v,,uart_bmpg,,,../../../../project_uart_update.srcs/sources_1/ip/cpuclk,,,,,
G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/project_uart_update/project_uart_update.srcs/sources_1/ip/uart_bmpg_1/upg.v,1621592378,verilog,,G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/project_uart_update/project_uart_update.srcs/sources_1/ip/uart_bmpg_1/sim/uart_bmpg_1.v,,upg,,,../../../../project_uart_update.srcs/sources_1/ip/cpuclk,,,,,
G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/project_uart_update/project_uart_update.srcs/sources_1/new/Executs32.v,1621496209,verilog,,G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/project_uart_update/project_uart_update.srcs/sources_1/new/IFetc32.v,,Executs32,,,../../../../project_uart_update.srcs/sources_1/ip/cpuclk,,,,,
G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/project_uart_update/project_uart_update.srcs/sources_1/new/IFetc32.v,1621525297,verilog,,G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/project_uart_update/project_uart_update.srcs/sources_1/new/Idecoder32.v,,Ifetc32,,,../../../../project_uart_update.srcs/sources_1/ip/cpuclk,,,,,
G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/project_uart_update/project_uart_update.srcs/sources_1/new/Idecoder32.v,1621496209,verilog,,G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/project_uart_update/project_uart_update.srcs/sources_1/new/MemOrIO.v,,Idecode32,,,../../../../project_uart_update.srcs/sources_1/ip/cpuclk,,,,,
G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/project_uart_update/project_uart_update.srcs/sources_1/new/MemOrIO.v,1621496209,verilog,,G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/project_uart_update/project_uart_update.srcs/sources_1/new/controller.v,,MemOrIO,,,../../../../project_uart_update.srcs/sources_1/ip/cpuclk,,,,,
G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/project_uart_update/project_uart_update.srcs/sources_1/new/controller.v,1621496209,verilog,,G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/project_uart_update/project_uart_update.srcs/sources_1/new/dmemory32.v,,control32,,,../../../../project_uart_update.srcs/sources_1/ip/cpuclk,,,,,
G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/project_uart_update/project_uart_update.srcs/sources_1/new/dmemory32.v,1621703425,verilog,,G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/project_uart_update/project_uart_update.srcs/sources_1/new/leds.v,,dmemory32,,,../../../../project_uart_update.srcs/sources_1/ip/cpuclk,,,,,
G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/project_uart_update/project_uart_update.srcs/sources_1/new/leds.v,1621496209,verilog,,G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/project_uart_update/project_uart_update.srcs/sources_1/new/main.v,,leds,,,../../../../project_uart_update.srcs/sources_1/ip/cpuclk,,,,,
G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/project_uart_update/project_uart_update.srcs/sources_1/new/main.v,1621704282,verilog,,G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/project_uart_update/project_uart_update.srcs/sources_1/new/programRom.v,,main,,,../../../../project_uart_update.srcs/sources_1/ip/cpuclk,,,,,
G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/project_uart_update/project_uart_update.srcs/sources_1/new/programRom.v,1621594427,verilog,,G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/project_uart_update/project_uart_update.srcs/sources_1/new/switchs.v,,programRom,,,../../../../project_uart_update.srcs/sources_1/ip/cpuclk,,,,,
G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/project_uart_update/project_uart_update.srcs/sources_1/new/switchs.v,1621496209,verilog,,G:/Spring 2021/orgnization/proj/SUSTech-CS202-ComputerOrganization-Project/project_uart_update/project_uart_update.srcs/sim_1/new/main_tb.v,,switchs,,,../../../../project_uart_update.srcs/sources_1/ip/cpuclk,,,,,
