# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab2.srcs/sources_1/new/pOR.v" \
"../../../../Lab2.srcs/sources_1/new/pAND.v" \
"../../../../Lab2.srcs/sources_1/new/bin2bcd.v" \
"../../../../Lab2.srcs/sources_1/new/numarator_59.v" \
"../../../../Lab2.ip_user_files/bd/ceas_figure/ip/ceas_figure_pOR_0_0/sim/ceas_figure_pOR_0_0.v" \
"../../../../Lab2.ip_user_files/bd/ceas_figure/ip/ceas_figure_pAND_0_0/sim/ceas_figure_pAND_0_0.v" \
"../../../../Lab2.ip_user_files/bd/ceas_figure/ip/ceas_figure_bin2bcd_0_1/sim/ceas_figure_bin2bcd_0_1.v" \
"../../../../Lab2.ip_user_files/bd/ceas_figure/ip/ceas_figure_bin2bcd_1_1/sim/ceas_figure_bin2bcd_1_1.v" \
"../../../../Lab2.ip_user_files/bd/ceas_figure/ip/ceas_figure_numarator_59_0_1/sim/ceas_figure_numarator_59_0_1.v" \
"../../../../Lab2.ip_user_files/bd/ceas_figure/ip/ceas_figure_numarator_59_1_1/sim/ceas_figure_numarator_59_1_1.v" \
"../../../../Lab2.ip_user_files/bd/ceas_figure/sim/ceas_figure.v" \
"../../../../Lab2.gen/sources_1/bd/ceas_figure/hdl/ceas_figure_wrapper.v" \
"../../../../Lab2.srcs/sim_1/new/test_ceas1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
