
vgrs-security-system-stm32f7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009368  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002a4c  08009568  08009568  00019568  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bfb4  0800bfb4  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  0800bfb4  0800bfb4  0001bfb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bfbc  0800bfbc  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bfbc  0800bfbc  0001bfbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bfc0  0800bfc0  0001bfc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  0800bfc4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004ccc  2000007c  0800c040  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004d48  0800c040  00024d48  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025315  00000000  00000000  000200aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000048f9  00000000  00000000  000453bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001998  00000000  00000000  00049cb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000017a0  00000000  00000000  0004b650  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00006314  00000000  00000000  0004cdf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001fdaa  00000000  00000000  00053104  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001316a1  00000000  00000000  00072eae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001a454f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006a80  00000000  00000000  001a45a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	2000007c 	.word	0x2000007c
 800021c:	00000000 	.word	0x00000000
 8000220:	08009550 	.word	0x08009550

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000080 	.word	0x20000080
 800023c:	08009550 	.word	0x08009550

08000240 <__aeabi_uldivmod>:
 8000240:	b953      	cbnz	r3, 8000258 <__aeabi_uldivmod+0x18>
 8000242:	b94a      	cbnz	r2, 8000258 <__aeabi_uldivmod+0x18>
 8000244:	2900      	cmp	r1, #0
 8000246:	bf08      	it	eq
 8000248:	2800      	cmpeq	r0, #0
 800024a:	bf1c      	itt	ne
 800024c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000250:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000254:	f000 b96e 	b.w	8000534 <__aeabi_idiv0>
 8000258:	f1ad 0c08 	sub.w	ip, sp, #8
 800025c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000260:	f000 f806 	bl	8000270 <__udivmoddi4>
 8000264:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000268:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800026c:	b004      	add	sp, #16
 800026e:	4770      	bx	lr

08000270 <__udivmoddi4>:
 8000270:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000274:	9d08      	ldr	r5, [sp, #32]
 8000276:	4604      	mov	r4, r0
 8000278:	468c      	mov	ip, r1
 800027a:	2b00      	cmp	r3, #0
 800027c:	f040 8083 	bne.w	8000386 <__udivmoddi4+0x116>
 8000280:	428a      	cmp	r2, r1
 8000282:	4617      	mov	r7, r2
 8000284:	d947      	bls.n	8000316 <__udivmoddi4+0xa6>
 8000286:	fab2 f282 	clz	r2, r2
 800028a:	b142      	cbz	r2, 800029e <__udivmoddi4+0x2e>
 800028c:	f1c2 0020 	rsb	r0, r2, #32
 8000290:	fa24 f000 	lsr.w	r0, r4, r0
 8000294:	4091      	lsls	r1, r2
 8000296:	4097      	lsls	r7, r2
 8000298:	ea40 0c01 	orr.w	ip, r0, r1
 800029c:	4094      	lsls	r4, r2
 800029e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002a2:	0c23      	lsrs	r3, r4, #16
 80002a4:	fbbc f6f8 	udiv	r6, ip, r8
 80002a8:	fa1f fe87 	uxth.w	lr, r7
 80002ac:	fb08 c116 	mls	r1, r8, r6, ip
 80002b0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002b4:	fb06 f10e 	mul.w	r1, r6, lr
 80002b8:	4299      	cmp	r1, r3
 80002ba:	d909      	bls.n	80002d0 <__udivmoddi4+0x60>
 80002bc:	18fb      	adds	r3, r7, r3
 80002be:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80002c2:	f080 8119 	bcs.w	80004f8 <__udivmoddi4+0x288>
 80002c6:	4299      	cmp	r1, r3
 80002c8:	f240 8116 	bls.w	80004f8 <__udivmoddi4+0x288>
 80002cc:	3e02      	subs	r6, #2
 80002ce:	443b      	add	r3, r7
 80002d0:	1a5b      	subs	r3, r3, r1
 80002d2:	b2a4      	uxth	r4, r4
 80002d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80002d8:	fb08 3310 	mls	r3, r8, r0, r3
 80002dc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002e0:	fb00 fe0e 	mul.w	lr, r0, lr
 80002e4:	45a6      	cmp	lr, r4
 80002e6:	d909      	bls.n	80002fc <__udivmoddi4+0x8c>
 80002e8:	193c      	adds	r4, r7, r4
 80002ea:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002ee:	f080 8105 	bcs.w	80004fc <__udivmoddi4+0x28c>
 80002f2:	45a6      	cmp	lr, r4
 80002f4:	f240 8102 	bls.w	80004fc <__udivmoddi4+0x28c>
 80002f8:	3802      	subs	r0, #2
 80002fa:	443c      	add	r4, r7
 80002fc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000300:	eba4 040e 	sub.w	r4, r4, lr
 8000304:	2600      	movs	r6, #0
 8000306:	b11d      	cbz	r5, 8000310 <__udivmoddi4+0xa0>
 8000308:	40d4      	lsrs	r4, r2
 800030a:	2300      	movs	r3, #0
 800030c:	e9c5 4300 	strd	r4, r3, [r5]
 8000310:	4631      	mov	r1, r6
 8000312:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000316:	b902      	cbnz	r2, 800031a <__udivmoddi4+0xaa>
 8000318:	deff      	udf	#255	; 0xff
 800031a:	fab2 f282 	clz	r2, r2
 800031e:	2a00      	cmp	r2, #0
 8000320:	d150      	bne.n	80003c4 <__udivmoddi4+0x154>
 8000322:	1bcb      	subs	r3, r1, r7
 8000324:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000328:	fa1f f887 	uxth.w	r8, r7
 800032c:	2601      	movs	r6, #1
 800032e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000332:	0c21      	lsrs	r1, r4, #16
 8000334:	fb0e 331c 	mls	r3, lr, ip, r3
 8000338:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800033c:	fb08 f30c 	mul.w	r3, r8, ip
 8000340:	428b      	cmp	r3, r1
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0xe4>
 8000344:	1879      	adds	r1, r7, r1
 8000346:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0xe2>
 800034c:	428b      	cmp	r3, r1
 800034e:	f200 80e9 	bhi.w	8000524 <__udivmoddi4+0x2b4>
 8000352:	4684      	mov	ip, r0
 8000354:	1ac9      	subs	r1, r1, r3
 8000356:	b2a3      	uxth	r3, r4
 8000358:	fbb1 f0fe 	udiv	r0, r1, lr
 800035c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000360:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000364:	fb08 f800 	mul.w	r8, r8, r0
 8000368:	45a0      	cmp	r8, r4
 800036a:	d907      	bls.n	800037c <__udivmoddi4+0x10c>
 800036c:	193c      	adds	r4, r7, r4
 800036e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000372:	d202      	bcs.n	800037a <__udivmoddi4+0x10a>
 8000374:	45a0      	cmp	r8, r4
 8000376:	f200 80d9 	bhi.w	800052c <__udivmoddi4+0x2bc>
 800037a:	4618      	mov	r0, r3
 800037c:	eba4 0408 	sub.w	r4, r4, r8
 8000380:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000384:	e7bf      	b.n	8000306 <__udivmoddi4+0x96>
 8000386:	428b      	cmp	r3, r1
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x12e>
 800038a:	2d00      	cmp	r5, #0
 800038c:	f000 80b1 	beq.w	80004f2 <__udivmoddi4+0x282>
 8000390:	2600      	movs	r6, #0
 8000392:	e9c5 0100 	strd	r0, r1, [r5]
 8000396:	4630      	mov	r0, r6
 8000398:	4631      	mov	r1, r6
 800039a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039e:	fab3 f683 	clz	r6, r3
 80003a2:	2e00      	cmp	r6, #0
 80003a4:	d14a      	bne.n	800043c <__udivmoddi4+0x1cc>
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d302      	bcc.n	80003b0 <__udivmoddi4+0x140>
 80003aa:	4282      	cmp	r2, r0
 80003ac:	f200 80b8 	bhi.w	8000520 <__udivmoddi4+0x2b0>
 80003b0:	1a84      	subs	r4, r0, r2
 80003b2:	eb61 0103 	sbc.w	r1, r1, r3
 80003b6:	2001      	movs	r0, #1
 80003b8:	468c      	mov	ip, r1
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	d0a8      	beq.n	8000310 <__udivmoddi4+0xa0>
 80003be:	e9c5 4c00 	strd	r4, ip, [r5]
 80003c2:	e7a5      	b.n	8000310 <__udivmoddi4+0xa0>
 80003c4:	f1c2 0320 	rsb	r3, r2, #32
 80003c8:	fa20 f603 	lsr.w	r6, r0, r3
 80003cc:	4097      	lsls	r7, r2
 80003ce:	fa01 f002 	lsl.w	r0, r1, r2
 80003d2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d6:	40d9      	lsrs	r1, r3
 80003d8:	4330      	orrs	r0, r6
 80003da:	0c03      	lsrs	r3, r0, #16
 80003dc:	fbb1 f6fe 	udiv	r6, r1, lr
 80003e0:	fa1f f887 	uxth.w	r8, r7
 80003e4:	fb0e 1116 	mls	r1, lr, r6, r1
 80003e8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ec:	fb06 f108 	mul.w	r1, r6, r8
 80003f0:	4299      	cmp	r1, r3
 80003f2:	fa04 f402 	lsl.w	r4, r4, r2
 80003f6:	d909      	bls.n	800040c <__udivmoddi4+0x19c>
 80003f8:	18fb      	adds	r3, r7, r3
 80003fa:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 80003fe:	f080 808d 	bcs.w	800051c <__udivmoddi4+0x2ac>
 8000402:	4299      	cmp	r1, r3
 8000404:	f240 808a 	bls.w	800051c <__udivmoddi4+0x2ac>
 8000408:	3e02      	subs	r6, #2
 800040a:	443b      	add	r3, r7
 800040c:	1a5b      	subs	r3, r3, r1
 800040e:	b281      	uxth	r1, r0
 8000410:	fbb3 f0fe 	udiv	r0, r3, lr
 8000414:	fb0e 3310 	mls	r3, lr, r0, r3
 8000418:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800041c:	fb00 f308 	mul.w	r3, r0, r8
 8000420:	428b      	cmp	r3, r1
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x1c4>
 8000424:	1879      	adds	r1, r7, r1
 8000426:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800042a:	d273      	bcs.n	8000514 <__udivmoddi4+0x2a4>
 800042c:	428b      	cmp	r3, r1
 800042e:	d971      	bls.n	8000514 <__udivmoddi4+0x2a4>
 8000430:	3802      	subs	r0, #2
 8000432:	4439      	add	r1, r7
 8000434:	1acb      	subs	r3, r1, r3
 8000436:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800043a:	e778      	b.n	800032e <__udivmoddi4+0xbe>
 800043c:	f1c6 0c20 	rsb	ip, r6, #32
 8000440:	fa03 f406 	lsl.w	r4, r3, r6
 8000444:	fa22 f30c 	lsr.w	r3, r2, ip
 8000448:	431c      	orrs	r4, r3
 800044a:	fa20 f70c 	lsr.w	r7, r0, ip
 800044e:	fa01 f306 	lsl.w	r3, r1, r6
 8000452:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000456:	fa21 f10c 	lsr.w	r1, r1, ip
 800045a:	431f      	orrs	r7, r3
 800045c:	0c3b      	lsrs	r3, r7, #16
 800045e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000462:	fa1f f884 	uxth.w	r8, r4
 8000466:	fb0e 1119 	mls	r1, lr, r9, r1
 800046a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800046e:	fb09 fa08 	mul.w	sl, r9, r8
 8000472:	458a      	cmp	sl, r1
 8000474:	fa02 f206 	lsl.w	r2, r2, r6
 8000478:	fa00 f306 	lsl.w	r3, r0, r6
 800047c:	d908      	bls.n	8000490 <__udivmoddi4+0x220>
 800047e:	1861      	adds	r1, r4, r1
 8000480:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000484:	d248      	bcs.n	8000518 <__udivmoddi4+0x2a8>
 8000486:	458a      	cmp	sl, r1
 8000488:	d946      	bls.n	8000518 <__udivmoddi4+0x2a8>
 800048a:	f1a9 0902 	sub.w	r9, r9, #2
 800048e:	4421      	add	r1, r4
 8000490:	eba1 010a 	sub.w	r1, r1, sl
 8000494:	b2bf      	uxth	r7, r7
 8000496:	fbb1 f0fe 	udiv	r0, r1, lr
 800049a:	fb0e 1110 	mls	r1, lr, r0, r1
 800049e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004a2:	fb00 f808 	mul.w	r8, r0, r8
 80004a6:	45b8      	cmp	r8, r7
 80004a8:	d907      	bls.n	80004ba <__udivmoddi4+0x24a>
 80004aa:	19e7      	adds	r7, r4, r7
 80004ac:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80004b0:	d22e      	bcs.n	8000510 <__udivmoddi4+0x2a0>
 80004b2:	45b8      	cmp	r8, r7
 80004b4:	d92c      	bls.n	8000510 <__udivmoddi4+0x2a0>
 80004b6:	3802      	subs	r0, #2
 80004b8:	4427      	add	r7, r4
 80004ba:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004be:	eba7 0708 	sub.w	r7, r7, r8
 80004c2:	fba0 8902 	umull	r8, r9, r0, r2
 80004c6:	454f      	cmp	r7, r9
 80004c8:	46c6      	mov	lr, r8
 80004ca:	4649      	mov	r1, r9
 80004cc:	d31a      	bcc.n	8000504 <__udivmoddi4+0x294>
 80004ce:	d017      	beq.n	8000500 <__udivmoddi4+0x290>
 80004d0:	b15d      	cbz	r5, 80004ea <__udivmoddi4+0x27a>
 80004d2:	ebb3 020e 	subs.w	r2, r3, lr
 80004d6:	eb67 0701 	sbc.w	r7, r7, r1
 80004da:	fa07 fc0c 	lsl.w	ip, r7, ip
 80004de:	40f2      	lsrs	r2, r6
 80004e0:	ea4c 0202 	orr.w	r2, ip, r2
 80004e4:	40f7      	lsrs	r7, r6
 80004e6:	e9c5 2700 	strd	r2, r7, [r5]
 80004ea:	2600      	movs	r6, #0
 80004ec:	4631      	mov	r1, r6
 80004ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004f2:	462e      	mov	r6, r5
 80004f4:	4628      	mov	r0, r5
 80004f6:	e70b      	b.n	8000310 <__udivmoddi4+0xa0>
 80004f8:	4606      	mov	r6, r0
 80004fa:	e6e9      	b.n	80002d0 <__udivmoddi4+0x60>
 80004fc:	4618      	mov	r0, r3
 80004fe:	e6fd      	b.n	80002fc <__udivmoddi4+0x8c>
 8000500:	4543      	cmp	r3, r8
 8000502:	d2e5      	bcs.n	80004d0 <__udivmoddi4+0x260>
 8000504:	ebb8 0e02 	subs.w	lr, r8, r2
 8000508:	eb69 0104 	sbc.w	r1, r9, r4
 800050c:	3801      	subs	r0, #1
 800050e:	e7df      	b.n	80004d0 <__udivmoddi4+0x260>
 8000510:	4608      	mov	r0, r1
 8000512:	e7d2      	b.n	80004ba <__udivmoddi4+0x24a>
 8000514:	4660      	mov	r0, ip
 8000516:	e78d      	b.n	8000434 <__udivmoddi4+0x1c4>
 8000518:	4681      	mov	r9, r0
 800051a:	e7b9      	b.n	8000490 <__udivmoddi4+0x220>
 800051c:	4666      	mov	r6, ip
 800051e:	e775      	b.n	800040c <__udivmoddi4+0x19c>
 8000520:	4630      	mov	r0, r6
 8000522:	e74a      	b.n	80003ba <__udivmoddi4+0x14a>
 8000524:	f1ac 0c02 	sub.w	ip, ip, #2
 8000528:	4439      	add	r1, r7
 800052a:	e713      	b.n	8000354 <__udivmoddi4+0xe4>
 800052c:	3802      	subs	r0, #2
 800052e:	443c      	add	r4, r7
 8000530:	e724      	b.n	800037c <__udivmoddi4+0x10c>
 8000532:	bf00      	nop

08000534 <__aeabi_idiv0>:
 8000534:	4770      	bx	lr
 8000536:	bf00      	nop

08000538 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000538:	b598      	push	{r3, r4, r7, lr}
 800053a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800053c:	f002 fa58 	bl	80029f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000540:	f000 fa08 	bl	8000954 <SystemClock_Config>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */
  MX_GPIO_Init();
 8000544:	f000 f998 	bl	8000878 <MX_GPIO_Init>

  BSP_LCD_Init();
 8000548:	f001 f9c7 	bl	80018da <BSP_LCD_Init>

  BSP_LCD_LayerDefaultInit(0, LCD_FB_START_ADDRESS);
 800054c:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8000550:	2000      	movs	r0, #0
 8000552:	f001 fb5f 	bl	8001c14 <BSP_LCD_LayerDefaultInit>
  BSP_LCD_Clear(LCD_COLOR_BLACK);
 8000556:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800055a:	f001 fc1d 	bl	8001d98 <BSP_LCD_Clear>

  ts_status = BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());
 800055e:	f001 fb41 	bl	8001be4 <BSP_LCD_GetXSize>
 8000562:	4603      	mov	r3, r0
 8000564:	b29c      	uxth	r4, r3
 8000566:	f001 fb49 	bl	8001bfc <BSP_LCD_GetYSize>
 800056a:	4603      	mov	r3, r0
 800056c:	b29b      	uxth	r3, r3
 800056e:	4619      	mov	r1, r3
 8000570:	4620      	mov	r0, r4
 8000572:	f002 f985 	bl	8002880 <BSP_TS_Init>
 8000576:	4603      	mov	r3, r0
 8000578:	461a      	mov	r2, r3
 800057a:	4b16      	ldr	r3, [pc, #88]	; (80005d4 <main+0x9c>)
 800057c:	601a      	str	r2, [r3, #0]
  while(ts_status != TS_OK);
 800057e:	bf00      	nop
 8000580:	4b14      	ldr	r3, [pc, #80]	; (80005d4 <main+0x9c>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	2b00      	cmp	r3, #0
 8000586:	d1fb      	bne.n	8000580 <main+0x48>

  ts_status = BSP_TS_ITConfig();
 8000588:	f002 f9da 	bl	8002940 <BSP_TS_ITConfig>
 800058c:	4603      	mov	r3, r0
 800058e:	461a      	mov	r2, r3
 8000590:	4b10      	ldr	r3, [pc, #64]	; (80005d4 <main+0x9c>)
 8000592:	601a      	str	r2, [r3, #0]
  while(ts_status != TS_OK);
 8000594:	bf00      	nop
 8000596:	4b0f      	ldr	r3, [pc, #60]	; (80005d4 <main+0x9c>)
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	2b00      	cmp	r3, #0
 800059c:	d1fb      	bne.n	8000596 <main+0x5e>

  drawFirmTitleOnLCD();
 800059e:	f000 f823 	bl	80005e8 <drawFirmTitleOnLCD>

  drawCameraStateOnLCD();
 80005a2:	f000 f907 	bl	80007b4 <drawCameraStateOnLCD>

  drawSecLevelsTitlesOnLCD();
 80005a6:	f000 f837 	bl	8000618 <drawSecLevelsTitlesOnLCD>
  drawSecLevel1ValueOnLCD();
 80005aa:	f000 f86d 	bl	8000688 <drawSecLevel1ValueOnLCD>

  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9, GPIO_PIN_RESET);	// close reley
 80005ae:	2200      	movs	r2, #0
 80005b0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005b4:	4808      	ldr	r0, [pc, #32]	; (80005d8 <main+0xa0>)
 80005b6:	f003 fec3 	bl	8004340 <HAL_GPIO_WritePin>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80005ba:	f006 fa25 	bl	8006a08 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  mainTaskHandle = osThreadNew(mainTask, NULL, &mainTask_attributes);
 80005be:	4a07      	ldr	r2, [pc, #28]	; (80005dc <main+0xa4>)
 80005c0:	2100      	movs	r1, #0
 80005c2:	4807      	ldr	r0, [pc, #28]	; (80005e0 <main+0xa8>)
 80005c4:	f006 fa8a 	bl	8006adc <osThreadNew>
 80005c8:	4603      	mov	r3, r0
 80005ca:	4a06      	ldr	r2, [pc, #24]	; (80005e4 <main+0xac>)
 80005cc:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80005ce:	f006 fa4f 	bl	8006a70 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005d2:	e7fe      	b.n	80005d2 <main+0x9a>
 80005d4:	20000098 	.word	0x20000098
 80005d8:	40021400 	.word	0x40021400
 80005dc:	080096cc 	.word	0x080096cc
 80005e0:	08000a2d 	.word	0x08000a2d
 80005e4:	20004bb0 	.word	0x20004bb0

080005e8 <drawFirmTitleOnLCD>:
  }
  /* USER CODE END 3 */
}

void drawFirmTitleOnLCD()
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	af00      	add	r7, sp, #0
	 BSP_LCD_SetFont(&Font24);
 80005ec:	4808      	ldr	r0, [pc, #32]	; (8000610 <drawFirmTitleOnLCD+0x28>)
 80005ee:	f001 fba3 	bl	8001d38 <BSP_LCD_SetFont>
	 BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 80005f2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80005f6:	f001 fb6d 	bl	8001cd4 <BSP_LCD_SetTextColor>
	 BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 80005fa:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80005fe:	f001 fb81 	bl	8001d04 <BSP_LCD_SetBackColor>
	 BSP_LCD_DisplayStringAtLine(1, " Advanced SECURITY SYSTEM - Kraljevo varovanje");
 8000602:	4904      	ldr	r1, [pc, #16]	; (8000614 <drawFirmTitleOnLCD+0x2c>)
 8000604:	2001      	movs	r0, #1
 8000606:	f001 fd5f 	bl	80020c8 <BSP_LCD_DisplayStringAtLine>
}
 800060a:	bf00      	nop
 800060c:	bd80      	pop	{r7, pc}
 800060e:	bf00      	nop
 8000610:	20000054 	.word	0x20000054
 8000614:	08009574 	.word	0x08009574

08000618 <drawSecLevelsTitlesOnLCD>:

void drawSecLevelsTitlesOnLCD()
{
 8000618:	b580      	push	{r7, lr}
 800061a:	af00      	add	r7, sp, #0
	 BSP_LCD_SetFont(&Font24);
 800061c:	4813      	ldr	r0, [pc, #76]	; (800066c <drawSecLevelsTitlesOnLCD+0x54>)
 800061e:	f001 fb8b 	bl	8001d38 <BSP_LCD_SetFont>
	 BSP_LCD_SetTextColor(LCD_COLOR_LIGHTGRAY);
 8000622:	4813      	ldr	r0, [pc, #76]	; (8000670 <drawSecLevelsTitlesOnLCD+0x58>)
 8000624:	f001 fb56 	bl	8001cd4 <BSP_LCD_SetTextColor>
	 BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 8000628:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800062c:	f001 fb6a 	bl	8001d04 <BSP_LCD_SetBackColor>

	 BSP_LCD_DisplayStringAtLine(4, "              Security level 1:");
 8000630:	4910      	ldr	r1, [pc, #64]	; (8000674 <drawSecLevelsTitlesOnLCD+0x5c>)
 8000632:	2004      	movs	r0, #4
 8000634:	f001 fd48 	bl	80020c8 <BSP_LCD_DisplayStringAtLine>
	 BSP_LCD_DisplayStringAtLine(9, "              Security level 2:");
 8000638:	490f      	ldr	r1, [pc, #60]	; (8000678 <drawSecLevelsTitlesOnLCD+0x60>)
 800063a:	2009      	movs	r0, #9
 800063c:	f001 fd44 	bl	80020c8 <BSP_LCD_DisplayStringAtLine>
	 BSP_LCD_DisplayStringAtLine(14, "              Security level 3:");
 8000640:	490e      	ldr	r1, [pc, #56]	; (800067c <drawSecLevelsTitlesOnLCD+0x64>)
 8000642:	200e      	movs	r0, #14
 8000644:	f001 fd40 	bl	80020c8 <BSP_LCD_DisplayStringAtLine>


	 BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8000648:	480d      	ldr	r0, [pc, #52]	; (8000680 <drawSecLevelsTitlesOnLCD+0x68>)
 800064a:	f001 fb43 	bl	8001cd4 <BSP_LCD_SetTextColor>
	 BSP_LCD_DisplayStringAtLine(6, "               NOT ACTIVATED");
 800064e:	490d      	ldr	r1, [pc, #52]	; (8000684 <drawSecLevelsTitlesOnLCD+0x6c>)
 8000650:	2006      	movs	r0, #6
 8000652:	f001 fd39 	bl	80020c8 <BSP_LCD_DisplayStringAtLine>
	 BSP_LCD_DisplayStringAtLine(11, "               NOT ACTIVATED");
 8000656:	490b      	ldr	r1, [pc, #44]	; (8000684 <drawSecLevelsTitlesOnLCD+0x6c>)
 8000658:	200b      	movs	r0, #11
 800065a:	f001 fd35 	bl	80020c8 <BSP_LCD_DisplayStringAtLine>
	 BSP_LCD_DisplayStringAtLine(16, "               NOT ACTIVATED");
 800065e:	4909      	ldr	r1, [pc, #36]	; (8000684 <drawSecLevelsTitlesOnLCD+0x6c>)
 8000660:	2010      	movs	r0, #16
 8000662:	f001 fd31 	bl	80020c8 <BSP_LCD_DisplayStringAtLine>
}
 8000666:	bf00      	nop
 8000668:	bd80      	pop	{r7, pc}
 800066a:	bf00      	nop
 800066c:	20000054 	.word	0x20000054
 8000670:	ffd3d3d3 	.word	0xffd3d3d3
 8000674:	080095a4 	.word	0x080095a4
 8000678:	080095c4 	.word	0x080095c4
 800067c:	080095e4 	.word	0x080095e4
 8000680:	ffff0000 	.word	0xffff0000
 8000684:	08009604 	.word	0x08009604

08000688 <drawSecLevel1ValueOnLCD>:

// buttons combs
void drawSecLevel1ValueOnLCD()
{
 8000688:	b580      	push	{r7, lr}
 800068a:	af00      	add	r7, sp, #0

	BSP_LCD_SetFont(&Font24);
 800068c:	4811      	ldr	r0, [pc, #68]	; (80006d4 <drawSecLevel1ValueOnLCD+0x4c>)
 800068e:	f001 fb53 	bl	8001d38 <BSP_LCD_SetFont>
	BSP_LCD_SetTextColor(LCD_COLOR_LIGHTGRAY);
 8000692:	4811      	ldr	r0, [pc, #68]	; (80006d8 <drawSecLevel1ValueOnLCD+0x50>)
 8000694:	f001 fb1e 	bl	8001cd4 <BSP_LCD_SetTextColor>
	BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 8000698:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800069c:	f001 fb32 	bl	8001d04 <BSP_LCD_SetBackColor>

	BSP_LCD_ClearStringLine(6);
 80006a0:	2006      	movs	r0, #6
 80006a2:	f001 fba1 	bl	8001de8 <BSP_LCD_ClearStringLine>
	if (buttonsCombLockState == LOCKED)
 80006a6:	4b0d      	ldr	r3, [pc, #52]	; (80006dc <drawSecLevel1ValueOnLCD+0x54>)
 80006a8:	781b      	ldrb	r3, [r3, #0]
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d107      	bne.n	80006be <drawSecLevel1ValueOnLCD+0x36>
	{
		 BSP_LCD_SetTextColor(LCD_COLOR_RED);
 80006ae:	480c      	ldr	r0, [pc, #48]	; (80006e0 <drawSecLevel1ValueOnLCD+0x58>)
 80006b0:	f001 fb10 	bl	8001cd4 <BSP_LCD_SetTextColor>
		 BSP_LCD_DisplayStringAtLine(6, "                NOT ACTIVATED");
 80006b4:	490b      	ldr	r1, [pc, #44]	; (80006e4 <drawSecLevel1ValueOnLCD+0x5c>)
 80006b6:	2006      	movs	r0, #6
 80006b8:	f001 fd06 	bl	80020c8 <BSP_LCD_DisplayStringAtLine>
	} else
	{
		 BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
		 BSP_LCD_DisplayStringAtLine(6, "                 ACTIVATED");
	}
}
 80006bc:	e007      	b.n	80006ce <drawSecLevel1ValueOnLCD+0x46>
		 BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 80006be:	f04f 20ff 	mov.w	r0, #4278255360	; 0xff00ff00
 80006c2:	f001 fb07 	bl	8001cd4 <BSP_LCD_SetTextColor>
		 BSP_LCD_DisplayStringAtLine(6, "                 ACTIVATED");
 80006c6:	4908      	ldr	r1, [pc, #32]	; (80006e8 <drawSecLevel1ValueOnLCD+0x60>)
 80006c8:	2006      	movs	r0, #6
 80006ca:	f001 fcfd 	bl	80020c8 <BSP_LCD_DisplayStringAtLine>
}
 80006ce:	bf00      	nop
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	bf00      	nop
 80006d4:	20000054 	.word	0x20000054
 80006d8:	ffd3d3d3 	.word	0xffd3d3d3
 80006dc:	200000a1 	.word	0x200000a1
 80006e0:	ffff0000 	.word	0xffff0000
 80006e4:	08009624 	.word	0x08009624
 80006e8:	08009644 	.word	0x08009644

080006ec <drawSecLevel2ValueOnLCD>:

// rfid
void drawSecLevel2ValueOnLCD()
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	af00      	add	r7, sp, #0
	BSP_LCD_SetFont(&Font24);
 80006f0:	4811      	ldr	r0, [pc, #68]	; (8000738 <drawSecLevel2ValueOnLCD+0x4c>)
 80006f2:	f001 fb21 	bl	8001d38 <BSP_LCD_SetFont>
	BSP_LCD_SetTextColor(LCD_COLOR_LIGHTGRAY);
 80006f6:	4811      	ldr	r0, [pc, #68]	; (800073c <drawSecLevel2ValueOnLCD+0x50>)
 80006f8:	f001 faec 	bl	8001cd4 <BSP_LCD_SetTextColor>
	BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 80006fc:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8000700:	f001 fb00 	bl	8001d04 <BSP_LCD_SetBackColor>

	BSP_LCD_ClearStringLine(11);
 8000704:	200b      	movs	r0, #11
 8000706:	f001 fb6f 	bl	8001de8 <BSP_LCD_ClearStringLine>
	if (rfidLockState == LOCKED)
 800070a:	4b0d      	ldr	r3, [pc, #52]	; (8000740 <drawSecLevel2ValueOnLCD+0x54>)
 800070c:	781b      	ldrb	r3, [r3, #0]
 800070e:	2b00      	cmp	r3, #0
 8000710:	d107      	bne.n	8000722 <drawSecLevel2ValueOnLCD+0x36>
	{
		 BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8000712:	480c      	ldr	r0, [pc, #48]	; (8000744 <drawSecLevel2ValueOnLCD+0x58>)
 8000714:	f001 fade 	bl	8001cd4 <BSP_LCD_SetTextColor>
		 BSP_LCD_DisplayStringAtLine(11, "                NOT ACTIVATED");
 8000718:	490b      	ldr	r1, [pc, #44]	; (8000748 <drawSecLevel2ValueOnLCD+0x5c>)
 800071a:	200b      	movs	r0, #11
 800071c:	f001 fcd4 	bl	80020c8 <BSP_LCD_DisplayStringAtLine>
	} else
	{
		 BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
		 BSP_LCD_DisplayStringAtLine(11, "                 ACTIVATED");
	}
}
 8000720:	e007      	b.n	8000732 <drawSecLevel2ValueOnLCD+0x46>
		 BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 8000722:	f04f 20ff 	mov.w	r0, #4278255360	; 0xff00ff00
 8000726:	f001 fad5 	bl	8001cd4 <BSP_LCD_SetTextColor>
		 BSP_LCD_DisplayStringAtLine(11, "                 ACTIVATED");
 800072a:	4908      	ldr	r1, [pc, #32]	; (800074c <drawSecLevel2ValueOnLCD+0x60>)
 800072c:	200b      	movs	r0, #11
 800072e:	f001 fccb 	bl	80020c8 <BSP_LCD_DisplayStringAtLine>
}
 8000732:	bf00      	nop
 8000734:	bd80      	pop	{r7, pc}
 8000736:	bf00      	nop
 8000738:	20000054 	.word	0x20000054
 800073c:	ffd3d3d3 	.word	0xffd3d3d3
 8000740:	2000009f 	.word	0x2000009f
 8000744:	ffff0000 	.word	0xffff0000
 8000748:	08009624 	.word	0x08009624
 800074c:	08009644 	.word	0x08009644

08000750 <drawSecLevel3ValueOnLCD>:

// keypad
void drawSecLevel3ValueOnLCD()
{
 8000750:	b580      	push	{r7, lr}
 8000752:	af00      	add	r7, sp, #0
	BSP_LCD_SetFont(&Font24);
 8000754:	4811      	ldr	r0, [pc, #68]	; (800079c <drawSecLevel3ValueOnLCD+0x4c>)
 8000756:	f001 faef 	bl	8001d38 <BSP_LCD_SetFont>
	BSP_LCD_SetTextColor(LCD_COLOR_LIGHTGRAY);
 800075a:	4811      	ldr	r0, [pc, #68]	; (80007a0 <drawSecLevel3ValueOnLCD+0x50>)
 800075c:	f001 faba 	bl	8001cd4 <BSP_LCD_SetTextColor>
	BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 8000760:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8000764:	f001 face 	bl	8001d04 <BSP_LCD_SetBackColor>

	BSP_LCD_ClearStringLine(16);
 8000768:	2010      	movs	r0, #16
 800076a:	f001 fb3d 	bl	8001de8 <BSP_LCD_ClearStringLine>
	if (keypadLockState == LOCKED)
 800076e:	4b0d      	ldr	r3, [pc, #52]	; (80007a4 <drawSecLevel3ValueOnLCD+0x54>)
 8000770:	781b      	ldrb	r3, [r3, #0]
 8000772:	2b00      	cmp	r3, #0
 8000774:	d107      	bne.n	8000786 <drawSecLevel3ValueOnLCD+0x36>
	{
		 BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8000776:	480c      	ldr	r0, [pc, #48]	; (80007a8 <drawSecLevel3ValueOnLCD+0x58>)
 8000778:	f001 faac 	bl	8001cd4 <BSP_LCD_SetTextColor>
		 BSP_LCD_DisplayStringAtLine(16, "                NOT ACTIVATED");
 800077c:	490b      	ldr	r1, [pc, #44]	; (80007ac <drawSecLevel3ValueOnLCD+0x5c>)
 800077e:	2010      	movs	r0, #16
 8000780:	f001 fca2 	bl	80020c8 <BSP_LCD_DisplayStringAtLine>
	} else
	{
		 BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
		 BSP_LCD_DisplayStringAtLine(16, "                 ACTIVATED");
	}
}
 8000784:	e007      	b.n	8000796 <drawSecLevel3ValueOnLCD+0x46>
		 BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 8000786:	f04f 20ff 	mov.w	r0, #4278255360	; 0xff00ff00
 800078a:	f001 faa3 	bl	8001cd4 <BSP_LCD_SetTextColor>
		 BSP_LCD_DisplayStringAtLine(16, "                 ACTIVATED");
 800078e:	4908      	ldr	r1, [pc, #32]	; (80007b0 <drawSecLevel3ValueOnLCD+0x60>)
 8000790:	2010      	movs	r0, #16
 8000792:	f001 fc99 	bl	80020c8 <BSP_LCD_DisplayStringAtLine>
}
 8000796:	bf00      	nop
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	20000054 	.word	0x20000054
 80007a0:	ffd3d3d3 	.word	0xffd3d3d3
 80007a4:	2000009d 	.word	0x2000009d
 80007a8:	ffff0000 	.word	0xffff0000
 80007ac:	08009624 	.word	0x08009624
 80007b0:	08009644 	.word	0x08009644

080007b4 <drawCameraStateOnLCD>:

void drawCameraStateOnLCD()
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	af00      	add	r7, sp, #0
	BSP_LCD_SetFont(&Font16);
 80007b8:	480d      	ldr	r0, [pc, #52]	; (80007f0 <drawCameraStateOnLCD+0x3c>)
 80007ba:	f001 fabd 	bl	8001d38 <BSP_LCD_SetFont>
	BSP_LCD_ClearStringLine(29);
 80007be:	201d      	movs	r0, #29
 80007c0:	f001 fb12 	bl	8001de8 <BSP_LCD_ClearStringLine>
	BSP_LCD_SetTextColor(LCD_COLOR_GRAY);
 80007c4:	480b      	ldr	r0, [pc, #44]	; (80007f4 <drawCameraStateOnLCD+0x40>)
 80007c6:	f001 fa85 	bl	8001cd4 <BSP_LCD_SetTextColor>
	BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 80007ca:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80007ce:	f001 fa99 	bl	8001d04 <BSP_LCD_SetBackColor>

	if (pirSensorState == 1)
 80007d2:	4b09      	ldr	r3, [pc, #36]	; (80007f8 <drawCameraStateOnLCD+0x44>)
 80007d4:	781b      	ldrb	r3, [r3, #0]
 80007d6:	2b01      	cmp	r3, #1
 80007d8:	d104      	bne.n	80007e4 <drawCameraStateOnLCD+0x30>
	{
		BSP_LCD_DisplayStringAtLine(29, " Camera is activated.");
 80007da:	4908      	ldr	r1, [pc, #32]	; (80007fc <drawCameraStateOnLCD+0x48>)
 80007dc:	201d      	movs	r0, #29
 80007de:	f001 fc73 	bl	80020c8 <BSP_LCD_DisplayStringAtLine>
	} else
	{
		BSP_LCD_DisplayStringAtLine(29, " Camera is not activated.");
	}
}
 80007e2:	e003      	b.n	80007ec <drawCameraStateOnLCD+0x38>
		BSP_LCD_DisplayStringAtLine(29, " Camera is not activated.");
 80007e4:	4906      	ldr	r1, [pc, #24]	; (8000800 <drawCameraStateOnLCD+0x4c>)
 80007e6:	201d      	movs	r0, #29
 80007e8:	f001 fc6e 	bl	80020c8 <BSP_LCD_DisplayStringAtLine>
}
 80007ec:	bf00      	nop
 80007ee:	bd80      	pop	{r7, pc}
 80007f0:	2000005c 	.word	0x2000005c
 80007f4:	ff808080 	.word	0xff808080
 80007f8:	200000a3 	.word	0x200000a3
 80007fc:	08009660 	.word	0x08009660
 8000800:	08009678 	.word	0x08009678

08000804 <drawMainLockedUnlocked>:

void drawMainLockedUnlocked()
{
 8000804:	b580      	push	{r7, lr}
 8000806:	af00      	add	r7, sp, #0
	BSP_LCD_SetFont(&Font24);
 8000808:	4810      	ldr	r0, [pc, #64]	; (800084c <drawMainLockedUnlocked+0x48>)
 800080a:	f001 fa95 	bl	8001d38 <BSP_LCD_SetFont>
	BSP_LCD_ClearStringLine(6);
 800080e:	2006      	movs	r0, #6
 8000810:	f001 faea 	bl	8001de8 <BSP_LCD_ClearStringLine>
	BSP_LCD_ClearStringLine(11);
 8000814:	200b      	movs	r0, #11
 8000816:	f001 fae7 	bl	8001de8 <BSP_LCD_ClearStringLine>
	BSP_LCD_ClearStringLine(16);
 800081a:	2010      	movs	r0, #16
 800081c:	f001 fae4 	bl	8001de8 <BSP_LCD_ClearStringLine>

	BSP_LCD_ClearStringLine(4);
 8000820:	2004      	movs	r0, #4
 8000822:	f001 fae1 	bl	8001de8 <BSP_LCD_ClearStringLine>
	BSP_LCD_ClearStringLine(9);
 8000826:	2009      	movs	r0, #9
 8000828:	f001 fade 	bl	8001de8 <BSP_LCD_ClearStringLine>
	BSP_LCD_ClearStringLine(14);
 800082c:	200e      	movs	r0, #14
 800082e:	f001 fadb 	bl	8001de8 <BSP_LCD_ClearStringLine>

	BSP_LCD_SetTextColor(LCD_COLOR_ORANGE);
 8000832:	4807      	ldr	r0, [pc, #28]	; (8000850 <drawMainLockedUnlocked+0x4c>)
 8000834:	f001 fa4e 	bl	8001cd4 <BSP_LCD_SetTextColor>
	BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 8000838:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800083c:	f001 fa62 	bl	8001d04 <BSP_LCD_SetBackColor>

	BSP_LCD_DisplayStringAtLine(11, "            MAIN LOCK ACTIVATED");
 8000840:	4904      	ldr	r1, [pc, #16]	; (8000854 <drawMainLockedUnlocked+0x50>)
 8000842:	200b      	movs	r0, #11
 8000844:	f001 fc40 	bl	80020c8 <BSP_LCD_DisplayStringAtLine>
}
 8000848:	bf00      	nop
 800084a:	bd80      	pop	{r7, pc}
 800084c:	20000054 	.word	0x20000054
 8000850:	ffffa500 	.word	0xffffa500
 8000854:	08009694 	.word	0x08009694

08000858 <drawMainLockedLocked>:

void drawMainLockedLocked() {
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
	BSP_LCD_ClearStringLine(29); // xx
 800085c:	201d      	movs	r0, #29
 800085e:	f001 fac3 	bl	8001de8 <BSP_LCD_ClearStringLine>
	drawSecLevelsTitlesOnLCD();
 8000862:	f7ff fed9 	bl	8000618 <drawSecLevelsTitlesOnLCD>
	drawSecLevel1ValueOnLCD();
 8000866:	f7ff ff0f 	bl	8000688 <drawSecLevel1ValueOnLCD>
	drawSecLevel2ValueOnLCD();
 800086a:	f7ff ff3f 	bl	80006ec <drawSecLevel2ValueOnLCD>
	drawSecLevel3ValueOnLCD();
 800086e:	f7ff ff6f 	bl	8000750 <drawSecLevel3ValueOnLCD>
}
 8000872:	bf00      	nop
 8000874:	bd80      	pop	{r7, pc}
	...

08000878 <MX_GPIO_Init>:

void MX_GPIO_Init(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b088      	sub	sp, #32
 800087c:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct;

	  /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 800087e:	4b31      	ldr	r3, [pc, #196]	; (8000944 <MX_GPIO_Init+0xcc>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000882:	4a30      	ldr	r2, [pc, #192]	; (8000944 <MX_GPIO_Init+0xcc>)
 8000884:	f043 0301 	orr.w	r3, r3, #1
 8000888:	6313      	str	r3, [r2, #48]	; 0x30
 800088a:	4b2e      	ldr	r3, [pc, #184]	; (8000944 <MX_GPIO_Init+0xcc>)
 800088c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088e:	f003 0301 	and.w	r3, r3, #1
 8000892:	60bb      	str	r3, [r7, #8]
 8000894:	68bb      	ldr	r3, [r7, #8]
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000896:	4b2b      	ldr	r3, [pc, #172]	; (8000944 <MX_GPIO_Init+0xcc>)
 8000898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800089a:	4a2a      	ldr	r2, [pc, #168]	; (8000944 <MX_GPIO_Init+0xcc>)
 800089c:	f043 0304 	orr.w	r3, r3, #4
 80008a0:	6313      	str	r3, [r2, #48]	; 0x30
 80008a2:	4b28      	ldr	r3, [pc, #160]	; (8000944 <MX_GPIO_Init+0xcc>)
 80008a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a6:	f003 0304 	and.w	r3, r3, #4
 80008aa:	607b      	str	r3, [r7, #4]
 80008ac:	687b      	ldr	r3, [r7, #4]
	  __HAL_RCC_GPIOF_CLK_ENABLE();
 80008ae:	4b25      	ldr	r3, [pc, #148]	; (8000944 <MX_GPIO_Init+0xcc>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b2:	4a24      	ldr	r2, [pc, #144]	; (8000944 <MX_GPIO_Init+0xcc>)
 80008b4:	f043 0320 	orr.w	r3, r3, #32
 80008b8:	6313      	str	r3, [r2, #48]	; 0x30
 80008ba:	4b22      	ldr	r3, [pc, #136]	; (8000944 <MX_GPIO_Init+0xcc>)
 80008bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008be:	f003 0320 	and.w	r3, r3, #32
 80008c2:	603b      	str	r3, [r7, #0]
 80008c4:	683b      	ldr	r3, [r7, #0]

	  /*Configure GPIO pins*/
	  GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_6;
 80008c6:	2350      	movs	r3, #80	; 0x50
 80008c8:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008ca:	2300      	movs	r3, #0
 80008cc:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ce:	2300      	movs	r3, #0
 80008d0:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d2:	2300      	movs	r3, #0
 80008d4:	61bb      	str	r3, [r7, #24]
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d6:	f107 030c 	add.w	r3, r7, #12
 80008da:	4619      	mov	r1, r3
 80008dc:	481a      	ldr	r0, [pc, #104]	; (8000948 <MX_GPIO_Init+0xd0>)
 80008de:	f003 fb6b 	bl	8003fb8 <HAL_GPIO_Init>

	  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80008e2:	2304      	movs	r3, #4
 80008e4:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008e6:	2300      	movs	r3, #0
 80008e8:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ea:	2300      	movs	r3, #0
 80008ec:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ee:	2300      	movs	r3, #0
 80008f0:	61bb      	str	r3, [r7, #24]
	  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008f2:	f107 030c 	add.w	r3, r7, #12
 80008f6:	4619      	mov	r1, r3
 80008f8:	4814      	ldr	r0, [pc, #80]	; (800094c <MX_GPIO_Init+0xd4>)
 80008fa:	f003 fb5d 	bl	8003fb8 <HAL_GPIO_Init>

	  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80008fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000902:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000904:	2300      	movs	r3, #0
 8000906:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000908:	2300      	movs	r3, #0
 800090a:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800090c:	2300      	movs	r3, #0
 800090e:	61bb      	str	r3, [r7, #24]
	  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000910:	f107 030c 	add.w	r3, r7, #12
 8000914:	4619      	mov	r1, r3
 8000916:	480e      	ldr	r0, [pc, #56]	; (8000950 <MX_GPIO_Init+0xd8>)
 8000918:	f003 fb4e 	bl	8003fb8 <HAL_GPIO_Init>

	  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800091c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000920:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000922:	2301      	movs	r3, #1
 8000924:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000926:	2300      	movs	r3, #0
 8000928:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800092a:	2300      	movs	r3, #0
 800092c:	61bb      	str	r3, [r7, #24]
	  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800092e:	f107 030c 	add.w	r3, r7, #12
 8000932:	4619      	mov	r1, r3
 8000934:	4806      	ldr	r0, [pc, #24]	; (8000950 <MX_GPIO_Init+0xd8>)
 8000936:	f003 fb3f 	bl	8003fb8 <HAL_GPIO_Init>

}
 800093a:	bf00      	nop
 800093c:	3720      	adds	r7, #32
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	40023800 	.word	0x40023800
 8000948:	40020000 	.word	0x40020000
 800094c:	40020800 	.word	0x40020800
 8000950:	40021400 	.word	0x40021400

08000954 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b096      	sub	sp, #88	; 0x58
 8000958:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;
  HAL_StatusTypeDef  ret = HAL_OK;
 800095a:	2300      	movs	r3, #0
 800095c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

  /* Enable Power Control clock */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000960:	4b30      	ldr	r3, [pc, #192]	; (8000a24 <SystemClock_Config+0xd0>)
 8000962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000964:	4a2f      	ldr	r2, [pc, #188]	; (8000a24 <SystemClock_Config+0xd0>)
 8000966:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800096a:	6413      	str	r3, [r2, #64]	; 0x40
 800096c:	4b2d      	ldr	r3, [pc, #180]	; (8000a24 <SystemClock_Config+0xd0>)
 800096e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000970:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000974:	60bb      	str	r3, [r7, #8]
 8000976:	68bb      	ldr	r3, [r7, #8]

  /* The voltage scaling allows optimizing the power consumption when the device is
	 clocked below the maximum system frequency, to update the voltage scaling value
	 regarding system frequency refer to product datasheet.  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000978:	4b2b      	ldr	r3, [pc, #172]	; (8000a28 <SystemClock_Config+0xd4>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	4a2a      	ldr	r2, [pc, #168]	; (8000a28 <SystemClock_Config+0xd4>)
 800097e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000982:	6013      	str	r3, [r2, #0]
 8000984:	4b28      	ldr	r3, [pc, #160]	; (8000a28 <SystemClock_Config+0xd4>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800098c:	607b      	str	r3, [r7, #4]
 800098e:	687b      	ldr	r3, [r7, #4]

  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000990:	2301      	movs	r3, #1
 8000992:	60fb      	str	r3, [r7, #12]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000994:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000998:	613b      	str	r3, [r7, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800099a:	2302      	movs	r3, #2
 800099c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800099e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80009a2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLM = 25;
 80009a4:	2319      	movs	r3, #25
 80009a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLN = 432;
 80009a8:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 80009ac:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80009ae:	2302      	movs	r3, #2
 80009b0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLQ = 9;
 80009b2:	2309      	movs	r3, #9
 80009b4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLR = 7;
 80009b6:	2307      	movs	r3, #7
 80009b8:	63fb      	str	r3, [r7, #60]	; 0x3c

  ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
 80009ba:	f107 030c 	add.w	r3, r7, #12
 80009be:	4618      	mov	r0, r3
 80009c0:	f004 fe04 	bl	80055cc <HAL_RCC_OscConfig>
 80009c4:	4603      	mov	r3, r0
 80009c6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  if(ret != HAL_OK)
 80009ca:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d000      	beq.n	80009d4 <SystemClock_Config+0x80>
  {
	while(1) { ; }
 80009d2:	e7fe      	b.n	80009d2 <SystemClock_Config+0x7e>
  }

  /* Activate the OverDrive to reach the 216 MHz Frequency */
  ret = HAL_PWREx_EnableOverDrive();
 80009d4:	f004 fdaa 	bl	800552c <HAL_PWREx_EnableOverDrive>
 80009d8:	4603      	mov	r3, r0
 80009da:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  if(ret != HAL_OK)
 80009de:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d000      	beq.n	80009e8 <SystemClock_Config+0x94>
  {
	while(1) { ; }
 80009e6:	e7fe      	b.n	80009e6 <SystemClock_Config+0x92>
  }

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 80009e8:	230f      	movs	r3, #15
 80009ea:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009ec:	2302      	movs	r3, #2
 80009ee:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009f0:	2300      	movs	r3, #0
 80009f2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80009f4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80009f8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80009fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009fe:	653b      	str	r3, [r7, #80]	; 0x50

  ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7);
 8000a00:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000a04:	2107      	movs	r1, #7
 8000a06:	4618      	mov	r0, r3
 8000a08:	f005 f88e 	bl	8005b28 <HAL_RCC_ClockConfig>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  if(ret != HAL_OK)
 8000a12:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d000      	beq.n	8000a1c <SystemClock_Config+0xc8>
  {
	while(1) { ; }
 8000a1a:	e7fe      	b.n	8000a1a <SystemClock_Config+0xc6>
  }
}
 8000a1c:	bf00      	nop
 8000a1e:	3758      	adds	r7, #88	; 0x58
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	40023800 	.word	0x40023800
 8000a28:	40007000 	.word	0x40007000

08000a2c <mainTask>:

/* USER CODE BEGIN 4 */

void mainTask(void *argument)
{
 8000a2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000a30:	b087      	sub	sp, #28
 8000a32:	af00      	add	r7, sp, #0
 8000a34:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  keypadLockState = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6);
 8000a36:	2140      	movs	r1, #64	; 0x40
 8000a38:	489f      	ldr	r0, [pc, #636]	; (8000cb8 <mainTask+0x28c>)
 8000a3a:	f003 fc69 	bl	8004310 <HAL_GPIO_ReadPin>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	461a      	mov	r2, r3
 8000a42:	4b9e      	ldr	r3, [pc, #632]	; (8000cbc <mainTask+0x290>)
 8000a44:	701a      	strb	r2, [r3, #0]
	  rfidLockState = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4);
 8000a46:	2110      	movs	r1, #16
 8000a48:	489b      	ldr	r0, [pc, #620]	; (8000cb8 <mainTask+0x28c>)
 8000a4a:	f003 fc61 	bl	8004310 <HAL_GPIO_ReadPin>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	461a      	mov	r2, r3
 8000a52:	4b9b      	ldr	r3, [pc, #620]	; (8000cc0 <mainTask+0x294>)
 8000a54:	701a      	strb	r2, [r3, #0]
	  buttonsCombLockState = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_2);
 8000a56:	2104      	movs	r1, #4
 8000a58:	489a      	ldr	r0, [pc, #616]	; (8000cc4 <mainTask+0x298>)
 8000a5a:	f003 fc59 	bl	8004310 <HAL_GPIO_ReadPin>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	461a      	mov	r2, r3
 8000a62:	4b99      	ldr	r3, [pc, #612]	; (8000cc8 <mainTask+0x29c>)
 8000a64:	701a      	strb	r2, [r3, #0]
	  pirSensorState = HAL_GPIO_ReadPin(GPIOF, GPIO_PIN_10);
 8000a66:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a6a:	4898      	ldr	r0, [pc, #608]	; (8000ccc <mainTask+0x2a0>)
 8000a6c:	f003 fc50 	bl	8004310 <HAL_GPIO_ReadPin>
 8000a70:	4603      	mov	r3, r0
 8000a72:	461a      	mov	r2, r3
 8000a74:	4b96      	ldr	r3, [pc, #600]	; (8000cd0 <mainTask+0x2a4>)
 8000a76:	701a      	strb	r2, [r3, #0]
	  HAL_Delay(5);
 8000a78:	2005      	movs	r0, #5
 8000a7a:	f002 f817 	bl	8002aac <HAL_Delay>


	  if (previousPirSensorState != pirSensorState && (pirSensorStateLCDlastTimeUpdated == -1 || HAL_GetTick() - pirSensorStateLCDlastTimeUpdated > 3000))
 8000a7e:	4b95      	ldr	r3, [pc, #596]	; (8000cd4 <mainTask+0x2a8>)
 8000a80:	781a      	ldrb	r2, [r3, #0]
 8000a82:	4b93      	ldr	r3, [pc, #588]	; (8000cd0 <mainTask+0x2a4>)
 8000a84:	781b      	ldrb	r3, [r3, #0]
 8000a86:	429a      	cmp	r2, r3
 8000a88:	d02a      	beq.n	8000ae0 <mainTask+0xb4>
 8000a8a:	4b93      	ldr	r3, [pc, #588]	; (8000cd8 <mainTask+0x2ac>)
 8000a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000a90:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000a94:	bf08      	it	eq
 8000a96:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
 8000a9a:	d012      	beq.n	8000ac2 <mainTask+0x96>
 8000a9c:	f001 fffa 	bl	8002a94 <HAL_GetTick>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f04f 0100 	mov.w	r1, #0
 8000aa8:	4b8b      	ldr	r3, [pc, #556]	; (8000cd8 <mainTask+0x2ac>)
 8000aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000aae:	1a84      	subs	r4, r0, r2
 8000ab0:	eb61 0503 	sbc.w	r5, r1, r3
 8000ab4:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8000ab8:	f04f 0300 	mov.w	r3, #0
 8000abc:	42a2      	cmp	r2, r4
 8000abe:	41ab      	sbcs	r3, r5
 8000ac0:	da0e      	bge.n	8000ae0 <mainTask+0xb4>
	  {
		  drawCameraStateOnLCD();
 8000ac2:	f7ff fe77 	bl	80007b4 <drawCameraStateOnLCD>
		  previousPirSensorState = pirSensorState;
 8000ac6:	4b82      	ldr	r3, [pc, #520]	; (8000cd0 <mainTask+0x2a4>)
 8000ac8:	781a      	ldrb	r2, [r3, #0]
 8000aca:	4b82      	ldr	r3, [pc, #520]	; (8000cd4 <mainTask+0x2a8>)
 8000acc:	701a      	strb	r2, [r3, #0]
		  pirSensorStateLCDlastTimeUpdated = HAL_GetTick();
 8000ace:	f001 ffe1 	bl	8002a94 <HAL_GetTick>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	461a      	mov	r2, r3
 8000ad6:	f04f 0300 	mov.w	r3, #0
 8000ada:	497f      	ldr	r1, [pc, #508]	; (8000cd8 <mainTask+0x2ac>)
 8000adc:	e9c1 2300 	strd	r2, r3, [r1]
	  }
	  if (previousbuttonsCombLockState != buttonsCombLockState && (buttonsCombStateLCDlastTimeUpdated == -1 || HAL_GetTick() - buttonsCombStateLCDlastTimeUpdated > 1000))
 8000ae0:	4b7e      	ldr	r3, [pc, #504]	; (8000cdc <mainTask+0x2b0>)
 8000ae2:	781a      	ldrb	r2, [r3, #0]
 8000ae4:	4b78      	ldr	r3, [pc, #480]	; (8000cc8 <mainTask+0x29c>)
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	429a      	cmp	r2, r3
 8000aea:	d02c      	beq.n	8000b46 <mainTask+0x11a>
 8000aec:	4b7c      	ldr	r3, [pc, #496]	; (8000ce0 <mainTask+0x2b4>)
 8000aee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000af2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000af6:	bf08      	it	eq
 8000af8:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
 8000afc:	d014      	beq.n	8000b28 <mainTask+0xfc>
 8000afe:	f001 ffc9 	bl	8002a94 <HAL_GetTick>
 8000b02:	4603      	mov	r3, r0
 8000b04:	4618      	mov	r0, r3
 8000b06:	f04f 0100 	mov.w	r1, #0
 8000b0a:	4b75      	ldr	r3, [pc, #468]	; (8000ce0 <mainTask+0x2b4>)
 8000b0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b10:	ebb0 0802 	subs.w	r8, r0, r2
 8000b14:	eb61 0903 	sbc.w	r9, r1, r3
 8000b18:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000b1c:	f04f 0300 	mov.w	r3, #0
 8000b20:	4542      	cmp	r2, r8
 8000b22:	eb73 0309 	sbcs.w	r3, r3, r9
 8000b26:	da0e      	bge.n	8000b46 <mainTask+0x11a>
	  {
		  drawSecLevel1ValueOnLCD();
 8000b28:	f7ff fdae 	bl	8000688 <drawSecLevel1ValueOnLCD>
		  previousbuttonsCombLockState = buttonsCombLockState;
 8000b2c:	4b66      	ldr	r3, [pc, #408]	; (8000cc8 <mainTask+0x29c>)
 8000b2e:	781a      	ldrb	r2, [r3, #0]
 8000b30:	4b6a      	ldr	r3, [pc, #424]	; (8000cdc <mainTask+0x2b0>)
 8000b32:	701a      	strb	r2, [r3, #0]
		  buttonsCombStateLCDlastTimeUpdated = HAL_GetTick();
 8000b34:	f001 ffae 	bl	8002a94 <HAL_GetTick>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	461a      	mov	r2, r3
 8000b3c:	f04f 0300 	mov.w	r3, #0
 8000b40:	4967      	ldr	r1, [pc, #412]	; (8000ce0 <mainTask+0x2b4>)
 8000b42:	e9c1 2300 	strd	r2, r3, [r1]
	  }

	  if (previousRfidLockState != rfidLockState && (rfidLockStateLCDlastTimeUpdated == -1 || HAL_GetTick() - rfidLockStateLCDlastTimeUpdated > 100))
 8000b46:	4b67      	ldr	r3, [pc, #412]	; (8000ce4 <mainTask+0x2b8>)
 8000b48:	781a      	ldrb	r2, [r3, #0]
 8000b4a:	4b5d      	ldr	r3, [pc, #372]	; (8000cc0 <mainTask+0x294>)
 8000b4c:	781b      	ldrb	r3, [r3, #0]
 8000b4e:	429a      	cmp	r2, r3
 8000b50:	d029      	beq.n	8000ba6 <mainTask+0x17a>
 8000b52:	4b65      	ldr	r3, [pc, #404]	; (8000ce8 <mainTask+0x2bc>)
 8000b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b58:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000b5c:	bf08      	it	eq
 8000b5e:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
 8000b62:	d011      	beq.n	8000b88 <mainTask+0x15c>
 8000b64:	f001 ff96 	bl	8002a94 <HAL_GetTick>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	f04f 0100 	mov.w	r1, #0
 8000b70:	4b5d      	ldr	r3, [pc, #372]	; (8000ce8 <mainTask+0x2bc>)
 8000b72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b76:	ebb0 0a02 	subs.w	sl, r0, r2
 8000b7a:	eb61 0b03 	sbc.w	fp, r1, r3
 8000b7e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8000b82:	f17b 0300 	sbcs.w	r3, fp, #0
 8000b86:	db0e      	blt.n	8000ba6 <mainTask+0x17a>
	  {
		  drawSecLevel2ValueOnLCD();
 8000b88:	f7ff fdb0 	bl	80006ec <drawSecLevel2ValueOnLCD>
		  previousRfidLockState = rfidLockState;
 8000b8c:	4b4c      	ldr	r3, [pc, #304]	; (8000cc0 <mainTask+0x294>)
 8000b8e:	781a      	ldrb	r2, [r3, #0]
 8000b90:	4b54      	ldr	r3, [pc, #336]	; (8000ce4 <mainTask+0x2b8>)
 8000b92:	701a      	strb	r2, [r3, #0]
		  rfidLockStateLCDlastTimeUpdated = HAL_GetTick();
 8000b94:	f001 ff7e 	bl	8002a94 <HAL_GetTick>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	461a      	mov	r2, r3
 8000b9c:	f04f 0300 	mov.w	r3, #0
 8000ba0:	4951      	ldr	r1, [pc, #324]	; (8000ce8 <mainTask+0x2bc>)
 8000ba2:	e9c1 2300 	strd	r2, r3, [r1]
	  }

	  if (previousKeypadLockState != keypadLockState && (keypadLockStateLCDlastTimeUpdated == -1 || HAL_GetTick() - keypadLockStateLCDlastTimeUpdated > 100))
 8000ba6:	4b51      	ldr	r3, [pc, #324]	; (8000cec <mainTask+0x2c0>)
 8000ba8:	781a      	ldrb	r2, [r3, #0]
 8000baa:	4b44      	ldr	r3, [pc, #272]	; (8000cbc <mainTask+0x290>)
 8000bac:	781b      	ldrb	r3, [r3, #0]
 8000bae:	429a      	cmp	r2, r3
 8000bb0:	d02b      	beq.n	8000c0a <mainTask+0x1de>
 8000bb2:	4b4f      	ldr	r3, [pc, #316]	; (8000cf0 <mainTask+0x2c4>)
 8000bb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000bb8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000bbc:	bf08      	it	eq
 8000bbe:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
 8000bc2:	d013      	beq.n	8000bec <mainTask+0x1c0>
 8000bc4:	f001 ff66 	bl	8002a94 <HAL_GetTick>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f04f 0100 	mov.w	r1, #0
 8000bd0:	4b47      	ldr	r3, [pc, #284]	; (8000cf0 <mainTask+0x2c4>)
 8000bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000bd6:	1a86      	subs	r6, r0, r2
 8000bd8:	60be      	str	r6, [r7, #8]
 8000bda:	eb61 0303 	sbc.w	r3, r1, r3
 8000bde:	60fb      	str	r3, [r7, #12]
 8000be0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000be4:	2a65      	cmp	r2, #101	; 0x65
 8000be6:	f173 0300 	sbcs.w	r3, r3, #0
 8000bea:	db0e      	blt.n	8000c0a <mainTask+0x1de>
	  {
		  drawSecLevel3ValueOnLCD();
 8000bec:	f7ff fdb0 	bl	8000750 <drawSecLevel3ValueOnLCD>
		  previousKeypadLockState = keypadLockState;
 8000bf0:	4b32      	ldr	r3, [pc, #200]	; (8000cbc <mainTask+0x290>)
 8000bf2:	781a      	ldrb	r2, [r3, #0]
 8000bf4:	4b3d      	ldr	r3, [pc, #244]	; (8000cec <mainTask+0x2c0>)
 8000bf6:	701a      	strb	r2, [r3, #0]
		  keypadLockStateLCDlastTimeUpdated = HAL_GetTick();
 8000bf8:	f001 ff4c 	bl	8002a94 <HAL_GetTick>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	461a      	mov	r2, r3
 8000c00:	f04f 0300 	mov.w	r3, #0
 8000c04:	493a      	ldr	r1, [pc, #232]	; (8000cf0 <mainTask+0x2c4>)
 8000c06:	e9c1 2300 	strd	r2, r3, [r1]
	  }

	  if (buttonsCombLockState == UNLOCKED && rfidLockState == UNLOCKED && keypadLockState == UNLOCKED && mainLockState == LOCKED)
 8000c0a:	4b2f      	ldr	r3, [pc, #188]	; (8000cc8 <mainTask+0x29c>)
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	2b01      	cmp	r3, #1
 8000c10:	d120      	bne.n	8000c54 <mainTask+0x228>
 8000c12:	4b2b      	ldr	r3, [pc, #172]	; (8000cc0 <mainTask+0x294>)
 8000c14:	781b      	ldrb	r3, [r3, #0]
 8000c16:	2b01      	cmp	r3, #1
 8000c18:	d11c      	bne.n	8000c54 <mainTask+0x228>
 8000c1a:	4b28      	ldr	r3, [pc, #160]	; (8000cbc <mainTask+0x290>)
 8000c1c:	781b      	ldrb	r3, [r3, #0]
 8000c1e:	2b01      	cmp	r3, #1
 8000c20:	d118      	bne.n	8000c54 <mainTask+0x228>
 8000c22:	4b34      	ldr	r3, [pc, #208]	; (8000cf4 <mainTask+0x2c8>)
 8000c24:	781b      	ldrb	r3, [r3, #0]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d114      	bne.n	8000c54 <mainTask+0x228>
	  {
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_8, GPIO_PIN_SET);	// Open reley
 8000c2a:	2201      	movs	r2, #1
 8000c2c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c30:	4826      	ldr	r0, [pc, #152]	; (8000ccc <mainTask+0x2a0>)
 8000c32:	f003 fb85 	bl	8004340 <HAL_GPIO_WritePin>
		  mainLockState = UNLOCKED;
 8000c36:	4b2f      	ldr	r3, [pc, #188]	; (8000cf4 <mainTask+0x2c8>)
 8000c38:	2201      	movs	r2, #1
 8000c3a:	701a      	strb	r2, [r3, #0]
		  mainLockStateLastTimeUpdated = HAL_GetTick();
 8000c3c:	f001 ff2a 	bl	8002a94 <HAL_GetTick>
 8000c40:	4603      	mov	r3, r0
 8000c42:	461a      	mov	r2, r3
 8000c44:	f04f 0300 	mov.w	r3, #0
 8000c48:	492b      	ldr	r1, [pc, #172]	; (8000cf8 <mainTask+0x2cc>)
 8000c4a:	e9c1 2300 	strd	r2, r3, [r1]
		  drawMainLockedUnlocked();
 8000c4e:	f7ff fdd9 	bl	8000804 <drawMainLockedUnlocked>
 8000c52:	e02f      	b.n	8000cb4 <mainTask+0x288>
	  } else
	  {
		  if (mainLockStateLastTimeUpdated != -1 && HAL_GetTick() - mainLockStateLastTimeUpdated < 30000)
 8000c54:	4b28      	ldr	r3, [pc, #160]	; (8000cf8 <mainTask+0x2cc>)
 8000c56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c5a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000c5e:	bf08      	it	eq
 8000c60:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
 8000c64:	d016      	beq.n	8000c94 <mainTask+0x268>
 8000c66:	f001 ff15 	bl	8002a94 <HAL_GetTick>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f04f 0100 	mov.w	r1, #0
 8000c72:	4b21      	ldr	r3, [pc, #132]	; (8000cf8 <mainTask+0x2cc>)
 8000c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c78:	1a86      	subs	r6, r0, r2
 8000c7a:	603e      	str	r6, [r7, #0]
 8000c7c:	eb61 0303 	sbc.w	r3, r1, r3
 8000c80:	607b      	str	r3, [r7, #4]
 8000c82:	f247 522f 	movw	r2, #29999	; 0x752f
 8000c86:	f04f 0300 	mov.w	r3, #0
 8000c8a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000c8e:	4282      	cmp	r2, r0
 8000c90:	418b      	sbcs	r3, r1
 8000c92:	da0f      	bge.n	8000cb4 <mainTask+0x288>
		  {
			  // Wait - do nothing
		  } else if (mainLockState == UNLOCKED)
 8000c94:	4b17      	ldr	r3, [pc, #92]	; (8000cf4 <mainTask+0x2c8>)
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	2b01      	cmp	r3, #1
 8000c9a:	f47f aecc 	bne.w	8000a36 <mainTask+0xa>
		  {
			  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_8, GPIO_PIN_RESET);	// close reley
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ca4:	4809      	ldr	r0, [pc, #36]	; (8000ccc <mainTask+0x2a0>)
 8000ca6:	f003 fb4b 	bl	8004340 <HAL_GPIO_WritePin>
			  mainLockState = LOCKED;
 8000caa:	4b12      	ldr	r3, [pc, #72]	; (8000cf4 <mainTask+0x2c8>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	701a      	strb	r2, [r3, #0]
			  drawMainLockedLocked();
 8000cb0:	f7ff fdd2 	bl	8000858 <drawMainLockedLocked>
	  keypadLockState = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6);
 8000cb4:	e6bf      	b.n	8000a36 <mainTask+0xa>
 8000cb6:	bf00      	nop
 8000cb8:	40020000 	.word	0x40020000
 8000cbc:	2000009d 	.word	0x2000009d
 8000cc0:	2000009f 	.word	0x2000009f
 8000cc4:	40020800 	.word	0x40020800
 8000cc8:	200000a1 	.word	0x200000a1
 8000ccc:	40021400 	.word	0x40021400
 8000cd0:	200000a3 	.word	0x200000a3
 8000cd4:	200000a2 	.word	0x200000a2
 8000cd8:	20000018 	.word	0x20000018
 8000cdc:	200000a0 	.word	0x200000a0
 8000ce0:	20000010 	.word	0x20000010
 8000ce4:	2000009e 	.word	0x2000009e
 8000ce8:	20000008 	.word	0x20000008
 8000cec:	2000009c 	.word	0x2000009c
 8000cf0:	20000000 	.word	0x20000000
 8000cf4:	200000a4 	.word	0x200000a4
 8000cf8:	20000020 	.word	0x20000020

08000cfc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000d02:	4b11      	ldr	r3, [pc, #68]	; (8000d48 <HAL_MspInit+0x4c>)
 8000d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d06:	4a10      	ldr	r2, [pc, #64]	; (8000d48 <HAL_MspInit+0x4c>)
 8000d08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d0c:	6413      	str	r3, [r2, #64]	; 0x40
 8000d0e:	4b0e      	ldr	r3, [pc, #56]	; (8000d48 <HAL_MspInit+0x4c>)
 8000d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d16:	607b      	str	r3, [r7, #4]
 8000d18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d1a:	4b0b      	ldr	r3, [pc, #44]	; (8000d48 <HAL_MspInit+0x4c>)
 8000d1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d1e:	4a0a      	ldr	r2, [pc, #40]	; (8000d48 <HAL_MspInit+0x4c>)
 8000d20:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d24:	6453      	str	r3, [r2, #68]	; 0x44
 8000d26:	4b08      	ldr	r3, [pc, #32]	; (8000d48 <HAL_MspInit+0x4c>)
 8000d28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d2a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d2e:	603b      	str	r3, [r7, #0]
 8000d30:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000d32:	2200      	movs	r2, #0
 8000d34:	210f      	movs	r1, #15
 8000d36:	f06f 0001 	mvn.w	r0, #1
 8000d3a:	f001 ffb6 	bl	8002caa <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d3e:	bf00      	nop
 8000d40:	3708      	adds	r7, #8
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	40023800 	.word	0x40023800

08000d4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d50:	e7fe      	b.n	8000d50 <NMI_Handler+0x4>

08000d52 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d52:	b480      	push	{r7}
 8000d54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d56:	e7fe      	b.n	8000d56 <HardFault_Handler+0x4>

08000d58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d5c:	e7fe      	b.n	8000d5c <MemManage_Handler+0x4>

08000d5e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d5e:	b480      	push	{r7}
 8000d60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d62:	e7fe      	b.n	8000d62 <BusFault_Handler+0x4>

08000d64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d68:	e7fe      	b.n	8000d68 <UsageFault_Handler+0x4>

08000d6a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d6a:	b480      	push	{r7}
 8000d6c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d6e:	bf00      	nop
 8000d70:	46bd      	mov	sp, r7
 8000d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d76:	4770      	bx	lr

08000d78 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d7c:	f001 fe76 	bl	8002a6c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000d80:	f007 fb4c 	bl	800841c <xTaskGetSchedulerState>
 8000d84:	4603      	mov	r3, r0
 8000d86:	2b01      	cmp	r3, #1
 8000d88:	d001      	beq.n	8000d8e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000d8a:	f008 f92d 	bl	8008fe8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d8e:	bf00      	nop
 8000d90:	bd80      	pop	{r7, pc}

08000d92 <EXTI15_10_IRQHandler>:
/* please refer to the startup file (startup_stm32f7xx.s).                    */
/******************************************************************************/

/* USER CODE BEGIN 1 */
void EXTI15_10_IRQHandler(void)
{
 8000d92:	b580      	push	{r7, lr}
 8000d94:	af00      	add	r7, sp, #0

  HAL_GPIO_EXTI_IRQHandler(TS_INT_PIN); // Reset the GPIO_PIN_13 Interrupt - Touch Screen
 8000d96:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000d9a:	f003 faeb 	bl	8004374 <HAL_GPIO_EXTI_IRQHandler>

}
 8000d9e:	bf00      	nop
 8000da0:	bd80      	pop	{r7, pc}
	...

08000da4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000da4:	b480      	push	{r7}
 8000da6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000da8:	4b06      	ldr	r3, [pc, #24]	; (8000dc4 <SystemInit+0x20>)
 8000daa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000dae:	4a05      	ldr	r2, [pc, #20]	; (8000dc4 <SystemInit+0x20>)
 8000db0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000db4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000db8:	bf00      	nop
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc0:	4770      	bx	lr
 8000dc2:	bf00      	nop
 8000dc4:	e000ed00 	.word	0xe000ed00

08000dc8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000dc8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000e00 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000dcc:	480d      	ldr	r0, [pc, #52]	; (8000e04 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000dce:	490e      	ldr	r1, [pc, #56]	; (8000e08 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000dd0:	4a0e      	ldr	r2, [pc, #56]	; (8000e0c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000dd2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000dd4:	e002      	b.n	8000ddc <LoopCopyDataInit>

08000dd6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dd6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000dd8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dda:	3304      	adds	r3, #4

08000ddc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ddc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dde:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000de0:	d3f9      	bcc.n	8000dd6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000de2:	4a0b      	ldr	r2, [pc, #44]	; (8000e10 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000de4:	4c0b      	ldr	r4, [pc, #44]	; (8000e14 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000de6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000de8:	e001      	b.n	8000dee <LoopFillZerobss>

08000dea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dec:	3204      	adds	r2, #4

08000dee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000df0:	d3fb      	bcc.n	8000dea <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000df2:	f7ff ffd7 	bl	8000da4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000df6:	f008 fb71 	bl	80094dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000dfa:	f7ff fb9d 	bl	8000538 <main>
  bx  lr    
 8000dfe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000e00:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8000e04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e08:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8000e0c:	0800bfc4 	.word	0x0800bfc4
  ldr r2, =_sbss
 8000e10:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8000e14:	20004d48 	.word	0x20004d48

08000e18 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e18:	e7fe      	b.n	8000e18 <ADC_IRQHandler>
	...

08000e1c <ft6x06_Init>:
  *         from MCU to FT6206 : ie I2C channel initialization (if required).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT6206).
  * @retval None
  */
void ft6x06_Init(uint16_t DeviceAddr)
{  
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b084      	sub	sp, #16
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	4603      	mov	r3, r0
 8000e24:	80fb      	strh	r3, [r7, #6]
  uint8_t instance;
  uint8_t empty;
  
  /* Check if device instance already exists */
  instance = ft6x06_GetInstance(DeviceAddr);
 8000e26:	88fb      	ldrh	r3, [r7, #6]
 8000e28:	4618      	mov	r0, r3
 8000e2a:	f000 f90d 	bl	8001048 <ft6x06_GetInstance>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	73fb      	strb	r3, [r7, #15]
  
  /* To prevent double initialization */
  if(instance == 0xFF)
 8000e32:	7bfb      	ldrb	r3, [r7, #15]
 8000e34:	2bff      	cmp	r3, #255	; 0xff
 8000e36:	d10e      	bne.n	8000e56 <ft6x06_Init+0x3a>
  {
    /* Look for empty instance */
    empty = ft6x06_GetInstance(0);
 8000e38:	2000      	movs	r0, #0
 8000e3a:	f000 f905 	bl	8001048 <ft6x06_GetInstance>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	73bb      	strb	r3, [r7, #14]
    
    if(empty < FT6x06_MAX_INSTANCE)
 8000e42:	7bbb      	ldrb	r3, [r7, #14]
 8000e44:	2b01      	cmp	r3, #1
 8000e46:	d806      	bhi.n	8000e56 <ft6x06_Init+0x3a>
    {
      /* Register the current device instance */
      ft6x06[empty] = DeviceAddr;
 8000e48:	7bbb      	ldrb	r3, [r7, #14]
 8000e4a:	88fa      	ldrh	r2, [r7, #6]
 8000e4c:	b2d1      	uxtb	r1, r2
 8000e4e:	4a04      	ldr	r2, [pc, #16]	; (8000e60 <ft6x06_Init+0x44>)
 8000e50:	54d1      	strb	r1, [r2, r3]
      
      /* Initialize IO BUS layer */
      TS_IO_Init(); 
 8000e52:	f000 fcd7 	bl	8001804 <TS_IO_Init>
    }
  }
}
 8000e56:	bf00      	nop
 8000e58:	3710      	adds	r7, #16
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	200000a8 	.word	0x200000a8

08000e64 <ft6x06_Reset>:
  *         @note : Not applicable to FT6206.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT6206).
  * @retval None
  */
void ft6x06_Reset(uint16_t DeviceAddr)
{
 8000e64:	b480      	push	{r7}
 8000e66:	b083      	sub	sp, #12
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	80fb      	strh	r3, [r7, #6]
  /* Do nothing */
  /* No software reset sequence available in FT6206 IC */
}
 8000e6e:	bf00      	nop
 8000e70:	370c      	adds	r7, #12
 8000e72:	46bd      	mov	sp, r7
 8000e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e78:	4770      	bx	lr

08000e7a <ft6x06_ReadID>:
  *         able to read the FT6206 device ID, and verify this is a FT6206.
  * @param  DeviceAddr: I2C FT6x06 Slave address.
  * @retval The Device ID (two bytes).
  */
uint16_t ft6x06_ReadID(uint16_t DeviceAddr)
{
 8000e7a:	b580      	push	{r7, lr}
 8000e7c:	b082      	sub	sp, #8
 8000e7e:	af00      	add	r7, sp, #0
 8000e80:	4603      	mov	r3, r0
 8000e82:	80fb      	strh	r3, [r7, #6]
  /* Initialize I2C link if needed */
  TS_IO_Init();
 8000e84:	f000 fcbe 	bl	8001804 <TS_IO_Init>
  
  /* Return the device ID value */
  return (TS_IO_Read(DeviceAddr, FT6206_CHIP_ID_REG));
 8000e88:	88fb      	ldrh	r3, [r7, #6]
 8000e8a:	b2db      	uxtb	r3, r3
 8000e8c:	21a8      	movs	r1, #168	; 0xa8
 8000e8e:	4618      	mov	r0, r3
 8000e90:	f000 fcdc 	bl	800184c <TS_IO_Read>
 8000e94:	4603      	mov	r3, r0
 8000e96:	b29b      	uxth	r3, r3
}
 8000e98:	4618      	mov	r0, r3
 8000e9a:	3708      	adds	r7, #8
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}

08000ea0 <ft6x06_TS_Start>:
  *         the touch screen).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address).
  * @retval None.
  */
void ft6x06_TS_Start(uint16_t DeviceAddr)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b082      	sub	sp, #8
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	80fb      	strh	r3, [r7, #6]
  /* Hw Calibration sequence start : should be done once after each power up */
  /* This is called internal calibration of the touch screen                 */
  ft6x06_TS_Calibration(DeviceAddr);
#endif
  /* Minimum static configuration of FT6206 */
  ft6x06_TS_Configure(DeviceAddr);
 8000eaa:	88fb      	ldrh	r3, [r7, #6]
 8000eac:	4618      	mov	r0, r3
 8000eae:	f000 f8bc 	bl	800102a <ft6x06_TS_Configure>

  /* By default set FT6206 IC in Polling mode : no INT generation on FT6206 for new touch available */
  /* Note TS_INT is active low                                                                      */
  ft6x06_TS_DisableIT(DeviceAddr);
 8000eb2:	88fb      	ldrh	r3, [r7, #6]
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f000 f88d 	bl	8000fd4 <ft6x06_TS_DisableIT>
}
 8000eba:	bf00      	nop
 8000ebc:	3708      	adds	r7, #8
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
	...

08000ec4 <ft6x06_TS_DetectTouch>:
  *         variables).
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval : Number of active touches detected (can be 0, 1 or 2).
  */
uint8_t ft6x06_TS_DetectTouch(uint16_t DeviceAddr)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b084      	sub	sp, #16
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	4603      	mov	r3, r0
 8000ecc:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t nbTouch = 0;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	73fb      	strb	r3, [r7, #15]

  /* Read register FT6206_TD_STAT_REG to check number of touches detection */
  nbTouch = TS_IO_Read(DeviceAddr, FT6206_TD_STAT_REG);
 8000ed2:	88fb      	ldrh	r3, [r7, #6]
 8000ed4:	b2db      	uxtb	r3, r3
 8000ed6:	2102      	movs	r1, #2
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f000 fcb7 	bl	800184c <TS_IO_Read>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	73fb      	strb	r3, [r7, #15]
  nbTouch &= FT6206_TD_STAT_MASK;
 8000ee2:	7bfb      	ldrb	r3, [r7, #15]
 8000ee4:	b2db      	uxtb	r3, r3
 8000ee6:	f003 030f 	and.w	r3, r3, #15
 8000eea:	b2db      	uxtb	r3, r3
 8000eec:	73fb      	strb	r3, [r7, #15]

  if(nbTouch > FT6206_MAX_DETECTABLE_TOUCH)
 8000eee:	7bfb      	ldrb	r3, [r7, #15]
 8000ef0:	b2db      	uxtb	r3, r3
 8000ef2:	2b02      	cmp	r3, #2
 8000ef4:	d901      	bls.n	8000efa <ft6x06_TS_DetectTouch+0x36>
  {
    /* If invalid number of touch detected, set it to zero */
    nbTouch = 0;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	73fb      	strb	r3, [r7, #15]
  }

  /* Update ft6x06 driver internal global : current number of active touches */
  ft6x06_handle.currActiveTouchNb = nbTouch;
 8000efa:	7bfb      	ldrb	r3, [r7, #15]
 8000efc:	b2da      	uxtb	r2, r3
 8000efe:	4b05      	ldr	r3, [pc, #20]	; (8000f14 <ft6x06_TS_DetectTouch+0x50>)
 8000f00:	705a      	strb	r2, [r3, #1]

  /* Reset current active touch index on which to work on */
  ft6x06_handle.currActiveTouchIdx = 0;
 8000f02:	4b04      	ldr	r3, [pc, #16]	; (8000f14 <ft6x06_TS_DetectTouch+0x50>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	709a      	strb	r2, [r3, #2]

  return(nbTouch);
 8000f08:	7bfb      	ldrb	r3, [r7, #15]
 8000f0a:	b2db      	uxtb	r3, r3
}
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	3710      	adds	r7, #16
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	200000ac 	.word	0x200000ac

08000f18 <ft6x06_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value
  * @retval None.
  */
void ft6x06_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b086      	sub	sp, #24
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	4603      	mov	r3, r0
 8000f20:	60b9      	str	r1, [r7, #8]
 8000f22:	607a      	str	r2, [r7, #4]
 8000f24:	81fb      	strh	r3, [r7, #14]
  uint8_t regAddress = 0;
 8000f26:	2300      	movs	r3, #0
 8000f28:	75fb      	strb	r3, [r7, #23]
  uint8_t  dataxy[4];
  
  if(ft6x06_handle.currActiveTouchIdx < ft6x06_handle.currActiveTouchNb)
 8000f2a:	4b1f      	ldr	r3, [pc, #124]	; (8000fa8 <ft6x06_TS_GetXY+0x90>)
 8000f2c:	789a      	ldrb	r2, [r3, #2]
 8000f2e:	4b1e      	ldr	r3, [pc, #120]	; (8000fa8 <ft6x06_TS_GetXY+0x90>)
 8000f30:	785b      	ldrb	r3, [r3, #1]
 8000f32:	429a      	cmp	r2, r3
 8000f34:	d234      	bcs.n	8000fa0 <ft6x06_TS_GetXY+0x88>
  {
    switch(ft6x06_handle.currActiveTouchIdx)
 8000f36:	4b1c      	ldr	r3, [pc, #112]	; (8000fa8 <ft6x06_TS_GetXY+0x90>)
 8000f38:	789b      	ldrb	r3, [r3, #2]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d002      	beq.n	8000f44 <ft6x06_TS_GetXY+0x2c>
 8000f3e:	2b01      	cmp	r3, #1
 8000f40:	d003      	beq.n	8000f4a <ft6x06_TS_GetXY+0x32>
    case 1 :
      regAddress = FT6206_P2_XH_REG; 
      break;

    default :
      break;
 8000f42:	e005      	b.n	8000f50 <ft6x06_TS_GetXY+0x38>
      regAddress = FT6206_P1_XH_REG; 
 8000f44:	2303      	movs	r3, #3
 8000f46:	75fb      	strb	r3, [r7, #23]
      break;
 8000f48:	e002      	b.n	8000f50 <ft6x06_TS_GetXY+0x38>
      regAddress = FT6206_P2_XH_REG; 
 8000f4a:	2309      	movs	r3, #9
 8000f4c:	75fb      	strb	r3, [r7, #23]
      break;
 8000f4e:	bf00      	nop
    }
    
    /* Read X and Y positions */
    TS_IO_ReadMultiple(DeviceAddr, regAddress, dataxy, sizeof(dataxy)); 
 8000f50:	89fb      	ldrh	r3, [r7, #14]
 8000f52:	b2d8      	uxtb	r0, r3
 8000f54:	f107 0210 	add.w	r2, r7, #16
 8000f58:	7df9      	ldrb	r1, [r7, #23]
 8000f5a:	2304      	movs	r3, #4
 8000f5c:	f000 fc94 	bl	8001888 <TS_IO_ReadMultiple>

    /* Send back ready X position to caller */
    *X = ((dataxy[0] & FT6206_MSB_MASK) << 8) | (dataxy[1] & FT6206_LSB_MASK);
 8000f60:	7c3b      	ldrb	r3, [r7, #16]
 8000f62:	021b      	lsls	r3, r3, #8
 8000f64:	b21b      	sxth	r3, r3
 8000f66:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8000f6a:	b21a      	sxth	r2, r3
 8000f6c:	7c7b      	ldrb	r3, [r7, #17]
 8000f6e:	b21b      	sxth	r3, r3
 8000f70:	4313      	orrs	r3, r2
 8000f72:	b21b      	sxth	r3, r3
 8000f74:	b29a      	uxth	r2, r3
 8000f76:	68bb      	ldr	r3, [r7, #8]
 8000f78:	801a      	strh	r2, [r3, #0]
    
    /* Send back ready Y position to caller */
    *Y = ((dataxy[2] & FT6206_MSB_MASK) << 8) | (dataxy[3] & FT6206_LSB_MASK);
 8000f7a:	7cbb      	ldrb	r3, [r7, #18]
 8000f7c:	021b      	lsls	r3, r3, #8
 8000f7e:	b21b      	sxth	r3, r3
 8000f80:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8000f84:	b21a      	sxth	r2, r3
 8000f86:	7cfb      	ldrb	r3, [r7, #19]
 8000f88:	b21b      	sxth	r3, r3
 8000f8a:	4313      	orrs	r3, r2
 8000f8c:	b21b      	sxth	r3, r3
 8000f8e:	b29a      	uxth	r2, r3
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	801a      	strh	r2, [r3, #0]
    
    ft6x06_handle.currActiveTouchIdx++;
 8000f94:	4b04      	ldr	r3, [pc, #16]	; (8000fa8 <ft6x06_TS_GetXY+0x90>)
 8000f96:	789b      	ldrb	r3, [r3, #2]
 8000f98:	3301      	adds	r3, #1
 8000f9a:	b2da      	uxtb	r2, r3
 8000f9c:	4b02      	ldr	r3, [pc, #8]	; (8000fa8 <ft6x06_TS_GetXY+0x90>)
 8000f9e:	709a      	strb	r2, [r3, #2]
  }
}
 8000fa0:	bf00      	nop
 8000fa2:	3718      	adds	r7, #24
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	200000ac 	.word	0x200000ac

08000fac <ft6x06_TS_EnableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT6206).
  * @retval None
  */
void ft6x06_TS_EnableIT(uint16_t DeviceAddr)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b084      	sub	sp, #16
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	73fb      	strb	r3, [r7, #15]
  regValue = (FT6206_G_MODE_INTERRUPT_TRIGGER & (FT6206_G_MODE_INTERRUPT_MASK >> FT6206_G_MODE_INTERRUPT_SHIFT)) << FT6206_G_MODE_INTERRUPT_SHIFT;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	73fb      	strb	r3, [r7, #15]
  
  /* Set interrupt trigger mode in FT6206_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT6206_GMODE_REG, regValue);
 8000fbe:	88fb      	ldrh	r3, [r7, #6]
 8000fc0:	b2db      	uxtb	r3, r3
 8000fc2:	7bfa      	ldrb	r2, [r7, #15]
 8000fc4:	21a4      	movs	r1, #164	; 0xa4
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f000 fc26 	bl	8001818 <TS_IO_Write>
}
 8000fcc:	bf00      	nop
 8000fce:	3710      	adds	r7, #16
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}

08000fd4 <ft6x06_TS_DisableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT6206).
  * @retval None
  */
void ft6x06_TS_DisableIT(uint16_t DeviceAddr)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b084      	sub	sp, #16
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	4603      	mov	r3, r0
 8000fdc:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	73fb      	strb	r3, [r7, #15]
  regValue = (FT6206_G_MODE_INTERRUPT_POLLING & (FT6206_G_MODE_INTERRUPT_MASK >> FT6206_G_MODE_INTERRUPT_SHIFT)) << FT6206_G_MODE_INTERRUPT_SHIFT;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	73fb      	strb	r3, [r7, #15]

  /* Set interrupt polling mode in FT6206_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT6206_GMODE_REG, regValue);
 8000fe6:	88fb      	ldrh	r3, [r7, #6]
 8000fe8:	b2db      	uxtb	r3, r3
 8000fea:	7bfa      	ldrb	r2, [r7, #15]
 8000fec:	21a4      	movs	r1, #164	; 0xa4
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f000 fc12 	bl	8001818 <TS_IO_Write>
}
 8000ff4:	bf00      	nop
 8000ff6:	3710      	adds	r7, #16
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}

08000ffc <ft6x06_TS_ITStatus>:
  *         @note : This feature is not applicable to FT6206.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT6206).
  * @retval TS interrupts status : always return 0 here
  */
uint8_t ft6x06_TS_ITStatus(uint16_t DeviceAddr)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	b083      	sub	sp, #12
 8001000:	af00      	add	r7, sp, #0
 8001002:	4603      	mov	r3, r0
 8001004:	80fb      	strh	r3, [r7, #6]
  /* Always return 0 as feature not applicable to FT6206 */
  return 0;
 8001006:	2300      	movs	r3, #0
}
 8001008:	4618      	mov	r0, r3
 800100a:	370c      	adds	r7, #12
 800100c:	46bd      	mov	sp, r7
 800100e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001012:	4770      	bx	lr

08001014 <ft6x06_TS_ClearIT>:
  *         @note : This feature is not applicable to FT6206.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT6206).
  * @retval None
  */
void ft6x06_TS_ClearIT(uint16_t DeviceAddr)
{
 8001014:	b480      	push	{r7}
 8001016:	b083      	sub	sp, #12
 8001018:	af00      	add	r7, sp, #0
 800101a:	4603      	mov	r3, r0
 800101c:	80fb      	strh	r3, [r7, #6]
  /* Nothing to be done here for FT6206 */
}
 800101e:	bf00      	nop
 8001020:	370c      	adds	r7, #12
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr

0800102a <ft6x06_TS_Configure>:
  * @brief  Basic static configuration of TouchScreen
  * @param  DeviceAddr: FT6206 Device address for communication on I2C Bus.
  * @retval Status FT6206_STATUS_OK or FT6206_STATUS_NOT_OK.
  */
static uint32_t ft6x06_TS_Configure(uint16_t DeviceAddr)
{
 800102a:	b480      	push	{r7}
 800102c:	b085      	sub	sp, #20
 800102e:	af00      	add	r7, sp, #0
 8001030:	4603      	mov	r3, r0
 8001032:	80fb      	strh	r3, [r7, #6]
  uint32_t status = FT6206_STATUS_OK;
 8001034:	2300      	movs	r3, #0
 8001036:	60fb      	str	r3, [r7, #12]

  /* Nothing special to be done for FT6206 */

  return(status);
 8001038:	68fb      	ldr	r3, [r7, #12]
}
 800103a:	4618      	mov	r0, r3
 800103c:	3714      	adds	r7, #20
 800103e:	46bd      	mov	sp, r7
 8001040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001044:	4770      	bx	lr
	...

08001048 <ft6x06_GetInstance>:
  *         and return its index  
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Index of the device instance if registered, 0xFF if not.
  */
static uint8_t ft6x06_GetInstance(uint16_t DeviceAddr)
{
 8001048:	b480      	push	{r7}
 800104a:	b085      	sub	sp, #20
 800104c:	af00      	add	r7, sp, #0
 800104e:	4603      	mov	r3, r0
 8001050:	80fb      	strh	r3, [r7, #6]
  uint8_t idx = 0;
 8001052:	2300      	movs	r3, #0
 8001054:	73fb      	strb	r3, [r7, #15]
  
  /* Check all the registered instances */
  for(idx = 0; idx < FT6x06_MAX_INSTANCE ; idx ++)
 8001056:	2300      	movs	r3, #0
 8001058:	73fb      	strb	r3, [r7, #15]
 800105a:	e00b      	b.n	8001074 <ft6x06_GetInstance+0x2c>
  {
    if(ft6x06[idx] == DeviceAddr)
 800105c:	7bfb      	ldrb	r3, [r7, #15]
 800105e:	4a0a      	ldr	r2, [pc, #40]	; (8001088 <ft6x06_GetInstance+0x40>)
 8001060:	5cd3      	ldrb	r3, [r2, r3]
 8001062:	b29b      	uxth	r3, r3
 8001064:	88fa      	ldrh	r2, [r7, #6]
 8001066:	429a      	cmp	r2, r3
 8001068:	d101      	bne.n	800106e <ft6x06_GetInstance+0x26>
    {
      return idx; 
 800106a:	7bfb      	ldrb	r3, [r7, #15]
 800106c:	e006      	b.n	800107c <ft6x06_GetInstance+0x34>
  for(idx = 0; idx < FT6x06_MAX_INSTANCE ; idx ++)
 800106e:	7bfb      	ldrb	r3, [r7, #15]
 8001070:	3301      	adds	r3, #1
 8001072:	73fb      	strb	r3, [r7, #15]
 8001074:	7bfb      	ldrb	r3, [r7, #15]
 8001076:	2b01      	cmp	r3, #1
 8001078:	d9f0      	bls.n	800105c <ft6x06_GetInstance+0x14>
    }
  }
  
  return 0xFF;
 800107a:	23ff      	movs	r3, #255	; 0xff
}
 800107c:	4618      	mov	r0, r3
 800107e:	3714      	adds	r7, #20
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr
 8001088:	200000a8 	.word	0x200000a8

0800108c <OTM8009A_Init>:
  * @param  hdsi_eval : pointer on DSI configuration structure
  * @param  hdsivideo_handle : pointer on DSI video mode configuration structure
  * @retval Status
  */
uint8_t OTM8009A_Init(uint32_t ColorCoding, uint32_t orientation)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
 8001094:	6039      	str	r1, [r7, #0]
  /* Enable CMD2 to access vendor specific commands                               */
  /* Enter in command 2 mode and set EXTC to enable address shift function (0x00) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8001096:	49c1      	ldr	r1, [pc, #772]	; (800139c <OTM8009A_Init+0x310>)
 8001098:	2000      	movs	r0, #0
 800109a:	f001 f887 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 3, (uint8_t *)lcdRegData1);
 800109e:	49c0      	ldr	r1, [pc, #768]	; (80013a0 <OTM8009A_Init+0x314>)
 80010a0:	2003      	movs	r0, #3
 80010a2:	f001 f883 	bl	80021ac <DSI_IO_WriteCmd>

  /* Enter ORISE Command 2 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2); /* Shift address to 0x80 */
 80010a6:	49bf      	ldr	r1, [pc, #764]	; (80013a4 <OTM8009A_Init+0x318>)
 80010a8:	2000      	movs	r0, #0
 80010aa:	f001 f87f 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData2);
 80010ae:	49be      	ldr	r1, [pc, #760]	; (80013a8 <OTM8009A_Init+0x31c>)
 80010b0:	2002      	movs	r0, #2
 80010b2:	f001 f87b 	bl	80021ac <DSI_IO_WriteCmd>

  /////////////////////////////////////////////////////////////////////
  /* SD_PCH_CTRL - 0xC480h - 129th parameter - Default 0x00          */
  /* Set SD_PT                                                       */
  /* -> Source output level during porch and non-display area to GND */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 80010b6:	49bb      	ldr	r1, [pc, #748]	; (80013a4 <OTM8009A_Init+0x318>)
 80010b8:	2000      	movs	r0, #0
 80010ba:	f001 f877 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData3);
 80010be:	49bb      	ldr	r1, [pc, #748]	; (80013ac <OTM8009A_Init+0x320>)
 80010c0:	2000      	movs	r0, #0
 80010c2:	f001 f873 	bl	80021ac <DSI_IO_WriteCmd>
  OTM8009A_IO_Delay(10);
 80010c6:	200a      	movs	r0, #10
 80010c8:	f000 fbfc 	bl	80018c4 <OTM8009A_IO_Delay>
  /* Not documented */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData4);
 80010cc:	49b8      	ldr	r1, [pc, #736]	; (80013b0 <OTM8009A_Init+0x324>)
 80010ce:	2000      	movs	r0, #0
 80010d0:	f001 f86c 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData5);
 80010d4:	49b7      	ldr	r1, [pc, #732]	; (80013b4 <OTM8009A_Init+0x328>)
 80010d6:	2000      	movs	r0, #0
 80010d8:	f001 f868 	bl	80021ac <DSI_IO_WriteCmd>
  OTM8009A_IO_Delay(10);
 80010dc:	200a      	movs	r0, #10
 80010de:	f000 fbf1 	bl	80018c4 <OTM8009A_IO_Delay>
  /////////////////////////////////////////////////////////////////////

  /* PWR_CTRL4 - 0xC4B0h - 178th parameter - Default 0xA8 */
  /* Set gvdd_en_test                                     */
  /* -> enable GVDD test mode !!!                         */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData6);
 80010e2:	49b5      	ldr	r1, [pc, #724]	; (80013b8 <OTM8009A_Init+0x32c>)
 80010e4:	2000      	movs	r0, #0
 80010e6:	f001 f861 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData7);
 80010ea:	49b4      	ldr	r1, [pc, #720]	; (80013bc <OTM8009A_Init+0x330>)
 80010ec:	2000      	movs	r0, #0
 80010ee:	f001 f85d 	bl	80021ac <DSI_IO_WriteCmd>
  /* PWR_CTRL2 - 0xC590h - 146th parameter - Default 0x79      */
  /* Set pump 4 vgh voltage                                    */
  /* -> from 15.0v down to 13.0v                               */
  /* Set pump 5 vgh voltage                                    */
  /* -> from -12.0v downto -9.0v                               */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData8);
 80010f2:	49b3      	ldr	r1, [pc, #716]	; (80013c0 <OTM8009A_Init+0x334>)
 80010f4:	2000      	movs	r0, #0
 80010f6:	f001 f859 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData9);
 80010fa:	49b2      	ldr	r1, [pc, #712]	; (80013c4 <OTM8009A_Init+0x338>)
 80010fc:	2000      	movs	r0, #0
 80010fe:	f001 f855 	bl	80021ac <DSI_IO_WriteCmd>

  /* P_DRV_M - 0xC0B4h - 181th parameter - Default 0x00 */
  /* -> Column inversion                                */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData10);
 8001102:	49b1      	ldr	r1, [pc, #708]	; (80013c8 <OTM8009A_Init+0x33c>)
 8001104:	2000      	movs	r0, #0
 8001106:	f001 f851 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData11);
 800110a:	49b0      	ldr	r1, [pc, #704]	; (80013cc <OTM8009A_Init+0x340>)
 800110c:	2000      	movs	r0, #0
 800110e:	f001 f84d 	bl	80021ac <DSI_IO_WriteCmd>

  /* VCOMDC - 0xD900h - 1st parameter - Default 0x39h */
  /* VCOM Voltage settings                            */
  /* -> from -1.0000v downto -1.2625v                 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8001112:	49a2      	ldr	r1, [pc, #648]	; (800139c <OTM8009A_Init+0x310>)
 8001114:	2000      	movs	r0, #0
 8001116:	f001 f849 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData12);
 800111a:	49ad      	ldr	r1, [pc, #692]	; (80013d0 <OTM8009A_Init+0x344>)
 800111c:	2000      	movs	r0, #0
 800111e:	f001 f845 	bl	80021ac <DSI_IO_WriteCmd>

  /* Oscillator adjustment for Idle/Normal mode (LPDT only) set to 65Hz (default is 60Hz) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 8001122:	49ac      	ldr	r1, [pc, #688]	; (80013d4 <OTM8009A_Init+0x348>)
 8001124:	2000      	movs	r0, #0
 8001126:	f001 f841 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData14);
 800112a:	49ab      	ldr	r1, [pc, #684]	; (80013d8 <OTM8009A_Init+0x34c>)
 800112c:	2000      	movs	r0, #0
 800112e:	f001 f83d 	bl	80021ac <DSI_IO_WriteCmd>

  /* Video mode internal */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData15);
 8001132:	49aa      	ldr	r1, [pc, #680]	; (80013dc <OTM8009A_Init+0x350>)
 8001134:	2000      	movs	r0, #0
 8001136:	f001 f839 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData16);
 800113a:	49a9      	ldr	r1, [pc, #676]	; (80013e0 <OTM8009A_Init+0x354>)
 800113c:	2000      	movs	r0, #0
 800113e:	f001 f835 	bl	80021ac <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 147h parameter - Default 0x00 */
  /* Set pump 4&5 x6                                     */
  /* -> ONLY VALID when PUMP4_EN_ASDM_HV = "0"           */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData17);
 8001142:	49a8      	ldr	r1, [pc, #672]	; (80013e4 <OTM8009A_Init+0x358>)
 8001144:	2000      	movs	r0, #0
 8001146:	f001 f831 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData18);
 800114a:	49a7      	ldr	r1, [pc, #668]	; (80013e8 <OTM8009A_Init+0x35c>)
 800114c:	2000      	movs	r0, #0
 800114e:	f001 f82d 	bl	80021ac <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 150th parameter - Default 0x33h */
  /* Change pump4 clock ratio                              */
  /* -> from 1 line to 1/2 line                            */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData19);
 8001152:	49a6      	ldr	r1, [pc, #664]	; (80013ec <OTM8009A_Init+0x360>)
 8001154:	2000      	movs	r0, #0
 8001156:	f001 f829 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData9);
 800115a:	499a      	ldr	r1, [pc, #616]	; (80013c4 <OTM8009A_Init+0x338>)
 800115c:	2000      	movs	r0, #0
 800115e:	f001 f825 	bl	80021ac <DSI_IO_WriteCmd>

  /* GVDD/NGVDD settings */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8001162:	498e      	ldr	r1, [pc, #568]	; (800139c <OTM8009A_Init+0x310>)
 8001164:	2000      	movs	r0, #0
 8001166:	f001 f821 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData5);
 800116a:	49a1      	ldr	r1, [pc, #644]	; (80013f0 <OTM8009A_Init+0x364>)
 800116c:	2002      	movs	r0, #2
 800116e:	f001 f81d 	bl	80021ac <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 149th parameter - Default 0x33h */
  /* Rewrite the default value !                           */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData20);
 8001172:	49a0      	ldr	r1, [pc, #640]	; (80013f4 <OTM8009A_Init+0x368>)
 8001174:	2000      	movs	r0, #0
 8001176:	f001 f819 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData21);
 800117a:	499f      	ldr	r1, [pc, #636]	; (80013f8 <OTM8009A_Init+0x36c>)
 800117c:	2000      	movs	r0, #0
 800117e:	f001 f815 	bl	80021ac <DSI_IO_WriteCmd>

  /* Panel display timing Setting 3 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData22);
 8001182:	499e      	ldr	r1, [pc, #632]	; (80013fc <OTM8009A_Init+0x370>)
 8001184:	2000      	movs	r0, #0
 8001186:	f001 f811 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData23);
 800118a:	499d      	ldr	r1, [pc, #628]	; (8001400 <OTM8009A_Init+0x374>)
 800118c:	2000      	movs	r0, #0
 800118e:	f001 f80d 	bl	80021ac <DSI_IO_WriteCmd>

  /* Power control 1 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData24);
 8001192:	499c      	ldr	r1, [pc, #624]	; (8001404 <OTM8009A_Init+0x378>)
 8001194:	2000      	movs	r0, #0
 8001196:	f001 f809 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData25);
 800119a:	499b      	ldr	r1, [pc, #620]	; (8001408 <OTM8009A_Init+0x37c>)
 800119c:	2000      	movs	r0, #0
 800119e:	f001 f805 	bl	80021ac <DSI_IO_WriteCmd>

  /* Source driver precharge */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 80011a2:	498c      	ldr	r1, [pc, #560]	; (80013d4 <OTM8009A_Init+0x348>)
 80011a4:	2000      	movs	r0, #0
 80011a6:	f001 f801 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData26);
 80011aa:	4998      	ldr	r1, [pc, #608]	; (800140c <OTM8009A_Init+0x380>)
 80011ac:	2000      	movs	r0, #0
 80011ae:	f000 fffd 	bl	80021ac <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData15);
 80011b2:	498a      	ldr	r1, [pc, #552]	; (80013dc <OTM8009A_Init+0x350>)
 80011b4:	2000      	movs	r0, #0
 80011b6:	f000 fff9 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData27);
 80011ba:	4995      	ldr	r1, [pc, #596]	; (8001410 <OTM8009A_Init+0x384>)
 80011bc:	2000      	movs	r0, #0
 80011be:	f000 fff5 	bl	80021ac <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData28);
 80011c2:	4994      	ldr	r1, [pc, #592]	; (8001414 <OTM8009A_Init+0x388>)
 80011c4:	2000      	movs	r0, #0
 80011c6:	f000 fff1 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData6);
 80011ca:	4993      	ldr	r1, [pc, #588]	; (8001418 <OTM8009A_Init+0x38c>)
 80011cc:	2002      	movs	r0, #2
 80011ce:	f000 ffed 	bl	80021ac <DSI_IO_WriteCmd>

  /* GOAVST */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 80011d2:	4974      	ldr	r1, [pc, #464]	; (80013a4 <OTM8009A_Init+0x318>)
 80011d4:	2000      	movs	r0, #0
 80011d6:	f000 ffe9 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 6, (uint8_t *)lcdRegData7);
 80011da:	4990      	ldr	r1, [pc, #576]	; (800141c <OTM8009A_Init+0x390>)
 80011dc:	2006      	movs	r0, #6
 80011de:	f000 ffe5 	bl	80021ac <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 80011e2:	498f      	ldr	r1, [pc, #572]	; (8001420 <OTM8009A_Init+0x394>)
 80011e4:	2000      	movs	r0, #0
 80011e6:	f000 ffe1 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 14, (uint8_t *)lcdRegData8);
 80011ea:	498e      	ldr	r1, [pc, #568]	; (8001424 <OTM8009A_Init+0x398>)
 80011ec:	200e      	movs	r0, #14
 80011ee:	f000 ffdd 	bl	80021ac <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 80011f2:	498d      	ldr	r1, [pc, #564]	; (8001428 <OTM8009A_Init+0x39c>)
 80011f4:	2000      	movs	r0, #0
 80011f6:	f000 ffd9 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 14, (uint8_t *)lcdRegData9);
 80011fa:	498c      	ldr	r1, [pc, #560]	; (800142c <OTM8009A_Init+0x3a0>)
 80011fc:	200e      	movs	r0, #14
 80011fe:	f000 ffd5 	bl	80021ac <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 8001202:	498b      	ldr	r1, [pc, #556]	; (8001430 <OTM8009A_Init+0x3a4>)
 8001204:	2000      	movs	r0, #0
 8001206:	f000 ffd1 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData10);
 800120a:	498a      	ldr	r1, [pc, #552]	; (8001434 <OTM8009A_Init+0x3a8>)
 800120c:	200a      	movs	r0, #10
 800120e:	f000 ffcd 	bl	80021ac <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 8001212:	4989      	ldr	r1, [pc, #548]	; (8001438 <OTM8009A_Init+0x3ac>)
 8001214:	2000      	movs	r0, #0
 8001216:	f000 ffc9 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData46);
 800121a:	4988      	ldr	r1, [pc, #544]	; (800143c <OTM8009A_Init+0x3b0>)
 800121c:	2000      	movs	r0, #0
 800121e:	f000 ffc5 	bl	80021ac <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 8001222:	4960      	ldr	r1, [pc, #384]	; (80013a4 <OTM8009A_Init+0x318>)
 8001224:	2000      	movs	r0, #0
 8001226:	f000 ffc1 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData11);
 800122a:	4985      	ldr	r1, [pc, #532]	; (8001440 <OTM8009A_Init+0x3b4>)
 800122c:	200a      	movs	r0, #10
 800122e:	f000 ffbd 	bl	80021ac <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData33);
 8001232:	4984      	ldr	r1, [pc, #528]	; (8001444 <OTM8009A_Init+0x3b8>)
 8001234:	2000      	movs	r0, #0
 8001236:	f000 ffb9 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData12);
 800123a:	4983      	ldr	r1, [pc, #524]	; (8001448 <OTM8009A_Init+0x3bc>)
 800123c:	200f      	movs	r0, #15
 800123e:	f000 ffb5 	bl	80021ac <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 8001242:	4977      	ldr	r1, [pc, #476]	; (8001420 <OTM8009A_Init+0x394>)
 8001244:	2000      	movs	r0, #0
 8001246:	f000 ffb1 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData13);
 800124a:	4980      	ldr	r1, [pc, #512]	; (800144c <OTM8009A_Init+0x3c0>)
 800124c:	200f      	movs	r0, #15
 800124e:	f000 ffad 	bl	80021ac <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 8001252:	4975      	ldr	r1, [pc, #468]	; (8001428 <OTM8009A_Init+0x39c>)
 8001254:	2000      	movs	r0, #0
 8001256:	f000 ffa9 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData14);
 800125a:	497d      	ldr	r1, [pc, #500]	; (8001450 <OTM8009A_Init+0x3c4>)
 800125c:	200a      	movs	r0, #10
 800125e:	f000 ffa5 	bl	80021ac <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 8001262:	4973      	ldr	r1, [pc, #460]	; (8001430 <OTM8009A_Init+0x3a4>)
 8001264:	2000      	movs	r0, #0
 8001266:	f000 ffa1 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData15);
 800126a:	497a      	ldr	r1, [pc, #488]	; (8001454 <OTM8009A_Init+0x3c8>)
 800126c:	200f      	movs	r0, #15
 800126e:	f000 ff9d 	bl	80021ac <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 8001272:	4971      	ldr	r1, [pc, #452]	; (8001438 <OTM8009A_Init+0x3ac>)
 8001274:	2000      	movs	r0, #0
 8001276:	f000 ff99 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData16);
 800127a:	4977      	ldr	r1, [pc, #476]	; (8001458 <OTM8009A_Init+0x3cc>)
 800127c:	200f      	movs	r0, #15
 800127e:	f000 ff95 	bl	80021ac <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData34);
 8001282:	4976      	ldr	r1, [pc, #472]	; (800145c <OTM8009A_Init+0x3d0>)
 8001284:	2000      	movs	r0, #0
 8001286:	f000 ff91 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData17);
 800128a:	4975      	ldr	r1, [pc, #468]	; (8001460 <OTM8009A_Init+0x3d4>)
 800128c:	200a      	movs	r0, #10
 800128e:	f000 ff8d 	bl	80021ac <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData35);
 8001292:	4974      	ldr	r1, [pc, #464]	; (8001464 <OTM8009A_Init+0x3d8>)
 8001294:	2000      	movs	r0, #0
 8001296:	f000 ff89 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData18);
 800129a:	4973      	ldr	r1, [pc, #460]	; (8001468 <OTM8009A_Init+0x3dc>)
 800129c:	200a      	movs	r0, #10
 800129e:	f000 ff85 	bl	80021ac <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 80012a2:	4940      	ldr	r1, [pc, #256]	; (80013a4 <OTM8009A_Init+0x318>)
 80012a4:	2000      	movs	r0, #0
 80012a6:	f000 ff81 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData19);
 80012aa:	4970      	ldr	r1, [pc, #448]	; (800146c <OTM8009A_Init+0x3e0>)
 80012ac:	200a      	movs	r0, #10
 80012ae:	f000 ff7d 	bl	80021ac <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData33);
 80012b2:	4964      	ldr	r1, [pc, #400]	; (8001444 <OTM8009A_Init+0x3b8>)
 80012b4:	2000      	movs	r0, #0
 80012b6:	f000 ff79 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData20);
 80012ba:	496d      	ldr	r1, [pc, #436]	; (8001470 <OTM8009A_Init+0x3e4>)
 80012bc:	200f      	movs	r0, #15
 80012be:	f000 ff75 	bl	80021ac <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 80012c2:	4957      	ldr	r1, [pc, #348]	; (8001420 <OTM8009A_Init+0x394>)
 80012c4:	2000      	movs	r0, #0
 80012c6:	f000 ff71 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData21);
 80012ca:	496a      	ldr	r1, [pc, #424]	; (8001474 <OTM8009A_Init+0x3e8>)
 80012cc:	200f      	movs	r0, #15
 80012ce:	f000 ff6d 	bl	80021ac <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 80012d2:	4955      	ldr	r1, [pc, #340]	; (8001428 <OTM8009A_Init+0x39c>)
 80012d4:	2000      	movs	r0, #0
 80012d6:	f000 ff69 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData22);
 80012da:	4967      	ldr	r1, [pc, #412]	; (8001478 <OTM8009A_Init+0x3ec>)
 80012dc:	200a      	movs	r0, #10
 80012de:	f000 ff65 	bl	80021ac <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 80012e2:	4953      	ldr	r1, [pc, #332]	; (8001430 <OTM8009A_Init+0x3a4>)
 80012e4:	2000      	movs	r0, #0
 80012e6:	f000 ff61 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData23);
 80012ea:	4964      	ldr	r1, [pc, #400]	; (800147c <OTM8009A_Init+0x3f0>)
 80012ec:	200f      	movs	r0, #15
 80012ee:	f000 ff5d 	bl	80021ac <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 80012f2:	4951      	ldr	r1, [pc, #324]	; (8001438 <OTM8009A_Init+0x3ac>)
 80012f4:	2000      	movs	r0, #0
 80012f6:	f000 ff59 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData24);
 80012fa:	4961      	ldr	r1, [pc, #388]	; (8001480 <OTM8009A_Init+0x3f4>)
 80012fc:	200f      	movs	r0, #15
 80012fe:	f000 ff55 	bl	80021ac <DSI_IO_WriteCmd>

  /////////////////////////////////////////////////////////////////////////////
  /* PWR_CTRL1 - 0xc580h - 130th parameter - default 0x00 */
  /* Pump 1 min and max DM                                */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 8001302:	4934      	ldr	r1, [pc, #208]	; (80013d4 <OTM8009A_Init+0x348>)
 8001304:	2000      	movs	r0, #0
 8001306:	f000 ff51 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData47);
 800130a:	495e      	ldr	r1, [pc, #376]	; (8001484 <OTM8009A_Init+0x3f8>)
 800130c:	2000      	movs	r0, #0
 800130e:	f000 ff4d 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData48);
 8001312:	495d      	ldr	r1, [pc, #372]	; (8001488 <OTM8009A_Init+0x3fc>)
 8001314:	2000      	movs	r0, #0
 8001316:	f000 ff49 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData49);
 800131a:	495c      	ldr	r1, [pc, #368]	; (800148c <OTM8009A_Init+0x400>)
 800131c:	2000      	movs	r0, #0
 800131e:	f000 ff45 	bl	80021ac <DSI_IO_WriteCmd>
  /////////////////////////////////////////////////////////////////////////////

  /* CABC LEDPWM frequency adjusted to 19,5kHz */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData50);
 8001322:	495b      	ldr	r1, [pc, #364]	; (8001490 <OTM8009A_Init+0x404>)
 8001324:	2000      	movs	r0, #0
 8001326:	f000 ff41 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData51);
 800132a:	495a      	ldr	r1, [pc, #360]	; (8001494 <OTM8009A_Init+0x408>)
 800132c:	2000      	movs	r0, #0
 800132e:	f000 ff3d 	bl	80021ac <DSI_IO_WriteCmd>
  
  /* Exit CMD2 mode */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8001332:	491a      	ldr	r1, [pc, #104]	; (800139c <OTM8009A_Init+0x310>)
 8001334:	2000      	movs	r0, #0
 8001336:	f000 ff39 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 3, (uint8_t *)lcdRegData25);
 800133a:	4957      	ldr	r1, [pc, #348]	; (8001498 <OTM8009A_Init+0x40c>)
 800133c:	2003      	movs	r0, #3
 800133e:	f000 ff35 	bl	80021ac <DSI_IO_WriteCmd>
  /*************************************************************************** */
  /* Standard DCS Initialization TO KEEP CAN BE DONE IN HSDT                   */
  /*************************************************************************** */

  /* NOP - goes back to DCS std command ? */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8001342:	4916      	ldr	r1, [pc, #88]	; (800139c <OTM8009A_Init+0x310>)
 8001344:	2000      	movs	r0, #0
 8001346:	f000 ff31 	bl	80021ac <DSI_IO_WriteCmd>
          
  /* Gamma correction 2.2+ table (HSDT possible) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 800134a:	4914      	ldr	r1, [pc, #80]	; (800139c <OTM8009A_Init+0x310>)
 800134c:	2000      	movs	r0, #0
 800134e:	f000 ff2d 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 16, (uint8_t *)lcdRegData3);
 8001352:	4952      	ldr	r1, [pc, #328]	; (800149c <OTM8009A_Init+0x410>)
 8001354:	2010      	movs	r0, #16
 8001356:	f000 ff29 	bl	80021ac <DSI_IO_WriteCmd>
  
  /* Gamma correction 2.2- table (HSDT possible) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 800135a:	4910      	ldr	r1, [pc, #64]	; (800139c <OTM8009A_Init+0x310>)
 800135c:	2000      	movs	r0, #0
 800135e:	f000 ff25 	bl	80021ac <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 16, (uint8_t *)lcdRegData4);
 8001362:	494f      	ldr	r1, [pc, #316]	; (80014a0 <OTM8009A_Init+0x414>)
 8001364:	2010      	movs	r0, #16
 8001366:	f000 ff21 	bl	80021ac <DSI_IO_WriteCmd>
          
  /* Send Sleep Out command to display : no parameter */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData36);
 800136a:	494e      	ldr	r1, [pc, #312]	; (80014a4 <OTM8009A_Init+0x418>)
 800136c:	2000      	movs	r0, #0
 800136e:	f000 ff1d 	bl	80021ac <DSI_IO_WriteCmd>
  
  /* Wait for sleep out exit */
  OTM8009A_IO_Delay(120);
 8001372:	2078      	movs	r0, #120	; 0x78
 8001374:	f000 faa6 	bl	80018c4 <OTM8009A_IO_Delay>

  switch(ColorCoding)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d008      	beq.n	8001390 <OTM8009A_Init+0x304>
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	2b02      	cmp	r3, #2
 8001382:	f040 8095 	bne.w	80014b0 <OTM8009A_Init+0x424>
  {
  case OTM8009A_FORMAT_RBG565 :
    /* Set Pixel color format to RGB565 */
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData37);
 8001386:	4948      	ldr	r1, [pc, #288]	; (80014a8 <OTM8009A_Init+0x41c>)
 8001388:	2000      	movs	r0, #0
 800138a:	f000 ff0f 	bl	80021ac <DSI_IO_WriteCmd>
    break;
 800138e:	e090      	b.n	80014b2 <OTM8009A_Init+0x426>
  case OTM8009A_FORMAT_RGB888 :
    /* Set Pixel color format to RGB888 */
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData38);
 8001390:	4946      	ldr	r1, [pc, #280]	; (80014ac <OTM8009A_Init+0x420>)
 8001392:	2000      	movs	r0, #0
 8001394:	f000 ff0a 	bl	80021ac <DSI_IO_WriteCmd>
    break;
 8001398:	e08b      	b.n	80014b2 <OTM8009A_Init+0x426>
 800139a:	bf00      	nop
 800139c:	08009848 	.word	0x08009848
 80013a0:	08009700 	.word	0x08009700
 80013a4:	0800984c 	.word	0x0800984c
 80013a8:	08009704 	.word	0x08009704
 80013ac:	08009850 	.word	0x08009850
 80013b0:	08009854 	.word	0x08009854
 80013b4:	08009858 	.word	0x08009858
 80013b8:	0800985c 	.word	0x0800985c
 80013bc:	08009860 	.word	0x08009860
 80013c0:	08009864 	.word	0x08009864
 80013c4:	08009868 	.word	0x08009868
 80013c8:	0800986c 	.word	0x0800986c
 80013cc:	08009870 	.word	0x08009870
 80013d0:	08009874 	.word	0x08009874
 80013d4:	08009878 	.word	0x08009878
 80013d8:	0800987c 	.word	0x0800987c
 80013dc:	08009880 	.word	0x08009880
 80013e0:	08009884 	.word	0x08009884
 80013e4:	08009888 	.word	0x08009888
 80013e8:	0800988c 	.word	0x0800988c
 80013ec:	08009890 	.word	0x08009890
 80013f0:	08009730 	.word	0x08009730
 80013f4:	08009894 	.word	0x08009894
 80013f8:	08009898 	.word	0x08009898
 80013fc:	0800989c 	.word	0x0800989c
 8001400:	080098a0 	.word	0x080098a0
 8001404:	080098a4 	.word	0x080098a4
 8001408:	080098a8 	.word	0x080098a8
 800140c:	080098ac 	.word	0x080098ac
 8001410:	080098b0 	.word	0x080098b0
 8001414:	080098b4 	.word	0x080098b4
 8001418:	08009734 	.word	0x08009734
 800141c:	08009738 	.word	0x08009738
 8001420:	080098b8 	.word	0x080098b8
 8001424:	08009740 	.word	0x08009740
 8001428:	080098bc 	.word	0x080098bc
 800142c:	08009750 	.word	0x08009750
 8001430:	080098c0 	.word	0x080098c0
 8001434:	08009760 	.word	0x08009760
 8001438:	080098c4 	.word	0x080098c4
 800143c:	080098fc 	.word	0x080098fc
 8001440:	0800976c 	.word	0x0800976c
 8001444:	080098c8 	.word	0x080098c8
 8001448:	08009778 	.word	0x08009778
 800144c:	08009788 	.word	0x08009788
 8001450:	08009798 	.word	0x08009798
 8001454:	080097a4 	.word	0x080097a4
 8001458:	080097b4 	.word	0x080097b4
 800145c:	080098cc 	.word	0x080098cc
 8001460:	080097c4 	.word	0x080097c4
 8001464:	080098d0 	.word	0x080098d0
 8001468:	080097d0 	.word	0x080097d0
 800146c:	080097dc 	.word	0x080097dc
 8001470:	080097e8 	.word	0x080097e8
 8001474:	080097f8 	.word	0x080097f8
 8001478:	08009808 	.word	0x08009808
 800147c:	08009814 	.word	0x08009814
 8001480:	08009824 	.word	0x08009824
 8001484:	08009900 	.word	0x08009900
 8001488:	08009904 	.word	0x08009904
 800148c:	08009908 	.word	0x08009908
 8001490:	0800990c 	.word	0x0800990c
 8001494:	08009910 	.word	0x08009910
 8001498:	08009834 	.word	0x08009834
 800149c:	08009708 	.word	0x08009708
 80014a0:	0800971c 	.word	0x0800971c
 80014a4:	080098d4 	.word	0x080098d4
 80014a8:	080098d8 	.word	0x080098d8
 80014ac:	080098dc 	.word	0x080098dc
  default :
    break;
 80014b0:	bf00      	nop
  }

  /* Send command to configure display in landscape orientation mode. By default
      the orientation mode is portrait  */
  if(orientation == OTM8009A_ORIENTATION_LANDSCAPE)
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	2b01      	cmp	r3, #1
 80014b6:	d10b      	bne.n	80014d0 <OTM8009A_Init+0x444>
  {
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData39);
 80014b8:	4916      	ldr	r1, [pc, #88]	; (8001514 <OTM8009A_Init+0x488>)
 80014ba:	2000      	movs	r0, #0
 80014bc:	f000 fe76 	bl	80021ac <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd( 4, (uint8_t *)lcdRegData27);
 80014c0:	4915      	ldr	r1, [pc, #84]	; (8001518 <OTM8009A_Init+0x48c>)
 80014c2:	2004      	movs	r0, #4
 80014c4:	f000 fe72 	bl	80021ac <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd( 4, (uint8_t *)lcdRegData28);
 80014c8:	4914      	ldr	r1, [pc, #80]	; (800151c <OTM8009A_Init+0x490>)
 80014ca:	2004      	movs	r0, #4
 80014cc:	f000 fe6e 	bl	80021ac <DSI_IO_WriteCmd>
  }

  /** CABC : Content Adaptive Backlight Control section start >> */
  /* Note : defaut is 0 (lowest Brightness), 0xFF is highest Brightness, try 0x7F : intermediate value */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData40);
 80014d0:	4913      	ldr	r1, [pc, #76]	; (8001520 <OTM8009A_Init+0x494>)
 80014d2:	2000      	movs	r0, #0
 80014d4:	f000 fe6a 	bl	80021ac <DSI_IO_WriteCmd>

  /* defaut is 0, try 0x2C - Brightness Control Block, Display Dimming & BackLight on */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData41);
 80014d8:	4912      	ldr	r1, [pc, #72]	; (8001524 <OTM8009A_Init+0x498>)
 80014da:	2000      	movs	r0, #0
 80014dc:	f000 fe66 	bl	80021ac <DSI_IO_WriteCmd>

  /* defaut is 0, try 0x02 - image Content based Adaptive Brightness [Still Picture] */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData42);
 80014e0:	4911      	ldr	r1, [pc, #68]	; (8001528 <OTM8009A_Init+0x49c>)
 80014e2:	2000      	movs	r0, #0
 80014e4:	f000 fe62 	bl	80021ac <DSI_IO_WriteCmd>

  /* defaut is 0 (lowest Brightness), 0xFF is highest Brightness */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData43);
 80014e8:	4910      	ldr	r1, [pc, #64]	; (800152c <OTM8009A_Init+0x4a0>)
 80014ea:	2000      	movs	r0, #0
 80014ec:	f000 fe5e 	bl	80021ac <DSI_IO_WriteCmd>

  /** CABC : Content Adaptive Backlight Control section end << */

  /* Send Command Display On */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData44);
 80014f0:	490f      	ldr	r1, [pc, #60]	; (8001530 <OTM8009A_Init+0x4a4>)
 80014f2:	2000      	movs	r0, #0
 80014f4:	f000 fe5a 	bl	80021ac <DSI_IO_WriteCmd>

  /* NOP command */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 80014f8:	490e      	ldr	r1, [pc, #56]	; (8001534 <OTM8009A_Init+0x4a8>)
 80014fa:	2000      	movs	r0, #0
 80014fc:	f000 fe56 	bl	80021ac <DSI_IO_WriteCmd>

  /* Send Command GRAM memory write (no parameters) : this initiates frame write via other DSI commands sent by */
  /* DSI host from LTDC incoming pixels in video mode */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData45);
 8001500:	490d      	ldr	r1, [pc, #52]	; (8001538 <OTM8009A_Init+0x4ac>)
 8001502:	2000      	movs	r0, #0
 8001504:	f000 fe52 	bl	80021ac <DSI_IO_WriteCmd>

  return 0;
 8001508:	2300      	movs	r3, #0
}
 800150a:	4618      	mov	r0, r3
 800150c:	3708      	adds	r7, #8
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	080098e0 	.word	0x080098e0
 8001518:	08009838 	.word	0x08009838
 800151c:	08009840 	.word	0x08009840
 8001520:	080098e4 	.word	0x080098e4
 8001524:	080098e8 	.word	0x080098e8
 8001528:	080098ec 	.word	0x080098ec
 800152c:	080098f0 	.word	0x080098f0
 8001530:	080098f4 	.word	0x080098f4
 8001534:	08009848 	.word	0x08009848
 8001538:	080098f8 	.word	0x080098f8

0800153c <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b08c      	sub	sp, #48	; 0x30
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	4a58      	ldr	r2, [pc, #352]	; (80016a8 <I2Cx_MspInit+0x16c>)
 8001548:	4293      	cmp	r3, r2
 800154a:	d15b      	bne.n	8001604 <I2Cx_MspInit+0xc8>
  {
  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_AUDIO_I2Cx_SCL_GPIO_CLK_ENABLE();
 800154c:	4b57      	ldr	r3, [pc, #348]	; (80016ac <I2Cx_MspInit+0x170>)
 800154e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001550:	4a56      	ldr	r2, [pc, #344]	; (80016ac <I2Cx_MspInit+0x170>)
 8001552:	f043 0308 	orr.w	r3, r3, #8
 8001556:	6313      	str	r3, [r2, #48]	; 0x30
 8001558:	4b54      	ldr	r3, [pc, #336]	; (80016ac <I2Cx_MspInit+0x170>)
 800155a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800155c:	f003 0308 	and.w	r3, r3, #8
 8001560:	61bb      	str	r3, [r7, #24]
 8001562:	69bb      	ldr	r3, [r7, #24]
  DISCOVERY_AUDIO_I2Cx_SDA_GPIO_CLK_ENABLE();
 8001564:	4b51      	ldr	r3, [pc, #324]	; (80016ac <I2Cx_MspInit+0x170>)
 8001566:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001568:	4a50      	ldr	r2, [pc, #320]	; (80016ac <I2Cx_MspInit+0x170>)
 800156a:	f043 0302 	orr.w	r3, r3, #2
 800156e:	6313      	str	r3, [r2, #48]	; 0x30
 8001570:	4b4e      	ldr	r3, [pc, #312]	; (80016ac <I2Cx_MspInit+0x170>)
 8001572:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001574:	f003 0302 	and.w	r3, r3, #2
 8001578:	617b      	str	r3, [r7, #20]
 800157a:	697b      	ldr	r3, [r7, #20]
  /* Configure I2C Tx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 800157c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001580:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8001582:	2312      	movs	r3, #18
 8001584:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8001586:	2300      	movs	r3, #0
 8001588:	627b      	str	r3, [r7, #36]	; 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 800158a:	2302      	movs	r3, #2
 800158c:	62bb      	str	r3, [r7, #40]	; 0x28
  gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_AF;
 800158e:	2304      	movs	r3, #4
 8001590:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_GPIO_PORT, &gpio_init_structure);
 8001592:	f107 031c 	add.w	r3, r7, #28
 8001596:	4619      	mov	r1, r3
 8001598:	4845      	ldr	r0, [pc, #276]	; (80016b0 <I2Cx_MspInit+0x174>)
 800159a:	f002 fd0d 	bl	8003fb8 <HAL_GPIO_Init>

  /* Configure I2C Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 800159e:	2380      	movs	r3, #128	; 0x80
 80015a0:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SDA_AF;
 80015a2:	230b      	movs	r3, #11
 80015a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SDA_GPIO_PORT, &gpio_init_structure);
 80015a6:	f107 031c 	add.w	r3, r7, #28
 80015aa:	4619      	mov	r1, r3
 80015ac:	4841      	ldr	r0, [pc, #260]	; (80016b4 <I2Cx_MspInit+0x178>)
 80015ae:	f002 fd03 	bl	8003fb8 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 80015b2:	4b3e      	ldr	r3, [pc, #248]	; (80016ac <I2Cx_MspInit+0x170>)
 80015b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015b6:	4a3d      	ldr	r2, [pc, #244]	; (80016ac <I2Cx_MspInit+0x170>)
 80015b8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80015bc:	6413      	str	r3, [r2, #64]	; 0x40
 80015be:	4b3b      	ldr	r3, [pc, #236]	; (80016ac <I2Cx_MspInit+0x170>)
 80015c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015c2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80015c6:	613b      	str	r3, [r7, #16]
 80015c8:	693b      	ldr	r3, [r7, #16]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 80015ca:	4b38      	ldr	r3, [pc, #224]	; (80016ac <I2Cx_MspInit+0x170>)
 80015cc:	6a1b      	ldr	r3, [r3, #32]
 80015ce:	4a37      	ldr	r2, [pc, #220]	; (80016ac <I2Cx_MspInit+0x170>)
 80015d0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80015d4:	6213      	str	r3, [r2, #32]

  /* Release the I2C peripheral clock reset */
  DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 80015d6:	4b35      	ldr	r3, [pc, #212]	; (80016ac <I2Cx_MspInit+0x170>)
 80015d8:	6a1b      	ldr	r3, [r3, #32]
 80015da:	4a34      	ldr	r2, [pc, #208]	; (80016ac <I2Cx_MspInit+0x170>)
 80015dc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80015e0:	6213      	str	r3, [r2, #32]

  /* Enable and set I2C1 Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 80015e2:	2200      	movs	r2, #0
 80015e4:	210f      	movs	r1, #15
 80015e6:	205f      	movs	r0, #95	; 0x5f
 80015e8:	f001 fb5f 	bl	8002caa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 80015ec:	205f      	movs	r0, #95	; 0x5f
 80015ee:	f001 fb78 	bl	8002ce2 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2C1 Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 80015f2:	2200      	movs	r2, #0
 80015f4:	210f      	movs	r1, #15
 80015f6:	2060      	movs	r0, #96	; 0x60
 80015f8:	f001 fb57 	bl	8002caa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);    
 80015fc:	2060      	movs	r0, #96	; 0x60
 80015fe:	f001 fb70 	bl	8002ce2 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2C1 Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
  HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 8001602:	e04d      	b.n	80016a0 <I2Cx_MspInit+0x164>
  DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8001604:	4b29      	ldr	r3, [pc, #164]	; (80016ac <I2Cx_MspInit+0x170>)
 8001606:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001608:	4a28      	ldr	r2, [pc, #160]	; (80016ac <I2Cx_MspInit+0x170>)
 800160a:	f043 0302 	orr.w	r3, r3, #2
 800160e:	6313      	str	r3, [r2, #48]	; 0x30
 8001610:	4b26      	ldr	r3, [pc, #152]	; (80016ac <I2Cx_MspInit+0x170>)
 8001612:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001614:	f003 0302 	and.w	r3, r3, #2
 8001618:	60fb      	str	r3, [r7, #12]
 800161a:	68fb      	ldr	r3, [r7, #12]
  gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 800161c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001620:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8001622:	2312      	movs	r3, #18
 8001624:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8001626:	2300      	movs	r3, #0
 8001628:	627b      	str	r3, [r7, #36]	; 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 800162a:	2302      	movs	r3, #2
 800162c:	62bb      	str	r3, [r7, #40]	; 0x28
  gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 800162e:	2304      	movs	r3, #4
 8001630:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8001632:	f107 031c 	add.w	r3, r7, #28
 8001636:	4619      	mov	r1, r3
 8001638:	481e      	ldr	r0, [pc, #120]	; (80016b4 <I2Cx_MspInit+0x178>)
 800163a:	f002 fcbd 	bl	8003fb8 <HAL_GPIO_Init>
  gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 800163e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001642:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8001644:	f107 031c 	add.w	r3, r7, #28
 8001648:	4619      	mov	r1, r3
 800164a:	481a      	ldr	r0, [pc, #104]	; (80016b4 <I2Cx_MspInit+0x178>)
 800164c:	f002 fcb4 	bl	8003fb8 <HAL_GPIO_Init>
  DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 8001650:	4b16      	ldr	r3, [pc, #88]	; (80016ac <I2Cx_MspInit+0x170>)
 8001652:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001654:	4a15      	ldr	r2, [pc, #84]	; (80016ac <I2Cx_MspInit+0x170>)
 8001656:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800165a:	6413      	str	r3, [r2, #64]	; 0x40
 800165c:	4b13      	ldr	r3, [pc, #76]	; (80016ac <I2Cx_MspInit+0x170>)
 800165e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001660:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001664:	60bb      	str	r3, [r7, #8]
 8001666:	68bb      	ldr	r3, [r7, #8]
  DISCOVERY_EXT_I2Cx_FORCE_RESET();
 8001668:	4b10      	ldr	r3, [pc, #64]	; (80016ac <I2Cx_MspInit+0x170>)
 800166a:	6a1b      	ldr	r3, [r3, #32]
 800166c:	4a0f      	ldr	r2, [pc, #60]	; (80016ac <I2Cx_MspInit+0x170>)
 800166e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001672:	6213      	str	r3, [r2, #32]
  DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 8001674:	4b0d      	ldr	r3, [pc, #52]	; (80016ac <I2Cx_MspInit+0x170>)
 8001676:	6a1b      	ldr	r3, [r3, #32]
 8001678:	4a0c      	ldr	r2, [pc, #48]	; (80016ac <I2Cx_MspInit+0x170>)
 800167a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800167e:	6213      	str	r3, [r2, #32]
  HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 8001680:	2200      	movs	r2, #0
 8001682:	210f      	movs	r1, #15
 8001684:	201f      	movs	r0, #31
 8001686:	f001 fb10 	bl	8002caa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 800168a:	201f      	movs	r0, #31
 800168c:	f001 fb29 	bl	8002ce2 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 8001690:	2200      	movs	r2, #0
 8001692:	210f      	movs	r1, #15
 8001694:	2020      	movs	r0, #32
 8001696:	f001 fb08 	bl	8002caa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 800169a:	2020      	movs	r0, #32
 800169c:	f001 fb21 	bl	8002ce2 <HAL_NVIC_EnableIRQ>
}
 80016a0:	bf00      	nop
 80016a2:	3730      	adds	r7, #48	; 0x30
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	200000b0 	.word	0x200000b0
 80016ac:	40023800 	.word	0x40023800
 80016b0:	40020c00 	.word	0x40020c00
 80016b4:	40020400 	.word	0x40020400

080016b8 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b082      	sub	sp, #8
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 80016c0:	6878      	ldr	r0, [r7, #4]
 80016c2:	f003 f97d 	bl	80049c0 <HAL_I2C_GetState>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d125      	bne.n	8001718 <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	4a14      	ldr	r2, [pc, #80]	; (8001720 <I2Cx_Init+0x68>)
 80016d0:	4293      	cmp	r3, r2
 80016d2:	d103      	bne.n	80016dc <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	4a13      	ldr	r2, [pc, #76]	; (8001724 <I2Cx_Init+0x6c>)
 80016d8:	601a      	str	r2, [r3, #0]
 80016da:	e002      	b.n	80016e2 <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	4a12      	ldr	r2, [pc, #72]	; (8001728 <I2Cx_Init+0x70>)
 80016e0:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	4a11      	ldr	r2, [pc, #68]	; (800172c <I2Cx_Init+0x74>)
 80016e6:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	2200      	movs	r2, #0
 80016ec:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2201      	movs	r2, #1
 80016f2:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2200      	movs	r2, #0
 80016f8:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	2200      	movs	r2, #0
 80016fe:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2200      	movs	r2, #0
 8001704:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2200      	movs	r2, #0
 800170a:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 800170c:	6878      	ldr	r0, [r7, #4]
 800170e:	f7ff ff15 	bl	800153c <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 8001712:	6878      	ldr	r0, [r7, #4]
 8001714:	f002 fe52 	bl	80043bc <HAL_I2C_Init>
  }
}
 8001718:	bf00      	nop
 800171a:	3708      	adds	r7, #8
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}
 8001720:	200000b0 	.word	0x200000b0
 8001724:	40006000 	.word	0x40006000
 8001728:	40005400 	.word	0x40005400
 800172c:	40912732 	.word	0x40912732

08001730 <I2Cx_ReadMultiple>:
  * @param  Buffer: Pointer to data buffer
  * @param  Length: Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b08a      	sub	sp, #40	; 0x28
 8001734:	af04      	add	r7, sp, #16
 8001736:	60f8      	str	r0, [r7, #12]
 8001738:	4608      	mov	r0, r1
 800173a:	4611      	mov	r1, r2
 800173c:	461a      	mov	r2, r3
 800173e:	4603      	mov	r3, r0
 8001740:	72fb      	strb	r3, [r7, #11]
 8001742:	460b      	mov	r3, r1
 8001744:	813b      	strh	r3, [r7, #8]
 8001746:	4613      	mov	r3, r2
 8001748:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800174a:	2300      	movs	r3, #0
 800174c:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800174e:	7afb      	ldrb	r3, [r7, #11]
 8001750:	b299      	uxth	r1, r3
 8001752:	88f8      	ldrh	r0, [r7, #6]
 8001754:	893a      	ldrh	r2, [r7, #8]
 8001756:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800175a:	9302      	str	r3, [sp, #8]
 800175c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800175e:	9301      	str	r3, [sp, #4]
 8001760:	6a3b      	ldr	r3, [r7, #32]
 8001762:	9300      	str	r3, [sp, #0]
 8001764:	4603      	mov	r3, r0
 8001766:	68f8      	ldr	r0, [r7, #12]
 8001768:	f003 f810 	bl	800478c <HAL_I2C_Mem_Read>
 800176c:	4603      	mov	r3, r0
 800176e:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8001770:	7dfb      	ldrb	r3, [r7, #23]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d004      	beq.n	8001780 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occured */
    I2Cx_Error(i2c_handler, Addr);
 8001776:	7afb      	ldrb	r3, [r7, #11]
 8001778:	4619      	mov	r1, r3
 800177a:	68f8      	ldr	r0, [r7, #12]
 800177c:	f000 f832 	bl	80017e4 <I2Cx_Error>
  }
  return status;
 8001780:	7dfb      	ldrb	r3, [r7, #23]
}
 8001782:	4618      	mov	r0, r3
 8001784:	3718      	adds	r7, #24
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}

0800178a <I2Cx_WriteMultiple>:
  * @param  Buffer: The target register value to be written
  * @param  Length: buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 800178a:	b580      	push	{r7, lr}
 800178c:	b08a      	sub	sp, #40	; 0x28
 800178e:	af04      	add	r7, sp, #16
 8001790:	60f8      	str	r0, [r7, #12]
 8001792:	4608      	mov	r0, r1
 8001794:	4611      	mov	r1, r2
 8001796:	461a      	mov	r2, r3
 8001798:	4603      	mov	r3, r0
 800179a:	72fb      	strb	r3, [r7, #11]
 800179c:	460b      	mov	r3, r1
 800179e:	813b      	strh	r3, [r7, #8]
 80017a0:	4613      	mov	r3, r2
 80017a2:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80017a4:	2300      	movs	r3, #0
 80017a6:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80017a8:	7afb      	ldrb	r3, [r7, #11]
 80017aa:	b299      	uxth	r1, r3
 80017ac:	88f8      	ldrh	r0, [r7, #6]
 80017ae:	893a      	ldrh	r2, [r7, #8]
 80017b0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017b4:	9302      	str	r3, [sp, #8]
 80017b6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80017b8:	9301      	str	r3, [sp, #4]
 80017ba:	6a3b      	ldr	r3, [r7, #32]
 80017bc:	9300      	str	r3, [sp, #0]
 80017be:	4603      	mov	r3, r0
 80017c0:	68f8      	ldr	r0, [r7, #12]
 80017c2:	f002 fecf 	bl	8004564 <HAL_I2C_Mem_Write>
 80017c6:	4603      	mov	r3, r0
 80017c8:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80017ca:	7dfb      	ldrb	r3, [r7, #23]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d004      	beq.n	80017da <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 80017d0:	7afb      	ldrb	r3, [r7, #11]
 80017d2:	4619      	mov	r1, r3
 80017d4:	68f8      	ldr	r0, [r7, #12]
 80017d6:	f000 f805 	bl	80017e4 <I2Cx_Error>
  }
  return status;
 80017da:	7dfb      	ldrb	r3, [r7, #23]
}
 80017dc:	4618      	mov	r0, r3
 80017de:	3718      	adds	r7, #24
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}

080017e4 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b082      	sub	sp, #8
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
 80017ec:	460b      	mov	r3, r1
 80017ee:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 80017f0:	6878      	ldr	r0, [r7, #4]
 80017f2:	f002 fe73 	bl	80044dc <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 80017f6:	6878      	ldr	r0, [r7, #4]
 80017f8:	f7ff ff5e 	bl	80016b8 <I2Cx_Init>
}
 80017fc:	bf00      	nop
 80017fe:	3708      	adds	r7, #8
 8001800:	46bd      	mov	sp, r7
 8001802:	bd80      	pop	{r7, pc}

08001804 <TS_IO_Init>:
/**
  * @brief  Initializes Touchscreen low level.
  * @retval None
  */
void TS_IO_Init(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 8001808:	4802      	ldr	r0, [pc, #8]	; (8001814 <TS_IO_Init+0x10>)
 800180a:	f7ff ff55 	bl	80016b8 <I2Cx_Init>
}
 800180e:	bf00      	nop
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	200000b0 	.word	0x200000b0

08001818 <TS_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void TS_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b084      	sub	sp, #16
 800181c:	af02      	add	r7, sp, #8
 800181e:	4603      	mov	r3, r0
 8001820:	71fb      	strb	r3, [r7, #7]
 8001822:	460b      	mov	r3, r1
 8001824:	71bb      	strb	r3, [r7, #6]
 8001826:	4613      	mov	r3, r2
 8001828:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 800182a:	79bb      	ldrb	r3, [r7, #6]
 800182c:	b29a      	uxth	r2, r3
 800182e:	79f9      	ldrb	r1, [r7, #7]
 8001830:	2301      	movs	r3, #1
 8001832:	9301      	str	r3, [sp, #4]
 8001834:	1d7b      	adds	r3, r7, #5
 8001836:	9300      	str	r3, [sp, #0]
 8001838:	2301      	movs	r3, #1
 800183a:	4803      	ldr	r0, [pc, #12]	; (8001848 <TS_IO_Write+0x30>)
 800183c:	f7ff ffa5 	bl	800178a <I2Cx_WriteMultiple>
}
 8001840:	bf00      	nop
 8001842:	3708      	adds	r7, #8
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	200000b0 	.word	0x200000b0

0800184c <TS_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t TS_IO_Read(uint8_t Addr, uint8_t Reg)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b086      	sub	sp, #24
 8001850:	af02      	add	r7, sp, #8
 8001852:	4603      	mov	r3, r0
 8001854:	460a      	mov	r2, r1
 8001856:	71fb      	strb	r3, [r7, #7]
 8001858:	4613      	mov	r3, r2
 800185a:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 800185c:	2300      	movs	r3, #0
 800185e:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8001860:	79bb      	ldrb	r3, [r7, #6]
 8001862:	b29a      	uxth	r2, r3
 8001864:	79f9      	ldrb	r1, [r7, #7]
 8001866:	2301      	movs	r3, #1
 8001868:	9301      	str	r3, [sp, #4]
 800186a:	f107 030f 	add.w	r3, r7, #15
 800186e:	9300      	str	r3, [sp, #0]
 8001870:	2301      	movs	r3, #1
 8001872:	4804      	ldr	r0, [pc, #16]	; (8001884 <TS_IO_Read+0x38>)
 8001874:	f7ff ff5c 	bl	8001730 <I2Cx_ReadMultiple>

  return read_value;
 8001878:	7bfb      	ldrb	r3, [r7, #15]
}
 800187a:	4618      	mov	r0, r3
 800187c:	3710      	adds	r7, #16
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	200000b0 	.word	0x200000b0

08001888 <TS_IO_ReadMultiple>:
  * @param  Buffer: Pointer to data buffer
  * @param  Length: Length of the data
  * @retval Number of read data
  */
uint16_t TS_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b084      	sub	sp, #16
 800188c:	af02      	add	r7, sp, #8
 800188e:	603a      	str	r2, [r7, #0]
 8001890:	461a      	mov	r2, r3
 8001892:	4603      	mov	r3, r0
 8001894:	71fb      	strb	r3, [r7, #7]
 8001896:	460b      	mov	r3, r1
 8001898:	71bb      	strb	r3, [r7, #6]
 800189a:	4613      	mov	r3, r2
 800189c:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 800189e:	79bb      	ldrb	r3, [r7, #6]
 80018a0:	b29a      	uxth	r2, r3
 80018a2:	79f9      	ldrb	r1, [r7, #7]
 80018a4:	88bb      	ldrh	r3, [r7, #4]
 80018a6:	9301      	str	r3, [sp, #4]
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	9300      	str	r3, [sp, #0]
 80018ac:	2301      	movs	r3, #1
 80018ae:	4804      	ldr	r0, [pc, #16]	; (80018c0 <TS_IO_ReadMultiple+0x38>)
 80018b0:	f7ff ff3e 	bl	8001730 <I2Cx_ReadMultiple>
 80018b4:	4603      	mov	r3, r0
 80018b6:	b29b      	uxth	r3, r3
}
 80018b8:	4618      	mov	r0, r3
 80018ba:	3708      	adds	r7, #8
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	200000b0 	.word	0x200000b0

080018c4 <OTM8009A_IO_Delay>:
/**
  * @brief  OTM8009A delay
  * @param  Delay: Delay in ms
  */
void OTM8009A_IO_Delay(uint32_t Delay)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b082      	sub	sp, #8
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80018cc:	6878      	ldr	r0, [r7, #4]
 80018ce:	f001 f8ed 	bl	8002aac <HAL_Delay>
}
 80018d2:	bf00      	nop
 80018d4:	3708      	adds	r7, #8
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}

080018da <BSP_LCD_Init>:
/**
  * @brief  Initializes the DSI LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{
 80018da:	b580      	push	{r7, lr}
 80018dc:	af00      	add	r7, sp, #0
  return (BSP_LCD_InitEx(LCD_ORIENTATION_LANDSCAPE));
 80018de:	2001      	movs	r0, #1
 80018e0:	f000 f804 	bl	80018ec <BSP_LCD_InitEx>
 80018e4:	4603      	mov	r3, r0
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	bd80      	pop	{r7, pc}
	...

080018ec <BSP_LCD_InitEx>:
  *     - OTM8009A LCD Display IC Driver ititialization
  * @param  orientation: LCD orientation, can be LCD_ORIENTATION_PORTRAIT or LCD_ORIENTATION_LANDSCAPE
  * @retval LCD state
  */
uint8_t BSP_LCD_InitEx(LCD_OrientationTypeDef orientation)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b090      	sub	sp, #64	; 0x40
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	4603      	mov	r3, r0
 80018f4:	71fb      	strb	r3, [r7, #7]
  DSI_PLLInitTypeDef dsiPllInit;
  static RCC_PeriphCLKInitTypeDef  PeriphClkInitStruct;
  uint32_t LcdClock  = 27429; /*!< LcdClk = 27429 kHz */
 80018f6:	f646 3325 	movw	r3, #27429	; 0x6b25
 80018fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint16_t read_id = 0;
 80018fc:	2300      	movs	r3, #0
 80018fe:	877b      	strh	r3, [r7, #58]	; 0x3a

  uint32_t laneByteClk_kHz = 0;
 8001900:	2300      	movs	r3, #0
 8001902:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t                   HFP; /*!< Horizontal Front Porch time in units of lcdClk */
  uint32_t                   HACT; /*!< Horizontal Active time in units of lcdClk = imageSize X in pixels to display */

  /* Toggle Hardware Reset of the DSI LCD using
  * its XRES signal (active low) */
  BSP_LCD_Reset();
 8001904:	f000 f936 	bl	8001b74 <BSP_LCD_Reset>

  /* Check the connected monitor */
  read_id = LCD_IO_GetID();
 8001908:	f000 fc7a 	bl	8002200 <LCD_IO_GetID>
 800190c:	4603      	mov	r3, r0
 800190e:	877b      	strh	r3, [r7, #58]	; 0x3a
  else if(read_id != LCD_DSI_ID)
  {
    return LCD_ERROR;  
  }
#else
  if(read_id != LCD_DSI_ID)
 8001910:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8001912:	2b11      	cmp	r3, #17
 8001914:	d001      	beq.n	800191a <BSP_LCD_InitEx+0x2e>
  {
    return LCD_ERROR;  
 8001916:	2301      	movs	r3, #1
 8001918:	e113      	b.n	8001b42 <BSP_LCD_InitEx+0x256>
  * This will set IP blocks LTDC, DSI and DMA2D
  * - out of reset
  * - clocked
  * - NVIC IRQ related to IP blocks enabled
  */
  BSP_LCD_MspInit();
 800191a:	f000 fc79 	bl	8002210 <BSP_LCD_MspInit>

/*************************DSI Initialization***********************************/  

  /* Base address of DSI Host/Wrapper registers to be set before calling De-Init */
  hdsi_discovery.Instance = DSI;
 800191e:	4b8b      	ldr	r3, [pc, #556]	; (8001b4c <BSP_LCD_InitEx+0x260>)
 8001920:	4a8b      	ldr	r2, [pc, #556]	; (8001b50 <BSP_LCD_InitEx+0x264>)
 8001922:	601a      	str	r2, [r3, #0]

  HAL_DSI_DeInit(&(hdsi_discovery));
 8001924:	4889      	ldr	r0, [pc, #548]	; (8001b4c <BSP_LCD_InitEx+0x260>)
 8001926:	f001 ffc9 	bl	80038bc <HAL_DSI_DeInit>

  dsiPllInit.PLLNDIV  = 100;
 800192a:	2364      	movs	r3, #100	; 0x64
 800192c:	60bb      	str	r3, [r7, #8]
  dsiPllInit.PLLIDF   = DSI_PLL_IN_DIV5;
 800192e:	2305      	movs	r3, #5
 8001930:	60fb      	str	r3, [r7, #12]
  dsiPllInit.PLLODF  = DSI_PLL_OUT_DIV1;
 8001932:	2300      	movs	r3, #0
 8001934:	613b      	str	r3, [r7, #16]
  laneByteClk_kHz = 62500; /* 500 MHz / 8 = 62.5 MHz = 62500 kHz */
 8001936:	f24f 4324 	movw	r3, #62500	; 0xf424
 800193a:	637b      	str	r3, [r7, #52]	; 0x34

  /* Set number of Lanes */
  hdsi_discovery.Init.NumberOfLanes = DSI_TWO_DATA_LANES;
 800193c:	4b83      	ldr	r3, [pc, #524]	; (8001b4c <BSP_LCD_InitEx+0x260>)
 800193e:	2201      	movs	r2, #1
 8001940:	60da      	str	r2, [r3, #12]

  /* TXEscapeCkdiv = f(LaneByteClk)/15.62 = 4 */
  hdsi_discovery.Init.TXEscapeCkdiv = laneByteClk_kHz/15620; 
 8001942:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001944:	089b      	lsrs	r3, r3, #2
 8001946:	4a83      	ldr	r2, [pc, #524]	; (8001b54 <BSP_LCD_InitEx+0x268>)
 8001948:	fba2 2303 	umull	r2, r3, r2, r3
 800194c:	0a9b      	lsrs	r3, r3, #10
 800194e:	4a7f      	ldr	r2, [pc, #508]	; (8001b4c <BSP_LCD_InitEx+0x260>)
 8001950:	6093      	str	r3, [r2, #8]

  HAL_DSI_Init(&(hdsi_discovery), &(dsiPllInit));
 8001952:	f107 0308 	add.w	r3, r7, #8
 8001956:	4619      	mov	r1, r3
 8001958:	487c      	ldr	r0, [pc, #496]	; (8001b4c <BSP_LCD_InitEx+0x260>)
 800195a:	f001 fe95 	bl	8003688 <HAL_DSI_Init>

  /* Timing parameters for all Video modes
  * Set Timing parameters of LTDC depending on its chosen orientation
  */
  if(orientation == LCD_ORIENTATION_PORTRAIT)
 800195e:	79fb      	ldrb	r3, [r7, #7]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d108      	bne.n	8001976 <BSP_LCD_InitEx+0x8a>
  {
    lcd_x_size = OTM8009A_480X800_WIDTH;  /* 480 */
 8001964:	4b7c      	ldr	r3, [pc, #496]	; (8001b58 <BSP_LCD_InitEx+0x26c>)
 8001966:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800196a:	601a      	str	r2, [r3, #0]
    lcd_y_size = OTM8009A_480X800_HEIGHT; /* 800 */                                
 800196c:	4b7b      	ldr	r3, [pc, #492]	; (8001b5c <BSP_LCD_InitEx+0x270>)
 800196e:	f44f 7248 	mov.w	r2, #800	; 0x320
 8001972:	601a      	str	r2, [r3, #0]
 8001974:	e007      	b.n	8001986 <BSP_LCD_InitEx+0x9a>
  }
  else
  {
    /* lcd_orientation == LCD_ORIENTATION_LANDSCAPE */
    lcd_x_size = OTM8009A_800X480_WIDTH;  /* 800 */
 8001976:	4b78      	ldr	r3, [pc, #480]	; (8001b58 <BSP_LCD_InitEx+0x26c>)
 8001978:	f44f 7248 	mov.w	r2, #800	; 0x320
 800197c:	601a      	str	r2, [r3, #0]
    lcd_y_size = OTM8009A_800X480_HEIGHT; /* 480 */                                
 800197e:	4b77      	ldr	r3, [pc, #476]	; (8001b5c <BSP_LCD_InitEx+0x270>)
 8001980:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001984:	601a      	str	r2, [r3, #0]
  }

  HACT = lcd_x_size;
 8001986:	4b74      	ldr	r3, [pc, #464]	; (8001b58 <BSP_LCD_InitEx+0x26c>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	633b      	str	r3, [r7, #48]	; 0x30
  VACT = lcd_y_size;
 800198c:	4b73      	ldr	r3, [pc, #460]	; (8001b5c <BSP_LCD_InitEx+0x270>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* The following values are same for portrait and landscape orientations */
  VSA  = OTM8009A_480X800_VSYNC;        /* 12  */
 8001992:	2301      	movs	r3, #1
 8001994:	62bb      	str	r3, [r7, #40]	; 0x28
  VBP  = OTM8009A_480X800_VBP;          /* 12  */
 8001996:	230f      	movs	r3, #15
 8001998:	627b      	str	r3, [r7, #36]	; 0x24
  VFP  = OTM8009A_480X800_VFP;          /* 12  */
 800199a:	2310      	movs	r3, #16
 800199c:	623b      	str	r3, [r7, #32]
  HSA  = OTM8009A_480X800_HSYNC;        /* 63  */
 800199e:	2302      	movs	r3, #2
 80019a0:	61fb      	str	r3, [r7, #28]
  HBP  = OTM8009A_480X800_HBP;          /* 120 */
 80019a2:	2322      	movs	r3, #34	; 0x22
 80019a4:	61bb      	str	r3, [r7, #24]
  HFP  = OTM8009A_480X800_HFP;          /* 120 */   
 80019a6:	2322      	movs	r3, #34	; 0x22
 80019a8:	617b      	str	r3, [r7, #20]

  hdsivideo_handle.VirtualChannelID = LCD_OTM8009A_ID;
 80019aa:	4b6d      	ldr	r3, [pc, #436]	; (8001b60 <BSP_LCD_InitEx+0x274>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	601a      	str	r2, [r3, #0]
  hdsivideo_handle.ColorCoding = LCD_DSI_PIXEL_DATA_FMT_RBG888;
 80019b0:	4b6b      	ldr	r3, [pc, #428]	; (8001b60 <BSP_LCD_InitEx+0x274>)
 80019b2:	2205      	movs	r2, #5
 80019b4:	605a      	str	r2, [r3, #4]
  hdsivideo_handle.VSPolarity = DSI_VSYNC_ACTIVE_HIGH;
 80019b6:	4b6a      	ldr	r3, [pc, #424]	; (8001b60 <BSP_LCD_InitEx+0x274>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	621a      	str	r2, [r3, #32]
  hdsivideo_handle.HSPolarity = DSI_HSYNC_ACTIVE_HIGH;
 80019bc:	4b68      	ldr	r3, [pc, #416]	; (8001b60 <BSP_LCD_InitEx+0x274>)
 80019be:	2200      	movs	r2, #0
 80019c0:	61da      	str	r2, [r3, #28]
  hdsivideo_handle.DEPolarity = DSI_DATA_ENABLE_ACTIVE_HIGH;  
 80019c2:	4b67      	ldr	r3, [pc, #412]	; (8001b60 <BSP_LCD_InitEx+0x274>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	625a      	str	r2, [r3, #36]	; 0x24
  hdsivideo_handle.Mode = DSI_VID_MODE_BURST; /* Mode Video burst ie : one LgP per line */
 80019c8:	4b65      	ldr	r3, [pc, #404]	; (8001b60 <BSP_LCD_InitEx+0x274>)
 80019ca:	2202      	movs	r2, #2
 80019cc:	60da      	str	r2, [r3, #12]
  hdsivideo_handle.NullPacketSize = 0xFFF;
 80019ce:	4b64      	ldr	r3, [pc, #400]	; (8001b60 <BSP_LCD_InitEx+0x274>)
 80019d0:	f640 72ff 	movw	r2, #4095	; 0xfff
 80019d4:	619a      	str	r2, [r3, #24]
  hdsivideo_handle.NumberOfChunks = 0;
 80019d6:	4b62      	ldr	r3, [pc, #392]	; (8001b60 <BSP_LCD_InitEx+0x274>)
 80019d8:	2200      	movs	r2, #0
 80019da:	615a      	str	r2, [r3, #20]
  hdsivideo_handle.PacketSize                = HACT; /* Value depending on display orientation choice portrait/landscape */ 
 80019dc:	4a60      	ldr	r2, [pc, #384]	; (8001b60 <BSP_LCD_InitEx+0x274>)
 80019de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019e0:	6113      	str	r3, [r2, #16]
  hdsivideo_handle.HorizontalSyncActive      = (HSA * laneByteClk_kHz)/LcdClock;
 80019e2:	69fb      	ldr	r3, [r7, #28]
 80019e4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80019e6:	fb02 f203 	mul.w	r2, r2, r3
 80019ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80019ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80019f0:	4a5b      	ldr	r2, [pc, #364]	; (8001b60 <BSP_LCD_InitEx+0x274>)
 80019f2:	6293      	str	r3, [r2, #40]	; 0x28
  hdsivideo_handle.HorizontalBackPorch       = (HBP * laneByteClk_kHz)/LcdClock;
 80019f4:	69bb      	ldr	r3, [r7, #24]
 80019f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80019f8:	fb02 f203 	mul.w	r2, r2, r3
 80019fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80019fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a02:	4a57      	ldr	r2, [pc, #348]	; (8001b60 <BSP_LCD_InitEx+0x274>)
 8001a04:	62d3      	str	r3, [r2, #44]	; 0x2c
  hdsivideo_handle.HorizontalLine            = ((HACT + HSA + HBP + HFP) * laneByteClk_kHz)/LcdClock; /* Value depending on display orientation choice portrait/landscape */
 8001a06:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001a08:	69fb      	ldr	r3, [r7, #28]
 8001a0a:	441a      	add	r2, r3
 8001a0c:	69bb      	ldr	r3, [r7, #24]
 8001a0e:	441a      	add	r2, r3
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	4413      	add	r3, r2
 8001a14:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001a16:	fb02 f203 	mul.w	r2, r2, r3
 8001a1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001a1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a20:	4a4f      	ldr	r2, [pc, #316]	; (8001b60 <BSP_LCD_InitEx+0x274>)
 8001a22:	6313      	str	r3, [r2, #48]	; 0x30
  hdsivideo_handle.VerticalSyncActive        = VSA;
 8001a24:	4a4e      	ldr	r2, [pc, #312]	; (8001b60 <BSP_LCD_InitEx+0x274>)
 8001a26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a28:	6353      	str	r3, [r2, #52]	; 0x34
  hdsivideo_handle.VerticalBackPorch         = VBP;
 8001a2a:	4a4d      	ldr	r2, [pc, #308]	; (8001b60 <BSP_LCD_InitEx+0x274>)
 8001a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a2e:	6393      	str	r3, [r2, #56]	; 0x38
  hdsivideo_handle.VerticalFrontPorch        = VFP;
 8001a30:	4a4b      	ldr	r2, [pc, #300]	; (8001b60 <BSP_LCD_InitEx+0x274>)
 8001a32:	6a3b      	ldr	r3, [r7, #32]
 8001a34:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdsivideo_handle.VerticalActive            = VACT; /* Value depending on display orientation choice portrait/landscape */
 8001a36:	4a4a      	ldr	r2, [pc, #296]	; (8001b60 <BSP_LCD_InitEx+0x274>)
 8001a38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a3a:	6413      	str	r3, [r2, #64]	; 0x40

  /* Enable or disable sending LP command while streaming is active in video mode */
  hdsivideo_handle.LPCommandEnable = DSI_LP_COMMAND_ENABLE; /* Enable sending commands in mode LP (Low Power) */
 8001a3c:	4b48      	ldr	r3, [pc, #288]	; (8001b60 <BSP_LCD_InitEx+0x274>)
 8001a3e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001a42:	645a      	str	r2, [r3, #68]	; 0x44

  /* Largest packet size possible to transmit in LP mode in VSA, VBP, VFP regions */
  /* Only useful when sending LP packets is allowed while streaming is active in video mode */
  hdsivideo_handle.LPLargestPacketSize = 16;
 8001a44:	4b46      	ldr	r3, [pc, #280]	; (8001b60 <BSP_LCD_InitEx+0x274>)
 8001a46:	2210      	movs	r2, #16
 8001a48:	649a      	str	r2, [r3, #72]	; 0x48

  /* Largest packet size possible to transmit in LP mode in HFP region during VACT period */
  /* Only useful when sending LP packets is allowed while streaming is active in video mode */
  hdsivideo_handle.LPVACTLargestPacketSize = 0;
 8001a4a:	4b45      	ldr	r3, [pc, #276]	; (8001b60 <BSP_LCD_InitEx+0x274>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Specify for each region of the video frame, if the transmission of command in LP mode is allowed in this region */
  /* while streaming is active in video mode                                                                         */
  hdsivideo_handle.LPHorizontalFrontPorchEnable = DSI_LP_HFP_ENABLE;   /* Allow sending LP commands during HFP period */
 8001a50:	4b43      	ldr	r3, [pc, #268]	; (8001b60 <BSP_LCD_InitEx+0x274>)
 8001a52:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a56:	651a      	str	r2, [r3, #80]	; 0x50
  hdsivideo_handle.LPHorizontalBackPorchEnable  = DSI_LP_HBP_ENABLE;   /* Allow sending LP commands during HBP period */
 8001a58:	4b41      	ldr	r3, [pc, #260]	; (8001b60 <BSP_LCD_InitEx+0x274>)
 8001a5a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001a5e:	655a      	str	r2, [r3, #84]	; 0x54
  hdsivideo_handle.LPVerticalActiveEnable = DSI_LP_VACT_ENABLE;  /* Allow sending LP commands during VACT period */
 8001a60:	4b3f      	ldr	r3, [pc, #252]	; (8001b60 <BSP_LCD_InitEx+0x274>)
 8001a62:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001a66:	659a      	str	r2, [r3, #88]	; 0x58
  hdsivideo_handle.LPVerticalFrontPorchEnable = DSI_LP_VFP_ENABLE;   /* Allow sending LP commands during VFP period */
 8001a68:	4b3d      	ldr	r3, [pc, #244]	; (8001b60 <BSP_LCD_InitEx+0x274>)
 8001a6a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a6e:	65da      	str	r2, [r3, #92]	; 0x5c
  hdsivideo_handle.LPVerticalBackPorchEnable = DSI_LP_VBP_ENABLE;   /* Allow sending LP commands during VBP period */
 8001a70:	4b3b      	ldr	r3, [pc, #236]	; (8001b60 <BSP_LCD_InitEx+0x274>)
 8001a72:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a76:	661a      	str	r2, [r3, #96]	; 0x60
  hdsivideo_handle.LPVerticalSyncActiveEnable = DSI_LP_VSYNC_ENABLE; /* Allow sending LP commands during VSync = VSA period */
 8001a78:	4b39      	ldr	r3, [pc, #228]	; (8001b60 <BSP_LCD_InitEx+0x274>)
 8001a7a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001a7e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Configure DSI Video mode timings with settings set above */
  HAL_DSI_ConfigVideoMode(&(hdsi_discovery), &(hdsivideo_handle));
 8001a80:	4937      	ldr	r1, [pc, #220]	; (8001b60 <BSP_LCD_InitEx+0x274>)
 8001a82:	4832      	ldr	r0, [pc, #200]	; (8001b4c <BSP_LCD_InitEx+0x260>)
 8001a84:	f001 ffa2 	bl	80039cc <HAL_DSI_ConfigVideoMode>
  
  
/************************LTDC Initialization***********************************/  

  /* Timing Configuration */    
  hltdc_discovery.Init.HorizontalSync = (HSA - 1);
 8001a88:	69fb      	ldr	r3, [r7, #28]
 8001a8a:	3b01      	subs	r3, #1
 8001a8c:	4a35      	ldr	r2, [pc, #212]	; (8001b64 <BSP_LCD_InitEx+0x278>)
 8001a8e:	6153      	str	r3, [r2, #20]
  hltdc_discovery.Init.AccumulatedHBP = (HSA + HBP - 1);
 8001a90:	69fa      	ldr	r2, [r7, #28]
 8001a92:	69bb      	ldr	r3, [r7, #24]
 8001a94:	4413      	add	r3, r2
 8001a96:	3b01      	subs	r3, #1
 8001a98:	4a32      	ldr	r2, [pc, #200]	; (8001b64 <BSP_LCD_InitEx+0x278>)
 8001a9a:	61d3      	str	r3, [r2, #28]
  hltdc_discovery.Init.AccumulatedActiveW = (lcd_x_size + HSA + HBP - 1);
 8001a9c:	4b2e      	ldr	r3, [pc, #184]	; (8001b58 <BSP_LCD_InitEx+0x26c>)
 8001a9e:	681a      	ldr	r2, [r3, #0]
 8001aa0:	69fb      	ldr	r3, [r7, #28]
 8001aa2:	441a      	add	r2, r3
 8001aa4:	69bb      	ldr	r3, [r7, #24]
 8001aa6:	4413      	add	r3, r2
 8001aa8:	3b01      	subs	r3, #1
 8001aaa:	4a2e      	ldr	r2, [pc, #184]	; (8001b64 <BSP_LCD_InitEx+0x278>)
 8001aac:	6253      	str	r3, [r2, #36]	; 0x24
  hltdc_discovery.Init.TotalWidth = (lcd_x_size + HSA + HBP + HFP - 1);
 8001aae:	4b2a      	ldr	r3, [pc, #168]	; (8001b58 <BSP_LCD_InitEx+0x26c>)
 8001ab0:	681a      	ldr	r2, [r3, #0]
 8001ab2:	69fb      	ldr	r3, [r7, #28]
 8001ab4:	441a      	add	r2, r3
 8001ab6:	69bb      	ldr	r3, [r7, #24]
 8001ab8:	441a      	add	r2, r3
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	4413      	add	r3, r2
 8001abe:	3b01      	subs	r3, #1
 8001ac0:	4a28      	ldr	r2, [pc, #160]	; (8001b64 <BSP_LCD_InitEx+0x278>)
 8001ac2:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Initialize the LCD pixel width and pixel height */
  hltdc_discovery.LayerCfg->ImageWidth  = lcd_x_size;
 8001ac4:	4b24      	ldr	r3, [pc, #144]	; (8001b58 <BSP_LCD_InitEx+0x26c>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a26      	ldr	r2, [pc, #152]	; (8001b64 <BSP_LCD_InitEx+0x278>)
 8001aca:	6613      	str	r3, [r2, #96]	; 0x60
  hltdc_discovery.LayerCfg->ImageHeight = lcd_y_size;   
 8001acc:	4b23      	ldr	r3, [pc, #140]	; (8001b5c <BSP_LCD_InitEx+0x270>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a24      	ldr	r2, [pc, #144]	; (8001b64 <BSP_LCD_InitEx+0x278>)
 8001ad2:	6653      	str	r3, [r2, #100]	; 0x64
    * PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz 
    * PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 384 Mhz 
    * PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 384 MHz / 7 = 54.85 MHz 
    * LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_2 = 54.85 MHz / 2 = 27.429 MHz 
    */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001ad4:	4b24      	ldr	r3, [pc, #144]	; (8001b68 <BSP_LCD_InitEx+0x27c>)
 8001ad6:	2208      	movs	r2, #8
 8001ad8:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 8001ada:	4b23      	ldr	r3, [pc, #140]	; (8001b68 <BSP_LCD_InitEx+0x27c>)
 8001adc:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8001ae0:	615a      	str	r2, [r3, #20]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 7;
 8001ae2:	4b21      	ldr	r3, [pc, #132]	; (8001b68 <BSP_LCD_InitEx+0x27c>)
 8001ae4:	2207      	movs	r2, #7
 8001ae6:	61da      	str	r2, [r3, #28]
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8001ae8:	4b1f      	ldr	r3, [pc, #124]	; (8001b68 <BSP_LCD_InitEx+0x27c>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	62da      	str	r2, [r3, #44]	; 0x2c
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8001aee:	481e      	ldr	r0, [pc, #120]	; (8001b68 <BSP_LCD_InitEx+0x27c>)
 8001af0:	f004 f9bc 	bl	8005e6c <HAL_RCCEx_PeriphCLKConfig>

  /* Background value */
  hltdc_discovery.Init.Backcolor.Blue = 0;
 8001af4:	4b1b      	ldr	r3, [pc, #108]	; (8001b64 <BSP_LCD_InitEx+0x278>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc_discovery.Init.Backcolor.Green = 0;
 8001afc:	4b19      	ldr	r3, [pc, #100]	; (8001b64 <BSP_LCD_InitEx+0x278>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc_discovery.Init.Backcolor.Red = 0;
 8001b04:	4b17      	ldr	r3, [pc, #92]	; (8001b64 <BSP_LCD_InitEx+0x278>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  hltdc_discovery.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001b0c:	4b15      	ldr	r3, [pc, #84]	; (8001b64 <BSP_LCD_InitEx+0x278>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	611a      	str	r2, [r3, #16]
  hltdc_discovery.Instance = LTDC;
 8001b12:	4b14      	ldr	r3, [pc, #80]	; (8001b64 <BSP_LCD_InitEx+0x278>)
 8001b14:	4a15      	ldr	r2, [pc, #84]	; (8001b6c <BSP_LCD_InitEx+0x280>)
 8001b16:	601a      	str	r2, [r3, #0]

  /* Get LTDC Configuration from DSI Configuration */
  HAL_LTDC_StructInitFromVideoConfig(&(hltdc_discovery), &(hdsivideo_handle));
 8001b18:	4911      	ldr	r1, [pc, #68]	; (8001b60 <BSP_LCD_InitEx+0x274>)
 8001b1a:	4812      	ldr	r0, [pc, #72]	; (8001b64 <BSP_LCD_InitEx+0x278>)
 8001b1c:	f003 fcb6 	bl	800548c <HAL_LTDCEx_StructInitFromVideoConfig>

  /* Initialize the LTDC */  
  HAL_LTDC_Init(&hltdc_discovery);
 8001b20:	4810      	ldr	r0, [pc, #64]	; (8001b64 <BSP_LCD_InitEx+0x278>)
 8001b22:	f003 fa01 	bl	8004f28 <HAL_LTDC_Init>

  /* Enable the DSI host and wrapper after the LTDC initialization
     To avoid any synchronization issue, the DSI shall be started after enabling the LTDC */
  HAL_DSI_Start(&hdsi_discovery);
 8001b26:	4809      	ldr	r0, [pc, #36]	; (8001b4c <BSP_LCD_InitEx+0x260>)
 8001b28:	f002 f950 	bl	8003dcc <HAL_DSI_Start>

#if !defined(DATA_IN_ExtSDRAM)
  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 8001b2c:	f000 fcf0 	bl	8002510 <BSP_SDRAM_Init>
#endif /* DATA_IN_ExtSDRAM */

  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8001b30:	480f      	ldr	r0, [pc, #60]	; (8001b70 <BSP_LCD_InitEx+0x284>)
 8001b32:	f000 f901 	bl	8001d38 <BSP_LCD_SetFont>
/***********************OTM8009A Initialization********************************/ 

  /* Initialize the OTM8009A LCD Display IC Driver (KoD LCD IC Driver)
  *  depending on configuration set in 'hdsivideo_handle'.
  */
  OTM8009A_Init(OTM8009A_FORMAT_RGB888, orientation);
 8001b36:	79fb      	ldrb	r3, [r7, #7]
 8001b38:	4619      	mov	r1, r3
 8001b3a:	2000      	movs	r0, #0
 8001b3c:	f7ff faa6 	bl	800108c <OTM8009A_Init>

/***********************End OTM8009A Initialization****************************/ 

  return LCD_OK; 
 8001b40:	2300      	movs	r3, #0
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	3740      	adds	r7, #64	; 0x40
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	20004cb4 	.word	0x20004cb4
 8001b50:	40016c00 	.word	0x40016c00
 8001b54:	43215e57 	.word	0x43215e57
 8001b58:	20000064 	.word	0x20000064
 8001b5c:	20000068 	.word	0x20000068
 8001b60:	200000fc 	.word	0x200000fc
 8001b64:	20004c0c 	.word	0x20004c0c
 8001b68:	20000184 	.word	0x20000184
 8001b6c:	40016800 	.word	0x40016800
 8001b70:	20000054 	.word	0x20000054

08001b74 <BSP_LCD_Reset>:
  * @brief  BSP LCD Reset
  *         Hw reset the LCD DSI activating its XRES signal (active low for some time)
  *         and desactivating it later.
  */
void BSP_LCD_Reset(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b086      	sub	sp, #24
 8001b78:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure;

  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001b7a:	4b18      	ldr	r3, [pc, #96]	; (8001bdc <BSP_LCD_Reset+0x68>)
 8001b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b7e:	4a17      	ldr	r2, [pc, #92]	; (8001bdc <BSP_LCD_Reset+0x68>)
 8001b80:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b84:	6313      	str	r3, [r2, #48]	; 0x30
 8001b86:	4b15      	ldr	r3, [pc, #84]	; (8001bdc <BSP_LCD_Reset+0x68>)
 8001b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b8a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001b8e:	603b      	str	r3, [r7, #0]
 8001b90:	683b      	ldr	r3, [r7, #0]

    /* Configure the GPIO on PJ15 */
    gpio_init_structure.Pin   = GPIO_PIN_15;
 8001b92:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001b96:	607b      	str	r3, [r7, #4]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001b98:	2301      	movs	r3, #1
 8001b9a:	60bb      	str	r3, [r7, #8]
    gpio_init_structure.Pull  = GPIO_PULLUP;
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	60fb      	str	r3, [r7, #12]
    gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8001ba0:	2303      	movs	r3, #3
 8001ba2:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(GPIOJ, &gpio_init_structure);
 8001ba4:	1d3b      	adds	r3, r7, #4
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	480d      	ldr	r0, [pc, #52]	; (8001be0 <BSP_LCD_Reset+0x6c>)
 8001baa:	f002 fa05 	bl	8003fb8 <HAL_GPIO_Init>

    /* Activate XRES active low */
    HAL_GPIO_WritePin(GPIOJ, GPIO_PIN_15, GPIO_PIN_RESET);
 8001bae:	2200      	movs	r2, #0
 8001bb0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001bb4:	480a      	ldr	r0, [pc, #40]	; (8001be0 <BSP_LCD_Reset+0x6c>)
 8001bb6:	f002 fbc3 	bl	8004340 <HAL_GPIO_WritePin>

    HAL_Delay(20); /* wait 20 ms */
 8001bba:	2014      	movs	r0, #20
 8001bbc:	f000 ff76 	bl	8002aac <HAL_Delay>

    /* Desactivate XRES */
    HAL_GPIO_WritePin(GPIOJ, GPIO_PIN_15, GPIO_PIN_SET);
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001bc6:	4806      	ldr	r0, [pc, #24]	; (8001be0 <BSP_LCD_Reset+0x6c>)
 8001bc8:	f002 fbba 	bl	8004340 <HAL_GPIO_WritePin>
    
    /* Wait for 10ms after releasing XRES before sending commands */
    HAL_Delay(10);
 8001bcc:	200a      	movs	r0, #10
 8001bce:	f000 ff6d 	bl	8002aac <HAL_Delay>
}
 8001bd2:	bf00      	nop
 8001bd4:	3718      	adds	r7, #24
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	40023800 	.word	0x40023800
 8001be0:	40022400 	.word	0x40022400

08001be4 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0
  return (lcd_x_size);
 8001be8:	4b03      	ldr	r3, [pc, #12]	; (8001bf8 <BSP_LCD_GetXSize+0x14>)
 8001bea:	681b      	ldr	r3, [r3, #0]
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf4:	4770      	bx	lr
 8001bf6:	bf00      	nop
 8001bf8:	20000064 	.word	0x20000064

08001bfc <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  return (lcd_y_size);
 8001c00:	4b03      	ldr	r3, [pc, #12]	; (8001c10 <BSP_LCD_GetYSize+0x14>)
 8001c02:	681b      	ldr	r3, [r3, #0]
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	46bd      	mov	sp, r7
 8001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0c:	4770      	bx	lr
 8001c0e:	bf00      	nop
 8001c10:	20000068 	.word	0x20000068

08001c14 <BSP_LCD_LayerDefaultInit>:
  * @param  LayerIndex: Layer foreground or background
  * @param  FB_Address: Layer frame buffer
  * @retval None
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b090      	sub	sp, #64	; 0x40
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	6039      	str	r1, [r7, #0]
 8001c1e:	80fb      	strh	r3, [r7, #6]
    LCD_LayerCfgTypeDef  Layercfg;

  /* Layer Init */
  Layercfg.WindowX0 = 0;
 8001c20:	2300      	movs	r3, #0
 8001c22:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 8001c24:	f7ff ffde 	bl	8001be4 <BSP_LCD_GetXSize>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 8001c30:	f7ff ffe4 	bl	8001bfc <BSP_LCD_GetYSize>
 8001c34:	4603      	mov	r3, r0
 8001c36:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 8001c40:	23ff      	movs	r3, #255	; 0xff
 8001c42:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 8001c44:	2300      	movs	r3, #0
 8001c46:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 8001c54:	2300      	movs	r3, #0
 8001c56:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8001c5a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001c5e:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8001c60:	2307      	movs	r3, #7
 8001c62:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 8001c64:	f7ff ffbe 	bl	8001be4 <BSP_LCD_GetXSize>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 8001c6c:	f7ff ffc6 	bl	8001bfc <BSP_LCD_GetYSize>
 8001c70:	4603      	mov	r3, r0
 8001c72:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&hltdc_discovery, &Layercfg, LayerIndex); 
 8001c74:	88fa      	ldrh	r2, [r7, #6]
 8001c76:	f107 030c 	add.w	r3, r7, #12
 8001c7a:	4619      	mov	r1, r3
 8001c7c:	4812      	ldr	r0, [pc, #72]	; (8001cc8 <BSP_LCD_LayerDefaultInit+0xb4>)
 8001c7e:	f003 fa2d 	bl	80050dc <HAL_LTDC_ConfigLayer>
  
  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8001c82:	88fa      	ldrh	r2, [r7, #6]
 8001c84:	4911      	ldr	r1, [pc, #68]	; (8001ccc <BSP_LCD_LayerDefaultInit+0xb8>)
 8001c86:	4613      	mov	r3, r2
 8001c88:	005b      	lsls	r3, r3, #1
 8001c8a:	4413      	add	r3, r2
 8001c8c:	009b      	lsls	r3, r3, #2
 8001c8e:	440b      	add	r3, r1
 8001c90:	3304      	adds	r3, #4
 8001c92:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001c96:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8001c98:	88fa      	ldrh	r2, [r7, #6]
 8001c9a:	490c      	ldr	r1, [pc, #48]	; (8001ccc <BSP_LCD_LayerDefaultInit+0xb8>)
 8001c9c:	4613      	mov	r3, r2
 8001c9e:	005b      	lsls	r3, r3, #1
 8001ca0:	4413      	add	r3, r2
 8001ca2:	009b      	lsls	r3, r3, #2
 8001ca4:	440b      	add	r3, r1
 8001ca6:	3308      	adds	r3, #8
 8001ca8:	4a09      	ldr	r2, [pc, #36]	; (8001cd0 <BSP_LCD_LayerDefaultInit+0xbc>)
 8001caa:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK;
 8001cac:	88fa      	ldrh	r2, [r7, #6]
 8001cae:	4907      	ldr	r1, [pc, #28]	; (8001ccc <BSP_LCD_LayerDefaultInit+0xb8>)
 8001cb0:	4613      	mov	r3, r2
 8001cb2:	005b      	lsls	r3, r3, #1
 8001cb4:	4413      	add	r3, r2
 8001cb6:	009b      	lsls	r3, r3, #2
 8001cb8:	440b      	add	r3, r1
 8001cba:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 8001cbe:	601a      	str	r2, [r3, #0]
}
 8001cc0:	bf00      	nop
 8001cc2:	3740      	adds	r7, #64	; 0x40
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	20004c0c 	.word	0x20004c0c
 8001ccc:	2000016c 	.word	0x2000016c
 8001cd0:	20000054 	.word	0x20000054

08001cd4 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b083      	sub	sp, #12
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8001cdc:	4b07      	ldr	r3, [pc, #28]	; (8001cfc <BSP_LCD_SetTextColor+0x28>)
 8001cde:	681a      	ldr	r2, [r3, #0]
 8001ce0:	4907      	ldr	r1, [pc, #28]	; (8001d00 <BSP_LCD_SetTextColor+0x2c>)
 8001ce2:	4613      	mov	r3, r2
 8001ce4:	005b      	lsls	r3, r3, #1
 8001ce6:	4413      	add	r3, r2
 8001ce8:	009b      	lsls	r3, r3, #2
 8001cea:	440b      	add	r3, r1
 8001cec:	687a      	ldr	r2, [r7, #4]
 8001cee:	601a      	str	r2, [r3, #0]
}
 8001cf0:	bf00      	nop
 8001cf2:	370c      	adds	r7, #12
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfa:	4770      	bx	lr
 8001cfc:	20000168 	.word	0x20000168
 8001d00:	2000016c 	.word	0x2000016c

08001d04 <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the LCD background color.
  * @param  Color: Layer background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b083      	sub	sp, #12
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8001d0c:	4b08      	ldr	r3, [pc, #32]	; (8001d30 <BSP_LCD_SetBackColor+0x2c>)
 8001d0e:	681a      	ldr	r2, [r3, #0]
 8001d10:	4908      	ldr	r1, [pc, #32]	; (8001d34 <BSP_LCD_SetBackColor+0x30>)
 8001d12:	4613      	mov	r3, r2
 8001d14:	005b      	lsls	r3, r3, #1
 8001d16:	4413      	add	r3, r2
 8001d18:	009b      	lsls	r3, r3, #2
 8001d1a:	440b      	add	r3, r1
 8001d1c:	3304      	adds	r3, #4
 8001d1e:	687a      	ldr	r2, [r7, #4]
 8001d20:	601a      	str	r2, [r3, #0]
}
 8001d22:	bf00      	nop
 8001d24:	370c      	adds	r7, #12
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr
 8001d2e:	bf00      	nop
 8001d30:	20000168 	.word	0x20000168
 8001d34:	2000016c 	.word	0x2000016c

08001d38 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the LCD text font.
  * @param  fonts: Layer font to be used
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b083      	sub	sp, #12
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = fonts;
 8001d40:	4b08      	ldr	r3, [pc, #32]	; (8001d64 <BSP_LCD_SetFont+0x2c>)
 8001d42:	681a      	ldr	r2, [r3, #0]
 8001d44:	4908      	ldr	r1, [pc, #32]	; (8001d68 <BSP_LCD_SetFont+0x30>)
 8001d46:	4613      	mov	r3, r2
 8001d48:	005b      	lsls	r3, r3, #1
 8001d4a:	4413      	add	r3, r2
 8001d4c:	009b      	lsls	r3, r3, #2
 8001d4e:	440b      	add	r3, r1
 8001d50:	3308      	adds	r3, #8
 8001d52:	687a      	ldr	r2, [r7, #4]
 8001d54:	601a      	str	r2, [r3, #0]
}
 8001d56:	bf00      	nop
 8001d58:	370c      	adds	r7, #12
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr
 8001d62:	bf00      	nop
 8001d64:	20000168 	.word	0x20000168
 8001d68:	2000016c 	.word	0x2000016c

08001d6c <BSP_LCD_GetFont>:
/**
  * @brief  Gets the LCD text font.
  * @retval Used layer font
  */
sFONT *BSP_LCD_GetFont(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0
  return DrawProp[ActiveLayer].pFont;
 8001d70:	4b07      	ldr	r3, [pc, #28]	; (8001d90 <BSP_LCD_GetFont+0x24>)
 8001d72:	681a      	ldr	r2, [r3, #0]
 8001d74:	4907      	ldr	r1, [pc, #28]	; (8001d94 <BSP_LCD_GetFont+0x28>)
 8001d76:	4613      	mov	r3, r2
 8001d78:	005b      	lsls	r3, r3, #1
 8001d7a:	4413      	add	r3, r2
 8001d7c:	009b      	lsls	r3, r3, #2
 8001d7e:	440b      	add	r3, r1
 8001d80:	3308      	adds	r3, #8
 8001d82:	681b      	ldr	r3, [r3, #0]
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	46bd      	mov	sp, r7
 8001d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8c:	4770      	bx	lr
 8001d8e:	bf00      	nop
 8001d90:	20000168 	.word	0x20000168
 8001d94:	2000016c 	.word	0x2000016c

08001d98 <BSP_LCD_Clear>:
/**
  * @brief  Clears the whole currently active layer of LTDC.
  * @param  Color: Color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{
 8001d98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d9a:	b085      	sub	sp, #20
 8001d9c:	af02      	add	r7, sp, #8
 8001d9e:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8001da0:	4b0f      	ldr	r3, [pc, #60]	; (8001de0 <BSP_LCD_Clear+0x48>)
 8001da2:	681c      	ldr	r4, [r3, #0]
 8001da4:	4b0e      	ldr	r3, [pc, #56]	; (8001de0 <BSP_LCD_Clear+0x48>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a0e      	ldr	r2, [pc, #56]	; (8001de4 <BSP_LCD_Clear+0x4c>)
 8001daa:	2134      	movs	r1, #52	; 0x34
 8001dac:	fb01 f303 	mul.w	r3, r1, r3
 8001db0:	4413      	add	r3, r2
 8001db2:	335c      	adds	r3, #92	; 0x5c
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	461e      	mov	r6, r3
 8001db8:	f7ff ff14 	bl	8001be4 <BSP_LCD_GetXSize>
 8001dbc:	4605      	mov	r5, r0
 8001dbe:	f7ff ff1d 	bl	8001bfc <BSP_LCD_GetYSize>
 8001dc2:	4602      	mov	r2, r0
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	9301      	str	r3, [sp, #4]
 8001dc8:	2300      	movs	r3, #0
 8001dca:	9300      	str	r3, [sp, #0]
 8001dcc:	4613      	mov	r3, r2
 8001dce:	462a      	mov	r2, r5
 8001dd0:	4631      	mov	r1, r6
 8001dd2:	4620      	mov	r0, r4
 8001dd4:	f000 fb64 	bl	80024a0 <LL_FillBuffer>
}
 8001dd8:	bf00      	nop
 8001dda:	370c      	adds	r7, #12
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001de0:	20000168 	.word	0x20000168
 8001de4:	20004c0c 	.word	0x20004c0c

08001de8 <BSP_LCD_ClearStringLine>:
/**
  * @brief  Clears the selected line in currently active layer.
  * @param  Line: Line to be cleared
  */
void BSP_LCD_ClearStringLine(uint32_t Line)
{
 8001de8:	b590      	push	{r4, r7, lr}
 8001dea:	b085      	sub	sp, #20
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  uint32_t color_backup = DrawProp[ActiveLayer].TextColor;
 8001df0:	4b2d      	ldr	r3, [pc, #180]	; (8001ea8 <BSP_LCD_ClearStringLine+0xc0>)
 8001df2:	681a      	ldr	r2, [r3, #0]
 8001df4:	492d      	ldr	r1, [pc, #180]	; (8001eac <BSP_LCD_ClearStringLine+0xc4>)
 8001df6:	4613      	mov	r3, r2
 8001df8:	005b      	lsls	r3, r3, #1
 8001dfa:	4413      	add	r3, r2
 8001dfc:	009b      	lsls	r3, r3, #2
 8001dfe:	440b      	add	r3, r1
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	60fb      	str	r3, [r7, #12]
  DrawProp[ActiveLayer].TextColor = DrawProp[ActiveLayer].BackColor;
 8001e04:	4b28      	ldr	r3, [pc, #160]	; (8001ea8 <BSP_LCD_ClearStringLine+0xc0>)
 8001e06:	6819      	ldr	r1, [r3, #0]
 8001e08:	4b27      	ldr	r3, [pc, #156]	; (8001ea8 <BSP_LCD_ClearStringLine+0xc0>)
 8001e0a:	681a      	ldr	r2, [r3, #0]
 8001e0c:	4827      	ldr	r0, [pc, #156]	; (8001eac <BSP_LCD_ClearStringLine+0xc4>)
 8001e0e:	460b      	mov	r3, r1
 8001e10:	005b      	lsls	r3, r3, #1
 8001e12:	440b      	add	r3, r1
 8001e14:	009b      	lsls	r3, r3, #2
 8001e16:	4403      	add	r3, r0
 8001e18:	3304      	adds	r3, #4
 8001e1a:	6819      	ldr	r1, [r3, #0]
 8001e1c:	4823      	ldr	r0, [pc, #140]	; (8001eac <BSP_LCD_ClearStringLine+0xc4>)
 8001e1e:	4613      	mov	r3, r2
 8001e20:	005b      	lsls	r3, r3, #1
 8001e22:	4413      	add	r3, r2
 8001e24:	009b      	lsls	r3, r3, #2
 8001e26:	4403      	add	r3, r0
 8001e28:	6019      	str	r1, [r3, #0]

  /* Draw rectangle with background color */
  BSP_LCD_FillRect(0, (Line * DrawProp[ActiveLayer].pFont->Height), BSP_LCD_GetXSize(), DrawProp[ActiveLayer].pFont->Height);
 8001e2a:	4b1f      	ldr	r3, [pc, #124]	; (8001ea8 <BSP_LCD_ClearStringLine+0xc0>)
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	491f      	ldr	r1, [pc, #124]	; (8001eac <BSP_LCD_ClearStringLine+0xc4>)
 8001e30:	4613      	mov	r3, r2
 8001e32:	005b      	lsls	r3, r3, #1
 8001e34:	4413      	add	r3, r2
 8001e36:	009b      	lsls	r3, r3, #2
 8001e38:	440b      	add	r3, r1
 8001e3a:	3308      	adds	r3, #8
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	88da      	ldrh	r2, [r3, #6]
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	b29b      	uxth	r3, r3
 8001e44:	fb12 f303 	smulbb	r3, r2, r3
 8001e48:	b29c      	uxth	r4, r3
 8001e4a:	f7ff fecb 	bl	8001be4 <BSP_LCD_GetXSize>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	b299      	uxth	r1, r3
 8001e52:	4b15      	ldr	r3, [pc, #84]	; (8001ea8 <BSP_LCD_ClearStringLine+0xc0>)
 8001e54:	681a      	ldr	r2, [r3, #0]
 8001e56:	4815      	ldr	r0, [pc, #84]	; (8001eac <BSP_LCD_ClearStringLine+0xc4>)
 8001e58:	4613      	mov	r3, r2
 8001e5a:	005b      	lsls	r3, r3, #1
 8001e5c:	4413      	add	r3, r2
 8001e5e:	009b      	lsls	r3, r3, #2
 8001e60:	4403      	add	r3, r0
 8001e62:	3308      	adds	r3, #8
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	88db      	ldrh	r3, [r3, #6]
 8001e68:	460a      	mov	r2, r1
 8001e6a:	4621      	mov	r1, r4
 8001e6c:	2000      	movs	r0, #0
 8001e6e:	f000 f943 	bl	80020f8 <BSP_LCD_FillRect>

  DrawProp[ActiveLayer].TextColor = color_backup;
 8001e72:	4b0d      	ldr	r3, [pc, #52]	; (8001ea8 <BSP_LCD_ClearStringLine+0xc0>)
 8001e74:	681a      	ldr	r2, [r3, #0]
 8001e76:	490d      	ldr	r1, [pc, #52]	; (8001eac <BSP_LCD_ClearStringLine+0xc4>)
 8001e78:	4613      	mov	r3, r2
 8001e7a:	005b      	lsls	r3, r3, #1
 8001e7c:	4413      	add	r3, r2
 8001e7e:	009b      	lsls	r3, r3, #2
 8001e80:	440b      	add	r3, r1
 8001e82:	68fa      	ldr	r2, [r7, #12]
 8001e84:	601a      	str	r2, [r3, #0]
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8001e86:	4b08      	ldr	r3, [pc, #32]	; (8001ea8 <BSP_LCD_ClearStringLine+0xc0>)
 8001e88:	681a      	ldr	r2, [r3, #0]
 8001e8a:	4908      	ldr	r1, [pc, #32]	; (8001eac <BSP_LCD_ClearStringLine+0xc4>)
 8001e8c:	4613      	mov	r3, r2
 8001e8e:	005b      	lsls	r3, r3, #1
 8001e90:	4413      	add	r3, r2
 8001e92:	009b      	lsls	r3, r3, #2
 8001e94:	440b      	add	r3, r1
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f7ff ff1b 	bl	8001cd4 <BSP_LCD_SetTextColor>
}
 8001e9e:	bf00      	nop
 8001ea0:	3714      	adds	r7, #20
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd90      	pop	{r4, r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	20000168 	.word	0x20000168
 8001eac:	2000016c 	.word	0x2000016c

08001eb0 <BSP_LCD_DisplayChar>:
  * @param  Ypos: Line where to display the character shape.
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8001eb0:	b590      	push	{r4, r7, lr}
 8001eb2:	b083      	sub	sp, #12
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	80fb      	strh	r3, [r7, #6]
 8001eba:	460b      	mov	r3, r1
 8001ebc:	80bb      	strh	r3, [r7, #4]
 8001ebe:	4613      	mov	r3, r2
 8001ec0:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8001ec2:	4b1b      	ldr	r3, [pc, #108]	; (8001f30 <BSP_LCD_DisplayChar+0x80>)
 8001ec4:	681a      	ldr	r2, [r3, #0]
 8001ec6:	491b      	ldr	r1, [pc, #108]	; (8001f34 <BSP_LCD_DisplayChar+0x84>)
 8001ec8:	4613      	mov	r3, r2
 8001eca:	005b      	lsls	r3, r3, #1
 8001ecc:	4413      	add	r3, r2
 8001ece:	009b      	lsls	r3, r3, #2
 8001ed0:	440b      	add	r3, r1
 8001ed2:	3308      	adds	r3, #8
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	6819      	ldr	r1, [r3, #0]
 8001ed8:	78fb      	ldrb	r3, [r7, #3]
 8001eda:	f1a3 0020 	sub.w	r0, r3, #32
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8001ede:	4b14      	ldr	r3, [pc, #80]	; (8001f30 <BSP_LCD_DisplayChar+0x80>)
 8001ee0:	681a      	ldr	r2, [r3, #0]
 8001ee2:	4c14      	ldr	r4, [pc, #80]	; (8001f34 <BSP_LCD_DisplayChar+0x84>)
 8001ee4:	4613      	mov	r3, r2
 8001ee6:	005b      	lsls	r3, r3, #1
 8001ee8:	4413      	add	r3, r2
 8001eea:	009b      	lsls	r3, r3, #2
 8001eec:	4423      	add	r3, r4
 8001eee:	3308      	adds	r3, #8
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8001ef4:	fb03 f000 	mul.w	r0, r3, r0
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8001ef8:	4b0d      	ldr	r3, [pc, #52]	; (8001f30 <BSP_LCD_DisplayChar+0x80>)
 8001efa:	681a      	ldr	r2, [r3, #0]
 8001efc:	4c0d      	ldr	r4, [pc, #52]	; (8001f34 <BSP_LCD_DisplayChar+0x84>)
 8001efe:	4613      	mov	r3, r2
 8001f00:	005b      	lsls	r3, r3, #1
 8001f02:	4413      	add	r3, r2
 8001f04:	009b      	lsls	r3, r3, #2
 8001f06:	4423      	add	r3, r4
 8001f08:	3308      	adds	r3, #8
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	889b      	ldrh	r3, [r3, #4]
 8001f0e:	3307      	adds	r3, #7
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	da00      	bge.n	8001f16 <BSP_LCD_DisplayChar+0x66>
 8001f14:	3307      	adds	r3, #7
 8001f16:	10db      	asrs	r3, r3, #3
 8001f18:	fb03 f300 	mul.w	r3, r3, r0
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8001f1c:	18ca      	adds	r2, r1, r3
 8001f1e:	88b9      	ldrh	r1, [r7, #4]
 8001f20:	88fb      	ldrh	r3, [r7, #6]
 8001f22:	4618      	mov	r0, r3
 8001f24:	f000 fa04 	bl	8002330 <DrawChar>
}
 8001f28:	bf00      	nop
 8001f2a:	370c      	adds	r7, #12
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd90      	pop	{r4, r7, pc}
 8001f30:	20000168 	.word	0x20000168
 8001f34:	2000016c 	.word	0x2000016c

08001f38 <BSP_LCD_DisplayStringAt>:
  *            @arg  CENTER_MODE
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 8001f38:	b5b0      	push	{r4, r5, r7, lr}
 8001f3a:	b088      	sub	sp, #32
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	60ba      	str	r2, [r7, #8]
 8001f40:	461a      	mov	r2, r3
 8001f42:	4603      	mov	r3, r0
 8001f44:	81fb      	strh	r3, [r7, #14]
 8001f46:	460b      	mov	r3, r1
 8001f48:	81bb      	strh	r3, [r7, #12]
 8001f4a:	4613      	mov	r3, r2
 8001f4c:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 8001f4e:	2301      	movs	r3, #1
 8001f50:	83fb      	strh	r3, [r7, #30]
 8001f52:	2300      	movs	r3, #0
 8001f54:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0;
 8001f56:	2300      	movs	r3, #0
 8001f58:	61bb      	str	r3, [r7, #24]
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 8001f5e:	68bb      	ldr	r3, [r7, #8]
 8001f60:	617b      	str	r3, [r7, #20]

  /* Get the text size */
  while (*ptr++) size ++ ;
 8001f62:	e002      	b.n	8001f6a <BSP_LCD_DisplayStringAt+0x32>
 8001f64:	69bb      	ldr	r3, [r7, #24]
 8001f66:	3301      	adds	r3, #1
 8001f68:	61bb      	str	r3, [r7, #24]
 8001f6a:	697b      	ldr	r3, [r7, #20]
 8001f6c:	1c5a      	adds	r2, r3, #1
 8001f6e:	617a      	str	r2, [r7, #20]
 8001f70:	781b      	ldrb	r3, [r3, #0]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d1f6      	bne.n	8001f64 <BSP_LCD_DisplayStringAt+0x2c>

  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8001f76:	f7ff fe35 	bl	8001be4 <BSP_LCD_GetXSize>
 8001f7a:	4601      	mov	r1, r0
 8001f7c:	4b50      	ldr	r3, [pc, #320]	; (80020c0 <BSP_LCD_DisplayStringAt+0x188>)
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	4850      	ldr	r0, [pc, #320]	; (80020c4 <BSP_LCD_DisplayStringAt+0x18c>)
 8001f82:	4613      	mov	r3, r2
 8001f84:	005b      	lsls	r3, r3, #1
 8001f86:	4413      	add	r3, r2
 8001f88:	009b      	lsls	r3, r3, #2
 8001f8a:	4403      	add	r3, r0
 8001f8c:	3308      	adds	r3, #8
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	889b      	ldrh	r3, [r3, #4]
 8001f92:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f96:	613b      	str	r3, [r7, #16]

  switch (Mode)
 8001f98:	79fb      	ldrb	r3, [r7, #7]
 8001f9a:	2b03      	cmp	r3, #3
 8001f9c:	d01c      	beq.n	8001fd8 <BSP_LCD_DisplayStringAt+0xa0>
 8001f9e:	2b03      	cmp	r3, #3
 8001fa0:	dc33      	bgt.n	800200a <BSP_LCD_DisplayStringAt+0xd2>
 8001fa2:	2b01      	cmp	r3, #1
 8001fa4:	d002      	beq.n	8001fac <BSP_LCD_DisplayStringAt+0x74>
 8001fa6:	2b02      	cmp	r3, #2
 8001fa8:	d019      	beq.n	8001fde <BSP_LCD_DisplayStringAt+0xa6>
 8001faa:	e02e      	b.n	800200a <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      refcolumn = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8001fac:	693a      	ldr	r2, [r7, #16]
 8001fae:	69bb      	ldr	r3, [r7, #24]
 8001fb0:	1ad1      	subs	r1, r2, r3
 8001fb2:	4b43      	ldr	r3, [pc, #268]	; (80020c0 <BSP_LCD_DisplayStringAt+0x188>)
 8001fb4:	681a      	ldr	r2, [r3, #0]
 8001fb6:	4843      	ldr	r0, [pc, #268]	; (80020c4 <BSP_LCD_DisplayStringAt+0x18c>)
 8001fb8:	4613      	mov	r3, r2
 8001fba:	005b      	lsls	r3, r3, #1
 8001fbc:	4413      	add	r3, r2
 8001fbe:	009b      	lsls	r3, r3, #2
 8001fc0:	4403      	add	r3, r0
 8001fc2:	3308      	adds	r3, #8
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	889b      	ldrh	r3, [r3, #4]
 8001fc8:	fb03 f301 	mul.w	r3, r3, r1
 8001fcc:	085b      	lsrs	r3, r3, #1
 8001fce:	b29a      	uxth	r2, r3
 8001fd0:	89fb      	ldrh	r3, [r7, #14]
 8001fd2:	4413      	add	r3, r2
 8001fd4:	83fb      	strh	r3, [r7, #30]
      break;
 8001fd6:	e01b      	b.n	8002010 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      refcolumn = Xpos;
 8001fd8:	89fb      	ldrh	r3, [r7, #14]
 8001fda:	83fb      	strh	r3, [r7, #30]
      break;
 8001fdc:	e018      	b.n	8002010 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      refcolumn = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8001fde:	693a      	ldr	r2, [r7, #16]
 8001fe0:	69bb      	ldr	r3, [r7, #24]
 8001fe2:	1ad3      	subs	r3, r2, r3
 8001fe4:	b299      	uxth	r1, r3
 8001fe6:	4b36      	ldr	r3, [pc, #216]	; (80020c0 <BSP_LCD_DisplayStringAt+0x188>)
 8001fe8:	681a      	ldr	r2, [r3, #0]
 8001fea:	4836      	ldr	r0, [pc, #216]	; (80020c4 <BSP_LCD_DisplayStringAt+0x18c>)
 8001fec:	4613      	mov	r3, r2
 8001fee:	005b      	lsls	r3, r3, #1
 8001ff0:	4413      	add	r3, r2
 8001ff2:	009b      	lsls	r3, r3, #2
 8001ff4:	4403      	add	r3, r0
 8001ff6:	3308      	adds	r3, #8
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	889b      	ldrh	r3, [r3, #4]
 8001ffc:	fb11 f303 	smulbb	r3, r1, r3
 8002000:	b29a      	uxth	r2, r3
 8002002:	89fb      	ldrh	r3, [r7, #14]
 8002004:	1ad3      	subs	r3, r2, r3
 8002006:	83fb      	strh	r3, [r7, #30]
      break;
 8002008:	e002      	b.n	8002010 <BSP_LCD_DisplayStringAt+0xd8>
    }
  default:
    {
      refcolumn = Xpos;
 800200a:	89fb      	ldrh	r3, [r7, #14]
 800200c:	83fb      	strh	r3, [r7, #30]
      break;
 800200e:	bf00      	nop
    }
  }

  /* Check that the Start column is located in the screen */
  if ((refcolumn < 1) || (refcolumn >= 0x8000))
 8002010:	8bfb      	ldrh	r3, [r7, #30]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d003      	beq.n	800201e <BSP_LCD_DisplayStringAt+0xe6>
 8002016:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800201a:	2b00      	cmp	r3, #0
 800201c:	da1d      	bge.n	800205a <BSP_LCD_DisplayStringAt+0x122>
  {
    refcolumn = 1;
 800201e:	2301      	movs	r3, #1
 8002020:	83fb      	strh	r3, [r7, #30]
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8002022:	e01a      	b.n	800205a <BSP_LCD_DisplayStringAt+0x122>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Ypos, *Text);
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	781a      	ldrb	r2, [r3, #0]
 8002028:	89b9      	ldrh	r1, [r7, #12]
 800202a:	8bfb      	ldrh	r3, [r7, #30]
 800202c:	4618      	mov	r0, r3
 800202e:	f7ff ff3f 	bl	8001eb0 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 8002032:	4b23      	ldr	r3, [pc, #140]	; (80020c0 <BSP_LCD_DisplayStringAt+0x188>)
 8002034:	681a      	ldr	r2, [r3, #0]
 8002036:	4923      	ldr	r1, [pc, #140]	; (80020c4 <BSP_LCD_DisplayStringAt+0x18c>)
 8002038:	4613      	mov	r3, r2
 800203a:	005b      	lsls	r3, r3, #1
 800203c:	4413      	add	r3, r2
 800203e:	009b      	lsls	r3, r3, #2
 8002040:	440b      	add	r3, r1
 8002042:	3308      	adds	r3, #8
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	889a      	ldrh	r2, [r3, #4]
 8002048:	8bfb      	ldrh	r3, [r7, #30]
 800204a:	4413      	add	r3, r2
 800204c:	83fb      	strh	r3, [r7, #30]

    /* Point on the next character */
    Text++;
 800204e:	68bb      	ldr	r3, [r7, #8]
 8002050:	3301      	adds	r3, #1
 8002052:	60bb      	str	r3, [r7, #8]
    i++;
 8002054:	8bbb      	ldrh	r3, [r7, #28]
 8002056:	3301      	adds	r3, #1
 8002058:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 800205a:	68bb      	ldr	r3, [r7, #8]
 800205c:	781b      	ldrb	r3, [r3, #0]
 800205e:	2b00      	cmp	r3, #0
 8002060:	bf14      	ite	ne
 8002062:	2301      	movne	r3, #1
 8002064:	2300      	moveq	r3, #0
 8002066:	b2dc      	uxtb	r4, r3
 8002068:	f7ff fdbc 	bl	8001be4 <BSP_LCD_GetXSize>
 800206c:	8bb9      	ldrh	r1, [r7, #28]
 800206e:	4b14      	ldr	r3, [pc, #80]	; (80020c0 <BSP_LCD_DisplayStringAt+0x188>)
 8002070:	681a      	ldr	r2, [r3, #0]
 8002072:	4d14      	ldr	r5, [pc, #80]	; (80020c4 <BSP_LCD_DisplayStringAt+0x18c>)
 8002074:	4613      	mov	r3, r2
 8002076:	005b      	lsls	r3, r3, #1
 8002078:	4413      	add	r3, r2
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	442b      	add	r3, r5
 800207e:	3308      	adds	r3, #8
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	889b      	ldrh	r3, [r3, #4]
 8002084:	fb03 f301 	mul.w	r3, r3, r1
 8002088:	1ac3      	subs	r3, r0, r3
 800208a:	b299      	uxth	r1, r3
 800208c:	4b0c      	ldr	r3, [pc, #48]	; (80020c0 <BSP_LCD_DisplayStringAt+0x188>)
 800208e:	681a      	ldr	r2, [r3, #0]
 8002090:	480c      	ldr	r0, [pc, #48]	; (80020c4 <BSP_LCD_DisplayStringAt+0x18c>)
 8002092:	4613      	mov	r3, r2
 8002094:	005b      	lsls	r3, r3, #1
 8002096:	4413      	add	r3, r2
 8002098:	009b      	lsls	r3, r3, #2
 800209a:	4403      	add	r3, r0
 800209c:	3308      	adds	r3, #8
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	889b      	ldrh	r3, [r3, #4]
 80020a2:	4299      	cmp	r1, r3
 80020a4:	bf2c      	ite	cs
 80020a6:	2301      	movcs	r3, #1
 80020a8:	2300      	movcc	r3, #0
 80020aa:	b2db      	uxtb	r3, r3
 80020ac:	4023      	ands	r3, r4
 80020ae:	b2db      	uxtb	r3, r3
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d1b7      	bne.n	8002024 <BSP_LCD_DisplayStringAt+0xec>
  }

}
 80020b4:	bf00      	nop
 80020b6:	bf00      	nop
 80020b8:	3720      	adds	r7, #32
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bdb0      	pop	{r4, r5, r7, pc}
 80020be:	bf00      	nop
 80020c0:	20000168 	.word	0x20000168
 80020c4:	2000016c 	.word	0x2000016c

080020c8 <BSP_LCD_DisplayStringAtLine>:
  * @brief  Displays a maximum of 60 characters on the LCD.
  * @param  Line: Line where to display the character shape
  * @param  ptr: Pointer to string to display on LCD
  */
void BSP_LCD_DisplayStringAtLine(uint16_t Line, uint8_t *ptr)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b082      	sub	sp, #8
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	4603      	mov	r3, r0
 80020d0:	6039      	str	r1, [r7, #0]
 80020d2:	80fb      	strh	r3, [r7, #6]
  BSP_LCD_DisplayStringAt(0, LINE(Line), ptr, LEFT_MODE);
 80020d4:	f7ff fe4a 	bl	8001d6c <BSP_LCD_GetFont>
 80020d8:	4603      	mov	r3, r0
 80020da:	88db      	ldrh	r3, [r3, #6]
 80020dc:	88fa      	ldrh	r2, [r7, #6]
 80020de:	fb12 f303 	smulbb	r3, r2, r3
 80020e2:	b299      	uxth	r1, r3
 80020e4:	2303      	movs	r3, #3
 80020e6:	683a      	ldr	r2, [r7, #0]
 80020e8:	2000      	movs	r0, #0
 80020ea:	f7ff ff25 	bl	8001f38 <BSP_LCD_DisplayStringAt>
}
 80020ee:	bf00      	nop
 80020f0:	3708      	adds	r7, #8
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
	...

080020f8 <BSP_LCD_FillRect>:
  * @param  Ypos: Y position
  * @param  Width: Rectangle width
  * @param  Height: Rectangle height
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 80020f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80020fc:	b086      	sub	sp, #24
 80020fe:	af02      	add	r7, sp, #8
 8002100:	4604      	mov	r4, r0
 8002102:	4608      	mov	r0, r1
 8002104:	4611      	mov	r1, r2
 8002106:	461a      	mov	r2, r3
 8002108:	4623      	mov	r3, r4
 800210a:	80fb      	strh	r3, [r7, #6]
 800210c:	4603      	mov	r3, r0
 800210e:	80bb      	strh	r3, [r7, #4]
 8002110:	460b      	mov	r3, r1
 8002112:	807b      	strh	r3, [r7, #2]
 8002114:	4613      	mov	r3, r2
 8002116:	803b      	strh	r3, [r7, #0]
  uint32_t  Xaddress = 0;
 8002118:	2300      	movs	r3, #0
 800211a:	60fb      	str	r3, [r7, #12]

  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 800211c:	4b20      	ldr	r3, [pc, #128]	; (80021a0 <BSP_LCD_FillRect+0xa8>)
 800211e:	681a      	ldr	r2, [r3, #0]
 8002120:	4920      	ldr	r1, [pc, #128]	; (80021a4 <BSP_LCD_FillRect+0xac>)
 8002122:	4613      	mov	r3, r2
 8002124:	005b      	lsls	r3, r3, #1
 8002126:	4413      	add	r3, r2
 8002128:	009b      	lsls	r3, r3, #2
 800212a:	440b      	add	r3, r1
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4618      	mov	r0, r3
 8002130:	f7ff fdd0 	bl	8001cd4 <BSP_LCD_SetTextColor>

  /* Get the rectangle start address */
  Xaddress = (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8002134:	4b1a      	ldr	r3, [pc, #104]	; (80021a0 <BSP_LCD_FillRect+0xa8>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a1b      	ldr	r2, [pc, #108]	; (80021a8 <BSP_LCD_FillRect+0xb0>)
 800213a:	2134      	movs	r1, #52	; 0x34
 800213c:	fb01 f303 	mul.w	r3, r1, r3
 8002140:	4413      	add	r3, r2
 8002142:	335c      	adds	r3, #92	; 0x5c
 8002144:	681c      	ldr	r4, [r3, #0]
 8002146:	f7ff fd4d 	bl	8001be4 <BSP_LCD_GetXSize>
 800214a:	4602      	mov	r2, r0
 800214c:	88bb      	ldrh	r3, [r7, #4]
 800214e:	fb03 f202 	mul.w	r2, r3, r2
 8002152:	88fb      	ldrh	r3, [r7, #6]
 8002154:	4413      	add	r3, r2
 8002156:	009b      	lsls	r3, r3, #2
 8002158:	4423      	add	r3, r4
 800215a:	60fb      	str	r3, [r7, #12]

  /* Fill the rectangle */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 800215c:	4b10      	ldr	r3, [pc, #64]	; (80021a0 <BSP_LCD_FillRect+0xa8>)
 800215e:	681c      	ldr	r4, [r3, #0]
 8002160:	68fd      	ldr	r5, [r7, #12]
 8002162:	887e      	ldrh	r6, [r7, #2]
 8002164:	f8b7 8000 	ldrh.w	r8, [r7]
 8002168:	f7ff fd3c 	bl	8001be4 <BSP_LCD_GetXSize>
 800216c:	4602      	mov	r2, r0
 800216e:	887b      	ldrh	r3, [r7, #2]
 8002170:	1ad1      	subs	r1, r2, r3
 8002172:	4b0b      	ldr	r3, [pc, #44]	; (80021a0 <BSP_LCD_FillRect+0xa8>)
 8002174:	681a      	ldr	r2, [r3, #0]
 8002176:	480b      	ldr	r0, [pc, #44]	; (80021a4 <BSP_LCD_FillRect+0xac>)
 8002178:	4613      	mov	r3, r2
 800217a:	005b      	lsls	r3, r3, #1
 800217c:	4413      	add	r3, r2
 800217e:	009b      	lsls	r3, r3, #2
 8002180:	4403      	add	r3, r0
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	9301      	str	r3, [sp, #4]
 8002186:	9100      	str	r1, [sp, #0]
 8002188:	4643      	mov	r3, r8
 800218a:	4632      	mov	r2, r6
 800218c:	4629      	mov	r1, r5
 800218e:	4620      	mov	r0, r4
 8002190:	f000 f986 	bl	80024a0 <LL_FillBuffer>
}
 8002194:	bf00      	nop
 8002196:	3710      	adds	r7, #16
 8002198:	46bd      	mov	sp, r7
 800219a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800219e:	bf00      	nop
 80021a0:	20000168 	.word	0x20000168
 80021a4:	2000016c 	.word	0x2000016c
 80021a8:	20004c0c 	.word	0x20004c0c

080021ac <DSI_IO_WriteCmd>:
  *                 If inferior to 2, a long write command is performed else short.
  * @param  pParams: Pointer to parameter values table.
  * @retval HAL status
  */
void DSI_IO_WriteCmd(uint32_t NbrParams, uint8_t *pParams)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b084      	sub	sp, #16
 80021b0:	af02      	add	r7, sp, #8
 80021b2:	6078      	str	r0, [r7, #4]
 80021b4:	6039      	str	r1, [r7, #0]
  if(NbrParams <= 1)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2b01      	cmp	r3, #1
 80021ba:	d80d      	bhi.n	80021d8 <DSI_IO_WriteCmd+0x2c>
  {
   HAL_DSI_ShortWrite(&hdsi_discovery, LCD_OTM8009A_ID, DSI_DCS_SHORT_PKT_WRITE_P1, pParams[0], pParams[1]); 
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	781b      	ldrb	r3, [r3, #0]
 80021c0:	461a      	mov	r2, r3
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	3301      	adds	r3, #1
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	9300      	str	r3, [sp, #0]
 80021ca:	4613      	mov	r3, r2
 80021cc:	2215      	movs	r2, #21
 80021ce:	2100      	movs	r1, #0
 80021d0:	480a      	ldr	r0, [pc, #40]	; (80021fc <DSI_IO_WriteCmd+0x50>)
 80021d2:	f001 fe37 	bl	8003e44 <HAL_DSI_ShortWrite>
  }
  else
  {
   HAL_DSI_LongWrite(&hdsi_discovery,  LCD_OTM8009A_ID, DSI_DCS_LONG_PKT_WRITE, NbrParams, pParams[NbrParams], pParams); 
  } 
}
 80021d6:	e00d      	b.n	80021f4 <DSI_IO_WriteCmd+0x48>
   HAL_DSI_LongWrite(&hdsi_discovery,  LCD_OTM8009A_ID, DSI_DCS_LONG_PKT_WRITE, NbrParams, pParams[NbrParams], pParams); 
 80021d8:	683a      	ldr	r2, [r7, #0]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	4413      	add	r3, r2
 80021de:	781b      	ldrb	r3, [r3, #0]
 80021e0:	461a      	mov	r2, r3
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	9301      	str	r3, [sp, #4]
 80021e6:	9200      	str	r2, [sp, #0]
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2239      	movs	r2, #57	; 0x39
 80021ec:	2100      	movs	r1, #0
 80021ee:	4803      	ldr	r0, [pc, #12]	; (80021fc <DSI_IO_WriteCmd+0x50>)
 80021f0:	f001 fe4a 	bl	8003e88 <HAL_DSI_LongWrite>
}
 80021f4:	bf00      	nop
 80021f6:	3708      	adds	r7, #8
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}
 80021fc:	20004cb4 	.word	0x20004cb4

08002200 <LCD_IO_GetID>:
  * @brief  Returns the ID of connected screen by checking the HDMI
  *        (adv7533 component) ID or LCD DSI (via TS ID) ID.
  * @retval LCD ID
  */
static uint16_t LCD_IO_GetID(void)
{ 
 8002200:	b480      	push	{r7}
 8002202:	af00      	add	r7, sp, #0
  else
  {
    return 0;
  }
#else 
  return LCD_DSI_ID; 
 8002204:	2311      	movs	r3, #17
#endif /* USE_LCD_HDMI */
}
 8002206:	4618      	mov	r0, r3
 8002208:	46bd      	mov	sp, r7
 800220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220e:	4770      	bx	lr

08002210 <BSP_LCD_MspInit>:
/**
  * @brief  Initialize the BSP LCD Msp.
  * Application can surcharge if needed this function implementation
  */
__weak void BSP_LCD_MspInit(void)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b084      	sub	sp, #16
 8002214:	af00      	add	r7, sp, #0
  /** @brief Enable the LTDC clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8002216:	4b32      	ldr	r3, [pc, #200]	; (80022e0 <BSP_LCD_MspInit+0xd0>)
 8002218:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800221a:	4a31      	ldr	r2, [pc, #196]	; (80022e0 <BSP_LCD_MspInit+0xd0>)
 800221c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002220:	6453      	str	r3, [r2, #68]	; 0x44
 8002222:	4b2f      	ldr	r3, [pc, #188]	; (80022e0 <BSP_LCD_MspInit+0xd0>)
 8002224:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002226:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800222a:	60fb      	str	r3, [r7, #12]
 800222c:	68fb      	ldr	r3, [r7, #12]

  /** @brief Toggle Sw reset of LTDC IP */
  __HAL_RCC_LTDC_FORCE_RESET();
 800222e:	4b2c      	ldr	r3, [pc, #176]	; (80022e0 <BSP_LCD_MspInit+0xd0>)
 8002230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002232:	4a2b      	ldr	r2, [pc, #172]	; (80022e0 <BSP_LCD_MspInit+0xd0>)
 8002234:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002238:	6253      	str	r3, [r2, #36]	; 0x24
  __HAL_RCC_LTDC_RELEASE_RESET();
 800223a:	4b29      	ldr	r3, [pc, #164]	; (80022e0 <BSP_LCD_MspInit+0xd0>)
 800223c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800223e:	4a28      	ldr	r2, [pc, #160]	; (80022e0 <BSP_LCD_MspInit+0xd0>)
 8002240:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002244:	6253      	str	r3, [r2, #36]	; 0x24

  /** @brief Enable the DMA2D clock */
  __HAL_RCC_DMA2D_CLK_ENABLE();
 8002246:	4b26      	ldr	r3, [pc, #152]	; (80022e0 <BSP_LCD_MspInit+0xd0>)
 8002248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800224a:	4a25      	ldr	r2, [pc, #148]	; (80022e0 <BSP_LCD_MspInit+0xd0>)
 800224c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002250:	6313      	str	r3, [r2, #48]	; 0x30
 8002252:	4b23      	ldr	r3, [pc, #140]	; (80022e0 <BSP_LCD_MspInit+0xd0>)
 8002254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002256:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800225a:	60bb      	str	r3, [r7, #8]
 800225c:	68bb      	ldr	r3, [r7, #8]

  /** @brief Toggle Sw reset of DMA2D IP */
  __HAL_RCC_DMA2D_FORCE_RESET();
 800225e:	4b20      	ldr	r3, [pc, #128]	; (80022e0 <BSP_LCD_MspInit+0xd0>)
 8002260:	691b      	ldr	r3, [r3, #16]
 8002262:	4a1f      	ldr	r2, [pc, #124]	; (80022e0 <BSP_LCD_MspInit+0xd0>)
 8002264:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002268:	6113      	str	r3, [r2, #16]
  __HAL_RCC_DMA2D_RELEASE_RESET();
 800226a:	4b1d      	ldr	r3, [pc, #116]	; (80022e0 <BSP_LCD_MspInit+0xd0>)
 800226c:	691b      	ldr	r3, [r3, #16]
 800226e:	4a1c      	ldr	r2, [pc, #112]	; (80022e0 <BSP_LCD_MspInit+0xd0>)
 8002270:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002274:	6113      	str	r3, [r2, #16]

  /** @brief Enable DSI Host and wrapper clocks */
  __HAL_RCC_DSI_CLK_ENABLE();
 8002276:	4b1a      	ldr	r3, [pc, #104]	; (80022e0 <BSP_LCD_MspInit+0xd0>)
 8002278:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800227a:	4a19      	ldr	r2, [pc, #100]	; (80022e0 <BSP_LCD_MspInit+0xd0>)
 800227c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002280:	6453      	str	r3, [r2, #68]	; 0x44
 8002282:	4b17      	ldr	r3, [pc, #92]	; (80022e0 <BSP_LCD_MspInit+0xd0>)
 8002284:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002286:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800228a:	607b      	str	r3, [r7, #4]
 800228c:	687b      	ldr	r3, [r7, #4]

  /** @brief Soft Reset the DSI Host and wrapper */
  __HAL_RCC_DSI_FORCE_RESET();
 800228e:	4b14      	ldr	r3, [pc, #80]	; (80022e0 <BSP_LCD_MspInit+0xd0>)
 8002290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002292:	4a13      	ldr	r2, [pc, #76]	; (80022e0 <BSP_LCD_MspInit+0xd0>)
 8002294:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002298:	6253      	str	r3, [r2, #36]	; 0x24
  __HAL_RCC_DSI_RELEASE_RESET();
 800229a:	4b11      	ldr	r3, [pc, #68]	; (80022e0 <BSP_LCD_MspInit+0xd0>)
 800229c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800229e:	4a10      	ldr	r2, [pc, #64]	; (80022e0 <BSP_LCD_MspInit+0xd0>)
 80022a0:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 80022a4:	6253      	str	r3, [r2, #36]	; 0x24

  /** @brief NVIC configuration for LTDC interrupt that is now enabled */
  HAL_NVIC_SetPriority(LTDC_IRQn, 3, 0);
 80022a6:	2200      	movs	r2, #0
 80022a8:	2103      	movs	r1, #3
 80022aa:	2058      	movs	r0, #88	; 0x58
 80022ac:	f000 fcfd 	bl	8002caa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(LTDC_IRQn);
 80022b0:	2058      	movs	r0, #88	; 0x58
 80022b2:	f000 fd16 	bl	8002ce2 <HAL_NVIC_EnableIRQ>

  /** @brief NVIC configuration for DMA2D interrupt that is now enabled */
  HAL_NVIC_SetPriority(DMA2D_IRQn, 3, 0);
 80022b6:	2200      	movs	r2, #0
 80022b8:	2103      	movs	r1, #3
 80022ba:	205a      	movs	r0, #90	; 0x5a
 80022bc:	f000 fcf5 	bl	8002caa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 80022c0:	205a      	movs	r0, #90	; 0x5a
 80022c2:	f000 fd0e 	bl	8002ce2 <HAL_NVIC_EnableIRQ>

  /** @brief NVIC configuration for DSI interrupt that is now enabled */
  HAL_NVIC_SetPriority(DSI_IRQn, 3, 0);
 80022c6:	2200      	movs	r2, #0
 80022c8:	2103      	movs	r1, #3
 80022ca:	2062      	movs	r0, #98	; 0x62
 80022cc:	f000 fced 	bl	8002caa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DSI_IRQn);
 80022d0:	2062      	movs	r0, #98	; 0x62
 80022d2:	f000 fd06 	bl	8002ce2 <HAL_NVIC_EnableIRQ>
}
 80022d6:	bf00      	nop
 80022d8:	3710      	adds	r7, #16
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	40023800 	.word	0x40023800

080022e4 <BSP_LCD_DrawPixel>:
  * @param  Xpos: X position
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 80022e4:	b5b0      	push	{r4, r5, r7, lr}
 80022e6:	b082      	sub	sp, #8
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	4603      	mov	r3, r0
 80022ec:	603a      	str	r2, [r7, #0]
 80022ee:	80fb      	strh	r3, [r7, #6]
 80022f0:	460b      	mov	r3, r1
 80022f2:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80022f4:	4b0c      	ldr	r3, [pc, #48]	; (8002328 <BSP_LCD_DrawPixel+0x44>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a0c      	ldr	r2, [pc, #48]	; (800232c <BSP_LCD_DrawPixel+0x48>)
 80022fa:	2134      	movs	r1, #52	; 0x34
 80022fc:	fb01 f303 	mul.w	r3, r1, r3
 8002300:	4413      	add	r3, r2
 8002302:	335c      	adds	r3, #92	; 0x5c
 8002304:	681c      	ldr	r4, [r3, #0]
 8002306:	88bd      	ldrh	r5, [r7, #4]
 8002308:	f7ff fc6c 	bl	8001be4 <BSP_LCD_GetXSize>
 800230c:	4603      	mov	r3, r0
 800230e:	fb03 f205 	mul.w	r2, r3, r5
 8002312:	88fb      	ldrh	r3, [r7, #6]
 8002314:	4413      	add	r3, r2
 8002316:	009b      	lsls	r3, r3, #2
 8002318:	4423      	add	r3, r4
 800231a:	461a      	mov	r2, r3
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	6013      	str	r3, [r2, #0]
}
 8002320:	bf00      	nop
 8002322:	3708      	adds	r7, #8
 8002324:	46bd      	mov	sp, r7
 8002326:	bdb0      	pop	{r4, r5, r7, pc}
 8002328:	20000168 	.word	0x20000168
 800232c:	20004c0c 	.word	0x20004c0c

08002330 <DrawChar>:
  * @param  Xpos: Line where to display the character shape
  * @param  Ypos: Start column address
  * @param  c: Pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b088      	sub	sp, #32
 8002334:	af00      	add	r7, sp, #0
 8002336:	4603      	mov	r3, r0
 8002338:	603a      	str	r2, [r7, #0]
 800233a:	80fb      	strh	r3, [r7, #6]
 800233c:	460b      	mov	r3, r1
 800233e:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8002340:	2300      	movs	r3, #0
 8002342:	61fb      	str	r3, [r7, #28]
 8002344:	2300      	movs	r3, #0
 8002346:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t  offset;
  uint8_t  *pchar;
  uint32_t line;

  height = DrawProp[ActiveLayer].pFont->Height;
 8002348:	4b53      	ldr	r3, [pc, #332]	; (8002498 <DrawChar+0x168>)
 800234a:	681a      	ldr	r2, [r3, #0]
 800234c:	4953      	ldr	r1, [pc, #332]	; (800249c <DrawChar+0x16c>)
 800234e:	4613      	mov	r3, r2
 8002350:	005b      	lsls	r3, r3, #1
 8002352:	4413      	add	r3, r2
 8002354:	009b      	lsls	r3, r3, #2
 8002356:	440b      	add	r3, r1
 8002358:	3308      	adds	r3, #8
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	88db      	ldrh	r3, [r3, #6]
 800235e:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8002360:	4b4d      	ldr	r3, [pc, #308]	; (8002498 <DrawChar+0x168>)
 8002362:	681a      	ldr	r2, [r3, #0]
 8002364:	494d      	ldr	r1, [pc, #308]	; (800249c <DrawChar+0x16c>)
 8002366:	4613      	mov	r3, r2
 8002368:	005b      	lsls	r3, r3, #1
 800236a:	4413      	add	r3, r2
 800236c:	009b      	lsls	r3, r3, #2
 800236e:	440b      	add	r3, r1
 8002370:	3308      	adds	r3, #8
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	889b      	ldrh	r3, [r3, #4]
 8002376:	823b      	strh	r3, [r7, #16]

  offset =  8 *((width + 7)/8) -  width ;
 8002378:	8a3b      	ldrh	r3, [r7, #16]
 800237a:	3307      	adds	r3, #7
 800237c:	2b00      	cmp	r3, #0
 800237e:	da00      	bge.n	8002382 <DrawChar+0x52>
 8002380:	3307      	adds	r3, #7
 8002382:	10db      	asrs	r3, r3, #3
 8002384:	b2db      	uxtb	r3, r3
 8002386:	00db      	lsls	r3, r3, #3
 8002388:	b2da      	uxtb	r2, r3
 800238a:	8a3b      	ldrh	r3, [r7, #16]
 800238c:	b2db      	uxtb	r3, r3
 800238e:	1ad3      	subs	r3, r2, r3
 8002390:	73fb      	strb	r3, [r7, #15]

  for(i = 0; i < height; i++)
 8002392:	2300      	movs	r3, #0
 8002394:	61fb      	str	r3, [r7, #28]
 8002396:	e076      	b.n	8002486 <DrawChar+0x156>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8002398:	8a3b      	ldrh	r3, [r7, #16]
 800239a:	3307      	adds	r3, #7
 800239c:	2b00      	cmp	r3, #0
 800239e:	da00      	bge.n	80023a2 <DrawChar+0x72>
 80023a0:	3307      	adds	r3, #7
 80023a2:	10db      	asrs	r3, r3, #3
 80023a4:	461a      	mov	r2, r3
 80023a6:	69fb      	ldr	r3, [r7, #28]
 80023a8:	fb03 f302 	mul.w	r3, r3, r2
 80023ac:	683a      	ldr	r2, [r7, #0]
 80023ae:	4413      	add	r3, r2
 80023b0:	60bb      	str	r3, [r7, #8]

    switch(((width + 7)/8))
 80023b2:	8a3b      	ldrh	r3, [r7, #16]
 80023b4:	3307      	adds	r3, #7
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	da00      	bge.n	80023bc <DrawChar+0x8c>
 80023ba:	3307      	adds	r3, #7
 80023bc:	10db      	asrs	r3, r3, #3
 80023be:	2b01      	cmp	r3, #1
 80023c0:	d002      	beq.n	80023c8 <DrawChar+0x98>
 80023c2:	2b02      	cmp	r3, #2
 80023c4:	d004      	beq.n	80023d0 <DrawChar+0xa0>
 80023c6:	e00c      	b.n	80023e2 <DrawChar+0xb2>
    {

    case 1:
      line =  pchar[0];
 80023c8:	68bb      	ldr	r3, [r7, #8]
 80023ca:	781b      	ldrb	r3, [r3, #0]
 80023cc:	617b      	str	r3, [r7, #20]
      break;
 80023ce:	e016      	b.n	80023fe <DrawChar+0xce>

    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 80023d0:	68bb      	ldr	r3, [r7, #8]
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	021b      	lsls	r3, r3, #8
 80023d6:	68ba      	ldr	r2, [r7, #8]
 80023d8:	3201      	adds	r2, #1
 80023da:	7812      	ldrb	r2, [r2, #0]
 80023dc:	4313      	orrs	r3, r2
 80023de:	617b      	str	r3, [r7, #20]
      break;
 80023e0:	e00d      	b.n	80023fe <DrawChar+0xce>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];
 80023e2:	68bb      	ldr	r3, [r7, #8]
 80023e4:	781b      	ldrb	r3, [r3, #0]
 80023e6:	041a      	lsls	r2, r3, #16
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	3301      	adds	r3, #1
 80023ec:	781b      	ldrb	r3, [r3, #0]
 80023ee:	021b      	lsls	r3, r3, #8
 80023f0:	4313      	orrs	r3, r2
 80023f2:	68ba      	ldr	r2, [r7, #8]
 80023f4:	3202      	adds	r2, #2
 80023f6:	7812      	ldrb	r2, [r2, #0]
 80023f8:	4313      	orrs	r3, r2
 80023fa:	617b      	str	r3, [r7, #20]
      break;
 80023fc:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 80023fe:	2300      	movs	r3, #0
 8002400:	61bb      	str	r3, [r7, #24]
 8002402:	e036      	b.n	8002472 <DrawChar+0x142>
    {
      if(line & (1 << (width- j + offset- 1)))
 8002404:	8a3a      	ldrh	r2, [r7, #16]
 8002406:	69bb      	ldr	r3, [r7, #24]
 8002408:	1ad2      	subs	r2, r2, r3
 800240a:	7bfb      	ldrb	r3, [r7, #15]
 800240c:	4413      	add	r3, r2
 800240e:	3b01      	subs	r3, #1
 8002410:	2201      	movs	r2, #1
 8002412:	fa02 f303 	lsl.w	r3, r2, r3
 8002416:	461a      	mov	r2, r3
 8002418:	697b      	ldr	r3, [r7, #20]
 800241a:	4013      	ands	r3, r2
 800241c:	2b00      	cmp	r3, #0
 800241e:	d012      	beq.n	8002446 <DrawChar+0x116>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8002420:	69bb      	ldr	r3, [r7, #24]
 8002422:	b29a      	uxth	r2, r3
 8002424:	88fb      	ldrh	r3, [r7, #6]
 8002426:	4413      	add	r3, r2
 8002428:	b298      	uxth	r0, r3
 800242a:	4b1b      	ldr	r3, [pc, #108]	; (8002498 <DrawChar+0x168>)
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	491b      	ldr	r1, [pc, #108]	; (800249c <DrawChar+0x16c>)
 8002430:	4613      	mov	r3, r2
 8002432:	005b      	lsls	r3, r3, #1
 8002434:	4413      	add	r3, r2
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	440b      	add	r3, r1
 800243a:	681a      	ldr	r2, [r3, #0]
 800243c:	88bb      	ldrh	r3, [r7, #4]
 800243e:	4619      	mov	r1, r3
 8002440:	f7ff ff50 	bl	80022e4 <BSP_LCD_DrawPixel>
 8002444:	e012      	b.n	800246c <DrawChar+0x13c>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8002446:	69bb      	ldr	r3, [r7, #24]
 8002448:	b29a      	uxth	r2, r3
 800244a:	88fb      	ldrh	r3, [r7, #6]
 800244c:	4413      	add	r3, r2
 800244e:	b298      	uxth	r0, r3
 8002450:	4b11      	ldr	r3, [pc, #68]	; (8002498 <DrawChar+0x168>)
 8002452:	681a      	ldr	r2, [r3, #0]
 8002454:	4911      	ldr	r1, [pc, #68]	; (800249c <DrawChar+0x16c>)
 8002456:	4613      	mov	r3, r2
 8002458:	005b      	lsls	r3, r3, #1
 800245a:	4413      	add	r3, r2
 800245c:	009b      	lsls	r3, r3, #2
 800245e:	440b      	add	r3, r1
 8002460:	3304      	adds	r3, #4
 8002462:	681a      	ldr	r2, [r3, #0]
 8002464:	88bb      	ldrh	r3, [r7, #4]
 8002466:	4619      	mov	r1, r3
 8002468:	f7ff ff3c 	bl	80022e4 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 800246c:	69bb      	ldr	r3, [r7, #24]
 800246e:	3301      	adds	r3, #1
 8002470:	61bb      	str	r3, [r7, #24]
 8002472:	8a3b      	ldrh	r3, [r7, #16]
 8002474:	69ba      	ldr	r2, [r7, #24]
 8002476:	429a      	cmp	r2, r3
 8002478:	d3c4      	bcc.n	8002404 <DrawChar+0xd4>
      }
    }
    Ypos++;
 800247a:	88bb      	ldrh	r3, [r7, #4]
 800247c:	3301      	adds	r3, #1
 800247e:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 8002480:	69fb      	ldr	r3, [r7, #28]
 8002482:	3301      	adds	r3, #1
 8002484:	61fb      	str	r3, [r7, #28]
 8002486:	8a7b      	ldrh	r3, [r7, #18]
 8002488:	69fa      	ldr	r2, [r7, #28]
 800248a:	429a      	cmp	r2, r3
 800248c:	d384      	bcc.n	8002398 <DrawChar+0x68>
  }
}
 800248e:	bf00      	nop
 8002490:	bf00      	nop
 8002492:	3720      	adds	r7, #32
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}
 8002498:	20000168 	.word	0x20000168
 800249c:	2000016c 	.word	0x2000016c

080024a0 <LL_FillBuffer>:
  * @param  ySize: Buffer height
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b086      	sub	sp, #24
 80024a4:	af02      	add	r7, sp, #8
 80024a6:	60f8      	str	r0, [r7, #12]
 80024a8:	60b9      	str	r1, [r7, #8]
 80024aa:	607a      	str	r2, [r7, #4]
 80024ac:	603b      	str	r3, [r7, #0]
  /* Register to memory mode with ARGB8888 as color Mode */
  hdma2d_discovery.Init.Mode         = DMA2D_R2M;
 80024ae:	4b16      	ldr	r3, [pc, #88]	; (8002508 <LL_FillBuffer+0x68>)
 80024b0:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80024b4:	605a      	str	r2, [r3, #4]
  hdma2d_discovery.Init.ColorMode    = DMA2D_OUTPUT_ARGB8888;
 80024b6:	4b14      	ldr	r3, [pc, #80]	; (8002508 <LL_FillBuffer+0x68>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	609a      	str	r2, [r3, #8]
  hdma2d_discovery.Init.OutputOffset = OffLine;
 80024bc:	4a12      	ldr	r2, [pc, #72]	; (8002508 <LL_FillBuffer+0x68>)
 80024be:	69bb      	ldr	r3, [r7, #24]
 80024c0:	60d3      	str	r3, [r2, #12]

  hdma2d_discovery.Instance = DMA2D;
 80024c2:	4b11      	ldr	r3, [pc, #68]	; (8002508 <LL_FillBuffer+0x68>)
 80024c4:	4a11      	ldr	r2, [pc, #68]	; (800250c <LL_FillBuffer+0x6c>)
 80024c6:	601a      	str	r2, [r3, #0]

  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hdma2d_discovery) == HAL_OK)
 80024c8:	480f      	ldr	r0, [pc, #60]	; (8002508 <LL_FillBuffer+0x68>)
 80024ca:	f000 fde3 	bl	8003094 <HAL_DMA2D_Init>
 80024ce:	4603      	mov	r3, r0
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d115      	bne.n	8002500 <LL_FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&hdma2d_discovery, LayerIndex) == HAL_OK)
 80024d4:	68f9      	ldr	r1, [r7, #12]
 80024d6:	480c      	ldr	r0, [pc, #48]	; (8002508 <LL_FillBuffer+0x68>)
 80024d8:	f000 ff54 	bl	8003384 <HAL_DMA2D_ConfigLayer>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d10e      	bne.n	8002500 <LL_FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&hdma2d_discovery, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 80024e2:	68ba      	ldr	r2, [r7, #8]
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	9300      	str	r3, [sp, #0]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	69f9      	ldr	r1, [r7, #28]
 80024ec:	4806      	ldr	r0, [pc, #24]	; (8002508 <LL_FillBuffer+0x68>)
 80024ee:	f000 fe35 	bl	800315c <HAL_DMA2D_Start>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d103      	bne.n	8002500 <LL_FillBuffer+0x60>
      {
        /* Polling For DMA transfer */
        HAL_DMA2D_PollForTransfer(&hdma2d_discovery, 10);
 80024f8:	210a      	movs	r1, #10
 80024fa:	4803      	ldr	r0, [pc, #12]	; (8002508 <LL_FillBuffer+0x68>)
 80024fc:	f000 fe59 	bl	80031b2 <HAL_DMA2D_PollForTransfer>
      }
    }
  }
}
 8002500:	bf00      	nop
 8002502:	3710      	adds	r7, #16
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}
 8002508:	20004bb4 	.word	0x20004bb4
 800250c:	4002b000 	.word	0x4002b000

08002510 <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{ 
 8002510:	b580      	push	{r7, lr}
 8002512:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;
  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 8002514:	4b29      	ldr	r3, [pc, #164]	; (80025bc <BSP_SDRAM_Init+0xac>)
 8002516:	4a2a      	ldr	r2, [pc, #168]	; (80025c0 <BSP_SDRAM_Init+0xb0>)
 8002518:	601a      	str	r2, [r3, #0]
    
  /* Timing configuration for 100Mhz as SDRAM clock frequency (System clock is up to 200Mhz) */
  Timing.LoadToActiveDelay    = 2;
 800251a:	4b2a      	ldr	r3, [pc, #168]	; (80025c4 <BSP_SDRAM_Init+0xb4>)
 800251c:	2202      	movs	r2, #2
 800251e:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 8002520:	4b28      	ldr	r3, [pc, #160]	; (80025c4 <BSP_SDRAM_Init+0xb4>)
 8002522:	2207      	movs	r2, #7
 8002524:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 8002526:	4b27      	ldr	r3, [pc, #156]	; (80025c4 <BSP_SDRAM_Init+0xb4>)
 8002528:	2204      	movs	r2, #4
 800252a:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 800252c:	4b25      	ldr	r3, [pc, #148]	; (80025c4 <BSP_SDRAM_Init+0xb4>)
 800252e:	2207      	movs	r2, #7
 8002530:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 8002532:	4b24      	ldr	r3, [pc, #144]	; (80025c4 <BSP_SDRAM_Init+0xb4>)
 8002534:	2202      	movs	r2, #2
 8002536:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 8002538:	4b22      	ldr	r3, [pc, #136]	; (80025c4 <BSP_SDRAM_Init+0xb4>)
 800253a:	2202      	movs	r2, #2
 800253c:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 800253e:	4b21      	ldr	r3, [pc, #132]	; (80025c4 <BSP_SDRAM_Init+0xb4>)
 8002540:	2202      	movs	r2, #2
 8002542:	619a      	str	r2, [r3, #24]
  
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 8002544:	4b1d      	ldr	r3, [pc, #116]	; (80025bc <BSP_SDRAM_Init+0xac>)
 8002546:	2200      	movs	r2, #0
 8002548:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 800254a:	4b1c      	ldr	r3, [pc, #112]	; (80025bc <BSP_SDRAM_Init+0xac>)
 800254c:	2200      	movs	r2, #0
 800254e:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8002550:	4b1a      	ldr	r3, [pc, #104]	; (80025bc <BSP_SDRAM_Init+0xac>)
 8002552:	2204      	movs	r2, #4
 8002554:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8002556:	4b19      	ldr	r3, [pc, #100]	; (80025bc <BSP_SDRAM_Init+0xac>)
 8002558:	2220      	movs	r2, #32
 800255a:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 800255c:	4b17      	ldr	r3, [pc, #92]	; (80025bc <BSP_SDRAM_Init+0xac>)
 800255e:	2240      	movs	r2, #64	; 0x40
 8002560:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_3;
 8002562:	4b16      	ldr	r3, [pc, #88]	; (80025bc <BSP_SDRAM_Init+0xac>)
 8002564:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8002568:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800256a:	4b14      	ldr	r3, [pc, #80]	; (80025bc <BSP_SDRAM_Init+0xac>)
 800256c:	2200      	movs	r2, #0
 800256e:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8002570:	4b12      	ldr	r3, [pc, #72]	; (80025bc <BSP_SDRAM_Init+0xac>)
 8002572:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002576:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8002578:	4b10      	ldr	r3, [pc, #64]	; (80025bc <BSP_SDRAM_Init+0xac>)
 800257a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800257e:	625a      	str	r2, [r3, #36]	; 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 8002580:	4b0e      	ldr	r3, [pc, #56]	; (80025bc <BSP_SDRAM_Init+0xac>)
 8002582:	2200      	movs	r2, #0
 8002584:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* SDRAM controller initialization */

  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 8002586:	2100      	movs	r1, #0
 8002588:	480c      	ldr	r0, [pc, #48]	; (80025bc <BSP_SDRAM_Init+0xac>)
 800258a:	f000 f87f 	bl	800268c <BSP_SDRAM_MspInit>

  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 800258e:	490d      	ldr	r1, [pc, #52]	; (80025c4 <BSP_SDRAM_Init+0xb4>)
 8002590:	480a      	ldr	r0, [pc, #40]	; (80025bc <BSP_SDRAM_Init+0xac>)
 8002592:	f004 f893 	bl	80066bc <HAL_SDRAM_Init>
 8002596:	4603      	mov	r3, r0
 8002598:	2b00      	cmp	r3, #0
 800259a:	d003      	beq.n	80025a4 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 800259c:	4b0a      	ldr	r3, [pc, #40]	; (80025c8 <BSP_SDRAM_Init+0xb8>)
 800259e:	2201      	movs	r2, #1
 80025a0:	701a      	strb	r2, [r3, #0]
 80025a2:	e002      	b.n	80025aa <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 80025a4:	4b08      	ldr	r3, [pc, #32]	; (80025c8 <BSP_SDRAM_Init+0xb8>)
 80025a6:	2200      	movs	r2, #0
 80025a8:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 80025aa:	f240 6003 	movw	r0, #1539	; 0x603
 80025ae:	f000 f80d 	bl	80025cc <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 80025b2:	4b05      	ldr	r3, [pc, #20]	; (80025c8 <BSP_SDRAM_Init+0xb8>)
 80025b4:	781b      	ldrb	r3, [r3, #0]
}
 80025b6:	4618      	mov	r0, r3
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	20004cd0 	.word	0x20004cd0
 80025c0:	a0000140 	.word	0xa0000140
 80025c4:	20000214 	.word	0x20000214
 80025c8:	2000006c 	.word	0x2000006c

080025cc <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b084      	sub	sp, #16
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 80025d4:	2300      	movs	r3, #0
 80025d6:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 80025d8:	4b2a      	ldr	r3, [pc, #168]	; (8002684 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80025da:	2201      	movs	r2, #1
 80025dc:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80025de:	4b29      	ldr	r3, [pc, #164]	; (8002684 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80025e0:	2210      	movs	r2, #16
 80025e2:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 80025e4:	4b27      	ldr	r3, [pc, #156]	; (8002684 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80025e6:	2201      	movs	r2, #1
 80025e8:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80025ea:	4b26      	ldr	r3, [pc, #152]	; (8002684 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80025ec:	2200      	movs	r2, #0
 80025ee:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 80025f0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80025f4:	4923      	ldr	r1, [pc, #140]	; (8002684 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80025f6:	4824      	ldr	r0, [pc, #144]	; (8002688 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80025f8:	f004 f89e 	bl	8006738 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 80025fc:	2001      	movs	r0, #1
 80025fe:	f000 fa55 	bl	8002aac <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 8002602:	4b20      	ldr	r3, [pc, #128]	; (8002684 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002604:	2202      	movs	r2, #2
 8002606:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8002608:	4b1e      	ldr	r3, [pc, #120]	; (8002684 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800260a:	2210      	movs	r2, #16
 800260c:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 800260e:	4b1d      	ldr	r3, [pc, #116]	; (8002684 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002610:	2201      	movs	r2, #1
 8002612:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8002614:	4b1b      	ldr	r3, [pc, #108]	; (8002684 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002616:	2200      	movs	r2, #0
 8002618:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 800261a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800261e:	4919      	ldr	r1, [pc, #100]	; (8002684 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002620:	4819      	ldr	r0, [pc, #100]	; (8002688 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002622:	f004 f889 	bl	8006738 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8002626:	4b17      	ldr	r3, [pc, #92]	; (8002684 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002628:	2203      	movs	r2, #3
 800262a:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 800262c:	4b15      	ldr	r3, [pc, #84]	; (8002684 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800262e:	2210      	movs	r2, #16
 8002630:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 8002632:	4b14      	ldr	r3, [pc, #80]	; (8002684 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002634:	2208      	movs	r2, #8
 8002636:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8002638:	4b12      	ldr	r3, [pc, #72]	; (8002684 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800263a:	2200      	movs	r2, #0
 800263c:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 800263e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002642:	4910      	ldr	r1, [pc, #64]	; (8002684 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002644:	4810      	ldr	r0, [pc, #64]	; (8002688 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002646:	f004 f877 	bl	8006738 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 800264a:	f44f 730c 	mov.w	r3, #560	; 0x230
 800264e:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_3           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 8002650:	4b0c      	ldr	r3, [pc, #48]	; (8002684 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002652:	2204      	movs	r2, #4
 8002654:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8002656:	4b0b      	ldr	r3, [pc, #44]	; (8002684 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002658:	2210      	movs	r2, #16
 800265a:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 800265c:	4b09      	ldr	r3, [pc, #36]	; (8002684 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800265e:	2201      	movs	r2, #1
 8002660:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	4a07      	ldr	r2, [pc, #28]	; (8002684 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002666:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8002668:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800266c:	4905      	ldr	r1, [pc, #20]	; (8002684 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800266e:	4806      	ldr	r0, [pc, #24]	; (8002688 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002670:	f004 f862 	bl	8006738 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 8002674:	6879      	ldr	r1, [r7, #4]
 8002676:	4804      	ldr	r0, [pc, #16]	; (8002688 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002678:	f004 f893 	bl	80067a2 <HAL_SDRAM_ProgramRefreshRate>
}
 800267c:	bf00      	nop
 800267e:	3710      	adds	r7, #16
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}
 8002684:	20000230 	.word	0x20000230
 8002688:	20004cd0 	.word	0x20004cd0

0800268c <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params  
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 800268c:	b580      	push	{r7, lr}
 800268e:	b090      	sub	sp, #64	; 0x40
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
 8002694:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8002696:	4b71      	ldr	r3, [pc, #452]	; (800285c <BSP_SDRAM_MspInit+0x1d0>)
 8002698:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800269a:	4a70      	ldr	r2, [pc, #448]	; (800285c <BSP_SDRAM_MspInit+0x1d0>)
 800269c:	f043 0301 	orr.w	r3, r3, #1
 80026a0:	6393      	str	r3, [r2, #56]	; 0x38
 80026a2:	4b6e      	ldr	r3, [pc, #440]	; (800285c <BSP_SDRAM_MspInit+0x1d0>)
 80026a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026a6:	f003 0301 	and.w	r3, r3, #1
 80026aa:	62bb      	str	r3, [r7, #40]	; 0x28
 80026ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 80026ae:	4b6b      	ldr	r3, [pc, #428]	; (800285c <BSP_SDRAM_MspInit+0x1d0>)
 80026b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026b2:	4a6a      	ldr	r2, [pc, #424]	; (800285c <BSP_SDRAM_MspInit+0x1d0>)
 80026b4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80026b8:	6313      	str	r3, [r2, #48]	; 0x30
 80026ba:	4b68      	ldr	r3, [pc, #416]	; (800285c <BSP_SDRAM_MspInit+0x1d0>)
 80026bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80026c2:	627b      	str	r3, [r7, #36]	; 0x24
 80026c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80026c6:	4b65      	ldr	r3, [pc, #404]	; (800285c <BSP_SDRAM_MspInit+0x1d0>)
 80026c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ca:	4a64      	ldr	r2, [pc, #400]	; (800285c <BSP_SDRAM_MspInit+0x1d0>)
 80026cc:	f043 0308 	orr.w	r3, r3, #8
 80026d0:	6313      	str	r3, [r2, #48]	; 0x30
 80026d2:	4b62      	ldr	r3, [pc, #392]	; (800285c <BSP_SDRAM_MspInit+0x1d0>)
 80026d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d6:	f003 0308 	and.w	r3, r3, #8
 80026da:	623b      	str	r3, [r7, #32]
 80026dc:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80026de:	4b5f      	ldr	r3, [pc, #380]	; (800285c <BSP_SDRAM_MspInit+0x1d0>)
 80026e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e2:	4a5e      	ldr	r2, [pc, #376]	; (800285c <BSP_SDRAM_MspInit+0x1d0>)
 80026e4:	f043 0310 	orr.w	r3, r3, #16
 80026e8:	6313      	str	r3, [r2, #48]	; 0x30
 80026ea:	4b5c      	ldr	r3, [pc, #368]	; (800285c <BSP_SDRAM_MspInit+0x1d0>)
 80026ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ee:	f003 0310 	and.w	r3, r3, #16
 80026f2:	61fb      	str	r3, [r7, #28]
 80026f4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80026f6:	4b59      	ldr	r3, [pc, #356]	; (800285c <BSP_SDRAM_MspInit+0x1d0>)
 80026f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026fa:	4a58      	ldr	r2, [pc, #352]	; (800285c <BSP_SDRAM_MspInit+0x1d0>)
 80026fc:	f043 0320 	orr.w	r3, r3, #32
 8002700:	6313      	str	r3, [r2, #48]	; 0x30
 8002702:	4b56      	ldr	r3, [pc, #344]	; (800285c <BSP_SDRAM_MspInit+0x1d0>)
 8002704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002706:	f003 0320 	and.w	r3, r3, #32
 800270a:	61bb      	str	r3, [r7, #24]
 800270c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800270e:	4b53      	ldr	r3, [pc, #332]	; (800285c <BSP_SDRAM_MspInit+0x1d0>)
 8002710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002712:	4a52      	ldr	r2, [pc, #328]	; (800285c <BSP_SDRAM_MspInit+0x1d0>)
 8002714:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002718:	6313      	str	r3, [r2, #48]	; 0x30
 800271a:	4b50      	ldr	r3, [pc, #320]	; (800285c <BSP_SDRAM_MspInit+0x1d0>)
 800271c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800271e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002722:	617b      	str	r3, [r7, #20]
 8002724:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002726:	4b4d      	ldr	r3, [pc, #308]	; (800285c <BSP_SDRAM_MspInit+0x1d0>)
 8002728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800272a:	4a4c      	ldr	r2, [pc, #304]	; (800285c <BSP_SDRAM_MspInit+0x1d0>)
 800272c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002730:	6313      	str	r3, [r2, #48]	; 0x30
 8002732:	4b4a      	ldr	r3, [pc, #296]	; (800285c <BSP_SDRAM_MspInit+0x1d0>)
 8002734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002736:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800273a:	613b      	str	r3, [r7, #16]
 800273c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800273e:	4b47      	ldr	r3, [pc, #284]	; (800285c <BSP_SDRAM_MspInit+0x1d0>)
 8002740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002742:	4a46      	ldr	r2, [pc, #280]	; (800285c <BSP_SDRAM_MspInit+0x1d0>)
 8002744:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002748:	6313      	str	r3, [r2, #48]	; 0x30
 800274a:	4b44      	ldr	r3, [pc, #272]	; (800285c <BSP_SDRAM_MspInit+0x1d0>)
 800274c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800274e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002752:	60fb      	str	r3, [r7, #12]
 8002754:	68fb      	ldr	r3, [r7, #12]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002756:	2302      	movs	r3, #2
 8002758:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_PULLUP;
 800275a:	2301      	movs	r3, #1
 800275c:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_HIGH;
 800275e:	2303      	movs	r3, #3
 8002760:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 8002762:	230c      	movs	r3, #12
 8002764:	63fb      	str	r3, [r7, #60]	; 0x3c
  
  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8| GPIO_PIN_9 | GPIO_PIN_10 |\
 8002766:	f24c 7303 	movw	r3, #50947	; 0xc703
 800276a:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_14 | GPIO_PIN_15;
 
   
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 800276c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002770:	4619      	mov	r1, r3
 8002772:	483b      	ldr	r0, [pc, #236]	; (8002860 <BSP_SDRAM_MspInit+0x1d4>)
 8002774:	f001 fc20 	bl	8003fb8 <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8002778:	f64f 7383 	movw	r3, #65411	; 0xff83
 800277c:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
      
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 800277e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002782:	4619      	mov	r1, r3
 8002784:	4837      	ldr	r0, [pc, #220]	; (8002864 <BSP_SDRAM_MspInit+0x1d8>)
 8002786:	f001 fc17 	bl	8003fb8 <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 800278a:	f64f 033f 	movw	r3, #63551	; 0xf83f
 800278e:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
    
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8002790:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002794:	4619      	mov	r1, r3
 8002796:	4834      	ldr	r0, [pc, #208]	; (8002868 <BSP_SDRAM_MspInit+0x1dc>)
 8002798:	f001 fc0e 	bl	8003fb8 <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4|\
 800279c:	f248 1337 	movw	r3, #33079	; 0x8137
 80027a0:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 80027a2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80027a6:	4619      	mov	r1, r3
 80027a8:	4830      	ldr	r0, [pc, #192]	; (800286c <BSP_SDRAM_MspInit+0x1e0>)
 80027aa:	f001 fc05 	bl	8003fb8 <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_9 |\
 80027ae:	f64f 732c 	movw	r3, #65324	; 0xff2c
 80027b2:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 80027b4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80027b8:	4619      	mov	r1, r3
 80027ba:	482d      	ldr	r0, [pc, #180]	; (8002870 <BSP_SDRAM_MspInit+0x1e4>)
 80027bc:	f001 fbfc 	bl	8003fb8 <HAL_GPIO_Init>
  
  /* GPIOI configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 |\
 80027c0:	f240 63ff 	movw	r3, #1791	; 0x6ff
 80027c4:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_9 | GPIO_PIN_10;
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);  
 80027c6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80027ca:	4619      	mov	r1, r3
 80027cc:	4829      	ldr	r0, [pc, #164]	; (8002874 <BSP_SDRAM_MspInit+0x1e8>)
 80027ce:	f001 fbf3 	bl	8003fb8 <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 80027d2:	4b29      	ldr	r3, [pc, #164]	; (8002878 <BSP_SDRAM_MspInit+0x1ec>)
 80027d4:	2200      	movs	r2, #0
 80027d6:	605a      	str	r2, [r3, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 80027d8:	4b27      	ldr	r3, [pc, #156]	; (8002878 <BSP_SDRAM_MspInit+0x1ec>)
 80027da:	2280      	movs	r2, #128	; 0x80
 80027dc:	609a      	str	r2, [r3, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 80027de:	4b26      	ldr	r3, [pc, #152]	; (8002878 <BSP_SDRAM_MspInit+0x1ec>)
 80027e0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80027e4:	60da      	str	r2, [r3, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 80027e6:	4b24      	ldr	r3, [pc, #144]	; (8002878 <BSP_SDRAM_MspInit+0x1ec>)
 80027e8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80027ec:	611a      	str	r2, [r3, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80027ee:	4b22      	ldr	r3, [pc, #136]	; (8002878 <BSP_SDRAM_MspInit+0x1ec>)
 80027f0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80027f4:	615a      	str	r2, [r3, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 80027f6:	4b20      	ldr	r3, [pc, #128]	; (8002878 <BSP_SDRAM_MspInit+0x1ec>)
 80027f8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80027fc:	619a      	str	r2, [r3, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 80027fe:	4b1e      	ldr	r3, [pc, #120]	; (8002878 <BSP_SDRAM_MspInit+0x1ec>)
 8002800:	2200      	movs	r2, #0
 8002802:	61da      	str	r2, [r3, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 8002804:	4b1c      	ldr	r3, [pc, #112]	; (8002878 <BSP_SDRAM_MspInit+0x1ec>)
 8002806:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800280a:	621a      	str	r2, [r3, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 800280c:	4b1a      	ldr	r3, [pc, #104]	; (8002878 <BSP_SDRAM_MspInit+0x1ec>)
 800280e:	2200      	movs	r2, #0
 8002810:	625a      	str	r2, [r3, #36]	; 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8002812:	4b19      	ldr	r3, [pc, #100]	; (8002878 <BSP_SDRAM_MspInit+0x1ec>)
 8002814:	2203      	movs	r2, #3
 8002816:	629a      	str	r2, [r3, #40]	; 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8002818:	4b17      	ldr	r3, [pc, #92]	; (8002878 <BSP_SDRAM_MspInit+0x1ec>)
 800281a:	2200      	movs	r2, #0
 800281c:	62da      	str	r2, [r3, #44]	; 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 800281e:	4b16      	ldr	r3, [pc, #88]	; (8002878 <BSP_SDRAM_MspInit+0x1ec>)
 8002820:	2200      	movs	r2, #0
 8002822:	631a      	str	r2, [r3, #48]	; 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 8002824:	4b14      	ldr	r3, [pc, #80]	; (8002878 <BSP_SDRAM_MspInit+0x1ec>)
 8002826:	4a15      	ldr	r2, [pc, #84]	; (800287c <BSP_SDRAM_MspInit+0x1f0>)
 8002828:	601a      	str	r2, [r3, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	4a12      	ldr	r2, [pc, #72]	; (8002878 <BSP_SDRAM_MspInit+0x1ec>)
 800282e:	631a      	str	r2, [r3, #48]	; 0x30
 8002830:	4a11      	ldr	r2, [pc, #68]	; (8002878 <BSP_SDRAM_MspInit+0x1ec>)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 8002836:	4810      	ldr	r0, [pc, #64]	; (8002878 <BSP_SDRAM_MspInit+0x1ec>)
 8002838:	f000 fb1c 	bl	8002e74 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 800283c:	480e      	ldr	r0, [pc, #56]	; (8002878 <BSP_SDRAM_MspInit+0x1ec>)
 800283e:	f000 fa6b 	bl	8002d18 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8002842:	2200      	movs	r2, #0
 8002844:	210f      	movs	r1, #15
 8002846:	2038      	movs	r0, #56	; 0x38
 8002848:	f000 fa2f 	bl	8002caa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 800284c:	2038      	movs	r0, #56	; 0x38
 800284e:	f000 fa48 	bl	8002ce2 <HAL_NVIC_EnableIRQ>
}
 8002852:	bf00      	nop
 8002854:	3740      	adds	r7, #64	; 0x40
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop
 800285c:	40023800 	.word	0x40023800
 8002860:	40020c00 	.word	0x40020c00
 8002864:	40021000 	.word	0x40021000
 8002868:	40021400 	.word	0x40021400
 800286c:	40021800 	.word	0x40021800
 8002870:	40021c00 	.word	0x40021c00
 8002874:	40022000 	.word	0x40022000
 8002878:	20000240 	.word	0x20000240
 800287c:	40026410 	.word	0x40026410

08002880 <BSP_TS_Init>:
  * @param  ts_SizeX : Maximum X size of the TS area on LCD
  * @param  ts_SizeY : Maximum Y size of the TS area on LCD
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t ts_SizeX, uint16_t ts_SizeY)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b084      	sub	sp, #16
 8002884:	af00      	add	r7, sp, #0
 8002886:	4603      	mov	r3, r0
 8002888:	460a      	mov	r2, r1
 800288a:	80fb      	strh	r3, [r7, #6]
 800288c:	4613      	mov	r3, r2
 800288e:	80bb      	strh	r3, [r7, #4]
  uint8_t ts_status = TS_OK;
 8002890:	2300      	movs	r3, #0
 8002892:	73fb      	strb	r3, [r7, #15]
  uint8_t ts_id1, ts_id2 = 0;
 8002894:	2300      	movs	r3, #0
 8002896:	73bb      	strb	r3, [r7, #14]
  /* Note : I2C_Address is un-initialized here, but is not used at all in init function */
  /* but the prototype of Init() is like that in template and should be respected       */

  /* Initialize the communication channel to sensor (I2C) if necessary */
  /* that is initialization is done only once after a power up         */
  ft6x06_ts_drv.Init(I2C_Address);
 8002898:	4b25      	ldr	r3, [pc, #148]	; (8002930 <BSP_TS_Init+0xb0>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a25      	ldr	r2, [pc, #148]	; (8002934 <BSP_TS_Init+0xb4>)
 800289e:	7812      	ldrb	r2, [r2, #0]
 80028a0:	b292      	uxth	r2, r2
 80028a2:	4610      	mov	r0, r2
 80028a4:	4798      	blx	r3

  ts_id1 = ft6x06_ts_drv.ReadID(TS_I2C_ADDRESS);
 80028a6:	4b22      	ldr	r3, [pc, #136]	; (8002930 <BSP_TS_Init+0xb0>)
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	2054      	movs	r0, #84	; 0x54
 80028ac:	4798      	blx	r3
 80028ae:	4603      	mov	r3, r0
 80028b0:	737b      	strb	r3, [r7, #13]
  if(ts_id1 != FT6206_ID_VALUE)
 80028b2:	7b7b      	ldrb	r3, [r7, #13]
 80028b4:	2b11      	cmp	r3, #17
 80028b6:	d009      	beq.n	80028cc <BSP_TS_Init+0x4c>
  {
    ts_id2 = ft6x06_ts_drv.ReadID(TS_I2C_ADDRESS_A02);
 80028b8:	4b1d      	ldr	r3, [pc, #116]	; (8002930 <BSP_TS_Init+0xb0>)
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	2070      	movs	r0, #112	; 0x70
 80028be:	4798      	blx	r3
 80028c0:	4603      	mov	r3, r0
 80028c2:	73bb      	strb	r3, [r7, #14]
    I2C_Address    = TS_I2C_ADDRESS_A02;    
 80028c4:	4b1b      	ldr	r3, [pc, #108]	; (8002934 <BSP_TS_Init+0xb4>)
 80028c6:	2270      	movs	r2, #112	; 0x70
 80028c8:	701a      	strb	r2, [r3, #0]
 80028ca:	e002      	b.n	80028d2 <BSP_TS_Init+0x52>
  }
  else
  {
    I2C_Address    = TS_I2C_ADDRESS;    
 80028cc:	4b19      	ldr	r3, [pc, #100]	; (8002934 <BSP_TS_Init+0xb4>)
 80028ce:	2254      	movs	r2, #84	; 0x54
 80028d0:	701a      	strb	r2, [r3, #0]
  }
  
  /* Scan FT6xx6 TouchScreen IC controller ID register by I2C Read       */
  /* Verify this is a FT6206 or FT6336G, otherwise this is an error case */
  if((ts_id1 == FT6206_ID_VALUE) || (ts_id2 == FT6206_ID_VALUE))
 80028d2:	7b7b      	ldrb	r3, [r7, #13]
 80028d4:	2b11      	cmp	r3, #17
 80028d6:	d002      	beq.n	80028de <BSP_TS_Init+0x5e>
 80028d8:	7bbb      	ldrb	r3, [r7, #14]
 80028da:	2b11      	cmp	r3, #17
 80028dc:	d121      	bne.n	8002922 <BSP_TS_Init+0xa2>
  {
    /* Found FT6206 : Initialize the TS driver structure */
    ts_driver = &ft6x06_ts_drv;
 80028de:	4b16      	ldr	r3, [pc, #88]	; (8002938 <BSP_TS_Init+0xb8>)
 80028e0:	4a13      	ldr	r2, [pc, #76]	; (8002930 <BSP_TS_Init+0xb0>)
 80028e2:	601a      	str	r2, [r3, #0]

    /* Get LCD chosen orientation */
    if(ts_SizeX < ts_SizeY)
 80028e4:	88fa      	ldrh	r2, [r7, #6]
 80028e6:	88bb      	ldrh	r3, [r7, #4]
 80028e8:	429a      	cmp	r2, r3
 80028ea:	d203      	bcs.n	80028f4 <BSP_TS_Init+0x74>
    {
      ts_orientation = TS_SWAP_NONE;                
 80028ec:	4b13      	ldr	r3, [pc, #76]	; (800293c <BSP_TS_Init+0xbc>)
 80028ee:	2201      	movs	r2, #1
 80028f0:	701a      	strb	r2, [r3, #0]
 80028f2:	e002      	b.n	80028fa <BSP_TS_Init+0x7a>
    }
    else
    {
      ts_orientation = TS_SWAP_XY | TS_SWAP_Y;                 
 80028f4:	4b11      	ldr	r3, [pc, #68]	; (800293c <BSP_TS_Init+0xbc>)
 80028f6:	220c      	movs	r2, #12
 80028f8:	701a      	strb	r2, [r3, #0]
    }

    if(ts_status == TS_OK)
 80028fa:	7bfb      	ldrb	r3, [r7, #15]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d112      	bne.n	8002926 <BSP_TS_Init+0xa6>
    {
      /* Software reset the TouchScreen */
      ts_driver->Reset(I2C_Address);
 8002900:	4b0d      	ldr	r3, [pc, #52]	; (8002938 <BSP_TS_Init+0xb8>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	689b      	ldr	r3, [r3, #8]
 8002906:	4a0b      	ldr	r2, [pc, #44]	; (8002934 <BSP_TS_Init+0xb4>)
 8002908:	7812      	ldrb	r2, [r2, #0]
 800290a:	b292      	uxth	r2, r2
 800290c:	4610      	mov	r0, r2
 800290e:	4798      	blx	r3

      /* Calibrate, Configure and Start the TouchScreen driver */
      ts_driver->Start(I2C_Address);
 8002910:	4b09      	ldr	r3, [pc, #36]	; (8002938 <BSP_TS_Init+0xb8>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	68db      	ldr	r3, [r3, #12]
 8002916:	4a07      	ldr	r2, [pc, #28]	; (8002934 <BSP_TS_Init+0xb4>)
 8002918:	7812      	ldrb	r2, [r2, #0]
 800291a:	b292      	uxth	r2, r2
 800291c:	4610      	mov	r0, r2
 800291e:	4798      	blx	r3
    if(ts_status == TS_OK)
 8002920:	e001      	b.n	8002926 <BSP_TS_Init+0xa6>

    } /* of if(ts_status == TS_OK) */
  }
  else
  {
    ts_status = TS_DEVICE_NOT_FOUND;
 8002922:	2303      	movs	r3, #3
 8002924:	73fb      	strb	r3, [r7, #15]
  }

  return (ts_status);
 8002926:	7bfb      	ldrb	r3, [r7, #15]
}
 8002928:	4618      	mov	r0, r3
 800292a:	3710      	adds	r7, #16
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}
 8002930:	2000002c 	.word	0x2000002c
 8002934:	200002a5 	.word	0x200002a5
 8002938:	200002a0 	.word	0x200002a0
 800293c:	200002a4 	.word	0x200002a4

08002940 <BSP_TS_ITConfig>:
/**
  * @brief  Configures and enables the touch screen interrupts.
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_ITConfig(void)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b086      	sub	sp, #24
 8002944:	af00      	add	r7, sp, #0
  uint8_t ts_status = TS_OK;
 8002946:	2300      	movs	r3, #0
 8002948:	75fb      	strb	r3, [r7, #23]
  GPIO_InitTypeDef gpio_init_structure;

  /* Msp Init of GPIO used for TS_INT pin coming from TouchScreen driver IC FT6x06 */
  /* When touchscreen is operated in interrupt mode */
  BSP_TS_INT_MspInit();
 800294a:	f000 f82b 	bl	80029a4 <BSP_TS_INT_MspInit>

  /* Configure Interrupt mode for TS_INT pin falling edge : when a new touch is available */
  /* TS_INT pin is active on low level on new touch available */
  gpio_init_structure.Pin = TS_INT_PIN;
 800294e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002952:	603b      	str	r3, [r7, #0]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8002954:	2301      	movs	r3, #1
 8002956:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8002958:	2302      	movs	r3, #2
 800295a:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode = GPIO_MODE_IT_FALLING;
 800295c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002960:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(TS_INT_GPIO_PORT, &gpio_init_structure);
 8002962:	463b      	mov	r3, r7
 8002964:	4619      	mov	r1, r3
 8002966:	480c      	ldr	r0, [pc, #48]	; (8002998 <BSP_TS_ITConfig+0x58>)
 8002968:	f001 fb26 	bl	8003fb8 <HAL_GPIO_Init>

  /* Enable and set the TS_INT EXTI Interrupt to an intermediate priority */
  HAL_NVIC_SetPriority((IRQn_Type)(TS_INT_EXTI_IRQn), 0x0F, 0x00);
 800296c:	2200      	movs	r2, #0
 800296e:	210f      	movs	r1, #15
 8002970:	2028      	movs	r0, #40	; 0x28
 8002972:	f000 f99a 	bl	8002caa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ((IRQn_Type)(TS_INT_EXTI_IRQn));
 8002976:	2028      	movs	r0, #40	; 0x28
 8002978:	f000 f9b3 	bl	8002ce2 <HAL_NVIC_EnableIRQ>

  /* Enable the TS in interrupt mode */
  /* In that case the INT output of FT6206 when new touch is available */
  /* is active on low level and directed on EXTI */
  ts_driver->EnableIT(I2C_Address);
 800297c:	4b07      	ldr	r3, [pc, #28]	; (800299c <BSP_TS_ITConfig+0x5c>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	699b      	ldr	r3, [r3, #24]
 8002982:	4a07      	ldr	r2, [pc, #28]	; (80029a0 <BSP_TS_ITConfig+0x60>)
 8002984:	7812      	ldrb	r2, [r2, #0]
 8002986:	b292      	uxth	r2, r2
 8002988:	4610      	mov	r0, r2
 800298a:	4798      	blx	r3

  return (ts_status);
 800298c:	7dfb      	ldrb	r3, [r7, #23]
}
 800298e:	4618      	mov	r0, r3
 8002990:	3718      	adds	r7, #24
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}
 8002996:	bf00      	nop
 8002998:	40022000 	.word	0x40022000
 800299c:	200002a0 	.word	0x200002a0
 80029a0:	200002a5 	.word	0x200002a5

080029a4 <BSP_TS_INT_MspInit>:
/**
  * @brief  Initializes the TS_INT pin MSP.
  * @retval None
  */
__weak void BSP_TS_INT_MspInit(void)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b086      	sub	sp, #24
 80029a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure;

  TS_INT_GPIO_CLK_ENABLE();
 80029aa:	4b0f      	ldr	r3, [pc, #60]	; (80029e8 <BSP_TS_INT_MspInit+0x44>)
 80029ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ae:	4a0e      	ldr	r2, [pc, #56]	; (80029e8 <BSP_TS_INT_MspInit+0x44>)
 80029b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029b4:	6313      	str	r3, [r2, #48]	; 0x30
 80029b6:	4b0c      	ldr	r3, [pc, #48]	; (80029e8 <BSP_TS_INT_MspInit+0x44>)
 80029b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029be:	603b      	str	r3, [r7, #0]
 80029c0:	683b      	ldr	r3, [r7, #0]

  /* GPIO configuration in input for TouchScreen interrupt signal on TS_INT pin */
  gpio_init_structure.Pin       = TS_INT_PIN;
 80029c2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80029c6:	607b      	str	r3, [r7, #4]

  gpio_init_structure.Mode      = GPIO_MODE_INPUT;
 80029c8:	2300      	movs	r3, #0
 80029ca:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 80029cc:	2301      	movs	r3, #1
 80029ce:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed     = GPIO_SPEED_HIGH;
 80029d0:	2303      	movs	r3, #3
 80029d2:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(TS_INT_GPIO_PORT, &gpio_init_structure);
 80029d4:	1d3b      	adds	r3, r7, #4
 80029d6:	4619      	mov	r1, r3
 80029d8:	4804      	ldr	r0, [pc, #16]	; (80029ec <BSP_TS_INT_MspInit+0x48>)
 80029da:	f001 faed 	bl	8003fb8 <HAL_GPIO_Init>
}
 80029de:	bf00      	nop
 80029e0:	3718      	adds	r7, #24
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	40023800 	.word	0x40023800
 80029ec:	40022000 	.word	0x40022000

080029f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80029f4:	2003      	movs	r0, #3
 80029f6:	f000 f94d 	bl	8002c94 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80029fa:	200f      	movs	r0, #15
 80029fc:	f000 f806 	bl	8002a0c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a00:	f7fe f97c 	bl	8000cfc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a04:	2300      	movs	r3, #0
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	bd80      	pop	{r7, pc}
	...

08002a0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b082      	sub	sp, #8
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a14:	4b12      	ldr	r3, [pc, #72]	; (8002a60 <HAL_InitTick+0x54>)
 8002a16:	681a      	ldr	r2, [r3, #0]
 8002a18:	4b12      	ldr	r3, [pc, #72]	; (8002a64 <HAL_InitTick+0x58>)
 8002a1a:	781b      	ldrb	r3, [r3, #0]
 8002a1c:	4619      	mov	r1, r3
 8002a1e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a22:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a26:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	f000 f967 	bl	8002cfe <HAL_SYSTICK_Config>
 8002a30:	4603      	mov	r3, r0
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d001      	beq.n	8002a3a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	e00e      	b.n	8002a58 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2b0f      	cmp	r3, #15
 8002a3e:	d80a      	bhi.n	8002a56 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a40:	2200      	movs	r2, #0
 8002a42:	6879      	ldr	r1, [r7, #4]
 8002a44:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002a48:	f000 f92f 	bl	8002caa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a4c:	4a06      	ldr	r2, [pc, #24]	; (8002a68 <HAL_InitTick+0x5c>)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a52:	2300      	movs	r3, #0
 8002a54:	e000      	b.n	8002a58 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a56:	2301      	movs	r3, #1
}
 8002a58:	4618      	mov	r0, r3
 8002a5a:	3708      	adds	r7, #8
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bd80      	pop	{r7, pc}
 8002a60:	20000028 	.word	0x20000028
 8002a64:	20000074 	.word	0x20000074
 8002a68:	20000070 	.word	0x20000070

08002a6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a70:	4b06      	ldr	r3, [pc, #24]	; (8002a8c <HAL_IncTick+0x20>)
 8002a72:	781b      	ldrb	r3, [r3, #0]
 8002a74:	461a      	mov	r2, r3
 8002a76:	4b06      	ldr	r3, [pc, #24]	; (8002a90 <HAL_IncTick+0x24>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4413      	add	r3, r2
 8002a7c:	4a04      	ldr	r2, [pc, #16]	; (8002a90 <HAL_IncTick+0x24>)
 8002a7e:	6013      	str	r3, [r2, #0]
}
 8002a80:	bf00      	nop
 8002a82:	46bd      	mov	sp, r7
 8002a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a88:	4770      	bx	lr
 8002a8a:	bf00      	nop
 8002a8c:	20000074 	.word	0x20000074
 8002a90:	20004d04 	.word	0x20004d04

08002a94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a94:	b480      	push	{r7}
 8002a96:	af00      	add	r7, sp, #0
  return uwTick;
 8002a98:	4b03      	ldr	r3, [pc, #12]	; (8002aa8 <HAL_GetTick+0x14>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
}
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa4:	4770      	bx	lr
 8002aa6:	bf00      	nop
 8002aa8:	20004d04 	.word	0x20004d04

08002aac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b084      	sub	sp, #16
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ab4:	f7ff ffee 	bl	8002a94 <HAL_GetTick>
 8002ab8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002ac4:	d005      	beq.n	8002ad2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002ac6:	4b0a      	ldr	r3, [pc, #40]	; (8002af0 <HAL_Delay+0x44>)
 8002ac8:	781b      	ldrb	r3, [r3, #0]
 8002aca:	461a      	mov	r2, r3
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	4413      	add	r3, r2
 8002ad0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002ad2:	bf00      	nop
 8002ad4:	f7ff ffde 	bl	8002a94 <HAL_GetTick>
 8002ad8:	4602      	mov	r2, r0
 8002ada:	68bb      	ldr	r3, [r7, #8]
 8002adc:	1ad3      	subs	r3, r2, r3
 8002ade:	68fa      	ldr	r2, [r7, #12]
 8002ae0:	429a      	cmp	r2, r3
 8002ae2:	d8f7      	bhi.n	8002ad4 <HAL_Delay+0x28>
  {
  }
}
 8002ae4:	bf00      	nop
 8002ae6:	bf00      	nop
 8002ae8:	3710      	adds	r7, #16
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}
 8002aee:	bf00      	nop
 8002af0:	20000074 	.word	0x20000074

08002af4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b085      	sub	sp, #20
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	f003 0307 	and.w	r3, r3, #7
 8002b02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b04:	4b0b      	ldr	r3, [pc, #44]	; (8002b34 <__NVIC_SetPriorityGrouping+0x40>)
 8002b06:	68db      	ldr	r3, [r3, #12]
 8002b08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b0a:	68ba      	ldr	r2, [r7, #8]
 8002b0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002b10:	4013      	ands	r3, r2
 8002b12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b18:	68bb      	ldr	r3, [r7, #8]
 8002b1a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002b1c:	4b06      	ldr	r3, [pc, #24]	; (8002b38 <__NVIC_SetPriorityGrouping+0x44>)
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b22:	4a04      	ldr	r2, [pc, #16]	; (8002b34 <__NVIC_SetPriorityGrouping+0x40>)
 8002b24:	68bb      	ldr	r3, [r7, #8]
 8002b26:	60d3      	str	r3, [r2, #12]
}
 8002b28:	bf00      	nop
 8002b2a:	3714      	adds	r7, #20
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b32:	4770      	bx	lr
 8002b34:	e000ed00 	.word	0xe000ed00
 8002b38:	05fa0000 	.word	0x05fa0000

08002b3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b40:	4b04      	ldr	r3, [pc, #16]	; (8002b54 <__NVIC_GetPriorityGrouping+0x18>)
 8002b42:	68db      	ldr	r3, [r3, #12]
 8002b44:	0a1b      	lsrs	r3, r3, #8
 8002b46:	f003 0307 	and.w	r3, r3, #7
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b52:	4770      	bx	lr
 8002b54:	e000ed00 	.word	0xe000ed00

08002b58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b083      	sub	sp, #12
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	4603      	mov	r3, r0
 8002b60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	db0b      	blt.n	8002b82 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b6a:	79fb      	ldrb	r3, [r7, #7]
 8002b6c:	f003 021f 	and.w	r2, r3, #31
 8002b70:	4907      	ldr	r1, [pc, #28]	; (8002b90 <__NVIC_EnableIRQ+0x38>)
 8002b72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b76:	095b      	lsrs	r3, r3, #5
 8002b78:	2001      	movs	r0, #1
 8002b7a:	fa00 f202 	lsl.w	r2, r0, r2
 8002b7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b82:	bf00      	nop
 8002b84:	370c      	adds	r7, #12
 8002b86:	46bd      	mov	sp, r7
 8002b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8c:	4770      	bx	lr
 8002b8e:	bf00      	nop
 8002b90:	e000e100 	.word	0xe000e100

08002b94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b083      	sub	sp, #12
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	6039      	str	r1, [r7, #0]
 8002b9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ba0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	db0a      	blt.n	8002bbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	b2da      	uxtb	r2, r3
 8002bac:	490c      	ldr	r1, [pc, #48]	; (8002be0 <__NVIC_SetPriority+0x4c>)
 8002bae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bb2:	0112      	lsls	r2, r2, #4
 8002bb4:	b2d2      	uxtb	r2, r2
 8002bb6:	440b      	add	r3, r1
 8002bb8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002bbc:	e00a      	b.n	8002bd4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	b2da      	uxtb	r2, r3
 8002bc2:	4908      	ldr	r1, [pc, #32]	; (8002be4 <__NVIC_SetPriority+0x50>)
 8002bc4:	79fb      	ldrb	r3, [r7, #7]
 8002bc6:	f003 030f 	and.w	r3, r3, #15
 8002bca:	3b04      	subs	r3, #4
 8002bcc:	0112      	lsls	r2, r2, #4
 8002bce:	b2d2      	uxtb	r2, r2
 8002bd0:	440b      	add	r3, r1
 8002bd2:	761a      	strb	r2, [r3, #24]
}
 8002bd4:	bf00      	nop
 8002bd6:	370c      	adds	r7, #12
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bde:	4770      	bx	lr
 8002be0:	e000e100 	.word	0xe000e100
 8002be4:	e000ed00 	.word	0xe000ed00

08002be8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002be8:	b480      	push	{r7}
 8002bea:	b089      	sub	sp, #36	; 0x24
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	60f8      	str	r0, [r7, #12]
 8002bf0:	60b9      	str	r1, [r7, #8]
 8002bf2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	f003 0307 	and.w	r3, r3, #7
 8002bfa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002bfc:	69fb      	ldr	r3, [r7, #28]
 8002bfe:	f1c3 0307 	rsb	r3, r3, #7
 8002c02:	2b04      	cmp	r3, #4
 8002c04:	bf28      	it	cs
 8002c06:	2304      	movcs	r3, #4
 8002c08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c0a:	69fb      	ldr	r3, [r7, #28]
 8002c0c:	3304      	adds	r3, #4
 8002c0e:	2b06      	cmp	r3, #6
 8002c10:	d902      	bls.n	8002c18 <NVIC_EncodePriority+0x30>
 8002c12:	69fb      	ldr	r3, [r7, #28]
 8002c14:	3b03      	subs	r3, #3
 8002c16:	e000      	b.n	8002c1a <NVIC_EncodePriority+0x32>
 8002c18:	2300      	movs	r3, #0
 8002c1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c1c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002c20:	69bb      	ldr	r3, [r7, #24]
 8002c22:	fa02 f303 	lsl.w	r3, r2, r3
 8002c26:	43da      	mvns	r2, r3
 8002c28:	68bb      	ldr	r3, [r7, #8]
 8002c2a:	401a      	ands	r2, r3
 8002c2c:	697b      	ldr	r3, [r7, #20]
 8002c2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c30:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002c34:	697b      	ldr	r3, [r7, #20]
 8002c36:	fa01 f303 	lsl.w	r3, r1, r3
 8002c3a:	43d9      	mvns	r1, r3
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c40:	4313      	orrs	r3, r2
         );
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	3724      	adds	r7, #36	; 0x24
 8002c46:	46bd      	mov	sp, r7
 8002c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4c:	4770      	bx	lr
	...

08002c50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b082      	sub	sp, #8
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	3b01      	subs	r3, #1
 8002c5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c60:	d301      	bcc.n	8002c66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c62:	2301      	movs	r3, #1
 8002c64:	e00f      	b.n	8002c86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c66:	4a0a      	ldr	r2, [pc, #40]	; (8002c90 <SysTick_Config+0x40>)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	3b01      	subs	r3, #1
 8002c6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c6e:	210f      	movs	r1, #15
 8002c70:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002c74:	f7ff ff8e 	bl	8002b94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c78:	4b05      	ldr	r3, [pc, #20]	; (8002c90 <SysTick_Config+0x40>)
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c7e:	4b04      	ldr	r3, [pc, #16]	; (8002c90 <SysTick_Config+0x40>)
 8002c80:	2207      	movs	r2, #7
 8002c82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c84:	2300      	movs	r3, #0
}
 8002c86:	4618      	mov	r0, r3
 8002c88:	3708      	adds	r7, #8
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bd80      	pop	{r7, pc}
 8002c8e:	bf00      	nop
 8002c90:	e000e010 	.word	0xe000e010

08002c94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b082      	sub	sp, #8
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c9c:	6878      	ldr	r0, [r7, #4]
 8002c9e:	f7ff ff29 	bl	8002af4 <__NVIC_SetPriorityGrouping>
}
 8002ca2:	bf00      	nop
 8002ca4:	3708      	adds	r7, #8
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}

08002caa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002caa:	b580      	push	{r7, lr}
 8002cac:	b086      	sub	sp, #24
 8002cae:	af00      	add	r7, sp, #0
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	60b9      	str	r1, [r7, #8]
 8002cb4:	607a      	str	r2, [r7, #4]
 8002cb6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002cbc:	f7ff ff3e 	bl	8002b3c <__NVIC_GetPriorityGrouping>
 8002cc0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002cc2:	687a      	ldr	r2, [r7, #4]
 8002cc4:	68b9      	ldr	r1, [r7, #8]
 8002cc6:	6978      	ldr	r0, [r7, #20]
 8002cc8:	f7ff ff8e 	bl	8002be8 <NVIC_EncodePriority>
 8002ccc:	4602      	mov	r2, r0
 8002cce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cd2:	4611      	mov	r1, r2
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	f7ff ff5d 	bl	8002b94 <__NVIC_SetPriority>
}
 8002cda:	bf00      	nop
 8002cdc:	3718      	adds	r7, #24
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}

08002ce2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ce2:	b580      	push	{r7, lr}
 8002ce4:	b082      	sub	sp, #8
 8002ce6:	af00      	add	r7, sp, #0
 8002ce8:	4603      	mov	r3, r0
 8002cea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002cec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f7ff ff31 	bl	8002b58 <__NVIC_EnableIRQ>
}
 8002cf6:	bf00      	nop
 8002cf8:	3708      	adds	r7, #8
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}

08002cfe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002cfe:	b580      	push	{r7, lr}
 8002d00:	b082      	sub	sp, #8
 8002d02:	af00      	add	r7, sp, #0
 8002d04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d06:	6878      	ldr	r0, [r7, #4]
 8002d08:	f7ff ffa2 	bl	8002c50 <SysTick_Config>
 8002d0c:	4603      	mov	r3, r0
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	3708      	adds	r7, #8
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
	...

08002d18 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b086      	sub	sp, #24
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002d20:	2300      	movs	r3, #0
 8002d22:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002d24:	f7ff feb6 	bl	8002a94 <HAL_GetTick>
 8002d28:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d101      	bne.n	8002d34 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002d30:	2301      	movs	r3, #1
 8002d32:	e099      	b.n	8002e68 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2202      	movs	r2, #2
 8002d38:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2200      	movs	r2, #0
 8002d40:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	681a      	ldr	r2, [r3, #0]
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f022 0201 	bic.w	r2, r2, #1
 8002d52:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d54:	e00f      	b.n	8002d76 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002d56:	f7ff fe9d 	bl	8002a94 <HAL_GetTick>
 8002d5a:	4602      	mov	r2, r0
 8002d5c:	693b      	ldr	r3, [r7, #16]
 8002d5e:	1ad3      	subs	r3, r2, r3
 8002d60:	2b05      	cmp	r3, #5
 8002d62:	d908      	bls.n	8002d76 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2220      	movs	r2, #32
 8002d68:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2203      	movs	r2, #3
 8002d6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002d72:	2303      	movs	r3, #3
 8002d74:	e078      	b.n	8002e68 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f003 0301 	and.w	r3, r3, #1
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d1e8      	bne.n	8002d56 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002d8c:	697a      	ldr	r2, [r7, #20]
 8002d8e:	4b38      	ldr	r3, [pc, #224]	; (8002e70 <HAL_DMA_Init+0x158>)
 8002d90:	4013      	ands	r3, r2
 8002d92:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	685a      	ldr	r2, [r3, #4]
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	689b      	ldr	r3, [r3, #8]
 8002d9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002da2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	691b      	ldr	r3, [r3, #16]
 8002da8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002dae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	699b      	ldr	r3, [r3, #24]
 8002db4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002dba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6a1b      	ldr	r3, [r3, #32]
 8002dc0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002dc2:	697a      	ldr	r2, [r7, #20]
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dcc:	2b04      	cmp	r3, #4
 8002dce:	d107      	bne.n	8002de0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	697a      	ldr	r2, [r7, #20]
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	697a      	ldr	r2, [r7, #20]
 8002de6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	695b      	ldr	r3, [r3, #20]
 8002dee:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	f023 0307 	bic.w	r3, r3, #7
 8002df6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dfc:	697a      	ldr	r2, [r7, #20]
 8002dfe:	4313      	orrs	r3, r2
 8002e00:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e06:	2b04      	cmp	r3, #4
 8002e08:	d117      	bne.n	8002e3a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e0e:	697a      	ldr	r2, [r7, #20]
 8002e10:	4313      	orrs	r3, r2
 8002e12:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d00e      	beq.n	8002e3a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002e1c:	6878      	ldr	r0, [r7, #4]
 8002e1e:	f000 f8bd 	bl	8002f9c <DMA_CheckFifoParam>
 8002e22:	4603      	mov	r3, r0
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d008      	beq.n	8002e3a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2240      	movs	r2, #64	; 0x40
 8002e2c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2201      	movs	r2, #1
 8002e32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002e36:	2301      	movs	r3, #1
 8002e38:	e016      	b.n	8002e68 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	697a      	ldr	r2, [r7, #20]
 8002e40:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002e42:	6878      	ldr	r0, [r7, #4]
 8002e44:	f000 f874 	bl	8002f30 <DMA_CalcBaseAndBitshift>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e50:	223f      	movs	r2, #63	; 0x3f
 8002e52:	409a      	lsls	r2, r3
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2201      	movs	r2, #1
 8002e62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002e66:	2300      	movs	r3, #0
}
 8002e68:	4618      	mov	r0, r3
 8002e6a:	3718      	adds	r7, #24
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	bd80      	pop	{r7, pc}
 8002e70:	e010803f 	.word	0xe010803f

08002e74 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b084      	sub	sp, #16
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d101      	bne.n	8002e86 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
 8002e84:	e050      	b.n	8002f28 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e8c:	b2db      	uxtb	r3, r3
 8002e8e:	2b02      	cmp	r3, #2
 8002e90:	d101      	bne.n	8002e96 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8002e92:	2302      	movs	r3, #2
 8002e94:	e048      	b.n	8002f28 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	681a      	ldr	r2, [r3, #0]
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f022 0201 	bic.w	r2, r2, #1
 8002ea4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	2221      	movs	r2, #33	; 0x21
 8002ed4:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002ed6:	6878      	ldr	r0, [r7, #4]
 8002ed8:	f000 f82a 	bl	8002f30 <DMA_CalcBaseAndBitshift>
 8002edc:	4603      	mov	r3, r0
 8002ede:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ee4:	223f      	movs	r2, #63	; 0x3f
 8002ee6:	409a      	lsls	r2, r3
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2200      	movs	r2, #0
 8002ef0:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2200      	movs	r2, #0
 8002efc:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2200      	movs	r2, #0
 8002f02:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2200      	movs	r2, #0
 8002f08:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;  
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2200      	movs	r2, #0
 8002f14:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2200      	movs	r2, #0
 8002f22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002f26:	2300      	movs	r3, #0
}
 8002f28:	4618      	mov	r0, r3
 8002f2a:	3710      	adds	r7, #16
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	bd80      	pop	{r7, pc}

08002f30 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b085      	sub	sp, #20
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	b2db      	uxtb	r3, r3
 8002f3e:	3b10      	subs	r3, #16
 8002f40:	4a13      	ldr	r2, [pc, #76]	; (8002f90 <DMA_CalcBaseAndBitshift+0x60>)
 8002f42:	fba2 2303 	umull	r2, r3, r2, r3
 8002f46:	091b      	lsrs	r3, r3, #4
 8002f48:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002f4a:	4a12      	ldr	r2, [pc, #72]	; (8002f94 <DMA_CalcBaseAndBitshift+0x64>)
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	4413      	add	r3, r2
 8002f50:	781b      	ldrb	r3, [r3, #0]
 8002f52:	461a      	mov	r2, r3
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	2b03      	cmp	r3, #3
 8002f5c:	d908      	bls.n	8002f70 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	461a      	mov	r2, r3
 8002f64:	4b0c      	ldr	r3, [pc, #48]	; (8002f98 <DMA_CalcBaseAndBitshift+0x68>)
 8002f66:	4013      	ands	r3, r2
 8002f68:	1d1a      	adds	r2, r3, #4
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	659a      	str	r2, [r3, #88]	; 0x58
 8002f6e:	e006      	b.n	8002f7e <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	461a      	mov	r2, r3
 8002f76:	4b08      	ldr	r3, [pc, #32]	; (8002f98 <DMA_CalcBaseAndBitshift+0x68>)
 8002f78:	4013      	ands	r3, r2
 8002f7a:	687a      	ldr	r2, [r7, #4]
 8002f7c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	3714      	adds	r7, #20
 8002f86:	46bd      	mov	sp, r7
 8002f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8c:	4770      	bx	lr
 8002f8e:	bf00      	nop
 8002f90:	aaaaaaab 	.word	0xaaaaaaab
 8002f94:	0800bfac 	.word	0x0800bfac
 8002f98:	fffffc00 	.word	0xfffffc00

08002f9c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	b085      	sub	sp, #20
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fac:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	699b      	ldr	r3, [r3, #24]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d11f      	bne.n	8002ff6 <DMA_CheckFifoParam+0x5a>
 8002fb6:	68bb      	ldr	r3, [r7, #8]
 8002fb8:	2b03      	cmp	r3, #3
 8002fba:	d856      	bhi.n	800306a <DMA_CheckFifoParam+0xce>
 8002fbc:	a201      	add	r2, pc, #4	; (adr r2, 8002fc4 <DMA_CheckFifoParam+0x28>)
 8002fbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fc2:	bf00      	nop
 8002fc4:	08002fd5 	.word	0x08002fd5
 8002fc8:	08002fe7 	.word	0x08002fe7
 8002fcc:	08002fd5 	.word	0x08002fd5
 8002fd0:	0800306b 	.word	0x0800306b
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fd8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d046      	beq.n	800306e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002fe4:	e043      	b.n	800306e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fea:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002fee:	d140      	bne.n	8003072 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ff4:	e03d      	b.n	8003072 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	699b      	ldr	r3, [r3, #24]
 8002ffa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ffe:	d121      	bne.n	8003044 <DMA_CheckFifoParam+0xa8>
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	2b03      	cmp	r3, #3
 8003004:	d837      	bhi.n	8003076 <DMA_CheckFifoParam+0xda>
 8003006:	a201      	add	r2, pc, #4	; (adr r2, 800300c <DMA_CheckFifoParam+0x70>)
 8003008:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800300c:	0800301d 	.word	0x0800301d
 8003010:	08003023 	.word	0x08003023
 8003014:	0800301d 	.word	0x0800301d
 8003018:	08003035 	.word	0x08003035
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800301c:	2301      	movs	r3, #1
 800301e:	73fb      	strb	r3, [r7, #15]
      break;
 8003020:	e030      	b.n	8003084 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003026:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800302a:	2b00      	cmp	r3, #0
 800302c:	d025      	beq.n	800307a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800302e:	2301      	movs	r3, #1
 8003030:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003032:	e022      	b.n	800307a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003038:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800303c:	d11f      	bne.n	800307e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800303e:	2301      	movs	r3, #1
 8003040:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003042:	e01c      	b.n	800307e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	2b02      	cmp	r3, #2
 8003048:	d903      	bls.n	8003052 <DMA_CheckFifoParam+0xb6>
 800304a:	68bb      	ldr	r3, [r7, #8]
 800304c:	2b03      	cmp	r3, #3
 800304e:	d003      	beq.n	8003058 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003050:	e018      	b.n	8003084 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003052:	2301      	movs	r3, #1
 8003054:	73fb      	strb	r3, [r7, #15]
      break;
 8003056:	e015      	b.n	8003084 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800305c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003060:	2b00      	cmp	r3, #0
 8003062:	d00e      	beq.n	8003082 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003064:	2301      	movs	r3, #1
 8003066:	73fb      	strb	r3, [r7, #15]
      break;
 8003068:	e00b      	b.n	8003082 <DMA_CheckFifoParam+0xe6>
      break;
 800306a:	bf00      	nop
 800306c:	e00a      	b.n	8003084 <DMA_CheckFifoParam+0xe8>
      break;
 800306e:	bf00      	nop
 8003070:	e008      	b.n	8003084 <DMA_CheckFifoParam+0xe8>
      break;
 8003072:	bf00      	nop
 8003074:	e006      	b.n	8003084 <DMA_CheckFifoParam+0xe8>
      break;
 8003076:	bf00      	nop
 8003078:	e004      	b.n	8003084 <DMA_CheckFifoParam+0xe8>
      break;
 800307a:	bf00      	nop
 800307c:	e002      	b.n	8003084 <DMA_CheckFifoParam+0xe8>
      break;   
 800307e:	bf00      	nop
 8003080:	e000      	b.n	8003084 <DMA_CheckFifoParam+0xe8>
      break;
 8003082:	bf00      	nop
    }
  } 
  
  return status; 
 8003084:	7bfb      	ldrb	r3, [r7, #15]
}
 8003086:	4618      	mov	r0, r3
 8003088:	3714      	adds	r7, #20
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr
 8003092:	bf00      	nop

08003094 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b082      	sub	sp, #8
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d101      	bne.n	80030a6 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 80030a2:	2301      	movs	r3, #1
 80030a4:	e049      	b.n	800313a <HAL_DMA2D_Init+0xa6>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80030ac:	b2db      	uxtb	r3, r3
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d106      	bne.n	80030c0 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2200      	movs	r2, #0
 80030b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 80030ba:	6878      	ldr	r0, [r7, #4]
 80030bc:	f000 f844 	bl	8003148 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2202      	movs	r2, #2
 80030c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	685a      	ldr	r2, [r3, #4]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	430a      	orrs	r2, r1
 80030dc:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030e4:	f023 0107 	bic.w	r1, r3, #7
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	689a      	ldr	r2, [r3, #8]
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	430a      	orrs	r2, r1
 80030f2:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80030fa:	4b12      	ldr	r3, [pc, #72]	; (8003144 <HAL_DMA2D_Init+0xb0>)
 80030fc:	4013      	ands	r3, r2
 80030fe:	687a      	ldr	r2, [r7, #4]
 8003100:	68d1      	ldr	r1, [r2, #12]
 8003102:	687a      	ldr	r2, [r7, #4]
 8003104:	6812      	ldr	r2, [r2, #0]
 8003106:	430b      	orrs	r3, r1
 8003108:	6413      	str	r3, [r2, #64]	; 0x40
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  /* DMA2D OPFCCR AI and RBS fields setting (Output Alpha Inversion)*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003110:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	691b      	ldr	r3, [r3, #16]
 8003118:	051a      	lsls	r2, r3, #20
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	695b      	ldr	r3, [r3, #20]
 800311e:	055b      	lsls	r3, r3, #21
 8003120:	431a      	orrs	r2, r3
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	430a      	orrs	r2, r1
 8003128:	635a      	str	r2, [r3, #52]	; 0x34
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2200      	movs	r2, #0
 800312e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2201      	movs	r2, #1
 8003134:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003138:	2300      	movs	r3, #0
}
 800313a:	4618      	mov	r0, r3
 800313c:	3708      	adds	r7, #8
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}
 8003142:	bf00      	nop
 8003144:	ffffc000 	.word	0xffffc000

08003148 <HAL_DMA2D_MspInit>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef *hdma2d)
{
 8003148:	b480      	push	{r7}
 800314a:	b083      	sub	sp, #12
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_MspInit can be implemented in the user file.
   */
}
 8003150:	bf00      	nop
 8003152:	370c      	adds	r7, #12
 8003154:	46bd      	mov	sp, r7
 8003156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315a:	4770      	bx	lr

0800315c <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b086      	sub	sp, #24
 8003160:	af02      	add	r7, sp, #8
 8003162:	60f8      	str	r0, [r7, #12]
 8003164:	60b9      	str	r1, [r7, #8]
 8003166:	607a      	str	r2, [r7, #4]
 8003168:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003170:	2b01      	cmp	r3, #1
 8003172:	d101      	bne.n	8003178 <HAL_DMA2D_Start+0x1c>
 8003174:	2302      	movs	r3, #2
 8003176:	e018      	b.n	80031aa <HAL_DMA2D_Start+0x4e>
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	2201      	movs	r2, #1
 800317c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	2202      	movs	r2, #2
 8003184:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8003188:	69bb      	ldr	r3, [r7, #24]
 800318a:	9300      	str	r3, [sp, #0]
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	687a      	ldr	r2, [r7, #4]
 8003190:	68b9      	ldr	r1, [r7, #8]
 8003192:	68f8      	ldr	r0, [r7, #12]
 8003194:	f000 f994 	bl	80034c0 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f042 0201 	orr.w	r2, r2, #1
 80031a6:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80031a8:	2300      	movs	r3, #0
}
 80031aa:	4618      	mov	r0, r3
 80031ac:	3710      	adds	r7, #16
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd80      	pop	{r7, pc}

080031b2 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 80031b2:	b580      	push	{r7, lr}
 80031b4:	b086      	sub	sp, #24
 80031b6:	af00      	add	r7, sp, #0
 80031b8:	6078      	str	r0, [r7, #4]
 80031ba:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 80031bc:	2300      	movs	r3, #0
 80031be:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f003 0301 	and.w	r3, r3, #1
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d056      	beq.n	800327c <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80031ce:	f7ff fc61 	bl	8002a94 <HAL_GetTick>
 80031d2:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80031d4:	e04b      	b.n	800326e <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	f003 0321 	and.w	r3, r3, #33	; 0x21
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d023      	beq.n	8003230 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	f003 0320 	and.w	r3, r3, #32
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d005      	beq.n	80031fe <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031f6:	f043 0202 	orr.w	r2, r3, #2
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	655a      	str	r2, [r3, #84]	; 0x54
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	f003 0301 	and.w	r3, r3, #1
 8003204:	2b00      	cmp	r3, #0
 8003206:	d005      	beq.n	8003214 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800320c:	f043 0201 	orr.w	r2, r3, #1
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	655a      	str	r2, [r3, #84]	; 0x54
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	2221      	movs	r2, #33	; 0x21
 800321a:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2204      	movs	r2, #4
 8003220:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2200      	movs	r2, #0
 8003228:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 800322c:	2301      	movs	r3, #1
 800322e:	e0a5      	b.n	800337c <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003236:	d01a      	beq.n	800326e <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003238:	f7ff fc2c 	bl	8002a94 <HAL_GetTick>
 800323c:	4602      	mov	r2, r0
 800323e:	697b      	ldr	r3, [r7, #20]
 8003240:	1ad3      	subs	r3, r2, r3
 8003242:	683a      	ldr	r2, [r7, #0]
 8003244:	429a      	cmp	r2, r3
 8003246:	d302      	bcc.n	800324e <HAL_DMA2D_PollForTransfer+0x9c>
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d10f      	bne.n	800326e <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003252:	f043 0220 	orr.w	r2, r3, #32
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2203      	movs	r2, #3
 800325e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2200      	movs	r2, #0
 8003266:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 800326a:	2303      	movs	r3, #3
 800326c:	e086      	b.n	800337c <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	f003 0302 	and.w	r3, r3, #2
 8003278:	2b00      	cmp	r3, #0
 800327a:	d0ac      	beq.n	80031d6 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	69db      	ldr	r3, [r3, #28]
 8003282:	f003 0320 	and.w	r3, r3, #32
 8003286:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800328e:	f003 0320 	and.w	r3, r3, #32
 8003292:	693a      	ldr	r2, [r7, #16]
 8003294:	4313      	orrs	r3, r2
 8003296:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d061      	beq.n	8003362 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 800329e:	f7ff fbf9 	bl	8002a94 <HAL_GetTick>
 80032a2:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 80032a4:	e056      	b.n	8003354 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	f003 0329 	and.w	r3, r3, #41	; 0x29
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d02e      	beq.n	8003316 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	f003 0308 	and.w	r3, r3, #8
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d005      	beq.n	80032ce <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032c6:	f043 0204 	orr.w	r2, r3, #4
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	655a      	str	r2, [r3, #84]	; 0x54
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	f003 0320 	and.w	r3, r3, #32
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d005      	beq.n	80032e4 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032dc:	f043 0202 	orr.w	r2, r3, #2
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	655a      	str	r2, [r3, #84]	; 0x54
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	f003 0301 	and.w	r3, r3, #1
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d005      	beq.n	80032fa <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032f2:	f043 0201 	orr.w	r2, r3, #1
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	655a      	str	r2, [r3, #84]	; 0x54
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	2229      	movs	r2, #41	; 0x29
 8003300:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2204      	movs	r2, #4
 8003306:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2200      	movs	r2, #0
 800330e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8003312:	2301      	movs	r3, #1
 8003314:	e032      	b.n	800337c <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800331c:	d01a      	beq.n	8003354 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800331e:	f7ff fbb9 	bl	8002a94 <HAL_GetTick>
 8003322:	4602      	mov	r2, r0
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	1ad3      	subs	r3, r2, r3
 8003328:	683a      	ldr	r2, [r7, #0]
 800332a:	429a      	cmp	r2, r3
 800332c:	d302      	bcc.n	8003334 <HAL_DMA2D_PollForTransfer+0x182>
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d10f      	bne.n	8003354 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003338:	f043 0220 	orr.w	r2, r3, #32
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2203      	movs	r2, #3
 8003344:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2200      	movs	r2, #0
 800334c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 8003350:	2303      	movs	r3, #3
 8003352:	e013      	b.n	800337c <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	f003 0310 	and.w	r3, r3, #16
 800335e:	2b00      	cmp	r3, #0
 8003360:	d0a1      	beq.n	80032a6 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	2212      	movs	r2, #18
 8003368:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2201      	movs	r2, #1
 800336e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2200      	movs	r2, #0
 8003376:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800337a:	2300      	movs	r3, #0
}
 800337c:	4618      	mov	r0, r3
 800337e:	3718      	adds	r7, #24
 8003380:	46bd      	mov	sp, r7
 8003382:	bd80      	pop	{r7, pc}

08003384 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8003384:	b480      	push	{r7}
 8003386:	b087      	sub	sp, #28
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
 800338c:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800339c:	2b01      	cmp	r3, #1
 800339e:	d101      	bne.n	80033a4 <HAL_DMA2D_ConfigLayer+0x20>
 80033a0:	2302      	movs	r3, #2
 80033a2:	e084      	b.n	80034ae <HAL_DMA2D_ConfigLayer+0x12a>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2201      	movs	r2, #1
 80033a8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2202      	movs	r2, #2
 80033b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 80033b4:	683a      	ldr	r2, [r7, #0]
 80033b6:	4613      	mov	r3, r2
 80033b8:	005b      	lsls	r3, r3, #1
 80033ba:	4413      	add	r3, r2
 80033bc:	00db      	lsls	r3, r3, #3
 80033be:	3320      	adds	r3, #32
 80033c0:	687a      	ldr	r2, [r7, #4]
 80033c2:	4413      	add	r3, r2
 80033c4:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	685a      	ldr	r2, [r3, #4]
 80033ca:	693b      	ldr	r3, [r7, #16]
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	041b      	lsls	r3, r3, #16
 80033d0:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 80033d2:	693b      	ldr	r3, [r7, #16]
 80033d4:	691b      	ldr	r3, [r3, #16]
 80033d6:	051b      	lsls	r3, r3, #20
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80033d8:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 80033da:	693b      	ldr	r3, [r7, #16]
 80033dc:	695b      	ldr	r3, [r3, #20]
 80033de:	055b      	lsls	r3, r3, #21
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80033e0:	4313      	orrs	r3, r2
 80033e2:	617b      	str	r3, [r7, #20]
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
 80033e4:	4b35      	ldr	r3, [pc, #212]	; (80034bc <HAL_DMA2D_ConfigLayer+0x138>)
 80033e6:	60fb      	str	r3, [r7, #12]
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80033e8:	693b      	ldr	r3, [r7, #16]
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	2b0a      	cmp	r3, #10
 80033ee:	d003      	beq.n	80033f8 <HAL_DMA2D_ConfigLayer+0x74>
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	2b09      	cmp	r3, #9
 80033f6:	d107      	bne.n	8003408 <HAL_DMA2D_ConfigLayer+0x84>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 80033f8:	693b      	ldr	r3, [r7, #16]
 80033fa:	68db      	ldr	r3, [r3, #12]
 80033fc:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8003400:	697a      	ldr	r2, [r7, #20]
 8003402:	4313      	orrs	r3, r2
 8003404:	617b      	str	r3, [r7, #20]
 8003406:	e005      	b.n	8003414 <HAL_DMA2D_ConfigLayer+0x90>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8003408:	693b      	ldr	r3, [r7, #16]
 800340a:	68db      	ldr	r3, [r3, #12]
 800340c:	061b      	lsls	r3, r3, #24
 800340e:	697a      	ldr	r2, [r7, #20]
 8003410:	4313      	orrs	r3, r2
 8003412:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d120      	bne.n	800345c <HAL_DMA2D_ConfigLayer+0xd8>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	43db      	mvns	r3, r3
 8003424:	ea02 0103 	and.w	r1, r2, r3
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	697a      	ldr	r2, [r7, #20]
 800342e:	430a      	orrs	r2, r1
 8003430:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	693a      	ldr	r2, [r7, #16]
 8003438:	6812      	ldr	r2, [r2, #0]
 800343a:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800343c:	693b      	ldr	r3, [r7, #16]
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	2b0a      	cmp	r3, #10
 8003442:	d003      	beq.n	800344c <HAL_DMA2D_ConfigLayer+0xc8>
 8003444:	693b      	ldr	r3, [r7, #16]
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	2b09      	cmp	r3, #9
 800344a:	d127      	bne.n	800349c <HAL_DMA2D_ConfigLayer+0x118>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 800344c:	693b      	ldr	r3, [r7, #16]
 800344e:	68da      	ldr	r2, [r3, #12]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8003458:	629a      	str	r2, [r3, #40]	; 0x28
 800345a:	e01f      	b.n	800349c <HAL_DMA2D_ConfigLayer+0x118>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	69da      	ldr	r2, [r3, #28]
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	43db      	mvns	r3, r3
 8003466:	ea02 0103 	and.w	r1, r2, r3
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	697a      	ldr	r2, [r7, #20]
 8003470:	430a      	orrs	r2, r1
 8003472:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	693a      	ldr	r2, [r7, #16]
 800347a:	6812      	ldr	r2, [r2, #0]
 800347c:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800347e:	693b      	ldr	r3, [r7, #16]
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	2b0a      	cmp	r3, #10
 8003484:	d003      	beq.n	800348e <HAL_DMA2D_ConfigLayer+0x10a>
 8003486:	693b      	ldr	r3, [r7, #16]
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	2b09      	cmp	r3, #9
 800348c:	d106      	bne.n	800349c <HAL_DMA2D_ConfigLayer+0x118>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	68da      	ldr	r2, [r3, #12]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 800349a:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2201      	movs	r2, #1
 80034a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2200      	movs	r2, #0
 80034a8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80034ac:	2300      	movs	r3, #0
}
 80034ae:	4618      	mov	r0, r3
 80034b0:	371c      	adds	r7, #28
 80034b2:	46bd      	mov	sp, r7
 80034b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b8:	4770      	bx	lr
 80034ba:	bf00      	nop
 80034bc:	ff33000f 	.word	0xff33000f

080034c0 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b08b      	sub	sp, #44	; 0x2c
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	60f8      	str	r0, [r7, #12]
 80034c8:	60b9      	str	r1, [r7, #8]
 80034ca:	607a      	str	r2, [r7, #4]
 80034cc:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034d4:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	041a      	lsls	r2, r3, #16
 80034dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034de:	431a      	orrs	r2, r3
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	430a      	orrs	r2, r1
 80034e6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	687a      	ldr	r2, [r7, #4]
 80034ee:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80034f8:	d174      	bne.n	80035e4 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 80034fa:	68bb      	ldr	r3, [r7, #8]
 80034fc:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8003500:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8003502:	68bb      	ldr	r3, [r7, #8]
 8003504:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003508:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8003510:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8003512:	68bb      	ldr	r3, [r7, #8]
 8003514:	b2db      	uxtb	r3, r3
 8003516:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d108      	bne.n	8003532 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 8003520:	69ba      	ldr	r2, [r7, #24]
 8003522:	69fb      	ldr	r3, [r7, #28]
 8003524:	431a      	orrs	r2, r3
 8003526:	6a3b      	ldr	r3, [r7, #32]
 8003528:	4313      	orrs	r3, r2
 800352a:	697a      	ldr	r2, [r7, #20]
 800352c:	4313      	orrs	r3, r2
 800352e:	627b      	str	r3, [r7, #36]	; 0x24
 8003530:	e053      	b.n	80035da <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	2b01      	cmp	r3, #1
 8003538:	d106      	bne.n	8003548 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 800353a:	69ba      	ldr	r2, [r7, #24]
 800353c:	69fb      	ldr	r3, [r7, #28]
 800353e:	4313      	orrs	r3, r2
 8003540:	697a      	ldr	r2, [r7, #20]
 8003542:	4313      	orrs	r3, r2
 8003544:	627b      	str	r3, [r7, #36]	; 0x24
 8003546:	e048      	b.n	80035da <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	689b      	ldr	r3, [r3, #8]
 800354c:	2b02      	cmp	r3, #2
 800354e:	d111      	bne.n	8003574 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8003550:	69fb      	ldr	r3, [r7, #28]
 8003552:	0cdb      	lsrs	r3, r3, #19
 8003554:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8003556:	69bb      	ldr	r3, [r7, #24]
 8003558:	0a9b      	lsrs	r3, r3, #10
 800355a:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 800355c:	697b      	ldr	r3, [r7, #20]
 800355e:	08db      	lsrs	r3, r3, #3
 8003560:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8003562:	69bb      	ldr	r3, [r7, #24]
 8003564:	015a      	lsls	r2, r3, #5
 8003566:	69fb      	ldr	r3, [r7, #28]
 8003568:	02db      	lsls	r3, r3, #11
 800356a:	4313      	orrs	r3, r2
 800356c:	697a      	ldr	r2, [r7, #20]
 800356e:	4313      	orrs	r3, r2
 8003570:	627b      	str	r3, [r7, #36]	; 0x24
 8003572:	e032      	b.n	80035da <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	689b      	ldr	r3, [r3, #8]
 8003578:	2b03      	cmp	r3, #3
 800357a:	d117      	bne.n	80035ac <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 800357c:	6a3b      	ldr	r3, [r7, #32]
 800357e:	0fdb      	lsrs	r3, r3, #31
 8003580:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8003582:	69fb      	ldr	r3, [r7, #28]
 8003584:	0cdb      	lsrs	r3, r3, #19
 8003586:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8003588:	69bb      	ldr	r3, [r7, #24]
 800358a:	0adb      	lsrs	r3, r3, #11
 800358c:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 800358e:	697b      	ldr	r3, [r7, #20]
 8003590:	08db      	lsrs	r3, r3, #3
 8003592:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8003594:	69bb      	ldr	r3, [r7, #24]
 8003596:	015a      	lsls	r2, r3, #5
 8003598:	69fb      	ldr	r3, [r7, #28]
 800359a:	029b      	lsls	r3, r3, #10
 800359c:	431a      	orrs	r2, r3
 800359e:	6a3b      	ldr	r3, [r7, #32]
 80035a0:	03db      	lsls	r3, r3, #15
 80035a2:	4313      	orrs	r3, r2
 80035a4:	697a      	ldr	r2, [r7, #20]
 80035a6:	4313      	orrs	r3, r2
 80035a8:	627b      	str	r3, [r7, #36]	; 0x24
 80035aa:	e016      	b.n	80035da <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 80035ac:	6a3b      	ldr	r3, [r7, #32]
 80035ae:	0f1b      	lsrs	r3, r3, #28
 80035b0:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 80035b2:	69fb      	ldr	r3, [r7, #28]
 80035b4:	0d1b      	lsrs	r3, r3, #20
 80035b6:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 80035b8:	69bb      	ldr	r3, [r7, #24]
 80035ba:	0b1b      	lsrs	r3, r3, #12
 80035bc:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	091b      	lsrs	r3, r3, #4
 80035c2:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 80035c4:	69bb      	ldr	r3, [r7, #24]
 80035c6:	011a      	lsls	r2, r3, #4
 80035c8:	69fb      	ldr	r3, [r7, #28]
 80035ca:	021b      	lsls	r3, r3, #8
 80035cc:	431a      	orrs	r2, r3
 80035ce:	6a3b      	ldr	r3, [r7, #32]
 80035d0:	031b      	lsls	r3, r3, #12
 80035d2:	4313      	orrs	r3, r2
 80035d4:	697a      	ldr	r2, [r7, #20]
 80035d6:	4313      	orrs	r3, r2
 80035d8:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035e0:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 80035e2:	e003      	b.n	80035ec <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	68ba      	ldr	r2, [r7, #8]
 80035ea:	60da      	str	r2, [r3, #12]
}
 80035ec:	bf00      	nop
 80035ee:	372c      	adds	r7, #44	; 0x2c
 80035f0:	46bd      	mov	sp, r7
 80035f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f6:	4770      	bx	lr

080035f8 <DSI_ConfigPacketHeader>:
static void DSI_ConfigPacketHeader(DSI_TypeDef *DSIx,
                                   uint32_t ChannelID,
                                   uint32_t DataType,
                                   uint32_t Data0,
                                   uint32_t Data1)
{
 80035f8:	b480      	push	{r7}
 80035fa:	b085      	sub	sp, #20
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	60f8      	str	r0, [r7, #12]
 8003600:	60b9      	str	r1, [r7, #8]
 8003602:	607a      	str	r2, [r7, #4]
 8003604:	603b      	str	r3, [r7, #0]
  /* Update the DSI packet header with new information */
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 8003606:	68bb      	ldr	r3, [r7, #8]
 8003608:	019a      	lsls	r2, r3, #6
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	431a      	orrs	r2, r3
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	021b      	lsls	r3, r3, #8
 8003612:	431a      	orrs	r2, r3
 8003614:	69bb      	ldr	r3, [r7, #24]
 8003616:	041b      	lsls	r3, r3, #16
 8003618:	431a      	orrs	r2, r3
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	66da      	str	r2, [r3, #108]	; 0x6c
}
 800361e:	bf00      	nop
 8003620:	3714      	adds	r7, #20
 8003622:	46bd      	mov	sp, r7
 8003624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003628:	4770      	bx	lr

0800362a <DSI_ShortWrite>:
static HAL_StatusTypeDef DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                        uint32_t ChannelID,
                                        uint32_t Mode,
                                        uint32_t Param1,
                                        uint32_t Param2)
{
 800362a:	b580      	push	{r7, lr}
 800362c:	b086      	sub	sp, #24
 800362e:	af00      	add	r7, sp, #0
 8003630:	60f8      	str	r0, [r7, #12]
 8003632:	60b9      	str	r1, [r7, #8]
 8003634:	607a      	str	r2, [r7, #4]
 8003636:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8003638:	f7ff fa2c 	bl	8002a94 <HAL_GetTick>
 800363c:	6178      	str	r0, [r7, #20]

  /* Wait for Command FIFO Empty */
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 800363e:	e008      	b.n	8003652 <DSI_ShortWrite+0x28>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8003640:	f7ff fa28 	bl	8002a94 <HAL_GetTick>
 8003644:	4602      	mov	r2, r0
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	1ad3      	subs	r3, r2, r3
 800364a:	2b64      	cmp	r3, #100	; 0x64
 800364c:	d901      	bls.n	8003652 <DSI_ShortWrite+0x28>
    {
      return HAL_TIMEOUT;
 800364e:	2303      	movs	r3, #3
 8003650:	e015      	b.n	800367e <DSI_ShortWrite+0x54>
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003658:	f003 0301 	and.w	r3, r3, #1
 800365c:	2b00      	cmp	r3, #0
 800365e:	d0ef      	beq.n	8003640 <DSI_ShortWrite+0x16>
    }
  }

  /* Configure the packet to send a short DCS command with 0 or 1 parameter */
  /* Update the DSI packet header with new information */
  hdsi->Instance->GHCR = (Mode | (ChannelID << 6U) | (Param1 << 8U) | (Param2 << 16U));
 8003660:	68bb      	ldr	r3, [r7, #8]
 8003662:	019a      	lsls	r2, r3, #6
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	431a      	orrs	r2, r3
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	021b      	lsls	r3, r3, #8
 800366c:	ea42 0103 	orr.w	r1, r2, r3
 8003670:	6a3b      	ldr	r3, [r7, #32]
 8003672:	041a      	lsls	r2, r3, #16
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	430a      	orrs	r2, r1
 800367a:	66da      	str	r2, [r3, #108]	; 0x6c

  return HAL_OK;
 800367c:	2300      	movs	r3, #0
}
 800367e:	4618      	mov	r0, r3
 8003680:	3718      	adds	r7, #24
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}
	...

08003688 <HAL_DSI_Init>:
  * @param  PLLInit  pointer to a DSI_PLLInitTypeDef structure that contains
  *                  the PLL Clock structure definition for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Init(DSI_HandleTypeDef *hdsi, DSI_PLLInitTypeDef *PLLInit)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b088      	sub	sp, #32
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
 8003690:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t unitIntervalx4;
  uint32_t tempIDF;

  /* Check the DSI handle allocation */
  if (hdsi == NULL)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d101      	bne.n	800369c <HAL_DSI_Init+0x14>
  {
    return HAL_ERROR;
 8003698:	2301      	movs	r3, #1
 800369a:	e107      	b.n	80038ac <HAL_DSI_Init+0x224>
    }
    /* Initialize the low level hardware */
    hdsi->MspInitCallback(hdsi);
  }
#else
  if (hdsi->State == HAL_DSI_STATE_RESET)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	7c5b      	ldrb	r3, [r3, #17]
 80036a0:	b2db      	uxtb	r3, r3
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d102      	bne.n	80036ac <HAL_DSI_Init+0x24>
  {
    /* Initialize the low level hardware */
    HAL_DSI_MspInit(hdsi);
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	f000 f97c 	bl	80039a4 <HAL_DSI_MspInit>
  }
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */

  /* Change DSI peripheral state */
  hdsi->State = HAL_DSI_STATE_BUSY;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2203      	movs	r2, #3
 80036b0:	745a      	strb	r2, [r3, #17]

  /**************** Turn on the regulator and enable the DSI PLL ****************/

  /* Enable the regulator */
  __HAL_DSI_REG_ENABLE(hdsi);
 80036b2:	2300      	movs	r3, #0
 80036b4:	613b      	str	r3, [r7, #16]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80036c6:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 80036d2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80036d6:	613b      	str	r3, [r7, #16]
 80036d8:	693b      	ldr	r3, [r7, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 80036da:	f7ff f9db 	bl	8002a94 <HAL_GetTick>
 80036de:	61f8      	str	r0, [r7, #28]

  /* Wait until the regulator is ready */
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 80036e0:	e008      	b.n	80036f4 <HAL_DSI_Init+0x6c>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 80036e2:	f7ff f9d7 	bl	8002a94 <HAL_GetTick>
 80036e6:	4602      	mov	r2, r0
 80036e8:	69fb      	ldr	r3, [r7, #28]
 80036ea:	1ad3      	subs	r3, r2, r3
 80036ec:	2b64      	cmp	r3, #100	; 0x64
 80036ee:	d901      	bls.n	80036f4 <HAL_DSI_Init+0x6c>
    {
      return HAL_TIMEOUT;
 80036f0:	2303      	movs	r3, #3
 80036f2:	e0db      	b.n	80038ac <HAL_DSI_Init+0x224>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 80036fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003700:	2b00      	cmp	r3, #0
 8003702:	d0ee      	beq.n	80036e2 <HAL_DSI_Init+0x5a>
    }
  }

  /* Set the PLL division factors */
  hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	4b68      	ldr	r3, [pc, #416]	; (80038b4 <HAL_DSI_Init+0x22c>)
 8003712:	400b      	ands	r3, r1
 8003714:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	009a      	lsls	r2, r3, #2
                            ((PLLInit->PLLIDF) << DSI_WRPCR_PLL_IDF_Pos) | \
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	02db      	lsls	r3, r3, #11
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 800372c:	431a      	orrs	r2, r3
                            ((PLLInit->PLLODF) << DSI_WRPCR_PLL_ODF_Pos));
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	689b      	ldr	r3, [r3, #8]
 8003732:	041b      	lsls	r3, r3, #16
                            ((PLLInit->PLLIDF) << DSI_WRPCR_PLL_IDF_Pos) | \
 8003734:	431a      	orrs	r2, r3
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	430a      	orrs	r2, r1
 800373c:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430

  /* Enable the DSI PLL */
  __HAL_DSI_PLL_ENABLE(hdsi);
 8003740:	2300      	movs	r3, #0
 8003742:	60fb      	str	r3, [r7, #12]
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f042 0201 	orr.w	r2, r2, #1
 8003754:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8003760:	f003 0301 	and.w	r3, r3, #1
 8003764:	60fb      	str	r3, [r7, #12]
 8003766:	68fb      	ldr	r3, [r7, #12]

  /* Requires min of 400s delay before reading the PLLLS flag */
  /* 1ms delay is inserted that is the minimum HAL delay granularity */
  HAL_Delay(1);
 8003768:	2001      	movs	r0, #1
 800376a:	f7ff f99f 	bl	8002aac <HAL_Delay>

  /* Get tick */
  tickstart = HAL_GetTick();
 800376e:	f7ff f991 	bl	8002a94 <HAL_GetTick>
 8003772:	61f8      	str	r0, [r7, #28]

  /* Wait for the lock of the PLL */
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 8003774:	e008      	b.n	8003788 <HAL_DSI_Init+0x100>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8003776:	f7ff f98d 	bl	8002a94 <HAL_GetTick>
 800377a:	4602      	mov	r2, r0
 800377c:	69fb      	ldr	r3, [r7, #28]
 800377e:	1ad3      	subs	r3, r2, r3
 8003780:	2b64      	cmp	r3, #100	; 0x64
 8003782:	d901      	bls.n	8003788 <HAL_DSI_Init+0x100>
    {
      return HAL_TIMEOUT;
 8003784:	2303      	movs	r3, #3
 8003786:	e091      	b.n	80038ac <HAL_DSI_Init+0x224>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8003790:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003794:	2b00      	cmp	r3, #0
 8003796:	d0ee      	beq.n	8003776 <HAL_DSI_Init+0xee>
  }

  /*************************** Set the PHY parameters ***************************/

  /* D-PHY clock and digital enable*/
  hdsi->Instance->PCTLR |= (DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f042 0206 	orr.w	r2, r2, #6
 80037a8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Clock lane configuration */
  hdsi->Instance->CLCR &= ~(DSI_CLCR_DPCC | DSI_CLCR_ACR);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f022 0203 	bic.w	r2, r2, #3
 80037bc:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	431a      	orrs	r2, r3
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f042 0201 	orr.w	r2, r2, #1
 80037d6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Configure the number of active data lanes */
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_NL;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f022 0203 	bic.w	r2, r2, #3
 80037ea:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f8d3 10a4 	ldr.w	r1, [r3, #164]	; 0xa4
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	68da      	ldr	r2, [r3, #12]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	430a      	orrs	r2, r1
 8003800:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /************************ Set the DSI clock parameters ************************/

  /* Set the TX escape clock division factor */
  hdsi->Instance->CCR &= ~DSI_CCR_TXECKDIV;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	689a      	ldr	r2, [r3, #8]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003812:	609a      	str	r2, [r3, #8]
  hdsi->Instance->CCR |= hdsi->Init.TXEscapeCkdiv;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	6899      	ldr	r1, [r3, #8]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	689a      	ldr	r2, [r3, #8]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	430a      	orrs	r2, r1
 8003824:	609a      	str	r2, [r3, #8]

  /* Calculate the bit period in high-speed mode in unit of 0.25 ns (UIX4) */
  /* The equation is : UIX4 = IntegerPart( (1000/F_PHY_Mhz) * 4 )          */
  /* Where : F_PHY_Mhz = (NDIV * HSE_Mhz) / (IDF * ODF)                    */
  tempIDF = (PLLInit->PLLIDF > 0U) ? PLLInit->PLLIDF : 1U;
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d002      	beq.n	8003834 <HAL_DSI_Init+0x1ac>
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	e000      	b.n	8003836 <HAL_DSI_Init+0x1ae>
 8003834:	2301      	movs	r3, #1
 8003836:	61bb      	str	r3, [r7, #24]
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8003838:	69bb      	ldr	r3, [r7, #24]
 800383a:	4a1f      	ldr	r2, [pc, #124]	; (80038b8 <HAL_DSI_Init+0x230>)
 800383c:	fb02 f203 	mul.w	r2, r2, r3
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	f003 0303 	and.w	r3, r3, #3
 8003848:	409a      	lsls	r2, r3
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f246 11a8 	movw	r1, #25000	; 0x61a8
 8003852:	fb01 f303 	mul.w	r3, r1, r3
 8003856:	fbb2 f3f3 	udiv	r3, r2, r3
 800385a:	617b      	str	r3, [r7, #20]

  /* Set the bit period in high-speed mode */
  hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_UIX4;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 800386c:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
  hdsi->Instance->WPCR[0U] |= unitIntervalx4;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	697a      	ldr	r2, [r7, #20]
 800387e:	430a      	orrs	r2, r1
 8003880:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418

  /****************************** Error management *****************************/

  /* Disable all error interrupts and reset the Error Mask */
  hdsi->Instance->IER[0U] = 0U;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	2200      	movs	r2, #0
 800388a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  hdsi->Instance->IER[1U] = 0U;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	2200      	movs	r2, #0
 8003894:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  hdsi->ErrorMsk = 0U;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2200      	movs	r2, #0
 800389c:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2200      	movs	r2, #0
 80038a2:	615a      	str	r2, [r3, #20]

  /* Initialize the DSI state*/
  hdsi->State = HAL_DSI_STATE_READY;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2201      	movs	r2, #1
 80038a8:	745a      	strb	r2, [r3, #17]

  return HAL_OK;
 80038aa:	2300      	movs	r3, #0
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	3720      	adds	r7, #32
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}
 80038b4:	fffc8603 	.word	0xfffc8603
 80038b8:	003d0900 	.word	0x003d0900

080038bc <HAL_DSI_DeInit>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_DeInit(DSI_HandleTypeDef *hdsi)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b086      	sub	sp, #24
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  /* Check the DSI handle allocation */
  if (hdsi == NULL)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d101      	bne.n	80038ce <HAL_DSI_DeInit+0x12>
  {
    return HAL_ERROR;
 80038ca:	2301      	movs	r3, #1
 80038cc:	e066      	b.n	800399c <HAL_DSI_DeInit+0xe0>
  }

  /* Change DSI peripheral state */
  hdsi->State = HAL_DSI_STATE_BUSY;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2203      	movs	r2, #3
 80038d2:	745a      	strb	r2, [r3, #17]

  /* Disable the DSI wrapper */
  __HAL_DSI_WRAPPER_DISABLE(hdsi);
 80038d4:	2300      	movs	r3, #0
 80038d6:	617b      	str	r3, [r7, #20]
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f022 0208 	bic.w	r2, r2, #8
 80038e8:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80038f4:	f003 0308 	and.w	r3, r3, #8
 80038f8:	617b      	str	r3, [r7, #20]
 80038fa:	697b      	ldr	r3, [r7, #20]

  /* Disable the DSI host */
  __HAL_DSI_DISABLE(hdsi);
 80038fc:	2300      	movs	r3, #0
 80038fe:	613b      	str	r3, [r7, #16]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	685a      	ldr	r2, [r3, #4]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f022 0201 	bic.w	r2, r2, #1
 800390e:	605a      	str	r2, [r3, #4]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	f003 0301 	and.w	r3, r3, #1
 800391a:	613b      	str	r3, [r7, #16]
 800391c:	693b      	ldr	r3, [r7, #16]

  /* D-PHY clock and digital disable */
  hdsi->Instance->PCTLR &= ~(DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f022 0206 	bic.w	r2, r2, #6
 800392e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Turn off the DSI PLL */
  __HAL_DSI_PLL_DISABLE(hdsi);
 8003932:	2300      	movs	r3, #0
 8003934:	60fb      	str	r3, [r7, #12]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f022 0201 	bic.w	r2, r2, #1
 8003946:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8003952:	f003 0301 	and.w	r3, r3, #1
 8003956:	60fb      	str	r3, [r7, #12]
 8003958:	68fb      	ldr	r3, [r7, #12]

  /* Disable the regulator */
  __HAL_DSI_REG_DISABLE(hdsi);
 800395a:	2300      	movs	r3, #0
 800395c:	60bb      	str	r3, [r7, #8]
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800396e:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 800397a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800397e:	60bb      	str	r3, [r7, #8]
 8003980:	68bb      	ldr	r3, [r7, #8]
  }
  /* DeInit the low level hardware */
  hdsi->MspDeInitCallback(hdsi);
#else
  /* DeInit the low level hardware */
  HAL_DSI_MspDeInit(hdsi);
 8003982:	6878      	ldr	r0, [r7, #4]
 8003984:	f000 f818 	bl	80039b8 <HAL_DSI_MspDeInit>
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */

  /* Initialize the error code */
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2200      	movs	r2, #0
 800398c:	615a      	str	r2, [r3, #20]

  /* Initialize the DSI state*/
  hdsi->State = HAL_DSI_STATE_RESET;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2200      	movs	r2, #0
 8003992:	745a      	strb	r2, [r3, #17]

  /* Release Lock */
  __HAL_UNLOCK(hdsi);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2200      	movs	r2, #0
 8003998:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 800399a:	2300      	movs	r3, #0
}
 800399c:	4618      	mov	r0, r3
 800399e:	3718      	adds	r7, #24
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}

080039a4 <HAL_DSI_MspInit>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval None
  */
__weak void HAL_DSI_MspInit(DSI_HandleTypeDef *hdsi)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b083      	sub	sp, #12
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_MspInit could be implemented in the user file
   */
}
 80039ac:	bf00      	nop
 80039ae:	370c      	adds	r7, #12
 80039b0:	46bd      	mov	sp, r7
 80039b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b6:	4770      	bx	lr

080039b8 <HAL_DSI_MspDeInit>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval None
  */
__weak void HAL_DSI_MspDeInit(DSI_HandleTypeDef *hdsi)
{
 80039b8:	b480      	push	{r7}
 80039ba:	b083      	sub	sp, #12
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_MspDeInit could be implemented in the user file
   */
}
 80039c0:	bf00      	nop
 80039c2:	370c      	adds	r7, #12
 80039c4:	46bd      	mov	sp, r7
 80039c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ca:	4770      	bx	lr

080039cc <HAL_DSI_ConfigVideoMode>:
  * @param  VidCfg pointer to a DSI_VidCfgTypeDef structure that contains
  *                the DSI video mode configuration parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigVideoMode(DSI_HandleTypeDef *hdsi, DSI_VidCfgTypeDef *VidCfg)
{
 80039cc:	b480      	push	{r7}
 80039ce:	b083      	sub	sp, #12
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
 80039d4:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	7c1b      	ldrb	r3, [r3, #16]
 80039da:	2b01      	cmp	r3, #1
 80039dc:	d101      	bne.n	80039e2 <HAL_DSI_ConfigVideoMode+0x16>
 80039de:	2302      	movs	r3, #2
 80039e0:	e1ee      	b.n	8003dc0 <HAL_DSI_ConfigVideoMode+0x3f4>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2201      	movs	r2, #1
 80039e6:	741a      	strb	r2, [r3, #16]
  {
    assert_param(IS_DSI_LOOSELY_PACKED(VidCfg->LooselyPacked));
  }

  /* Select video mode by resetting CMDM and DSIM bits */
  hdsi->Instance->MCR &= ~DSI_MCR_CMDM;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f022 0201 	bic.w	r2, r2, #1
 80039f6:	635a      	str	r2, [r3, #52]	; 0x34
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_DSIM;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f022 0201 	bic.w	r2, r2, #1
 8003a08:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Configure the video mode transmission type */
  hdsi->Instance->VMCR &= ~DSI_VMCR_VMT;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f022 0203 	bic.w	r2, r2, #3
 8003a1a:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->Mode;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	68da      	ldr	r2, [r3, #12]
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	430a      	orrs	r2, r1
 8003a2c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Configure the video packet size */
  hdsi->Instance->VPCR &= ~DSI_VPCR_VPSIZE;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681a      	ldr	r2, [r3, #0]
 8003a38:	4b8b      	ldr	r3, [pc, #556]	; (8003c68 <HAL_DSI_ConfigVideoMode+0x29c>)
 8003a3a:	400b      	ands	r3, r1
 8003a3c:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdsi->Instance->VPCR |= VidCfg->PacketSize;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	691a      	ldr	r2, [r3, #16]
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	430a      	orrs	r2, r1
 8003a4e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the chunks number to be transmitted through the DSI link */
  hdsi->Instance->VCCR &= ~DSI_VCCR_NUMC;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681a      	ldr	r2, [r3, #0]
 8003a5a:	4b84      	ldr	r3, [pc, #528]	; (8003c6c <HAL_DSI_ConfigVideoMode+0x2a0>)
 8003a5c:	400b      	ands	r3, r1
 8003a5e:	6413      	str	r3, [r2, #64]	; 0x40
  hdsi->Instance->VCCR |= VidCfg->NumberOfChunks;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	695a      	ldr	r2, [r3, #20]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	430a      	orrs	r2, r1
 8003a70:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the size of the null packet */
  hdsi->Instance->VNPCR &= ~DSI_VNPCR_NPSIZE;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681a      	ldr	r2, [r3, #0]
 8003a7c:	4b7b      	ldr	r3, [pc, #492]	; (8003c6c <HAL_DSI_ConfigVideoMode+0x2a0>)
 8003a7e:	400b      	ands	r3, r1
 8003a80:	6453      	str	r3, [r2, #68]	; 0x44
  hdsi->Instance->VNPCR |= VidCfg->NullPacketSize;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	699a      	ldr	r2, [r3, #24]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	430a      	orrs	r2, r1
 8003a92:	645a      	str	r2, [r3, #68]	; 0x44

  /* Select the virtual channel for the LTDC interface traffic */
  hdsi->Instance->LVCIDR &= ~DSI_LVCIDR_VCID;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	68da      	ldr	r2, [r3, #12]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f022 0203 	bic.w	r2, r2, #3
 8003aa2:	60da      	str	r2, [r3, #12]
  hdsi->Instance->LVCIDR |= VidCfg->VirtualChannelID;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	68d9      	ldr	r1, [r3, #12]
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	681a      	ldr	r2, [r3, #0]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	430a      	orrs	r2, r1
 8003ab4:	60da      	str	r2, [r3, #12]

  /* Configure the polarity of control signals */
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	695a      	ldr	r2, [r3, #20]
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f022 0207 	bic.w	r2, r2, #7
 8003ac4:	615a      	str	r2, [r3, #20]
  hdsi->Instance->LPCR |= (VidCfg->DEPolarity | VidCfg->VSPolarity | VidCfg->HSPolarity);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	6959      	ldr	r1, [r3, #20]
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	6a1b      	ldr	r3, [r3, #32]
 8003ad4:	431a      	orrs	r2, r3
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	69db      	ldr	r3, [r3, #28]
 8003ada:	431a      	orrs	r2, r3
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	430a      	orrs	r2, r1
 8003ae2:	615a      	str	r2, [r3, #20]

  /* Select the color coding for the host */
  hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_COLC;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	691a      	ldr	r2, [r3, #16]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f022 020f 	bic.w	r2, r2, #15
 8003af2:	611a      	str	r2, [r3, #16]
  hdsi->Instance->LCOLCR |= VidCfg->ColorCoding;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	6919      	ldr	r1, [r3, #16]
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	685a      	ldr	r2, [r3, #4]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	430a      	orrs	r2, r1
 8003b04:	611a      	str	r2, [r3, #16]

  /* Select the color coding for the wrapper */
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_COLMUX;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f022 020e 	bic.w	r2, r2, #14
 8003b16:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= ((VidCfg->ColorCoding) << 1U);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f8d3 1400 	ldr.w	r1, [r3, #1024]	; 0x400
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	005a      	lsls	r2, r3, #1
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	430a      	orrs	r2, r1
 8003b2e:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Enable/disable the loosely packed variant to 18-bit configuration */
  if (VidCfg->ColorCoding == DSI_RGB666)
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	2b03      	cmp	r3, #3
 8003b38:	d110      	bne.n	8003b5c <HAL_DSI_ConfigVideoMode+0x190>
  {
    hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_LPE;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	691a      	ldr	r2, [r3, #16]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003b48:	611a      	str	r2, [r3, #16]
    hdsi->Instance->LCOLCR |= VidCfg->LooselyPacked;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	6919      	ldr	r1, [r3, #16]
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	689a      	ldr	r2, [r3, #8]
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	430a      	orrs	r2, r1
 8003b5a:	611a      	str	r2, [r3, #16]
  }

  /* Set the Horizontal Synchronization Active (HSA) in lane byte clock cycles */
  hdsi->Instance->VHSACR &= ~DSI_VHSACR_HSA;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681a      	ldr	r2, [r3, #0]
 8003b66:	4b42      	ldr	r3, [pc, #264]	; (8003c70 <HAL_DSI_ConfigVideoMode+0x2a4>)
 8003b68:	400b      	ands	r3, r1
 8003b6a:	6493      	str	r3, [r2, #72]	; 0x48
  hdsi->Instance->VHSACR |= VidCfg->HorizontalSyncActive;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	430a      	orrs	r2, r1
 8003b7c:	649a      	str	r2, [r3, #72]	; 0x48

  /* Set the Horizontal Back Porch (HBP) in lane byte clock cycles */
  hdsi->Instance->VHBPCR &= ~DSI_VHBPCR_HBP;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	4b39      	ldr	r3, [pc, #228]	; (8003c70 <HAL_DSI_ConfigVideoMode+0x2a4>)
 8003b8a:	400b      	ands	r3, r1
 8003b8c:	64d3      	str	r3, [r2, #76]	; 0x4c
  hdsi->Instance->VHBPCR |= VidCfg->HorizontalBackPorch;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	430a      	orrs	r2, r1
 8003b9e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the total line time (HLINE=HSA+HBP+HACT+HFP) in lane byte clock cycles */
  hdsi->Instance->VLCR &= ~DSI_VLCR_HLINE;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681a      	ldr	r2, [r3, #0]
 8003baa:	4b32      	ldr	r3, [pc, #200]	; (8003c74 <HAL_DSI_ConfigVideoMode+0x2a8>)
 8003bac:	400b      	ands	r3, r1
 8003bae:	6513      	str	r3, [r2, #80]	; 0x50
  hdsi->Instance->VLCR |= VidCfg->HorizontalLine;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	430a      	orrs	r2, r1
 8003bc0:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Vertical Synchronization Active (VSA) */
  hdsi->Instance->VVSACR &= ~DSI_VVSACR_VSA;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681a      	ldr	r2, [r3, #0]
 8003bcc:	4b2a      	ldr	r3, [pc, #168]	; (8003c78 <HAL_DSI_ConfigVideoMode+0x2ac>)
 8003bce:	400b      	ands	r3, r1
 8003bd0:	6553      	str	r3, [r2, #84]	; 0x54
  hdsi->Instance->VVSACR |= VidCfg->VerticalSyncActive;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	430a      	orrs	r2, r1
 8003be2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Vertical Back Porch (VBP)*/
  hdsi->Instance->VVBPCR &= ~DSI_VVBPCR_VBP;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681a      	ldr	r2, [r3, #0]
 8003bee:	4b22      	ldr	r3, [pc, #136]	; (8003c78 <HAL_DSI_ConfigVideoMode+0x2ac>)
 8003bf0:	400b      	ands	r3, r1
 8003bf2:	6593      	str	r3, [r2, #88]	; 0x58
  hdsi->Instance->VVBPCR |= VidCfg->VerticalBackPorch;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	430a      	orrs	r2, r1
 8003c04:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the Vertical Front Porch (VFP)*/
  hdsi->Instance->VVFPCR &= ~DSI_VVFPCR_VFP;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681a      	ldr	r2, [r3, #0]
 8003c10:	4b19      	ldr	r3, [pc, #100]	; (8003c78 <HAL_DSI_ConfigVideoMode+0x2ac>)
 8003c12:	400b      	ands	r3, r1
 8003c14:	65d3      	str	r3, [r2, #92]	; 0x5c
  hdsi->Instance->VVFPCR |= VidCfg->VerticalFrontPorch;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	430a      	orrs	r2, r1
 8003c26:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set the Vertical Active period*/
  hdsi->Instance->VVACR &= ~DSI_VVACR_VA;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681a      	ldr	r2, [r3, #0]
 8003c32:	4b0d      	ldr	r3, [pc, #52]	; (8003c68 <HAL_DSI_ConfigVideoMode+0x29c>)
 8003c34:	400b      	ands	r3, r1
 8003c36:	6613      	str	r3, [r2, #96]	; 0x60
  hdsi->Instance->VVACR |= VidCfg->VerticalActive;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	430a      	orrs	r2, r1
 8003c48:	661a      	str	r2, [r3, #96]	; 0x60

  /* Configure the command transmission mode */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPCE;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003c58:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPCommandEnable;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c64:	e00a      	b.n	8003c7c <HAL_DSI_ConfigVideoMode+0x2b0>
 8003c66:	bf00      	nop
 8003c68:	ffffc000 	.word	0xffffc000
 8003c6c:	ffffe000 	.word	0xffffe000
 8003c70:	fffff000 	.word	0xfffff000
 8003c74:	ffff8000 	.word	0xffff8000
 8003c78:	fffffc00 	.word	0xfffffc00
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	430a      	orrs	r2, r1
 8003c82:	639a      	str	r2, [r3, #56]	; 0x38

  /* Low power largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_LPSIZE;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	699a      	ldr	r2, [r3, #24]
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f422 027f 	bic.w	r2, r2, #16711680	; 0xff0000
 8003c92:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= ((VidCfg->LPLargestPacketSize) << 16U);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	6999      	ldr	r1, [r3, #24]
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c9e:	041a      	lsls	r2, r3, #16
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	430a      	orrs	r2, r1
 8003ca6:	619a      	str	r2, [r3, #24]

  /* Low power VACT largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_VLPSIZE;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	699a      	ldr	r2, [r3, #24]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003cb6:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= VidCfg->LPVACTLargestPacketSize;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	6999      	ldr	r1, [r3, #24]
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	430a      	orrs	r2, r1
 8003cc8:	619a      	str	r2, [r3, #24]

  /* Enable LP transition in HFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHFPE;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003cd8:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalFrontPorchEnable;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	430a      	orrs	r2, r1
 8003cea:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in HBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHBPE;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003cfa:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalBackPorchEnable;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	430a      	orrs	r2, r1
 8003d0c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VACT period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVAE;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d1c:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalActiveEnable;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	430a      	orrs	r2, r1
 8003d2e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVFPE;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d3e:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalFrontPorchEnable;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	430a      	orrs	r2, r1
 8003d50:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVBPE;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003d60:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalBackPorchEnable;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	430a      	orrs	r2, r1
 8003d72:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in vertical sync period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVSAE;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003d82:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalSyncActiveEnable;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	430a      	orrs	r2, r1
 8003d94:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the request for an acknowledge response at the end of a frame */
  hdsi->Instance->VMCR &= ~DSI_VMCR_FBTAAE;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003da4:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->FrameBTAAcknowledgeEnable;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	430a      	orrs	r2, r1
 8003db6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003dbe:	2300      	movs	r3, #0
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	370c      	adds	r7, #12
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dca:	4770      	bx	lr

08003dcc <HAL_DSI_Start>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Start(DSI_HandleTypeDef *hdsi)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	b085      	sub	sp, #20
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	7c1b      	ldrb	r3, [r3, #16]
 8003dd8:	2b01      	cmp	r3, #1
 8003dda:	d101      	bne.n	8003de0 <HAL_DSI_Start+0x14>
 8003ddc:	2302      	movs	r3, #2
 8003dde:	e02b      	b.n	8003e38 <HAL_DSI_Start+0x6c>
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2201      	movs	r2, #1
 8003de4:	741a      	strb	r2, [r3, #16]

  /* Enable the DSI host */
  __HAL_DSI_ENABLE(hdsi);
 8003de6:	2300      	movs	r3, #0
 8003de8:	60fb      	str	r3, [r7, #12]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	685a      	ldr	r2, [r3, #4]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f042 0201 	orr.w	r2, r2, #1
 8003df8:	605a      	str	r2, [r3, #4]
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	f003 0301 	and.w	r3, r3, #1
 8003e04:	60fb      	str	r3, [r7, #12]
 8003e06:	68fb      	ldr	r3, [r7, #12]

  /* Enable the DSI wrapper */
  __HAL_DSI_WRAPPER_ENABLE(hdsi);
 8003e08:	2300      	movs	r3, #0
 8003e0a:	60bb      	str	r3, [r7, #8]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f042 0208 	orr.w	r2, r2, #8
 8003e1c:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8003e28:	f003 0308 	and.w	r3, r3, #8
 8003e2c:	60bb      	str	r3, [r7, #8]
 8003e2e:	68bb      	ldr	r3, [r7, #8]

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2200      	movs	r2, #0
 8003e34:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003e36:	2300      	movs	r3, #0
}
 8003e38:	4618      	mov	r0, r3
 8003e3a:	3714      	adds	r7, #20
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e42:	4770      	bx	lr

08003e44 <HAL_DSI_ShortWrite>:
HAL_StatusTypeDef HAL_DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                     uint32_t ChannelID,
                                     uint32_t Mode,
                                     uint32_t Param1,
                                     uint32_t Param2)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b088      	sub	sp, #32
 8003e48:	af02      	add	r7, sp, #8
 8003e4a:	60f8      	str	r0, [r7, #12]
 8003e4c:	60b9      	str	r1, [r7, #8]
 8003e4e:	607a      	str	r2, [r7, #4]
 8003e50:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  /* Check the parameters */
  assert_param(IS_DSI_SHORT_WRITE_PACKET_TYPE(Mode));

  /* Process locked */
  __HAL_LOCK(hdsi);
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	7c1b      	ldrb	r3, [r3, #16]
 8003e56:	2b01      	cmp	r3, #1
 8003e58:	d101      	bne.n	8003e5e <HAL_DSI_ShortWrite+0x1a>
 8003e5a:	2302      	movs	r3, #2
 8003e5c:	e010      	b.n	8003e80 <HAL_DSI_ShortWrite+0x3c>
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	2201      	movs	r2, #1
 8003e62:	741a      	strb	r2, [r3, #16]

  status = DSI_ShortWrite(hdsi, ChannelID, Mode, Param1, Param2);
 8003e64:	6a3b      	ldr	r3, [r7, #32]
 8003e66:	9300      	str	r3, [sp, #0]
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	687a      	ldr	r2, [r7, #4]
 8003e6c:	68b9      	ldr	r1, [r7, #8]
 8003e6e:	68f8      	ldr	r0, [r7, #12]
 8003e70:	f7ff fbdb 	bl	800362a <DSI_ShortWrite>
 8003e74:	4603      	mov	r3, r0
 8003e76:	75fb      	strb	r3, [r7, #23]

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	741a      	strb	r2, [r3, #16]

  return status;
 8003e7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e80:	4618      	mov	r0, r3
 8003e82:	3718      	adds	r7, #24
 8003e84:	46bd      	mov	sp, r7
 8003e86:	bd80      	pop	{r7, pc}

08003e88 <HAL_DSI_LongWrite>:
                                    uint32_t ChannelID,
                                    uint32_t Mode,
                                    uint32_t NbParams,
                                    uint32_t Param1,
                                    uint8_t *ParametersTable)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b08c      	sub	sp, #48	; 0x30
 8003e8c:	af02      	add	r7, sp, #8
 8003e8e:	60f8      	str	r0, [r7, #12]
 8003e90:	60b9      	str	r1, [r7, #8]
 8003e92:	607a      	str	r2, [r7, #4]
 8003e94:	603b      	str	r3, [r7, #0]
  uint32_t uicounter;
  uint32_t nbBytes;
  uint32_t count;
  uint32_t tickstart;
  uint32_t fifoword;
  uint8_t *pparams = ParametersTable;
 8003e96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e98:	61bb      	str	r3, [r7, #24]

  /* Process locked */
  __HAL_LOCK(hdsi);
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	7c1b      	ldrb	r3, [r3, #16]
 8003e9e:	2b01      	cmp	r3, #1
 8003ea0:	d101      	bne.n	8003ea6 <HAL_DSI_LongWrite+0x1e>
 8003ea2:	2302      	movs	r3, #2
 8003ea4:	e083      	b.n	8003fae <HAL_DSI_LongWrite+0x126>
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2201      	movs	r2, #1
 8003eaa:	741a      	strb	r2, [r3, #16]

  /* Check the parameters */
  assert_param(IS_DSI_LONG_WRITE_PACKET_TYPE(Mode));

  /* Get tick */
  tickstart = HAL_GetTick();
 8003eac:	f7fe fdf2 	bl	8002a94 <HAL_GetTick>
 8003eb0:	6178      	str	r0, [r7, #20]

  /* Wait for Command FIFO Empty */
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8003eb2:	e00b      	b.n	8003ecc <HAL_DSI_LongWrite+0x44>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8003eb4:	f7fe fdee 	bl	8002a94 <HAL_GetTick>
 8003eb8:	4602      	mov	r2, r0
 8003eba:	697b      	ldr	r3, [r7, #20]
 8003ebc:	1ad3      	subs	r3, r2, r3
 8003ebe:	2b64      	cmp	r3, #100	; 0x64
 8003ec0:	d904      	bls.n	8003ecc <HAL_DSI_LongWrite+0x44>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hdsi);
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	741a      	strb	r2, [r3, #16]

      return HAL_TIMEOUT;
 8003ec8:	2303      	movs	r3, #3
 8003eca:	e070      	b.n	8003fae <HAL_DSI_LongWrite+0x126>
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ed2:	f003 0301 	and.w	r3, r3, #1
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d0ec      	beq.n	8003eb4 <HAL_DSI_LongWrite+0x2c>
    }
  }

  /* Set the DCS code on payload byte 1, and the other parameters on the write FIFO command*/
  fifoword = Param1;
 8003eda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003edc:	61fb      	str	r3, [r7, #28]
  nbBytes = (NbParams < 3U) ? NbParams : 3U;
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	2b03      	cmp	r3, #3
 8003ee2:	bf28      	it	cs
 8003ee4:	2303      	movcs	r3, #3
 8003ee6:	613b      	str	r3, [r7, #16]

  for (count = 0U; count < nbBytes; count++)
 8003ee8:	2300      	movs	r3, #0
 8003eea:	623b      	str	r3, [r7, #32]
 8003eec:	e00f      	b.n	8003f0e <HAL_DSI_LongWrite+0x86>
  {
    fifoword |= (((uint32_t)(*(pparams + count))) << (8U + (8U * count)));
 8003eee:	69ba      	ldr	r2, [r7, #24]
 8003ef0:	6a3b      	ldr	r3, [r7, #32]
 8003ef2:	4413      	add	r3, r2
 8003ef4:	781b      	ldrb	r3, [r3, #0]
 8003ef6:	461a      	mov	r2, r3
 8003ef8:	6a3b      	ldr	r3, [r7, #32]
 8003efa:	3301      	adds	r3, #1
 8003efc:	00db      	lsls	r3, r3, #3
 8003efe:	fa02 f303 	lsl.w	r3, r2, r3
 8003f02:	69fa      	ldr	r2, [r7, #28]
 8003f04:	4313      	orrs	r3, r2
 8003f06:	61fb      	str	r3, [r7, #28]
  for (count = 0U; count < nbBytes; count++)
 8003f08:	6a3b      	ldr	r3, [r7, #32]
 8003f0a:	3301      	adds	r3, #1
 8003f0c:	623b      	str	r3, [r7, #32]
 8003f0e:	6a3a      	ldr	r2, [r7, #32]
 8003f10:	693b      	ldr	r3, [r7, #16]
 8003f12:	429a      	cmp	r2, r3
 8003f14:	d3eb      	bcc.n	8003eee <HAL_DSI_LongWrite+0x66>
  }
  hdsi->Instance->GPDR = fifoword;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	69fa      	ldr	r2, [r7, #28]
 8003f1c:	671a      	str	r2, [r3, #112]	; 0x70

  uicounter = NbParams - nbBytes;
 8003f1e:	683a      	ldr	r2, [r7, #0]
 8003f20:	693b      	ldr	r3, [r7, #16]
 8003f22:	1ad3      	subs	r3, r2, r3
 8003f24:	627b      	str	r3, [r7, #36]	; 0x24
  pparams += nbBytes;
 8003f26:	69ba      	ldr	r2, [r7, #24]
 8003f28:	693b      	ldr	r3, [r7, #16]
 8003f2a:	4413      	add	r3, r2
 8003f2c:	61bb      	str	r3, [r7, #24]
  /* Set the Next parameters on the write FIFO command*/
  while (uicounter != 0U)
 8003f2e:	e028      	b.n	8003f82 <HAL_DSI_LongWrite+0xfa>
  {
    nbBytes = (uicounter < 4U) ? uicounter : 4U;
 8003f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f32:	2b04      	cmp	r3, #4
 8003f34:	bf28      	it	cs
 8003f36:	2304      	movcs	r3, #4
 8003f38:	613b      	str	r3, [r7, #16]
    fifoword = 0U;
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	61fb      	str	r3, [r7, #28]
    for (count = 0U; count < nbBytes; count++)
 8003f3e:	2300      	movs	r3, #0
 8003f40:	623b      	str	r3, [r7, #32]
 8003f42:	e00e      	b.n	8003f62 <HAL_DSI_LongWrite+0xda>
    {
      fifoword |= (((uint32_t)(*(pparams + count))) << (8U * count));
 8003f44:	69ba      	ldr	r2, [r7, #24]
 8003f46:	6a3b      	ldr	r3, [r7, #32]
 8003f48:	4413      	add	r3, r2
 8003f4a:	781b      	ldrb	r3, [r3, #0]
 8003f4c:	461a      	mov	r2, r3
 8003f4e:	6a3b      	ldr	r3, [r7, #32]
 8003f50:	00db      	lsls	r3, r3, #3
 8003f52:	fa02 f303 	lsl.w	r3, r2, r3
 8003f56:	69fa      	ldr	r2, [r7, #28]
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	61fb      	str	r3, [r7, #28]
    for (count = 0U; count < nbBytes; count++)
 8003f5c:	6a3b      	ldr	r3, [r7, #32]
 8003f5e:	3301      	adds	r3, #1
 8003f60:	623b      	str	r3, [r7, #32]
 8003f62:	6a3a      	ldr	r2, [r7, #32]
 8003f64:	693b      	ldr	r3, [r7, #16]
 8003f66:	429a      	cmp	r2, r3
 8003f68:	d3ec      	bcc.n	8003f44 <HAL_DSI_LongWrite+0xbc>
    }
    hdsi->Instance->GPDR = fifoword;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	69fa      	ldr	r2, [r7, #28]
 8003f70:	671a      	str	r2, [r3, #112]	; 0x70

    uicounter -= nbBytes;
 8003f72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f74:	693b      	ldr	r3, [r7, #16]
 8003f76:	1ad3      	subs	r3, r2, r3
 8003f78:	627b      	str	r3, [r7, #36]	; 0x24
    pparams += nbBytes;
 8003f7a:	69ba      	ldr	r2, [r7, #24]
 8003f7c:	693b      	ldr	r3, [r7, #16]
 8003f7e:	4413      	add	r3, r2
 8003f80:	61bb      	str	r3, [r7, #24]
  while (uicounter != 0U)
 8003f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d1d3      	bne.n	8003f30 <HAL_DSI_LongWrite+0xa8>
  }

  /* Configure the packet to send a long DCS command */
  DSI_ConfigPacketHeader(hdsi->Instance,
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	6818      	ldr	r0, [r3, #0]
                         ChannelID,
                         Mode,
                         ((NbParams + 1U) & 0x00FFU),
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	3301      	adds	r3, #1
  DSI_ConfigPacketHeader(hdsi->Instance,
 8003f90:	b2da      	uxtb	r2, r3
                         (((NbParams + 1U) & 0xFF00U) >> 8U));
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	3301      	adds	r3, #1
 8003f96:	0a1b      	lsrs	r3, r3, #8
  DSI_ConfigPacketHeader(hdsi->Instance,
 8003f98:	b2db      	uxtb	r3, r3
 8003f9a:	9300      	str	r3, [sp, #0]
 8003f9c:	4613      	mov	r3, r2
 8003f9e:	687a      	ldr	r2, [r7, #4]
 8003fa0:	68b9      	ldr	r1, [r7, #8]
 8003fa2:	f7ff fb29 	bl	80035f8 <DSI_ConfigPacketHeader>

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	2200      	movs	r2, #0
 8003faa:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003fac:	2300      	movs	r3, #0
}
 8003fae:	4618      	mov	r0, r3
 8003fb0:	3728      	adds	r7, #40	; 0x28
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}
	...

08003fb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b089      	sub	sp, #36	; 0x24
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
 8003fc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003fca:	2300      	movs	r3, #0
 8003fcc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003fce:	2300      	movs	r3, #0
 8003fd0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	61fb      	str	r3, [r7, #28]
 8003fd6:	e175      	b.n	80042c4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003fd8:	2201      	movs	r2, #1
 8003fda:	69fb      	ldr	r3, [r7, #28]
 8003fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	697a      	ldr	r2, [r7, #20]
 8003fe8:	4013      	ands	r3, r2
 8003fea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003fec:	693a      	ldr	r2, [r7, #16]
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	429a      	cmp	r2, r3
 8003ff2:	f040 8164 	bne.w	80042be <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	f003 0303 	and.w	r3, r3, #3
 8003ffe:	2b01      	cmp	r3, #1
 8004000:	d005      	beq.n	800400e <HAL_GPIO_Init+0x56>
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	f003 0303 	and.w	r3, r3, #3
 800400a:	2b02      	cmp	r3, #2
 800400c:	d130      	bne.n	8004070 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	689b      	ldr	r3, [r3, #8]
 8004012:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004014:	69fb      	ldr	r3, [r7, #28]
 8004016:	005b      	lsls	r3, r3, #1
 8004018:	2203      	movs	r2, #3
 800401a:	fa02 f303 	lsl.w	r3, r2, r3
 800401e:	43db      	mvns	r3, r3
 8004020:	69ba      	ldr	r2, [r7, #24]
 8004022:	4013      	ands	r3, r2
 8004024:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	68da      	ldr	r2, [r3, #12]
 800402a:	69fb      	ldr	r3, [r7, #28]
 800402c:	005b      	lsls	r3, r3, #1
 800402e:	fa02 f303 	lsl.w	r3, r2, r3
 8004032:	69ba      	ldr	r2, [r7, #24]
 8004034:	4313      	orrs	r3, r2
 8004036:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	69ba      	ldr	r2, [r7, #24]
 800403c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004044:	2201      	movs	r2, #1
 8004046:	69fb      	ldr	r3, [r7, #28]
 8004048:	fa02 f303 	lsl.w	r3, r2, r3
 800404c:	43db      	mvns	r3, r3
 800404e:	69ba      	ldr	r2, [r7, #24]
 8004050:	4013      	ands	r3, r2
 8004052:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	685b      	ldr	r3, [r3, #4]
 8004058:	091b      	lsrs	r3, r3, #4
 800405a:	f003 0201 	and.w	r2, r3, #1
 800405e:	69fb      	ldr	r3, [r7, #28]
 8004060:	fa02 f303 	lsl.w	r3, r2, r3
 8004064:	69ba      	ldr	r2, [r7, #24]
 8004066:	4313      	orrs	r3, r2
 8004068:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	69ba      	ldr	r2, [r7, #24]
 800406e:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	f003 0303 	and.w	r3, r3, #3
 8004078:	2b03      	cmp	r3, #3
 800407a:	d017      	beq.n	80040ac <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	68db      	ldr	r3, [r3, #12]
 8004080:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004082:	69fb      	ldr	r3, [r7, #28]
 8004084:	005b      	lsls	r3, r3, #1
 8004086:	2203      	movs	r2, #3
 8004088:	fa02 f303 	lsl.w	r3, r2, r3
 800408c:	43db      	mvns	r3, r3
 800408e:	69ba      	ldr	r2, [r7, #24]
 8004090:	4013      	ands	r3, r2
 8004092:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	689a      	ldr	r2, [r3, #8]
 8004098:	69fb      	ldr	r3, [r7, #28]
 800409a:	005b      	lsls	r3, r3, #1
 800409c:	fa02 f303 	lsl.w	r3, r2, r3
 80040a0:	69ba      	ldr	r2, [r7, #24]
 80040a2:	4313      	orrs	r3, r2
 80040a4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	69ba      	ldr	r2, [r7, #24]
 80040aa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	685b      	ldr	r3, [r3, #4]
 80040b0:	f003 0303 	and.w	r3, r3, #3
 80040b4:	2b02      	cmp	r3, #2
 80040b6:	d123      	bne.n	8004100 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80040b8:	69fb      	ldr	r3, [r7, #28]
 80040ba:	08da      	lsrs	r2, r3, #3
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	3208      	adds	r2, #8
 80040c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80040c6:	69fb      	ldr	r3, [r7, #28]
 80040c8:	f003 0307 	and.w	r3, r3, #7
 80040cc:	009b      	lsls	r3, r3, #2
 80040ce:	220f      	movs	r2, #15
 80040d0:	fa02 f303 	lsl.w	r3, r2, r3
 80040d4:	43db      	mvns	r3, r3
 80040d6:	69ba      	ldr	r2, [r7, #24]
 80040d8:	4013      	ands	r3, r2
 80040da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	691a      	ldr	r2, [r3, #16]
 80040e0:	69fb      	ldr	r3, [r7, #28]
 80040e2:	f003 0307 	and.w	r3, r3, #7
 80040e6:	009b      	lsls	r3, r3, #2
 80040e8:	fa02 f303 	lsl.w	r3, r2, r3
 80040ec:	69ba      	ldr	r2, [r7, #24]
 80040ee:	4313      	orrs	r3, r2
 80040f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80040f2:	69fb      	ldr	r3, [r7, #28]
 80040f4:	08da      	lsrs	r2, r3, #3
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	3208      	adds	r2, #8
 80040fa:	69b9      	ldr	r1, [r7, #24]
 80040fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004106:	69fb      	ldr	r3, [r7, #28]
 8004108:	005b      	lsls	r3, r3, #1
 800410a:	2203      	movs	r2, #3
 800410c:	fa02 f303 	lsl.w	r3, r2, r3
 8004110:	43db      	mvns	r3, r3
 8004112:	69ba      	ldr	r2, [r7, #24]
 8004114:	4013      	ands	r3, r2
 8004116:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	f003 0203 	and.w	r2, r3, #3
 8004120:	69fb      	ldr	r3, [r7, #28]
 8004122:	005b      	lsls	r3, r3, #1
 8004124:	fa02 f303 	lsl.w	r3, r2, r3
 8004128:	69ba      	ldr	r2, [r7, #24]
 800412a:	4313      	orrs	r3, r2
 800412c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	69ba      	ldr	r2, [r7, #24]
 8004132:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800413c:	2b00      	cmp	r3, #0
 800413e:	f000 80be 	beq.w	80042be <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004142:	4b66      	ldr	r3, [pc, #408]	; (80042dc <HAL_GPIO_Init+0x324>)
 8004144:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004146:	4a65      	ldr	r2, [pc, #404]	; (80042dc <HAL_GPIO_Init+0x324>)
 8004148:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800414c:	6453      	str	r3, [r2, #68]	; 0x44
 800414e:	4b63      	ldr	r3, [pc, #396]	; (80042dc <HAL_GPIO_Init+0x324>)
 8004150:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004152:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004156:	60fb      	str	r3, [r7, #12]
 8004158:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800415a:	4a61      	ldr	r2, [pc, #388]	; (80042e0 <HAL_GPIO_Init+0x328>)
 800415c:	69fb      	ldr	r3, [r7, #28]
 800415e:	089b      	lsrs	r3, r3, #2
 8004160:	3302      	adds	r3, #2
 8004162:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004166:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004168:	69fb      	ldr	r3, [r7, #28]
 800416a:	f003 0303 	and.w	r3, r3, #3
 800416e:	009b      	lsls	r3, r3, #2
 8004170:	220f      	movs	r2, #15
 8004172:	fa02 f303 	lsl.w	r3, r2, r3
 8004176:	43db      	mvns	r3, r3
 8004178:	69ba      	ldr	r2, [r7, #24]
 800417a:	4013      	ands	r3, r2
 800417c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	4a58      	ldr	r2, [pc, #352]	; (80042e4 <HAL_GPIO_Init+0x32c>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d037      	beq.n	80041f6 <HAL_GPIO_Init+0x23e>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	4a57      	ldr	r2, [pc, #348]	; (80042e8 <HAL_GPIO_Init+0x330>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d031      	beq.n	80041f2 <HAL_GPIO_Init+0x23a>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	4a56      	ldr	r2, [pc, #344]	; (80042ec <HAL_GPIO_Init+0x334>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d02b      	beq.n	80041ee <HAL_GPIO_Init+0x236>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	4a55      	ldr	r2, [pc, #340]	; (80042f0 <HAL_GPIO_Init+0x338>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d025      	beq.n	80041ea <HAL_GPIO_Init+0x232>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	4a54      	ldr	r2, [pc, #336]	; (80042f4 <HAL_GPIO_Init+0x33c>)
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d01f      	beq.n	80041e6 <HAL_GPIO_Init+0x22e>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	4a53      	ldr	r2, [pc, #332]	; (80042f8 <HAL_GPIO_Init+0x340>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d019      	beq.n	80041e2 <HAL_GPIO_Init+0x22a>
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	4a52      	ldr	r2, [pc, #328]	; (80042fc <HAL_GPIO_Init+0x344>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d013      	beq.n	80041de <HAL_GPIO_Init+0x226>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	4a51      	ldr	r2, [pc, #324]	; (8004300 <HAL_GPIO_Init+0x348>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d00d      	beq.n	80041da <HAL_GPIO_Init+0x222>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	4a50      	ldr	r2, [pc, #320]	; (8004304 <HAL_GPIO_Init+0x34c>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d007      	beq.n	80041d6 <HAL_GPIO_Init+0x21e>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	4a4f      	ldr	r2, [pc, #316]	; (8004308 <HAL_GPIO_Init+0x350>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d101      	bne.n	80041d2 <HAL_GPIO_Init+0x21a>
 80041ce:	2309      	movs	r3, #9
 80041d0:	e012      	b.n	80041f8 <HAL_GPIO_Init+0x240>
 80041d2:	230a      	movs	r3, #10
 80041d4:	e010      	b.n	80041f8 <HAL_GPIO_Init+0x240>
 80041d6:	2308      	movs	r3, #8
 80041d8:	e00e      	b.n	80041f8 <HAL_GPIO_Init+0x240>
 80041da:	2307      	movs	r3, #7
 80041dc:	e00c      	b.n	80041f8 <HAL_GPIO_Init+0x240>
 80041de:	2306      	movs	r3, #6
 80041e0:	e00a      	b.n	80041f8 <HAL_GPIO_Init+0x240>
 80041e2:	2305      	movs	r3, #5
 80041e4:	e008      	b.n	80041f8 <HAL_GPIO_Init+0x240>
 80041e6:	2304      	movs	r3, #4
 80041e8:	e006      	b.n	80041f8 <HAL_GPIO_Init+0x240>
 80041ea:	2303      	movs	r3, #3
 80041ec:	e004      	b.n	80041f8 <HAL_GPIO_Init+0x240>
 80041ee:	2302      	movs	r3, #2
 80041f0:	e002      	b.n	80041f8 <HAL_GPIO_Init+0x240>
 80041f2:	2301      	movs	r3, #1
 80041f4:	e000      	b.n	80041f8 <HAL_GPIO_Init+0x240>
 80041f6:	2300      	movs	r3, #0
 80041f8:	69fa      	ldr	r2, [r7, #28]
 80041fa:	f002 0203 	and.w	r2, r2, #3
 80041fe:	0092      	lsls	r2, r2, #2
 8004200:	4093      	lsls	r3, r2
 8004202:	69ba      	ldr	r2, [r7, #24]
 8004204:	4313      	orrs	r3, r2
 8004206:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004208:	4935      	ldr	r1, [pc, #212]	; (80042e0 <HAL_GPIO_Init+0x328>)
 800420a:	69fb      	ldr	r3, [r7, #28]
 800420c:	089b      	lsrs	r3, r3, #2
 800420e:	3302      	adds	r3, #2
 8004210:	69ba      	ldr	r2, [r7, #24]
 8004212:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004216:	4b3d      	ldr	r3, [pc, #244]	; (800430c <HAL_GPIO_Init+0x354>)
 8004218:	689b      	ldr	r3, [r3, #8]
 800421a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800421c:	693b      	ldr	r3, [r7, #16]
 800421e:	43db      	mvns	r3, r3
 8004220:	69ba      	ldr	r2, [r7, #24]
 8004222:	4013      	ands	r3, r2
 8004224:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800422e:	2b00      	cmp	r3, #0
 8004230:	d003      	beq.n	800423a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004232:	69ba      	ldr	r2, [r7, #24]
 8004234:	693b      	ldr	r3, [r7, #16]
 8004236:	4313      	orrs	r3, r2
 8004238:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800423a:	4a34      	ldr	r2, [pc, #208]	; (800430c <HAL_GPIO_Init+0x354>)
 800423c:	69bb      	ldr	r3, [r7, #24]
 800423e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004240:	4b32      	ldr	r3, [pc, #200]	; (800430c <HAL_GPIO_Init+0x354>)
 8004242:	68db      	ldr	r3, [r3, #12]
 8004244:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004246:	693b      	ldr	r3, [r7, #16]
 8004248:	43db      	mvns	r3, r3
 800424a:	69ba      	ldr	r2, [r7, #24]
 800424c:	4013      	ands	r3, r2
 800424e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004258:	2b00      	cmp	r3, #0
 800425a:	d003      	beq.n	8004264 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800425c:	69ba      	ldr	r2, [r7, #24]
 800425e:	693b      	ldr	r3, [r7, #16]
 8004260:	4313      	orrs	r3, r2
 8004262:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004264:	4a29      	ldr	r2, [pc, #164]	; (800430c <HAL_GPIO_Init+0x354>)
 8004266:	69bb      	ldr	r3, [r7, #24]
 8004268:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800426a:	4b28      	ldr	r3, [pc, #160]	; (800430c <HAL_GPIO_Init+0x354>)
 800426c:	685b      	ldr	r3, [r3, #4]
 800426e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004270:	693b      	ldr	r3, [r7, #16]
 8004272:	43db      	mvns	r3, r3
 8004274:	69ba      	ldr	r2, [r7, #24]
 8004276:	4013      	ands	r3, r2
 8004278:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004282:	2b00      	cmp	r3, #0
 8004284:	d003      	beq.n	800428e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004286:	69ba      	ldr	r2, [r7, #24]
 8004288:	693b      	ldr	r3, [r7, #16]
 800428a:	4313      	orrs	r3, r2
 800428c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800428e:	4a1f      	ldr	r2, [pc, #124]	; (800430c <HAL_GPIO_Init+0x354>)
 8004290:	69bb      	ldr	r3, [r7, #24]
 8004292:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004294:	4b1d      	ldr	r3, [pc, #116]	; (800430c <HAL_GPIO_Init+0x354>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800429a:	693b      	ldr	r3, [r7, #16]
 800429c:	43db      	mvns	r3, r3
 800429e:	69ba      	ldr	r2, [r7, #24]
 80042a0:	4013      	ands	r3, r2
 80042a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d003      	beq.n	80042b8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80042b0:	69ba      	ldr	r2, [r7, #24]
 80042b2:	693b      	ldr	r3, [r7, #16]
 80042b4:	4313      	orrs	r3, r2
 80042b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80042b8:	4a14      	ldr	r2, [pc, #80]	; (800430c <HAL_GPIO_Init+0x354>)
 80042ba:	69bb      	ldr	r3, [r7, #24]
 80042bc:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80042be:	69fb      	ldr	r3, [r7, #28]
 80042c0:	3301      	adds	r3, #1
 80042c2:	61fb      	str	r3, [r7, #28]
 80042c4:	69fb      	ldr	r3, [r7, #28]
 80042c6:	2b0f      	cmp	r3, #15
 80042c8:	f67f ae86 	bls.w	8003fd8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80042cc:	bf00      	nop
 80042ce:	bf00      	nop
 80042d0:	3724      	adds	r7, #36	; 0x24
 80042d2:	46bd      	mov	sp, r7
 80042d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d8:	4770      	bx	lr
 80042da:	bf00      	nop
 80042dc:	40023800 	.word	0x40023800
 80042e0:	40013800 	.word	0x40013800
 80042e4:	40020000 	.word	0x40020000
 80042e8:	40020400 	.word	0x40020400
 80042ec:	40020800 	.word	0x40020800
 80042f0:	40020c00 	.word	0x40020c00
 80042f4:	40021000 	.word	0x40021000
 80042f8:	40021400 	.word	0x40021400
 80042fc:	40021800 	.word	0x40021800
 8004300:	40021c00 	.word	0x40021c00
 8004304:	40022000 	.word	0x40022000
 8004308:	40022400 	.word	0x40022400
 800430c:	40013c00 	.word	0x40013c00

08004310 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004310:	b480      	push	{r7}
 8004312:	b085      	sub	sp, #20
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
 8004318:	460b      	mov	r3, r1
 800431a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	691a      	ldr	r2, [r3, #16]
 8004320:	887b      	ldrh	r3, [r7, #2]
 8004322:	4013      	ands	r3, r2
 8004324:	2b00      	cmp	r3, #0
 8004326:	d002      	beq.n	800432e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004328:	2301      	movs	r3, #1
 800432a:	73fb      	strb	r3, [r7, #15]
 800432c:	e001      	b.n	8004332 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800432e:	2300      	movs	r3, #0
 8004330:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004332:	7bfb      	ldrb	r3, [r7, #15]
}
 8004334:	4618      	mov	r0, r3
 8004336:	3714      	adds	r7, #20
 8004338:	46bd      	mov	sp, r7
 800433a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433e:	4770      	bx	lr

08004340 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004340:	b480      	push	{r7}
 8004342:	b083      	sub	sp, #12
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
 8004348:	460b      	mov	r3, r1
 800434a:	807b      	strh	r3, [r7, #2]
 800434c:	4613      	mov	r3, r2
 800434e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004350:	787b      	ldrb	r3, [r7, #1]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d003      	beq.n	800435e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004356:	887a      	ldrh	r2, [r7, #2]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800435c:	e003      	b.n	8004366 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800435e:	887b      	ldrh	r3, [r7, #2]
 8004360:	041a      	lsls	r2, r3, #16
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	619a      	str	r2, [r3, #24]
}
 8004366:	bf00      	nop
 8004368:	370c      	adds	r7, #12
 800436a:	46bd      	mov	sp, r7
 800436c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004370:	4770      	bx	lr
	...

08004374 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b082      	sub	sp, #8
 8004378:	af00      	add	r7, sp, #0
 800437a:	4603      	mov	r3, r0
 800437c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800437e:	4b08      	ldr	r3, [pc, #32]	; (80043a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004380:	695a      	ldr	r2, [r3, #20]
 8004382:	88fb      	ldrh	r3, [r7, #6]
 8004384:	4013      	ands	r3, r2
 8004386:	2b00      	cmp	r3, #0
 8004388:	d006      	beq.n	8004398 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800438a:	4a05      	ldr	r2, [pc, #20]	; (80043a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800438c:	88fb      	ldrh	r3, [r7, #6]
 800438e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004390:	88fb      	ldrh	r3, [r7, #6]
 8004392:	4618      	mov	r0, r3
 8004394:	f000 f806 	bl	80043a4 <HAL_GPIO_EXTI_Callback>
  }
}
 8004398:	bf00      	nop
 800439a:	3708      	adds	r7, #8
 800439c:	46bd      	mov	sp, r7
 800439e:	bd80      	pop	{r7, pc}
 80043a0:	40013c00 	.word	0x40013c00

080043a4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80043a4:	b480      	push	{r7}
 80043a6:	b083      	sub	sp, #12
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	4603      	mov	r3, r0
 80043ac:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);
  
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80043ae:	bf00      	nop
 80043b0:	370c      	adds	r7, #12
 80043b2:	46bd      	mov	sp, r7
 80043b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b8:	4770      	bx	lr
	...

080043bc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b082      	sub	sp, #8
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d101      	bne.n	80043ce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80043ca:	2301      	movs	r3, #1
 80043cc:	e07f      	b.n	80044ce <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80043d4:	b2db      	uxtb	r3, r3
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d106      	bne.n	80043e8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2200      	movs	r2, #0
 80043de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80043e2:	6878      	ldr	r0, [r7, #4]
 80043e4:	f000 f8a9 	bl	800453a <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2224      	movs	r2, #36	; 0x24
 80043ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	681a      	ldr	r2, [r3, #0]
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f022 0201 	bic.w	r2, r2, #1
 80043fe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	685a      	ldr	r2, [r3, #4]
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800440c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	689a      	ldr	r2, [r3, #8]
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800441c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	68db      	ldr	r3, [r3, #12]
 8004422:	2b01      	cmp	r3, #1
 8004424:	d107      	bne.n	8004436 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	689a      	ldr	r2, [r3, #8]
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004432:	609a      	str	r2, [r3, #8]
 8004434:	e006      	b.n	8004444 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	689a      	ldr	r2, [r3, #8]
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004442:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	68db      	ldr	r3, [r3, #12]
 8004448:	2b02      	cmp	r3, #2
 800444a:	d104      	bne.n	8004456 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004454:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	6859      	ldr	r1, [r3, #4]
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681a      	ldr	r2, [r3, #0]
 8004460:	4b1d      	ldr	r3, [pc, #116]	; (80044d8 <HAL_I2C_Init+0x11c>)
 8004462:	430b      	orrs	r3, r1
 8004464:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	68da      	ldr	r2, [r3, #12]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004474:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	691a      	ldr	r2, [r3, #16]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	695b      	ldr	r3, [r3, #20]
 800447e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	699b      	ldr	r3, [r3, #24]
 8004486:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	430a      	orrs	r2, r1
 800448e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	69d9      	ldr	r1, [r3, #28]
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6a1a      	ldr	r2, [r3, #32]
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	430a      	orrs	r2, r1
 800449e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	681a      	ldr	r2, [r3, #0]
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f042 0201 	orr.w	r2, r2, #1
 80044ae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2200      	movs	r2, #0
 80044b4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2220      	movs	r2, #32
 80044ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2200      	movs	r2, #0
 80044c2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2200      	movs	r2, #0
 80044c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80044cc:	2300      	movs	r3, #0
}
 80044ce:	4618      	mov	r0, r3
 80044d0:	3708      	adds	r7, #8
 80044d2:	46bd      	mov	sp, r7
 80044d4:	bd80      	pop	{r7, pc}
 80044d6:	bf00      	nop
 80044d8:	02008000 	.word	0x02008000

080044dc <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b082      	sub	sp, #8
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d101      	bne.n	80044ee <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80044ea:	2301      	movs	r3, #1
 80044ec:	e021      	b.n	8004532 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2224      	movs	r2, #36	; 0x24
 80044f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	681a      	ldr	r2, [r3, #0]
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f022 0201 	bic.w	r2, r2, #1
 8004504:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8004506:	6878      	ldr	r0, [r7, #4]
 8004508:	f000 f821 	bl	800454e <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2200      	movs	r2, #0
 8004510:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2200      	movs	r2, #0
 8004516:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2200      	movs	r2, #0
 800451e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2200      	movs	r2, #0
 8004524:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2200      	movs	r2, #0
 800452c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004530:	2300      	movs	r3, #0
}
 8004532:	4618      	mov	r0, r3
 8004534:	3708      	adds	r7, #8
 8004536:	46bd      	mov	sp, r7
 8004538:	bd80      	pop	{r7, pc}

0800453a <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 800453a:	b480      	push	{r7}
 800453c:	b083      	sub	sp, #12
 800453e:	af00      	add	r7, sp, #0
 8004540:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8004542:	bf00      	nop
 8004544:	370c      	adds	r7, #12
 8004546:	46bd      	mov	sp, r7
 8004548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454c:	4770      	bx	lr

0800454e <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 800454e:	b480      	push	{r7}
 8004550:	b083      	sub	sp, #12
 8004552:	af00      	add	r7, sp, #0
 8004554:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8004556:	bf00      	nop
 8004558:	370c      	adds	r7, #12
 800455a:	46bd      	mov	sp, r7
 800455c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004560:	4770      	bx	lr
	...

08004564 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b088      	sub	sp, #32
 8004568:	af02      	add	r7, sp, #8
 800456a:	60f8      	str	r0, [r7, #12]
 800456c:	4608      	mov	r0, r1
 800456e:	4611      	mov	r1, r2
 8004570:	461a      	mov	r2, r3
 8004572:	4603      	mov	r3, r0
 8004574:	817b      	strh	r3, [r7, #10]
 8004576:	460b      	mov	r3, r1
 8004578:	813b      	strh	r3, [r7, #8]
 800457a:	4613      	mov	r3, r2
 800457c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004584:	b2db      	uxtb	r3, r3
 8004586:	2b20      	cmp	r3, #32
 8004588:	f040 80f9 	bne.w	800477e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800458c:	6a3b      	ldr	r3, [r7, #32]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d002      	beq.n	8004598 <HAL_I2C_Mem_Write+0x34>
 8004592:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004594:	2b00      	cmp	r3, #0
 8004596:	d105      	bne.n	80045a4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800459e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80045a0:	2301      	movs	r3, #1
 80045a2:	e0ed      	b.n	8004780 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80045aa:	2b01      	cmp	r3, #1
 80045ac:	d101      	bne.n	80045b2 <HAL_I2C_Mem_Write+0x4e>
 80045ae:	2302      	movs	r3, #2
 80045b0:	e0e6      	b.n	8004780 <HAL_I2C_Mem_Write+0x21c>
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	2201      	movs	r2, #1
 80045b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80045ba:	f7fe fa6b 	bl	8002a94 <HAL_GetTick>
 80045be:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80045c0:	697b      	ldr	r3, [r7, #20]
 80045c2:	9300      	str	r3, [sp, #0]
 80045c4:	2319      	movs	r3, #25
 80045c6:	2201      	movs	r2, #1
 80045c8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80045cc:	68f8      	ldr	r0, [r7, #12]
 80045ce:	f000 fad1 	bl	8004b74 <I2C_WaitOnFlagUntilTimeout>
 80045d2:	4603      	mov	r3, r0
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d001      	beq.n	80045dc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80045d8:	2301      	movs	r3, #1
 80045da:	e0d1      	b.n	8004780 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	2221      	movs	r2, #33	; 0x21
 80045e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	2240      	movs	r2, #64	; 0x40
 80045e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	2200      	movs	r2, #0
 80045f0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	6a3a      	ldr	r2, [r7, #32]
 80045f6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80045fc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	2200      	movs	r2, #0
 8004602:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004604:	88f8      	ldrh	r0, [r7, #6]
 8004606:	893a      	ldrh	r2, [r7, #8]
 8004608:	8979      	ldrh	r1, [r7, #10]
 800460a:	697b      	ldr	r3, [r7, #20]
 800460c:	9301      	str	r3, [sp, #4]
 800460e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004610:	9300      	str	r3, [sp, #0]
 8004612:	4603      	mov	r3, r0
 8004614:	68f8      	ldr	r0, [r7, #12]
 8004616:	f000 f9e1 	bl	80049dc <I2C_RequestMemoryWrite>
 800461a:	4603      	mov	r3, r0
 800461c:	2b00      	cmp	r3, #0
 800461e:	d005      	beq.n	800462c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	2200      	movs	r2, #0
 8004624:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004628:	2301      	movs	r3, #1
 800462a:	e0a9      	b.n	8004780 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004630:	b29b      	uxth	r3, r3
 8004632:	2bff      	cmp	r3, #255	; 0xff
 8004634:	d90e      	bls.n	8004654 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	22ff      	movs	r2, #255	; 0xff
 800463a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004640:	b2da      	uxtb	r2, r3
 8004642:	8979      	ldrh	r1, [r7, #10]
 8004644:	2300      	movs	r3, #0
 8004646:	9300      	str	r3, [sp, #0]
 8004648:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800464c:	68f8      	ldr	r0, [r7, #12]
 800464e:	f000 fc39 	bl	8004ec4 <I2C_TransferConfig>
 8004652:	e00f      	b.n	8004674 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004658:	b29a      	uxth	r2, r3
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004662:	b2da      	uxtb	r2, r3
 8004664:	8979      	ldrh	r1, [r7, #10]
 8004666:	2300      	movs	r3, #0
 8004668:	9300      	str	r3, [sp, #0]
 800466a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800466e:	68f8      	ldr	r0, [r7, #12]
 8004670:	f000 fc28 	bl	8004ec4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004674:	697a      	ldr	r2, [r7, #20]
 8004676:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004678:	68f8      	ldr	r0, [r7, #12]
 800467a:	f000 fabb 	bl	8004bf4 <I2C_WaitOnTXISFlagUntilTimeout>
 800467e:	4603      	mov	r3, r0
 8004680:	2b00      	cmp	r3, #0
 8004682:	d001      	beq.n	8004688 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004684:	2301      	movs	r3, #1
 8004686:	e07b      	b.n	8004780 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800468c:	781a      	ldrb	r2, [r3, #0]
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004698:	1c5a      	adds	r2, r3, #1
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046a2:	b29b      	uxth	r3, r3
 80046a4:	3b01      	subs	r3, #1
 80046a6:	b29a      	uxth	r2, r3
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046b0:	3b01      	subs	r3, #1
 80046b2:	b29a      	uxth	r2, r3
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046bc:	b29b      	uxth	r3, r3
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d034      	beq.n	800472c <HAL_I2C_Mem_Write+0x1c8>
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d130      	bne.n	800472c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80046ca:	697b      	ldr	r3, [r7, #20]
 80046cc:	9300      	str	r3, [sp, #0]
 80046ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046d0:	2200      	movs	r2, #0
 80046d2:	2180      	movs	r1, #128	; 0x80
 80046d4:	68f8      	ldr	r0, [r7, #12]
 80046d6:	f000 fa4d 	bl	8004b74 <I2C_WaitOnFlagUntilTimeout>
 80046da:	4603      	mov	r3, r0
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d001      	beq.n	80046e4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80046e0:	2301      	movs	r3, #1
 80046e2:	e04d      	b.n	8004780 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046e8:	b29b      	uxth	r3, r3
 80046ea:	2bff      	cmp	r3, #255	; 0xff
 80046ec:	d90e      	bls.n	800470c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	22ff      	movs	r2, #255	; 0xff
 80046f2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046f8:	b2da      	uxtb	r2, r3
 80046fa:	8979      	ldrh	r1, [r7, #10]
 80046fc:	2300      	movs	r3, #0
 80046fe:	9300      	str	r3, [sp, #0]
 8004700:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004704:	68f8      	ldr	r0, [r7, #12]
 8004706:	f000 fbdd 	bl	8004ec4 <I2C_TransferConfig>
 800470a:	e00f      	b.n	800472c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004710:	b29a      	uxth	r2, r3
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800471a:	b2da      	uxtb	r2, r3
 800471c:	8979      	ldrh	r1, [r7, #10]
 800471e:	2300      	movs	r3, #0
 8004720:	9300      	str	r3, [sp, #0]
 8004722:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004726:	68f8      	ldr	r0, [r7, #12]
 8004728:	f000 fbcc 	bl	8004ec4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004730:	b29b      	uxth	r3, r3
 8004732:	2b00      	cmp	r3, #0
 8004734:	d19e      	bne.n	8004674 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004736:	697a      	ldr	r2, [r7, #20]
 8004738:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800473a:	68f8      	ldr	r0, [r7, #12]
 800473c:	f000 fa9a 	bl	8004c74 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004740:	4603      	mov	r3, r0
 8004742:	2b00      	cmp	r3, #0
 8004744:	d001      	beq.n	800474a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004746:	2301      	movs	r3, #1
 8004748:	e01a      	b.n	8004780 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	2220      	movs	r2, #32
 8004750:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	6859      	ldr	r1, [r3, #4]
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681a      	ldr	r2, [r3, #0]
 800475c:	4b0a      	ldr	r3, [pc, #40]	; (8004788 <HAL_I2C_Mem_Write+0x224>)
 800475e:	400b      	ands	r3, r1
 8004760:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	2220      	movs	r2, #32
 8004766:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	2200      	movs	r2, #0
 800476e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	2200      	movs	r2, #0
 8004776:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800477a:	2300      	movs	r3, #0
 800477c:	e000      	b.n	8004780 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800477e:	2302      	movs	r3, #2
  }
}
 8004780:	4618      	mov	r0, r3
 8004782:	3718      	adds	r7, #24
 8004784:	46bd      	mov	sp, r7
 8004786:	bd80      	pop	{r7, pc}
 8004788:	fe00e800 	.word	0xfe00e800

0800478c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b088      	sub	sp, #32
 8004790:	af02      	add	r7, sp, #8
 8004792:	60f8      	str	r0, [r7, #12]
 8004794:	4608      	mov	r0, r1
 8004796:	4611      	mov	r1, r2
 8004798:	461a      	mov	r2, r3
 800479a:	4603      	mov	r3, r0
 800479c:	817b      	strh	r3, [r7, #10]
 800479e:	460b      	mov	r3, r1
 80047a0:	813b      	strh	r3, [r7, #8]
 80047a2:	4613      	mov	r3, r2
 80047a4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80047ac:	b2db      	uxtb	r3, r3
 80047ae:	2b20      	cmp	r3, #32
 80047b0:	f040 80fd 	bne.w	80049ae <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80047b4:	6a3b      	ldr	r3, [r7, #32]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d002      	beq.n	80047c0 <HAL_I2C_Mem_Read+0x34>
 80047ba:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d105      	bne.n	80047cc <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80047c6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80047c8:	2301      	movs	r3, #1
 80047ca:	e0f1      	b.n	80049b0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80047d2:	2b01      	cmp	r3, #1
 80047d4:	d101      	bne.n	80047da <HAL_I2C_Mem_Read+0x4e>
 80047d6:	2302      	movs	r3, #2
 80047d8:	e0ea      	b.n	80049b0 <HAL_I2C_Mem_Read+0x224>
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	2201      	movs	r2, #1
 80047de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80047e2:	f7fe f957 	bl	8002a94 <HAL_GetTick>
 80047e6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80047e8:	697b      	ldr	r3, [r7, #20]
 80047ea:	9300      	str	r3, [sp, #0]
 80047ec:	2319      	movs	r3, #25
 80047ee:	2201      	movs	r2, #1
 80047f0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80047f4:	68f8      	ldr	r0, [r7, #12]
 80047f6:	f000 f9bd 	bl	8004b74 <I2C_WaitOnFlagUntilTimeout>
 80047fa:	4603      	mov	r3, r0
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d001      	beq.n	8004804 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004800:	2301      	movs	r3, #1
 8004802:	e0d5      	b.n	80049b0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	2222      	movs	r2, #34	; 0x22
 8004808:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	2240      	movs	r2, #64	; 0x40
 8004810:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	2200      	movs	r2, #0
 8004818:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	6a3a      	ldr	r2, [r7, #32]
 800481e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004824:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	2200      	movs	r2, #0
 800482a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800482c:	88f8      	ldrh	r0, [r7, #6]
 800482e:	893a      	ldrh	r2, [r7, #8]
 8004830:	8979      	ldrh	r1, [r7, #10]
 8004832:	697b      	ldr	r3, [r7, #20]
 8004834:	9301      	str	r3, [sp, #4]
 8004836:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004838:	9300      	str	r3, [sp, #0]
 800483a:	4603      	mov	r3, r0
 800483c:	68f8      	ldr	r0, [r7, #12]
 800483e:	f000 f921 	bl	8004a84 <I2C_RequestMemoryRead>
 8004842:	4603      	mov	r3, r0
 8004844:	2b00      	cmp	r3, #0
 8004846:	d005      	beq.n	8004854 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	2200      	movs	r2, #0
 800484c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004850:	2301      	movs	r3, #1
 8004852:	e0ad      	b.n	80049b0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004858:	b29b      	uxth	r3, r3
 800485a:	2bff      	cmp	r3, #255	; 0xff
 800485c:	d90e      	bls.n	800487c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	22ff      	movs	r2, #255	; 0xff
 8004862:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004868:	b2da      	uxtb	r2, r3
 800486a:	8979      	ldrh	r1, [r7, #10]
 800486c:	4b52      	ldr	r3, [pc, #328]	; (80049b8 <HAL_I2C_Mem_Read+0x22c>)
 800486e:	9300      	str	r3, [sp, #0]
 8004870:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004874:	68f8      	ldr	r0, [r7, #12]
 8004876:	f000 fb25 	bl	8004ec4 <I2C_TransferConfig>
 800487a:	e00f      	b.n	800489c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004880:	b29a      	uxth	r2, r3
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800488a:	b2da      	uxtb	r2, r3
 800488c:	8979      	ldrh	r1, [r7, #10]
 800488e:	4b4a      	ldr	r3, [pc, #296]	; (80049b8 <HAL_I2C_Mem_Read+0x22c>)
 8004890:	9300      	str	r3, [sp, #0]
 8004892:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004896:	68f8      	ldr	r0, [r7, #12]
 8004898:	f000 fb14 	bl	8004ec4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800489c:	697b      	ldr	r3, [r7, #20]
 800489e:	9300      	str	r3, [sp, #0]
 80048a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048a2:	2200      	movs	r2, #0
 80048a4:	2104      	movs	r1, #4
 80048a6:	68f8      	ldr	r0, [r7, #12]
 80048a8:	f000 f964 	bl	8004b74 <I2C_WaitOnFlagUntilTimeout>
 80048ac:	4603      	mov	r3, r0
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d001      	beq.n	80048b6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80048b2:	2301      	movs	r3, #1
 80048b4:	e07c      	b.n	80049b0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048c0:	b2d2      	uxtb	r2, r2
 80048c2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048c8:	1c5a      	adds	r2, r3, #1
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048d2:	3b01      	subs	r3, #1
 80048d4:	b29a      	uxth	r2, r3
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048de:	b29b      	uxth	r3, r3
 80048e0:	3b01      	subs	r3, #1
 80048e2:	b29a      	uxth	r2, r3
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048ec:	b29b      	uxth	r3, r3
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d034      	beq.n	800495c <HAL_I2C_Mem_Read+0x1d0>
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d130      	bne.n	800495c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80048fa:	697b      	ldr	r3, [r7, #20]
 80048fc:	9300      	str	r3, [sp, #0]
 80048fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004900:	2200      	movs	r2, #0
 8004902:	2180      	movs	r1, #128	; 0x80
 8004904:	68f8      	ldr	r0, [r7, #12]
 8004906:	f000 f935 	bl	8004b74 <I2C_WaitOnFlagUntilTimeout>
 800490a:	4603      	mov	r3, r0
 800490c:	2b00      	cmp	r3, #0
 800490e:	d001      	beq.n	8004914 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004910:	2301      	movs	r3, #1
 8004912:	e04d      	b.n	80049b0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004918:	b29b      	uxth	r3, r3
 800491a:	2bff      	cmp	r3, #255	; 0xff
 800491c:	d90e      	bls.n	800493c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	22ff      	movs	r2, #255	; 0xff
 8004922:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004928:	b2da      	uxtb	r2, r3
 800492a:	8979      	ldrh	r1, [r7, #10]
 800492c:	2300      	movs	r3, #0
 800492e:	9300      	str	r3, [sp, #0]
 8004930:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004934:	68f8      	ldr	r0, [r7, #12]
 8004936:	f000 fac5 	bl	8004ec4 <I2C_TransferConfig>
 800493a:	e00f      	b.n	800495c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004940:	b29a      	uxth	r2, r3
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800494a:	b2da      	uxtb	r2, r3
 800494c:	8979      	ldrh	r1, [r7, #10]
 800494e:	2300      	movs	r3, #0
 8004950:	9300      	str	r3, [sp, #0]
 8004952:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004956:	68f8      	ldr	r0, [r7, #12]
 8004958:	f000 fab4 	bl	8004ec4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004960:	b29b      	uxth	r3, r3
 8004962:	2b00      	cmp	r3, #0
 8004964:	d19a      	bne.n	800489c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004966:	697a      	ldr	r2, [r7, #20]
 8004968:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800496a:	68f8      	ldr	r0, [r7, #12]
 800496c:	f000 f982 	bl	8004c74 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004970:	4603      	mov	r3, r0
 8004972:	2b00      	cmp	r3, #0
 8004974:	d001      	beq.n	800497a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004976:	2301      	movs	r3, #1
 8004978:	e01a      	b.n	80049b0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	2220      	movs	r2, #32
 8004980:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	6859      	ldr	r1, [r3, #4]
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681a      	ldr	r2, [r3, #0]
 800498c:	4b0b      	ldr	r3, [pc, #44]	; (80049bc <HAL_I2C_Mem_Read+0x230>)
 800498e:	400b      	ands	r3, r1
 8004990:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	2220      	movs	r2, #32
 8004996:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	2200      	movs	r2, #0
 800499e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	2200      	movs	r2, #0
 80049a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80049aa:	2300      	movs	r3, #0
 80049ac:	e000      	b.n	80049b0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80049ae:	2302      	movs	r3, #2
  }
}
 80049b0:	4618      	mov	r0, r3
 80049b2:	3718      	adds	r7, #24
 80049b4:	46bd      	mov	sp, r7
 80049b6:	bd80      	pop	{r7, pc}
 80049b8:	80002400 	.word	0x80002400
 80049bc:	fe00e800 	.word	0xfe00e800

080049c0 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80049c0:	b480      	push	{r7}
 80049c2:	b083      	sub	sp, #12
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80049ce:	b2db      	uxtb	r3, r3
}
 80049d0:	4618      	mov	r0, r3
 80049d2:	370c      	adds	r7, #12
 80049d4:	46bd      	mov	sp, r7
 80049d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049da:	4770      	bx	lr

080049dc <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b086      	sub	sp, #24
 80049e0:	af02      	add	r7, sp, #8
 80049e2:	60f8      	str	r0, [r7, #12]
 80049e4:	4608      	mov	r0, r1
 80049e6:	4611      	mov	r1, r2
 80049e8:	461a      	mov	r2, r3
 80049ea:	4603      	mov	r3, r0
 80049ec:	817b      	strh	r3, [r7, #10]
 80049ee:	460b      	mov	r3, r1
 80049f0:	813b      	strh	r3, [r7, #8]
 80049f2:	4613      	mov	r3, r2
 80049f4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80049f6:	88fb      	ldrh	r3, [r7, #6]
 80049f8:	b2da      	uxtb	r2, r3
 80049fa:	8979      	ldrh	r1, [r7, #10]
 80049fc:	4b20      	ldr	r3, [pc, #128]	; (8004a80 <I2C_RequestMemoryWrite+0xa4>)
 80049fe:	9300      	str	r3, [sp, #0]
 8004a00:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004a04:	68f8      	ldr	r0, [r7, #12]
 8004a06:	f000 fa5d 	bl	8004ec4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a0a:	69fa      	ldr	r2, [r7, #28]
 8004a0c:	69b9      	ldr	r1, [r7, #24]
 8004a0e:	68f8      	ldr	r0, [r7, #12]
 8004a10:	f000 f8f0 	bl	8004bf4 <I2C_WaitOnTXISFlagUntilTimeout>
 8004a14:	4603      	mov	r3, r0
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d001      	beq.n	8004a1e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	e02c      	b.n	8004a78 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004a1e:	88fb      	ldrh	r3, [r7, #6]
 8004a20:	2b01      	cmp	r3, #1
 8004a22:	d105      	bne.n	8004a30 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004a24:	893b      	ldrh	r3, [r7, #8]
 8004a26:	b2da      	uxtb	r2, r3
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	629a      	str	r2, [r3, #40]	; 0x28
 8004a2e:	e015      	b.n	8004a5c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004a30:	893b      	ldrh	r3, [r7, #8]
 8004a32:	0a1b      	lsrs	r3, r3, #8
 8004a34:	b29b      	uxth	r3, r3
 8004a36:	b2da      	uxtb	r2, r3
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a3e:	69fa      	ldr	r2, [r7, #28]
 8004a40:	69b9      	ldr	r1, [r7, #24]
 8004a42:	68f8      	ldr	r0, [r7, #12]
 8004a44:	f000 f8d6 	bl	8004bf4 <I2C_WaitOnTXISFlagUntilTimeout>
 8004a48:	4603      	mov	r3, r0
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d001      	beq.n	8004a52 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004a4e:	2301      	movs	r3, #1
 8004a50:	e012      	b.n	8004a78 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004a52:	893b      	ldrh	r3, [r7, #8]
 8004a54:	b2da      	uxtb	r2, r3
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004a5c:	69fb      	ldr	r3, [r7, #28]
 8004a5e:	9300      	str	r3, [sp, #0]
 8004a60:	69bb      	ldr	r3, [r7, #24]
 8004a62:	2200      	movs	r2, #0
 8004a64:	2180      	movs	r1, #128	; 0x80
 8004a66:	68f8      	ldr	r0, [r7, #12]
 8004a68:	f000 f884 	bl	8004b74 <I2C_WaitOnFlagUntilTimeout>
 8004a6c:	4603      	mov	r3, r0
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d001      	beq.n	8004a76 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004a72:	2301      	movs	r3, #1
 8004a74:	e000      	b.n	8004a78 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004a76:	2300      	movs	r3, #0
}
 8004a78:	4618      	mov	r0, r3
 8004a7a:	3710      	adds	r7, #16
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	bd80      	pop	{r7, pc}
 8004a80:	80002000 	.word	0x80002000

08004a84 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	b086      	sub	sp, #24
 8004a88:	af02      	add	r7, sp, #8
 8004a8a:	60f8      	str	r0, [r7, #12]
 8004a8c:	4608      	mov	r0, r1
 8004a8e:	4611      	mov	r1, r2
 8004a90:	461a      	mov	r2, r3
 8004a92:	4603      	mov	r3, r0
 8004a94:	817b      	strh	r3, [r7, #10]
 8004a96:	460b      	mov	r3, r1
 8004a98:	813b      	strh	r3, [r7, #8]
 8004a9a:	4613      	mov	r3, r2
 8004a9c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004a9e:	88fb      	ldrh	r3, [r7, #6]
 8004aa0:	b2da      	uxtb	r2, r3
 8004aa2:	8979      	ldrh	r1, [r7, #10]
 8004aa4:	4b20      	ldr	r3, [pc, #128]	; (8004b28 <I2C_RequestMemoryRead+0xa4>)
 8004aa6:	9300      	str	r3, [sp, #0]
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	68f8      	ldr	r0, [r7, #12]
 8004aac:	f000 fa0a 	bl	8004ec4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ab0:	69fa      	ldr	r2, [r7, #28]
 8004ab2:	69b9      	ldr	r1, [r7, #24]
 8004ab4:	68f8      	ldr	r0, [r7, #12]
 8004ab6:	f000 f89d 	bl	8004bf4 <I2C_WaitOnTXISFlagUntilTimeout>
 8004aba:	4603      	mov	r3, r0
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d001      	beq.n	8004ac4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	e02c      	b.n	8004b1e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004ac4:	88fb      	ldrh	r3, [r7, #6]
 8004ac6:	2b01      	cmp	r3, #1
 8004ac8:	d105      	bne.n	8004ad6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004aca:	893b      	ldrh	r3, [r7, #8]
 8004acc:	b2da      	uxtb	r2, r3
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	629a      	str	r2, [r3, #40]	; 0x28
 8004ad4:	e015      	b.n	8004b02 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004ad6:	893b      	ldrh	r3, [r7, #8]
 8004ad8:	0a1b      	lsrs	r3, r3, #8
 8004ada:	b29b      	uxth	r3, r3
 8004adc:	b2da      	uxtb	r2, r3
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ae4:	69fa      	ldr	r2, [r7, #28]
 8004ae6:	69b9      	ldr	r1, [r7, #24]
 8004ae8:	68f8      	ldr	r0, [r7, #12]
 8004aea:	f000 f883 	bl	8004bf4 <I2C_WaitOnTXISFlagUntilTimeout>
 8004aee:	4603      	mov	r3, r0
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d001      	beq.n	8004af8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004af4:	2301      	movs	r3, #1
 8004af6:	e012      	b.n	8004b1e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004af8:	893b      	ldrh	r3, [r7, #8]
 8004afa:	b2da      	uxtb	r2, r3
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004b02:	69fb      	ldr	r3, [r7, #28]
 8004b04:	9300      	str	r3, [sp, #0]
 8004b06:	69bb      	ldr	r3, [r7, #24]
 8004b08:	2200      	movs	r2, #0
 8004b0a:	2140      	movs	r1, #64	; 0x40
 8004b0c:	68f8      	ldr	r0, [r7, #12]
 8004b0e:	f000 f831 	bl	8004b74 <I2C_WaitOnFlagUntilTimeout>
 8004b12:	4603      	mov	r3, r0
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d001      	beq.n	8004b1c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004b18:	2301      	movs	r3, #1
 8004b1a:	e000      	b.n	8004b1e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004b1c:	2300      	movs	r3, #0
}
 8004b1e:	4618      	mov	r0, r3
 8004b20:	3710      	adds	r7, #16
 8004b22:	46bd      	mov	sp, r7
 8004b24:	bd80      	pop	{r7, pc}
 8004b26:	bf00      	nop
 8004b28:	80002000 	.word	0x80002000

08004b2c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	b083      	sub	sp, #12
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	699b      	ldr	r3, [r3, #24]
 8004b3a:	f003 0302 	and.w	r3, r3, #2
 8004b3e:	2b02      	cmp	r3, #2
 8004b40:	d103      	bne.n	8004b4a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	2200      	movs	r2, #0
 8004b48:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	699b      	ldr	r3, [r3, #24]
 8004b50:	f003 0301 	and.w	r3, r3, #1
 8004b54:	2b01      	cmp	r3, #1
 8004b56:	d007      	beq.n	8004b68 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	699a      	ldr	r2, [r3, #24]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f042 0201 	orr.w	r2, r2, #1
 8004b66:	619a      	str	r2, [r3, #24]
  }
}
 8004b68:	bf00      	nop
 8004b6a:	370c      	adds	r7, #12
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b72:	4770      	bx	lr

08004b74 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b084      	sub	sp, #16
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	60f8      	str	r0, [r7, #12]
 8004b7c:	60b9      	str	r1, [r7, #8]
 8004b7e:	603b      	str	r3, [r7, #0]
 8004b80:	4613      	mov	r3, r2
 8004b82:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004b84:	e022      	b.n	8004bcc <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004b8c:	d01e      	beq.n	8004bcc <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b8e:	f7fd ff81 	bl	8002a94 <HAL_GetTick>
 8004b92:	4602      	mov	r2, r0
 8004b94:	69bb      	ldr	r3, [r7, #24]
 8004b96:	1ad3      	subs	r3, r2, r3
 8004b98:	683a      	ldr	r2, [r7, #0]
 8004b9a:	429a      	cmp	r2, r3
 8004b9c:	d302      	bcc.n	8004ba4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d113      	bne.n	8004bcc <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ba8:	f043 0220 	orr.w	r2, r3, #32
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	2220      	movs	r2, #32
 8004bb4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8004bc8:	2301      	movs	r3, #1
 8004bca:	e00f      	b.n	8004bec <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	699a      	ldr	r2, [r3, #24]
 8004bd2:	68bb      	ldr	r3, [r7, #8]
 8004bd4:	4013      	ands	r3, r2
 8004bd6:	68ba      	ldr	r2, [r7, #8]
 8004bd8:	429a      	cmp	r2, r3
 8004bda:	bf0c      	ite	eq
 8004bdc:	2301      	moveq	r3, #1
 8004bde:	2300      	movne	r3, #0
 8004be0:	b2db      	uxtb	r3, r3
 8004be2:	461a      	mov	r2, r3
 8004be4:	79fb      	ldrb	r3, [r7, #7]
 8004be6:	429a      	cmp	r2, r3
 8004be8:	d0cd      	beq.n	8004b86 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004bea:	2300      	movs	r3, #0
}
 8004bec:	4618      	mov	r0, r3
 8004bee:	3710      	adds	r7, #16
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	bd80      	pop	{r7, pc}

08004bf4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b084      	sub	sp, #16
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	60f8      	str	r0, [r7, #12]
 8004bfc:	60b9      	str	r1, [r7, #8]
 8004bfe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004c00:	e02c      	b.n	8004c5c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c02:	687a      	ldr	r2, [r7, #4]
 8004c04:	68b9      	ldr	r1, [r7, #8]
 8004c06:	68f8      	ldr	r0, [r7, #12]
 8004c08:	f000 f870 	bl	8004cec <I2C_IsErrorOccurred>
 8004c0c:	4603      	mov	r3, r0
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d001      	beq.n	8004c16 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004c12:	2301      	movs	r3, #1
 8004c14:	e02a      	b.n	8004c6c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c16:	68bb      	ldr	r3, [r7, #8]
 8004c18:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c1c:	d01e      	beq.n	8004c5c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c1e:	f7fd ff39 	bl	8002a94 <HAL_GetTick>
 8004c22:	4602      	mov	r2, r0
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	1ad3      	subs	r3, r2, r3
 8004c28:	68ba      	ldr	r2, [r7, #8]
 8004c2a:	429a      	cmp	r2, r3
 8004c2c:	d302      	bcc.n	8004c34 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004c2e:	68bb      	ldr	r3, [r7, #8]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d113      	bne.n	8004c5c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c38:	f043 0220 	orr.w	r2, r3, #32
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	2220      	movs	r2, #32
 8004c44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	2200      	movs	r2, #0
 8004c54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004c58:	2301      	movs	r3, #1
 8004c5a:	e007      	b.n	8004c6c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	699b      	ldr	r3, [r3, #24]
 8004c62:	f003 0302 	and.w	r3, r3, #2
 8004c66:	2b02      	cmp	r3, #2
 8004c68:	d1cb      	bne.n	8004c02 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004c6a:	2300      	movs	r3, #0
}
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	3710      	adds	r7, #16
 8004c70:	46bd      	mov	sp, r7
 8004c72:	bd80      	pop	{r7, pc}

08004c74 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b084      	sub	sp, #16
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	60f8      	str	r0, [r7, #12]
 8004c7c:	60b9      	str	r1, [r7, #8]
 8004c7e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004c80:	e028      	b.n	8004cd4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c82:	687a      	ldr	r2, [r7, #4]
 8004c84:	68b9      	ldr	r1, [r7, #8]
 8004c86:	68f8      	ldr	r0, [r7, #12]
 8004c88:	f000 f830 	bl	8004cec <I2C_IsErrorOccurred>
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d001      	beq.n	8004c96 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	e026      	b.n	8004ce4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c96:	f7fd fefd 	bl	8002a94 <HAL_GetTick>
 8004c9a:	4602      	mov	r2, r0
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	1ad3      	subs	r3, r2, r3
 8004ca0:	68ba      	ldr	r2, [r7, #8]
 8004ca2:	429a      	cmp	r2, r3
 8004ca4:	d302      	bcc.n	8004cac <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004ca6:	68bb      	ldr	r3, [r7, #8]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d113      	bne.n	8004cd4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cb0:	f043 0220 	orr.w	r2, r3, #32
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	2220      	movs	r2, #32
 8004cbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	e007      	b.n	8004ce4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	699b      	ldr	r3, [r3, #24]
 8004cda:	f003 0320 	and.w	r3, r3, #32
 8004cde:	2b20      	cmp	r3, #32
 8004ce0:	d1cf      	bne.n	8004c82 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004ce2:	2300      	movs	r3, #0
}
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	3710      	adds	r7, #16
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	bd80      	pop	{r7, pc}

08004cec <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b08a      	sub	sp, #40	; 0x28
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	60f8      	str	r0, [r7, #12]
 8004cf4:	60b9      	str	r1, [r7, #8]
 8004cf6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	699b      	ldr	r3, [r3, #24]
 8004d04:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004d06:	2300      	movs	r3, #0
 8004d08:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004d0e:	69bb      	ldr	r3, [r7, #24]
 8004d10:	f003 0310 	and.w	r3, r3, #16
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d075      	beq.n	8004e04 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	2210      	movs	r2, #16
 8004d1e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004d20:	e056      	b.n	8004dd0 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004d22:	68bb      	ldr	r3, [r7, #8]
 8004d24:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004d28:	d052      	beq.n	8004dd0 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004d2a:	f7fd feb3 	bl	8002a94 <HAL_GetTick>
 8004d2e:	4602      	mov	r2, r0
 8004d30:	69fb      	ldr	r3, [r7, #28]
 8004d32:	1ad3      	subs	r3, r2, r3
 8004d34:	68ba      	ldr	r2, [r7, #8]
 8004d36:	429a      	cmp	r2, r3
 8004d38:	d302      	bcc.n	8004d40 <I2C_IsErrorOccurred+0x54>
 8004d3a:	68bb      	ldr	r3, [r7, #8]
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d147      	bne.n	8004dd0 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d4a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004d52:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	699b      	ldr	r3, [r3, #24]
 8004d5a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004d5e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d62:	d12e      	bne.n	8004dc2 <I2C_IsErrorOccurred+0xd6>
 8004d64:	697b      	ldr	r3, [r7, #20]
 8004d66:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004d6a:	d02a      	beq.n	8004dc2 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8004d6c:	7cfb      	ldrb	r3, [r7, #19]
 8004d6e:	2b20      	cmp	r3, #32
 8004d70:	d027      	beq.n	8004dc2 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	685a      	ldr	r2, [r3, #4]
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004d80:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004d82:	f7fd fe87 	bl	8002a94 <HAL_GetTick>
 8004d86:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004d88:	e01b      	b.n	8004dc2 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004d8a:	f7fd fe83 	bl	8002a94 <HAL_GetTick>
 8004d8e:	4602      	mov	r2, r0
 8004d90:	69fb      	ldr	r3, [r7, #28]
 8004d92:	1ad3      	subs	r3, r2, r3
 8004d94:	2b19      	cmp	r3, #25
 8004d96:	d914      	bls.n	8004dc2 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d9c:	f043 0220 	orr.w	r2, r3, #32
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2220      	movs	r2, #32
 8004da8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2200      	movs	r2, #0
 8004db0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	2200      	movs	r2, #0
 8004db8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	699b      	ldr	r3, [r3, #24]
 8004dc8:	f003 0320 	and.w	r3, r3, #32
 8004dcc:	2b20      	cmp	r3, #32
 8004dce:	d1dc      	bne.n	8004d8a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	699b      	ldr	r3, [r3, #24]
 8004dd6:	f003 0320 	and.w	r3, r3, #32
 8004dda:	2b20      	cmp	r3, #32
 8004ddc:	d003      	beq.n	8004de6 <I2C_IsErrorOccurred+0xfa>
 8004dde:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d09d      	beq.n	8004d22 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004de6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d103      	bne.n	8004df6 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	2220      	movs	r2, #32
 8004df4:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004df6:	6a3b      	ldr	r3, [r7, #32]
 8004df8:	f043 0304 	orr.w	r3, r3, #4
 8004dfc:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004dfe:	2301      	movs	r3, #1
 8004e00:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	699b      	ldr	r3, [r3, #24]
 8004e0a:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004e0c:	69bb      	ldr	r3, [r7, #24]
 8004e0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d00b      	beq.n	8004e2e <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004e16:	6a3b      	ldr	r3, [r7, #32]
 8004e18:	f043 0301 	orr.w	r3, r3, #1
 8004e1c:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004e26:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004e28:	2301      	movs	r3, #1
 8004e2a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004e2e:	69bb      	ldr	r3, [r7, #24]
 8004e30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d00b      	beq.n	8004e50 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004e38:	6a3b      	ldr	r3, [r7, #32]
 8004e3a:	f043 0308 	orr.w	r3, r3, #8
 8004e3e:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004e48:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004e50:	69bb      	ldr	r3, [r7, #24]
 8004e52:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d00b      	beq.n	8004e72 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004e5a:	6a3b      	ldr	r3, [r7, #32]
 8004e5c:	f043 0302 	orr.w	r3, r3, #2
 8004e60:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004e6a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8004e72:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d01c      	beq.n	8004eb4 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004e7a:	68f8      	ldr	r0, [r7, #12]
 8004e7c:	f7ff fe56 	bl	8004b2c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	6859      	ldr	r1, [r3, #4]
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681a      	ldr	r2, [r3, #0]
 8004e8a:	4b0d      	ldr	r3, [pc, #52]	; (8004ec0 <I2C_IsErrorOccurred+0x1d4>)
 8004e8c:	400b      	ands	r3, r1
 8004e8e:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004e94:	6a3b      	ldr	r3, [r7, #32]
 8004e96:	431a      	orrs	r2, r3
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	2220      	movs	r2, #32
 8004ea0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8004eb4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8004eb8:	4618      	mov	r0, r3
 8004eba:	3728      	adds	r7, #40	; 0x28
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	bd80      	pop	{r7, pc}
 8004ec0:	fe00e800 	.word	0xfe00e800

08004ec4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	b087      	sub	sp, #28
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	60f8      	str	r0, [r7, #12]
 8004ecc:	607b      	str	r3, [r7, #4]
 8004ece:	460b      	mov	r3, r1
 8004ed0:	817b      	strh	r3, [r7, #10]
 8004ed2:	4613      	mov	r3, r2
 8004ed4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004ed6:	897b      	ldrh	r3, [r7, #10]
 8004ed8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004edc:	7a7b      	ldrb	r3, [r7, #9]
 8004ede:	041b      	lsls	r3, r3, #16
 8004ee0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004ee4:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004eea:	6a3b      	ldr	r3, [r7, #32]
 8004eec:	4313      	orrs	r3, r2
 8004eee:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004ef2:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	685a      	ldr	r2, [r3, #4]
 8004efa:	6a3b      	ldr	r3, [r7, #32]
 8004efc:	0d5b      	lsrs	r3, r3, #21
 8004efe:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8004f02:	4b08      	ldr	r3, [pc, #32]	; (8004f24 <I2C_TransferConfig+0x60>)
 8004f04:	430b      	orrs	r3, r1
 8004f06:	43db      	mvns	r3, r3
 8004f08:	ea02 0103 	and.w	r1, r2, r3
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	697a      	ldr	r2, [r7, #20]
 8004f12:	430a      	orrs	r2, r1
 8004f14:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004f16:	bf00      	nop
 8004f18:	371c      	adds	r7, #28
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f20:	4770      	bx	lr
 8004f22:	bf00      	nop
 8004f24:	03ff63ff 	.word	0x03ff63ff

08004f28 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b084      	sub	sp, #16
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d101      	bne.n	8004f3a <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8004f36:	2301      	movs	r3, #1
 8004f38:	e0bf      	b.n	80050ba <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8004f40:	b2db      	uxtb	r3, r3
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d106      	bne.n	8004f54 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2200      	movs	r2, #0
 8004f4a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8004f4e:	6878      	ldr	r0, [r7, #4]
 8004f50:	f000 f8ba 	bl	80050c8 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2202      	movs	r2, #2
 8004f58:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	699a      	ldr	r2, [r3, #24]
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8004f6a:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	6999      	ldr	r1, [r3, #24]
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	685a      	ldr	r2, [r3, #4]
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	689b      	ldr	r3, [r3, #8]
 8004f7a:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004f80:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	691b      	ldr	r3, [r3, #16]
 8004f86:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	430a      	orrs	r2, r1
 8004f8e:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	6899      	ldr	r1, [r3, #8]
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681a      	ldr	r2, [r3, #0]
 8004f9a:	4b4a      	ldr	r3, [pc, #296]	; (80050c4 <HAL_LTDC_Init+0x19c>)
 8004f9c:	400b      	ands	r3, r1
 8004f9e:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	695b      	ldr	r3, [r3, #20]
 8004fa4:	041b      	lsls	r3, r3, #16
 8004fa6:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	6899      	ldr	r1, [r3, #8]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	699a      	ldr	r2, [r3, #24]
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	431a      	orrs	r2, r3
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	430a      	orrs	r2, r1
 8004fbc:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	68d9      	ldr	r1, [r3, #12]
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681a      	ldr	r2, [r3, #0]
 8004fc8:	4b3e      	ldr	r3, [pc, #248]	; (80050c4 <HAL_LTDC_Init+0x19c>)
 8004fca:	400b      	ands	r3, r1
 8004fcc:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	69db      	ldr	r3, [r3, #28]
 8004fd2:	041b      	lsls	r3, r3, #16
 8004fd4:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	68d9      	ldr	r1, [r3, #12]
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6a1a      	ldr	r2, [r3, #32]
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	431a      	orrs	r2, r3
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	430a      	orrs	r2, r1
 8004fea:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	6919      	ldr	r1, [r3, #16]
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681a      	ldr	r2, [r3, #0]
 8004ff6:	4b33      	ldr	r3, [pc, #204]	; (80050c4 <HAL_LTDC_Init+0x19c>)
 8004ff8:	400b      	ands	r3, r1
 8004ffa:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005000:	041b      	lsls	r3, r3, #16
 8005002:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	6919      	ldr	r1, [r3, #16]
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	431a      	orrs	r2, r3
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	430a      	orrs	r2, r1
 8005018:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	6959      	ldr	r1, [r3, #20]
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681a      	ldr	r2, [r3, #0]
 8005024:	4b27      	ldr	r3, [pc, #156]	; (80050c4 <HAL_LTDC_Init+0x19c>)
 8005026:	400b      	ands	r3, r1
 8005028:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800502e:	041b      	lsls	r3, r3, #16
 8005030:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	6959      	ldr	r1, [r3, #20]
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	431a      	orrs	r2, r3
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	430a      	orrs	r2, r1
 8005046:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800504e:	021b      	lsls	r3, r3, #8
 8005050:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8005058:	041b      	lsls	r3, r3, #16
 800505a:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 800506a:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005072:	68ba      	ldr	r2, [r7, #8]
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	4313      	orrs	r3, r2
 8005078:	687a      	ldr	r2, [r7, #4]
 800507a:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 800507e:	431a      	orrs	r2, r3
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	430a      	orrs	r2, r1
 8005086:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f042 0206 	orr.w	r2, r2, #6
 8005096:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	699a      	ldr	r2, [r3, #24]
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f042 0201 	orr.w	r2, r2, #1
 80050a6:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2200      	movs	r2, #0
 80050ac:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2201      	movs	r2, #1
 80050b4:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 80050b8:	2300      	movs	r3, #0
}
 80050ba:	4618      	mov	r0, r3
 80050bc:	3710      	adds	r7, #16
 80050be:	46bd      	mov	sp, r7
 80050c0:	bd80      	pop	{r7, pc}
 80050c2:	bf00      	nop
 80050c4:	f000f800 	.word	0xf000f800

080050c8 <HAL_LTDC_MspInit>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_MspInit(LTDC_HandleTypeDef *hltdc)
{
 80050c8:	b480      	push	{r7}
 80050ca:	b083      	sub	sp, #12
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_MspInit could be implemented in the user file
   */
}
 80050d0:	bf00      	nop
 80050d2:	370c      	adds	r7, #12
 80050d4:	46bd      	mov	sp, r7
 80050d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050da:	4770      	bx	lr

080050dc <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80050dc:	b5b0      	push	{r4, r5, r7, lr}
 80050de:	b084      	sub	sp, #16
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	60f8      	str	r0, [r7, #12]
 80050e4:	60b9      	str	r1, [r7, #8]
 80050e6:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 80050ee:	2b01      	cmp	r3, #1
 80050f0:	d101      	bne.n	80050f6 <HAL_LTDC_ConfigLayer+0x1a>
 80050f2:	2302      	movs	r3, #2
 80050f4:	e02c      	b.n	8005150 <HAL_LTDC_ConfigLayer+0x74>
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	2201      	movs	r2, #1
 80050fa:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	2202      	movs	r2, #2
 8005102:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8005106:	68fa      	ldr	r2, [r7, #12]
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2134      	movs	r1, #52	; 0x34
 800510c:	fb01 f303 	mul.w	r3, r1, r3
 8005110:	4413      	add	r3, r2
 8005112:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8005116:	68bb      	ldr	r3, [r7, #8]
 8005118:	4614      	mov	r4, r2
 800511a:	461d      	mov	r5, r3
 800511c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800511e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005120:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005122:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005124:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005126:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005128:	682b      	ldr	r3, [r5, #0]
 800512a:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800512c:	687a      	ldr	r2, [r7, #4]
 800512e:	68b9      	ldr	r1, [r7, #8]
 8005130:	68f8      	ldr	r0, [r7, #12]
 8005132:	f000 f811 	bl	8005158 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	2201      	movs	r2, #1
 800513c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	2201      	movs	r2, #1
 8005142:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	2200      	movs	r2, #0
 800514a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 800514e:	2300      	movs	r3, #0
}
 8005150:	4618      	mov	r0, r3
 8005152:	3710      	adds	r7, #16
 8005154:	46bd      	mov	sp, r7
 8005156:	bdb0      	pop	{r4, r5, r7, pc}

08005158 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005158:	b480      	push	{r7}
 800515a:	b089      	sub	sp, #36	; 0x24
 800515c:	af00      	add	r7, sp, #0
 800515e:	60f8      	str	r0, [r7, #12]
 8005160:	60b9      	str	r1, [r7, #8]
 8005162:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	685a      	ldr	r2, [r3, #4]
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	68db      	ldr	r3, [r3, #12]
 800516e:	0c1b      	lsrs	r3, r3, #16
 8005170:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005174:	4413      	add	r3, r2
 8005176:	041b      	lsls	r3, r3, #16
 8005178:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	461a      	mov	r2, r3
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	01db      	lsls	r3, r3, #7
 8005184:	4413      	add	r3, r2
 8005186:	3384      	adds	r3, #132	; 0x84
 8005188:	685b      	ldr	r3, [r3, #4]
 800518a:	68fa      	ldr	r2, [r7, #12]
 800518c:	6812      	ldr	r2, [r2, #0]
 800518e:	4611      	mov	r1, r2
 8005190:	687a      	ldr	r2, [r7, #4]
 8005192:	01d2      	lsls	r2, r2, #7
 8005194:	440a      	add	r2, r1
 8005196:	3284      	adds	r2, #132	; 0x84
 8005198:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800519c:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800519e:	68bb      	ldr	r3, [r7, #8]
 80051a0:	681a      	ldr	r2, [r3, #0]
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	68db      	ldr	r3, [r3, #12]
 80051a8:	0c1b      	lsrs	r3, r3, #16
 80051aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80051ae:	4413      	add	r3, r2
 80051b0:	1c5a      	adds	r2, r3, #1
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4619      	mov	r1, r3
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	01db      	lsls	r3, r3, #7
 80051bc:	440b      	add	r3, r1
 80051be:	3384      	adds	r3, #132	; 0x84
 80051c0:	4619      	mov	r1, r3
 80051c2:	69fb      	ldr	r3, [r7, #28]
 80051c4:	4313      	orrs	r3, r2
 80051c6:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	68da      	ldr	r2, [r3, #12]
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	68db      	ldr	r3, [r3, #12]
 80051d2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80051d6:	4413      	add	r3, r2
 80051d8:	041b      	lsls	r3, r3, #16
 80051da:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	461a      	mov	r2, r3
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	01db      	lsls	r3, r3, #7
 80051e6:	4413      	add	r3, r2
 80051e8:	3384      	adds	r3, #132	; 0x84
 80051ea:	689b      	ldr	r3, [r3, #8]
 80051ec:	68fa      	ldr	r2, [r7, #12]
 80051ee:	6812      	ldr	r2, [r2, #0]
 80051f0:	4611      	mov	r1, r2
 80051f2:	687a      	ldr	r2, [r7, #4]
 80051f4:	01d2      	lsls	r2, r2, #7
 80051f6:	440a      	add	r2, r1
 80051f8:	3284      	adds	r2, #132	; 0x84
 80051fa:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80051fe:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8005200:	68bb      	ldr	r3, [r7, #8]
 8005202:	689a      	ldr	r2, [r3, #8]
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	68db      	ldr	r3, [r3, #12]
 800520a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800520e:	4413      	add	r3, r2
 8005210:	1c5a      	adds	r2, r3, #1
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	4619      	mov	r1, r3
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	01db      	lsls	r3, r3, #7
 800521c:	440b      	add	r3, r1
 800521e:	3384      	adds	r3, #132	; 0x84
 8005220:	4619      	mov	r1, r3
 8005222:	69fb      	ldr	r3, [r7, #28]
 8005224:	4313      	orrs	r3, r2
 8005226:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	461a      	mov	r2, r3
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	01db      	lsls	r3, r3, #7
 8005232:	4413      	add	r3, r2
 8005234:	3384      	adds	r3, #132	; 0x84
 8005236:	691b      	ldr	r3, [r3, #16]
 8005238:	68fa      	ldr	r2, [r7, #12]
 800523a:	6812      	ldr	r2, [r2, #0]
 800523c:	4611      	mov	r1, r2
 800523e:	687a      	ldr	r2, [r7, #4]
 8005240:	01d2      	lsls	r2, r2, #7
 8005242:	440a      	add	r2, r1
 8005244:	3284      	adds	r2, #132	; 0x84
 8005246:	f023 0307 	bic.w	r3, r3, #7
 800524a:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	461a      	mov	r2, r3
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	01db      	lsls	r3, r3, #7
 8005256:	4413      	add	r3, r2
 8005258:	3384      	adds	r3, #132	; 0x84
 800525a:	461a      	mov	r2, r3
 800525c:	68bb      	ldr	r3, [r7, #8]
 800525e:	691b      	ldr	r3, [r3, #16]
 8005260:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8005268:	021b      	lsls	r3, r3, #8
 800526a:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8005272:	041b      	lsls	r3, r3, #16
 8005274:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8005276:	68bb      	ldr	r3, [r7, #8]
 8005278:	699b      	ldr	r3, [r3, #24]
 800527a:	061b      	lsls	r3, r3, #24
 800527c:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	461a      	mov	r2, r3
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	01db      	lsls	r3, r3, #7
 8005288:	4413      	add	r3, r2
 800528a:	3384      	adds	r3, #132	; 0x84
 800528c:	699b      	ldr	r3, [r3, #24]
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	461a      	mov	r2, r3
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	01db      	lsls	r3, r3, #7
 8005298:	4413      	add	r3, r2
 800529a:	3384      	adds	r3, #132	; 0x84
 800529c:	461a      	mov	r2, r3
 800529e:	2300      	movs	r3, #0
 80052a0:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80052a8:	461a      	mov	r2, r3
 80052aa:	69fb      	ldr	r3, [r7, #28]
 80052ac:	431a      	orrs	r2, r3
 80052ae:	69bb      	ldr	r3, [r7, #24]
 80052b0:	431a      	orrs	r2, r3
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	4619      	mov	r1, r3
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	01db      	lsls	r3, r3, #7
 80052bc:	440b      	add	r3, r1
 80052be:	3384      	adds	r3, #132	; 0x84
 80052c0:	4619      	mov	r1, r3
 80052c2:	697b      	ldr	r3, [r7, #20]
 80052c4:	4313      	orrs	r3, r2
 80052c6:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	461a      	mov	r2, r3
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	01db      	lsls	r3, r3, #7
 80052d2:	4413      	add	r3, r2
 80052d4:	3384      	adds	r3, #132	; 0x84
 80052d6:	695b      	ldr	r3, [r3, #20]
 80052d8:	68fa      	ldr	r2, [r7, #12]
 80052da:	6812      	ldr	r2, [r2, #0]
 80052dc:	4611      	mov	r1, r2
 80052de:	687a      	ldr	r2, [r7, #4]
 80052e0:	01d2      	lsls	r2, r2, #7
 80052e2:	440a      	add	r2, r1
 80052e4:	3284      	adds	r2, #132	; 0x84
 80052e6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80052ea:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	461a      	mov	r2, r3
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	01db      	lsls	r3, r3, #7
 80052f6:	4413      	add	r3, r2
 80052f8:	3384      	adds	r3, #132	; 0x84
 80052fa:	461a      	mov	r2, r3
 80052fc:	68bb      	ldr	r3, [r7, #8]
 80052fe:	695b      	ldr	r3, [r3, #20]
 8005300:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	461a      	mov	r2, r3
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	01db      	lsls	r3, r3, #7
 800530c:	4413      	add	r3, r2
 800530e:	3384      	adds	r3, #132	; 0x84
 8005310:	69da      	ldr	r2, [r3, #28]
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4619      	mov	r1, r3
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	01db      	lsls	r3, r3, #7
 800531c:	440b      	add	r3, r1
 800531e:	3384      	adds	r3, #132	; 0x84
 8005320:	4619      	mov	r1, r3
 8005322:	4b58      	ldr	r3, [pc, #352]	; (8005484 <LTDC_SetConfig+0x32c>)
 8005324:	4013      	ands	r3, r2
 8005326:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8005328:	68bb      	ldr	r3, [r7, #8]
 800532a:	69da      	ldr	r2, [r3, #28]
 800532c:	68bb      	ldr	r3, [r7, #8]
 800532e:	6a1b      	ldr	r3, [r3, #32]
 8005330:	68f9      	ldr	r1, [r7, #12]
 8005332:	6809      	ldr	r1, [r1, #0]
 8005334:	4608      	mov	r0, r1
 8005336:	6879      	ldr	r1, [r7, #4]
 8005338:	01c9      	lsls	r1, r1, #7
 800533a:	4401      	add	r1, r0
 800533c:	3184      	adds	r1, #132	; 0x84
 800533e:	4313      	orrs	r3, r2
 8005340:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	461a      	mov	r2, r3
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	01db      	lsls	r3, r3, #7
 800534c:	4413      	add	r3, r2
 800534e:	3384      	adds	r3, #132	; 0x84
 8005350:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	461a      	mov	r2, r3
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	01db      	lsls	r3, r3, #7
 800535c:	4413      	add	r3, r2
 800535e:	3384      	adds	r3, #132	; 0x84
 8005360:	461a      	mov	r2, r3
 8005362:	2300      	movs	r3, #0
 8005364:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	461a      	mov	r2, r3
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	01db      	lsls	r3, r3, #7
 8005370:	4413      	add	r3, r2
 8005372:	3384      	adds	r3, #132	; 0x84
 8005374:	461a      	mov	r2, r3
 8005376:	68bb      	ldr	r3, [r7, #8]
 8005378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800537a:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800537c:	68bb      	ldr	r3, [r7, #8]
 800537e:	691b      	ldr	r3, [r3, #16]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d102      	bne.n	800538a <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 8005384:	2304      	movs	r3, #4
 8005386:	61fb      	str	r3, [r7, #28]
 8005388:	e01b      	b.n	80053c2 <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800538a:	68bb      	ldr	r3, [r7, #8]
 800538c:	691b      	ldr	r3, [r3, #16]
 800538e:	2b01      	cmp	r3, #1
 8005390:	d102      	bne.n	8005398 <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 8005392:	2303      	movs	r3, #3
 8005394:	61fb      	str	r3, [r7, #28]
 8005396:	e014      	b.n	80053c2 <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	691b      	ldr	r3, [r3, #16]
 800539c:	2b04      	cmp	r3, #4
 800539e:	d00b      	beq.n	80053b8 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80053a4:	2b02      	cmp	r3, #2
 80053a6:	d007      	beq.n	80053b8 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80053ac:	2b03      	cmp	r3, #3
 80053ae:	d003      	beq.n	80053b8 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80053b4:	2b07      	cmp	r3, #7
 80053b6:	d102      	bne.n	80053be <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 80053b8:	2302      	movs	r3, #2
 80053ba:	61fb      	str	r3, [r7, #28]
 80053bc:	e001      	b.n	80053c2 <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 80053be:	2301      	movs	r3, #1
 80053c0:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	461a      	mov	r2, r3
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	01db      	lsls	r3, r3, #7
 80053cc:	4413      	add	r3, r2
 80053ce:	3384      	adds	r3, #132	; 0x84
 80053d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053d2:	68fa      	ldr	r2, [r7, #12]
 80053d4:	6812      	ldr	r2, [r2, #0]
 80053d6:	4611      	mov	r1, r2
 80053d8:	687a      	ldr	r2, [r7, #4]
 80053da:	01d2      	lsls	r2, r2, #7
 80053dc:	440a      	add	r2, r1
 80053de:	3284      	adds	r2, #132	; 0x84
 80053e0:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 80053e4:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053ea:	69fa      	ldr	r2, [r7, #28]
 80053ec:	fb02 f303 	mul.w	r3, r2, r3
 80053f0:	041a      	lsls	r2, r3, #16
 80053f2:	68bb      	ldr	r3, [r7, #8]
 80053f4:	6859      	ldr	r1, [r3, #4]
 80053f6:	68bb      	ldr	r3, [r7, #8]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	1acb      	subs	r3, r1, r3
 80053fc:	69f9      	ldr	r1, [r7, #28]
 80053fe:	fb01 f303 	mul.w	r3, r1, r3
 8005402:	3303      	adds	r3, #3
 8005404:	68f9      	ldr	r1, [r7, #12]
 8005406:	6809      	ldr	r1, [r1, #0]
 8005408:	4608      	mov	r0, r1
 800540a:	6879      	ldr	r1, [r7, #4]
 800540c:	01c9      	lsls	r1, r1, #7
 800540e:	4401      	add	r1, r0
 8005410:	3184      	adds	r1, #132	; 0x84
 8005412:	4313      	orrs	r3, r2
 8005414:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	461a      	mov	r2, r3
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	01db      	lsls	r3, r3, #7
 8005420:	4413      	add	r3, r2
 8005422:	3384      	adds	r3, #132	; 0x84
 8005424:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	4619      	mov	r1, r3
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	01db      	lsls	r3, r3, #7
 8005430:	440b      	add	r3, r1
 8005432:	3384      	adds	r3, #132	; 0x84
 8005434:	4619      	mov	r1, r3
 8005436:	4b14      	ldr	r3, [pc, #80]	; (8005488 <LTDC_SetConfig+0x330>)
 8005438:	4013      	ands	r3, r2
 800543a:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	461a      	mov	r2, r3
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	01db      	lsls	r3, r3, #7
 8005446:	4413      	add	r3, r2
 8005448:	3384      	adds	r3, #132	; 0x84
 800544a:	461a      	mov	r2, r3
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005450:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	461a      	mov	r2, r3
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	01db      	lsls	r3, r3, #7
 800545c:	4413      	add	r3, r2
 800545e:	3384      	adds	r3, #132	; 0x84
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	68fa      	ldr	r2, [r7, #12]
 8005464:	6812      	ldr	r2, [r2, #0]
 8005466:	4611      	mov	r1, r2
 8005468:	687a      	ldr	r2, [r7, #4]
 800546a:	01d2      	lsls	r2, r2, #7
 800546c:	440a      	add	r2, r1
 800546e:	3284      	adds	r2, #132	; 0x84
 8005470:	f043 0301 	orr.w	r3, r3, #1
 8005474:	6013      	str	r3, [r2, #0]
}
 8005476:	bf00      	nop
 8005478:	3724      	adds	r7, #36	; 0x24
 800547a:	46bd      	mov	sp, r7
 800547c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005480:	4770      	bx	lr
 8005482:	bf00      	nop
 8005484:	fffff8f8 	.word	0xfffff8f8
 8005488:	fffff800 	.word	0xfffff800

0800548c <HAL_LTDCEx_StructInitFromVideoConfig>:
  * @note   The implementation of this function is taking into account the LTDC
  *         polarities inversion as described in the current LTDC specification
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDCEx_StructInitFromVideoConfig(LTDC_HandleTypeDef *hltdc, DSI_VidCfgTypeDef *VidCfg)
{
 800548c:	b480      	push	{r7}
 800548e:	b083      	sub	sp, #12
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
 8005494:	6039      	str	r1, [r7, #0]

  /* The following polarity is inverted:
                     LTDC_DEPOLARITY_AL <-> LTDC_DEPOLARITY_AH */

  /* Note 1 : Code in line w/ Current LTDC specification */
  hltdc->Init.DEPolarity = (VidCfg->DEPolarity == DSI_DATA_ENABLE_ACTIVE_HIGH) ? LTDC_DEPOLARITY_AL : LTDC_DEPOLARITY_AH;
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800549a:	2b00      	cmp	r3, #0
 800549c:	d101      	bne.n	80054a2 <HAL_LTDCEx_StructInitFromVideoConfig+0x16>
 800549e:	2200      	movs	r2, #0
 80054a0:	e001      	b.n	80054a6 <HAL_LTDCEx_StructInitFromVideoConfig+0x1a>
 80054a2:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	60da      	str	r2, [r3, #12]
  hltdc->Init.VSPolarity = (VidCfg->VSPolarity == DSI_VSYNC_ACTIVE_HIGH) ? LTDC_VSPOLARITY_AH : LTDC_VSPOLARITY_AL;
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	6a1b      	ldr	r3, [r3, #32]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d102      	bne.n	80054b8 <HAL_LTDCEx_StructInitFromVideoConfig+0x2c>
 80054b2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80054b6:	e000      	b.n	80054ba <HAL_LTDCEx_StructInitFromVideoConfig+0x2e>
 80054b8:	2200      	movs	r2, #0
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	609a      	str	r2, [r3, #8]
  hltdc->Init.HSPolarity = (VidCfg->HSPolarity == DSI_HSYNC_ACTIVE_HIGH) ? LTDC_HSPOLARITY_AH : LTDC_HSPOLARITY_AL;
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	69db      	ldr	r3, [r3, #28]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d102      	bne.n	80054cc <HAL_LTDCEx_StructInitFromVideoConfig+0x40>
 80054c6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80054ca:	e000      	b.n	80054ce <HAL_LTDCEx_StructInitFromVideoConfig+0x42>
 80054cc:	2200      	movs	r2, #0
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	605a      	str	r2, [r3, #4]
  /* hltdc->Init.DEPolarity = VidCfg->DEPolarity << 29;
     hltdc->Init.VSPolarity = VidCfg->VSPolarity << 29;
     hltdc->Init.HSPolarity = VidCfg->HSPolarity << 29; */

  /* Retrieve vertical timing parameters from DSI */
  hltdc->Init.VerticalSync       = VidCfg->VerticalSyncActive - 1U;
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054d6:	1e5a      	subs	r2, r3, #1
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	619a      	str	r2, [r3, #24]
  hltdc->Init.AccumulatedVBP     = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch - 1U;
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054e4:	4413      	add	r3, r2
 80054e6:	1e5a      	subs	r2, r3, #1
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	621a      	str	r2, [r3, #32]
  hltdc->Init.AccumulatedActiveH = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + VidCfg->VerticalActive - 1U;
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054f4:	441a      	add	r2, r3
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054fa:	4413      	add	r3, r2
 80054fc:	1e5a      	subs	r2, r3, #1
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc->Init.TotalHeigh         = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + VidCfg->VerticalActive + VidCfg->VerticalFrontPorch - 1U;
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800550a:	441a      	add	r2, r3
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005510:	441a      	add	r2, r3
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005516:	4413      	add	r3, r2
 8005518:	1e5a      	subs	r2, r3, #1
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	631a      	str	r2, [r3, #48]	; 0x30

  return HAL_OK;
 800551e:	2300      	movs	r3, #0
}
 8005520:	4618      	mov	r0, r3
 8005522:	370c      	adds	r7, #12
 8005524:	46bd      	mov	sp, r7
 8005526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552a:	4770      	bx	lr

0800552c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	b082      	sub	sp, #8
 8005530:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8005532:	2300      	movs	r3, #0
 8005534:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8005536:	4b23      	ldr	r3, [pc, #140]	; (80055c4 <HAL_PWREx_EnableOverDrive+0x98>)
 8005538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800553a:	4a22      	ldr	r2, [pc, #136]	; (80055c4 <HAL_PWREx_EnableOverDrive+0x98>)
 800553c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005540:	6413      	str	r3, [r2, #64]	; 0x40
 8005542:	4b20      	ldr	r3, [pc, #128]	; (80055c4 <HAL_PWREx_EnableOverDrive+0x98>)
 8005544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005546:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800554a:	603b      	str	r3, [r7, #0]
 800554c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800554e:	4b1e      	ldr	r3, [pc, #120]	; (80055c8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	4a1d      	ldr	r2, [pc, #116]	; (80055c8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005554:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005558:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800555a:	f7fd fa9b 	bl	8002a94 <HAL_GetTick>
 800555e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005560:	e009      	b.n	8005576 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005562:	f7fd fa97 	bl	8002a94 <HAL_GetTick>
 8005566:	4602      	mov	r2, r0
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	1ad3      	subs	r3, r2, r3
 800556c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005570:	d901      	bls.n	8005576 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8005572:	2303      	movs	r3, #3
 8005574:	e022      	b.n	80055bc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005576:	4b14      	ldr	r3, [pc, #80]	; (80055c8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005578:	685b      	ldr	r3, [r3, #4]
 800557a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800557e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005582:	d1ee      	bne.n	8005562 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8005584:	4b10      	ldr	r3, [pc, #64]	; (80055c8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4a0f      	ldr	r2, [pc, #60]	; (80055c8 <HAL_PWREx_EnableOverDrive+0x9c>)
 800558a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800558e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005590:	f7fd fa80 	bl	8002a94 <HAL_GetTick>
 8005594:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005596:	e009      	b.n	80055ac <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005598:	f7fd fa7c 	bl	8002a94 <HAL_GetTick>
 800559c:	4602      	mov	r2, r0
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	1ad3      	subs	r3, r2, r3
 80055a2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80055a6:	d901      	bls.n	80055ac <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80055a8:	2303      	movs	r3, #3
 80055aa:	e007      	b.n	80055bc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80055ac:	4b06      	ldr	r3, [pc, #24]	; (80055c8 <HAL_PWREx_EnableOverDrive+0x9c>)
 80055ae:	685b      	ldr	r3, [r3, #4]
 80055b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055b4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80055b8:	d1ee      	bne.n	8005598 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80055ba:	2300      	movs	r3, #0
}
 80055bc:	4618      	mov	r0, r3
 80055be:	3708      	adds	r7, #8
 80055c0:	46bd      	mov	sp, r7
 80055c2:	bd80      	pop	{r7, pc}
 80055c4:	40023800 	.word	0x40023800
 80055c8:	40007000 	.word	0x40007000

080055cc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b086      	sub	sp, #24
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80055d4:	2300      	movs	r3, #0
 80055d6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d101      	bne.n	80055e2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80055de:	2301      	movs	r3, #1
 80055e0:	e29b      	b.n	8005b1a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f003 0301 	and.w	r3, r3, #1
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	f000 8087 	beq.w	80056fe <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80055f0:	4b96      	ldr	r3, [pc, #600]	; (800584c <HAL_RCC_OscConfig+0x280>)
 80055f2:	689b      	ldr	r3, [r3, #8]
 80055f4:	f003 030c 	and.w	r3, r3, #12
 80055f8:	2b04      	cmp	r3, #4
 80055fa:	d00c      	beq.n	8005616 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80055fc:	4b93      	ldr	r3, [pc, #588]	; (800584c <HAL_RCC_OscConfig+0x280>)
 80055fe:	689b      	ldr	r3, [r3, #8]
 8005600:	f003 030c 	and.w	r3, r3, #12
 8005604:	2b08      	cmp	r3, #8
 8005606:	d112      	bne.n	800562e <HAL_RCC_OscConfig+0x62>
 8005608:	4b90      	ldr	r3, [pc, #576]	; (800584c <HAL_RCC_OscConfig+0x280>)
 800560a:	685b      	ldr	r3, [r3, #4]
 800560c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005610:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005614:	d10b      	bne.n	800562e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005616:	4b8d      	ldr	r3, [pc, #564]	; (800584c <HAL_RCC_OscConfig+0x280>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800561e:	2b00      	cmp	r3, #0
 8005620:	d06c      	beq.n	80056fc <HAL_RCC_OscConfig+0x130>
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	685b      	ldr	r3, [r3, #4]
 8005626:	2b00      	cmp	r3, #0
 8005628:	d168      	bne.n	80056fc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800562a:	2301      	movs	r3, #1
 800562c:	e275      	b.n	8005b1a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	685b      	ldr	r3, [r3, #4]
 8005632:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005636:	d106      	bne.n	8005646 <HAL_RCC_OscConfig+0x7a>
 8005638:	4b84      	ldr	r3, [pc, #528]	; (800584c <HAL_RCC_OscConfig+0x280>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	4a83      	ldr	r2, [pc, #524]	; (800584c <HAL_RCC_OscConfig+0x280>)
 800563e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005642:	6013      	str	r3, [r2, #0]
 8005644:	e02e      	b.n	80056a4 <HAL_RCC_OscConfig+0xd8>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	685b      	ldr	r3, [r3, #4]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d10c      	bne.n	8005668 <HAL_RCC_OscConfig+0x9c>
 800564e:	4b7f      	ldr	r3, [pc, #508]	; (800584c <HAL_RCC_OscConfig+0x280>)
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4a7e      	ldr	r2, [pc, #504]	; (800584c <HAL_RCC_OscConfig+0x280>)
 8005654:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005658:	6013      	str	r3, [r2, #0]
 800565a:	4b7c      	ldr	r3, [pc, #496]	; (800584c <HAL_RCC_OscConfig+0x280>)
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4a7b      	ldr	r2, [pc, #492]	; (800584c <HAL_RCC_OscConfig+0x280>)
 8005660:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005664:	6013      	str	r3, [r2, #0]
 8005666:	e01d      	b.n	80056a4 <HAL_RCC_OscConfig+0xd8>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005670:	d10c      	bne.n	800568c <HAL_RCC_OscConfig+0xc0>
 8005672:	4b76      	ldr	r3, [pc, #472]	; (800584c <HAL_RCC_OscConfig+0x280>)
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	4a75      	ldr	r2, [pc, #468]	; (800584c <HAL_RCC_OscConfig+0x280>)
 8005678:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800567c:	6013      	str	r3, [r2, #0]
 800567e:	4b73      	ldr	r3, [pc, #460]	; (800584c <HAL_RCC_OscConfig+0x280>)
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	4a72      	ldr	r2, [pc, #456]	; (800584c <HAL_RCC_OscConfig+0x280>)
 8005684:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005688:	6013      	str	r3, [r2, #0]
 800568a:	e00b      	b.n	80056a4 <HAL_RCC_OscConfig+0xd8>
 800568c:	4b6f      	ldr	r3, [pc, #444]	; (800584c <HAL_RCC_OscConfig+0x280>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a6e      	ldr	r2, [pc, #440]	; (800584c <HAL_RCC_OscConfig+0x280>)
 8005692:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005696:	6013      	str	r3, [r2, #0]
 8005698:	4b6c      	ldr	r3, [pc, #432]	; (800584c <HAL_RCC_OscConfig+0x280>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	4a6b      	ldr	r2, [pc, #428]	; (800584c <HAL_RCC_OscConfig+0x280>)
 800569e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80056a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	685b      	ldr	r3, [r3, #4]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d013      	beq.n	80056d4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056ac:	f7fd f9f2 	bl	8002a94 <HAL_GetTick>
 80056b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056b2:	e008      	b.n	80056c6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80056b4:	f7fd f9ee 	bl	8002a94 <HAL_GetTick>
 80056b8:	4602      	mov	r2, r0
 80056ba:	693b      	ldr	r3, [r7, #16]
 80056bc:	1ad3      	subs	r3, r2, r3
 80056be:	2b64      	cmp	r3, #100	; 0x64
 80056c0:	d901      	bls.n	80056c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80056c2:	2303      	movs	r3, #3
 80056c4:	e229      	b.n	8005b1a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056c6:	4b61      	ldr	r3, [pc, #388]	; (800584c <HAL_RCC_OscConfig+0x280>)
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d0f0      	beq.n	80056b4 <HAL_RCC_OscConfig+0xe8>
 80056d2:	e014      	b.n	80056fe <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056d4:	f7fd f9de 	bl	8002a94 <HAL_GetTick>
 80056d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80056da:	e008      	b.n	80056ee <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80056dc:	f7fd f9da 	bl	8002a94 <HAL_GetTick>
 80056e0:	4602      	mov	r2, r0
 80056e2:	693b      	ldr	r3, [r7, #16]
 80056e4:	1ad3      	subs	r3, r2, r3
 80056e6:	2b64      	cmp	r3, #100	; 0x64
 80056e8:	d901      	bls.n	80056ee <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80056ea:	2303      	movs	r3, #3
 80056ec:	e215      	b.n	8005b1a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80056ee:	4b57      	ldr	r3, [pc, #348]	; (800584c <HAL_RCC_OscConfig+0x280>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d1f0      	bne.n	80056dc <HAL_RCC_OscConfig+0x110>
 80056fa:	e000      	b.n	80056fe <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f003 0302 	and.w	r3, r3, #2
 8005706:	2b00      	cmp	r3, #0
 8005708:	d069      	beq.n	80057de <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800570a:	4b50      	ldr	r3, [pc, #320]	; (800584c <HAL_RCC_OscConfig+0x280>)
 800570c:	689b      	ldr	r3, [r3, #8]
 800570e:	f003 030c 	and.w	r3, r3, #12
 8005712:	2b00      	cmp	r3, #0
 8005714:	d00b      	beq.n	800572e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005716:	4b4d      	ldr	r3, [pc, #308]	; (800584c <HAL_RCC_OscConfig+0x280>)
 8005718:	689b      	ldr	r3, [r3, #8]
 800571a:	f003 030c 	and.w	r3, r3, #12
 800571e:	2b08      	cmp	r3, #8
 8005720:	d11c      	bne.n	800575c <HAL_RCC_OscConfig+0x190>
 8005722:	4b4a      	ldr	r3, [pc, #296]	; (800584c <HAL_RCC_OscConfig+0x280>)
 8005724:	685b      	ldr	r3, [r3, #4]
 8005726:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800572a:	2b00      	cmp	r3, #0
 800572c:	d116      	bne.n	800575c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800572e:	4b47      	ldr	r3, [pc, #284]	; (800584c <HAL_RCC_OscConfig+0x280>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f003 0302 	and.w	r3, r3, #2
 8005736:	2b00      	cmp	r3, #0
 8005738:	d005      	beq.n	8005746 <HAL_RCC_OscConfig+0x17a>
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	68db      	ldr	r3, [r3, #12]
 800573e:	2b01      	cmp	r3, #1
 8005740:	d001      	beq.n	8005746 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8005742:	2301      	movs	r3, #1
 8005744:	e1e9      	b.n	8005b1a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005746:	4b41      	ldr	r3, [pc, #260]	; (800584c <HAL_RCC_OscConfig+0x280>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	691b      	ldr	r3, [r3, #16]
 8005752:	00db      	lsls	r3, r3, #3
 8005754:	493d      	ldr	r1, [pc, #244]	; (800584c <HAL_RCC_OscConfig+0x280>)
 8005756:	4313      	orrs	r3, r2
 8005758:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800575a:	e040      	b.n	80057de <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	68db      	ldr	r3, [r3, #12]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d023      	beq.n	80057ac <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005764:	4b39      	ldr	r3, [pc, #228]	; (800584c <HAL_RCC_OscConfig+0x280>)
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4a38      	ldr	r2, [pc, #224]	; (800584c <HAL_RCC_OscConfig+0x280>)
 800576a:	f043 0301 	orr.w	r3, r3, #1
 800576e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005770:	f7fd f990 	bl	8002a94 <HAL_GetTick>
 8005774:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005776:	e008      	b.n	800578a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005778:	f7fd f98c 	bl	8002a94 <HAL_GetTick>
 800577c:	4602      	mov	r2, r0
 800577e:	693b      	ldr	r3, [r7, #16]
 8005780:	1ad3      	subs	r3, r2, r3
 8005782:	2b02      	cmp	r3, #2
 8005784:	d901      	bls.n	800578a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8005786:	2303      	movs	r3, #3
 8005788:	e1c7      	b.n	8005b1a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800578a:	4b30      	ldr	r3, [pc, #192]	; (800584c <HAL_RCC_OscConfig+0x280>)
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f003 0302 	and.w	r3, r3, #2
 8005792:	2b00      	cmp	r3, #0
 8005794:	d0f0      	beq.n	8005778 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005796:	4b2d      	ldr	r3, [pc, #180]	; (800584c <HAL_RCC_OscConfig+0x280>)
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	691b      	ldr	r3, [r3, #16]
 80057a2:	00db      	lsls	r3, r3, #3
 80057a4:	4929      	ldr	r1, [pc, #164]	; (800584c <HAL_RCC_OscConfig+0x280>)
 80057a6:	4313      	orrs	r3, r2
 80057a8:	600b      	str	r3, [r1, #0]
 80057aa:	e018      	b.n	80057de <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80057ac:	4b27      	ldr	r3, [pc, #156]	; (800584c <HAL_RCC_OscConfig+0x280>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4a26      	ldr	r2, [pc, #152]	; (800584c <HAL_RCC_OscConfig+0x280>)
 80057b2:	f023 0301 	bic.w	r3, r3, #1
 80057b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057b8:	f7fd f96c 	bl	8002a94 <HAL_GetTick>
 80057bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80057be:	e008      	b.n	80057d2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80057c0:	f7fd f968 	bl	8002a94 <HAL_GetTick>
 80057c4:	4602      	mov	r2, r0
 80057c6:	693b      	ldr	r3, [r7, #16]
 80057c8:	1ad3      	subs	r3, r2, r3
 80057ca:	2b02      	cmp	r3, #2
 80057cc:	d901      	bls.n	80057d2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80057ce:	2303      	movs	r3, #3
 80057d0:	e1a3      	b.n	8005b1a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80057d2:	4b1e      	ldr	r3, [pc, #120]	; (800584c <HAL_RCC_OscConfig+0x280>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f003 0302 	and.w	r3, r3, #2
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d1f0      	bne.n	80057c0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f003 0308 	and.w	r3, r3, #8
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d038      	beq.n	800585c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	695b      	ldr	r3, [r3, #20]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d019      	beq.n	8005826 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80057f2:	4b16      	ldr	r3, [pc, #88]	; (800584c <HAL_RCC_OscConfig+0x280>)
 80057f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80057f6:	4a15      	ldr	r2, [pc, #84]	; (800584c <HAL_RCC_OscConfig+0x280>)
 80057f8:	f043 0301 	orr.w	r3, r3, #1
 80057fc:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057fe:	f7fd f949 	bl	8002a94 <HAL_GetTick>
 8005802:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005804:	e008      	b.n	8005818 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005806:	f7fd f945 	bl	8002a94 <HAL_GetTick>
 800580a:	4602      	mov	r2, r0
 800580c:	693b      	ldr	r3, [r7, #16]
 800580e:	1ad3      	subs	r3, r2, r3
 8005810:	2b02      	cmp	r3, #2
 8005812:	d901      	bls.n	8005818 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005814:	2303      	movs	r3, #3
 8005816:	e180      	b.n	8005b1a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005818:	4b0c      	ldr	r3, [pc, #48]	; (800584c <HAL_RCC_OscConfig+0x280>)
 800581a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800581c:	f003 0302 	and.w	r3, r3, #2
 8005820:	2b00      	cmp	r3, #0
 8005822:	d0f0      	beq.n	8005806 <HAL_RCC_OscConfig+0x23a>
 8005824:	e01a      	b.n	800585c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005826:	4b09      	ldr	r3, [pc, #36]	; (800584c <HAL_RCC_OscConfig+0x280>)
 8005828:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800582a:	4a08      	ldr	r2, [pc, #32]	; (800584c <HAL_RCC_OscConfig+0x280>)
 800582c:	f023 0301 	bic.w	r3, r3, #1
 8005830:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005832:	f7fd f92f 	bl	8002a94 <HAL_GetTick>
 8005836:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005838:	e00a      	b.n	8005850 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800583a:	f7fd f92b 	bl	8002a94 <HAL_GetTick>
 800583e:	4602      	mov	r2, r0
 8005840:	693b      	ldr	r3, [r7, #16]
 8005842:	1ad3      	subs	r3, r2, r3
 8005844:	2b02      	cmp	r3, #2
 8005846:	d903      	bls.n	8005850 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005848:	2303      	movs	r3, #3
 800584a:	e166      	b.n	8005b1a <HAL_RCC_OscConfig+0x54e>
 800584c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005850:	4b92      	ldr	r3, [pc, #584]	; (8005a9c <HAL_RCC_OscConfig+0x4d0>)
 8005852:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005854:	f003 0302 	and.w	r3, r3, #2
 8005858:	2b00      	cmp	r3, #0
 800585a:	d1ee      	bne.n	800583a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f003 0304 	and.w	r3, r3, #4
 8005864:	2b00      	cmp	r3, #0
 8005866:	f000 80a4 	beq.w	80059b2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800586a:	4b8c      	ldr	r3, [pc, #560]	; (8005a9c <HAL_RCC_OscConfig+0x4d0>)
 800586c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800586e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005872:	2b00      	cmp	r3, #0
 8005874:	d10d      	bne.n	8005892 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8005876:	4b89      	ldr	r3, [pc, #548]	; (8005a9c <HAL_RCC_OscConfig+0x4d0>)
 8005878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800587a:	4a88      	ldr	r2, [pc, #544]	; (8005a9c <HAL_RCC_OscConfig+0x4d0>)
 800587c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005880:	6413      	str	r3, [r2, #64]	; 0x40
 8005882:	4b86      	ldr	r3, [pc, #536]	; (8005a9c <HAL_RCC_OscConfig+0x4d0>)
 8005884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005886:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800588a:	60bb      	str	r3, [r7, #8]
 800588c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800588e:	2301      	movs	r3, #1
 8005890:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005892:	4b83      	ldr	r3, [pc, #524]	; (8005aa0 <HAL_RCC_OscConfig+0x4d4>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800589a:	2b00      	cmp	r3, #0
 800589c:	d118      	bne.n	80058d0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800589e:	4b80      	ldr	r3, [pc, #512]	; (8005aa0 <HAL_RCC_OscConfig+0x4d4>)
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4a7f      	ldr	r2, [pc, #508]	; (8005aa0 <HAL_RCC_OscConfig+0x4d4>)
 80058a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80058a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80058aa:	f7fd f8f3 	bl	8002a94 <HAL_GetTick>
 80058ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80058b0:	e008      	b.n	80058c4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80058b2:	f7fd f8ef 	bl	8002a94 <HAL_GetTick>
 80058b6:	4602      	mov	r2, r0
 80058b8:	693b      	ldr	r3, [r7, #16]
 80058ba:	1ad3      	subs	r3, r2, r3
 80058bc:	2b64      	cmp	r3, #100	; 0x64
 80058be:	d901      	bls.n	80058c4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80058c0:	2303      	movs	r3, #3
 80058c2:	e12a      	b.n	8005b1a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80058c4:	4b76      	ldr	r3, [pc, #472]	; (8005aa0 <HAL_RCC_OscConfig+0x4d4>)
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d0f0      	beq.n	80058b2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	689b      	ldr	r3, [r3, #8]
 80058d4:	2b01      	cmp	r3, #1
 80058d6:	d106      	bne.n	80058e6 <HAL_RCC_OscConfig+0x31a>
 80058d8:	4b70      	ldr	r3, [pc, #448]	; (8005a9c <HAL_RCC_OscConfig+0x4d0>)
 80058da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058dc:	4a6f      	ldr	r2, [pc, #444]	; (8005a9c <HAL_RCC_OscConfig+0x4d0>)
 80058de:	f043 0301 	orr.w	r3, r3, #1
 80058e2:	6713      	str	r3, [r2, #112]	; 0x70
 80058e4:	e02d      	b.n	8005942 <HAL_RCC_OscConfig+0x376>
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	689b      	ldr	r3, [r3, #8]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d10c      	bne.n	8005908 <HAL_RCC_OscConfig+0x33c>
 80058ee:	4b6b      	ldr	r3, [pc, #428]	; (8005a9c <HAL_RCC_OscConfig+0x4d0>)
 80058f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058f2:	4a6a      	ldr	r2, [pc, #424]	; (8005a9c <HAL_RCC_OscConfig+0x4d0>)
 80058f4:	f023 0301 	bic.w	r3, r3, #1
 80058f8:	6713      	str	r3, [r2, #112]	; 0x70
 80058fa:	4b68      	ldr	r3, [pc, #416]	; (8005a9c <HAL_RCC_OscConfig+0x4d0>)
 80058fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058fe:	4a67      	ldr	r2, [pc, #412]	; (8005a9c <HAL_RCC_OscConfig+0x4d0>)
 8005900:	f023 0304 	bic.w	r3, r3, #4
 8005904:	6713      	str	r3, [r2, #112]	; 0x70
 8005906:	e01c      	b.n	8005942 <HAL_RCC_OscConfig+0x376>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	689b      	ldr	r3, [r3, #8]
 800590c:	2b05      	cmp	r3, #5
 800590e:	d10c      	bne.n	800592a <HAL_RCC_OscConfig+0x35e>
 8005910:	4b62      	ldr	r3, [pc, #392]	; (8005a9c <HAL_RCC_OscConfig+0x4d0>)
 8005912:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005914:	4a61      	ldr	r2, [pc, #388]	; (8005a9c <HAL_RCC_OscConfig+0x4d0>)
 8005916:	f043 0304 	orr.w	r3, r3, #4
 800591a:	6713      	str	r3, [r2, #112]	; 0x70
 800591c:	4b5f      	ldr	r3, [pc, #380]	; (8005a9c <HAL_RCC_OscConfig+0x4d0>)
 800591e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005920:	4a5e      	ldr	r2, [pc, #376]	; (8005a9c <HAL_RCC_OscConfig+0x4d0>)
 8005922:	f043 0301 	orr.w	r3, r3, #1
 8005926:	6713      	str	r3, [r2, #112]	; 0x70
 8005928:	e00b      	b.n	8005942 <HAL_RCC_OscConfig+0x376>
 800592a:	4b5c      	ldr	r3, [pc, #368]	; (8005a9c <HAL_RCC_OscConfig+0x4d0>)
 800592c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800592e:	4a5b      	ldr	r2, [pc, #364]	; (8005a9c <HAL_RCC_OscConfig+0x4d0>)
 8005930:	f023 0301 	bic.w	r3, r3, #1
 8005934:	6713      	str	r3, [r2, #112]	; 0x70
 8005936:	4b59      	ldr	r3, [pc, #356]	; (8005a9c <HAL_RCC_OscConfig+0x4d0>)
 8005938:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800593a:	4a58      	ldr	r2, [pc, #352]	; (8005a9c <HAL_RCC_OscConfig+0x4d0>)
 800593c:	f023 0304 	bic.w	r3, r3, #4
 8005940:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	689b      	ldr	r3, [r3, #8]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d015      	beq.n	8005976 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800594a:	f7fd f8a3 	bl	8002a94 <HAL_GetTick>
 800594e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005950:	e00a      	b.n	8005968 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005952:	f7fd f89f 	bl	8002a94 <HAL_GetTick>
 8005956:	4602      	mov	r2, r0
 8005958:	693b      	ldr	r3, [r7, #16]
 800595a:	1ad3      	subs	r3, r2, r3
 800595c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005960:	4293      	cmp	r3, r2
 8005962:	d901      	bls.n	8005968 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8005964:	2303      	movs	r3, #3
 8005966:	e0d8      	b.n	8005b1a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005968:	4b4c      	ldr	r3, [pc, #304]	; (8005a9c <HAL_RCC_OscConfig+0x4d0>)
 800596a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800596c:	f003 0302 	and.w	r3, r3, #2
 8005970:	2b00      	cmp	r3, #0
 8005972:	d0ee      	beq.n	8005952 <HAL_RCC_OscConfig+0x386>
 8005974:	e014      	b.n	80059a0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005976:	f7fd f88d 	bl	8002a94 <HAL_GetTick>
 800597a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800597c:	e00a      	b.n	8005994 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800597e:	f7fd f889 	bl	8002a94 <HAL_GetTick>
 8005982:	4602      	mov	r2, r0
 8005984:	693b      	ldr	r3, [r7, #16]
 8005986:	1ad3      	subs	r3, r2, r3
 8005988:	f241 3288 	movw	r2, #5000	; 0x1388
 800598c:	4293      	cmp	r3, r2
 800598e:	d901      	bls.n	8005994 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8005990:	2303      	movs	r3, #3
 8005992:	e0c2      	b.n	8005b1a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005994:	4b41      	ldr	r3, [pc, #260]	; (8005a9c <HAL_RCC_OscConfig+0x4d0>)
 8005996:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005998:	f003 0302 	and.w	r3, r3, #2
 800599c:	2b00      	cmp	r3, #0
 800599e:	d1ee      	bne.n	800597e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80059a0:	7dfb      	ldrb	r3, [r7, #23]
 80059a2:	2b01      	cmp	r3, #1
 80059a4:	d105      	bne.n	80059b2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80059a6:	4b3d      	ldr	r3, [pc, #244]	; (8005a9c <HAL_RCC_OscConfig+0x4d0>)
 80059a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059aa:	4a3c      	ldr	r2, [pc, #240]	; (8005a9c <HAL_RCC_OscConfig+0x4d0>)
 80059ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80059b0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	699b      	ldr	r3, [r3, #24]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	f000 80ae 	beq.w	8005b18 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80059bc:	4b37      	ldr	r3, [pc, #220]	; (8005a9c <HAL_RCC_OscConfig+0x4d0>)
 80059be:	689b      	ldr	r3, [r3, #8]
 80059c0:	f003 030c 	and.w	r3, r3, #12
 80059c4:	2b08      	cmp	r3, #8
 80059c6:	d06d      	beq.n	8005aa4 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	699b      	ldr	r3, [r3, #24]
 80059cc:	2b02      	cmp	r3, #2
 80059ce:	d14b      	bne.n	8005a68 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059d0:	4b32      	ldr	r3, [pc, #200]	; (8005a9c <HAL_RCC_OscConfig+0x4d0>)
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	4a31      	ldr	r2, [pc, #196]	; (8005a9c <HAL_RCC_OscConfig+0x4d0>)
 80059d6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80059da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059dc:	f7fd f85a 	bl	8002a94 <HAL_GetTick>
 80059e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80059e2:	e008      	b.n	80059f6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059e4:	f7fd f856 	bl	8002a94 <HAL_GetTick>
 80059e8:	4602      	mov	r2, r0
 80059ea:	693b      	ldr	r3, [r7, #16]
 80059ec:	1ad3      	subs	r3, r2, r3
 80059ee:	2b02      	cmp	r3, #2
 80059f0:	d901      	bls.n	80059f6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80059f2:	2303      	movs	r3, #3
 80059f4:	e091      	b.n	8005b1a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80059f6:	4b29      	ldr	r3, [pc, #164]	; (8005a9c <HAL_RCC_OscConfig+0x4d0>)
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d1f0      	bne.n	80059e4 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	69da      	ldr	r2, [r3, #28]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6a1b      	ldr	r3, [r3, #32]
 8005a0a:	431a      	orrs	r2, r3
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a10:	019b      	lsls	r3, r3, #6
 8005a12:	431a      	orrs	r2, r3
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a18:	085b      	lsrs	r3, r3, #1
 8005a1a:	3b01      	subs	r3, #1
 8005a1c:	041b      	lsls	r3, r3, #16
 8005a1e:	431a      	orrs	r2, r3
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a24:	061b      	lsls	r3, r3, #24
 8005a26:	431a      	orrs	r2, r3
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a2c:	071b      	lsls	r3, r3, #28
 8005a2e:	491b      	ldr	r1, [pc, #108]	; (8005a9c <HAL_RCC_OscConfig+0x4d0>)
 8005a30:	4313      	orrs	r3, r2
 8005a32:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005a34:	4b19      	ldr	r3, [pc, #100]	; (8005a9c <HAL_RCC_OscConfig+0x4d0>)
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4a18      	ldr	r2, [pc, #96]	; (8005a9c <HAL_RCC_OscConfig+0x4d0>)
 8005a3a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005a3e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a40:	f7fd f828 	bl	8002a94 <HAL_GetTick>
 8005a44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a46:	e008      	b.n	8005a5a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a48:	f7fd f824 	bl	8002a94 <HAL_GetTick>
 8005a4c:	4602      	mov	r2, r0
 8005a4e:	693b      	ldr	r3, [r7, #16]
 8005a50:	1ad3      	subs	r3, r2, r3
 8005a52:	2b02      	cmp	r3, #2
 8005a54:	d901      	bls.n	8005a5a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8005a56:	2303      	movs	r3, #3
 8005a58:	e05f      	b.n	8005b1a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a5a:	4b10      	ldr	r3, [pc, #64]	; (8005a9c <HAL_RCC_OscConfig+0x4d0>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d0f0      	beq.n	8005a48 <HAL_RCC_OscConfig+0x47c>
 8005a66:	e057      	b.n	8005b18 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a68:	4b0c      	ldr	r3, [pc, #48]	; (8005a9c <HAL_RCC_OscConfig+0x4d0>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	4a0b      	ldr	r2, [pc, #44]	; (8005a9c <HAL_RCC_OscConfig+0x4d0>)
 8005a6e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005a72:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a74:	f7fd f80e 	bl	8002a94 <HAL_GetTick>
 8005a78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a7a:	e008      	b.n	8005a8e <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a7c:	f7fd f80a 	bl	8002a94 <HAL_GetTick>
 8005a80:	4602      	mov	r2, r0
 8005a82:	693b      	ldr	r3, [r7, #16]
 8005a84:	1ad3      	subs	r3, r2, r3
 8005a86:	2b02      	cmp	r3, #2
 8005a88:	d901      	bls.n	8005a8e <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8005a8a:	2303      	movs	r3, #3
 8005a8c:	e045      	b.n	8005b1a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a8e:	4b03      	ldr	r3, [pc, #12]	; (8005a9c <HAL_RCC_OscConfig+0x4d0>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d1f0      	bne.n	8005a7c <HAL_RCC_OscConfig+0x4b0>
 8005a9a:	e03d      	b.n	8005b18 <HAL_RCC_OscConfig+0x54c>
 8005a9c:	40023800 	.word	0x40023800
 8005aa0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8005aa4:	4b1f      	ldr	r3, [pc, #124]	; (8005b24 <HAL_RCC_OscConfig+0x558>)
 8005aa6:	685b      	ldr	r3, [r3, #4]
 8005aa8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	699b      	ldr	r3, [r3, #24]
 8005aae:	2b01      	cmp	r3, #1
 8005ab0:	d030      	beq.n	8005b14 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005abc:	429a      	cmp	r2, r3
 8005abe:	d129      	bne.n	8005b14 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005aca:	429a      	cmp	r2, r3
 8005acc:	d122      	bne.n	8005b14 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005ace:	68fa      	ldr	r2, [r7, #12]
 8005ad0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005ad4:	4013      	ands	r3, r2
 8005ad6:	687a      	ldr	r2, [r7, #4]
 8005ad8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005ada:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d119      	bne.n	8005b14 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005aea:	085b      	lsrs	r3, r3, #1
 8005aec:	3b01      	subs	r3, #1
 8005aee:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005af0:	429a      	cmp	r2, r3
 8005af2:	d10f      	bne.n	8005b14 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005afe:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005b00:	429a      	cmp	r2, r3
 8005b02:	d107      	bne.n	8005b14 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b0e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005b10:	429a      	cmp	r2, r3
 8005b12:	d001      	beq.n	8005b18 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8005b14:	2301      	movs	r3, #1
 8005b16:	e000      	b.n	8005b1a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8005b18:	2300      	movs	r3, #0
}
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	3718      	adds	r7, #24
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	bd80      	pop	{r7, pc}
 8005b22:	bf00      	nop
 8005b24:	40023800 	.word	0x40023800

08005b28 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	b084      	sub	sp, #16
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
 8005b30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005b32:	2300      	movs	r3, #0
 8005b34:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d101      	bne.n	8005b40 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005b3c:	2301      	movs	r3, #1
 8005b3e:	e0d0      	b.n	8005ce2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005b40:	4b6a      	ldr	r3, [pc, #424]	; (8005cec <HAL_RCC_ClockConfig+0x1c4>)
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f003 030f 	and.w	r3, r3, #15
 8005b48:	683a      	ldr	r2, [r7, #0]
 8005b4a:	429a      	cmp	r2, r3
 8005b4c:	d910      	bls.n	8005b70 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b4e:	4b67      	ldr	r3, [pc, #412]	; (8005cec <HAL_RCC_ClockConfig+0x1c4>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f023 020f 	bic.w	r2, r3, #15
 8005b56:	4965      	ldr	r1, [pc, #404]	; (8005cec <HAL_RCC_ClockConfig+0x1c4>)
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b5e:	4b63      	ldr	r3, [pc, #396]	; (8005cec <HAL_RCC_ClockConfig+0x1c4>)
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f003 030f 	and.w	r3, r3, #15
 8005b66:	683a      	ldr	r2, [r7, #0]
 8005b68:	429a      	cmp	r2, r3
 8005b6a:	d001      	beq.n	8005b70 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005b6c:	2301      	movs	r3, #1
 8005b6e:	e0b8      	b.n	8005ce2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f003 0302 	and.w	r3, r3, #2
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d020      	beq.n	8005bbe <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f003 0304 	and.w	r3, r3, #4
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d005      	beq.n	8005b94 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005b88:	4b59      	ldr	r3, [pc, #356]	; (8005cf0 <HAL_RCC_ClockConfig+0x1c8>)
 8005b8a:	689b      	ldr	r3, [r3, #8]
 8005b8c:	4a58      	ldr	r2, [pc, #352]	; (8005cf0 <HAL_RCC_ClockConfig+0x1c8>)
 8005b8e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005b92:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f003 0308 	and.w	r3, r3, #8
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d005      	beq.n	8005bac <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005ba0:	4b53      	ldr	r3, [pc, #332]	; (8005cf0 <HAL_RCC_ClockConfig+0x1c8>)
 8005ba2:	689b      	ldr	r3, [r3, #8]
 8005ba4:	4a52      	ldr	r2, [pc, #328]	; (8005cf0 <HAL_RCC_ClockConfig+0x1c8>)
 8005ba6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005baa:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005bac:	4b50      	ldr	r3, [pc, #320]	; (8005cf0 <HAL_RCC_ClockConfig+0x1c8>)
 8005bae:	689b      	ldr	r3, [r3, #8]
 8005bb0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	689b      	ldr	r3, [r3, #8]
 8005bb8:	494d      	ldr	r1, [pc, #308]	; (8005cf0 <HAL_RCC_ClockConfig+0x1c8>)
 8005bba:	4313      	orrs	r3, r2
 8005bbc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f003 0301 	and.w	r3, r3, #1
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d040      	beq.n	8005c4c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	685b      	ldr	r3, [r3, #4]
 8005bce:	2b01      	cmp	r3, #1
 8005bd0:	d107      	bne.n	8005be2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005bd2:	4b47      	ldr	r3, [pc, #284]	; (8005cf0 <HAL_RCC_ClockConfig+0x1c8>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d115      	bne.n	8005c0a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005bde:	2301      	movs	r3, #1
 8005be0:	e07f      	b.n	8005ce2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	685b      	ldr	r3, [r3, #4]
 8005be6:	2b02      	cmp	r3, #2
 8005be8:	d107      	bne.n	8005bfa <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005bea:	4b41      	ldr	r3, [pc, #260]	; (8005cf0 <HAL_RCC_ClockConfig+0x1c8>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d109      	bne.n	8005c0a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	e073      	b.n	8005ce2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005bfa:	4b3d      	ldr	r3, [pc, #244]	; (8005cf0 <HAL_RCC_ClockConfig+0x1c8>)
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f003 0302 	and.w	r3, r3, #2
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d101      	bne.n	8005c0a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005c06:	2301      	movs	r3, #1
 8005c08:	e06b      	b.n	8005ce2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005c0a:	4b39      	ldr	r3, [pc, #228]	; (8005cf0 <HAL_RCC_ClockConfig+0x1c8>)
 8005c0c:	689b      	ldr	r3, [r3, #8]
 8005c0e:	f023 0203 	bic.w	r2, r3, #3
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	685b      	ldr	r3, [r3, #4]
 8005c16:	4936      	ldr	r1, [pc, #216]	; (8005cf0 <HAL_RCC_ClockConfig+0x1c8>)
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c1c:	f7fc ff3a 	bl	8002a94 <HAL_GetTick>
 8005c20:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c22:	e00a      	b.n	8005c3a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c24:	f7fc ff36 	bl	8002a94 <HAL_GetTick>
 8005c28:	4602      	mov	r2, r0
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	1ad3      	subs	r3, r2, r3
 8005c2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d901      	bls.n	8005c3a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8005c36:	2303      	movs	r3, #3
 8005c38:	e053      	b.n	8005ce2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c3a:	4b2d      	ldr	r3, [pc, #180]	; (8005cf0 <HAL_RCC_ClockConfig+0x1c8>)
 8005c3c:	689b      	ldr	r3, [r3, #8]
 8005c3e:	f003 020c 	and.w	r2, r3, #12
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	685b      	ldr	r3, [r3, #4]
 8005c46:	009b      	lsls	r3, r3, #2
 8005c48:	429a      	cmp	r2, r3
 8005c4a:	d1eb      	bne.n	8005c24 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005c4c:	4b27      	ldr	r3, [pc, #156]	; (8005cec <HAL_RCC_ClockConfig+0x1c4>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f003 030f 	and.w	r3, r3, #15
 8005c54:	683a      	ldr	r2, [r7, #0]
 8005c56:	429a      	cmp	r2, r3
 8005c58:	d210      	bcs.n	8005c7c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c5a:	4b24      	ldr	r3, [pc, #144]	; (8005cec <HAL_RCC_ClockConfig+0x1c4>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f023 020f 	bic.w	r2, r3, #15
 8005c62:	4922      	ldr	r1, [pc, #136]	; (8005cec <HAL_RCC_ClockConfig+0x1c4>)
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	4313      	orrs	r3, r2
 8005c68:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c6a:	4b20      	ldr	r3, [pc, #128]	; (8005cec <HAL_RCC_ClockConfig+0x1c4>)
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f003 030f 	and.w	r3, r3, #15
 8005c72:	683a      	ldr	r2, [r7, #0]
 8005c74:	429a      	cmp	r2, r3
 8005c76:	d001      	beq.n	8005c7c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005c78:	2301      	movs	r3, #1
 8005c7a:	e032      	b.n	8005ce2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f003 0304 	and.w	r3, r3, #4
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d008      	beq.n	8005c9a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005c88:	4b19      	ldr	r3, [pc, #100]	; (8005cf0 <HAL_RCC_ClockConfig+0x1c8>)
 8005c8a:	689b      	ldr	r3, [r3, #8]
 8005c8c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	68db      	ldr	r3, [r3, #12]
 8005c94:	4916      	ldr	r1, [pc, #88]	; (8005cf0 <HAL_RCC_ClockConfig+0x1c8>)
 8005c96:	4313      	orrs	r3, r2
 8005c98:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f003 0308 	and.w	r3, r3, #8
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d009      	beq.n	8005cba <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005ca6:	4b12      	ldr	r3, [pc, #72]	; (8005cf0 <HAL_RCC_ClockConfig+0x1c8>)
 8005ca8:	689b      	ldr	r3, [r3, #8]
 8005caa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	691b      	ldr	r3, [r3, #16]
 8005cb2:	00db      	lsls	r3, r3, #3
 8005cb4:	490e      	ldr	r1, [pc, #56]	; (8005cf0 <HAL_RCC_ClockConfig+0x1c8>)
 8005cb6:	4313      	orrs	r3, r2
 8005cb8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005cba:	f000 f821 	bl	8005d00 <HAL_RCC_GetSysClockFreq>
 8005cbe:	4602      	mov	r2, r0
 8005cc0:	4b0b      	ldr	r3, [pc, #44]	; (8005cf0 <HAL_RCC_ClockConfig+0x1c8>)
 8005cc2:	689b      	ldr	r3, [r3, #8]
 8005cc4:	091b      	lsrs	r3, r3, #4
 8005cc6:	f003 030f 	and.w	r3, r3, #15
 8005cca:	490a      	ldr	r1, [pc, #40]	; (8005cf4 <HAL_RCC_ClockConfig+0x1cc>)
 8005ccc:	5ccb      	ldrb	r3, [r1, r3]
 8005cce:	fa22 f303 	lsr.w	r3, r2, r3
 8005cd2:	4a09      	ldr	r2, [pc, #36]	; (8005cf8 <HAL_RCC_ClockConfig+0x1d0>)
 8005cd4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005cd6:	4b09      	ldr	r3, [pc, #36]	; (8005cfc <HAL_RCC_ClockConfig+0x1d4>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4618      	mov	r0, r3
 8005cdc:	f7fc fe96 	bl	8002a0c <HAL_InitTick>

  return HAL_OK;
 8005ce0:	2300      	movs	r3, #0
}
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	3710      	adds	r7, #16
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	bd80      	pop	{r7, pc}
 8005cea:	bf00      	nop
 8005cec:	40023c00 	.word	0x40023c00
 8005cf0:	40023800 	.word	0x40023800
 8005cf4:	080096f0 	.word	0x080096f0
 8005cf8:	20000028 	.word	0x20000028
 8005cfc:	20000070 	.word	0x20000070

08005d00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005d00:	b5b0      	push	{r4, r5, r7, lr}
 8005d02:	b084      	sub	sp, #16
 8005d04:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8005d06:	2100      	movs	r1, #0
 8005d08:	6079      	str	r1, [r7, #4]
 8005d0a:	2100      	movs	r1, #0
 8005d0c:	60f9      	str	r1, [r7, #12]
 8005d0e:	2100      	movs	r1, #0
 8005d10:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 8005d12:	2100      	movs	r1, #0
 8005d14:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005d16:	4952      	ldr	r1, [pc, #328]	; (8005e60 <HAL_RCC_GetSysClockFreq+0x160>)
 8005d18:	6889      	ldr	r1, [r1, #8]
 8005d1a:	f001 010c 	and.w	r1, r1, #12
 8005d1e:	2908      	cmp	r1, #8
 8005d20:	d00d      	beq.n	8005d3e <HAL_RCC_GetSysClockFreq+0x3e>
 8005d22:	2908      	cmp	r1, #8
 8005d24:	f200 8094 	bhi.w	8005e50 <HAL_RCC_GetSysClockFreq+0x150>
 8005d28:	2900      	cmp	r1, #0
 8005d2a:	d002      	beq.n	8005d32 <HAL_RCC_GetSysClockFreq+0x32>
 8005d2c:	2904      	cmp	r1, #4
 8005d2e:	d003      	beq.n	8005d38 <HAL_RCC_GetSysClockFreq+0x38>
 8005d30:	e08e      	b.n	8005e50 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005d32:	4b4c      	ldr	r3, [pc, #304]	; (8005e64 <HAL_RCC_GetSysClockFreq+0x164>)
 8005d34:	60bb      	str	r3, [r7, #8]
      break;
 8005d36:	e08e      	b.n	8005e56 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005d38:	4b4b      	ldr	r3, [pc, #300]	; (8005e68 <HAL_RCC_GetSysClockFreq+0x168>)
 8005d3a:	60bb      	str	r3, [r7, #8]
      break;
 8005d3c:	e08b      	b.n	8005e56 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005d3e:	4948      	ldr	r1, [pc, #288]	; (8005e60 <HAL_RCC_GetSysClockFreq+0x160>)
 8005d40:	6849      	ldr	r1, [r1, #4]
 8005d42:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8005d46:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005d48:	4945      	ldr	r1, [pc, #276]	; (8005e60 <HAL_RCC_GetSysClockFreq+0x160>)
 8005d4a:	6849      	ldr	r1, [r1, #4]
 8005d4c:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8005d50:	2900      	cmp	r1, #0
 8005d52:	d024      	beq.n	8005d9e <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005d54:	4942      	ldr	r1, [pc, #264]	; (8005e60 <HAL_RCC_GetSysClockFreq+0x160>)
 8005d56:	6849      	ldr	r1, [r1, #4]
 8005d58:	0989      	lsrs	r1, r1, #6
 8005d5a:	4608      	mov	r0, r1
 8005d5c:	f04f 0100 	mov.w	r1, #0
 8005d60:	f240 14ff 	movw	r4, #511	; 0x1ff
 8005d64:	f04f 0500 	mov.w	r5, #0
 8005d68:	ea00 0204 	and.w	r2, r0, r4
 8005d6c:	ea01 0305 	and.w	r3, r1, r5
 8005d70:	493d      	ldr	r1, [pc, #244]	; (8005e68 <HAL_RCC_GetSysClockFreq+0x168>)
 8005d72:	fb01 f003 	mul.w	r0, r1, r3
 8005d76:	2100      	movs	r1, #0
 8005d78:	fb01 f102 	mul.w	r1, r1, r2
 8005d7c:	1844      	adds	r4, r0, r1
 8005d7e:	493a      	ldr	r1, [pc, #232]	; (8005e68 <HAL_RCC_GetSysClockFreq+0x168>)
 8005d80:	fba2 0101 	umull	r0, r1, r2, r1
 8005d84:	1863      	adds	r3, r4, r1
 8005d86:	4619      	mov	r1, r3
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	461a      	mov	r2, r3
 8005d8c:	f04f 0300 	mov.w	r3, #0
 8005d90:	f7fa fa56 	bl	8000240 <__aeabi_uldivmod>
 8005d94:	4602      	mov	r2, r0
 8005d96:	460b      	mov	r3, r1
 8005d98:	4613      	mov	r3, r2
 8005d9a:	60fb      	str	r3, [r7, #12]
 8005d9c:	e04a      	b.n	8005e34 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005d9e:	4b30      	ldr	r3, [pc, #192]	; (8005e60 <HAL_RCC_GetSysClockFreq+0x160>)
 8005da0:	685b      	ldr	r3, [r3, #4]
 8005da2:	099b      	lsrs	r3, r3, #6
 8005da4:	461a      	mov	r2, r3
 8005da6:	f04f 0300 	mov.w	r3, #0
 8005daa:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005dae:	f04f 0100 	mov.w	r1, #0
 8005db2:	ea02 0400 	and.w	r4, r2, r0
 8005db6:	ea03 0501 	and.w	r5, r3, r1
 8005dba:	4620      	mov	r0, r4
 8005dbc:	4629      	mov	r1, r5
 8005dbe:	f04f 0200 	mov.w	r2, #0
 8005dc2:	f04f 0300 	mov.w	r3, #0
 8005dc6:	014b      	lsls	r3, r1, #5
 8005dc8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005dcc:	0142      	lsls	r2, r0, #5
 8005dce:	4610      	mov	r0, r2
 8005dd0:	4619      	mov	r1, r3
 8005dd2:	1b00      	subs	r0, r0, r4
 8005dd4:	eb61 0105 	sbc.w	r1, r1, r5
 8005dd8:	f04f 0200 	mov.w	r2, #0
 8005ddc:	f04f 0300 	mov.w	r3, #0
 8005de0:	018b      	lsls	r3, r1, #6
 8005de2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005de6:	0182      	lsls	r2, r0, #6
 8005de8:	1a12      	subs	r2, r2, r0
 8005dea:	eb63 0301 	sbc.w	r3, r3, r1
 8005dee:	f04f 0000 	mov.w	r0, #0
 8005df2:	f04f 0100 	mov.w	r1, #0
 8005df6:	00d9      	lsls	r1, r3, #3
 8005df8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005dfc:	00d0      	lsls	r0, r2, #3
 8005dfe:	4602      	mov	r2, r0
 8005e00:	460b      	mov	r3, r1
 8005e02:	1912      	adds	r2, r2, r4
 8005e04:	eb45 0303 	adc.w	r3, r5, r3
 8005e08:	f04f 0000 	mov.w	r0, #0
 8005e0c:	f04f 0100 	mov.w	r1, #0
 8005e10:	0299      	lsls	r1, r3, #10
 8005e12:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005e16:	0290      	lsls	r0, r2, #10
 8005e18:	4602      	mov	r2, r0
 8005e1a:	460b      	mov	r3, r1
 8005e1c:	4610      	mov	r0, r2
 8005e1e:	4619      	mov	r1, r3
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	461a      	mov	r2, r3
 8005e24:	f04f 0300 	mov.w	r3, #0
 8005e28:	f7fa fa0a 	bl	8000240 <__aeabi_uldivmod>
 8005e2c:	4602      	mov	r2, r0
 8005e2e:	460b      	mov	r3, r1
 8005e30:	4613      	mov	r3, r2
 8005e32:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8005e34:	4b0a      	ldr	r3, [pc, #40]	; (8005e60 <HAL_RCC_GetSysClockFreq+0x160>)
 8005e36:	685b      	ldr	r3, [r3, #4]
 8005e38:	0c1b      	lsrs	r3, r3, #16
 8005e3a:	f003 0303 	and.w	r3, r3, #3
 8005e3e:	3301      	adds	r3, #1
 8005e40:	005b      	lsls	r3, r3, #1
 8005e42:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8005e44:	68fa      	ldr	r2, [r7, #12]
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e4c:	60bb      	str	r3, [r7, #8]
      break;
 8005e4e:	e002      	b.n	8005e56 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005e50:	4b04      	ldr	r3, [pc, #16]	; (8005e64 <HAL_RCC_GetSysClockFreq+0x164>)
 8005e52:	60bb      	str	r3, [r7, #8]
      break;
 8005e54:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005e56:	68bb      	ldr	r3, [r7, #8]
}
 8005e58:	4618      	mov	r0, r3
 8005e5a:	3710      	adds	r7, #16
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	bdb0      	pop	{r4, r5, r7, pc}
 8005e60:	40023800 	.word	0x40023800
 8005e64:	00f42400 	.word	0x00f42400
 8005e68:	017d7840 	.word	0x017d7840

08005e6c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b088      	sub	sp, #32
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005e74:	2300      	movs	r3, #0
 8005e76:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005e78:	2300      	movs	r3, #0
 8005e7a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8005e80:	2300      	movs	r3, #0
 8005e82:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8005e84:	2300      	movs	r3, #0
 8005e86:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f003 0301 	and.w	r3, r3, #1
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d012      	beq.n	8005eba <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005e94:	4b69      	ldr	r3, [pc, #420]	; (800603c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e96:	689b      	ldr	r3, [r3, #8]
 8005e98:	4a68      	ldr	r2, [pc, #416]	; (800603c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e9a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8005e9e:	6093      	str	r3, [r2, #8]
 8005ea0:	4b66      	ldr	r3, [pc, #408]	; (800603c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ea2:	689a      	ldr	r2, [r3, #8]
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ea8:	4964      	ldr	r1, [pc, #400]	; (800603c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005eaa:	4313      	orrs	r3, r2
 8005eac:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d101      	bne.n	8005eba <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8005eb6:	2301      	movs	r3, #1
 8005eb8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d017      	beq.n	8005ef6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005ec6:	4b5d      	ldr	r3, [pc, #372]	; (800603c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ec8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005ecc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ed4:	4959      	ldr	r1, [pc, #356]	; (800603c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ee0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005ee4:	d101      	bne.n	8005eea <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d101      	bne.n	8005ef6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d017      	beq.n	8005f32 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005f02:	4b4e      	ldr	r3, [pc, #312]	; (800603c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f04:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005f08:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f10:	494a      	ldr	r1, [pc, #296]	; (800603c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f12:	4313      	orrs	r3, r2
 8005f14:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f1c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005f20:	d101      	bne.n	8005f26 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8005f22:	2301      	movs	r3, #1
 8005f24:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d101      	bne.n	8005f32 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8005f2e:	2301      	movs	r3, #1
 8005f30:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d001      	beq.n	8005f42 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8005f3e:	2301      	movs	r3, #1
 8005f40:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f003 0320 	and.w	r3, r3, #32
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	f000 808b 	beq.w	8006066 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005f50:	4b3a      	ldr	r3, [pc, #232]	; (800603c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f54:	4a39      	ldr	r2, [pc, #228]	; (800603c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f56:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005f5a:	6413      	str	r3, [r2, #64]	; 0x40
 8005f5c:	4b37      	ldr	r3, [pc, #220]	; (800603c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f64:	60bb      	str	r3, [r7, #8]
 8005f66:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005f68:	4b35      	ldr	r3, [pc, #212]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	4a34      	ldr	r2, [pc, #208]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005f6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f72:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f74:	f7fc fd8e 	bl	8002a94 <HAL_GetTick>
 8005f78:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005f7a:	e008      	b.n	8005f8e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f7c:	f7fc fd8a 	bl	8002a94 <HAL_GetTick>
 8005f80:	4602      	mov	r2, r0
 8005f82:	697b      	ldr	r3, [r7, #20]
 8005f84:	1ad3      	subs	r3, r2, r3
 8005f86:	2b64      	cmp	r3, #100	; 0x64
 8005f88:	d901      	bls.n	8005f8e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8005f8a:	2303      	movs	r3, #3
 8005f8c:	e38f      	b.n	80066ae <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005f8e:	4b2c      	ldr	r3, [pc, #176]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d0f0      	beq.n	8005f7c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005f9a:	4b28      	ldr	r3, [pc, #160]	; (800603c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005fa2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005fa4:	693b      	ldr	r3, [r7, #16]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d035      	beq.n	8006016 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005fb2:	693a      	ldr	r2, [r7, #16]
 8005fb4:	429a      	cmp	r2, r3
 8005fb6:	d02e      	beq.n	8006016 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005fb8:	4b20      	ldr	r3, [pc, #128]	; (800603c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005fba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fbc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005fc0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005fc2:	4b1e      	ldr	r3, [pc, #120]	; (800603c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005fc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fc6:	4a1d      	ldr	r2, [pc, #116]	; (800603c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005fc8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005fcc:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005fce:	4b1b      	ldr	r3, [pc, #108]	; (800603c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005fd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fd2:	4a1a      	ldr	r2, [pc, #104]	; (800603c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005fd4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005fd8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8005fda:	4a18      	ldr	r2, [pc, #96]	; (800603c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005fdc:	693b      	ldr	r3, [r7, #16]
 8005fde:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005fe0:	4b16      	ldr	r3, [pc, #88]	; (800603c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005fe2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fe4:	f003 0301 	and.w	r3, r3, #1
 8005fe8:	2b01      	cmp	r3, #1
 8005fea:	d114      	bne.n	8006016 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fec:	f7fc fd52 	bl	8002a94 <HAL_GetTick>
 8005ff0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ff2:	e00a      	b.n	800600a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005ff4:	f7fc fd4e 	bl	8002a94 <HAL_GetTick>
 8005ff8:	4602      	mov	r2, r0
 8005ffa:	697b      	ldr	r3, [r7, #20]
 8005ffc:	1ad3      	subs	r3, r2, r3
 8005ffe:	f241 3288 	movw	r2, #5000	; 0x1388
 8006002:	4293      	cmp	r3, r2
 8006004:	d901      	bls.n	800600a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8006006:	2303      	movs	r3, #3
 8006008:	e351      	b.n	80066ae <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800600a:	4b0c      	ldr	r3, [pc, #48]	; (800603c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800600c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800600e:	f003 0302 	and.w	r3, r3, #2
 8006012:	2b00      	cmp	r3, #0
 8006014:	d0ee      	beq.n	8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800601a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800601e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006022:	d111      	bne.n	8006048 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8006024:	4b05      	ldr	r3, [pc, #20]	; (800603c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006026:	689b      	ldr	r3, [r3, #8]
 8006028:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006030:	4b04      	ldr	r3, [pc, #16]	; (8006044 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006032:	400b      	ands	r3, r1
 8006034:	4901      	ldr	r1, [pc, #4]	; (800603c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006036:	4313      	orrs	r3, r2
 8006038:	608b      	str	r3, [r1, #8]
 800603a:	e00b      	b.n	8006054 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800603c:	40023800 	.word	0x40023800
 8006040:	40007000 	.word	0x40007000
 8006044:	0ffffcff 	.word	0x0ffffcff
 8006048:	4bb3      	ldr	r3, [pc, #716]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800604a:	689b      	ldr	r3, [r3, #8]
 800604c:	4ab2      	ldr	r2, [pc, #712]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800604e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006052:	6093      	str	r3, [r2, #8]
 8006054:	4bb0      	ldr	r3, [pc, #704]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006056:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800605c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006060:	49ad      	ldr	r1, [pc, #692]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006062:	4313      	orrs	r3, r2
 8006064:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f003 0310 	and.w	r3, r3, #16
 800606e:	2b00      	cmp	r3, #0
 8006070:	d010      	beq.n	8006094 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006072:	4ba9      	ldr	r3, [pc, #676]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006074:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006078:	4aa7      	ldr	r2, [pc, #668]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800607a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800607e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8006082:	4ba5      	ldr	r3, [pc, #660]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006084:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800608c:	49a2      	ldr	r1, [pc, #648]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800608e:	4313      	orrs	r3, r2
 8006090:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800609c:	2b00      	cmp	r3, #0
 800609e:	d00a      	beq.n	80060b6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80060a0:	4b9d      	ldr	r3, [pc, #628]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80060a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060a6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80060ae:	499a      	ldr	r1, [pc, #616]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80060b0:	4313      	orrs	r3, r2
 80060b2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d00a      	beq.n	80060d8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80060c2:	4b95      	ldr	r3, [pc, #596]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80060c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060c8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80060d0:	4991      	ldr	r1, [pc, #580]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80060d2:	4313      	orrs	r3, r2
 80060d4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d00a      	beq.n	80060fa <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80060e4:	4b8c      	ldr	r3, [pc, #560]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80060e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060ea:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80060f2:	4989      	ldr	r1, [pc, #548]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80060f4:	4313      	orrs	r3, r2
 80060f6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006102:	2b00      	cmp	r3, #0
 8006104:	d00a      	beq.n	800611c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006106:	4b84      	ldr	r3, [pc, #528]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006108:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800610c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006114:	4980      	ldr	r1, [pc, #512]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006116:	4313      	orrs	r3, r2
 8006118:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006124:	2b00      	cmp	r3, #0
 8006126:	d00a      	beq.n	800613e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006128:	4b7b      	ldr	r3, [pc, #492]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800612a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800612e:	f023 0203 	bic.w	r2, r3, #3
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006136:	4978      	ldr	r1, [pc, #480]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006138:	4313      	orrs	r3, r2
 800613a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006146:	2b00      	cmp	r3, #0
 8006148:	d00a      	beq.n	8006160 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800614a:	4b73      	ldr	r3, [pc, #460]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800614c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006150:	f023 020c 	bic.w	r2, r3, #12
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006158:	496f      	ldr	r1, [pc, #444]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800615a:	4313      	orrs	r3, r2
 800615c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006168:	2b00      	cmp	r3, #0
 800616a:	d00a      	beq.n	8006182 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800616c:	4b6a      	ldr	r3, [pc, #424]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800616e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006172:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800617a:	4967      	ldr	r1, [pc, #412]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800617c:	4313      	orrs	r3, r2
 800617e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800618a:	2b00      	cmp	r3, #0
 800618c:	d00a      	beq.n	80061a4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800618e:	4b62      	ldr	r3, [pc, #392]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006190:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006194:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800619c:	495e      	ldr	r1, [pc, #376]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800619e:	4313      	orrs	r3, r2
 80061a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d00a      	beq.n	80061c6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80061b0:	4b59      	ldr	r3, [pc, #356]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80061b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061b6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061be:	4956      	ldr	r1, [pc, #344]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80061c0:	4313      	orrs	r3, r2
 80061c2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d00a      	beq.n	80061e8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80061d2:	4b51      	ldr	r3, [pc, #324]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80061d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061d8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061e0:	494d      	ldr	r1, [pc, #308]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80061e2:	4313      	orrs	r3, r2
 80061e4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d00a      	beq.n	800620a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80061f4:	4b48      	ldr	r3, [pc, #288]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80061f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061fa:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006202:	4945      	ldr	r1, [pc, #276]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006204:	4313      	orrs	r3, r2
 8006206:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006212:	2b00      	cmp	r3, #0
 8006214:	d00a      	beq.n	800622c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8006216:	4b40      	ldr	r3, [pc, #256]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006218:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800621c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006224:	493c      	ldr	r1, [pc, #240]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006226:	4313      	orrs	r3, r2
 8006228:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006234:	2b00      	cmp	r3, #0
 8006236:	d00a      	beq.n	800624e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006238:	4b37      	ldr	r3, [pc, #220]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800623a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800623e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006246:	4934      	ldr	r1, [pc, #208]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006248:	4313      	orrs	r3, r2
 800624a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006256:	2b00      	cmp	r3, #0
 8006258:	d011      	beq.n	800627e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800625a:	4b2f      	ldr	r3, [pc, #188]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800625c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006260:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006268:	492b      	ldr	r1, [pc, #172]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800626a:	4313      	orrs	r3, r2
 800626c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006274:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006278:	d101      	bne.n	800627e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800627a:	2301      	movs	r3, #1
 800627c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f003 0308 	and.w	r3, r3, #8
 8006286:	2b00      	cmp	r3, #0
 8006288:	d001      	beq.n	800628e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800628a:	2301      	movs	r3, #1
 800628c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006296:	2b00      	cmp	r3, #0
 8006298:	d00a      	beq.n	80062b0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800629a:	4b1f      	ldr	r3, [pc, #124]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800629c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062a0:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80062a8:	491b      	ldr	r1, [pc, #108]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80062aa:	4313      	orrs	r3, r2
 80062ac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d00b      	beq.n	80062d4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80062bc:	4b16      	ldr	r3, [pc, #88]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80062be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062c2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80062cc:	4912      	ldr	r1, [pc, #72]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80062ce:	4313      	orrs	r3, r2
 80062d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d00b      	beq.n	80062f8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80062e0:	4b0d      	ldr	r3, [pc, #52]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80062e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062e6:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80062f0:	4909      	ldr	r1, [pc, #36]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80062f2:	4313      	orrs	r3, r2
 80062f4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006300:	2b00      	cmp	r3, #0
 8006302:	d00f      	beq.n	8006324 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006304:	4b04      	ldr	r3, [pc, #16]	; (8006318 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006306:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800630a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006314:	e002      	b.n	800631c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8006316:	bf00      	nop
 8006318:	40023800 	.word	0x40023800
 800631c:	4986      	ldr	r1, [pc, #536]	; (8006538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800631e:	4313      	orrs	r3, r2
 8006320:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800632c:	2b00      	cmp	r3, #0
 800632e:	d00b      	beq.n	8006348 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006330:	4b81      	ldr	r3, [pc, #516]	; (8006538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006332:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006336:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006340:	497d      	ldr	r1, [pc, #500]	; (8006538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006342:	4313      	orrs	r3, r2
 8006344:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006348:	69fb      	ldr	r3, [r7, #28]
 800634a:	2b01      	cmp	r3, #1
 800634c:	d006      	beq.n	800635c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006356:	2b00      	cmp	r3, #0
 8006358:	f000 80d6 	beq.w	8006508 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800635c:	4b76      	ldr	r3, [pc, #472]	; (8006538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	4a75      	ldr	r2, [pc, #468]	; (8006538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006362:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006366:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006368:	f7fc fb94 	bl	8002a94 <HAL_GetTick>
 800636c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800636e:	e008      	b.n	8006382 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006370:	f7fc fb90 	bl	8002a94 <HAL_GetTick>
 8006374:	4602      	mov	r2, r0
 8006376:	697b      	ldr	r3, [r7, #20]
 8006378:	1ad3      	subs	r3, r2, r3
 800637a:	2b64      	cmp	r3, #100	; 0x64
 800637c:	d901      	bls.n	8006382 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800637e:	2303      	movs	r3, #3
 8006380:	e195      	b.n	80066ae <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006382:	4b6d      	ldr	r3, [pc, #436]	; (8006538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800638a:	2b00      	cmp	r3, #0
 800638c:	d1f0      	bne.n	8006370 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f003 0301 	and.w	r3, r3, #1
 8006396:	2b00      	cmp	r3, #0
 8006398:	d021      	beq.n	80063de <HAL_RCCEx_PeriphCLKConfig+0x572>
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d11d      	bne.n	80063de <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80063a2:	4b65      	ldr	r3, [pc, #404]	; (8006538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80063a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80063a8:	0c1b      	lsrs	r3, r3, #16
 80063aa:	f003 0303 	and.w	r3, r3, #3
 80063ae:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80063b0:	4b61      	ldr	r3, [pc, #388]	; (8006538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80063b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80063b6:	0e1b      	lsrs	r3, r3, #24
 80063b8:	f003 030f 	and.w	r3, r3, #15
 80063bc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	685b      	ldr	r3, [r3, #4]
 80063c2:	019a      	lsls	r2, r3, #6
 80063c4:	693b      	ldr	r3, [r7, #16]
 80063c6:	041b      	lsls	r3, r3, #16
 80063c8:	431a      	orrs	r2, r3
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	061b      	lsls	r3, r3, #24
 80063ce:	431a      	orrs	r2, r3
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	689b      	ldr	r3, [r3, #8]
 80063d4:	071b      	lsls	r3, r3, #28
 80063d6:	4958      	ldr	r1, [pc, #352]	; (8006538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80063d8:	4313      	orrs	r3, r2
 80063da:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d004      	beq.n	80063f4 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80063f2:	d00a      	beq.n	800640a <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d02e      	beq.n	800645e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006404:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006408:	d129      	bne.n	800645e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800640a:	4b4b      	ldr	r3, [pc, #300]	; (8006538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800640c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006410:	0c1b      	lsrs	r3, r3, #16
 8006412:	f003 0303 	and.w	r3, r3, #3
 8006416:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006418:	4b47      	ldr	r3, [pc, #284]	; (8006538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800641a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800641e:	0f1b      	lsrs	r3, r3, #28
 8006420:	f003 0307 	and.w	r3, r3, #7
 8006424:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	685b      	ldr	r3, [r3, #4]
 800642a:	019a      	lsls	r2, r3, #6
 800642c:	693b      	ldr	r3, [r7, #16]
 800642e:	041b      	lsls	r3, r3, #16
 8006430:	431a      	orrs	r2, r3
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	68db      	ldr	r3, [r3, #12]
 8006436:	061b      	lsls	r3, r3, #24
 8006438:	431a      	orrs	r2, r3
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	071b      	lsls	r3, r3, #28
 800643e:	493e      	ldr	r1, [pc, #248]	; (8006538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006440:	4313      	orrs	r3, r2
 8006442:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006446:	4b3c      	ldr	r3, [pc, #240]	; (8006538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006448:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800644c:	f023 021f 	bic.w	r2, r3, #31
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006454:	3b01      	subs	r3, #1
 8006456:	4938      	ldr	r1, [pc, #224]	; (8006538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006458:	4313      	orrs	r3, r2
 800645a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006466:	2b00      	cmp	r3, #0
 8006468:	d01d      	beq.n	80064a6 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800646a:	4b33      	ldr	r3, [pc, #204]	; (8006538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800646c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006470:	0e1b      	lsrs	r3, r3, #24
 8006472:	f003 030f 	and.w	r3, r3, #15
 8006476:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006478:	4b2f      	ldr	r3, [pc, #188]	; (8006538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800647a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800647e:	0f1b      	lsrs	r3, r3, #28
 8006480:	f003 0307 	and.w	r3, r3, #7
 8006484:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	685b      	ldr	r3, [r3, #4]
 800648a:	019a      	lsls	r2, r3, #6
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	691b      	ldr	r3, [r3, #16]
 8006490:	041b      	lsls	r3, r3, #16
 8006492:	431a      	orrs	r2, r3
 8006494:	693b      	ldr	r3, [r7, #16]
 8006496:	061b      	lsls	r3, r3, #24
 8006498:	431a      	orrs	r2, r3
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	071b      	lsls	r3, r3, #28
 800649e:	4926      	ldr	r1, [pc, #152]	; (8006538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80064a0:	4313      	orrs	r3, r2
 80064a2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d011      	beq.n	80064d6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	685b      	ldr	r3, [r3, #4]
 80064b6:	019a      	lsls	r2, r3, #6
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	691b      	ldr	r3, [r3, #16]
 80064bc:	041b      	lsls	r3, r3, #16
 80064be:	431a      	orrs	r2, r3
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	68db      	ldr	r3, [r3, #12]
 80064c4:	061b      	lsls	r3, r3, #24
 80064c6:	431a      	orrs	r2, r3
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	689b      	ldr	r3, [r3, #8]
 80064cc:	071b      	lsls	r3, r3, #28
 80064ce:	491a      	ldr	r1, [pc, #104]	; (8006538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80064d0:	4313      	orrs	r3, r2
 80064d2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80064d6:	4b18      	ldr	r3, [pc, #96]	; (8006538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	4a17      	ldr	r2, [pc, #92]	; (8006538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80064dc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80064e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80064e2:	f7fc fad7 	bl	8002a94 <HAL_GetTick>
 80064e6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80064e8:	e008      	b.n	80064fc <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80064ea:	f7fc fad3 	bl	8002a94 <HAL_GetTick>
 80064ee:	4602      	mov	r2, r0
 80064f0:	697b      	ldr	r3, [r7, #20]
 80064f2:	1ad3      	subs	r3, r2, r3
 80064f4:	2b64      	cmp	r3, #100	; 0x64
 80064f6:	d901      	bls.n	80064fc <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80064f8:	2303      	movs	r3, #3
 80064fa:	e0d8      	b.n	80066ae <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80064fc:	4b0e      	ldr	r3, [pc, #56]	; (8006538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006504:	2b00      	cmp	r3, #0
 8006506:	d0f0      	beq.n	80064ea <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8006508:	69bb      	ldr	r3, [r7, #24]
 800650a:	2b01      	cmp	r3, #1
 800650c:	f040 80ce 	bne.w	80066ac <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006510:	4b09      	ldr	r3, [pc, #36]	; (8006538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	4a08      	ldr	r2, [pc, #32]	; (8006538 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006516:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800651a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800651c:	f7fc faba 	bl	8002a94 <HAL_GetTick>
 8006520:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006522:	e00b      	b.n	800653c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006524:	f7fc fab6 	bl	8002a94 <HAL_GetTick>
 8006528:	4602      	mov	r2, r0
 800652a:	697b      	ldr	r3, [r7, #20]
 800652c:	1ad3      	subs	r3, r2, r3
 800652e:	2b64      	cmp	r3, #100	; 0x64
 8006530:	d904      	bls.n	800653c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006532:	2303      	movs	r3, #3
 8006534:	e0bb      	b.n	80066ae <HAL_RCCEx_PeriphCLKConfig+0x842>
 8006536:	bf00      	nop
 8006538:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800653c:	4b5e      	ldr	r3, [pc, #376]	; (80066b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006544:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006548:	d0ec      	beq.n	8006524 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006552:	2b00      	cmp	r3, #0
 8006554:	d003      	beq.n	800655e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800655a:	2b00      	cmp	r3, #0
 800655c:	d009      	beq.n	8006572 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006566:	2b00      	cmp	r3, #0
 8006568:	d02e      	beq.n	80065c8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800656e:	2b00      	cmp	r3, #0
 8006570:	d12a      	bne.n	80065c8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006572:	4b51      	ldr	r3, [pc, #324]	; (80066b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006574:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006578:	0c1b      	lsrs	r3, r3, #16
 800657a:	f003 0303 	and.w	r3, r3, #3
 800657e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006580:	4b4d      	ldr	r3, [pc, #308]	; (80066b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006582:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006586:	0f1b      	lsrs	r3, r3, #28
 8006588:	f003 0307 	and.w	r3, r3, #7
 800658c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	695b      	ldr	r3, [r3, #20]
 8006592:	019a      	lsls	r2, r3, #6
 8006594:	693b      	ldr	r3, [r7, #16]
 8006596:	041b      	lsls	r3, r3, #16
 8006598:	431a      	orrs	r2, r3
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	699b      	ldr	r3, [r3, #24]
 800659e:	061b      	lsls	r3, r3, #24
 80065a0:	431a      	orrs	r2, r3
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	071b      	lsls	r3, r3, #28
 80065a6:	4944      	ldr	r1, [pc, #272]	; (80066b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80065a8:	4313      	orrs	r3, r2
 80065aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80065ae:	4b42      	ldr	r3, [pc, #264]	; (80066b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80065b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80065b4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065bc:	3b01      	subs	r3, #1
 80065be:	021b      	lsls	r3, r3, #8
 80065c0:	493d      	ldr	r1, [pc, #244]	; (80066b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80065c2:	4313      	orrs	r3, r2
 80065c4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d022      	beq.n	800661a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80065d8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80065dc:	d11d      	bne.n	800661a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80065de:	4b36      	ldr	r3, [pc, #216]	; (80066b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80065e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065e4:	0e1b      	lsrs	r3, r3, #24
 80065e6:	f003 030f 	and.w	r3, r3, #15
 80065ea:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80065ec:	4b32      	ldr	r3, [pc, #200]	; (80066b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80065ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065f2:	0f1b      	lsrs	r3, r3, #28
 80065f4:	f003 0307 	and.w	r3, r3, #7
 80065f8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	695b      	ldr	r3, [r3, #20]
 80065fe:	019a      	lsls	r2, r3, #6
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	6a1b      	ldr	r3, [r3, #32]
 8006604:	041b      	lsls	r3, r3, #16
 8006606:	431a      	orrs	r2, r3
 8006608:	693b      	ldr	r3, [r7, #16]
 800660a:	061b      	lsls	r3, r3, #24
 800660c:	431a      	orrs	r2, r3
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	071b      	lsls	r3, r3, #28
 8006612:	4929      	ldr	r1, [pc, #164]	; (80066b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006614:	4313      	orrs	r3, r2
 8006616:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f003 0308 	and.w	r3, r3, #8
 8006622:	2b00      	cmp	r3, #0
 8006624:	d028      	beq.n	8006678 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006626:	4b24      	ldr	r3, [pc, #144]	; (80066b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006628:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800662c:	0e1b      	lsrs	r3, r3, #24
 800662e:	f003 030f 	and.w	r3, r3, #15
 8006632:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006634:	4b20      	ldr	r3, [pc, #128]	; (80066b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006636:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800663a:	0c1b      	lsrs	r3, r3, #16
 800663c:	f003 0303 	and.w	r3, r3, #3
 8006640:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	695b      	ldr	r3, [r3, #20]
 8006646:	019a      	lsls	r2, r3, #6
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	041b      	lsls	r3, r3, #16
 800664c:	431a      	orrs	r2, r3
 800664e:	693b      	ldr	r3, [r7, #16]
 8006650:	061b      	lsls	r3, r3, #24
 8006652:	431a      	orrs	r2, r3
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	69db      	ldr	r3, [r3, #28]
 8006658:	071b      	lsls	r3, r3, #28
 800665a:	4917      	ldr	r1, [pc, #92]	; (80066b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800665c:	4313      	orrs	r3, r2
 800665e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006662:	4b15      	ldr	r3, [pc, #84]	; (80066b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006664:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006668:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006670:	4911      	ldr	r1, [pc, #68]	; (80066b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006672:	4313      	orrs	r3, r2
 8006674:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006678:	4b0f      	ldr	r3, [pc, #60]	; (80066b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	4a0e      	ldr	r2, [pc, #56]	; (80066b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800667e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006682:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006684:	f7fc fa06 	bl	8002a94 <HAL_GetTick>
 8006688:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800668a:	e008      	b.n	800669e <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800668c:	f7fc fa02 	bl	8002a94 <HAL_GetTick>
 8006690:	4602      	mov	r2, r0
 8006692:	697b      	ldr	r3, [r7, #20]
 8006694:	1ad3      	subs	r3, r2, r3
 8006696:	2b64      	cmp	r3, #100	; 0x64
 8006698:	d901      	bls.n	800669e <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800669a:	2303      	movs	r3, #3
 800669c:	e007      	b.n	80066ae <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800669e:	4b06      	ldr	r3, [pc, #24]	; (80066b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80066a6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80066aa:	d1ef      	bne.n	800668c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80066ac:	2300      	movs	r3, #0
}
 80066ae:	4618      	mov	r0, r3
 80066b0:	3720      	adds	r7, #32
 80066b2:	46bd      	mov	sp, r7
 80066b4:	bd80      	pop	{r7, pc}
 80066b6:	bf00      	nop
 80066b8:	40023800 	.word	0x40023800

080066bc <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	b082      	sub	sp, #8
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
 80066c4:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d101      	bne.n	80066d0 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 80066cc:	2301      	movs	r3, #1
 80066ce:	e025      	b.n	800671c <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80066d6:	b2db      	uxtb	r3, r3
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d106      	bne.n	80066ea <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2200      	movs	r2, #0
 80066e0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 80066e4:	6878      	ldr	r0, [r7, #4]
 80066e6:	f000 f81d 	bl	8006724 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2202      	movs	r2, #2
 80066ee:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681a      	ldr	r2, [r3, #0]
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	3304      	adds	r3, #4
 80066fa:	4619      	mov	r1, r3
 80066fc:	4610      	mov	r0, r2
 80066fe:	f000 f879 	bl	80067f4 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6818      	ldr	r0, [r3, #0]
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	685b      	ldr	r3, [r3, #4]
 800670a:	461a      	mov	r2, r3
 800670c:	6839      	ldr	r1, [r7, #0]
 800670e:	f000 f8cd 	bl	80068ac <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2201      	movs	r2, #1
 8006716:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800671a:	2300      	movs	r3, #0
}
 800671c:	4618      	mov	r0, r3
 800671e:	3708      	adds	r7, #8
 8006720:	46bd      	mov	sp, r7
 8006722:	bd80      	pop	{r7, pc}

08006724 <HAL_SDRAM_MspInit>:
  * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
  *                the configuration information for SDRAM module.
  * @retval None
  */
__weak void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef *hsdram)
{
 8006724:	b480      	push	{r7}
 8006726:	b083      	sub	sp, #12
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
  UNUSED(hsdram);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_SDRAM_MspInit could be implemented in the user file
   */
}
 800672c:	bf00      	nop
 800672e:	370c      	adds	r7, #12
 8006730:	46bd      	mov	sp, r7
 8006732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006736:	4770      	bx	lr

08006738 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 8006738:	b580      	push	{r7, lr}
 800673a:	b086      	sub	sp, #24
 800673c:	af00      	add	r7, sp, #0
 800673e:	60f8      	str	r0, [r7, #12]
 8006740:	60b9      	str	r1, [r7, #8]
 8006742:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800674a:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 800674c:	7dfb      	ldrb	r3, [r7, #23]
 800674e:	2b02      	cmp	r3, #2
 8006750:	d101      	bne.n	8006756 <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 8006752:	2302      	movs	r3, #2
 8006754:	e021      	b.n	800679a <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 8006756:	7dfb      	ldrb	r3, [r7, #23]
 8006758:	2b01      	cmp	r3, #1
 800675a:	d002      	beq.n	8006762 <HAL_SDRAM_SendCommand+0x2a>
 800675c:	7dfb      	ldrb	r3, [r7, #23]
 800675e:	2b05      	cmp	r3, #5
 8006760:	d118      	bne.n	8006794 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	2202      	movs	r2, #2
 8006766:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	687a      	ldr	r2, [r7, #4]
 8006770:	68b9      	ldr	r1, [r7, #8]
 8006772:	4618      	mov	r0, r3
 8006774:	f000 f904 	bl	8006980 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8006778:	68bb      	ldr	r3, [r7, #8]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	2b02      	cmp	r3, #2
 800677e:	d104      	bne.n	800678a <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	2205      	movs	r2, #5
 8006784:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8006788:	e006      	b.n	8006798 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	2201      	movs	r2, #1
 800678e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8006792:	e001      	b.n	8006798 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 8006794:	2301      	movs	r3, #1
 8006796:	e000      	b.n	800679a <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 8006798:	2300      	movs	r3, #0
}
 800679a:	4618      	mov	r0, r3
 800679c:	3718      	adds	r7, #24
 800679e:	46bd      	mov	sp, r7
 80067a0:	bd80      	pop	{r7, pc}

080067a2 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 80067a2:	b580      	push	{r7, lr}
 80067a4:	b082      	sub	sp, #8
 80067a6:	af00      	add	r7, sp, #0
 80067a8:	6078      	str	r0, [r7, #4]
 80067aa:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80067b2:	b2db      	uxtb	r3, r3
 80067b4:	2b02      	cmp	r3, #2
 80067b6:	d101      	bne.n	80067bc <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 80067b8:	2302      	movs	r3, #2
 80067ba:	e016      	b.n	80067ea <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80067c2:	b2db      	uxtb	r3, r3
 80067c4:	2b01      	cmp	r3, #1
 80067c6:	d10f      	bne.n	80067e8 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2202      	movs	r2, #2
 80067cc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	6839      	ldr	r1, [r7, #0]
 80067d6:	4618      	mov	r0, r3
 80067d8:	f000 f8f6 	bl	80069c8 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2201      	movs	r2, #1
 80067e0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 80067e4:	2300      	movs	r3, #0
 80067e6:	e000      	b.n	80067ea <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 80067e8:	2301      	movs	r3, #1
}
 80067ea:	4618      	mov	r0, r3
 80067ec:	3708      	adds	r7, #8
 80067ee:	46bd      	mov	sp, r7
 80067f0:	bd80      	pop	{r7, pc}
	...

080067f4 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 80067f4:	b480      	push	{r7}
 80067f6:	b083      	sub	sp, #12
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
 80067fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 80067fe:	683b      	ldr	r3, [r7, #0]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	2b00      	cmp	r3, #0
 8006804:	d121      	bne.n	800684a <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681a      	ldr	r2, [r3, #0]
 800680a:	4b27      	ldr	r3, [pc, #156]	; (80068a8 <FMC_SDRAM_Init+0xb4>)
 800680c:	4013      	ands	r3, r2
 800680e:	683a      	ldr	r2, [r7, #0]
 8006810:	6851      	ldr	r1, [r2, #4]
 8006812:	683a      	ldr	r2, [r7, #0]
 8006814:	6892      	ldr	r2, [r2, #8]
 8006816:	4311      	orrs	r1, r2
 8006818:	683a      	ldr	r2, [r7, #0]
 800681a:	68d2      	ldr	r2, [r2, #12]
 800681c:	4311      	orrs	r1, r2
 800681e:	683a      	ldr	r2, [r7, #0]
 8006820:	6912      	ldr	r2, [r2, #16]
 8006822:	4311      	orrs	r1, r2
 8006824:	683a      	ldr	r2, [r7, #0]
 8006826:	6952      	ldr	r2, [r2, #20]
 8006828:	4311      	orrs	r1, r2
 800682a:	683a      	ldr	r2, [r7, #0]
 800682c:	6992      	ldr	r2, [r2, #24]
 800682e:	4311      	orrs	r1, r2
 8006830:	683a      	ldr	r2, [r7, #0]
 8006832:	69d2      	ldr	r2, [r2, #28]
 8006834:	4311      	orrs	r1, r2
 8006836:	683a      	ldr	r2, [r7, #0]
 8006838:	6a12      	ldr	r2, [r2, #32]
 800683a:	4311      	orrs	r1, r2
 800683c:	683a      	ldr	r2, [r7, #0]
 800683e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006840:	430a      	orrs	r2, r1
 8006842:	431a      	orrs	r2, r3
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	601a      	str	r2, [r3, #0]
 8006848:	e026      	b.n	8006898 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8006852:	683b      	ldr	r3, [r7, #0]
 8006854:	69d9      	ldr	r1, [r3, #28]
 8006856:	683b      	ldr	r3, [r7, #0]
 8006858:	6a1b      	ldr	r3, [r3, #32]
 800685a:	4319      	orrs	r1, r3
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006860:	430b      	orrs	r3, r1
 8006862:	431a      	orrs	r2, r3
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	685a      	ldr	r2, [r3, #4]
 800686c:	4b0e      	ldr	r3, [pc, #56]	; (80068a8 <FMC_SDRAM_Init+0xb4>)
 800686e:	4013      	ands	r3, r2
 8006870:	683a      	ldr	r2, [r7, #0]
 8006872:	6851      	ldr	r1, [r2, #4]
 8006874:	683a      	ldr	r2, [r7, #0]
 8006876:	6892      	ldr	r2, [r2, #8]
 8006878:	4311      	orrs	r1, r2
 800687a:	683a      	ldr	r2, [r7, #0]
 800687c:	68d2      	ldr	r2, [r2, #12]
 800687e:	4311      	orrs	r1, r2
 8006880:	683a      	ldr	r2, [r7, #0]
 8006882:	6912      	ldr	r2, [r2, #16]
 8006884:	4311      	orrs	r1, r2
 8006886:	683a      	ldr	r2, [r7, #0]
 8006888:	6952      	ldr	r2, [r2, #20]
 800688a:	4311      	orrs	r1, r2
 800688c:	683a      	ldr	r2, [r7, #0]
 800688e:	6992      	ldr	r2, [r2, #24]
 8006890:	430a      	orrs	r2, r1
 8006892:	431a      	orrs	r2, r3
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8006898:	2300      	movs	r3, #0
}
 800689a:	4618      	mov	r0, r3
 800689c:	370c      	adds	r7, #12
 800689e:	46bd      	mov	sp, r7
 80068a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a4:	4770      	bx	lr
 80068a6:	bf00      	nop
 80068a8:	ffff8000 	.word	0xffff8000

080068ac <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80068ac:	b480      	push	{r7}
 80068ae:	b085      	sub	sp, #20
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	60f8      	str	r0, [r7, #12]
 80068b4:	60b9      	str	r1, [r7, #8]
 80068b6:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d128      	bne.n	8006910 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	689b      	ldr	r3, [r3, #8]
 80068c2:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 80068c6:	68bb      	ldr	r3, [r7, #8]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	1e59      	subs	r1, r3, #1
 80068cc:	68bb      	ldr	r3, [r7, #8]
 80068ce:	685b      	ldr	r3, [r3, #4]
 80068d0:	3b01      	subs	r3, #1
 80068d2:	011b      	lsls	r3, r3, #4
 80068d4:	4319      	orrs	r1, r3
 80068d6:	68bb      	ldr	r3, [r7, #8]
 80068d8:	689b      	ldr	r3, [r3, #8]
 80068da:	3b01      	subs	r3, #1
 80068dc:	021b      	lsls	r3, r3, #8
 80068de:	4319      	orrs	r1, r3
 80068e0:	68bb      	ldr	r3, [r7, #8]
 80068e2:	68db      	ldr	r3, [r3, #12]
 80068e4:	3b01      	subs	r3, #1
 80068e6:	031b      	lsls	r3, r3, #12
 80068e8:	4319      	orrs	r1, r3
 80068ea:	68bb      	ldr	r3, [r7, #8]
 80068ec:	691b      	ldr	r3, [r3, #16]
 80068ee:	3b01      	subs	r3, #1
 80068f0:	041b      	lsls	r3, r3, #16
 80068f2:	4319      	orrs	r1, r3
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	695b      	ldr	r3, [r3, #20]
 80068f8:	3b01      	subs	r3, #1
 80068fa:	051b      	lsls	r3, r3, #20
 80068fc:	4319      	orrs	r1, r3
 80068fe:	68bb      	ldr	r3, [r7, #8]
 8006900:	699b      	ldr	r3, [r3, #24]
 8006902:	3b01      	subs	r3, #1
 8006904:	061b      	lsls	r3, r3, #24
 8006906:	430b      	orrs	r3, r1
 8006908:	431a      	orrs	r2, r3
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	609a      	str	r2, [r3, #8]
 800690e:	e02d      	b.n	800696c <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	689a      	ldr	r2, [r3, #8]
 8006914:	4b19      	ldr	r3, [pc, #100]	; (800697c <FMC_SDRAM_Timing_Init+0xd0>)
 8006916:	4013      	ands	r3, r2
 8006918:	68ba      	ldr	r2, [r7, #8]
 800691a:	68d2      	ldr	r2, [r2, #12]
 800691c:	3a01      	subs	r2, #1
 800691e:	0311      	lsls	r1, r2, #12
 8006920:	68ba      	ldr	r2, [r7, #8]
 8006922:	6952      	ldr	r2, [r2, #20]
 8006924:	3a01      	subs	r2, #1
 8006926:	0512      	lsls	r2, r2, #20
 8006928:	430a      	orrs	r2, r1
 800692a:	431a      	orrs	r2, r3
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	68db      	ldr	r3, [r3, #12]
 8006934:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8006938:	68bb      	ldr	r3, [r7, #8]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	1e59      	subs	r1, r3, #1
 800693e:	68bb      	ldr	r3, [r7, #8]
 8006940:	685b      	ldr	r3, [r3, #4]
 8006942:	3b01      	subs	r3, #1
 8006944:	011b      	lsls	r3, r3, #4
 8006946:	4319      	orrs	r1, r3
 8006948:	68bb      	ldr	r3, [r7, #8]
 800694a:	689b      	ldr	r3, [r3, #8]
 800694c:	3b01      	subs	r3, #1
 800694e:	021b      	lsls	r3, r3, #8
 8006950:	4319      	orrs	r1, r3
 8006952:	68bb      	ldr	r3, [r7, #8]
 8006954:	691b      	ldr	r3, [r3, #16]
 8006956:	3b01      	subs	r3, #1
 8006958:	041b      	lsls	r3, r3, #16
 800695a:	4319      	orrs	r1, r3
 800695c:	68bb      	ldr	r3, [r7, #8]
 800695e:	699b      	ldr	r3, [r3, #24]
 8006960:	3b01      	subs	r3, #1
 8006962:	061b      	lsls	r3, r3, #24
 8006964:	430b      	orrs	r3, r1
 8006966:	431a      	orrs	r2, r3
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 800696c:	2300      	movs	r3, #0
}
 800696e:	4618      	mov	r0, r3
 8006970:	3714      	adds	r7, #20
 8006972:	46bd      	mov	sp, r7
 8006974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006978:	4770      	bx	lr
 800697a:	bf00      	nop
 800697c:	ff0f0fff 	.word	0xff0f0fff

08006980 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8006980:	b480      	push	{r7}
 8006982:	b085      	sub	sp, #20
 8006984:	af00      	add	r7, sp, #0
 8006986:	60f8      	str	r0, [r7, #12]
 8006988:	60b9      	str	r1, [r7, #8]
 800698a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	691a      	ldr	r2, [r3, #16]
 8006990:	4b0c      	ldr	r3, [pc, #48]	; (80069c4 <FMC_SDRAM_SendCommand+0x44>)
 8006992:	4013      	ands	r3, r2
 8006994:	68ba      	ldr	r2, [r7, #8]
 8006996:	6811      	ldr	r1, [r2, #0]
 8006998:	68ba      	ldr	r2, [r7, #8]
 800699a:	6852      	ldr	r2, [r2, #4]
 800699c:	4311      	orrs	r1, r2
 800699e:	68ba      	ldr	r2, [r7, #8]
 80069a0:	6892      	ldr	r2, [r2, #8]
 80069a2:	3a01      	subs	r2, #1
 80069a4:	0152      	lsls	r2, r2, #5
 80069a6:	4311      	orrs	r1, r2
 80069a8:	68ba      	ldr	r2, [r7, #8]
 80069aa:	68d2      	ldr	r2, [r2, #12]
 80069ac:	0252      	lsls	r2, r2, #9
 80069ae:	430a      	orrs	r2, r1
 80069b0:	431a      	orrs	r2, r3
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 80069b6:	2300      	movs	r3, #0
}
 80069b8:	4618      	mov	r0, r3
 80069ba:	3714      	adds	r7, #20
 80069bc:	46bd      	mov	sp, r7
 80069be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c2:	4770      	bx	lr
 80069c4:	ffc00000 	.word	0xffc00000

080069c8 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 80069c8:	b480      	push	{r7}
 80069ca:	b083      	sub	sp, #12
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
 80069d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	695a      	ldr	r2, [r3, #20]
 80069d6:	4b07      	ldr	r3, [pc, #28]	; (80069f4 <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 80069d8:	4013      	ands	r3, r2
 80069da:	683a      	ldr	r2, [r7, #0]
 80069dc:	0052      	lsls	r2, r2, #1
 80069de:	431a      	orrs	r2, r3
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 80069e4:	2300      	movs	r3, #0
}
 80069e6:	4618      	mov	r0, r3
 80069e8:	370c      	adds	r7, #12
 80069ea:	46bd      	mov	sp, r7
 80069ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f0:	4770      	bx	lr
 80069f2:	bf00      	nop
 80069f4:	ffffc001 	.word	0xffffc001

080069f8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80069f8:	b480      	push	{r7}
 80069fa:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 80069fc:	bf00      	nop
 80069fe:	46bd      	mov	sp, r7
 8006a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a04:	4770      	bx	lr
	...

08006a08 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006a08:	b480      	push	{r7}
 8006a0a:	b085      	sub	sp, #20
 8006a0c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006a0e:	f3ef 8305 	mrs	r3, IPSR
 8006a12:	60bb      	str	r3, [r7, #8]
  return(result);
 8006a14:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d10f      	bne.n	8006a3a <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a1a:	f3ef 8310 	mrs	r3, PRIMASK
 8006a1e:	607b      	str	r3, [r7, #4]
  return(result);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d105      	bne.n	8006a32 <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006a26:	f3ef 8311 	mrs	r3, BASEPRI
 8006a2a:	603b      	str	r3, [r7, #0]
  return(result);
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d007      	beq.n	8006a42 <osKernelInitialize+0x3a>
 8006a32:	4b0e      	ldr	r3, [pc, #56]	; (8006a6c <osKernelInitialize+0x64>)
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	2b02      	cmp	r3, #2
 8006a38:	d103      	bne.n	8006a42 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8006a3a:	f06f 0305 	mvn.w	r3, #5
 8006a3e:	60fb      	str	r3, [r7, #12]
 8006a40:	e00c      	b.n	8006a5c <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006a42:	4b0a      	ldr	r3, [pc, #40]	; (8006a6c <osKernelInitialize+0x64>)
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d105      	bne.n	8006a56 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006a4a:	4b08      	ldr	r3, [pc, #32]	; (8006a6c <osKernelInitialize+0x64>)
 8006a4c:	2201      	movs	r2, #1
 8006a4e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006a50:	2300      	movs	r3, #0
 8006a52:	60fb      	str	r3, [r7, #12]
 8006a54:	e002      	b.n	8006a5c <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8006a56:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006a5a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8006a5c:	68fb      	ldr	r3, [r7, #12]
}
 8006a5e:	4618      	mov	r0, r3
 8006a60:	3714      	adds	r7, #20
 8006a62:	46bd      	mov	sp, r7
 8006a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a68:	4770      	bx	lr
 8006a6a:	bf00      	nop
 8006a6c:	200002a8 	.word	0x200002a8

08006a70 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b084      	sub	sp, #16
 8006a74:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006a76:	f3ef 8305 	mrs	r3, IPSR
 8006a7a:	60bb      	str	r3, [r7, #8]
  return(result);
 8006a7c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d10f      	bne.n	8006aa2 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a82:	f3ef 8310 	mrs	r3, PRIMASK
 8006a86:	607b      	str	r3, [r7, #4]
  return(result);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d105      	bne.n	8006a9a <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006a8e:	f3ef 8311 	mrs	r3, BASEPRI
 8006a92:	603b      	str	r3, [r7, #0]
  return(result);
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d007      	beq.n	8006aaa <osKernelStart+0x3a>
 8006a9a:	4b0f      	ldr	r3, [pc, #60]	; (8006ad8 <osKernelStart+0x68>)
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	2b02      	cmp	r3, #2
 8006aa0:	d103      	bne.n	8006aaa <osKernelStart+0x3a>
    stat = osErrorISR;
 8006aa2:	f06f 0305 	mvn.w	r3, #5
 8006aa6:	60fb      	str	r3, [r7, #12]
 8006aa8:	e010      	b.n	8006acc <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006aaa:	4b0b      	ldr	r3, [pc, #44]	; (8006ad8 <osKernelStart+0x68>)
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	2b01      	cmp	r3, #1
 8006ab0:	d109      	bne.n	8006ac6 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006ab2:	f7ff ffa1 	bl	80069f8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006ab6:	4b08      	ldr	r3, [pc, #32]	; (8006ad8 <osKernelStart+0x68>)
 8006ab8:	2202      	movs	r2, #2
 8006aba:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006abc:	f001 f850 	bl	8007b60 <vTaskStartScheduler>
      stat = osOK;
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	60fb      	str	r3, [r7, #12]
 8006ac4:	e002      	b.n	8006acc <osKernelStart+0x5c>
    } else {
      stat = osError;
 8006ac6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006aca:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8006acc:	68fb      	ldr	r3, [r7, #12]
}
 8006ace:	4618      	mov	r0, r3
 8006ad0:	3710      	adds	r7, #16
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bd80      	pop	{r7, pc}
 8006ad6:	bf00      	nop
 8006ad8:	200002a8 	.word	0x200002a8

08006adc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006adc:	b580      	push	{r7, lr}
 8006ade:	b090      	sub	sp, #64	; 0x40
 8006ae0:	af04      	add	r7, sp, #16
 8006ae2:	60f8      	str	r0, [r7, #12]
 8006ae4:	60b9      	str	r1, [r7, #8]
 8006ae6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006ae8:	2300      	movs	r3, #0
 8006aea:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006aec:	f3ef 8305 	mrs	r3, IPSR
 8006af0:	61fb      	str	r3, [r7, #28]
  return(result);
 8006af2:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	f040 808f 	bne.w	8006c18 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006afa:	f3ef 8310 	mrs	r3, PRIMASK
 8006afe:	61bb      	str	r3, [r7, #24]
  return(result);
 8006b00:	69bb      	ldr	r3, [r7, #24]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d105      	bne.n	8006b12 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006b06:	f3ef 8311 	mrs	r3, BASEPRI
 8006b0a:	617b      	str	r3, [r7, #20]
  return(result);
 8006b0c:	697b      	ldr	r3, [r7, #20]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d003      	beq.n	8006b1a <osThreadNew+0x3e>
 8006b12:	4b44      	ldr	r3, [pc, #272]	; (8006c24 <osThreadNew+0x148>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	2b02      	cmp	r3, #2
 8006b18:	d07e      	beq.n	8006c18 <osThreadNew+0x13c>
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d07b      	beq.n	8006c18 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8006b20:	2380      	movs	r3, #128	; 0x80
 8006b22:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8006b24:	2318      	movs	r3, #24
 8006b26:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 8006b28:	2300      	movs	r3, #0
 8006b2a:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 8006b2c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006b30:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d045      	beq.n	8006bc4 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d002      	beq.n	8006b46 <osThreadNew+0x6a>
        name = attr->name;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	699b      	ldr	r3, [r3, #24]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d002      	beq.n	8006b54 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	699b      	ldr	r3, [r3, #24]
 8006b52:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d008      	beq.n	8006b6c <osThreadNew+0x90>
 8006b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b5c:	2b38      	cmp	r3, #56	; 0x38
 8006b5e:	d805      	bhi.n	8006b6c <osThreadNew+0x90>
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	685b      	ldr	r3, [r3, #4]
 8006b64:	f003 0301 	and.w	r3, r3, #1
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d001      	beq.n	8006b70 <osThreadNew+0x94>
        return (NULL);
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	e054      	b.n	8006c1a <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	695b      	ldr	r3, [r3, #20]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d003      	beq.n	8006b80 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	695b      	ldr	r3, [r3, #20]
 8006b7c:	089b      	lsrs	r3, r3, #2
 8006b7e:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	689b      	ldr	r3, [r3, #8]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d00e      	beq.n	8006ba6 <osThreadNew+0xca>
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	68db      	ldr	r3, [r3, #12]
 8006b8c:	2b5b      	cmp	r3, #91	; 0x5b
 8006b8e:	d90a      	bls.n	8006ba6 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d006      	beq.n	8006ba6 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	695b      	ldr	r3, [r3, #20]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d002      	beq.n	8006ba6 <osThreadNew+0xca>
        mem = 1;
 8006ba0:	2301      	movs	r3, #1
 8006ba2:	623b      	str	r3, [r7, #32]
 8006ba4:	e010      	b.n	8006bc8 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	689b      	ldr	r3, [r3, #8]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d10c      	bne.n	8006bc8 <osThreadNew+0xec>
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	68db      	ldr	r3, [r3, #12]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d108      	bne.n	8006bc8 <osThreadNew+0xec>
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	691b      	ldr	r3, [r3, #16]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d104      	bne.n	8006bc8 <osThreadNew+0xec>
          mem = 0;
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	623b      	str	r3, [r7, #32]
 8006bc2:	e001      	b.n	8006bc8 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8006bc8:	6a3b      	ldr	r3, [r7, #32]
 8006bca:	2b01      	cmp	r3, #1
 8006bcc:	d110      	bne.n	8006bf0 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8006bd2:	687a      	ldr	r2, [r7, #4]
 8006bd4:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006bd6:	9202      	str	r2, [sp, #8]
 8006bd8:	9301      	str	r3, [sp, #4]
 8006bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bdc:	9300      	str	r3, [sp, #0]
 8006bde:	68bb      	ldr	r3, [r7, #8]
 8006be0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006be2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006be4:	68f8      	ldr	r0, [r7, #12]
 8006be6:	f000 fe11 	bl	800780c <xTaskCreateStatic>
 8006bea:	4603      	mov	r3, r0
 8006bec:	613b      	str	r3, [r7, #16]
 8006bee:	e013      	b.n	8006c18 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8006bf0:	6a3b      	ldr	r3, [r7, #32]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d110      	bne.n	8006c18 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006bf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bf8:	b29a      	uxth	r2, r3
 8006bfa:	f107 0310 	add.w	r3, r7, #16
 8006bfe:	9301      	str	r3, [sp, #4]
 8006c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c02:	9300      	str	r3, [sp, #0]
 8006c04:	68bb      	ldr	r3, [r7, #8]
 8006c06:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006c08:	68f8      	ldr	r0, [r7, #12]
 8006c0a:	f000 fe62 	bl	80078d2 <xTaskCreate>
 8006c0e:	4603      	mov	r3, r0
 8006c10:	2b01      	cmp	r3, #1
 8006c12:	d001      	beq.n	8006c18 <osThreadNew+0x13c>
          hTask = NULL;
 8006c14:	2300      	movs	r3, #0
 8006c16:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006c18:	693b      	ldr	r3, [r7, #16]
}
 8006c1a:	4618      	mov	r0, r3
 8006c1c:	3730      	adds	r7, #48	; 0x30
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	bd80      	pop	{r7, pc}
 8006c22:	bf00      	nop
 8006c24:	200002a8 	.word	0x200002a8

08006c28 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006c28:	b480      	push	{r7}
 8006c2a:	b085      	sub	sp, #20
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	60f8      	str	r0, [r7, #12]
 8006c30:	60b9      	str	r1, [r7, #8]
 8006c32:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	4a07      	ldr	r2, [pc, #28]	; (8006c54 <vApplicationGetIdleTaskMemory+0x2c>)
 8006c38:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006c3a:	68bb      	ldr	r3, [r7, #8]
 8006c3c:	4a06      	ldr	r2, [pc, #24]	; (8006c58 <vApplicationGetIdleTaskMemory+0x30>)
 8006c3e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2280      	movs	r2, #128	; 0x80
 8006c44:	601a      	str	r2, [r3, #0]
}
 8006c46:	bf00      	nop
 8006c48:	3714      	adds	r7, #20
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c50:	4770      	bx	lr
 8006c52:	bf00      	nop
 8006c54:	200002ac 	.word	0x200002ac
 8006c58:	20000308 	.word	0x20000308

08006c5c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006c5c:	b480      	push	{r7}
 8006c5e:	b085      	sub	sp, #20
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	60f8      	str	r0, [r7, #12]
 8006c64:	60b9      	str	r1, [r7, #8]
 8006c66:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	4a07      	ldr	r2, [pc, #28]	; (8006c88 <vApplicationGetTimerTaskMemory+0x2c>)
 8006c6c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006c6e:	68bb      	ldr	r3, [r7, #8]
 8006c70:	4a06      	ldr	r2, [pc, #24]	; (8006c8c <vApplicationGetTimerTaskMemory+0x30>)
 8006c72:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006c7a:	601a      	str	r2, [r3, #0]
}
 8006c7c:	bf00      	nop
 8006c7e:	3714      	adds	r7, #20
 8006c80:	46bd      	mov	sp, r7
 8006c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c86:	4770      	bx	lr
 8006c88:	20000508 	.word	0x20000508
 8006c8c:	20000564 	.word	0x20000564

08006c90 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006c90:	b480      	push	{r7}
 8006c92:	b083      	sub	sp, #12
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	f103 0208 	add.w	r2, r3, #8
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006ca8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	f103 0208 	add.w	r2, r3, #8
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	f103 0208 	add.w	r2, r3, #8
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	2200      	movs	r2, #0
 8006cc2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006cc4:	bf00      	nop
 8006cc6:	370c      	adds	r7, #12
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cce:	4770      	bx	lr

08006cd0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006cd0:	b480      	push	{r7}
 8006cd2:	b083      	sub	sp, #12
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2200      	movs	r2, #0
 8006cdc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006cde:	bf00      	nop
 8006ce0:	370c      	adds	r7, #12
 8006ce2:	46bd      	mov	sp, r7
 8006ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce8:	4770      	bx	lr

08006cea <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006cea:	b480      	push	{r7}
 8006cec:	b085      	sub	sp, #20
 8006cee:	af00      	add	r7, sp, #0
 8006cf0:	6078      	str	r0, [r7, #4]
 8006cf2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	685b      	ldr	r3, [r3, #4]
 8006cf8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	68fa      	ldr	r2, [r7, #12]
 8006cfe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	689a      	ldr	r2, [r3, #8]
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	689b      	ldr	r3, [r3, #8]
 8006d0c:	683a      	ldr	r2, [r7, #0]
 8006d0e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	683a      	ldr	r2, [r7, #0]
 8006d14:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	687a      	ldr	r2, [r7, #4]
 8006d1a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	1c5a      	adds	r2, r3, #1
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	601a      	str	r2, [r3, #0]
}
 8006d26:	bf00      	nop
 8006d28:	3714      	adds	r7, #20
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d30:	4770      	bx	lr

08006d32 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006d32:	b480      	push	{r7}
 8006d34:	b085      	sub	sp, #20
 8006d36:	af00      	add	r7, sp, #0
 8006d38:	6078      	str	r0, [r7, #4]
 8006d3a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006d3c:	683b      	ldr	r3, [r7, #0]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006d42:	68bb      	ldr	r3, [r7, #8]
 8006d44:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006d48:	d103      	bne.n	8006d52 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	691b      	ldr	r3, [r3, #16]
 8006d4e:	60fb      	str	r3, [r7, #12]
 8006d50:	e00c      	b.n	8006d6c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	3308      	adds	r3, #8
 8006d56:	60fb      	str	r3, [r7, #12]
 8006d58:	e002      	b.n	8006d60 <vListInsert+0x2e>
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	685b      	ldr	r3, [r3, #4]
 8006d5e:	60fb      	str	r3, [r7, #12]
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	685b      	ldr	r3, [r3, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	68ba      	ldr	r2, [r7, #8]
 8006d68:	429a      	cmp	r2, r3
 8006d6a:	d2f6      	bcs.n	8006d5a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	685a      	ldr	r2, [r3, #4]
 8006d70:	683b      	ldr	r3, [r7, #0]
 8006d72:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	685b      	ldr	r3, [r3, #4]
 8006d78:	683a      	ldr	r2, [r7, #0]
 8006d7a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	68fa      	ldr	r2, [r7, #12]
 8006d80:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	683a      	ldr	r2, [r7, #0]
 8006d86:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	687a      	ldr	r2, [r7, #4]
 8006d8c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	1c5a      	adds	r2, r3, #1
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	601a      	str	r2, [r3, #0]
}
 8006d98:	bf00      	nop
 8006d9a:	3714      	adds	r7, #20
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da2:	4770      	bx	lr

08006da4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006da4:	b480      	push	{r7}
 8006da6:	b085      	sub	sp, #20
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	691b      	ldr	r3, [r3, #16]
 8006db0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	685b      	ldr	r3, [r3, #4]
 8006db6:	687a      	ldr	r2, [r7, #4]
 8006db8:	6892      	ldr	r2, [r2, #8]
 8006dba:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	689b      	ldr	r3, [r3, #8]
 8006dc0:	687a      	ldr	r2, [r7, #4]
 8006dc2:	6852      	ldr	r2, [r2, #4]
 8006dc4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	685b      	ldr	r3, [r3, #4]
 8006dca:	687a      	ldr	r2, [r7, #4]
 8006dcc:	429a      	cmp	r2, r3
 8006dce:	d103      	bne.n	8006dd8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	689a      	ldr	r2, [r3, #8]
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2200      	movs	r2, #0
 8006ddc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	1e5a      	subs	r2, r3, #1
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
}
 8006dec:	4618      	mov	r0, r3
 8006dee:	3714      	adds	r7, #20
 8006df0:	46bd      	mov	sp, r7
 8006df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df6:	4770      	bx	lr

08006df8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b084      	sub	sp, #16
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
 8006e00:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d10c      	bne.n	8006e26 <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006e0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e10:	b672      	cpsid	i
 8006e12:	f383 8811 	msr	BASEPRI, r3
 8006e16:	f3bf 8f6f 	isb	sy
 8006e1a:	f3bf 8f4f 	dsb	sy
 8006e1e:	b662      	cpsie	i
 8006e20:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006e22:	bf00      	nop
 8006e24:	e7fe      	b.n	8006e24 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8006e26:	f002 f849 	bl	8008ebc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681a      	ldr	r2, [r3, #0]
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e32:	68f9      	ldr	r1, [r7, #12]
 8006e34:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006e36:	fb01 f303 	mul.w	r3, r1, r3
 8006e3a:	441a      	add	r2, r3
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	2200      	movs	r2, #0
 8006e44:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681a      	ldr	r2, [r3, #0]
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	681a      	ldr	r2, [r3, #0]
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e56:	3b01      	subs	r3, #1
 8006e58:	68f9      	ldr	r1, [r7, #12]
 8006e5a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006e5c:	fb01 f303 	mul.w	r3, r1, r3
 8006e60:	441a      	add	r2, r3
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	22ff      	movs	r2, #255	; 0xff
 8006e6a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	22ff      	movs	r2, #255	; 0xff
 8006e72:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006e76:	683b      	ldr	r3, [r7, #0]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d114      	bne.n	8006ea6 <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	691b      	ldr	r3, [r3, #16]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d01a      	beq.n	8006eba <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	3310      	adds	r3, #16
 8006e88:	4618      	mov	r0, r3
 8006e8a:	f001 f901 	bl	8008090 <xTaskRemoveFromEventList>
 8006e8e:	4603      	mov	r3, r0
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d012      	beq.n	8006eba <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006e94:	4b0c      	ldr	r3, [pc, #48]	; (8006ec8 <xQueueGenericReset+0xd0>)
 8006e96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006e9a:	601a      	str	r2, [r3, #0]
 8006e9c:	f3bf 8f4f 	dsb	sy
 8006ea0:	f3bf 8f6f 	isb	sy
 8006ea4:	e009      	b.n	8006eba <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	3310      	adds	r3, #16
 8006eaa:	4618      	mov	r0, r3
 8006eac:	f7ff fef0 	bl	8006c90 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	3324      	adds	r3, #36	; 0x24
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	f7ff feeb 	bl	8006c90 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006eba:	f002 f833 	bl	8008f24 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006ebe:	2301      	movs	r3, #1
}
 8006ec0:	4618      	mov	r0, r3
 8006ec2:	3710      	adds	r7, #16
 8006ec4:	46bd      	mov	sp, r7
 8006ec6:	bd80      	pop	{r7, pc}
 8006ec8:	e000ed04 	.word	0xe000ed04

08006ecc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006ecc:	b580      	push	{r7, lr}
 8006ece:	b08e      	sub	sp, #56	; 0x38
 8006ed0:	af02      	add	r7, sp, #8
 8006ed2:	60f8      	str	r0, [r7, #12]
 8006ed4:	60b9      	str	r1, [r7, #8]
 8006ed6:	607a      	str	r2, [r7, #4]
 8006ed8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d10c      	bne.n	8006efa <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 8006ee0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ee4:	b672      	cpsid	i
 8006ee6:	f383 8811 	msr	BASEPRI, r3
 8006eea:	f3bf 8f6f 	isb	sy
 8006eee:	f3bf 8f4f 	dsb	sy
 8006ef2:	b662      	cpsie	i
 8006ef4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006ef6:	bf00      	nop
 8006ef8:	e7fe      	b.n	8006ef8 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d10c      	bne.n	8006f1a <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 8006f00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f04:	b672      	cpsid	i
 8006f06:	f383 8811 	msr	BASEPRI, r3
 8006f0a:	f3bf 8f6f 	isb	sy
 8006f0e:	f3bf 8f4f 	dsb	sy
 8006f12:	b662      	cpsie	i
 8006f14:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006f16:	bf00      	nop
 8006f18:	e7fe      	b.n	8006f18 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d002      	beq.n	8006f26 <xQueueGenericCreateStatic+0x5a>
 8006f20:	68bb      	ldr	r3, [r7, #8]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d001      	beq.n	8006f2a <xQueueGenericCreateStatic+0x5e>
 8006f26:	2301      	movs	r3, #1
 8006f28:	e000      	b.n	8006f2c <xQueueGenericCreateStatic+0x60>
 8006f2a:	2300      	movs	r3, #0
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d10c      	bne.n	8006f4a <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 8006f30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f34:	b672      	cpsid	i
 8006f36:	f383 8811 	msr	BASEPRI, r3
 8006f3a:	f3bf 8f6f 	isb	sy
 8006f3e:	f3bf 8f4f 	dsb	sy
 8006f42:	b662      	cpsie	i
 8006f44:	623b      	str	r3, [r7, #32]
}
 8006f46:	bf00      	nop
 8006f48:	e7fe      	b.n	8006f48 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d102      	bne.n	8006f56 <xQueueGenericCreateStatic+0x8a>
 8006f50:	68bb      	ldr	r3, [r7, #8]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d101      	bne.n	8006f5a <xQueueGenericCreateStatic+0x8e>
 8006f56:	2301      	movs	r3, #1
 8006f58:	e000      	b.n	8006f5c <xQueueGenericCreateStatic+0x90>
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d10c      	bne.n	8006f7a <xQueueGenericCreateStatic+0xae>
	__asm volatile
 8006f60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f64:	b672      	cpsid	i
 8006f66:	f383 8811 	msr	BASEPRI, r3
 8006f6a:	f3bf 8f6f 	isb	sy
 8006f6e:	f3bf 8f4f 	dsb	sy
 8006f72:	b662      	cpsie	i
 8006f74:	61fb      	str	r3, [r7, #28]
}
 8006f76:	bf00      	nop
 8006f78:	e7fe      	b.n	8006f78 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006f7a:	2350      	movs	r3, #80	; 0x50
 8006f7c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006f7e:	697b      	ldr	r3, [r7, #20]
 8006f80:	2b50      	cmp	r3, #80	; 0x50
 8006f82:	d00c      	beq.n	8006f9e <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 8006f84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f88:	b672      	cpsid	i
 8006f8a:	f383 8811 	msr	BASEPRI, r3
 8006f8e:	f3bf 8f6f 	isb	sy
 8006f92:	f3bf 8f4f 	dsb	sy
 8006f96:	b662      	cpsie	i
 8006f98:	61bb      	str	r3, [r7, #24]
}
 8006f9a:	bf00      	nop
 8006f9c:	e7fe      	b.n	8006f9c <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006f9e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006fa4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d00d      	beq.n	8006fc6 <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006faa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fac:	2201      	movs	r2, #1
 8006fae:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006fb2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006fb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fb8:	9300      	str	r3, [sp, #0]
 8006fba:	4613      	mov	r3, r2
 8006fbc:	687a      	ldr	r2, [r7, #4]
 8006fbe:	68b9      	ldr	r1, [r7, #8]
 8006fc0:	68f8      	ldr	r0, [r7, #12]
 8006fc2:	f000 f805 	bl	8006fd0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006fc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006fc8:	4618      	mov	r0, r3
 8006fca:	3730      	adds	r7, #48	; 0x30
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	bd80      	pop	{r7, pc}

08006fd0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b084      	sub	sp, #16
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	60f8      	str	r0, [r7, #12]
 8006fd8:	60b9      	str	r1, [r7, #8]
 8006fda:	607a      	str	r2, [r7, #4]
 8006fdc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006fde:	68bb      	ldr	r3, [r7, #8]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d103      	bne.n	8006fec <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006fe4:	69bb      	ldr	r3, [r7, #24]
 8006fe6:	69ba      	ldr	r2, [r7, #24]
 8006fe8:	601a      	str	r2, [r3, #0]
 8006fea:	e002      	b.n	8006ff2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006fec:	69bb      	ldr	r3, [r7, #24]
 8006fee:	687a      	ldr	r2, [r7, #4]
 8006ff0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006ff2:	69bb      	ldr	r3, [r7, #24]
 8006ff4:	68fa      	ldr	r2, [r7, #12]
 8006ff6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006ff8:	69bb      	ldr	r3, [r7, #24]
 8006ffa:	68ba      	ldr	r2, [r7, #8]
 8006ffc:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006ffe:	2101      	movs	r1, #1
 8007000:	69b8      	ldr	r0, [r7, #24]
 8007002:	f7ff fef9 	bl	8006df8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007006:	69bb      	ldr	r3, [r7, #24]
 8007008:	78fa      	ldrb	r2, [r7, #3]
 800700a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800700e:	bf00      	nop
 8007010:	3710      	adds	r7, #16
 8007012:	46bd      	mov	sp, r7
 8007014:	bd80      	pop	{r7, pc}
	...

08007018 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007018:	b580      	push	{r7, lr}
 800701a:	b08e      	sub	sp, #56	; 0x38
 800701c:	af00      	add	r7, sp, #0
 800701e:	60f8      	str	r0, [r7, #12]
 8007020:	60b9      	str	r1, [r7, #8]
 8007022:	607a      	str	r2, [r7, #4]
 8007024:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007026:	2300      	movs	r3, #0
 8007028:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800702e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007030:	2b00      	cmp	r3, #0
 8007032:	d10c      	bne.n	800704e <xQueueGenericSend+0x36>
	__asm volatile
 8007034:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007038:	b672      	cpsid	i
 800703a:	f383 8811 	msr	BASEPRI, r3
 800703e:	f3bf 8f6f 	isb	sy
 8007042:	f3bf 8f4f 	dsb	sy
 8007046:	b662      	cpsie	i
 8007048:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800704a:	bf00      	nop
 800704c:	e7fe      	b.n	800704c <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800704e:	68bb      	ldr	r3, [r7, #8]
 8007050:	2b00      	cmp	r3, #0
 8007052:	d103      	bne.n	800705c <xQueueGenericSend+0x44>
 8007054:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007058:	2b00      	cmp	r3, #0
 800705a:	d101      	bne.n	8007060 <xQueueGenericSend+0x48>
 800705c:	2301      	movs	r3, #1
 800705e:	e000      	b.n	8007062 <xQueueGenericSend+0x4a>
 8007060:	2300      	movs	r3, #0
 8007062:	2b00      	cmp	r3, #0
 8007064:	d10c      	bne.n	8007080 <xQueueGenericSend+0x68>
	__asm volatile
 8007066:	f04f 0350 	mov.w	r3, #80	; 0x50
 800706a:	b672      	cpsid	i
 800706c:	f383 8811 	msr	BASEPRI, r3
 8007070:	f3bf 8f6f 	isb	sy
 8007074:	f3bf 8f4f 	dsb	sy
 8007078:	b662      	cpsie	i
 800707a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800707c:	bf00      	nop
 800707e:	e7fe      	b.n	800707e <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007080:	683b      	ldr	r3, [r7, #0]
 8007082:	2b02      	cmp	r3, #2
 8007084:	d103      	bne.n	800708e <xQueueGenericSend+0x76>
 8007086:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007088:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800708a:	2b01      	cmp	r3, #1
 800708c:	d101      	bne.n	8007092 <xQueueGenericSend+0x7a>
 800708e:	2301      	movs	r3, #1
 8007090:	e000      	b.n	8007094 <xQueueGenericSend+0x7c>
 8007092:	2300      	movs	r3, #0
 8007094:	2b00      	cmp	r3, #0
 8007096:	d10c      	bne.n	80070b2 <xQueueGenericSend+0x9a>
	__asm volatile
 8007098:	f04f 0350 	mov.w	r3, #80	; 0x50
 800709c:	b672      	cpsid	i
 800709e:	f383 8811 	msr	BASEPRI, r3
 80070a2:	f3bf 8f6f 	isb	sy
 80070a6:	f3bf 8f4f 	dsb	sy
 80070aa:	b662      	cpsie	i
 80070ac:	623b      	str	r3, [r7, #32]
}
 80070ae:	bf00      	nop
 80070b0:	e7fe      	b.n	80070b0 <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80070b2:	f001 f9b3 	bl	800841c <xTaskGetSchedulerState>
 80070b6:	4603      	mov	r3, r0
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d102      	bne.n	80070c2 <xQueueGenericSend+0xaa>
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d101      	bne.n	80070c6 <xQueueGenericSend+0xae>
 80070c2:	2301      	movs	r3, #1
 80070c4:	e000      	b.n	80070c8 <xQueueGenericSend+0xb0>
 80070c6:	2300      	movs	r3, #0
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d10c      	bne.n	80070e6 <xQueueGenericSend+0xce>
	__asm volatile
 80070cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070d0:	b672      	cpsid	i
 80070d2:	f383 8811 	msr	BASEPRI, r3
 80070d6:	f3bf 8f6f 	isb	sy
 80070da:	f3bf 8f4f 	dsb	sy
 80070de:	b662      	cpsie	i
 80070e0:	61fb      	str	r3, [r7, #28]
}
 80070e2:	bf00      	nop
 80070e4:	e7fe      	b.n	80070e4 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80070e6:	f001 fee9 	bl	8008ebc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80070ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80070ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070f2:	429a      	cmp	r2, r3
 80070f4:	d302      	bcc.n	80070fc <xQueueGenericSend+0xe4>
 80070f6:	683b      	ldr	r3, [r7, #0]
 80070f8:	2b02      	cmp	r3, #2
 80070fa:	d129      	bne.n	8007150 <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80070fc:	683a      	ldr	r2, [r7, #0]
 80070fe:	68b9      	ldr	r1, [r7, #8]
 8007100:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007102:	f000 fa15 	bl	8007530 <prvCopyDataToQueue>
 8007106:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007108:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800710a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800710c:	2b00      	cmp	r3, #0
 800710e:	d010      	beq.n	8007132 <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007110:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007112:	3324      	adds	r3, #36	; 0x24
 8007114:	4618      	mov	r0, r3
 8007116:	f000 ffbb 	bl	8008090 <xTaskRemoveFromEventList>
 800711a:	4603      	mov	r3, r0
 800711c:	2b00      	cmp	r3, #0
 800711e:	d013      	beq.n	8007148 <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007120:	4b3f      	ldr	r3, [pc, #252]	; (8007220 <xQueueGenericSend+0x208>)
 8007122:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007126:	601a      	str	r2, [r3, #0]
 8007128:	f3bf 8f4f 	dsb	sy
 800712c:	f3bf 8f6f 	isb	sy
 8007130:	e00a      	b.n	8007148 <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007132:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007134:	2b00      	cmp	r3, #0
 8007136:	d007      	beq.n	8007148 <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007138:	4b39      	ldr	r3, [pc, #228]	; (8007220 <xQueueGenericSend+0x208>)
 800713a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800713e:	601a      	str	r2, [r3, #0]
 8007140:	f3bf 8f4f 	dsb	sy
 8007144:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007148:	f001 feec 	bl	8008f24 <vPortExitCritical>
				return pdPASS;
 800714c:	2301      	movs	r3, #1
 800714e:	e063      	b.n	8007218 <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2b00      	cmp	r3, #0
 8007154:	d103      	bne.n	800715e <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007156:	f001 fee5 	bl	8008f24 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800715a:	2300      	movs	r3, #0
 800715c:	e05c      	b.n	8007218 <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 800715e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007160:	2b00      	cmp	r3, #0
 8007162:	d106      	bne.n	8007172 <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007164:	f107 0314 	add.w	r3, r7, #20
 8007168:	4618      	mov	r0, r3
 800716a:	f000 fff7 	bl	800815c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800716e:	2301      	movs	r3, #1
 8007170:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007172:	f001 fed7 	bl	8008f24 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007176:	f000 fd5d 	bl	8007c34 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800717a:	f001 fe9f 	bl	8008ebc <vPortEnterCritical>
 800717e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007180:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007184:	b25b      	sxtb	r3, r3
 8007186:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800718a:	d103      	bne.n	8007194 <xQueueGenericSend+0x17c>
 800718c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800718e:	2200      	movs	r2, #0
 8007190:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007194:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007196:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800719a:	b25b      	sxtb	r3, r3
 800719c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80071a0:	d103      	bne.n	80071aa <xQueueGenericSend+0x192>
 80071a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071a4:	2200      	movs	r2, #0
 80071a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80071aa:	f001 febb 	bl	8008f24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80071ae:	1d3a      	adds	r2, r7, #4
 80071b0:	f107 0314 	add.w	r3, r7, #20
 80071b4:	4611      	mov	r1, r2
 80071b6:	4618      	mov	r0, r3
 80071b8:	f000 ffe6 	bl	8008188 <xTaskCheckForTimeOut>
 80071bc:	4603      	mov	r3, r0
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d124      	bne.n	800720c <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80071c2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80071c4:	f000 faac 	bl	8007720 <prvIsQueueFull>
 80071c8:	4603      	mov	r3, r0
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d018      	beq.n	8007200 <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80071ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071d0:	3310      	adds	r3, #16
 80071d2:	687a      	ldr	r2, [r7, #4]
 80071d4:	4611      	mov	r1, r2
 80071d6:	4618      	mov	r0, r3
 80071d8:	f000 ff06 	bl	8007fe8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80071dc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80071de:	f000 fa37 	bl	8007650 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80071e2:	f000 fd35 	bl	8007c50 <xTaskResumeAll>
 80071e6:	4603      	mov	r3, r0
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	f47f af7c 	bne.w	80070e6 <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 80071ee:	4b0c      	ldr	r3, [pc, #48]	; (8007220 <xQueueGenericSend+0x208>)
 80071f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80071f4:	601a      	str	r2, [r3, #0]
 80071f6:	f3bf 8f4f 	dsb	sy
 80071fa:	f3bf 8f6f 	isb	sy
 80071fe:	e772      	b.n	80070e6 <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007200:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007202:	f000 fa25 	bl	8007650 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007206:	f000 fd23 	bl	8007c50 <xTaskResumeAll>
 800720a:	e76c      	b.n	80070e6 <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800720c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800720e:	f000 fa1f 	bl	8007650 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007212:	f000 fd1d 	bl	8007c50 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007216:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007218:	4618      	mov	r0, r3
 800721a:	3738      	adds	r7, #56	; 0x38
 800721c:	46bd      	mov	sp, r7
 800721e:	bd80      	pop	{r7, pc}
 8007220:	e000ed04 	.word	0xe000ed04

08007224 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007224:	b580      	push	{r7, lr}
 8007226:	b08e      	sub	sp, #56	; 0x38
 8007228:	af00      	add	r7, sp, #0
 800722a:	60f8      	str	r0, [r7, #12]
 800722c:	60b9      	str	r1, [r7, #8]
 800722e:	607a      	str	r2, [r7, #4]
 8007230:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007236:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007238:	2b00      	cmp	r3, #0
 800723a:	d10c      	bne.n	8007256 <xQueueGenericSendFromISR+0x32>
	__asm volatile
 800723c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007240:	b672      	cpsid	i
 8007242:	f383 8811 	msr	BASEPRI, r3
 8007246:	f3bf 8f6f 	isb	sy
 800724a:	f3bf 8f4f 	dsb	sy
 800724e:	b662      	cpsie	i
 8007250:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007252:	bf00      	nop
 8007254:	e7fe      	b.n	8007254 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007256:	68bb      	ldr	r3, [r7, #8]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d103      	bne.n	8007264 <xQueueGenericSendFromISR+0x40>
 800725c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800725e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007260:	2b00      	cmp	r3, #0
 8007262:	d101      	bne.n	8007268 <xQueueGenericSendFromISR+0x44>
 8007264:	2301      	movs	r3, #1
 8007266:	e000      	b.n	800726a <xQueueGenericSendFromISR+0x46>
 8007268:	2300      	movs	r3, #0
 800726a:	2b00      	cmp	r3, #0
 800726c:	d10c      	bne.n	8007288 <xQueueGenericSendFromISR+0x64>
	__asm volatile
 800726e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007272:	b672      	cpsid	i
 8007274:	f383 8811 	msr	BASEPRI, r3
 8007278:	f3bf 8f6f 	isb	sy
 800727c:	f3bf 8f4f 	dsb	sy
 8007280:	b662      	cpsie	i
 8007282:	623b      	str	r3, [r7, #32]
}
 8007284:	bf00      	nop
 8007286:	e7fe      	b.n	8007286 <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007288:	683b      	ldr	r3, [r7, #0]
 800728a:	2b02      	cmp	r3, #2
 800728c:	d103      	bne.n	8007296 <xQueueGenericSendFromISR+0x72>
 800728e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007290:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007292:	2b01      	cmp	r3, #1
 8007294:	d101      	bne.n	800729a <xQueueGenericSendFromISR+0x76>
 8007296:	2301      	movs	r3, #1
 8007298:	e000      	b.n	800729c <xQueueGenericSendFromISR+0x78>
 800729a:	2300      	movs	r3, #0
 800729c:	2b00      	cmp	r3, #0
 800729e:	d10c      	bne.n	80072ba <xQueueGenericSendFromISR+0x96>
	__asm volatile
 80072a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072a4:	b672      	cpsid	i
 80072a6:	f383 8811 	msr	BASEPRI, r3
 80072aa:	f3bf 8f6f 	isb	sy
 80072ae:	f3bf 8f4f 	dsb	sy
 80072b2:	b662      	cpsie	i
 80072b4:	61fb      	str	r3, [r7, #28]
}
 80072b6:	bf00      	nop
 80072b8:	e7fe      	b.n	80072b8 <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80072ba:	f001 fee7 	bl	800908c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80072be:	f3ef 8211 	mrs	r2, BASEPRI
 80072c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072c6:	b672      	cpsid	i
 80072c8:	f383 8811 	msr	BASEPRI, r3
 80072cc:	f3bf 8f6f 	isb	sy
 80072d0:	f3bf 8f4f 	dsb	sy
 80072d4:	b662      	cpsie	i
 80072d6:	61ba      	str	r2, [r7, #24]
 80072d8:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80072da:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80072dc:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80072de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80072e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072e6:	429a      	cmp	r2, r3
 80072e8:	d302      	bcc.n	80072f0 <xQueueGenericSendFromISR+0xcc>
 80072ea:	683b      	ldr	r3, [r7, #0]
 80072ec:	2b02      	cmp	r3, #2
 80072ee:	d12c      	bne.n	800734a <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80072f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072f2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80072f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80072fa:	683a      	ldr	r2, [r7, #0]
 80072fc:	68b9      	ldr	r1, [r7, #8]
 80072fe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007300:	f000 f916 	bl	8007530 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007304:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8007308:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800730c:	d112      	bne.n	8007334 <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800730e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007310:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007312:	2b00      	cmp	r3, #0
 8007314:	d016      	beq.n	8007344 <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007316:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007318:	3324      	adds	r3, #36	; 0x24
 800731a:	4618      	mov	r0, r3
 800731c:	f000 feb8 	bl	8008090 <xTaskRemoveFromEventList>
 8007320:	4603      	mov	r3, r0
 8007322:	2b00      	cmp	r3, #0
 8007324:	d00e      	beq.n	8007344 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d00b      	beq.n	8007344 <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2201      	movs	r2, #1
 8007330:	601a      	str	r2, [r3, #0]
 8007332:	e007      	b.n	8007344 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007334:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007338:	3301      	adds	r3, #1
 800733a:	b2db      	uxtb	r3, r3
 800733c:	b25a      	sxtb	r2, r3
 800733e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007340:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007344:	2301      	movs	r3, #1
 8007346:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8007348:	e001      	b.n	800734e <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800734a:	2300      	movs	r3, #0
 800734c:	637b      	str	r3, [r7, #52]	; 0x34
 800734e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007350:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007352:	693b      	ldr	r3, [r7, #16]
 8007354:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007358:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800735a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800735c:	4618      	mov	r0, r3
 800735e:	3738      	adds	r7, #56	; 0x38
 8007360:	46bd      	mov	sp, r7
 8007362:	bd80      	pop	{r7, pc}

08007364 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007364:	b580      	push	{r7, lr}
 8007366:	b08c      	sub	sp, #48	; 0x30
 8007368:	af00      	add	r7, sp, #0
 800736a:	60f8      	str	r0, [r7, #12]
 800736c:	60b9      	str	r1, [r7, #8]
 800736e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007370:	2300      	movs	r3, #0
 8007372:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800737a:	2b00      	cmp	r3, #0
 800737c:	d10c      	bne.n	8007398 <xQueueReceive+0x34>
	__asm volatile
 800737e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007382:	b672      	cpsid	i
 8007384:	f383 8811 	msr	BASEPRI, r3
 8007388:	f3bf 8f6f 	isb	sy
 800738c:	f3bf 8f4f 	dsb	sy
 8007390:	b662      	cpsie	i
 8007392:	623b      	str	r3, [r7, #32]
}
 8007394:	bf00      	nop
 8007396:	e7fe      	b.n	8007396 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007398:	68bb      	ldr	r3, [r7, #8]
 800739a:	2b00      	cmp	r3, #0
 800739c:	d103      	bne.n	80073a6 <xQueueReceive+0x42>
 800739e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d101      	bne.n	80073aa <xQueueReceive+0x46>
 80073a6:	2301      	movs	r3, #1
 80073a8:	e000      	b.n	80073ac <xQueueReceive+0x48>
 80073aa:	2300      	movs	r3, #0
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d10c      	bne.n	80073ca <xQueueReceive+0x66>
	__asm volatile
 80073b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073b4:	b672      	cpsid	i
 80073b6:	f383 8811 	msr	BASEPRI, r3
 80073ba:	f3bf 8f6f 	isb	sy
 80073be:	f3bf 8f4f 	dsb	sy
 80073c2:	b662      	cpsie	i
 80073c4:	61fb      	str	r3, [r7, #28]
}
 80073c6:	bf00      	nop
 80073c8:	e7fe      	b.n	80073c8 <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80073ca:	f001 f827 	bl	800841c <xTaskGetSchedulerState>
 80073ce:	4603      	mov	r3, r0
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d102      	bne.n	80073da <xQueueReceive+0x76>
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d101      	bne.n	80073de <xQueueReceive+0x7a>
 80073da:	2301      	movs	r3, #1
 80073dc:	e000      	b.n	80073e0 <xQueueReceive+0x7c>
 80073de:	2300      	movs	r3, #0
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d10c      	bne.n	80073fe <xQueueReceive+0x9a>
	__asm volatile
 80073e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073e8:	b672      	cpsid	i
 80073ea:	f383 8811 	msr	BASEPRI, r3
 80073ee:	f3bf 8f6f 	isb	sy
 80073f2:	f3bf 8f4f 	dsb	sy
 80073f6:	b662      	cpsie	i
 80073f8:	61bb      	str	r3, [r7, #24]
}
 80073fa:	bf00      	nop
 80073fc:	e7fe      	b.n	80073fc <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80073fe:	f001 fd5d 	bl	8008ebc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007402:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007404:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007406:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800740a:	2b00      	cmp	r3, #0
 800740c:	d01f      	beq.n	800744e <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800740e:	68b9      	ldr	r1, [r7, #8]
 8007410:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007412:	f000 f8f7 	bl	8007604 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007418:	1e5a      	subs	r2, r3, #1
 800741a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800741c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800741e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007420:	691b      	ldr	r3, [r3, #16]
 8007422:	2b00      	cmp	r3, #0
 8007424:	d00f      	beq.n	8007446 <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007426:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007428:	3310      	adds	r3, #16
 800742a:	4618      	mov	r0, r3
 800742c:	f000 fe30 	bl	8008090 <xTaskRemoveFromEventList>
 8007430:	4603      	mov	r3, r0
 8007432:	2b00      	cmp	r3, #0
 8007434:	d007      	beq.n	8007446 <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007436:	4b3d      	ldr	r3, [pc, #244]	; (800752c <xQueueReceive+0x1c8>)
 8007438:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800743c:	601a      	str	r2, [r3, #0]
 800743e:	f3bf 8f4f 	dsb	sy
 8007442:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007446:	f001 fd6d 	bl	8008f24 <vPortExitCritical>
				return pdPASS;
 800744a:	2301      	movs	r3, #1
 800744c:	e069      	b.n	8007522 <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d103      	bne.n	800745c <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007454:	f001 fd66 	bl	8008f24 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007458:	2300      	movs	r3, #0
 800745a:	e062      	b.n	8007522 <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 800745c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800745e:	2b00      	cmp	r3, #0
 8007460:	d106      	bne.n	8007470 <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007462:	f107 0310 	add.w	r3, r7, #16
 8007466:	4618      	mov	r0, r3
 8007468:	f000 fe78 	bl	800815c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800746c:	2301      	movs	r3, #1
 800746e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007470:	f001 fd58 	bl	8008f24 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007474:	f000 fbde 	bl	8007c34 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007478:	f001 fd20 	bl	8008ebc <vPortEnterCritical>
 800747c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800747e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007482:	b25b      	sxtb	r3, r3
 8007484:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007488:	d103      	bne.n	8007492 <xQueueReceive+0x12e>
 800748a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800748c:	2200      	movs	r2, #0
 800748e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007492:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007494:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007498:	b25b      	sxtb	r3, r3
 800749a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800749e:	d103      	bne.n	80074a8 <xQueueReceive+0x144>
 80074a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074a2:	2200      	movs	r2, #0
 80074a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80074a8:	f001 fd3c 	bl	8008f24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80074ac:	1d3a      	adds	r2, r7, #4
 80074ae:	f107 0310 	add.w	r3, r7, #16
 80074b2:	4611      	mov	r1, r2
 80074b4:	4618      	mov	r0, r3
 80074b6:	f000 fe67 	bl	8008188 <xTaskCheckForTimeOut>
 80074ba:	4603      	mov	r3, r0
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d123      	bne.n	8007508 <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80074c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80074c2:	f000 f917 	bl	80076f4 <prvIsQueueEmpty>
 80074c6:	4603      	mov	r3, r0
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d017      	beq.n	80074fc <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80074cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074ce:	3324      	adds	r3, #36	; 0x24
 80074d0:	687a      	ldr	r2, [r7, #4]
 80074d2:	4611      	mov	r1, r2
 80074d4:	4618      	mov	r0, r3
 80074d6:	f000 fd87 	bl	8007fe8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80074da:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80074dc:	f000 f8b8 	bl	8007650 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80074e0:	f000 fbb6 	bl	8007c50 <xTaskResumeAll>
 80074e4:	4603      	mov	r3, r0
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d189      	bne.n	80073fe <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 80074ea:	4b10      	ldr	r3, [pc, #64]	; (800752c <xQueueReceive+0x1c8>)
 80074ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80074f0:	601a      	str	r2, [r3, #0]
 80074f2:	f3bf 8f4f 	dsb	sy
 80074f6:	f3bf 8f6f 	isb	sy
 80074fa:	e780      	b.n	80073fe <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80074fc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80074fe:	f000 f8a7 	bl	8007650 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007502:	f000 fba5 	bl	8007c50 <xTaskResumeAll>
 8007506:	e77a      	b.n	80073fe <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007508:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800750a:	f000 f8a1 	bl	8007650 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800750e:	f000 fb9f 	bl	8007c50 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007512:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007514:	f000 f8ee 	bl	80076f4 <prvIsQueueEmpty>
 8007518:	4603      	mov	r3, r0
 800751a:	2b00      	cmp	r3, #0
 800751c:	f43f af6f 	beq.w	80073fe <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007520:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007522:	4618      	mov	r0, r3
 8007524:	3730      	adds	r7, #48	; 0x30
 8007526:	46bd      	mov	sp, r7
 8007528:	bd80      	pop	{r7, pc}
 800752a:	bf00      	nop
 800752c:	e000ed04 	.word	0xe000ed04

08007530 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007530:	b580      	push	{r7, lr}
 8007532:	b086      	sub	sp, #24
 8007534:	af00      	add	r7, sp, #0
 8007536:	60f8      	str	r0, [r7, #12]
 8007538:	60b9      	str	r1, [r7, #8]
 800753a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800753c:	2300      	movs	r3, #0
 800753e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007544:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800754a:	2b00      	cmp	r3, #0
 800754c:	d10d      	bne.n	800756a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d14d      	bne.n	80075f2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	689b      	ldr	r3, [r3, #8]
 800755a:	4618      	mov	r0, r3
 800755c:	f000 ff7c 	bl	8008458 <xTaskPriorityDisinherit>
 8007560:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	2200      	movs	r2, #0
 8007566:	609a      	str	r2, [r3, #8]
 8007568:	e043      	b.n	80075f2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	2b00      	cmp	r3, #0
 800756e:	d119      	bne.n	80075a4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	6858      	ldr	r0, [r3, #4]
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007578:	461a      	mov	r2, r3
 800757a:	68b9      	ldr	r1, [r7, #8]
 800757c:	f001 ffd2 	bl	8009524 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	685a      	ldr	r2, [r3, #4]
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007588:	441a      	add	r2, r3
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	685a      	ldr	r2, [r3, #4]
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	689b      	ldr	r3, [r3, #8]
 8007596:	429a      	cmp	r2, r3
 8007598:	d32b      	bcc.n	80075f2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	681a      	ldr	r2, [r3, #0]
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	605a      	str	r2, [r3, #4]
 80075a2:	e026      	b.n	80075f2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	68d8      	ldr	r0, [r3, #12]
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075ac:	461a      	mov	r2, r3
 80075ae:	68b9      	ldr	r1, [r7, #8]
 80075b0:	f001 ffb8 	bl	8009524 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	68da      	ldr	r2, [r3, #12]
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075bc:	425b      	negs	r3, r3
 80075be:	441a      	add	r2, r3
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	68da      	ldr	r2, [r3, #12]
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	429a      	cmp	r2, r3
 80075ce:	d207      	bcs.n	80075e0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	689a      	ldr	r2, [r3, #8]
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075d8:	425b      	negs	r3, r3
 80075da:	441a      	add	r2, r3
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2b02      	cmp	r3, #2
 80075e4:	d105      	bne.n	80075f2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80075e6:	693b      	ldr	r3, [r7, #16]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d002      	beq.n	80075f2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80075ec:	693b      	ldr	r3, [r7, #16]
 80075ee:	3b01      	subs	r3, #1
 80075f0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80075f2:	693b      	ldr	r3, [r7, #16]
 80075f4:	1c5a      	adds	r2, r3, #1
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80075fa:	697b      	ldr	r3, [r7, #20]
}
 80075fc:	4618      	mov	r0, r3
 80075fe:	3718      	adds	r7, #24
 8007600:	46bd      	mov	sp, r7
 8007602:	bd80      	pop	{r7, pc}

08007604 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007604:	b580      	push	{r7, lr}
 8007606:	b082      	sub	sp, #8
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]
 800760c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007612:	2b00      	cmp	r3, #0
 8007614:	d018      	beq.n	8007648 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	68da      	ldr	r2, [r3, #12]
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800761e:	441a      	add	r2, r3
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	68da      	ldr	r2, [r3, #12]
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	689b      	ldr	r3, [r3, #8]
 800762c:	429a      	cmp	r2, r3
 800762e:	d303      	bcc.n	8007638 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681a      	ldr	r2, [r3, #0]
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	68d9      	ldr	r1, [r3, #12]
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007640:	461a      	mov	r2, r3
 8007642:	6838      	ldr	r0, [r7, #0]
 8007644:	f001 ff6e 	bl	8009524 <memcpy>
	}
}
 8007648:	bf00      	nop
 800764a:	3708      	adds	r7, #8
 800764c:	46bd      	mov	sp, r7
 800764e:	bd80      	pop	{r7, pc}

08007650 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007650:	b580      	push	{r7, lr}
 8007652:	b084      	sub	sp, #16
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007658:	f001 fc30 	bl	8008ebc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007662:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007664:	e011      	b.n	800768a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800766a:	2b00      	cmp	r3, #0
 800766c:	d012      	beq.n	8007694 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	3324      	adds	r3, #36	; 0x24
 8007672:	4618      	mov	r0, r3
 8007674:	f000 fd0c 	bl	8008090 <xTaskRemoveFromEventList>
 8007678:	4603      	mov	r3, r0
 800767a:	2b00      	cmp	r3, #0
 800767c:	d001      	beq.n	8007682 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800767e:	f000 fde9 	bl	8008254 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007682:	7bfb      	ldrb	r3, [r7, #15]
 8007684:	3b01      	subs	r3, #1
 8007686:	b2db      	uxtb	r3, r3
 8007688:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800768a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800768e:	2b00      	cmp	r3, #0
 8007690:	dce9      	bgt.n	8007666 <prvUnlockQueue+0x16>
 8007692:	e000      	b.n	8007696 <prvUnlockQueue+0x46>
					break;
 8007694:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	22ff      	movs	r2, #255	; 0xff
 800769a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800769e:	f001 fc41 	bl	8008f24 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80076a2:	f001 fc0b 	bl	8008ebc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80076ac:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80076ae:	e011      	b.n	80076d4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	691b      	ldr	r3, [r3, #16]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d012      	beq.n	80076de <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	3310      	adds	r3, #16
 80076bc:	4618      	mov	r0, r3
 80076be:	f000 fce7 	bl	8008090 <xTaskRemoveFromEventList>
 80076c2:	4603      	mov	r3, r0
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d001      	beq.n	80076cc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80076c8:	f000 fdc4 	bl	8008254 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80076cc:	7bbb      	ldrb	r3, [r7, #14]
 80076ce:	3b01      	subs	r3, #1
 80076d0:	b2db      	uxtb	r3, r3
 80076d2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80076d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	dce9      	bgt.n	80076b0 <prvUnlockQueue+0x60>
 80076dc:	e000      	b.n	80076e0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80076de:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	22ff      	movs	r2, #255	; 0xff
 80076e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80076e8:	f001 fc1c 	bl	8008f24 <vPortExitCritical>
}
 80076ec:	bf00      	nop
 80076ee:	3710      	adds	r7, #16
 80076f0:	46bd      	mov	sp, r7
 80076f2:	bd80      	pop	{r7, pc}

080076f4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80076f4:	b580      	push	{r7, lr}
 80076f6:	b084      	sub	sp, #16
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80076fc:	f001 fbde 	bl	8008ebc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007704:	2b00      	cmp	r3, #0
 8007706:	d102      	bne.n	800770e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007708:	2301      	movs	r3, #1
 800770a:	60fb      	str	r3, [r7, #12]
 800770c:	e001      	b.n	8007712 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800770e:	2300      	movs	r3, #0
 8007710:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007712:	f001 fc07 	bl	8008f24 <vPortExitCritical>

	return xReturn;
 8007716:	68fb      	ldr	r3, [r7, #12]
}
 8007718:	4618      	mov	r0, r3
 800771a:	3710      	adds	r7, #16
 800771c:	46bd      	mov	sp, r7
 800771e:	bd80      	pop	{r7, pc}

08007720 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007720:	b580      	push	{r7, lr}
 8007722:	b084      	sub	sp, #16
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007728:	f001 fbc8 	bl	8008ebc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007734:	429a      	cmp	r2, r3
 8007736:	d102      	bne.n	800773e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007738:	2301      	movs	r3, #1
 800773a:	60fb      	str	r3, [r7, #12]
 800773c:	e001      	b.n	8007742 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800773e:	2300      	movs	r3, #0
 8007740:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007742:	f001 fbef 	bl	8008f24 <vPortExitCritical>

	return xReturn;
 8007746:	68fb      	ldr	r3, [r7, #12]
}
 8007748:	4618      	mov	r0, r3
 800774a:	3710      	adds	r7, #16
 800774c:	46bd      	mov	sp, r7
 800774e:	bd80      	pop	{r7, pc}

08007750 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007750:	b480      	push	{r7}
 8007752:	b085      	sub	sp, #20
 8007754:	af00      	add	r7, sp, #0
 8007756:	6078      	str	r0, [r7, #4]
 8007758:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800775a:	2300      	movs	r3, #0
 800775c:	60fb      	str	r3, [r7, #12]
 800775e:	e014      	b.n	800778a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007760:	4a0f      	ldr	r2, [pc, #60]	; (80077a0 <vQueueAddToRegistry+0x50>)
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007768:	2b00      	cmp	r3, #0
 800776a:	d10b      	bne.n	8007784 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800776c:	490c      	ldr	r1, [pc, #48]	; (80077a0 <vQueueAddToRegistry+0x50>)
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	683a      	ldr	r2, [r7, #0]
 8007772:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007776:	4a0a      	ldr	r2, [pc, #40]	; (80077a0 <vQueueAddToRegistry+0x50>)
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	00db      	lsls	r3, r3, #3
 800777c:	4413      	add	r3, r2
 800777e:	687a      	ldr	r2, [r7, #4]
 8007780:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007782:	e006      	b.n	8007792 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	3301      	adds	r3, #1
 8007788:	60fb      	str	r3, [r7, #12]
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	2b07      	cmp	r3, #7
 800778e:	d9e7      	bls.n	8007760 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007790:	bf00      	nop
 8007792:	bf00      	nop
 8007794:	3714      	adds	r7, #20
 8007796:	46bd      	mov	sp, r7
 8007798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779c:	4770      	bx	lr
 800779e:	bf00      	nop
 80077a0:	20004d08 	.word	0x20004d08

080077a4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80077a4:	b580      	push	{r7, lr}
 80077a6:	b086      	sub	sp, #24
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	60f8      	str	r0, [r7, #12]
 80077ac:	60b9      	str	r1, [r7, #8]
 80077ae:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80077b4:	f001 fb82 	bl	8008ebc <vPortEnterCritical>
 80077b8:	697b      	ldr	r3, [r7, #20]
 80077ba:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80077be:	b25b      	sxtb	r3, r3
 80077c0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80077c4:	d103      	bne.n	80077ce <vQueueWaitForMessageRestricted+0x2a>
 80077c6:	697b      	ldr	r3, [r7, #20]
 80077c8:	2200      	movs	r2, #0
 80077ca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80077ce:	697b      	ldr	r3, [r7, #20]
 80077d0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80077d4:	b25b      	sxtb	r3, r3
 80077d6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80077da:	d103      	bne.n	80077e4 <vQueueWaitForMessageRestricted+0x40>
 80077dc:	697b      	ldr	r3, [r7, #20]
 80077de:	2200      	movs	r2, #0
 80077e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80077e4:	f001 fb9e 	bl	8008f24 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80077e8:	697b      	ldr	r3, [r7, #20]
 80077ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d106      	bne.n	80077fe <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80077f0:	697b      	ldr	r3, [r7, #20]
 80077f2:	3324      	adds	r3, #36	; 0x24
 80077f4:	687a      	ldr	r2, [r7, #4]
 80077f6:	68b9      	ldr	r1, [r7, #8]
 80077f8:	4618      	mov	r0, r3
 80077fa:	f000 fc1b 	bl	8008034 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80077fe:	6978      	ldr	r0, [r7, #20]
 8007800:	f7ff ff26 	bl	8007650 <prvUnlockQueue>
	}
 8007804:	bf00      	nop
 8007806:	3718      	adds	r7, #24
 8007808:	46bd      	mov	sp, r7
 800780a:	bd80      	pop	{r7, pc}

0800780c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800780c:	b580      	push	{r7, lr}
 800780e:	b08e      	sub	sp, #56	; 0x38
 8007810:	af04      	add	r7, sp, #16
 8007812:	60f8      	str	r0, [r7, #12]
 8007814:	60b9      	str	r1, [r7, #8]
 8007816:	607a      	str	r2, [r7, #4]
 8007818:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800781a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800781c:	2b00      	cmp	r3, #0
 800781e:	d10c      	bne.n	800783a <xTaskCreateStatic+0x2e>
	__asm volatile
 8007820:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007824:	b672      	cpsid	i
 8007826:	f383 8811 	msr	BASEPRI, r3
 800782a:	f3bf 8f6f 	isb	sy
 800782e:	f3bf 8f4f 	dsb	sy
 8007832:	b662      	cpsie	i
 8007834:	623b      	str	r3, [r7, #32]
}
 8007836:	bf00      	nop
 8007838:	e7fe      	b.n	8007838 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800783a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800783c:	2b00      	cmp	r3, #0
 800783e:	d10c      	bne.n	800785a <xTaskCreateStatic+0x4e>
	__asm volatile
 8007840:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007844:	b672      	cpsid	i
 8007846:	f383 8811 	msr	BASEPRI, r3
 800784a:	f3bf 8f6f 	isb	sy
 800784e:	f3bf 8f4f 	dsb	sy
 8007852:	b662      	cpsie	i
 8007854:	61fb      	str	r3, [r7, #28]
}
 8007856:	bf00      	nop
 8007858:	e7fe      	b.n	8007858 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800785a:	235c      	movs	r3, #92	; 0x5c
 800785c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800785e:	693b      	ldr	r3, [r7, #16]
 8007860:	2b5c      	cmp	r3, #92	; 0x5c
 8007862:	d00c      	beq.n	800787e <xTaskCreateStatic+0x72>
	__asm volatile
 8007864:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007868:	b672      	cpsid	i
 800786a:	f383 8811 	msr	BASEPRI, r3
 800786e:	f3bf 8f6f 	isb	sy
 8007872:	f3bf 8f4f 	dsb	sy
 8007876:	b662      	cpsie	i
 8007878:	61bb      	str	r3, [r7, #24]
}
 800787a:	bf00      	nop
 800787c:	e7fe      	b.n	800787c <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800787e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007880:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007882:	2b00      	cmp	r3, #0
 8007884:	d01e      	beq.n	80078c4 <xTaskCreateStatic+0xb8>
 8007886:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007888:	2b00      	cmp	r3, #0
 800788a:	d01b      	beq.n	80078c4 <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800788c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800788e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007892:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007894:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007898:	2202      	movs	r2, #2
 800789a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800789e:	2300      	movs	r3, #0
 80078a0:	9303      	str	r3, [sp, #12]
 80078a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078a4:	9302      	str	r3, [sp, #8]
 80078a6:	f107 0314 	add.w	r3, r7, #20
 80078aa:	9301      	str	r3, [sp, #4]
 80078ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078ae:	9300      	str	r3, [sp, #0]
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	687a      	ldr	r2, [r7, #4]
 80078b4:	68b9      	ldr	r1, [r7, #8]
 80078b6:	68f8      	ldr	r0, [r7, #12]
 80078b8:	f000 f850 	bl	800795c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80078bc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80078be:	f000 f8df 	bl	8007a80 <prvAddNewTaskToReadyList>
 80078c2:	e001      	b.n	80078c8 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 80078c4:	2300      	movs	r3, #0
 80078c6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80078c8:	697b      	ldr	r3, [r7, #20]
	}
 80078ca:	4618      	mov	r0, r3
 80078cc:	3728      	adds	r7, #40	; 0x28
 80078ce:	46bd      	mov	sp, r7
 80078d0:	bd80      	pop	{r7, pc}

080078d2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80078d2:	b580      	push	{r7, lr}
 80078d4:	b08c      	sub	sp, #48	; 0x30
 80078d6:	af04      	add	r7, sp, #16
 80078d8:	60f8      	str	r0, [r7, #12]
 80078da:	60b9      	str	r1, [r7, #8]
 80078dc:	603b      	str	r3, [r7, #0]
 80078de:	4613      	mov	r3, r2
 80078e0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80078e2:	88fb      	ldrh	r3, [r7, #6]
 80078e4:	009b      	lsls	r3, r3, #2
 80078e6:	4618      	mov	r0, r3
 80078e8:	f001 fc14 	bl	8009114 <pvPortMalloc>
 80078ec:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80078ee:	697b      	ldr	r3, [r7, #20]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d00e      	beq.n	8007912 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80078f4:	205c      	movs	r0, #92	; 0x5c
 80078f6:	f001 fc0d 	bl	8009114 <pvPortMalloc>
 80078fa:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80078fc:	69fb      	ldr	r3, [r7, #28]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d003      	beq.n	800790a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007902:	69fb      	ldr	r3, [r7, #28]
 8007904:	697a      	ldr	r2, [r7, #20]
 8007906:	631a      	str	r2, [r3, #48]	; 0x30
 8007908:	e005      	b.n	8007916 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800790a:	6978      	ldr	r0, [r7, #20]
 800790c:	f001 fccc 	bl	80092a8 <vPortFree>
 8007910:	e001      	b.n	8007916 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007912:	2300      	movs	r3, #0
 8007914:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007916:	69fb      	ldr	r3, [r7, #28]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d017      	beq.n	800794c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800791c:	69fb      	ldr	r3, [r7, #28]
 800791e:	2200      	movs	r2, #0
 8007920:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007924:	88fa      	ldrh	r2, [r7, #6]
 8007926:	2300      	movs	r3, #0
 8007928:	9303      	str	r3, [sp, #12]
 800792a:	69fb      	ldr	r3, [r7, #28]
 800792c:	9302      	str	r3, [sp, #8]
 800792e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007930:	9301      	str	r3, [sp, #4]
 8007932:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007934:	9300      	str	r3, [sp, #0]
 8007936:	683b      	ldr	r3, [r7, #0]
 8007938:	68b9      	ldr	r1, [r7, #8]
 800793a:	68f8      	ldr	r0, [r7, #12]
 800793c:	f000 f80e 	bl	800795c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007940:	69f8      	ldr	r0, [r7, #28]
 8007942:	f000 f89d 	bl	8007a80 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007946:	2301      	movs	r3, #1
 8007948:	61bb      	str	r3, [r7, #24]
 800794a:	e002      	b.n	8007952 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800794c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007950:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007952:	69bb      	ldr	r3, [r7, #24]
	}
 8007954:	4618      	mov	r0, r3
 8007956:	3720      	adds	r7, #32
 8007958:	46bd      	mov	sp, r7
 800795a:	bd80      	pop	{r7, pc}

0800795c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800795c:	b580      	push	{r7, lr}
 800795e:	b088      	sub	sp, #32
 8007960:	af00      	add	r7, sp, #0
 8007962:	60f8      	str	r0, [r7, #12]
 8007964:	60b9      	str	r1, [r7, #8]
 8007966:	607a      	str	r2, [r7, #4]
 8007968:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800796a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800796c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	009b      	lsls	r3, r3, #2
 8007972:	461a      	mov	r2, r3
 8007974:	21a5      	movs	r1, #165	; 0xa5
 8007976:	f001 fde3 	bl	8009540 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800797a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800797c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800797e:	6879      	ldr	r1, [r7, #4]
 8007980:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8007984:	440b      	add	r3, r1
 8007986:	009b      	lsls	r3, r3, #2
 8007988:	4413      	add	r3, r2
 800798a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800798c:	69bb      	ldr	r3, [r7, #24]
 800798e:	f023 0307 	bic.w	r3, r3, #7
 8007992:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007994:	69bb      	ldr	r3, [r7, #24]
 8007996:	f003 0307 	and.w	r3, r3, #7
 800799a:	2b00      	cmp	r3, #0
 800799c:	d00c      	beq.n	80079b8 <prvInitialiseNewTask+0x5c>
	__asm volatile
 800799e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079a2:	b672      	cpsid	i
 80079a4:	f383 8811 	msr	BASEPRI, r3
 80079a8:	f3bf 8f6f 	isb	sy
 80079ac:	f3bf 8f4f 	dsb	sy
 80079b0:	b662      	cpsie	i
 80079b2:	617b      	str	r3, [r7, #20]
}
 80079b4:	bf00      	nop
 80079b6:	e7fe      	b.n	80079b6 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80079b8:	68bb      	ldr	r3, [r7, #8]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d01f      	beq.n	80079fe <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80079be:	2300      	movs	r3, #0
 80079c0:	61fb      	str	r3, [r7, #28]
 80079c2:	e012      	b.n	80079ea <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80079c4:	68ba      	ldr	r2, [r7, #8]
 80079c6:	69fb      	ldr	r3, [r7, #28]
 80079c8:	4413      	add	r3, r2
 80079ca:	7819      	ldrb	r1, [r3, #0]
 80079cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80079ce:	69fb      	ldr	r3, [r7, #28]
 80079d0:	4413      	add	r3, r2
 80079d2:	3334      	adds	r3, #52	; 0x34
 80079d4:	460a      	mov	r2, r1
 80079d6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80079d8:	68ba      	ldr	r2, [r7, #8]
 80079da:	69fb      	ldr	r3, [r7, #28]
 80079dc:	4413      	add	r3, r2
 80079de:	781b      	ldrb	r3, [r3, #0]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d006      	beq.n	80079f2 <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80079e4:	69fb      	ldr	r3, [r7, #28]
 80079e6:	3301      	adds	r3, #1
 80079e8:	61fb      	str	r3, [r7, #28]
 80079ea:	69fb      	ldr	r3, [r7, #28]
 80079ec:	2b0f      	cmp	r3, #15
 80079ee:	d9e9      	bls.n	80079c4 <prvInitialiseNewTask+0x68>
 80079f0:	e000      	b.n	80079f4 <prvInitialiseNewTask+0x98>
			{
				break;
 80079f2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80079f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079f6:	2200      	movs	r2, #0
 80079f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80079fc:	e003      	b.n	8007a06 <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80079fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a00:	2200      	movs	r2, #0
 8007a02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007a06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a08:	2b37      	cmp	r3, #55	; 0x37
 8007a0a:	d901      	bls.n	8007a10 <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007a0c:	2337      	movs	r3, #55	; 0x37
 8007a0e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007a10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a12:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007a14:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007a16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a18:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007a1a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007a1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a1e:	2200      	movs	r2, #0
 8007a20:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007a22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a24:	3304      	adds	r3, #4
 8007a26:	4618      	mov	r0, r3
 8007a28:	f7ff f952 	bl	8006cd0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007a2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a2e:	3318      	adds	r3, #24
 8007a30:	4618      	mov	r0, r3
 8007a32:	f7ff f94d 	bl	8006cd0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007a36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007a3a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a3e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007a42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a44:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007a46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a48:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007a4a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007a4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a4e:	2200      	movs	r2, #0
 8007a50:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007a52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a54:	2200      	movs	r2, #0
 8007a56:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007a5a:	683a      	ldr	r2, [r7, #0]
 8007a5c:	68f9      	ldr	r1, [r7, #12]
 8007a5e:	69b8      	ldr	r0, [r7, #24]
 8007a60:	f001 f91c 	bl	8008c9c <pxPortInitialiseStack>
 8007a64:	4602      	mov	r2, r0
 8007a66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a68:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007a6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d002      	beq.n	8007a76 <prvInitialiseNewTask+0x11a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007a70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a72:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007a74:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007a76:	bf00      	nop
 8007a78:	3720      	adds	r7, #32
 8007a7a:	46bd      	mov	sp, r7
 8007a7c:	bd80      	pop	{r7, pc}
	...

08007a80 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007a80:	b580      	push	{r7, lr}
 8007a82:	b082      	sub	sp, #8
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007a88:	f001 fa18 	bl	8008ebc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007a8c:	4b2d      	ldr	r3, [pc, #180]	; (8007b44 <prvAddNewTaskToReadyList+0xc4>)
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	3301      	adds	r3, #1
 8007a92:	4a2c      	ldr	r2, [pc, #176]	; (8007b44 <prvAddNewTaskToReadyList+0xc4>)
 8007a94:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007a96:	4b2c      	ldr	r3, [pc, #176]	; (8007b48 <prvAddNewTaskToReadyList+0xc8>)
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d109      	bne.n	8007ab2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007a9e:	4a2a      	ldr	r2, [pc, #168]	; (8007b48 <prvAddNewTaskToReadyList+0xc8>)
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007aa4:	4b27      	ldr	r3, [pc, #156]	; (8007b44 <prvAddNewTaskToReadyList+0xc4>)
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	2b01      	cmp	r3, #1
 8007aaa:	d110      	bne.n	8007ace <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007aac:	f000 fbf6 	bl	800829c <prvInitialiseTaskLists>
 8007ab0:	e00d      	b.n	8007ace <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007ab2:	4b26      	ldr	r3, [pc, #152]	; (8007b4c <prvAddNewTaskToReadyList+0xcc>)
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d109      	bne.n	8007ace <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007aba:	4b23      	ldr	r3, [pc, #140]	; (8007b48 <prvAddNewTaskToReadyList+0xc8>)
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ac4:	429a      	cmp	r2, r3
 8007ac6:	d802      	bhi.n	8007ace <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007ac8:	4a1f      	ldr	r2, [pc, #124]	; (8007b48 <prvAddNewTaskToReadyList+0xc8>)
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007ace:	4b20      	ldr	r3, [pc, #128]	; (8007b50 <prvAddNewTaskToReadyList+0xd0>)
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	3301      	adds	r3, #1
 8007ad4:	4a1e      	ldr	r2, [pc, #120]	; (8007b50 <prvAddNewTaskToReadyList+0xd0>)
 8007ad6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007ad8:	4b1d      	ldr	r3, [pc, #116]	; (8007b50 <prvAddNewTaskToReadyList+0xd0>)
 8007ada:	681a      	ldr	r2, [r3, #0]
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ae4:	4b1b      	ldr	r3, [pc, #108]	; (8007b54 <prvAddNewTaskToReadyList+0xd4>)
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	429a      	cmp	r2, r3
 8007aea:	d903      	bls.n	8007af4 <prvAddNewTaskToReadyList+0x74>
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007af0:	4a18      	ldr	r2, [pc, #96]	; (8007b54 <prvAddNewTaskToReadyList+0xd4>)
 8007af2:	6013      	str	r3, [r2, #0]
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007af8:	4613      	mov	r3, r2
 8007afa:	009b      	lsls	r3, r3, #2
 8007afc:	4413      	add	r3, r2
 8007afe:	009b      	lsls	r3, r3, #2
 8007b00:	4a15      	ldr	r2, [pc, #84]	; (8007b58 <prvAddNewTaskToReadyList+0xd8>)
 8007b02:	441a      	add	r2, r3
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	3304      	adds	r3, #4
 8007b08:	4619      	mov	r1, r3
 8007b0a:	4610      	mov	r0, r2
 8007b0c:	f7ff f8ed 	bl	8006cea <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007b10:	f001 fa08 	bl	8008f24 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007b14:	4b0d      	ldr	r3, [pc, #52]	; (8007b4c <prvAddNewTaskToReadyList+0xcc>)
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d00e      	beq.n	8007b3a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007b1c:	4b0a      	ldr	r3, [pc, #40]	; (8007b48 <prvAddNewTaskToReadyList+0xc8>)
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b26:	429a      	cmp	r2, r3
 8007b28:	d207      	bcs.n	8007b3a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007b2a:	4b0c      	ldr	r3, [pc, #48]	; (8007b5c <prvAddNewTaskToReadyList+0xdc>)
 8007b2c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007b30:	601a      	str	r2, [r3, #0]
 8007b32:	f3bf 8f4f 	dsb	sy
 8007b36:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007b3a:	bf00      	nop
 8007b3c:	3708      	adds	r7, #8
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	bd80      	pop	{r7, pc}
 8007b42:	bf00      	nop
 8007b44:	20000e38 	.word	0x20000e38
 8007b48:	20000964 	.word	0x20000964
 8007b4c:	20000e44 	.word	0x20000e44
 8007b50:	20000e54 	.word	0x20000e54
 8007b54:	20000e40 	.word	0x20000e40
 8007b58:	20000968 	.word	0x20000968
 8007b5c:	e000ed04 	.word	0xe000ed04

08007b60 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007b60:	b580      	push	{r7, lr}
 8007b62:	b08a      	sub	sp, #40	; 0x28
 8007b64:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007b66:	2300      	movs	r3, #0
 8007b68:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007b6e:	463a      	mov	r2, r7
 8007b70:	1d39      	adds	r1, r7, #4
 8007b72:	f107 0308 	add.w	r3, r7, #8
 8007b76:	4618      	mov	r0, r3
 8007b78:	f7ff f856 	bl	8006c28 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007b7c:	6839      	ldr	r1, [r7, #0]
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	68ba      	ldr	r2, [r7, #8]
 8007b82:	9202      	str	r2, [sp, #8]
 8007b84:	9301      	str	r3, [sp, #4]
 8007b86:	2300      	movs	r3, #0
 8007b88:	9300      	str	r3, [sp, #0]
 8007b8a:	2300      	movs	r3, #0
 8007b8c:	460a      	mov	r2, r1
 8007b8e:	4923      	ldr	r1, [pc, #140]	; (8007c1c <vTaskStartScheduler+0xbc>)
 8007b90:	4823      	ldr	r0, [pc, #140]	; (8007c20 <vTaskStartScheduler+0xc0>)
 8007b92:	f7ff fe3b 	bl	800780c <xTaskCreateStatic>
 8007b96:	4603      	mov	r3, r0
 8007b98:	4a22      	ldr	r2, [pc, #136]	; (8007c24 <vTaskStartScheduler+0xc4>)
 8007b9a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007b9c:	4b21      	ldr	r3, [pc, #132]	; (8007c24 <vTaskStartScheduler+0xc4>)
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d002      	beq.n	8007baa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007ba4:	2301      	movs	r3, #1
 8007ba6:	617b      	str	r3, [r7, #20]
 8007ba8:	e001      	b.n	8007bae <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007baa:	2300      	movs	r3, #0
 8007bac:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007bae:	697b      	ldr	r3, [r7, #20]
 8007bb0:	2b01      	cmp	r3, #1
 8007bb2:	d102      	bne.n	8007bba <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007bb4:	f000 fd16 	bl	80085e4 <xTimerCreateTimerTask>
 8007bb8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007bba:	697b      	ldr	r3, [r7, #20]
 8007bbc:	2b01      	cmp	r3, #1
 8007bbe:	d118      	bne.n	8007bf2 <vTaskStartScheduler+0x92>
	__asm volatile
 8007bc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bc4:	b672      	cpsid	i
 8007bc6:	f383 8811 	msr	BASEPRI, r3
 8007bca:	f3bf 8f6f 	isb	sy
 8007bce:	f3bf 8f4f 	dsb	sy
 8007bd2:	b662      	cpsie	i
 8007bd4:	613b      	str	r3, [r7, #16]
}
 8007bd6:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007bd8:	4b13      	ldr	r3, [pc, #76]	; (8007c28 <vTaskStartScheduler+0xc8>)
 8007bda:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007bde:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007be0:	4b12      	ldr	r3, [pc, #72]	; (8007c2c <vTaskStartScheduler+0xcc>)
 8007be2:	2201      	movs	r2, #1
 8007be4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007be6:	4b12      	ldr	r3, [pc, #72]	; (8007c30 <vTaskStartScheduler+0xd0>)
 8007be8:	2200      	movs	r2, #0
 8007bea:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007bec:	f001 f8e8 	bl	8008dc0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007bf0:	e010      	b.n	8007c14 <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007bf2:	697b      	ldr	r3, [r7, #20]
 8007bf4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007bf8:	d10c      	bne.n	8007c14 <vTaskStartScheduler+0xb4>
	__asm volatile
 8007bfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bfe:	b672      	cpsid	i
 8007c00:	f383 8811 	msr	BASEPRI, r3
 8007c04:	f3bf 8f6f 	isb	sy
 8007c08:	f3bf 8f4f 	dsb	sy
 8007c0c:	b662      	cpsie	i
 8007c0e:	60fb      	str	r3, [r7, #12]
}
 8007c10:	bf00      	nop
 8007c12:	e7fe      	b.n	8007c12 <vTaskStartScheduler+0xb2>
}
 8007c14:	bf00      	nop
 8007c16:	3718      	adds	r7, #24
 8007c18:	46bd      	mov	sp, r7
 8007c1a:	bd80      	pop	{r7, pc}
 8007c1c:	080096b4 	.word	0x080096b4
 8007c20:	0800826d 	.word	0x0800826d
 8007c24:	20000e5c 	.word	0x20000e5c
 8007c28:	20000e58 	.word	0x20000e58
 8007c2c:	20000e44 	.word	0x20000e44
 8007c30:	20000e3c 	.word	0x20000e3c

08007c34 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007c34:	b480      	push	{r7}
 8007c36:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8007c38:	4b04      	ldr	r3, [pc, #16]	; (8007c4c <vTaskSuspendAll+0x18>)
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	3301      	adds	r3, #1
 8007c3e:	4a03      	ldr	r2, [pc, #12]	; (8007c4c <vTaskSuspendAll+0x18>)
 8007c40:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8007c42:	bf00      	nop
 8007c44:	46bd      	mov	sp, r7
 8007c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c4a:	4770      	bx	lr
 8007c4c:	20000e60 	.word	0x20000e60

08007c50 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007c50:	b580      	push	{r7, lr}
 8007c52:	b084      	sub	sp, #16
 8007c54:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007c56:	2300      	movs	r3, #0
 8007c58:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007c5e:	4b43      	ldr	r3, [pc, #268]	; (8007d6c <xTaskResumeAll+0x11c>)
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d10c      	bne.n	8007c80 <xTaskResumeAll+0x30>
	__asm volatile
 8007c66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c6a:	b672      	cpsid	i
 8007c6c:	f383 8811 	msr	BASEPRI, r3
 8007c70:	f3bf 8f6f 	isb	sy
 8007c74:	f3bf 8f4f 	dsb	sy
 8007c78:	b662      	cpsie	i
 8007c7a:	603b      	str	r3, [r7, #0]
}
 8007c7c:	bf00      	nop
 8007c7e:	e7fe      	b.n	8007c7e <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007c80:	f001 f91c 	bl	8008ebc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007c84:	4b39      	ldr	r3, [pc, #228]	; (8007d6c <xTaskResumeAll+0x11c>)
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	3b01      	subs	r3, #1
 8007c8a:	4a38      	ldr	r2, [pc, #224]	; (8007d6c <xTaskResumeAll+0x11c>)
 8007c8c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007c8e:	4b37      	ldr	r3, [pc, #220]	; (8007d6c <xTaskResumeAll+0x11c>)
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d162      	bne.n	8007d5c <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007c96:	4b36      	ldr	r3, [pc, #216]	; (8007d70 <xTaskResumeAll+0x120>)
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d05e      	beq.n	8007d5c <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007c9e:	e02f      	b.n	8007d00 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007ca0:	4b34      	ldr	r3, [pc, #208]	; (8007d74 <xTaskResumeAll+0x124>)
 8007ca2:	68db      	ldr	r3, [r3, #12]
 8007ca4:	68db      	ldr	r3, [r3, #12]
 8007ca6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	3318      	adds	r3, #24
 8007cac:	4618      	mov	r0, r3
 8007cae:	f7ff f879 	bl	8006da4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	3304      	adds	r3, #4
 8007cb6:	4618      	mov	r0, r3
 8007cb8:	f7ff f874 	bl	8006da4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cc0:	4b2d      	ldr	r3, [pc, #180]	; (8007d78 <xTaskResumeAll+0x128>)
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	429a      	cmp	r2, r3
 8007cc6:	d903      	bls.n	8007cd0 <xTaskResumeAll+0x80>
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ccc:	4a2a      	ldr	r2, [pc, #168]	; (8007d78 <xTaskResumeAll+0x128>)
 8007cce:	6013      	str	r3, [r2, #0]
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cd4:	4613      	mov	r3, r2
 8007cd6:	009b      	lsls	r3, r3, #2
 8007cd8:	4413      	add	r3, r2
 8007cda:	009b      	lsls	r3, r3, #2
 8007cdc:	4a27      	ldr	r2, [pc, #156]	; (8007d7c <xTaskResumeAll+0x12c>)
 8007cde:	441a      	add	r2, r3
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	3304      	adds	r3, #4
 8007ce4:	4619      	mov	r1, r3
 8007ce6:	4610      	mov	r0, r2
 8007ce8:	f7fe ffff 	bl	8006cea <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cf0:	4b23      	ldr	r3, [pc, #140]	; (8007d80 <xTaskResumeAll+0x130>)
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cf6:	429a      	cmp	r2, r3
 8007cf8:	d302      	bcc.n	8007d00 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 8007cfa:	4b22      	ldr	r3, [pc, #136]	; (8007d84 <xTaskResumeAll+0x134>)
 8007cfc:	2201      	movs	r2, #1
 8007cfe:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007d00:	4b1c      	ldr	r3, [pc, #112]	; (8007d74 <xTaskResumeAll+0x124>)
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d1cb      	bne.n	8007ca0 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d001      	beq.n	8007d12 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007d0e:	f000 fb65 	bl	80083dc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8007d12:	4b1d      	ldr	r3, [pc, #116]	; (8007d88 <xTaskResumeAll+0x138>)
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d010      	beq.n	8007d40 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007d1e:	f000 f847 	bl	8007db0 <xTaskIncrementTick>
 8007d22:	4603      	mov	r3, r0
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d002      	beq.n	8007d2e <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8007d28:	4b16      	ldr	r3, [pc, #88]	; (8007d84 <xTaskResumeAll+0x134>)
 8007d2a:	2201      	movs	r2, #1
 8007d2c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	3b01      	subs	r3, #1
 8007d32:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d1f1      	bne.n	8007d1e <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 8007d3a:	4b13      	ldr	r3, [pc, #76]	; (8007d88 <xTaskResumeAll+0x138>)
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007d40:	4b10      	ldr	r3, [pc, #64]	; (8007d84 <xTaskResumeAll+0x134>)
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d009      	beq.n	8007d5c <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007d48:	2301      	movs	r3, #1
 8007d4a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007d4c:	4b0f      	ldr	r3, [pc, #60]	; (8007d8c <xTaskResumeAll+0x13c>)
 8007d4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d52:	601a      	str	r2, [r3, #0]
 8007d54:	f3bf 8f4f 	dsb	sy
 8007d58:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007d5c:	f001 f8e2 	bl	8008f24 <vPortExitCritical>

	return xAlreadyYielded;
 8007d60:	68bb      	ldr	r3, [r7, #8]
}
 8007d62:	4618      	mov	r0, r3
 8007d64:	3710      	adds	r7, #16
 8007d66:	46bd      	mov	sp, r7
 8007d68:	bd80      	pop	{r7, pc}
 8007d6a:	bf00      	nop
 8007d6c:	20000e60 	.word	0x20000e60
 8007d70:	20000e38 	.word	0x20000e38
 8007d74:	20000df8 	.word	0x20000df8
 8007d78:	20000e40 	.word	0x20000e40
 8007d7c:	20000968 	.word	0x20000968
 8007d80:	20000964 	.word	0x20000964
 8007d84:	20000e4c 	.word	0x20000e4c
 8007d88:	20000e48 	.word	0x20000e48
 8007d8c:	e000ed04 	.word	0xe000ed04

08007d90 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007d90:	b480      	push	{r7}
 8007d92:	b083      	sub	sp, #12
 8007d94:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007d96:	4b05      	ldr	r3, [pc, #20]	; (8007dac <xTaskGetTickCount+0x1c>)
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007d9c:	687b      	ldr	r3, [r7, #4]
}
 8007d9e:	4618      	mov	r0, r3
 8007da0:	370c      	adds	r7, #12
 8007da2:	46bd      	mov	sp, r7
 8007da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da8:	4770      	bx	lr
 8007daa:	bf00      	nop
 8007dac:	20000e3c 	.word	0x20000e3c

08007db0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	b086      	sub	sp, #24
 8007db4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007db6:	2300      	movs	r3, #0
 8007db8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007dba:	4b50      	ldr	r3, [pc, #320]	; (8007efc <xTaskIncrementTick+0x14c>)
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	f040 808b 	bne.w	8007eda <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007dc4:	4b4e      	ldr	r3, [pc, #312]	; (8007f00 <xTaskIncrementTick+0x150>)
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	3301      	adds	r3, #1
 8007dca:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007dcc:	4a4c      	ldr	r2, [pc, #304]	; (8007f00 <xTaskIncrementTick+0x150>)
 8007dce:	693b      	ldr	r3, [r7, #16]
 8007dd0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007dd2:	693b      	ldr	r3, [r7, #16]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d122      	bne.n	8007e1e <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 8007dd8:	4b4a      	ldr	r3, [pc, #296]	; (8007f04 <xTaskIncrementTick+0x154>)
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d00c      	beq.n	8007dfc <xTaskIncrementTick+0x4c>
	__asm volatile
 8007de2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007de6:	b672      	cpsid	i
 8007de8:	f383 8811 	msr	BASEPRI, r3
 8007dec:	f3bf 8f6f 	isb	sy
 8007df0:	f3bf 8f4f 	dsb	sy
 8007df4:	b662      	cpsie	i
 8007df6:	603b      	str	r3, [r7, #0]
}
 8007df8:	bf00      	nop
 8007dfa:	e7fe      	b.n	8007dfa <xTaskIncrementTick+0x4a>
 8007dfc:	4b41      	ldr	r3, [pc, #260]	; (8007f04 <xTaskIncrementTick+0x154>)
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	60fb      	str	r3, [r7, #12]
 8007e02:	4b41      	ldr	r3, [pc, #260]	; (8007f08 <xTaskIncrementTick+0x158>)
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	4a3f      	ldr	r2, [pc, #252]	; (8007f04 <xTaskIncrementTick+0x154>)
 8007e08:	6013      	str	r3, [r2, #0]
 8007e0a:	4a3f      	ldr	r2, [pc, #252]	; (8007f08 <xTaskIncrementTick+0x158>)
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	6013      	str	r3, [r2, #0]
 8007e10:	4b3e      	ldr	r3, [pc, #248]	; (8007f0c <xTaskIncrementTick+0x15c>)
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	3301      	adds	r3, #1
 8007e16:	4a3d      	ldr	r2, [pc, #244]	; (8007f0c <xTaskIncrementTick+0x15c>)
 8007e18:	6013      	str	r3, [r2, #0]
 8007e1a:	f000 fadf 	bl	80083dc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007e1e:	4b3c      	ldr	r3, [pc, #240]	; (8007f10 <xTaskIncrementTick+0x160>)
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	693a      	ldr	r2, [r7, #16]
 8007e24:	429a      	cmp	r2, r3
 8007e26:	d349      	bcc.n	8007ebc <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007e28:	4b36      	ldr	r3, [pc, #216]	; (8007f04 <xTaskIncrementTick+0x154>)
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d104      	bne.n	8007e3c <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e32:	4b37      	ldr	r3, [pc, #220]	; (8007f10 <xTaskIncrementTick+0x160>)
 8007e34:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007e38:	601a      	str	r2, [r3, #0]
					break;
 8007e3a:	e03f      	b.n	8007ebc <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e3c:	4b31      	ldr	r3, [pc, #196]	; (8007f04 <xTaskIncrementTick+0x154>)
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	68db      	ldr	r3, [r3, #12]
 8007e42:	68db      	ldr	r3, [r3, #12]
 8007e44:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007e46:	68bb      	ldr	r3, [r7, #8]
 8007e48:	685b      	ldr	r3, [r3, #4]
 8007e4a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007e4c:	693a      	ldr	r2, [r7, #16]
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	429a      	cmp	r2, r3
 8007e52:	d203      	bcs.n	8007e5c <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007e54:	4a2e      	ldr	r2, [pc, #184]	; (8007f10 <xTaskIncrementTick+0x160>)
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007e5a:	e02f      	b.n	8007ebc <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007e5c:	68bb      	ldr	r3, [r7, #8]
 8007e5e:	3304      	adds	r3, #4
 8007e60:	4618      	mov	r0, r3
 8007e62:	f7fe ff9f 	bl	8006da4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007e66:	68bb      	ldr	r3, [r7, #8]
 8007e68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d004      	beq.n	8007e78 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007e6e:	68bb      	ldr	r3, [r7, #8]
 8007e70:	3318      	adds	r3, #24
 8007e72:	4618      	mov	r0, r3
 8007e74:	f7fe ff96 	bl	8006da4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007e78:	68bb      	ldr	r3, [r7, #8]
 8007e7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e7c:	4b25      	ldr	r3, [pc, #148]	; (8007f14 <xTaskIncrementTick+0x164>)
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	429a      	cmp	r2, r3
 8007e82:	d903      	bls.n	8007e8c <xTaskIncrementTick+0xdc>
 8007e84:	68bb      	ldr	r3, [r7, #8]
 8007e86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e88:	4a22      	ldr	r2, [pc, #136]	; (8007f14 <xTaskIncrementTick+0x164>)
 8007e8a:	6013      	str	r3, [r2, #0]
 8007e8c:	68bb      	ldr	r3, [r7, #8]
 8007e8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e90:	4613      	mov	r3, r2
 8007e92:	009b      	lsls	r3, r3, #2
 8007e94:	4413      	add	r3, r2
 8007e96:	009b      	lsls	r3, r3, #2
 8007e98:	4a1f      	ldr	r2, [pc, #124]	; (8007f18 <xTaskIncrementTick+0x168>)
 8007e9a:	441a      	add	r2, r3
 8007e9c:	68bb      	ldr	r3, [r7, #8]
 8007e9e:	3304      	adds	r3, #4
 8007ea0:	4619      	mov	r1, r3
 8007ea2:	4610      	mov	r0, r2
 8007ea4:	f7fe ff21 	bl	8006cea <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007ea8:	68bb      	ldr	r3, [r7, #8]
 8007eaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007eac:	4b1b      	ldr	r3, [pc, #108]	; (8007f1c <xTaskIncrementTick+0x16c>)
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007eb2:	429a      	cmp	r2, r3
 8007eb4:	d3b8      	bcc.n	8007e28 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 8007eb6:	2301      	movs	r3, #1
 8007eb8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007eba:	e7b5      	b.n	8007e28 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007ebc:	4b17      	ldr	r3, [pc, #92]	; (8007f1c <xTaskIncrementTick+0x16c>)
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ec2:	4915      	ldr	r1, [pc, #84]	; (8007f18 <xTaskIncrementTick+0x168>)
 8007ec4:	4613      	mov	r3, r2
 8007ec6:	009b      	lsls	r3, r3, #2
 8007ec8:	4413      	add	r3, r2
 8007eca:	009b      	lsls	r3, r3, #2
 8007ecc:	440b      	add	r3, r1
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	2b01      	cmp	r3, #1
 8007ed2:	d907      	bls.n	8007ee4 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 8007ed4:	2301      	movs	r3, #1
 8007ed6:	617b      	str	r3, [r7, #20]
 8007ed8:	e004      	b.n	8007ee4 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8007eda:	4b11      	ldr	r3, [pc, #68]	; (8007f20 <xTaskIncrementTick+0x170>)
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	3301      	adds	r3, #1
 8007ee0:	4a0f      	ldr	r2, [pc, #60]	; (8007f20 <xTaskIncrementTick+0x170>)
 8007ee2:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8007ee4:	4b0f      	ldr	r3, [pc, #60]	; (8007f24 <xTaskIncrementTick+0x174>)
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d001      	beq.n	8007ef0 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8007eec:	2301      	movs	r3, #1
 8007eee:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8007ef0:	697b      	ldr	r3, [r7, #20]
}
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	3718      	adds	r7, #24
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	bd80      	pop	{r7, pc}
 8007efa:	bf00      	nop
 8007efc:	20000e60 	.word	0x20000e60
 8007f00:	20000e3c 	.word	0x20000e3c
 8007f04:	20000df0 	.word	0x20000df0
 8007f08:	20000df4 	.word	0x20000df4
 8007f0c:	20000e50 	.word	0x20000e50
 8007f10:	20000e58 	.word	0x20000e58
 8007f14:	20000e40 	.word	0x20000e40
 8007f18:	20000968 	.word	0x20000968
 8007f1c:	20000964 	.word	0x20000964
 8007f20:	20000e48 	.word	0x20000e48
 8007f24:	20000e4c 	.word	0x20000e4c

08007f28 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007f28:	b480      	push	{r7}
 8007f2a:	b085      	sub	sp, #20
 8007f2c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007f2e:	4b29      	ldr	r3, [pc, #164]	; (8007fd4 <vTaskSwitchContext+0xac>)
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d003      	beq.n	8007f3e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007f36:	4b28      	ldr	r3, [pc, #160]	; (8007fd8 <vTaskSwitchContext+0xb0>)
 8007f38:	2201      	movs	r2, #1
 8007f3a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007f3c:	e043      	b.n	8007fc6 <vTaskSwitchContext+0x9e>
		xYieldPending = pdFALSE;
 8007f3e:	4b26      	ldr	r3, [pc, #152]	; (8007fd8 <vTaskSwitchContext+0xb0>)
 8007f40:	2200      	movs	r2, #0
 8007f42:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f44:	4b25      	ldr	r3, [pc, #148]	; (8007fdc <vTaskSwitchContext+0xb4>)
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	60fb      	str	r3, [r7, #12]
 8007f4a:	e012      	b.n	8007f72 <vTaskSwitchContext+0x4a>
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d10c      	bne.n	8007f6c <vTaskSwitchContext+0x44>
	__asm volatile
 8007f52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f56:	b672      	cpsid	i
 8007f58:	f383 8811 	msr	BASEPRI, r3
 8007f5c:	f3bf 8f6f 	isb	sy
 8007f60:	f3bf 8f4f 	dsb	sy
 8007f64:	b662      	cpsie	i
 8007f66:	607b      	str	r3, [r7, #4]
}
 8007f68:	bf00      	nop
 8007f6a:	e7fe      	b.n	8007f6a <vTaskSwitchContext+0x42>
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	3b01      	subs	r3, #1
 8007f70:	60fb      	str	r3, [r7, #12]
 8007f72:	491b      	ldr	r1, [pc, #108]	; (8007fe0 <vTaskSwitchContext+0xb8>)
 8007f74:	68fa      	ldr	r2, [r7, #12]
 8007f76:	4613      	mov	r3, r2
 8007f78:	009b      	lsls	r3, r3, #2
 8007f7a:	4413      	add	r3, r2
 8007f7c:	009b      	lsls	r3, r3, #2
 8007f7e:	440b      	add	r3, r1
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d0e2      	beq.n	8007f4c <vTaskSwitchContext+0x24>
 8007f86:	68fa      	ldr	r2, [r7, #12]
 8007f88:	4613      	mov	r3, r2
 8007f8a:	009b      	lsls	r3, r3, #2
 8007f8c:	4413      	add	r3, r2
 8007f8e:	009b      	lsls	r3, r3, #2
 8007f90:	4a13      	ldr	r2, [pc, #76]	; (8007fe0 <vTaskSwitchContext+0xb8>)
 8007f92:	4413      	add	r3, r2
 8007f94:	60bb      	str	r3, [r7, #8]
 8007f96:	68bb      	ldr	r3, [r7, #8]
 8007f98:	685b      	ldr	r3, [r3, #4]
 8007f9a:	685a      	ldr	r2, [r3, #4]
 8007f9c:	68bb      	ldr	r3, [r7, #8]
 8007f9e:	605a      	str	r2, [r3, #4]
 8007fa0:	68bb      	ldr	r3, [r7, #8]
 8007fa2:	685a      	ldr	r2, [r3, #4]
 8007fa4:	68bb      	ldr	r3, [r7, #8]
 8007fa6:	3308      	adds	r3, #8
 8007fa8:	429a      	cmp	r2, r3
 8007faa:	d104      	bne.n	8007fb6 <vTaskSwitchContext+0x8e>
 8007fac:	68bb      	ldr	r3, [r7, #8]
 8007fae:	685b      	ldr	r3, [r3, #4]
 8007fb0:	685a      	ldr	r2, [r3, #4]
 8007fb2:	68bb      	ldr	r3, [r7, #8]
 8007fb4:	605a      	str	r2, [r3, #4]
 8007fb6:	68bb      	ldr	r3, [r7, #8]
 8007fb8:	685b      	ldr	r3, [r3, #4]
 8007fba:	68db      	ldr	r3, [r3, #12]
 8007fbc:	4a09      	ldr	r2, [pc, #36]	; (8007fe4 <vTaskSwitchContext+0xbc>)
 8007fbe:	6013      	str	r3, [r2, #0]
 8007fc0:	4a06      	ldr	r2, [pc, #24]	; (8007fdc <vTaskSwitchContext+0xb4>)
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	6013      	str	r3, [r2, #0]
}
 8007fc6:	bf00      	nop
 8007fc8:	3714      	adds	r7, #20
 8007fca:	46bd      	mov	sp, r7
 8007fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd0:	4770      	bx	lr
 8007fd2:	bf00      	nop
 8007fd4:	20000e60 	.word	0x20000e60
 8007fd8:	20000e4c 	.word	0x20000e4c
 8007fdc:	20000e40 	.word	0x20000e40
 8007fe0:	20000968 	.word	0x20000968
 8007fe4:	20000964 	.word	0x20000964

08007fe8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007fe8:	b580      	push	{r7, lr}
 8007fea:	b084      	sub	sp, #16
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	6078      	str	r0, [r7, #4]
 8007ff0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d10c      	bne.n	8008012 <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 8007ff8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ffc:	b672      	cpsid	i
 8007ffe:	f383 8811 	msr	BASEPRI, r3
 8008002:	f3bf 8f6f 	isb	sy
 8008006:	f3bf 8f4f 	dsb	sy
 800800a:	b662      	cpsie	i
 800800c:	60fb      	str	r3, [r7, #12]
}
 800800e:	bf00      	nop
 8008010:	e7fe      	b.n	8008010 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008012:	4b07      	ldr	r3, [pc, #28]	; (8008030 <vTaskPlaceOnEventList+0x48>)
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	3318      	adds	r3, #24
 8008018:	4619      	mov	r1, r3
 800801a:	6878      	ldr	r0, [r7, #4]
 800801c:	f7fe fe89 	bl	8006d32 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008020:	2101      	movs	r1, #1
 8008022:	6838      	ldr	r0, [r7, #0]
 8008024:	f000 fa8a 	bl	800853c <prvAddCurrentTaskToDelayedList>
}
 8008028:	bf00      	nop
 800802a:	3710      	adds	r7, #16
 800802c:	46bd      	mov	sp, r7
 800802e:	bd80      	pop	{r7, pc}
 8008030:	20000964 	.word	0x20000964

08008034 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008034:	b580      	push	{r7, lr}
 8008036:	b086      	sub	sp, #24
 8008038:	af00      	add	r7, sp, #0
 800803a:	60f8      	str	r0, [r7, #12]
 800803c:	60b9      	str	r1, [r7, #8]
 800803e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	2b00      	cmp	r3, #0
 8008044:	d10c      	bne.n	8008060 <vTaskPlaceOnEventListRestricted+0x2c>
	__asm volatile
 8008046:	f04f 0350 	mov.w	r3, #80	; 0x50
 800804a:	b672      	cpsid	i
 800804c:	f383 8811 	msr	BASEPRI, r3
 8008050:	f3bf 8f6f 	isb	sy
 8008054:	f3bf 8f4f 	dsb	sy
 8008058:	b662      	cpsie	i
 800805a:	617b      	str	r3, [r7, #20]
}
 800805c:	bf00      	nop
 800805e:	e7fe      	b.n	800805e <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008060:	4b0a      	ldr	r3, [pc, #40]	; (800808c <vTaskPlaceOnEventListRestricted+0x58>)
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	3318      	adds	r3, #24
 8008066:	4619      	mov	r1, r3
 8008068:	68f8      	ldr	r0, [r7, #12]
 800806a:	f7fe fe3e 	bl	8006cea <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	2b00      	cmp	r3, #0
 8008072:	d002      	beq.n	800807a <vTaskPlaceOnEventListRestricted+0x46>
		{
			xTicksToWait = portMAX_DELAY;
 8008074:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008078:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800807a:	6879      	ldr	r1, [r7, #4]
 800807c:	68b8      	ldr	r0, [r7, #8]
 800807e:	f000 fa5d 	bl	800853c <prvAddCurrentTaskToDelayedList>
	}
 8008082:	bf00      	nop
 8008084:	3718      	adds	r7, #24
 8008086:	46bd      	mov	sp, r7
 8008088:	bd80      	pop	{r7, pc}
 800808a:	bf00      	nop
 800808c:	20000964 	.word	0x20000964

08008090 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008090:	b580      	push	{r7, lr}
 8008092:	b086      	sub	sp, #24
 8008094:	af00      	add	r7, sp, #0
 8008096:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	68db      	ldr	r3, [r3, #12]
 800809c:	68db      	ldr	r3, [r3, #12]
 800809e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80080a0:	693b      	ldr	r3, [r7, #16]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d10c      	bne.n	80080c0 <xTaskRemoveFromEventList+0x30>
	__asm volatile
 80080a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080aa:	b672      	cpsid	i
 80080ac:	f383 8811 	msr	BASEPRI, r3
 80080b0:	f3bf 8f6f 	isb	sy
 80080b4:	f3bf 8f4f 	dsb	sy
 80080b8:	b662      	cpsie	i
 80080ba:	60fb      	str	r3, [r7, #12]
}
 80080bc:	bf00      	nop
 80080be:	e7fe      	b.n	80080be <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80080c0:	693b      	ldr	r3, [r7, #16]
 80080c2:	3318      	adds	r3, #24
 80080c4:	4618      	mov	r0, r3
 80080c6:	f7fe fe6d 	bl	8006da4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80080ca:	4b1e      	ldr	r3, [pc, #120]	; (8008144 <xTaskRemoveFromEventList+0xb4>)
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d11d      	bne.n	800810e <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80080d2:	693b      	ldr	r3, [r7, #16]
 80080d4:	3304      	adds	r3, #4
 80080d6:	4618      	mov	r0, r3
 80080d8:	f7fe fe64 	bl	8006da4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80080dc:	693b      	ldr	r3, [r7, #16]
 80080de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080e0:	4b19      	ldr	r3, [pc, #100]	; (8008148 <xTaskRemoveFromEventList+0xb8>)
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	429a      	cmp	r2, r3
 80080e6:	d903      	bls.n	80080f0 <xTaskRemoveFromEventList+0x60>
 80080e8:	693b      	ldr	r3, [r7, #16]
 80080ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080ec:	4a16      	ldr	r2, [pc, #88]	; (8008148 <xTaskRemoveFromEventList+0xb8>)
 80080ee:	6013      	str	r3, [r2, #0]
 80080f0:	693b      	ldr	r3, [r7, #16]
 80080f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080f4:	4613      	mov	r3, r2
 80080f6:	009b      	lsls	r3, r3, #2
 80080f8:	4413      	add	r3, r2
 80080fa:	009b      	lsls	r3, r3, #2
 80080fc:	4a13      	ldr	r2, [pc, #76]	; (800814c <xTaskRemoveFromEventList+0xbc>)
 80080fe:	441a      	add	r2, r3
 8008100:	693b      	ldr	r3, [r7, #16]
 8008102:	3304      	adds	r3, #4
 8008104:	4619      	mov	r1, r3
 8008106:	4610      	mov	r0, r2
 8008108:	f7fe fdef 	bl	8006cea <vListInsertEnd>
 800810c:	e005      	b.n	800811a <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800810e:	693b      	ldr	r3, [r7, #16]
 8008110:	3318      	adds	r3, #24
 8008112:	4619      	mov	r1, r3
 8008114:	480e      	ldr	r0, [pc, #56]	; (8008150 <xTaskRemoveFromEventList+0xc0>)
 8008116:	f7fe fde8 	bl	8006cea <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800811a:	693b      	ldr	r3, [r7, #16]
 800811c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800811e:	4b0d      	ldr	r3, [pc, #52]	; (8008154 <xTaskRemoveFromEventList+0xc4>)
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008124:	429a      	cmp	r2, r3
 8008126:	d905      	bls.n	8008134 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008128:	2301      	movs	r3, #1
 800812a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800812c:	4b0a      	ldr	r3, [pc, #40]	; (8008158 <xTaskRemoveFromEventList+0xc8>)
 800812e:	2201      	movs	r2, #1
 8008130:	601a      	str	r2, [r3, #0]
 8008132:	e001      	b.n	8008138 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8008134:	2300      	movs	r3, #0
 8008136:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008138:	697b      	ldr	r3, [r7, #20]
}
 800813a:	4618      	mov	r0, r3
 800813c:	3718      	adds	r7, #24
 800813e:	46bd      	mov	sp, r7
 8008140:	bd80      	pop	{r7, pc}
 8008142:	bf00      	nop
 8008144:	20000e60 	.word	0x20000e60
 8008148:	20000e40 	.word	0x20000e40
 800814c:	20000968 	.word	0x20000968
 8008150:	20000df8 	.word	0x20000df8
 8008154:	20000964 	.word	0x20000964
 8008158:	20000e4c 	.word	0x20000e4c

0800815c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800815c:	b480      	push	{r7}
 800815e:	b083      	sub	sp, #12
 8008160:	af00      	add	r7, sp, #0
 8008162:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008164:	4b06      	ldr	r3, [pc, #24]	; (8008180 <vTaskInternalSetTimeOutState+0x24>)
 8008166:	681a      	ldr	r2, [r3, #0]
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800816c:	4b05      	ldr	r3, [pc, #20]	; (8008184 <vTaskInternalSetTimeOutState+0x28>)
 800816e:	681a      	ldr	r2, [r3, #0]
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	605a      	str	r2, [r3, #4]
}
 8008174:	bf00      	nop
 8008176:	370c      	adds	r7, #12
 8008178:	46bd      	mov	sp, r7
 800817a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800817e:	4770      	bx	lr
 8008180:	20000e50 	.word	0x20000e50
 8008184:	20000e3c 	.word	0x20000e3c

08008188 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008188:	b580      	push	{r7, lr}
 800818a:	b088      	sub	sp, #32
 800818c:	af00      	add	r7, sp, #0
 800818e:	6078      	str	r0, [r7, #4]
 8008190:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	2b00      	cmp	r3, #0
 8008196:	d10c      	bne.n	80081b2 <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 8008198:	f04f 0350 	mov.w	r3, #80	; 0x50
 800819c:	b672      	cpsid	i
 800819e:	f383 8811 	msr	BASEPRI, r3
 80081a2:	f3bf 8f6f 	isb	sy
 80081a6:	f3bf 8f4f 	dsb	sy
 80081aa:	b662      	cpsie	i
 80081ac:	613b      	str	r3, [r7, #16]
}
 80081ae:	bf00      	nop
 80081b0:	e7fe      	b.n	80081b0 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 80081b2:	683b      	ldr	r3, [r7, #0]
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d10c      	bne.n	80081d2 <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 80081b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081bc:	b672      	cpsid	i
 80081be:	f383 8811 	msr	BASEPRI, r3
 80081c2:	f3bf 8f6f 	isb	sy
 80081c6:	f3bf 8f4f 	dsb	sy
 80081ca:	b662      	cpsie	i
 80081cc:	60fb      	str	r3, [r7, #12]
}
 80081ce:	bf00      	nop
 80081d0:	e7fe      	b.n	80081d0 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 80081d2:	f000 fe73 	bl	8008ebc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80081d6:	4b1d      	ldr	r3, [pc, #116]	; (800824c <xTaskCheckForTimeOut+0xc4>)
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	685b      	ldr	r3, [r3, #4]
 80081e0:	69ba      	ldr	r2, [r7, #24]
 80081e2:	1ad3      	subs	r3, r2, r3
 80081e4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80081e6:	683b      	ldr	r3, [r7, #0]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80081ee:	d102      	bne.n	80081f6 <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80081f0:	2300      	movs	r3, #0
 80081f2:	61fb      	str	r3, [r7, #28]
 80081f4:	e023      	b.n	800823e <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681a      	ldr	r2, [r3, #0]
 80081fa:	4b15      	ldr	r3, [pc, #84]	; (8008250 <xTaskCheckForTimeOut+0xc8>)
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	429a      	cmp	r2, r3
 8008200:	d007      	beq.n	8008212 <xTaskCheckForTimeOut+0x8a>
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	685b      	ldr	r3, [r3, #4]
 8008206:	69ba      	ldr	r2, [r7, #24]
 8008208:	429a      	cmp	r2, r3
 800820a:	d302      	bcc.n	8008212 <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800820c:	2301      	movs	r3, #1
 800820e:	61fb      	str	r3, [r7, #28]
 8008210:	e015      	b.n	800823e <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008212:	683b      	ldr	r3, [r7, #0]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	697a      	ldr	r2, [r7, #20]
 8008218:	429a      	cmp	r2, r3
 800821a:	d20b      	bcs.n	8008234 <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800821c:	683b      	ldr	r3, [r7, #0]
 800821e:	681a      	ldr	r2, [r3, #0]
 8008220:	697b      	ldr	r3, [r7, #20]
 8008222:	1ad2      	subs	r2, r2, r3
 8008224:	683b      	ldr	r3, [r7, #0]
 8008226:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008228:	6878      	ldr	r0, [r7, #4]
 800822a:	f7ff ff97 	bl	800815c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800822e:	2300      	movs	r3, #0
 8008230:	61fb      	str	r3, [r7, #28]
 8008232:	e004      	b.n	800823e <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 8008234:	683b      	ldr	r3, [r7, #0]
 8008236:	2200      	movs	r2, #0
 8008238:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800823a:	2301      	movs	r3, #1
 800823c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800823e:	f000 fe71 	bl	8008f24 <vPortExitCritical>

	return xReturn;
 8008242:	69fb      	ldr	r3, [r7, #28]
}
 8008244:	4618      	mov	r0, r3
 8008246:	3720      	adds	r7, #32
 8008248:	46bd      	mov	sp, r7
 800824a:	bd80      	pop	{r7, pc}
 800824c:	20000e3c 	.word	0x20000e3c
 8008250:	20000e50 	.word	0x20000e50

08008254 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008254:	b480      	push	{r7}
 8008256:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008258:	4b03      	ldr	r3, [pc, #12]	; (8008268 <vTaskMissedYield+0x14>)
 800825a:	2201      	movs	r2, #1
 800825c:	601a      	str	r2, [r3, #0]
}
 800825e:	bf00      	nop
 8008260:	46bd      	mov	sp, r7
 8008262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008266:	4770      	bx	lr
 8008268:	20000e4c 	.word	0x20000e4c

0800826c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b082      	sub	sp, #8
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008274:	f000 f852 	bl	800831c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008278:	4b06      	ldr	r3, [pc, #24]	; (8008294 <prvIdleTask+0x28>)
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	2b01      	cmp	r3, #1
 800827e:	d9f9      	bls.n	8008274 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008280:	4b05      	ldr	r3, [pc, #20]	; (8008298 <prvIdleTask+0x2c>)
 8008282:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008286:	601a      	str	r2, [r3, #0]
 8008288:	f3bf 8f4f 	dsb	sy
 800828c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008290:	e7f0      	b.n	8008274 <prvIdleTask+0x8>
 8008292:	bf00      	nop
 8008294:	20000968 	.word	0x20000968
 8008298:	e000ed04 	.word	0xe000ed04

0800829c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800829c:	b580      	push	{r7, lr}
 800829e:	b082      	sub	sp, #8
 80082a0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80082a2:	2300      	movs	r3, #0
 80082a4:	607b      	str	r3, [r7, #4]
 80082a6:	e00c      	b.n	80082c2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80082a8:	687a      	ldr	r2, [r7, #4]
 80082aa:	4613      	mov	r3, r2
 80082ac:	009b      	lsls	r3, r3, #2
 80082ae:	4413      	add	r3, r2
 80082b0:	009b      	lsls	r3, r3, #2
 80082b2:	4a12      	ldr	r2, [pc, #72]	; (80082fc <prvInitialiseTaskLists+0x60>)
 80082b4:	4413      	add	r3, r2
 80082b6:	4618      	mov	r0, r3
 80082b8:	f7fe fcea 	bl	8006c90 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	3301      	adds	r3, #1
 80082c0:	607b      	str	r3, [r7, #4]
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	2b37      	cmp	r3, #55	; 0x37
 80082c6:	d9ef      	bls.n	80082a8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80082c8:	480d      	ldr	r0, [pc, #52]	; (8008300 <prvInitialiseTaskLists+0x64>)
 80082ca:	f7fe fce1 	bl	8006c90 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80082ce:	480d      	ldr	r0, [pc, #52]	; (8008304 <prvInitialiseTaskLists+0x68>)
 80082d0:	f7fe fcde 	bl	8006c90 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80082d4:	480c      	ldr	r0, [pc, #48]	; (8008308 <prvInitialiseTaskLists+0x6c>)
 80082d6:	f7fe fcdb 	bl	8006c90 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80082da:	480c      	ldr	r0, [pc, #48]	; (800830c <prvInitialiseTaskLists+0x70>)
 80082dc:	f7fe fcd8 	bl	8006c90 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80082e0:	480b      	ldr	r0, [pc, #44]	; (8008310 <prvInitialiseTaskLists+0x74>)
 80082e2:	f7fe fcd5 	bl	8006c90 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80082e6:	4b0b      	ldr	r3, [pc, #44]	; (8008314 <prvInitialiseTaskLists+0x78>)
 80082e8:	4a05      	ldr	r2, [pc, #20]	; (8008300 <prvInitialiseTaskLists+0x64>)
 80082ea:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80082ec:	4b0a      	ldr	r3, [pc, #40]	; (8008318 <prvInitialiseTaskLists+0x7c>)
 80082ee:	4a05      	ldr	r2, [pc, #20]	; (8008304 <prvInitialiseTaskLists+0x68>)
 80082f0:	601a      	str	r2, [r3, #0]
}
 80082f2:	bf00      	nop
 80082f4:	3708      	adds	r7, #8
 80082f6:	46bd      	mov	sp, r7
 80082f8:	bd80      	pop	{r7, pc}
 80082fa:	bf00      	nop
 80082fc:	20000968 	.word	0x20000968
 8008300:	20000dc8 	.word	0x20000dc8
 8008304:	20000ddc 	.word	0x20000ddc
 8008308:	20000df8 	.word	0x20000df8
 800830c:	20000e0c 	.word	0x20000e0c
 8008310:	20000e24 	.word	0x20000e24
 8008314:	20000df0 	.word	0x20000df0
 8008318:	20000df4 	.word	0x20000df4

0800831c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800831c:	b580      	push	{r7, lr}
 800831e:	b082      	sub	sp, #8
 8008320:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008322:	e019      	b.n	8008358 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008324:	f000 fdca 	bl	8008ebc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008328:	4b10      	ldr	r3, [pc, #64]	; (800836c <prvCheckTasksWaitingTermination+0x50>)
 800832a:	68db      	ldr	r3, [r3, #12]
 800832c:	68db      	ldr	r3, [r3, #12]
 800832e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	3304      	adds	r3, #4
 8008334:	4618      	mov	r0, r3
 8008336:	f7fe fd35 	bl	8006da4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800833a:	4b0d      	ldr	r3, [pc, #52]	; (8008370 <prvCheckTasksWaitingTermination+0x54>)
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	3b01      	subs	r3, #1
 8008340:	4a0b      	ldr	r2, [pc, #44]	; (8008370 <prvCheckTasksWaitingTermination+0x54>)
 8008342:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008344:	4b0b      	ldr	r3, [pc, #44]	; (8008374 <prvCheckTasksWaitingTermination+0x58>)
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	3b01      	subs	r3, #1
 800834a:	4a0a      	ldr	r2, [pc, #40]	; (8008374 <prvCheckTasksWaitingTermination+0x58>)
 800834c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800834e:	f000 fde9 	bl	8008f24 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008352:	6878      	ldr	r0, [r7, #4]
 8008354:	f000 f810 	bl	8008378 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008358:	4b06      	ldr	r3, [pc, #24]	; (8008374 <prvCheckTasksWaitingTermination+0x58>)
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	2b00      	cmp	r3, #0
 800835e:	d1e1      	bne.n	8008324 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008360:	bf00      	nop
 8008362:	bf00      	nop
 8008364:	3708      	adds	r7, #8
 8008366:	46bd      	mov	sp, r7
 8008368:	bd80      	pop	{r7, pc}
 800836a:	bf00      	nop
 800836c:	20000e0c 	.word	0x20000e0c
 8008370:	20000e38 	.word	0x20000e38
 8008374:	20000e20 	.word	0x20000e20

08008378 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008378:	b580      	push	{r7, lr}
 800837a:	b084      	sub	sp, #16
 800837c:	af00      	add	r7, sp, #0
 800837e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8008386:	2b00      	cmp	r3, #0
 8008388:	d108      	bne.n	800839c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800838e:	4618      	mov	r0, r3
 8008390:	f000 ff8a 	bl	80092a8 <vPortFree>
				vPortFree( pxTCB );
 8008394:	6878      	ldr	r0, [r7, #4]
 8008396:	f000 ff87 	bl	80092a8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800839a:	e01a      	b.n	80083d2 <prvDeleteTCB+0x5a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80083a2:	2b01      	cmp	r3, #1
 80083a4:	d103      	bne.n	80083ae <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80083a6:	6878      	ldr	r0, [r7, #4]
 80083a8:	f000 ff7e 	bl	80092a8 <vPortFree>
	}
 80083ac:	e011      	b.n	80083d2 <prvDeleteTCB+0x5a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80083b4:	2b02      	cmp	r3, #2
 80083b6:	d00c      	beq.n	80083d2 <prvDeleteTCB+0x5a>
	__asm volatile
 80083b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083bc:	b672      	cpsid	i
 80083be:	f383 8811 	msr	BASEPRI, r3
 80083c2:	f3bf 8f6f 	isb	sy
 80083c6:	f3bf 8f4f 	dsb	sy
 80083ca:	b662      	cpsie	i
 80083cc:	60fb      	str	r3, [r7, #12]
}
 80083ce:	bf00      	nop
 80083d0:	e7fe      	b.n	80083d0 <prvDeleteTCB+0x58>
	}
 80083d2:	bf00      	nop
 80083d4:	3710      	adds	r7, #16
 80083d6:	46bd      	mov	sp, r7
 80083d8:	bd80      	pop	{r7, pc}
	...

080083dc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80083dc:	b480      	push	{r7}
 80083de:	b083      	sub	sp, #12
 80083e0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80083e2:	4b0c      	ldr	r3, [pc, #48]	; (8008414 <prvResetNextTaskUnblockTime+0x38>)
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d104      	bne.n	80083f6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80083ec:	4b0a      	ldr	r3, [pc, #40]	; (8008418 <prvResetNextTaskUnblockTime+0x3c>)
 80083ee:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80083f2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80083f4:	e008      	b.n	8008408 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80083f6:	4b07      	ldr	r3, [pc, #28]	; (8008414 <prvResetNextTaskUnblockTime+0x38>)
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	68db      	ldr	r3, [r3, #12]
 80083fc:	68db      	ldr	r3, [r3, #12]
 80083fe:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	685b      	ldr	r3, [r3, #4]
 8008404:	4a04      	ldr	r2, [pc, #16]	; (8008418 <prvResetNextTaskUnblockTime+0x3c>)
 8008406:	6013      	str	r3, [r2, #0]
}
 8008408:	bf00      	nop
 800840a:	370c      	adds	r7, #12
 800840c:	46bd      	mov	sp, r7
 800840e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008412:	4770      	bx	lr
 8008414:	20000df0 	.word	0x20000df0
 8008418:	20000e58 	.word	0x20000e58

0800841c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800841c:	b480      	push	{r7}
 800841e:	b083      	sub	sp, #12
 8008420:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008422:	4b0b      	ldr	r3, [pc, #44]	; (8008450 <xTaskGetSchedulerState+0x34>)
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	2b00      	cmp	r3, #0
 8008428:	d102      	bne.n	8008430 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800842a:	2301      	movs	r3, #1
 800842c:	607b      	str	r3, [r7, #4]
 800842e:	e008      	b.n	8008442 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008430:	4b08      	ldr	r3, [pc, #32]	; (8008454 <xTaskGetSchedulerState+0x38>)
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	2b00      	cmp	r3, #0
 8008436:	d102      	bne.n	800843e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008438:	2302      	movs	r3, #2
 800843a:	607b      	str	r3, [r7, #4]
 800843c:	e001      	b.n	8008442 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800843e:	2300      	movs	r3, #0
 8008440:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008442:	687b      	ldr	r3, [r7, #4]
	}
 8008444:	4618      	mov	r0, r3
 8008446:	370c      	adds	r7, #12
 8008448:	46bd      	mov	sp, r7
 800844a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844e:	4770      	bx	lr
 8008450:	20000e44 	.word	0x20000e44
 8008454:	20000e60 	.word	0x20000e60

08008458 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008458:	b580      	push	{r7, lr}
 800845a:	b086      	sub	sp, #24
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008464:	2300      	movs	r3, #0
 8008466:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2b00      	cmp	r3, #0
 800846c:	d05a      	beq.n	8008524 <xTaskPriorityDisinherit+0xcc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800846e:	4b30      	ldr	r3, [pc, #192]	; (8008530 <xTaskPriorityDisinherit+0xd8>)
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	693a      	ldr	r2, [r7, #16]
 8008474:	429a      	cmp	r2, r3
 8008476:	d00c      	beq.n	8008492 <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 8008478:	f04f 0350 	mov.w	r3, #80	; 0x50
 800847c:	b672      	cpsid	i
 800847e:	f383 8811 	msr	BASEPRI, r3
 8008482:	f3bf 8f6f 	isb	sy
 8008486:	f3bf 8f4f 	dsb	sy
 800848a:	b662      	cpsie	i
 800848c:	60fb      	str	r3, [r7, #12]
}
 800848e:	bf00      	nop
 8008490:	e7fe      	b.n	8008490 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8008492:	693b      	ldr	r3, [r7, #16]
 8008494:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008496:	2b00      	cmp	r3, #0
 8008498:	d10c      	bne.n	80084b4 <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 800849a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800849e:	b672      	cpsid	i
 80084a0:	f383 8811 	msr	BASEPRI, r3
 80084a4:	f3bf 8f6f 	isb	sy
 80084a8:	f3bf 8f4f 	dsb	sy
 80084ac:	b662      	cpsie	i
 80084ae:	60bb      	str	r3, [r7, #8]
}
 80084b0:	bf00      	nop
 80084b2:	e7fe      	b.n	80084b2 <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 80084b4:	693b      	ldr	r3, [r7, #16]
 80084b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80084b8:	1e5a      	subs	r2, r3, #1
 80084ba:	693b      	ldr	r3, [r7, #16]
 80084bc:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80084be:	693b      	ldr	r3, [r7, #16]
 80084c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084c2:	693b      	ldr	r3, [r7, #16]
 80084c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80084c6:	429a      	cmp	r2, r3
 80084c8:	d02c      	beq.n	8008524 <xTaskPriorityDisinherit+0xcc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80084ca:	693b      	ldr	r3, [r7, #16]
 80084cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d128      	bne.n	8008524 <xTaskPriorityDisinherit+0xcc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80084d2:	693b      	ldr	r3, [r7, #16]
 80084d4:	3304      	adds	r3, #4
 80084d6:	4618      	mov	r0, r3
 80084d8:	f7fe fc64 	bl	8006da4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80084dc:	693b      	ldr	r3, [r7, #16]
 80084de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80084e0:	693b      	ldr	r3, [r7, #16]
 80084e2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80084e4:	693b      	ldr	r3, [r7, #16]
 80084e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084e8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80084ec:	693b      	ldr	r3, [r7, #16]
 80084ee:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80084f0:	693b      	ldr	r3, [r7, #16]
 80084f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084f4:	4b0f      	ldr	r3, [pc, #60]	; (8008534 <xTaskPriorityDisinherit+0xdc>)
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	429a      	cmp	r2, r3
 80084fa:	d903      	bls.n	8008504 <xTaskPriorityDisinherit+0xac>
 80084fc:	693b      	ldr	r3, [r7, #16]
 80084fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008500:	4a0c      	ldr	r2, [pc, #48]	; (8008534 <xTaskPriorityDisinherit+0xdc>)
 8008502:	6013      	str	r3, [r2, #0]
 8008504:	693b      	ldr	r3, [r7, #16]
 8008506:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008508:	4613      	mov	r3, r2
 800850a:	009b      	lsls	r3, r3, #2
 800850c:	4413      	add	r3, r2
 800850e:	009b      	lsls	r3, r3, #2
 8008510:	4a09      	ldr	r2, [pc, #36]	; (8008538 <xTaskPriorityDisinherit+0xe0>)
 8008512:	441a      	add	r2, r3
 8008514:	693b      	ldr	r3, [r7, #16]
 8008516:	3304      	adds	r3, #4
 8008518:	4619      	mov	r1, r3
 800851a:	4610      	mov	r0, r2
 800851c:	f7fe fbe5 	bl	8006cea <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008520:	2301      	movs	r3, #1
 8008522:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008524:	697b      	ldr	r3, [r7, #20]
	}
 8008526:	4618      	mov	r0, r3
 8008528:	3718      	adds	r7, #24
 800852a:	46bd      	mov	sp, r7
 800852c:	bd80      	pop	{r7, pc}
 800852e:	bf00      	nop
 8008530:	20000964 	.word	0x20000964
 8008534:	20000e40 	.word	0x20000e40
 8008538:	20000968 	.word	0x20000968

0800853c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800853c:	b580      	push	{r7, lr}
 800853e:	b084      	sub	sp, #16
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
 8008544:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008546:	4b21      	ldr	r3, [pc, #132]	; (80085cc <prvAddCurrentTaskToDelayedList+0x90>)
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800854c:	4b20      	ldr	r3, [pc, #128]	; (80085d0 <prvAddCurrentTaskToDelayedList+0x94>)
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	3304      	adds	r3, #4
 8008552:	4618      	mov	r0, r3
 8008554:	f7fe fc26 	bl	8006da4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800855e:	d10a      	bne.n	8008576 <prvAddCurrentTaskToDelayedList+0x3a>
 8008560:	683b      	ldr	r3, [r7, #0]
 8008562:	2b00      	cmp	r3, #0
 8008564:	d007      	beq.n	8008576 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008566:	4b1a      	ldr	r3, [pc, #104]	; (80085d0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	3304      	adds	r3, #4
 800856c:	4619      	mov	r1, r3
 800856e:	4819      	ldr	r0, [pc, #100]	; (80085d4 <prvAddCurrentTaskToDelayedList+0x98>)
 8008570:	f7fe fbbb 	bl	8006cea <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008574:	e026      	b.n	80085c4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008576:	68fa      	ldr	r2, [r7, #12]
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	4413      	add	r3, r2
 800857c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800857e:	4b14      	ldr	r3, [pc, #80]	; (80085d0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	68ba      	ldr	r2, [r7, #8]
 8008584:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008586:	68ba      	ldr	r2, [r7, #8]
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	429a      	cmp	r2, r3
 800858c:	d209      	bcs.n	80085a2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800858e:	4b12      	ldr	r3, [pc, #72]	; (80085d8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008590:	681a      	ldr	r2, [r3, #0]
 8008592:	4b0f      	ldr	r3, [pc, #60]	; (80085d0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	3304      	adds	r3, #4
 8008598:	4619      	mov	r1, r3
 800859a:	4610      	mov	r0, r2
 800859c:	f7fe fbc9 	bl	8006d32 <vListInsert>
}
 80085a0:	e010      	b.n	80085c4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80085a2:	4b0e      	ldr	r3, [pc, #56]	; (80085dc <prvAddCurrentTaskToDelayedList+0xa0>)
 80085a4:	681a      	ldr	r2, [r3, #0]
 80085a6:	4b0a      	ldr	r3, [pc, #40]	; (80085d0 <prvAddCurrentTaskToDelayedList+0x94>)
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	3304      	adds	r3, #4
 80085ac:	4619      	mov	r1, r3
 80085ae:	4610      	mov	r0, r2
 80085b0:	f7fe fbbf 	bl	8006d32 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80085b4:	4b0a      	ldr	r3, [pc, #40]	; (80085e0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	68ba      	ldr	r2, [r7, #8]
 80085ba:	429a      	cmp	r2, r3
 80085bc:	d202      	bcs.n	80085c4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80085be:	4a08      	ldr	r2, [pc, #32]	; (80085e0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80085c0:	68bb      	ldr	r3, [r7, #8]
 80085c2:	6013      	str	r3, [r2, #0]
}
 80085c4:	bf00      	nop
 80085c6:	3710      	adds	r7, #16
 80085c8:	46bd      	mov	sp, r7
 80085ca:	bd80      	pop	{r7, pc}
 80085cc:	20000e3c 	.word	0x20000e3c
 80085d0:	20000964 	.word	0x20000964
 80085d4:	20000e24 	.word	0x20000e24
 80085d8:	20000df4 	.word	0x20000df4
 80085dc:	20000df0 	.word	0x20000df0
 80085e0:	20000e58 	.word	0x20000e58

080085e4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80085e4:	b580      	push	{r7, lr}
 80085e6:	b08a      	sub	sp, #40	; 0x28
 80085e8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80085ea:	2300      	movs	r3, #0
 80085ec:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80085ee:	f000 fb15 	bl	8008c1c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80085f2:	4b1d      	ldr	r3, [pc, #116]	; (8008668 <xTimerCreateTimerTask+0x84>)
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d021      	beq.n	800863e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80085fa:	2300      	movs	r3, #0
 80085fc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80085fe:	2300      	movs	r3, #0
 8008600:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008602:	1d3a      	adds	r2, r7, #4
 8008604:	f107 0108 	add.w	r1, r7, #8
 8008608:	f107 030c 	add.w	r3, r7, #12
 800860c:	4618      	mov	r0, r3
 800860e:	f7fe fb25 	bl	8006c5c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008612:	6879      	ldr	r1, [r7, #4]
 8008614:	68bb      	ldr	r3, [r7, #8]
 8008616:	68fa      	ldr	r2, [r7, #12]
 8008618:	9202      	str	r2, [sp, #8]
 800861a:	9301      	str	r3, [sp, #4]
 800861c:	2302      	movs	r3, #2
 800861e:	9300      	str	r3, [sp, #0]
 8008620:	2300      	movs	r3, #0
 8008622:	460a      	mov	r2, r1
 8008624:	4911      	ldr	r1, [pc, #68]	; (800866c <xTimerCreateTimerTask+0x88>)
 8008626:	4812      	ldr	r0, [pc, #72]	; (8008670 <xTimerCreateTimerTask+0x8c>)
 8008628:	f7ff f8f0 	bl	800780c <xTaskCreateStatic>
 800862c:	4603      	mov	r3, r0
 800862e:	4a11      	ldr	r2, [pc, #68]	; (8008674 <xTimerCreateTimerTask+0x90>)
 8008630:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008632:	4b10      	ldr	r3, [pc, #64]	; (8008674 <xTimerCreateTimerTask+0x90>)
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	2b00      	cmp	r3, #0
 8008638:	d001      	beq.n	800863e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800863a:	2301      	movs	r3, #1
 800863c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800863e:	697b      	ldr	r3, [r7, #20]
 8008640:	2b00      	cmp	r3, #0
 8008642:	d10c      	bne.n	800865e <xTimerCreateTimerTask+0x7a>
	__asm volatile
 8008644:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008648:	b672      	cpsid	i
 800864a:	f383 8811 	msr	BASEPRI, r3
 800864e:	f3bf 8f6f 	isb	sy
 8008652:	f3bf 8f4f 	dsb	sy
 8008656:	b662      	cpsie	i
 8008658:	613b      	str	r3, [r7, #16]
}
 800865a:	bf00      	nop
 800865c:	e7fe      	b.n	800865c <xTimerCreateTimerTask+0x78>
	return xReturn;
 800865e:	697b      	ldr	r3, [r7, #20]
}
 8008660:	4618      	mov	r0, r3
 8008662:	3718      	adds	r7, #24
 8008664:	46bd      	mov	sp, r7
 8008666:	bd80      	pop	{r7, pc}
 8008668:	20000e94 	.word	0x20000e94
 800866c:	080096bc 	.word	0x080096bc
 8008670:	080087b5 	.word	0x080087b5
 8008674:	20000e98 	.word	0x20000e98

08008678 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008678:	b580      	push	{r7, lr}
 800867a:	b08a      	sub	sp, #40	; 0x28
 800867c:	af00      	add	r7, sp, #0
 800867e:	60f8      	str	r0, [r7, #12]
 8008680:	60b9      	str	r1, [r7, #8]
 8008682:	607a      	str	r2, [r7, #4]
 8008684:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008686:	2300      	movs	r3, #0
 8008688:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	2b00      	cmp	r3, #0
 800868e:	d10c      	bne.n	80086aa <xTimerGenericCommand+0x32>
	__asm volatile
 8008690:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008694:	b672      	cpsid	i
 8008696:	f383 8811 	msr	BASEPRI, r3
 800869a:	f3bf 8f6f 	isb	sy
 800869e:	f3bf 8f4f 	dsb	sy
 80086a2:	b662      	cpsie	i
 80086a4:	623b      	str	r3, [r7, #32]
}
 80086a6:	bf00      	nop
 80086a8:	e7fe      	b.n	80086a8 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80086aa:	4b1a      	ldr	r3, [pc, #104]	; (8008714 <xTimerGenericCommand+0x9c>)
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d02a      	beq.n	8008708 <xTimerGenericCommand+0x90>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80086b2:	68bb      	ldr	r3, [r7, #8]
 80086b4:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80086be:	68bb      	ldr	r3, [r7, #8]
 80086c0:	2b05      	cmp	r3, #5
 80086c2:	dc18      	bgt.n	80086f6 <xTimerGenericCommand+0x7e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80086c4:	f7ff feaa 	bl	800841c <xTaskGetSchedulerState>
 80086c8:	4603      	mov	r3, r0
 80086ca:	2b02      	cmp	r3, #2
 80086cc:	d109      	bne.n	80086e2 <xTimerGenericCommand+0x6a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80086ce:	4b11      	ldr	r3, [pc, #68]	; (8008714 <xTimerGenericCommand+0x9c>)
 80086d0:	6818      	ldr	r0, [r3, #0]
 80086d2:	f107 0110 	add.w	r1, r7, #16
 80086d6:	2300      	movs	r3, #0
 80086d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80086da:	f7fe fc9d 	bl	8007018 <xQueueGenericSend>
 80086de:	6278      	str	r0, [r7, #36]	; 0x24
 80086e0:	e012      	b.n	8008708 <xTimerGenericCommand+0x90>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80086e2:	4b0c      	ldr	r3, [pc, #48]	; (8008714 <xTimerGenericCommand+0x9c>)
 80086e4:	6818      	ldr	r0, [r3, #0]
 80086e6:	f107 0110 	add.w	r1, r7, #16
 80086ea:	2300      	movs	r3, #0
 80086ec:	2200      	movs	r2, #0
 80086ee:	f7fe fc93 	bl	8007018 <xQueueGenericSend>
 80086f2:	6278      	str	r0, [r7, #36]	; 0x24
 80086f4:	e008      	b.n	8008708 <xTimerGenericCommand+0x90>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80086f6:	4b07      	ldr	r3, [pc, #28]	; (8008714 <xTimerGenericCommand+0x9c>)
 80086f8:	6818      	ldr	r0, [r3, #0]
 80086fa:	f107 0110 	add.w	r1, r7, #16
 80086fe:	2300      	movs	r3, #0
 8008700:	683a      	ldr	r2, [r7, #0]
 8008702:	f7fe fd8f 	bl	8007224 <xQueueGenericSendFromISR>
 8008706:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800870a:	4618      	mov	r0, r3
 800870c:	3728      	adds	r7, #40	; 0x28
 800870e:	46bd      	mov	sp, r7
 8008710:	bd80      	pop	{r7, pc}
 8008712:	bf00      	nop
 8008714:	20000e94 	.word	0x20000e94

08008718 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008718:	b580      	push	{r7, lr}
 800871a:	b088      	sub	sp, #32
 800871c:	af02      	add	r7, sp, #8
 800871e:	6078      	str	r0, [r7, #4]
 8008720:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008722:	4b23      	ldr	r3, [pc, #140]	; (80087b0 <prvProcessExpiredTimer+0x98>)
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	68db      	ldr	r3, [r3, #12]
 8008728:	68db      	ldr	r3, [r3, #12]
 800872a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800872c:	697b      	ldr	r3, [r7, #20]
 800872e:	3304      	adds	r3, #4
 8008730:	4618      	mov	r0, r3
 8008732:	f7fe fb37 	bl	8006da4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008736:	697b      	ldr	r3, [r7, #20]
 8008738:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800873c:	f003 0304 	and.w	r3, r3, #4
 8008740:	2b00      	cmp	r3, #0
 8008742:	d024      	beq.n	800878e <prvProcessExpiredTimer+0x76>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008744:	697b      	ldr	r3, [r7, #20]
 8008746:	699a      	ldr	r2, [r3, #24]
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	18d1      	adds	r1, r2, r3
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	683a      	ldr	r2, [r7, #0]
 8008750:	6978      	ldr	r0, [r7, #20]
 8008752:	f000 f8d3 	bl	80088fc <prvInsertTimerInActiveList>
 8008756:	4603      	mov	r3, r0
 8008758:	2b00      	cmp	r3, #0
 800875a:	d021      	beq.n	80087a0 <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800875c:	2300      	movs	r3, #0
 800875e:	9300      	str	r3, [sp, #0]
 8008760:	2300      	movs	r3, #0
 8008762:	687a      	ldr	r2, [r7, #4]
 8008764:	2100      	movs	r1, #0
 8008766:	6978      	ldr	r0, [r7, #20]
 8008768:	f7ff ff86 	bl	8008678 <xTimerGenericCommand>
 800876c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800876e:	693b      	ldr	r3, [r7, #16]
 8008770:	2b00      	cmp	r3, #0
 8008772:	d115      	bne.n	80087a0 <prvProcessExpiredTimer+0x88>
	__asm volatile
 8008774:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008778:	b672      	cpsid	i
 800877a:	f383 8811 	msr	BASEPRI, r3
 800877e:	f3bf 8f6f 	isb	sy
 8008782:	f3bf 8f4f 	dsb	sy
 8008786:	b662      	cpsie	i
 8008788:	60fb      	str	r3, [r7, #12]
}
 800878a:	bf00      	nop
 800878c:	e7fe      	b.n	800878c <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800878e:	697b      	ldr	r3, [r7, #20]
 8008790:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008794:	f023 0301 	bic.w	r3, r3, #1
 8008798:	b2da      	uxtb	r2, r3
 800879a:	697b      	ldr	r3, [r7, #20]
 800879c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80087a0:	697b      	ldr	r3, [r7, #20]
 80087a2:	6a1b      	ldr	r3, [r3, #32]
 80087a4:	6978      	ldr	r0, [r7, #20]
 80087a6:	4798      	blx	r3
}
 80087a8:	bf00      	nop
 80087aa:	3718      	adds	r7, #24
 80087ac:	46bd      	mov	sp, r7
 80087ae:	bd80      	pop	{r7, pc}
 80087b0:	20000e8c 	.word	0x20000e8c

080087b4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80087b4:	b580      	push	{r7, lr}
 80087b6:	b084      	sub	sp, #16
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80087bc:	f107 0308 	add.w	r3, r7, #8
 80087c0:	4618      	mov	r0, r3
 80087c2:	f000 f857 	bl	8008874 <prvGetNextExpireTime>
 80087c6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80087c8:	68bb      	ldr	r3, [r7, #8]
 80087ca:	4619      	mov	r1, r3
 80087cc:	68f8      	ldr	r0, [r7, #12]
 80087ce:	f000 f803 	bl	80087d8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80087d2:	f000 f8d5 	bl	8008980 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80087d6:	e7f1      	b.n	80087bc <prvTimerTask+0x8>

080087d8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80087d8:	b580      	push	{r7, lr}
 80087da:	b084      	sub	sp, #16
 80087dc:	af00      	add	r7, sp, #0
 80087de:	6078      	str	r0, [r7, #4]
 80087e0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80087e2:	f7ff fa27 	bl	8007c34 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80087e6:	f107 0308 	add.w	r3, r7, #8
 80087ea:	4618      	mov	r0, r3
 80087ec:	f000 f866 	bl	80088bc <prvSampleTimeNow>
 80087f0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80087f2:	68bb      	ldr	r3, [r7, #8]
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d130      	bne.n	800885a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80087f8:	683b      	ldr	r3, [r7, #0]
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d10a      	bne.n	8008814 <prvProcessTimerOrBlockTask+0x3c>
 80087fe:	687a      	ldr	r2, [r7, #4]
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	429a      	cmp	r2, r3
 8008804:	d806      	bhi.n	8008814 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008806:	f7ff fa23 	bl	8007c50 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800880a:	68f9      	ldr	r1, [r7, #12]
 800880c:	6878      	ldr	r0, [r7, #4]
 800880e:	f7ff ff83 	bl	8008718 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008812:	e024      	b.n	800885e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008814:	683b      	ldr	r3, [r7, #0]
 8008816:	2b00      	cmp	r3, #0
 8008818:	d008      	beq.n	800882c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800881a:	4b13      	ldr	r3, [pc, #76]	; (8008868 <prvProcessTimerOrBlockTask+0x90>)
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	2b00      	cmp	r3, #0
 8008822:	d101      	bne.n	8008828 <prvProcessTimerOrBlockTask+0x50>
 8008824:	2301      	movs	r3, #1
 8008826:	e000      	b.n	800882a <prvProcessTimerOrBlockTask+0x52>
 8008828:	2300      	movs	r3, #0
 800882a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800882c:	4b0f      	ldr	r3, [pc, #60]	; (800886c <prvProcessTimerOrBlockTask+0x94>)
 800882e:	6818      	ldr	r0, [r3, #0]
 8008830:	687a      	ldr	r2, [r7, #4]
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	1ad3      	subs	r3, r2, r3
 8008836:	683a      	ldr	r2, [r7, #0]
 8008838:	4619      	mov	r1, r3
 800883a:	f7fe ffb3 	bl	80077a4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800883e:	f7ff fa07 	bl	8007c50 <xTaskResumeAll>
 8008842:	4603      	mov	r3, r0
 8008844:	2b00      	cmp	r3, #0
 8008846:	d10a      	bne.n	800885e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008848:	4b09      	ldr	r3, [pc, #36]	; (8008870 <prvProcessTimerOrBlockTask+0x98>)
 800884a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800884e:	601a      	str	r2, [r3, #0]
 8008850:	f3bf 8f4f 	dsb	sy
 8008854:	f3bf 8f6f 	isb	sy
}
 8008858:	e001      	b.n	800885e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800885a:	f7ff f9f9 	bl	8007c50 <xTaskResumeAll>
}
 800885e:	bf00      	nop
 8008860:	3710      	adds	r7, #16
 8008862:	46bd      	mov	sp, r7
 8008864:	bd80      	pop	{r7, pc}
 8008866:	bf00      	nop
 8008868:	20000e90 	.word	0x20000e90
 800886c:	20000e94 	.word	0x20000e94
 8008870:	e000ed04 	.word	0xe000ed04

08008874 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008874:	b480      	push	{r7}
 8008876:	b085      	sub	sp, #20
 8008878:	af00      	add	r7, sp, #0
 800887a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800887c:	4b0e      	ldr	r3, [pc, #56]	; (80088b8 <prvGetNextExpireTime+0x44>)
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	2b00      	cmp	r3, #0
 8008884:	d101      	bne.n	800888a <prvGetNextExpireTime+0x16>
 8008886:	2201      	movs	r2, #1
 8008888:	e000      	b.n	800888c <prvGetNextExpireTime+0x18>
 800888a:	2200      	movs	r2, #0
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	2b00      	cmp	r3, #0
 8008896:	d105      	bne.n	80088a4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008898:	4b07      	ldr	r3, [pc, #28]	; (80088b8 <prvGetNextExpireTime+0x44>)
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	68db      	ldr	r3, [r3, #12]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	60fb      	str	r3, [r7, #12]
 80088a2:	e001      	b.n	80088a8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80088a4:	2300      	movs	r3, #0
 80088a6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80088a8:	68fb      	ldr	r3, [r7, #12]
}
 80088aa:	4618      	mov	r0, r3
 80088ac:	3714      	adds	r7, #20
 80088ae:	46bd      	mov	sp, r7
 80088b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b4:	4770      	bx	lr
 80088b6:	bf00      	nop
 80088b8:	20000e8c 	.word	0x20000e8c

080088bc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80088bc:	b580      	push	{r7, lr}
 80088be:	b084      	sub	sp, #16
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80088c4:	f7ff fa64 	bl	8007d90 <xTaskGetTickCount>
 80088c8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80088ca:	4b0b      	ldr	r3, [pc, #44]	; (80088f8 <prvSampleTimeNow+0x3c>)
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	68fa      	ldr	r2, [r7, #12]
 80088d0:	429a      	cmp	r2, r3
 80088d2:	d205      	bcs.n	80088e0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80088d4:	f000 f93c 	bl	8008b50 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	2201      	movs	r2, #1
 80088dc:	601a      	str	r2, [r3, #0]
 80088de:	e002      	b.n	80088e6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	2200      	movs	r2, #0
 80088e4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80088e6:	4a04      	ldr	r2, [pc, #16]	; (80088f8 <prvSampleTimeNow+0x3c>)
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80088ec:	68fb      	ldr	r3, [r7, #12]
}
 80088ee:	4618      	mov	r0, r3
 80088f0:	3710      	adds	r7, #16
 80088f2:	46bd      	mov	sp, r7
 80088f4:	bd80      	pop	{r7, pc}
 80088f6:	bf00      	nop
 80088f8:	20000e9c 	.word	0x20000e9c

080088fc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80088fc:	b580      	push	{r7, lr}
 80088fe:	b086      	sub	sp, #24
 8008900:	af00      	add	r7, sp, #0
 8008902:	60f8      	str	r0, [r7, #12]
 8008904:	60b9      	str	r1, [r7, #8]
 8008906:	607a      	str	r2, [r7, #4]
 8008908:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800890a:	2300      	movs	r3, #0
 800890c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	68ba      	ldr	r2, [r7, #8]
 8008912:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	68fa      	ldr	r2, [r7, #12]
 8008918:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800891a:	68ba      	ldr	r2, [r7, #8]
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	429a      	cmp	r2, r3
 8008920:	d812      	bhi.n	8008948 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008922:	687a      	ldr	r2, [r7, #4]
 8008924:	683b      	ldr	r3, [r7, #0]
 8008926:	1ad2      	subs	r2, r2, r3
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	699b      	ldr	r3, [r3, #24]
 800892c:	429a      	cmp	r2, r3
 800892e:	d302      	bcc.n	8008936 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008930:	2301      	movs	r3, #1
 8008932:	617b      	str	r3, [r7, #20]
 8008934:	e01b      	b.n	800896e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008936:	4b10      	ldr	r3, [pc, #64]	; (8008978 <prvInsertTimerInActiveList+0x7c>)
 8008938:	681a      	ldr	r2, [r3, #0]
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	3304      	adds	r3, #4
 800893e:	4619      	mov	r1, r3
 8008940:	4610      	mov	r0, r2
 8008942:	f7fe f9f6 	bl	8006d32 <vListInsert>
 8008946:	e012      	b.n	800896e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008948:	687a      	ldr	r2, [r7, #4]
 800894a:	683b      	ldr	r3, [r7, #0]
 800894c:	429a      	cmp	r2, r3
 800894e:	d206      	bcs.n	800895e <prvInsertTimerInActiveList+0x62>
 8008950:	68ba      	ldr	r2, [r7, #8]
 8008952:	683b      	ldr	r3, [r7, #0]
 8008954:	429a      	cmp	r2, r3
 8008956:	d302      	bcc.n	800895e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008958:	2301      	movs	r3, #1
 800895a:	617b      	str	r3, [r7, #20]
 800895c:	e007      	b.n	800896e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800895e:	4b07      	ldr	r3, [pc, #28]	; (800897c <prvInsertTimerInActiveList+0x80>)
 8008960:	681a      	ldr	r2, [r3, #0]
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	3304      	adds	r3, #4
 8008966:	4619      	mov	r1, r3
 8008968:	4610      	mov	r0, r2
 800896a:	f7fe f9e2 	bl	8006d32 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800896e:	697b      	ldr	r3, [r7, #20]
}
 8008970:	4618      	mov	r0, r3
 8008972:	3718      	adds	r7, #24
 8008974:	46bd      	mov	sp, r7
 8008976:	bd80      	pop	{r7, pc}
 8008978:	20000e90 	.word	0x20000e90
 800897c:	20000e8c 	.word	0x20000e8c

08008980 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008980:	b580      	push	{r7, lr}
 8008982:	b08e      	sub	sp, #56	; 0x38
 8008984:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008986:	e0d0      	b.n	8008b2a <prvProcessReceivedCommands+0x1aa>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	2b00      	cmp	r3, #0
 800898c:	da1a      	bge.n	80089c4 <prvProcessReceivedCommands+0x44>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800898e:	1d3b      	adds	r3, r7, #4
 8008990:	3304      	adds	r3, #4
 8008992:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008994:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008996:	2b00      	cmp	r3, #0
 8008998:	d10c      	bne.n	80089b4 <prvProcessReceivedCommands+0x34>
	__asm volatile
 800899a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800899e:	b672      	cpsid	i
 80089a0:	f383 8811 	msr	BASEPRI, r3
 80089a4:	f3bf 8f6f 	isb	sy
 80089a8:	f3bf 8f4f 	dsb	sy
 80089ac:	b662      	cpsie	i
 80089ae:	61fb      	str	r3, [r7, #28]
}
 80089b0:	bf00      	nop
 80089b2:	e7fe      	b.n	80089b2 <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80089b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80089ba:	6850      	ldr	r0, [r2, #4]
 80089bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80089be:	6892      	ldr	r2, [r2, #8]
 80089c0:	4611      	mov	r1, r2
 80089c2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	f2c0 80ae 	blt.w	8008b28 <prvProcessReceivedCommands+0x1a8>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80089d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089d2:	695b      	ldr	r3, [r3, #20]
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d004      	beq.n	80089e2 <prvProcessReceivedCommands+0x62>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80089d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089da:	3304      	adds	r3, #4
 80089dc:	4618      	mov	r0, r3
 80089de:	f7fe f9e1 	bl	8006da4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80089e2:	463b      	mov	r3, r7
 80089e4:	4618      	mov	r0, r3
 80089e6:	f7ff ff69 	bl	80088bc <prvSampleTimeNow>
 80089ea:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	2b09      	cmp	r3, #9
 80089f0:	f200 809b 	bhi.w	8008b2a <prvProcessReceivedCommands+0x1aa>
 80089f4:	a201      	add	r2, pc, #4	; (adr r2, 80089fc <prvProcessReceivedCommands+0x7c>)
 80089f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089fa:	bf00      	nop
 80089fc:	08008a25 	.word	0x08008a25
 8008a00:	08008a25 	.word	0x08008a25
 8008a04:	08008a25 	.word	0x08008a25
 8008a08:	08008a9d 	.word	0x08008a9d
 8008a0c:	08008ab1 	.word	0x08008ab1
 8008a10:	08008aff 	.word	0x08008aff
 8008a14:	08008a25 	.word	0x08008a25
 8008a18:	08008a25 	.word	0x08008a25
 8008a1c:	08008a9d 	.word	0x08008a9d
 8008a20:	08008ab1 	.word	0x08008ab1
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008a24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a26:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008a2a:	f043 0301 	orr.w	r3, r3, #1
 8008a2e:	b2da      	uxtb	r2, r3
 8008a30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a32:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008a36:	68ba      	ldr	r2, [r7, #8]
 8008a38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a3a:	699b      	ldr	r3, [r3, #24]
 8008a3c:	18d1      	adds	r1, r2, r3
 8008a3e:	68bb      	ldr	r3, [r7, #8]
 8008a40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a42:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008a44:	f7ff ff5a 	bl	80088fc <prvInsertTimerInActiveList>
 8008a48:	4603      	mov	r3, r0
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d06d      	beq.n	8008b2a <prvProcessReceivedCommands+0x1aa>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008a4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a50:	6a1b      	ldr	r3, [r3, #32]
 8008a52:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008a54:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008a56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a58:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008a5c:	f003 0304 	and.w	r3, r3, #4
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d062      	beq.n	8008b2a <prvProcessReceivedCommands+0x1aa>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008a64:	68ba      	ldr	r2, [r7, #8]
 8008a66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a68:	699b      	ldr	r3, [r3, #24]
 8008a6a:	441a      	add	r2, r3
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	9300      	str	r3, [sp, #0]
 8008a70:	2300      	movs	r3, #0
 8008a72:	2100      	movs	r1, #0
 8008a74:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008a76:	f7ff fdff 	bl	8008678 <xTimerGenericCommand>
 8008a7a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008a7c:	6a3b      	ldr	r3, [r7, #32]
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d153      	bne.n	8008b2a <prvProcessReceivedCommands+0x1aa>
	__asm volatile
 8008a82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a86:	b672      	cpsid	i
 8008a88:	f383 8811 	msr	BASEPRI, r3
 8008a8c:	f3bf 8f6f 	isb	sy
 8008a90:	f3bf 8f4f 	dsb	sy
 8008a94:	b662      	cpsie	i
 8008a96:	61bb      	str	r3, [r7, #24]
}
 8008a98:	bf00      	nop
 8008a9a:	e7fe      	b.n	8008a9a <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008a9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a9e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008aa2:	f023 0301 	bic.w	r3, r3, #1
 8008aa6:	b2da      	uxtb	r2, r3
 8008aa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008aaa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8008aae:	e03c      	b.n	8008b2a <prvProcessReceivedCommands+0x1aa>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008ab0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ab2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008ab6:	f043 0301 	orr.w	r3, r3, #1
 8008aba:	b2da      	uxtb	r2, r3
 8008abc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008abe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008ac2:	68ba      	ldr	r2, [r7, #8]
 8008ac4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ac6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008ac8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008aca:	699b      	ldr	r3, [r3, #24]
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d10c      	bne.n	8008aea <prvProcessReceivedCommands+0x16a>
	__asm volatile
 8008ad0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ad4:	b672      	cpsid	i
 8008ad6:	f383 8811 	msr	BASEPRI, r3
 8008ada:	f3bf 8f6f 	isb	sy
 8008ade:	f3bf 8f4f 	dsb	sy
 8008ae2:	b662      	cpsie	i
 8008ae4:	617b      	str	r3, [r7, #20]
}
 8008ae6:	bf00      	nop
 8008ae8:	e7fe      	b.n	8008ae8 <prvProcessReceivedCommands+0x168>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008aea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008aec:	699a      	ldr	r2, [r3, #24]
 8008aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008af0:	18d1      	adds	r1, r2, r3
 8008af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008af4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008af6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008af8:	f7ff ff00 	bl	80088fc <prvInsertTimerInActiveList>
					break;
 8008afc:	e015      	b.n	8008b2a <prvProcessReceivedCommands+0x1aa>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008afe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b00:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008b04:	f003 0302 	and.w	r3, r3, #2
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d103      	bne.n	8008b14 <prvProcessReceivedCommands+0x194>
						{
							vPortFree( pxTimer );
 8008b0c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008b0e:	f000 fbcb 	bl	80092a8 <vPortFree>
 8008b12:	e00a      	b.n	8008b2a <prvProcessReceivedCommands+0x1aa>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008b14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b16:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008b1a:	f023 0301 	bic.w	r3, r3, #1
 8008b1e:	b2da      	uxtb	r2, r3
 8008b20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b22:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008b26:	e000      	b.n	8008b2a <prvProcessReceivedCommands+0x1aa>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8008b28:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008b2a:	4b08      	ldr	r3, [pc, #32]	; (8008b4c <prvProcessReceivedCommands+0x1cc>)
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	1d39      	adds	r1, r7, #4
 8008b30:	2200      	movs	r2, #0
 8008b32:	4618      	mov	r0, r3
 8008b34:	f7fe fc16 	bl	8007364 <xQueueReceive>
 8008b38:	4603      	mov	r3, r0
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	f47f af24 	bne.w	8008988 <prvProcessReceivedCommands+0x8>
	}
}
 8008b40:	bf00      	nop
 8008b42:	bf00      	nop
 8008b44:	3730      	adds	r7, #48	; 0x30
 8008b46:	46bd      	mov	sp, r7
 8008b48:	bd80      	pop	{r7, pc}
 8008b4a:	bf00      	nop
 8008b4c:	20000e94 	.word	0x20000e94

08008b50 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008b50:	b580      	push	{r7, lr}
 8008b52:	b088      	sub	sp, #32
 8008b54:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008b56:	e04a      	b.n	8008bee <prvSwitchTimerLists+0x9e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008b58:	4b2e      	ldr	r3, [pc, #184]	; (8008c14 <prvSwitchTimerLists+0xc4>)
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	68db      	ldr	r3, [r3, #12]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b62:	4b2c      	ldr	r3, [pc, #176]	; (8008c14 <prvSwitchTimerLists+0xc4>)
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	68db      	ldr	r3, [r3, #12]
 8008b68:	68db      	ldr	r3, [r3, #12]
 8008b6a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	3304      	adds	r3, #4
 8008b70:	4618      	mov	r0, r3
 8008b72:	f7fe f917 	bl	8006da4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	6a1b      	ldr	r3, [r3, #32]
 8008b7a:	68f8      	ldr	r0, [r7, #12]
 8008b7c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008b84:	f003 0304 	and.w	r3, r3, #4
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d030      	beq.n	8008bee <prvSwitchTimerLists+0x9e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	699b      	ldr	r3, [r3, #24]
 8008b90:	693a      	ldr	r2, [r7, #16]
 8008b92:	4413      	add	r3, r2
 8008b94:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008b96:	68ba      	ldr	r2, [r7, #8]
 8008b98:	693b      	ldr	r3, [r7, #16]
 8008b9a:	429a      	cmp	r2, r3
 8008b9c:	d90e      	bls.n	8008bbc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	68ba      	ldr	r2, [r7, #8]
 8008ba2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	68fa      	ldr	r2, [r7, #12]
 8008ba8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008baa:	4b1a      	ldr	r3, [pc, #104]	; (8008c14 <prvSwitchTimerLists+0xc4>)
 8008bac:	681a      	ldr	r2, [r3, #0]
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	3304      	adds	r3, #4
 8008bb2:	4619      	mov	r1, r3
 8008bb4:	4610      	mov	r0, r2
 8008bb6:	f7fe f8bc 	bl	8006d32 <vListInsert>
 8008bba:	e018      	b.n	8008bee <prvSwitchTimerLists+0x9e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008bbc:	2300      	movs	r3, #0
 8008bbe:	9300      	str	r3, [sp, #0]
 8008bc0:	2300      	movs	r3, #0
 8008bc2:	693a      	ldr	r2, [r7, #16]
 8008bc4:	2100      	movs	r1, #0
 8008bc6:	68f8      	ldr	r0, [r7, #12]
 8008bc8:	f7ff fd56 	bl	8008678 <xTimerGenericCommand>
 8008bcc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d10c      	bne.n	8008bee <prvSwitchTimerLists+0x9e>
	__asm volatile
 8008bd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bd8:	b672      	cpsid	i
 8008bda:	f383 8811 	msr	BASEPRI, r3
 8008bde:	f3bf 8f6f 	isb	sy
 8008be2:	f3bf 8f4f 	dsb	sy
 8008be6:	b662      	cpsie	i
 8008be8:	603b      	str	r3, [r7, #0]
}
 8008bea:	bf00      	nop
 8008bec:	e7fe      	b.n	8008bec <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008bee:	4b09      	ldr	r3, [pc, #36]	; (8008c14 <prvSwitchTimerLists+0xc4>)
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d1af      	bne.n	8008b58 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008bf8:	4b06      	ldr	r3, [pc, #24]	; (8008c14 <prvSwitchTimerLists+0xc4>)
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008bfe:	4b06      	ldr	r3, [pc, #24]	; (8008c18 <prvSwitchTimerLists+0xc8>)
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	4a04      	ldr	r2, [pc, #16]	; (8008c14 <prvSwitchTimerLists+0xc4>)
 8008c04:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008c06:	4a04      	ldr	r2, [pc, #16]	; (8008c18 <prvSwitchTimerLists+0xc8>)
 8008c08:	697b      	ldr	r3, [r7, #20]
 8008c0a:	6013      	str	r3, [r2, #0]
}
 8008c0c:	bf00      	nop
 8008c0e:	3718      	adds	r7, #24
 8008c10:	46bd      	mov	sp, r7
 8008c12:	bd80      	pop	{r7, pc}
 8008c14:	20000e8c 	.word	0x20000e8c
 8008c18:	20000e90 	.word	0x20000e90

08008c1c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008c1c:	b580      	push	{r7, lr}
 8008c1e:	b082      	sub	sp, #8
 8008c20:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008c22:	f000 f94b 	bl	8008ebc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008c26:	4b15      	ldr	r3, [pc, #84]	; (8008c7c <prvCheckForValidListAndQueue+0x60>)
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d120      	bne.n	8008c70 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008c2e:	4814      	ldr	r0, [pc, #80]	; (8008c80 <prvCheckForValidListAndQueue+0x64>)
 8008c30:	f7fe f82e 	bl	8006c90 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008c34:	4813      	ldr	r0, [pc, #76]	; (8008c84 <prvCheckForValidListAndQueue+0x68>)
 8008c36:	f7fe f82b 	bl	8006c90 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008c3a:	4b13      	ldr	r3, [pc, #76]	; (8008c88 <prvCheckForValidListAndQueue+0x6c>)
 8008c3c:	4a10      	ldr	r2, [pc, #64]	; (8008c80 <prvCheckForValidListAndQueue+0x64>)
 8008c3e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008c40:	4b12      	ldr	r3, [pc, #72]	; (8008c8c <prvCheckForValidListAndQueue+0x70>)
 8008c42:	4a10      	ldr	r2, [pc, #64]	; (8008c84 <prvCheckForValidListAndQueue+0x68>)
 8008c44:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008c46:	2300      	movs	r3, #0
 8008c48:	9300      	str	r3, [sp, #0]
 8008c4a:	4b11      	ldr	r3, [pc, #68]	; (8008c90 <prvCheckForValidListAndQueue+0x74>)
 8008c4c:	4a11      	ldr	r2, [pc, #68]	; (8008c94 <prvCheckForValidListAndQueue+0x78>)
 8008c4e:	2110      	movs	r1, #16
 8008c50:	200a      	movs	r0, #10
 8008c52:	f7fe f93b 	bl	8006ecc <xQueueGenericCreateStatic>
 8008c56:	4603      	mov	r3, r0
 8008c58:	4a08      	ldr	r2, [pc, #32]	; (8008c7c <prvCheckForValidListAndQueue+0x60>)
 8008c5a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008c5c:	4b07      	ldr	r3, [pc, #28]	; (8008c7c <prvCheckForValidListAndQueue+0x60>)
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d005      	beq.n	8008c70 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008c64:	4b05      	ldr	r3, [pc, #20]	; (8008c7c <prvCheckForValidListAndQueue+0x60>)
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	490b      	ldr	r1, [pc, #44]	; (8008c98 <prvCheckForValidListAndQueue+0x7c>)
 8008c6a:	4618      	mov	r0, r3
 8008c6c:	f7fe fd70 	bl	8007750 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008c70:	f000 f958 	bl	8008f24 <vPortExitCritical>
}
 8008c74:	bf00      	nop
 8008c76:	46bd      	mov	sp, r7
 8008c78:	bd80      	pop	{r7, pc}
 8008c7a:	bf00      	nop
 8008c7c:	20000e94 	.word	0x20000e94
 8008c80:	20000e64 	.word	0x20000e64
 8008c84:	20000e78 	.word	0x20000e78
 8008c88:	20000e8c 	.word	0x20000e8c
 8008c8c:	20000e90 	.word	0x20000e90
 8008c90:	20000f40 	.word	0x20000f40
 8008c94:	20000ea0 	.word	0x20000ea0
 8008c98:	080096c4 	.word	0x080096c4

08008c9c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008c9c:	b480      	push	{r7}
 8008c9e:	b085      	sub	sp, #20
 8008ca0:	af00      	add	r7, sp, #0
 8008ca2:	60f8      	str	r0, [r7, #12]
 8008ca4:	60b9      	str	r1, [r7, #8]
 8008ca6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	3b04      	subs	r3, #4
 8008cac:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008cb4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	3b04      	subs	r3, #4
 8008cba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008cbc:	68bb      	ldr	r3, [r7, #8]
 8008cbe:	f023 0201 	bic.w	r2, r3, #1
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	3b04      	subs	r3, #4
 8008cca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008ccc:	4a0c      	ldr	r2, [pc, #48]	; (8008d00 <pxPortInitialiseStack+0x64>)
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	3b14      	subs	r3, #20
 8008cd6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008cd8:	687a      	ldr	r2, [r7, #4]
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	3b04      	subs	r3, #4
 8008ce2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	f06f 0202 	mvn.w	r2, #2
 8008cea:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	3b20      	subs	r3, #32
 8008cf0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008cf2:	68fb      	ldr	r3, [r7, #12]
}
 8008cf4:	4618      	mov	r0, r3
 8008cf6:	3714      	adds	r7, #20
 8008cf8:	46bd      	mov	sp, r7
 8008cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cfe:	4770      	bx	lr
 8008d00:	08008d05 	.word	0x08008d05

08008d04 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008d04:	b480      	push	{r7}
 8008d06:	b085      	sub	sp, #20
 8008d08:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008d0a:	2300      	movs	r3, #0
 8008d0c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008d0e:	4b14      	ldr	r3, [pc, #80]	; (8008d60 <prvTaskExitError+0x5c>)
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008d16:	d00c      	beq.n	8008d32 <prvTaskExitError+0x2e>
	__asm volatile
 8008d18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d1c:	b672      	cpsid	i
 8008d1e:	f383 8811 	msr	BASEPRI, r3
 8008d22:	f3bf 8f6f 	isb	sy
 8008d26:	f3bf 8f4f 	dsb	sy
 8008d2a:	b662      	cpsie	i
 8008d2c:	60fb      	str	r3, [r7, #12]
}
 8008d2e:	bf00      	nop
 8008d30:	e7fe      	b.n	8008d30 <prvTaskExitError+0x2c>
	__asm volatile
 8008d32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d36:	b672      	cpsid	i
 8008d38:	f383 8811 	msr	BASEPRI, r3
 8008d3c:	f3bf 8f6f 	isb	sy
 8008d40:	f3bf 8f4f 	dsb	sy
 8008d44:	b662      	cpsie	i
 8008d46:	60bb      	str	r3, [r7, #8]
}
 8008d48:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008d4a:	bf00      	nop
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d0fc      	beq.n	8008d4c <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008d52:	bf00      	nop
 8008d54:	bf00      	nop
 8008d56:	3714      	adds	r7, #20
 8008d58:	46bd      	mov	sp, r7
 8008d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d5e:	4770      	bx	lr
 8008d60:	20000078 	.word	0x20000078
	...

08008d70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008d70:	4b07      	ldr	r3, [pc, #28]	; (8008d90 <pxCurrentTCBConst2>)
 8008d72:	6819      	ldr	r1, [r3, #0]
 8008d74:	6808      	ldr	r0, [r1, #0]
 8008d76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d7a:	f380 8809 	msr	PSP, r0
 8008d7e:	f3bf 8f6f 	isb	sy
 8008d82:	f04f 0000 	mov.w	r0, #0
 8008d86:	f380 8811 	msr	BASEPRI, r0
 8008d8a:	4770      	bx	lr
 8008d8c:	f3af 8000 	nop.w

08008d90 <pxCurrentTCBConst2>:
 8008d90:	20000964 	.word	0x20000964
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008d94:	bf00      	nop
 8008d96:	bf00      	nop

08008d98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008d98:	4808      	ldr	r0, [pc, #32]	; (8008dbc <prvPortStartFirstTask+0x24>)
 8008d9a:	6800      	ldr	r0, [r0, #0]
 8008d9c:	6800      	ldr	r0, [r0, #0]
 8008d9e:	f380 8808 	msr	MSP, r0
 8008da2:	f04f 0000 	mov.w	r0, #0
 8008da6:	f380 8814 	msr	CONTROL, r0
 8008daa:	b662      	cpsie	i
 8008dac:	b661      	cpsie	f
 8008dae:	f3bf 8f4f 	dsb	sy
 8008db2:	f3bf 8f6f 	isb	sy
 8008db6:	df00      	svc	0
 8008db8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008dba:	bf00      	nop
 8008dbc:	e000ed08 	.word	0xe000ed08

08008dc0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008dc0:	b580      	push	{r7, lr}
 8008dc2:	b084      	sub	sp, #16
 8008dc4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008dc6:	4b37      	ldr	r3, [pc, #220]	; (8008ea4 <xPortStartScheduler+0xe4>)
 8008dc8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	781b      	ldrb	r3, [r3, #0]
 8008dce:	b2db      	uxtb	r3, r3
 8008dd0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	22ff      	movs	r2, #255	; 0xff
 8008dd6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	781b      	ldrb	r3, [r3, #0]
 8008ddc:	b2db      	uxtb	r3, r3
 8008dde:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008de0:	78fb      	ldrb	r3, [r7, #3]
 8008de2:	b2db      	uxtb	r3, r3
 8008de4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008de8:	b2da      	uxtb	r2, r3
 8008dea:	4b2f      	ldr	r3, [pc, #188]	; (8008ea8 <xPortStartScheduler+0xe8>)
 8008dec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008dee:	4b2f      	ldr	r3, [pc, #188]	; (8008eac <xPortStartScheduler+0xec>)
 8008df0:	2207      	movs	r2, #7
 8008df2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008df4:	e009      	b.n	8008e0a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8008df6:	4b2d      	ldr	r3, [pc, #180]	; (8008eac <xPortStartScheduler+0xec>)
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	3b01      	subs	r3, #1
 8008dfc:	4a2b      	ldr	r2, [pc, #172]	; (8008eac <xPortStartScheduler+0xec>)
 8008dfe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008e00:	78fb      	ldrb	r3, [r7, #3]
 8008e02:	b2db      	uxtb	r3, r3
 8008e04:	005b      	lsls	r3, r3, #1
 8008e06:	b2db      	uxtb	r3, r3
 8008e08:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008e0a:	78fb      	ldrb	r3, [r7, #3]
 8008e0c:	b2db      	uxtb	r3, r3
 8008e0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e12:	2b80      	cmp	r3, #128	; 0x80
 8008e14:	d0ef      	beq.n	8008df6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008e16:	4b25      	ldr	r3, [pc, #148]	; (8008eac <xPortStartScheduler+0xec>)
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	f1c3 0307 	rsb	r3, r3, #7
 8008e1e:	2b04      	cmp	r3, #4
 8008e20:	d00c      	beq.n	8008e3c <xPortStartScheduler+0x7c>
	__asm volatile
 8008e22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e26:	b672      	cpsid	i
 8008e28:	f383 8811 	msr	BASEPRI, r3
 8008e2c:	f3bf 8f6f 	isb	sy
 8008e30:	f3bf 8f4f 	dsb	sy
 8008e34:	b662      	cpsie	i
 8008e36:	60bb      	str	r3, [r7, #8]
}
 8008e38:	bf00      	nop
 8008e3a:	e7fe      	b.n	8008e3a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008e3c:	4b1b      	ldr	r3, [pc, #108]	; (8008eac <xPortStartScheduler+0xec>)
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	021b      	lsls	r3, r3, #8
 8008e42:	4a1a      	ldr	r2, [pc, #104]	; (8008eac <xPortStartScheduler+0xec>)
 8008e44:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008e46:	4b19      	ldr	r3, [pc, #100]	; (8008eac <xPortStartScheduler+0xec>)
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008e4e:	4a17      	ldr	r2, [pc, #92]	; (8008eac <xPortStartScheduler+0xec>)
 8008e50:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	b2da      	uxtb	r2, r3
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008e5a:	4b15      	ldr	r3, [pc, #84]	; (8008eb0 <xPortStartScheduler+0xf0>)
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	4a14      	ldr	r2, [pc, #80]	; (8008eb0 <xPortStartScheduler+0xf0>)
 8008e60:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008e64:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008e66:	4b12      	ldr	r3, [pc, #72]	; (8008eb0 <xPortStartScheduler+0xf0>)
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	4a11      	ldr	r2, [pc, #68]	; (8008eb0 <xPortStartScheduler+0xf0>)
 8008e6c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8008e70:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008e72:	f000 f8dd 	bl	8009030 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008e76:	4b0f      	ldr	r3, [pc, #60]	; (8008eb4 <xPortStartScheduler+0xf4>)
 8008e78:	2200      	movs	r2, #0
 8008e7a:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008e7c:	f000 f8fc 	bl	8009078 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008e80:	4b0d      	ldr	r3, [pc, #52]	; (8008eb8 <xPortStartScheduler+0xf8>)
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	4a0c      	ldr	r2, [pc, #48]	; (8008eb8 <xPortStartScheduler+0xf8>)
 8008e86:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008e8a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008e8c:	f7ff ff84 	bl	8008d98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008e90:	f7ff f84a 	bl	8007f28 <vTaskSwitchContext>
	prvTaskExitError();
 8008e94:	f7ff ff36 	bl	8008d04 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008e98:	2300      	movs	r3, #0
}
 8008e9a:	4618      	mov	r0, r3
 8008e9c:	3710      	adds	r7, #16
 8008e9e:	46bd      	mov	sp, r7
 8008ea0:	bd80      	pop	{r7, pc}
 8008ea2:	bf00      	nop
 8008ea4:	e000e400 	.word	0xe000e400
 8008ea8:	20000f90 	.word	0x20000f90
 8008eac:	20000f94 	.word	0x20000f94
 8008eb0:	e000ed20 	.word	0xe000ed20
 8008eb4:	20000078 	.word	0x20000078
 8008eb8:	e000ef34 	.word	0xe000ef34

08008ebc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008ebc:	b480      	push	{r7}
 8008ebe:	b083      	sub	sp, #12
 8008ec0:	af00      	add	r7, sp, #0
	__asm volatile
 8008ec2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ec6:	b672      	cpsid	i
 8008ec8:	f383 8811 	msr	BASEPRI, r3
 8008ecc:	f3bf 8f6f 	isb	sy
 8008ed0:	f3bf 8f4f 	dsb	sy
 8008ed4:	b662      	cpsie	i
 8008ed6:	607b      	str	r3, [r7, #4]
}
 8008ed8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008eda:	4b10      	ldr	r3, [pc, #64]	; (8008f1c <vPortEnterCritical+0x60>)
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	3301      	adds	r3, #1
 8008ee0:	4a0e      	ldr	r2, [pc, #56]	; (8008f1c <vPortEnterCritical+0x60>)
 8008ee2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008ee4:	4b0d      	ldr	r3, [pc, #52]	; (8008f1c <vPortEnterCritical+0x60>)
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	2b01      	cmp	r3, #1
 8008eea:	d111      	bne.n	8008f10 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008eec:	4b0c      	ldr	r3, [pc, #48]	; (8008f20 <vPortEnterCritical+0x64>)
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	b2db      	uxtb	r3, r3
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d00c      	beq.n	8008f10 <vPortEnterCritical+0x54>
	__asm volatile
 8008ef6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008efa:	b672      	cpsid	i
 8008efc:	f383 8811 	msr	BASEPRI, r3
 8008f00:	f3bf 8f6f 	isb	sy
 8008f04:	f3bf 8f4f 	dsb	sy
 8008f08:	b662      	cpsie	i
 8008f0a:	603b      	str	r3, [r7, #0]
}
 8008f0c:	bf00      	nop
 8008f0e:	e7fe      	b.n	8008f0e <vPortEnterCritical+0x52>
	}
}
 8008f10:	bf00      	nop
 8008f12:	370c      	adds	r7, #12
 8008f14:	46bd      	mov	sp, r7
 8008f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1a:	4770      	bx	lr
 8008f1c:	20000078 	.word	0x20000078
 8008f20:	e000ed04 	.word	0xe000ed04

08008f24 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008f24:	b480      	push	{r7}
 8008f26:	b083      	sub	sp, #12
 8008f28:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008f2a:	4b13      	ldr	r3, [pc, #76]	; (8008f78 <vPortExitCritical+0x54>)
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d10c      	bne.n	8008f4c <vPortExitCritical+0x28>
	__asm volatile
 8008f32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f36:	b672      	cpsid	i
 8008f38:	f383 8811 	msr	BASEPRI, r3
 8008f3c:	f3bf 8f6f 	isb	sy
 8008f40:	f3bf 8f4f 	dsb	sy
 8008f44:	b662      	cpsie	i
 8008f46:	607b      	str	r3, [r7, #4]
}
 8008f48:	bf00      	nop
 8008f4a:	e7fe      	b.n	8008f4a <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8008f4c:	4b0a      	ldr	r3, [pc, #40]	; (8008f78 <vPortExitCritical+0x54>)
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	3b01      	subs	r3, #1
 8008f52:	4a09      	ldr	r2, [pc, #36]	; (8008f78 <vPortExitCritical+0x54>)
 8008f54:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008f56:	4b08      	ldr	r3, [pc, #32]	; (8008f78 <vPortExitCritical+0x54>)
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d105      	bne.n	8008f6a <vPortExitCritical+0x46>
 8008f5e:	2300      	movs	r3, #0
 8008f60:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008f62:	683b      	ldr	r3, [r7, #0]
 8008f64:	f383 8811 	msr	BASEPRI, r3
}
 8008f68:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008f6a:	bf00      	nop
 8008f6c:	370c      	adds	r7, #12
 8008f6e:	46bd      	mov	sp, r7
 8008f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f74:	4770      	bx	lr
 8008f76:	bf00      	nop
 8008f78:	20000078 	.word	0x20000078
 8008f7c:	00000000 	.word	0x00000000

08008f80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008f80:	f3ef 8009 	mrs	r0, PSP
 8008f84:	f3bf 8f6f 	isb	sy
 8008f88:	4b15      	ldr	r3, [pc, #84]	; (8008fe0 <pxCurrentTCBConst>)
 8008f8a:	681a      	ldr	r2, [r3, #0]
 8008f8c:	f01e 0f10 	tst.w	lr, #16
 8008f90:	bf08      	it	eq
 8008f92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008f96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f9a:	6010      	str	r0, [r2, #0]
 8008f9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008fa0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008fa4:	b672      	cpsid	i
 8008fa6:	f380 8811 	msr	BASEPRI, r0
 8008faa:	f3bf 8f4f 	dsb	sy
 8008fae:	f3bf 8f6f 	isb	sy
 8008fb2:	b662      	cpsie	i
 8008fb4:	f7fe ffb8 	bl	8007f28 <vTaskSwitchContext>
 8008fb8:	f04f 0000 	mov.w	r0, #0
 8008fbc:	f380 8811 	msr	BASEPRI, r0
 8008fc0:	bc09      	pop	{r0, r3}
 8008fc2:	6819      	ldr	r1, [r3, #0]
 8008fc4:	6808      	ldr	r0, [r1, #0]
 8008fc6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fca:	f01e 0f10 	tst.w	lr, #16
 8008fce:	bf08      	it	eq
 8008fd0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008fd4:	f380 8809 	msr	PSP, r0
 8008fd8:	f3bf 8f6f 	isb	sy
 8008fdc:	4770      	bx	lr
 8008fde:	bf00      	nop

08008fe0 <pxCurrentTCBConst>:
 8008fe0:	20000964 	.word	0x20000964
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008fe4:	bf00      	nop
 8008fe6:	bf00      	nop

08008fe8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008fe8:	b580      	push	{r7, lr}
 8008fea:	b082      	sub	sp, #8
 8008fec:	af00      	add	r7, sp, #0
	__asm volatile
 8008fee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ff2:	b672      	cpsid	i
 8008ff4:	f383 8811 	msr	BASEPRI, r3
 8008ff8:	f3bf 8f6f 	isb	sy
 8008ffc:	f3bf 8f4f 	dsb	sy
 8009000:	b662      	cpsie	i
 8009002:	607b      	str	r3, [r7, #4]
}
 8009004:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009006:	f7fe fed3 	bl	8007db0 <xTaskIncrementTick>
 800900a:	4603      	mov	r3, r0
 800900c:	2b00      	cmp	r3, #0
 800900e:	d003      	beq.n	8009018 <xPortSysTickHandler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009010:	4b06      	ldr	r3, [pc, #24]	; (800902c <xPortSysTickHandler+0x44>)
 8009012:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009016:	601a      	str	r2, [r3, #0]
 8009018:	2300      	movs	r3, #0
 800901a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800901c:	683b      	ldr	r3, [r7, #0]
 800901e:	f383 8811 	msr	BASEPRI, r3
}
 8009022:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009024:	bf00      	nop
 8009026:	3708      	adds	r7, #8
 8009028:	46bd      	mov	sp, r7
 800902a:	bd80      	pop	{r7, pc}
 800902c:	e000ed04 	.word	0xe000ed04

08009030 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009030:	b480      	push	{r7}
 8009032:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009034:	4b0b      	ldr	r3, [pc, #44]	; (8009064 <vPortSetupTimerInterrupt+0x34>)
 8009036:	2200      	movs	r2, #0
 8009038:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800903a:	4b0b      	ldr	r3, [pc, #44]	; (8009068 <vPortSetupTimerInterrupt+0x38>)
 800903c:	2200      	movs	r2, #0
 800903e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009040:	4b0a      	ldr	r3, [pc, #40]	; (800906c <vPortSetupTimerInterrupt+0x3c>)
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	4a0a      	ldr	r2, [pc, #40]	; (8009070 <vPortSetupTimerInterrupt+0x40>)
 8009046:	fba2 2303 	umull	r2, r3, r2, r3
 800904a:	099b      	lsrs	r3, r3, #6
 800904c:	4a09      	ldr	r2, [pc, #36]	; (8009074 <vPortSetupTimerInterrupt+0x44>)
 800904e:	3b01      	subs	r3, #1
 8009050:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009052:	4b04      	ldr	r3, [pc, #16]	; (8009064 <vPortSetupTimerInterrupt+0x34>)
 8009054:	2207      	movs	r2, #7
 8009056:	601a      	str	r2, [r3, #0]
}
 8009058:	bf00      	nop
 800905a:	46bd      	mov	sp, r7
 800905c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009060:	4770      	bx	lr
 8009062:	bf00      	nop
 8009064:	e000e010 	.word	0xe000e010
 8009068:	e000e018 	.word	0xe000e018
 800906c:	20000028 	.word	0x20000028
 8009070:	10624dd3 	.word	0x10624dd3
 8009074:	e000e014 	.word	0xe000e014

08009078 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009078:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009088 <vPortEnableVFP+0x10>
 800907c:	6801      	ldr	r1, [r0, #0]
 800907e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8009082:	6001      	str	r1, [r0, #0]
 8009084:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009086:	bf00      	nop
 8009088:	e000ed88 	.word	0xe000ed88

0800908c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800908c:	b480      	push	{r7}
 800908e:	b085      	sub	sp, #20
 8009090:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009092:	f3ef 8305 	mrs	r3, IPSR
 8009096:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	2b0f      	cmp	r3, #15
 800909c:	d916      	bls.n	80090cc <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800909e:	4a19      	ldr	r2, [pc, #100]	; (8009104 <vPortValidateInterruptPriority+0x78>)
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	4413      	add	r3, r2
 80090a4:	781b      	ldrb	r3, [r3, #0]
 80090a6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80090a8:	4b17      	ldr	r3, [pc, #92]	; (8009108 <vPortValidateInterruptPriority+0x7c>)
 80090aa:	781b      	ldrb	r3, [r3, #0]
 80090ac:	7afa      	ldrb	r2, [r7, #11]
 80090ae:	429a      	cmp	r2, r3
 80090b0:	d20c      	bcs.n	80090cc <vPortValidateInterruptPriority+0x40>
	__asm volatile
 80090b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090b6:	b672      	cpsid	i
 80090b8:	f383 8811 	msr	BASEPRI, r3
 80090bc:	f3bf 8f6f 	isb	sy
 80090c0:	f3bf 8f4f 	dsb	sy
 80090c4:	b662      	cpsie	i
 80090c6:	607b      	str	r3, [r7, #4]
}
 80090c8:	bf00      	nop
 80090ca:	e7fe      	b.n	80090ca <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80090cc:	4b0f      	ldr	r3, [pc, #60]	; (800910c <vPortValidateInterruptPriority+0x80>)
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80090d4:	4b0e      	ldr	r3, [pc, #56]	; (8009110 <vPortValidateInterruptPriority+0x84>)
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	429a      	cmp	r2, r3
 80090da:	d90c      	bls.n	80090f6 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 80090dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090e0:	b672      	cpsid	i
 80090e2:	f383 8811 	msr	BASEPRI, r3
 80090e6:	f3bf 8f6f 	isb	sy
 80090ea:	f3bf 8f4f 	dsb	sy
 80090ee:	b662      	cpsie	i
 80090f0:	603b      	str	r3, [r7, #0]
}
 80090f2:	bf00      	nop
 80090f4:	e7fe      	b.n	80090f4 <vPortValidateInterruptPriority+0x68>
	}
 80090f6:	bf00      	nop
 80090f8:	3714      	adds	r7, #20
 80090fa:	46bd      	mov	sp, r7
 80090fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009100:	4770      	bx	lr
 8009102:	bf00      	nop
 8009104:	e000e3f0 	.word	0xe000e3f0
 8009108:	20000f90 	.word	0x20000f90
 800910c:	e000ed0c 	.word	0xe000ed0c
 8009110:	20000f94 	.word	0x20000f94

08009114 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009114:	b580      	push	{r7, lr}
 8009116:	b08a      	sub	sp, #40	; 0x28
 8009118:	af00      	add	r7, sp, #0
 800911a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800911c:	2300      	movs	r3, #0
 800911e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009120:	f7fe fd88 	bl	8007c34 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009124:	4b5b      	ldr	r3, [pc, #364]	; (8009294 <pvPortMalloc+0x180>)
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	2b00      	cmp	r3, #0
 800912a:	d101      	bne.n	8009130 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800912c:	f000 f91a 	bl	8009364 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009130:	4b59      	ldr	r3, [pc, #356]	; (8009298 <pvPortMalloc+0x184>)
 8009132:	681a      	ldr	r2, [r3, #0]
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	4013      	ands	r3, r2
 8009138:	2b00      	cmp	r3, #0
 800913a:	f040 8092 	bne.w	8009262 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	2b00      	cmp	r3, #0
 8009142:	d01f      	beq.n	8009184 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 8009144:	2208      	movs	r2, #8
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	4413      	add	r3, r2
 800914a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	f003 0307 	and.w	r3, r3, #7
 8009152:	2b00      	cmp	r3, #0
 8009154:	d016      	beq.n	8009184 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	f023 0307 	bic.w	r3, r3, #7
 800915c:	3308      	adds	r3, #8
 800915e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	f003 0307 	and.w	r3, r3, #7
 8009166:	2b00      	cmp	r3, #0
 8009168:	d00c      	beq.n	8009184 <pvPortMalloc+0x70>
	__asm volatile
 800916a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800916e:	b672      	cpsid	i
 8009170:	f383 8811 	msr	BASEPRI, r3
 8009174:	f3bf 8f6f 	isb	sy
 8009178:	f3bf 8f4f 	dsb	sy
 800917c:	b662      	cpsie	i
 800917e:	617b      	str	r3, [r7, #20]
}
 8009180:	bf00      	nop
 8009182:	e7fe      	b.n	8009182 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	2b00      	cmp	r3, #0
 8009188:	d06b      	beq.n	8009262 <pvPortMalloc+0x14e>
 800918a:	4b44      	ldr	r3, [pc, #272]	; (800929c <pvPortMalloc+0x188>)
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	687a      	ldr	r2, [r7, #4]
 8009190:	429a      	cmp	r2, r3
 8009192:	d866      	bhi.n	8009262 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009194:	4b42      	ldr	r3, [pc, #264]	; (80092a0 <pvPortMalloc+0x18c>)
 8009196:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009198:	4b41      	ldr	r3, [pc, #260]	; (80092a0 <pvPortMalloc+0x18c>)
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800919e:	e004      	b.n	80091aa <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 80091a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091a2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80091a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80091aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091ac:	685b      	ldr	r3, [r3, #4]
 80091ae:	687a      	ldr	r2, [r7, #4]
 80091b0:	429a      	cmp	r2, r3
 80091b2:	d903      	bls.n	80091bc <pvPortMalloc+0xa8>
 80091b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d1f1      	bne.n	80091a0 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80091bc:	4b35      	ldr	r3, [pc, #212]	; (8009294 <pvPortMalloc+0x180>)
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80091c2:	429a      	cmp	r2, r3
 80091c4:	d04d      	beq.n	8009262 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80091c6:	6a3b      	ldr	r3, [r7, #32]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	2208      	movs	r2, #8
 80091cc:	4413      	add	r3, r2
 80091ce:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80091d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091d2:	681a      	ldr	r2, [r3, #0]
 80091d4:	6a3b      	ldr	r3, [r7, #32]
 80091d6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80091d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091da:	685a      	ldr	r2, [r3, #4]
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	1ad2      	subs	r2, r2, r3
 80091e0:	2308      	movs	r3, #8
 80091e2:	005b      	lsls	r3, r3, #1
 80091e4:	429a      	cmp	r2, r3
 80091e6:	d921      	bls.n	800922c <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80091e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	4413      	add	r3, r2
 80091ee:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80091f0:	69bb      	ldr	r3, [r7, #24]
 80091f2:	f003 0307 	and.w	r3, r3, #7
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d00c      	beq.n	8009214 <pvPortMalloc+0x100>
	__asm volatile
 80091fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091fe:	b672      	cpsid	i
 8009200:	f383 8811 	msr	BASEPRI, r3
 8009204:	f3bf 8f6f 	isb	sy
 8009208:	f3bf 8f4f 	dsb	sy
 800920c:	b662      	cpsie	i
 800920e:	613b      	str	r3, [r7, #16]
}
 8009210:	bf00      	nop
 8009212:	e7fe      	b.n	8009212 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009216:	685a      	ldr	r2, [r3, #4]
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	1ad2      	subs	r2, r2, r3
 800921c:	69bb      	ldr	r3, [r7, #24]
 800921e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009222:	687a      	ldr	r2, [r7, #4]
 8009224:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009226:	69b8      	ldr	r0, [r7, #24]
 8009228:	f000 f8fe 	bl	8009428 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800922c:	4b1b      	ldr	r3, [pc, #108]	; (800929c <pvPortMalloc+0x188>)
 800922e:	681a      	ldr	r2, [r3, #0]
 8009230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009232:	685b      	ldr	r3, [r3, #4]
 8009234:	1ad3      	subs	r3, r2, r3
 8009236:	4a19      	ldr	r2, [pc, #100]	; (800929c <pvPortMalloc+0x188>)
 8009238:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800923a:	4b18      	ldr	r3, [pc, #96]	; (800929c <pvPortMalloc+0x188>)
 800923c:	681a      	ldr	r2, [r3, #0]
 800923e:	4b19      	ldr	r3, [pc, #100]	; (80092a4 <pvPortMalloc+0x190>)
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	429a      	cmp	r2, r3
 8009244:	d203      	bcs.n	800924e <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009246:	4b15      	ldr	r3, [pc, #84]	; (800929c <pvPortMalloc+0x188>)
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	4a16      	ldr	r2, [pc, #88]	; (80092a4 <pvPortMalloc+0x190>)
 800924c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800924e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009250:	685a      	ldr	r2, [r3, #4]
 8009252:	4b11      	ldr	r3, [pc, #68]	; (8009298 <pvPortMalloc+0x184>)
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	431a      	orrs	r2, r3
 8009258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800925a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800925c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800925e:	2200      	movs	r2, #0
 8009260:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009262:	f7fe fcf5 	bl	8007c50 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009266:	69fb      	ldr	r3, [r7, #28]
 8009268:	f003 0307 	and.w	r3, r3, #7
 800926c:	2b00      	cmp	r3, #0
 800926e:	d00c      	beq.n	800928a <pvPortMalloc+0x176>
	__asm volatile
 8009270:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009274:	b672      	cpsid	i
 8009276:	f383 8811 	msr	BASEPRI, r3
 800927a:	f3bf 8f6f 	isb	sy
 800927e:	f3bf 8f4f 	dsb	sy
 8009282:	b662      	cpsie	i
 8009284:	60fb      	str	r3, [r7, #12]
}
 8009286:	bf00      	nop
 8009288:	e7fe      	b.n	8009288 <pvPortMalloc+0x174>
	return pvReturn;
 800928a:	69fb      	ldr	r3, [r7, #28]
}
 800928c:	4618      	mov	r0, r3
 800928e:	3728      	adds	r7, #40	; 0x28
 8009290:	46bd      	mov	sp, r7
 8009292:	bd80      	pop	{r7, pc}
 8009294:	20004ba0 	.word	0x20004ba0
 8009298:	20004bac 	.word	0x20004bac
 800929c:	20004ba4 	.word	0x20004ba4
 80092a0:	20004b98 	.word	0x20004b98
 80092a4:	20004ba8 	.word	0x20004ba8

080092a8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80092a8:	b580      	push	{r7, lr}
 80092aa:	b086      	sub	sp, #24
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d04c      	beq.n	8009354 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80092ba:	2308      	movs	r3, #8
 80092bc:	425b      	negs	r3, r3
 80092be:	697a      	ldr	r2, [r7, #20]
 80092c0:	4413      	add	r3, r2
 80092c2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80092c4:	697b      	ldr	r3, [r7, #20]
 80092c6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80092c8:	693b      	ldr	r3, [r7, #16]
 80092ca:	685a      	ldr	r2, [r3, #4]
 80092cc:	4b23      	ldr	r3, [pc, #140]	; (800935c <vPortFree+0xb4>)
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	4013      	ands	r3, r2
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d10c      	bne.n	80092f0 <vPortFree+0x48>
	__asm volatile
 80092d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092da:	b672      	cpsid	i
 80092dc:	f383 8811 	msr	BASEPRI, r3
 80092e0:	f3bf 8f6f 	isb	sy
 80092e4:	f3bf 8f4f 	dsb	sy
 80092e8:	b662      	cpsie	i
 80092ea:	60fb      	str	r3, [r7, #12]
}
 80092ec:	bf00      	nop
 80092ee:	e7fe      	b.n	80092ee <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80092f0:	693b      	ldr	r3, [r7, #16]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d00c      	beq.n	8009312 <vPortFree+0x6a>
	__asm volatile
 80092f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092fc:	b672      	cpsid	i
 80092fe:	f383 8811 	msr	BASEPRI, r3
 8009302:	f3bf 8f6f 	isb	sy
 8009306:	f3bf 8f4f 	dsb	sy
 800930a:	b662      	cpsie	i
 800930c:	60bb      	str	r3, [r7, #8]
}
 800930e:	bf00      	nop
 8009310:	e7fe      	b.n	8009310 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009312:	693b      	ldr	r3, [r7, #16]
 8009314:	685a      	ldr	r2, [r3, #4]
 8009316:	4b11      	ldr	r3, [pc, #68]	; (800935c <vPortFree+0xb4>)
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	4013      	ands	r3, r2
 800931c:	2b00      	cmp	r3, #0
 800931e:	d019      	beq.n	8009354 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009320:	693b      	ldr	r3, [r7, #16]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	2b00      	cmp	r3, #0
 8009326:	d115      	bne.n	8009354 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009328:	693b      	ldr	r3, [r7, #16]
 800932a:	685a      	ldr	r2, [r3, #4]
 800932c:	4b0b      	ldr	r3, [pc, #44]	; (800935c <vPortFree+0xb4>)
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	43db      	mvns	r3, r3
 8009332:	401a      	ands	r2, r3
 8009334:	693b      	ldr	r3, [r7, #16]
 8009336:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009338:	f7fe fc7c 	bl	8007c34 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800933c:	693b      	ldr	r3, [r7, #16]
 800933e:	685a      	ldr	r2, [r3, #4]
 8009340:	4b07      	ldr	r3, [pc, #28]	; (8009360 <vPortFree+0xb8>)
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	4413      	add	r3, r2
 8009346:	4a06      	ldr	r2, [pc, #24]	; (8009360 <vPortFree+0xb8>)
 8009348:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800934a:	6938      	ldr	r0, [r7, #16]
 800934c:	f000 f86c 	bl	8009428 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8009350:	f7fe fc7e 	bl	8007c50 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009354:	bf00      	nop
 8009356:	3718      	adds	r7, #24
 8009358:	46bd      	mov	sp, r7
 800935a:	bd80      	pop	{r7, pc}
 800935c:	20004bac 	.word	0x20004bac
 8009360:	20004ba4 	.word	0x20004ba4

08009364 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009364:	b480      	push	{r7}
 8009366:	b085      	sub	sp, #20
 8009368:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800936a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800936e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009370:	4b27      	ldr	r3, [pc, #156]	; (8009410 <prvHeapInit+0xac>)
 8009372:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	f003 0307 	and.w	r3, r3, #7
 800937a:	2b00      	cmp	r3, #0
 800937c:	d00c      	beq.n	8009398 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	3307      	adds	r3, #7
 8009382:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	f023 0307 	bic.w	r3, r3, #7
 800938a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800938c:	68ba      	ldr	r2, [r7, #8]
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	1ad3      	subs	r3, r2, r3
 8009392:	4a1f      	ldr	r2, [pc, #124]	; (8009410 <prvHeapInit+0xac>)
 8009394:	4413      	add	r3, r2
 8009396:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800939c:	4a1d      	ldr	r2, [pc, #116]	; (8009414 <prvHeapInit+0xb0>)
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80093a2:	4b1c      	ldr	r3, [pc, #112]	; (8009414 <prvHeapInit+0xb0>)
 80093a4:	2200      	movs	r2, #0
 80093a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	68ba      	ldr	r2, [r7, #8]
 80093ac:	4413      	add	r3, r2
 80093ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80093b0:	2208      	movs	r2, #8
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	1a9b      	subs	r3, r3, r2
 80093b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	f023 0307 	bic.w	r3, r3, #7
 80093be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	4a15      	ldr	r2, [pc, #84]	; (8009418 <prvHeapInit+0xb4>)
 80093c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80093c6:	4b14      	ldr	r3, [pc, #80]	; (8009418 <prvHeapInit+0xb4>)
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	2200      	movs	r2, #0
 80093cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80093ce:	4b12      	ldr	r3, [pc, #72]	; (8009418 <prvHeapInit+0xb4>)
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	2200      	movs	r2, #0
 80093d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80093da:	683b      	ldr	r3, [r7, #0]
 80093dc:	68fa      	ldr	r2, [r7, #12]
 80093de:	1ad2      	subs	r2, r2, r3
 80093e0:	683b      	ldr	r3, [r7, #0]
 80093e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80093e4:	4b0c      	ldr	r3, [pc, #48]	; (8009418 <prvHeapInit+0xb4>)
 80093e6:	681a      	ldr	r2, [r3, #0]
 80093e8:	683b      	ldr	r3, [r7, #0]
 80093ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80093ec:	683b      	ldr	r3, [r7, #0]
 80093ee:	685b      	ldr	r3, [r3, #4]
 80093f0:	4a0a      	ldr	r2, [pc, #40]	; (800941c <prvHeapInit+0xb8>)
 80093f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80093f4:	683b      	ldr	r3, [r7, #0]
 80093f6:	685b      	ldr	r3, [r3, #4]
 80093f8:	4a09      	ldr	r2, [pc, #36]	; (8009420 <prvHeapInit+0xbc>)
 80093fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80093fc:	4b09      	ldr	r3, [pc, #36]	; (8009424 <prvHeapInit+0xc0>)
 80093fe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009402:	601a      	str	r2, [r3, #0]
}
 8009404:	bf00      	nop
 8009406:	3714      	adds	r7, #20
 8009408:	46bd      	mov	sp, r7
 800940a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940e:	4770      	bx	lr
 8009410:	20000f98 	.word	0x20000f98
 8009414:	20004b98 	.word	0x20004b98
 8009418:	20004ba0 	.word	0x20004ba0
 800941c:	20004ba8 	.word	0x20004ba8
 8009420:	20004ba4 	.word	0x20004ba4
 8009424:	20004bac 	.word	0x20004bac

08009428 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009428:	b480      	push	{r7}
 800942a:	b085      	sub	sp, #20
 800942c:	af00      	add	r7, sp, #0
 800942e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009430:	4b28      	ldr	r3, [pc, #160]	; (80094d4 <prvInsertBlockIntoFreeList+0xac>)
 8009432:	60fb      	str	r3, [r7, #12]
 8009434:	e002      	b.n	800943c <prvInsertBlockIntoFreeList+0x14>
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	60fb      	str	r3, [r7, #12]
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	687a      	ldr	r2, [r7, #4]
 8009442:	429a      	cmp	r2, r3
 8009444:	d8f7      	bhi.n	8009436 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	685b      	ldr	r3, [r3, #4]
 800944e:	68ba      	ldr	r2, [r7, #8]
 8009450:	4413      	add	r3, r2
 8009452:	687a      	ldr	r2, [r7, #4]
 8009454:	429a      	cmp	r2, r3
 8009456:	d108      	bne.n	800946a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	685a      	ldr	r2, [r3, #4]
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	685b      	ldr	r3, [r3, #4]
 8009460:	441a      	add	r2, r3
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	685b      	ldr	r3, [r3, #4]
 8009472:	68ba      	ldr	r2, [r7, #8]
 8009474:	441a      	add	r2, r3
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	429a      	cmp	r2, r3
 800947c:	d118      	bne.n	80094b0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	681a      	ldr	r2, [r3, #0]
 8009482:	4b15      	ldr	r3, [pc, #84]	; (80094d8 <prvInsertBlockIntoFreeList+0xb0>)
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	429a      	cmp	r2, r3
 8009488:	d00d      	beq.n	80094a6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	685a      	ldr	r2, [r3, #4]
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	685b      	ldr	r3, [r3, #4]
 8009494:	441a      	add	r2, r3
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	681a      	ldr	r2, [r3, #0]
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	601a      	str	r2, [r3, #0]
 80094a4:	e008      	b.n	80094b8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80094a6:	4b0c      	ldr	r3, [pc, #48]	; (80094d8 <prvInsertBlockIntoFreeList+0xb0>)
 80094a8:	681a      	ldr	r2, [r3, #0]
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	601a      	str	r2, [r3, #0]
 80094ae:	e003      	b.n	80094b8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	681a      	ldr	r2, [r3, #0]
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80094b8:	68fa      	ldr	r2, [r7, #12]
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	429a      	cmp	r2, r3
 80094be:	d002      	beq.n	80094c6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	687a      	ldr	r2, [r7, #4]
 80094c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80094c6:	bf00      	nop
 80094c8:	3714      	adds	r7, #20
 80094ca:	46bd      	mov	sp, r7
 80094cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d0:	4770      	bx	lr
 80094d2:	bf00      	nop
 80094d4:	20004b98 	.word	0x20004b98
 80094d8:	20004ba0 	.word	0x20004ba0

080094dc <__libc_init_array>:
 80094dc:	b570      	push	{r4, r5, r6, lr}
 80094de:	4d0d      	ldr	r5, [pc, #52]	; (8009514 <__libc_init_array+0x38>)
 80094e0:	4c0d      	ldr	r4, [pc, #52]	; (8009518 <__libc_init_array+0x3c>)
 80094e2:	1b64      	subs	r4, r4, r5
 80094e4:	10a4      	asrs	r4, r4, #2
 80094e6:	2600      	movs	r6, #0
 80094e8:	42a6      	cmp	r6, r4
 80094ea:	d109      	bne.n	8009500 <__libc_init_array+0x24>
 80094ec:	4d0b      	ldr	r5, [pc, #44]	; (800951c <__libc_init_array+0x40>)
 80094ee:	4c0c      	ldr	r4, [pc, #48]	; (8009520 <__libc_init_array+0x44>)
 80094f0:	f000 f82e 	bl	8009550 <_init>
 80094f4:	1b64      	subs	r4, r4, r5
 80094f6:	10a4      	asrs	r4, r4, #2
 80094f8:	2600      	movs	r6, #0
 80094fa:	42a6      	cmp	r6, r4
 80094fc:	d105      	bne.n	800950a <__libc_init_array+0x2e>
 80094fe:	bd70      	pop	{r4, r5, r6, pc}
 8009500:	f855 3b04 	ldr.w	r3, [r5], #4
 8009504:	4798      	blx	r3
 8009506:	3601      	adds	r6, #1
 8009508:	e7ee      	b.n	80094e8 <__libc_init_array+0xc>
 800950a:	f855 3b04 	ldr.w	r3, [r5], #4
 800950e:	4798      	blx	r3
 8009510:	3601      	adds	r6, #1
 8009512:	e7f2      	b.n	80094fa <__libc_init_array+0x1e>
 8009514:	0800bfbc 	.word	0x0800bfbc
 8009518:	0800bfbc 	.word	0x0800bfbc
 800951c:	0800bfbc 	.word	0x0800bfbc
 8009520:	0800bfc0 	.word	0x0800bfc0

08009524 <memcpy>:
 8009524:	440a      	add	r2, r1
 8009526:	4291      	cmp	r1, r2
 8009528:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800952c:	d100      	bne.n	8009530 <memcpy+0xc>
 800952e:	4770      	bx	lr
 8009530:	b510      	push	{r4, lr}
 8009532:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009536:	f803 4f01 	strb.w	r4, [r3, #1]!
 800953a:	4291      	cmp	r1, r2
 800953c:	d1f9      	bne.n	8009532 <memcpy+0xe>
 800953e:	bd10      	pop	{r4, pc}

08009540 <memset>:
 8009540:	4402      	add	r2, r0
 8009542:	4603      	mov	r3, r0
 8009544:	4293      	cmp	r3, r2
 8009546:	d100      	bne.n	800954a <memset+0xa>
 8009548:	4770      	bx	lr
 800954a:	f803 1b01 	strb.w	r1, [r3], #1
 800954e:	e7f9      	b.n	8009544 <memset+0x4>

08009550 <_init>:
 8009550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009552:	bf00      	nop
 8009554:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009556:	bc08      	pop	{r3}
 8009558:	469e      	mov	lr, r3
 800955a:	4770      	bx	lr

0800955c <_fini>:
 800955c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800955e:	bf00      	nop
 8009560:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009562:	bc08      	pop	{r3}
 8009564:	469e      	mov	lr, r3
 8009566:	4770      	bx	lr
