
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.111505                       # Number of seconds simulated
sim_ticks                                1111504659500                       # Number of ticks simulated
final_tick                               1111504659500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 684947                       # Simulator instruction rate (inst/s)
host_op_rate                                  1111579                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1513296095                       # Simulator tick rate (ticks/s)
host_mem_usage                                 665032                       # Number of bytes of host memory used
host_seconds                                   734.49                       # Real time elapsed on the host
sim_insts                                   503088760                       # Number of instructions simulated
sim_ops                                     816446101                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1111504659500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        18515136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18537856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     17040512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17040512                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           289299                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              289654                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        266258                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             266258                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              20441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           16657722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              16678163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         20441                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            20441                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        15331031                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             15331031                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        15331031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             20441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          16657722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             32009194                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1111504659500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1111504659500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   238245989                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    64374659                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5921                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           999                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1111504659500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1111504659500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   673335193                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1111504659500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2223009319                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   503088760                       # Number of instructions committed
system.cpu.committedOps                     816446101                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             811629982                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1967                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     9452832                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     46565887                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    811629982                       # number of integer instructions
system.cpu.num_fp_insts                          1967                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1822855591                       # number of times the integer registers were read
system.cpu.num_int_register_writes          704741291                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3779                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            297557760                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           279904578                       # number of times the CC registers were written
system.cpu.num_mem_refs                     302620643                       # number of memory refs
system.cpu.num_load_insts                   238245985                       # Number of load instructions
system.cpu.num_store_insts                   64374658                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2223009319                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          60772143                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1362109      0.17%      0.17% # Class of executed instruction
system.cpu.op_class::IntAlu                 504014339     61.73%     61.90% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     61.90% # Class of executed instruction
system.cpu.op_class::IntDiv                   8448046      1.03%     62.93% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::MemRead                238245917     29.18%     92.12% # Class of executed instruction
system.cpu.op_class::MemWrite                64374231      7.88%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  816446101                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1111504659500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.827955                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           302620648                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682610                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            443.328765                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            768500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.827955                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999664                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999664                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          422                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         605923906                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        605923906                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1111504659500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    237629890                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       237629890                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     64096876                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       64096876                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     301726766                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        301726766                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    301726766                       # number of overall hits
system.cpu.dcache.overall_hits::total       301726766                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       616099                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        616099                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       277783                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       277783                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       893882                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         893882                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       893882                       # number of overall misses
system.cpu.dcache.overall_misses::total        893882                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 112730788000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 112730788000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  23645525500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23645525500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 136376313500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 136376313500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 136376313500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 136376313500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    238245989                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    238245989                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     64374659                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     64374659                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    302620648                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    302620648                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    302620648                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    302620648                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002586                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002586                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004315                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004315                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002954                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002954                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002954                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002954                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 182975.119258                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 182975.119258                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 85122.291501                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85122.291501                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 152566.349362                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 152566.349362                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 152566.349362                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 152566.349362                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       657503                       # number of writebacks
system.cpu.dcache.writebacks::total            657503                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       616099                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       616099                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       277783                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       277783                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       893882                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       893882                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       893882                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       893882                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 112114689000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 112114689000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  23367742500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23367742500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 135482431500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 135482431500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 135482431500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 135482431500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002586                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002586                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004315                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004315                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002954                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002954                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002954                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002954                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 181975.119258                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 181975.119258                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 84122.291501                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84122.291501                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 151566.349362                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 151566.349362                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 151566.349362                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 151566.349362                       # average overall mshr miss latency
system.cpu.dcache.replacements                 682098                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1111504659500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1111504659500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1111504659500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           281.488952                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           673335193                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               355                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1896718.853521                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            448500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   281.488952                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.549783                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.549783                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          311                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          273                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1346670741                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1346670741                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1111504659500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    673334838                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       673334838                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     673334838                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        673334838                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    673334838                       # number of overall hits
system.cpu.icache.overall_hits::total       673334838                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          355                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           355                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          355                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            355                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          355                       # number of overall misses
system.cpu.icache.overall_misses::total           355                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     66746000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     66746000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     66746000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     66746000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     66746000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     66746000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    673335193                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    673335193                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    673335193                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    673335193                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    673335193                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    673335193                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 188016.901408                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 188016.901408                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 188016.901408                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 188016.901408                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 188016.901408                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 188016.901408                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           44                       # number of writebacks
system.cpu.icache.writebacks::total                44                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          355                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          355                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          355                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          355                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     66391000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     66391000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     66391000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     66391000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     66391000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     66391000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 187016.901408                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 187016.901408                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 187016.901408                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 187016.901408                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 187016.901408                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 187016.901408                       # average overall mshr miss latency
system.cpu.icache.replacements                     44                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1111504659500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1111504659500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1111504659500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.679371                       # Cycle average of tags in use
system.l2.tags.total_refs                     1576379                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    518839                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.038282                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    438000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.014464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.905661                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2043.759245                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000495                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.997929                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998867                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1523                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13129871                       # Number of tag accesses
system.l2.tags.data_accesses                 13129871                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1111504659500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       657503                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657503                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           44                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               44                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data            211272                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               211272                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3075                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3075                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data         161154                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            161154                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                164229                       # number of demand (read+write) hits
system.l2.demand_hits::total                   164229                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               164229                       # number of overall hits
system.l2.overall_hits::total                  164229                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            63436                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               63436                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              355                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       454945                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          454945                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              518381                       # number of demand (read+write) misses
system.l2.demand_misses::total                 518736                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                355                       # number of overall misses
system.l2.overall_misses::cpu.data             518381                       # number of overall misses
system.l2.overall_misses::total                518736                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  20700424500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20700424500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     65855500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65855500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 109498423500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 109498423500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      65855500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  130198848000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     130264703500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     65855500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 130198848000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    130264703500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       657503                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657503                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           44                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           44                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data        211272                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           211272                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          66511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       616099                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        616099                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            682610                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               682965                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           682610                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              682965                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.953767                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.953767                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.738428                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.738428                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.759410                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.759535                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.759410                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.759535                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 326319.826282                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 326319.826282                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 185508.450704                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 185508.450704                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 240684.969612                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 240684.969612                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 185508.450704                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 251164.390670                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 251119.458646                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 185508.450704                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 251164.390670                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 251119.458646                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               508008                       # number of writebacks
system.l2.writebacks::total                    508008                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        63436                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          63436                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       454945                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       454945                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         518381                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            518736                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        518381                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           518736                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  20066064500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  20066064500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     62305500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     62305500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 104948973500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 104948973500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     62305500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 125015038000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 125077343500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     62305500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 125015038000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 125077343500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.953767                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.953767                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.738428                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.738428                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.759410                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.759535                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.759410                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.759535                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 316319.826282                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 316319.826282                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 175508.450704                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 175508.450704                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 230684.969612                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 230684.969612                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 175508.450704                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 241164.390670                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 241119.458646                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 175508.450704                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 241164.390670                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 241119.458646                       # average overall mshr miss latency
system.l2.replacements                         516791                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1111504659500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 16158.534633                       # Cycle average of tags in use
system.l3.tags.total_refs                     1034857                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    317699                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      3.257351                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      558.308476                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          6.442218                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      15593.783939                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.034076                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000393                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.951769                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.986239                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16319                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   2388001                       # Number of tag accesses
system.l3.tags.data_accesses                  2388001                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1111504659500                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       508008                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           508008                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                662                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   662                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data         228420                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            228420                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                229082                       # number of demand (read+write) hits
system.l3.demand_hits::total                   229082                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               229082                       # number of overall hits
system.l3.overall_hits::total                  229082                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            62774                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               62774                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          355                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       226525                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          226880                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              289299                       # number of demand (read+write) misses
system.l3.demand_misses::total                 289654                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                355                       # number of overall misses
system.l3.overall_misses::cpu.data             289299                       # number of overall misses
system.l3.overall_misses::total                289654                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data  19386746500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   19386746500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     58578000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data  95603651000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  95662229000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      58578000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  114990397500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     115048975500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     58578000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 114990397500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    115048975500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       508008                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       508008                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          63436                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             63436                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          355                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       454945                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        455300                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            518381                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               518736                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           518381                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              518736                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.989564                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.989564                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.497917                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.498309                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.558082                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.558384                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.558082                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.558384                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 308834.015675                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 308834.015675                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 165008.450704                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 422044.591105                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 421642.405677                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 165008.450704                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 397479.415760                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 397194.499299                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 165008.450704                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 397479.415760                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 397194.499299                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               266258                       # number of writebacks
system.l3.writebacks::total                    266258                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks          294                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           294                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        62774                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          62774                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          355                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       226525                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       226880                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         289299                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            289654                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        289299                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           289654                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data  18131266500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  18131266500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     51478000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  91073151000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  91124629000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     51478000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 109204417500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 109255895500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     51478000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 109204417500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 109255895500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.989564                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.989564                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.497917                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.498309                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.558082                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.558384                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.558082                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.558384                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 288834.015675                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 288834.015675                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 145008.450704                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 402044.591105                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 401642.405677                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 145008.450704                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 377479.415760                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 377194.499299                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 145008.450704                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 377479.415760                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 377194.499299                       # average overall mshr miss latency
system.l3.replacements                         301315                       # number of replacements
system.membus.snoop_filter.tot_requests        571432                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       281778                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1111504659500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             226880                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       266258                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6730                       # Transaction distribution
system.membus.trans_dist::ReadExReq             62774                       # Transaction distribution
system.membus.trans_dist::ReadExResp            62774                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        226880                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       852296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       852296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 852296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     35578368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     35578368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                35578368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            289654                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  289654    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              289654                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1636464000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1448270000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1576379                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       893414                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           9145                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         9145                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1111504659500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            616454                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1431769                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           44                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           68435                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          211272                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         211272                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66511                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66511                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           355                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       616099                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2469862                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2470616                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85767232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85792768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          818106                       # Total snoops (count)
system.tol2bus.snoopTraffic                  49553024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1712343                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005341                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.072884                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1703198     99.47%     99.47% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9145      0.53%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1712343                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1445736500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            532500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1129551000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
