// Seed: 3903574870
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout logic [7:0] id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = id_4[1];
  wire id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  module_0 modCall_1 (
      id_16,
      id_11,
      id_18,
      id_4,
      id_2,
      id_14,
      id_6,
      id_11
  );
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout logic [7:0] id_4;
  input wire id_3;
  output supply1 id_2;
  inout wire id_1;
  assign id_2 = 1'b0;
  assign id_4[-1] = id_11;
endmodule
