Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Mar 21 23:40:58 2025
| Host         : gtr running 64-bit Ubuntu 24.10
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file simple_hdmi_wrapper_timing_summary_routed.rpt -pb simple_hdmi_wrapper_timing_summary_routed.pb -rpx simple_hdmi_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : simple_hdmi_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description            Violations  
---------  ----------------  ---------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree  1           
TIMING-16  Warning           Large setup violation  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.279     -139.746                     36                30786        0.017        0.000                      0                30786        0.538        0.000                       0                 11064  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_fpga_0            {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 6.734}        13.468          74.250          
  clk_out2_clk_wiz_0  {0.000 1.347}        2.694           371.250         
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                  7.519        0.000                      0                   48        0.122        0.000                      0                   48        3.000        0.000                       0                    38  
  clk_out1_clk_wiz_0        5.480        0.000                      0                30728        0.017        0.000                      0                30728        5.484        0.000                       0                 11013  
  clk_out2_clk_wiz_0                                                                                                                                                    0.538        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0          clk_out1_clk_wiz_0       -4.279     -139.746                     36                   36        0.097        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                  clk_fpga_0          
(none)              clk_fpga_0          clk_out1_clk_wiz_0  
(none)              clk_out1_clk_wiz_0  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.519ns  (required time - arrival time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 1.752ns (75.175%)  route 0.579ns (24.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.907     3.201    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X66Y106        SRL16E                                       r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y106        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     4.829 r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.579     5.408    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/Q
    SLICE_X64Y106        LUT3 (Prop_lut3_I2_O)        0.124     5.532 r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     5.532    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X64Y106        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.715    12.894    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X64Y106        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.282    13.176    
                         clock uncertainty           -0.154    13.022    
    SLICE_X64Y106        FDRE (Setup_fdre_C_D)        0.029    13.051    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         13.051    
                         arrival time                          -5.532    
  -------------------------------------------------------------------
                         slack                                  7.519    

Slack (MET) :             7.667ns  (required time - arrival time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.580ns (33.621%)  route 1.145ns (66.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.907     3.201    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X64Y104        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y104        FDRE (Prop_fdre_C_Q)         0.456     3.657 f  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     4.167    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X64Y104        LUT1 (Prop_lut1_I0_O)        0.124     4.291 r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.635     4.926    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X65Y103        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.715    12.894    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X65Y103        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.282    13.176    
                         clock uncertainty           -0.154    13.022    
    SLICE_X65Y103        FDRE (Setup_fdre_C_R)       -0.429    12.593    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                         12.593    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                  7.667    

Slack (MET) :             7.667ns  (required time - arrival time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.580ns (33.621%)  route 1.145ns (66.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.907     3.201    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X64Y104        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y104        FDRE (Prop_fdre_C_Q)         0.456     3.657 f  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     4.167    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X64Y104        LUT1 (Prop_lut1_I0_O)        0.124     4.291 r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.635     4.926    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X65Y103        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.715    12.894    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X65Y103        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.282    13.176    
                         clock uncertainty           -0.154    13.022    
    SLICE_X65Y103        FDRE (Setup_fdre_C_R)       -0.429    12.593    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                         12.593    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                  7.667    

Slack (MET) :             7.667ns  (required time - arrival time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.580ns (33.621%)  route 1.145ns (66.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.907     3.201    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X64Y104        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y104        FDRE (Prop_fdre_C_Q)         0.456     3.657 f  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     4.167    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X64Y104        LUT1 (Prop_lut1_I0_O)        0.124     4.291 r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.635     4.926    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X65Y103        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.715    12.894    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X65Y103        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.282    13.176    
                         clock uncertainty           -0.154    13.022    
    SLICE_X65Y103        FDRE (Setup_fdre_C_R)       -0.429    12.593    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         12.593    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                  7.667    

Slack (MET) :             7.667ns  (required time - arrival time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.580ns (33.621%)  route 1.145ns (66.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.907     3.201    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X64Y104        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y104        FDRE (Prop_fdre_C_Q)         0.456     3.657 f  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     4.167    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X64Y104        LUT1 (Prop_lut1_I0_O)        0.124     4.291 r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.635     4.926    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X65Y103        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.715    12.894    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X65Y103        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.282    13.176    
                         clock uncertainty           -0.154    13.022    
    SLICE_X65Y103        FDRE (Setup_fdre_C_R)       -0.429    12.593    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                         12.593    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                  7.667    

Slack (MET) :             7.667ns  (required time - arrival time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.580ns (33.621%)  route 1.145ns (66.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.907     3.201    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X64Y104        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y104        FDRE (Prop_fdre_C_Q)         0.456     3.657 f  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     4.167    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X64Y104        LUT1 (Prop_lut1_I0_O)        0.124     4.291 r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.635     4.926    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X65Y103        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.715    12.894    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X65Y103        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.282    13.176    
                         clock uncertainty           -0.154    13.022    
    SLICE_X65Y103        FDRE (Setup_fdre_C_R)       -0.429    12.593    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                         12.593    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                  7.667    

Slack (MET) :             7.667ns  (required time - arrival time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.580ns (33.621%)  route 1.145ns (66.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.907     3.201    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X64Y104        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y104        FDRE (Prop_fdre_C_Q)         0.456     3.657 f  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     4.167    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X64Y104        LUT1 (Prop_lut1_I0_O)        0.124     4.291 r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.635     4.926    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X65Y103        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.715    12.894    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X65Y103        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.282    13.176    
                         clock uncertainty           -0.154    13.022    
    SLICE_X65Y103        FDRE (Setup_fdre_C_R)       -0.429    12.593    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         12.593    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                  7.667    

Slack (MET) :             7.793ns  (required time - arrival time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.580ns (29.493%)  route 1.387ns (70.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.907     3.201    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X63Y101        FDSE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDSE (Prop_fdse_C_Q)         0.456     3.657 f  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.819     4.476    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/Pr_out
    SLICE_X59Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.600 r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=3, routed)           0.567     5.168    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ_n_4
    SLICE_X60Y102        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.715    12.894    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y102        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                         clock pessimism              0.282    13.176    
                         clock uncertainty           -0.154    13.022    
    SLICE_X60Y102        FDRE (Setup_fdre_C_D)       -0.061    12.961    simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1
  -------------------------------------------------------------------
                         required time                         12.961    
                         arrival time                          -5.168    
  -------------------------------------------------------------------
                         slack                                  7.793    

Slack (MET) :             7.804ns  (required time - arrival time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/pr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.610ns (34.423%)  route 1.162ns (65.577%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.907     3.201    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X63Y101        FDSE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDSE (Prop_fdse_C_Q)         0.456     3.657 r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.819     4.476    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/Pr_out
    SLICE_X59Y101        LUT2 (Prop_lut2_I0_O)        0.154     4.630 r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/pr_i_1/O
                         net (fo=1, routed)           0.343     4.973    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/pr_i_1_n_0
    SLICE_X63Y101        FDSE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/pr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.715    12.894    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X63Y101        FDSE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/pr_reg/C
                         clock pessimism              0.307    13.201    
                         clock uncertainty           -0.154    13.047    
    SLICE_X63Y101        FDSE (Setup_fdse_C_D)       -0.270    12.777    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                         12.777    
                         arrival time                          -4.973    
  -------------------------------------------------------------------
                         slack                                  7.804    

Slack (MET) :             7.894ns  (required time - arrival time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/pr_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.456ns (31.165%)  route 1.007ns (68.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.907     3.201    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X64Y106        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y106        FDRE (Prop_fdre_C_Q)         0.456     3.657 r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.007     4.664    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/lpf_int
    SLICE_X63Y101        FDSE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/pr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.715    12.894    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X63Y101        FDSE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/pr_reg/C
                         clock pessimism              0.247    13.141    
                         clock uncertainty           -0.154    12.987    
    SLICE_X63Y101        FDSE (Setup_fdse_C_S)       -0.429    12.558    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                         12.558    
                         arrival time                          -4.664    
  -------------------------------------------------------------------
                         slack                                  7.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.661     0.997    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X63Y106        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.141     1.138 r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.194    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X63Y106        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.934     1.300    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X63Y106        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.303     0.997    
    SLICE_X63Y106        FDRE (Hold_fdre_C_D)         0.075     1.072    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.661     0.997    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X63Y103        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.141     1.138 r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.194    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/Q
    SLICE_X63Y103        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.934     1.300    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X63Y103        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.303     0.997    
    SLICE_X63Y103        FDRE (Hold_fdre_C_D)         0.075     1.072    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.661     0.997    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X63Y106        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.141     1.138 r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067     1.205    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/p_1_in
    SLICE_X63Y106        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.934     1.300    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X63Y106        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism             -0.303     0.997    
    SLICE_X63Y106        FDRE (Hold_fdre_C_D)         0.078     1.075    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.765%)  route 0.093ns (33.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.661     0.997    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X65Y103        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDRE (Prop_fdre_C_Q)         0.141     1.138 r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.093     1.231    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/seq_cnt[3]
    SLICE_X64Y103        LUT4 (Prop_lut4_I1_O)        0.045     1.276 r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.276    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/p_3_out[0]
    SLICE_X64Y103        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.934     1.300    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X64Y103        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism             -0.290     1.010    
    SLICE_X64Y103        FDRE (Hold_fdre_C_D)         0.092     1.102    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.226ns (81.235%)  route 0.052ns (18.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.661     0.997    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X63Y106        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.128     1.125 r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.052     1.177    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X63Y106        LUT5 (Prop_lut5_I4_O)        0.098     1.275 r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.275    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X63Y106        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.934     1.300    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X63Y106        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.303     0.997    
    SLICE_X63Y106        FDRE (Hold_fdre_C_D)         0.092     1.089    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.661     0.997    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y106        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y106        FDRE (Prop_fdre_C_Q)         0.148     1.145 r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.073     1.218    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_2_in3_in
    SLICE_X62Y106        LUT5 (Prop_lut5_I2_O)        0.098     1.316 r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.316    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X62Y106        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.934     1.300    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y106        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.303     0.997    
    SLICE_X62Y106        FDRE (Hold_fdre_C_D)         0.120     1.117    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.577%)  route 0.130ns (38.423%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.661     0.997    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y106        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y106        FDRE (Prop_fdre_C_Q)         0.164     1.161 r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.130     1.291    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr
    SLICE_X64Y106        LUT3 (Prop_lut3_I0_O)        0.045     1.336 r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.336    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X64Y106        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.934     1.300    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X64Y106        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism             -0.268     1.032    
    SLICE_X64Y106        FDRE (Hold_fdre_C_D)         0.091     1.123    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.661     0.997    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X63Y103        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.128     1.125 r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119     1.244    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2
    SLICE_X63Y103        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.934     1.300    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X63Y103        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism             -0.303     0.997    
    SLICE_X63Y103        FDRE (Hold_fdre_C_D)         0.017     1.014    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.662     0.998    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X64Y102        FDSE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y102        FDSE (Prop_fdse_C_Q)         0.141     1.139 r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.173     1.312    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/MB_out
    SLICE_X64Y102        LUT2 (Prop_lut2_I0_O)        0.042     1.354 r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.000     1.354    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/from_sys_i_1_n_0
    SLICE_X64Y102        FDSE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.935     1.301    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X64Y102        FDSE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
                         clock pessimism             -0.303     0.998    
    SLICE_X64Y102        FDSE (Hold_fdse_C_D)         0.107     1.105    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.661     0.997    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X65Y103        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDRE (Prop_fdre_C_Q)         0.141     1.138 r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.179     1.317    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X65Y103        LUT3 (Prop_lut3_I1_O)        0.042     1.359 r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int[2]_i_1/O
                         net (fo=1, routed)           0.000     1.359    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int0[2]
    SLICE_X65Y103        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.934     1.300    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X65Y103        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism             -0.303     0.997    
    SLICE_X65Y103        FDRE (Hold_fdre_C_D)         0.107     1.104    simple_hdmi_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y100    simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X59Y101    simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X60Y102    simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X63Y106    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X63Y106    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X63Y106    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X62Y106    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X62Y106    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X66Y106    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X66Y106    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y100    simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y100    simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X59Y101    simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X59Y101    simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y102    simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y102    simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X66Y106    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X66Y106    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y100    simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y100    simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X59Y101    simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X59Y101    simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y102    simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y102    simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.484ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 simple_hdmi_i/hdmi_top_0/inst/hdmi/true_hdmi_output.video_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/acc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.919ns  (logic 2.040ns (25.761%)  route 5.879ns (74.239%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns = ( 16.374 - 13.468 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.722     3.019    simple_hdmi_i/hdmi_top_0/inst/hdmi/clk_out1
    SLICE_X84Y90         FDRE                                         r  simple_hdmi_i/hdmi_top_0/inst/hdmi/true_hdmi_output.video_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y90         FDRE (Prop_fdre_C_Q)         0.456     3.475 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/true_hdmi_output.video_data_reg[2]/Q
                         net (fo=10, routed)          1.163     4.638    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/video_data[2]
    SLICE_X84Y97         LUT3 (Prop_lut3_I2_O)        0.152     4.790 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/tmds[8]_i_5/O
                         net (fo=1, routed)           0.821     5.610    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/tmds[8]_i_5_n_0
    SLICE_X84Y96         LUT6 (Prop_lut6_I0_O)        0.326     5.936 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/tmds[8]_i_2/O
                         net (fo=18, routed)          0.769     6.705    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/tmds[8]_i_2_n_0
    SLICE_X86Y99         LUT5 (Prop_lut5_I4_O)        0.124     6.829 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/acc[1]_i_9/O
                         net (fo=8, routed)           0.864     7.693    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/acc[1]_i_9_n_0
    SLICE_X87Y99         LUT4 (Prop_lut4_I1_O)        0.152     7.845 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/acc[4]_i_6/O
                         net (fo=4, routed)           0.985     8.831    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/acc[4]_i_6_n_0
    SLICE_X86Y100        LUT3 (Prop_lut3_I0_O)        0.352     9.183 f  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/acc[4]_i_11/O
                         net (fo=1, routed)           0.447     9.630    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/acc[4]_i_11_n_0
    SLICE_X86Y99         LUT6 (Prop_lut6_I2_O)        0.328     9.958 f  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/acc[4]_i_5/O
                         net (fo=1, routed)           0.830    10.788    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/acc[4]_i_5_n_0
    SLICE_X86Y100        LUT4 (Prop_lut4_I3_O)        0.150    10.938 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/acc[4]_i_2/O
                         net (fo=1, routed)           0.000    10.938    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/p_0_in__0[4]
    SLICE_X86Y100        FDRE                                         r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/acc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.647 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.612    16.260    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    14.559    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.650 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.724    16.374    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/clk_out1
    SLICE_X86Y100        FDRE                                         r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/acc_reg[4]/C
                         clock pessimism              0.129    16.503    
                         clock uncertainty           -0.203    16.300    
    SLICE_X86Y100        FDRE (Setup_fdre_C_D)        0.118    16.418    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[0].tmds_channel/acc_reg[4]
  -------------------------------------------------------------------
                         required time                         16.418    
                         arrival time                         -10.938    
  -------------------------------------------------------------------
                         slack                                  5.480    

Slack (MET) :             5.539ns  (required time - arrival time)
  Source:                 simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            simple_hdmi_i/hdmi_top_0/inst/rgb_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.015ns  (logic 0.857ns (12.217%)  route 6.158ns (87.783%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 16.186 - 13.468 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.634     2.931    simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X52Y66         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456     3.387 f  simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state_reg[1]/Q
                         net (fo=11, routed)          3.085     6.472    simple_hdmi_i/hdmi_top_0/inst/hdmi/vid_tvalid
    SLICE_X81Y100        LUT6 (Prop_lut6_I5_O)        0.124     6.596 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tready_i_4/O
                         net (fo=2, routed)           0.419     7.015    simple_hdmi_i/hdmi_top_0/inst/hdmi/tready_i_4_n_0
    SLICE_X81Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.139 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tready_i_2/O
                         net (fo=4, routed)           0.892     8.031    simple_hdmi_i/hdmi_top_0/inst/hdmi/tready_i_2_n_0
    SLICE_X81Y94         LUT5 (Prop_lut5_I2_O)        0.153     8.184 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/rgb[23]_i_1/O
                         net (fo=24, routed)          1.762     9.946    simple_hdmi_i/hdmi_top_0/inst/hdmi_n_3
    SLICE_X66Y67         FDRE                                         r  simple_hdmi_i/hdmi_top_0/inst/rgb_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.647 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.612    16.260    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    14.559    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.650 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.536    16.186    simple_hdmi_i/hdmi_top_0/inst/clk_out1
    SLICE_X66Y67         FDRE                                         r  simple_hdmi_i/hdmi_top_0/inst/rgb_reg[16]/C
                         clock pessimism              0.229    16.415    
                         clock uncertainty           -0.203    16.212    
    SLICE_X66Y67         FDRE (Setup_fdre_C_R)       -0.727    15.485    simple_hdmi_i/hdmi_top_0/inst/rgb_reg[16]
  -------------------------------------------------------------------
                         required time                         15.485    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                  5.539    

Slack (MET) :             5.539ns  (required time - arrival time)
  Source:                 simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            simple_hdmi_i/hdmi_top_0/inst/rgb_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.015ns  (logic 0.857ns (12.217%)  route 6.158ns (87.783%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 16.186 - 13.468 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.634     2.931    simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X52Y66         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456     3.387 f  simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state_reg[1]/Q
                         net (fo=11, routed)          3.085     6.472    simple_hdmi_i/hdmi_top_0/inst/hdmi/vid_tvalid
    SLICE_X81Y100        LUT6 (Prop_lut6_I5_O)        0.124     6.596 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tready_i_4/O
                         net (fo=2, routed)           0.419     7.015    simple_hdmi_i/hdmi_top_0/inst/hdmi/tready_i_4_n_0
    SLICE_X81Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.139 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tready_i_2/O
                         net (fo=4, routed)           0.892     8.031    simple_hdmi_i/hdmi_top_0/inst/hdmi/tready_i_2_n_0
    SLICE_X81Y94         LUT5 (Prop_lut5_I2_O)        0.153     8.184 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/rgb[23]_i_1/O
                         net (fo=24, routed)          1.762     9.946    simple_hdmi_i/hdmi_top_0/inst/hdmi_n_3
    SLICE_X66Y67         FDRE                                         r  simple_hdmi_i/hdmi_top_0/inst/rgb_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.647 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.612    16.260    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    14.559    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.650 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.536    16.186    simple_hdmi_i/hdmi_top_0/inst/clk_out1
    SLICE_X66Y67         FDRE                                         r  simple_hdmi_i/hdmi_top_0/inst/rgb_reg[8]/C
                         clock pessimism              0.229    16.415    
                         clock uncertainty           -0.203    16.212    
    SLICE_X66Y67         FDRE (Setup_fdre_C_R)       -0.727    15.485    simple_hdmi_i/hdmi_top_0/inst/rgb_reg[8]
  -------------------------------------------------------------------
                         required time                         15.485    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                  5.539    

Slack (MET) :             5.543ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.053ns  (logic 0.670ns (9.500%)  route 6.383ns (90.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 16.307 - 13.468 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.827     3.124    <hidden>
    SLICE_X34Y124        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y124        FDRE (Prop_fdre_C_Q)         0.518     3.642 r  <hidden>
                         net (fo=82, routed)          5.754     9.396    <hidden>
    SLICE_X40Y100        LUT2 (Prop_lut2_I0_O)        0.152     9.548 r  <hidden>
                         net (fo=4, routed)           0.629    10.177    <hidden>
    SLICE_X40Y102        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.647 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.612    16.260    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    14.559    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.650 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.657    16.307    <hidden>
    SLICE_X40Y102        FDRE                                         r  <hidden>
                         clock pessimism              0.247    16.554    
                         clock uncertainty           -0.203    16.351    
    SLICE_X40Y102        FDRE (Setup_fdre_C_R)       -0.631    15.720    <hidden>
  -------------------------------------------------------------------
                         required time                         15.720    
                         arrival time                         -10.177    
  -------------------------------------------------------------------
                         slack                                  5.543    

Slack (MET) :             5.543ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.053ns  (logic 0.670ns (9.500%)  route 6.383ns (90.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 16.307 - 13.468 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.827     3.124    <hidden>
    SLICE_X34Y124        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y124        FDRE (Prop_fdre_C_Q)         0.518     3.642 r  <hidden>
                         net (fo=82, routed)          5.754     9.396    <hidden>
    SLICE_X40Y100        LUT2 (Prop_lut2_I0_O)        0.152     9.548 r  <hidden>
                         net (fo=4, routed)           0.629    10.177    <hidden>
    SLICE_X40Y102        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.647 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.612    16.260    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    14.559    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.650 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.657    16.307    <hidden>
    SLICE_X40Y102        FDRE                                         r  <hidden>
                         clock pessimism              0.247    16.554    
                         clock uncertainty           -0.203    16.351    
    SLICE_X40Y102        FDRE (Setup_fdre_C_R)       -0.631    15.720    <hidden>
  -------------------------------------------------------------------
                         required time                         15.720    
                         arrival time                         -10.177    
  -------------------------------------------------------------------
                         slack                                  5.543    

Slack (MET) :             5.543ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.053ns  (logic 0.670ns (9.500%)  route 6.383ns (90.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 16.307 - 13.468 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.827     3.124    <hidden>
    SLICE_X34Y124        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y124        FDRE (Prop_fdre_C_Q)         0.518     3.642 r  <hidden>
                         net (fo=82, routed)          5.754     9.396    <hidden>
    SLICE_X40Y100        LUT2 (Prop_lut2_I0_O)        0.152     9.548 r  <hidden>
                         net (fo=4, routed)           0.629    10.177    <hidden>
    SLICE_X40Y102        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.647 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.612    16.260    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    14.559    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.650 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.657    16.307    <hidden>
    SLICE_X40Y102        FDRE                                         r  <hidden>
                         clock pessimism              0.247    16.554    
                         clock uncertainty           -0.203    16.351    
    SLICE_X40Y102        FDRE (Setup_fdre_C_R)       -0.631    15.720    <hidden>
  -------------------------------------------------------------------
                         required time                         15.720    
                         arrival time                         -10.177    
  -------------------------------------------------------------------
                         slack                                  5.543    

Slack (MET) :             5.543ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.053ns  (logic 0.670ns (9.500%)  route 6.383ns (90.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 16.307 - 13.468 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.827     3.124    <hidden>
    SLICE_X34Y124        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y124        FDRE (Prop_fdre_C_Q)         0.518     3.642 r  <hidden>
                         net (fo=82, routed)          5.754     9.396    <hidden>
    SLICE_X40Y100        LUT2 (Prop_lut2_I0_O)        0.152     9.548 r  <hidden>
                         net (fo=4, routed)           0.629    10.177    <hidden>
    SLICE_X40Y102        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.647 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.612    16.260    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    14.559    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.650 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.657    16.307    <hidden>
    SLICE_X40Y102        FDRE                                         r  <hidden>
                         clock pessimism              0.247    16.554    
                         clock uncertainty           -0.203    16.351    
    SLICE_X40Y102        FDRE (Setup_fdre_C_R)       -0.631    15.720    <hidden>
  -------------------------------------------------------------------
                         required time                         15.720    
                         arrival time                         -10.177    
  -------------------------------------------------------------------
                         slack                                  5.543    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            simple_hdmi_i/hdmi_top_0/inst/rgb_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 0.857ns (12.339%)  route 6.088ns (87.661%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 16.178 - 13.468 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.634     2.931    simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X52Y66         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456     3.387 f  simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state_reg[1]/Q
                         net (fo=11, routed)          3.085     6.472    simple_hdmi_i/hdmi_top_0/inst/hdmi/vid_tvalid
    SLICE_X81Y100        LUT6 (Prop_lut6_I5_O)        0.124     6.596 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tready_i_4/O
                         net (fo=2, routed)           0.419     7.015    simple_hdmi_i/hdmi_top_0/inst/hdmi/tready_i_4_n_0
    SLICE_X81Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.139 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tready_i_2/O
                         net (fo=4, routed)           0.892     8.031    simple_hdmi_i/hdmi_top_0/inst/hdmi/tready_i_2_n_0
    SLICE_X81Y94         LUT5 (Prop_lut5_I2_O)        0.153     8.184 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/rgb[23]_i_1/O
                         net (fo=24, routed)          1.693     9.876    simple_hdmi_i/hdmi_top_0/inst/hdmi_n_3
    SLICE_X58Y71         FDRE                                         r  simple_hdmi_i/hdmi_top_0/inst/rgb_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.647 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.612    16.260    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    14.559    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.650 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.528    16.178    simple_hdmi_i/hdmi_top_0/inst/clk_out1
    SLICE_X58Y71         FDRE                                         r  simple_hdmi_i/hdmi_top_0/inst/rgb_reg[23]/C
                         clock pessimism              0.229    16.407    
                         clock uncertainty           -0.203    16.204    
    SLICE_X58Y71         FDRE (Setup_fdre_C_R)       -0.727    15.477    simple_hdmi_i/hdmi_top_0/inst/rgb_reg[23]
  -------------------------------------------------------------------
                         required time                         15.477    
                         arrival time                          -9.876    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            simple_hdmi_i/hdmi_top_0/inst/rgb_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 0.857ns (12.339%)  route 6.088ns (87.661%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 16.178 - 13.468 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.634     2.931    simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X52Y66         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456     3.387 f  simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state_reg[1]/Q
                         net (fo=11, routed)          3.085     6.472    simple_hdmi_i/hdmi_top_0/inst/hdmi/vid_tvalid
    SLICE_X81Y100        LUT6 (Prop_lut6_I5_O)        0.124     6.596 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tready_i_4/O
                         net (fo=2, routed)           0.419     7.015    simple_hdmi_i/hdmi_top_0/inst/hdmi/tready_i_4_n_0
    SLICE_X81Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.139 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tready_i_2/O
                         net (fo=4, routed)           0.892     8.031    simple_hdmi_i/hdmi_top_0/inst/hdmi/tready_i_2_n_0
    SLICE_X81Y94         LUT5 (Prop_lut5_I2_O)        0.153     8.184 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/rgb[23]_i_1/O
                         net (fo=24, routed)          1.693     9.876    simple_hdmi_i/hdmi_top_0/inst/hdmi_n_3
    SLICE_X58Y71         FDRE                                         r  simple_hdmi_i/hdmi_top_0/inst/rgb_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.647 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.612    16.260    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    14.559    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.650 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.528    16.178    simple_hdmi_i/hdmi_top_0/inst/clk_out1
    SLICE_X58Y71         FDRE                                         r  simple_hdmi_i/hdmi_top_0/inst/rgb_reg[7]/C
                         clock pessimism              0.229    16.407    
                         clock uncertainty           -0.203    16.204    
    SLICE_X58Y71         FDRE (Setup_fdre_C_R)       -0.727    15.477    simple_hdmi_i/hdmi_top_0/inst/rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         15.477    
                         arrival time                          -9.876    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.605ns  (required time - arrival time)
  Source:                 simple_hdmi_i/hdmi_top_0/inst/hdmi/true_hdmi_output.video_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.752ns  (logic 2.003ns (25.839%)  route 5.749ns (74.161%))
  Logic Levels:           7  (LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 16.370 - 13.468 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.721     3.018    simple_hdmi_i/hdmi_top_0/inst/hdmi/clk_out1
    SLICE_X80Y88         FDRE                                         r  simple_hdmi_i/hdmi_top_0/inst/hdmi/true_hdmi_output.video_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y88         FDRE (Prop_fdre_C_Q)         0.456     3.474 f  simple_hdmi_i/hdmi_top_0/inst/hdmi/true_hdmi_output.video_data_reg[21]/Q
                         net (fo=7, routed)           1.608     5.082    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/video_data[5]
    SLICE_X82Y108        LUT3 (Prop_lut3_I1_O)        0.146     5.228 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/tmds[8]_i_3__0/O
                         net (fo=1, routed)           0.306     5.534    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/tmds[8]_i_3__0_n_0
    SLICE_X81Y108        LUT5 (Prop_lut5_I0_O)        0.328     5.862 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/tmds[8]_i_2__1/O
                         net (fo=13, routed)          0.851     6.713    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/tmds[8]_i_2__1_n_0
    SLICE_X81Y109        LUT5 (Prop_lut5_I0_O)        0.152     6.865 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/tmds[3]_i_9/O
                         net (fo=9, routed)           0.790     7.654    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/tmds[3]_i_9_n_0
    SLICE_X82Y110        LUT6 (Prop_lut6_I2_O)        0.332     7.986 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/acc[2]_i_7/O
                         net (fo=2, routed)           0.861     8.847    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/acc[2]_i_7_n_0
    SLICE_X82Y110        LUT6 (Prop_lut6_I2_O)        0.124     8.971 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/acc[2]_i_3__0/O
                         net (fo=2, routed)           0.428     9.400    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/acc[2]_i_3__0_n_0
    SLICE_X82Y111        LUT5 (Prop_lut5_I3_O)        0.117     9.517 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/acc[4]_i_2__1/O
                         net (fo=2, routed)           0.905    10.422    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/acc[4]_i_2__1_n_0
    SLICE_X82Y111        LUT3 (Prop_lut3_I0_O)        0.348    10.770 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000    10.770    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/p_0_in__2[3]
    SLICE_X82Y111        FDRE                                         r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.647 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.612    16.260    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    14.559    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.650 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.720    16.370    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/clk_out1
    SLICE_X82Y111        FDRE                                         r  simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/acc_reg[3]/C
                         clock pessimism              0.129    16.499    
                         clock uncertainty           -0.203    16.296    
    SLICE_X82Y111        FDRE (Setup_fdre_C_D)        0.079    16.375    simple_hdmi_i/hdmi_top_0/inst/hdmi/tmds_gen[2].tmds_channel/acc_reg[3]
  -------------------------------------------------------------------
                         required time                         16.375    
                         arrival time                         -10.770    
  -------------------------------------------------------------------
                         slack                                  5.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.959%)  route 0.203ns (59.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.641     0.979    <hidden>
    SLICE_X39Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     1.120 r  <hidden>
                         net (fo=1, routed)           0.203     1.323    <hidden>
    SLICE_X38Y99         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.827     1.195    <hidden>
    SLICE_X38Y99         RAMD32                                       r  <hidden>
                         clock pessimism             -0.035     1.160    
    SLICE_X38Y99         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.306    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.746%)  route 0.117ns (45.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.640     0.978    <hidden>
    SLICE_X48Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141     1.119 r  <hidden>
                         net (fo=1, routed)           0.117     1.236    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_wdata[14]
    SLICE_X47Y99         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.827     1.195    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X47Y99         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[14]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X47Y99         FDRE (Hold_fdre_C_D)         0.046     1.206    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.227ns (47.283%)  route 0.253ns (52.717%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.580     0.918    <hidden>
    SLICE_X56Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.128     1.046 r  <hidden>
                         net (fo=1, routed)           0.253     1.299    <hidden>
    SLICE_X56Y100        LUT3 (Prop_lut3_I0_O)        0.099     1.398 r  <hidden>
                         net (fo=1, routed)           0.000     1.398    <hidden>
    SLICE_X56Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.936     1.304    <hidden>
    SLICE_X56Y100        FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.269    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.092     1.361    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.544     0.882    <hidden>
    SLICE_X51Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  <hidden>
                         net (fo=1, routed)           0.056     1.078    <hidden>
    SLICE_X50Y77         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.809     1.177    <hidden>
    SLICE_X50Y77         RAMD32                                       r  <hidden>
                         clock pessimism             -0.282     0.895    
    SLICE_X50Y77         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.042    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.546     0.884    <hidden>
    SLICE_X51Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  <hidden>
                         net (fo=1, routed)           0.056     1.080    <hidden>
    SLICE_X50Y80         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.812     1.180    <hidden>
    SLICE_X50Y80         RAMD32                                       r  <hidden>
                         clock pessimism             -0.283     0.897    
    SLICE_X50Y80         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.044    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.569     0.907    <hidden>
    SLICE_X55Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  <hidden>
                         net (fo=1, routed)           0.056     1.103    <hidden>
    SLICE_X54Y79         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.836     1.204    <hidden>
    SLICE_X54Y79         RAMD32                                       r  <hidden>
                         clock pessimism             -0.284     0.920    
    SLICE_X54Y79         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.067    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.574     0.912    <hidden>
    SLICE_X55Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  <hidden>
                         net (fo=1, routed)           0.056     1.108    <hidden>
    SLICE_X54Y85         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.842     1.210    <hidden>
    SLICE_X54Y85         RAMD32                                       r  <hidden>
                         clock pessimism             -0.285     0.925    
    SLICE_X54Y85         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.072    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.550     0.888    <hidden>
    SLICE_X51Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  <hidden>
                         net (fo=1, routed)           0.056     1.084    <hidden>
    SLICE_X50Y84         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.816     1.184    <hidden>
    SLICE_X50Y84         RAMD32                                       r  <hidden>
                         clock pessimism             -0.283     0.901    
    SLICE_X50Y84         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.048    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.634     0.972    <hidden>
    SLICE_X43Y117        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y117        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  <hidden>
                         net (fo=1, routed)           0.056     1.169    <hidden>
    SLICE_X42Y117        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.904     1.272    <hidden>
    SLICE_X42Y117        RAMD32                                       r  <hidden>
                         clock pessimism             -0.287     0.985    
    SLICE_X42Y117        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.132    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.549     0.887    <hidden>
    SLICE_X51Y83         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  <hidden>
                         net (fo=1, routed)           0.056     1.083    <hidden>
    SLICE_X50Y83         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.815     1.183    <hidden>
    SLICE_X50Y83         RAMD32                                       r  <hidden>
                         clock pessimism             -0.283     0.900    
    SLICE_X50Y83         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.047    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB36_X3Y12     simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         13.468      10.524     RAMB36_X3Y12     simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.468      10.892     RAMB36_X3Y10     simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.468      10.892     RAMB36_X3Y10     simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.468      10.892     RAMB18_X3Y22     simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.468      10.892     RAMB18_X3Y22     simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y0    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y126    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[0].primary/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y125    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[0].secondary/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y130    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[1].primary/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X62Y93     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X62Y93     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X62Y93     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X62Y93     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X62Y93     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X62Y93     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X62Y93     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X62Y93     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X62Y93     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X62Y93     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X62Y93     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X62Y93     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X62Y93     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X62Y93     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X62Y93     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X62Y93     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X62Y93     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X62Y93     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X62Y93     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X62Y93     <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y126    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[0].primary/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y125    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[0].secondary/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y130    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[1].primary/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y129    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[1].secondary/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y122    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[2].primary/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y121    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[2].secondary/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y128    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[3].primary/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y127    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[3].secondary/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.694       1.445      MMCME2_ADV_X1Y0  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y0  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           36  Failing Endpoints,  Worst Slack       -4.279ns,  Total Violation     -139.746ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.279ns  (required time - arrival time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/IPR_GEN.ipr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        3.122ns  (logic 0.580ns (18.575%)  route 2.542ns (81.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 1672.934 - 1670.034 ) 
    Source Clock Delay      (SCD):    3.201ns = ( 1673.201 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.907  1673.201    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y102        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDRE (Prop_fdre_C_Q)         0.456  1673.657 f  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=10, routed)          1.469  1675.126    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/peripheral_aresetn[0]_repN_1_alias
    SLICE_X62Y101        LUT1 (Prop_lut1_I0_O)        0.124  1675.250 r  simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/rst_i_1/O
                         net (fo=9, routed)           1.073  1676.323    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aresetn_0
    SLICE_X63Y100        FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/IPR_GEN.ipr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    PS7_X0Y0             PS7                          0.000  1670.034 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1671.122    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1671.213 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.612  1672.825    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1669.400 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1671.125    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1671.216 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.718  1672.934    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X63Y100        FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/IPR_GEN.ipr_reg[0]/C
                         clock pessimism              0.115  1673.049    
                         clock uncertainty           -0.576  1672.473    
    SLICE_X63Y100        FDRE (Setup_fdre_C_R)       -0.429  1672.044    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/IPR_GEN.ipr_reg[0]
  -------------------------------------------------------------------
                         required time                       1672.044    
                         arrival time                       -1676.323    
  -------------------------------------------------------------------
                         slack                                 -4.279    

Slack (VIOLATED) :        -4.279ns  (required time - arrival time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/IVR_GEN.ivr_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        3.122ns  (logic 0.580ns (18.575%)  route 2.542ns (81.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 1672.934 - 1670.034 ) 
    Source Clock Delay      (SCD):    3.201ns = ( 1673.201 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.907  1673.201    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y102        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDRE (Prop_fdre_C_Q)         0.456  1673.657 f  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=10, routed)          1.469  1675.126    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/peripheral_aresetn[0]_repN_1_alias
    SLICE_X62Y101        LUT1 (Prop_lut1_I0_O)        0.124  1675.250 r  simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/rst_i_1/O
                         net (fo=9, routed)           1.073  1676.323    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aresetn_0
    SLICE_X63Y100        FDSE                                         r  simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/IVR_GEN.ivr_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    PS7_X0Y0             PS7                          0.000  1670.034 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1671.122    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1671.213 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.612  1672.825    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1669.400 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1671.125    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1671.216 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.718  1672.934    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X63Y100        FDSE                                         r  simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/IVR_GEN.ivr_reg[0]/C
                         clock pessimism              0.115  1673.049    
                         clock uncertainty           -0.576  1672.473    
    SLICE_X63Y100        FDSE (Setup_fdse_C_S)       -0.429  1672.044    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/IVR_GEN.ivr_reg[0]
  -------------------------------------------------------------------
                         required time                       1672.044    
                         arrival time                       -1676.323    
  -------------------------------------------------------------------
                         slack                                 -4.279    

Slack (VIOLATED) :        -4.279ns  (required time - arrival time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/mer_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        3.122ns  (logic 0.580ns (18.575%)  route 2.542ns (81.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 1672.934 - 1670.034 ) 
    Source Clock Delay      (SCD):    3.201ns = ( 1673.201 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.907  1673.201    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y102        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDRE (Prop_fdre_C_Q)         0.456  1673.657 f  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=10, routed)          1.469  1675.126    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/peripheral_aresetn[0]_repN_1_alias
    SLICE_X62Y101        LUT1 (Prop_lut1_I0_O)        0.124  1675.250 r  simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/rst_i_1/O
                         net (fo=9, routed)           1.073  1676.323    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aresetn_0
    SLICE_X63Y100        FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/mer_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    PS7_X0Y0             PS7                          0.000  1670.034 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1671.122    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1671.213 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.612  1672.825    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1669.400 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1671.125    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1671.216 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.718  1672.934    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X63Y100        FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/mer_int_reg[0]/C
                         clock pessimism              0.115  1673.049    
                         clock uncertainty           -0.576  1672.473    
    SLICE_X63Y100        FDRE (Setup_fdre_C_R)       -0.429  1672.044    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/mer_int_reg[0]
  -------------------------------------------------------------------
                         required time                       1672.044    
                         arrival time                       -1676.323    
  -------------------------------------------------------------------
                         slack                                 -4.279    

Slack (VIOLATED) :        -4.279ns  (required time - arrival time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/mer_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        3.122ns  (logic 0.580ns (18.575%)  route 2.542ns (81.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 1672.934 - 1670.034 ) 
    Source Clock Delay      (SCD):    3.201ns = ( 1673.201 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.907  1673.201    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y102        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDRE (Prop_fdre_C_Q)         0.456  1673.657 f  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=10, routed)          1.469  1675.126    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/peripheral_aresetn[0]_repN_1_alias
    SLICE_X62Y101        LUT1 (Prop_lut1_I0_O)        0.124  1675.250 r  simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/rst_i_1/O
                         net (fo=9, routed)           1.073  1676.323    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aresetn_0
    SLICE_X63Y100        FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/mer_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    PS7_X0Y0             PS7                          0.000  1670.034 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1671.122    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1671.213 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.612  1672.825    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1669.400 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1671.125    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1671.216 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.718  1672.934    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X63Y100        FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/mer_int_reg[1]/C
                         clock pessimism              0.115  1673.049    
                         clock uncertainty           -0.576  1672.473    
    SLICE_X63Y100        FDRE (Setup_fdre_C_R)       -0.429  1672.044    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/mer_int_reg[1]
  -------------------------------------------------------------------
                         required time                       1672.044    
                         arrival time                       -1676.323    
  -------------------------------------------------------------------
                         slack                                 -4.279    

Slack (VIOLATED) :        -4.279ns  (required time - arrival time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_intc_0/U0/ip2bus_rdack_int_d1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        3.122ns  (logic 0.580ns (18.575%)  route 2.542ns (81.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 1672.934 - 1670.034 ) 
    Source Clock Delay      (SCD):    3.201ns = ( 1673.201 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.907  1673.201    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y102        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDRE (Prop_fdre_C_Q)         0.456  1673.657 f  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=10, routed)          1.469  1675.126    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/peripheral_aresetn[0]_repN_1_alias
    SLICE_X62Y101        LUT1 (Prop_lut1_I0_O)        0.124  1675.250 r  simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/rst_i_1/O
                         net (fo=9, routed)           1.073  1676.323    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I_n_1
    SLICE_X63Y100        FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/ip2bus_rdack_int_d1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    PS7_X0Y0             PS7                          0.000  1670.034 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1671.122    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1671.213 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.612  1672.825    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1669.400 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1671.125    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1671.216 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.718  1672.934    simple_hdmi_i/axi_intc_0/U0/s_axi_aclk
    SLICE_X63Y100        FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/ip2bus_rdack_int_d1_reg/C
                         clock pessimism              0.115  1673.049    
                         clock uncertainty           -0.576  1672.473    
    SLICE_X63Y100        FDRE (Setup_fdre_C_R)       -0.429  1672.044    simple_hdmi_i/axi_intc_0/U0/ip2bus_rdack_int_d1_reg
  -------------------------------------------------------------------
                         required time                       1672.044    
                         arrival time                       -1676.323    
  -------------------------------------------------------------------
                         slack                                 -4.279    

Slack (VIOLATED) :        -4.279ns  (required time - arrival time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_intc_0/U0/ip2bus_rdack_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        3.122ns  (logic 0.580ns (18.575%)  route 2.542ns (81.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 1672.934 - 1670.034 ) 
    Source Clock Delay      (SCD):    3.201ns = ( 1673.201 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.907  1673.201    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y102        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDRE (Prop_fdre_C_Q)         0.456  1673.657 f  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=10, routed)          1.469  1675.126    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/peripheral_aresetn[0]_repN_1_alias
    SLICE_X62Y101        LUT1 (Prop_lut1_I0_O)        0.124  1675.250 r  simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/rst_i_1/O
                         net (fo=9, routed)           1.073  1676.323    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I_n_1
    SLICE_X63Y100        FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/ip2bus_rdack_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    PS7_X0Y0             PS7                          0.000  1670.034 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1671.122    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1671.213 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.612  1672.825    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1669.400 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1671.125    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1671.216 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.718  1672.934    simple_hdmi_i/axi_intc_0/U0/s_axi_aclk
    SLICE_X63Y100        FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/ip2bus_rdack_reg/C
                         clock pessimism              0.115  1673.049    
                         clock uncertainty           -0.576  1672.473    
    SLICE_X63Y100        FDRE (Setup_fdre_C_R)       -0.429  1672.044    simple_hdmi_i/axi_intc_0/U0/ip2bus_rdack_reg
  -------------------------------------------------------------------
                         required time                       1672.044    
                         arrival time                       -1676.323    
  -------------------------------------------------------------------
                         slack                                 -4.279    

Slack (VIOLATED) :        -4.279ns  (required time - arrival time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_intc_0/U0/ip2bus_wrack_int_d1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        3.122ns  (logic 0.580ns (18.575%)  route 2.542ns (81.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 1672.934 - 1670.034 ) 
    Source Clock Delay      (SCD):    3.201ns = ( 1673.201 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.907  1673.201    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y102        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDRE (Prop_fdre_C_Q)         0.456  1673.657 f  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=10, routed)          1.469  1675.126    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/peripheral_aresetn[0]_repN_1_alias
    SLICE_X62Y101        LUT1 (Prop_lut1_I0_O)        0.124  1675.250 r  simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/rst_i_1/O
                         net (fo=9, routed)           1.073  1676.323    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I_n_1
    SLICE_X63Y100        FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/ip2bus_wrack_int_d1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    PS7_X0Y0             PS7                          0.000  1670.034 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1671.122    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1671.213 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.612  1672.825    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1669.400 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1671.125    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1671.216 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.718  1672.934    simple_hdmi_i/axi_intc_0/U0/s_axi_aclk
    SLICE_X63Y100        FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/ip2bus_wrack_int_d1_reg/C
                         clock pessimism              0.115  1673.049    
                         clock uncertainty           -0.576  1672.473    
    SLICE_X63Y100        FDRE (Setup_fdre_C_R)       -0.429  1672.044    simple_hdmi_i/axi_intc_0/U0/ip2bus_wrack_int_d1_reg
  -------------------------------------------------------------------
                         required time                       1672.044    
                         arrival time                       -1676.323    
  -------------------------------------------------------------------
                         slack                                 -4.279    

Slack (VIOLATED) :        -4.279ns  (required time - arrival time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_intc_0/U0/ip2bus_wrack_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        3.122ns  (logic 0.580ns (18.575%)  route 2.542ns (81.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 1672.934 - 1670.034 ) 
    Source Clock Delay      (SCD):    3.201ns = ( 1673.201 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.907  1673.201    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y102        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDRE (Prop_fdre_C_Q)         0.456  1673.657 f  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=10, routed)          1.469  1675.126    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/peripheral_aresetn[0]_repN_1_alias
    SLICE_X62Y101        LUT1 (Prop_lut1_I0_O)        0.124  1675.250 r  simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/rst_i_1/O
                         net (fo=9, routed)           1.073  1676.323    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I_n_1
    SLICE_X63Y100        FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/ip2bus_wrack_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    PS7_X0Y0             PS7                          0.000  1670.034 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1671.122    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1671.213 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.612  1672.825    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1669.400 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1671.125    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1671.216 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.718  1672.934    simple_hdmi_i/axi_intc_0/U0/s_axi_aclk
    SLICE_X63Y100        FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/ip2bus_wrack_reg/C
                         clock pessimism              0.115  1673.049    
                         clock uncertainty           -0.576  1672.473    
    SLICE_X63Y100        FDRE (Setup_fdre_C_R)       -0.429  1672.044    simple_hdmi_i/axi_intc_0/U0/ip2bus_wrack_reg
  -------------------------------------------------------------------
                         required time                       1672.044    
                         arrival time                       -1676.323    
  -------------------------------------------------------------------
                         slack                                 -4.279    

Slack (VIOLATED) :        -4.146ns  (required time - arrival time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        3.201ns  (logic 0.580ns (18.119%)  route 2.621ns (81.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 1672.759 - 1670.034 ) 
    Source Clock Delay      (SCD):    3.201ns = ( 1673.201 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.907  1673.201    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y102        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDRE (Prop_fdre_C_Q)         0.456  1673.657 f  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=10, routed)          1.469  1675.126    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/peripheral_aresetn[0]_repN_1_alias
    SLICE_X62Y101        LUT1 (Prop_lut1_I0_O)        0.124  1675.250 r  simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/rst_i_1/O
                         net (fo=9, routed)           1.152  1676.402    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0
    SLICE_X63Y99         FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    PS7_X0Y0             PS7                          0.000  1670.034 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1671.122    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1671.213 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.612  1672.825    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1669.400 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1671.125    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1671.216 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.544  1672.759    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X63Y99         FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                         clock pessimism              0.115  1672.874    
                         clock uncertainty           -0.576  1672.298    
    SLICE_X63Y99         FDRE (Setup_fdre_C_D)       -0.043  1672.255    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg
  -------------------------------------------------------------------
                         required time                       1672.256    
                         arrival time                       -1676.402    
  -------------------------------------------------------------------
                         slack                                 -4.146    

Slack (VIOLATED) :        -3.962ns  (required time - arrival time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        2.710ns  (logic 0.580ns (21.399%)  route 2.130ns (78.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 1672.934 - 1670.034 ) 
    Source Clock Delay      (SCD):    3.201ns = ( 1673.201 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.907  1673.201    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y102        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDRE (Prop_fdre_C_Q)         0.456  1673.657 f  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=10, routed)          1.076  1674.733    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/peripheral_aresetn[0]_repN_1_alias
    SLICE_X61Y101        LUT3 (Prop_lut3_I2_O)        0.124  1674.857 r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1_replica/O
                         net (fo=16, routed)          1.055  1675.911    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr_repN
    SLICE_X62Y101        FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    PS7_X0Y0             PS7                          0.000  1670.034 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1671.122    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1671.213 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.612  1672.825    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1669.400 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1671.125    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1671.216 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.718  1672.934    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X62Y101        FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                         clock pessimism              0.115  1673.049    
                         clock uncertainty           -0.576  1672.473    
    SLICE_X62Y101        FDRE (Setup_fdre_C_R)       -0.524  1671.949    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                       1671.949    
                         arrival time                       -1675.911    
  -------------------------------------------------------------------
                         slack                                 -3.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].ier_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.231ns (22.199%)  route 0.810ns (77.801%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.662     0.998    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y102        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=10, routed)          0.444     1.583    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/peripheral_aresetn[0]_repN_1_alias
    SLICE_X59Y102        LUT2 (Prop_lut2_I1_O)        0.045     1.628 f  simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].ier[0]_i_2/O
                         net (fo=1, routed)           0.365     1.994    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].ier[0]_i_2_n_0
    SLICE_X59Y102        LUT6 (Prop_lut6_I5_O)        0.045     2.039 r  simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].ier[0]_i_1/O
                         net (fo=1, routed)           0.000     2.039    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].ier[0]_i_1_n_0
    SLICE_X59Y102        FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].ier_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.936     1.304    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X59Y102        FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].ier_reg[0]/C
                         clock pessimism             -0.030     1.274    
                         clock uncertainty            0.576     1.850    
    SLICE_X59Y102        FDRE (Hold_fdre_C_D)         0.092     1.942    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].ier_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.141ns (13.681%)  route 0.890ns (86.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.662     0.998    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y102        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=10, routed)          0.890     2.029    simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/peripheral_aresetn[0]_repN_1_alias
    SLICE_X61Y101        FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.937     1.305    simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/s_axi_lite_aclk
    SLICE_X61Y101        FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg/C
                         clock pessimism             -0.030     1.275    
                         clock uncertainty            0.576     1.851    
    SLICE_X61Y101        FDRE (Hold_fdre_C_D)         0.078     1.929    simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.186ns (17.282%)  route 0.890ns (82.718%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.662     0.998    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y102        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=10, routed)          0.890     2.029    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/peripheral_aresetn[0]_repN_1_alias
    SLICE_X58Y101        LUT4 (Prop_lut4_I3_O)        0.045     2.074 r  simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_i_1/O
                         net (fo=1, routed)           0.000     2.074    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_i_1_n_0
    SLICE_X58Y101        FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.936     1.304    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X58Y101        FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_reg/C
                         clock pessimism             -0.030     1.274    
                         clock uncertainty            0.576     1.850    
    SLICE_X58Y101        FDRE (Hold_fdre_C_D)         0.121     1.971    simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_reg
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.186ns (19.267%)  route 0.779ns (80.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.662     0.998    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y102        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDRE (Prop_fdre_C_Q)         0.141     1.139 f  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=10, routed)          0.393     1.532    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/peripheral_aresetn[0]_repN_1_alias
    SLICE_X61Y101        LUT3 (Prop_lut3_I2_O)        0.045     1.577 r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1_replica/O
                         net (fo=16, routed)          0.387     1.963    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr_repN
    SLICE_X62Y101        FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.937     1.305    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X62Y101        FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                         clock pessimism             -0.030     1.275    
                         clock uncertainty            0.576     1.851    
    SLICE_X62Y101        FDRE (Hold_fdre_C_R)         0.009     1.860    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[14].ce_out_i_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.186ns (19.267%)  route 0.779ns (80.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.662     0.998    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y102        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDRE (Prop_fdre_C_Q)         0.141     1.139 f  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=10, routed)          0.393     1.532    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/peripheral_aresetn[0]_repN_1_alias
    SLICE_X61Y101        LUT3 (Prop_lut3_I2_O)        0.045     1.577 r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1_replica/O
                         net (fo=16, routed)          0.387     1.963    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr_repN
    SLICE_X62Y101        FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[14].ce_out_i_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.937     1.305    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X62Y101        FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[14].ce_out_i_reg[14]/C
                         clock pessimism             -0.030     1.275    
                         clock uncertainty            0.576     1.851    
    SLICE_X62Y101        FDRE (Hold_fdre_C_R)         0.009     1.860    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[14].ce_out_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.186ns (19.267%)  route 0.779ns (80.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.662     0.998    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y102        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDRE (Prop_fdre_C_Q)         0.141     1.139 f  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=10, routed)          0.393     1.532    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/peripheral_aresetn[0]_repN_1_alias
    SLICE_X61Y101        LUT3 (Prop_lut3_I2_O)        0.045     1.577 r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1_replica/O
                         net (fo=16, routed)          0.387     1.963    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr_repN
    SLICE_X62Y101        FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.937     1.305    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X62Y101        FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]/C
                         clock pessimism             -0.030     1.275    
                         clock uncertainty            0.576     1.851    
    SLICE_X62Y101        FDRE (Hold_fdre_C_R)         0.009     1.860    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.186ns (19.267%)  route 0.779ns (80.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.662     0.998    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y102        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDRE (Prop_fdre_C_Q)         0.141     1.139 f  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=10, routed)          0.393     1.532    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/peripheral_aresetn[0]_repN_1_alias
    SLICE_X61Y101        LUT3 (Prop_lut3_I2_O)        0.045     1.577 r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1_replica/O
                         net (fo=16, routed)          0.387     1.963    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr_repN
    SLICE_X62Y101        FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.937     1.305    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X62Y101        FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]/C
                         clock pessimism             -0.030     1.275    
                         clock uncertainty            0.576     1.851    
    SLICE_X62Y101        FDRE (Hold_fdre_C_R)         0.009     1.860    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.186ns (19.267%)  route 0.779ns (80.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.662     0.998    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y102        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDRE (Prop_fdre_C_Q)         0.141     1.139 f  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=10, routed)          0.393     1.532    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/peripheral_aresetn[0]_repN_1_alias
    SLICE_X61Y101        LUT3 (Prop_lut3_I2_O)        0.045     1.577 r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1_replica/O
                         net (fo=16, routed)          0.387     1.963    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr_repN
    SLICE_X62Y101        FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.937     1.305    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X62Y101        FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
                         clock pessimism             -0.030     1.275    
                         clock uncertainty            0.576     1.851    
    SLICE_X62Y101        FDRE (Hold_fdre_C_R)         0.009     1.860    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.186ns (19.267%)  route 0.779ns (80.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.662     0.998    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y102        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDRE (Prop_fdre_C_Q)         0.141     1.139 f  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=10, routed)          0.393     1.532    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/peripheral_aresetn[0]_repN_1_alias
    SLICE_X61Y101        LUT3 (Prop_lut3_I2_O)        0.045     1.577 r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1_replica/O
                         net (fo=16, routed)          0.387     1.963    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr_repN
    SLICE_X62Y101        FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.937     1.305    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X62Y101        FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/C
                         clock pessimism             -0.030     1.275    
                         clock uncertainty            0.576     1.851    
    SLICE_X62Y101        FDRE (Hold_fdre_C_R)         0.009     1.860    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.186ns (19.267%)  route 0.779ns (80.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.662     0.998    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y102        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDRE (Prop_fdre_C_Q)         0.141     1.139 f  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=10, routed)          0.393     1.532    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/peripheral_aresetn[0]_repN_1_alias
    SLICE_X61Y101        LUT3 (Prop_lut3_I2_O)        0.045     1.577 r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1_replica/O
                         net (fo=16, routed)          0.387     1.963    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr_repN
    SLICE_X62Y101        FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.937     1.305    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X62Y101        FDRE                                         r  simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]/C
                         clock pessimism             -0.030     1.275    
                         clock uncertainty            0.576     1.851    
    SLICE_X62Y101        FDRE (Hold_fdre_C_R)         0.009     1.860    simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.104    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.520ns  (logic 0.124ns (4.921%)  route 2.396ns (95.079%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.396     2.396    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X63Y103        LUT1 (Prop_lut1_I0_O)        0.124     2.520 r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.520    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X63Y103        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.714     2.893    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X63Y103        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.043ns  (logic 0.045ns (4.315%)  route 0.998ns (95.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.998     0.998    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X63Y103        LUT1 (Prop_lut1_I0_O)        0.045     1.043 r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.043    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X63Y103        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.934     1.300    simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X63Y103        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_out1_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.586ns  (logic 0.580ns (36.564%)  route 1.006ns (63.436%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.907     3.201    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X61Y100        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.456     3.657 f  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.006     4.663    simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X63Y104        LUT1 (Prop_lut1_I0_O)        0.124     4.787 r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     4.787    simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X63Y104        FDRE                                         r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.612     2.791    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -0.634 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     1.091    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.717     2.899    simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X63Y104        FDRE                                         r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.186ns (33.988%)  route 0.361ns (66.012%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.323ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.662     0.998    simple_hdmi_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X61Y100        FDRE                                         r  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.141     1.139 f  simple_hdmi_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.361     1.500    simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X63Y104        LUT1 (Prop_lut1_I0_O)        0.045     1.545 r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.545    simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X63Y104        FDRE                                         r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.936     1.304    simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X63Y104        FDRE                                         r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Max Delay           188 Endpoints
Min Delay           188 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.320ns  (logic 0.580ns (9.178%)  route 5.740ns (90.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.910     3.207    simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y104        FDRE                                         r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.456     3.663 r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=30, routed)          5.120     8.783    <hidden>
    SLICE_X14Y40         LUT1 (Prop_lut1_I0_O)        0.124     8.907 f  <hidden>
                         net (fo=3, routed)           0.619     9.527    <hidden>
    SLICE_X14Y40         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.612     2.791    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -0.634 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     1.091    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.575     2.757    <hidden>
    SLICE_X14Y40         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.320ns  (logic 0.580ns (9.178%)  route 5.740ns (90.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.910     3.207    simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y104        FDRE                                         r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.456     3.663 r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=30, routed)          5.120     8.783    <hidden>
    SLICE_X14Y40         LUT1 (Prop_lut1_I0_O)        0.124     8.907 f  <hidden>
                         net (fo=3, routed)           0.619     9.527    <hidden>
    SLICE_X14Y40         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.612     2.791    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -0.634 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     1.091    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.575     2.757    <hidden>
    SLICE_X14Y40         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.320ns  (logic 0.580ns (9.178%)  route 5.740ns (90.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.910     3.207    simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y104        FDRE                                         r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.456     3.663 r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=30, routed)          5.120     8.783    <hidden>
    SLICE_X14Y40         LUT1 (Prop_lut1_I0_O)        0.124     8.907 f  <hidden>
                         net (fo=3, routed)           0.619     9.527    <hidden>
    SLICE_X14Y40         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.612     2.791    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -0.634 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     1.091    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.575     2.757    <hidden>
    SLICE_X14Y40         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.811ns  (logic 0.609ns (10.480%)  route 5.202ns (89.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.910     3.207    simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y104        FDRE                                         r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.456     3.663 r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=30, routed)          4.395     8.058    <hidden>
    SLICE_X24Y36         LUT1 (Prop_lut1_I0_O)        0.153     8.211 f  <hidden>
                         net (fo=3, routed)           0.807     9.018    <hidden>
    SLICE_X24Y35         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.612     2.791    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -0.634 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     1.091    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.564     2.747    <hidden>
    SLICE_X24Y35         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.811ns  (logic 0.609ns (10.480%)  route 5.202ns (89.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.910     3.207    simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y104        FDRE                                         r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.456     3.663 r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=30, routed)          4.395     8.058    <hidden>
    SLICE_X24Y36         LUT1 (Prop_lut1_I0_O)        0.153     8.211 f  <hidden>
                         net (fo=3, routed)           0.807     9.018    <hidden>
    SLICE_X24Y35         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.612     2.791    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -0.634 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     1.091    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.564     2.747    <hidden>
    SLICE_X24Y35         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.811ns  (logic 0.609ns (10.480%)  route 5.202ns (89.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.910     3.207    simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y104        FDRE                                         r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.456     3.663 r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=30, routed)          4.395     8.058    <hidden>
    SLICE_X24Y36         LUT1 (Prop_lut1_I0_O)        0.153     8.211 f  <hidden>
                         net (fo=3, routed)           0.807     9.018    <hidden>
    SLICE_X24Y35         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.612     2.791    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -0.634 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     1.091    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.564     2.747    <hidden>
    SLICE_X24Y35         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.556ns  (logic 0.580ns (10.439%)  route 4.976ns (89.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.910     3.207    simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y104        FDRE                                         r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.456     3.663 r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=30, routed)          4.395     8.058    <hidden>
    SLICE_X24Y36         LUT1 (Prop_lut1_I0_O)        0.124     8.182 f  <hidden>
                         net (fo=3, routed)           0.581     8.763    <hidden>
    SLICE_X24Y36         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.612     2.791    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -0.634 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     1.091    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.564     2.747    <hidden>
    SLICE_X24Y36         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.556ns  (logic 0.580ns (10.439%)  route 4.976ns (89.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.910     3.207    simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y104        FDRE                                         r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.456     3.663 r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=30, routed)          4.395     8.058    <hidden>
    SLICE_X24Y36         LUT1 (Prop_lut1_I0_O)        0.124     8.182 f  <hidden>
                         net (fo=3, routed)           0.581     8.763    <hidden>
    SLICE_X24Y36         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.612     2.791    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -0.634 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     1.091    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.564     2.747    <hidden>
    SLICE_X24Y36         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.556ns  (logic 0.580ns (10.439%)  route 4.976ns (89.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.910     3.207    simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y104        FDRE                                         r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.456     3.663 r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=30, routed)          4.395     8.058    <hidden>
    SLICE_X24Y36         LUT1 (Prop_lut1_I0_O)        0.124     8.182 f  <hidden>
                         net (fo=3, routed)           0.581     8.763    <hidden>
    SLICE_X24Y36         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.612     2.791    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -0.634 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     1.091    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.564     2.747    <hidden>
    SLICE_X24Y36         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.152ns  (logic 0.609ns (11.821%)  route 4.543ns (88.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.910     3.207    simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y104        FDRE                                         r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.456     3.663 r  simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=30, routed)          4.011     7.674    <hidden>
    SLICE_X50Y39         LUT1 (Prop_lut1_I0_O)        0.153     7.827 f  <hidden>
                         net (fo=3, routed)           0.532     8.359    <hidden>
    SLICE_X50Y39         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.612     2.791    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -0.634 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     1.091    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       1.477     2.660    <hidden>
    SLICE_X50Y39         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.545     0.883    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X45Y75         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]/Q
                         net (fo=1, routed)           0.056     1.079    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_ip2axi_rddata_d1[12]
    SLICE_X45Y75         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.810     1.178    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X45Y75         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[12]/C

Slack:                    inf
  Source:                 simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.546     0.884    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X41Y73         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]/Q
                         net (fo=1, routed)           0.056     1.080    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_ip2axi_rddata_d1[11]
    SLICE_X41Y73         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.811     1.179    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X41Y73         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[11]/C

Slack:                    inf
  Source:                 simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.546     0.884    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X41Y73         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]/Q
                         net (fo=1, routed)           0.056     1.080    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_ip2axi_rddata_d1[9]
    SLICE_X41Y73         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.811     1.179    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X41Y73         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[9]/C

Slack:                    inf
  Source:                 simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.550     0.888    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X43Y80         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[27]/Q
                         net (fo=1, routed)           0.056     1.084    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_ip2axi_rddata_d1[27]
    SLICE_X43Y80         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.816     1.184    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X43Y80         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[27]/C

Slack:                    inf
  Source:                 simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.545     0.883    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X38Y75         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.164     1.047 r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]/Q
                         net (fo=1, routed)           0.056     1.102    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_ip2axi_rddata_d1[15]
    SLICE_X38Y75         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.810     1.178    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X38Y75         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[15]/C

Slack:                    inf
  Source:                 simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.546     0.884    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X42Y73         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10]/Q
                         net (fo=1, routed)           0.056     1.103    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_ip2axi_rddata_d1[10]
    SLICE_X42Y73         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.811     1.179    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X42Y73         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[10]/C

Slack:                    inf
  Source:                 simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.546     0.884    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X46Y76         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3]/Q
                         net (fo=1, routed)           0.056     1.103    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_ip2axi_rddata_d1[3]
    SLICE_X46Y76         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.811     1.179    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X46Y76         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[3]/C

Slack:                    inf
  Source:                 simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.128ns (60.036%)  route 0.085ns (39.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.569     0.907    simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/m_axis_mm2s_aclk
    SLICE_X59Y71         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.128     1.035 r  simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/Q
                         net (fo=1, routed)           0.085     1.120    simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/Q
    SLICE_X59Y71         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.837     1.205    simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/m_axi_mm2s_aclk
    SLICE_X59Y71         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.148%)  route 0.100ns (43.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.569     0.907    simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/m_axi_mm2s_aclk
    SLICE_X60Y73         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDRE (Prop_fdre_C_Q)         0.128     1.035 r  simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/Q
                         net (fo=1, routed)           0.100     1.135    simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/Q
    SLICE_X60Y73         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.835     1.203    simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/s_axi_lite_aclk
    SLICE_X60Y73         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.546     0.884    simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/m_axi_mm2s_aclk
    SLICE_X47Y76         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i_reg[2]/Q
                         net (fo=1, routed)           0.112     1.137    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0[2]
    SLICE_X47Y77         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.864     1.230    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout1_buf/O
                         net (fo=11006, routed)       0.813     1.181    simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/s_axi_lite_aclk
    SLICE_X47Y77         FDRE                                         r  simple_hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[3].primary/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_out_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.420ns  (logic 2.419ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout2_buf/O
                         net (fo=8, routed)           2.066     3.363    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/clk_out2
    OLOGIC_X1Y128        OSERDESE2                                    r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[3].primary/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.835 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[3].primary/OQ
                         net (fo=1, routed)           0.001     3.836    simple_hdmi_i/hdmi_top_0/inst/tmds_clock
    L16                  OBUFDS (Prop_obufds_I_OB)    1.947     5.784 r  simple_hdmi_i/hdmi_top_0/inst/obufds_clock/OB
                         net (fo=0)                   0.000     5.784    hdmi_out_clk_n
    L17                                                               r  hdmi_out_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[3].primary/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_out_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.419ns  (logic 2.418ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout2_buf/O
                         net (fo=8, routed)           2.066     3.363    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/clk_out2
    OLOGIC_X1Y128        OSERDESE2                                    r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[3].primary/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.835 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[3].primary/OQ
                         net (fo=1, routed)           0.001     3.836    simple_hdmi_i/hdmi_top_0/inst/tmds_clock
    L16                  OBUFDS (Prop_obufds_I_O)     1.946     5.783 r  simple_hdmi_i/hdmi_top_0/inst/obufds_clock/O
                         net (fo=0)                   0.000     5.783    hdmi_out_clk_p
    L16                                                               r  hdmi_out_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[1].primary/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_out_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.367ns  (logic 2.366ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout2_buf/O
                         net (fo=8, routed)           2.068     3.365    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/clk_out2
    OLOGIC_X1Y130        OSERDESE2                                    r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[1].primary/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.837 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[1].primary/OQ
                         net (fo=1, routed)           0.001     3.838    simple_hdmi_i/hdmi_top_0/inst/tmds[1]
    K19                  OBUFDS (Prop_obufds_I_OB)    1.894     5.732 r  simple_hdmi_i/hdmi_top_0/inst/obufds_gen[1].obufds/OB
                         net (fo=0)                   0.000     5.732    hdmi_out_data_n[1]
    J19                                                               r  hdmi_out_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[1].primary/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_out_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.366ns  (logic 2.365ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout2_buf/O
                         net (fo=8, routed)           2.068     3.365    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/clk_out2
    OLOGIC_X1Y130        OSERDESE2                                    r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[1].primary/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.837 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[1].primary/OQ
                         net (fo=1, routed)           0.001     3.838    simple_hdmi_i/hdmi_top_0/inst/tmds[1]
    K19                  OBUFDS (Prop_obufds_I_O)     1.893     5.731 r  simple_hdmi_i/hdmi_top_0/inst/obufds_gen[1].obufds/O
                         net (fo=0)                   0.000     5.731    hdmi_out_data_p[1]
    K19                                                               r  hdmi_out_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[2].primary/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_out_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout2_buf/O
                         net (fo=8, routed)           2.066     3.363    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/clk_out2
    OLOGIC_X1Y122        OSERDESE2                                    r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[2].primary/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.835 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[2].primary/OQ
                         net (fo=1, routed)           0.001     3.836    simple_hdmi_i/hdmi_top_0/inst/tmds[2]
    J18                  OBUFDS (Prop_obufds_I_OB)    1.859     5.696 r  simple_hdmi_i/hdmi_top_0/inst/obufds_gen[2].obufds/OB
                         net (fo=0)                   0.000     5.696    hdmi_out_data_n[2]
    H18                                                               r  hdmi_out_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[2].primary/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_out_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 2.330ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout2_buf/O
                         net (fo=8, routed)           2.066     3.363    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/clk_out2
    OLOGIC_X1Y122        OSERDESE2                                    r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[2].primary/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.835 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[2].primary/OQ
                         net (fo=1, routed)           0.001     3.836    simple_hdmi_i/hdmi_top_0/inst/tmds[2]
    J18                  OBUFDS (Prop_obufds_I_O)     1.858     5.695 r  simple_hdmi_i/hdmi_top_0/inst/obufds_gen[2].obufds/O
                         net (fo=0)                   0.000     5.695    hdmi_out_data_p[2]
    J18                                                               r  hdmi_out_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[0].primary/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_out_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout2_buf/O
                         net (fo=8, routed)           2.064     3.361    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/clk_out2
    OLOGIC_X1Y126        OSERDESE2                                    r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[0].primary/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.833 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[0].primary/OQ
                         net (fo=1, routed)           0.001     3.834    simple_hdmi_i/hdmi_top_0/inst/tmds[0]
    K17                  OBUFDS (Prop_obufds_I_OB)    1.859     5.693 r  simple_hdmi_i/hdmi_top_0/inst/obufds_gen[0].obufds/OB
                         net (fo=0)                   0.000     5.693    hdmi_out_data_n[0]
    K18                                                               r  hdmi_out_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[0].primary/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_out_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 2.330ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.806     3.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.693 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout2_buf/O
                         net (fo=8, routed)           2.064     3.361    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/clk_out2
    OLOGIC_X1Y126        OSERDESE2                                    r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[0].primary/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.833 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[0].primary/OQ
                         net (fo=1, routed)           0.001     3.834    simple_hdmi_i/hdmi_top_0/inst/tmds[0]
    K17                  OBUFDS (Prop_obufds_I_O)     1.858     5.692 r  simple_hdmi_i/hdmi_top_0/inst/obufds_gen[0].obufds/O
                         net (fo=0)                   0.000     5.692    hdmi_out_data_p[0]
    K17                                                               r  hdmi_out_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[0].primary/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_out_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.984ns  (logic 0.983ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout2_buf/O
                         net (fo=8, routed)           0.704     1.042    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/clk_out2
    OLOGIC_X1Y126        OSERDESE2                                    r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[0].primary/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.219 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[0].primary/OQ
                         net (fo=1, routed)           0.001     1.220    simple_hdmi_i/hdmi_top_0/inst/tmds[0]
    K17                  OBUFDS (Prop_obufds_I_O)     0.806     2.026 r  simple_hdmi_i/hdmi_top_0/inst/obufds_gen[0].obufds/O
                         net (fo=0)                   0.000     2.026    hdmi_out_data_p[0]
    K17                                                               r  hdmi_out_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[2].primary/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_out_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout2_buf/O
                         net (fo=8, routed)           0.704     1.042    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/clk_out2
    OLOGIC_X1Y122        OSERDESE2                                    r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[2].primary/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.219 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[2].primary/OQ
                         net (fo=1, routed)           0.001     1.220    simple_hdmi_i/hdmi_top_0/inst/tmds[2]
    J18                  OBUFDS (Prop_obufds_I_O)     0.807     2.027 r  simple_hdmi_i/hdmi_top_0/inst/obufds_gen[2].obufds/O
                         net (fo=0)                   0.000     2.027    hdmi_out_data_p[2]
    J18                                                               r  hdmi_out_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[0].primary/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_out_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout2_buf/O
                         net (fo=8, routed)           0.704     1.042    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/clk_out2
    OLOGIC_X1Y126        OSERDESE2                                    r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[0].primary/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.219 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[0].primary/OQ
                         net (fo=1, routed)           0.001     1.220    simple_hdmi_i/hdmi_top_0/inst/tmds[0]
    K17                  OBUFDS (Prop_obufds_I_OB)    0.807     2.027 r  simple_hdmi_i/hdmi_top_0/inst/obufds_gen[0].obufds/OB
                         net (fo=0)                   0.000     2.027    hdmi_out_data_n[0]
    K18                                                               r  hdmi_out_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[2].primary/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_out_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.986ns  (logic 0.985ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout2_buf/O
                         net (fo=8, routed)           0.704     1.042    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/clk_out2
    OLOGIC_X1Y122        OSERDESE2                                    r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[2].primary/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.219 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[2].primary/OQ
                         net (fo=1, routed)           0.001     1.220    simple_hdmi_i/hdmi_top_0/inst/tmds[2]
    J18                  OBUFDS (Prop_obufds_I_OB)    0.808     2.028 r  simple_hdmi_i/hdmi_top_0/inst/obufds_gen[2].obufds/OB
                         net (fo=0)                   0.000     2.028    hdmi_out_data_n[2]
    H18                                                               r  hdmi_out_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[1].primary/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_out_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.019ns  (logic 1.018ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout2_buf/O
                         net (fo=8, routed)           0.705     1.043    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/clk_out2
    OLOGIC_X1Y130        OSERDESE2                                    r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[1].primary/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.220 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[1].primary/OQ
                         net (fo=1, routed)           0.001     1.221    simple_hdmi_i/hdmi_top_0/inst/tmds[1]
    K19                  OBUFDS (Prop_obufds_I_O)     0.841     2.062 r  simple_hdmi_i/hdmi_top_0/inst/obufds_gen[1].obufds/O
                         net (fo=0)                   0.000     2.062    hdmi_out_data_p[1]
    K19                                                               r  hdmi_out_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[1].primary/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_out_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.020ns  (logic 1.019ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout2_buf/O
                         net (fo=8, routed)           0.705     1.043    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/clk_out2
    OLOGIC_X1Y130        OSERDESE2                                    r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[1].primary/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.220 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[1].primary/OQ
                         net (fo=1, routed)           0.001     1.221    simple_hdmi_i/hdmi_top_0/inst/tmds[1]
    K19                  OBUFDS (Prop_obufds_I_OB)    0.842     2.063 r  simple_hdmi_i/hdmi_top_0/inst/obufds_gen[1].obufds/OB
                         net (fo=0)                   0.000     2.063    hdmi_out_data_n[1]
    J19                                                               r  hdmi_out_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[3].primary/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_out_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.072ns  (logic 1.071ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout2_buf/O
                         net (fo=8, routed)           0.704     1.042    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/clk_out2
    OLOGIC_X1Y128        OSERDESE2                                    r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[3].primary/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.219 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[3].primary/OQ
                         net (fo=1, routed)           0.001     1.220    simple_hdmi_i/hdmi_top_0/inst/tmds_clock
    L16                  OBUFDS (Prop_obufds_I_O)     0.894     2.114 r  simple_hdmi_i/hdmi_top_0/inst/obufds_clock/O
                         net (fo=0)                   0.000     2.114    hdmi_out_clk_p
    L16                                                               r  hdmi_out_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[3].primary/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_out_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.073ns  (logic 1.072ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkout2_buf/O
                         net (fo=8, routed)           0.704     1.042    simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/clk_out2
    OLOGIC_X1Y128        OSERDESE2                                    r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[3].primary/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.219 r  simple_hdmi_i/hdmi_top_0/inst/hdmi/serializer/xilinx_serialize[3].primary/OQ
                         net (fo=1, routed)           0.001     1.220    simple_hdmi_i/hdmi_top_0/inst/tmds_clock
    L16                  OBUFDS (Prop_obufds_I_OB)    0.895     2.115 r  simple_hdmi_i/hdmi_top_0/inst/obufds_clock/OB
                         net (fo=0)                   0.000     2.115    hdmi_out_clk_n
    L17                                                               r  hdmi_out_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.793ns  (logic 0.101ns (2.663%)  route 3.692ns (97.337%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.460ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    PS7_X0Y0             PS7                          0.000    25.000 f  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    26.193    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    26.294 f  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.806    28.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.793    24.307 f  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.889    26.196    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    26.297 f  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkf_buf/O
                         net (fo=1, routed)           1.803    28.100    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.150ns  (logic 0.026ns (2.262%)  route 1.123ns (97.738%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.460ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.597     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/CLK_100MHZ
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.150    -0.217 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.529     0.312    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.338 r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkf_buf/O
                         net (fo=1, routed)           0.595     0.933    simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





