
1_AXIS_F091_Knikker_Demo_V1.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005218  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  080052d4  080052d4  000152d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005344  08005344  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08005344  08005344  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005344  08005344  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005344  08005344  00015344  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005348  08005348  00015348  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  0800534c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000031a0  2000000c  08005358  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200031ac  08005358  000231ac  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000097df  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a79  00000000  00000000  00029813  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000878  00000000  00000000  0002b290  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000007b0  00000000  00000000  0002bb08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d25a  00000000  00000000  0002c2b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a669  00000000  00000000  00049512  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000aa264  00000000  00000000  00053b7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000fdddf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001f08  00000000  00000000  000fde30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080052bc 	.word	0x080052bc

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	080052bc 	.word	0x080052bc

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	; 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	; 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			; (mov r8, r8)

080003f0 <__aeabi_d2uiz>:
 80003f0:	b570      	push	{r4, r5, r6, lr}
 80003f2:	2200      	movs	r2, #0
 80003f4:	4b0c      	ldr	r3, [pc, #48]	; (8000428 <__aeabi_d2uiz+0x38>)
 80003f6:	0004      	movs	r4, r0
 80003f8:	000d      	movs	r5, r1
 80003fa:	f000 fea5 	bl	8001148 <__aeabi_dcmpge>
 80003fe:	2800      	cmp	r0, #0
 8000400:	d104      	bne.n	800040c <__aeabi_d2uiz+0x1c>
 8000402:	0020      	movs	r0, r4
 8000404:	0029      	movs	r1, r5
 8000406:	f000 fe0f 	bl	8001028 <__aeabi_d2iz>
 800040a:	bd70      	pop	{r4, r5, r6, pc}
 800040c:	4b06      	ldr	r3, [pc, #24]	; (8000428 <__aeabi_d2uiz+0x38>)
 800040e:	2200      	movs	r2, #0
 8000410:	0020      	movs	r0, r4
 8000412:	0029      	movs	r1, r5
 8000414:	f000 fa76 	bl	8000904 <__aeabi_dsub>
 8000418:	f000 fe06 	bl	8001028 <__aeabi_d2iz>
 800041c:	2380      	movs	r3, #128	; 0x80
 800041e:	061b      	lsls	r3, r3, #24
 8000420:	469c      	mov	ip, r3
 8000422:	4460      	add	r0, ip
 8000424:	e7f1      	b.n	800040a <__aeabi_d2uiz+0x1a>
 8000426:	46c0      	nop			; (mov r8, r8)
 8000428:	41e00000 	.word	0x41e00000

0800042c <__aeabi_dmul>:
 800042c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800042e:	4657      	mov	r7, sl
 8000430:	464e      	mov	r6, r9
 8000432:	4645      	mov	r5, r8
 8000434:	46de      	mov	lr, fp
 8000436:	b5e0      	push	{r5, r6, r7, lr}
 8000438:	4698      	mov	r8, r3
 800043a:	030c      	lsls	r4, r1, #12
 800043c:	004b      	lsls	r3, r1, #1
 800043e:	0006      	movs	r6, r0
 8000440:	4692      	mov	sl, r2
 8000442:	b087      	sub	sp, #28
 8000444:	0b24      	lsrs	r4, r4, #12
 8000446:	0d5b      	lsrs	r3, r3, #21
 8000448:	0fcf      	lsrs	r7, r1, #31
 800044a:	2b00      	cmp	r3, #0
 800044c:	d100      	bne.n	8000450 <__aeabi_dmul+0x24>
 800044e:	e15c      	b.n	800070a <__aeabi_dmul+0x2de>
 8000450:	4ad9      	ldr	r2, [pc, #868]	; (80007b8 <__aeabi_dmul+0x38c>)
 8000452:	4293      	cmp	r3, r2
 8000454:	d100      	bne.n	8000458 <__aeabi_dmul+0x2c>
 8000456:	e175      	b.n	8000744 <__aeabi_dmul+0x318>
 8000458:	0f42      	lsrs	r2, r0, #29
 800045a:	00e4      	lsls	r4, r4, #3
 800045c:	4314      	orrs	r4, r2
 800045e:	2280      	movs	r2, #128	; 0x80
 8000460:	0412      	lsls	r2, r2, #16
 8000462:	4314      	orrs	r4, r2
 8000464:	4ad5      	ldr	r2, [pc, #852]	; (80007bc <__aeabi_dmul+0x390>)
 8000466:	00c5      	lsls	r5, r0, #3
 8000468:	4694      	mov	ip, r2
 800046a:	4463      	add	r3, ip
 800046c:	9300      	str	r3, [sp, #0]
 800046e:	2300      	movs	r3, #0
 8000470:	4699      	mov	r9, r3
 8000472:	469b      	mov	fp, r3
 8000474:	4643      	mov	r3, r8
 8000476:	4642      	mov	r2, r8
 8000478:	031e      	lsls	r6, r3, #12
 800047a:	0fd2      	lsrs	r2, r2, #31
 800047c:	005b      	lsls	r3, r3, #1
 800047e:	4650      	mov	r0, sl
 8000480:	4690      	mov	r8, r2
 8000482:	0b36      	lsrs	r6, r6, #12
 8000484:	0d5b      	lsrs	r3, r3, #21
 8000486:	d100      	bne.n	800048a <__aeabi_dmul+0x5e>
 8000488:	e120      	b.n	80006cc <__aeabi_dmul+0x2a0>
 800048a:	4acb      	ldr	r2, [pc, #812]	; (80007b8 <__aeabi_dmul+0x38c>)
 800048c:	4293      	cmp	r3, r2
 800048e:	d100      	bne.n	8000492 <__aeabi_dmul+0x66>
 8000490:	e162      	b.n	8000758 <__aeabi_dmul+0x32c>
 8000492:	49ca      	ldr	r1, [pc, #808]	; (80007bc <__aeabi_dmul+0x390>)
 8000494:	0f42      	lsrs	r2, r0, #29
 8000496:	468c      	mov	ip, r1
 8000498:	9900      	ldr	r1, [sp, #0]
 800049a:	4463      	add	r3, ip
 800049c:	00f6      	lsls	r6, r6, #3
 800049e:	468c      	mov	ip, r1
 80004a0:	4316      	orrs	r6, r2
 80004a2:	2280      	movs	r2, #128	; 0x80
 80004a4:	449c      	add	ip, r3
 80004a6:	0412      	lsls	r2, r2, #16
 80004a8:	4663      	mov	r3, ip
 80004aa:	4316      	orrs	r6, r2
 80004ac:	00c2      	lsls	r2, r0, #3
 80004ae:	2000      	movs	r0, #0
 80004b0:	9300      	str	r3, [sp, #0]
 80004b2:	9900      	ldr	r1, [sp, #0]
 80004b4:	4643      	mov	r3, r8
 80004b6:	3101      	adds	r1, #1
 80004b8:	468c      	mov	ip, r1
 80004ba:	4649      	mov	r1, r9
 80004bc:	407b      	eors	r3, r7
 80004be:	9301      	str	r3, [sp, #4]
 80004c0:	290f      	cmp	r1, #15
 80004c2:	d826      	bhi.n	8000512 <__aeabi_dmul+0xe6>
 80004c4:	4bbe      	ldr	r3, [pc, #760]	; (80007c0 <__aeabi_dmul+0x394>)
 80004c6:	0089      	lsls	r1, r1, #2
 80004c8:	5859      	ldr	r1, [r3, r1]
 80004ca:	468f      	mov	pc, r1
 80004cc:	4643      	mov	r3, r8
 80004ce:	9301      	str	r3, [sp, #4]
 80004d0:	0034      	movs	r4, r6
 80004d2:	0015      	movs	r5, r2
 80004d4:	4683      	mov	fp, r0
 80004d6:	465b      	mov	r3, fp
 80004d8:	2b02      	cmp	r3, #2
 80004da:	d016      	beq.n	800050a <__aeabi_dmul+0xde>
 80004dc:	2b03      	cmp	r3, #3
 80004de:	d100      	bne.n	80004e2 <__aeabi_dmul+0xb6>
 80004e0:	e203      	b.n	80008ea <__aeabi_dmul+0x4be>
 80004e2:	2b01      	cmp	r3, #1
 80004e4:	d000      	beq.n	80004e8 <__aeabi_dmul+0xbc>
 80004e6:	e0cd      	b.n	8000684 <__aeabi_dmul+0x258>
 80004e8:	2200      	movs	r2, #0
 80004ea:	2400      	movs	r4, #0
 80004ec:	2500      	movs	r5, #0
 80004ee:	9b01      	ldr	r3, [sp, #4]
 80004f0:	0512      	lsls	r2, r2, #20
 80004f2:	4322      	orrs	r2, r4
 80004f4:	07db      	lsls	r3, r3, #31
 80004f6:	431a      	orrs	r2, r3
 80004f8:	0028      	movs	r0, r5
 80004fa:	0011      	movs	r1, r2
 80004fc:	b007      	add	sp, #28
 80004fe:	bcf0      	pop	{r4, r5, r6, r7}
 8000500:	46bb      	mov	fp, r7
 8000502:	46b2      	mov	sl, r6
 8000504:	46a9      	mov	r9, r5
 8000506:	46a0      	mov	r8, r4
 8000508:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800050a:	2400      	movs	r4, #0
 800050c:	2500      	movs	r5, #0
 800050e:	4aaa      	ldr	r2, [pc, #680]	; (80007b8 <__aeabi_dmul+0x38c>)
 8000510:	e7ed      	b.n	80004ee <__aeabi_dmul+0xc2>
 8000512:	0c28      	lsrs	r0, r5, #16
 8000514:	042d      	lsls	r5, r5, #16
 8000516:	0c2d      	lsrs	r5, r5, #16
 8000518:	002b      	movs	r3, r5
 800051a:	0c11      	lsrs	r1, r2, #16
 800051c:	0412      	lsls	r2, r2, #16
 800051e:	0c12      	lsrs	r2, r2, #16
 8000520:	4353      	muls	r3, r2
 8000522:	4698      	mov	r8, r3
 8000524:	0013      	movs	r3, r2
 8000526:	002f      	movs	r7, r5
 8000528:	4343      	muls	r3, r0
 800052a:	4699      	mov	r9, r3
 800052c:	434f      	muls	r7, r1
 800052e:	444f      	add	r7, r9
 8000530:	46bb      	mov	fp, r7
 8000532:	4647      	mov	r7, r8
 8000534:	000b      	movs	r3, r1
 8000536:	0c3f      	lsrs	r7, r7, #16
 8000538:	46ba      	mov	sl, r7
 800053a:	4343      	muls	r3, r0
 800053c:	44da      	add	sl, fp
 800053e:	9302      	str	r3, [sp, #8]
 8000540:	45d1      	cmp	r9, sl
 8000542:	d904      	bls.n	800054e <__aeabi_dmul+0x122>
 8000544:	2780      	movs	r7, #128	; 0x80
 8000546:	027f      	lsls	r7, r7, #9
 8000548:	46b9      	mov	r9, r7
 800054a:	444b      	add	r3, r9
 800054c:	9302      	str	r3, [sp, #8]
 800054e:	4653      	mov	r3, sl
 8000550:	0c1b      	lsrs	r3, r3, #16
 8000552:	469b      	mov	fp, r3
 8000554:	4653      	mov	r3, sl
 8000556:	041f      	lsls	r7, r3, #16
 8000558:	4643      	mov	r3, r8
 800055a:	041b      	lsls	r3, r3, #16
 800055c:	0c1b      	lsrs	r3, r3, #16
 800055e:	4698      	mov	r8, r3
 8000560:	003b      	movs	r3, r7
 8000562:	4443      	add	r3, r8
 8000564:	9304      	str	r3, [sp, #16]
 8000566:	0c33      	lsrs	r3, r6, #16
 8000568:	0436      	lsls	r6, r6, #16
 800056a:	0c36      	lsrs	r6, r6, #16
 800056c:	4698      	mov	r8, r3
 800056e:	0033      	movs	r3, r6
 8000570:	4343      	muls	r3, r0
 8000572:	4699      	mov	r9, r3
 8000574:	4643      	mov	r3, r8
 8000576:	4343      	muls	r3, r0
 8000578:	002f      	movs	r7, r5
 800057a:	469a      	mov	sl, r3
 800057c:	4643      	mov	r3, r8
 800057e:	4377      	muls	r7, r6
 8000580:	435d      	muls	r5, r3
 8000582:	0c38      	lsrs	r0, r7, #16
 8000584:	444d      	add	r5, r9
 8000586:	1945      	adds	r5, r0, r5
 8000588:	45a9      	cmp	r9, r5
 800058a:	d903      	bls.n	8000594 <__aeabi_dmul+0x168>
 800058c:	2380      	movs	r3, #128	; 0x80
 800058e:	025b      	lsls	r3, r3, #9
 8000590:	4699      	mov	r9, r3
 8000592:	44ca      	add	sl, r9
 8000594:	043f      	lsls	r7, r7, #16
 8000596:	0c28      	lsrs	r0, r5, #16
 8000598:	0c3f      	lsrs	r7, r7, #16
 800059a:	042d      	lsls	r5, r5, #16
 800059c:	19ed      	adds	r5, r5, r7
 800059e:	0c27      	lsrs	r7, r4, #16
 80005a0:	0424      	lsls	r4, r4, #16
 80005a2:	0c24      	lsrs	r4, r4, #16
 80005a4:	0003      	movs	r3, r0
 80005a6:	0020      	movs	r0, r4
 80005a8:	4350      	muls	r0, r2
 80005aa:	437a      	muls	r2, r7
 80005ac:	4691      	mov	r9, r2
 80005ae:	003a      	movs	r2, r7
 80005b0:	4453      	add	r3, sl
 80005b2:	9305      	str	r3, [sp, #20]
 80005b4:	0c03      	lsrs	r3, r0, #16
 80005b6:	469a      	mov	sl, r3
 80005b8:	434a      	muls	r2, r1
 80005ba:	4361      	muls	r1, r4
 80005bc:	4449      	add	r1, r9
 80005be:	4451      	add	r1, sl
 80005c0:	44ab      	add	fp, r5
 80005c2:	4589      	cmp	r9, r1
 80005c4:	d903      	bls.n	80005ce <__aeabi_dmul+0x1a2>
 80005c6:	2380      	movs	r3, #128	; 0x80
 80005c8:	025b      	lsls	r3, r3, #9
 80005ca:	4699      	mov	r9, r3
 80005cc:	444a      	add	r2, r9
 80005ce:	0400      	lsls	r0, r0, #16
 80005d0:	0c0b      	lsrs	r3, r1, #16
 80005d2:	0c00      	lsrs	r0, r0, #16
 80005d4:	0409      	lsls	r1, r1, #16
 80005d6:	1809      	adds	r1, r1, r0
 80005d8:	0020      	movs	r0, r4
 80005da:	4699      	mov	r9, r3
 80005dc:	4643      	mov	r3, r8
 80005de:	4370      	muls	r0, r6
 80005e0:	435c      	muls	r4, r3
 80005e2:	437e      	muls	r6, r7
 80005e4:	435f      	muls	r7, r3
 80005e6:	0c03      	lsrs	r3, r0, #16
 80005e8:	4698      	mov	r8, r3
 80005ea:	19a4      	adds	r4, r4, r6
 80005ec:	4444      	add	r4, r8
 80005ee:	444a      	add	r2, r9
 80005f0:	9703      	str	r7, [sp, #12]
 80005f2:	42a6      	cmp	r6, r4
 80005f4:	d904      	bls.n	8000600 <__aeabi_dmul+0x1d4>
 80005f6:	2380      	movs	r3, #128	; 0x80
 80005f8:	025b      	lsls	r3, r3, #9
 80005fa:	4698      	mov	r8, r3
 80005fc:	4447      	add	r7, r8
 80005fe:	9703      	str	r7, [sp, #12]
 8000600:	0423      	lsls	r3, r4, #16
 8000602:	9e02      	ldr	r6, [sp, #8]
 8000604:	469a      	mov	sl, r3
 8000606:	9b05      	ldr	r3, [sp, #20]
 8000608:	445e      	add	r6, fp
 800060a:	4698      	mov	r8, r3
 800060c:	42ae      	cmp	r6, r5
 800060e:	41ad      	sbcs	r5, r5
 8000610:	1876      	adds	r6, r6, r1
 8000612:	428e      	cmp	r6, r1
 8000614:	4189      	sbcs	r1, r1
 8000616:	0400      	lsls	r0, r0, #16
 8000618:	0c00      	lsrs	r0, r0, #16
 800061a:	4450      	add	r0, sl
 800061c:	4440      	add	r0, r8
 800061e:	426d      	negs	r5, r5
 8000620:	1947      	adds	r7, r0, r5
 8000622:	46b8      	mov	r8, r7
 8000624:	4693      	mov	fp, r2
 8000626:	4249      	negs	r1, r1
 8000628:	4689      	mov	r9, r1
 800062a:	44c3      	add	fp, r8
 800062c:	44d9      	add	r9, fp
 800062e:	4298      	cmp	r0, r3
 8000630:	4180      	sbcs	r0, r0
 8000632:	45a8      	cmp	r8, r5
 8000634:	41ad      	sbcs	r5, r5
 8000636:	4593      	cmp	fp, r2
 8000638:	4192      	sbcs	r2, r2
 800063a:	4589      	cmp	r9, r1
 800063c:	4189      	sbcs	r1, r1
 800063e:	426d      	negs	r5, r5
 8000640:	4240      	negs	r0, r0
 8000642:	4328      	orrs	r0, r5
 8000644:	0c24      	lsrs	r4, r4, #16
 8000646:	4252      	negs	r2, r2
 8000648:	4249      	negs	r1, r1
 800064a:	430a      	orrs	r2, r1
 800064c:	9b03      	ldr	r3, [sp, #12]
 800064e:	1900      	adds	r0, r0, r4
 8000650:	1880      	adds	r0, r0, r2
 8000652:	18c7      	adds	r7, r0, r3
 8000654:	464b      	mov	r3, r9
 8000656:	0ddc      	lsrs	r4, r3, #23
 8000658:	9b04      	ldr	r3, [sp, #16]
 800065a:	0275      	lsls	r5, r6, #9
 800065c:	431d      	orrs	r5, r3
 800065e:	1e6a      	subs	r2, r5, #1
 8000660:	4195      	sbcs	r5, r2
 8000662:	464b      	mov	r3, r9
 8000664:	0df6      	lsrs	r6, r6, #23
 8000666:	027f      	lsls	r7, r7, #9
 8000668:	4335      	orrs	r5, r6
 800066a:	025a      	lsls	r2, r3, #9
 800066c:	433c      	orrs	r4, r7
 800066e:	4315      	orrs	r5, r2
 8000670:	01fb      	lsls	r3, r7, #7
 8000672:	d400      	bmi.n	8000676 <__aeabi_dmul+0x24a>
 8000674:	e11c      	b.n	80008b0 <__aeabi_dmul+0x484>
 8000676:	2101      	movs	r1, #1
 8000678:	086a      	lsrs	r2, r5, #1
 800067a:	400d      	ands	r5, r1
 800067c:	4315      	orrs	r5, r2
 800067e:	07e2      	lsls	r2, r4, #31
 8000680:	4315      	orrs	r5, r2
 8000682:	0864      	lsrs	r4, r4, #1
 8000684:	494f      	ldr	r1, [pc, #316]	; (80007c4 <__aeabi_dmul+0x398>)
 8000686:	4461      	add	r1, ip
 8000688:	2900      	cmp	r1, #0
 800068a:	dc00      	bgt.n	800068e <__aeabi_dmul+0x262>
 800068c:	e0b0      	b.n	80007f0 <__aeabi_dmul+0x3c4>
 800068e:	076b      	lsls	r3, r5, #29
 8000690:	d009      	beq.n	80006a6 <__aeabi_dmul+0x27a>
 8000692:	220f      	movs	r2, #15
 8000694:	402a      	ands	r2, r5
 8000696:	2a04      	cmp	r2, #4
 8000698:	d005      	beq.n	80006a6 <__aeabi_dmul+0x27a>
 800069a:	1d2a      	adds	r2, r5, #4
 800069c:	42aa      	cmp	r2, r5
 800069e:	41ad      	sbcs	r5, r5
 80006a0:	426d      	negs	r5, r5
 80006a2:	1964      	adds	r4, r4, r5
 80006a4:	0015      	movs	r5, r2
 80006a6:	01e3      	lsls	r3, r4, #7
 80006a8:	d504      	bpl.n	80006b4 <__aeabi_dmul+0x288>
 80006aa:	2180      	movs	r1, #128	; 0x80
 80006ac:	4a46      	ldr	r2, [pc, #280]	; (80007c8 <__aeabi_dmul+0x39c>)
 80006ae:	00c9      	lsls	r1, r1, #3
 80006b0:	4014      	ands	r4, r2
 80006b2:	4461      	add	r1, ip
 80006b4:	4a45      	ldr	r2, [pc, #276]	; (80007cc <__aeabi_dmul+0x3a0>)
 80006b6:	4291      	cmp	r1, r2
 80006b8:	dd00      	ble.n	80006bc <__aeabi_dmul+0x290>
 80006ba:	e726      	b.n	800050a <__aeabi_dmul+0xde>
 80006bc:	0762      	lsls	r2, r4, #29
 80006be:	08ed      	lsrs	r5, r5, #3
 80006c0:	0264      	lsls	r4, r4, #9
 80006c2:	0549      	lsls	r1, r1, #21
 80006c4:	4315      	orrs	r5, r2
 80006c6:	0b24      	lsrs	r4, r4, #12
 80006c8:	0d4a      	lsrs	r2, r1, #21
 80006ca:	e710      	b.n	80004ee <__aeabi_dmul+0xc2>
 80006cc:	4652      	mov	r2, sl
 80006ce:	4332      	orrs	r2, r6
 80006d0:	d100      	bne.n	80006d4 <__aeabi_dmul+0x2a8>
 80006d2:	e07f      	b.n	80007d4 <__aeabi_dmul+0x3a8>
 80006d4:	2e00      	cmp	r6, #0
 80006d6:	d100      	bne.n	80006da <__aeabi_dmul+0x2ae>
 80006d8:	e0dc      	b.n	8000894 <__aeabi_dmul+0x468>
 80006da:	0030      	movs	r0, r6
 80006dc:	f000 fd3e 	bl	800115c <__clzsi2>
 80006e0:	0002      	movs	r2, r0
 80006e2:	3a0b      	subs	r2, #11
 80006e4:	231d      	movs	r3, #29
 80006e6:	0001      	movs	r1, r0
 80006e8:	1a9b      	subs	r3, r3, r2
 80006ea:	4652      	mov	r2, sl
 80006ec:	3908      	subs	r1, #8
 80006ee:	40da      	lsrs	r2, r3
 80006f0:	408e      	lsls	r6, r1
 80006f2:	4316      	orrs	r6, r2
 80006f4:	4652      	mov	r2, sl
 80006f6:	408a      	lsls	r2, r1
 80006f8:	9b00      	ldr	r3, [sp, #0]
 80006fa:	4935      	ldr	r1, [pc, #212]	; (80007d0 <__aeabi_dmul+0x3a4>)
 80006fc:	1a18      	subs	r0, r3, r0
 80006fe:	0003      	movs	r3, r0
 8000700:	468c      	mov	ip, r1
 8000702:	4463      	add	r3, ip
 8000704:	2000      	movs	r0, #0
 8000706:	9300      	str	r3, [sp, #0]
 8000708:	e6d3      	b.n	80004b2 <__aeabi_dmul+0x86>
 800070a:	0025      	movs	r5, r4
 800070c:	4305      	orrs	r5, r0
 800070e:	d04a      	beq.n	80007a6 <__aeabi_dmul+0x37a>
 8000710:	2c00      	cmp	r4, #0
 8000712:	d100      	bne.n	8000716 <__aeabi_dmul+0x2ea>
 8000714:	e0b0      	b.n	8000878 <__aeabi_dmul+0x44c>
 8000716:	0020      	movs	r0, r4
 8000718:	f000 fd20 	bl	800115c <__clzsi2>
 800071c:	0001      	movs	r1, r0
 800071e:	0002      	movs	r2, r0
 8000720:	390b      	subs	r1, #11
 8000722:	231d      	movs	r3, #29
 8000724:	0010      	movs	r0, r2
 8000726:	1a5b      	subs	r3, r3, r1
 8000728:	0031      	movs	r1, r6
 800072a:	0035      	movs	r5, r6
 800072c:	3808      	subs	r0, #8
 800072e:	4084      	lsls	r4, r0
 8000730:	40d9      	lsrs	r1, r3
 8000732:	4085      	lsls	r5, r0
 8000734:	430c      	orrs	r4, r1
 8000736:	4826      	ldr	r0, [pc, #152]	; (80007d0 <__aeabi_dmul+0x3a4>)
 8000738:	1a83      	subs	r3, r0, r2
 800073a:	9300      	str	r3, [sp, #0]
 800073c:	2300      	movs	r3, #0
 800073e:	4699      	mov	r9, r3
 8000740:	469b      	mov	fp, r3
 8000742:	e697      	b.n	8000474 <__aeabi_dmul+0x48>
 8000744:	0005      	movs	r5, r0
 8000746:	4325      	orrs	r5, r4
 8000748:	d126      	bne.n	8000798 <__aeabi_dmul+0x36c>
 800074a:	2208      	movs	r2, #8
 800074c:	9300      	str	r3, [sp, #0]
 800074e:	2302      	movs	r3, #2
 8000750:	2400      	movs	r4, #0
 8000752:	4691      	mov	r9, r2
 8000754:	469b      	mov	fp, r3
 8000756:	e68d      	b.n	8000474 <__aeabi_dmul+0x48>
 8000758:	4652      	mov	r2, sl
 800075a:	9b00      	ldr	r3, [sp, #0]
 800075c:	4332      	orrs	r2, r6
 800075e:	d110      	bne.n	8000782 <__aeabi_dmul+0x356>
 8000760:	4915      	ldr	r1, [pc, #84]	; (80007b8 <__aeabi_dmul+0x38c>)
 8000762:	2600      	movs	r6, #0
 8000764:	468c      	mov	ip, r1
 8000766:	4463      	add	r3, ip
 8000768:	4649      	mov	r1, r9
 800076a:	9300      	str	r3, [sp, #0]
 800076c:	2302      	movs	r3, #2
 800076e:	4319      	orrs	r1, r3
 8000770:	4689      	mov	r9, r1
 8000772:	2002      	movs	r0, #2
 8000774:	e69d      	b.n	80004b2 <__aeabi_dmul+0x86>
 8000776:	465b      	mov	r3, fp
 8000778:	9701      	str	r7, [sp, #4]
 800077a:	2b02      	cmp	r3, #2
 800077c:	d000      	beq.n	8000780 <__aeabi_dmul+0x354>
 800077e:	e6ad      	b.n	80004dc <__aeabi_dmul+0xb0>
 8000780:	e6c3      	b.n	800050a <__aeabi_dmul+0xde>
 8000782:	4a0d      	ldr	r2, [pc, #52]	; (80007b8 <__aeabi_dmul+0x38c>)
 8000784:	2003      	movs	r0, #3
 8000786:	4694      	mov	ip, r2
 8000788:	4463      	add	r3, ip
 800078a:	464a      	mov	r2, r9
 800078c:	9300      	str	r3, [sp, #0]
 800078e:	2303      	movs	r3, #3
 8000790:	431a      	orrs	r2, r3
 8000792:	4691      	mov	r9, r2
 8000794:	4652      	mov	r2, sl
 8000796:	e68c      	b.n	80004b2 <__aeabi_dmul+0x86>
 8000798:	220c      	movs	r2, #12
 800079a:	9300      	str	r3, [sp, #0]
 800079c:	2303      	movs	r3, #3
 800079e:	0005      	movs	r5, r0
 80007a0:	4691      	mov	r9, r2
 80007a2:	469b      	mov	fp, r3
 80007a4:	e666      	b.n	8000474 <__aeabi_dmul+0x48>
 80007a6:	2304      	movs	r3, #4
 80007a8:	4699      	mov	r9, r3
 80007aa:	2300      	movs	r3, #0
 80007ac:	9300      	str	r3, [sp, #0]
 80007ae:	3301      	adds	r3, #1
 80007b0:	2400      	movs	r4, #0
 80007b2:	469b      	mov	fp, r3
 80007b4:	e65e      	b.n	8000474 <__aeabi_dmul+0x48>
 80007b6:	46c0      	nop			; (mov r8, r8)
 80007b8:	000007ff 	.word	0x000007ff
 80007bc:	fffffc01 	.word	0xfffffc01
 80007c0:	080052f4 	.word	0x080052f4
 80007c4:	000003ff 	.word	0x000003ff
 80007c8:	feffffff 	.word	0xfeffffff
 80007cc:	000007fe 	.word	0x000007fe
 80007d0:	fffffc0d 	.word	0xfffffc0d
 80007d4:	4649      	mov	r1, r9
 80007d6:	2301      	movs	r3, #1
 80007d8:	4319      	orrs	r1, r3
 80007da:	4689      	mov	r9, r1
 80007dc:	2600      	movs	r6, #0
 80007de:	2001      	movs	r0, #1
 80007e0:	e667      	b.n	80004b2 <__aeabi_dmul+0x86>
 80007e2:	2300      	movs	r3, #0
 80007e4:	2480      	movs	r4, #128	; 0x80
 80007e6:	2500      	movs	r5, #0
 80007e8:	4a43      	ldr	r2, [pc, #268]	; (80008f8 <__aeabi_dmul+0x4cc>)
 80007ea:	9301      	str	r3, [sp, #4]
 80007ec:	0324      	lsls	r4, r4, #12
 80007ee:	e67e      	b.n	80004ee <__aeabi_dmul+0xc2>
 80007f0:	2001      	movs	r0, #1
 80007f2:	1a40      	subs	r0, r0, r1
 80007f4:	2838      	cmp	r0, #56	; 0x38
 80007f6:	dd00      	ble.n	80007fa <__aeabi_dmul+0x3ce>
 80007f8:	e676      	b.n	80004e8 <__aeabi_dmul+0xbc>
 80007fa:	281f      	cmp	r0, #31
 80007fc:	dd5b      	ble.n	80008b6 <__aeabi_dmul+0x48a>
 80007fe:	221f      	movs	r2, #31
 8000800:	0023      	movs	r3, r4
 8000802:	4252      	negs	r2, r2
 8000804:	1a51      	subs	r1, r2, r1
 8000806:	40cb      	lsrs	r3, r1
 8000808:	0019      	movs	r1, r3
 800080a:	2820      	cmp	r0, #32
 800080c:	d003      	beq.n	8000816 <__aeabi_dmul+0x3ea>
 800080e:	4a3b      	ldr	r2, [pc, #236]	; (80008fc <__aeabi_dmul+0x4d0>)
 8000810:	4462      	add	r2, ip
 8000812:	4094      	lsls	r4, r2
 8000814:	4325      	orrs	r5, r4
 8000816:	1e6a      	subs	r2, r5, #1
 8000818:	4195      	sbcs	r5, r2
 800081a:	002a      	movs	r2, r5
 800081c:	430a      	orrs	r2, r1
 800081e:	2107      	movs	r1, #7
 8000820:	000d      	movs	r5, r1
 8000822:	2400      	movs	r4, #0
 8000824:	4015      	ands	r5, r2
 8000826:	4211      	tst	r1, r2
 8000828:	d05b      	beq.n	80008e2 <__aeabi_dmul+0x4b6>
 800082a:	210f      	movs	r1, #15
 800082c:	2400      	movs	r4, #0
 800082e:	4011      	ands	r1, r2
 8000830:	2904      	cmp	r1, #4
 8000832:	d053      	beq.n	80008dc <__aeabi_dmul+0x4b0>
 8000834:	1d11      	adds	r1, r2, #4
 8000836:	4291      	cmp	r1, r2
 8000838:	4192      	sbcs	r2, r2
 800083a:	4252      	negs	r2, r2
 800083c:	18a4      	adds	r4, r4, r2
 800083e:	000a      	movs	r2, r1
 8000840:	0223      	lsls	r3, r4, #8
 8000842:	d54b      	bpl.n	80008dc <__aeabi_dmul+0x4b0>
 8000844:	2201      	movs	r2, #1
 8000846:	2400      	movs	r4, #0
 8000848:	2500      	movs	r5, #0
 800084a:	e650      	b.n	80004ee <__aeabi_dmul+0xc2>
 800084c:	2380      	movs	r3, #128	; 0x80
 800084e:	031b      	lsls	r3, r3, #12
 8000850:	421c      	tst	r4, r3
 8000852:	d009      	beq.n	8000868 <__aeabi_dmul+0x43c>
 8000854:	421e      	tst	r6, r3
 8000856:	d107      	bne.n	8000868 <__aeabi_dmul+0x43c>
 8000858:	4333      	orrs	r3, r6
 800085a:	031c      	lsls	r4, r3, #12
 800085c:	4643      	mov	r3, r8
 800085e:	0015      	movs	r5, r2
 8000860:	0b24      	lsrs	r4, r4, #12
 8000862:	4a25      	ldr	r2, [pc, #148]	; (80008f8 <__aeabi_dmul+0x4cc>)
 8000864:	9301      	str	r3, [sp, #4]
 8000866:	e642      	b.n	80004ee <__aeabi_dmul+0xc2>
 8000868:	2280      	movs	r2, #128	; 0x80
 800086a:	0312      	lsls	r2, r2, #12
 800086c:	4314      	orrs	r4, r2
 800086e:	0324      	lsls	r4, r4, #12
 8000870:	4a21      	ldr	r2, [pc, #132]	; (80008f8 <__aeabi_dmul+0x4cc>)
 8000872:	0b24      	lsrs	r4, r4, #12
 8000874:	9701      	str	r7, [sp, #4]
 8000876:	e63a      	b.n	80004ee <__aeabi_dmul+0xc2>
 8000878:	f000 fc70 	bl	800115c <__clzsi2>
 800087c:	0001      	movs	r1, r0
 800087e:	0002      	movs	r2, r0
 8000880:	3115      	adds	r1, #21
 8000882:	3220      	adds	r2, #32
 8000884:	291c      	cmp	r1, #28
 8000886:	dc00      	bgt.n	800088a <__aeabi_dmul+0x45e>
 8000888:	e74b      	b.n	8000722 <__aeabi_dmul+0x2f6>
 800088a:	0034      	movs	r4, r6
 800088c:	3808      	subs	r0, #8
 800088e:	2500      	movs	r5, #0
 8000890:	4084      	lsls	r4, r0
 8000892:	e750      	b.n	8000736 <__aeabi_dmul+0x30a>
 8000894:	f000 fc62 	bl	800115c <__clzsi2>
 8000898:	0003      	movs	r3, r0
 800089a:	001a      	movs	r2, r3
 800089c:	3215      	adds	r2, #21
 800089e:	3020      	adds	r0, #32
 80008a0:	2a1c      	cmp	r2, #28
 80008a2:	dc00      	bgt.n	80008a6 <__aeabi_dmul+0x47a>
 80008a4:	e71e      	b.n	80006e4 <__aeabi_dmul+0x2b8>
 80008a6:	4656      	mov	r6, sl
 80008a8:	3b08      	subs	r3, #8
 80008aa:	2200      	movs	r2, #0
 80008ac:	409e      	lsls	r6, r3
 80008ae:	e723      	b.n	80006f8 <__aeabi_dmul+0x2cc>
 80008b0:	9b00      	ldr	r3, [sp, #0]
 80008b2:	469c      	mov	ip, r3
 80008b4:	e6e6      	b.n	8000684 <__aeabi_dmul+0x258>
 80008b6:	4912      	ldr	r1, [pc, #72]	; (8000900 <__aeabi_dmul+0x4d4>)
 80008b8:	0022      	movs	r2, r4
 80008ba:	4461      	add	r1, ip
 80008bc:	002e      	movs	r6, r5
 80008be:	408d      	lsls	r5, r1
 80008c0:	408a      	lsls	r2, r1
 80008c2:	40c6      	lsrs	r6, r0
 80008c4:	1e69      	subs	r1, r5, #1
 80008c6:	418d      	sbcs	r5, r1
 80008c8:	4332      	orrs	r2, r6
 80008ca:	432a      	orrs	r2, r5
 80008cc:	40c4      	lsrs	r4, r0
 80008ce:	0753      	lsls	r3, r2, #29
 80008d0:	d0b6      	beq.n	8000840 <__aeabi_dmul+0x414>
 80008d2:	210f      	movs	r1, #15
 80008d4:	4011      	ands	r1, r2
 80008d6:	2904      	cmp	r1, #4
 80008d8:	d1ac      	bne.n	8000834 <__aeabi_dmul+0x408>
 80008da:	e7b1      	b.n	8000840 <__aeabi_dmul+0x414>
 80008dc:	0765      	lsls	r5, r4, #29
 80008de:	0264      	lsls	r4, r4, #9
 80008e0:	0b24      	lsrs	r4, r4, #12
 80008e2:	08d2      	lsrs	r2, r2, #3
 80008e4:	4315      	orrs	r5, r2
 80008e6:	2200      	movs	r2, #0
 80008e8:	e601      	b.n	80004ee <__aeabi_dmul+0xc2>
 80008ea:	2280      	movs	r2, #128	; 0x80
 80008ec:	0312      	lsls	r2, r2, #12
 80008ee:	4314      	orrs	r4, r2
 80008f0:	0324      	lsls	r4, r4, #12
 80008f2:	4a01      	ldr	r2, [pc, #4]	; (80008f8 <__aeabi_dmul+0x4cc>)
 80008f4:	0b24      	lsrs	r4, r4, #12
 80008f6:	e5fa      	b.n	80004ee <__aeabi_dmul+0xc2>
 80008f8:	000007ff 	.word	0x000007ff
 80008fc:	0000043e 	.word	0x0000043e
 8000900:	0000041e 	.word	0x0000041e

08000904 <__aeabi_dsub>:
 8000904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000906:	4657      	mov	r7, sl
 8000908:	464e      	mov	r6, r9
 800090a:	4645      	mov	r5, r8
 800090c:	46de      	mov	lr, fp
 800090e:	b5e0      	push	{r5, r6, r7, lr}
 8000910:	001e      	movs	r6, r3
 8000912:	0017      	movs	r7, r2
 8000914:	004a      	lsls	r2, r1, #1
 8000916:	030b      	lsls	r3, r1, #12
 8000918:	0d52      	lsrs	r2, r2, #21
 800091a:	0a5b      	lsrs	r3, r3, #9
 800091c:	4690      	mov	r8, r2
 800091e:	0f42      	lsrs	r2, r0, #29
 8000920:	431a      	orrs	r2, r3
 8000922:	0fcd      	lsrs	r5, r1, #31
 8000924:	4ccd      	ldr	r4, [pc, #820]	; (8000c5c <__aeabi_dsub+0x358>)
 8000926:	0331      	lsls	r1, r6, #12
 8000928:	00c3      	lsls	r3, r0, #3
 800092a:	4694      	mov	ip, r2
 800092c:	0070      	lsls	r0, r6, #1
 800092e:	0f7a      	lsrs	r2, r7, #29
 8000930:	0a49      	lsrs	r1, r1, #9
 8000932:	00ff      	lsls	r7, r7, #3
 8000934:	469a      	mov	sl, r3
 8000936:	46b9      	mov	r9, r7
 8000938:	0d40      	lsrs	r0, r0, #21
 800093a:	0ff6      	lsrs	r6, r6, #31
 800093c:	4311      	orrs	r1, r2
 800093e:	42a0      	cmp	r0, r4
 8000940:	d100      	bne.n	8000944 <__aeabi_dsub+0x40>
 8000942:	e0b1      	b.n	8000aa8 <__aeabi_dsub+0x1a4>
 8000944:	2201      	movs	r2, #1
 8000946:	4056      	eors	r6, r2
 8000948:	46b3      	mov	fp, r6
 800094a:	42b5      	cmp	r5, r6
 800094c:	d100      	bne.n	8000950 <__aeabi_dsub+0x4c>
 800094e:	e088      	b.n	8000a62 <__aeabi_dsub+0x15e>
 8000950:	4642      	mov	r2, r8
 8000952:	1a12      	subs	r2, r2, r0
 8000954:	2a00      	cmp	r2, #0
 8000956:	dc00      	bgt.n	800095a <__aeabi_dsub+0x56>
 8000958:	e0ae      	b.n	8000ab8 <__aeabi_dsub+0x1b4>
 800095a:	2800      	cmp	r0, #0
 800095c:	d100      	bne.n	8000960 <__aeabi_dsub+0x5c>
 800095e:	e0c1      	b.n	8000ae4 <__aeabi_dsub+0x1e0>
 8000960:	48be      	ldr	r0, [pc, #760]	; (8000c5c <__aeabi_dsub+0x358>)
 8000962:	4580      	cmp	r8, r0
 8000964:	d100      	bne.n	8000968 <__aeabi_dsub+0x64>
 8000966:	e151      	b.n	8000c0c <__aeabi_dsub+0x308>
 8000968:	2080      	movs	r0, #128	; 0x80
 800096a:	0400      	lsls	r0, r0, #16
 800096c:	4301      	orrs	r1, r0
 800096e:	2a38      	cmp	r2, #56	; 0x38
 8000970:	dd00      	ble.n	8000974 <__aeabi_dsub+0x70>
 8000972:	e17b      	b.n	8000c6c <__aeabi_dsub+0x368>
 8000974:	2a1f      	cmp	r2, #31
 8000976:	dd00      	ble.n	800097a <__aeabi_dsub+0x76>
 8000978:	e1ee      	b.n	8000d58 <__aeabi_dsub+0x454>
 800097a:	2020      	movs	r0, #32
 800097c:	003e      	movs	r6, r7
 800097e:	1a80      	subs	r0, r0, r2
 8000980:	000c      	movs	r4, r1
 8000982:	40d6      	lsrs	r6, r2
 8000984:	40d1      	lsrs	r1, r2
 8000986:	4087      	lsls	r7, r0
 8000988:	4662      	mov	r2, ip
 800098a:	4084      	lsls	r4, r0
 800098c:	1a52      	subs	r2, r2, r1
 800098e:	1e78      	subs	r0, r7, #1
 8000990:	4187      	sbcs	r7, r0
 8000992:	4694      	mov	ip, r2
 8000994:	4334      	orrs	r4, r6
 8000996:	4327      	orrs	r7, r4
 8000998:	1bdc      	subs	r4, r3, r7
 800099a:	42a3      	cmp	r3, r4
 800099c:	419b      	sbcs	r3, r3
 800099e:	4662      	mov	r2, ip
 80009a0:	425b      	negs	r3, r3
 80009a2:	1ad3      	subs	r3, r2, r3
 80009a4:	4699      	mov	r9, r3
 80009a6:	464b      	mov	r3, r9
 80009a8:	021b      	lsls	r3, r3, #8
 80009aa:	d400      	bmi.n	80009ae <__aeabi_dsub+0xaa>
 80009ac:	e118      	b.n	8000be0 <__aeabi_dsub+0x2dc>
 80009ae:	464b      	mov	r3, r9
 80009b0:	0258      	lsls	r0, r3, #9
 80009b2:	0a43      	lsrs	r3, r0, #9
 80009b4:	4699      	mov	r9, r3
 80009b6:	464b      	mov	r3, r9
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d100      	bne.n	80009be <__aeabi_dsub+0xba>
 80009bc:	e137      	b.n	8000c2e <__aeabi_dsub+0x32a>
 80009be:	4648      	mov	r0, r9
 80009c0:	f000 fbcc 	bl	800115c <__clzsi2>
 80009c4:	0001      	movs	r1, r0
 80009c6:	3908      	subs	r1, #8
 80009c8:	2320      	movs	r3, #32
 80009ca:	0022      	movs	r2, r4
 80009cc:	4648      	mov	r0, r9
 80009ce:	1a5b      	subs	r3, r3, r1
 80009d0:	40da      	lsrs	r2, r3
 80009d2:	4088      	lsls	r0, r1
 80009d4:	408c      	lsls	r4, r1
 80009d6:	4643      	mov	r3, r8
 80009d8:	4310      	orrs	r0, r2
 80009da:	4588      	cmp	r8, r1
 80009dc:	dd00      	ble.n	80009e0 <__aeabi_dsub+0xdc>
 80009de:	e136      	b.n	8000c4e <__aeabi_dsub+0x34a>
 80009e0:	1ac9      	subs	r1, r1, r3
 80009e2:	1c4b      	adds	r3, r1, #1
 80009e4:	2b1f      	cmp	r3, #31
 80009e6:	dd00      	ble.n	80009ea <__aeabi_dsub+0xe6>
 80009e8:	e0ea      	b.n	8000bc0 <__aeabi_dsub+0x2bc>
 80009ea:	2220      	movs	r2, #32
 80009ec:	0026      	movs	r6, r4
 80009ee:	1ad2      	subs	r2, r2, r3
 80009f0:	0001      	movs	r1, r0
 80009f2:	4094      	lsls	r4, r2
 80009f4:	40de      	lsrs	r6, r3
 80009f6:	40d8      	lsrs	r0, r3
 80009f8:	2300      	movs	r3, #0
 80009fa:	4091      	lsls	r1, r2
 80009fc:	1e62      	subs	r2, r4, #1
 80009fe:	4194      	sbcs	r4, r2
 8000a00:	4681      	mov	r9, r0
 8000a02:	4698      	mov	r8, r3
 8000a04:	4331      	orrs	r1, r6
 8000a06:	430c      	orrs	r4, r1
 8000a08:	0763      	lsls	r3, r4, #29
 8000a0a:	d009      	beq.n	8000a20 <__aeabi_dsub+0x11c>
 8000a0c:	230f      	movs	r3, #15
 8000a0e:	4023      	ands	r3, r4
 8000a10:	2b04      	cmp	r3, #4
 8000a12:	d005      	beq.n	8000a20 <__aeabi_dsub+0x11c>
 8000a14:	1d23      	adds	r3, r4, #4
 8000a16:	42a3      	cmp	r3, r4
 8000a18:	41a4      	sbcs	r4, r4
 8000a1a:	4264      	negs	r4, r4
 8000a1c:	44a1      	add	r9, r4
 8000a1e:	001c      	movs	r4, r3
 8000a20:	464b      	mov	r3, r9
 8000a22:	021b      	lsls	r3, r3, #8
 8000a24:	d400      	bmi.n	8000a28 <__aeabi_dsub+0x124>
 8000a26:	e0de      	b.n	8000be6 <__aeabi_dsub+0x2e2>
 8000a28:	4641      	mov	r1, r8
 8000a2a:	4b8c      	ldr	r3, [pc, #560]	; (8000c5c <__aeabi_dsub+0x358>)
 8000a2c:	3101      	adds	r1, #1
 8000a2e:	4299      	cmp	r1, r3
 8000a30:	d100      	bne.n	8000a34 <__aeabi_dsub+0x130>
 8000a32:	e0e7      	b.n	8000c04 <__aeabi_dsub+0x300>
 8000a34:	464b      	mov	r3, r9
 8000a36:	488a      	ldr	r0, [pc, #552]	; (8000c60 <__aeabi_dsub+0x35c>)
 8000a38:	08e4      	lsrs	r4, r4, #3
 8000a3a:	4003      	ands	r3, r0
 8000a3c:	0018      	movs	r0, r3
 8000a3e:	0549      	lsls	r1, r1, #21
 8000a40:	075b      	lsls	r3, r3, #29
 8000a42:	0240      	lsls	r0, r0, #9
 8000a44:	4323      	orrs	r3, r4
 8000a46:	0d4a      	lsrs	r2, r1, #21
 8000a48:	0b04      	lsrs	r4, r0, #12
 8000a4a:	0512      	lsls	r2, r2, #20
 8000a4c:	07ed      	lsls	r5, r5, #31
 8000a4e:	4322      	orrs	r2, r4
 8000a50:	432a      	orrs	r2, r5
 8000a52:	0018      	movs	r0, r3
 8000a54:	0011      	movs	r1, r2
 8000a56:	bcf0      	pop	{r4, r5, r6, r7}
 8000a58:	46bb      	mov	fp, r7
 8000a5a:	46b2      	mov	sl, r6
 8000a5c:	46a9      	mov	r9, r5
 8000a5e:	46a0      	mov	r8, r4
 8000a60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000a62:	4642      	mov	r2, r8
 8000a64:	1a12      	subs	r2, r2, r0
 8000a66:	2a00      	cmp	r2, #0
 8000a68:	dd52      	ble.n	8000b10 <__aeabi_dsub+0x20c>
 8000a6a:	2800      	cmp	r0, #0
 8000a6c:	d100      	bne.n	8000a70 <__aeabi_dsub+0x16c>
 8000a6e:	e09c      	b.n	8000baa <__aeabi_dsub+0x2a6>
 8000a70:	45a0      	cmp	r8, r4
 8000a72:	d100      	bne.n	8000a76 <__aeabi_dsub+0x172>
 8000a74:	e0ca      	b.n	8000c0c <__aeabi_dsub+0x308>
 8000a76:	2080      	movs	r0, #128	; 0x80
 8000a78:	0400      	lsls	r0, r0, #16
 8000a7a:	4301      	orrs	r1, r0
 8000a7c:	2a38      	cmp	r2, #56	; 0x38
 8000a7e:	dd00      	ble.n	8000a82 <__aeabi_dsub+0x17e>
 8000a80:	e149      	b.n	8000d16 <__aeabi_dsub+0x412>
 8000a82:	2a1f      	cmp	r2, #31
 8000a84:	dc00      	bgt.n	8000a88 <__aeabi_dsub+0x184>
 8000a86:	e197      	b.n	8000db8 <__aeabi_dsub+0x4b4>
 8000a88:	0010      	movs	r0, r2
 8000a8a:	000e      	movs	r6, r1
 8000a8c:	3820      	subs	r0, #32
 8000a8e:	40c6      	lsrs	r6, r0
 8000a90:	2a20      	cmp	r2, #32
 8000a92:	d004      	beq.n	8000a9e <__aeabi_dsub+0x19a>
 8000a94:	2040      	movs	r0, #64	; 0x40
 8000a96:	1a82      	subs	r2, r0, r2
 8000a98:	4091      	lsls	r1, r2
 8000a9a:	430f      	orrs	r7, r1
 8000a9c:	46b9      	mov	r9, r7
 8000a9e:	464c      	mov	r4, r9
 8000aa0:	1e62      	subs	r2, r4, #1
 8000aa2:	4194      	sbcs	r4, r2
 8000aa4:	4334      	orrs	r4, r6
 8000aa6:	e13a      	b.n	8000d1e <__aeabi_dsub+0x41a>
 8000aa8:	000a      	movs	r2, r1
 8000aaa:	433a      	orrs	r2, r7
 8000aac:	d028      	beq.n	8000b00 <__aeabi_dsub+0x1fc>
 8000aae:	46b3      	mov	fp, r6
 8000ab0:	42b5      	cmp	r5, r6
 8000ab2:	d02b      	beq.n	8000b0c <__aeabi_dsub+0x208>
 8000ab4:	4a6b      	ldr	r2, [pc, #428]	; (8000c64 <__aeabi_dsub+0x360>)
 8000ab6:	4442      	add	r2, r8
 8000ab8:	2a00      	cmp	r2, #0
 8000aba:	d05d      	beq.n	8000b78 <__aeabi_dsub+0x274>
 8000abc:	4642      	mov	r2, r8
 8000abe:	4644      	mov	r4, r8
 8000ac0:	1a82      	subs	r2, r0, r2
 8000ac2:	2c00      	cmp	r4, #0
 8000ac4:	d000      	beq.n	8000ac8 <__aeabi_dsub+0x1c4>
 8000ac6:	e0f5      	b.n	8000cb4 <__aeabi_dsub+0x3b0>
 8000ac8:	4665      	mov	r5, ip
 8000aca:	431d      	orrs	r5, r3
 8000acc:	d100      	bne.n	8000ad0 <__aeabi_dsub+0x1cc>
 8000ace:	e19c      	b.n	8000e0a <__aeabi_dsub+0x506>
 8000ad0:	1e55      	subs	r5, r2, #1
 8000ad2:	2a01      	cmp	r2, #1
 8000ad4:	d100      	bne.n	8000ad8 <__aeabi_dsub+0x1d4>
 8000ad6:	e1fb      	b.n	8000ed0 <__aeabi_dsub+0x5cc>
 8000ad8:	4c60      	ldr	r4, [pc, #384]	; (8000c5c <__aeabi_dsub+0x358>)
 8000ada:	42a2      	cmp	r2, r4
 8000adc:	d100      	bne.n	8000ae0 <__aeabi_dsub+0x1dc>
 8000ade:	e1bd      	b.n	8000e5c <__aeabi_dsub+0x558>
 8000ae0:	002a      	movs	r2, r5
 8000ae2:	e0f0      	b.n	8000cc6 <__aeabi_dsub+0x3c2>
 8000ae4:	0008      	movs	r0, r1
 8000ae6:	4338      	orrs	r0, r7
 8000ae8:	d100      	bne.n	8000aec <__aeabi_dsub+0x1e8>
 8000aea:	e0c3      	b.n	8000c74 <__aeabi_dsub+0x370>
 8000aec:	1e50      	subs	r0, r2, #1
 8000aee:	2a01      	cmp	r2, #1
 8000af0:	d100      	bne.n	8000af4 <__aeabi_dsub+0x1f0>
 8000af2:	e1a8      	b.n	8000e46 <__aeabi_dsub+0x542>
 8000af4:	4c59      	ldr	r4, [pc, #356]	; (8000c5c <__aeabi_dsub+0x358>)
 8000af6:	42a2      	cmp	r2, r4
 8000af8:	d100      	bne.n	8000afc <__aeabi_dsub+0x1f8>
 8000afa:	e087      	b.n	8000c0c <__aeabi_dsub+0x308>
 8000afc:	0002      	movs	r2, r0
 8000afe:	e736      	b.n	800096e <__aeabi_dsub+0x6a>
 8000b00:	2201      	movs	r2, #1
 8000b02:	4056      	eors	r6, r2
 8000b04:	46b3      	mov	fp, r6
 8000b06:	42b5      	cmp	r5, r6
 8000b08:	d000      	beq.n	8000b0c <__aeabi_dsub+0x208>
 8000b0a:	e721      	b.n	8000950 <__aeabi_dsub+0x4c>
 8000b0c:	4a55      	ldr	r2, [pc, #340]	; (8000c64 <__aeabi_dsub+0x360>)
 8000b0e:	4442      	add	r2, r8
 8000b10:	2a00      	cmp	r2, #0
 8000b12:	d100      	bne.n	8000b16 <__aeabi_dsub+0x212>
 8000b14:	e0b5      	b.n	8000c82 <__aeabi_dsub+0x37e>
 8000b16:	4642      	mov	r2, r8
 8000b18:	4644      	mov	r4, r8
 8000b1a:	1a82      	subs	r2, r0, r2
 8000b1c:	2c00      	cmp	r4, #0
 8000b1e:	d100      	bne.n	8000b22 <__aeabi_dsub+0x21e>
 8000b20:	e138      	b.n	8000d94 <__aeabi_dsub+0x490>
 8000b22:	4e4e      	ldr	r6, [pc, #312]	; (8000c5c <__aeabi_dsub+0x358>)
 8000b24:	42b0      	cmp	r0, r6
 8000b26:	d100      	bne.n	8000b2a <__aeabi_dsub+0x226>
 8000b28:	e1de      	b.n	8000ee8 <__aeabi_dsub+0x5e4>
 8000b2a:	2680      	movs	r6, #128	; 0x80
 8000b2c:	4664      	mov	r4, ip
 8000b2e:	0436      	lsls	r6, r6, #16
 8000b30:	4334      	orrs	r4, r6
 8000b32:	46a4      	mov	ip, r4
 8000b34:	2a38      	cmp	r2, #56	; 0x38
 8000b36:	dd00      	ble.n	8000b3a <__aeabi_dsub+0x236>
 8000b38:	e196      	b.n	8000e68 <__aeabi_dsub+0x564>
 8000b3a:	2a1f      	cmp	r2, #31
 8000b3c:	dd00      	ble.n	8000b40 <__aeabi_dsub+0x23c>
 8000b3e:	e224      	b.n	8000f8a <__aeabi_dsub+0x686>
 8000b40:	2620      	movs	r6, #32
 8000b42:	1ab4      	subs	r4, r6, r2
 8000b44:	46a2      	mov	sl, r4
 8000b46:	4664      	mov	r4, ip
 8000b48:	4656      	mov	r6, sl
 8000b4a:	40b4      	lsls	r4, r6
 8000b4c:	46a1      	mov	r9, r4
 8000b4e:	001c      	movs	r4, r3
 8000b50:	464e      	mov	r6, r9
 8000b52:	40d4      	lsrs	r4, r2
 8000b54:	4326      	orrs	r6, r4
 8000b56:	0034      	movs	r4, r6
 8000b58:	4656      	mov	r6, sl
 8000b5a:	40b3      	lsls	r3, r6
 8000b5c:	1e5e      	subs	r6, r3, #1
 8000b5e:	41b3      	sbcs	r3, r6
 8000b60:	431c      	orrs	r4, r3
 8000b62:	4663      	mov	r3, ip
 8000b64:	40d3      	lsrs	r3, r2
 8000b66:	18c9      	adds	r1, r1, r3
 8000b68:	19e4      	adds	r4, r4, r7
 8000b6a:	42bc      	cmp	r4, r7
 8000b6c:	41bf      	sbcs	r7, r7
 8000b6e:	427f      	negs	r7, r7
 8000b70:	46b9      	mov	r9, r7
 8000b72:	4680      	mov	r8, r0
 8000b74:	4489      	add	r9, r1
 8000b76:	e0d8      	b.n	8000d2a <__aeabi_dsub+0x426>
 8000b78:	4640      	mov	r0, r8
 8000b7a:	4c3b      	ldr	r4, [pc, #236]	; (8000c68 <__aeabi_dsub+0x364>)
 8000b7c:	3001      	adds	r0, #1
 8000b7e:	4220      	tst	r0, r4
 8000b80:	d000      	beq.n	8000b84 <__aeabi_dsub+0x280>
 8000b82:	e0b4      	b.n	8000cee <__aeabi_dsub+0x3ea>
 8000b84:	4640      	mov	r0, r8
 8000b86:	2800      	cmp	r0, #0
 8000b88:	d000      	beq.n	8000b8c <__aeabi_dsub+0x288>
 8000b8a:	e144      	b.n	8000e16 <__aeabi_dsub+0x512>
 8000b8c:	4660      	mov	r0, ip
 8000b8e:	4318      	orrs	r0, r3
 8000b90:	d100      	bne.n	8000b94 <__aeabi_dsub+0x290>
 8000b92:	e190      	b.n	8000eb6 <__aeabi_dsub+0x5b2>
 8000b94:	0008      	movs	r0, r1
 8000b96:	4338      	orrs	r0, r7
 8000b98:	d000      	beq.n	8000b9c <__aeabi_dsub+0x298>
 8000b9a:	e1aa      	b.n	8000ef2 <__aeabi_dsub+0x5ee>
 8000b9c:	4661      	mov	r1, ip
 8000b9e:	08db      	lsrs	r3, r3, #3
 8000ba0:	0749      	lsls	r1, r1, #29
 8000ba2:	430b      	orrs	r3, r1
 8000ba4:	4661      	mov	r1, ip
 8000ba6:	08cc      	lsrs	r4, r1, #3
 8000ba8:	e027      	b.n	8000bfa <__aeabi_dsub+0x2f6>
 8000baa:	0008      	movs	r0, r1
 8000bac:	4338      	orrs	r0, r7
 8000bae:	d061      	beq.n	8000c74 <__aeabi_dsub+0x370>
 8000bb0:	1e50      	subs	r0, r2, #1
 8000bb2:	2a01      	cmp	r2, #1
 8000bb4:	d100      	bne.n	8000bb8 <__aeabi_dsub+0x2b4>
 8000bb6:	e139      	b.n	8000e2c <__aeabi_dsub+0x528>
 8000bb8:	42a2      	cmp	r2, r4
 8000bba:	d027      	beq.n	8000c0c <__aeabi_dsub+0x308>
 8000bbc:	0002      	movs	r2, r0
 8000bbe:	e75d      	b.n	8000a7c <__aeabi_dsub+0x178>
 8000bc0:	0002      	movs	r2, r0
 8000bc2:	391f      	subs	r1, #31
 8000bc4:	40ca      	lsrs	r2, r1
 8000bc6:	0011      	movs	r1, r2
 8000bc8:	2b20      	cmp	r3, #32
 8000bca:	d003      	beq.n	8000bd4 <__aeabi_dsub+0x2d0>
 8000bcc:	2240      	movs	r2, #64	; 0x40
 8000bce:	1ad3      	subs	r3, r2, r3
 8000bd0:	4098      	lsls	r0, r3
 8000bd2:	4304      	orrs	r4, r0
 8000bd4:	1e63      	subs	r3, r4, #1
 8000bd6:	419c      	sbcs	r4, r3
 8000bd8:	2300      	movs	r3, #0
 8000bda:	4699      	mov	r9, r3
 8000bdc:	4698      	mov	r8, r3
 8000bde:	430c      	orrs	r4, r1
 8000be0:	0763      	lsls	r3, r4, #29
 8000be2:	d000      	beq.n	8000be6 <__aeabi_dsub+0x2e2>
 8000be4:	e712      	b.n	8000a0c <__aeabi_dsub+0x108>
 8000be6:	464b      	mov	r3, r9
 8000be8:	464a      	mov	r2, r9
 8000bea:	08e4      	lsrs	r4, r4, #3
 8000bec:	075b      	lsls	r3, r3, #29
 8000bee:	4323      	orrs	r3, r4
 8000bf0:	08d4      	lsrs	r4, r2, #3
 8000bf2:	4642      	mov	r2, r8
 8000bf4:	4919      	ldr	r1, [pc, #100]	; (8000c5c <__aeabi_dsub+0x358>)
 8000bf6:	428a      	cmp	r2, r1
 8000bf8:	d00e      	beq.n	8000c18 <__aeabi_dsub+0x314>
 8000bfa:	0324      	lsls	r4, r4, #12
 8000bfc:	0552      	lsls	r2, r2, #21
 8000bfe:	0b24      	lsrs	r4, r4, #12
 8000c00:	0d52      	lsrs	r2, r2, #21
 8000c02:	e722      	b.n	8000a4a <__aeabi_dsub+0x146>
 8000c04:	000a      	movs	r2, r1
 8000c06:	2400      	movs	r4, #0
 8000c08:	2300      	movs	r3, #0
 8000c0a:	e71e      	b.n	8000a4a <__aeabi_dsub+0x146>
 8000c0c:	08db      	lsrs	r3, r3, #3
 8000c0e:	4662      	mov	r2, ip
 8000c10:	0752      	lsls	r2, r2, #29
 8000c12:	4313      	orrs	r3, r2
 8000c14:	4662      	mov	r2, ip
 8000c16:	08d4      	lsrs	r4, r2, #3
 8000c18:	001a      	movs	r2, r3
 8000c1a:	4322      	orrs	r2, r4
 8000c1c:	d100      	bne.n	8000c20 <__aeabi_dsub+0x31c>
 8000c1e:	e1fc      	b.n	800101a <__aeabi_dsub+0x716>
 8000c20:	2280      	movs	r2, #128	; 0x80
 8000c22:	0312      	lsls	r2, r2, #12
 8000c24:	4314      	orrs	r4, r2
 8000c26:	0324      	lsls	r4, r4, #12
 8000c28:	4a0c      	ldr	r2, [pc, #48]	; (8000c5c <__aeabi_dsub+0x358>)
 8000c2a:	0b24      	lsrs	r4, r4, #12
 8000c2c:	e70d      	b.n	8000a4a <__aeabi_dsub+0x146>
 8000c2e:	0020      	movs	r0, r4
 8000c30:	f000 fa94 	bl	800115c <__clzsi2>
 8000c34:	0001      	movs	r1, r0
 8000c36:	3118      	adds	r1, #24
 8000c38:	291f      	cmp	r1, #31
 8000c3a:	dc00      	bgt.n	8000c3e <__aeabi_dsub+0x33a>
 8000c3c:	e6c4      	b.n	80009c8 <__aeabi_dsub+0xc4>
 8000c3e:	3808      	subs	r0, #8
 8000c40:	4084      	lsls	r4, r0
 8000c42:	4643      	mov	r3, r8
 8000c44:	0020      	movs	r0, r4
 8000c46:	2400      	movs	r4, #0
 8000c48:	4588      	cmp	r8, r1
 8000c4a:	dc00      	bgt.n	8000c4e <__aeabi_dsub+0x34a>
 8000c4c:	e6c8      	b.n	80009e0 <__aeabi_dsub+0xdc>
 8000c4e:	4a04      	ldr	r2, [pc, #16]	; (8000c60 <__aeabi_dsub+0x35c>)
 8000c50:	1a5b      	subs	r3, r3, r1
 8000c52:	4010      	ands	r0, r2
 8000c54:	4698      	mov	r8, r3
 8000c56:	4681      	mov	r9, r0
 8000c58:	e6d6      	b.n	8000a08 <__aeabi_dsub+0x104>
 8000c5a:	46c0      	nop			; (mov r8, r8)
 8000c5c:	000007ff 	.word	0x000007ff
 8000c60:	ff7fffff 	.word	0xff7fffff
 8000c64:	fffff801 	.word	0xfffff801
 8000c68:	000007fe 	.word	0x000007fe
 8000c6c:	430f      	orrs	r7, r1
 8000c6e:	1e7a      	subs	r2, r7, #1
 8000c70:	4197      	sbcs	r7, r2
 8000c72:	e691      	b.n	8000998 <__aeabi_dsub+0x94>
 8000c74:	4661      	mov	r1, ip
 8000c76:	08db      	lsrs	r3, r3, #3
 8000c78:	0749      	lsls	r1, r1, #29
 8000c7a:	430b      	orrs	r3, r1
 8000c7c:	4661      	mov	r1, ip
 8000c7e:	08cc      	lsrs	r4, r1, #3
 8000c80:	e7b8      	b.n	8000bf4 <__aeabi_dsub+0x2f0>
 8000c82:	4640      	mov	r0, r8
 8000c84:	4cd3      	ldr	r4, [pc, #844]	; (8000fd4 <__aeabi_dsub+0x6d0>)
 8000c86:	3001      	adds	r0, #1
 8000c88:	4220      	tst	r0, r4
 8000c8a:	d000      	beq.n	8000c8e <__aeabi_dsub+0x38a>
 8000c8c:	e0a2      	b.n	8000dd4 <__aeabi_dsub+0x4d0>
 8000c8e:	4640      	mov	r0, r8
 8000c90:	2800      	cmp	r0, #0
 8000c92:	d000      	beq.n	8000c96 <__aeabi_dsub+0x392>
 8000c94:	e101      	b.n	8000e9a <__aeabi_dsub+0x596>
 8000c96:	4660      	mov	r0, ip
 8000c98:	4318      	orrs	r0, r3
 8000c9a:	d100      	bne.n	8000c9e <__aeabi_dsub+0x39a>
 8000c9c:	e15e      	b.n	8000f5c <__aeabi_dsub+0x658>
 8000c9e:	0008      	movs	r0, r1
 8000ca0:	4338      	orrs	r0, r7
 8000ca2:	d000      	beq.n	8000ca6 <__aeabi_dsub+0x3a2>
 8000ca4:	e15f      	b.n	8000f66 <__aeabi_dsub+0x662>
 8000ca6:	4661      	mov	r1, ip
 8000ca8:	08db      	lsrs	r3, r3, #3
 8000caa:	0749      	lsls	r1, r1, #29
 8000cac:	430b      	orrs	r3, r1
 8000cae:	4661      	mov	r1, ip
 8000cb0:	08cc      	lsrs	r4, r1, #3
 8000cb2:	e7a2      	b.n	8000bfa <__aeabi_dsub+0x2f6>
 8000cb4:	4dc8      	ldr	r5, [pc, #800]	; (8000fd8 <__aeabi_dsub+0x6d4>)
 8000cb6:	42a8      	cmp	r0, r5
 8000cb8:	d100      	bne.n	8000cbc <__aeabi_dsub+0x3b8>
 8000cba:	e0cf      	b.n	8000e5c <__aeabi_dsub+0x558>
 8000cbc:	2580      	movs	r5, #128	; 0x80
 8000cbe:	4664      	mov	r4, ip
 8000cc0:	042d      	lsls	r5, r5, #16
 8000cc2:	432c      	orrs	r4, r5
 8000cc4:	46a4      	mov	ip, r4
 8000cc6:	2a38      	cmp	r2, #56	; 0x38
 8000cc8:	dc56      	bgt.n	8000d78 <__aeabi_dsub+0x474>
 8000cca:	2a1f      	cmp	r2, #31
 8000ccc:	dd00      	ble.n	8000cd0 <__aeabi_dsub+0x3cc>
 8000cce:	e0d1      	b.n	8000e74 <__aeabi_dsub+0x570>
 8000cd0:	2520      	movs	r5, #32
 8000cd2:	001e      	movs	r6, r3
 8000cd4:	1aad      	subs	r5, r5, r2
 8000cd6:	4664      	mov	r4, ip
 8000cd8:	40ab      	lsls	r3, r5
 8000cda:	40ac      	lsls	r4, r5
 8000cdc:	40d6      	lsrs	r6, r2
 8000cde:	1e5d      	subs	r5, r3, #1
 8000ce0:	41ab      	sbcs	r3, r5
 8000ce2:	4334      	orrs	r4, r6
 8000ce4:	4323      	orrs	r3, r4
 8000ce6:	4664      	mov	r4, ip
 8000ce8:	40d4      	lsrs	r4, r2
 8000cea:	1b09      	subs	r1, r1, r4
 8000cec:	e049      	b.n	8000d82 <__aeabi_dsub+0x47e>
 8000cee:	4660      	mov	r0, ip
 8000cf0:	1bdc      	subs	r4, r3, r7
 8000cf2:	1a46      	subs	r6, r0, r1
 8000cf4:	42a3      	cmp	r3, r4
 8000cf6:	4180      	sbcs	r0, r0
 8000cf8:	4240      	negs	r0, r0
 8000cfa:	4681      	mov	r9, r0
 8000cfc:	0030      	movs	r0, r6
 8000cfe:	464e      	mov	r6, r9
 8000d00:	1b80      	subs	r0, r0, r6
 8000d02:	4681      	mov	r9, r0
 8000d04:	0200      	lsls	r0, r0, #8
 8000d06:	d476      	bmi.n	8000df6 <__aeabi_dsub+0x4f2>
 8000d08:	464b      	mov	r3, r9
 8000d0a:	4323      	orrs	r3, r4
 8000d0c:	d000      	beq.n	8000d10 <__aeabi_dsub+0x40c>
 8000d0e:	e652      	b.n	80009b6 <__aeabi_dsub+0xb2>
 8000d10:	2400      	movs	r4, #0
 8000d12:	2500      	movs	r5, #0
 8000d14:	e771      	b.n	8000bfa <__aeabi_dsub+0x2f6>
 8000d16:	4339      	orrs	r1, r7
 8000d18:	000c      	movs	r4, r1
 8000d1a:	1e62      	subs	r2, r4, #1
 8000d1c:	4194      	sbcs	r4, r2
 8000d1e:	18e4      	adds	r4, r4, r3
 8000d20:	429c      	cmp	r4, r3
 8000d22:	419b      	sbcs	r3, r3
 8000d24:	425b      	negs	r3, r3
 8000d26:	4463      	add	r3, ip
 8000d28:	4699      	mov	r9, r3
 8000d2a:	464b      	mov	r3, r9
 8000d2c:	021b      	lsls	r3, r3, #8
 8000d2e:	d400      	bmi.n	8000d32 <__aeabi_dsub+0x42e>
 8000d30:	e756      	b.n	8000be0 <__aeabi_dsub+0x2dc>
 8000d32:	2301      	movs	r3, #1
 8000d34:	469c      	mov	ip, r3
 8000d36:	4ba8      	ldr	r3, [pc, #672]	; (8000fd8 <__aeabi_dsub+0x6d4>)
 8000d38:	44e0      	add	r8, ip
 8000d3a:	4598      	cmp	r8, r3
 8000d3c:	d038      	beq.n	8000db0 <__aeabi_dsub+0x4ac>
 8000d3e:	464b      	mov	r3, r9
 8000d40:	48a6      	ldr	r0, [pc, #664]	; (8000fdc <__aeabi_dsub+0x6d8>)
 8000d42:	2201      	movs	r2, #1
 8000d44:	4003      	ands	r3, r0
 8000d46:	0018      	movs	r0, r3
 8000d48:	0863      	lsrs	r3, r4, #1
 8000d4a:	4014      	ands	r4, r2
 8000d4c:	431c      	orrs	r4, r3
 8000d4e:	07c3      	lsls	r3, r0, #31
 8000d50:	431c      	orrs	r4, r3
 8000d52:	0843      	lsrs	r3, r0, #1
 8000d54:	4699      	mov	r9, r3
 8000d56:	e657      	b.n	8000a08 <__aeabi_dsub+0x104>
 8000d58:	0010      	movs	r0, r2
 8000d5a:	000e      	movs	r6, r1
 8000d5c:	3820      	subs	r0, #32
 8000d5e:	40c6      	lsrs	r6, r0
 8000d60:	2a20      	cmp	r2, #32
 8000d62:	d004      	beq.n	8000d6e <__aeabi_dsub+0x46a>
 8000d64:	2040      	movs	r0, #64	; 0x40
 8000d66:	1a82      	subs	r2, r0, r2
 8000d68:	4091      	lsls	r1, r2
 8000d6a:	430f      	orrs	r7, r1
 8000d6c:	46b9      	mov	r9, r7
 8000d6e:	464f      	mov	r7, r9
 8000d70:	1e7a      	subs	r2, r7, #1
 8000d72:	4197      	sbcs	r7, r2
 8000d74:	4337      	orrs	r7, r6
 8000d76:	e60f      	b.n	8000998 <__aeabi_dsub+0x94>
 8000d78:	4662      	mov	r2, ip
 8000d7a:	431a      	orrs	r2, r3
 8000d7c:	0013      	movs	r3, r2
 8000d7e:	1e5a      	subs	r2, r3, #1
 8000d80:	4193      	sbcs	r3, r2
 8000d82:	1afc      	subs	r4, r7, r3
 8000d84:	42a7      	cmp	r7, r4
 8000d86:	41bf      	sbcs	r7, r7
 8000d88:	427f      	negs	r7, r7
 8000d8a:	1bcb      	subs	r3, r1, r7
 8000d8c:	4699      	mov	r9, r3
 8000d8e:	465d      	mov	r5, fp
 8000d90:	4680      	mov	r8, r0
 8000d92:	e608      	b.n	80009a6 <__aeabi_dsub+0xa2>
 8000d94:	4666      	mov	r6, ip
 8000d96:	431e      	orrs	r6, r3
 8000d98:	d100      	bne.n	8000d9c <__aeabi_dsub+0x498>
 8000d9a:	e0be      	b.n	8000f1a <__aeabi_dsub+0x616>
 8000d9c:	1e56      	subs	r6, r2, #1
 8000d9e:	2a01      	cmp	r2, #1
 8000da0:	d100      	bne.n	8000da4 <__aeabi_dsub+0x4a0>
 8000da2:	e109      	b.n	8000fb8 <__aeabi_dsub+0x6b4>
 8000da4:	4c8c      	ldr	r4, [pc, #560]	; (8000fd8 <__aeabi_dsub+0x6d4>)
 8000da6:	42a2      	cmp	r2, r4
 8000da8:	d100      	bne.n	8000dac <__aeabi_dsub+0x4a8>
 8000daa:	e119      	b.n	8000fe0 <__aeabi_dsub+0x6dc>
 8000dac:	0032      	movs	r2, r6
 8000dae:	e6c1      	b.n	8000b34 <__aeabi_dsub+0x230>
 8000db0:	4642      	mov	r2, r8
 8000db2:	2400      	movs	r4, #0
 8000db4:	2300      	movs	r3, #0
 8000db6:	e648      	b.n	8000a4a <__aeabi_dsub+0x146>
 8000db8:	2020      	movs	r0, #32
 8000dba:	000c      	movs	r4, r1
 8000dbc:	1a80      	subs	r0, r0, r2
 8000dbe:	003e      	movs	r6, r7
 8000dc0:	4087      	lsls	r7, r0
 8000dc2:	4084      	lsls	r4, r0
 8000dc4:	40d6      	lsrs	r6, r2
 8000dc6:	1e78      	subs	r0, r7, #1
 8000dc8:	4187      	sbcs	r7, r0
 8000dca:	40d1      	lsrs	r1, r2
 8000dcc:	4334      	orrs	r4, r6
 8000dce:	433c      	orrs	r4, r7
 8000dd0:	448c      	add	ip, r1
 8000dd2:	e7a4      	b.n	8000d1e <__aeabi_dsub+0x41a>
 8000dd4:	4a80      	ldr	r2, [pc, #512]	; (8000fd8 <__aeabi_dsub+0x6d4>)
 8000dd6:	4290      	cmp	r0, r2
 8000dd8:	d100      	bne.n	8000ddc <__aeabi_dsub+0x4d8>
 8000dda:	e0e9      	b.n	8000fb0 <__aeabi_dsub+0x6ac>
 8000ddc:	19df      	adds	r7, r3, r7
 8000dde:	429f      	cmp	r7, r3
 8000de0:	419b      	sbcs	r3, r3
 8000de2:	4461      	add	r1, ip
 8000de4:	425b      	negs	r3, r3
 8000de6:	18c9      	adds	r1, r1, r3
 8000de8:	07cc      	lsls	r4, r1, #31
 8000dea:	087f      	lsrs	r7, r7, #1
 8000dec:	084b      	lsrs	r3, r1, #1
 8000dee:	4699      	mov	r9, r3
 8000df0:	4680      	mov	r8, r0
 8000df2:	433c      	orrs	r4, r7
 8000df4:	e6f4      	b.n	8000be0 <__aeabi_dsub+0x2dc>
 8000df6:	1afc      	subs	r4, r7, r3
 8000df8:	42a7      	cmp	r7, r4
 8000dfa:	41bf      	sbcs	r7, r7
 8000dfc:	4663      	mov	r3, ip
 8000dfe:	427f      	negs	r7, r7
 8000e00:	1ac9      	subs	r1, r1, r3
 8000e02:	1bcb      	subs	r3, r1, r7
 8000e04:	4699      	mov	r9, r3
 8000e06:	465d      	mov	r5, fp
 8000e08:	e5d5      	b.n	80009b6 <__aeabi_dsub+0xb2>
 8000e0a:	08ff      	lsrs	r7, r7, #3
 8000e0c:	074b      	lsls	r3, r1, #29
 8000e0e:	465d      	mov	r5, fp
 8000e10:	433b      	orrs	r3, r7
 8000e12:	08cc      	lsrs	r4, r1, #3
 8000e14:	e6ee      	b.n	8000bf4 <__aeabi_dsub+0x2f0>
 8000e16:	4662      	mov	r2, ip
 8000e18:	431a      	orrs	r2, r3
 8000e1a:	d000      	beq.n	8000e1e <__aeabi_dsub+0x51a>
 8000e1c:	e082      	b.n	8000f24 <__aeabi_dsub+0x620>
 8000e1e:	000b      	movs	r3, r1
 8000e20:	433b      	orrs	r3, r7
 8000e22:	d11b      	bne.n	8000e5c <__aeabi_dsub+0x558>
 8000e24:	2480      	movs	r4, #128	; 0x80
 8000e26:	2500      	movs	r5, #0
 8000e28:	0324      	lsls	r4, r4, #12
 8000e2a:	e6f9      	b.n	8000c20 <__aeabi_dsub+0x31c>
 8000e2c:	19dc      	adds	r4, r3, r7
 8000e2e:	429c      	cmp	r4, r3
 8000e30:	419b      	sbcs	r3, r3
 8000e32:	4461      	add	r1, ip
 8000e34:	4689      	mov	r9, r1
 8000e36:	425b      	negs	r3, r3
 8000e38:	4499      	add	r9, r3
 8000e3a:	464b      	mov	r3, r9
 8000e3c:	021b      	lsls	r3, r3, #8
 8000e3e:	d444      	bmi.n	8000eca <__aeabi_dsub+0x5c6>
 8000e40:	2301      	movs	r3, #1
 8000e42:	4698      	mov	r8, r3
 8000e44:	e6cc      	b.n	8000be0 <__aeabi_dsub+0x2dc>
 8000e46:	1bdc      	subs	r4, r3, r7
 8000e48:	4662      	mov	r2, ip
 8000e4a:	42a3      	cmp	r3, r4
 8000e4c:	419b      	sbcs	r3, r3
 8000e4e:	1a51      	subs	r1, r2, r1
 8000e50:	425b      	negs	r3, r3
 8000e52:	1acb      	subs	r3, r1, r3
 8000e54:	4699      	mov	r9, r3
 8000e56:	2301      	movs	r3, #1
 8000e58:	4698      	mov	r8, r3
 8000e5a:	e5a4      	b.n	80009a6 <__aeabi_dsub+0xa2>
 8000e5c:	08ff      	lsrs	r7, r7, #3
 8000e5e:	074b      	lsls	r3, r1, #29
 8000e60:	465d      	mov	r5, fp
 8000e62:	433b      	orrs	r3, r7
 8000e64:	08cc      	lsrs	r4, r1, #3
 8000e66:	e6d7      	b.n	8000c18 <__aeabi_dsub+0x314>
 8000e68:	4662      	mov	r2, ip
 8000e6a:	431a      	orrs	r2, r3
 8000e6c:	0014      	movs	r4, r2
 8000e6e:	1e63      	subs	r3, r4, #1
 8000e70:	419c      	sbcs	r4, r3
 8000e72:	e679      	b.n	8000b68 <__aeabi_dsub+0x264>
 8000e74:	0015      	movs	r5, r2
 8000e76:	4664      	mov	r4, ip
 8000e78:	3d20      	subs	r5, #32
 8000e7a:	40ec      	lsrs	r4, r5
 8000e7c:	46a0      	mov	r8, r4
 8000e7e:	2a20      	cmp	r2, #32
 8000e80:	d005      	beq.n	8000e8e <__aeabi_dsub+0x58a>
 8000e82:	2540      	movs	r5, #64	; 0x40
 8000e84:	4664      	mov	r4, ip
 8000e86:	1aaa      	subs	r2, r5, r2
 8000e88:	4094      	lsls	r4, r2
 8000e8a:	4323      	orrs	r3, r4
 8000e8c:	469a      	mov	sl, r3
 8000e8e:	4654      	mov	r4, sl
 8000e90:	1e63      	subs	r3, r4, #1
 8000e92:	419c      	sbcs	r4, r3
 8000e94:	4643      	mov	r3, r8
 8000e96:	4323      	orrs	r3, r4
 8000e98:	e773      	b.n	8000d82 <__aeabi_dsub+0x47e>
 8000e9a:	4662      	mov	r2, ip
 8000e9c:	431a      	orrs	r2, r3
 8000e9e:	d023      	beq.n	8000ee8 <__aeabi_dsub+0x5e4>
 8000ea0:	000a      	movs	r2, r1
 8000ea2:	433a      	orrs	r2, r7
 8000ea4:	d000      	beq.n	8000ea8 <__aeabi_dsub+0x5a4>
 8000ea6:	e0a0      	b.n	8000fea <__aeabi_dsub+0x6e6>
 8000ea8:	4662      	mov	r2, ip
 8000eaa:	08db      	lsrs	r3, r3, #3
 8000eac:	0752      	lsls	r2, r2, #29
 8000eae:	4313      	orrs	r3, r2
 8000eb0:	4662      	mov	r2, ip
 8000eb2:	08d4      	lsrs	r4, r2, #3
 8000eb4:	e6b0      	b.n	8000c18 <__aeabi_dsub+0x314>
 8000eb6:	000b      	movs	r3, r1
 8000eb8:	433b      	orrs	r3, r7
 8000eba:	d100      	bne.n	8000ebe <__aeabi_dsub+0x5ba>
 8000ebc:	e728      	b.n	8000d10 <__aeabi_dsub+0x40c>
 8000ebe:	08ff      	lsrs	r7, r7, #3
 8000ec0:	074b      	lsls	r3, r1, #29
 8000ec2:	465d      	mov	r5, fp
 8000ec4:	433b      	orrs	r3, r7
 8000ec6:	08cc      	lsrs	r4, r1, #3
 8000ec8:	e697      	b.n	8000bfa <__aeabi_dsub+0x2f6>
 8000eca:	2302      	movs	r3, #2
 8000ecc:	4698      	mov	r8, r3
 8000ece:	e736      	b.n	8000d3e <__aeabi_dsub+0x43a>
 8000ed0:	1afc      	subs	r4, r7, r3
 8000ed2:	42a7      	cmp	r7, r4
 8000ed4:	41bf      	sbcs	r7, r7
 8000ed6:	4663      	mov	r3, ip
 8000ed8:	427f      	negs	r7, r7
 8000eda:	1ac9      	subs	r1, r1, r3
 8000edc:	1bcb      	subs	r3, r1, r7
 8000ede:	4699      	mov	r9, r3
 8000ee0:	2301      	movs	r3, #1
 8000ee2:	465d      	mov	r5, fp
 8000ee4:	4698      	mov	r8, r3
 8000ee6:	e55e      	b.n	80009a6 <__aeabi_dsub+0xa2>
 8000ee8:	074b      	lsls	r3, r1, #29
 8000eea:	08ff      	lsrs	r7, r7, #3
 8000eec:	433b      	orrs	r3, r7
 8000eee:	08cc      	lsrs	r4, r1, #3
 8000ef0:	e692      	b.n	8000c18 <__aeabi_dsub+0x314>
 8000ef2:	1bdc      	subs	r4, r3, r7
 8000ef4:	4660      	mov	r0, ip
 8000ef6:	42a3      	cmp	r3, r4
 8000ef8:	41b6      	sbcs	r6, r6
 8000efa:	1a40      	subs	r0, r0, r1
 8000efc:	4276      	negs	r6, r6
 8000efe:	1b80      	subs	r0, r0, r6
 8000f00:	4681      	mov	r9, r0
 8000f02:	0200      	lsls	r0, r0, #8
 8000f04:	d560      	bpl.n	8000fc8 <__aeabi_dsub+0x6c4>
 8000f06:	1afc      	subs	r4, r7, r3
 8000f08:	42a7      	cmp	r7, r4
 8000f0a:	41bf      	sbcs	r7, r7
 8000f0c:	4663      	mov	r3, ip
 8000f0e:	427f      	negs	r7, r7
 8000f10:	1ac9      	subs	r1, r1, r3
 8000f12:	1bcb      	subs	r3, r1, r7
 8000f14:	4699      	mov	r9, r3
 8000f16:	465d      	mov	r5, fp
 8000f18:	e576      	b.n	8000a08 <__aeabi_dsub+0x104>
 8000f1a:	08ff      	lsrs	r7, r7, #3
 8000f1c:	074b      	lsls	r3, r1, #29
 8000f1e:	433b      	orrs	r3, r7
 8000f20:	08cc      	lsrs	r4, r1, #3
 8000f22:	e667      	b.n	8000bf4 <__aeabi_dsub+0x2f0>
 8000f24:	000a      	movs	r2, r1
 8000f26:	08db      	lsrs	r3, r3, #3
 8000f28:	433a      	orrs	r2, r7
 8000f2a:	d100      	bne.n	8000f2e <__aeabi_dsub+0x62a>
 8000f2c:	e66f      	b.n	8000c0e <__aeabi_dsub+0x30a>
 8000f2e:	4662      	mov	r2, ip
 8000f30:	0752      	lsls	r2, r2, #29
 8000f32:	4313      	orrs	r3, r2
 8000f34:	4662      	mov	r2, ip
 8000f36:	08d4      	lsrs	r4, r2, #3
 8000f38:	2280      	movs	r2, #128	; 0x80
 8000f3a:	0312      	lsls	r2, r2, #12
 8000f3c:	4214      	tst	r4, r2
 8000f3e:	d007      	beq.n	8000f50 <__aeabi_dsub+0x64c>
 8000f40:	08c8      	lsrs	r0, r1, #3
 8000f42:	4210      	tst	r0, r2
 8000f44:	d104      	bne.n	8000f50 <__aeabi_dsub+0x64c>
 8000f46:	465d      	mov	r5, fp
 8000f48:	0004      	movs	r4, r0
 8000f4a:	08fb      	lsrs	r3, r7, #3
 8000f4c:	0749      	lsls	r1, r1, #29
 8000f4e:	430b      	orrs	r3, r1
 8000f50:	0f5a      	lsrs	r2, r3, #29
 8000f52:	00db      	lsls	r3, r3, #3
 8000f54:	08db      	lsrs	r3, r3, #3
 8000f56:	0752      	lsls	r2, r2, #29
 8000f58:	4313      	orrs	r3, r2
 8000f5a:	e65d      	b.n	8000c18 <__aeabi_dsub+0x314>
 8000f5c:	074b      	lsls	r3, r1, #29
 8000f5e:	08ff      	lsrs	r7, r7, #3
 8000f60:	433b      	orrs	r3, r7
 8000f62:	08cc      	lsrs	r4, r1, #3
 8000f64:	e649      	b.n	8000bfa <__aeabi_dsub+0x2f6>
 8000f66:	19dc      	adds	r4, r3, r7
 8000f68:	429c      	cmp	r4, r3
 8000f6a:	419b      	sbcs	r3, r3
 8000f6c:	4461      	add	r1, ip
 8000f6e:	4689      	mov	r9, r1
 8000f70:	425b      	negs	r3, r3
 8000f72:	4499      	add	r9, r3
 8000f74:	464b      	mov	r3, r9
 8000f76:	021b      	lsls	r3, r3, #8
 8000f78:	d400      	bmi.n	8000f7c <__aeabi_dsub+0x678>
 8000f7a:	e631      	b.n	8000be0 <__aeabi_dsub+0x2dc>
 8000f7c:	464a      	mov	r2, r9
 8000f7e:	4b17      	ldr	r3, [pc, #92]	; (8000fdc <__aeabi_dsub+0x6d8>)
 8000f80:	401a      	ands	r2, r3
 8000f82:	2301      	movs	r3, #1
 8000f84:	4691      	mov	r9, r2
 8000f86:	4698      	mov	r8, r3
 8000f88:	e62a      	b.n	8000be0 <__aeabi_dsub+0x2dc>
 8000f8a:	0016      	movs	r6, r2
 8000f8c:	4664      	mov	r4, ip
 8000f8e:	3e20      	subs	r6, #32
 8000f90:	40f4      	lsrs	r4, r6
 8000f92:	46a0      	mov	r8, r4
 8000f94:	2a20      	cmp	r2, #32
 8000f96:	d005      	beq.n	8000fa4 <__aeabi_dsub+0x6a0>
 8000f98:	2640      	movs	r6, #64	; 0x40
 8000f9a:	4664      	mov	r4, ip
 8000f9c:	1ab2      	subs	r2, r6, r2
 8000f9e:	4094      	lsls	r4, r2
 8000fa0:	4323      	orrs	r3, r4
 8000fa2:	469a      	mov	sl, r3
 8000fa4:	4654      	mov	r4, sl
 8000fa6:	1e63      	subs	r3, r4, #1
 8000fa8:	419c      	sbcs	r4, r3
 8000faa:	4643      	mov	r3, r8
 8000fac:	431c      	orrs	r4, r3
 8000fae:	e5db      	b.n	8000b68 <__aeabi_dsub+0x264>
 8000fb0:	0002      	movs	r2, r0
 8000fb2:	2400      	movs	r4, #0
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	e548      	b.n	8000a4a <__aeabi_dsub+0x146>
 8000fb8:	19dc      	adds	r4, r3, r7
 8000fba:	42bc      	cmp	r4, r7
 8000fbc:	41bf      	sbcs	r7, r7
 8000fbe:	4461      	add	r1, ip
 8000fc0:	4689      	mov	r9, r1
 8000fc2:	427f      	negs	r7, r7
 8000fc4:	44b9      	add	r9, r7
 8000fc6:	e738      	b.n	8000e3a <__aeabi_dsub+0x536>
 8000fc8:	464b      	mov	r3, r9
 8000fca:	4323      	orrs	r3, r4
 8000fcc:	d100      	bne.n	8000fd0 <__aeabi_dsub+0x6cc>
 8000fce:	e69f      	b.n	8000d10 <__aeabi_dsub+0x40c>
 8000fd0:	e606      	b.n	8000be0 <__aeabi_dsub+0x2dc>
 8000fd2:	46c0      	nop			; (mov r8, r8)
 8000fd4:	000007fe 	.word	0x000007fe
 8000fd8:	000007ff 	.word	0x000007ff
 8000fdc:	ff7fffff 	.word	0xff7fffff
 8000fe0:	08ff      	lsrs	r7, r7, #3
 8000fe2:	074b      	lsls	r3, r1, #29
 8000fe4:	433b      	orrs	r3, r7
 8000fe6:	08cc      	lsrs	r4, r1, #3
 8000fe8:	e616      	b.n	8000c18 <__aeabi_dsub+0x314>
 8000fea:	4662      	mov	r2, ip
 8000fec:	08db      	lsrs	r3, r3, #3
 8000fee:	0752      	lsls	r2, r2, #29
 8000ff0:	4313      	orrs	r3, r2
 8000ff2:	4662      	mov	r2, ip
 8000ff4:	08d4      	lsrs	r4, r2, #3
 8000ff6:	2280      	movs	r2, #128	; 0x80
 8000ff8:	0312      	lsls	r2, r2, #12
 8000ffa:	4214      	tst	r4, r2
 8000ffc:	d007      	beq.n	800100e <__aeabi_dsub+0x70a>
 8000ffe:	08c8      	lsrs	r0, r1, #3
 8001000:	4210      	tst	r0, r2
 8001002:	d104      	bne.n	800100e <__aeabi_dsub+0x70a>
 8001004:	465d      	mov	r5, fp
 8001006:	0004      	movs	r4, r0
 8001008:	08fb      	lsrs	r3, r7, #3
 800100a:	0749      	lsls	r1, r1, #29
 800100c:	430b      	orrs	r3, r1
 800100e:	0f5a      	lsrs	r2, r3, #29
 8001010:	00db      	lsls	r3, r3, #3
 8001012:	0752      	lsls	r2, r2, #29
 8001014:	08db      	lsrs	r3, r3, #3
 8001016:	4313      	orrs	r3, r2
 8001018:	e5fe      	b.n	8000c18 <__aeabi_dsub+0x314>
 800101a:	2300      	movs	r3, #0
 800101c:	4a01      	ldr	r2, [pc, #4]	; (8001024 <__aeabi_dsub+0x720>)
 800101e:	001c      	movs	r4, r3
 8001020:	e513      	b.n	8000a4a <__aeabi_dsub+0x146>
 8001022:	46c0      	nop			; (mov r8, r8)
 8001024:	000007ff 	.word	0x000007ff

08001028 <__aeabi_d2iz>:
 8001028:	000a      	movs	r2, r1
 800102a:	b530      	push	{r4, r5, lr}
 800102c:	4c13      	ldr	r4, [pc, #76]	; (800107c <__aeabi_d2iz+0x54>)
 800102e:	0053      	lsls	r3, r2, #1
 8001030:	0309      	lsls	r1, r1, #12
 8001032:	0005      	movs	r5, r0
 8001034:	0b09      	lsrs	r1, r1, #12
 8001036:	2000      	movs	r0, #0
 8001038:	0d5b      	lsrs	r3, r3, #21
 800103a:	0fd2      	lsrs	r2, r2, #31
 800103c:	42a3      	cmp	r3, r4
 800103e:	dd04      	ble.n	800104a <__aeabi_d2iz+0x22>
 8001040:	480f      	ldr	r0, [pc, #60]	; (8001080 <__aeabi_d2iz+0x58>)
 8001042:	4283      	cmp	r3, r0
 8001044:	dd02      	ble.n	800104c <__aeabi_d2iz+0x24>
 8001046:	4b0f      	ldr	r3, [pc, #60]	; (8001084 <__aeabi_d2iz+0x5c>)
 8001048:	18d0      	adds	r0, r2, r3
 800104a:	bd30      	pop	{r4, r5, pc}
 800104c:	2080      	movs	r0, #128	; 0x80
 800104e:	0340      	lsls	r0, r0, #13
 8001050:	4301      	orrs	r1, r0
 8001052:	480d      	ldr	r0, [pc, #52]	; (8001088 <__aeabi_d2iz+0x60>)
 8001054:	1ac0      	subs	r0, r0, r3
 8001056:	281f      	cmp	r0, #31
 8001058:	dd08      	ble.n	800106c <__aeabi_d2iz+0x44>
 800105a:	480c      	ldr	r0, [pc, #48]	; (800108c <__aeabi_d2iz+0x64>)
 800105c:	1ac3      	subs	r3, r0, r3
 800105e:	40d9      	lsrs	r1, r3
 8001060:	000b      	movs	r3, r1
 8001062:	4258      	negs	r0, r3
 8001064:	2a00      	cmp	r2, #0
 8001066:	d1f0      	bne.n	800104a <__aeabi_d2iz+0x22>
 8001068:	0018      	movs	r0, r3
 800106a:	e7ee      	b.n	800104a <__aeabi_d2iz+0x22>
 800106c:	4c08      	ldr	r4, [pc, #32]	; (8001090 <__aeabi_d2iz+0x68>)
 800106e:	40c5      	lsrs	r5, r0
 8001070:	46a4      	mov	ip, r4
 8001072:	4463      	add	r3, ip
 8001074:	4099      	lsls	r1, r3
 8001076:	000b      	movs	r3, r1
 8001078:	432b      	orrs	r3, r5
 800107a:	e7f2      	b.n	8001062 <__aeabi_d2iz+0x3a>
 800107c:	000003fe 	.word	0x000003fe
 8001080:	0000041d 	.word	0x0000041d
 8001084:	7fffffff 	.word	0x7fffffff
 8001088:	00000433 	.word	0x00000433
 800108c:	00000413 	.word	0x00000413
 8001090:	fffffbed 	.word	0xfffffbed

08001094 <__aeabi_ui2d>:
 8001094:	b510      	push	{r4, lr}
 8001096:	1e04      	subs	r4, r0, #0
 8001098:	d010      	beq.n	80010bc <__aeabi_ui2d+0x28>
 800109a:	f000 f85f 	bl	800115c <__clzsi2>
 800109e:	4b0f      	ldr	r3, [pc, #60]	; (80010dc <__aeabi_ui2d+0x48>)
 80010a0:	1a1b      	subs	r3, r3, r0
 80010a2:	280a      	cmp	r0, #10
 80010a4:	dc11      	bgt.n	80010ca <__aeabi_ui2d+0x36>
 80010a6:	220b      	movs	r2, #11
 80010a8:	0021      	movs	r1, r4
 80010aa:	1a12      	subs	r2, r2, r0
 80010ac:	40d1      	lsrs	r1, r2
 80010ae:	3015      	adds	r0, #21
 80010b0:	030a      	lsls	r2, r1, #12
 80010b2:	055b      	lsls	r3, r3, #21
 80010b4:	4084      	lsls	r4, r0
 80010b6:	0b12      	lsrs	r2, r2, #12
 80010b8:	0d5b      	lsrs	r3, r3, #21
 80010ba:	e001      	b.n	80010c0 <__aeabi_ui2d+0x2c>
 80010bc:	2300      	movs	r3, #0
 80010be:	2200      	movs	r2, #0
 80010c0:	051b      	lsls	r3, r3, #20
 80010c2:	4313      	orrs	r3, r2
 80010c4:	0020      	movs	r0, r4
 80010c6:	0019      	movs	r1, r3
 80010c8:	bd10      	pop	{r4, pc}
 80010ca:	0022      	movs	r2, r4
 80010cc:	380b      	subs	r0, #11
 80010ce:	4082      	lsls	r2, r0
 80010d0:	055b      	lsls	r3, r3, #21
 80010d2:	0312      	lsls	r2, r2, #12
 80010d4:	2400      	movs	r4, #0
 80010d6:	0b12      	lsrs	r2, r2, #12
 80010d8:	0d5b      	lsrs	r3, r3, #21
 80010da:	e7f1      	b.n	80010c0 <__aeabi_ui2d+0x2c>
 80010dc:	0000041e 	.word	0x0000041e

080010e0 <__aeabi_cdrcmple>:
 80010e0:	4684      	mov	ip, r0
 80010e2:	0010      	movs	r0, r2
 80010e4:	4662      	mov	r2, ip
 80010e6:	468c      	mov	ip, r1
 80010e8:	0019      	movs	r1, r3
 80010ea:	4663      	mov	r3, ip
 80010ec:	e000      	b.n	80010f0 <__aeabi_cdcmpeq>
 80010ee:	46c0      	nop			; (mov r8, r8)

080010f0 <__aeabi_cdcmpeq>:
 80010f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80010f2:	f000 f8f9 	bl	80012e8 <__ledf2>
 80010f6:	2800      	cmp	r0, #0
 80010f8:	d401      	bmi.n	80010fe <__aeabi_cdcmpeq+0xe>
 80010fa:	2100      	movs	r1, #0
 80010fc:	42c8      	cmn	r0, r1
 80010fe:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08001100 <__aeabi_dcmpeq>:
 8001100:	b510      	push	{r4, lr}
 8001102:	f000 f849 	bl	8001198 <__eqdf2>
 8001106:	4240      	negs	r0, r0
 8001108:	3001      	adds	r0, #1
 800110a:	bd10      	pop	{r4, pc}

0800110c <__aeabi_dcmplt>:
 800110c:	b510      	push	{r4, lr}
 800110e:	f000 f8eb 	bl	80012e8 <__ledf2>
 8001112:	2800      	cmp	r0, #0
 8001114:	db01      	blt.n	800111a <__aeabi_dcmplt+0xe>
 8001116:	2000      	movs	r0, #0
 8001118:	bd10      	pop	{r4, pc}
 800111a:	2001      	movs	r0, #1
 800111c:	bd10      	pop	{r4, pc}
 800111e:	46c0      	nop			; (mov r8, r8)

08001120 <__aeabi_dcmple>:
 8001120:	b510      	push	{r4, lr}
 8001122:	f000 f8e1 	bl	80012e8 <__ledf2>
 8001126:	2800      	cmp	r0, #0
 8001128:	dd01      	ble.n	800112e <__aeabi_dcmple+0xe>
 800112a:	2000      	movs	r0, #0
 800112c:	bd10      	pop	{r4, pc}
 800112e:	2001      	movs	r0, #1
 8001130:	bd10      	pop	{r4, pc}
 8001132:	46c0      	nop			; (mov r8, r8)

08001134 <__aeabi_dcmpgt>:
 8001134:	b510      	push	{r4, lr}
 8001136:	f000 f871 	bl	800121c <__gedf2>
 800113a:	2800      	cmp	r0, #0
 800113c:	dc01      	bgt.n	8001142 <__aeabi_dcmpgt+0xe>
 800113e:	2000      	movs	r0, #0
 8001140:	bd10      	pop	{r4, pc}
 8001142:	2001      	movs	r0, #1
 8001144:	bd10      	pop	{r4, pc}
 8001146:	46c0      	nop			; (mov r8, r8)

08001148 <__aeabi_dcmpge>:
 8001148:	b510      	push	{r4, lr}
 800114a:	f000 f867 	bl	800121c <__gedf2>
 800114e:	2800      	cmp	r0, #0
 8001150:	da01      	bge.n	8001156 <__aeabi_dcmpge+0xe>
 8001152:	2000      	movs	r0, #0
 8001154:	bd10      	pop	{r4, pc}
 8001156:	2001      	movs	r0, #1
 8001158:	bd10      	pop	{r4, pc}
 800115a:	46c0      	nop			; (mov r8, r8)

0800115c <__clzsi2>:
 800115c:	211c      	movs	r1, #28
 800115e:	2301      	movs	r3, #1
 8001160:	041b      	lsls	r3, r3, #16
 8001162:	4298      	cmp	r0, r3
 8001164:	d301      	bcc.n	800116a <__clzsi2+0xe>
 8001166:	0c00      	lsrs	r0, r0, #16
 8001168:	3910      	subs	r1, #16
 800116a:	0a1b      	lsrs	r3, r3, #8
 800116c:	4298      	cmp	r0, r3
 800116e:	d301      	bcc.n	8001174 <__clzsi2+0x18>
 8001170:	0a00      	lsrs	r0, r0, #8
 8001172:	3908      	subs	r1, #8
 8001174:	091b      	lsrs	r3, r3, #4
 8001176:	4298      	cmp	r0, r3
 8001178:	d301      	bcc.n	800117e <__clzsi2+0x22>
 800117a:	0900      	lsrs	r0, r0, #4
 800117c:	3904      	subs	r1, #4
 800117e:	a202      	add	r2, pc, #8	; (adr r2, 8001188 <__clzsi2+0x2c>)
 8001180:	5c10      	ldrb	r0, [r2, r0]
 8001182:	1840      	adds	r0, r0, r1
 8001184:	4770      	bx	lr
 8001186:	46c0      	nop			; (mov r8, r8)
 8001188:	02020304 	.word	0x02020304
 800118c:	01010101 	.word	0x01010101
	...

08001198 <__eqdf2>:
 8001198:	b5f0      	push	{r4, r5, r6, r7, lr}
 800119a:	464e      	mov	r6, r9
 800119c:	4645      	mov	r5, r8
 800119e:	46de      	mov	lr, fp
 80011a0:	4657      	mov	r7, sl
 80011a2:	4690      	mov	r8, r2
 80011a4:	b5e0      	push	{r5, r6, r7, lr}
 80011a6:	0017      	movs	r7, r2
 80011a8:	031a      	lsls	r2, r3, #12
 80011aa:	0b12      	lsrs	r2, r2, #12
 80011ac:	0005      	movs	r5, r0
 80011ae:	4684      	mov	ip, r0
 80011b0:	4819      	ldr	r0, [pc, #100]	; (8001218 <__eqdf2+0x80>)
 80011b2:	030e      	lsls	r6, r1, #12
 80011b4:	004c      	lsls	r4, r1, #1
 80011b6:	4691      	mov	r9, r2
 80011b8:	005a      	lsls	r2, r3, #1
 80011ba:	0fdb      	lsrs	r3, r3, #31
 80011bc:	469b      	mov	fp, r3
 80011be:	0b36      	lsrs	r6, r6, #12
 80011c0:	0d64      	lsrs	r4, r4, #21
 80011c2:	0fc9      	lsrs	r1, r1, #31
 80011c4:	0d52      	lsrs	r2, r2, #21
 80011c6:	4284      	cmp	r4, r0
 80011c8:	d019      	beq.n	80011fe <__eqdf2+0x66>
 80011ca:	4282      	cmp	r2, r0
 80011cc:	d010      	beq.n	80011f0 <__eqdf2+0x58>
 80011ce:	2001      	movs	r0, #1
 80011d0:	4294      	cmp	r4, r2
 80011d2:	d10e      	bne.n	80011f2 <__eqdf2+0x5a>
 80011d4:	454e      	cmp	r6, r9
 80011d6:	d10c      	bne.n	80011f2 <__eqdf2+0x5a>
 80011d8:	2001      	movs	r0, #1
 80011da:	45c4      	cmp	ip, r8
 80011dc:	d109      	bne.n	80011f2 <__eqdf2+0x5a>
 80011de:	4559      	cmp	r1, fp
 80011e0:	d017      	beq.n	8001212 <__eqdf2+0x7a>
 80011e2:	2c00      	cmp	r4, #0
 80011e4:	d105      	bne.n	80011f2 <__eqdf2+0x5a>
 80011e6:	0030      	movs	r0, r6
 80011e8:	4328      	orrs	r0, r5
 80011ea:	1e43      	subs	r3, r0, #1
 80011ec:	4198      	sbcs	r0, r3
 80011ee:	e000      	b.n	80011f2 <__eqdf2+0x5a>
 80011f0:	2001      	movs	r0, #1
 80011f2:	bcf0      	pop	{r4, r5, r6, r7}
 80011f4:	46bb      	mov	fp, r7
 80011f6:	46b2      	mov	sl, r6
 80011f8:	46a9      	mov	r9, r5
 80011fa:	46a0      	mov	r8, r4
 80011fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011fe:	0033      	movs	r3, r6
 8001200:	2001      	movs	r0, #1
 8001202:	432b      	orrs	r3, r5
 8001204:	d1f5      	bne.n	80011f2 <__eqdf2+0x5a>
 8001206:	42a2      	cmp	r2, r4
 8001208:	d1f3      	bne.n	80011f2 <__eqdf2+0x5a>
 800120a:	464b      	mov	r3, r9
 800120c:	433b      	orrs	r3, r7
 800120e:	d1f0      	bne.n	80011f2 <__eqdf2+0x5a>
 8001210:	e7e2      	b.n	80011d8 <__eqdf2+0x40>
 8001212:	2000      	movs	r0, #0
 8001214:	e7ed      	b.n	80011f2 <__eqdf2+0x5a>
 8001216:	46c0      	nop			; (mov r8, r8)
 8001218:	000007ff 	.word	0x000007ff

0800121c <__gedf2>:
 800121c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800121e:	4647      	mov	r7, r8
 8001220:	46ce      	mov	lr, r9
 8001222:	0004      	movs	r4, r0
 8001224:	0018      	movs	r0, r3
 8001226:	0016      	movs	r6, r2
 8001228:	031b      	lsls	r3, r3, #12
 800122a:	0b1b      	lsrs	r3, r3, #12
 800122c:	4d2d      	ldr	r5, [pc, #180]	; (80012e4 <__gedf2+0xc8>)
 800122e:	004a      	lsls	r2, r1, #1
 8001230:	4699      	mov	r9, r3
 8001232:	b580      	push	{r7, lr}
 8001234:	0043      	lsls	r3, r0, #1
 8001236:	030f      	lsls	r7, r1, #12
 8001238:	46a4      	mov	ip, r4
 800123a:	46b0      	mov	r8, r6
 800123c:	0b3f      	lsrs	r7, r7, #12
 800123e:	0d52      	lsrs	r2, r2, #21
 8001240:	0fc9      	lsrs	r1, r1, #31
 8001242:	0d5b      	lsrs	r3, r3, #21
 8001244:	0fc0      	lsrs	r0, r0, #31
 8001246:	42aa      	cmp	r2, r5
 8001248:	d021      	beq.n	800128e <__gedf2+0x72>
 800124a:	42ab      	cmp	r3, r5
 800124c:	d013      	beq.n	8001276 <__gedf2+0x5a>
 800124e:	2a00      	cmp	r2, #0
 8001250:	d122      	bne.n	8001298 <__gedf2+0x7c>
 8001252:	433c      	orrs	r4, r7
 8001254:	2b00      	cmp	r3, #0
 8001256:	d102      	bne.n	800125e <__gedf2+0x42>
 8001258:	464d      	mov	r5, r9
 800125a:	432e      	orrs	r6, r5
 800125c:	d022      	beq.n	80012a4 <__gedf2+0x88>
 800125e:	2c00      	cmp	r4, #0
 8001260:	d010      	beq.n	8001284 <__gedf2+0x68>
 8001262:	4281      	cmp	r1, r0
 8001264:	d022      	beq.n	80012ac <__gedf2+0x90>
 8001266:	2002      	movs	r0, #2
 8001268:	3901      	subs	r1, #1
 800126a:	4008      	ands	r0, r1
 800126c:	3801      	subs	r0, #1
 800126e:	bcc0      	pop	{r6, r7}
 8001270:	46b9      	mov	r9, r7
 8001272:	46b0      	mov	r8, r6
 8001274:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001276:	464d      	mov	r5, r9
 8001278:	432e      	orrs	r6, r5
 800127a:	d129      	bne.n	80012d0 <__gedf2+0xb4>
 800127c:	2a00      	cmp	r2, #0
 800127e:	d1f0      	bne.n	8001262 <__gedf2+0x46>
 8001280:	433c      	orrs	r4, r7
 8001282:	d1ee      	bne.n	8001262 <__gedf2+0x46>
 8001284:	2800      	cmp	r0, #0
 8001286:	d1f2      	bne.n	800126e <__gedf2+0x52>
 8001288:	2001      	movs	r0, #1
 800128a:	4240      	negs	r0, r0
 800128c:	e7ef      	b.n	800126e <__gedf2+0x52>
 800128e:	003d      	movs	r5, r7
 8001290:	4325      	orrs	r5, r4
 8001292:	d11d      	bne.n	80012d0 <__gedf2+0xb4>
 8001294:	4293      	cmp	r3, r2
 8001296:	d0ee      	beq.n	8001276 <__gedf2+0x5a>
 8001298:	2b00      	cmp	r3, #0
 800129a:	d1e2      	bne.n	8001262 <__gedf2+0x46>
 800129c:	464c      	mov	r4, r9
 800129e:	4326      	orrs	r6, r4
 80012a0:	d1df      	bne.n	8001262 <__gedf2+0x46>
 80012a2:	e7e0      	b.n	8001266 <__gedf2+0x4a>
 80012a4:	2000      	movs	r0, #0
 80012a6:	2c00      	cmp	r4, #0
 80012a8:	d0e1      	beq.n	800126e <__gedf2+0x52>
 80012aa:	e7dc      	b.n	8001266 <__gedf2+0x4a>
 80012ac:	429a      	cmp	r2, r3
 80012ae:	dc0a      	bgt.n	80012c6 <__gedf2+0xaa>
 80012b0:	dbe8      	blt.n	8001284 <__gedf2+0x68>
 80012b2:	454f      	cmp	r7, r9
 80012b4:	d8d7      	bhi.n	8001266 <__gedf2+0x4a>
 80012b6:	d00e      	beq.n	80012d6 <__gedf2+0xba>
 80012b8:	2000      	movs	r0, #0
 80012ba:	454f      	cmp	r7, r9
 80012bc:	d2d7      	bcs.n	800126e <__gedf2+0x52>
 80012be:	2900      	cmp	r1, #0
 80012c0:	d0e2      	beq.n	8001288 <__gedf2+0x6c>
 80012c2:	0008      	movs	r0, r1
 80012c4:	e7d3      	b.n	800126e <__gedf2+0x52>
 80012c6:	4243      	negs	r3, r0
 80012c8:	4158      	adcs	r0, r3
 80012ca:	0040      	lsls	r0, r0, #1
 80012cc:	3801      	subs	r0, #1
 80012ce:	e7ce      	b.n	800126e <__gedf2+0x52>
 80012d0:	2002      	movs	r0, #2
 80012d2:	4240      	negs	r0, r0
 80012d4:	e7cb      	b.n	800126e <__gedf2+0x52>
 80012d6:	45c4      	cmp	ip, r8
 80012d8:	d8c5      	bhi.n	8001266 <__gedf2+0x4a>
 80012da:	2000      	movs	r0, #0
 80012dc:	45c4      	cmp	ip, r8
 80012de:	d2c6      	bcs.n	800126e <__gedf2+0x52>
 80012e0:	e7ed      	b.n	80012be <__gedf2+0xa2>
 80012e2:	46c0      	nop			; (mov r8, r8)
 80012e4:	000007ff 	.word	0x000007ff

080012e8 <__ledf2>:
 80012e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012ea:	4647      	mov	r7, r8
 80012ec:	46ce      	mov	lr, r9
 80012ee:	0004      	movs	r4, r0
 80012f0:	0018      	movs	r0, r3
 80012f2:	0016      	movs	r6, r2
 80012f4:	031b      	lsls	r3, r3, #12
 80012f6:	0b1b      	lsrs	r3, r3, #12
 80012f8:	4d2c      	ldr	r5, [pc, #176]	; (80013ac <__ledf2+0xc4>)
 80012fa:	004a      	lsls	r2, r1, #1
 80012fc:	4699      	mov	r9, r3
 80012fe:	b580      	push	{r7, lr}
 8001300:	0043      	lsls	r3, r0, #1
 8001302:	030f      	lsls	r7, r1, #12
 8001304:	46a4      	mov	ip, r4
 8001306:	46b0      	mov	r8, r6
 8001308:	0b3f      	lsrs	r7, r7, #12
 800130a:	0d52      	lsrs	r2, r2, #21
 800130c:	0fc9      	lsrs	r1, r1, #31
 800130e:	0d5b      	lsrs	r3, r3, #21
 8001310:	0fc0      	lsrs	r0, r0, #31
 8001312:	42aa      	cmp	r2, r5
 8001314:	d00d      	beq.n	8001332 <__ledf2+0x4a>
 8001316:	42ab      	cmp	r3, r5
 8001318:	d010      	beq.n	800133c <__ledf2+0x54>
 800131a:	2a00      	cmp	r2, #0
 800131c:	d127      	bne.n	800136e <__ledf2+0x86>
 800131e:	433c      	orrs	r4, r7
 8001320:	2b00      	cmp	r3, #0
 8001322:	d111      	bne.n	8001348 <__ledf2+0x60>
 8001324:	464d      	mov	r5, r9
 8001326:	432e      	orrs	r6, r5
 8001328:	d10e      	bne.n	8001348 <__ledf2+0x60>
 800132a:	2000      	movs	r0, #0
 800132c:	2c00      	cmp	r4, #0
 800132e:	d015      	beq.n	800135c <__ledf2+0x74>
 8001330:	e00e      	b.n	8001350 <__ledf2+0x68>
 8001332:	003d      	movs	r5, r7
 8001334:	4325      	orrs	r5, r4
 8001336:	d110      	bne.n	800135a <__ledf2+0x72>
 8001338:	4293      	cmp	r3, r2
 800133a:	d118      	bne.n	800136e <__ledf2+0x86>
 800133c:	464d      	mov	r5, r9
 800133e:	432e      	orrs	r6, r5
 8001340:	d10b      	bne.n	800135a <__ledf2+0x72>
 8001342:	2a00      	cmp	r2, #0
 8001344:	d102      	bne.n	800134c <__ledf2+0x64>
 8001346:	433c      	orrs	r4, r7
 8001348:	2c00      	cmp	r4, #0
 800134a:	d00b      	beq.n	8001364 <__ledf2+0x7c>
 800134c:	4281      	cmp	r1, r0
 800134e:	d014      	beq.n	800137a <__ledf2+0x92>
 8001350:	2002      	movs	r0, #2
 8001352:	3901      	subs	r1, #1
 8001354:	4008      	ands	r0, r1
 8001356:	3801      	subs	r0, #1
 8001358:	e000      	b.n	800135c <__ledf2+0x74>
 800135a:	2002      	movs	r0, #2
 800135c:	bcc0      	pop	{r6, r7}
 800135e:	46b9      	mov	r9, r7
 8001360:	46b0      	mov	r8, r6
 8001362:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001364:	2800      	cmp	r0, #0
 8001366:	d1f9      	bne.n	800135c <__ledf2+0x74>
 8001368:	2001      	movs	r0, #1
 800136a:	4240      	negs	r0, r0
 800136c:	e7f6      	b.n	800135c <__ledf2+0x74>
 800136e:	2b00      	cmp	r3, #0
 8001370:	d1ec      	bne.n	800134c <__ledf2+0x64>
 8001372:	464c      	mov	r4, r9
 8001374:	4326      	orrs	r6, r4
 8001376:	d1e9      	bne.n	800134c <__ledf2+0x64>
 8001378:	e7ea      	b.n	8001350 <__ledf2+0x68>
 800137a:	429a      	cmp	r2, r3
 800137c:	dd04      	ble.n	8001388 <__ledf2+0xa0>
 800137e:	4243      	negs	r3, r0
 8001380:	4158      	adcs	r0, r3
 8001382:	0040      	lsls	r0, r0, #1
 8001384:	3801      	subs	r0, #1
 8001386:	e7e9      	b.n	800135c <__ledf2+0x74>
 8001388:	429a      	cmp	r2, r3
 800138a:	dbeb      	blt.n	8001364 <__ledf2+0x7c>
 800138c:	454f      	cmp	r7, r9
 800138e:	d8df      	bhi.n	8001350 <__ledf2+0x68>
 8001390:	d006      	beq.n	80013a0 <__ledf2+0xb8>
 8001392:	2000      	movs	r0, #0
 8001394:	454f      	cmp	r7, r9
 8001396:	d2e1      	bcs.n	800135c <__ledf2+0x74>
 8001398:	2900      	cmp	r1, #0
 800139a:	d0e5      	beq.n	8001368 <__ledf2+0x80>
 800139c:	0008      	movs	r0, r1
 800139e:	e7dd      	b.n	800135c <__ledf2+0x74>
 80013a0:	45c4      	cmp	ip, r8
 80013a2:	d8d5      	bhi.n	8001350 <__ledf2+0x68>
 80013a4:	2000      	movs	r0, #0
 80013a6:	45c4      	cmp	ip, r8
 80013a8:	d2d8      	bcs.n	800135c <__ledf2+0x74>
 80013aa:	e7f5      	b.n	8001398 <__ledf2+0xb0>
 80013ac:	000007ff 	.word	0x000007ff

080013b0 <TMC5160_Basic_Init>:
int Reset_error = 0;



void TMC5160_Basic_Init(CurrentConfig *Current)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b084      	sub	sp, #16
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
	 I_RUN, Max run current = 20 = ~2.0A
	 I_HOLD, Max Hold current = 20 = ~2.0A
	*/


	uint32_t IHOLD_IRUN = 0x00070000; // standard IHOLD DELAY value
 80013b8:	23e0      	movs	r3, #224	; 0xe0
 80013ba:	02db      	lsls	r3, r3, #11
 80013bc:	60fb      	str	r3, [r7, #12]
	//uint32_t GSTAT_VALUE = 0x00000000; //default value for GSTAT

	if(Current->IHOLD > 20) // set upper current limit ~2.0A
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	685b      	ldr	r3, [r3, #4]
 80013c2:	2b14      	cmp	r3, #20
 80013c4:	d902      	bls.n	80013cc <TMC5160_Basic_Init+0x1c>
	{
		Current->IHOLD = 20;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	2214      	movs	r2, #20
 80013ca:	605a      	str	r2, [r3, #4]
	}

	if(Current->IRUN > 20) // set upper current limit ~2.0A
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	2b14      	cmp	r3, #20
 80013d2:	d902      	bls.n	80013da <TMC5160_Basic_Init+0x2a>
	{
		Current->IRUN = 20;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	2214      	movs	r2, #20
 80013d8:	601a      	str	r2, [r3, #0]
	}

	IHOLD_IRUN += Current->IHOLD + (Current->IRUN <<8);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	685a      	ldr	r2, [r3, #4]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	021b      	lsls	r3, r3, #8
 80013e4:	18d3      	adds	r3, r2, r3
 80013e6:	68fa      	ldr	r2, [r7, #12]
 80013e8:	18d3      	adds	r3, r2, r3
 80013ea:	60fb      	str	r3, [r7, #12]

	TMC5160_SPIWrite(0x00, 0x00000008, 1); // writing value 0x00000008 = 8 = 0.0 to address 0 = 0x00(GCONF)
 80013ec:	2201      	movs	r2, #1
 80013ee:	2108      	movs	r1, #8
 80013f0:	2000      	movs	r0, #0
 80013f2:	f000 fabd 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x00, 0x00000000, 0); // writing value 0x00000008 = 8 = 0.0 to address 0 = 0x00(GCONF)
 80013f6:	2200      	movs	r2, #0
 80013f8:	2100      	movs	r1, #0
 80013fa:	2000      	movs	r0, #0
 80013fc:	f000 fab8 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x01, 0x00000006, 1); // write 1 to clear GSTAT (clear GSTAT register)
 8001400:	2201      	movs	r2, #1
 8001402:	2106      	movs	r1, #6
 8001404:	2001      	movs	r0, #1
 8001406:	f000 fab3 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x01, 0x00000000, 0); // read GSTAT (should be all 0)
 800140a:	2200      	movs	r2, #0
 800140c:	2100      	movs	r1, #0
 800140e:	2001      	movs	r0, #1
 8001410:	f000 faae 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x35, 0x00000040, 1); //0x35(RAMP_STAT)
 8001414:	2201      	movs	r2, #1
 8001416:	2140      	movs	r1, #64	; 0x40
 8001418:	2035      	movs	r0, #53	; 0x35
 800141a:	f000 faa9 	bl	8001970 <TMC5160_SPIWrite>
	{
		TMC5160_SPIWrite(0x01, 0x00000001, 1); // write 1 bit to GSTAT to clear all error flags
		// TODO: is clearing the flags enough? or poweqr cycle needed?
	}*/

	TMC5160_SPIWrite(0x03, 0x00000000, 1); // writing value 0x00000000 = 0 = 0.0 to address 1 = 0x03(SLAVECONF)
 800141e:	2201      	movs	r2, #1
 8001420:	2100      	movs	r1, #0
 8001422:	2003      	movs	r0, #3
 8001424:	f000 faa4 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x05, 0x00000000, 1); // writing value 0x00000000 = 0 = 0.0 to address 2 = 0x05(X_COMPARE)
 8001428:	2201      	movs	r2, #1
 800142a:	2100      	movs	r1, #0
 800142c:	2005      	movs	r0, #5
 800142e:	f000 fa9f 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x06, 0x00000000, 1); // writing value 0x00000000 = 0 = 0.0 to address 3 = 0x06(OTP_PROG)
 8001432:	2201      	movs	r2, #1
 8001434:	2100      	movs	r1, #0
 8001436:	2006      	movs	r0, #6
 8001438:	f000 fa9a 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x08, 0x0000000F, 1); // writing value 0x0000000F = 15 = 0.0 to address 4 = 0x08(FACTORY_CONF)
 800143c:	2201      	movs	r2, #1
 800143e:	210f      	movs	r1, #15
 8001440:	2008      	movs	r0, #8
 8001442:	f000 fa95 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x09, 0x00010606, 1); // writing value 0x00010606 = 67078 = 0.0 to address 5 = 0x09(SHORT_CONF)
 8001446:	4b53      	ldr	r3, [pc, #332]	; (8001594 <TMC5160_Basic_Init+0x1e4>)
 8001448:	2201      	movs	r2, #1
 800144a:	0019      	movs	r1, r3
 800144c:	2009      	movs	r0, #9
 800144e:	f000 fa8f 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x0A, 0x00080400, 1); // writing value 0x00080400 = 525312 = 0.0 to address 6 = 0x0A(DRV_CONF)
 8001452:	4b51      	ldr	r3, [pc, #324]	; (8001598 <TMC5160_Basic_Init+0x1e8>)
 8001454:	2201      	movs	r2, #1
 8001456:	0019      	movs	r1, r3
 8001458:	200a      	movs	r0, #10
 800145a:	f000 fa89 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x0B, 0x00000000, 1); // writing value 0x00000000 = 0 = 0.0 to address 7 = 0x0B(GLOBAL_SCALER)
 800145e:	2201      	movs	r2, #1
 8001460:	2100      	movs	r1, #0
 8001462:	200b      	movs	r0, #11
 8001464:	f000 fa84 	bl	8001970 <TMC5160_SPIWrite>

	TMC5160_SPIWrite(0x10, IHOLD_IRUN, 1); // writing value 0x00070A03 = 461315 = 0.0 to address 8 = 0x10(IHOLD_IRUN)
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	2201      	movs	r2, #1
 800146c:	0019      	movs	r1, r3
 800146e:	2010      	movs	r0, #16
 8001470:	f000 fa7e 	bl	8001970 <TMC5160_SPIWrite>

	TMC5160_SPIWrite(0x11, 0x0000000A, 1); // writing value 0x0000000A = 10 = 0.0 to address 9 = 0x11(TPOWERDOWN)
 8001474:	2201      	movs	r2, #1
 8001476:	210a      	movs	r1, #10
 8001478:	2011      	movs	r0, #17
 800147a:	f000 fa79 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x13, 0x00000000, 1); // writing value 0x00000000 = 0 = 0.0 to address 10 = 0x13(TPWMTHRS)
 800147e:	2201      	movs	r2, #1
 8001480:	2100      	movs	r1, #0
 8001482:	2013      	movs	r0, #19
 8001484:	f000 fa74 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x14, 0x00000000, 1); // writing value 0x00000010 = 16 = 0.0 to address 11 = 0x14(TCOOLTHRS)
 8001488:	2201      	movs	r2, #1
 800148a:	2100      	movs	r1, #0
 800148c:	2014      	movs	r0, #20
 800148e:	f000 fa6f 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x15, 0x00000000, 1); // writing value 0x00000000 = 0 = 0.0 to address 12 = 0x15(THIGH)
 8001492:	2201      	movs	r2, #1
 8001494:	2100      	movs	r1, #0
 8001496:	2015      	movs	r0, #21
 8001498:	f000 fa6a 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x2C, 0x00000000, 1); // writing value 0x00000000 = 0 = 0.0 to address 23 = 0x2C(TZEROWAIT)
 800149c:	2201      	movs	r2, #1
 800149e:	2100      	movs	r1, #0
 80014a0:	202c      	movs	r0, #44	; 0x2c
 80014a2:	f000 fa65 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x33, 0x00000000, 1); // writing value 0x00000000 = 0 = 0.0 to address 25 = 0x33(VDCMIN)
 80014a6:	2201      	movs	r2, #1
 80014a8:	2100      	movs	r1, #0
 80014aa:	2033      	movs	r0, #51	; 0x33
 80014ac:	f000 fa60 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x34, 0x00000000, 1); // writing value 0x00000000 = 0 = 0.0 to address 26 = 0x34(SW_MODE)
 80014b0:	2201      	movs	r2, #1
 80014b2:	2100      	movs	r1, #0
 80014b4:	2034      	movs	r0, #52	; 0x34
 80014b6:	f000 fa5b 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x38, 0x00000000, 1); // writing value 0x00000000 = 0 = 0.0 to address 27 = 0x38(ENCMODE)
 80014ba:	2201      	movs	r2, #1
 80014bc:	2100      	movs	r1, #0
 80014be:	2038      	movs	r0, #56	; 0x38
 80014c0:	f000 fa56 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x39, 0x00000000, 1); // writing value 0x00000000 = 0 = 0.0 to address 28 = 0x39(X_ENC)
 80014c4:	2201      	movs	r2, #1
 80014c6:	2100      	movs	r1, #0
 80014c8:	2039      	movs	r0, #57	; 0x39
 80014ca:	f000 fa51 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x3A, 0x00010000, 1); // writing value 0x00010000 = 65536 = 0.0 to address 29 = 0x3A(ENC_CONST)
 80014ce:	2380      	movs	r3, #128	; 0x80
 80014d0:	025b      	lsls	r3, r3, #9
 80014d2:	2201      	movs	r2, #1
 80014d4:	0019      	movs	r1, r3
 80014d6:	203a      	movs	r0, #58	; 0x3a
 80014d8:	f000 fa4a 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x3D, 0x00000000, 1); // writing value 0x00000000 = 0 = 0.0 to address 30 = 0x3D(ENC_DEVIATION)
 80014dc:	2201      	movs	r2, #1
 80014de:	2100      	movs	r1, #0
 80014e0:	203d      	movs	r0, #61	; 0x3d
 80014e2:	f000 fa45 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x60, 0xAAAAB554, 1); // writing value 0xAAAAB554 = 0 = 0.0 to address 31 = 0x60(MSLUT[0])
 80014e6:	4b2d      	ldr	r3, [pc, #180]	; (800159c <TMC5160_Basic_Init+0x1ec>)
 80014e8:	2201      	movs	r2, #1
 80014ea:	0019      	movs	r1, r3
 80014ec:	2060      	movs	r0, #96	; 0x60
 80014ee:	f000 fa3f 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x61, 0x4A9554AA, 1); // writing value 0x4A9554AA = 1251300522 = 0.0 to address 32 = 0x61(MSLUT[1])
 80014f2:	4b2b      	ldr	r3, [pc, #172]	; (80015a0 <TMC5160_Basic_Init+0x1f0>)
 80014f4:	2201      	movs	r2, #1
 80014f6:	0019      	movs	r1, r3
 80014f8:	2061      	movs	r0, #97	; 0x61
 80014fa:	f000 fa39 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x62, 0x24492929, 1); // writing value 0x24492929 = 608774441 = 0.0 to address 33 = 0x62(MSLUT[2])
 80014fe:	4b29      	ldr	r3, [pc, #164]	; (80015a4 <TMC5160_Basic_Init+0x1f4>)
 8001500:	2201      	movs	r2, #1
 8001502:	0019      	movs	r1, r3
 8001504:	2062      	movs	r0, #98	; 0x62
 8001506:	f000 fa33 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x63, 0x10104222, 1); // writing value 0x10104222 = 269500962 = 0.0 to address 34 = 0x63(MSLUT[3])
 800150a:	4b27      	ldr	r3, [pc, #156]	; (80015a8 <TMC5160_Basic_Init+0x1f8>)
 800150c:	2201      	movs	r2, #1
 800150e:	0019      	movs	r1, r3
 8001510:	2063      	movs	r0, #99	; 0x63
 8001512:	f000 fa2d 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x64, 0xFBFFFFFF, 1); // writing value 0xFBFFFFFF = 0 = 0.0 to address 35 = 0x64(MSLUT[4])
 8001516:	4b25      	ldr	r3, [pc, #148]	; (80015ac <TMC5160_Basic_Init+0x1fc>)
 8001518:	2201      	movs	r2, #1
 800151a:	0019      	movs	r1, r3
 800151c:	2064      	movs	r0, #100	; 0x64
 800151e:	f000 fa27 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x65, 0xB5BB777D, 1); // writing value 0xB5BB777D = 0 = 0.0 to address 36 = 0x65(MSLUT[5])
 8001522:	4b23      	ldr	r3, [pc, #140]	; (80015b0 <TMC5160_Basic_Init+0x200>)
 8001524:	2201      	movs	r2, #1
 8001526:	0019      	movs	r1, r3
 8001528:	2065      	movs	r0, #101	; 0x65
 800152a:	f000 fa21 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x66, 0x49295556, 1); // writing value 0x49295556 = 1227445590 = 0.0 to address 37 = 0x66(MSLUT[6])
 800152e:	4b21      	ldr	r3, [pc, #132]	; (80015b4 <TMC5160_Basic_Init+0x204>)
 8001530:	2201      	movs	r2, #1
 8001532:	0019      	movs	r1, r3
 8001534:	2066      	movs	r0, #102	; 0x66
 8001536:	f000 fa1b 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x67, 0x00404222, 1); // writing value 0x00404222 = 4211234 = 0.0 to address 38 = 0x67(MSLUT[7])
 800153a:	4b1f      	ldr	r3, [pc, #124]	; (80015b8 <TMC5160_Basic_Init+0x208>)
 800153c:	2201      	movs	r2, #1
 800153e:	0019      	movs	r1, r3
 8001540:	2067      	movs	r0, #103	; 0x67
 8001542:	f000 fa15 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x68, 0xFFFF8056, 1); // writing value 0xFFFF8056 = 0 = 0.0 to address 39 = 0x68(MSLUTSEL)
 8001546:	4b1d      	ldr	r3, [pc, #116]	; (80015bc <TMC5160_Basic_Init+0x20c>)
 8001548:	2201      	movs	r2, #1
 800154a:	0019      	movs	r1, r3
 800154c:	2068      	movs	r0, #104	; 0x68
 800154e:	f000 fa0f 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x69, 0x00F70000, 1); // writing value 0x00F70000 = 16187392 = 0.0 to address 40 = 0x69(MSLUTSTART)
 8001552:	23f7      	movs	r3, #247	; 0xf7
 8001554:	041b      	lsls	r3, r3, #16
 8001556:	2201      	movs	r2, #1
 8001558:	0019      	movs	r1, r3
 800155a:	2069      	movs	r0, #105	; 0x69
 800155c:	f000 fa08 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x6C, 0x00410153, 1); // writing value 0x00410153 = 4260099 = 0.0 to address 41 = 0x6C(CHOPCONF)
 8001560:	4b17      	ldr	r3, [pc, #92]	; (80015c0 <TMC5160_Basic_Init+0x210>)
 8001562:	2201      	movs	r2, #1
 8001564:	0019      	movs	r1, r3
 8001566:	206c      	movs	r0, #108	; 0x6c
 8001568:	f000 fa02 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x6D, 0x00000000, 1); // writing value 0x00000000 = 0 = 0.0 to address 42 = 0x6D(COOLCONF)
 800156c:	2201      	movs	r2, #1
 800156e:	2100      	movs	r1, #0
 8001570:	206d      	movs	r0, #109	; 0x6d
 8001572:	f000 f9fd 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x6E, 0x00000000, 1); // writing value 0x00000000 = 0 = 0.0 to address 43 = 0x6E(DCCTRL)
 8001576:	2201      	movs	r2, #1
 8001578:	2100      	movs	r1, #0
 800157a:	206e      	movs	r0, #110	; 0x6e
 800157c:	f000 f9f8 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x70, 0xC40C001E, 1); // writing value 0xC40C001E = 0 = 0.0 to address 44 = 0x70(PWMCONF)
 8001580:	4b10      	ldr	r3, [pc, #64]	; (80015c4 <TMC5160_Basic_Init+0x214>)
 8001582:	2201      	movs	r2, #1
 8001584:	0019      	movs	r1, r3
 8001586:	2070      	movs	r0, #112	; 0x70
 8001588:	f000 f9f2 	bl	8001970 <TMC5160_SPIWrite>

}
 800158c:	46c0      	nop			; (mov r8, r8)
 800158e:	46bd      	mov	sp, r7
 8001590:	b004      	add	sp, #16
 8001592:	bd80      	pop	{r7, pc}
 8001594:	00010606 	.word	0x00010606
 8001598:	00080400 	.word	0x00080400
 800159c:	aaaab554 	.word	0xaaaab554
 80015a0:	4a9554aa 	.word	0x4a9554aa
 80015a4:	24492929 	.word	0x24492929
 80015a8:	10104222 	.word	0x10104222
 80015ac:	fbffffff 	.word	0xfbffffff
 80015b0:	b5bb777d 	.word	0xb5bb777d
 80015b4:	49295556 	.word	0x49295556
 80015b8:	00404222 	.word	0x00404222
 80015bc:	ffff8056 	.word	0xffff8056
 80015c0:	00410153 	.word	0x00410153
 80015c4:	c40c001e 	.word	0xc40c001e

080015c8 <TMC5160_Init_Stallguard>:

	//TODO: finilize
}

void TMC5160_Init_Stallguard(int reset)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b084      	sub	sp, #16
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
	if(reset == 0)//basic stall setup
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d10f      	bne.n	80015f6 <TMC5160_Init_Stallguard+0x2e>
	{
		uint32_t SGT = 1;
 80015d6:	2301      	movs	r3, #1
 80015d8:	60fb      	str	r3, [r7, #12]
		uint32_t COOLCONF = 0;
 80015da:	2300      	movs	r3, #0
 80015dc:	60bb      	str	r3, [r7, #8]

		COOLCONF += (SGT <<16);
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	041b      	lsls	r3, r3, #16
 80015e2:	68ba      	ldr	r2, [r7, #8]
 80015e4:	18d3      	adds	r3, r2, r3
 80015e6:	60bb      	str	r3, [r7, #8]

		//TODO: test COOLCONF register write to match register value

		//TMC5160_SPIWrite(0x6D, COOLCONF, 1); //0x6D(COOLCONF) //Stallguard Threshold
		TMC5160_SPIWrite(0x6D, 0x00010000, 1); //0x6D(COOLCONF) //Stallguard Threshold
 80015e8:	2380      	movs	r3, #128	; 0x80
 80015ea:	025b      	lsls	r3, r3, #9
 80015ec:	2201      	movs	r2, #1
 80015ee:	0019      	movs	r1, r3
 80015f0:	206d      	movs	r0, #109	; 0x6d
 80015f2:	f000 f9bd 	bl	8001970 <TMC5160_SPIWrite>
	}

	if(reset == 1)//perform reset of stall, to allow movement again
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2b01      	cmp	r3, #1
 80015fa:	d104      	bne.n	8001606 <TMC5160_Init_Stallguard+0x3e>
	{
		TMC5160_SPIWrite(0x35, 0x00000040, 1); //0x35(RAMP_STAT)
 80015fc:	2201      	movs	r2, #1
 80015fe:	2140      	movs	r1, #64	; 0x40
 8001600:	2035      	movs	r0, #53	; 0x35
 8001602:	f000 f9b5 	bl	8001970 <TMC5160_SPIWrite>
	// Apply load and monitor SG_RESULT
	// If SG_RESULT reaches 0 before "stall event" , increase SGT value (+63 highest) , if 0 is not reached lower SGT value (-64 lowest)

	// Sudden motor stops can cause for a stall event.
	// In this case , increase TCOOLTHRS to increase the duration before stallguard is activated
}
 8001606:	46c0      	nop			; (mov r8, r8)
 8001608:	46bd      	mov	sp, r7
 800160a:	b004      	add	sp, #16
 800160c:	bd80      	pop	{r7, pc}
	...

08001610 <TMC5160_Monitor_Stallguard>:

int TMC5160_Monitor_Stallguard(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b084      	sub	sp, #16
 8001614:	af00      	add	r7, sp, #0
	uint32_t DRV_STATUS;
	int Stall_Flag = 0;
 8001616:	2300      	movs	r3, #0
 8001618:	607b      	str	r3, [r7, #4]

	TMC5160_SPIWrite(0x6F, 0x00000000, 0);
 800161a:	2200      	movs	r2, #0
 800161c:	2100      	movs	r1, #0
 800161e:	206f      	movs	r0, #111	; 0x6f
 8001620:	f000 f9a6 	bl	8001970 <TMC5160_SPIWrite>
	DRV_STATUS = TMC5160_SPIWrite(0x6F, 0x00000000, 0); //Read (DRV_STATUS)
 8001624:	2200      	movs	r2, #0
 8001626:	2100      	movs	r1, #0
 8001628:	206f      	movs	r0, #111	; 0x6f
 800162a:	f000 f9a1 	bl	8001970 <TMC5160_SPIWrite>
 800162e:	0003      	movs	r3, r0
 8001630:	60fb      	str	r3, [r7, #12]
	//T_STEP[x] = TMC5160_SPIWrite(0x12, 0x00000000, 0); // 0x12(TSTEP)

	Stall_Flag = (DRV_STATUS & (1 << 24)); //bit 24 of DRV_STATUS is Stallguard flag
 8001632:	68fa      	ldr	r2, [r7, #12]
 8001634:	2380      	movs	r3, #128	; 0x80
 8001636:	045b      	lsls	r3, r3, #17
 8001638:	4013      	ands	r3, r2
 800163a:	607b      	str	r3, [r7, #4]
	Stall_Flag = (Stall_Flag >> 24); // bitshift stall flag is 0 or 1
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	161b      	asrs	r3, r3, #24
 8001640:	607b      	str	r3, [r7, #4]

	if(Stall_Flag != 0) //stall detected -> stop motor
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d001      	beq.n	800164c <TMC5160_Monitor_Stallguard+0x3c>
	{
		TMC5160_Stop();
 8001648:	f000 f94c 	bl	80018e4 <TMC5160_Stop>
	}

	for(int y = 32; y > 10; y--) //clear other data
 800164c:	2320      	movs	r3, #32
 800164e:	60bb      	str	r3, [r7, #8]
 8001650:	e00b      	b.n	800166a <TMC5160_Monitor_Stallguard+0x5a>
	{
		DRV_STATUS &= ~(1 << y);
 8001652:	2201      	movs	r2, #1
 8001654:	68bb      	ldr	r3, [r7, #8]
 8001656:	409a      	lsls	r2, r3
 8001658:	0013      	movs	r3, r2
 800165a:	43db      	mvns	r3, r3
 800165c:	001a      	movs	r2, r3
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	4013      	ands	r3, r2
 8001662:	60fb      	str	r3, [r7, #12]
	for(int y = 32; y > 10; y--) //clear other data
 8001664:	68bb      	ldr	r3, [r7, #8]
 8001666:	3b01      	subs	r3, #1
 8001668:	60bb      	str	r3, [r7, #8]
 800166a:	68bb      	ldr	r3, [r7, #8]
 800166c:	2b0a      	cmp	r3, #10
 800166e:	dcf0      	bgt.n	8001652 <TMC5160_Monitor_Stallguard+0x42>
	}

	SG_RESULTS[x] = DRV_STATUS; // see SG_RESULTS in explorer for tuning stallguard (SG_RESULT 0 = stall detected)
 8001670:	4b0c      	ldr	r3, [pc, #48]	; (80016a4 <TMC5160_Monitor_Stallguard+0x94>)
 8001672:	681a      	ldr	r2, [r3, #0]
 8001674:	4b0c      	ldr	r3, [pc, #48]	; (80016a8 <TMC5160_Monitor_Stallguard+0x98>)
 8001676:	0092      	lsls	r2, r2, #2
 8001678:	68f9      	ldr	r1, [r7, #12]
 800167a:	50d1      	str	r1, [r2, r3]
	x++;
 800167c:	4b09      	ldr	r3, [pc, #36]	; (80016a4 <TMC5160_Monitor_Stallguard+0x94>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	1c5a      	adds	r2, r3, #1
 8001682:	4b08      	ldr	r3, [pc, #32]	; (80016a4 <TMC5160_Monitor_Stallguard+0x94>)
 8001684:	601a      	str	r2, [r3, #0]

	if(x >= 1000) // stop stallguard demo or it will overflow
 8001686:	4b07      	ldr	r3, [pc, #28]	; (80016a4 <TMC5160_Monitor_Stallguard+0x94>)
 8001688:	681a      	ldr	r2, [r3, #0]
 800168a:	23fa      	movs	r3, #250	; 0xfa
 800168c:	009b      	lsls	r3, r3, #2
 800168e:	429a      	cmp	r2, r3
 8001690:	db02      	blt.n	8001698 <TMC5160_Monitor_Stallguard+0x88>
	{
		x = 0;
 8001692:	4b04      	ldr	r3, [pc, #16]	; (80016a4 <TMC5160_Monitor_Stallguard+0x94>)
 8001694:	2200      	movs	r2, #0
 8001696:	601a      	str	r2, [r3, #0]
		//uncomment for stallguard demo
	    //HAL_GPIO_WritePin(GPIOA,DRV_ENN_Pin,1); // LOW = ON
	    //TMC5160_Stop();
	}

	return Stall_Flag;
 8001698:	687b      	ldr	r3, [r7, #4]
}
 800169a:	0018      	movs	r0, r3
 800169c:	46bd      	mov	sp, r7
 800169e:	b004      	add	sp, #16
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	46c0      	nop			; (mov r8, r8)
 80016a4:	20000fcc 	.word	0x20000fcc
 80016a8:	2000002c 	.word	0x2000002c

080016ac <TMC5160_Basic_Rotate>:

void TMC5160_Basic_Rotate(uint8_t Mode, RampConfig *Ramp) // 0 = Velocity Mode + , 1 = Velocity Mode -
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b082      	sub	sp, #8
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	0002      	movs	r2, r0
 80016b4:	6039      	str	r1, [r7, #0]
 80016b6:	1dfb      	adds	r3, r7, #7
 80016b8:	701a      	strb	r2, [r3, #0]
	//Velocity mode , using VMAX and AMAX

	TMC5160_SPIWrite(0x11, 	0x0000000A, 1); 	// writing value 0x0000000A = 10 = 0.0 to address 9 = 0x11(TPOWERDOWN)
 80016ba:	2201      	movs	r2, #1
 80016bc:	210a      	movs	r1, #10
 80016be:	2011      	movs	r0, #17
 80016c0:	f000 f956 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x13, 	0x000001F4, 1); 	// writing value 0x00000000 = 0 = 0.0 to address 10 = 0x13(TPWMTHRS)
 80016c4:	23fa      	movs	r3, #250	; 0xfa
 80016c6:	005b      	lsls	r3, r3, #1
 80016c8:	2201      	movs	r2, #1
 80016ca:	0019      	movs	r1, r3
 80016cc:	2013      	movs	r0, #19
 80016ce:	f000 f94f 	bl	8001970 <TMC5160_SPIWrite>

	TMC5160_SPIWrite(0x23, Ramp->VSTART, 1); 	// = 1000 = 0.0 to address 15 = 0x23(VSTART)
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	2201      	movs	r2, #1
 80016d8:	0019      	movs	r1, r3
 80016da:	2023      	movs	r0, #35	; 0x23
 80016dc:	f000 f948 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x26, Ramp->AMAX, 1); 		// = 12800 = 0.0 to address 18 = 0x26(AMAX)
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	68db      	ldr	r3, [r3, #12]
 80016e4:	2201      	movs	r2, #1
 80016e6:	0019      	movs	r1, r3
 80016e8:	2026      	movs	r0, #38	; 0x26
 80016ea:	f000 f941 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x27, Ramp->VMAX, 1); 		// = 51200 = 0.0 to address 19 = 0x27(VMAX)
 80016ee:	683b      	ldr	r3, [r7, #0]
 80016f0:	691b      	ldr	r3, [r3, #16]
 80016f2:	2201      	movs	r2, #1
 80016f4:	0019      	movs	r1, r3
 80016f6:	2027      	movs	r0, #39	; 0x27
 80016f8:	f000 f93a 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x2B, Ramp->VSTOP, 1); 	// = 10 = 0.0 to address 22 = 0x2B(VSTOP)
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	69db      	ldr	r3, [r3, #28]
 8001700:	2201      	movs	r2, #1
 8001702:	0019      	movs	r1, r3
 8001704:	202b      	movs	r0, #43	; 0x2b
 8001706:	f000 f933 	bl	8001970 <TMC5160_SPIWrite>

	if(Mode == 0)
 800170a:	1dfb      	adds	r3, r7, #7
 800170c:	781b      	ldrb	r3, [r3, #0]
 800170e:	2b00      	cmp	r3, #0
 8001710:	d105      	bne.n	800171e <TMC5160_Basic_Rotate+0x72>
	{
		TMC5160_SPIWrite(0x20, 	0x00000001, 1); 		// writing value 0x00000001 = 0 = 0.0 to address 13 = 0x20(RAMPMODE)VM +
 8001712:	2201      	movs	r2, #1
 8001714:	2101      	movs	r1, #1
 8001716:	2020      	movs	r0, #32
 8001718:	f000 f92a 	bl	8001970 <TMC5160_SPIWrite>

	else if(Mode == 1)
	{
		TMC5160_SPIWrite(0x20, 	0x00000002, 1); 		// writing value 0x00000002 = 0 = 0.0 to address 13 = 0x20(RAMPMODE) VM -
	}
}
 800171c:	e008      	b.n	8001730 <TMC5160_Basic_Rotate+0x84>
	else if(Mode == 1)
 800171e:	1dfb      	adds	r3, r7, #7
 8001720:	781b      	ldrb	r3, [r3, #0]
 8001722:	2b01      	cmp	r3, #1
 8001724:	d104      	bne.n	8001730 <TMC5160_Basic_Rotate+0x84>
		TMC5160_SPIWrite(0x20, 	0x00000002, 1); 		// writing value 0x00000002 = 0 = 0.0 to address 13 = 0x20(RAMPMODE) VM -
 8001726:	2201      	movs	r2, #1
 8001728:	2102      	movs	r1, #2
 800172a:	2020      	movs	r0, #32
 800172c:	f000 f920 	bl	8001970 <TMC5160_SPIWrite>
}
 8001730:	46c0      	nop			; (mov r8, r8)
 8001732:	46bd      	mov	sp, r7
 8001734:	b002      	add	sp, #8
 8001736:	bd80      	pop	{r7, pc}

08001738 <TMC5160_Rotate_To>:


void TMC5160_Rotate_To(uint32_t Position, RampConfig *Ramp)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b086      	sub	sp, #24
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
 8001740:	6039      	str	r1, [r7, #0]
	uint32_t Target_Angle = 0;
 8001742:	2300      	movs	r3, #0
 8001744:	613b      	str	r3, [r7, #16]
	uint32_t AMS_Angle = 0;
 8001746:	2300      	movs	r3, #0
 8001748:	60fb      	str	r3, [r7, #12]
	uint32_t ENC_Angle = 0;
 800174a:	2300      	movs	r3, #0
 800174c:	60bb      	str	r3, [r7, #8]
	uint32_t TMC_Angle = 0;
 800174e:	2300      	movs	r3, #0
 8001750:	617b      	str	r3, [r7, #20]

	TMC5160_SPIWrite(0x11, 	0x0000000A, 1); 	// writing value 0x0000000A = 10 = 0.0 to address 9 = 0x11(TPOWERDOWN)
 8001752:	2201      	movs	r2, #1
 8001754:	210a      	movs	r1, #10
 8001756:	2011      	movs	r0, #17
 8001758:	f000 f90a 	bl	8001970 <TMC5160_SPIWrite>
	//TMC5160_SPIWrite(0x00, 	0x00000008, 1); 	// writing value 0x00000008 = 8 = 0.0 to address 0 = 0x00(GCONF)
	TMC5160_SPIWrite(0x13, 	0x000001F4, 1); 	// writing value 0x00000000 = 0 = 0.0 to address 10 = 0x13(TPWMTHRS)
 800175c:	23fa      	movs	r3, #250	; 0xfa
 800175e:	005b      	lsls	r3, r3, #1
 8001760:	2201      	movs	r2, #1
 8001762:	0019      	movs	r1, r3
 8001764:	2013      	movs	r0, #19
 8001766:	f000 f903 	bl	8001970 <TMC5160_SPIWrite>

	// setup for profile
	TMC5160_SPIWrite(0x23, Ramp->VSTART, 1); 	// = 1000 = 0.0 to address 15 = 0x23(VSTART)
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	2201      	movs	r2, #1
 8001770:	0019      	movs	r1, r3
 8001772:	2023      	movs	r0, #35	; 0x23
 8001774:	f000 f8fc 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x24, Ramp->A1, 1); 		// = 5600 = 0.0 to address 16 = 0x24(A1)
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	2201      	movs	r2, #1
 800177e:	0019      	movs	r1, r3
 8001780:	2024      	movs	r0, #36	; 0x24
 8001782:	f000 f8f5 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x25, Ramp->V1, 1); 		// = 12800 = 0.0 to address 17 = 0x25(V1)
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	689b      	ldr	r3, [r3, #8]
 800178a:	2201      	movs	r2, #1
 800178c:	0019      	movs	r1, r3
 800178e:	2025      	movs	r0, #37	; 0x25
 8001790:	f000 f8ee 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x26, Ramp->AMAX, 1); 		// = 12800 = 0.0 to address 18 = 0x26(AMAX)
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	68db      	ldr	r3, [r3, #12]
 8001798:	2201      	movs	r2, #1
 800179a:	0019      	movs	r1, r3
 800179c:	2026      	movs	r0, #38	; 0x26
 800179e:	f000 f8e7 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x27, Ramp->VMAX, 1); 		// = 51200 = 0.0 to address 19 = 0x27(VMAX)
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	691b      	ldr	r3, [r3, #16]
 80017a6:	2201      	movs	r2, #1
 80017a8:	0019      	movs	r1, r3
 80017aa:	2027      	movs	r0, #39	; 0x27
 80017ac:	f000 f8e0 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x28, Ramp->DMAX, 1); 		// = 700 = 0.0 to address 20 = 0x28(DMAX)
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	695b      	ldr	r3, [r3, #20]
 80017b4:	2201      	movs	r2, #1
 80017b6:	0019      	movs	r1, r3
 80017b8:	2028      	movs	r0, #40	; 0x28
 80017ba:	f000 f8d9 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x2A, Ramp->D1, 1); 		// = 1400 = 0.0 to address 21 = 0x2A(D1)
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	699b      	ldr	r3, [r3, #24]
 80017c2:	2201      	movs	r2, #1
 80017c4:	0019      	movs	r1, r3
 80017c6:	202a      	movs	r0, #42	; 0x2a
 80017c8:	f000 f8d2 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x2B, Ramp->VSTOP, 1); 	// = 10 = 0.0 to address 22 = 0x2B(VSTOP)
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	69db      	ldr	r3, [r3, #28]
 80017d0:	2201      	movs	r2, #1
 80017d2:	0019      	movs	r1, r3
 80017d4:	202b      	movs	r0, #43	; 0x2b
 80017d6:	f000 f8cb 	bl	8001970 <TMC5160_SPIWrite>

	TMC5160_SPIWrite(0x20, 	0x00000000, 1); 	// writing value 0x00000000 = 0 = 0.0 to address 13 = 0x20(RAMPMODE) MTP
 80017da:	2201      	movs	r2, #1
 80017dc:	2100      	movs	r1, #0
 80017de:	2020      	movs	r0, #32
 80017e0:	f000 f8c6 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x2D, Position, 1); 		// writing value to address 24 = 0x2D(XTARGET)  1 lap
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2201      	movs	r2, #1
 80017e8:	0019      	movs	r1, r3
 80017ea:	202d      	movs	r0, #45	; 0x2d
 80017ec:	f000 f8c0 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x21,	0x00000000, 0);		// READ position register
 80017f0:	2200      	movs	r2, #0
 80017f2:	2100      	movs	r1, #0
 80017f4:	2021      	movs	r0, #33	; 0x21
 80017f6:	f000 f8bb 	bl	8001970 <TMC5160_SPIWrite>

	/*Convert to Angle so we can compare to Hall Sensor*/

	if((int)Position < 0)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	da02      	bge.n	8001806 <TMC5160_Rotate_To+0xce>
	{
		Position = Position * (-1); 			// make positive for easier math
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	425b      	negs	r3, r3
 8001804:	607b      	str	r3, [r7, #4]
	}

	if(Position == 0) 							// to fix the first reading when target position = 0
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d105      	bne.n	8001818 <TMC5160_Rotate_To+0xe0>
	{
		AMS_Angle = 1;
 800180c:	2301      	movs	r3, #1
 800180e:	60fb      	str	r3, [r7, #12]
		ENC_Angle = 1;
 8001810:	2301      	movs	r3, #1
 8001812:	60bb      	str	r3, [r7, #8]
		TMC_Angle = 1;
 8001814:	2301      	movs	r3, #1
 8001816:	617b      	str	r3, [r7, #20]
	}

    Target_Angle = ((Position / 256) * 1.8);	//convert target position to angle
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	0a1b      	lsrs	r3, r3, #8
 800181c:	0018      	movs	r0, r3
 800181e:	f7ff fc39 	bl	8001094 <__aeabi_ui2d>
 8001822:	4a15      	ldr	r2, [pc, #84]	; (8001878 <TMC5160_Rotate_To+0x140>)
 8001824:	4b15      	ldr	r3, [pc, #84]	; (800187c <TMC5160_Rotate_To+0x144>)
 8001826:	f7fe fe01 	bl	800042c <__aeabi_dmul>
 800182a:	0002      	movs	r2, r0
 800182c:	000b      	movs	r3, r1
 800182e:	0010      	movs	r0, r2
 8001830:	0019      	movs	r1, r3
 8001832:	f7fe fddd 	bl	80003f0 <__aeabi_d2uiz>
 8001836:	0003      	movs	r3, r0
 8001838:	613b      	str	r3, [r7, #16]

	// enter loop to check if position is reached
	while(TMC_Angle != Target_Angle) //&& AMS_Angle != Target_Angle && ENC_Angle != Target_Angle
 800183a:	e013      	b.n	8001864 <TMC5160_Rotate_To+0x12c>
	{
		TMC_Angle = TMC_Get_Position();
 800183c:	f000 f824 	bl	8001888 <TMC_Get_Position>
 8001840:	0003      	movs	r3, r0
 8001842:	617b      	str	r3, [r7, #20]

		if(AMS_ENB == 1)// Hall sensor is enabled
 8001844:	4b0e      	ldr	r3, [pc, #56]	; (8001880 <TMC5160_Rotate_To+0x148>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	2b01      	cmp	r3, #1
 800184a:	d103      	bne.n	8001854 <TMC5160_Rotate_To+0x11c>
		{
			AMS_Angle = AMS5055_Get_Position();
 800184c:	f000 f9ae 	bl	8001bac <AMS5055_Get_Position>
 8001850:	0003      	movs	r3, r0
 8001852:	60fb      	str	r3, [r7, #12]
		}

		if(ENC_ENB == 1)// Encoder is enabled
 8001854:	4b0b      	ldr	r3, [pc, #44]	; (8001884 <TMC5160_Rotate_To+0x14c>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	2b01      	cmp	r3, #1
 800185a:	d103      	bne.n	8001864 <TMC5160_Rotate_To+0x12c>
		{
			ENC_Angle = ENC_Get_Position();
 800185c:	f000 fadc 	bl	8001e18 <ENC_Get_Position>
 8001860:	0003      	movs	r3, r0
 8001862:	60bb      	str	r3, [r7, #8]
	while(TMC_Angle != Target_Angle) //&& AMS_Angle != Target_Angle && ENC_Angle != Target_Angle
 8001864:	697a      	ldr	r2, [r7, #20]
 8001866:	693b      	ldr	r3, [r7, #16]
 8001868:	429a      	cmp	r2, r3
 800186a:	d1e7      	bne.n	800183c <TMC5160_Rotate_To+0x104>
		}
	}
 }
 800186c:	46c0      	nop			; (mov r8, r8)
 800186e:	46c0      	nop			; (mov r8, r8)
 8001870:	46bd      	mov	sp, r7
 8001872:	b006      	add	sp, #24
 8001874:	bd80      	pop	{r7, pc}
 8001876:	46c0      	nop			; (mov r8, r8)
 8001878:	cccccccd 	.word	0xcccccccd
 800187c:	3ffccccc 	.word	0x3ffccccc
 8001880:	20003170 	.word	0x20003170
 8001884:	20003174 	.word	0x20003174

08001888 <TMC_Get_Position>:

uint16_t TMC_Get_Position()
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
	uint32_t AngleT = 0;
 800188e:	2300      	movs	r3, #0
 8001890:	607b      	str	r3, [r7, #4]

	AngleT = TMC5160_SPIWrite(0x21, 0x00000000, 0); //read step counter from TMC5160
 8001892:	2200      	movs	r2, #0
 8001894:	2100      	movs	r1, #0
 8001896:	2021      	movs	r0, #33	; 0x21
 8001898:	f000 f86a 	bl	8001970 <TMC5160_SPIWrite>
 800189c:	0003      	movs	r3, r0
 800189e:	607b      	str	r3, [r7, #4]


	if((int)AngleT < 0)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	da02      	bge.n	80018ac <TMC_Get_Position+0x24>
	{
		AngleT = AngleT * (-1); // make positive for easier math
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	425b      	negs	r3, r3
 80018aa:	607b      	str	r3, [r7, #4]
	}

	AngleT = ((AngleT / 256)* 1.8);//convert target position to angle
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	0a1b      	lsrs	r3, r3, #8
 80018b0:	0018      	movs	r0, r3
 80018b2:	f7ff fbef 	bl	8001094 <__aeabi_ui2d>
 80018b6:	4a09      	ldr	r2, [pc, #36]	; (80018dc <TMC_Get_Position+0x54>)
 80018b8:	4b09      	ldr	r3, [pc, #36]	; (80018e0 <TMC_Get_Position+0x58>)
 80018ba:	f7fe fdb7 	bl	800042c <__aeabi_dmul>
 80018be:	0002      	movs	r2, r0
 80018c0:	000b      	movs	r3, r1
 80018c2:	0010      	movs	r0, r2
 80018c4:	0019      	movs	r1, r3
 80018c6:	f7fe fd93 	bl	80003f0 <__aeabi_d2uiz>
 80018ca:	0003      	movs	r3, r0
 80018cc:	607b      	str	r3, [r7, #4]

	return AngleT;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	b29b      	uxth	r3, r3
}
 80018d2:	0018      	movs	r0, r3
 80018d4:	46bd      	mov	sp, r7
 80018d6:	b002      	add	sp, #8
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	46c0      	nop			; (mov r8, r8)
 80018dc:	cccccccd 	.word	0xcccccccd
 80018e0:	3ffccccc 	.word	0x3ffccccc

080018e4 <TMC5160_Stop>:

void TMC5160_Stop(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0
	TMC5160_SPIWrite(0x27,0x00000000, 1); //set VMAX to 0
 80018e8:	2201      	movs	r2, #1
 80018ea:	2100      	movs	r1, #0
 80018ec:	2027      	movs	r0, #39	; 0x27
 80018ee:	f000 f83f 	bl	8001970 <TMC5160_SPIWrite>
}
 80018f2:	46c0      	nop			; (mov r8, r8)
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}

080018f8 <Drive_Enable>:

void Drive_Enable(int state)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b084      	sub	sp, #16
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
	uint32_t DRV_STATUS;

	if(state == 1) // Enable driver
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2b01      	cmp	r3, #1
 8001904:	d116      	bne.n	8001934 <Drive_Enable+0x3c>
	{
		HAL_GPIO_WritePin(GPIOA, DRV_ENN_Pin, 0); // LOW = ON
 8001906:	2380      	movs	r3, #128	; 0x80
 8001908:	0059      	lsls	r1, r3, #1
 800190a:	2390      	movs	r3, #144	; 0x90
 800190c:	05db      	lsls	r3, r3, #23
 800190e:	2200      	movs	r2, #0
 8001910:	0018      	movs	r0, r3
 8001912:	f002 fb8c 	bl	800402e <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8001916:	200a      	movs	r0, #10
 8001918:	f001 f8fe 	bl	8002b18 <HAL_Delay>

		TMC5160_SPIWrite(0x6F, 0x00000000, 0);
 800191c:	2200      	movs	r2, #0
 800191e:	2100      	movs	r1, #0
 8001920:	206f      	movs	r0, #111	; 0x6f
 8001922:	f000 f825 	bl	8001970 <TMC5160_SPIWrite>
		DRV_STATUS = TMC5160_SPIWrite(0x6F, 0x00000000, 0); //Read (DRV_STATUS)
 8001926:	2200      	movs	r2, #0
 8001928:	2100      	movs	r1, #0
 800192a:	206f      	movs	r0, #111	; 0x6f
 800192c:	f000 f820 	bl	8001970 <TMC5160_SPIWrite>
 8001930:	0003      	movs	r3, r0
 8001932:	60fb      	str	r3, [r7, #12]
			HAL_NVIC_SystemReset(); // risky should not be in final code
		}
	}


	if(state == 0) // disable drive
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	2b00      	cmp	r3, #0
 8001938:	d116      	bne.n	8001968 <Drive_Enable+0x70>
	{
		HAL_GPIO_WritePin(GPIOA, DRV_ENN_Pin, 1); // HIGH = OFF
 800193a:	2380      	movs	r3, #128	; 0x80
 800193c:	0059      	lsls	r1, r3, #1
 800193e:	2390      	movs	r3, #144	; 0x90
 8001940:	05db      	lsls	r3, r3, #23
 8001942:	2201      	movs	r2, #1
 8001944:	0018      	movs	r0, r3
 8001946:	f002 fb72 	bl	800402e <HAL_GPIO_WritePin>
		HAL_Delay(10);
 800194a:	200a      	movs	r0, #10
 800194c:	f001 f8e4 	bl	8002b18 <HAL_Delay>

		TMC5160_SPIWrite(0x6F, 0x00000000, 0);
 8001950:	2200      	movs	r2, #0
 8001952:	2100      	movs	r1, #0
 8001954:	206f      	movs	r0, #111	; 0x6f
 8001956:	f000 f80b 	bl	8001970 <TMC5160_SPIWrite>
		DRV_STATUS = TMC5160_SPIWrite(0x6F, 0x00000000, 0); //Read (DRV_STATUS)
 800195a:	2200      	movs	r2, #0
 800195c:	2100      	movs	r1, #0
 800195e:	206f      	movs	r0, #111	; 0x6f
 8001960:	f000 f806 	bl	8001970 <TMC5160_SPIWrite>
 8001964:	0003      	movs	r3, r0
 8001966:	60fb      	str	r3, [r7, #12]
	}
}
 8001968:	46c0      	nop			; (mov r8, r8)
 800196a:	46bd      	mov	sp, r7
 800196c:	b004      	add	sp, #16
 800196e:	bd80      	pop	{r7, pc}

08001970 <TMC5160_SPIWrite>:


uint32_t TMC5160_SPIWrite(uint8_t Address, uint32_t Value, int Action)  // 1 = write 0 = read
{
 8001970:	b590      	push	{r4, r7, lr}
 8001972:	b08d      	sub	sp, #52	; 0x34
 8001974:	af02      	add	r7, sp, #8
 8001976:	60b9      	str	r1, [r7, #8]
 8001978:	607a      	str	r2, [r7, #4]
 800197a:	240f      	movs	r4, #15
 800197c:	193b      	adds	r3, r7, r4
 800197e:	1c02      	adds	r2, r0, #0
 8001980:	701a      	strb	r2, [r3, #0]

	uint8_t SPI2TxData[5];  //TX data array SPI2
	uint8_t SPI2RxData[5];  //RX data array SPI2
	uint32_t SPI2Rx = 0;
 8001982:	2300      	movs	r3, #0
 8001984:	627b      	str	r3, [r7, #36]	; 0x24

	  HAL_GPIO_WritePin(GPIOB,TMC_CS_Pin,0); // set TMC CS low
 8001986:	2380      	movs	r3, #128	; 0x80
 8001988:	015b      	lsls	r3, r3, #5
 800198a:	4843      	ldr	r0, [pc, #268]	; (8001a98 <TMC5160_SPIWrite+0x128>)
 800198c:	2200      	movs	r2, #0
 800198e:	0019      	movs	r1, r3
 8001990:	f002 fb4d 	bl	800402e <HAL_GPIO_WritePin>

	  if (Action == 1) //Write
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2b01      	cmp	r3, #1
 8001998:	d107      	bne.n	80019aa <TMC5160_SPIWrite+0x3a>
	  {
		SPI2TxData[0] = Address + 0x80;
 800199a:	193b      	adds	r3, r7, r4
 800199c:	781b      	ldrb	r3, [r3, #0]
 800199e:	3b80      	subs	r3, #128	; 0x80
 80019a0:	b2da      	uxtb	r2, r3
 80019a2:	231c      	movs	r3, #28
 80019a4:	18fb      	adds	r3, r7, r3
 80019a6:	701a      	strb	r2, [r3, #0]
 80019a8:	e005      	b.n	80019b6 <TMC5160_SPIWrite+0x46>
	  }

	  else //Read
	  {
		SPI2TxData[0] = Address;
 80019aa:	231c      	movs	r3, #28
 80019ac:	18fb      	adds	r3, r7, r3
 80019ae:	220f      	movs	r2, #15
 80019b0:	18ba      	adds	r2, r7, r2
 80019b2:	7812      	ldrb	r2, [r2, #0]
 80019b4:	701a      	strb	r2, [r3, #0]
	  }

	  SPI2TxData[1] = Value >> 24;
 80019b6:	68bb      	ldr	r3, [r7, #8]
 80019b8:	0e1b      	lsrs	r3, r3, #24
 80019ba:	b2da      	uxtb	r2, r3
 80019bc:	211c      	movs	r1, #28
 80019be:	187b      	adds	r3, r7, r1
 80019c0:	705a      	strb	r2, [r3, #1]
	  SPI2TxData[2] = Value >> 16;
 80019c2:	68bb      	ldr	r3, [r7, #8]
 80019c4:	0c1b      	lsrs	r3, r3, #16
 80019c6:	b2da      	uxtb	r2, r3
 80019c8:	187b      	adds	r3, r7, r1
 80019ca:	709a      	strb	r2, [r3, #2]
	  SPI2TxData[3] = Value >> 8;
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	0a1b      	lsrs	r3, r3, #8
 80019d0:	b2da      	uxtb	r2, r3
 80019d2:	187b      	adds	r3, r7, r1
 80019d4:	70da      	strb	r2, [r3, #3]
	  SPI2TxData[4] = Value;
 80019d6:	68bb      	ldr	r3, [r7, #8]
 80019d8:	b2da      	uxtb	r2, r3
 80019da:	187b      	adds	r3, r7, r1
 80019dc:	711a      	strb	r2, [r3, #4]

	  HAL_SPI_TransmitReceive(&hspi2, SPI2TxData, SPI2RxData, 0x05, 100);
 80019de:	2414      	movs	r4, #20
 80019e0:	193a      	adds	r2, r7, r4
 80019e2:	1879      	adds	r1, r7, r1
 80019e4:	482d      	ldr	r0, [pc, #180]	; (8001a9c <TMC5160_SPIWrite+0x12c>)
 80019e6:	2364      	movs	r3, #100	; 0x64
 80019e8:	9300      	str	r3, [sp, #0]
 80019ea:	2305      	movs	r3, #5
 80019ec:	f003 f8f2 	bl	8004bd4 <HAL_SPI_TransmitReceive>

	  SPI2Rx += (SPI2RxData[1] << 24);
 80019f0:	193b      	adds	r3, r7, r4
 80019f2:	785b      	ldrb	r3, [r3, #1]
 80019f4:	061b      	lsls	r3, r3, #24
 80019f6:	001a      	movs	r2, r3
 80019f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019fa:	189b      	adds	r3, r3, r2
 80019fc:	627b      	str	r3, [r7, #36]	; 0x24
	  SPI2Rx += (SPI2RxData[2] << 16);
 80019fe:	193b      	adds	r3, r7, r4
 8001a00:	789b      	ldrb	r3, [r3, #2]
 8001a02:	041b      	lsls	r3, r3, #16
 8001a04:	001a      	movs	r2, r3
 8001a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a08:	189b      	adds	r3, r3, r2
 8001a0a:	627b      	str	r3, [r7, #36]	; 0x24
	  SPI2Rx += (SPI2RxData[3] << 8);
 8001a0c:	193b      	adds	r3, r7, r4
 8001a0e:	78db      	ldrb	r3, [r3, #3]
 8001a10:	021b      	lsls	r3, r3, #8
 8001a12:	001a      	movs	r2, r3
 8001a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a16:	189b      	adds	r3, r3, r2
 8001a18:	627b      	str	r3, [r7, #36]	; 0x24
	  SPI2Rx += (SPI2RxData[4] << 0);
 8001a1a:	193b      	adds	r3, r7, r4
 8001a1c:	791b      	ldrb	r3, [r3, #4]
 8001a1e:	001a      	movs	r2, r3
 8001a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a22:	189b      	adds	r3, r3, r2
 8001a24:	627b      	str	r3, [r7, #36]	; 0x24

	  HAL_GPIO_WritePin(GPIOB,TMC_CS_Pin,1); // set TMC CS high
 8001a26:	2380      	movs	r3, #128	; 0x80
 8001a28:	015b      	lsls	r3, r3, #5
 8001a2a:	481b      	ldr	r0, [pc, #108]	; (8001a98 <TMC5160_SPIWrite+0x128>)
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	0019      	movs	r1, r3
 8001a30:	f002 fafd 	bl	800402e <HAL_GPIO_WritePin>

	  if(Driver_error == 0)
 8001a34:	4b1a      	ldr	r3, [pc, #104]	; (8001aa0 <TMC5160_SPIWrite+0x130>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d128      	bne.n	8001a8e <TMC5160_SPIWrite+0x11e>
	  {
		// check SPI error frame for issues:
		if (SPI2RxData[0] & (1 << 3)) // standstill
 8001a3c:	193b      	adds	r3, r7, r4
 8001a3e:	781b      	ldrb	r3, [r3, #0]
 8001a40:	001a      	movs	r2, r3
 8001a42:	2308      	movs	r3, #8
 8001a44:	4013      	ands	r3, r2
 8001a46:	d002      	beq.n	8001a4e <TMC5160_SPIWrite+0xde>
		{
			Standstill = 1; // no action needed
 8001a48:	4b16      	ldr	r3, [pc, #88]	; (8001aa4 <TMC5160_SPIWrite+0x134>)
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	601a      	str	r2, [r3, #0]
		}

		if (SPI2RxData[0] & (1 << 2)) // SG2 trigger
 8001a4e:	2314      	movs	r3, #20
 8001a50:	18fb      	adds	r3, r7, r3
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	001a      	movs	r2, r3
 8001a56:	2304      	movs	r3, #4
 8001a58:	4013      	ands	r3, r2
 8001a5a:	d002      	beq.n	8001a62 <TMC5160_SPIWrite+0xf2>
		{
			SG2_trigger = 1; // no action needed
 8001a5c:	4b12      	ldr	r3, [pc, #72]	; (8001aa8 <TMC5160_SPIWrite+0x138>)
 8001a5e:	2201      	movs	r2, #1
 8001a60:	601a      	str	r2, [r3, #0]
		}

		if (SPI2RxData[0] & (1 << 1)) //Driver error
 8001a62:	2314      	movs	r3, #20
 8001a64:	18fb      	adds	r3, r7, r3
 8001a66:	781b      	ldrb	r3, [r3, #0]
 8001a68:	001a      	movs	r2, r3
 8001a6a:	2302      	movs	r3, #2
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	d004      	beq.n	8001a7a <TMC5160_SPIWrite+0x10a>
		{
			Driver_error = 1; // possible action needed
 8001a70:	4b0b      	ldr	r3, [pc, #44]	; (8001aa0 <TMC5160_SPIWrite+0x130>)
 8001a72:	2201      	movs	r2, #1
 8001a74:	601a      	str	r2, [r3, #0]
			TMC5160_Fault_monitor(); //check the critical error
 8001a76:	f000 f81b 	bl	8001ab0 <TMC5160_Fault_monitor>
		}

		if (SPI2RxData[0] & (1 << 0)) //Reset Flag
 8001a7a:	2314      	movs	r3, #20
 8001a7c:	18fb      	adds	r3, r7, r3
 8001a7e:	781b      	ldrb	r3, [r3, #0]
 8001a80:	001a      	movs	r2, r3
 8001a82:	2301      	movs	r3, #1
 8001a84:	4013      	ands	r3, r2
 8001a86:	d002      	beq.n	8001a8e <TMC5160_SPIWrite+0x11e>
		{
			Reset_error = 1; // no action needed
 8001a88:	4b08      	ldr	r3, [pc, #32]	; (8001aac <TMC5160_SPIWrite+0x13c>)
 8001a8a:	2201      	movs	r2, #1
 8001a8c:	601a      	str	r2, [r3, #0]
		}
	  }

	  return SPI2Rx;
 8001a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8001a90:	0018      	movs	r0, r3
 8001a92:	46bd      	mov	sp, r7
 8001a94:	b00b      	add	sp, #44	; 0x2c
 8001a96:	bd90      	pop	{r4, r7, pc}
 8001a98:	48000400 	.word	0x48000400
 8001a9c:	200010ac 	.word	0x200010ac
 8001aa0:	20000fd8 	.word	0x20000fd8
 8001aa4:	20000fd0 	.word	0x20000fd0
 8001aa8:	20000fd4 	.word	0x20000fd4
 8001aac:	20000fdc 	.word	0x20000fdc

08001ab0 <TMC5160_Fault_monitor>:

void TMC5160_Fault_monitor(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b082      	sub	sp, #8
 8001ab4:	af00      	add	r7, sp, #0
	uint32_t DRV_STATUS;
	int Critical_error = 0;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	607b      	str	r3, [r7, #4]

	TMC5160_SPIWrite(0x6F, 0x00000000, 0);
 8001aba:	2200      	movs	r2, #0
 8001abc:	2100      	movs	r1, #0
 8001abe:	206f      	movs	r0, #111	; 0x6f
 8001ac0:	f7ff ff56 	bl	8001970 <TMC5160_SPIWrite>
	DRV_STATUS = TMC5160_SPIWrite(0x6F, 0x00000000, 0); //Read (DRV_STATUS)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	2100      	movs	r1, #0
 8001ac8:	206f      	movs	r0, #111	; 0x6f
 8001aca:	f7ff ff51 	bl	8001970 <TMC5160_SPIWrite>
 8001ace:	0003      	movs	r3, r0
 8001ad0:	603b      	str	r3, [r7, #0]

	TMC5160_SPIWrite(0x01, 0x00000006, 1); // write 1 to clear GSTAT (clear GSTAT register)
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	2106      	movs	r1, #6
 8001ad6:	2001      	movs	r0, #1
 8001ad8:	f7ff ff4a 	bl	8001970 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x01, 0x00000000, 0); // read GSTAT (should be all 0)
 8001adc:	2200      	movs	r2, #0
 8001ade:	2100      	movs	r1, #0
 8001ae0:	2001      	movs	r0, #1
 8001ae2:	f7ff ff45 	bl	8001970 <TMC5160_SPIWrite>
	// check if critical error
	//bits 31 t/m 25  , 13 en 12

	//DRV_STATUS & (1 << 31) || DRV_STATUS & (1 << 30) || DRV_STATUS & (1 << 29) ||

	if(DRV_STATUS & (1 << 28) || DRV_STATUS & (1 << 27) || DRV_STATUS & (1 << 26) || DRV_STATUS & (1 << 25) || DRV_STATUS & (1 << 13) || DRV_STATUS & (1 << 12))
 8001ae6:	683a      	ldr	r2, [r7, #0]
 8001ae8:	2380      	movs	r3, #128	; 0x80
 8001aea:	055b      	lsls	r3, r3, #21
 8001aec:	4013      	ands	r3, r2
 8001aee:	d118      	bne.n	8001b22 <TMC5160_Fault_monitor+0x72>
 8001af0:	683a      	ldr	r2, [r7, #0]
 8001af2:	2380      	movs	r3, #128	; 0x80
 8001af4:	051b      	lsls	r3, r3, #20
 8001af6:	4013      	ands	r3, r2
 8001af8:	d113      	bne.n	8001b22 <TMC5160_Fault_monitor+0x72>
 8001afa:	683a      	ldr	r2, [r7, #0]
 8001afc:	2380      	movs	r3, #128	; 0x80
 8001afe:	04db      	lsls	r3, r3, #19
 8001b00:	4013      	ands	r3, r2
 8001b02:	d10e      	bne.n	8001b22 <TMC5160_Fault_monitor+0x72>
 8001b04:	683a      	ldr	r2, [r7, #0]
 8001b06:	2380      	movs	r3, #128	; 0x80
 8001b08:	049b      	lsls	r3, r3, #18
 8001b0a:	4013      	ands	r3, r2
 8001b0c:	d109      	bne.n	8001b22 <TMC5160_Fault_monitor+0x72>
 8001b0e:	683a      	ldr	r2, [r7, #0]
 8001b10:	2380      	movs	r3, #128	; 0x80
 8001b12:	019b      	lsls	r3, r3, #6
 8001b14:	4013      	ands	r3, r2
 8001b16:	d104      	bne.n	8001b22 <TMC5160_Fault_monitor+0x72>
 8001b18:	683a      	ldr	r2, [r7, #0]
 8001b1a:	2380      	movs	r3, #128	; 0x80
 8001b1c:	015b      	lsls	r3, r3, #5
 8001b1e:	4013      	ands	r3, r2
 8001b20:	d001      	beq.n	8001b26 <TMC5160_Fault_monitor+0x76>
	{
		Critical_error = 1;
 8001b22:	2301      	movs	r3, #1
 8001b24:	607b      	str	r3, [r7, #4]
	}

	if (Critical_error == 1) {
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2b01      	cmp	r3, #1
 8001b2a:	d133      	bne.n	8001b94 <TMC5160_Fault_monitor+0xe4>

		//signal error occured (only on 1_axis_demo code)
		HAL_GPIO_WritePin(GPIOB, EXT_OUT_2_Pin, 0);
 8001b2c:	4b1d      	ldr	r3, [pc, #116]	; (8001ba4 <TMC5160_Fault_monitor+0xf4>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	2120      	movs	r1, #32
 8001b32:	0018      	movs	r0, r3
 8001b34:	f002 fa7b 	bl	800402e <HAL_GPIO_WritePin>
		HAL_Delay(300);
 8001b38:	2396      	movs	r3, #150	; 0x96
 8001b3a:	005b      	lsls	r3, r3, #1
 8001b3c:	0018      	movs	r0, r3
 8001b3e:	f000 ffeb 	bl	8002b18 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOB, EXT_OUT_2_Pin, 1);
 8001b42:	4b18      	ldr	r3, [pc, #96]	; (8001ba4 <TMC5160_Fault_monitor+0xf4>)
 8001b44:	2201      	movs	r2, #1
 8001b46:	2120      	movs	r1, #32
 8001b48:	0018      	movs	r0, r3
 8001b4a:	f002 fa70 	bl	800402e <HAL_GPIO_WritePin>
		HAL_Delay(300);
 8001b4e:	2396      	movs	r3, #150	; 0x96
 8001b50:	005b      	lsls	r3, r3, #1
 8001b52:	0018      	movs	r0, r3
 8001b54:	f000 ffe0 	bl	8002b18 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOB, EXT_OUT_2_Pin, 0);
 8001b58:	4b12      	ldr	r3, [pc, #72]	; (8001ba4 <TMC5160_Fault_monitor+0xf4>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	2120      	movs	r1, #32
 8001b5e:	0018      	movs	r0, r3
 8001b60:	f002 fa65 	bl	800402e <HAL_GPIO_WritePin>
		HAL_Delay(300);
 8001b64:	2396      	movs	r3, #150	; 0x96
 8001b66:	005b      	lsls	r3, r3, #1
 8001b68:	0018      	movs	r0, r3
 8001b6a:	f000 ffd5 	bl	8002b18 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOB, EXT_OUT_2_Pin, 1);
 8001b6e:	4b0d      	ldr	r3, [pc, #52]	; (8001ba4 <TMC5160_Fault_monitor+0xf4>)
 8001b70:	2201      	movs	r2, #1
 8001b72:	2120      	movs	r1, #32
 8001b74:	0018      	movs	r0, r3
 8001b76:	f002 fa5a 	bl	800402e <HAL_GPIO_WritePin>
		HAL_Delay(300);
 8001b7a:	2396      	movs	r3, #150	; 0x96
 8001b7c:	005b      	lsls	r3, r3, #1
 8001b7e:	0018      	movs	r0, r3
 8001b80:	f000 ffca 	bl	8002b18 <HAL_Delay>

		TMC5160_Stop();
 8001b84:	f7ff feae 	bl	80018e4 <TMC5160_Stop>
		Drive_Enable(0);
 8001b88:	2000      	movs	r0, #0
 8001b8a:	f7ff feb5 	bl	80018f8 <Drive_Enable>

		HAL_NVIC_SystemReset(); // risky should not be in final code
 8001b8e:	f002 f8a8 	bl	8003ce2 <HAL_NVIC_SystemReset>

	else
	{
		Driver_error = 0;
	}
}
 8001b92:	e002      	b.n	8001b9a <TMC5160_Fault_monitor+0xea>
		Driver_error = 0;
 8001b94:	4b04      	ldr	r3, [pc, #16]	; (8001ba8 <TMC5160_Fault_monitor+0xf8>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	601a      	str	r2, [r3, #0]
}
 8001b9a:	46c0      	nop			; (mov r8, r8)
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	b002      	add	sp, #8
 8001ba0:	bd80      	pop	{r7, pc}
 8001ba2:	46c0      	nop			; (mov r8, r8)
 8001ba4:	48000400 	.word	0x48000400
 8001ba8:	20000fd8 	.word	0x20000fd8

08001bac <AMS5055_Get_Position>:
{
	AMSoffset = AMS5055_Get_Position();  // Angle read when standstill is offset
}

uint16_t AMS5055_Get_Position(void)
{
 8001bac:	b5b0      	push	{r4, r5, r7, lr}
 8001bae:	b084      	sub	sp, #16
 8001bb0:	af00      	add	r7, sp, #0
	uint16_t Angle = 0;
 8001bb2:	230e      	movs	r3, #14
 8001bb4:	18fb      	adds	r3, r7, r3
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	801a      	strh	r2, [r3, #0]
	int AlarmLo = 0;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	60bb      	str	r3, [r7, #8]
	int AlarmHi = 0;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	607b      	str	r3, [r7, #4]

	AMS5055_SPIWriteInt(ANGULAR_DATA,1);
 8001bc2:	4b3c      	ldr	r3, [pc, #240]	; (8001cb4 <AMS5055_Get_Position+0x108>)
 8001bc4:	2101      	movs	r1, #1
 8001bc6:	0018      	movs	r0, r3
 8001bc8:	f000 f8b8 	bl	8001d3c <AMS5055_SPIWriteInt>

	while(AMS_Ready != 1) //wacht op INT
 8001bcc:	46c0      	nop			; (mov r8, r8)
 8001bce:	4b3a      	ldr	r3, [pc, #232]	; (8001cb8 <AMS5055_Get_Position+0x10c>)
 8001bd0:	781b      	ldrb	r3, [r3, #0]
 8001bd2:	2b01      	cmp	r3, #1
 8001bd4:	d1fb      	bne.n	8001bce <AMS5055_Get_Position+0x22>
	{
	}

	Angle = AMS5055_SPIWriteInt(NOP,1);
 8001bd6:	250e      	movs	r5, #14
 8001bd8:	197c      	adds	r4, r7, r5
 8001bda:	2101      	movs	r1, #1
 8001bdc:	2000      	movs	r0, #0
 8001bde:	f000 f8ad 	bl	8001d3c <AMS5055_SPIWriteInt>
 8001be2:	0003      	movs	r3, r0
 8001be4:	8023      	strh	r3, [r4, #0]

	AlarmHi = (Angle >> 12) & 0x01; // AlamHi = b14
 8001be6:	0029      	movs	r1, r5
 8001be8:	187b      	adds	r3, r7, r1
 8001bea:	881b      	ldrh	r3, [r3, #0]
 8001bec:	0b1b      	lsrs	r3, r3, #12
 8001bee:	b29b      	uxth	r3, r3
 8001bf0:	001a      	movs	r2, r3
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	607b      	str	r3, [r7, #4]
	AlarmLo = (Angle >> 13) & 0x01; // AlarmLo = b15
 8001bf8:	187b      	adds	r3, r7, r1
 8001bfa:	881b      	ldrh	r3, [r3, #0]
 8001bfc:	0b5b      	lsrs	r3, r3, #13
 8001bfe:	b29b      	uxth	r3, r3
 8001c00:	001a      	movs	r2, r3
 8001c02:	2301      	movs	r3, #1
 8001c04:	4013      	ands	r3, r2
 8001c06:	60bb      	str	r3, [r7, #8]
		//magnetic field too strong , lower AGC ?
	}

	// remove first 2 and last 2 bits

	Angle &= ~(1 << 14);
 8001c08:	000c      	movs	r4, r1
 8001c0a:	193b      	adds	r3, r7, r4
 8001c0c:	193a      	adds	r2, r7, r4
 8001c0e:	8812      	ldrh	r2, [r2, #0]
 8001c10:	492a      	ldr	r1, [pc, #168]	; (8001cbc <AMS5055_Get_Position+0x110>)
 8001c12:	400a      	ands	r2, r1
 8001c14:	801a      	strh	r2, [r3, #0]
	Angle &= ~(1 << 15);
 8001c16:	193b      	adds	r3, r7, r4
 8001c18:	193a      	adds	r2, r7, r4
 8001c1a:	8812      	ldrh	r2, [r2, #0]
 8001c1c:	0452      	lsls	r2, r2, #17
 8001c1e:	0c52      	lsrs	r2, r2, #17
 8001c20:	801a      	strh	r2, [r3, #0]
	Angle = (Angle >> 2);
 8001c22:	193b      	adds	r3, r7, r4
 8001c24:	193a      	adds	r2, r7, r4
 8001c26:	8812      	ldrh	r2, [r2, #0]
 8001c28:	0892      	lsrs	r2, r2, #2
 8001c2a:	801a      	strh	r2, [r3, #0]

	Angle = ((Angle * 360) / 4095); //12 bit resolution
 8001c2c:	193b      	adds	r3, r7, r4
 8001c2e:	881a      	ldrh	r2, [r3, #0]
 8001c30:	0013      	movs	r3, r2
 8001c32:	005b      	lsls	r3, r3, #1
 8001c34:	189b      	adds	r3, r3, r2
 8001c36:	011a      	lsls	r2, r3, #4
 8001c38:	1ad2      	subs	r2, r2, r3
 8001c3a:	00d3      	lsls	r3, r2, #3
 8001c3c:	001a      	movs	r2, r3
 8001c3e:	0013      	movs	r3, r2
 8001c40:	491f      	ldr	r1, [pc, #124]	; (8001cc0 <AMS5055_Get_Position+0x114>)
 8001c42:	0018      	movs	r0, r3
 8001c44:	f7fe fae8 	bl	8000218 <__divsi3>
 8001c48:	0003      	movs	r3, r0
 8001c4a:	001a      	movs	r2, r3
 8001c4c:	193b      	adds	r3, r7, r4
 8001c4e:	801a      	strh	r2, [r3, #0]

	Angle = Angle - AMSoffset;  // AMS is not calibrated, so angle needs to be fixed
 8001c50:	4b1c      	ldr	r3, [pc, #112]	; (8001cc4 <AMS5055_Get_Position+0x118>)
 8001c52:	881a      	ldrh	r2, [r3, #0]
 8001c54:	193b      	adds	r3, r7, r4
 8001c56:	1939      	adds	r1, r7, r4
 8001c58:	8809      	ldrh	r1, [r1, #0]
 8001c5a:	1a8a      	subs	r2, r1, r2
 8001c5c:	801a      	strh	r2, [r3, #0]
	if((int)Angle <= 0)
 8001c5e:	193b      	adds	r3, r7, r4
 8001c60:	881b      	ldrh	r3, [r3, #0]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d105      	bne.n	8001c72 <AMS5055_Get_Position+0xc6>
	{
		Angle = Angle + 360;
 8001c66:	193b      	adds	r3, r7, r4
 8001c68:	193a      	adds	r2, r7, r4
 8001c6a:	8812      	ldrh	r2, [r2, #0]
 8001c6c:	3269      	adds	r2, #105	; 0x69
 8001c6e:	32ff      	adds	r2, #255	; 0xff
 8001c70:	801a      	strh	r2, [r3, #0]
	}

	Angles[Ax] = Angle;
 8001c72:	4b15      	ldr	r3, [pc, #84]	; (8001cc8 <AMS5055_Get_Position+0x11c>)
 8001c74:	681a      	ldr	r2, [r3, #0]
 8001c76:	4b15      	ldr	r3, [pc, #84]	; (8001ccc <AMS5055_Get_Position+0x120>)
 8001c78:	0052      	lsls	r2, r2, #1
 8001c7a:	210e      	movs	r1, #14
 8001c7c:	1879      	adds	r1, r7, r1
 8001c7e:	8809      	ldrh	r1, [r1, #0]
 8001c80:	52d1      	strh	r1, [r2, r3]

	if (Ax >= 4100)
 8001c82:	4b11      	ldr	r3, [pc, #68]	; (8001cc8 <AMS5055_Get_Position+0x11c>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	4a12      	ldr	r2, [pc, #72]	; (8001cd0 <AMS5055_Get_Position+0x124>)
 8001c88:	4293      	cmp	r3, r2
 8001c8a:	dd03      	ble.n	8001c94 <AMS5055_Get_Position+0xe8>
	{
		Ax = 0;
 8001c8c:	4b0e      	ldr	r3, [pc, #56]	; (8001cc8 <AMS5055_Get_Position+0x11c>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	601a      	str	r2, [r3, #0]
 8001c92:	e007      	b.n	8001ca4 <AMS5055_Get_Position+0xf8>
	}

	else
	{
		Ax++;
 8001c94:	4b0c      	ldr	r3, [pc, #48]	; (8001cc8 <AMS5055_Get_Position+0x11c>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	1c5a      	adds	r2, r3, #1
 8001c9a:	4b0b      	ldr	r3, [pc, #44]	; (8001cc8 <AMS5055_Get_Position+0x11c>)
 8001c9c:	601a      	str	r2, [r3, #0]
		AMS_Ready = 0;
 8001c9e:	4b06      	ldr	r3, [pc, #24]	; (8001cb8 <AMS5055_Get_Position+0x10c>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	701a      	strb	r2, [r3, #0]
	}

	//return Angles[Ax-1];
	return Angle;
 8001ca4:	230e      	movs	r3, #14
 8001ca6:	18fb      	adds	r3, r7, r3
 8001ca8:	881b      	ldrh	r3, [r3, #0]
}
 8001caa:	0018      	movs	r0, r3
 8001cac:	46bd      	mov	sp, r7
 8001cae:	b004      	add	sp, #16
 8001cb0:	bdb0      	pop	{r4, r5, r7, pc}
 8001cb2:	46c0      	nop			; (mov r8, r8)
 8001cb4:	00003fff 	.word	0x00003fff
 8001cb8:	2000316c 	.word	0x2000316c
 8001cbc:	ffffbfff 	.word	0xffffbfff
 8001cc0:	00000fff 	.word	0x00000fff
 8001cc4:	20000028 	.word	0x20000028
 8001cc8:	20003168 	.word	0x20003168
 8001ccc:	20001160 	.word	0x20001160
 8001cd0:	00001003 	.word	0x00001003

08001cd4 <AMSParity>:

uint8_t AMSParity(uint16_t value)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b084      	sub	sp, #16
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	0002      	movs	r2, r0
 8001cdc:	1dbb      	adds	r3, r7, #6
 8001cde:	801a      	strh	r2, [r3, #0]
	uint8_t cnt = 0;
 8001ce0:	230f      	movs	r3, #15
 8001ce2:	18fb      	adds	r3, r7, r3
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	701a      	strb	r2, [r3, #0]
	uint8_t i;

	for (i = 0; i < 16; i++)
 8001ce8:	230e      	movs	r3, #14
 8001cea:	18fb      	adds	r3, r7, r3
 8001cec:	2200      	movs	r2, #0
 8001cee:	701a      	strb	r2, [r3, #0]
 8001cf0:	e015      	b.n	8001d1e <AMSParity+0x4a>
	{
		if (value & 0x1)
 8001cf2:	1dbb      	adds	r3, r7, #6
 8001cf4:	881b      	ldrh	r3, [r3, #0]
 8001cf6:	2201      	movs	r2, #1
 8001cf8:	4013      	ands	r3, r2
 8001cfa:	d005      	beq.n	8001d08 <AMSParity+0x34>
		{
			cnt++;
 8001cfc:	210f      	movs	r1, #15
 8001cfe:	187b      	adds	r3, r7, r1
 8001d00:	781a      	ldrb	r2, [r3, #0]
 8001d02:	187b      	adds	r3, r7, r1
 8001d04:	3201      	adds	r2, #1
 8001d06:	701a      	strb	r2, [r3, #0]
		}

		value >>= 1;
 8001d08:	1dbb      	adds	r3, r7, #6
 8001d0a:	1dba      	adds	r2, r7, #6
 8001d0c:	8812      	ldrh	r2, [r2, #0]
 8001d0e:	0852      	lsrs	r2, r2, #1
 8001d10:	801a      	strh	r2, [r3, #0]
	for (i = 0; i < 16; i++)
 8001d12:	210e      	movs	r1, #14
 8001d14:	187b      	adds	r3, r7, r1
 8001d16:	781a      	ldrb	r2, [r3, #0]
 8001d18:	187b      	adds	r3, r7, r1
 8001d1a:	3201      	adds	r2, #1
 8001d1c:	701a      	strb	r2, [r3, #0]
 8001d1e:	230e      	movs	r3, #14
 8001d20:	18fb      	adds	r3, r7, r3
 8001d22:	781b      	ldrb	r3, [r3, #0]
 8001d24:	2b0f      	cmp	r3, #15
 8001d26:	d9e4      	bls.n	8001cf2 <AMSParity+0x1e>
	}
	return cnt & 0x1;
 8001d28:	230f      	movs	r3, #15
 8001d2a:	18fb      	adds	r3, r7, r3
 8001d2c:	781b      	ldrb	r3, [r3, #0]
 8001d2e:	2201      	movs	r2, #1
 8001d30:	4013      	ands	r3, r2
 8001d32:	b2db      	uxtb	r3, r3
}
 8001d34:	0018      	movs	r0, r3
 8001d36:	46bd      	mov	sp, r7
 8001d38:	b004      	add	sp, #16
 8001d3a:	bd80      	pop	{r7, pc}

08001d3c <AMS5055_SPIWriteInt>:

uint16_t AMS5055_SPIWriteInt(uint16_t Address, int Action)
{
 8001d3c:	b590      	push	{r4, r7, lr}
 8001d3e:	b089      	sub	sp, #36	; 0x24
 8001d40:	af02      	add	r7, sp, #8
 8001d42:	0002      	movs	r2, r0
 8001d44:	6039      	str	r1, [r7, #0]
 8001d46:	1dbb      	adds	r3, r7, #6
 8001d48:	801a      	strh	r2, [r3, #0]
	*/

	uint8_t SPI1TxData[2];	//TX data array SPI1
	uint8_t SPI1RxData[2];	//RX data array SPI1

	uint16_t SPI1Rx = 0;
 8001d4a:	2314      	movs	r3, #20
 8001d4c:	18fb      	adds	r3, r7, r3
 8001d4e:	2200      	movs	r2, #0
 8001d50:	801a      	strh	r2, [r3, #0]
	uint16_t SPI1Tx = 0;
 8001d52:	2416      	movs	r4, #22
 8001d54:	193b      	adds	r3, r7, r4
 8001d56:	2200      	movs	r2, #0
 8001d58:	801a      	strh	r2, [r3, #0]

	HAL_GPIO_WritePin(GPIOA,AMS_CS_Pin,0); // set TMC CS low
 8001d5a:	2390      	movs	r3, #144	; 0x90
 8001d5c:	05db      	lsls	r3, r3, #23
 8001d5e:	2200      	movs	r2, #0
 8001d60:	2110      	movs	r1, #16
 8001d62:	0018      	movs	r0, r3
 8001d64:	f002 f963 	bl	800402e <HAL_GPIO_WritePin>


	  SPI1Tx = (Address << 1);
 8001d68:	0021      	movs	r1, r4
 8001d6a:	187a      	adds	r2, r7, r1
 8001d6c:	1dbb      	adds	r3, r7, #6
 8001d6e:	881b      	ldrh	r3, [r3, #0]
 8001d70:	18db      	adds	r3, r3, r3
 8001d72:	8013      	strh	r3, [r2, #0]

	  if (Action == 1) //READ
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	2b01      	cmp	r3, #1
 8001d78:	d105      	bne.n	8001d86 <AMS5055_SPIWriteInt+0x4a>
	  {
		  SPI1Tx = SPI1Tx | 0x8000;
 8001d7a:	187b      	adds	r3, r7, r1
 8001d7c:	187a      	adds	r2, r7, r1
 8001d7e:	8812      	ldrh	r2, [r2, #0]
 8001d80:	4923      	ldr	r1, [pc, #140]	; (8001e10 <AMS5055_SPIWriteInt+0xd4>)
 8001d82:	430a      	orrs	r2, r1
 8001d84:	801a      	strh	r2, [r3, #0]
	  }

	  SPI1Tx = SPI1Tx | AMSParity(SPI1Tx);
 8001d86:	2416      	movs	r4, #22
 8001d88:	193b      	adds	r3, r7, r4
 8001d8a:	881b      	ldrh	r3, [r3, #0]
 8001d8c:	0018      	movs	r0, r3
 8001d8e:	f7ff ffa1 	bl	8001cd4 <AMSParity>
 8001d92:	0003      	movs	r3, r0
 8001d94:	b299      	uxth	r1, r3
 8001d96:	193b      	adds	r3, r7, r4
 8001d98:	193a      	adds	r2, r7, r4
 8001d9a:	8812      	ldrh	r2, [r2, #0]
 8001d9c:	430a      	orrs	r2, r1
 8001d9e:	801a      	strh	r2, [r3, #0]

	 // HAL_GPIO_WritePin(GPIOA,AMS_CS_Pin,0); // set TMC CS low

	  SPI1TxData[0] = SPI1Tx >> 8;
 8001da0:	0021      	movs	r1, r4
 8001da2:	193b      	adds	r3, r7, r4
 8001da4:	881b      	ldrh	r3, [r3, #0]
 8001da6:	0a1b      	lsrs	r3, r3, #8
 8001da8:	b29b      	uxth	r3, r3
 8001daa:	b2da      	uxtb	r2, r3
 8001dac:	2010      	movs	r0, #16
 8001dae:	183b      	adds	r3, r7, r0
 8001db0:	701a      	strb	r2, [r3, #0]
	  SPI1TxData[1] = SPI1Tx;
 8001db2:	187b      	adds	r3, r7, r1
 8001db4:	881b      	ldrh	r3, [r3, #0]
 8001db6:	b2da      	uxtb	r2, r3
 8001db8:	183b      	adds	r3, r7, r0
 8001dba:	705a      	strb	r2, [r3, #1]

	  HAL_SPI_TransmitReceive(&hspi1, SPI1TxData, SPI1RxData, 0x02, 100);
 8001dbc:	240c      	movs	r4, #12
 8001dbe:	193a      	adds	r2, r7, r4
 8001dc0:	1839      	adds	r1, r7, r0
 8001dc2:	4814      	ldr	r0, [pc, #80]	; (8001e14 <AMS5055_SPIWriteInt+0xd8>)
 8001dc4:	2364      	movs	r3, #100	; 0x64
 8001dc6:	9300      	str	r3, [sp, #0]
 8001dc8:	2302      	movs	r3, #2
 8001dca:	f002 ff03 	bl	8004bd4 <HAL_SPI_TransmitReceive>
	//HAL_SPI_TransmitReceive(&hspi1, SPI1Tx, SPI1Rx, 0x02, 100);

	  //HAL_GPIO_WritePin(GPIOA,AMS_CS_Pin,1); // set TMC CS high

	  SPI1Rx += (SPI1RxData[0] << 8);	//<< 8
 8001dce:	193b      	adds	r3, r7, r4
 8001dd0:	781b      	ldrb	r3, [r3, #0]
 8001dd2:	b29b      	uxth	r3, r3
 8001dd4:	021b      	lsls	r3, r3, #8
 8001dd6:	b299      	uxth	r1, r3
 8001dd8:	2014      	movs	r0, #20
 8001dda:	183b      	adds	r3, r7, r0
 8001ddc:	183a      	adds	r2, r7, r0
 8001dde:	8812      	ldrh	r2, [r2, #0]
 8001de0:	188a      	adds	r2, r1, r2
 8001de2:	801a      	strh	r2, [r3, #0]
	  SPI1Rx += (SPI1RxData[1] << 0);	//<< 0
 8001de4:	193b      	adds	r3, r7, r4
 8001de6:	785b      	ldrb	r3, [r3, #1]
 8001de8:	b299      	uxth	r1, r3
 8001dea:	183b      	adds	r3, r7, r0
 8001dec:	0004      	movs	r4, r0
 8001dee:	183a      	adds	r2, r7, r0
 8001df0:	8812      	ldrh	r2, [r2, #0]
 8001df2:	188a      	adds	r2, r1, r2
 8001df4:	801a      	strh	r2, [r3, #0]

	  HAL_GPIO_WritePin(GPIOA,AMS_CS_Pin,1); // set TMC CS high
 8001df6:	2390      	movs	r3, #144	; 0x90
 8001df8:	05db      	lsls	r3, r3, #23
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	2110      	movs	r1, #16
 8001dfe:	0018      	movs	r0, r3
 8001e00:	f002 f915 	bl	800402e <HAL_GPIO_WritePin>

	  return SPI1Rx;
 8001e04:	193b      	adds	r3, r7, r4
 8001e06:	881b      	ldrh	r3, [r3, #0]
}
 8001e08:	0018      	movs	r0, r3
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	b007      	add	sp, #28
 8001e0e:	bd90      	pop	{r4, r7, pc}
 8001e10:	ffff8000 	.word	0xffff8000
 8001e14:	20001048 	.word	0x20001048

08001e18 <ENC_Get_Position>:

uint16_t ENC_Get_Position(void)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b082      	sub	sp, #8
 8001e1c:	af00      	add	r7, sp, #0
	uint32_t Enc_Position = TMC5160_SPIWrite(0x39, 0x00000000, 0); // read encoder position
 8001e1e:	2200      	movs	r2, #0
 8001e20:	2100      	movs	r1, #0
 8001e22:	2039      	movs	r0, #57	; 0x39
 8001e24:	f7ff fda4 	bl	8001970 <TMC5160_SPIWrite>
 8001e28:	0003      	movs	r3, r0
 8001e2a:	607b      	str	r3, [r7, #4]

	if((int)Enc_Position <= 0)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	dc02      	bgt.n	8001e38 <ENC_Get_Position+0x20>
	{
		Enc_Position = Enc_Position * (-1);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	425b      	negs	r3, r3
 8001e36:	607b      	str	r3, [r7, #4]
	}

	Enc_Position = ((Enc_Position / 256)* 1.8);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	0a1b      	lsrs	r3, r3, #8
 8001e3c:	0018      	movs	r0, r3
 8001e3e:	f7ff f929 	bl	8001094 <__aeabi_ui2d>
 8001e42:	4a09      	ldr	r2, [pc, #36]	; (8001e68 <ENC_Get_Position+0x50>)
 8001e44:	4b09      	ldr	r3, [pc, #36]	; (8001e6c <ENC_Get_Position+0x54>)
 8001e46:	f7fe faf1 	bl	800042c <__aeabi_dmul>
 8001e4a:	0002      	movs	r2, r0
 8001e4c:	000b      	movs	r3, r1
 8001e4e:	0010      	movs	r0, r2
 8001e50:	0019      	movs	r1, r3
 8001e52:	f7fe facd 	bl	80003f0 <__aeabi_d2uiz>
 8001e56:	0003      	movs	r3, r0
 8001e58:	607b      	str	r3, [r7, #4]

	return Enc_Position;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	b29b      	uxth	r3, r3
}
 8001e5e:	0018      	movs	r0, r3
 8001e60:	46bd      	mov	sp, r7
 8001e62:	b002      	add	sp, #8
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	46c0      	nop			; (mov r8, r8)
 8001e68:	cccccccd 	.word	0xcccccccd
 8001e6c:	3ffccccc 	.word	0x3ffccccc

08001e70 <Read_IN>:
	 HAL_GPIO_WritePin(GPIOB,EXT_OUT_2_Pin,0);
	}
}

int Read_IN(int port)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b084      	sub	sp, #16
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
	int val = 0;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	60fb      	str	r3, [r7, #12]

	if(port == 1)//Read IN1 (5 to 24V = 1)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2b01      	cmp	r3, #1
 8001e80:	d106      	bne.n	8001e90 <Read_IN+0x20>
	{
		val = HAL_GPIO_ReadPin(GPIOB, REFL_UC_Pin);
 8001e82:	4b0b      	ldr	r3, [pc, #44]	; (8001eb0 <Read_IN+0x40>)
 8001e84:	2140      	movs	r1, #64	; 0x40
 8001e86:	0018      	movs	r0, r3
 8001e88:	f002 f8b4 	bl	8003ff4 <HAL_GPIO_ReadPin>
 8001e8c:	0003      	movs	r3, r0
 8001e8e:	60fb      	str	r3, [r7, #12]
	}

	if(port == 2)//Read IN1 (5 to 24V = 1)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2b02      	cmp	r3, #2
 8001e94:	d106      	bne.n	8001ea4 <Read_IN+0x34>
	{
		val = HAL_GPIO_ReadPin(GPIOB, REFR_UC_Pin);
 8001e96:	4b06      	ldr	r3, [pc, #24]	; (8001eb0 <Read_IN+0x40>)
 8001e98:	2180      	movs	r1, #128	; 0x80
 8001e9a:	0018      	movs	r0, r3
 8001e9c:	f002 f8aa 	bl	8003ff4 <HAL_GPIO_ReadPin>
 8001ea0:	0003      	movs	r3, r0
 8001ea2:	60fb      	str	r3, [r7, #12]

	}

	return val;
 8001ea4:	68fb      	ldr	r3, [r7, #12]
}
 8001ea6:	0018      	movs	r0, r3
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	b004      	add	sp, #16
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	46c0      	nop			; (mov r8, r8)
 8001eb0:	48000400 	.word	0x48000400

08001eb4 <HAL_CAN_RxFifo0MsgPendingCallback>:

//test 12-7-23

/*  CAN RECEIVE INTERRUPT */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b082      	sub	sp, #8
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &CANRxHeader, CANRxData);
 8001ebc:	4b08      	ldr	r3, [pc, #32]	; (8001ee0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 8001ebe:	4a09      	ldr	r2, [pc, #36]	; (8001ee4 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 8001ec0:	6878      	ldr	r0, [r7, #4]
 8001ec2:	2100      	movs	r1, #0
 8001ec4:	f001 fad0 	bl	8003468 <HAL_CAN_GetRxMessage>

	if (CANRxData[0] == 0x01)
 8001ec8:	4b05      	ldr	r3, [pc, #20]	; (8001ee0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 8001eca:	781b      	ldrb	r3, [r3, #0]
 8001ecc:	2b01      	cmp	r3, #1
 8001ece:	d102      	bne.n	8001ed6 <HAL_CAN_RxFifo0MsgPendingCallback+0x22>
	{
		Datacheck = 1;
 8001ed0:	4b05      	ldr	r3, [pc, #20]	; (8001ee8 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	601a      	str	r2, [r3, #0]
	}
}
 8001ed6:	46c0      	nop			; (mov r8, r8)
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	b002      	add	sp, #8
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	46c0      	nop			; (mov r8, r8)
 8001ee0:	20001134 	.word	0x20001134
 8001ee4:	20001110 	.word	0x20001110
 8001ee8:	2000113c 	.word	0x2000113c

08001eec <HAL_GPIO_EXTI_Callback>:

/* AMS INTERRUPT */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b082      	sub	sp, #8
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	0002      	movs	r2, r0
 8001ef4:	1dbb      	adds	r3, r7, #6
 8001ef6:	801a      	strh	r2, [r3, #0]
	if(GPIO_Pin == AMS_INT_Pin && AMS_Ready == 0)
 8001ef8:	1dbb      	adds	r3, r7, #6
 8001efa:	881b      	ldrh	r3, [r3, #0]
 8001efc:	2b01      	cmp	r3, #1
 8001efe:	d106      	bne.n	8001f0e <HAL_GPIO_EXTI_Callback+0x22>
 8001f00:	4b05      	ldr	r3, [pc, #20]	; (8001f18 <HAL_GPIO_EXTI_Callback+0x2c>)
 8001f02:	781b      	ldrb	r3, [r3, #0]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d102      	bne.n	8001f0e <HAL_GPIO_EXTI_Callback+0x22>
	{
		AMS_Ready = 1;
 8001f08:	4b03      	ldr	r3, [pc, #12]	; (8001f18 <HAL_GPIO_EXTI_Callback+0x2c>)
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	701a      	strb	r2, [r3, #0]
	}
}
 8001f0e:	46c0      	nop			; (mov r8, r8)
 8001f10:	46bd      	mov	sp, r7
 8001f12:	b002      	add	sp, #8
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	46c0      	nop			; (mov r8, r8)
 8001f18:	2000316c 	.word	0x2000316c

08001f1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  HAL_Init();
 8001f20:	f000 fd96 	bl	8002a50 <HAL_Init>

  /* USER CODE BEGIN Init */

  HAL_Delay(2000); //delay to allow crystal to wake up.
 8001f24:	23fa      	movs	r3, #250	; 0xfa
 8001f26:	00db      	lsls	r3, r3, #3
 8001f28:	0018      	movs	r0, r3
 8001f2a:	f000 fdf5 	bl	8002b18 <HAL_Delay>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f2e:	f000 f9bd 	bl	80022ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f32:	f000 fb43 	bl	80025bc <MX_GPIO_Init>
  MX_ADC_Init();
 8001f36:	f000 f9fd 	bl	8002334 <MX_ADC_Init>
  MX_CAN_Init();
 8001f3a:	f000 fa57 	bl	80023ec <MX_CAN_Init>
  MX_SPI1_Init();
 8001f3e:	f000 fac1 	bl	80024c4 <MX_SPI1_Init>
  MX_SPI2_Init();
 8001f42:	f000 fafd 	bl	8002540 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOB,EXT_OUT_2_Pin,1); // make sure raspi waits
 8001f46:	4bc9      	ldr	r3, [pc, #804]	; (800226c <main+0x350>)
 8001f48:	2201      	movs	r2, #1
 8001f4a:	2120      	movs	r1, #32
 8001f4c:	0018      	movs	r0, r3
 8001f4e:	f002 f86e 	bl	800402e <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8001f52:	2064      	movs	r0, #100	; 0x64
 8001f54:	f000 fde0 	bl	8002b18 <HAL_Delay>

  TMC5160_Stop();
 8001f58:	f7ff fcc4 	bl	80018e4 <TMC5160_Stop>
  Drive_Enable(0);
 8001f5c:	2000      	movs	r0, #0
 8001f5e:	f7ff fccb 	bl	80018f8 <Drive_Enable>

  HAL_Delay(2500);			//startup delay, so motor does not spin on debug
 8001f62:	4bc3      	ldr	r3, [pc, #780]	; (8002270 <main+0x354>)
 8001f64:	0018      	movs	r0, r3
 8001f66:	f000 fdd7 	bl	8002b18 <HAL_Delay>

  Ramp1.VSTART 	= 10;		//Motor Start speed
 8001f6a:	4bc2      	ldr	r3, [pc, #776]	; (8002274 <main+0x358>)
 8001f6c:	220a      	movs	r2, #10
 8001f6e:	601a      	str	r2, [r3, #0]
  Ramp1.A1 		= 1000;		//Motor Accelaration from Vstart to speed V1
 8001f70:	4bc0      	ldr	r3, [pc, #768]	; (8002274 <main+0x358>)
 8001f72:	22fa      	movs	r2, #250	; 0xfa
 8001f74:	0092      	lsls	r2, r2, #2
 8001f76:	605a      	str	r2, [r3, #4]
  Ramp1.V1 		= 10000;	//Motor Speed limit V1
 8001f78:	4bbe      	ldr	r3, [pc, #760]	; (8002274 <main+0x358>)
 8001f7a:	4abf      	ldr	r2, [pc, #764]	; (8002278 <main+0x35c>)
 8001f7c:	609a      	str	r2, [r3, #8]
  Ramp1.AMAX 	= 51200;	//Motor Accelaration from speed V1 to speed Vmax
 8001f7e:	4bbd      	ldr	r3, [pc, #756]	; (8002274 <main+0x358>)
 8001f80:	22c8      	movs	r2, #200	; 0xc8
 8001f82:	0212      	lsls	r2, r2, #8
 8001f84:	60da      	str	r2, [r3, #12]
  Ramp1.VMAX 	= 51200;	//Motor Max speed limit
 8001f86:	4bbb      	ldr	r3, [pc, #748]	; (8002274 <main+0x358>)
 8001f88:	22c8      	movs	r2, #200	; 0xc8
 8001f8a:	0212      	lsls	r2, r2, #8
 8001f8c:	611a      	str	r2, [r3, #16]
  Ramp1.DMAX 	= 700;		//Motor Decelaration speed from speed VMAX to V1
 8001f8e:	4bb9      	ldr	r3, [pc, #740]	; (8002274 <main+0x358>)
 8001f90:	22af      	movs	r2, #175	; 0xaf
 8001f92:	0092      	lsls	r2, r2, #2
 8001f94:	615a      	str	r2, [r3, #20]
  Ramp1.D1 		= 1400; 	//Motor Decelaration speed from V1 to VStop
 8001f96:	4bb7      	ldr	r3, [pc, #732]	; (8002274 <main+0x358>)
 8001f98:	22af      	movs	r2, #175	; 0xaf
 8001f9a:	00d2      	lsls	r2, r2, #3
 8001f9c:	619a      	str	r2, [r3, #24]
  Ramp1.VSTOP 	= 13;		//Motor Stop speed
 8001f9e:	4bb5      	ldr	r3, [pc, #724]	; (8002274 <main+0x358>)
 8001fa0:	220d      	movs	r2, #13
 8001fa2:	61da      	str	r2, [r3, #28]

  CurrentSetting1.IHOLD = 3;
 8001fa4:	4bb5      	ldr	r3, [pc, #724]	; (800227c <main+0x360>)
 8001fa6:	2203      	movs	r2, #3
 8001fa8:	605a      	str	r2, [r3, #4]
  CurrentSetting1.IRUN 	= 1;
 8001faa:	4bb4      	ldr	r3, [pc, #720]	; (800227c <main+0x360>)
 8001fac:	2201      	movs	r2, #1
 8001fae:	601a      	str	r2, [r3, #0]

  TMC5160_Basic_Init(&CurrentSetting1); 	//TMC5160 basic init
 8001fb0:	4bb2      	ldr	r3, [pc, #712]	; (800227c <main+0x360>)
 8001fb2:	0018      	movs	r0, r3
 8001fb4:	f7ff f9fc 	bl	80013b0 <TMC5160_Basic_Init>

  HAL_GPIO_WritePin(GPIOB,EXT_OUT_2_Pin,0);
 8001fb8:	4bac      	ldr	r3, [pc, #688]	; (800226c <main+0x350>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	2120      	movs	r1, #32
 8001fbe:	0018      	movs	r0, r3
 8001fc0:	f002 f835 	bl	800402e <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8001fc4:	2064      	movs	r0, #100	; 0x64
 8001fc6:	f000 fda7 	bl	8002b18 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOB,EXT_OUT_2_Pin,1);
 8001fca:	4ba8      	ldr	r3, [pc, #672]	; (800226c <main+0x350>)
 8001fcc:	2201      	movs	r2, #1
 8001fce:	2120      	movs	r1, #32
 8001fd0:	0018      	movs	r0, r3
 8001fd2:	f002 f82c 	bl	800402e <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(GPIOB,EXT_OUT_1_Pin,0); // male sure PLC waits
 8001fd6:	4ba5      	ldr	r3, [pc, #660]	; (800226c <main+0x350>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	2110      	movs	r1, #16
 8001fdc:	0018      	movs	r0, r3
 8001fde:	f002 f826 	bl	800402e <HAL_GPIO_WritePin>

  Drive_Enable(1); // enable driver
 8001fe2:	2001      	movs	r0, #1
 8001fe4:	f7ff fc88 	bl	80018f8 <Drive_Enable>

  TMC5160_Basic_Rotate(1, &Ramp1);
 8001fe8:	4ba2      	ldr	r3, [pc, #648]	; (8002274 <main+0x358>)
 8001fea:	0019      	movs	r1, r3
 8001fec:	2001      	movs	r0, #1
 8001fee:	f7ff fb5d 	bl	80016ac <TMC5160_Basic_Rotate>
  HAL_Delay(50);
 8001ff2:	2032      	movs	r0, #50	; 0x32
 8001ff4:	f000 fd90 	bl	8002b18 <HAL_Delay>
  TMC5160_Init_Stallguard(0);
 8001ff8:	2000      	movs	r0, #0
 8001ffa:	f7ff fae5 	bl	80015c8 <TMC5160_Init_Stallguard>


  while(stall == 0 && stallcounter < 35) //wait for stepper to reach closed position
 8001ffe:	e015      	b.n	800202c <main+0x110>
  {
		//TMC5160_Monitor_Stallguard();
	    HAL_Delay(10);
 8002000:	200a      	movs	r0, #10
 8002002:	f000 fd89 	bl	8002b18 <HAL_Delay>
		stallcounter++;
 8002006:	4b9e      	ldr	r3, [pc, #632]	; (8002280 <main+0x364>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	1c5a      	adds	r2, r3, #1
 800200c:	4b9c      	ldr	r3, [pc, #624]	; (8002280 <main+0x364>)
 800200e:	601a      	str	r2, [r3, #0]

		if (TMC5160_Monitor_Stallguard() == 1) // stall event
 8002010:	f7ff fafe 	bl	8001610 <TMC5160_Monitor_Stallguard>
 8002014:	0003      	movs	r3, r0
 8002016:	2b01      	cmp	r3, #1
 8002018:	d108      	bne.n	800202c <main+0x110>
		{
			Drive_Enable(0);
 800201a:	2000      	movs	r0, #0
 800201c:	f7ff fc6c 	bl	80018f8 <Drive_Enable>
			TMC5160_Init_Stallguard(1); // clear stall flag
 8002020:	2001      	movs	r0, #1
 8002022:	f7ff fad1 	bl	80015c8 <TMC5160_Init_Stallguard>
			// enter breakpoint if motor needs to start movement here again, if no breakpoint is added, motor will not stall!
			stall = 1;
 8002026:	4b97      	ldr	r3, [pc, #604]	; (8002284 <main+0x368>)
 8002028:	2201      	movs	r2, #1
 800202a:	601a      	str	r2, [r3, #0]
  while(stall == 0 && stallcounter < 35) //wait for stepper to reach closed position
 800202c:	4b95      	ldr	r3, [pc, #596]	; (8002284 <main+0x368>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d103      	bne.n	800203c <main+0x120>
 8002034:	4b92      	ldr	r3, [pc, #584]	; (8002280 <main+0x364>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	2b22      	cmp	r3, #34	; 0x22
 800203a:	d9e1      	bls.n	8002000 <main+0xe4>
		}
  }

  if (stall == 0)
 800203c:	4b91      	ldr	r3, [pc, #580]	; (8002284 <main+0x368>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d108      	bne.n	8002056 <main+0x13a>
  {
	  Drive_Enable(0);
 8002044:	2000      	movs	r0, #0
 8002046:	f7ff fc57 	bl	80018f8 <Drive_Enable>
	  HAL_Delay(100);
 800204a:	2064      	movs	r0, #100	; 0x64
 800204c:	f000 fd64 	bl	8002b18 <HAL_Delay>
	  TMC5160_Init_Stallguard(1); // clear stall flag
 8002050:	2001      	movs	r0, #1
 8002052:	f7ff fab9 	bl	80015c8 <TMC5160_Init_Stallguard>
  }

  TMC5160_SPIWrite(0x21, 0x00000000, 1);// writing value to address 24 = 0x2D(XTARGET)  1 lap
 8002056:	2201      	movs	r2, #1
 8002058:	2100      	movs	r1, #0
 800205a:	2021      	movs	r0, #33	; 0x21
 800205c:	f7ff fc88 	bl	8001970 <TMC5160_SPIWrite>
  TMC5160_Rotate_To(0, &Ramp1);
 8002060:	4b84      	ldr	r3, [pc, #528]	; (8002274 <main+0x358>)
 8002062:	0019      	movs	r1, r3
 8002064:	2000      	movs	r0, #0
 8002066:	f7ff fb67 	bl	8001738 <TMC5160_Rotate_To>

  HAL_GPIO_WritePin(GPIOB,EXT_OUT_2_Pin,0);
 800206a:	4b80      	ldr	r3, [pc, #512]	; (800226c <main+0x350>)
 800206c:	2200      	movs	r2, #0
 800206e:	2120      	movs	r1, #32
 8002070:	0018      	movs	r0, r3
 8002072:	f001 ffdc 	bl	800402e <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8002076:	2064      	movs	r0, #100	; 0x64
 8002078:	f000 fd4e 	bl	8002b18 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOB,EXT_OUT_2_Pin,1);
 800207c:	4b7b      	ldr	r3, [pc, #492]	; (800226c <main+0x350>)
 800207e:	2201      	movs	r2, #1
 8002080:	2120      	movs	r1, #32
 8002082:	0018      	movs	r0, r3
 8002084:	f001 ffd3 	bl	800402e <HAL_GPIO_WritePin>

  HAL_Delay(1500);
 8002088:	4b7f      	ldr	r3, [pc, #508]	; (8002288 <main+0x36c>)
 800208a:	0018      	movs	r0, r3
 800208c:	f000 fd44 	bl	8002b18 <HAL_Delay>

  Open = 0;
 8002090:	4b7e      	ldr	r3, [pc, #504]	; (800228c <main+0x370>)
 8002092:	2200      	movs	r2, #0
 8002094:	601a      	str	r2, [r3, #0]
  open_pos = 0;
 8002096:	4b7e      	ldr	r3, [pc, #504]	; (8002290 <main+0x374>)
 8002098:	2200      	movs	r2, #0
 800209a:	801a      	strh	r2, [r3, #0]
  closed_pos = 13800;
 800209c:	4b7d      	ldr	r3, [pc, #500]	; (8002294 <main+0x378>)
 800209e:	4a7e      	ldr	r2, [pc, #504]	; (8002298 <main+0x37c>)
 80020a0:	801a      	strh	r2, [r3, #0]

  Drive_Enable(1); // enable driver
 80020a2:	2001      	movs	r0, #1
 80020a4:	f7ff fc28 	bl	80018f8 <Drive_Enable>
  TMC5160_Rotate_To(closed_pos,&Ramp1); // close
 80020a8:	4b7a      	ldr	r3, [pc, #488]	; (8002294 <main+0x378>)
 80020aa:	881b      	ldrh	r3, [r3, #0]
 80020ac:	001a      	movs	r2, r3
 80020ae:	4b71      	ldr	r3, [pc, #452]	; (8002274 <main+0x358>)
 80020b0:	0019      	movs	r1, r3
 80020b2:	0010      	movs	r0, r2
 80020b4:	f7ff fb40 	bl	8001738 <TMC5160_Rotate_To>
  Open = 1;
 80020b8:	4b74      	ldr	r3, [pc, #464]	; (800228c <main+0x370>)
 80020ba:	2201      	movs	r2, #1
 80020bc:	601a      	str	r2, [r3, #0]
  Drive_Enable(0); // enable driver
 80020be:	2000      	movs	r0, #0
 80020c0:	f7ff fc1a 	bl	80018f8 <Drive_Enable>

  for(m = 0; m < NumberofMarbles; m++) //Clear Array, and make sure all are 0
 80020c4:	4b75      	ldr	r3, [pc, #468]	; (800229c <main+0x380>)
 80020c6:	2200      	movs	r2, #0
 80020c8:	601a      	str	r2, [r3, #0]
 80020ca:	e009      	b.n	80020e0 <main+0x1c4>
  {
	  Marbles[m] = 0;
 80020cc:	4b73      	ldr	r3, [pc, #460]	; (800229c <main+0x380>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a73      	ldr	r2, [pc, #460]	; (80022a0 <main+0x384>)
 80020d2:	2100      	movs	r1, #0
 80020d4:	54d1      	strb	r1, [r2, r3]
  for(m = 0; m < NumberofMarbles; m++) //Clear Array, and make sure all are 0
 80020d6:	4b71      	ldr	r3, [pc, #452]	; (800229c <main+0x380>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	1c5a      	adds	r2, r3, #1
 80020dc:	4b6f      	ldr	r3, [pc, #444]	; (800229c <main+0x380>)
 80020de:	601a      	str	r2, [r3, #0]
 80020e0:	4b6e      	ldr	r3, [pc, #440]	; (800229c <main+0x380>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	2214      	movs	r2, #20
 80020e6:	4293      	cmp	r3, r2
 80020e8:	dbf0      	blt.n	80020cc <main+0x1b0>
  }

  // signal Raspi in case raspi is already powered
  HAL_GPIO_WritePin(GPIOB,EXT_OUT_2_Pin,0);
 80020ea:	4b60      	ldr	r3, [pc, #384]	; (800226c <main+0x350>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	2120      	movs	r1, #32
 80020f0:	0018      	movs	r0, r3
 80020f2:	f001 ff9c 	bl	800402e <HAL_GPIO_WritePin>
  HAL_Delay(200);
 80020f6:	20c8      	movs	r0, #200	; 0xc8
 80020f8:	f000 fd0e 	bl	8002b18 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOB,EXT_OUT_2_Pin,1);
 80020fc:	4b5b      	ldr	r3, [pc, #364]	; (800226c <main+0x350>)
 80020fe:	2201      	movs	r2, #1
 8002100:	2120      	movs	r1, #32
 8002102:	0018      	movs	r0, r3
 8002104:	f001 ff93 	bl	800402e <HAL_GPIO_WritePin>

  while(Read_IN(2) == 1) //Wait for RASPI signal to start
 8002108:	46c0      	nop			; (mov r8, r8)
 800210a:	2002      	movs	r0, #2
 800210c:	f7ff feb0 	bl	8001e70 <Read_IN>
 8002110:	0003      	movs	r3, r0
 8002112:	2b01      	cmp	r3, #1
 8002114:	d0f9      	beq.n	800210a <main+0x1ee>
  {
  }

  while(Read_IN(2) == 0) //Wait for RASPI signal to start
 8002116:	46c0      	nop			; (mov r8, r8)
 8002118:	2002      	movs	r0, #2
 800211a:	f7ff fea9 	bl	8001e70 <Read_IN>
 800211e:	1e03      	subs	r3, r0, #0
 8002120:	d0fa      	beq.n	8002118 <main+0x1fc>
  {
  }

  HAL_GPIO_WritePin(GPIOB,EXT_OUT_2_Pin,1);
 8002122:	4b52      	ldr	r3, [pc, #328]	; (800226c <main+0x350>)
 8002124:	2201      	movs	r2, #1
 8002126:	2120      	movs	r1, #32
 8002128:	0018      	movs	r0, r3
 800212a:	f001 ff80 	bl	800402e <HAL_GPIO_WritePin>
  {
  }
*/

//signal PLC to start
  HAL_GPIO_WritePin(GPIOB,EXT_OUT_1_Pin,1);
 800212e:	4b4f      	ldr	r3, [pc, #316]	; (800226c <main+0x350>)
 8002130:	2201      	movs	r2, #1
 8002132:	2110      	movs	r1, #16
 8002134:	0018      	movs	r0, r3
 8002136:	f001 ff7a 	bl	800402e <HAL_GPIO_WritePin>
  HAL_Delay(1000);
 800213a:	23fa      	movs	r3, #250	; 0xfa
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	0018      	movs	r0, r3
 8002140:	f000 fcea 	bl	8002b18 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOB,EXT_OUT_1_Pin,0);
 8002144:	4b49      	ldr	r3, [pc, #292]	; (800226c <main+0x350>)
 8002146:	2200      	movs	r2, #0
 8002148:	2110      	movs	r1, #16
 800214a:	0018      	movs	r0, r3
 800214c:	f001 ff6f 	bl	800402e <HAL_GPIO_WritePin>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  	  while(Read_IN(1) == 1) //Wait for PLC signal that marble is in place
 8002150:	46c0      	nop			; (mov r8, r8)
 8002152:	2001      	movs	r0, #1
 8002154:	f7ff fe8c 	bl	8001e70 <Read_IN>
 8002158:	0003      	movs	r3, r0
 800215a:	2b01      	cmp	r3, #1
 800215c:	d0f9      	beq.n	8002152 <main+0x236>
  	  {
  	  }

	  // signal Raspi to start
	  HAL_GPIO_WritePin(GPIOB,EXT_OUT_2_Pin,0);
 800215e:	4b43      	ldr	r3, [pc, #268]	; (800226c <main+0x350>)
 8002160:	2200      	movs	r2, #0
 8002162:	2120      	movs	r1, #32
 8002164:	0018      	movs	r0, r3
 8002166:	f001 ff62 	bl	800402e <HAL_GPIO_WritePin>
	  HAL_Delay(100);
 800216a:	2064      	movs	r0, #100	; 0x64
 800216c:	f000 fcd4 	bl	8002b18 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOB,EXT_OUT_2_Pin,1);
 8002170:	4b3e      	ldr	r3, [pc, #248]	; (800226c <main+0x350>)
 8002172:	2201      	movs	r2, #1
 8002174:	2120      	movs	r1, #32
 8002176:	0018      	movs	r0, r3
 8002178:	f001 ff59 	bl	800402e <HAL_GPIO_WritePin>


	  while(Read_IN(2) == 1) //Wait for Raspi signal marble is measured
 800217c:	46c0      	nop			; (mov r8, r8)
 800217e:	2002      	movs	r0, #2
 8002180:	f7ff fe76 	bl	8001e70 <Read_IN>
 8002184:	0003      	movs	r3, r0
 8002186:	2b01      	cmp	r3, #1
 8002188:	d0f9      	beq.n	800217e <main+0x262>
	  {
	  }

	  HAL_Delay(1500); // do not change (for receiving pulses)
 800218a:	4b3f      	ldr	r3, [pc, #252]	; (8002288 <main+0x36c>)
 800218c:	0018      	movs	r0, r3
 800218e:	f000 fcc3 	bl	8002b18 <HAL_Delay>

	  if(Read_IN(2) == 0)  // 2 Pulses for Glass
 8002192:	2002      	movs	r0, #2
 8002194:	f7ff fe6c 	bl	8001e70 <Read_IN>
 8002198:	1e03      	subs	r3, r0, #0
 800219a:	d102      	bne.n	80021a2 <main+0x286>
	  {
		  Reading_Marble = 1; // Glass
 800219c:	4b41      	ldr	r3, [pc, #260]	; (80022a4 <main+0x388>)
 800219e:	2201      	movs	r2, #1
 80021a0:	601a      	str	r2, [r3, #0]
	  }

	  HAL_Delay(4000); // delay to add more time to sequence
 80021a2:	23fa      	movs	r3, #250	; 0xfa
 80021a4:	011b      	lsls	r3, r3, #4
 80021a6:	0018      	movs	r0, r3
 80021a8:	f000 fcb6 	bl	8002b18 <HAL_Delay>

	  Marbles[0] = Reading_Marble;
 80021ac:	4b3d      	ldr	r3, [pc, #244]	; (80022a4 <main+0x388>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	b2da      	uxtb	r2, r3
 80021b2:	4b3b      	ldr	r3, [pc, #236]	; (80022a0 <main+0x384>)
 80021b4:	701a      	strb	r2, [r3, #0]

	  Current_Marble = Marbles[1]; // place to kick, number of holes after seek camera
 80021b6:	4b3a      	ldr	r3, [pc, #232]	; (80022a0 <main+0x384>)
 80021b8:	785b      	ldrb	r3, [r3, #1]
 80021ba:	001a      	movs	r2, r3
 80021bc:	4b3a      	ldr	r3, [pc, #232]	; (80022a8 <main+0x38c>)
 80021be:	601a      	str	r2, [r3, #0]

	  if(Current_Marble == 0) // perform movement to sort Metal marble
 80021c0:	4b39      	ldr	r3, [pc, #228]	; (80022a8 <main+0x38c>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d11a      	bne.n	80021fe <main+0x2e2>
	  {
		  if(Open == 0) // if nog niet open -> doe open
 80021c8:	4b30      	ldr	r3, [pc, #192]	; (800228c <main+0x370>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d130      	bne.n	8002232 <main+0x316>
		  {
			  Drive_Enable(1); // enable driver
 80021d0:	2001      	movs	r0, #1
 80021d2:	f7ff fb91 	bl	80018f8 <Drive_Enable>
			  TMC5160_Rotate_To(open_pos,&Ramp1); // close
 80021d6:	4b2e      	ldr	r3, [pc, #184]	; (8002290 <main+0x374>)
 80021d8:	881b      	ldrh	r3, [r3, #0]
 80021da:	001a      	movs	r2, r3
 80021dc:	4b25      	ldr	r3, [pc, #148]	; (8002274 <main+0x358>)
 80021de:	0019      	movs	r1, r3
 80021e0:	0010      	movs	r0, r2
 80021e2:	f7ff faa9 	bl	8001738 <TMC5160_Rotate_To>
			  HAL_Delay(500);
 80021e6:	23fa      	movs	r3, #250	; 0xfa
 80021e8:	005b      	lsls	r3, r3, #1
 80021ea:	0018      	movs	r0, r3
 80021ec:	f000 fc94 	bl	8002b18 <HAL_Delay>
			  Open = 1;
 80021f0:	4b26      	ldr	r3, [pc, #152]	; (800228c <main+0x370>)
 80021f2:	2201      	movs	r2, #1
 80021f4:	601a      	str	r2, [r3, #0]
			  Drive_Enable(0); // enable driver
 80021f6:	2000      	movs	r0, #0
 80021f8:	f7ff fb7e 	bl	80018f8 <Drive_Enable>
 80021fc:	e019      	b.n	8002232 <main+0x316>
		  }
	  }

	  else
	  {
		  if (Open == 1) // if open -> doe dicht
 80021fe:	4b23      	ldr	r3, [pc, #140]	; (800228c <main+0x370>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	2b01      	cmp	r3, #1
 8002204:	d115      	bne.n	8002232 <main+0x316>
		  {
			  Drive_Enable(1); // enable driver
 8002206:	2001      	movs	r0, #1
 8002208:	f7ff fb76 	bl	80018f8 <Drive_Enable>
			  TMC5160_Rotate_To(closed_pos,&Ramp1); // close
 800220c:	4b21      	ldr	r3, [pc, #132]	; (8002294 <main+0x378>)
 800220e:	881b      	ldrh	r3, [r3, #0]
 8002210:	001a      	movs	r2, r3
 8002212:	4b18      	ldr	r3, [pc, #96]	; (8002274 <main+0x358>)
 8002214:	0019      	movs	r1, r3
 8002216:	0010      	movs	r0, r2
 8002218:	f7ff fa8e 	bl	8001738 <TMC5160_Rotate_To>
			  HAL_Delay(500);
 800221c:	23fa      	movs	r3, #250	; 0xfa
 800221e:	005b      	lsls	r3, r3, #1
 8002220:	0018      	movs	r0, r3
 8002222:	f000 fc79 	bl	8002b18 <HAL_Delay>
			  Open = 0;
 8002226:	4b19      	ldr	r3, [pc, #100]	; (800228c <main+0x370>)
 8002228:	2200      	movs	r2, #0
 800222a:	601a      	str	r2, [r3, #0]
			  Drive_Enable(0); // enable driver
 800222c:	2000      	movs	r0, #0
 800222e:	f7ff fb63 	bl	80018f8 <Drive_Enable>
		  }
	  }

	  //Toggle_OUT(1,100); //signal PLC to continue
	  HAL_GPIO_WritePin(GPIOB,EXT_OUT_1_Pin,1);
 8002232:	4b0e      	ldr	r3, [pc, #56]	; (800226c <main+0x350>)
 8002234:	2201      	movs	r2, #1
 8002236:	2110      	movs	r1, #16
 8002238:	0018      	movs	r0, r3
 800223a:	f001 fef8 	bl	800402e <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 800223e:	23fa      	movs	r3, #250	; 0xfa
 8002240:	005b      	lsls	r3, r3, #1
 8002242:	0018      	movs	r0, r3
 8002244:	f000 fc68 	bl	8002b18 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOB,EXT_OUT_1_Pin,0);
 8002248:	4b08      	ldr	r3, [pc, #32]	; (800226c <main+0x350>)
 800224a:	2200      	movs	r2, #0
 800224c:	2110      	movs	r1, #16
 800224e:	0018      	movs	r0, r3
 8002250:	f001 feed 	bl	800402e <HAL_GPIO_WritePin>

	  Marbles[1] = Marbles[0]; // move marble 1 place
 8002254:	4b12      	ldr	r3, [pc, #72]	; (80022a0 <main+0x384>)
 8002256:	781a      	ldrb	r2, [r3, #0]
 8002258:	4b11      	ldr	r3, [pc, #68]	; (80022a0 <main+0x384>)
 800225a:	705a      	strb	r2, [r3, #1]
	  Marbles[0] = 0;
 800225c:	4b10      	ldr	r3, [pc, #64]	; (80022a0 <main+0x384>)
 800225e:	2200      	movs	r2, #0
 8002260:	701a      	strb	r2, [r3, #0]
	  for(m = (NumberofMarbles-1); m > 0; m--) //Move every Marble 1 space in the array
	  {
	  	 Marbles[m] = Marbles[m-1];
	  }*/

	  Reading_Marble = 0;
 8002262:	4b10      	ldr	r3, [pc, #64]	; (80022a4 <main+0x388>)
 8002264:	2200      	movs	r2, #0
 8002266:	601a      	str	r2, [r3, #0]
  	  while(Read_IN(1) == 1) //Wait for PLC signal that marble is in place
 8002268:	e772      	b.n	8002150 <main+0x234>
 800226a:	46c0      	nop			; (mov r8, r8)
 800226c:	48000400 	.word	0x48000400
 8002270:	000009c4 	.word	0x000009c4
 8002274:	20001140 	.word	0x20001140
 8002278:	00002710 	.word	0x00002710
 800227c:	2000112c 	.word	0x2000112c
 8002280:	200031a0 	.word	0x200031a0
 8002284:	2000319c 	.word	0x2000319c
 8002288:	000005dc 	.word	0x000005dc
 800228c:	20003198 	.word	0x20003198
 8002290:	200031a4 	.word	0x200031a4
 8002294:	200031a6 	.word	0x200031a6
 8002298:	000035e8 	.word	0x000035e8
 800229c:	20003180 	.word	0x20003180
 80022a0:	20003184 	.word	0x20003184
 80022a4:	2000317c 	.word	0x2000317c
 80022a8:	20003178 	.word	0x20003178

080022ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80022ac:	b590      	push	{r4, r7, lr}
 80022ae:	b093      	sub	sp, #76	; 0x4c
 80022b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022b2:	2414      	movs	r4, #20
 80022b4:	193b      	adds	r3, r7, r4
 80022b6:	0018      	movs	r0, r3
 80022b8:	2334      	movs	r3, #52	; 0x34
 80022ba:	001a      	movs	r2, r3
 80022bc:	2100      	movs	r1, #0
 80022be:	f002 fff5 	bl	80052ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80022c2:	1d3b      	adds	r3, r7, #4
 80022c4:	0018      	movs	r0, r3
 80022c6:	2310      	movs	r3, #16
 80022c8:	001a      	movs	r2, r3
 80022ca:	2100      	movs	r1, #0
 80022cc:	f002 ffee 	bl	80052ac <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI14|RCC_OSCILLATORTYPE_HSE;
 80022d0:	0021      	movs	r1, r4
 80022d2:	187b      	adds	r3, r7, r1
 80022d4:	2211      	movs	r2, #17
 80022d6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80022d8:	187b      	adds	r3, r7, r1
 80022da:	2201      	movs	r2, #1
 80022dc:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 80022de:	187b      	adds	r3, r7, r1
 80022e0:	2201      	movs	r2, #1
 80022e2:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 80022e4:	187b      	adds	r3, r7, r1
 80022e6:	2210      	movs	r2, #16
 80022e8:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80022ea:	187b      	adds	r3, r7, r1
 80022ec:	2200      	movs	r2, #0
 80022ee:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022f0:	187b      	adds	r3, r7, r1
 80022f2:	0018      	movs	r0, r3
 80022f4:	f001 fed4 	bl	80040a0 <HAL_RCC_OscConfig>
 80022f8:	1e03      	subs	r3, r0, #0
 80022fa:	d001      	beq.n	8002300 <SystemClock_Config+0x54>
  {
    Error_Handler();
 80022fc:	f000 f9fc 	bl	80026f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002300:	1d3b      	adds	r3, r7, #4
 8002302:	2207      	movs	r2, #7
 8002304:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8002306:	1d3b      	adds	r3, r7, #4
 8002308:	2201      	movs	r2, #1
 800230a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800230c:	1d3b      	adds	r3, r7, #4
 800230e:	2200      	movs	r2, #0
 8002310:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002312:	1d3b      	adds	r3, r7, #4
 8002314:	2200      	movs	r2, #0
 8002316:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002318:	1d3b      	adds	r3, r7, #4
 800231a:	2100      	movs	r1, #0
 800231c:	0018      	movs	r0, r3
 800231e:	f002 fa45 	bl	80047ac <HAL_RCC_ClockConfig>
 8002322:	1e03      	subs	r3, r0, #0
 8002324:	d001      	beq.n	800232a <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8002326:	f000 f9e7 	bl	80026f8 <Error_Handler>
  }
}
 800232a:	46c0      	nop			; (mov r8, r8)
 800232c:	46bd      	mov	sp, r7
 800232e:	b013      	add	sp, #76	; 0x4c
 8002330:	bd90      	pop	{r4, r7, pc}
	...

08002334 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b084      	sub	sp, #16
 8002338:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800233a:	1d3b      	adds	r3, r7, #4
 800233c:	0018      	movs	r0, r3
 800233e:	230c      	movs	r3, #12
 8002340:	001a      	movs	r2, r3
 8002342:	2100      	movs	r1, #0
 8002344:	f002 ffb2 	bl	80052ac <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8002348:	4b26      	ldr	r3, [pc, #152]	; (80023e4 <MX_ADC_Init+0xb0>)
 800234a:	4a27      	ldr	r2, [pc, #156]	; (80023e8 <MX_ADC_Init+0xb4>)
 800234c:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800234e:	4b25      	ldr	r3, [pc, #148]	; (80023e4 <MX_ADC_Init+0xb0>)
 8002350:	2200      	movs	r2, #0
 8002352:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8002354:	4b23      	ldr	r3, [pc, #140]	; (80023e4 <MX_ADC_Init+0xb0>)
 8002356:	2200      	movs	r2, #0
 8002358:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800235a:	4b22      	ldr	r3, [pc, #136]	; (80023e4 <MX_ADC_Init+0xb0>)
 800235c:	2200      	movs	r2, #0
 800235e:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8002360:	4b20      	ldr	r3, [pc, #128]	; (80023e4 <MX_ADC_Init+0xb0>)
 8002362:	2201      	movs	r2, #1
 8002364:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002366:	4b1f      	ldr	r3, [pc, #124]	; (80023e4 <MX_ADC_Init+0xb0>)
 8002368:	2204      	movs	r2, #4
 800236a:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 800236c:	4b1d      	ldr	r3, [pc, #116]	; (80023e4 <MX_ADC_Init+0xb0>)
 800236e:	2200      	movs	r2, #0
 8002370:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8002372:	4b1c      	ldr	r3, [pc, #112]	; (80023e4 <MX_ADC_Init+0xb0>)
 8002374:	2200      	movs	r2, #0
 8002376:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8002378:	4b1a      	ldr	r3, [pc, #104]	; (80023e4 <MX_ADC_Init+0xb0>)
 800237a:	2200      	movs	r2, #0
 800237c:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800237e:	4b19      	ldr	r3, [pc, #100]	; (80023e4 <MX_ADC_Init+0xb0>)
 8002380:	2200      	movs	r2, #0
 8002382:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002384:	4b17      	ldr	r3, [pc, #92]	; (80023e4 <MX_ADC_Init+0xb0>)
 8002386:	22c2      	movs	r2, #194	; 0xc2
 8002388:	32ff      	adds	r2, #255	; 0xff
 800238a:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800238c:	4b15      	ldr	r3, [pc, #84]	; (80023e4 <MX_ADC_Init+0xb0>)
 800238e:	2200      	movs	r2, #0
 8002390:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8002392:	4b14      	ldr	r3, [pc, #80]	; (80023e4 <MX_ADC_Init+0xb0>)
 8002394:	2224      	movs	r2, #36	; 0x24
 8002396:	2100      	movs	r1, #0
 8002398:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800239a:	4b12      	ldr	r3, [pc, #72]	; (80023e4 <MX_ADC_Init+0xb0>)
 800239c:	2201      	movs	r2, #1
 800239e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80023a0:	4b10      	ldr	r3, [pc, #64]	; (80023e4 <MX_ADC_Init+0xb0>)
 80023a2:	0018      	movs	r0, r3
 80023a4:	f000 fbdc 	bl	8002b60 <HAL_ADC_Init>
 80023a8:	1e03      	subs	r3, r0, #0
 80023aa:	d001      	beq.n	80023b0 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 80023ac:	f000 f9a4 	bl	80026f8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80023b0:	1d3b      	adds	r3, r7, #4
 80023b2:	2200      	movs	r2, #0
 80023b4:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80023b6:	1d3b      	adds	r3, r7, #4
 80023b8:	2280      	movs	r2, #128	; 0x80
 80023ba:	0152      	lsls	r2, r2, #5
 80023bc:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80023be:	1d3b      	adds	r3, r7, #4
 80023c0:	2280      	movs	r2, #128	; 0x80
 80023c2:	0552      	lsls	r2, r2, #21
 80023c4:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80023c6:	1d3a      	adds	r2, r7, #4
 80023c8:	4b06      	ldr	r3, [pc, #24]	; (80023e4 <MX_ADC_Init+0xb0>)
 80023ca:	0011      	movs	r1, r2
 80023cc:	0018      	movs	r0, r3
 80023ce:	f000 fd07 	bl	8002de0 <HAL_ADC_ConfigChannel>
 80023d2:	1e03      	subs	r3, r0, #0
 80023d4:	d001      	beq.n	80023da <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 80023d6:	f000 f98f 	bl	80026f8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80023da:	46c0      	nop			; (mov r8, r8)
 80023dc:	46bd      	mov	sp, r7
 80023de:	b004      	add	sp, #16
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	46c0      	nop			; (mov r8, r8)
 80023e4:	20000fe0 	.word	0x20000fe0
 80023e8:	40012400 	.word	0x40012400

080023ec <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b08a      	sub	sp, #40	; 0x28
 80023f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN CAN_Init 0 */
  HAL_GPIO_WritePin(GPIOA,CAN_STB_Pin,0); // Set STB pin LOW for normal operation
 80023f2:	2390      	movs	r3, #144	; 0x90
 80023f4:	05db      	lsls	r3, r3, #23
 80023f6:	2200      	movs	r2, #0
 80023f8:	2104      	movs	r1, #4
 80023fa:	0018      	movs	r0, r3
 80023fc:	f001 fe17 	bl	800402e <HAL_GPIO_WritePin>
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8002400:	4b2e      	ldr	r3, [pc, #184]	; (80024bc <MX_CAN_Init+0xd0>)
 8002402:	4a2f      	ldr	r2, [pc, #188]	; (80024c0 <MX_CAN_Init+0xd4>)
 8002404:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 8002406:	4b2d      	ldr	r3, [pc, #180]	; (80024bc <MX_CAN_Init+0xd0>)
 8002408:	2210      	movs	r2, #16
 800240a:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 800240c:	4b2b      	ldr	r3, [pc, #172]	; (80024bc <MX_CAN_Init+0xd0>)
 800240e:	2200      	movs	r2, #0
 8002410:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002412:	4b2a      	ldr	r3, [pc, #168]	; (80024bc <MX_CAN_Init+0xd0>)
 8002414:	2200      	movs	r2, #0
 8002416:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_2TQ;
 8002418:	4b28      	ldr	r3, [pc, #160]	; (80024bc <MX_CAN_Init+0xd0>)
 800241a:	2280      	movs	r2, #128	; 0x80
 800241c:	0252      	lsls	r2, r2, #9
 800241e:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8002420:	4b26      	ldr	r3, [pc, #152]	; (80024bc <MX_CAN_Init+0xd0>)
 8002422:	2200      	movs	r2, #0
 8002424:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8002426:	4b25      	ldr	r3, [pc, #148]	; (80024bc <MX_CAN_Init+0xd0>)
 8002428:	2200      	movs	r2, #0
 800242a:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 800242c:	4b23      	ldr	r3, [pc, #140]	; (80024bc <MX_CAN_Init+0xd0>)
 800242e:	2200      	movs	r2, #0
 8002430:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8002432:	4b22      	ldr	r3, [pc, #136]	; (80024bc <MX_CAN_Init+0xd0>)
 8002434:	2200      	movs	r2, #0
 8002436:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8002438:	4b20      	ldr	r3, [pc, #128]	; (80024bc <MX_CAN_Init+0xd0>)
 800243a:	2200      	movs	r2, #0
 800243c:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 800243e:	4b1f      	ldr	r3, [pc, #124]	; (80024bc <MX_CAN_Init+0xd0>)
 8002440:	2200      	movs	r2, #0
 8002442:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8002444:	4b1d      	ldr	r3, [pc, #116]	; (80024bc <MX_CAN_Init+0xd0>)
 8002446:	2200      	movs	r2, #0
 8002448:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 800244a:	4b1c      	ldr	r3, [pc, #112]	; (80024bc <MX_CAN_Init+0xd0>)
 800244c:	0018      	movs	r0, r3
 800244e:	f000 fdd5 	bl	8002ffc <HAL_CAN_Init>
 8002452:	1e03      	subs	r3, r0, #0
 8002454:	d001      	beq.n	800245a <MX_CAN_Init+0x6e>
  {
    Error_Handler();
 8002456:	f000 f94f 	bl	80026f8 <Error_Handler>

  /* CAN filter */

  CAN_FilterTypeDef  sFilterConfig;

  sFilterConfig.FilterActivation = ENABLE;
 800245a:	003b      	movs	r3, r7
 800245c:	2201      	movs	r2, #1
 800245e:	621a      	str	r2, [r3, #32]
  sFilterConfig.FilterBank = 10;
 8002460:	003b      	movs	r3, r7
 8002462:	220a      	movs	r2, #10
 8002464:	615a      	str	r2, [r3, #20]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8002466:	003b      	movs	r3, r7
 8002468:	2200      	movs	r2, #0
 800246a:	611a      	str	r2, [r3, #16]
  sFilterConfig.FilterIdHigh = 0x0000;
 800246c:	003b      	movs	r3, r7
 800246e:	2200      	movs	r2, #0
 8002470:	601a      	str	r2, [r3, #0]
  sFilterConfig.FilterIdLow = 0x0000;
 8002472:	003b      	movs	r3, r7
 8002474:	2200      	movs	r2, #0
 8002476:	605a      	str	r2, [r3, #4]
  sFilterConfig.FilterMaskIdHigh = 0x0000;
 8002478:	003b      	movs	r3, r7
 800247a:	2200      	movs	r2, #0
 800247c:	609a      	str	r2, [r3, #8]
  sFilterConfig.FilterMaskIdLow = 0x0000;
 800247e:	003b      	movs	r3, r7
 8002480:	2200      	movs	r2, #0
 8002482:	60da      	str	r2, [r3, #12]
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8002484:	003b      	movs	r3, r7
 8002486:	2200      	movs	r2, #0
 8002488:	619a      	str	r2, [r3, #24]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800248a:	003b      	movs	r3, r7
 800248c:	2201      	movs	r2, #1
 800248e:	61da      	str	r2, [r3, #28]
  sFilterConfig.SlaveStartFilterBank = 0;
 8002490:	003b      	movs	r3, r7
 8002492:	2200      	movs	r2, #0
 8002494:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_CAN_ConfigFilter(&hcan, &sFilterConfig);
 8002496:	003a      	movs	r2, r7
 8002498:	4b08      	ldr	r3, [pc, #32]	; (80024bc <MX_CAN_Init+0xd0>)
 800249a:	0011      	movs	r1, r2
 800249c:	0018      	movs	r0, r3
 800249e:	f000 feab 	bl	80031f8 <HAL_CAN_ConfigFilter>

  HAL_CAN_Start(&hcan);
 80024a2:	4b06      	ldr	r3, [pc, #24]	; (80024bc <MX_CAN_Init+0xd0>)
 80024a4:	0018      	movs	r0, r3
 80024a6:	f000 ff99 	bl	80033dc <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 80024aa:	4b04      	ldr	r3, [pc, #16]	; (80024bc <MX_CAN_Init+0xd0>)
 80024ac:	2102      	movs	r1, #2
 80024ae:	0018      	movs	r0, r3
 80024b0:	f001 f8f6 	bl	80036a0 <HAL_CAN_ActivateNotification>

  /* USER CODE END CAN_Init 2 */

}
 80024b4:	46c0      	nop			; (mov r8, r8)
 80024b6:	46bd      	mov	sp, r7
 80024b8:	b00a      	add	sp, #40	; 0x28
 80024ba:	bd80      	pop	{r7, pc}
 80024bc:	20001020 	.word	0x20001020
 80024c0:	40006400 	.word	0x40006400

080024c4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80024c8:	4b1b      	ldr	r3, [pc, #108]	; (8002538 <MX_SPI1_Init+0x74>)
 80024ca:	4a1c      	ldr	r2, [pc, #112]	; (800253c <MX_SPI1_Init+0x78>)
 80024cc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80024ce:	4b1a      	ldr	r3, [pc, #104]	; (8002538 <MX_SPI1_Init+0x74>)
 80024d0:	2282      	movs	r2, #130	; 0x82
 80024d2:	0052      	lsls	r2, r2, #1
 80024d4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80024d6:	4b18      	ldr	r3, [pc, #96]	; (8002538 <MX_SPI1_Init+0x74>)
 80024d8:	2200      	movs	r2, #0
 80024da:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80024dc:	4b16      	ldr	r3, [pc, #88]	; (8002538 <MX_SPI1_Init+0x74>)
 80024de:	22e0      	movs	r2, #224	; 0xe0
 80024e0:	00d2      	lsls	r2, r2, #3
 80024e2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80024e4:	4b14      	ldr	r3, [pc, #80]	; (8002538 <MX_SPI1_Init+0x74>)
 80024e6:	2200      	movs	r2, #0
 80024e8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80024ea:	4b13      	ldr	r3, [pc, #76]	; (8002538 <MX_SPI1_Init+0x74>)
 80024ec:	2201      	movs	r2, #1
 80024ee:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80024f0:	4b11      	ldr	r3, [pc, #68]	; (8002538 <MX_SPI1_Init+0x74>)
 80024f2:	2280      	movs	r2, #128	; 0x80
 80024f4:	0092      	lsls	r2, r2, #2
 80024f6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80024f8:	4b0f      	ldr	r3, [pc, #60]	; (8002538 <MX_SPI1_Init+0x74>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80024fe:	4b0e      	ldr	r3, [pc, #56]	; (8002538 <MX_SPI1_Init+0x74>)
 8002500:	2200      	movs	r2, #0
 8002502:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002504:	4b0c      	ldr	r3, [pc, #48]	; (8002538 <MX_SPI1_Init+0x74>)
 8002506:	2200      	movs	r2, #0
 8002508:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800250a:	4b0b      	ldr	r3, [pc, #44]	; (8002538 <MX_SPI1_Init+0x74>)
 800250c:	2200      	movs	r2, #0
 800250e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002510:	4b09      	ldr	r3, [pc, #36]	; (8002538 <MX_SPI1_Init+0x74>)
 8002512:	2207      	movs	r2, #7
 8002514:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002516:	4b08      	ldr	r3, [pc, #32]	; (8002538 <MX_SPI1_Init+0x74>)
 8002518:	2200      	movs	r2, #0
 800251a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800251c:	4b06      	ldr	r3, [pc, #24]	; (8002538 <MX_SPI1_Init+0x74>)
 800251e:	2200      	movs	r2, #0
 8002520:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002522:	4b05      	ldr	r3, [pc, #20]	; (8002538 <MX_SPI1_Init+0x74>)
 8002524:	0018      	movs	r0, r3
 8002526:	f002 fa9d 	bl	8004a64 <HAL_SPI_Init>
 800252a:	1e03      	subs	r3, r0, #0
 800252c:	d001      	beq.n	8002532 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800252e:	f000 f8e3 	bl	80026f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002532:	46c0      	nop			; (mov r8, r8)
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}
 8002538:	20001048 	.word	0x20001048
 800253c:	40013000 	.word	0x40013000

08002540 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002544:	4b1b      	ldr	r3, [pc, #108]	; (80025b4 <MX_SPI2_Init+0x74>)
 8002546:	4a1c      	ldr	r2, [pc, #112]	; (80025b8 <MX_SPI2_Init+0x78>)
 8002548:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800254a:	4b1a      	ldr	r3, [pc, #104]	; (80025b4 <MX_SPI2_Init+0x74>)
 800254c:	2282      	movs	r2, #130	; 0x82
 800254e:	0052      	lsls	r2, r2, #1
 8002550:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002552:	4b18      	ldr	r3, [pc, #96]	; (80025b4 <MX_SPI2_Init+0x74>)
 8002554:	2200      	movs	r2, #0
 8002556:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002558:	4b16      	ldr	r3, [pc, #88]	; (80025b4 <MX_SPI2_Init+0x74>)
 800255a:	22e0      	movs	r2, #224	; 0xe0
 800255c:	00d2      	lsls	r2, r2, #3
 800255e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002560:	4b14      	ldr	r3, [pc, #80]	; (80025b4 <MX_SPI2_Init+0x74>)
 8002562:	2200      	movs	r2, #0
 8002564:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002566:	4b13      	ldr	r3, [pc, #76]	; (80025b4 <MX_SPI2_Init+0x74>)
 8002568:	2200      	movs	r2, #0
 800256a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800256c:	4b11      	ldr	r3, [pc, #68]	; (80025b4 <MX_SPI2_Init+0x74>)
 800256e:	2280      	movs	r2, #128	; 0x80
 8002570:	0092      	lsls	r2, r2, #2
 8002572:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002574:	4b0f      	ldr	r3, [pc, #60]	; (80025b4 <MX_SPI2_Init+0x74>)
 8002576:	2200      	movs	r2, #0
 8002578:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800257a:	4b0e      	ldr	r3, [pc, #56]	; (80025b4 <MX_SPI2_Init+0x74>)
 800257c:	2200      	movs	r2, #0
 800257e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002580:	4b0c      	ldr	r3, [pc, #48]	; (80025b4 <MX_SPI2_Init+0x74>)
 8002582:	2200      	movs	r2, #0
 8002584:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002586:	4b0b      	ldr	r3, [pc, #44]	; (80025b4 <MX_SPI2_Init+0x74>)
 8002588:	2200      	movs	r2, #0
 800258a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 800258c:	4b09      	ldr	r3, [pc, #36]	; (80025b4 <MX_SPI2_Init+0x74>)
 800258e:	2207      	movs	r2, #7
 8002590:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002592:	4b08      	ldr	r3, [pc, #32]	; (80025b4 <MX_SPI2_Init+0x74>)
 8002594:	2200      	movs	r2, #0
 8002596:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002598:	4b06      	ldr	r3, [pc, #24]	; (80025b4 <MX_SPI2_Init+0x74>)
 800259a:	2208      	movs	r2, #8
 800259c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800259e:	4b05      	ldr	r3, [pc, #20]	; (80025b4 <MX_SPI2_Init+0x74>)
 80025a0:	0018      	movs	r0, r3
 80025a2:	f002 fa5f 	bl	8004a64 <HAL_SPI_Init>
 80025a6:	1e03      	subs	r3, r0, #0
 80025a8:	d001      	beq.n	80025ae <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80025aa:	f000 f8a5 	bl	80026f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80025ae:	46c0      	nop			; (mov r8, r8)
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	200010ac 	.word	0x200010ac
 80025b8:	40003800 	.word	0x40003800

080025bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80025bc:	b590      	push	{r4, r7, lr}
 80025be:	b089      	sub	sp, #36	; 0x24
 80025c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025c2:	240c      	movs	r4, #12
 80025c4:	193b      	adds	r3, r7, r4
 80025c6:	0018      	movs	r0, r3
 80025c8:	2314      	movs	r3, #20
 80025ca:	001a      	movs	r2, r3
 80025cc:	2100      	movs	r1, #0
 80025ce:	f002 fe6d 	bl	80052ac <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80025d2:	4b46      	ldr	r3, [pc, #280]	; (80026ec <MX_GPIO_Init+0x130>)
 80025d4:	695a      	ldr	r2, [r3, #20]
 80025d6:	4b45      	ldr	r3, [pc, #276]	; (80026ec <MX_GPIO_Init+0x130>)
 80025d8:	2180      	movs	r1, #128	; 0x80
 80025da:	03c9      	lsls	r1, r1, #15
 80025dc:	430a      	orrs	r2, r1
 80025de:	615a      	str	r2, [r3, #20]
 80025e0:	4b42      	ldr	r3, [pc, #264]	; (80026ec <MX_GPIO_Init+0x130>)
 80025e2:	695a      	ldr	r2, [r3, #20]
 80025e4:	2380      	movs	r3, #128	; 0x80
 80025e6:	03db      	lsls	r3, r3, #15
 80025e8:	4013      	ands	r3, r2
 80025ea:	60bb      	str	r3, [r7, #8]
 80025ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80025ee:	4b3f      	ldr	r3, [pc, #252]	; (80026ec <MX_GPIO_Init+0x130>)
 80025f0:	695a      	ldr	r2, [r3, #20]
 80025f2:	4b3e      	ldr	r3, [pc, #248]	; (80026ec <MX_GPIO_Init+0x130>)
 80025f4:	2180      	movs	r1, #128	; 0x80
 80025f6:	0289      	lsls	r1, r1, #10
 80025f8:	430a      	orrs	r2, r1
 80025fa:	615a      	str	r2, [r3, #20]
 80025fc:	4b3b      	ldr	r3, [pc, #236]	; (80026ec <MX_GPIO_Init+0x130>)
 80025fe:	695a      	ldr	r2, [r3, #20]
 8002600:	2380      	movs	r3, #128	; 0x80
 8002602:	029b      	lsls	r3, r3, #10
 8002604:	4013      	ands	r3, r2
 8002606:	607b      	str	r3, [r7, #4]
 8002608:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800260a:	4b38      	ldr	r3, [pc, #224]	; (80026ec <MX_GPIO_Init+0x130>)
 800260c:	695a      	ldr	r2, [r3, #20]
 800260e:	4b37      	ldr	r3, [pc, #220]	; (80026ec <MX_GPIO_Init+0x130>)
 8002610:	2180      	movs	r1, #128	; 0x80
 8002612:	02c9      	lsls	r1, r1, #11
 8002614:	430a      	orrs	r2, r1
 8002616:	615a      	str	r2, [r3, #20]
 8002618:	4b34      	ldr	r3, [pc, #208]	; (80026ec <MX_GPIO_Init+0x130>)
 800261a:	695a      	ldr	r2, [r3, #20]
 800261c:	2380      	movs	r3, #128	; 0x80
 800261e:	02db      	lsls	r3, r3, #11
 8002620:	4013      	ands	r3, r2
 8002622:	603b      	str	r3, [r7, #0]
 8002624:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CAN_STB_Pin|AMS_CS_Pin|DRV_ENN_Pin, GPIO_PIN_RESET);
 8002626:	238a      	movs	r3, #138	; 0x8a
 8002628:	0059      	lsls	r1, r3, #1
 800262a:	2390      	movs	r3, #144	; 0x90
 800262c:	05db      	lsls	r3, r3, #23
 800262e:	2200      	movs	r2, #0
 8002630:	0018      	movs	r0, r3
 8002632:	f001 fcfc 	bl	800402e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TMC_CS_Pin|EXT_OUT_1_Pin|EXT_OUT_2_Pin, GPIO_PIN_RESET);
 8002636:	492e      	ldr	r1, [pc, #184]	; (80026f0 <MX_GPIO_Init+0x134>)
 8002638:	4b2e      	ldr	r3, [pc, #184]	; (80026f4 <MX_GPIO_Init+0x138>)
 800263a:	2200      	movs	r2, #0
 800263c:	0018      	movs	r0, r3
 800263e:	f001 fcf6 	bl	800402e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CAN_STB_Pin AMS_CS_Pin DRV_ENN_Pin */
  GPIO_InitStruct.Pin = CAN_STB_Pin|AMS_CS_Pin|DRV_ENN_Pin;
 8002642:	193b      	adds	r3, r7, r4
 8002644:	228a      	movs	r2, #138	; 0x8a
 8002646:	0052      	lsls	r2, r2, #1
 8002648:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800264a:	193b      	adds	r3, r7, r4
 800264c:	2201      	movs	r2, #1
 800264e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002650:	193b      	adds	r3, r7, r4
 8002652:	2200      	movs	r2, #0
 8002654:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002656:	193b      	adds	r3, r7, r4
 8002658:	2200      	movs	r2, #0
 800265a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800265c:	193a      	adds	r2, r7, r4
 800265e:	2390      	movs	r3, #144	; 0x90
 8002660:	05db      	lsls	r3, r3, #23
 8002662:	0011      	movs	r1, r2
 8002664:	0018      	movs	r0, r3
 8002666:	f001 fb4d 	bl	8003d04 <HAL_GPIO_Init>

  /*Configure GPIO pin : AMS_INT_Pin */
  GPIO_InitStruct.Pin = AMS_INT_Pin;
 800266a:	0021      	movs	r1, r4
 800266c:	187b      	adds	r3, r7, r1
 800266e:	2201      	movs	r2, #1
 8002670:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002672:	187b      	adds	r3, r7, r1
 8002674:	2288      	movs	r2, #136	; 0x88
 8002676:	0352      	lsls	r2, r2, #13
 8002678:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800267a:	000c      	movs	r4, r1
 800267c:	193b      	adds	r3, r7, r4
 800267e:	2200      	movs	r2, #0
 8002680:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(AMS_INT_GPIO_Port, &GPIO_InitStruct);
 8002682:	193b      	adds	r3, r7, r4
 8002684:	4a1b      	ldr	r2, [pc, #108]	; (80026f4 <MX_GPIO_Init+0x138>)
 8002686:	0019      	movs	r1, r3
 8002688:	0010      	movs	r0, r2
 800268a:	f001 fb3b 	bl	8003d04 <HAL_GPIO_Init>

  /*Configure GPIO pins : TMC_CS_Pin EXT_OUT_1_Pin EXT_OUT_2_Pin */
  GPIO_InitStruct.Pin = TMC_CS_Pin|EXT_OUT_1_Pin|EXT_OUT_2_Pin;
 800268e:	193b      	adds	r3, r7, r4
 8002690:	4a17      	ldr	r2, [pc, #92]	; (80026f0 <MX_GPIO_Init+0x134>)
 8002692:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002694:	193b      	adds	r3, r7, r4
 8002696:	2201      	movs	r2, #1
 8002698:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800269a:	193b      	adds	r3, r7, r4
 800269c:	2200      	movs	r2, #0
 800269e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026a0:	193b      	adds	r3, r7, r4
 80026a2:	2200      	movs	r2, #0
 80026a4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026a6:	193b      	adds	r3, r7, r4
 80026a8:	4a12      	ldr	r2, [pc, #72]	; (80026f4 <MX_GPIO_Init+0x138>)
 80026aa:	0019      	movs	r1, r3
 80026ac:	0010      	movs	r0, r2
 80026ae:	f001 fb29 	bl	8003d04 <HAL_GPIO_Init>

  /*Configure GPIO pins : REFL_UC_Pin REFR_UC_Pin */
  GPIO_InitStruct.Pin = REFL_UC_Pin|REFR_UC_Pin;
 80026b2:	0021      	movs	r1, r4
 80026b4:	187b      	adds	r3, r7, r1
 80026b6:	22c0      	movs	r2, #192	; 0xc0
 80026b8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026ba:	187b      	adds	r3, r7, r1
 80026bc:	2200      	movs	r2, #0
 80026be:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80026c0:	187b      	adds	r3, r7, r1
 80026c2:	2202      	movs	r2, #2
 80026c4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026c6:	187b      	adds	r3, r7, r1
 80026c8:	4a0a      	ldr	r2, [pc, #40]	; (80026f4 <MX_GPIO_Init+0x138>)
 80026ca:	0019      	movs	r1, r3
 80026cc:	0010      	movs	r0, r2
 80026ce:	f001 fb19 	bl	8003d04 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 80026d2:	2200      	movs	r2, #0
 80026d4:	2100      	movs	r1, #0
 80026d6:	2005      	movs	r0, #5
 80026d8:	f001 fade 	bl	8003c98 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 80026dc:	2005      	movs	r0, #5
 80026de:	f001 faf0 	bl	8003cc2 <HAL_NVIC_EnableIRQ>

}
 80026e2:	46c0      	nop			; (mov r8, r8)
 80026e4:	46bd      	mov	sp, r7
 80026e6:	b009      	add	sp, #36	; 0x24
 80026e8:	bd90      	pop	{r4, r7, pc}
 80026ea:	46c0      	nop			; (mov r8, r8)
 80026ec:	40021000 	.word	0x40021000
 80026f0:	00001030 	.word	0x00001030
 80026f4:	48000400 	.word	0x48000400

080026f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80026fc:	b672      	cpsid	i
}
 80026fe:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002700:	e7fe      	b.n	8002700 <Error_Handler+0x8>
	...

08002704 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b082      	sub	sp, #8
 8002708:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800270a:	4b0f      	ldr	r3, [pc, #60]	; (8002748 <HAL_MspInit+0x44>)
 800270c:	699a      	ldr	r2, [r3, #24]
 800270e:	4b0e      	ldr	r3, [pc, #56]	; (8002748 <HAL_MspInit+0x44>)
 8002710:	2101      	movs	r1, #1
 8002712:	430a      	orrs	r2, r1
 8002714:	619a      	str	r2, [r3, #24]
 8002716:	4b0c      	ldr	r3, [pc, #48]	; (8002748 <HAL_MspInit+0x44>)
 8002718:	699b      	ldr	r3, [r3, #24]
 800271a:	2201      	movs	r2, #1
 800271c:	4013      	ands	r3, r2
 800271e:	607b      	str	r3, [r7, #4]
 8002720:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002722:	4b09      	ldr	r3, [pc, #36]	; (8002748 <HAL_MspInit+0x44>)
 8002724:	69da      	ldr	r2, [r3, #28]
 8002726:	4b08      	ldr	r3, [pc, #32]	; (8002748 <HAL_MspInit+0x44>)
 8002728:	2180      	movs	r1, #128	; 0x80
 800272a:	0549      	lsls	r1, r1, #21
 800272c:	430a      	orrs	r2, r1
 800272e:	61da      	str	r2, [r3, #28]
 8002730:	4b05      	ldr	r3, [pc, #20]	; (8002748 <HAL_MspInit+0x44>)
 8002732:	69da      	ldr	r2, [r3, #28]
 8002734:	2380      	movs	r3, #128	; 0x80
 8002736:	055b      	lsls	r3, r3, #21
 8002738:	4013      	ands	r3, r2
 800273a:	603b      	str	r3, [r7, #0]
 800273c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800273e:	46c0      	nop			; (mov r8, r8)
 8002740:	46bd      	mov	sp, r7
 8002742:	b002      	add	sp, #8
 8002744:	bd80      	pop	{r7, pc}
 8002746:	46c0      	nop			; (mov r8, r8)
 8002748:	40021000 	.word	0x40021000

0800274c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800274c:	b590      	push	{r4, r7, lr}
 800274e:	b08b      	sub	sp, #44	; 0x2c
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002754:	2414      	movs	r4, #20
 8002756:	193b      	adds	r3, r7, r4
 8002758:	0018      	movs	r0, r3
 800275a:	2314      	movs	r3, #20
 800275c:	001a      	movs	r2, r3
 800275e:	2100      	movs	r1, #0
 8002760:	f002 fda4 	bl	80052ac <memset>
  if(hadc->Instance==ADC1)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a19      	ldr	r2, [pc, #100]	; (80027d0 <HAL_ADC_MspInit+0x84>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d12b      	bne.n	80027c6 <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800276e:	4b19      	ldr	r3, [pc, #100]	; (80027d4 <HAL_ADC_MspInit+0x88>)
 8002770:	699a      	ldr	r2, [r3, #24]
 8002772:	4b18      	ldr	r3, [pc, #96]	; (80027d4 <HAL_ADC_MspInit+0x88>)
 8002774:	2180      	movs	r1, #128	; 0x80
 8002776:	0089      	lsls	r1, r1, #2
 8002778:	430a      	orrs	r2, r1
 800277a:	619a      	str	r2, [r3, #24]
 800277c:	4b15      	ldr	r3, [pc, #84]	; (80027d4 <HAL_ADC_MspInit+0x88>)
 800277e:	699a      	ldr	r2, [r3, #24]
 8002780:	2380      	movs	r3, #128	; 0x80
 8002782:	009b      	lsls	r3, r3, #2
 8002784:	4013      	ands	r3, r2
 8002786:	613b      	str	r3, [r7, #16]
 8002788:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800278a:	4b12      	ldr	r3, [pc, #72]	; (80027d4 <HAL_ADC_MspInit+0x88>)
 800278c:	695a      	ldr	r2, [r3, #20]
 800278e:	4b11      	ldr	r3, [pc, #68]	; (80027d4 <HAL_ADC_MspInit+0x88>)
 8002790:	2180      	movs	r1, #128	; 0x80
 8002792:	0289      	lsls	r1, r1, #10
 8002794:	430a      	orrs	r2, r1
 8002796:	615a      	str	r2, [r3, #20]
 8002798:	4b0e      	ldr	r3, [pc, #56]	; (80027d4 <HAL_ADC_MspInit+0x88>)
 800279a:	695a      	ldr	r2, [r3, #20]
 800279c:	2380      	movs	r3, #128	; 0x80
 800279e:	029b      	lsls	r3, r3, #10
 80027a0:	4013      	ands	r3, r2
 80027a2:	60fb      	str	r3, [r7, #12]
 80027a4:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = AIN_MCU_Pin;
 80027a6:	193b      	adds	r3, r7, r4
 80027a8:	2201      	movs	r2, #1
 80027aa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80027ac:	193b      	adds	r3, r7, r4
 80027ae:	2203      	movs	r2, #3
 80027b0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027b2:	193b      	adds	r3, r7, r4
 80027b4:	2200      	movs	r2, #0
 80027b6:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(AIN_MCU_GPIO_Port, &GPIO_InitStruct);
 80027b8:	193a      	adds	r2, r7, r4
 80027ba:	2390      	movs	r3, #144	; 0x90
 80027bc:	05db      	lsls	r3, r3, #23
 80027be:	0011      	movs	r1, r2
 80027c0:	0018      	movs	r0, r3
 80027c2:	f001 fa9f 	bl	8003d04 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80027c6:	46c0      	nop			; (mov r8, r8)
 80027c8:	46bd      	mov	sp, r7
 80027ca:	b00b      	add	sp, #44	; 0x2c
 80027cc:	bd90      	pop	{r4, r7, pc}
 80027ce:	46c0      	nop			; (mov r8, r8)
 80027d0:	40012400 	.word	0x40012400
 80027d4:	40021000 	.word	0x40021000

080027d8 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80027d8:	b590      	push	{r4, r7, lr}
 80027da:	b08b      	sub	sp, #44	; 0x2c
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027e0:	2414      	movs	r4, #20
 80027e2:	193b      	adds	r3, r7, r4
 80027e4:	0018      	movs	r0, r3
 80027e6:	2314      	movs	r3, #20
 80027e8:	001a      	movs	r2, r3
 80027ea:	2100      	movs	r1, #0
 80027ec:	f002 fd5e 	bl	80052ac <memset>
  if(hcan->Instance==CAN)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a20      	ldr	r2, [pc, #128]	; (8002878 <HAL_CAN_MspInit+0xa0>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d13a      	bne.n	8002870 <HAL_CAN_MspInit+0x98>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80027fa:	4b20      	ldr	r3, [pc, #128]	; (800287c <HAL_CAN_MspInit+0xa4>)
 80027fc:	69da      	ldr	r2, [r3, #28]
 80027fe:	4b1f      	ldr	r3, [pc, #124]	; (800287c <HAL_CAN_MspInit+0xa4>)
 8002800:	2180      	movs	r1, #128	; 0x80
 8002802:	0489      	lsls	r1, r1, #18
 8002804:	430a      	orrs	r2, r1
 8002806:	61da      	str	r2, [r3, #28]
 8002808:	4b1c      	ldr	r3, [pc, #112]	; (800287c <HAL_CAN_MspInit+0xa4>)
 800280a:	69da      	ldr	r2, [r3, #28]
 800280c:	2380      	movs	r3, #128	; 0x80
 800280e:	049b      	lsls	r3, r3, #18
 8002810:	4013      	ands	r3, r2
 8002812:	613b      	str	r3, [r7, #16]
 8002814:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002816:	4b19      	ldr	r3, [pc, #100]	; (800287c <HAL_CAN_MspInit+0xa4>)
 8002818:	695a      	ldr	r2, [r3, #20]
 800281a:	4b18      	ldr	r3, [pc, #96]	; (800287c <HAL_CAN_MspInit+0xa4>)
 800281c:	2180      	movs	r1, #128	; 0x80
 800281e:	02c9      	lsls	r1, r1, #11
 8002820:	430a      	orrs	r2, r1
 8002822:	615a      	str	r2, [r3, #20]
 8002824:	4b15      	ldr	r3, [pc, #84]	; (800287c <HAL_CAN_MspInit+0xa4>)
 8002826:	695a      	ldr	r2, [r3, #20]
 8002828:	2380      	movs	r3, #128	; 0x80
 800282a:	02db      	lsls	r3, r3, #11
 800282c:	4013      	ands	r3, r2
 800282e:	60fb      	str	r3, [r7, #12]
 8002830:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002832:	193b      	adds	r3, r7, r4
 8002834:	22c0      	movs	r2, #192	; 0xc0
 8002836:	0092      	lsls	r2, r2, #2
 8002838:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800283a:	0021      	movs	r1, r4
 800283c:	187b      	adds	r3, r7, r1
 800283e:	2202      	movs	r2, #2
 8002840:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002842:	187b      	adds	r3, r7, r1
 8002844:	2200      	movs	r2, #0
 8002846:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002848:	187b      	adds	r3, r7, r1
 800284a:	2203      	movs	r2, #3
 800284c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 800284e:	187b      	adds	r3, r7, r1
 8002850:	2204      	movs	r2, #4
 8002852:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002854:	187b      	adds	r3, r7, r1
 8002856:	4a0a      	ldr	r2, [pc, #40]	; (8002880 <HAL_CAN_MspInit+0xa8>)
 8002858:	0019      	movs	r1, r3
 800285a:	0010      	movs	r0, r2
 800285c:	f001 fa52 	bl	8003d04 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(CEC_CAN_IRQn, 0, 0);
 8002860:	2200      	movs	r2, #0
 8002862:	2100      	movs	r1, #0
 8002864:	201e      	movs	r0, #30
 8002866:	f001 fa17 	bl	8003c98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CEC_CAN_IRQn);
 800286a:	201e      	movs	r0, #30
 800286c:	f001 fa29 	bl	8003cc2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 8002870:	46c0      	nop			; (mov r8, r8)
 8002872:	46bd      	mov	sp, r7
 8002874:	b00b      	add	sp, #44	; 0x2c
 8002876:	bd90      	pop	{r4, r7, pc}
 8002878:	40006400 	.word	0x40006400
 800287c:	40021000 	.word	0x40021000
 8002880:	48000400 	.word	0x48000400

08002884 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002884:	b590      	push	{r4, r7, lr}
 8002886:	b08d      	sub	sp, #52	; 0x34
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800288c:	241c      	movs	r4, #28
 800288e:	193b      	adds	r3, r7, r4
 8002890:	0018      	movs	r0, r3
 8002892:	2314      	movs	r3, #20
 8002894:	001a      	movs	r2, r3
 8002896:	2100      	movs	r1, #0
 8002898:	f002 fd08 	bl	80052ac <memset>
  if(hspi->Instance==SPI1)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a39      	ldr	r2, [pc, #228]	; (8002988 <HAL_SPI_MspInit+0x104>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d133      	bne.n	800290e <HAL_SPI_MspInit+0x8a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80028a6:	4b39      	ldr	r3, [pc, #228]	; (800298c <HAL_SPI_MspInit+0x108>)
 80028a8:	699a      	ldr	r2, [r3, #24]
 80028aa:	4b38      	ldr	r3, [pc, #224]	; (800298c <HAL_SPI_MspInit+0x108>)
 80028ac:	2180      	movs	r1, #128	; 0x80
 80028ae:	0149      	lsls	r1, r1, #5
 80028b0:	430a      	orrs	r2, r1
 80028b2:	619a      	str	r2, [r3, #24]
 80028b4:	4b35      	ldr	r3, [pc, #212]	; (800298c <HAL_SPI_MspInit+0x108>)
 80028b6:	699a      	ldr	r2, [r3, #24]
 80028b8:	2380      	movs	r3, #128	; 0x80
 80028ba:	015b      	lsls	r3, r3, #5
 80028bc:	4013      	ands	r3, r2
 80028be:	61bb      	str	r3, [r7, #24]
 80028c0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028c2:	4b32      	ldr	r3, [pc, #200]	; (800298c <HAL_SPI_MspInit+0x108>)
 80028c4:	695a      	ldr	r2, [r3, #20]
 80028c6:	4b31      	ldr	r3, [pc, #196]	; (800298c <HAL_SPI_MspInit+0x108>)
 80028c8:	2180      	movs	r1, #128	; 0x80
 80028ca:	0289      	lsls	r1, r1, #10
 80028cc:	430a      	orrs	r2, r1
 80028ce:	615a      	str	r2, [r3, #20]
 80028d0:	4b2e      	ldr	r3, [pc, #184]	; (800298c <HAL_SPI_MspInit+0x108>)
 80028d2:	695a      	ldr	r2, [r3, #20]
 80028d4:	2380      	movs	r3, #128	; 0x80
 80028d6:	029b      	lsls	r3, r3, #10
 80028d8:	4013      	ands	r3, r2
 80028da:	617b      	str	r3, [r7, #20]
 80028dc:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = AMS_SCK_Pin|AMS_MISO_Pin|AMS_MOSI_Pin;
 80028de:	0021      	movs	r1, r4
 80028e0:	187b      	adds	r3, r7, r1
 80028e2:	22e0      	movs	r2, #224	; 0xe0
 80028e4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028e6:	187b      	adds	r3, r7, r1
 80028e8:	2202      	movs	r2, #2
 80028ea:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ec:	187b      	adds	r3, r7, r1
 80028ee:	2200      	movs	r2, #0
 80028f0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028f2:	187b      	adds	r3, r7, r1
 80028f4:	2203      	movs	r2, #3
 80028f6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80028f8:	187b      	adds	r3, r7, r1
 80028fa:	2200      	movs	r2, #0
 80028fc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028fe:	187a      	adds	r2, r7, r1
 8002900:	2390      	movs	r3, #144	; 0x90
 8002902:	05db      	lsls	r3, r3, #23
 8002904:	0011      	movs	r1, r2
 8002906:	0018      	movs	r0, r3
 8002908:	f001 f9fc 	bl	8003d04 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800290c:	e037      	b.n	800297e <HAL_SPI_MspInit+0xfa>
  else if(hspi->Instance==SPI2)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a1f      	ldr	r2, [pc, #124]	; (8002990 <HAL_SPI_MspInit+0x10c>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d132      	bne.n	800297e <HAL_SPI_MspInit+0xfa>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002918:	4b1c      	ldr	r3, [pc, #112]	; (800298c <HAL_SPI_MspInit+0x108>)
 800291a:	69da      	ldr	r2, [r3, #28]
 800291c:	4b1b      	ldr	r3, [pc, #108]	; (800298c <HAL_SPI_MspInit+0x108>)
 800291e:	2180      	movs	r1, #128	; 0x80
 8002920:	01c9      	lsls	r1, r1, #7
 8002922:	430a      	orrs	r2, r1
 8002924:	61da      	str	r2, [r3, #28]
 8002926:	4b19      	ldr	r3, [pc, #100]	; (800298c <HAL_SPI_MspInit+0x108>)
 8002928:	69da      	ldr	r2, [r3, #28]
 800292a:	2380      	movs	r3, #128	; 0x80
 800292c:	01db      	lsls	r3, r3, #7
 800292e:	4013      	ands	r3, r2
 8002930:	613b      	str	r3, [r7, #16]
 8002932:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002934:	4b15      	ldr	r3, [pc, #84]	; (800298c <HAL_SPI_MspInit+0x108>)
 8002936:	695a      	ldr	r2, [r3, #20]
 8002938:	4b14      	ldr	r3, [pc, #80]	; (800298c <HAL_SPI_MspInit+0x108>)
 800293a:	2180      	movs	r1, #128	; 0x80
 800293c:	02c9      	lsls	r1, r1, #11
 800293e:	430a      	orrs	r2, r1
 8002940:	615a      	str	r2, [r3, #20]
 8002942:	4b12      	ldr	r3, [pc, #72]	; (800298c <HAL_SPI_MspInit+0x108>)
 8002944:	695a      	ldr	r2, [r3, #20]
 8002946:	2380      	movs	r3, #128	; 0x80
 8002948:	02db      	lsls	r3, r3, #11
 800294a:	4013      	ands	r3, r2
 800294c:	60fb      	str	r3, [r7, #12]
 800294e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TMC_SCK_Pin|TMC_MISO_Pin|TMC_MOSI_Pin;
 8002950:	211c      	movs	r1, #28
 8002952:	187b      	adds	r3, r7, r1
 8002954:	22e0      	movs	r2, #224	; 0xe0
 8002956:	0212      	lsls	r2, r2, #8
 8002958:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800295a:	187b      	adds	r3, r7, r1
 800295c:	2202      	movs	r2, #2
 800295e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002960:	187b      	adds	r3, r7, r1
 8002962:	2200      	movs	r2, #0
 8002964:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002966:	187b      	adds	r3, r7, r1
 8002968:	2203      	movs	r2, #3
 800296a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 800296c:	187b      	adds	r3, r7, r1
 800296e:	2200      	movs	r2, #0
 8002970:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002972:	187b      	adds	r3, r7, r1
 8002974:	4a07      	ldr	r2, [pc, #28]	; (8002994 <HAL_SPI_MspInit+0x110>)
 8002976:	0019      	movs	r1, r3
 8002978:	0010      	movs	r0, r2
 800297a:	f001 f9c3 	bl	8003d04 <HAL_GPIO_Init>
}
 800297e:	46c0      	nop			; (mov r8, r8)
 8002980:	46bd      	mov	sp, r7
 8002982:	b00d      	add	sp, #52	; 0x34
 8002984:	bd90      	pop	{r4, r7, pc}
 8002986:	46c0      	nop			; (mov r8, r8)
 8002988:	40013000 	.word	0x40013000
 800298c:	40021000 	.word	0x40021000
 8002990:	40003800 	.word	0x40003800
 8002994:	48000400 	.word	0x48000400

08002998 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800299c:	e7fe      	b.n	800299c <NMI_Handler+0x4>

0800299e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800299e:	b580      	push	{r7, lr}
 80029a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029a2:	e7fe      	b.n	80029a2 <HardFault_Handler+0x4>

080029a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80029a8:	46c0      	nop			; (mov r8, r8)
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}

080029ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80029ae:	b580      	push	{r7, lr}
 80029b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80029b2:	46c0      	nop			; (mov r8, r8)
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}

080029b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80029bc:	f000 f890 	bl	8002ae0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80029c0:	46c0      	nop			; (mov r8, r8)
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}

080029c6 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 80029c6:	b580      	push	{r7, lr}
 80029c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(AMS_INT_Pin);
 80029ca:	2001      	movs	r0, #1
 80029cc:	f001 fb4c 	bl	8004068 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 80029d0:	46c0      	nop			; (mov r8, r8)
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
	...

080029d8 <CEC_CAN_IRQHandler>:

/**
  * @brief This function handles HDMI-CEC and CAN global interrupts / HDMI-CEC wake-up interrupt through EXTI line 27.
  */
void CEC_CAN_IRQHandler(void)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CEC_CAN_IRQn 0 */

  /* USER CODE END CEC_CAN_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80029dc:	4b03      	ldr	r3, [pc, #12]	; (80029ec <CEC_CAN_IRQHandler+0x14>)
 80029de:	0018      	movs	r0, r3
 80029e0:	f000 fe88 	bl	80036f4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CEC_CAN_IRQn 1 */

  /* USER CODE END CEC_CAN_IRQn 1 */
}
 80029e4:	46c0      	nop			; (mov r8, r8)
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	46c0      	nop			; (mov r8, r8)
 80029ec:	20001020 	.word	0x20001020

080029f0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80029f4:	46c0      	nop			; (mov r8, r8)
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd80      	pop	{r7, pc}
	...

080029fc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80029fc:	480d      	ldr	r0, [pc, #52]	; (8002a34 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80029fe:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002a00:	480d      	ldr	r0, [pc, #52]	; (8002a38 <LoopForever+0x6>)
  ldr r1, =_edata
 8002a02:	490e      	ldr	r1, [pc, #56]	; (8002a3c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002a04:	4a0e      	ldr	r2, [pc, #56]	; (8002a40 <LoopForever+0xe>)
  movs r3, #0
 8002a06:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a08:	e002      	b.n	8002a10 <LoopCopyDataInit>

08002a0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a0e:	3304      	adds	r3, #4

08002a10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a14:	d3f9      	bcc.n	8002a0a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a16:	4a0b      	ldr	r2, [pc, #44]	; (8002a44 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002a18:	4c0b      	ldr	r4, [pc, #44]	; (8002a48 <LoopForever+0x16>)
  movs r3, #0
 8002a1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a1c:	e001      	b.n	8002a22 <LoopFillZerobss>

08002a1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a20:	3204      	adds	r2, #4

08002a22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a24:	d3fb      	bcc.n	8002a1e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8002a26:	f7ff ffe3 	bl	80029f0 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8002a2a:	f002 fc1b 	bl	8005264 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002a2e:	f7ff fa75 	bl	8001f1c <main>

08002a32 <LoopForever>:

LoopForever:
    b LoopForever
 8002a32:	e7fe      	b.n	8002a32 <LoopForever>
  ldr   r0, =_estack
 8002a34:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002a38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a3c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8002a40:	0800534c 	.word	0x0800534c
  ldr r2, =_sbss
 8002a44:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8002a48:	200031ac 	.word	0x200031ac

08002a4c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002a4c:	e7fe      	b.n	8002a4c <ADC1_COMP_IRQHandler>
	...

08002a50 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a54:	4b07      	ldr	r3, [pc, #28]	; (8002a74 <HAL_Init+0x24>)
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	4b06      	ldr	r3, [pc, #24]	; (8002a74 <HAL_Init+0x24>)
 8002a5a:	2110      	movs	r1, #16
 8002a5c:	430a      	orrs	r2, r1
 8002a5e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8002a60:	2003      	movs	r0, #3
 8002a62:	f000 f809 	bl	8002a78 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a66:	f7ff fe4d 	bl	8002704 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a6a:	2300      	movs	r3, #0
}
 8002a6c:	0018      	movs	r0, r3
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}
 8002a72:	46c0      	nop			; (mov r8, r8)
 8002a74:	40022000 	.word	0x40022000

08002a78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a78:	b590      	push	{r4, r7, lr}
 8002a7a:	b083      	sub	sp, #12
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a80:	4b14      	ldr	r3, [pc, #80]	; (8002ad4 <HAL_InitTick+0x5c>)
 8002a82:	681c      	ldr	r4, [r3, #0]
 8002a84:	4b14      	ldr	r3, [pc, #80]	; (8002ad8 <HAL_InitTick+0x60>)
 8002a86:	781b      	ldrb	r3, [r3, #0]
 8002a88:	0019      	movs	r1, r3
 8002a8a:	23fa      	movs	r3, #250	; 0xfa
 8002a8c:	0098      	lsls	r0, r3, #2
 8002a8e:	f7fd fb39 	bl	8000104 <__udivsi3>
 8002a92:	0003      	movs	r3, r0
 8002a94:	0019      	movs	r1, r3
 8002a96:	0020      	movs	r0, r4
 8002a98:	f7fd fb34 	bl	8000104 <__udivsi3>
 8002a9c:	0003      	movs	r3, r0
 8002a9e:	0018      	movs	r0, r3
 8002aa0:	f001 f923 	bl	8003cea <HAL_SYSTICK_Config>
 8002aa4:	1e03      	subs	r3, r0, #0
 8002aa6:	d001      	beq.n	8002aac <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	e00f      	b.n	8002acc <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2b03      	cmp	r3, #3
 8002ab0:	d80b      	bhi.n	8002aca <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ab2:	6879      	ldr	r1, [r7, #4]
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	425b      	negs	r3, r3
 8002ab8:	2200      	movs	r2, #0
 8002aba:	0018      	movs	r0, r3
 8002abc:	f001 f8ec 	bl	8003c98 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ac0:	4b06      	ldr	r3, [pc, #24]	; (8002adc <HAL_InitTick+0x64>)
 8002ac2:	687a      	ldr	r2, [r7, #4]
 8002ac4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	e000      	b.n	8002acc <HAL_InitTick+0x54>
    return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
}
 8002acc:	0018      	movs	r0, r3
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	b003      	add	sp, #12
 8002ad2:	bd90      	pop	{r4, r7, pc}
 8002ad4:	20000000 	.word	0x20000000
 8002ad8:	20000008 	.word	0x20000008
 8002adc:	20000004 	.word	0x20000004

08002ae0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ae4:	4b05      	ldr	r3, [pc, #20]	; (8002afc <HAL_IncTick+0x1c>)
 8002ae6:	781b      	ldrb	r3, [r3, #0]
 8002ae8:	001a      	movs	r2, r3
 8002aea:	4b05      	ldr	r3, [pc, #20]	; (8002b00 <HAL_IncTick+0x20>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	18d2      	adds	r2, r2, r3
 8002af0:	4b03      	ldr	r3, [pc, #12]	; (8002b00 <HAL_IncTick+0x20>)
 8002af2:	601a      	str	r2, [r3, #0]
}
 8002af4:	46c0      	nop			; (mov r8, r8)
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	46c0      	nop			; (mov r8, r8)
 8002afc:	20000008 	.word	0x20000008
 8002b00:	200031a8 	.word	0x200031a8

08002b04 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	af00      	add	r7, sp, #0
  return uwTick;
 8002b08:	4b02      	ldr	r3, [pc, #8]	; (8002b14 <HAL_GetTick+0x10>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
}
 8002b0c:	0018      	movs	r0, r3
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}
 8002b12:	46c0      	nop			; (mov r8, r8)
 8002b14:	200031a8 	.word	0x200031a8

08002b18 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b084      	sub	sp, #16
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b20:	f7ff fff0 	bl	8002b04 <HAL_GetTick>
 8002b24:	0003      	movs	r3, r0
 8002b26:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	3301      	adds	r3, #1
 8002b30:	d005      	beq.n	8002b3e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b32:	4b0a      	ldr	r3, [pc, #40]	; (8002b5c <HAL_Delay+0x44>)
 8002b34:	781b      	ldrb	r3, [r3, #0]
 8002b36:	001a      	movs	r2, r3
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	189b      	adds	r3, r3, r2
 8002b3c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002b3e:	46c0      	nop			; (mov r8, r8)
 8002b40:	f7ff ffe0 	bl	8002b04 <HAL_GetTick>
 8002b44:	0002      	movs	r2, r0
 8002b46:	68bb      	ldr	r3, [r7, #8]
 8002b48:	1ad3      	subs	r3, r2, r3
 8002b4a:	68fa      	ldr	r2, [r7, #12]
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d8f7      	bhi.n	8002b40 <HAL_Delay+0x28>
  {
  }
}
 8002b50:	46c0      	nop			; (mov r8, r8)
 8002b52:	46c0      	nop			; (mov r8, r8)
 8002b54:	46bd      	mov	sp, r7
 8002b56:	b004      	add	sp, #16
 8002b58:	bd80      	pop	{r7, pc}
 8002b5a:	46c0      	nop			; (mov r8, r8)
 8002b5c:	20000008 	.word	0x20000008

08002b60 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b084      	sub	sp, #16
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b68:	230f      	movs	r3, #15
 8002b6a:	18fb      	adds	r3, r7, r3
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8002b70:	2300      	movs	r3, #0
 8002b72:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d101      	bne.n	8002b7e <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	e125      	b.n	8002dca <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d10a      	bne.n	8002b9c <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2200      	movs	r2, #0
 8002b8a:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2234      	movs	r2, #52	; 0x34
 8002b90:	2100      	movs	r1, #0
 8002b92:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	0018      	movs	r0, r3
 8002b98:	f7ff fdd8 	bl	800274c <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ba0:	2210      	movs	r2, #16
 8002ba2:	4013      	ands	r3, r2
 8002ba4:	d000      	beq.n	8002ba8 <HAL_ADC_Init+0x48>
 8002ba6:	e103      	b.n	8002db0 <HAL_ADC_Init+0x250>
 8002ba8:	230f      	movs	r3, #15
 8002baa:	18fb      	adds	r3, r7, r3
 8002bac:	781b      	ldrb	r3, [r3, #0]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d000      	beq.n	8002bb4 <HAL_ADC_Init+0x54>
 8002bb2:	e0fd      	b.n	8002db0 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	689b      	ldr	r3, [r3, #8]
 8002bba:	2204      	movs	r2, #4
 8002bbc:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8002bbe:	d000      	beq.n	8002bc2 <HAL_ADC_Init+0x62>
 8002bc0:	e0f6      	b.n	8002db0 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bc6:	4a83      	ldr	r2, [pc, #524]	; (8002dd4 <HAL_ADC_Init+0x274>)
 8002bc8:	4013      	ands	r3, r2
 8002bca:	2202      	movs	r2, #2
 8002bcc:	431a      	orrs	r2, r3
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	689b      	ldr	r3, [r3, #8]
 8002bd8:	2203      	movs	r2, #3
 8002bda:	4013      	ands	r3, r2
 8002bdc:	2b01      	cmp	r3, #1
 8002bde:	d112      	bne.n	8002c06 <HAL_ADC_Init+0xa6>
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	2201      	movs	r2, #1
 8002be8:	4013      	ands	r3, r2
 8002bea:	2b01      	cmp	r3, #1
 8002bec:	d009      	beq.n	8002c02 <HAL_ADC_Init+0xa2>
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	68da      	ldr	r2, [r3, #12]
 8002bf4:	2380      	movs	r3, #128	; 0x80
 8002bf6:	021b      	lsls	r3, r3, #8
 8002bf8:	401a      	ands	r2, r3
 8002bfa:	2380      	movs	r3, #128	; 0x80
 8002bfc:	021b      	lsls	r3, r3, #8
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	d101      	bne.n	8002c06 <HAL_ADC_Init+0xa6>
 8002c02:	2301      	movs	r3, #1
 8002c04:	e000      	b.n	8002c08 <HAL_ADC_Init+0xa8>
 8002c06:	2300      	movs	r3, #0
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d116      	bne.n	8002c3a <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	68db      	ldr	r3, [r3, #12]
 8002c12:	2218      	movs	r2, #24
 8002c14:	4393      	bics	r3, r2
 8002c16:	0019      	movs	r1, r3
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	689a      	ldr	r2, [r3, #8]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	430a      	orrs	r2, r1
 8002c22:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	691b      	ldr	r3, [r3, #16]
 8002c2a:	009b      	lsls	r3, r3, #2
 8002c2c:	0899      	lsrs	r1, r3, #2
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	685a      	ldr	r2, [r3, #4]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	430a      	orrs	r2, r1
 8002c38:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	68da      	ldr	r2, [r3, #12]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4964      	ldr	r1, [pc, #400]	; (8002dd8 <HAL_ADC_Init+0x278>)
 8002c46:	400a      	ands	r2, r1
 8002c48:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	7e1b      	ldrb	r3, [r3, #24]
 8002c4e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	7e5b      	ldrb	r3, [r3, #25]
 8002c54:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002c56:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	7e9b      	ldrb	r3, [r3, #26]
 8002c5c:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002c5e:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c64:	2b01      	cmp	r3, #1
 8002c66:	d002      	beq.n	8002c6e <HAL_ADC_Init+0x10e>
 8002c68:	2380      	movs	r3, #128	; 0x80
 8002c6a:	015b      	lsls	r3, r3, #5
 8002c6c:	e000      	b.n	8002c70 <HAL_ADC_Init+0x110>
 8002c6e:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002c70:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8002c76:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	691b      	ldr	r3, [r3, #16]
 8002c7c:	2b02      	cmp	r3, #2
 8002c7e:	d101      	bne.n	8002c84 <HAL_ADC_Init+0x124>
 8002c80:	2304      	movs	r3, #4
 8002c82:	e000      	b.n	8002c86 <HAL_ADC_Init+0x126>
 8002c84:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8002c86:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2124      	movs	r1, #36	; 0x24
 8002c8c:	5c5b      	ldrb	r3, [r3, r1]
 8002c8e:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8002c90:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002c92:	68ba      	ldr	r2, [r7, #8]
 8002c94:	4313      	orrs	r3, r2
 8002c96:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	7edb      	ldrb	r3, [r3, #27]
 8002c9c:	2b01      	cmp	r3, #1
 8002c9e:	d115      	bne.n	8002ccc <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	7e9b      	ldrb	r3, [r3, #26]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d105      	bne.n	8002cb4 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	2280      	movs	r2, #128	; 0x80
 8002cac:	0252      	lsls	r2, r2, #9
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	60bb      	str	r3, [r7, #8]
 8002cb2:	e00b      	b.n	8002ccc <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cb8:	2220      	movs	r2, #32
 8002cba:	431a      	orrs	r2, r3
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cc4:	2201      	movs	r2, #1
 8002cc6:	431a      	orrs	r2, r3
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	69da      	ldr	r2, [r3, #28]
 8002cd0:	23c2      	movs	r3, #194	; 0xc2
 8002cd2:	33ff      	adds	r3, #255	; 0xff
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	d007      	beq.n	8002ce8 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	68ba      	ldr	r2, [r7, #8]
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	68d9      	ldr	r1, [r3, #12]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	68ba      	ldr	r2, [r7, #8]
 8002cf4:	430a      	orrs	r2, r1
 8002cf6:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002cfc:	2380      	movs	r3, #128	; 0x80
 8002cfe:	055b      	lsls	r3, r3, #21
 8002d00:	429a      	cmp	r2, r3
 8002d02:	d01b      	beq.n	8002d3c <HAL_ADC_Init+0x1dc>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d08:	2b01      	cmp	r3, #1
 8002d0a:	d017      	beq.n	8002d3c <HAL_ADC_Init+0x1dc>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d10:	2b02      	cmp	r3, #2
 8002d12:	d013      	beq.n	8002d3c <HAL_ADC_Init+0x1dc>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d18:	2b03      	cmp	r3, #3
 8002d1a:	d00f      	beq.n	8002d3c <HAL_ADC_Init+0x1dc>
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d20:	2b04      	cmp	r3, #4
 8002d22:	d00b      	beq.n	8002d3c <HAL_ADC_Init+0x1dc>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d28:	2b05      	cmp	r3, #5
 8002d2a:	d007      	beq.n	8002d3c <HAL_ADC_Init+0x1dc>
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d30:	2b06      	cmp	r3, #6
 8002d32:	d003      	beq.n	8002d3c <HAL_ADC_Init+0x1dc>
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d38:	2b07      	cmp	r3, #7
 8002d3a:	d112      	bne.n	8002d62 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	695a      	ldr	r2, [r3, #20]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	2107      	movs	r1, #7
 8002d48:	438a      	bics	r2, r1
 8002d4a:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	6959      	ldr	r1, [r3, #20]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d56:	2207      	movs	r2, #7
 8002d58:	401a      	ands	r2, r3
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	430a      	orrs	r2, r1
 8002d60:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	68db      	ldr	r3, [r3, #12]
 8002d68:	4a1c      	ldr	r2, [pc, #112]	; (8002ddc <HAL_ADC_Init+0x27c>)
 8002d6a:	4013      	ands	r3, r2
 8002d6c:	68ba      	ldr	r2, [r7, #8]
 8002d6e:	429a      	cmp	r2, r3
 8002d70:	d10b      	bne.n	8002d8a <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2200      	movs	r2, #0
 8002d76:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d7c:	2203      	movs	r2, #3
 8002d7e:	4393      	bics	r3, r2
 8002d80:	2201      	movs	r2, #1
 8002d82:	431a      	orrs	r2, r3
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8002d88:	e01c      	b.n	8002dc4 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d8e:	2212      	movs	r2, #18
 8002d90:	4393      	bics	r3, r2
 8002d92:	2210      	movs	r2, #16
 8002d94:	431a      	orrs	r2, r3
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d9e:	2201      	movs	r2, #1
 8002da0:	431a      	orrs	r2, r3
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8002da6:	230f      	movs	r3, #15
 8002da8:	18fb      	adds	r3, r7, r3
 8002daa:	2201      	movs	r2, #1
 8002dac:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8002dae:	e009      	b.n	8002dc4 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002db4:	2210      	movs	r2, #16
 8002db6:	431a      	orrs	r2, r3
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8002dbc:	230f      	movs	r3, #15
 8002dbe:	18fb      	adds	r3, r7, r3
 8002dc0:	2201      	movs	r2, #1
 8002dc2:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002dc4:	230f      	movs	r3, #15
 8002dc6:	18fb      	adds	r3, r7, r3
 8002dc8:	781b      	ldrb	r3, [r3, #0]
}
 8002dca:	0018      	movs	r0, r3
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	b004      	add	sp, #16
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	46c0      	nop			; (mov r8, r8)
 8002dd4:	fffffefd 	.word	0xfffffefd
 8002dd8:	fffe0219 	.word	0xfffe0219
 8002ddc:	833fffe7 	.word	0x833fffe7

08002de0 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b084      	sub	sp, #16
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
 8002de8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002dea:	230f      	movs	r3, #15
 8002dec:	18fb      	adds	r3, r7, r3
 8002dee:	2200      	movs	r2, #0
 8002df0:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8002df2:	2300      	movs	r3, #0
 8002df4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002dfa:	2380      	movs	r3, #128	; 0x80
 8002dfc:	055b      	lsls	r3, r3, #21
 8002dfe:	429a      	cmp	r2, r3
 8002e00:	d011      	beq.n	8002e26 <HAL_ADC_ConfigChannel+0x46>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e06:	2b01      	cmp	r3, #1
 8002e08:	d00d      	beq.n	8002e26 <HAL_ADC_ConfigChannel+0x46>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e0e:	2b02      	cmp	r3, #2
 8002e10:	d009      	beq.n	8002e26 <HAL_ADC_ConfigChannel+0x46>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e16:	2b03      	cmp	r3, #3
 8002e18:	d005      	beq.n	8002e26 <HAL_ADC_ConfigChannel+0x46>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e1e:	2b04      	cmp	r3, #4
 8002e20:	d001      	beq.n	8002e26 <HAL_ADC_ConfigChannel+0x46>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2234      	movs	r2, #52	; 0x34
 8002e2a:	5c9b      	ldrb	r3, [r3, r2]
 8002e2c:	2b01      	cmp	r3, #1
 8002e2e:	d101      	bne.n	8002e34 <HAL_ADC_ConfigChannel+0x54>
 8002e30:	2302      	movs	r3, #2
 8002e32:	e0d0      	b.n	8002fd6 <HAL_ADC_ConfigChannel+0x1f6>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2234      	movs	r2, #52	; 0x34
 8002e38:	2101      	movs	r1, #1
 8002e3a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	689b      	ldr	r3, [r3, #8]
 8002e42:	2204      	movs	r2, #4
 8002e44:	4013      	ands	r3, r2
 8002e46:	d000      	beq.n	8002e4a <HAL_ADC_ConfigChannel+0x6a>
 8002e48:	e0b4      	b.n	8002fb4 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	4a64      	ldr	r2, [pc, #400]	; (8002fe0 <HAL_ADC_ConfigChannel+0x200>)
 8002e50:	4293      	cmp	r3, r2
 8002e52:	d100      	bne.n	8002e56 <HAL_ADC_ConfigChannel+0x76>
 8002e54:	e082      	b.n	8002f5c <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	2201      	movs	r2, #1
 8002e62:	409a      	lsls	r2, r3
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	430a      	orrs	r2, r1
 8002e6a:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e70:	2380      	movs	r3, #128	; 0x80
 8002e72:	055b      	lsls	r3, r3, #21
 8002e74:	429a      	cmp	r2, r3
 8002e76:	d037      	beq.n	8002ee8 <HAL_ADC_ConfigChannel+0x108>
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e7c:	2b01      	cmp	r3, #1
 8002e7e:	d033      	beq.n	8002ee8 <HAL_ADC_ConfigChannel+0x108>
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e84:	2b02      	cmp	r3, #2
 8002e86:	d02f      	beq.n	8002ee8 <HAL_ADC_ConfigChannel+0x108>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e8c:	2b03      	cmp	r3, #3
 8002e8e:	d02b      	beq.n	8002ee8 <HAL_ADC_ConfigChannel+0x108>
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e94:	2b04      	cmp	r3, #4
 8002e96:	d027      	beq.n	8002ee8 <HAL_ADC_ConfigChannel+0x108>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e9c:	2b05      	cmp	r3, #5
 8002e9e:	d023      	beq.n	8002ee8 <HAL_ADC_ConfigChannel+0x108>
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ea4:	2b06      	cmp	r3, #6
 8002ea6:	d01f      	beq.n	8002ee8 <HAL_ADC_ConfigChannel+0x108>
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eac:	2b07      	cmp	r3, #7
 8002eae:	d01b      	beq.n	8002ee8 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	689a      	ldr	r2, [r3, #8]
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	695b      	ldr	r3, [r3, #20]
 8002eba:	2107      	movs	r1, #7
 8002ebc:	400b      	ands	r3, r1
 8002ebe:	429a      	cmp	r2, r3
 8002ec0:	d012      	beq.n	8002ee8 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	695a      	ldr	r2, [r3, #20]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	2107      	movs	r1, #7
 8002ece:	438a      	bics	r2, r1
 8002ed0:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	6959      	ldr	r1, [r3, #20]
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	689b      	ldr	r3, [r3, #8]
 8002edc:	2207      	movs	r2, #7
 8002ede:	401a      	ands	r2, r3
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	430a      	orrs	r2, r1
 8002ee6:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	2b10      	cmp	r3, #16
 8002eee:	d007      	beq.n	8002f00 <HAL_ADC_ConfigChannel+0x120>
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	2b11      	cmp	r3, #17
 8002ef6:	d003      	beq.n	8002f00 <HAL_ADC_ConfigChannel+0x120>
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	2b12      	cmp	r3, #18
 8002efe:	d163      	bne.n	8002fc8 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8002f00:	4b38      	ldr	r3, [pc, #224]	; (8002fe4 <HAL_ADC_ConfigChannel+0x204>)
 8002f02:	6819      	ldr	r1, [r3, #0]
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	2b10      	cmp	r3, #16
 8002f0a:	d009      	beq.n	8002f20 <HAL_ADC_ConfigChannel+0x140>
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	2b11      	cmp	r3, #17
 8002f12:	d102      	bne.n	8002f1a <HAL_ADC_ConfigChannel+0x13a>
 8002f14:	2380      	movs	r3, #128	; 0x80
 8002f16:	03db      	lsls	r3, r3, #15
 8002f18:	e004      	b.n	8002f24 <HAL_ADC_ConfigChannel+0x144>
 8002f1a:	2380      	movs	r3, #128	; 0x80
 8002f1c:	045b      	lsls	r3, r3, #17
 8002f1e:	e001      	b.n	8002f24 <HAL_ADC_ConfigChannel+0x144>
 8002f20:	2380      	movs	r3, #128	; 0x80
 8002f22:	041b      	lsls	r3, r3, #16
 8002f24:	4a2f      	ldr	r2, [pc, #188]	; (8002fe4 <HAL_ADC_ConfigChannel+0x204>)
 8002f26:	430b      	orrs	r3, r1
 8002f28:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	2b10      	cmp	r3, #16
 8002f30:	d14a      	bne.n	8002fc8 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002f32:	4b2d      	ldr	r3, [pc, #180]	; (8002fe8 <HAL_ADC_ConfigChannel+0x208>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	492d      	ldr	r1, [pc, #180]	; (8002fec <HAL_ADC_ConfigChannel+0x20c>)
 8002f38:	0018      	movs	r0, r3
 8002f3a:	f7fd f8e3 	bl	8000104 <__udivsi3>
 8002f3e:	0003      	movs	r3, r0
 8002f40:	001a      	movs	r2, r3
 8002f42:	0013      	movs	r3, r2
 8002f44:	009b      	lsls	r3, r3, #2
 8002f46:	189b      	adds	r3, r3, r2
 8002f48:	005b      	lsls	r3, r3, #1
 8002f4a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002f4c:	e002      	b.n	8002f54 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	3b01      	subs	r3, #1
 8002f52:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002f54:	68bb      	ldr	r3, [r7, #8]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d1f9      	bne.n	8002f4e <HAL_ADC_ConfigChannel+0x16e>
 8002f5a:	e035      	b.n	8002fc8 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	2101      	movs	r1, #1
 8002f68:	4099      	lsls	r1, r3
 8002f6a:	000b      	movs	r3, r1
 8002f6c:	43d9      	mvns	r1, r3
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	400a      	ands	r2, r1
 8002f74:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	2b10      	cmp	r3, #16
 8002f7c:	d007      	beq.n	8002f8e <HAL_ADC_ConfigChannel+0x1ae>
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	2b11      	cmp	r3, #17
 8002f84:	d003      	beq.n	8002f8e <HAL_ADC_ConfigChannel+0x1ae>
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	2b12      	cmp	r3, #18
 8002f8c:	d11c      	bne.n	8002fc8 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8002f8e:	4b15      	ldr	r3, [pc, #84]	; (8002fe4 <HAL_ADC_ConfigChannel+0x204>)
 8002f90:	6819      	ldr	r1, [r3, #0]
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	2b10      	cmp	r3, #16
 8002f98:	d007      	beq.n	8002faa <HAL_ADC_ConfigChannel+0x1ca>
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	2b11      	cmp	r3, #17
 8002fa0:	d101      	bne.n	8002fa6 <HAL_ADC_ConfigChannel+0x1c6>
 8002fa2:	4b13      	ldr	r3, [pc, #76]	; (8002ff0 <HAL_ADC_ConfigChannel+0x210>)
 8002fa4:	e002      	b.n	8002fac <HAL_ADC_ConfigChannel+0x1cc>
 8002fa6:	4b13      	ldr	r3, [pc, #76]	; (8002ff4 <HAL_ADC_ConfigChannel+0x214>)
 8002fa8:	e000      	b.n	8002fac <HAL_ADC_ConfigChannel+0x1cc>
 8002faa:	4b13      	ldr	r3, [pc, #76]	; (8002ff8 <HAL_ADC_ConfigChannel+0x218>)
 8002fac:	4a0d      	ldr	r2, [pc, #52]	; (8002fe4 <HAL_ADC_ConfigChannel+0x204>)
 8002fae:	400b      	ands	r3, r1
 8002fb0:	6013      	str	r3, [r2, #0]
 8002fb2:	e009      	b.n	8002fc8 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fb8:	2220      	movs	r2, #32
 8002fba:	431a      	orrs	r2, r3
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8002fc0:	230f      	movs	r3, #15
 8002fc2:	18fb      	adds	r3, r7, r3
 8002fc4:	2201      	movs	r2, #1
 8002fc6:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2234      	movs	r2, #52	; 0x34
 8002fcc:	2100      	movs	r1, #0
 8002fce:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8002fd0:	230f      	movs	r3, #15
 8002fd2:	18fb      	adds	r3, r7, r3
 8002fd4:	781b      	ldrb	r3, [r3, #0]
}
 8002fd6:	0018      	movs	r0, r3
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	b004      	add	sp, #16
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	46c0      	nop			; (mov r8, r8)
 8002fe0:	00001001 	.word	0x00001001
 8002fe4:	40012708 	.word	0x40012708
 8002fe8:	20000000 	.word	0x20000000
 8002fec:	000f4240 	.word	0x000f4240
 8002ff0:	ffbfffff 	.word	0xffbfffff
 8002ff4:	feffffff 	.word	0xfeffffff
 8002ff8:	ff7fffff 	.word	0xff7fffff

08002ffc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b084      	sub	sp, #16
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d101      	bne.n	800300e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	e0f0      	b.n	80031f0 <HAL_CAN_Init+0x1f4>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2220      	movs	r2, #32
 8003012:	5c9b      	ldrb	r3, [r3, r2]
 8003014:	b2db      	uxtb	r3, r3
 8003016:	2b00      	cmp	r3, #0
 8003018:	d103      	bne.n	8003022 <HAL_CAN_Init+0x26>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	0018      	movs	r0, r3
 800301e:	f7ff fbdb 	bl	80027d8 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	681a      	ldr	r2, [r3, #0]
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	2101      	movs	r1, #1
 800302e:	430a      	orrs	r2, r1
 8003030:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003032:	f7ff fd67 	bl	8002b04 <HAL_GetTick>
 8003036:	0003      	movs	r3, r0
 8003038:	60fb      	str	r3, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800303a:	e013      	b.n	8003064 <HAL_CAN_Init+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800303c:	f7ff fd62 	bl	8002b04 <HAL_GetTick>
 8003040:	0002      	movs	r2, r0
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	1ad3      	subs	r3, r2, r3
 8003046:	2b0a      	cmp	r3, #10
 8003048:	d90c      	bls.n	8003064 <HAL_CAN_Init+0x68>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800304e:	2280      	movs	r2, #128	; 0x80
 8003050:	0292      	lsls	r2, r2, #10
 8003052:	431a      	orrs	r2, r3
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2220      	movs	r2, #32
 800305c:	2105      	movs	r1, #5
 800305e:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8003060:	2301      	movs	r3, #1
 8003062:	e0c5      	b.n	80031f0 <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	2201      	movs	r2, #1
 800306c:	4013      	ands	r3, r2
 800306e:	d0e5      	beq.n	800303c <HAL_CAN_Init+0x40>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	681a      	ldr	r2, [r3, #0]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	2102      	movs	r1, #2
 800307c:	438a      	bics	r2, r1
 800307e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003080:	f7ff fd40 	bl	8002b04 <HAL_GetTick>
 8003084:	0003      	movs	r3, r0
 8003086:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003088:	e013      	b.n	80030b2 <HAL_CAN_Init+0xb6>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800308a:	f7ff fd3b 	bl	8002b04 <HAL_GetTick>
 800308e:	0002      	movs	r2, r0
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	1ad3      	subs	r3, r2, r3
 8003094:	2b0a      	cmp	r3, #10
 8003096:	d90c      	bls.n	80030b2 <HAL_CAN_Init+0xb6>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800309c:	2280      	movs	r2, #128	; 0x80
 800309e:	0292      	lsls	r2, r2, #10
 80030a0:	431a      	orrs	r2, r3
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2220      	movs	r2, #32
 80030aa:	2105      	movs	r1, #5
 80030ac:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e09e      	b.n	80031f0 <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	2202      	movs	r2, #2
 80030ba:	4013      	ands	r3, r2
 80030bc:	d1e5      	bne.n	800308a <HAL_CAN_Init+0x8e>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	7e1b      	ldrb	r3, [r3, #24]
 80030c2:	2b01      	cmp	r3, #1
 80030c4:	d108      	bne.n	80030d8 <HAL_CAN_Init+0xdc>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	681a      	ldr	r2, [r3, #0]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	2180      	movs	r1, #128	; 0x80
 80030d2:	430a      	orrs	r2, r1
 80030d4:	601a      	str	r2, [r3, #0]
 80030d6:	e007      	b.n	80030e8 <HAL_CAN_Init+0xec>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	681a      	ldr	r2, [r3, #0]
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	2180      	movs	r1, #128	; 0x80
 80030e4:	438a      	bics	r2, r1
 80030e6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	7e5b      	ldrb	r3, [r3, #25]
 80030ec:	2b01      	cmp	r3, #1
 80030ee:	d108      	bne.n	8003102 <HAL_CAN_Init+0x106>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	2140      	movs	r1, #64	; 0x40
 80030fc:	430a      	orrs	r2, r1
 80030fe:	601a      	str	r2, [r3, #0]
 8003100:	e007      	b.n	8003112 <HAL_CAN_Init+0x116>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	681a      	ldr	r2, [r3, #0]
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	2140      	movs	r1, #64	; 0x40
 800310e:	438a      	bics	r2, r1
 8003110:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	7e9b      	ldrb	r3, [r3, #26]
 8003116:	2b01      	cmp	r3, #1
 8003118:	d108      	bne.n	800312c <HAL_CAN_Init+0x130>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	2120      	movs	r1, #32
 8003126:	430a      	orrs	r2, r1
 8003128:	601a      	str	r2, [r3, #0]
 800312a:	e007      	b.n	800313c <HAL_CAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	681a      	ldr	r2, [r3, #0]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	2120      	movs	r1, #32
 8003138:	438a      	bics	r2, r1
 800313a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	7edb      	ldrb	r3, [r3, #27]
 8003140:	2b01      	cmp	r3, #1
 8003142:	d108      	bne.n	8003156 <HAL_CAN_Init+0x15a>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	2110      	movs	r1, #16
 8003150:	438a      	bics	r2, r1
 8003152:	601a      	str	r2, [r3, #0]
 8003154:	e007      	b.n	8003166 <HAL_CAN_Init+0x16a>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	681a      	ldr	r2, [r3, #0]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	2110      	movs	r1, #16
 8003162:	430a      	orrs	r2, r1
 8003164:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	7f1b      	ldrb	r3, [r3, #28]
 800316a:	2b01      	cmp	r3, #1
 800316c:	d108      	bne.n	8003180 <HAL_CAN_Init+0x184>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	681a      	ldr	r2, [r3, #0]
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	2108      	movs	r1, #8
 800317a:	430a      	orrs	r2, r1
 800317c:	601a      	str	r2, [r3, #0]
 800317e:	e007      	b.n	8003190 <HAL_CAN_Init+0x194>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	681a      	ldr	r2, [r3, #0]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	2108      	movs	r1, #8
 800318c:	438a      	bics	r2, r1
 800318e:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	7f5b      	ldrb	r3, [r3, #29]
 8003194:	2b01      	cmp	r3, #1
 8003196:	d108      	bne.n	80031aa <HAL_CAN_Init+0x1ae>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	2104      	movs	r1, #4
 80031a4:	430a      	orrs	r2, r1
 80031a6:	601a      	str	r2, [r3, #0]
 80031a8:	e007      	b.n	80031ba <HAL_CAN_Init+0x1be>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	2104      	movs	r1, #4
 80031b6:	438a      	bics	r2, r1
 80031b8:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	689a      	ldr	r2, [r3, #8]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	68db      	ldr	r3, [r3, #12]
 80031c2:	431a      	orrs	r2, r3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	691b      	ldr	r3, [r3, #16]
 80031c8:	431a      	orrs	r2, r3
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	695b      	ldr	r3, [r3, #20]
 80031ce:	431a      	orrs	r2, r3
 80031d0:	0011      	movs	r1, r2
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	1e5a      	subs	r2, r3, #1
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	430a      	orrs	r2, r1
 80031de:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2200      	movs	r2, #0
 80031e4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2220      	movs	r2, #32
 80031ea:	2101      	movs	r1, #1
 80031ec:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80031ee:	2300      	movs	r3, #0
}
 80031f0:	0018      	movs	r0, r3
 80031f2:	46bd      	mov	sp, r7
 80031f4:	b004      	add	sp, #16
 80031f6:	bd80      	pop	{r7, pc}

080031f8 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b086      	sub	sp, #24
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
 8003200:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003208:	2013      	movs	r0, #19
 800320a:	183b      	adds	r3, r7, r0
 800320c:	687a      	ldr	r2, [r7, #4]
 800320e:	2120      	movs	r1, #32
 8003210:	5c52      	ldrb	r2, [r2, r1]
 8003212:	701a      	strb	r2, [r3, #0]

  if ((state == HAL_CAN_STATE_READY) ||
 8003214:	0002      	movs	r2, r0
 8003216:	18bb      	adds	r3, r7, r2
 8003218:	781b      	ldrb	r3, [r3, #0]
 800321a:	2b01      	cmp	r3, #1
 800321c:	d004      	beq.n	8003228 <HAL_CAN_ConfigFilter+0x30>
 800321e:	18bb      	adds	r3, r7, r2
 8003220:	781b      	ldrb	r3, [r3, #0]
 8003222:	2b02      	cmp	r3, #2
 8003224:	d000      	beq.n	8003228 <HAL_CAN_ConfigFilter+0x30>
 8003226:	e0cd      	b.n	80033c4 <HAL_CAN_ConfigFilter+0x1cc>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003228:	697a      	ldr	r2, [r7, #20]
 800322a:	2380      	movs	r3, #128	; 0x80
 800322c:	009b      	lsls	r3, r3, #2
 800322e:	58d3      	ldr	r3, [r2, r3]
 8003230:	2201      	movs	r2, #1
 8003232:	431a      	orrs	r2, r3
 8003234:	0011      	movs	r1, r2
 8003236:	697a      	ldr	r2, [r7, #20]
 8003238:	2380      	movs	r3, #128	; 0x80
 800323a:	009b      	lsls	r3, r3, #2
 800323c:	50d1      	str	r1, [r2, r3]

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	695b      	ldr	r3, [r3, #20]
 8003242:	221f      	movs	r2, #31
 8003244:	4013      	ands	r3, r2
 8003246:	2201      	movs	r2, #1
 8003248:	409a      	lsls	r2, r3
 800324a:	0013      	movs	r3, r2
 800324c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800324e:	697a      	ldr	r2, [r7, #20]
 8003250:	2387      	movs	r3, #135	; 0x87
 8003252:	009b      	lsls	r3, r3, #2
 8003254:	58d3      	ldr	r3, [r2, r3]
 8003256:	68fa      	ldr	r2, [r7, #12]
 8003258:	43d2      	mvns	r2, r2
 800325a:	401a      	ands	r2, r3
 800325c:	0011      	movs	r1, r2
 800325e:	697a      	ldr	r2, [r7, #20]
 8003260:	2387      	movs	r3, #135	; 0x87
 8003262:	009b      	lsls	r3, r3, #2
 8003264:	50d1      	str	r1, [r2, r3]

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	69db      	ldr	r3, [r3, #28]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d129      	bne.n	80032c2 <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800326e:	697a      	ldr	r2, [r7, #20]
 8003270:	2383      	movs	r3, #131	; 0x83
 8003272:	009b      	lsls	r3, r3, #2
 8003274:	58d3      	ldr	r3, [r2, r3]
 8003276:	68fa      	ldr	r2, [r7, #12]
 8003278:	43d2      	mvns	r2, r2
 800327a:	401a      	ands	r2, r3
 800327c:	0011      	movs	r1, r2
 800327e:	697a      	ldr	r2, [r7, #20]
 8003280:	2383      	movs	r3, #131	; 0x83
 8003282:	009b      	lsls	r3, r3, #2
 8003284:	50d1      	str	r1, [r2, r3]

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	68db      	ldr	r3, [r3, #12]
 800328a:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	041b      	lsls	r3, r3, #16
 8003292:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003298:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	3248      	adds	r2, #72	; 0x48
 800329e:	00d2      	lsls	r2, r2, #3
 80032a0:	50d1      	str	r1, [r2, r3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	689b      	ldr	r3, [r3, #8]
 80032a6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	041b      	lsls	r3, r3, #16
 80032ae:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80032b4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80032b6:	6979      	ldr	r1, [r7, #20]
 80032b8:	3348      	adds	r3, #72	; 0x48
 80032ba:	00db      	lsls	r3, r3, #3
 80032bc:	18cb      	adds	r3, r1, r3
 80032be:	3304      	adds	r3, #4
 80032c0:	601a      	str	r2, [r3, #0]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	69db      	ldr	r3, [r3, #28]
 80032c6:	2b01      	cmp	r3, #1
 80032c8:	d128      	bne.n	800331c <HAL_CAN_ConfigFilter+0x124>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80032ca:	697a      	ldr	r2, [r7, #20]
 80032cc:	2383      	movs	r3, #131	; 0x83
 80032ce:	009b      	lsls	r3, r3, #2
 80032d0:	58d2      	ldr	r2, [r2, r3]
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	431a      	orrs	r2, r3
 80032d6:	0011      	movs	r1, r2
 80032d8:	697a      	ldr	r2, [r7, #20]
 80032da:	2383      	movs	r3, #131	; 0x83
 80032dc:	009b      	lsls	r3, r3, #2
 80032de:	50d1      	str	r1, [r2, r3]

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	041b      	lsls	r3, r3, #16
 80032ec:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80032f2:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80032f4:	697b      	ldr	r3, [r7, #20]
 80032f6:	3248      	adds	r2, #72	; 0x48
 80032f8:	00d2      	lsls	r2, r2, #3
 80032fa:	50d1      	str	r1, [r2, r3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	689b      	ldr	r3, [r3, #8]
 8003300:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	68db      	ldr	r3, [r3, #12]
 8003306:	041b      	lsls	r3, r3, #16
 8003308:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800330e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003310:	6979      	ldr	r1, [r7, #20]
 8003312:	3348      	adds	r3, #72	; 0x48
 8003314:	00db      	lsls	r3, r3, #3
 8003316:	18cb      	adds	r3, r1, r3
 8003318:	3304      	adds	r3, #4
 800331a:	601a      	str	r2, [r3, #0]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	699b      	ldr	r3, [r3, #24]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d10c      	bne.n	800333e <HAL_CAN_ConfigFilter+0x146>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003324:	697a      	ldr	r2, [r7, #20]
 8003326:	2381      	movs	r3, #129	; 0x81
 8003328:	009b      	lsls	r3, r3, #2
 800332a:	58d3      	ldr	r3, [r2, r3]
 800332c:	68fa      	ldr	r2, [r7, #12]
 800332e:	43d2      	mvns	r2, r2
 8003330:	401a      	ands	r2, r3
 8003332:	0011      	movs	r1, r2
 8003334:	697a      	ldr	r2, [r7, #20]
 8003336:	2381      	movs	r3, #129	; 0x81
 8003338:	009b      	lsls	r3, r3, #2
 800333a:	50d1      	str	r1, [r2, r3]
 800333c:	e00a      	b.n	8003354 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800333e:	697a      	ldr	r2, [r7, #20]
 8003340:	2381      	movs	r3, #129	; 0x81
 8003342:	009b      	lsls	r3, r3, #2
 8003344:	58d2      	ldr	r2, [r2, r3]
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	431a      	orrs	r2, r3
 800334a:	0011      	movs	r1, r2
 800334c:	697a      	ldr	r2, [r7, #20]
 800334e:	2381      	movs	r3, #129	; 0x81
 8003350:	009b      	lsls	r3, r3, #2
 8003352:	50d1      	str	r1, [r2, r3]
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	691b      	ldr	r3, [r3, #16]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d10c      	bne.n	8003376 <HAL_CAN_ConfigFilter+0x17e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800335c:	697a      	ldr	r2, [r7, #20]
 800335e:	2385      	movs	r3, #133	; 0x85
 8003360:	009b      	lsls	r3, r3, #2
 8003362:	58d3      	ldr	r3, [r2, r3]
 8003364:	68fa      	ldr	r2, [r7, #12]
 8003366:	43d2      	mvns	r2, r2
 8003368:	401a      	ands	r2, r3
 800336a:	0011      	movs	r1, r2
 800336c:	697a      	ldr	r2, [r7, #20]
 800336e:	2385      	movs	r3, #133	; 0x85
 8003370:	009b      	lsls	r3, r3, #2
 8003372:	50d1      	str	r1, [r2, r3]
 8003374:	e00a      	b.n	800338c <HAL_CAN_ConfigFilter+0x194>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003376:	697a      	ldr	r2, [r7, #20]
 8003378:	2385      	movs	r3, #133	; 0x85
 800337a:	009b      	lsls	r3, r3, #2
 800337c:	58d2      	ldr	r2, [r2, r3]
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	431a      	orrs	r2, r3
 8003382:	0011      	movs	r1, r2
 8003384:	697a      	ldr	r2, [r7, #20]
 8003386:	2385      	movs	r3, #133	; 0x85
 8003388:	009b      	lsls	r3, r3, #2
 800338a:	50d1      	str	r1, [r2, r3]
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	6a1b      	ldr	r3, [r3, #32]
 8003390:	2b01      	cmp	r3, #1
 8003392:	d10a      	bne.n	80033aa <HAL_CAN_ConfigFilter+0x1b2>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003394:	697a      	ldr	r2, [r7, #20]
 8003396:	2387      	movs	r3, #135	; 0x87
 8003398:	009b      	lsls	r3, r3, #2
 800339a:	58d2      	ldr	r2, [r2, r3]
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	431a      	orrs	r2, r3
 80033a0:	0011      	movs	r1, r2
 80033a2:	697a      	ldr	r2, [r7, #20]
 80033a4:	2387      	movs	r3, #135	; 0x87
 80033a6:	009b      	lsls	r3, r3, #2
 80033a8:	50d1      	str	r1, [r2, r3]
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80033aa:	697a      	ldr	r2, [r7, #20]
 80033ac:	2380      	movs	r3, #128	; 0x80
 80033ae:	009b      	lsls	r3, r3, #2
 80033b0:	58d3      	ldr	r3, [r2, r3]
 80033b2:	2201      	movs	r2, #1
 80033b4:	4393      	bics	r3, r2
 80033b6:	0019      	movs	r1, r3
 80033b8:	697a      	ldr	r2, [r7, #20]
 80033ba:	2380      	movs	r3, #128	; 0x80
 80033bc:	009b      	lsls	r3, r3, #2
 80033be:	50d1      	str	r1, [r2, r3]

    /* Return function status */
    return HAL_OK;
 80033c0:	2300      	movs	r3, #0
 80033c2:	e007      	b.n	80033d4 <HAL_CAN_ConfigFilter+0x1dc>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033c8:	2280      	movs	r2, #128	; 0x80
 80033ca:	02d2      	lsls	r2, r2, #11
 80033cc:	431a      	orrs	r2, r3
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80033d2:	2301      	movs	r3, #1
  }
}
 80033d4:	0018      	movs	r0, r3
 80033d6:	46bd      	mov	sp, r7
 80033d8:	b006      	add	sp, #24
 80033da:	bd80      	pop	{r7, pc}

080033dc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b084      	sub	sp, #16
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2220      	movs	r2, #32
 80033e8:	5c9b      	ldrb	r3, [r3, r2]
 80033ea:	b2db      	uxtb	r3, r3
 80033ec:	2b01      	cmp	r3, #1
 80033ee:	d12f      	bne.n	8003450 <HAL_CAN_Start+0x74>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2220      	movs	r2, #32
 80033f4:	2102      	movs	r1, #2
 80033f6:	5499      	strb	r1, [r3, r2]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	681a      	ldr	r2, [r3, #0]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	2101      	movs	r1, #1
 8003404:	438a      	bics	r2, r1
 8003406:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003408:	f7ff fb7c 	bl	8002b04 <HAL_GetTick>
 800340c:	0003      	movs	r3, r0
 800340e:	60fb      	str	r3, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003410:	e013      	b.n	800343a <HAL_CAN_Start+0x5e>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003412:	f7ff fb77 	bl	8002b04 <HAL_GetTick>
 8003416:	0002      	movs	r2, r0
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	1ad3      	subs	r3, r2, r3
 800341c:	2b0a      	cmp	r3, #10
 800341e:	d90c      	bls.n	800343a <HAL_CAN_Start+0x5e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003424:	2280      	movs	r2, #128	; 0x80
 8003426:	0292      	lsls	r2, r2, #10
 8003428:	431a      	orrs	r2, r3
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2220      	movs	r2, #32
 8003432:	2105      	movs	r1, #5
 8003434:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003436:	2301      	movs	r3, #1
 8003438:	e012      	b.n	8003460 <HAL_CAN_Start+0x84>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	2201      	movs	r2, #1
 8003442:	4013      	ands	r3, r2
 8003444:	d1e5      	bne.n	8003412 <HAL_CAN_Start+0x36>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2200      	movs	r2, #0
 800344a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800344c:	2300      	movs	r3, #0
 800344e:	e007      	b.n	8003460 <HAL_CAN_Start+0x84>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003454:	2280      	movs	r2, #128	; 0x80
 8003456:	0312      	lsls	r2, r2, #12
 8003458:	431a      	orrs	r2, r3
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800345e:	2301      	movs	r3, #1
  }
}
 8003460:	0018      	movs	r0, r3
 8003462:	46bd      	mov	sp, r7
 8003464:	b004      	add	sp, #16
 8003466:	bd80      	pop	{r7, pc}

08003468 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b086      	sub	sp, #24
 800346c:	af00      	add	r7, sp, #0
 800346e:	60f8      	str	r0, [r7, #12]
 8003470:	60b9      	str	r1, [r7, #8]
 8003472:	607a      	str	r2, [r7, #4]
 8003474:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003476:	2017      	movs	r0, #23
 8003478:	183b      	adds	r3, r7, r0
 800347a:	68fa      	ldr	r2, [r7, #12]
 800347c:	2120      	movs	r1, #32
 800347e:	5c52      	ldrb	r2, [r2, r1]
 8003480:	701a      	strb	r2, [r3, #0]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003482:	0002      	movs	r2, r0
 8003484:	18bb      	adds	r3, r7, r2
 8003486:	781b      	ldrb	r3, [r3, #0]
 8003488:	2b01      	cmp	r3, #1
 800348a:	d004      	beq.n	8003496 <HAL_CAN_GetRxMessage+0x2e>
 800348c:	18bb      	adds	r3, r7, r2
 800348e:	781b      	ldrb	r3, [r3, #0]
 8003490:	2b02      	cmp	r3, #2
 8003492:	d000      	beq.n	8003496 <HAL_CAN_GetRxMessage+0x2e>
 8003494:	e0f8      	b.n	8003688 <HAL_CAN_GetRxMessage+0x220>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003496:	68bb      	ldr	r3, [r7, #8]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d10e      	bne.n	80034ba <HAL_CAN_GetRxMessage+0x52>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	68db      	ldr	r3, [r3, #12]
 80034a2:	2203      	movs	r2, #3
 80034a4:	4013      	ands	r3, r2
 80034a6:	d117      	bne.n	80034d8 <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ac:	2280      	movs	r2, #128	; 0x80
 80034ae:	0392      	lsls	r2, r2, #14
 80034b0:	431a      	orrs	r2, r3
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	e0ee      	b.n	8003698 <HAL_CAN_GetRxMessage+0x230>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	691b      	ldr	r3, [r3, #16]
 80034c0:	2203      	movs	r2, #3
 80034c2:	4013      	ands	r3, r2
 80034c4:	d108      	bne.n	80034d8 <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ca:	2280      	movs	r2, #128	; 0x80
 80034cc:	0392      	lsls	r2, r2, #14
 80034ce:	431a      	orrs	r2, r3
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80034d4:	2301      	movs	r3, #1
 80034d6:	e0df      	b.n	8003698 <HAL_CAN_GetRxMessage+0x230>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	68ba      	ldr	r2, [r7, #8]
 80034de:	321b      	adds	r2, #27
 80034e0:	0112      	lsls	r2, r2, #4
 80034e2:	58d3      	ldr	r3, [r2, r3]
 80034e4:	2204      	movs	r2, #4
 80034e6:	401a      	ands	r2, r3
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	689b      	ldr	r3, [r3, #8]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d10b      	bne.n	800350c <HAL_CAN_GetRxMessage+0xa4>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	68ba      	ldr	r2, [r7, #8]
 80034fa:	321b      	adds	r2, #27
 80034fc:	0112      	lsls	r2, r2, #4
 80034fe:	58d3      	ldr	r3, [r2, r3]
 8003500:	0d5b      	lsrs	r3, r3, #21
 8003502:	055b      	lsls	r3, r3, #21
 8003504:	0d5a      	lsrs	r2, r3, #21
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	601a      	str	r2, [r3, #0]
 800350a:	e00a      	b.n	8003522 <HAL_CAN_GetRxMessage+0xba>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	68ba      	ldr	r2, [r7, #8]
 8003512:	321b      	adds	r2, #27
 8003514:	0112      	lsls	r2, r2, #4
 8003516:	58d3      	ldr	r3, [r2, r3]
 8003518:	08db      	lsrs	r3, r3, #3
 800351a:	00db      	lsls	r3, r3, #3
 800351c:	08da      	lsrs	r2, r3, #3
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	68ba      	ldr	r2, [r7, #8]
 8003528:	321b      	adds	r2, #27
 800352a:	0112      	lsls	r2, r2, #4
 800352c:	58d3      	ldr	r3, [r2, r3]
 800352e:	2202      	movs	r2, #2
 8003530:	401a      	ands	r2, r3
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	331b      	adds	r3, #27
 800353e:	011b      	lsls	r3, r3, #4
 8003540:	18d3      	adds	r3, r2, r3
 8003542:	3304      	adds	r3, #4
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	220f      	movs	r2, #15
 8003548:	401a      	ands	r2, r3
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681a      	ldr	r2, [r3, #0]
 8003552:	68bb      	ldr	r3, [r7, #8]
 8003554:	331b      	adds	r3, #27
 8003556:	011b      	lsls	r3, r3, #4
 8003558:	18d3      	adds	r3, r2, r3
 800355a:	3304      	adds	r3, #4
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	0a1b      	lsrs	r3, r3, #8
 8003560:	22ff      	movs	r2, #255	; 0xff
 8003562:	401a      	ands	r2, r3
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681a      	ldr	r2, [r3, #0]
 800356c:	68bb      	ldr	r3, [r7, #8]
 800356e:	331b      	adds	r3, #27
 8003570:	011b      	lsls	r3, r3, #4
 8003572:	18d3      	adds	r3, r2, r3
 8003574:	3304      	adds	r3, #4
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	0c1b      	lsrs	r3, r3, #16
 800357a:	041b      	lsls	r3, r3, #16
 800357c:	0c1a      	lsrs	r2, r3, #16
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	6819      	ldr	r1, [r3, #0]
 8003586:	68ba      	ldr	r2, [r7, #8]
 8003588:	23dc      	movs	r3, #220	; 0xdc
 800358a:	005b      	lsls	r3, r3, #1
 800358c:	0112      	lsls	r2, r2, #4
 800358e:	188a      	adds	r2, r1, r2
 8003590:	18d3      	adds	r3, r2, r3
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	b2da      	uxtb	r2, r3
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	6819      	ldr	r1, [r3, #0]
 800359e:	68ba      	ldr	r2, [r7, #8]
 80035a0:	23dc      	movs	r3, #220	; 0xdc
 80035a2:	005b      	lsls	r3, r3, #1
 80035a4:	0112      	lsls	r2, r2, #4
 80035a6:	188a      	adds	r2, r1, r2
 80035a8:	18d3      	adds	r3, r2, r3
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	0a1a      	lsrs	r2, r3, #8
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	3301      	adds	r3, #1
 80035b2:	b2d2      	uxtb	r2, r2
 80035b4:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	6819      	ldr	r1, [r3, #0]
 80035ba:	68ba      	ldr	r2, [r7, #8]
 80035bc:	23dc      	movs	r3, #220	; 0xdc
 80035be:	005b      	lsls	r3, r3, #1
 80035c0:	0112      	lsls	r2, r2, #4
 80035c2:	188a      	adds	r2, r1, r2
 80035c4:	18d3      	adds	r3, r2, r3
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	0c1a      	lsrs	r2, r3, #16
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	3302      	adds	r3, #2
 80035ce:	b2d2      	uxtb	r2, r2
 80035d0:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	6819      	ldr	r1, [r3, #0]
 80035d6:	68ba      	ldr	r2, [r7, #8]
 80035d8:	23dc      	movs	r3, #220	; 0xdc
 80035da:	005b      	lsls	r3, r3, #1
 80035dc:	0112      	lsls	r2, r2, #4
 80035de:	188a      	adds	r2, r1, r2
 80035e0:	18d3      	adds	r3, r2, r3
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	0e1a      	lsrs	r2, r3, #24
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	3303      	adds	r3, #3
 80035ea:	b2d2      	uxtb	r2, r2
 80035ec:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	6819      	ldr	r1, [r3, #0]
 80035f2:	68ba      	ldr	r2, [r7, #8]
 80035f4:	23de      	movs	r3, #222	; 0xde
 80035f6:	005b      	lsls	r3, r3, #1
 80035f8:	0112      	lsls	r2, r2, #4
 80035fa:	188a      	adds	r2, r1, r2
 80035fc:	18d3      	adds	r3, r2, r3
 80035fe:	681a      	ldr	r2, [r3, #0]
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	3304      	adds	r3, #4
 8003604:	b2d2      	uxtb	r2, r2
 8003606:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	6819      	ldr	r1, [r3, #0]
 800360c:	68ba      	ldr	r2, [r7, #8]
 800360e:	23de      	movs	r3, #222	; 0xde
 8003610:	005b      	lsls	r3, r3, #1
 8003612:	0112      	lsls	r2, r2, #4
 8003614:	188a      	adds	r2, r1, r2
 8003616:	18d3      	adds	r3, r2, r3
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	0a1a      	lsrs	r2, r3, #8
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	3305      	adds	r3, #5
 8003620:	b2d2      	uxtb	r2, r2
 8003622:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	6819      	ldr	r1, [r3, #0]
 8003628:	68ba      	ldr	r2, [r7, #8]
 800362a:	23de      	movs	r3, #222	; 0xde
 800362c:	005b      	lsls	r3, r3, #1
 800362e:	0112      	lsls	r2, r2, #4
 8003630:	188a      	adds	r2, r1, r2
 8003632:	18d3      	adds	r3, r2, r3
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	0c1a      	lsrs	r2, r3, #16
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	3306      	adds	r3, #6
 800363c:	b2d2      	uxtb	r2, r2
 800363e:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	6819      	ldr	r1, [r3, #0]
 8003644:	68ba      	ldr	r2, [r7, #8]
 8003646:	23de      	movs	r3, #222	; 0xde
 8003648:	005b      	lsls	r3, r3, #1
 800364a:	0112      	lsls	r2, r2, #4
 800364c:	188a      	adds	r2, r1, r2
 800364e:	18d3      	adds	r3, r2, r3
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	0e1a      	lsrs	r2, r3, #24
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	3307      	adds	r3, #7
 8003658:	b2d2      	uxtb	r2, r2
 800365a:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d108      	bne.n	8003674 <HAL_CAN_GetRxMessage+0x20c>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	68da      	ldr	r2, [r3, #12]
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	2120      	movs	r1, #32
 800366e:	430a      	orrs	r2, r1
 8003670:	60da      	str	r2, [r3, #12]
 8003672:	e007      	b.n	8003684 <HAL_CAN_GetRxMessage+0x21c>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	691a      	ldr	r2, [r3, #16]
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	2120      	movs	r1, #32
 8003680:	430a      	orrs	r2, r1
 8003682:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003684:	2300      	movs	r3, #0
 8003686:	e007      	b.n	8003698 <HAL_CAN_GetRxMessage+0x230>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800368c:	2280      	movs	r2, #128	; 0x80
 800368e:	02d2      	lsls	r2, r2, #11
 8003690:	431a      	orrs	r2, r3
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003696:	2301      	movs	r3, #1
  }
}
 8003698:	0018      	movs	r0, r3
 800369a:	46bd      	mov	sp, r7
 800369c:	b006      	add	sp, #24
 800369e:	bd80      	pop	{r7, pc}

080036a0 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b084      	sub	sp, #16
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
 80036a8:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80036aa:	200f      	movs	r0, #15
 80036ac:	183b      	adds	r3, r7, r0
 80036ae:	687a      	ldr	r2, [r7, #4]
 80036b0:	2120      	movs	r1, #32
 80036b2:	5c52      	ldrb	r2, [r2, r1]
 80036b4:	701a      	strb	r2, [r3, #0]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80036b6:	0002      	movs	r2, r0
 80036b8:	18bb      	adds	r3, r7, r2
 80036ba:	781b      	ldrb	r3, [r3, #0]
 80036bc:	2b01      	cmp	r3, #1
 80036be:	d003      	beq.n	80036c8 <HAL_CAN_ActivateNotification+0x28>
 80036c0:	18bb      	adds	r3, r7, r2
 80036c2:	781b      	ldrb	r3, [r3, #0]
 80036c4:	2b02      	cmp	r3, #2
 80036c6:	d109      	bne.n	80036dc <HAL_CAN_ActivateNotification+0x3c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	6959      	ldr	r1, [r3, #20]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	683a      	ldr	r2, [r7, #0]
 80036d4:	430a      	orrs	r2, r1
 80036d6:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80036d8:	2300      	movs	r3, #0
 80036da:	e007      	b.n	80036ec <HAL_CAN_ActivateNotification+0x4c>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036e0:	2280      	movs	r2, #128	; 0x80
 80036e2:	02d2      	lsls	r2, r2, #11
 80036e4:	431a      	orrs	r2, r3
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
  }
}
 80036ec:	0018      	movs	r0, r3
 80036ee:	46bd      	mov	sp, r7
 80036f0:	b004      	add	sp, #16
 80036f2:	bd80      	pop	{r7, pc}

080036f4 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b08a      	sub	sp, #40	; 0x28
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80036fc:	2300      	movs	r3, #0
 80036fe:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	695b      	ldr	r3, [r3, #20]
 8003706:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	689b      	ldr	r3, [r3, #8]
 8003716:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	68db      	ldr	r3, [r3, #12]
 800371e:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	691b      	ldr	r3, [r3, #16]
 8003726:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	699b      	ldr	r3, [r3, #24]
 800372e:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003730:	6a3b      	ldr	r3, [r7, #32]
 8003732:	2201      	movs	r2, #1
 8003734:	4013      	ands	r3, r2
 8003736:	d100      	bne.n	800373a <HAL_CAN_IRQHandler+0x46>
 8003738:	e084      	b.n	8003844 <HAL_CAN_IRQHandler+0x150>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800373a:	69bb      	ldr	r3, [r7, #24]
 800373c:	2201      	movs	r2, #1
 800373e:	4013      	ands	r3, r2
 8003740:	d024      	beq.n	800378c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	2201      	movs	r2, #1
 8003748:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800374a:	69bb      	ldr	r3, [r7, #24]
 800374c:	2202      	movs	r2, #2
 800374e:	4013      	ands	r3, r2
 8003750:	d004      	beq.n	800375c <HAL_CAN_IRQHandler+0x68>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	0018      	movs	r0, r3
 8003756:	f000 f981 	bl	8003a5c <HAL_CAN_TxMailbox0CompleteCallback>
 800375a:	e017      	b.n	800378c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800375c:	69bb      	ldr	r3, [r7, #24]
 800375e:	2204      	movs	r2, #4
 8003760:	4013      	ands	r3, r2
 8003762:	d005      	beq.n	8003770 <HAL_CAN_IRQHandler+0x7c>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003766:	2280      	movs	r2, #128	; 0x80
 8003768:	0112      	lsls	r2, r2, #4
 800376a:	4313      	orrs	r3, r2
 800376c:	627b      	str	r3, [r7, #36]	; 0x24
 800376e:	e00d      	b.n	800378c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003770:	69bb      	ldr	r3, [r7, #24]
 8003772:	2208      	movs	r2, #8
 8003774:	4013      	ands	r3, r2
 8003776:	d005      	beq.n	8003784 <HAL_CAN_IRQHandler+0x90>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800377a:	2280      	movs	r2, #128	; 0x80
 800377c:	0152      	lsls	r2, r2, #5
 800377e:	4313      	orrs	r3, r2
 8003780:	627b      	str	r3, [r7, #36]	; 0x24
 8003782:	e003      	b.n	800378c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	0018      	movs	r0, r3
 8003788:	f000 f980 	bl	8003a8c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800378c:	69ba      	ldr	r2, [r7, #24]
 800378e:	2380      	movs	r3, #128	; 0x80
 8003790:	005b      	lsls	r3, r3, #1
 8003792:	4013      	ands	r3, r2
 8003794:	d028      	beq.n	80037e8 <HAL_CAN_IRQHandler+0xf4>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	2280      	movs	r2, #128	; 0x80
 800379c:	0052      	lsls	r2, r2, #1
 800379e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80037a0:	69ba      	ldr	r2, [r7, #24]
 80037a2:	2380      	movs	r3, #128	; 0x80
 80037a4:	009b      	lsls	r3, r3, #2
 80037a6:	4013      	ands	r3, r2
 80037a8:	d004      	beq.n	80037b4 <HAL_CAN_IRQHandler+0xc0>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	0018      	movs	r0, r3
 80037ae:	f000 f95d 	bl	8003a6c <HAL_CAN_TxMailbox1CompleteCallback>
 80037b2:	e019      	b.n	80037e8 <HAL_CAN_IRQHandler+0xf4>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80037b4:	69ba      	ldr	r2, [r7, #24]
 80037b6:	2380      	movs	r3, #128	; 0x80
 80037b8:	00db      	lsls	r3, r3, #3
 80037ba:	4013      	ands	r3, r2
 80037bc:	d005      	beq.n	80037ca <HAL_CAN_IRQHandler+0xd6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80037be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037c0:	2280      	movs	r2, #128	; 0x80
 80037c2:	0192      	lsls	r2, r2, #6
 80037c4:	4313      	orrs	r3, r2
 80037c6:	627b      	str	r3, [r7, #36]	; 0x24
 80037c8:	e00e      	b.n	80037e8 <HAL_CAN_IRQHandler+0xf4>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80037ca:	69ba      	ldr	r2, [r7, #24]
 80037cc:	2380      	movs	r3, #128	; 0x80
 80037ce:	011b      	lsls	r3, r3, #4
 80037d0:	4013      	ands	r3, r2
 80037d2:	d005      	beq.n	80037e0 <HAL_CAN_IRQHandler+0xec>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80037d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037d6:	2280      	movs	r2, #128	; 0x80
 80037d8:	01d2      	lsls	r2, r2, #7
 80037da:	4313      	orrs	r3, r2
 80037dc:	627b      	str	r3, [r7, #36]	; 0x24
 80037de:	e003      	b.n	80037e8 <HAL_CAN_IRQHandler+0xf4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	0018      	movs	r0, r3
 80037e4:	f000 f95a 	bl	8003a9c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80037e8:	69ba      	ldr	r2, [r7, #24]
 80037ea:	2380      	movs	r3, #128	; 0x80
 80037ec:	025b      	lsls	r3, r3, #9
 80037ee:	4013      	ands	r3, r2
 80037f0:	d028      	beq.n	8003844 <HAL_CAN_IRQHandler+0x150>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	2280      	movs	r2, #128	; 0x80
 80037f8:	0252      	lsls	r2, r2, #9
 80037fa:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80037fc:	69ba      	ldr	r2, [r7, #24]
 80037fe:	2380      	movs	r3, #128	; 0x80
 8003800:	029b      	lsls	r3, r3, #10
 8003802:	4013      	ands	r3, r2
 8003804:	d004      	beq.n	8003810 <HAL_CAN_IRQHandler+0x11c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	0018      	movs	r0, r3
 800380a:	f000 f937 	bl	8003a7c <HAL_CAN_TxMailbox2CompleteCallback>
 800380e:	e019      	b.n	8003844 <HAL_CAN_IRQHandler+0x150>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003810:	69ba      	ldr	r2, [r7, #24]
 8003812:	2380      	movs	r3, #128	; 0x80
 8003814:	02db      	lsls	r3, r3, #11
 8003816:	4013      	ands	r3, r2
 8003818:	d005      	beq.n	8003826 <HAL_CAN_IRQHandler+0x132>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800381a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800381c:	2280      	movs	r2, #128	; 0x80
 800381e:	0212      	lsls	r2, r2, #8
 8003820:	4313      	orrs	r3, r2
 8003822:	627b      	str	r3, [r7, #36]	; 0x24
 8003824:	e00e      	b.n	8003844 <HAL_CAN_IRQHandler+0x150>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003826:	69ba      	ldr	r2, [r7, #24]
 8003828:	2380      	movs	r3, #128	; 0x80
 800382a:	031b      	lsls	r3, r3, #12
 800382c:	4013      	ands	r3, r2
 800382e:	d005      	beq.n	800383c <HAL_CAN_IRQHandler+0x148>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003832:	2280      	movs	r2, #128	; 0x80
 8003834:	0252      	lsls	r2, r2, #9
 8003836:	4313      	orrs	r3, r2
 8003838:	627b      	str	r3, [r7, #36]	; 0x24
 800383a:	e003      	b.n	8003844 <HAL_CAN_IRQHandler+0x150>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	0018      	movs	r0, r3
 8003840:	f000 f934 	bl	8003aac <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003844:	6a3b      	ldr	r3, [r7, #32]
 8003846:	2208      	movs	r2, #8
 8003848:	4013      	ands	r3, r2
 800384a:	d00c      	beq.n	8003866 <HAL_CAN_IRQHandler+0x172>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800384c:	697b      	ldr	r3, [r7, #20]
 800384e:	2210      	movs	r2, #16
 8003850:	4013      	ands	r3, r2
 8003852:	d008      	beq.n	8003866 <HAL_CAN_IRQHandler+0x172>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003856:	2280      	movs	r2, #128	; 0x80
 8003858:	0092      	lsls	r2, r2, #2
 800385a:	4313      	orrs	r3, r2
 800385c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	2210      	movs	r2, #16
 8003864:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003866:	6a3b      	ldr	r3, [r7, #32]
 8003868:	2204      	movs	r2, #4
 800386a:	4013      	ands	r3, r2
 800386c:	d00b      	beq.n	8003886 <HAL_CAN_IRQHandler+0x192>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800386e:	697b      	ldr	r3, [r7, #20]
 8003870:	2208      	movs	r2, #8
 8003872:	4013      	ands	r3, r2
 8003874:	d007      	beq.n	8003886 <HAL_CAN_IRQHandler+0x192>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	2208      	movs	r2, #8
 800387c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	0018      	movs	r0, r3
 8003882:	f000 f91b 	bl	8003abc <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003886:	6a3b      	ldr	r3, [r7, #32]
 8003888:	2202      	movs	r2, #2
 800388a:	4013      	ands	r3, r2
 800388c:	d009      	beq.n	80038a2 <HAL_CAN_IRQHandler+0x1ae>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	68db      	ldr	r3, [r3, #12]
 8003894:	2203      	movs	r2, #3
 8003896:	4013      	ands	r3, r2
 8003898:	d003      	beq.n	80038a2 <HAL_CAN_IRQHandler+0x1ae>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	0018      	movs	r0, r3
 800389e:	f7fe fb09 	bl	8001eb4 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80038a2:	6a3b      	ldr	r3, [r7, #32]
 80038a4:	2240      	movs	r2, #64	; 0x40
 80038a6:	4013      	ands	r3, r2
 80038a8:	d00c      	beq.n	80038c4 <HAL_CAN_IRQHandler+0x1d0>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	2210      	movs	r2, #16
 80038ae:	4013      	ands	r3, r2
 80038b0:	d008      	beq.n	80038c4 <HAL_CAN_IRQHandler+0x1d0>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80038b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038b4:	2280      	movs	r2, #128	; 0x80
 80038b6:	00d2      	lsls	r2, r2, #3
 80038b8:	4313      	orrs	r3, r2
 80038ba:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	2210      	movs	r2, #16
 80038c2:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80038c4:	6a3b      	ldr	r3, [r7, #32]
 80038c6:	2220      	movs	r2, #32
 80038c8:	4013      	ands	r3, r2
 80038ca:	d00b      	beq.n	80038e4 <HAL_CAN_IRQHandler+0x1f0>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80038cc:	693b      	ldr	r3, [r7, #16]
 80038ce:	2208      	movs	r2, #8
 80038d0:	4013      	ands	r3, r2
 80038d2:	d007      	beq.n	80038e4 <HAL_CAN_IRQHandler+0x1f0>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	2208      	movs	r2, #8
 80038da:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	0018      	movs	r0, r3
 80038e0:	f000 f8fc 	bl	8003adc <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80038e4:	6a3b      	ldr	r3, [r7, #32]
 80038e6:	2210      	movs	r2, #16
 80038e8:	4013      	ands	r3, r2
 80038ea:	d009      	beq.n	8003900 <HAL_CAN_IRQHandler+0x20c>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	691b      	ldr	r3, [r3, #16]
 80038f2:	2203      	movs	r2, #3
 80038f4:	4013      	ands	r3, r2
 80038f6:	d003      	beq.n	8003900 <HAL_CAN_IRQHandler+0x20c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	0018      	movs	r0, r3
 80038fc:	f000 f8e6 	bl	8003acc <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003900:	6a3a      	ldr	r2, [r7, #32]
 8003902:	2380      	movs	r3, #128	; 0x80
 8003904:	029b      	lsls	r3, r3, #10
 8003906:	4013      	ands	r3, r2
 8003908:	d00b      	beq.n	8003922 <HAL_CAN_IRQHandler+0x22e>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800390a:	69fb      	ldr	r3, [r7, #28]
 800390c:	2210      	movs	r2, #16
 800390e:	4013      	ands	r3, r2
 8003910:	d007      	beq.n	8003922 <HAL_CAN_IRQHandler+0x22e>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	2210      	movs	r2, #16
 8003918:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	0018      	movs	r0, r3
 800391e:	f000 f8e5 	bl	8003aec <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003922:	6a3a      	ldr	r2, [r7, #32]
 8003924:	2380      	movs	r3, #128	; 0x80
 8003926:	025b      	lsls	r3, r3, #9
 8003928:	4013      	ands	r3, r2
 800392a:	d00b      	beq.n	8003944 <HAL_CAN_IRQHandler+0x250>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800392c:	69fb      	ldr	r3, [r7, #28]
 800392e:	2208      	movs	r2, #8
 8003930:	4013      	ands	r3, r2
 8003932:	d007      	beq.n	8003944 <HAL_CAN_IRQHandler+0x250>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	2208      	movs	r2, #8
 800393a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	0018      	movs	r0, r3
 8003940:	f000 f8dc 	bl	8003afc <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003944:	6a3a      	ldr	r2, [r7, #32]
 8003946:	2380      	movs	r3, #128	; 0x80
 8003948:	021b      	lsls	r3, r3, #8
 800394a:	4013      	ands	r3, r2
 800394c:	d100      	bne.n	8003950 <HAL_CAN_IRQHandler+0x25c>
 800394e:	e074      	b.n	8003a3a <HAL_CAN_IRQHandler+0x346>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003950:	69fb      	ldr	r3, [r7, #28]
 8003952:	2204      	movs	r2, #4
 8003954:	4013      	ands	r3, r2
 8003956:	d100      	bne.n	800395a <HAL_CAN_IRQHandler+0x266>
 8003958:	e06b      	b.n	8003a32 <HAL_CAN_IRQHandler+0x33e>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800395a:	6a3a      	ldr	r2, [r7, #32]
 800395c:	2380      	movs	r3, #128	; 0x80
 800395e:	005b      	lsls	r3, r3, #1
 8003960:	4013      	ands	r3, r2
 8003962:	d007      	beq.n	8003974 <HAL_CAN_IRQHandler+0x280>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2201      	movs	r2, #1
 8003968:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800396a:	d003      	beq.n	8003974 <HAL_CAN_IRQHandler+0x280>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800396c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800396e:	2201      	movs	r2, #1
 8003970:	4313      	orrs	r3, r2
 8003972:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003974:	6a3a      	ldr	r2, [r7, #32]
 8003976:	2380      	movs	r3, #128	; 0x80
 8003978:	009b      	lsls	r3, r3, #2
 800397a:	4013      	ands	r3, r2
 800397c:	d007      	beq.n	800398e <HAL_CAN_IRQHandler+0x29a>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	2202      	movs	r2, #2
 8003982:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003984:	d003      	beq.n	800398e <HAL_CAN_IRQHandler+0x29a>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003988:	2202      	movs	r2, #2
 800398a:	4313      	orrs	r3, r2
 800398c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800398e:	6a3a      	ldr	r2, [r7, #32]
 8003990:	2380      	movs	r3, #128	; 0x80
 8003992:	00db      	lsls	r3, r3, #3
 8003994:	4013      	ands	r3, r2
 8003996:	d007      	beq.n	80039a8 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	2204      	movs	r2, #4
 800399c:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800399e:	d003      	beq.n	80039a8 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80039a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039a2:	2204      	movs	r2, #4
 80039a4:	4313      	orrs	r3, r2
 80039a6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80039a8:	6a3a      	ldr	r2, [r7, #32]
 80039aa:	2380      	movs	r3, #128	; 0x80
 80039ac:	011b      	lsls	r3, r3, #4
 80039ae:	4013      	ands	r3, r2
 80039b0:	d03f      	beq.n	8003a32 <HAL_CAN_IRQHandler+0x33e>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	2270      	movs	r2, #112	; 0x70
 80039b6:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80039b8:	d03b      	beq.n	8003a32 <HAL_CAN_IRQHandler+0x33e>
      {
        switch (esrflags & CAN_ESR_LEC)
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	2270      	movs	r2, #112	; 0x70
 80039be:	4013      	ands	r3, r2
 80039c0:	2b60      	cmp	r3, #96	; 0x60
 80039c2:	d027      	beq.n	8003a14 <HAL_CAN_IRQHandler+0x320>
 80039c4:	d82c      	bhi.n	8003a20 <HAL_CAN_IRQHandler+0x32c>
 80039c6:	2b50      	cmp	r3, #80	; 0x50
 80039c8:	d01f      	beq.n	8003a0a <HAL_CAN_IRQHandler+0x316>
 80039ca:	d829      	bhi.n	8003a20 <HAL_CAN_IRQHandler+0x32c>
 80039cc:	2b40      	cmp	r3, #64	; 0x40
 80039ce:	d017      	beq.n	8003a00 <HAL_CAN_IRQHandler+0x30c>
 80039d0:	d826      	bhi.n	8003a20 <HAL_CAN_IRQHandler+0x32c>
 80039d2:	2b30      	cmp	r3, #48	; 0x30
 80039d4:	d00f      	beq.n	80039f6 <HAL_CAN_IRQHandler+0x302>
 80039d6:	d823      	bhi.n	8003a20 <HAL_CAN_IRQHandler+0x32c>
 80039d8:	2b10      	cmp	r3, #16
 80039da:	d002      	beq.n	80039e2 <HAL_CAN_IRQHandler+0x2ee>
 80039dc:	2b20      	cmp	r3, #32
 80039de:	d005      	beq.n	80039ec <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80039e0:	e01e      	b.n	8003a20 <HAL_CAN_IRQHandler+0x32c>
            errorcode |= HAL_CAN_ERROR_STF;
 80039e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039e4:	2208      	movs	r2, #8
 80039e6:	4313      	orrs	r3, r2
 80039e8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80039ea:	e01a      	b.n	8003a22 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_FOR;
 80039ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ee:	2210      	movs	r2, #16
 80039f0:	4313      	orrs	r3, r2
 80039f2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80039f4:	e015      	b.n	8003a22 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_ACK;
 80039f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039f8:	2220      	movs	r2, #32
 80039fa:	4313      	orrs	r3, r2
 80039fc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80039fe:	e010      	b.n	8003a22 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_BR;
 8003a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a02:	2240      	movs	r2, #64	; 0x40
 8003a04:	4313      	orrs	r3, r2
 8003a06:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003a08:	e00b      	b.n	8003a22 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_BD;
 8003a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a0c:	2280      	movs	r2, #128	; 0x80
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003a12:	e006      	b.n	8003a22 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a16:	2280      	movs	r2, #128	; 0x80
 8003a18:	0052      	lsls	r2, r2, #1
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003a1e:	e000      	b.n	8003a22 <HAL_CAN_IRQHandler+0x32e>
            break;
 8003a20:	46c0      	nop			; (mov r8, r8)
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	699a      	ldr	r2, [r3, #24]
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	2170      	movs	r1, #112	; 0x70
 8003a2e:	438a      	bics	r2, r1
 8003a30:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	2204      	movs	r2, #4
 8003a38:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d009      	beq.n	8003a54 <HAL_CAN_IRQHandler+0x360>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a46:	431a      	orrs	r2, r3
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	0018      	movs	r0, r3
 8003a50:	f000 f85c 	bl	8003b0c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003a54:	46c0      	nop			; (mov r8, r8)
 8003a56:	46bd      	mov	sp, r7
 8003a58:	b00a      	add	sp, #40	; 0x28
 8003a5a:	bd80      	pop	{r7, pc}

08003a5c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b082      	sub	sp, #8
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003a64:	46c0      	nop			; (mov r8, r8)
 8003a66:	46bd      	mov	sp, r7
 8003a68:	b002      	add	sp, #8
 8003a6a:	bd80      	pop	{r7, pc}

08003a6c <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b082      	sub	sp, #8
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003a74:	46c0      	nop			; (mov r8, r8)
 8003a76:	46bd      	mov	sp, r7
 8003a78:	b002      	add	sp, #8
 8003a7a:	bd80      	pop	{r7, pc}

08003a7c <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b082      	sub	sp, #8
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003a84:	46c0      	nop			; (mov r8, r8)
 8003a86:	46bd      	mov	sp, r7
 8003a88:	b002      	add	sp, #8
 8003a8a:	bd80      	pop	{r7, pc}

08003a8c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b082      	sub	sp, #8
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003a94:	46c0      	nop			; (mov r8, r8)
 8003a96:	46bd      	mov	sp, r7
 8003a98:	b002      	add	sp, #8
 8003a9a:	bd80      	pop	{r7, pc}

08003a9c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b082      	sub	sp, #8
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003aa4:	46c0      	nop			; (mov r8, r8)
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	b002      	add	sp, #8
 8003aaa:	bd80      	pop	{r7, pc}

08003aac <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b082      	sub	sp, #8
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003ab4:	46c0      	nop			; (mov r8, r8)
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	b002      	add	sp, #8
 8003aba:	bd80      	pop	{r7, pc}

08003abc <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b082      	sub	sp, #8
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003ac4:	46c0      	nop			; (mov r8, r8)
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	b002      	add	sp, #8
 8003aca:	bd80      	pop	{r7, pc}

08003acc <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b082      	sub	sp, #8
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003ad4:	46c0      	nop			; (mov r8, r8)
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	b002      	add	sp, #8
 8003ada:	bd80      	pop	{r7, pc}

08003adc <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b082      	sub	sp, #8
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003ae4:	46c0      	nop			; (mov r8, r8)
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	b002      	add	sp, #8
 8003aea:	bd80      	pop	{r7, pc}

08003aec <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b082      	sub	sp, #8
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003af4:	46c0      	nop			; (mov r8, r8)
 8003af6:	46bd      	mov	sp, r7
 8003af8:	b002      	add	sp, #8
 8003afa:	bd80      	pop	{r7, pc}

08003afc <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b082      	sub	sp, #8
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003b04:	46c0      	nop			; (mov r8, r8)
 8003b06:	46bd      	mov	sp, r7
 8003b08:	b002      	add	sp, #8
 8003b0a:	bd80      	pop	{r7, pc}

08003b0c <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b082      	sub	sp, #8
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003b14:	46c0      	nop			; (mov r8, r8)
 8003b16:	46bd      	mov	sp, r7
 8003b18:	b002      	add	sp, #8
 8003b1a:	bd80      	pop	{r7, pc}

08003b1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b082      	sub	sp, #8
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	0002      	movs	r2, r0
 8003b24:	1dfb      	adds	r3, r7, #7
 8003b26:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003b28:	1dfb      	adds	r3, r7, #7
 8003b2a:	781b      	ldrb	r3, [r3, #0]
 8003b2c:	2b7f      	cmp	r3, #127	; 0x7f
 8003b2e:	d809      	bhi.n	8003b44 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b30:	1dfb      	adds	r3, r7, #7
 8003b32:	781b      	ldrb	r3, [r3, #0]
 8003b34:	001a      	movs	r2, r3
 8003b36:	231f      	movs	r3, #31
 8003b38:	401a      	ands	r2, r3
 8003b3a:	4b04      	ldr	r3, [pc, #16]	; (8003b4c <__NVIC_EnableIRQ+0x30>)
 8003b3c:	2101      	movs	r1, #1
 8003b3e:	4091      	lsls	r1, r2
 8003b40:	000a      	movs	r2, r1
 8003b42:	601a      	str	r2, [r3, #0]
  }
}
 8003b44:	46c0      	nop			; (mov r8, r8)
 8003b46:	46bd      	mov	sp, r7
 8003b48:	b002      	add	sp, #8
 8003b4a:	bd80      	pop	{r7, pc}
 8003b4c:	e000e100 	.word	0xe000e100

08003b50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b50:	b590      	push	{r4, r7, lr}
 8003b52:	b083      	sub	sp, #12
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	0002      	movs	r2, r0
 8003b58:	6039      	str	r1, [r7, #0]
 8003b5a:	1dfb      	adds	r3, r7, #7
 8003b5c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003b5e:	1dfb      	adds	r3, r7, #7
 8003b60:	781b      	ldrb	r3, [r3, #0]
 8003b62:	2b7f      	cmp	r3, #127	; 0x7f
 8003b64:	d828      	bhi.n	8003bb8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003b66:	4a2f      	ldr	r2, [pc, #188]	; (8003c24 <__NVIC_SetPriority+0xd4>)
 8003b68:	1dfb      	adds	r3, r7, #7
 8003b6a:	781b      	ldrb	r3, [r3, #0]
 8003b6c:	b25b      	sxtb	r3, r3
 8003b6e:	089b      	lsrs	r3, r3, #2
 8003b70:	33c0      	adds	r3, #192	; 0xc0
 8003b72:	009b      	lsls	r3, r3, #2
 8003b74:	589b      	ldr	r3, [r3, r2]
 8003b76:	1dfa      	adds	r2, r7, #7
 8003b78:	7812      	ldrb	r2, [r2, #0]
 8003b7a:	0011      	movs	r1, r2
 8003b7c:	2203      	movs	r2, #3
 8003b7e:	400a      	ands	r2, r1
 8003b80:	00d2      	lsls	r2, r2, #3
 8003b82:	21ff      	movs	r1, #255	; 0xff
 8003b84:	4091      	lsls	r1, r2
 8003b86:	000a      	movs	r2, r1
 8003b88:	43d2      	mvns	r2, r2
 8003b8a:	401a      	ands	r2, r3
 8003b8c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	019b      	lsls	r3, r3, #6
 8003b92:	22ff      	movs	r2, #255	; 0xff
 8003b94:	401a      	ands	r2, r3
 8003b96:	1dfb      	adds	r3, r7, #7
 8003b98:	781b      	ldrb	r3, [r3, #0]
 8003b9a:	0018      	movs	r0, r3
 8003b9c:	2303      	movs	r3, #3
 8003b9e:	4003      	ands	r3, r0
 8003ba0:	00db      	lsls	r3, r3, #3
 8003ba2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003ba4:	481f      	ldr	r0, [pc, #124]	; (8003c24 <__NVIC_SetPriority+0xd4>)
 8003ba6:	1dfb      	adds	r3, r7, #7
 8003ba8:	781b      	ldrb	r3, [r3, #0]
 8003baa:	b25b      	sxtb	r3, r3
 8003bac:	089b      	lsrs	r3, r3, #2
 8003bae:	430a      	orrs	r2, r1
 8003bb0:	33c0      	adds	r3, #192	; 0xc0
 8003bb2:	009b      	lsls	r3, r3, #2
 8003bb4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003bb6:	e031      	b.n	8003c1c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003bb8:	4a1b      	ldr	r2, [pc, #108]	; (8003c28 <__NVIC_SetPriority+0xd8>)
 8003bba:	1dfb      	adds	r3, r7, #7
 8003bbc:	781b      	ldrb	r3, [r3, #0]
 8003bbe:	0019      	movs	r1, r3
 8003bc0:	230f      	movs	r3, #15
 8003bc2:	400b      	ands	r3, r1
 8003bc4:	3b08      	subs	r3, #8
 8003bc6:	089b      	lsrs	r3, r3, #2
 8003bc8:	3306      	adds	r3, #6
 8003bca:	009b      	lsls	r3, r3, #2
 8003bcc:	18d3      	adds	r3, r2, r3
 8003bce:	3304      	adds	r3, #4
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	1dfa      	adds	r2, r7, #7
 8003bd4:	7812      	ldrb	r2, [r2, #0]
 8003bd6:	0011      	movs	r1, r2
 8003bd8:	2203      	movs	r2, #3
 8003bda:	400a      	ands	r2, r1
 8003bdc:	00d2      	lsls	r2, r2, #3
 8003bde:	21ff      	movs	r1, #255	; 0xff
 8003be0:	4091      	lsls	r1, r2
 8003be2:	000a      	movs	r2, r1
 8003be4:	43d2      	mvns	r2, r2
 8003be6:	401a      	ands	r2, r3
 8003be8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	019b      	lsls	r3, r3, #6
 8003bee:	22ff      	movs	r2, #255	; 0xff
 8003bf0:	401a      	ands	r2, r3
 8003bf2:	1dfb      	adds	r3, r7, #7
 8003bf4:	781b      	ldrb	r3, [r3, #0]
 8003bf6:	0018      	movs	r0, r3
 8003bf8:	2303      	movs	r3, #3
 8003bfa:	4003      	ands	r3, r0
 8003bfc:	00db      	lsls	r3, r3, #3
 8003bfe:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003c00:	4809      	ldr	r0, [pc, #36]	; (8003c28 <__NVIC_SetPriority+0xd8>)
 8003c02:	1dfb      	adds	r3, r7, #7
 8003c04:	781b      	ldrb	r3, [r3, #0]
 8003c06:	001c      	movs	r4, r3
 8003c08:	230f      	movs	r3, #15
 8003c0a:	4023      	ands	r3, r4
 8003c0c:	3b08      	subs	r3, #8
 8003c0e:	089b      	lsrs	r3, r3, #2
 8003c10:	430a      	orrs	r2, r1
 8003c12:	3306      	adds	r3, #6
 8003c14:	009b      	lsls	r3, r3, #2
 8003c16:	18c3      	adds	r3, r0, r3
 8003c18:	3304      	adds	r3, #4
 8003c1a:	601a      	str	r2, [r3, #0]
}
 8003c1c:	46c0      	nop			; (mov r8, r8)
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	b003      	add	sp, #12
 8003c22:	bd90      	pop	{r4, r7, pc}
 8003c24:	e000e100 	.word	0xe000e100
 8003c28:	e000ed00 	.word	0xe000ed00

08003c2c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003c30:	f3bf 8f4f 	dsb	sy
}
 8003c34:	46c0      	nop			; (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003c36:	4b04      	ldr	r3, [pc, #16]	; (8003c48 <__NVIC_SystemReset+0x1c>)
 8003c38:	4a04      	ldr	r2, [pc, #16]	; (8003c4c <__NVIC_SystemReset+0x20>)
 8003c3a:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8003c3c:	f3bf 8f4f 	dsb	sy
}
 8003c40:	46c0      	nop			; (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003c42:	46c0      	nop			; (mov r8, r8)
 8003c44:	e7fd      	b.n	8003c42 <__NVIC_SystemReset+0x16>
 8003c46:	46c0      	nop			; (mov r8, r8)
 8003c48:	e000ed00 	.word	0xe000ed00
 8003c4c:	05fa0004 	.word	0x05fa0004

08003c50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b082      	sub	sp, #8
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	1e5a      	subs	r2, r3, #1
 8003c5c:	2380      	movs	r3, #128	; 0x80
 8003c5e:	045b      	lsls	r3, r3, #17
 8003c60:	429a      	cmp	r2, r3
 8003c62:	d301      	bcc.n	8003c68 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c64:	2301      	movs	r3, #1
 8003c66:	e010      	b.n	8003c8a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c68:	4b0a      	ldr	r3, [pc, #40]	; (8003c94 <SysTick_Config+0x44>)
 8003c6a:	687a      	ldr	r2, [r7, #4]
 8003c6c:	3a01      	subs	r2, #1
 8003c6e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c70:	2301      	movs	r3, #1
 8003c72:	425b      	negs	r3, r3
 8003c74:	2103      	movs	r1, #3
 8003c76:	0018      	movs	r0, r3
 8003c78:	f7ff ff6a 	bl	8003b50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c7c:	4b05      	ldr	r3, [pc, #20]	; (8003c94 <SysTick_Config+0x44>)
 8003c7e:	2200      	movs	r2, #0
 8003c80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003c82:	4b04      	ldr	r3, [pc, #16]	; (8003c94 <SysTick_Config+0x44>)
 8003c84:	2207      	movs	r2, #7
 8003c86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003c88:	2300      	movs	r3, #0
}
 8003c8a:	0018      	movs	r0, r3
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	b002      	add	sp, #8
 8003c90:	bd80      	pop	{r7, pc}
 8003c92:	46c0      	nop			; (mov r8, r8)
 8003c94:	e000e010 	.word	0xe000e010

08003c98 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b084      	sub	sp, #16
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	60b9      	str	r1, [r7, #8]
 8003ca0:	607a      	str	r2, [r7, #4]
 8003ca2:	210f      	movs	r1, #15
 8003ca4:	187b      	adds	r3, r7, r1
 8003ca6:	1c02      	adds	r2, r0, #0
 8003ca8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8003caa:	68ba      	ldr	r2, [r7, #8]
 8003cac:	187b      	adds	r3, r7, r1
 8003cae:	781b      	ldrb	r3, [r3, #0]
 8003cb0:	b25b      	sxtb	r3, r3
 8003cb2:	0011      	movs	r1, r2
 8003cb4:	0018      	movs	r0, r3
 8003cb6:	f7ff ff4b 	bl	8003b50 <__NVIC_SetPriority>
}
 8003cba:	46c0      	nop			; (mov r8, r8)
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	b004      	add	sp, #16
 8003cc0:	bd80      	pop	{r7, pc}

08003cc2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003cc2:	b580      	push	{r7, lr}
 8003cc4:	b082      	sub	sp, #8
 8003cc6:	af00      	add	r7, sp, #0
 8003cc8:	0002      	movs	r2, r0
 8003cca:	1dfb      	adds	r3, r7, #7
 8003ccc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003cce:	1dfb      	adds	r3, r7, #7
 8003cd0:	781b      	ldrb	r3, [r3, #0]
 8003cd2:	b25b      	sxtb	r3, r3
 8003cd4:	0018      	movs	r0, r3
 8003cd6:	f7ff ff21 	bl	8003b1c <__NVIC_EnableIRQ>
}
 8003cda:	46c0      	nop			; (mov r8, r8)
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	b002      	add	sp, #8
 8003ce0:	bd80      	pop	{r7, pc}

08003ce2 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8003ce2:	b580      	push	{r7, lr}
 8003ce4:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8003ce6:	f7ff ffa1 	bl	8003c2c <__NVIC_SystemReset>

08003cea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003cea:	b580      	push	{r7, lr}
 8003cec:	b082      	sub	sp, #8
 8003cee:	af00      	add	r7, sp, #0
 8003cf0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	0018      	movs	r0, r3
 8003cf6:	f7ff ffab 	bl	8003c50 <SysTick_Config>
 8003cfa:	0003      	movs	r3, r0
}
 8003cfc:	0018      	movs	r0, r3
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	b002      	add	sp, #8
 8003d02:	bd80      	pop	{r7, pc}

08003d04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b086      	sub	sp, #24
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
 8003d0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d12:	e155      	b.n	8003fc0 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	2101      	movs	r1, #1
 8003d1a:	697a      	ldr	r2, [r7, #20]
 8003d1c:	4091      	lsls	r1, r2
 8003d1e:	000a      	movs	r2, r1
 8003d20:	4013      	ands	r3, r2
 8003d22:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d100      	bne.n	8003d2c <HAL_GPIO_Init+0x28>
 8003d2a:	e146      	b.n	8003fba <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	2203      	movs	r2, #3
 8003d32:	4013      	ands	r3, r2
 8003d34:	2b01      	cmp	r3, #1
 8003d36:	d005      	beq.n	8003d44 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	2203      	movs	r2, #3
 8003d3e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003d40:	2b02      	cmp	r3, #2
 8003d42:	d130      	bne.n	8003da6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003d4a:	697b      	ldr	r3, [r7, #20]
 8003d4c:	005b      	lsls	r3, r3, #1
 8003d4e:	2203      	movs	r2, #3
 8003d50:	409a      	lsls	r2, r3
 8003d52:	0013      	movs	r3, r2
 8003d54:	43da      	mvns	r2, r3
 8003d56:	693b      	ldr	r3, [r7, #16]
 8003d58:	4013      	ands	r3, r2
 8003d5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	68da      	ldr	r2, [r3, #12]
 8003d60:	697b      	ldr	r3, [r7, #20]
 8003d62:	005b      	lsls	r3, r3, #1
 8003d64:	409a      	lsls	r2, r3
 8003d66:	0013      	movs	r3, r2
 8003d68:	693a      	ldr	r2, [r7, #16]
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	693a      	ldr	r2, [r7, #16]
 8003d72:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d7a:	2201      	movs	r2, #1
 8003d7c:	697b      	ldr	r3, [r7, #20]
 8003d7e:	409a      	lsls	r2, r3
 8003d80:	0013      	movs	r3, r2
 8003d82:	43da      	mvns	r2, r3
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	4013      	ands	r3, r2
 8003d88:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	685b      	ldr	r3, [r3, #4]
 8003d8e:	091b      	lsrs	r3, r3, #4
 8003d90:	2201      	movs	r2, #1
 8003d92:	401a      	ands	r2, r3
 8003d94:	697b      	ldr	r3, [r7, #20]
 8003d96:	409a      	lsls	r2, r3
 8003d98:	0013      	movs	r3, r2
 8003d9a:	693a      	ldr	r2, [r7, #16]
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	693a      	ldr	r2, [r7, #16]
 8003da4:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	685b      	ldr	r3, [r3, #4]
 8003daa:	2203      	movs	r2, #3
 8003dac:	4013      	ands	r3, r2
 8003dae:	2b03      	cmp	r3, #3
 8003db0:	d017      	beq.n	8003de2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	68db      	ldr	r3, [r3, #12]
 8003db6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003db8:	697b      	ldr	r3, [r7, #20]
 8003dba:	005b      	lsls	r3, r3, #1
 8003dbc:	2203      	movs	r2, #3
 8003dbe:	409a      	lsls	r2, r3
 8003dc0:	0013      	movs	r3, r2
 8003dc2:	43da      	mvns	r2, r3
 8003dc4:	693b      	ldr	r3, [r7, #16]
 8003dc6:	4013      	ands	r3, r2
 8003dc8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	689a      	ldr	r2, [r3, #8]
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	005b      	lsls	r3, r3, #1
 8003dd2:	409a      	lsls	r2, r3
 8003dd4:	0013      	movs	r3, r2
 8003dd6:	693a      	ldr	r2, [r7, #16]
 8003dd8:	4313      	orrs	r3, r2
 8003dda:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	693a      	ldr	r2, [r7, #16]
 8003de0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	2203      	movs	r2, #3
 8003de8:	4013      	ands	r3, r2
 8003dea:	2b02      	cmp	r3, #2
 8003dec:	d123      	bne.n	8003e36 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	08da      	lsrs	r2, r3, #3
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	3208      	adds	r2, #8
 8003df6:	0092      	lsls	r2, r2, #2
 8003df8:	58d3      	ldr	r3, [r2, r3]
 8003dfa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	2207      	movs	r2, #7
 8003e00:	4013      	ands	r3, r2
 8003e02:	009b      	lsls	r3, r3, #2
 8003e04:	220f      	movs	r2, #15
 8003e06:	409a      	lsls	r2, r3
 8003e08:	0013      	movs	r3, r2
 8003e0a:	43da      	mvns	r2, r3
 8003e0c:	693b      	ldr	r3, [r7, #16]
 8003e0e:	4013      	ands	r3, r2
 8003e10:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	691a      	ldr	r2, [r3, #16]
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	2107      	movs	r1, #7
 8003e1a:	400b      	ands	r3, r1
 8003e1c:	009b      	lsls	r3, r3, #2
 8003e1e:	409a      	lsls	r2, r3
 8003e20:	0013      	movs	r3, r2
 8003e22:	693a      	ldr	r2, [r7, #16]
 8003e24:	4313      	orrs	r3, r2
 8003e26:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003e28:	697b      	ldr	r3, [r7, #20]
 8003e2a:	08da      	lsrs	r2, r3, #3
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	3208      	adds	r2, #8
 8003e30:	0092      	lsls	r2, r2, #2
 8003e32:	6939      	ldr	r1, [r7, #16]
 8003e34:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003e3c:	697b      	ldr	r3, [r7, #20]
 8003e3e:	005b      	lsls	r3, r3, #1
 8003e40:	2203      	movs	r2, #3
 8003e42:	409a      	lsls	r2, r3
 8003e44:	0013      	movs	r3, r2
 8003e46:	43da      	mvns	r2, r3
 8003e48:	693b      	ldr	r3, [r7, #16]
 8003e4a:	4013      	ands	r3, r2
 8003e4c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	685b      	ldr	r3, [r3, #4]
 8003e52:	2203      	movs	r2, #3
 8003e54:	401a      	ands	r2, r3
 8003e56:	697b      	ldr	r3, [r7, #20]
 8003e58:	005b      	lsls	r3, r3, #1
 8003e5a:	409a      	lsls	r2, r3
 8003e5c:	0013      	movs	r3, r2
 8003e5e:	693a      	ldr	r2, [r7, #16]
 8003e60:	4313      	orrs	r3, r2
 8003e62:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	693a      	ldr	r2, [r7, #16]
 8003e68:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	685a      	ldr	r2, [r3, #4]
 8003e6e:	23c0      	movs	r3, #192	; 0xc0
 8003e70:	029b      	lsls	r3, r3, #10
 8003e72:	4013      	ands	r3, r2
 8003e74:	d100      	bne.n	8003e78 <HAL_GPIO_Init+0x174>
 8003e76:	e0a0      	b.n	8003fba <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e78:	4b57      	ldr	r3, [pc, #348]	; (8003fd8 <HAL_GPIO_Init+0x2d4>)
 8003e7a:	699a      	ldr	r2, [r3, #24]
 8003e7c:	4b56      	ldr	r3, [pc, #344]	; (8003fd8 <HAL_GPIO_Init+0x2d4>)
 8003e7e:	2101      	movs	r1, #1
 8003e80:	430a      	orrs	r2, r1
 8003e82:	619a      	str	r2, [r3, #24]
 8003e84:	4b54      	ldr	r3, [pc, #336]	; (8003fd8 <HAL_GPIO_Init+0x2d4>)
 8003e86:	699b      	ldr	r3, [r3, #24]
 8003e88:	2201      	movs	r2, #1
 8003e8a:	4013      	ands	r3, r2
 8003e8c:	60bb      	str	r3, [r7, #8]
 8003e8e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003e90:	4a52      	ldr	r2, [pc, #328]	; (8003fdc <HAL_GPIO_Init+0x2d8>)
 8003e92:	697b      	ldr	r3, [r7, #20]
 8003e94:	089b      	lsrs	r3, r3, #2
 8003e96:	3302      	adds	r3, #2
 8003e98:	009b      	lsls	r3, r3, #2
 8003e9a:	589b      	ldr	r3, [r3, r2]
 8003e9c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003e9e:	697b      	ldr	r3, [r7, #20]
 8003ea0:	2203      	movs	r2, #3
 8003ea2:	4013      	ands	r3, r2
 8003ea4:	009b      	lsls	r3, r3, #2
 8003ea6:	220f      	movs	r2, #15
 8003ea8:	409a      	lsls	r2, r3
 8003eaa:	0013      	movs	r3, r2
 8003eac:	43da      	mvns	r2, r3
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	4013      	ands	r3, r2
 8003eb2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003eb4:	687a      	ldr	r2, [r7, #4]
 8003eb6:	2390      	movs	r3, #144	; 0x90
 8003eb8:	05db      	lsls	r3, r3, #23
 8003eba:	429a      	cmp	r2, r3
 8003ebc:	d019      	beq.n	8003ef2 <HAL_GPIO_Init+0x1ee>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	4a47      	ldr	r2, [pc, #284]	; (8003fe0 <HAL_GPIO_Init+0x2dc>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d013      	beq.n	8003eee <HAL_GPIO_Init+0x1ea>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	4a46      	ldr	r2, [pc, #280]	; (8003fe4 <HAL_GPIO_Init+0x2e0>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d00d      	beq.n	8003eea <HAL_GPIO_Init+0x1e6>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	4a45      	ldr	r2, [pc, #276]	; (8003fe8 <HAL_GPIO_Init+0x2e4>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d007      	beq.n	8003ee6 <HAL_GPIO_Init+0x1e2>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	4a44      	ldr	r2, [pc, #272]	; (8003fec <HAL_GPIO_Init+0x2e8>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d101      	bne.n	8003ee2 <HAL_GPIO_Init+0x1de>
 8003ede:	2304      	movs	r3, #4
 8003ee0:	e008      	b.n	8003ef4 <HAL_GPIO_Init+0x1f0>
 8003ee2:	2305      	movs	r3, #5
 8003ee4:	e006      	b.n	8003ef4 <HAL_GPIO_Init+0x1f0>
 8003ee6:	2303      	movs	r3, #3
 8003ee8:	e004      	b.n	8003ef4 <HAL_GPIO_Init+0x1f0>
 8003eea:	2302      	movs	r3, #2
 8003eec:	e002      	b.n	8003ef4 <HAL_GPIO_Init+0x1f0>
 8003eee:	2301      	movs	r3, #1
 8003ef0:	e000      	b.n	8003ef4 <HAL_GPIO_Init+0x1f0>
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	697a      	ldr	r2, [r7, #20]
 8003ef6:	2103      	movs	r1, #3
 8003ef8:	400a      	ands	r2, r1
 8003efa:	0092      	lsls	r2, r2, #2
 8003efc:	4093      	lsls	r3, r2
 8003efe:	693a      	ldr	r2, [r7, #16]
 8003f00:	4313      	orrs	r3, r2
 8003f02:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003f04:	4935      	ldr	r1, [pc, #212]	; (8003fdc <HAL_GPIO_Init+0x2d8>)
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	089b      	lsrs	r3, r3, #2
 8003f0a:	3302      	adds	r3, #2
 8003f0c:	009b      	lsls	r3, r3, #2
 8003f0e:	693a      	ldr	r2, [r7, #16]
 8003f10:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003f12:	4b37      	ldr	r3, [pc, #220]	; (8003ff0 <HAL_GPIO_Init+0x2ec>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	43da      	mvns	r2, r3
 8003f1c:	693b      	ldr	r3, [r7, #16]
 8003f1e:	4013      	ands	r3, r2
 8003f20:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	685a      	ldr	r2, [r3, #4]
 8003f26:	2380      	movs	r3, #128	; 0x80
 8003f28:	025b      	lsls	r3, r3, #9
 8003f2a:	4013      	ands	r3, r2
 8003f2c:	d003      	beq.n	8003f36 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8003f2e:	693a      	ldr	r2, [r7, #16]
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	4313      	orrs	r3, r2
 8003f34:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003f36:	4b2e      	ldr	r3, [pc, #184]	; (8003ff0 <HAL_GPIO_Init+0x2ec>)
 8003f38:	693a      	ldr	r2, [r7, #16]
 8003f3a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8003f3c:	4b2c      	ldr	r3, [pc, #176]	; (8003ff0 <HAL_GPIO_Init+0x2ec>)
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	43da      	mvns	r2, r3
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	4013      	ands	r3, r2
 8003f4a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	685a      	ldr	r2, [r3, #4]
 8003f50:	2380      	movs	r3, #128	; 0x80
 8003f52:	029b      	lsls	r3, r3, #10
 8003f54:	4013      	ands	r3, r2
 8003f56:	d003      	beq.n	8003f60 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8003f58:	693a      	ldr	r2, [r7, #16]
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	4313      	orrs	r3, r2
 8003f5e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003f60:	4b23      	ldr	r3, [pc, #140]	; (8003ff0 <HAL_GPIO_Init+0x2ec>)
 8003f62:	693a      	ldr	r2, [r7, #16]
 8003f64:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003f66:	4b22      	ldr	r3, [pc, #136]	; (8003ff0 <HAL_GPIO_Init+0x2ec>)
 8003f68:	689b      	ldr	r3, [r3, #8]
 8003f6a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	43da      	mvns	r2, r3
 8003f70:	693b      	ldr	r3, [r7, #16]
 8003f72:	4013      	ands	r3, r2
 8003f74:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	685a      	ldr	r2, [r3, #4]
 8003f7a:	2380      	movs	r3, #128	; 0x80
 8003f7c:	035b      	lsls	r3, r3, #13
 8003f7e:	4013      	ands	r3, r2
 8003f80:	d003      	beq.n	8003f8a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003f82:	693a      	ldr	r2, [r7, #16]
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	4313      	orrs	r3, r2
 8003f88:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003f8a:	4b19      	ldr	r3, [pc, #100]	; (8003ff0 <HAL_GPIO_Init+0x2ec>)
 8003f8c:	693a      	ldr	r2, [r7, #16]
 8003f8e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003f90:	4b17      	ldr	r3, [pc, #92]	; (8003ff0 <HAL_GPIO_Init+0x2ec>)
 8003f92:	68db      	ldr	r3, [r3, #12]
 8003f94:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	43da      	mvns	r2, r3
 8003f9a:	693b      	ldr	r3, [r7, #16]
 8003f9c:	4013      	ands	r3, r2
 8003f9e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	685a      	ldr	r2, [r3, #4]
 8003fa4:	2380      	movs	r3, #128	; 0x80
 8003fa6:	039b      	lsls	r3, r3, #14
 8003fa8:	4013      	ands	r3, r2
 8003faa:	d003      	beq.n	8003fb4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003fac:	693a      	ldr	r2, [r7, #16]
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003fb4:	4b0e      	ldr	r3, [pc, #56]	; (8003ff0 <HAL_GPIO_Init+0x2ec>)
 8003fb6:	693a      	ldr	r2, [r7, #16]
 8003fb8:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8003fba:	697b      	ldr	r3, [r7, #20]
 8003fbc:	3301      	adds	r3, #1
 8003fbe:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	681a      	ldr	r2, [r3, #0]
 8003fc4:	697b      	ldr	r3, [r7, #20]
 8003fc6:	40da      	lsrs	r2, r3
 8003fc8:	1e13      	subs	r3, r2, #0
 8003fca:	d000      	beq.n	8003fce <HAL_GPIO_Init+0x2ca>
 8003fcc:	e6a2      	b.n	8003d14 <HAL_GPIO_Init+0x10>
  } 
}
 8003fce:	46c0      	nop			; (mov r8, r8)
 8003fd0:	46c0      	nop			; (mov r8, r8)
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	b006      	add	sp, #24
 8003fd6:	bd80      	pop	{r7, pc}
 8003fd8:	40021000 	.word	0x40021000
 8003fdc:	40010000 	.word	0x40010000
 8003fe0:	48000400 	.word	0x48000400
 8003fe4:	48000800 	.word	0x48000800
 8003fe8:	48000c00 	.word	0x48000c00
 8003fec:	48001000 	.word	0x48001000
 8003ff0:	40010400 	.word	0x40010400

08003ff4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b084      	sub	sp, #16
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
 8003ffc:	000a      	movs	r2, r1
 8003ffe:	1cbb      	adds	r3, r7, #2
 8004000:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	691b      	ldr	r3, [r3, #16]
 8004006:	1cba      	adds	r2, r7, #2
 8004008:	8812      	ldrh	r2, [r2, #0]
 800400a:	4013      	ands	r3, r2
 800400c:	d004      	beq.n	8004018 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800400e:	230f      	movs	r3, #15
 8004010:	18fb      	adds	r3, r7, r3
 8004012:	2201      	movs	r2, #1
 8004014:	701a      	strb	r2, [r3, #0]
 8004016:	e003      	b.n	8004020 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004018:	230f      	movs	r3, #15
 800401a:	18fb      	adds	r3, r7, r3
 800401c:	2200      	movs	r2, #0
 800401e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8004020:	230f      	movs	r3, #15
 8004022:	18fb      	adds	r3, r7, r3
 8004024:	781b      	ldrb	r3, [r3, #0]
  }
 8004026:	0018      	movs	r0, r3
 8004028:	46bd      	mov	sp, r7
 800402a:	b004      	add	sp, #16
 800402c:	bd80      	pop	{r7, pc}

0800402e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800402e:	b580      	push	{r7, lr}
 8004030:	b082      	sub	sp, #8
 8004032:	af00      	add	r7, sp, #0
 8004034:	6078      	str	r0, [r7, #4]
 8004036:	0008      	movs	r0, r1
 8004038:	0011      	movs	r1, r2
 800403a:	1cbb      	adds	r3, r7, #2
 800403c:	1c02      	adds	r2, r0, #0
 800403e:	801a      	strh	r2, [r3, #0]
 8004040:	1c7b      	adds	r3, r7, #1
 8004042:	1c0a      	adds	r2, r1, #0
 8004044:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004046:	1c7b      	adds	r3, r7, #1
 8004048:	781b      	ldrb	r3, [r3, #0]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d004      	beq.n	8004058 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800404e:	1cbb      	adds	r3, r7, #2
 8004050:	881a      	ldrh	r2, [r3, #0]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004056:	e003      	b.n	8004060 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004058:	1cbb      	adds	r3, r7, #2
 800405a:	881a      	ldrh	r2, [r3, #0]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004060:	46c0      	nop			; (mov r8, r8)
 8004062:	46bd      	mov	sp, r7
 8004064:	b002      	add	sp, #8
 8004066:	bd80      	pop	{r7, pc}

08004068 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b082      	sub	sp, #8
 800406c:	af00      	add	r7, sp, #0
 800406e:	0002      	movs	r2, r0
 8004070:	1dbb      	adds	r3, r7, #6
 8004072:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004074:	4b09      	ldr	r3, [pc, #36]	; (800409c <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8004076:	695b      	ldr	r3, [r3, #20]
 8004078:	1dba      	adds	r2, r7, #6
 800407a:	8812      	ldrh	r2, [r2, #0]
 800407c:	4013      	ands	r3, r2
 800407e:	d008      	beq.n	8004092 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004080:	4b06      	ldr	r3, [pc, #24]	; (800409c <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8004082:	1dba      	adds	r2, r7, #6
 8004084:	8812      	ldrh	r2, [r2, #0]
 8004086:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004088:	1dbb      	adds	r3, r7, #6
 800408a:	881b      	ldrh	r3, [r3, #0]
 800408c:	0018      	movs	r0, r3
 800408e:	f7fd ff2d 	bl	8001eec <HAL_GPIO_EXTI_Callback>
  }
}
 8004092:	46c0      	nop			; (mov r8, r8)
 8004094:	46bd      	mov	sp, r7
 8004096:	b002      	add	sp, #8
 8004098:	bd80      	pop	{r7, pc}
 800409a:	46c0      	nop			; (mov r8, r8)
 800409c:	40010400 	.word	0x40010400

080040a0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b088      	sub	sp, #32
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d102      	bne.n	80040b4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80040ae:	2301      	movs	r3, #1
 80040b0:	f000 fb76 	bl	80047a0 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	2201      	movs	r2, #1
 80040ba:	4013      	ands	r3, r2
 80040bc:	d100      	bne.n	80040c0 <HAL_RCC_OscConfig+0x20>
 80040be:	e08e      	b.n	80041de <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80040c0:	4bc5      	ldr	r3, [pc, #788]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	220c      	movs	r2, #12
 80040c6:	4013      	ands	r3, r2
 80040c8:	2b04      	cmp	r3, #4
 80040ca:	d00e      	beq.n	80040ea <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80040cc:	4bc2      	ldr	r3, [pc, #776]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	220c      	movs	r2, #12
 80040d2:	4013      	ands	r3, r2
 80040d4:	2b08      	cmp	r3, #8
 80040d6:	d117      	bne.n	8004108 <HAL_RCC_OscConfig+0x68>
 80040d8:	4bbf      	ldr	r3, [pc, #764]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 80040da:	685a      	ldr	r2, [r3, #4]
 80040dc:	23c0      	movs	r3, #192	; 0xc0
 80040de:	025b      	lsls	r3, r3, #9
 80040e0:	401a      	ands	r2, r3
 80040e2:	2380      	movs	r3, #128	; 0x80
 80040e4:	025b      	lsls	r3, r3, #9
 80040e6:	429a      	cmp	r2, r3
 80040e8:	d10e      	bne.n	8004108 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040ea:	4bbb      	ldr	r3, [pc, #748]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 80040ec:	681a      	ldr	r2, [r3, #0]
 80040ee:	2380      	movs	r3, #128	; 0x80
 80040f0:	029b      	lsls	r3, r3, #10
 80040f2:	4013      	ands	r3, r2
 80040f4:	d100      	bne.n	80040f8 <HAL_RCC_OscConfig+0x58>
 80040f6:	e071      	b.n	80041dc <HAL_RCC_OscConfig+0x13c>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d000      	beq.n	8004102 <HAL_RCC_OscConfig+0x62>
 8004100:	e06c      	b.n	80041dc <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8004102:	2301      	movs	r3, #1
 8004104:	f000 fb4c 	bl	80047a0 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	2b01      	cmp	r3, #1
 800410e:	d107      	bne.n	8004120 <HAL_RCC_OscConfig+0x80>
 8004110:	4bb1      	ldr	r3, [pc, #708]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 8004112:	681a      	ldr	r2, [r3, #0]
 8004114:	4bb0      	ldr	r3, [pc, #704]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 8004116:	2180      	movs	r1, #128	; 0x80
 8004118:	0249      	lsls	r1, r1, #9
 800411a:	430a      	orrs	r2, r1
 800411c:	601a      	str	r2, [r3, #0]
 800411e:	e02f      	b.n	8004180 <HAL_RCC_OscConfig+0xe0>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d10c      	bne.n	8004142 <HAL_RCC_OscConfig+0xa2>
 8004128:	4bab      	ldr	r3, [pc, #684]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 800412a:	681a      	ldr	r2, [r3, #0]
 800412c:	4baa      	ldr	r3, [pc, #680]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 800412e:	49ab      	ldr	r1, [pc, #684]	; (80043dc <HAL_RCC_OscConfig+0x33c>)
 8004130:	400a      	ands	r2, r1
 8004132:	601a      	str	r2, [r3, #0]
 8004134:	4ba8      	ldr	r3, [pc, #672]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 8004136:	681a      	ldr	r2, [r3, #0]
 8004138:	4ba7      	ldr	r3, [pc, #668]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 800413a:	49a9      	ldr	r1, [pc, #676]	; (80043e0 <HAL_RCC_OscConfig+0x340>)
 800413c:	400a      	ands	r2, r1
 800413e:	601a      	str	r2, [r3, #0]
 8004140:	e01e      	b.n	8004180 <HAL_RCC_OscConfig+0xe0>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	2b05      	cmp	r3, #5
 8004148:	d10e      	bne.n	8004168 <HAL_RCC_OscConfig+0xc8>
 800414a:	4ba3      	ldr	r3, [pc, #652]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 800414c:	681a      	ldr	r2, [r3, #0]
 800414e:	4ba2      	ldr	r3, [pc, #648]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 8004150:	2180      	movs	r1, #128	; 0x80
 8004152:	02c9      	lsls	r1, r1, #11
 8004154:	430a      	orrs	r2, r1
 8004156:	601a      	str	r2, [r3, #0]
 8004158:	4b9f      	ldr	r3, [pc, #636]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 800415a:	681a      	ldr	r2, [r3, #0]
 800415c:	4b9e      	ldr	r3, [pc, #632]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 800415e:	2180      	movs	r1, #128	; 0x80
 8004160:	0249      	lsls	r1, r1, #9
 8004162:	430a      	orrs	r2, r1
 8004164:	601a      	str	r2, [r3, #0]
 8004166:	e00b      	b.n	8004180 <HAL_RCC_OscConfig+0xe0>
 8004168:	4b9b      	ldr	r3, [pc, #620]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 800416a:	681a      	ldr	r2, [r3, #0]
 800416c:	4b9a      	ldr	r3, [pc, #616]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 800416e:	499b      	ldr	r1, [pc, #620]	; (80043dc <HAL_RCC_OscConfig+0x33c>)
 8004170:	400a      	ands	r2, r1
 8004172:	601a      	str	r2, [r3, #0]
 8004174:	4b98      	ldr	r3, [pc, #608]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 8004176:	681a      	ldr	r2, [r3, #0]
 8004178:	4b97      	ldr	r3, [pc, #604]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 800417a:	4999      	ldr	r1, [pc, #612]	; (80043e0 <HAL_RCC_OscConfig+0x340>)
 800417c:	400a      	ands	r2, r1
 800417e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d014      	beq.n	80041b2 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004188:	f7fe fcbc 	bl	8002b04 <HAL_GetTick>
 800418c:	0003      	movs	r3, r0
 800418e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004190:	e008      	b.n	80041a4 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004192:	f7fe fcb7 	bl	8002b04 <HAL_GetTick>
 8004196:	0002      	movs	r2, r0
 8004198:	69bb      	ldr	r3, [r7, #24]
 800419a:	1ad3      	subs	r3, r2, r3
 800419c:	2b64      	cmp	r3, #100	; 0x64
 800419e:	d901      	bls.n	80041a4 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 80041a0:	2303      	movs	r3, #3
 80041a2:	e2fd      	b.n	80047a0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041a4:	4b8c      	ldr	r3, [pc, #560]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	2380      	movs	r3, #128	; 0x80
 80041aa:	029b      	lsls	r3, r3, #10
 80041ac:	4013      	ands	r3, r2
 80041ae:	d0f0      	beq.n	8004192 <HAL_RCC_OscConfig+0xf2>
 80041b0:	e015      	b.n	80041de <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041b2:	f7fe fca7 	bl	8002b04 <HAL_GetTick>
 80041b6:	0003      	movs	r3, r0
 80041b8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041ba:	e008      	b.n	80041ce <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80041bc:	f7fe fca2 	bl	8002b04 <HAL_GetTick>
 80041c0:	0002      	movs	r2, r0
 80041c2:	69bb      	ldr	r3, [r7, #24]
 80041c4:	1ad3      	subs	r3, r2, r3
 80041c6:	2b64      	cmp	r3, #100	; 0x64
 80041c8:	d901      	bls.n	80041ce <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 80041ca:	2303      	movs	r3, #3
 80041cc:	e2e8      	b.n	80047a0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041ce:	4b82      	ldr	r3, [pc, #520]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 80041d0:	681a      	ldr	r2, [r3, #0]
 80041d2:	2380      	movs	r3, #128	; 0x80
 80041d4:	029b      	lsls	r3, r3, #10
 80041d6:	4013      	ands	r3, r2
 80041d8:	d1f0      	bne.n	80041bc <HAL_RCC_OscConfig+0x11c>
 80041da:	e000      	b.n	80041de <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041dc:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	2202      	movs	r2, #2
 80041e4:	4013      	ands	r3, r2
 80041e6:	d100      	bne.n	80041ea <HAL_RCC_OscConfig+0x14a>
 80041e8:	e06c      	b.n	80042c4 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80041ea:	4b7b      	ldr	r3, [pc, #492]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 80041ec:	685b      	ldr	r3, [r3, #4]
 80041ee:	220c      	movs	r2, #12
 80041f0:	4013      	ands	r3, r2
 80041f2:	d00e      	beq.n	8004212 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80041f4:	4b78      	ldr	r3, [pc, #480]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	220c      	movs	r2, #12
 80041fa:	4013      	ands	r3, r2
 80041fc:	2b08      	cmp	r3, #8
 80041fe:	d11f      	bne.n	8004240 <HAL_RCC_OscConfig+0x1a0>
 8004200:	4b75      	ldr	r3, [pc, #468]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 8004202:	685a      	ldr	r2, [r3, #4]
 8004204:	23c0      	movs	r3, #192	; 0xc0
 8004206:	025b      	lsls	r3, r3, #9
 8004208:	401a      	ands	r2, r3
 800420a:	2380      	movs	r3, #128	; 0x80
 800420c:	021b      	lsls	r3, r3, #8
 800420e:	429a      	cmp	r2, r3
 8004210:	d116      	bne.n	8004240 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004212:	4b71      	ldr	r3, [pc, #452]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	2202      	movs	r2, #2
 8004218:	4013      	ands	r3, r2
 800421a:	d005      	beq.n	8004228 <HAL_RCC_OscConfig+0x188>
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	68db      	ldr	r3, [r3, #12]
 8004220:	2b01      	cmp	r3, #1
 8004222:	d001      	beq.n	8004228 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8004224:	2301      	movs	r3, #1
 8004226:	e2bb      	b.n	80047a0 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004228:	4b6b      	ldr	r3, [pc, #428]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	22f8      	movs	r2, #248	; 0xf8
 800422e:	4393      	bics	r3, r2
 8004230:	0019      	movs	r1, r3
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	691b      	ldr	r3, [r3, #16]
 8004236:	00da      	lsls	r2, r3, #3
 8004238:	4b67      	ldr	r3, [pc, #412]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 800423a:	430a      	orrs	r2, r1
 800423c:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800423e:	e041      	b.n	80042c4 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	68db      	ldr	r3, [r3, #12]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d024      	beq.n	8004292 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004248:	4b63      	ldr	r3, [pc, #396]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 800424a:	681a      	ldr	r2, [r3, #0]
 800424c:	4b62      	ldr	r3, [pc, #392]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 800424e:	2101      	movs	r1, #1
 8004250:	430a      	orrs	r2, r1
 8004252:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004254:	f7fe fc56 	bl	8002b04 <HAL_GetTick>
 8004258:	0003      	movs	r3, r0
 800425a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800425c:	e008      	b.n	8004270 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800425e:	f7fe fc51 	bl	8002b04 <HAL_GetTick>
 8004262:	0002      	movs	r2, r0
 8004264:	69bb      	ldr	r3, [r7, #24]
 8004266:	1ad3      	subs	r3, r2, r3
 8004268:	2b02      	cmp	r3, #2
 800426a:	d901      	bls.n	8004270 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800426c:	2303      	movs	r3, #3
 800426e:	e297      	b.n	80047a0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004270:	4b59      	ldr	r3, [pc, #356]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	2202      	movs	r2, #2
 8004276:	4013      	ands	r3, r2
 8004278:	d0f1      	beq.n	800425e <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800427a:	4b57      	ldr	r3, [pc, #348]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	22f8      	movs	r2, #248	; 0xf8
 8004280:	4393      	bics	r3, r2
 8004282:	0019      	movs	r1, r3
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	691b      	ldr	r3, [r3, #16]
 8004288:	00da      	lsls	r2, r3, #3
 800428a:	4b53      	ldr	r3, [pc, #332]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 800428c:	430a      	orrs	r2, r1
 800428e:	601a      	str	r2, [r3, #0]
 8004290:	e018      	b.n	80042c4 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004292:	4b51      	ldr	r3, [pc, #324]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 8004294:	681a      	ldr	r2, [r3, #0]
 8004296:	4b50      	ldr	r3, [pc, #320]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 8004298:	2101      	movs	r1, #1
 800429a:	438a      	bics	r2, r1
 800429c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800429e:	f7fe fc31 	bl	8002b04 <HAL_GetTick>
 80042a2:	0003      	movs	r3, r0
 80042a4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042a6:	e008      	b.n	80042ba <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80042a8:	f7fe fc2c 	bl	8002b04 <HAL_GetTick>
 80042ac:	0002      	movs	r2, r0
 80042ae:	69bb      	ldr	r3, [r7, #24]
 80042b0:	1ad3      	subs	r3, r2, r3
 80042b2:	2b02      	cmp	r3, #2
 80042b4:	d901      	bls.n	80042ba <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 80042b6:	2303      	movs	r3, #3
 80042b8:	e272      	b.n	80047a0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042ba:	4b47      	ldr	r3, [pc, #284]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	2202      	movs	r2, #2
 80042c0:	4013      	ands	r3, r2
 80042c2:	d1f1      	bne.n	80042a8 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	2208      	movs	r2, #8
 80042ca:	4013      	ands	r3, r2
 80042cc:	d036      	beq.n	800433c <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	69db      	ldr	r3, [r3, #28]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d019      	beq.n	800430a <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80042d6:	4b40      	ldr	r3, [pc, #256]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 80042d8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80042da:	4b3f      	ldr	r3, [pc, #252]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 80042dc:	2101      	movs	r1, #1
 80042de:	430a      	orrs	r2, r1
 80042e0:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042e2:	f7fe fc0f 	bl	8002b04 <HAL_GetTick>
 80042e6:	0003      	movs	r3, r0
 80042e8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042ea:	e008      	b.n	80042fe <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80042ec:	f7fe fc0a 	bl	8002b04 <HAL_GetTick>
 80042f0:	0002      	movs	r2, r0
 80042f2:	69bb      	ldr	r3, [r7, #24]
 80042f4:	1ad3      	subs	r3, r2, r3
 80042f6:	2b02      	cmp	r3, #2
 80042f8:	d901      	bls.n	80042fe <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 80042fa:	2303      	movs	r3, #3
 80042fc:	e250      	b.n	80047a0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042fe:	4b36      	ldr	r3, [pc, #216]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 8004300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004302:	2202      	movs	r2, #2
 8004304:	4013      	ands	r3, r2
 8004306:	d0f1      	beq.n	80042ec <HAL_RCC_OscConfig+0x24c>
 8004308:	e018      	b.n	800433c <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800430a:	4b33      	ldr	r3, [pc, #204]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 800430c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800430e:	4b32      	ldr	r3, [pc, #200]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 8004310:	2101      	movs	r1, #1
 8004312:	438a      	bics	r2, r1
 8004314:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004316:	f7fe fbf5 	bl	8002b04 <HAL_GetTick>
 800431a:	0003      	movs	r3, r0
 800431c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800431e:	e008      	b.n	8004332 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004320:	f7fe fbf0 	bl	8002b04 <HAL_GetTick>
 8004324:	0002      	movs	r2, r0
 8004326:	69bb      	ldr	r3, [r7, #24]
 8004328:	1ad3      	subs	r3, r2, r3
 800432a:	2b02      	cmp	r3, #2
 800432c:	d901      	bls.n	8004332 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 800432e:	2303      	movs	r3, #3
 8004330:	e236      	b.n	80047a0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004332:	4b29      	ldr	r3, [pc, #164]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 8004334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004336:	2202      	movs	r2, #2
 8004338:	4013      	ands	r3, r2
 800433a:	d1f1      	bne.n	8004320 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	2204      	movs	r2, #4
 8004342:	4013      	ands	r3, r2
 8004344:	d100      	bne.n	8004348 <HAL_RCC_OscConfig+0x2a8>
 8004346:	e0b5      	b.n	80044b4 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004348:	201f      	movs	r0, #31
 800434a:	183b      	adds	r3, r7, r0
 800434c:	2200      	movs	r2, #0
 800434e:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004350:	4b21      	ldr	r3, [pc, #132]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 8004352:	69da      	ldr	r2, [r3, #28]
 8004354:	2380      	movs	r3, #128	; 0x80
 8004356:	055b      	lsls	r3, r3, #21
 8004358:	4013      	ands	r3, r2
 800435a:	d110      	bne.n	800437e <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800435c:	4b1e      	ldr	r3, [pc, #120]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 800435e:	69da      	ldr	r2, [r3, #28]
 8004360:	4b1d      	ldr	r3, [pc, #116]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 8004362:	2180      	movs	r1, #128	; 0x80
 8004364:	0549      	lsls	r1, r1, #21
 8004366:	430a      	orrs	r2, r1
 8004368:	61da      	str	r2, [r3, #28]
 800436a:	4b1b      	ldr	r3, [pc, #108]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 800436c:	69da      	ldr	r2, [r3, #28]
 800436e:	2380      	movs	r3, #128	; 0x80
 8004370:	055b      	lsls	r3, r3, #21
 8004372:	4013      	ands	r3, r2
 8004374:	60fb      	str	r3, [r7, #12]
 8004376:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004378:	183b      	adds	r3, r7, r0
 800437a:	2201      	movs	r2, #1
 800437c:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800437e:	4b19      	ldr	r3, [pc, #100]	; (80043e4 <HAL_RCC_OscConfig+0x344>)
 8004380:	681a      	ldr	r2, [r3, #0]
 8004382:	2380      	movs	r3, #128	; 0x80
 8004384:	005b      	lsls	r3, r3, #1
 8004386:	4013      	ands	r3, r2
 8004388:	d11a      	bne.n	80043c0 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800438a:	4b16      	ldr	r3, [pc, #88]	; (80043e4 <HAL_RCC_OscConfig+0x344>)
 800438c:	681a      	ldr	r2, [r3, #0]
 800438e:	4b15      	ldr	r3, [pc, #84]	; (80043e4 <HAL_RCC_OscConfig+0x344>)
 8004390:	2180      	movs	r1, #128	; 0x80
 8004392:	0049      	lsls	r1, r1, #1
 8004394:	430a      	orrs	r2, r1
 8004396:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004398:	f7fe fbb4 	bl	8002b04 <HAL_GetTick>
 800439c:	0003      	movs	r3, r0
 800439e:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043a0:	e008      	b.n	80043b4 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043a2:	f7fe fbaf 	bl	8002b04 <HAL_GetTick>
 80043a6:	0002      	movs	r2, r0
 80043a8:	69bb      	ldr	r3, [r7, #24]
 80043aa:	1ad3      	subs	r3, r2, r3
 80043ac:	2b64      	cmp	r3, #100	; 0x64
 80043ae:	d901      	bls.n	80043b4 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 80043b0:	2303      	movs	r3, #3
 80043b2:	e1f5      	b.n	80047a0 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043b4:	4b0b      	ldr	r3, [pc, #44]	; (80043e4 <HAL_RCC_OscConfig+0x344>)
 80043b6:	681a      	ldr	r2, [r3, #0]
 80043b8:	2380      	movs	r3, #128	; 0x80
 80043ba:	005b      	lsls	r3, r3, #1
 80043bc:	4013      	ands	r3, r2
 80043be:	d0f0      	beq.n	80043a2 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	689b      	ldr	r3, [r3, #8]
 80043c4:	2b01      	cmp	r3, #1
 80043c6:	d10f      	bne.n	80043e8 <HAL_RCC_OscConfig+0x348>
 80043c8:	4b03      	ldr	r3, [pc, #12]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 80043ca:	6a1a      	ldr	r2, [r3, #32]
 80043cc:	4b02      	ldr	r3, [pc, #8]	; (80043d8 <HAL_RCC_OscConfig+0x338>)
 80043ce:	2101      	movs	r1, #1
 80043d0:	430a      	orrs	r2, r1
 80043d2:	621a      	str	r2, [r3, #32]
 80043d4:	e036      	b.n	8004444 <HAL_RCC_OscConfig+0x3a4>
 80043d6:	46c0      	nop			; (mov r8, r8)
 80043d8:	40021000 	.word	0x40021000
 80043dc:	fffeffff 	.word	0xfffeffff
 80043e0:	fffbffff 	.word	0xfffbffff
 80043e4:	40007000 	.word	0x40007000
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	689b      	ldr	r3, [r3, #8]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d10c      	bne.n	800440a <HAL_RCC_OscConfig+0x36a>
 80043f0:	4bca      	ldr	r3, [pc, #808]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 80043f2:	6a1a      	ldr	r2, [r3, #32]
 80043f4:	4bc9      	ldr	r3, [pc, #804]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 80043f6:	2101      	movs	r1, #1
 80043f8:	438a      	bics	r2, r1
 80043fa:	621a      	str	r2, [r3, #32]
 80043fc:	4bc7      	ldr	r3, [pc, #796]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 80043fe:	6a1a      	ldr	r2, [r3, #32]
 8004400:	4bc6      	ldr	r3, [pc, #792]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 8004402:	2104      	movs	r1, #4
 8004404:	438a      	bics	r2, r1
 8004406:	621a      	str	r2, [r3, #32]
 8004408:	e01c      	b.n	8004444 <HAL_RCC_OscConfig+0x3a4>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	689b      	ldr	r3, [r3, #8]
 800440e:	2b05      	cmp	r3, #5
 8004410:	d10c      	bne.n	800442c <HAL_RCC_OscConfig+0x38c>
 8004412:	4bc2      	ldr	r3, [pc, #776]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 8004414:	6a1a      	ldr	r2, [r3, #32]
 8004416:	4bc1      	ldr	r3, [pc, #772]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 8004418:	2104      	movs	r1, #4
 800441a:	430a      	orrs	r2, r1
 800441c:	621a      	str	r2, [r3, #32]
 800441e:	4bbf      	ldr	r3, [pc, #764]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 8004420:	6a1a      	ldr	r2, [r3, #32]
 8004422:	4bbe      	ldr	r3, [pc, #760]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 8004424:	2101      	movs	r1, #1
 8004426:	430a      	orrs	r2, r1
 8004428:	621a      	str	r2, [r3, #32]
 800442a:	e00b      	b.n	8004444 <HAL_RCC_OscConfig+0x3a4>
 800442c:	4bbb      	ldr	r3, [pc, #748]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 800442e:	6a1a      	ldr	r2, [r3, #32]
 8004430:	4bba      	ldr	r3, [pc, #744]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 8004432:	2101      	movs	r1, #1
 8004434:	438a      	bics	r2, r1
 8004436:	621a      	str	r2, [r3, #32]
 8004438:	4bb8      	ldr	r3, [pc, #736]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 800443a:	6a1a      	ldr	r2, [r3, #32]
 800443c:	4bb7      	ldr	r3, [pc, #732]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 800443e:	2104      	movs	r1, #4
 8004440:	438a      	bics	r2, r1
 8004442:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	689b      	ldr	r3, [r3, #8]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d014      	beq.n	8004476 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800444c:	f7fe fb5a 	bl	8002b04 <HAL_GetTick>
 8004450:	0003      	movs	r3, r0
 8004452:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004454:	e009      	b.n	800446a <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004456:	f7fe fb55 	bl	8002b04 <HAL_GetTick>
 800445a:	0002      	movs	r2, r0
 800445c:	69bb      	ldr	r3, [r7, #24]
 800445e:	1ad3      	subs	r3, r2, r3
 8004460:	4aaf      	ldr	r2, [pc, #700]	; (8004720 <HAL_RCC_OscConfig+0x680>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d901      	bls.n	800446a <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8004466:	2303      	movs	r3, #3
 8004468:	e19a      	b.n	80047a0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800446a:	4bac      	ldr	r3, [pc, #688]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 800446c:	6a1b      	ldr	r3, [r3, #32]
 800446e:	2202      	movs	r2, #2
 8004470:	4013      	ands	r3, r2
 8004472:	d0f0      	beq.n	8004456 <HAL_RCC_OscConfig+0x3b6>
 8004474:	e013      	b.n	800449e <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004476:	f7fe fb45 	bl	8002b04 <HAL_GetTick>
 800447a:	0003      	movs	r3, r0
 800447c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800447e:	e009      	b.n	8004494 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004480:	f7fe fb40 	bl	8002b04 <HAL_GetTick>
 8004484:	0002      	movs	r2, r0
 8004486:	69bb      	ldr	r3, [r7, #24]
 8004488:	1ad3      	subs	r3, r2, r3
 800448a:	4aa5      	ldr	r2, [pc, #660]	; (8004720 <HAL_RCC_OscConfig+0x680>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d901      	bls.n	8004494 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8004490:	2303      	movs	r3, #3
 8004492:	e185      	b.n	80047a0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004494:	4ba1      	ldr	r3, [pc, #644]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 8004496:	6a1b      	ldr	r3, [r3, #32]
 8004498:	2202      	movs	r2, #2
 800449a:	4013      	ands	r3, r2
 800449c:	d1f0      	bne.n	8004480 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800449e:	231f      	movs	r3, #31
 80044a0:	18fb      	adds	r3, r7, r3
 80044a2:	781b      	ldrb	r3, [r3, #0]
 80044a4:	2b01      	cmp	r3, #1
 80044a6:	d105      	bne.n	80044b4 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044a8:	4b9c      	ldr	r3, [pc, #624]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 80044aa:	69da      	ldr	r2, [r3, #28]
 80044ac:	4b9b      	ldr	r3, [pc, #620]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 80044ae:	499d      	ldr	r1, [pc, #628]	; (8004724 <HAL_RCC_OscConfig+0x684>)
 80044b0:	400a      	ands	r2, r1
 80044b2:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	2210      	movs	r2, #16
 80044ba:	4013      	ands	r3, r2
 80044bc:	d063      	beq.n	8004586 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	695b      	ldr	r3, [r3, #20]
 80044c2:	2b01      	cmp	r3, #1
 80044c4:	d12a      	bne.n	800451c <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80044c6:	4b95      	ldr	r3, [pc, #596]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 80044c8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80044ca:	4b94      	ldr	r3, [pc, #592]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 80044cc:	2104      	movs	r1, #4
 80044ce:	430a      	orrs	r2, r1
 80044d0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80044d2:	4b92      	ldr	r3, [pc, #584]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 80044d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80044d6:	4b91      	ldr	r3, [pc, #580]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 80044d8:	2101      	movs	r1, #1
 80044da:	430a      	orrs	r2, r1
 80044dc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044de:	f7fe fb11 	bl	8002b04 <HAL_GetTick>
 80044e2:	0003      	movs	r3, r0
 80044e4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80044e6:	e008      	b.n	80044fa <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80044e8:	f7fe fb0c 	bl	8002b04 <HAL_GetTick>
 80044ec:	0002      	movs	r2, r0
 80044ee:	69bb      	ldr	r3, [r7, #24]
 80044f0:	1ad3      	subs	r3, r2, r3
 80044f2:	2b02      	cmp	r3, #2
 80044f4:	d901      	bls.n	80044fa <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 80044f6:	2303      	movs	r3, #3
 80044f8:	e152      	b.n	80047a0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80044fa:	4b88      	ldr	r3, [pc, #544]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 80044fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044fe:	2202      	movs	r2, #2
 8004500:	4013      	ands	r3, r2
 8004502:	d0f1      	beq.n	80044e8 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004504:	4b85      	ldr	r3, [pc, #532]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 8004506:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004508:	22f8      	movs	r2, #248	; 0xf8
 800450a:	4393      	bics	r3, r2
 800450c:	0019      	movs	r1, r3
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	699b      	ldr	r3, [r3, #24]
 8004512:	00da      	lsls	r2, r3, #3
 8004514:	4b81      	ldr	r3, [pc, #516]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 8004516:	430a      	orrs	r2, r1
 8004518:	635a      	str	r2, [r3, #52]	; 0x34
 800451a:	e034      	b.n	8004586 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	695b      	ldr	r3, [r3, #20]
 8004520:	3305      	adds	r3, #5
 8004522:	d111      	bne.n	8004548 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8004524:	4b7d      	ldr	r3, [pc, #500]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 8004526:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004528:	4b7c      	ldr	r3, [pc, #496]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 800452a:	2104      	movs	r1, #4
 800452c:	438a      	bics	r2, r1
 800452e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004530:	4b7a      	ldr	r3, [pc, #488]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 8004532:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004534:	22f8      	movs	r2, #248	; 0xf8
 8004536:	4393      	bics	r3, r2
 8004538:	0019      	movs	r1, r3
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	699b      	ldr	r3, [r3, #24]
 800453e:	00da      	lsls	r2, r3, #3
 8004540:	4b76      	ldr	r3, [pc, #472]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 8004542:	430a      	orrs	r2, r1
 8004544:	635a      	str	r2, [r3, #52]	; 0x34
 8004546:	e01e      	b.n	8004586 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8004548:	4b74      	ldr	r3, [pc, #464]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 800454a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800454c:	4b73      	ldr	r3, [pc, #460]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 800454e:	2104      	movs	r1, #4
 8004550:	430a      	orrs	r2, r1
 8004552:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8004554:	4b71      	ldr	r3, [pc, #452]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 8004556:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004558:	4b70      	ldr	r3, [pc, #448]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 800455a:	2101      	movs	r1, #1
 800455c:	438a      	bics	r2, r1
 800455e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004560:	f7fe fad0 	bl	8002b04 <HAL_GetTick>
 8004564:	0003      	movs	r3, r0
 8004566:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004568:	e008      	b.n	800457c <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800456a:	f7fe facb 	bl	8002b04 <HAL_GetTick>
 800456e:	0002      	movs	r2, r0
 8004570:	69bb      	ldr	r3, [r7, #24]
 8004572:	1ad3      	subs	r3, r2, r3
 8004574:	2b02      	cmp	r3, #2
 8004576:	d901      	bls.n	800457c <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8004578:	2303      	movs	r3, #3
 800457a:	e111      	b.n	80047a0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800457c:	4b67      	ldr	r3, [pc, #412]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 800457e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004580:	2202      	movs	r2, #2
 8004582:	4013      	ands	r3, r2
 8004584:	d1f1      	bne.n	800456a <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	2220      	movs	r2, #32
 800458c:	4013      	ands	r3, r2
 800458e:	d05c      	beq.n	800464a <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8004590:	4b62      	ldr	r3, [pc, #392]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	220c      	movs	r2, #12
 8004596:	4013      	ands	r3, r2
 8004598:	2b0c      	cmp	r3, #12
 800459a:	d00e      	beq.n	80045ba <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 800459c:	4b5f      	ldr	r3, [pc, #380]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	220c      	movs	r2, #12
 80045a2:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80045a4:	2b08      	cmp	r3, #8
 80045a6:	d114      	bne.n	80045d2 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80045a8:	4b5c      	ldr	r3, [pc, #368]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 80045aa:	685a      	ldr	r2, [r3, #4]
 80045ac:	23c0      	movs	r3, #192	; 0xc0
 80045ae:	025b      	lsls	r3, r3, #9
 80045b0:	401a      	ands	r2, r3
 80045b2:	23c0      	movs	r3, #192	; 0xc0
 80045b4:	025b      	lsls	r3, r3, #9
 80045b6:	429a      	cmp	r2, r3
 80045b8:	d10b      	bne.n	80045d2 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80045ba:	4b58      	ldr	r3, [pc, #352]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 80045bc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80045be:	2380      	movs	r3, #128	; 0x80
 80045c0:	025b      	lsls	r3, r3, #9
 80045c2:	4013      	ands	r3, r2
 80045c4:	d040      	beq.n	8004648 <HAL_RCC_OscConfig+0x5a8>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6a1b      	ldr	r3, [r3, #32]
 80045ca:	2b01      	cmp	r3, #1
 80045cc:	d03c      	beq.n	8004648 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80045ce:	2301      	movs	r3, #1
 80045d0:	e0e6      	b.n	80047a0 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6a1b      	ldr	r3, [r3, #32]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d01b      	beq.n	8004612 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80045da:	4b50      	ldr	r3, [pc, #320]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 80045dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80045de:	4b4f      	ldr	r3, [pc, #316]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 80045e0:	2180      	movs	r1, #128	; 0x80
 80045e2:	0249      	lsls	r1, r1, #9
 80045e4:	430a      	orrs	r2, r1
 80045e6:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045e8:	f7fe fa8c 	bl	8002b04 <HAL_GetTick>
 80045ec:	0003      	movs	r3, r0
 80045ee:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80045f0:	e008      	b.n	8004604 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80045f2:	f7fe fa87 	bl	8002b04 <HAL_GetTick>
 80045f6:	0002      	movs	r2, r0
 80045f8:	69bb      	ldr	r3, [r7, #24]
 80045fa:	1ad3      	subs	r3, r2, r3
 80045fc:	2b02      	cmp	r3, #2
 80045fe:	d901      	bls.n	8004604 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8004600:	2303      	movs	r3, #3
 8004602:	e0cd      	b.n	80047a0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8004604:	4b45      	ldr	r3, [pc, #276]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 8004606:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004608:	2380      	movs	r3, #128	; 0x80
 800460a:	025b      	lsls	r3, r3, #9
 800460c:	4013      	ands	r3, r2
 800460e:	d0f0      	beq.n	80045f2 <HAL_RCC_OscConfig+0x552>
 8004610:	e01b      	b.n	800464a <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8004612:	4b42      	ldr	r3, [pc, #264]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 8004614:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004616:	4b41      	ldr	r3, [pc, #260]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 8004618:	4943      	ldr	r1, [pc, #268]	; (8004728 <HAL_RCC_OscConfig+0x688>)
 800461a:	400a      	ands	r2, r1
 800461c:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800461e:	f7fe fa71 	bl	8002b04 <HAL_GetTick>
 8004622:	0003      	movs	r3, r0
 8004624:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8004626:	e008      	b.n	800463a <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004628:	f7fe fa6c 	bl	8002b04 <HAL_GetTick>
 800462c:	0002      	movs	r2, r0
 800462e:	69bb      	ldr	r3, [r7, #24]
 8004630:	1ad3      	subs	r3, r2, r3
 8004632:	2b02      	cmp	r3, #2
 8004634:	d901      	bls.n	800463a <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8004636:	2303      	movs	r3, #3
 8004638:	e0b2      	b.n	80047a0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800463a:	4b38      	ldr	r3, [pc, #224]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 800463c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800463e:	2380      	movs	r3, #128	; 0x80
 8004640:	025b      	lsls	r3, r3, #9
 8004642:	4013      	ands	r3, r2
 8004644:	d1f0      	bne.n	8004628 <HAL_RCC_OscConfig+0x588>
 8004646:	e000      	b.n	800464a <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8004648:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800464e:	2b00      	cmp	r3, #0
 8004650:	d100      	bne.n	8004654 <HAL_RCC_OscConfig+0x5b4>
 8004652:	e0a4      	b.n	800479e <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004654:	4b31      	ldr	r3, [pc, #196]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	220c      	movs	r2, #12
 800465a:	4013      	ands	r3, r2
 800465c:	2b08      	cmp	r3, #8
 800465e:	d100      	bne.n	8004662 <HAL_RCC_OscConfig+0x5c2>
 8004660:	e078      	b.n	8004754 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004666:	2b02      	cmp	r3, #2
 8004668:	d14c      	bne.n	8004704 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800466a:	4b2c      	ldr	r3, [pc, #176]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 800466c:	681a      	ldr	r2, [r3, #0]
 800466e:	4b2b      	ldr	r3, [pc, #172]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 8004670:	492e      	ldr	r1, [pc, #184]	; (800472c <HAL_RCC_OscConfig+0x68c>)
 8004672:	400a      	ands	r2, r1
 8004674:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004676:	f7fe fa45 	bl	8002b04 <HAL_GetTick>
 800467a:	0003      	movs	r3, r0
 800467c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800467e:	e008      	b.n	8004692 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004680:	f7fe fa40 	bl	8002b04 <HAL_GetTick>
 8004684:	0002      	movs	r2, r0
 8004686:	69bb      	ldr	r3, [r7, #24]
 8004688:	1ad3      	subs	r3, r2, r3
 800468a:	2b02      	cmp	r3, #2
 800468c:	d901      	bls.n	8004692 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 800468e:	2303      	movs	r3, #3
 8004690:	e086      	b.n	80047a0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004692:	4b22      	ldr	r3, [pc, #136]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 8004694:	681a      	ldr	r2, [r3, #0]
 8004696:	2380      	movs	r3, #128	; 0x80
 8004698:	049b      	lsls	r3, r3, #18
 800469a:	4013      	ands	r3, r2
 800469c:	d1f0      	bne.n	8004680 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800469e:	4b1f      	ldr	r3, [pc, #124]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 80046a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046a2:	220f      	movs	r2, #15
 80046a4:	4393      	bics	r3, r2
 80046a6:	0019      	movs	r1, r3
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046ac:	4b1b      	ldr	r3, [pc, #108]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 80046ae:	430a      	orrs	r2, r1
 80046b0:	62da      	str	r2, [r3, #44]	; 0x2c
 80046b2:	4b1a      	ldr	r3, [pc, #104]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	4a1e      	ldr	r2, [pc, #120]	; (8004730 <HAL_RCC_OscConfig+0x690>)
 80046b8:	4013      	ands	r3, r2
 80046ba:	0019      	movs	r1, r3
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046c4:	431a      	orrs	r2, r3
 80046c6:	4b15      	ldr	r3, [pc, #84]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 80046c8:	430a      	orrs	r2, r1
 80046ca:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80046cc:	4b13      	ldr	r3, [pc, #76]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 80046ce:	681a      	ldr	r2, [r3, #0]
 80046d0:	4b12      	ldr	r3, [pc, #72]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 80046d2:	2180      	movs	r1, #128	; 0x80
 80046d4:	0449      	lsls	r1, r1, #17
 80046d6:	430a      	orrs	r2, r1
 80046d8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046da:	f7fe fa13 	bl	8002b04 <HAL_GetTick>
 80046de:	0003      	movs	r3, r0
 80046e0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80046e2:	e008      	b.n	80046f6 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046e4:	f7fe fa0e 	bl	8002b04 <HAL_GetTick>
 80046e8:	0002      	movs	r2, r0
 80046ea:	69bb      	ldr	r3, [r7, #24]
 80046ec:	1ad3      	subs	r3, r2, r3
 80046ee:	2b02      	cmp	r3, #2
 80046f0:	d901      	bls.n	80046f6 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 80046f2:	2303      	movs	r3, #3
 80046f4:	e054      	b.n	80047a0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80046f6:	4b09      	ldr	r3, [pc, #36]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 80046f8:	681a      	ldr	r2, [r3, #0]
 80046fa:	2380      	movs	r3, #128	; 0x80
 80046fc:	049b      	lsls	r3, r3, #18
 80046fe:	4013      	ands	r3, r2
 8004700:	d0f0      	beq.n	80046e4 <HAL_RCC_OscConfig+0x644>
 8004702:	e04c      	b.n	800479e <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004704:	4b05      	ldr	r3, [pc, #20]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 8004706:	681a      	ldr	r2, [r3, #0]
 8004708:	4b04      	ldr	r3, [pc, #16]	; (800471c <HAL_RCC_OscConfig+0x67c>)
 800470a:	4908      	ldr	r1, [pc, #32]	; (800472c <HAL_RCC_OscConfig+0x68c>)
 800470c:	400a      	ands	r2, r1
 800470e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004710:	f7fe f9f8 	bl	8002b04 <HAL_GetTick>
 8004714:	0003      	movs	r3, r0
 8004716:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004718:	e015      	b.n	8004746 <HAL_RCC_OscConfig+0x6a6>
 800471a:	46c0      	nop			; (mov r8, r8)
 800471c:	40021000 	.word	0x40021000
 8004720:	00001388 	.word	0x00001388
 8004724:	efffffff 	.word	0xefffffff
 8004728:	fffeffff 	.word	0xfffeffff
 800472c:	feffffff 	.word	0xfeffffff
 8004730:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004734:	f7fe f9e6 	bl	8002b04 <HAL_GetTick>
 8004738:	0002      	movs	r2, r0
 800473a:	69bb      	ldr	r3, [r7, #24]
 800473c:	1ad3      	subs	r3, r2, r3
 800473e:	2b02      	cmp	r3, #2
 8004740:	d901      	bls.n	8004746 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8004742:	2303      	movs	r3, #3
 8004744:	e02c      	b.n	80047a0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004746:	4b18      	ldr	r3, [pc, #96]	; (80047a8 <HAL_RCC_OscConfig+0x708>)
 8004748:	681a      	ldr	r2, [r3, #0]
 800474a:	2380      	movs	r3, #128	; 0x80
 800474c:	049b      	lsls	r3, r3, #18
 800474e:	4013      	ands	r3, r2
 8004750:	d1f0      	bne.n	8004734 <HAL_RCC_OscConfig+0x694>
 8004752:	e024      	b.n	800479e <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004758:	2b01      	cmp	r3, #1
 800475a:	d101      	bne.n	8004760 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 800475c:	2301      	movs	r3, #1
 800475e:	e01f      	b.n	80047a0 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8004760:	4b11      	ldr	r3, [pc, #68]	; (80047a8 <HAL_RCC_OscConfig+0x708>)
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8004766:	4b10      	ldr	r3, [pc, #64]	; (80047a8 <HAL_RCC_OscConfig+0x708>)
 8004768:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800476a:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800476c:	697a      	ldr	r2, [r7, #20]
 800476e:	23c0      	movs	r3, #192	; 0xc0
 8004770:	025b      	lsls	r3, r3, #9
 8004772:	401a      	ands	r2, r3
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004778:	429a      	cmp	r2, r3
 800477a:	d10e      	bne.n	800479a <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800477c:	693b      	ldr	r3, [r7, #16]
 800477e:	220f      	movs	r2, #15
 8004780:	401a      	ands	r2, r3
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004786:	429a      	cmp	r2, r3
 8004788:	d107      	bne.n	800479a <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800478a:	697a      	ldr	r2, [r7, #20]
 800478c:	23f0      	movs	r3, #240	; 0xf0
 800478e:	039b      	lsls	r3, r3, #14
 8004790:	401a      	ands	r2, r3
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8004796:	429a      	cmp	r2, r3
 8004798:	d001      	beq.n	800479e <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 800479a:	2301      	movs	r3, #1
 800479c:	e000      	b.n	80047a0 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 800479e:	2300      	movs	r3, #0
}
 80047a0:	0018      	movs	r0, r3
 80047a2:	46bd      	mov	sp, r7
 80047a4:	b008      	add	sp, #32
 80047a6:	bd80      	pop	{r7, pc}
 80047a8:	40021000 	.word	0x40021000

080047ac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b084      	sub	sp, #16
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
 80047b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d101      	bne.n	80047c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80047bc:	2301      	movs	r3, #1
 80047be:	e0bf      	b.n	8004940 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80047c0:	4b61      	ldr	r3, [pc, #388]	; (8004948 <HAL_RCC_ClockConfig+0x19c>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	2201      	movs	r2, #1
 80047c6:	4013      	ands	r3, r2
 80047c8:	683a      	ldr	r2, [r7, #0]
 80047ca:	429a      	cmp	r2, r3
 80047cc:	d911      	bls.n	80047f2 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047ce:	4b5e      	ldr	r3, [pc, #376]	; (8004948 <HAL_RCC_ClockConfig+0x19c>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	2201      	movs	r2, #1
 80047d4:	4393      	bics	r3, r2
 80047d6:	0019      	movs	r1, r3
 80047d8:	4b5b      	ldr	r3, [pc, #364]	; (8004948 <HAL_RCC_ClockConfig+0x19c>)
 80047da:	683a      	ldr	r2, [r7, #0]
 80047dc:	430a      	orrs	r2, r1
 80047de:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80047e0:	4b59      	ldr	r3, [pc, #356]	; (8004948 <HAL_RCC_ClockConfig+0x19c>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	2201      	movs	r2, #1
 80047e6:	4013      	ands	r3, r2
 80047e8:	683a      	ldr	r2, [r7, #0]
 80047ea:	429a      	cmp	r2, r3
 80047ec:	d001      	beq.n	80047f2 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80047ee:	2301      	movs	r3, #1
 80047f0:	e0a6      	b.n	8004940 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	2202      	movs	r2, #2
 80047f8:	4013      	ands	r3, r2
 80047fa:	d015      	beq.n	8004828 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	2204      	movs	r2, #4
 8004802:	4013      	ands	r3, r2
 8004804:	d006      	beq.n	8004814 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004806:	4b51      	ldr	r3, [pc, #324]	; (800494c <HAL_RCC_ClockConfig+0x1a0>)
 8004808:	685a      	ldr	r2, [r3, #4]
 800480a:	4b50      	ldr	r3, [pc, #320]	; (800494c <HAL_RCC_ClockConfig+0x1a0>)
 800480c:	21e0      	movs	r1, #224	; 0xe0
 800480e:	00c9      	lsls	r1, r1, #3
 8004810:	430a      	orrs	r2, r1
 8004812:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004814:	4b4d      	ldr	r3, [pc, #308]	; (800494c <HAL_RCC_ClockConfig+0x1a0>)
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	22f0      	movs	r2, #240	; 0xf0
 800481a:	4393      	bics	r3, r2
 800481c:	0019      	movs	r1, r3
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	689a      	ldr	r2, [r3, #8]
 8004822:	4b4a      	ldr	r3, [pc, #296]	; (800494c <HAL_RCC_ClockConfig+0x1a0>)
 8004824:	430a      	orrs	r2, r1
 8004826:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	2201      	movs	r2, #1
 800482e:	4013      	ands	r3, r2
 8004830:	d04c      	beq.n	80048cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	2b01      	cmp	r3, #1
 8004838:	d107      	bne.n	800484a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800483a:	4b44      	ldr	r3, [pc, #272]	; (800494c <HAL_RCC_ClockConfig+0x1a0>)
 800483c:	681a      	ldr	r2, [r3, #0]
 800483e:	2380      	movs	r3, #128	; 0x80
 8004840:	029b      	lsls	r3, r3, #10
 8004842:	4013      	ands	r3, r2
 8004844:	d120      	bne.n	8004888 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8004846:	2301      	movs	r3, #1
 8004848:	e07a      	b.n	8004940 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	685b      	ldr	r3, [r3, #4]
 800484e:	2b02      	cmp	r3, #2
 8004850:	d107      	bne.n	8004862 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004852:	4b3e      	ldr	r3, [pc, #248]	; (800494c <HAL_RCC_ClockConfig+0x1a0>)
 8004854:	681a      	ldr	r2, [r3, #0]
 8004856:	2380      	movs	r3, #128	; 0x80
 8004858:	049b      	lsls	r3, r3, #18
 800485a:	4013      	ands	r3, r2
 800485c:	d114      	bne.n	8004888 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800485e:	2301      	movs	r3, #1
 8004860:	e06e      	b.n	8004940 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	2b03      	cmp	r3, #3
 8004868:	d107      	bne.n	800487a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800486a:	4b38      	ldr	r3, [pc, #224]	; (800494c <HAL_RCC_ClockConfig+0x1a0>)
 800486c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800486e:	2380      	movs	r3, #128	; 0x80
 8004870:	025b      	lsls	r3, r3, #9
 8004872:	4013      	ands	r3, r2
 8004874:	d108      	bne.n	8004888 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8004876:	2301      	movs	r3, #1
 8004878:	e062      	b.n	8004940 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800487a:	4b34      	ldr	r3, [pc, #208]	; (800494c <HAL_RCC_ClockConfig+0x1a0>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	2202      	movs	r2, #2
 8004880:	4013      	ands	r3, r2
 8004882:	d101      	bne.n	8004888 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8004884:	2301      	movs	r3, #1
 8004886:	e05b      	b.n	8004940 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004888:	4b30      	ldr	r3, [pc, #192]	; (800494c <HAL_RCC_ClockConfig+0x1a0>)
 800488a:	685b      	ldr	r3, [r3, #4]
 800488c:	2203      	movs	r2, #3
 800488e:	4393      	bics	r3, r2
 8004890:	0019      	movs	r1, r3
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	685a      	ldr	r2, [r3, #4]
 8004896:	4b2d      	ldr	r3, [pc, #180]	; (800494c <HAL_RCC_ClockConfig+0x1a0>)
 8004898:	430a      	orrs	r2, r1
 800489a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800489c:	f7fe f932 	bl	8002b04 <HAL_GetTick>
 80048a0:	0003      	movs	r3, r0
 80048a2:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048a4:	e009      	b.n	80048ba <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80048a6:	f7fe f92d 	bl	8002b04 <HAL_GetTick>
 80048aa:	0002      	movs	r2, r0
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	1ad3      	subs	r3, r2, r3
 80048b0:	4a27      	ldr	r2, [pc, #156]	; (8004950 <HAL_RCC_ClockConfig+0x1a4>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d901      	bls.n	80048ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80048b6:	2303      	movs	r3, #3
 80048b8:	e042      	b.n	8004940 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048ba:	4b24      	ldr	r3, [pc, #144]	; (800494c <HAL_RCC_ClockConfig+0x1a0>)
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	220c      	movs	r2, #12
 80048c0:	401a      	ands	r2, r3
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	685b      	ldr	r3, [r3, #4]
 80048c6:	009b      	lsls	r3, r3, #2
 80048c8:	429a      	cmp	r2, r3
 80048ca:	d1ec      	bne.n	80048a6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80048cc:	4b1e      	ldr	r3, [pc, #120]	; (8004948 <HAL_RCC_ClockConfig+0x19c>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	2201      	movs	r2, #1
 80048d2:	4013      	ands	r3, r2
 80048d4:	683a      	ldr	r2, [r7, #0]
 80048d6:	429a      	cmp	r2, r3
 80048d8:	d211      	bcs.n	80048fe <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048da:	4b1b      	ldr	r3, [pc, #108]	; (8004948 <HAL_RCC_ClockConfig+0x19c>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	2201      	movs	r2, #1
 80048e0:	4393      	bics	r3, r2
 80048e2:	0019      	movs	r1, r3
 80048e4:	4b18      	ldr	r3, [pc, #96]	; (8004948 <HAL_RCC_ClockConfig+0x19c>)
 80048e6:	683a      	ldr	r2, [r7, #0]
 80048e8:	430a      	orrs	r2, r1
 80048ea:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80048ec:	4b16      	ldr	r3, [pc, #88]	; (8004948 <HAL_RCC_ClockConfig+0x19c>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	2201      	movs	r2, #1
 80048f2:	4013      	ands	r3, r2
 80048f4:	683a      	ldr	r2, [r7, #0]
 80048f6:	429a      	cmp	r2, r3
 80048f8:	d001      	beq.n	80048fe <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 80048fa:	2301      	movs	r3, #1
 80048fc:	e020      	b.n	8004940 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	2204      	movs	r2, #4
 8004904:	4013      	ands	r3, r2
 8004906:	d009      	beq.n	800491c <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004908:	4b10      	ldr	r3, [pc, #64]	; (800494c <HAL_RCC_ClockConfig+0x1a0>)
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	4a11      	ldr	r2, [pc, #68]	; (8004954 <HAL_RCC_ClockConfig+0x1a8>)
 800490e:	4013      	ands	r3, r2
 8004910:	0019      	movs	r1, r3
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	68da      	ldr	r2, [r3, #12]
 8004916:	4b0d      	ldr	r3, [pc, #52]	; (800494c <HAL_RCC_ClockConfig+0x1a0>)
 8004918:	430a      	orrs	r2, r1
 800491a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800491c:	f000 f820 	bl	8004960 <HAL_RCC_GetSysClockFreq>
 8004920:	0001      	movs	r1, r0
 8004922:	4b0a      	ldr	r3, [pc, #40]	; (800494c <HAL_RCC_ClockConfig+0x1a0>)
 8004924:	685b      	ldr	r3, [r3, #4]
 8004926:	091b      	lsrs	r3, r3, #4
 8004928:	220f      	movs	r2, #15
 800492a:	4013      	ands	r3, r2
 800492c:	4a0a      	ldr	r2, [pc, #40]	; (8004958 <HAL_RCC_ClockConfig+0x1ac>)
 800492e:	5cd3      	ldrb	r3, [r2, r3]
 8004930:	000a      	movs	r2, r1
 8004932:	40da      	lsrs	r2, r3
 8004934:	4b09      	ldr	r3, [pc, #36]	; (800495c <HAL_RCC_ClockConfig+0x1b0>)
 8004936:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8004938:	2003      	movs	r0, #3
 800493a:	f7fe f89d 	bl	8002a78 <HAL_InitTick>
  
  return HAL_OK;
 800493e:	2300      	movs	r3, #0
}
 8004940:	0018      	movs	r0, r3
 8004942:	46bd      	mov	sp, r7
 8004944:	b004      	add	sp, #16
 8004946:	bd80      	pop	{r7, pc}
 8004948:	40022000 	.word	0x40022000
 800494c:	40021000 	.word	0x40021000
 8004950:	00001388 	.word	0x00001388
 8004954:	fffff8ff 	.word	0xfffff8ff
 8004958:	08005334 	.word	0x08005334
 800495c:	20000000 	.word	0x20000000

08004960 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004960:	b590      	push	{r4, r7, lr}
 8004962:	b08f      	sub	sp, #60	; 0x3c
 8004964:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8004966:	2314      	movs	r3, #20
 8004968:	18fb      	adds	r3, r7, r3
 800496a:	4a38      	ldr	r2, [pc, #224]	; (8004a4c <HAL_RCC_GetSysClockFreq+0xec>)
 800496c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800496e:	c313      	stmia	r3!, {r0, r1, r4}
 8004970:	6812      	ldr	r2, [r2, #0]
 8004972:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8004974:	1d3b      	adds	r3, r7, #4
 8004976:	4a36      	ldr	r2, [pc, #216]	; (8004a50 <HAL_RCC_GetSysClockFreq+0xf0>)
 8004978:	ca13      	ldmia	r2!, {r0, r1, r4}
 800497a:	c313      	stmia	r3!, {r0, r1, r4}
 800497c:	6812      	ldr	r2, [r2, #0]
 800497e:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004980:	2300      	movs	r3, #0
 8004982:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004984:	2300      	movs	r3, #0
 8004986:	62bb      	str	r3, [r7, #40]	; 0x28
 8004988:	2300      	movs	r3, #0
 800498a:	637b      	str	r3, [r7, #52]	; 0x34
 800498c:	2300      	movs	r3, #0
 800498e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8004990:	2300      	movs	r3, #0
 8004992:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8004994:	4b2f      	ldr	r3, [pc, #188]	; (8004a54 <HAL_RCC_GetSysClockFreq+0xf4>)
 8004996:	685b      	ldr	r3, [r3, #4]
 8004998:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800499a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800499c:	220c      	movs	r2, #12
 800499e:	4013      	ands	r3, r2
 80049a0:	2b0c      	cmp	r3, #12
 80049a2:	d047      	beq.n	8004a34 <HAL_RCC_GetSysClockFreq+0xd4>
 80049a4:	d849      	bhi.n	8004a3a <HAL_RCC_GetSysClockFreq+0xda>
 80049a6:	2b04      	cmp	r3, #4
 80049a8:	d002      	beq.n	80049b0 <HAL_RCC_GetSysClockFreq+0x50>
 80049aa:	2b08      	cmp	r3, #8
 80049ac:	d003      	beq.n	80049b6 <HAL_RCC_GetSysClockFreq+0x56>
 80049ae:	e044      	b.n	8004a3a <HAL_RCC_GetSysClockFreq+0xda>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80049b0:	4b29      	ldr	r3, [pc, #164]	; (8004a58 <HAL_RCC_GetSysClockFreq+0xf8>)
 80049b2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80049b4:	e044      	b.n	8004a40 <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80049b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049b8:	0c9b      	lsrs	r3, r3, #18
 80049ba:	220f      	movs	r2, #15
 80049bc:	4013      	ands	r3, r2
 80049be:	2214      	movs	r2, #20
 80049c0:	18ba      	adds	r2, r7, r2
 80049c2:	5cd3      	ldrb	r3, [r2, r3]
 80049c4:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80049c6:	4b23      	ldr	r3, [pc, #140]	; (8004a54 <HAL_RCC_GetSysClockFreq+0xf4>)
 80049c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049ca:	220f      	movs	r2, #15
 80049cc:	4013      	ands	r3, r2
 80049ce:	1d3a      	adds	r2, r7, #4
 80049d0:	5cd3      	ldrb	r3, [r2, r3]
 80049d2:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80049d4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80049d6:	23c0      	movs	r3, #192	; 0xc0
 80049d8:	025b      	lsls	r3, r3, #9
 80049da:	401a      	ands	r2, r3
 80049dc:	2380      	movs	r3, #128	; 0x80
 80049de:	025b      	lsls	r3, r3, #9
 80049e0:	429a      	cmp	r2, r3
 80049e2:	d109      	bne.n	80049f8 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80049e4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80049e6:	481c      	ldr	r0, [pc, #112]	; (8004a58 <HAL_RCC_GetSysClockFreq+0xf8>)
 80049e8:	f7fb fb8c 	bl	8000104 <__udivsi3>
 80049ec:	0003      	movs	r3, r0
 80049ee:	001a      	movs	r2, r3
 80049f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049f2:	4353      	muls	r3, r2
 80049f4:	637b      	str	r3, [r7, #52]	; 0x34
 80049f6:	e01a      	b.n	8004a2e <HAL_RCC_GetSysClockFreq+0xce>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 80049f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80049fa:	23c0      	movs	r3, #192	; 0xc0
 80049fc:	025b      	lsls	r3, r3, #9
 80049fe:	401a      	ands	r2, r3
 8004a00:	23c0      	movs	r3, #192	; 0xc0
 8004a02:	025b      	lsls	r3, r3, #9
 8004a04:	429a      	cmp	r2, r3
 8004a06:	d109      	bne.n	8004a1c <HAL_RCC_GetSysClockFreq+0xbc>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004a08:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004a0a:	4814      	ldr	r0, [pc, #80]	; (8004a5c <HAL_RCC_GetSysClockFreq+0xfc>)
 8004a0c:	f7fb fb7a 	bl	8000104 <__udivsi3>
 8004a10:	0003      	movs	r3, r0
 8004a12:	001a      	movs	r2, r3
 8004a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a16:	4353      	muls	r3, r2
 8004a18:	637b      	str	r3, [r7, #52]	; 0x34
 8004a1a:	e008      	b.n	8004a2e <HAL_RCC_GetSysClockFreq+0xce>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004a1c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004a1e:	4810      	ldr	r0, [pc, #64]	; (8004a60 <HAL_RCC_GetSysClockFreq+0x100>)
 8004a20:	f7fb fb70 	bl	8000104 <__udivsi3>
 8004a24:	0003      	movs	r3, r0
 8004a26:	001a      	movs	r2, r3
 8004a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a2a:	4353      	muls	r3, r2
 8004a2c:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8004a2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a30:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004a32:	e005      	b.n	8004a40 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8004a34:	4b09      	ldr	r3, [pc, #36]	; (8004a5c <HAL_RCC_GetSysClockFreq+0xfc>)
 8004a36:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004a38:	e002      	b.n	8004a40 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004a3a:	4b09      	ldr	r3, [pc, #36]	; (8004a60 <HAL_RCC_GetSysClockFreq+0x100>)
 8004a3c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004a3e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004a40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8004a42:	0018      	movs	r0, r3
 8004a44:	46bd      	mov	sp, r7
 8004a46:	b00f      	add	sp, #60	; 0x3c
 8004a48:	bd90      	pop	{r4, r7, pc}
 8004a4a:	46c0      	nop			; (mov r8, r8)
 8004a4c:	080052d4 	.word	0x080052d4
 8004a50:	080052e4 	.word	0x080052e4
 8004a54:	40021000 	.word	0x40021000
 8004a58:	00b71b00 	.word	0x00b71b00
 8004a5c:	02dc6c00 	.word	0x02dc6c00
 8004a60:	007a1200 	.word	0x007a1200

08004a64 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b084      	sub	sp, #16
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d101      	bne.n	8004a76 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004a72:	2301      	movs	r3, #1
 8004a74:	e0a8      	b.n	8004bc8 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d109      	bne.n	8004a92 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	685a      	ldr	r2, [r3, #4]
 8004a82:	2382      	movs	r3, #130	; 0x82
 8004a84:	005b      	lsls	r3, r3, #1
 8004a86:	429a      	cmp	r2, r3
 8004a88:	d009      	beq.n	8004a9e <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	61da      	str	r2, [r3, #28]
 8004a90:	e005      	b.n	8004a9e <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2200      	movs	r2, #0
 8004a96:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	225d      	movs	r2, #93	; 0x5d
 8004aa8:	5c9b      	ldrb	r3, [r3, r2]
 8004aaa:	b2db      	uxtb	r3, r3
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d107      	bne.n	8004ac0 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	225c      	movs	r2, #92	; 0x5c
 8004ab4:	2100      	movs	r1, #0
 8004ab6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	0018      	movs	r0, r3
 8004abc:	f7fd fee2 	bl	8002884 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	225d      	movs	r2, #93	; 0x5d
 8004ac4:	2102      	movs	r1, #2
 8004ac6:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	681a      	ldr	r2, [r3, #0]
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	2140      	movs	r1, #64	; 0x40
 8004ad4:	438a      	bics	r2, r1
 8004ad6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	68da      	ldr	r2, [r3, #12]
 8004adc:	23e0      	movs	r3, #224	; 0xe0
 8004ade:	00db      	lsls	r3, r3, #3
 8004ae0:	429a      	cmp	r2, r3
 8004ae2:	d902      	bls.n	8004aea <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	60fb      	str	r3, [r7, #12]
 8004ae8:	e002      	b.n	8004af0 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004aea:	2380      	movs	r3, #128	; 0x80
 8004aec:	015b      	lsls	r3, r3, #5
 8004aee:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	68da      	ldr	r2, [r3, #12]
 8004af4:	23f0      	movs	r3, #240	; 0xf0
 8004af6:	011b      	lsls	r3, r3, #4
 8004af8:	429a      	cmp	r2, r3
 8004afa:	d008      	beq.n	8004b0e <HAL_SPI_Init+0xaa>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	68da      	ldr	r2, [r3, #12]
 8004b00:	23e0      	movs	r3, #224	; 0xe0
 8004b02:	00db      	lsls	r3, r3, #3
 8004b04:	429a      	cmp	r2, r3
 8004b06:	d002      	beq.n	8004b0e <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	685a      	ldr	r2, [r3, #4]
 8004b12:	2382      	movs	r3, #130	; 0x82
 8004b14:	005b      	lsls	r3, r3, #1
 8004b16:	401a      	ands	r2, r3
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6899      	ldr	r1, [r3, #8]
 8004b1c:	2384      	movs	r3, #132	; 0x84
 8004b1e:	021b      	lsls	r3, r3, #8
 8004b20:	400b      	ands	r3, r1
 8004b22:	431a      	orrs	r2, r3
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	691b      	ldr	r3, [r3, #16]
 8004b28:	2102      	movs	r1, #2
 8004b2a:	400b      	ands	r3, r1
 8004b2c:	431a      	orrs	r2, r3
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	695b      	ldr	r3, [r3, #20]
 8004b32:	2101      	movs	r1, #1
 8004b34:	400b      	ands	r3, r1
 8004b36:	431a      	orrs	r2, r3
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6999      	ldr	r1, [r3, #24]
 8004b3c:	2380      	movs	r3, #128	; 0x80
 8004b3e:	009b      	lsls	r3, r3, #2
 8004b40:	400b      	ands	r3, r1
 8004b42:	431a      	orrs	r2, r3
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	69db      	ldr	r3, [r3, #28]
 8004b48:	2138      	movs	r1, #56	; 0x38
 8004b4a:	400b      	ands	r3, r1
 8004b4c:	431a      	orrs	r2, r3
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6a1b      	ldr	r3, [r3, #32]
 8004b52:	2180      	movs	r1, #128	; 0x80
 8004b54:	400b      	ands	r3, r1
 8004b56:	431a      	orrs	r2, r3
 8004b58:	0011      	movs	r1, r2
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004b5e:	2380      	movs	r3, #128	; 0x80
 8004b60:	019b      	lsls	r3, r3, #6
 8004b62:	401a      	ands	r2, r3
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	430a      	orrs	r2, r1
 8004b6a:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	699b      	ldr	r3, [r3, #24]
 8004b70:	0c1b      	lsrs	r3, r3, #16
 8004b72:	2204      	movs	r2, #4
 8004b74:	401a      	ands	r2, r3
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b7a:	2110      	movs	r1, #16
 8004b7c:	400b      	ands	r3, r1
 8004b7e:	431a      	orrs	r2, r3
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b84:	2108      	movs	r1, #8
 8004b86:	400b      	ands	r3, r1
 8004b88:	431a      	orrs	r2, r3
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	68d9      	ldr	r1, [r3, #12]
 8004b8e:	23f0      	movs	r3, #240	; 0xf0
 8004b90:	011b      	lsls	r3, r3, #4
 8004b92:	400b      	ands	r3, r1
 8004b94:	431a      	orrs	r2, r3
 8004b96:	0011      	movs	r1, r2
 8004b98:	68fa      	ldr	r2, [r7, #12]
 8004b9a:	2380      	movs	r3, #128	; 0x80
 8004b9c:	015b      	lsls	r3, r3, #5
 8004b9e:	401a      	ands	r2, r3
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	430a      	orrs	r2, r1
 8004ba6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	69da      	ldr	r2, [r3, #28]
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	4907      	ldr	r1, [pc, #28]	; (8004bd0 <HAL_SPI_Init+0x16c>)
 8004bb4:	400a      	ands	r2, r1
 8004bb6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	225d      	movs	r2, #93	; 0x5d
 8004bc2:	2101      	movs	r1, #1
 8004bc4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004bc6:	2300      	movs	r3, #0
}
 8004bc8:	0018      	movs	r0, r3
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	b004      	add	sp, #16
 8004bce:	bd80      	pop	{r7, pc}
 8004bd0:	fffff7ff 	.word	0xfffff7ff

08004bd4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b08a      	sub	sp, #40	; 0x28
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	60f8      	str	r0, [r7, #12]
 8004bdc:	60b9      	str	r1, [r7, #8]
 8004bde:	607a      	str	r2, [r7, #4]
 8004be0:	001a      	movs	r2, r3
 8004be2:	1cbb      	adds	r3, r7, #2
 8004be4:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004be6:	2301      	movs	r3, #1
 8004be8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004bea:	2323      	movs	r3, #35	; 0x23
 8004bec:	18fb      	adds	r3, r7, r3
 8004bee:	2200      	movs	r2, #0
 8004bf0:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	225c      	movs	r2, #92	; 0x5c
 8004bf6:	5c9b      	ldrb	r3, [r3, r2]
 8004bf8:	2b01      	cmp	r3, #1
 8004bfa:	d101      	bne.n	8004c00 <HAL_SPI_TransmitReceive+0x2c>
 8004bfc:	2302      	movs	r3, #2
 8004bfe:	e1b5      	b.n	8004f6c <HAL_SPI_TransmitReceive+0x398>
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	225c      	movs	r2, #92	; 0x5c
 8004c04:	2101      	movs	r1, #1
 8004c06:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004c08:	f7fd ff7c 	bl	8002b04 <HAL_GetTick>
 8004c0c:	0003      	movs	r3, r0
 8004c0e:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004c10:	201b      	movs	r0, #27
 8004c12:	183b      	adds	r3, r7, r0
 8004c14:	68fa      	ldr	r2, [r7, #12]
 8004c16:	215d      	movs	r1, #93	; 0x5d
 8004c18:	5c52      	ldrb	r2, [r2, r1]
 8004c1a:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8004c22:	2312      	movs	r3, #18
 8004c24:	18fb      	adds	r3, r7, r3
 8004c26:	1cba      	adds	r2, r7, #2
 8004c28:	8812      	ldrh	r2, [r2, #0]
 8004c2a:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004c2c:	183b      	adds	r3, r7, r0
 8004c2e:	781b      	ldrb	r3, [r3, #0]
 8004c30:	2b01      	cmp	r3, #1
 8004c32:	d011      	beq.n	8004c58 <HAL_SPI_TransmitReceive+0x84>
 8004c34:	697a      	ldr	r2, [r7, #20]
 8004c36:	2382      	movs	r3, #130	; 0x82
 8004c38:	005b      	lsls	r3, r3, #1
 8004c3a:	429a      	cmp	r2, r3
 8004c3c:	d107      	bne.n	8004c4e <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	689b      	ldr	r3, [r3, #8]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d103      	bne.n	8004c4e <HAL_SPI_TransmitReceive+0x7a>
 8004c46:	183b      	adds	r3, r7, r0
 8004c48:	781b      	ldrb	r3, [r3, #0]
 8004c4a:	2b04      	cmp	r3, #4
 8004c4c:	d004      	beq.n	8004c58 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8004c4e:	2323      	movs	r3, #35	; 0x23
 8004c50:	18fb      	adds	r3, r7, r3
 8004c52:	2202      	movs	r2, #2
 8004c54:	701a      	strb	r2, [r3, #0]
    goto error;
 8004c56:	e17e      	b.n	8004f56 <HAL_SPI_TransmitReceive+0x382>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004c58:	68bb      	ldr	r3, [r7, #8]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d006      	beq.n	8004c6c <HAL_SPI_TransmitReceive+0x98>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d003      	beq.n	8004c6c <HAL_SPI_TransmitReceive+0x98>
 8004c64:	1cbb      	adds	r3, r7, #2
 8004c66:	881b      	ldrh	r3, [r3, #0]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d104      	bne.n	8004c76 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8004c6c:	2323      	movs	r3, #35	; 0x23
 8004c6e:	18fb      	adds	r3, r7, r3
 8004c70:	2201      	movs	r2, #1
 8004c72:	701a      	strb	r2, [r3, #0]
    goto error;
 8004c74:	e16f      	b.n	8004f56 <HAL_SPI_TransmitReceive+0x382>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	225d      	movs	r2, #93	; 0x5d
 8004c7a:	5c9b      	ldrb	r3, [r3, r2]
 8004c7c:	b2db      	uxtb	r3, r3
 8004c7e:	2b04      	cmp	r3, #4
 8004c80:	d003      	beq.n	8004c8a <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	225d      	movs	r2, #93	; 0x5d
 8004c86:	2105      	movs	r1, #5
 8004c88:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	687a      	ldr	r2, [r7, #4]
 8004c94:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	1cba      	adds	r2, r7, #2
 8004c9a:	2146      	movs	r1, #70	; 0x46
 8004c9c:	8812      	ldrh	r2, [r2, #0]
 8004c9e:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	1cba      	adds	r2, r7, #2
 8004ca4:	2144      	movs	r1, #68	; 0x44
 8004ca6:	8812      	ldrh	r2, [r2, #0]
 8004ca8:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	68ba      	ldr	r2, [r7, #8]
 8004cae:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	1cba      	adds	r2, r7, #2
 8004cb4:	8812      	ldrh	r2, [r2, #0]
 8004cb6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	1cba      	adds	r2, r7, #2
 8004cbc:	8812      	ldrh	r2, [r2, #0]
 8004cbe:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	2200      	movs	r2, #0
 8004cca:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	68da      	ldr	r2, [r3, #12]
 8004cd0:	23e0      	movs	r3, #224	; 0xe0
 8004cd2:	00db      	lsls	r3, r3, #3
 8004cd4:	429a      	cmp	r2, r3
 8004cd6:	d908      	bls.n	8004cea <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	685a      	ldr	r2, [r3, #4]
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	49a4      	ldr	r1, [pc, #656]	; (8004f74 <HAL_SPI_TransmitReceive+0x3a0>)
 8004ce4:	400a      	ands	r2, r1
 8004ce6:	605a      	str	r2, [r3, #4]
 8004ce8:	e008      	b.n	8004cfc <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	685a      	ldr	r2, [r3, #4]
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	2180      	movs	r1, #128	; 0x80
 8004cf6:	0149      	lsls	r1, r1, #5
 8004cf8:	430a      	orrs	r2, r1
 8004cfa:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	2240      	movs	r2, #64	; 0x40
 8004d04:	4013      	ands	r3, r2
 8004d06:	2b40      	cmp	r3, #64	; 0x40
 8004d08:	d007      	beq.n	8004d1a <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	681a      	ldr	r2, [r3, #0]
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	2140      	movs	r1, #64	; 0x40
 8004d16:	430a      	orrs	r2, r1
 8004d18:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	68da      	ldr	r2, [r3, #12]
 8004d1e:	23e0      	movs	r3, #224	; 0xe0
 8004d20:	00db      	lsls	r3, r3, #3
 8004d22:	429a      	cmp	r2, r3
 8004d24:	d800      	bhi.n	8004d28 <HAL_SPI_TransmitReceive+0x154>
 8004d26:	e07f      	b.n	8004e28 <HAL_SPI_TransmitReceive+0x254>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d005      	beq.n	8004d3c <HAL_SPI_TransmitReceive+0x168>
 8004d30:	2312      	movs	r3, #18
 8004d32:	18fb      	adds	r3, r7, r3
 8004d34:	881b      	ldrh	r3, [r3, #0]
 8004d36:	2b01      	cmp	r3, #1
 8004d38:	d000      	beq.n	8004d3c <HAL_SPI_TransmitReceive+0x168>
 8004d3a:	e069      	b.n	8004e10 <HAL_SPI_TransmitReceive+0x23c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d40:	881a      	ldrh	r2, [r3, #0]
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d4c:	1c9a      	adds	r2, r3, #2
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d56:	b29b      	uxth	r3, r3
 8004d58:	3b01      	subs	r3, #1
 8004d5a:	b29a      	uxth	r2, r3
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004d60:	e056      	b.n	8004e10 <HAL_SPI_TransmitReceive+0x23c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	689b      	ldr	r3, [r3, #8]
 8004d68:	2202      	movs	r2, #2
 8004d6a:	4013      	ands	r3, r2
 8004d6c:	2b02      	cmp	r3, #2
 8004d6e:	d11b      	bne.n	8004da8 <HAL_SPI_TransmitReceive+0x1d4>
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d74:	b29b      	uxth	r3, r3
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d016      	beq.n	8004da8 <HAL_SPI_TransmitReceive+0x1d4>
 8004d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d7c:	2b01      	cmp	r3, #1
 8004d7e:	d113      	bne.n	8004da8 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d84:	881a      	ldrh	r2, [r3, #0]
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d90:	1c9a      	adds	r2, r3, #2
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d9a:	b29b      	uxth	r3, r3
 8004d9c:	3b01      	subs	r3, #1
 8004d9e:	b29a      	uxth	r2, r3
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004da4:	2300      	movs	r3, #0
 8004da6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	689b      	ldr	r3, [r3, #8]
 8004dae:	2201      	movs	r2, #1
 8004db0:	4013      	ands	r3, r2
 8004db2:	2b01      	cmp	r3, #1
 8004db4:	d11c      	bne.n	8004df0 <HAL_SPI_TransmitReceive+0x21c>
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	2246      	movs	r2, #70	; 0x46
 8004dba:	5a9b      	ldrh	r3, [r3, r2]
 8004dbc:	b29b      	uxth	r3, r3
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d016      	beq.n	8004df0 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	68da      	ldr	r2, [r3, #12]
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dcc:	b292      	uxth	r2, r2
 8004dce:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dd4:	1c9a      	adds	r2, r3, #2
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	2246      	movs	r2, #70	; 0x46
 8004dde:	5a9b      	ldrh	r3, [r3, r2]
 8004de0:	b29b      	uxth	r3, r3
 8004de2:	3b01      	subs	r3, #1
 8004de4:	b299      	uxth	r1, r3
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2246      	movs	r2, #70	; 0x46
 8004dea:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004dec:	2301      	movs	r3, #1
 8004dee:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004df0:	f7fd fe88 	bl	8002b04 <HAL_GetTick>
 8004df4:	0002      	movs	r2, r0
 8004df6:	69fb      	ldr	r3, [r7, #28]
 8004df8:	1ad3      	subs	r3, r2, r3
 8004dfa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004dfc:	429a      	cmp	r2, r3
 8004dfe:	d807      	bhi.n	8004e10 <HAL_SPI_TransmitReceive+0x23c>
 8004e00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e02:	3301      	adds	r3, #1
 8004e04:	d004      	beq.n	8004e10 <HAL_SPI_TransmitReceive+0x23c>
      {
        errorcode = HAL_TIMEOUT;
 8004e06:	2323      	movs	r3, #35	; 0x23
 8004e08:	18fb      	adds	r3, r7, r3
 8004e0a:	2203      	movs	r2, #3
 8004e0c:	701a      	strb	r2, [r3, #0]
        goto error;
 8004e0e:	e0a2      	b.n	8004f56 <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e14:	b29b      	uxth	r3, r3
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d1a3      	bne.n	8004d62 <HAL_SPI_TransmitReceive+0x18e>
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	2246      	movs	r2, #70	; 0x46
 8004e1e:	5a9b      	ldrh	r3, [r3, r2]
 8004e20:	b29b      	uxth	r3, r3
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d19d      	bne.n	8004d62 <HAL_SPI_TransmitReceive+0x18e>
 8004e26:	e085      	b.n	8004f34 <HAL_SPI_TransmitReceive+0x360>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d005      	beq.n	8004e3c <HAL_SPI_TransmitReceive+0x268>
 8004e30:	2312      	movs	r3, #18
 8004e32:	18fb      	adds	r3, r7, r3
 8004e34:	881b      	ldrh	r3, [r3, #0]
 8004e36:	2b01      	cmp	r3, #1
 8004e38:	d000      	beq.n	8004e3c <HAL_SPI_TransmitReceive+0x268>
 8004e3a:	e070      	b.n	8004f1e <HAL_SPI_TransmitReceive+0x34a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	330c      	adds	r3, #12
 8004e46:	7812      	ldrb	r2, [r2, #0]
 8004e48:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e4e:	1c5a      	adds	r2, r3, #1
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e58:	b29b      	uxth	r3, r3
 8004e5a:	3b01      	subs	r3, #1
 8004e5c:	b29a      	uxth	r2, r3
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e62:	e05c      	b.n	8004f1e <HAL_SPI_TransmitReceive+0x34a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	689b      	ldr	r3, [r3, #8]
 8004e6a:	2202      	movs	r2, #2
 8004e6c:	4013      	ands	r3, r2
 8004e6e:	2b02      	cmp	r3, #2
 8004e70:	d11c      	bne.n	8004eac <HAL_SPI_TransmitReceive+0x2d8>
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e76:	b29b      	uxth	r3, r3
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d017      	beq.n	8004eac <HAL_SPI_TransmitReceive+0x2d8>
 8004e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e7e:	2b01      	cmp	r3, #1
 8004e80:	d114      	bne.n	8004eac <HAL_SPI_TransmitReceive+0x2d8>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	330c      	adds	r3, #12
 8004e8c:	7812      	ldrb	r2, [r2, #0]
 8004e8e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e94:	1c5a      	adds	r2, r3, #1
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e9e:	b29b      	uxth	r3, r3
 8004ea0:	3b01      	subs	r3, #1
 8004ea2:	b29a      	uxth	r2, r3
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	689b      	ldr	r3, [r3, #8]
 8004eb2:	2201      	movs	r2, #1
 8004eb4:	4013      	ands	r3, r2
 8004eb6:	2b01      	cmp	r3, #1
 8004eb8:	d11e      	bne.n	8004ef8 <HAL_SPI_TransmitReceive+0x324>
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	2246      	movs	r2, #70	; 0x46
 8004ebe:	5a9b      	ldrh	r3, [r3, r2]
 8004ec0:	b29b      	uxth	r3, r3
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d018      	beq.n	8004ef8 <HAL_SPI_TransmitReceive+0x324>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	330c      	adds	r3, #12
 8004ecc:	001a      	movs	r2, r3
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ed2:	7812      	ldrb	r2, [r2, #0]
 8004ed4:	b2d2      	uxtb	r2, r2
 8004ed6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004edc:	1c5a      	adds	r2, r3, #1
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	2246      	movs	r2, #70	; 0x46
 8004ee6:	5a9b      	ldrh	r3, [r3, r2]
 8004ee8:	b29b      	uxth	r3, r3
 8004eea:	3b01      	subs	r3, #1
 8004eec:	b299      	uxth	r1, r3
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	2246      	movs	r2, #70	; 0x46
 8004ef2:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004ef8:	f7fd fe04 	bl	8002b04 <HAL_GetTick>
 8004efc:	0002      	movs	r2, r0
 8004efe:	69fb      	ldr	r3, [r7, #28]
 8004f00:	1ad3      	subs	r3, r2, r3
 8004f02:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f04:	429a      	cmp	r2, r3
 8004f06:	d802      	bhi.n	8004f0e <HAL_SPI_TransmitReceive+0x33a>
 8004f08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f0a:	3301      	adds	r3, #1
 8004f0c:	d102      	bne.n	8004f14 <HAL_SPI_TransmitReceive+0x340>
 8004f0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d104      	bne.n	8004f1e <HAL_SPI_TransmitReceive+0x34a>
      {
        errorcode = HAL_TIMEOUT;
 8004f14:	2323      	movs	r3, #35	; 0x23
 8004f16:	18fb      	adds	r3, r7, r3
 8004f18:	2203      	movs	r2, #3
 8004f1a:	701a      	strb	r2, [r3, #0]
        goto error;
 8004f1c:	e01b      	b.n	8004f56 <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f22:	b29b      	uxth	r3, r3
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d19d      	bne.n	8004e64 <HAL_SPI_TransmitReceive+0x290>
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	2246      	movs	r2, #70	; 0x46
 8004f2c:	5a9b      	ldrh	r3, [r3, r2]
 8004f2e:	b29b      	uxth	r3, r3
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d197      	bne.n	8004e64 <HAL_SPI_TransmitReceive+0x290>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004f34:	69fa      	ldr	r2, [r7, #28]
 8004f36:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	0018      	movs	r0, r3
 8004f3c:	f000 f94c 	bl	80051d8 <SPI_EndRxTxTransaction>
 8004f40:	1e03      	subs	r3, r0, #0
 8004f42:	d007      	beq.n	8004f54 <HAL_SPI_TransmitReceive+0x380>
  {
    errorcode = HAL_ERROR;
 8004f44:	2323      	movs	r3, #35	; 0x23
 8004f46:	18fb      	adds	r3, r7, r3
 8004f48:	2201      	movs	r2, #1
 8004f4a:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	2220      	movs	r2, #32
 8004f50:	661a      	str	r2, [r3, #96]	; 0x60
 8004f52:	e000      	b.n	8004f56 <HAL_SPI_TransmitReceive+0x382>
  }

error :
 8004f54:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	225d      	movs	r2, #93	; 0x5d
 8004f5a:	2101      	movs	r1, #1
 8004f5c:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	225c      	movs	r2, #92	; 0x5c
 8004f62:	2100      	movs	r1, #0
 8004f64:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8004f66:	2323      	movs	r3, #35	; 0x23
 8004f68:	18fb      	adds	r3, r7, r3
 8004f6a:	781b      	ldrb	r3, [r3, #0]
}
 8004f6c:	0018      	movs	r0, r3
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	b00a      	add	sp, #40	; 0x28
 8004f72:	bd80      	pop	{r7, pc}
 8004f74:	ffffefff 	.word	0xffffefff

08004f78 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b088      	sub	sp, #32
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	60f8      	str	r0, [r7, #12]
 8004f80:	60b9      	str	r1, [r7, #8]
 8004f82:	603b      	str	r3, [r7, #0]
 8004f84:	1dfb      	adds	r3, r7, #7
 8004f86:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004f88:	f7fd fdbc 	bl	8002b04 <HAL_GetTick>
 8004f8c:	0002      	movs	r2, r0
 8004f8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f90:	1a9b      	subs	r3, r3, r2
 8004f92:	683a      	ldr	r2, [r7, #0]
 8004f94:	18d3      	adds	r3, r2, r3
 8004f96:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004f98:	f7fd fdb4 	bl	8002b04 <HAL_GetTick>
 8004f9c:	0003      	movs	r3, r0
 8004f9e:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004fa0:	4b3a      	ldr	r3, [pc, #232]	; (800508c <SPI_WaitFlagStateUntilTimeout+0x114>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	015b      	lsls	r3, r3, #5
 8004fa6:	0d1b      	lsrs	r3, r3, #20
 8004fa8:	69fa      	ldr	r2, [r7, #28]
 8004faa:	4353      	muls	r3, r2
 8004fac:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004fae:	e058      	b.n	8005062 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	3301      	adds	r3, #1
 8004fb4:	d055      	beq.n	8005062 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004fb6:	f7fd fda5 	bl	8002b04 <HAL_GetTick>
 8004fba:	0002      	movs	r2, r0
 8004fbc:	69bb      	ldr	r3, [r7, #24]
 8004fbe:	1ad3      	subs	r3, r2, r3
 8004fc0:	69fa      	ldr	r2, [r7, #28]
 8004fc2:	429a      	cmp	r2, r3
 8004fc4:	d902      	bls.n	8004fcc <SPI_WaitFlagStateUntilTimeout+0x54>
 8004fc6:	69fb      	ldr	r3, [r7, #28]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d142      	bne.n	8005052 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	685a      	ldr	r2, [r3, #4]
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	21e0      	movs	r1, #224	; 0xe0
 8004fd8:	438a      	bics	r2, r1
 8004fda:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	685a      	ldr	r2, [r3, #4]
 8004fe0:	2382      	movs	r3, #130	; 0x82
 8004fe2:	005b      	lsls	r3, r3, #1
 8004fe4:	429a      	cmp	r2, r3
 8004fe6:	d113      	bne.n	8005010 <SPI_WaitFlagStateUntilTimeout+0x98>
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	689a      	ldr	r2, [r3, #8]
 8004fec:	2380      	movs	r3, #128	; 0x80
 8004fee:	021b      	lsls	r3, r3, #8
 8004ff0:	429a      	cmp	r2, r3
 8004ff2:	d005      	beq.n	8005000 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	689a      	ldr	r2, [r3, #8]
 8004ff8:	2380      	movs	r3, #128	; 0x80
 8004ffa:	00db      	lsls	r3, r3, #3
 8004ffc:	429a      	cmp	r2, r3
 8004ffe:	d107      	bne.n	8005010 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	681a      	ldr	r2, [r3, #0]
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	2140      	movs	r1, #64	; 0x40
 800500c:	438a      	bics	r2, r1
 800500e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005014:	2380      	movs	r3, #128	; 0x80
 8005016:	019b      	lsls	r3, r3, #6
 8005018:	429a      	cmp	r2, r3
 800501a:	d110      	bne.n	800503e <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	681a      	ldr	r2, [r3, #0]
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	491a      	ldr	r1, [pc, #104]	; (8005090 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8005028:	400a      	ands	r2, r1
 800502a:	601a      	str	r2, [r3, #0]
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	681a      	ldr	r2, [r3, #0]
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	2180      	movs	r1, #128	; 0x80
 8005038:	0189      	lsls	r1, r1, #6
 800503a:	430a      	orrs	r2, r1
 800503c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	225d      	movs	r2, #93	; 0x5d
 8005042:	2101      	movs	r1, #1
 8005044:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	225c      	movs	r2, #92	; 0x5c
 800504a:	2100      	movs	r1, #0
 800504c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800504e:	2303      	movs	r3, #3
 8005050:	e017      	b.n	8005082 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005052:	697b      	ldr	r3, [r7, #20]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d101      	bne.n	800505c <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8005058:	2300      	movs	r3, #0
 800505a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800505c:	697b      	ldr	r3, [r7, #20]
 800505e:	3b01      	subs	r3, #1
 8005060:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	689b      	ldr	r3, [r3, #8]
 8005068:	68ba      	ldr	r2, [r7, #8]
 800506a:	4013      	ands	r3, r2
 800506c:	68ba      	ldr	r2, [r7, #8]
 800506e:	1ad3      	subs	r3, r2, r3
 8005070:	425a      	negs	r2, r3
 8005072:	4153      	adcs	r3, r2
 8005074:	b2db      	uxtb	r3, r3
 8005076:	001a      	movs	r2, r3
 8005078:	1dfb      	adds	r3, r7, #7
 800507a:	781b      	ldrb	r3, [r3, #0]
 800507c:	429a      	cmp	r2, r3
 800507e:	d197      	bne.n	8004fb0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005080:	2300      	movs	r3, #0
}
 8005082:	0018      	movs	r0, r3
 8005084:	46bd      	mov	sp, r7
 8005086:	b008      	add	sp, #32
 8005088:	bd80      	pop	{r7, pc}
 800508a:	46c0      	nop			; (mov r8, r8)
 800508c:	20000000 	.word	0x20000000
 8005090:	ffffdfff 	.word	0xffffdfff

08005094 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b08a      	sub	sp, #40	; 0x28
 8005098:	af00      	add	r7, sp, #0
 800509a:	60f8      	str	r0, [r7, #12]
 800509c:	60b9      	str	r1, [r7, #8]
 800509e:	607a      	str	r2, [r7, #4]
 80050a0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80050a2:	2317      	movs	r3, #23
 80050a4:	18fb      	adds	r3, r7, r3
 80050a6:	2200      	movs	r2, #0
 80050a8:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80050aa:	f7fd fd2b 	bl	8002b04 <HAL_GetTick>
 80050ae:	0002      	movs	r2, r0
 80050b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050b2:	1a9b      	subs	r3, r3, r2
 80050b4:	683a      	ldr	r2, [r7, #0]
 80050b6:	18d3      	adds	r3, r2, r3
 80050b8:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80050ba:	f7fd fd23 	bl	8002b04 <HAL_GetTick>
 80050be:	0003      	movs	r3, r0
 80050c0:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	330c      	adds	r3, #12
 80050c8:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80050ca:	4b41      	ldr	r3, [pc, #260]	; (80051d0 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 80050cc:	681a      	ldr	r2, [r3, #0]
 80050ce:	0013      	movs	r3, r2
 80050d0:	009b      	lsls	r3, r3, #2
 80050d2:	189b      	adds	r3, r3, r2
 80050d4:	00da      	lsls	r2, r3, #3
 80050d6:	1ad3      	subs	r3, r2, r3
 80050d8:	0d1b      	lsrs	r3, r3, #20
 80050da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050dc:	4353      	muls	r3, r2
 80050de:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80050e0:	e068      	b.n	80051b4 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80050e2:	68ba      	ldr	r2, [r7, #8]
 80050e4:	23c0      	movs	r3, #192	; 0xc0
 80050e6:	00db      	lsls	r3, r3, #3
 80050e8:	429a      	cmp	r2, r3
 80050ea:	d10a      	bne.n	8005102 <SPI_WaitFifoStateUntilTimeout+0x6e>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d107      	bne.n	8005102 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80050f2:	69fb      	ldr	r3, [r7, #28]
 80050f4:	781b      	ldrb	r3, [r3, #0]
 80050f6:	b2da      	uxtb	r2, r3
 80050f8:	2117      	movs	r1, #23
 80050fa:	187b      	adds	r3, r7, r1
 80050fc:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80050fe:	187b      	adds	r3, r7, r1
 8005100:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	3301      	adds	r3, #1
 8005106:	d055      	beq.n	80051b4 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005108:	f7fd fcfc 	bl	8002b04 <HAL_GetTick>
 800510c:	0002      	movs	r2, r0
 800510e:	6a3b      	ldr	r3, [r7, #32]
 8005110:	1ad3      	subs	r3, r2, r3
 8005112:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005114:	429a      	cmp	r2, r3
 8005116:	d902      	bls.n	800511e <SPI_WaitFifoStateUntilTimeout+0x8a>
 8005118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800511a:	2b00      	cmp	r3, #0
 800511c:	d142      	bne.n	80051a4 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	685a      	ldr	r2, [r3, #4]
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	21e0      	movs	r1, #224	; 0xe0
 800512a:	438a      	bics	r2, r1
 800512c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	685a      	ldr	r2, [r3, #4]
 8005132:	2382      	movs	r3, #130	; 0x82
 8005134:	005b      	lsls	r3, r3, #1
 8005136:	429a      	cmp	r2, r3
 8005138:	d113      	bne.n	8005162 <SPI_WaitFifoStateUntilTimeout+0xce>
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	689a      	ldr	r2, [r3, #8]
 800513e:	2380      	movs	r3, #128	; 0x80
 8005140:	021b      	lsls	r3, r3, #8
 8005142:	429a      	cmp	r2, r3
 8005144:	d005      	beq.n	8005152 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	689a      	ldr	r2, [r3, #8]
 800514a:	2380      	movs	r3, #128	; 0x80
 800514c:	00db      	lsls	r3, r3, #3
 800514e:	429a      	cmp	r2, r3
 8005150:	d107      	bne.n	8005162 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	681a      	ldr	r2, [r3, #0]
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	2140      	movs	r1, #64	; 0x40
 800515e:	438a      	bics	r2, r1
 8005160:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005166:	2380      	movs	r3, #128	; 0x80
 8005168:	019b      	lsls	r3, r3, #6
 800516a:	429a      	cmp	r2, r3
 800516c:	d110      	bne.n	8005190 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	681a      	ldr	r2, [r3, #0]
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4916      	ldr	r1, [pc, #88]	; (80051d4 <SPI_WaitFifoStateUntilTimeout+0x140>)
 800517a:	400a      	ands	r2, r1
 800517c:	601a      	str	r2, [r3, #0]
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	681a      	ldr	r2, [r3, #0]
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	2180      	movs	r1, #128	; 0x80
 800518a:	0189      	lsls	r1, r1, #6
 800518c:	430a      	orrs	r2, r1
 800518e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	225d      	movs	r2, #93	; 0x5d
 8005194:	2101      	movs	r1, #1
 8005196:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	225c      	movs	r2, #92	; 0x5c
 800519c:	2100      	movs	r1, #0
 800519e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80051a0:	2303      	movs	r3, #3
 80051a2:	e010      	b.n	80051c6 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80051a4:	69bb      	ldr	r3, [r7, #24]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d101      	bne.n	80051ae <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 80051aa:	2300      	movs	r3, #0
 80051ac:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 80051ae:	69bb      	ldr	r3, [r7, #24]
 80051b0:	3b01      	subs	r3, #1
 80051b2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	68ba      	ldr	r2, [r7, #8]
 80051bc:	4013      	ands	r3, r2
 80051be:	687a      	ldr	r2, [r7, #4]
 80051c0:	429a      	cmp	r2, r3
 80051c2:	d18e      	bne.n	80050e2 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 80051c4:	2300      	movs	r3, #0
}
 80051c6:	0018      	movs	r0, r3
 80051c8:	46bd      	mov	sp, r7
 80051ca:	b00a      	add	sp, #40	; 0x28
 80051cc:	bd80      	pop	{r7, pc}
 80051ce:	46c0      	nop			; (mov r8, r8)
 80051d0:	20000000 	.word	0x20000000
 80051d4:	ffffdfff 	.word	0xffffdfff

080051d8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b086      	sub	sp, #24
 80051dc:	af02      	add	r7, sp, #8
 80051de:	60f8      	str	r0, [r7, #12]
 80051e0:	60b9      	str	r1, [r7, #8]
 80051e2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80051e4:	68ba      	ldr	r2, [r7, #8]
 80051e6:	23c0      	movs	r3, #192	; 0xc0
 80051e8:	0159      	lsls	r1, r3, #5
 80051ea:	68f8      	ldr	r0, [r7, #12]
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	9300      	str	r3, [sp, #0]
 80051f0:	0013      	movs	r3, r2
 80051f2:	2200      	movs	r2, #0
 80051f4:	f7ff ff4e 	bl	8005094 <SPI_WaitFifoStateUntilTimeout>
 80051f8:	1e03      	subs	r3, r0, #0
 80051fa:	d007      	beq.n	800520c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005200:	2220      	movs	r2, #32
 8005202:	431a      	orrs	r2, r3
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005208:	2303      	movs	r3, #3
 800520a:	e027      	b.n	800525c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800520c:	68ba      	ldr	r2, [r7, #8]
 800520e:	68f8      	ldr	r0, [r7, #12]
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	9300      	str	r3, [sp, #0]
 8005214:	0013      	movs	r3, r2
 8005216:	2200      	movs	r2, #0
 8005218:	2180      	movs	r1, #128	; 0x80
 800521a:	f7ff fead 	bl	8004f78 <SPI_WaitFlagStateUntilTimeout>
 800521e:	1e03      	subs	r3, r0, #0
 8005220:	d007      	beq.n	8005232 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005226:	2220      	movs	r2, #32
 8005228:	431a      	orrs	r2, r3
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800522e:	2303      	movs	r3, #3
 8005230:	e014      	b.n	800525c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005232:	68ba      	ldr	r2, [r7, #8]
 8005234:	23c0      	movs	r3, #192	; 0xc0
 8005236:	00d9      	lsls	r1, r3, #3
 8005238:	68f8      	ldr	r0, [r7, #12]
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	9300      	str	r3, [sp, #0]
 800523e:	0013      	movs	r3, r2
 8005240:	2200      	movs	r2, #0
 8005242:	f7ff ff27 	bl	8005094 <SPI_WaitFifoStateUntilTimeout>
 8005246:	1e03      	subs	r3, r0, #0
 8005248:	d007      	beq.n	800525a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800524e:	2220      	movs	r2, #32
 8005250:	431a      	orrs	r2, r3
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005256:	2303      	movs	r3, #3
 8005258:	e000      	b.n	800525c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800525a:	2300      	movs	r3, #0
}
 800525c:	0018      	movs	r0, r3
 800525e:	46bd      	mov	sp, r7
 8005260:	b004      	add	sp, #16
 8005262:	bd80      	pop	{r7, pc}

08005264 <__libc_init_array>:
 8005264:	b570      	push	{r4, r5, r6, lr}
 8005266:	2600      	movs	r6, #0
 8005268:	4d0c      	ldr	r5, [pc, #48]	; (800529c <__libc_init_array+0x38>)
 800526a:	4c0d      	ldr	r4, [pc, #52]	; (80052a0 <__libc_init_array+0x3c>)
 800526c:	1b64      	subs	r4, r4, r5
 800526e:	10a4      	asrs	r4, r4, #2
 8005270:	42a6      	cmp	r6, r4
 8005272:	d109      	bne.n	8005288 <__libc_init_array+0x24>
 8005274:	2600      	movs	r6, #0
 8005276:	f000 f821 	bl	80052bc <_init>
 800527a:	4d0a      	ldr	r5, [pc, #40]	; (80052a4 <__libc_init_array+0x40>)
 800527c:	4c0a      	ldr	r4, [pc, #40]	; (80052a8 <__libc_init_array+0x44>)
 800527e:	1b64      	subs	r4, r4, r5
 8005280:	10a4      	asrs	r4, r4, #2
 8005282:	42a6      	cmp	r6, r4
 8005284:	d105      	bne.n	8005292 <__libc_init_array+0x2e>
 8005286:	bd70      	pop	{r4, r5, r6, pc}
 8005288:	00b3      	lsls	r3, r6, #2
 800528a:	58eb      	ldr	r3, [r5, r3]
 800528c:	4798      	blx	r3
 800528e:	3601      	adds	r6, #1
 8005290:	e7ee      	b.n	8005270 <__libc_init_array+0xc>
 8005292:	00b3      	lsls	r3, r6, #2
 8005294:	58eb      	ldr	r3, [r5, r3]
 8005296:	4798      	blx	r3
 8005298:	3601      	adds	r6, #1
 800529a:	e7f2      	b.n	8005282 <__libc_init_array+0x1e>
 800529c:	08005344 	.word	0x08005344
 80052a0:	08005344 	.word	0x08005344
 80052a4:	08005344 	.word	0x08005344
 80052a8:	08005348 	.word	0x08005348

080052ac <memset>:
 80052ac:	0003      	movs	r3, r0
 80052ae:	1882      	adds	r2, r0, r2
 80052b0:	4293      	cmp	r3, r2
 80052b2:	d100      	bne.n	80052b6 <memset+0xa>
 80052b4:	4770      	bx	lr
 80052b6:	7019      	strb	r1, [r3, #0]
 80052b8:	3301      	adds	r3, #1
 80052ba:	e7f9      	b.n	80052b0 <memset+0x4>

080052bc <_init>:
 80052bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052be:	46c0      	nop			; (mov r8, r8)
 80052c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80052c2:	bc08      	pop	{r3}
 80052c4:	469e      	mov	lr, r3
 80052c6:	4770      	bx	lr

080052c8 <_fini>:
 80052c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052ca:	46c0      	nop			; (mov r8, r8)
 80052cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80052ce:	bc08      	pop	{r3}
 80052d0:	469e      	mov	lr, r3
 80052d2:	4770      	bx	lr
