
---------- Begin Simulation Statistics ----------
final_tick                                63425040000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 538600                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703496                       # Number of bytes of host memory used
host_op_rate                                   827145                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.57                       # Real time elapsed on the host
host_tick_rate                             3416040290                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      15357438                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.063425                       # Number of seconds simulated
sim_ticks                                 63425040000                       # Number of ticks simulated
system.cpu.Branches                           1124882                       # Number of branches fetched
system.cpu.committedInsts                    10000001                       # Number of instructions committed
system.cpu.committedOps                      15357438                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     2917431                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            44                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1568666                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          1074                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    13195696                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            84                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         63425040                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   63425040                       # Number of busy cycles
system.cpu.num_cc_register_reads              8613289                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             8528002                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       695051                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 287396                       # Number of float alu accesses
system.cpu.num_fp_insts                        287396                       # number of float instructions
system.cpu.num_fp_register_reads               289232                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               19953                       # number of times the floating registers were written
system.cpu.num_func_calls                      401966                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              15326286                       # Number of integer alu accesses
system.cpu.num_int_insts                     15326286                       # number of integer instructions
system.cpu.num_int_register_reads            34942749                       # number of times the integer registers were read
system.cpu.num_int_register_writes           12625635                       # number of times the integer registers were written
system.cpu.num_load_insts                     2917406                       # Number of load instructions
system.cpu.num_mem_refs                       4486070                       # number of memory refs
system.cpu.num_store_insts                    1568664                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                  9905      0.06%      0.06% # Class of executed instruction
system.cpu.op_class::IntAlu                  10846354     70.62%     70.69% # Class of executed instruction
system.cpu.op_class::IntMult                       10      0.00%     70.69% # Class of executed instruction
system.cpu.op_class::IntDiv                        21      0.00%     70.69% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3232      0.02%     70.71% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.71% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.71% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.71% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.71% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.71% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.71% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.71% # Class of executed instruction
system.cpu.op_class::SimdAdd                       16      0.00%     70.71% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.71% # Class of executed instruction
system.cpu.op_class::SimdAlu                      842      0.01%     70.71% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.71% # Class of executed instruction
system.cpu.op_class::SimdCvt                      302      0.00%     70.72% # Class of executed instruction
system.cpu.op_class::SimdMisc                    3063      0.02%     70.74% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.74% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.74% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     70.74% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.74% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     70.74% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.74% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.74% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.74% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.74% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                5434      0.04%     70.77% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMult               2717      0.02%     70.79% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.79% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.79% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     70.79% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     70.79% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     70.79% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     70.79% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     70.79% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     70.79% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     70.79% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     70.79% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     70.79% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     70.79% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     70.79% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     70.79% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     70.79% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     70.79% # Class of executed instruction
system.cpu.op_class::MemRead                  2910066     18.95%     89.74% # Class of executed instruction
system.cpu.op_class::MemWrite                 1304228      8.49%     98.23% # Class of executed instruction
system.cpu.op_class::FloatMemRead                7340      0.05%     98.28% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             264436      1.72%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   15357966                       # Class of executed instruction
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests       116503                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops         3951                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests         233898                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops             3951                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        18673                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         54177                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1485                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        18183                       # Transaction distribution
system.membus.trans_dist::CleanEvict              490                       # Transaction distribution
system.membus.trans_dist::ReadExReq             34019                       # Transaction distribution
system.membus.trans_dist::ReadExResp            34019                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1485                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave        89681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total        89681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  89681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave      3435968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total      3435968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3435968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35504                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35504    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               35504                       # Request fanout histogram
system.membus.reqLayer0.occupancy           126909000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy          187686500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  63425040000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         13131944                       # number of demand (read+write) hits
system.icache.demand_hits::total             13131944                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        13131944                       # number of overall hits
system.icache.overall_hits::total            13131944                       # number of overall hits
system.icache.demand_misses::.cpu.inst          63752                       # number of demand (read+write) misses
system.icache.demand_misses::total              63752                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         63752                       # number of overall misses
system.icache.overall_misses::total             63752                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst   2207835000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total   2207835000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst   2207835000                       # number of overall miss cycles
system.icache.overall_miss_latency::total   2207835000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     13195696                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         13195696                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     13195696                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        13195696                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.004831                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.004831                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.004831                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.004831                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 34631.619400                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 34631.619400                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 34631.619400                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 34631.619400                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        63752                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         63752                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        63752                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        63752                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst   2080331000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total   2080331000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst   2080331000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total   2080331000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.004831                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.004831                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.004831                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.004831                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 32631.619400                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 32631.619400                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 32631.619400                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 32631.619400                       # average overall mshr miss latency
system.icache.replacements                      63367                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        13131944                       # number of ReadReq hits
system.icache.ReadReq_hits::total            13131944                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         63752                       # number of ReadReq misses
system.icache.ReadReq_misses::total             63752                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst   2207835000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total   2207835000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     13195696                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        13195696                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.004831                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.004831                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 34631.619400                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 34631.619400                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        63752                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        63752                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst   2080331000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total   2080331000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004831                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.004831                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 32631.619400                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 32631.619400                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  63425040000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               378.868561                       # Cycle average of tags in use
system.icache.tags.total_refs                13195696                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 63752                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                206.984816                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   378.868561                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.739978                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.739978                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          385                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          383                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.751953                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              13259448                       # Number of tag accesses
system.icache.tags.data_accesses             13259448                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  63425040000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED  63425040000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           50048                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         2222208                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             2272256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        50048                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          50048                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks      1163712                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total          1163712                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              782                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            34722                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                35504                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks         18183                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total               18183                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             789089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           35036762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               35825850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        789089                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            789089                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        18347832                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              18347832                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        18347832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            789089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          35036762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              54173683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples     18183.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       782.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     34722.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.013518124250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds          1009                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds          1009                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState               105474                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState               17157                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        35504                       # Number of read requests accepted
system.mem_ctrl.writeReqs                       18183                       # Number of write requests accepted
system.mem_ctrl.readBursts                      35504                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                     18183                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               2273                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               2439                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               2336                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               2339                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               2411                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               2227                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               2189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               2164                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               2074                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               2077                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              2159                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              2096                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              2158                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              2157                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              2110                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              2295                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0               1097                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1               1338                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2               1247                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3               1295                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4               1217                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5               1152                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6               1127                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7               1111                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8               1024                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9               1031                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10              1057                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11              1030                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12              1062                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13              1084                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14              1071                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15              1219                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       19.33                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     933187500                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                   177520000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat               1598887500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      26284.01                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 45034.01                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     29750                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                    16097                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  83.79                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 88.53                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  35504                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                 18183                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    35501                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                    1010                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                    1010                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                    1010                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                    1010                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                    1010                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                    1010                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                    1009                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                    1009                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                    1009                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                    1009                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                    1009                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                    1009                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                    1009                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                    1009                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                    1009                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                    1009                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                    1009                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                    1009                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         7819                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     439.266402                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    310.425807                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    307.723707                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          1164     14.89%     14.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1788     22.87%     37.75% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          689      8.81%     46.57% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          513      6.56%     53.13% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          485      6.20%     59.33% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767         2228     28.49%     87.82% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           42      0.54%     88.36% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           54      0.69%     89.05% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          856     10.95%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          7819                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples         1009                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       35.175421                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      18.530021                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     509.506854                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-511           1008     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::15872-16383            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total           1009                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples         1009                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              18                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      18.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18              1009    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total           1009                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                 2272256                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                  1162368                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  2272256                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys               1163712                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         35.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         18.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      35.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      18.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.42                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.28                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.14                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    63391243000                       # Total gap between requests
system.mem_ctrl.avgGap                     1180755.92                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        50048                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      2222208                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks      1162368                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 789088.978107069386                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 35036761.506181150675                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 18326641.969796154648                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          782                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        34722                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks        18183                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     23492250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data   1575395250                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 1144132998500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     30041.24                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     45371.67                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks  62923224.91                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     85.40                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              25511220                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              13559535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy            122279640                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy            44777160                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      5006242800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        7043438700                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       18423898560                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         30679707615                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         483.716015                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  47825215250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   2117700000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  13482124750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              30316440                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              16113570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy            131218920                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy            50028480                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      5006242800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        8053248990                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       17573532000                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         30860701200                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         486.569677                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  45605198250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   2117700000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  15702141750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  63425040000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           62961                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           18780                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               81741                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          62961                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          18780                       # number of overall hits
system.l2cache.overall_hits::total              81741                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           791                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         34863                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             35654                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          791                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        34863                       # number of overall misses
system.l2cache.overall_misses::total            35654                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    566886000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  25661508000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  26228394000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    566886000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  25661508000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  26228394000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        63752                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        53643                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          117395                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        63752                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        53643                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         117395                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.012407                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.649908                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.303710                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.012407                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.649908                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.303710                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 716670.037927                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 736067.119869                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 735636.786896                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 716670.037927                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 736067.119869                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 735636.786896                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          30501                       # number of writebacks
system.l2cache.writebacks::total                30501                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          791                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        34863                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        35654                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          791                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        34863                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        35654                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    551066000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  24964248000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  25515314000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    551066000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  24964248000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  25515314000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.012407                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.649908                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.303710                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.012407                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.649908                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.303710                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 696670.037927                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 716067.119869                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 715636.786896                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 696670.037927                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 716067.119869                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 715636.786896                       # average overall mshr miss latency
system.l2cache.replacements                     33068                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        52503                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        52503                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        52503                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        52503                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          234                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          234                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data            5                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               5                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data         2445                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             2445                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data        34027                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          34027                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data  25140327000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total  25140327000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        36472                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        36472                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.932962                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.932962                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 738834.660711                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 738834.660711                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data        34027                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        34027                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data  24459787000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total  24459787000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.932962                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.932962                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 718834.660711                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 718834.660711                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        62961                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        16335                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        79296                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          791                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          836                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1627                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    566886000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    521181000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   1088067000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        63752                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        17171                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        80923                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.012407                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.048687                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.020106                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 716670.037927                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 623422.248804                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 668756.607253                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          791                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          836                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1627                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    551066000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    504461000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   1055527000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.012407                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.048687                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.020106                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 696670.037927                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 603422.248804                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 648756.607253                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  63425040000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3939.724847                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 233663                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                37164                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 6.287348                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    87.081038                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    45.861633                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  3806.782176                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.021260                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.011197                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.929390                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.961847                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           92                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         3977                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               271061                       # Number of tag accesses
system.l2cache.tags.data_accesses              271061                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  63425040000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst                7                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data              136                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                  143                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst               7                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data             136                       # number of overall hits
system.l3Dram.overall_hits::total                 143                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst            784                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data          34727                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total              35511                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst           784                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data         34727                       # number of overall misses
system.l3Dram.overall_misses::total             35511                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst    534098000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data  24225189000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total  24759287000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst    534098000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data  24225189000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total  24759287000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst          791                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data        34863                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total            35654                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst          791                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data        34863                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total           35654                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.991150                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.996099                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.995989                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.991150                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.996099                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.995989                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 681247.448980                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 697589.454891                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 697228.661541                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 681247.448980                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 697589.454891                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 697228.661541                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks           25922                       # number of writebacks
system.l3Dram.writebacks::total                 25922                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst          784                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data        34727                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total         35511                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst          784                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data        34727                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total        35511                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst    494114000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data  22454112000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total  22948226000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst    494114000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data  22454112000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total  22948226000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.991150                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.996099                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.995989                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.991150                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.996099                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.995989                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 630247.448980                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 646589.454891                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 646228.661541                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 630247.448980                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 646589.454891                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 646228.661541                       # average overall mshr miss latency
system.l3Dram.replacements                      27978                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks        30501                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total        30501                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks        30501                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total        30501                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks          230                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total          230                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.ReadExReq_hits::.cpu.data             6                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total                 6                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data        34021                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total           34021                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data  23744914000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total  23744914000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data        34027                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total         34027                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.999824                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.999824                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 697948.737544                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 697948.737544                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data        34021                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total        34021                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data  22009843000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total  22009843000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.999824                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.999824                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 646948.737544                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 646948.737544                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst            7                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data          130                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total           137                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst          784                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data          706                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total         1490                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst    534098000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data    480275000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total   1014373000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst          791                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data          836                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total         1627                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.991150                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.844498                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.915796                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 681247.448980                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 680276.203966                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 680787.248322                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst          784                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data          706                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total         1490                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst    494114000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data    444269000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total    938383000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.991150                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.844498                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.915796                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 630247.448980                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 629276.203966                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 629787.248322                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED  63425040000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              7676.268755                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                   66516                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                 36170                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  1.838983                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks   184.012375                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst    71.341872                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  7420.914508                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.022462                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.008709                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.905873                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.937045                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3           88                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4         8088                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses                102916                       # Number of tag accesses
system.l3Dram.tags.data_accesses               102916                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED  63425040000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          4431699                       # number of demand (read+write) hits
system.dcache.demand_hits::total              4431699                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         4431700                       # number of overall hits
system.dcache.overall_hits::total             4431700                       # number of overall hits
system.dcache.demand_misses::.cpu.data          53430                       # number of demand (read+write) misses
system.dcache.demand_misses::total              53430                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         53869                       # number of overall misses
system.dcache.overall_misses::total             53869                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data  26090536000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total  26090536000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data  26090536000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total  26090536000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      4485129                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          4485129                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      4485569                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         4485569                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.011913                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.011913                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.012009                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.012009                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 488312.483623                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 488312.483623                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 484333.030129                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 484333.030129                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           52503                       # number of writebacks
system.dcache.writebacks::total                 52503                       # number of writebacks
system.dcache.demand_mshr_hits::.cpu.data          221                       # number of demand (read+write) MSHR hits
system.dcache.demand_mshr_hits::total             221                       # number of demand (read+write) MSHR hits
system.dcache.overall_mshr_hits::.cpu.data          221                       # number of overall MSHR hits
system.dcache.overall_mshr_hits::total            221                       # number of overall MSHR hits
system.dcache.demand_mshr_misses::.cpu.data        53209                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         53209                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        53648                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        53648                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data  25901768000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total  25901768000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data  26218192000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total  26218192000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.011863                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.011863                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.011960                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.011960                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 486792.986149                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 486792.986149                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 488707.724426                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 488707.724426                       # average overall mshr miss latency
system.dcache.replacements                      53131                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         2900259                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             2900259                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         16732                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             16732                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data    633521000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total    633521000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      2916991                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         2916991                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.005736                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.005736                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 37862.837676                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 37862.837676                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data        16732                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        16732                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data    600057000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total    600057000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005736                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.005736                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35862.837676                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 35862.837676                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        1531440                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            1531440                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data        36698                       # number of WriteReq misses
system.dcache.WriteReq_misses::total            36698                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data  25457015000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total  25457015000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      1568138                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        1568138                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.023402                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.023402                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 693689.438117                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 693689.438117                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_hits::.cpu.data          221                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_hits::total           221                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_misses::.cpu.data        36477                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total        36477                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data  25301711000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total  25301711000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023261                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.023261                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 693634.646490                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 693634.646490                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data             1                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total                 1                       # number of SoftPFReq hits
system.dcache.SoftPFReq_misses::.cpu.data          439                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total             439                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data          440                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total           440                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data     0.997727                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total     0.997727                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data          439                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total          439                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    316424000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total    316424000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.997727                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total     0.997727                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 720783.599089                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 720783.599089                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  63425040000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               505.745442                       # Cycle average of tags in use
system.dcache.tags.total_refs                 4485348                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 53643                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 83.614787                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   505.745442                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.987784                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.987784                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2           63                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3           92                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::4          345                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               4539212                       # Number of tag accesses
system.dcache.tags.data_accesses              4539212                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  63425040000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst            2                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data            5                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total              7                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst            2                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data            5                       # number of overall hits
system.DynamicCache.overall_hits::total             7                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst          782                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data        34722                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total        35504                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst          782                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data        34722                       # number of overall misses
system.DynamicCache.overall_misses::total        35504                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst    453870000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data  20682385000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total  21136255000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst    453870000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data  20682385000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total  21136255000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst          784                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data        34727                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total        35511                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst          784                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data        34727                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total        35511                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.997449                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.999856                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.999803                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.997449                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.999856                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.999803                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 580396.419437                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 595656.500202                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 595320.386435                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 580396.419437                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 595656.500202                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 595320.386435                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks        18183                       # number of writebacks
system.DynamicCache.writebacks::total           18183                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst          782                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data        34722                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total        35504                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst          782                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data        34722                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total        35504                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst    352210000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data  16168525000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total  16520735000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst    352210000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data  16168525000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total  16520735000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.997449                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.999856                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.999803                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.997449                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.999856                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.999803                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 450396.419437                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 465656.500202                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 465320.386435                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 450396.419437                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 465656.500202                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 465320.386435                       # average overall mshr miss latency
system.DynamicCache.replacements                53234                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks        25922                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total        25922                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks        25922                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total        25922                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks          467                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total          467                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.ReadExReq_hits::.cpu.data            2                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_hits::total            2                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_misses::.cpu.data        34019                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total        34019                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data  20274512000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total  20274512000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data        34021                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total        34021                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data     0.999941                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total     0.999941                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 595976.130986                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 595976.130986                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data        34019                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total        34019                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data  15852042000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total  15852042000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data     0.999941                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total     0.999941                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 465976.130986                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 465976.130986                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst            2                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data            3                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total            5                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst          782                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data          703                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total         1485                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst    453870000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data    407873000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total    861743000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst          784                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data          706                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total         1490                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.997449                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.995751                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.996644                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 580396.419437                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 580189.189189                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 580298.316498                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst          782                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data          703                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total         1485                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst    352210000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data    316483000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total    668693000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.997449                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.995751                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.996644                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 450396.419437                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 450189.189189                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 450298.316498                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED  63425040000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse        7676.285546                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs             61463                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs           61426                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            1.000602                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks  6587.239036                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst    62.943543                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data  1026.102967                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.804106                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.007684                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.125257                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     0.937047                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3           87                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4         8095                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses          123356                       # Number of tag accesses
system.DynamicCache.tags.data_accesses         123356                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  63425040000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               80923                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty        127109                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             77824                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq                 5                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp                5                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq              36472                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp             36472                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          80923                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       160427                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side       190871                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  351298                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      6793344                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      4080128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 10873472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                             88435                       # Total snoops (count)
system.l2bar.snoopTraffic                     4774784                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples             205835                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.019200                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.137227                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                   201883     98.08%     98.08% # Request fanout histogram
system.l2bar.snoop_fanout::1                     3952      1.92%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bar.snoop_fanout::total               205835                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy            338904000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy           191256000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           160934000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  63425040000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63425040000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63425040000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  63425040000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
