#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Oct 13 13:40:45 2018
# Process ID: 15108
# Current directory: D:/vivado/Projects/lab_2/multibit_ripple_carry_adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent45400 D:\vivado\Projects\lab_2\multibit_ripple_carry_adder\multibit_ripple_carry_adder.xpr
# Log file: D:/vivado/Projects/lab_2/multibit_ripple_carry_adder/vivado.log
# Journal file: D:/vivado/Projects/lab_2/multibit_ripple_carry_adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado/Projects/lab_2/multibit_ripple_carry_adder/multibit_ripple_carry_adder.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 771.152 ; gain = 142.160
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/Projects/lab_2/multibit_ripple_carry_adder/multibit_ripple_carry_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Add_rca_16_TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/Projects/lab_2/multibit_ripple_carry_adder/multibit_ripple_carry_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Add_rca_16_TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Projects/lab_2/Source templates/Source templates/Add_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_full
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Projects/lab_2/Source templates/Source templates/Add_half.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_half
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Projects/lab_2/Source templates/Source templates/Add_rca_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_rca_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Projects/lab_2/Source templates/Source templates/Add_rca_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_rca_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Projects/lab_2/Source templates/Source templates/Add_rca_16_TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_rca_16_TestBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/Projects/lab_2/multibit_ripple_carry_adder/multibit_ripple_carry_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 50c9e9dcf67d42d6aadd500f3cb16493 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Add_rca_16_TestBench_behav xil_defaultlib.Add_rca_16_TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Add_half
Compiling module xil_defaultlib.Add_full
Compiling module xil_defaultlib.Add_rca_4
Compiling module xil_defaultlib.Add_rca_16
Compiling module xil_defaultlib.Add_rca_16_TestBench
Compiling module xil_defaultlib.glbl
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 778.789 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 778.789 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/Projects/lab_2/multibit_ripple_carry_adder/multibit_ripple_carry_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Add_rca_16_TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/Projects/lab_2/multibit_ripple_carry_adder/multibit_ripple_carry_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Add_rca_16_TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/Projects/lab_2/multibit_ripple_carry_adder/multibit_ripple_carry_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 50c9e9dcf67d42d6aadd500f3cb16493 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Add_rca_16_TestBench_behav xil_defaultlib.Add_rca_16_TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Add_half
Compiling module xil_defaultlib.Add_full
Compiling module xil_defaultlib.Add_rca_4
Compiling module xil_defaultlib.Add_rca_16
Compiling module xil_defaultlib.Add_rca_16_TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Add_rca_16_TestBench_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/vivado/Projects/lab_2/multibit_ripple_carry_adder/multibit_ripple_carry_adder.sim/sim_1/behav/xsim/xsim.dir/Add_rca_16_TestBench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/vivado/Projects/lab_2/multibit_ripple_carry_adder/multibit_ripple_carry_adder.sim/sim_1/behav/xsim/xsim.dir/Add_rca_16_TestBench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Oct 13 13:46:47 2018. For additional details about this file, please refer to the WebTalk help file at D:/vivado/Vivado/2018.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 55.379 ; gain = 0.871
INFO: [Common 17-206] Exiting Webtalk at Sat Oct 13 13:46:47 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 778.789 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/Projects/lab_2/multibit_ripple_carry_adder/multibit_ripple_carry_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Add_rca_16_TestBench_behav -key {Behavioral:sim_1:Functional:Add_rca_16_TestBench} -tclbatch {Add_rca_16_TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Add_rca_16_TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=       1.0ns, a=0000000000000000, b=0000000000000000, c_in=0, c_out=0, sum=0000000000000000
Time=      11.0ns, a=0000000000000111, b=0000000000000011, c_in=0, c_out=0, sum=0000000000001010
Time=      21.0ns, a=0000000000001111, b=0000000000000011, c_in=0, c_out=0, sum=0000000000010010
Time=      31.0ns, a=0000000000011111, b=0000000000000011, c_in=1, c_out=0, sum=0000000000100011
Time=      41.0ns, a=0000000001111111, b=0000000000000011, c_in=0, c_out=0, sum=0000000010000010
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Add_rca_16_TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 793.477 ; gain = 14.688
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 802.570 ; gain = 0.020
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct 13 14:19:47 2018...
