/*****************************************************************************************************
* FileName     :    SystemBase.h
*
* Reference    :    NULL
*
* Description  :    系统公用基本头文件
*
* History      :
*       <Author>        <Data>        <Hardware>     <Version>        <Description>
*     YanDengxue   2011-03-29 15:30       --           1.00             Create
*****************************************************************************************************/
#ifndef _System_Base_H_
#define _System_Base_H_

#ifdef __cplusplus
extern "C" {
#endif

//====================================================================================================
// 宏定义
//====================================================================================================
#define SOH 0x01u
#define ETX 0x03u
#define EOT 0x04u
#define ACK 0x06u
#define NAK 0x15u
#define CAN 0x18u

//====================================================================================================
// 系统相关定义
//====================================================================================================
//----------------------------------------------------------------------------------------------------
// SYSCFG
//----------------------------------------------------------------------------------------------------
#define SYSCFG_UNLOCK0 0x83e70b13u
#define SYSCFG_UNLOCK1 0x95a4f1e0u
#define SYSCFG_LOCK0   0x00000000u
#define SYSCFG_LOCK1   0x00000000u

//----------------------------------------------------------------------------------------------------
// PSC
//----------------------------------------------------------------------------------------------------
#define PSC_ENABLE          (0x3u)
#define PSC_DISABLE         (0x2u)
#define PSC_SYNCRESET       (0x1u)
#define PSC_SWRSTDISABLE    (0x0u)
#define PSC_LOCALRST        (0x100u)

//----------------------------------------------------------------------------------------------------
// PLL
//----------------------------------------------------------------------------------------------------
#define OSCIN 24000000u// HZ
#define SYSTRM_US_TICKS     ((Uint32)(OSCIN / 1000000u))
#define SYSTRM_MS_TICKS     ((Uint32)(OSCIN / 1000u))

#define PLL0_MULTIPLIER     24u
#define PLL0_PREDIV         0u
#define PLL0_POSTDIV        1u
#define PLL0_LOCK_TIME_CNT  2400u

#define PLL0_PLLDIV1        0x00u
#define PLL0_PLLDIV2        0x01u
#define PLL0_PLLDIV3        0x01u
#define PLL0_PLLDIV4        0x03u
#define PLL0_PLLDIV5        0x02u
#define PLL0_PLLDIV6        0x00u
#define PLL0_PLLDIV7        0x05u

#define FREQ_PLL0_PRE_ORG   (OSCIN * (PLL0_MULTIPLIER + 1u))
#define FREQ_PLL0_POST_ORG  (FREQ_PLL0_PRE_ORG / (PLL0_PREDIV + 1u) / (PLL0_POSTDIV + 1u))

#define FREQ_PLL0_SYSCLK1   (FREQ_PLL0_POST_ORG / (PLL0_PLLDIV1 + 1u))
#define FREQ_PLL0_SYSCLK2   (FREQ_PLL0_POST_ORG / (PLL0_PLLDIV2 + 1u))
#define FREQ_PLL0_SYSCLK3   (FREQ_PLL0_POST_ORG / (PLL0_PLLDIV3 + 1u))
#define FREQ_PLL0_SYSCLK4   (FREQ_PLL0_POST_ORG / (PLL0_PLLDIV4 + 1u))
#define FREQ_PLL0_SYSCLK5   (FREQ_PLL0_POST_ORG / (PLL0_PLLDIV5 + 1u))
#define FREQ_PLL0_SYSCLK7   (FREQ_PLL0_POST_ORG / (PLL0_PLLDIV7 + 1u))

#define PLL1_MULTIPLIER     24u
#define PLL1_POSTDIV        1u
#define PLL1_LOCK_TIME_CNT  2400u

#define PLL1_PLLDIV1        0x00u
#define PLL1_PLLDIV2        0x01u
#define PLL1_PLLDIV3        0x02u

#define FREQ_PLL1_PRE_ORG   (OSCIN * (PLL1_MULTIPLIER + 1u))
#define FREQ_PLL1_POST_ORG  (FREQ_PLL1_PRE_ORG / (PLL1_POSTDIV + 1u))

#define FREQ_PLL1_SYSCLK1   (FREQ_PLL1_POST_ORG / (PLL1_PLLDIV1 + 1u))
#define FREQ_PLL1_SYSCLK2   (FREQ_PLL1_POST_ORG / (PLL1_PLLDIV2 + 1u))
#define FREQ_PLL1_SYSCLK3   (FREQ_PLL1_POST_ORG / (PLL1_PLLDIV3 + 1u))

//----------------------------------------------------------------------------------------------------
// UART
//----------------------------------------------------------------------------------------------------
#define UART_LSR_TEMT 0x40u
#define UART_LSR_THRE 0x20u
#define UART_LSR_DR   0x01u

//----------------------------------------------------------------------------------------------------
// SPI Module
//----------------------------------------------------------------------------------------------------
#define SPI_RXINTFLAG     0x00000100u
#define SPI_OVRNINTFLG    0x00000040u
#define SPI_BITERRFLG     0x00000010u
#define SPI_DESELECTFLG   0x00000004u

#define SPI_SPIFLG_TXINTFLAG     0x00000200u
#define SPI_SPIFLG_RXINTFLAG     0x00000100u
#define SPI_SPIFLG_OVRNINTFLG    0x00000040u
#define SPI_SPIFLG_BITERRFLG     0x00000010u
#define SPI_SPIFLG_DESELECTFLG   0x00000004u

//----------------------------------------------------------------------------------------------------
// GPIO Module
//----------------------------------------------------------------------------------------------------
#define GPIO_BANK0  (1u << 0x00)
#define GPIO_BANK1  (1u << 0x01)
#define GPIO_BANK2  (1u << 0x02)
#define GPIO_BANK3  (1u << 0x03)
#define GPIO_BANK4  (1u << 0x04)
#define GPIO_BANK5  (1u << 0x05)
#define GPIO_BANK6  (1u << 0x06)
#define GPIO_BANK7  (1u << 0x07)
#define GPIO_BANK8  (1u << 0x08)

#define GPIO_GP2P0  (1u << 0x00)
#define GPIO_GP2P1  (1u << 0x01)
#define GPIO_GP2P2  (1u << 0x02)
#define GPIO_GP2P3  (1u << 0x03)
#define GPIO_GP2P4  (1u << 0x04)
#define GPIO_GP2P5  (1u << 0x05)
#define GPIO_GP2P6  (1u << 0x06)
#define GPIO_GP2P7  (1u << 0x07)
#define GPIO_GP2P8  (1u << 0x08)
#define GPIO_GP2P9  (1u << 0x09)
#define GPIO_GP2P10 (1u << 0x0a)
#define GPIO_GP2P11 (1u << 0x0b)
#define GPIO_GP2P12 (1u << 0x0c)
#define GPIO_GP2P13 (1u << 0x0d)
#define GPIO_GP2P14 (1u << 0x0e)
#define GPIO_GP2P15 (1u << 0x0f)

#define GPIO_GP3P0  (1u << 0x10)
#define GPIO_GP3P1  (1u << 0x11)
#define GPIO_GP3P2  (1u << 0x12)
#define GPIO_GP3P3  (1u << 0x13)
#define GPIO_GP3P4  (1u << 0x14)
#define GPIO_GP3P5  (1u << 0x15)
#define GPIO_GP3P6  (1u << 0x16)
#define GPIO_GP3P7  (1u << 0x17)
#define GPIO_GP3P8  (1u << 0x18)
#define GPIO_GP3P9  (1u << 0x19)
#define GPIO_GP3P10 (1u << 0x1a)
#define GPIO_GP3P11 (1u << 0x1b)
#define GPIO_GP3P12 (1u << 0x1c)
#define GPIO_GP3P13 (1u << 0x1d)
#define GPIO_GP3P14 (1u << 0x1e)
#define GPIO_GP3P15 (1u << 0x1f)

#define GPIO_GP4P0  (1u << 0x00)
#define GPIO_GP4P1  (1u << 0x01)
#define GPIO_GP4P2  (1u << 0x02)
#define GPIO_GP4P3  (1u << 0x03)
#define GPIO_GP4P4  (1u << 0x04)
#define GPIO_GP4P5  (1u << 0x05)
#define GPIO_GP4P6  (1u << 0x06)
#define GPIO_GP4P7  (1u << 0x07)
#define GPIO_GP4P8  (1u << 0x08)
#define GPIO_GP4P9  (1u << 0x09)
#define GPIO_GP4P10 (1u << 0x0a)
#define GPIO_GP4P11 (1u << 0x0b)
#define GPIO_GP4P12 (1u << 0x0c)
#define GPIO_GP4P13 (1u << 0x0d)
#define GPIO_GP4P14 (1u << 0x0e)
#define GPIO_GP4P15 (1u << 0x0f)

#define GPIO_GP5P0  (1u << 0x10)
#define GPIO_GP5P1  (1u << 0x11)
#define GPIO_GP5P2  (1u << 0x12)
#define GPIO_GP5P3  (1u << 0x13)
#define GPIO_GP5P4  (1u << 0x14)
#define GPIO_GP5P5  (1u << 0x15)
#define GPIO_GP5P6  (1u << 0x16)
#define GPIO_GP5P7  (1u << 0x17)
#define GPIO_GP5P8  (1u << 0x18)
#define GPIO_GP5P9  (1u << 0x19)
#define GPIO_GP5P10 (1u << 0x1a)
#define GPIO_GP5P11 (1u << 0x1b)
#define GPIO_GP5P12 (1u << 0x1c)
#define GPIO_GP5P13 (1u << 0x1d)
#define GPIO_GP5P14 (1u << 0x1e)
#define GPIO_GP5P15 (1u << 0x1f)

#define GPIO_GP6P0  (1u << 0x00)
#define GPIO_GP6P1  (1u << 0x01)
#define GPIO_GP6P2  (1u << 0x02)
#define GPIO_GP6P3  (1u << 0x03)
#define GPIO_GP6P4  (1u << 0x04)
#define GPIO_GP6P5  (1u << 0x05)
#define GPIO_GP6P6  (1u << 0x06)
#define GPIO_GP6P7  (1u << 0x07)
#define GPIO_GP6P8  (1u << 0x08)
#define GPIO_GP6P9  (1u << 0x09)
#define GPIO_GP6P10 (1u << 0x0a)
#define GPIO_GP6P11 (1u << 0x0b)
#define GPIO_GP6P12 (1u << 0x0c)
#define GPIO_GP6P13 (1u << 0x0d)
#define GPIO_GP6P14 (1u << 0x0e)
#define GPIO_GP6P15 (1u << 0x0f)


//----------------------------------------------------------------------------------------------------
// Emac Module
//----------------------------------------------------------------------------------------------------
#define EMAC_TXREVID_TXREV_MASK      (0xFFFFFFFFu)
#define EMAC_TXREVID_TXREV_SHIFT     (0x00000000u)
#define EMAC_TXREVID_TXREV_RESETVAL  (0x4EC0020Du)

#define EMAC_TXREVID_RESETVAL        (0x4EC0020Du)

// Packet Flags
#define EMAC_DESC_FLAG_SOP               0x80000000u
#define EMAC_DESC_FLAG_EOP               0x40000000u
#define EMAC_DESC_FLAG_OWNER             0x20000000u
#define EMAC_DESC_FLAG_EOQ               0x10000000u
#define EMAC_DESC_FLAG_TDOWNCMPLT        0x08000000u
#define EMAC_DESC_FLAG_PASSCRC           0x04000000u

// The following flags are RX only
#define EMAC_DESC_FLAG_JABBER            0x02000000u
#define EMAC_DESC_FLAG_OVERSIZE          0x01000000u
#define EMAC_DESC_FLAG_FRAGMENT          0x00800000u
#define EMAC_DESC_FLAG_UNDERSIZED        0x00400000u
#define EMAC_DESC_FLAG_CONTROL           0x00200000u
#define EMAC_DESC_FLAG_OVERRUN           0x00100000u
#define EMAC_DESC_FLAG_CODEERROR         0x00080000u
#define EMAC_DESC_FLAG_ALIGNERROR        0x00040000u
#define EMAC_DESC_FLAG_CRCERROR          0x00020000u
#define EMAC_DESC_FLAG_NOMATCH           0x00010000u

// Interrupts
#define EMAC_MACINVECTOR_USERINT        0x01000000u
#define EMAC_MACINVECTOR_LINKINT        0x02000000u
#define EMAC_MACINVECTOR_HOSTPEND       0x04000000u
#define EMAC_MACINVECTOR_STATPEND       0x08000000u
#define EMAC_MACINVECTOR_RXPEND         0x000000FFu
#define EMAC_MACINVECTOR_TXPEND         0x001F0000u

// TXCONTROL
#define EMAC_TXCONTROL_TXEN_MASK     (0x00000001u)
#define EMAC_TXCONTROL_TXEN_SHIFT    (0x00000000u)
#define EMAC_TXCONTROL_TXEN_RESETVAL (0x00000000u)

// TXEN Tokens
#define EMAC_TXCONTROL_TXEN_DISABLE  (0x00000000u)
#define EMAC_TXCONTROL_TXEN_ENABLE   (0x00000001u)

#define EMAC_TXCONTROL_RESETVAL      (0x00000000u)

// TXTEARDOWN
#define EMAC_TXTEARDOWN_TXTDNCH_MASK (0x00000007u)
#define EMAC_TXTEARDOWN_TXTDNCH_SHIFT (0x00000000u)
#define EMAC_TXTEARDOWN_TXTDNCH_RESETVAL (0x00000000u)
#define EMAC_TXTEARDOWN_TXTDNCH_CHA0 (0x00000000u)
#define EMAC_TXTEARDOWN_TXTDNCH_CHA1 (0x00000001u)
#define EMAC_TXTEARDOWN_TXTDNCH_CHA2 (0x00000002u)
#define EMAC_TXTEARDOWN_TXTDNCH_CHA3 (0x00000003u)
#define EMAC_TXTEARDOWN_TXTDNCH_CHA4 (0x00000004u)
#define EMAC_TXTEARDOWN_TXTDNCH_CHA5 (0x00000005u)
#define EMAC_TXTEARDOWN_TXTDNCH_CHA6 (0x00000006u)
#define EMAC_TXTEARDOWN_TXTDNCH_CHA7 (0x00000007u)

#define EMAC_TXTEARDOWN_RESETVAL     (0x00000000u)

// RXREVID
#define EMAC_RXREVID_RXREV_MASK      (0xFFFFFFFFu)
#define EMAC_RXREVID_RXREV_SHIFT     (0x00000000u)
#define EMAC_RXREVID_RXREV_RESETVAL  (0x4EC0020Du)

#define EMAC_RXREVID_RESETVAL        (0x4EC0020Du)

// RXCONTROL
#define EMAC_RXCONTROL_RXEN_MASK     (0x00000001u)
#define EMAC_RXCONTROL_RXEN_SHIFT    (0x00000000u)
#define EMAC_RXCONTROL_RXEN_RESETVAL (0x00000000u)

// RXEN Tokens
#define EMAC_RXCONTROL_RXEN_DISABLE  (0x00000000u)
#define EMAC_RXCONTROL_RXEN_ENABLE   (0x00000001u)
#define EMAC_RXCONTROL_RESETVAL      (0x00000000u)

// RXTEARDOWN
#define EMAC_RXTEARDOWN_RXTDNCH_MASK (0x00000007u)
#define EMAC_RXTEARDOWN_RXTDNCH_SHIFT (0x00000000u)
#define EMAC_RXTEARDOWN_RXTDNCH_RESETVAL (0x00000000u)
#define EMAC_RXTEARDOWN_RXTDNCH_CHA0 (0x00000000u)
#define EMAC_RXTEARDOWN_RXTDNCH_CHA1 (0x00000001u)
#define EMAC_RXTEARDOWN_RXTDNCH_CHA2 (0x00000002u)
#define EMAC_RXTEARDOWN_RXTDNCH_CHA3 (0x00000003u)
#define EMAC_RXTEARDOWN_RXTDNCH_CHA4 (0x00000004u)
#define EMAC_RXTEARDOWN_RXTDNCH_CHA5 (0x00000005u)
#define EMAC_RXTEARDOWN_RXTDNCH_CHA6 (0x00000006u)
#define EMAC_RXTEARDOWN_RXTDNCH_CHA7 (0x00000007u)

#define EMAC_RXTEARDOWN_RESETVAL     (0x00000000u)

// TXINTSTATRAW
#define EMAC_TXINTSTATRAW_TX7PEND_MASK (0x00000080u)
#define EMAC_TXINTSTATRAW_TX7PEND_SHIFT (0x00000007u)
#define EMAC_TXINTSTATRAW_TX7PEND_RESETVAL (0x00000000u)

#define EMAC_TXINTSTATRAW_TX6PEND_MASK (0x00000040u)
#define EMAC_TXINTSTATRAW_TX6PEND_SHIFT (0x00000006u)
#define EMAC_TXINTSTATRAW_TX6PEND_RESETVAL (0x00000000u)

#define EMAC_TXINTSTATRAW_TX5PEND_MASK (0x00000020u)
#define EMAC_TXINTSTATRAW_TX5PEND_SHIFT (0x00000005u)
#define EMAC_TXINTSTATRAW_TX5PEND_RESETVAL (0x00000000u)

#define EMAC_TXINTSTATRAW_TX4PEND_MASK (0x00000010u)
#define EMAC_TXINTSTATRAW_TX4PEND_SHIFT (0x00000004u)
#define EMAC_TXINTSTATRAW_TX4PEND_RESETVAL (0x00000000u)

#define EMAC_TXINTSTATRAW_TX3PEND_MASK (0x00000008u)
#define EMAC_TXINTSTATRAW_TX3PEND_SHIFT (0x00000003u)
#define EMAC_TXINTSTATRAW_TX3PEND_RESETVAL (0x00000000u)

#define EMAC_TXINTSTATRAW_TX2PEND_MASK (0x00000004u)
#define EMAC_TXINTSTATRAW_TX2PEND_SHIFT (0x00000002u)
#define EMAC_TXINTSTATRAW_TX2PEND_RESETVAL (0x00000000u)

#define EMAC_TXINTSTATRAW_TX1PEND_MASK (0x00000002u)
#define EMAC_TXINTSTATRAW_TX1PEND_SHIFT (0x00000001u)
#define EMAC_TXINTSTATRAW_TX1PEND_RESETVAL (0x00000000u)

#define EMAC_TXINTSTATRAW_TX0PEND_MASK (0x00000001u)
#define EMAC_TXINTSTATRAW_TX0PEND_SHIFT (0x00000000u)
#define EMAC_TXINTSTATRAW_TX0PEND_RESETVAL (0x00000000u)

#define EMAC_TXINTSTATRAW_RESETVAL   (0x00000000u)

// TXINTSTATMASKED
#define EMAC_TXINTSTATMASKED_TX7PEND_MASK (0x00000080u)
#define EMAC_TXINTSTATMASKED_TX7PEND_SHIFT (0x00000007u)
#define EMAC_TXINTSTATMASKED_TX7PEND_RESETVAL (0x00000000u)

#define EMAC_TXINTSTATMASKED_TX6PEND_MASK (0x00000040u)
#define EMAC_TXINTSTATMASKED_TX6PEND_SHIFT (0x00000006u)
#define EMAC_TXINTSTATMASKED_TX6PEND_RESETVAL (0x00000000u)

#define EMAC_TXINTSTATMASKED_TX5PEND_MASK (0x00000020u)
#define EMAC_TXINTSTATMASKED_TX5PEND_SHIFT (0x00000005u)
#define EMAC_TXINTSTATMASKED_TX5PEND_RESETVAL (0x00000000u)

#define EMAC_TXINTSTATMASKED_TX4PEND_MASK (0x00000010u)
#define EMAC_TXINTSTATMASKED_TX4PEND_SHIFT (0x00000004u)
#define EMAC_TXINTSTATMASKED_TX4PEND_RESETVAL (0x00000000u)

#define EMAC_TXINTSTATMASKED_TX3PEND_MASK (0x00000008u)
#define EMAC_TXINTSTATMASKED_TX3PEND_SHIFT (0x00000003u)
#define EMAC_TXINTSTATMASKED_TX3PEND_RESETVAL (0x00000000u)

#define EMAC_TXINTSTATMASKED_TX2PEND_MASK (0x00000004u)
#define EMAC_TXINTSTATMASKED_TX2PEND_SHIFT (0x00000002u)
#define EMAC_TXINTSTATMASKED_TX2PEND_RESETVAL (0x00000000u)

#define EMAC_TXINTSTATMASKED_TX1PEND_MASK (0x00000002u)
#define EMAC_TXINTSTATMASKED_TX1PEND_SHIFT (0x00000001u)
#define EMAC_TXINTSTATMASKED_TX1PEND_RESETVAL (0x00000000u)

#define EMAC_TXINTSTATMASKED_TX0PEND_MASK (0x00000001u)
#define EMAC_TXINTSTATMASKED_TX0PEND_SHIFT (0x00000000u)
#define EMAC_TXINTSTATMASKED_TX0PEND_RESETVAL (0x00000000u)

#define EMAC_TXINTSTATMASKED_RESETVAL (0x00000000u)

// TXINTMASKSET
#define EMAC_TXINTMASKSET_TX7MASK_MASK (0x00000080u)
#define EMAC_TXINTMASKSET_TX7MASK_SHIFT (0x00000007u)
#define EMAC_TXINTMASKSET_TX7MASK_RESETVAL (0x00000000u)

#define EMAC_TXINTMASKSET_TX6MASK_MASK (0x00000040u)
#define EMAC_TXINTMASKSET_TX6MASK_SHIFT (0x00000006u)
#define EMAC_TXINTMASKSET_TX6MASK_RESETVAL (0x00000000u)

#define EMAC_TXINTMASKSET_TX5MASK_MASK (0x00000020u)
#define EMAC_TXINTMASKSET_TX5MASK_SHIFT (0x00000005u)
#define EMAC_TXINTMASKSET_TX5MASK_RESETVAL (0x00000000u)

#define EMAC_TXINTMASKSET_TX4MASK_MASK (0x00000010u)
#define EMAC_TXINTMASKSET_TX4MASK_SHIFT (0x00000004u)
#define EMAC_TXINTMASKSET_TX4MASK_RESETVAL (0x00000000u)

#define EMAC_TXINTMASKSET_TX3MASK_MASK (0x00000008u)
#define EMAC_TXINTMASKSET_TX3MASK_SHIFT (0x00000003u)
#define EMAC_TXINTMASKSET_TX3MASK_RESETVAL (0x00000000u)

#define EMAC_TXINTMASKSET_TX2MASK_MASK (0x00000004u)
#define EMAC_TXINTMASKSET_TX2MASK_SHIFT (0x00000002u)
#define EMAC_TXINTMASKSET_TX2MASK_RESETVAL (0x00000000u)

#define EMAC_TXINTMASKSET_TX1MASK_MASK (0x00000002u)
#define EMAC_TXINTMASKSET_TX1MASK_SHIFT (0x00000001u)
#define EMAC_TXINTMASKSET_TX1MASK_RESETVAL (0x00000000u)

#define EMAC_TXINTMASKSET_TX0MASK_MASK (0x00000001u)
#define EMAC_TXINTMASKSET_TX0MASK_SHIFT (0x00000000u)
#define EMAC_TXINTMASKSET_TX0MASK_RESETVAL (0x00000000u)

#define EMAC_TXINTMASKSET_RESETVAL   (0x00000000u)

// TXINTMASKCLEAR
#define EMAC_TXINTMASKCLEAR_TX7MASK_MASK (0x00000080u)
#define EMAC_TXINTMASKCLEAR_TX7MASK_SHIFT (0x00000007u)
#define EMAC_TXINTMASKCLEAR_TX7MASK_RESETVAL (0x00000000u)

#define EMAC_TXINTMASKCLEAR_TX6MASK_MASK (0x00000040u)
#define EMAC_TXINTMASKCLEAR_TX6MASK_SHIFT (0x00000006u)
#define EMAC_TXINTMASKCLEAR_TX6MASK_RESETVAL (0x00000000u)

#define EMAC_TXINTMASKCLEAR_TX5MASK_MASK (0x00000020u)
#define EMAC_TXINTMASKCLEAR_TX5MASK_SHIFT (0x00000005u)
#define EMAC_TXINTMASKCLEAR_TX5MASK_RESETVAL (0x00000000u)

#define EMAC_TXINTMASKCLEAR_TX4MASK_MASK (0x00000010u)
#define EMAC_TXINTMASKCLEAR_TX4MASK_SHIFT (0x00000004u)
#define EMAC_TXINTMASKCLEAR_TX4MASK_RESETVAL (0x00000000u)

#define EMAC_TXINTMASKCLEAR_TX3MASK_MASK (0x00000008u)
#define EMAC_TXINTMASKCLEAR_TX3MASK_SHIFT (0x00000003u)
#define EMAC_TXINTMASKCLEAR_TX3MASK_RESETVAL (0x00000000u)

#define EMAC_TXINTMASKCLEAR_TX2MASK_MASK (0x00000004u)
#define EMAC_TXINTMASKCLEAR_TX2MASK_SHIFT (0x00000002u)
#define EMAC_TXINTMASKCLEAR_TX2MASK_RESETVAL (0x00000000u)

#define EMAC_TXINTMASKCLEAR_TX1MASK_MASK (0x00000002u)
#define EMAC_TXINTMASKCLEAR_TX1MASK_SHIFT (0x00000001u)
#define EMAC_TXINTMASKCLEAR_TX1MASK_RESETVAL (0x00000000u)

#define EMAC_TXINTMASKCLEAR_TX0MASK_MASK (0x00000001u)
#define EMAC_TXINTMASKCLEAR_TX0MASK_SHIFT (0x00000000u)
#define EMAC_TXINTMASKCLEAR_TX0MASK_RESETVAL (0x00000000u)

#define EMAC_TXINTMASKCLEAR_RESETVAL (0x00000000u)

// MACINVECTOR
#define EMAC_MACINVECTOR_STATPEND_MASK (0x08000000u)
#define EMAC_MACINVECTOR_STATPEND_SHIFT (0x0000001Bu)
#define EMAC_MACINVECTOR_STATPEND_RESETVAL (0x00000000u)

#define EMAC_MACINVECTOR_HOSTPEND_MASK (0x04000000u)
#define EMAC_MACINVECTOR_HOSTPEND_SHIFT (0x0000001Au)
#define EMAC_MACINVECTOR_HOSTPEND_RESETVAL (0x00000000u)

#define EMAC_MACINVECTOR_LINKINT0_MASK (0x02000000u)
#define EMAC_MACINVECTOR_LINKINT0_SHIFT (0x00000019u)
#define EMAC_MACINVECTOR_LINKINT0_RESETVAL (0x00000000u)

#define EMAC_MACINVECTOR_USERINT0_MASK (0x01000000u)
#define EMAC_MACINVECTOR_USERINT0_SHIFT (0x00000018u)
#define EMAC_MACINVECTOR_USERINT0_RESETVAL (0x00000000u)

#define EMAC_MACINVECTOR_TXPEND_MASK (0x00FF0000u)
#define EMAC_MACINVECTOR_TXPEND_SHIFT (0x00000010u)
#define EMAC_MACINVECTOR_TXPEND_RESETVAL (0x00000000u)

#define EMAC_MACINVECTOR_RXTHRESHPEND_MASK (0x0000FF00u)
#define EMAC_MACINVECTOR_RXTHRESHPEND_SHIFT (0x00000008u)
#define EMAC_MACINVECTOR_RXTHRESHPEND_RESETVAL (0x00000000u)

#define EMAC_MACINVECTOR_RXPEND_MASK (0x000000FFu)
#define EMAC_MACINVECTOR_RXPEND_SHIFT (0x00000000u)
#define EMAC_MACINVECTOR_RXPEND_RESETVAL (0x00000000u)

#define EMAC_MACINVECTOR_RESETVAL    (0x00000000u)

// MACEOIVECTOR
#define EMAC_MACEOIVECTOR_INTVECT_MASK (0x0000001Fu)
#define EMAC_MACEOIVECTOR_INTVECT_SHIFT (0x00000000u)
#define EMAC_MACEOIVECTOR_INTVECT_RESETVAL (0x00000000u)

// INTVECT Tokens
#define EMAC_MACEOIVECTOR_INTVECT_C0RXTHRESH (0x00000000u)
#define EMAC_MACEOIVECTOR_INTVECT_C0RX (0x00000001u)
#define EMAC_MACEOIVECTOR_INTVECT_C0TX (0x00000002u)
#define EMAC_MACEOIVECTOR_INTVECT_C0MISC (0x00000003u)
#define EMAC_MACEOIVECTOR_INTVECT_C1RXTHRESH (0x00000004u)
#define EMAC_MACEOIVECTOR_INTVECT_C1RX (0x00000005u)
#define EMAC_MACEOIVECTOR_INTVECT_C1TX (0x00000006u)
#define EMAC_MACEOIVECTOR_INTVECT_C1MISC (0x00000007u)

#define EMAC_MACEOIVECTOR_RESETVAL   (0x00000000u)

// RXINTSTATRAW
#define EMAC_RXINTSTATRAW_RX7THRESHPEND_MASK (0x00008000u)
#define EMAC_RXINTSTATRAW_RX7THRESHPEND_SHIFT (0x0000000Fu)
#define EMAC_RXINTSTATRAW_RX7THRESHPEND_RESETVAL (0x00000000u)

#define EMAC_RXINTSTATRAW_RX6THRESHPEND_MASK (0x00004000u)
#define EMAC_RXINTSTATRAW_RX6THRESHPEND_SHIFT (0x0000000Eu)
#define EMAC_RXINTSTATRAW_RX6THRESHPEND_RESETVAL (0x00000000u)

#define EMAC_RXINTSTATRAW_RX5THRESHPEND_MASK (0x00002000u)
#define EMAC_RXINTSTATRAW_RX5THRESHPEND_SHIFT (0x0000000Du)
#define EMAC_RXINTSTATRAW_RX5THRESHPEND_RESETVAL (0x00000000u)

#define EMAC_RXINTSTATRAW_RX4THRESHPEND_MASK (0x00001000u)
#define EMAC_RXINTSTATRAW_RX4THRESHPEND_SHIFT (0x0000000Cu)
#define EMAC_RXINTSTATRAW_RX4THRESHPEND_RESETVAL (0x00000000u)

#define EMAC_RXINTSTATRAW_RX3THRESHPEND_MASK (0x00000800u)
#define EMAC_RXINTSTATRAW_RX3THRESHPEND_SHIFT (0x0000000Bu)
#define EMAC_RXINTSTATRAW_RX3THRESHPEND_RESETVAL (0x00000000u)

#define EMAC_RXINTSTATRAW_RX2THRESHPEND_MASK (0x00000400u)
#define EMAC_RXINTSTATRAW_RX2THRESHPEND_SHIFT (0x0000000Au)
#define EMAC_RXINTSTATRAW_RX2THRESHPEND_RESETVAL (0x00000000u)

#define EMAC_RXINTSTATRAW_RX1THRESHPEND_MASK (0x00000200u)
#define EMAC_RXINTSTATRAW_RX1THRESHPEND_SHIFT (0x00000009u)
#define EMAC_RXINTSTATRAW_RX1THRESHPEND_RESETVAL (0x00000000u)

#define EMAC_RXINTSTATRAW_RX0THRESHPEND_MASK (0x00000100u)
#define EMAC_RXINTSTATRAW_RX0THRESHPEND_SHIFT (0x00000008u)
#define EMAC_RXINTSTATRAW_RX0THRESHPEND_RESETVAL (0x00000000u)

#define EMAC_RXINTSTATRAW_RX7PEND_MASK (0x00000080u)
#define EMAC_RXINTSTATRAW_RX7PEND_SHIFT (0x00000007u)
#define EMAC_RXINTSTATRAW_RX7PEND_RESETVAL (0x00000000u)

#define EMAC_RXINTSTATRAW_RX6PEND_MASK (0x00000040u)
#define EMAC_RXINTSTATRAW_RX6PEND_SHIFT (0x00000006u)
#define EMAC_RXINTSTATRAW_RX6PEND_RESETVAL (0x00000000u)

#define EMAC_RXINTSTATRAW_RX5PEND_MASK (0x00000020u)
#define EMAC_RXINTSTATRAW_RX5PEND_SHIFT (0x00000005u)
#define EMAC_RXINTSTATRAW_RX5PEND_RESETVAL (0x00000000u)

#define EMAC_RXINTSTATRAW_RX4PEND_MASK (0x00000010u)
#define EMAC_RXINTSTATRAW_RX4PEND_SHIFT (0x00000004u)
#define EMAC_RXINTSTATRAW_RX4PEND_RESETVAL (0x00000000u)

#define EMAC_RXINTSTATRAW_RX3PEND_MASK (0x00000008u)
#define EMAC_RXINTSTATRAW_RX3PEND_SHIFT (0x00000003u)
#define EMAC_RXINTSTATRAW_RX3PEND_RESETVAL (0x00000000u)

#define EMAC_RXINTSTATRAW_RX2PEND_MASK (0x00000004u)
#define EMAC_RXINTSTATRAW_RX2PEND_SHIFT (0x00000002u)
#define EMAC_RXINTSTATRAW_RX2PEND_RESETVAL (0x00000000u)

#define EMAC_RXINTSTATRAW_RX1PEND_MASK (0x00000002u)
#define EMAC_RXINTSTATRAW_RX1PEND_SHIFT (0x00000001u)
#define EMAC_RXINTSTATRAW_RX1PEND_RESETVAL (0x00000000u)

#define EMAC_RXINTSTATRAW_RX0PEND_MASK (0x00000001u)
#define EMAC_RXINTSTATRAW_RX0PEND_SHIFT (0x00000000u)
#define EMAC_RXINTSTATRAW_RX0PEND_RESETVAL (0x00000000u)

#define EMAC_RXINTSTATRAW_RESETVAL   (0x00000000u)

// RXINTSTATMASKED
#define EMAC_RXINTSTATMASKED_RX7THRESHPEND_MASK (0x00008000u)
#define EMAC_RXINTSTATMASKED_RX7THRESHPEND_SHIFT (0x0000000Fu)
#define EMAC_RXINTSTATMASKED_RX7THRESHPEND_RESETVAL (0x00000000u)

#define EMAC_RXINTSTATMASKED_RX6THRESHPEND_MASK (0x00004000u)
#define EMAC_RXINTSTATMASKED_RX6THRESHPEND_SHIFT (0x0000000Eu)
#define EMAC_RXINTSTATMASKED_RX6THRESHPEND_RESETVAL (0x00000000u)

#define EMAC_RXINTSTATMASKED_RX5THRESHPEND_MASK (0x00002000u)
#define EMAC_RXINTSTATMASKED_RX5THRESHPEND_SHIFT (0x0000000Du)
#define EMAC_RXINTSTATMASKED_RX5THRESHPEND_RESETVAL (0x00000000u)

#define EMAC_RXINTSTATMASKED_RX4THRESHPEND_MASK (0x00001000u)
#define EMAC_RXINTSTATMASKED_RX4THRESHPEND_SHIFT (0x0000000Cu)
#define EMAC_RXINTSTATMASKED_RX4THRESHPEND_RESETVAL (0x00000000u)

#define EMAC_RXINTSTATMASKED_RX3THRESHPEND_MASK (0x00000800u)
#define EMAC_RXINTSTATMASKED_RX3THRESHPEND_SHIFT (0x0000000Bu)
#define EMAC_RXINTSTATMASKED_RX3THRESHPEND_RESETVAL (0x00000000u)

#define EMAC_RXINTSTATMASKED_RX2THRESHPEND_MASK (0x00000400u)
#define EMAC_RXINTSTATMASKED_RX2THRESHPEND_SHIFT (0x0000000Au)
#define EMAC_RXINTSTATMASKED_RX2THRESHPEND_RESETVAL (0x00000000u)

#define EMAC_RXINTSTATMASKED_RX1THRESHPEND_MASK (0x00000200u)
#define EMAC_RXINTSTATMASKED_RX1THRESHPEND_SHIFT (0x00000009u)
#define EMAC_RXINTSTATMASKED_RX1THRESHPEND_RESETVAL (0x00000000u)

#define EMAC_RXINTSTATMASKED_RX0THRESHPEND_MASK (0x00000100u)
#define EMAC_RXINTSTATMASKED_RX0THRESHPEND_SHIFT (0x00000008u)
#define EMAC_RXINTSTATMASKED_RX0THRESHPEND_RESETVAL (0x00000000u)

#define EMAC_RXINTSTATMASKED_RX7PEND_MASK (0x00000080u)
#define EMAC_RXINTSTATMASKED_RX7PEND_SHIFT (0x00000007u)
#define EMAC_RXINTSTATMASKED_RX7PEND_RESETVAL (0x00000000u)

#define EMAC_RXINTSTATMASKED_RX6PEND_MASK (0x00000040u)
#define EMAC_RXINTSTATMASKED_RX6PEND_SHIFT (0x00000006u)
#define EMAC_RXINTSTATMASKED_RX6PEND_RESETVAL (0x00000000u)

#define EMAC_RXINTSTATMASKED_RX5PEND_MASK (0x00000020u)
#define EMAC_RXINTSTATMASKED_RX5PEND_SHIFT (0x00000005u)
#define EMAC_RXINTSTATMASKED_RX5PEND_RESETVAL (0x00000000u)

#define EMAC_RXINTSTATMASKED_RX4PEND_MASK (0x00000010u)
#define EMAC_RXINTSTATMASKED_RX4PEND_SHIFT (0x00000004u)
#define EMAC_RXINTSTATMASKED_RX4PEND_RESETVAL (0x00000000u)

#define EMAC_RXINTSTATMASKED_RX3PEND_MASK (0x00000008u)
#define EMAC_RXINTSTATMASKED_RX3PEND_SHIFT (0x00000003u)
#define EMAC_RXINTSTATMASKED_RX3PEND_RESETVAL (0x00000000u)

#define EMAC_RXINTSTATMASKED_RX2PEND_MASK (0x00000004u)
#define EMAC_RXINTSTATMASKED_RX2PEND_SHIFT (0x00000002u)
#define EMAC_RXINTSTATMASKED_RX2PEND_RESETVAL (0x00000000u)

#define EMAC_RXINTSTATMASKED_RX1PEND_MASK (0x00000002u)
#define EMAC_RXINTSTATMASKED_RX1PEND_SHIFT (0x00000001u)
#define EMAC_RXINTSTATMASKED_RX1PEND_RESETVAL (0x00000000u)

#define EMAC_RXINTSTATMASKED_RX0PEND_MASK (0x00000001u)
#define EMAC_RXINTSTATMASKED_RX0PEND_SHIFT (0x00000000u)
#define EMAC_RXINTSTATMASKED_RX0PEND_RESETVAL (0x00000000u)

#define EMAC_RXINTSTATMASKED_RESETVAL (0x00000000u)

// RXINTMASKSET
#define EMAC_RXINTMASKSET_RX7THRESHMASK_MASK (0x00008000u)
#define EMAC_RXINTMASKSET_RX7THRESHMASK_SHIFT (0x0000000Fu)
#define EMAC_RXINTMASKSET_RX7THRESHMASK_RESETVAL (0x00000000u)

#define EMAC_RXINTMASKSET_RX6THRESHMASK_MASK (0x00004000u)
#define EMAC_RXINTMASKSET_RX6THRESHMASK_SHIFT (0x0000000Eu)
#define EMAC_RXINTMASKSET_RX6THRESHMASK_RESETVAL (0x00000000u)

#define EMAC_RXINTMASKSET_RX5THRESHMASK_MASK (0x00002000u)
#define EMAC_RXINTMASKSET_RX5THRESHMASK_SHIFT (0x0000000Du)
#define EMAC_RXINTMASKSET_RX5THRESHMASK_RESETVAL (0x00000000u)

#define EMAC_RXINTMASKSET_RX4THRESHMASK_MASK (0x00001000u)
#define EMAC_RXINTMASKSET_RX4THRESHMASK_SHIFT (0x0000000Cu)
#define EMAC_RXINTMASKSET_RX4THRESHMASK_RESETVAL (0x00000000u)

#define EMAC_RXINTMASKSET_RX3THRESHMASK_MASK (0x00000800u)
#define EMAC_RXINTMASKSET_RX3THRESHMASK_SHIFT (0x0000000Bu)
#define EMAC_RXINTMASKSET_RX3THRESHMASK_RESETVAL (0x00000000u)

#define EMAC_RXINTMASKSET_RX2THRESHMASK_MASK (0x00000400u)
#define EMAC_RXINTMASKSET_RX2THRESHMASK_SHIFT (0x0000000Au)
#define EMAC_RXINTMASKSET_RX2THRESHMASK_RESETVAL (0x00000000u)

#define EMAC_RXINTMASKSET_RX1THRESHMASK_MASK (0x00000200u)
#define EMAC_RXINTMASKSET_RX1THRESHMASK_SHIFT (0x00000009u)
#define EMAC_RXINTMASKSET_RX1THRESHMASK_RESETVAL (0x00000000u)

#define EMAC_RXINTMASKSET_RX0THRESHMASK_MASK (0x00000100u)
#define EMAC_RXINTMASKSET_RX0THRESHMASK_SHIFT (0x00000008u)
#define EMAC_RXINTMASKSET_RX0THRESHMASK_RESETVAL (0x00000000u)

#define EMAC_RXINTMASKSET_RX7MASK_MASK (0x00000080u)
#define EMAC_RXINTMASKSET_RX7MASK_SHIFT (0x00000007u)
#define EMAC_RXINTMASKSET_RX7MASK_RESETVAL (0x00000000u)

#define EMAC_RXINTMASKSET_RX6MASK_MASK (0x00000040u)
#define EMAC_RXINTMASKSET_RX6MASK_SHIFT (0x00000006u)
#define EMAC_RXINTMASKSET_RX6MASK_RESETVAL (0x00000000u)

#define EMAC_RXINTMASKSET_RX5MASK_MASK (0x00000020u)
#define EMAC_RXINTMASKSET_RX5MASK_SHIFT (0x00000005u)
#define EMAC_RXINTMASKSET_RX5MASK_RESETVAL (0x00000000u)

#define EMAC_RXINTMASKSET_RX4MASK_MASK (0x00000010u)
#define EMAC_RXINTMASKSET_RX4MASK_SHIFT (0x00000004u)
#define EMAC_RXINTMASKSET_RX4MASK_RESETVAL (0x00000000u)

#define EMAC_RXINTMASKSET_RX3MASK_MASK (0x00000008u)
#define EMAC_RXINTMASKSET_RX3MASK_SHIFT (0x00000003u)
#define EMAC_RXINTMASKSET_RX3MASK_RESETVAL (0x00000000u)

#define EMAC_RXINTMASKSET_RX2MASK_MASK (0x00000004u)
#define EMAC_RXINTMASKSET_RX2MASK_SHIFT (0x00000002u)
#define EMAC_RXINTMASKSET_RX2MASK_RESETVAL (0x00000000u)

#define EMAC_RXINTMASKSET_RX1MASK_MASK (0x00000002u)
#define EMAC_RXINTMASKSET_RX1MASK_SHIFT (0x00000001u)
#define EMAC_RXINTMASKSET_RX1MASK_RESETVAL (0x00000000u)

#define EMAC_RXINTMASKSET_RX0MASK_MASK (0x00000001u)
#define EMAC_RXINTMASKSET_RX0MASK_SHIFT (0x00000000u)
#define EMAC_RXINTMASKSET_RX0MASK_RESETVAL (0x00000000u)

#define EMAC_RXINTMASKSET_RESETVAL   (0x00000000u)

// RXINTMASKCLEAR
#define EMAC_RXINTMASKCLEAR_RX7THRESHMASK_MASK (0x00008000u)
#define EMAC_RXINTMASKCLEAR_RX7THRESHMASK_SHIFT (0x0000000Fu)
#define EMAC_RXINTMASKCLEAR_RX7THRESHMASK_RESETVAL (0x00000000u)

#define EMAC_RXINTMASKCLEAR_RX6THRESHMASK_MASK (0x00004000u)
#define EMAC_RXINTMASKCLEAR_RX6THRESHMASK_SHIFT (0x0000000Eu)
#define EMAC_RXINTMASKCLEAR_RX6THRESHMASK_RESETVAL (0x00000000u)

#define EMAC_RXINTMASKCLEAR_RX5THRESHMASK_MASK (0x00002000u)
#define EMAC_RXINTMASKCLEAR_RX5THRESHMASK_SHIFT (0x0000000Du)
#define EMAC_RXINTMASKCLEAR_RX5THRESHMASK_RESETVAL (0x00000000u)

#define EMAC_RXINTMASKCLEAR_RX4THRESHMASK_MASK (0x00001000u)
#define EMAC_RXINTMASKCLEAR_RX4THRESHMASK_SHIFT (0x0000000Cu)
#define EMAC_RXINTMASKCLEAR_RX4THRESHMASK_RESETVAL (0x00000000u)

#define EMAC_RXINTMASKCLEAR_RX3THRESHMASK_MASK (0x00000800u)
#define EMAC_RXINTMASKCLEAR_RX3THRESHMASK_SHIFT (0x0000000Bu)
#define EMAC_RXINTMASKCLEAR_RX3THRESHMASK_RESETVAL (0x00000000u)

#define EMAC_RXINTMASKCLEAR_RX2THRESHMASK_MASK (0x00000400u)
#define EMAC_RXINTMASKCLEAR_RX2THRESHMASK_SHIFT (0x0000000Au)
#define EMAC_RXINTMASKCLEAR_RX2THRESHMASK_RESETVAL (0x00000000u)

#define EMAC_RXINTMASKCLEAR_RX1THRESHMASK_MASK (0x00000200u)
#define EMAC_RXINTMASKCLEAR_RX1THRESHMASK_SHIFT (0x00000009u)
#define EMAC_RXINTMASKCLEAR_RX1THRESHMASK_RESETVAL (0x00000000u)

#define EMAC_RXINTMASKCLEAR_RX0THRESHMASK_MASK (0x00000100u)
#define EMAC_RXINTMASKCLEAR_RX0THRESHMASK_SHIFT (0x00000008u)
#define EMAC_RXINTMASKCLEAR_RX0THRESHMASK_RESETVAL (0x00000000u)

#define EMAC_RXINTMASKCLEAR_RX7MASK_MASK (0x00000080u)
#define EMAC_RXINTMASKCLEAR_RX7MASK_SHIFT (0x00000007u)
#define EMAC_RXINTMASKCLEAR_RX7MASK_RESETVAL (0x00000000u)

#define EMAC_RXINTMASKCLEAR_RX6MASK_MASK (0x00000040u)
#define EMAC_RXINTMASKCLEAR_RX6MASK_SHIFT (0x00000006u)
#define EMAC_RXINTMASKCLEAR_RX6MASK_RESETVAL (0x00000000u)

#define EMAC_RXINTMASKCLEAR_RX5MASK_MASK (0x00000020u)
#define EMAC_RXINTMASKCLEAR_RX5MASK_SHIFT (0x00000005u)
#define EMAC_RXINTMASKCLEAR_RX5MASK_RESETVAL (0x00000000u)

#define EMAC_RXINTMASKCLEAR_RX4MASK_MASK (0x00000010u)
#define EMAC_RXINTMASKCLEAR_RX4MASK_SHIFT (0x00000004u)
#define EMAC_RXINTMASKCLEAR_RX4MASK_RESETVAL (0x00000000u)

#define EMAC_RXINTMASKCLEAR_RX3MASK_MASK (0x00000008u)
#define EMAC_RXINTMASKCLEAR_RX3MASK_SHIFT (0x00000003u)
#define EMAC_RXINTMASKCLEAR_RX3MASK_RESETVAL (0x00000000u)

#define EMAC_RXINTMASKCLEAR_RX2MASK_MASK (0x00000004u)
#define EMAC_RXINTMASKCLEAR_RX2MASK_SHIFT (0x00000002u)
#define EMAC_RXINTMASKCLEAR_RX2MASK_RESETVAL (0x00000000u)

#define EMAC_RXINTMASKCLEAR_RX1MASK_MASK (0x00000002u)
#define EMAC_RXINTMASKCLEAR_RX1MASK_SHIFT (0x00000001u)
#define EMAC_RXINTMASKCLEAR_RX1MASK_RESETVAL (0x00000000u)

#define EMAC_RXINTMASKCLEAR_RX0MASK_MASK (0x00000001u)
#define EMAC_RXINTMASKCLEAR_RX0MASK_SHIFT (0x00000000u)
#define EMAC_RXINTMASKCLEAR_RX0MASK_RESETVAL (0x00000000u)

#define EMAC_RXINTMASKCLEAR_RESETVAL (0x00000000u)

// MACINTSTATRAW
#define EMAC_MACINTSTATRAW_HOSTPEND_MASK (0x00000002u)
#define EMAC_MACINTSTATRAW_HOSTPEND_SHIFT (0x00000001u)
#define EMAC_MACINTSTATRAW_HOSTPEND_RESETVAL (0x00000000u)

#define EMAC_MACINTSTATRAW_STATPEND_MASK (0x00000001u)
#define EMAC_MACINTSTATRAW_STATPEND_SHIFT (0x00000000u)
#define EMAC_MACINTSTATRAW_STATPEND_RESETVAL (0x00000000u)

#define EMAC_MACINTSTATRAW_RESETVAL  (0x00000000u)

// MACINTSTATMASKED
#define EMAC_MACINTSTATMASKED_HOSTPEND_MASK (0x00000002u)
#define EMAC_MACINTSTATMASKED_HOSTPEND_SHIFT (0x00000001u)
#define EMAC_MACINTSTATMASKED_HOSTPEND_RESETVAL (0x00000000u)

#define EMAC_MACINTSTATMASKED_STATPEND_MASK (0x00000001u)
#define EMAC_MACINTSTATMASKED_STATPEND_SHIFT (0x00000000u)
#define EMAC_MACINTSTATMASKED_STATPEND_RESETVAL (0x00000000u)

#define EMAC_MACINTSTATMASKED_RESETVAL (0x00000000u)

// MACINTMASKSET
#define EMAC_MACINTMASKSET_HOSTMASK_MASK (0x00000002u)
#define EMAC_MACINTMASKSET_HOSTMASK_SHIFT (0x00000001u)
#define EMAC_MACINTMASKSET_HOSTMASK_RESETVAL (0x00000000u)

#define EMAC_MACINTMASKSET_STATMASK_MASK (0x00000001u)
#define EMAC_MACINTMASKSET_STATMASK_SHIFT (0x00000000u)
#define EMAC_MACINTMASKSET_STATMASK_RESETVAL (0x00000000u)

#define EMAC_MACINTMASKSET_RESETVAL  (0x00000000u)

// MACINTMASKCLEAR
#define EMAC_MACINTMASKCLEAR_HOSTMASK_MASK (0x00000002u)
#define EMAC_MACINTMASKCLEAR_HOSTMASK_SHIFT (0x00000001u)
#define EMAC_MACINTMASKCLEAR_HOSTMASK_RESETVAL (0x00000000u)

#define EMAC_MACINTMASKCLEAR_STATMASK_MASK (0x00000001u)
#define EMAC_MACINTMASKCLEAR_STATMASK_SHIFT (0x00000000u)
#define EMAC_MACINTMASKCLEAR_STATMASK_RESETVAL (0x00000000u)

#define EMAC_MACINTMASKCLEAR_RESETVAL (0x00000000u)

// RXMBPENABLE
#define EMAC_RXMBPENABLE_RXPASSCRC_MASK (0x40000000u)
#define EMAC_RXMBPENABLE_RXPASSCRC_SHIFT (0x0000001Eu)
#define EMAC_RXMBPENABLE_RXPASSCRC_RESETVAL (0x00000000u)

// RXPASSCRC Tokens
#define EMAC_RXMBPENABLE_RXPASSCRC_DISCARD (0x00000000u)
#define EMAC_RXMBPENABLE_RXPASSCRC_INCLUDE (0x00000001u)

#define EMAC_RXMBPENABLE_RXQOSEN_MASK (0x20000000u)
#define EMAC_RXMBPENABLE_RXQOSEN_SHIFT (0x0000001Du)
#define EMAC_RXMBPENABLE_RXQOSEN_RESETVAL (0x00000000u)

// RXQOSEN Tokens
#define EMAC_RXMBPENABLE_RXQOSEN_DISABLE (0x00000000u)
#define EMAC_RXMBPENABLE_RXQOSEN_ENABLE (0x00000001u)

#define EMAC_RXMBPENABLE_RXNOCHAIN_MASK (0x10000000u)
#define EMAC_RXMBPENABLE_RXNOCHAIN_SHIFT (0x0000001Cu)
#define EMAC_RXMBPENABLE_RXNOCHAIN_RESETVAL (0x00000000u)

// RXNOCHAIN Tokens
#define EMAC_RXMBPENABLE_RXNOCHAIN_DISABLE (0x00000000u)
#define EMAC_RXMBPENABLE_RXNOCHAIN_ENABLE (0x00000001u)

#define EMAC_RXMBPENABLE_RXCMFEN_MASK (0x01000000u)
#define EMAC_RXMBPENABLE_RXCMFEN_SHIFT (0x00000018u)
#define EMAC_RXMBPENABLE_RXCMFEN_RESETVAL (0x00000000u)

// RXCMFEN Tokens
#define EMAC_RXMBPENABLE_RXCMFEN_DISABLE (0x00000000u)
#define EMAC_RXMBPENABLE_RXCMFEN_ENABLE (0x00000001u)

#define EMAC_RXMBPENABLE_RXCSFEN_MASK (0x00800000u)
#define EMAC_RXMBPENABLE_RXCSFEN_SHIFT (0x00000017u)
#define EMAC_RXMBPENABLE_RXCSFEN_RESETVAL (0x00000000u)

// RXCSFEN Tokens
#define EMAC_RXMBPENABLE_RXCSFEN_DISABLE (0x00000000u)
#define EMAC_RXMBPENABLE_RXCSFEN_ENABLE (0x00000001u)

#define EMAC_RXMBPENABLE_RXCEFEN_MASK (0x00400000u)
#define EMAC_RXMBPENABLE_RXCEFEN_SHIFT (0x00000016u)
#define EMAC_RXMBPENABLE_RXCEFEN_RESETVAL (0x00000000u)

// RXCEFEN Tokens
#define EMAC_RXMBPENABLE_RXCEFEN_DISABLE (0x00000000u)
#define EMAC_RXMBPENABLE_RXCEFEN_ENABLE (0x00000001u)

#define EMAC_RXMBPENABLE_RXCAFEN_MASK (0x00200000u)
#define EMAC_RXMBPENABLE_RXCAFEN_SHIFT (0x00000015u)
#define EMAC_RXMBPENABLE_RXCAFEN_RESETVAL (0x00000000u)

// RXCAFEN Tokens
#define EMAC_RXMBPENABLE_RXCAFEN_DISABLE (0x00000000u)
#define EMAC_RXMBPENABLE_RXCAFEN_ENABLE (0x00000001u)

#define EMAC_RXMBPENABLE_RXPROMCH_MASK (0x00070000u)
#define EMAC_RXMBPENABLE_RXPROMCH_SHIFT (0x00000010u)
#define EMAC_RXMBPENABLE_RXPROMCH_RESETVAL (0x00000000u)
#define EMAC_RXMBPENABLE_RXPROMCH_CHA0 (0x00000000u)
#define EMAC_RXMBPENABLE_RXPROMCH_CHA1 (0x00000001u)
#define EMAC_RXMBPENABLE_RXPROMCH_CHA2 (0x00000002u)
#define EMAC_RXMBPENABLE_RXPROMCH_CHA3 (0x00000003u)
#define EMAC_RXMBPENABLE_RXPROMCH_CHA4 (0x00000004u)
#define EMAC_RXMBPENABLE_RXPROMCH_CHA5 (0x00000005u)
#define EMAC_RXMBPENABLE_RXPROMCH_CHA6 (0x00000006u)
#define EMAC_RXMBPENABLE_RXPROMCH_CHA7 (0x00000007u)

#define EMAC_RXMBPENABLE_RXBROADEN_MASK (0x00002000u)
#define EMAC_RXMBPENABLE_RXBROADEN_SHIFT (0x0000000Du)
#define EMAC_RXMBPENABLE_RXBROADEN_RESETVAL (0x00000000u)

// RXBROADEN Tokens
#define EMAC_RXMBPENABLE_RXBROADEN_DISABLE (0x00000000u)
#define EMAC_RXMBPENABLE_RXBROADEN_ENABLE (0x00000001u)

#define EMAC_RXMBPENABLE_RXBROADCH_MASK (0x00000700u)
#define EMAC_RXMBPENABLE_RXBROADCH_SHIFT (0x00000008u)
#define EMAC_RXMBPENABLE_RXBROADCH_RESETVAL (0x00000000u)
#define EMAC_RXMBPENABLE_RXBROADCH_CHA0 (0x00000000u)
#define EMAC_RXMBPENABLE_RXBROADCH_CHA1 (0x00000001u)
#define EMAC_RXMBPENABLE_RXBROADCH_CHA2 (0x00000002u)
#define EMAC_RXMBPENABLE_RXBROADCH_CHA3 (0x00000003u)
#define EMAC_RXMBPENABLE_RXBROADCH_CHA4 (0x00000004u)
#define EMAC_RXMBPENABLE_RXBROADCH_CHA5 (0x00000005u)
#define EMAC_RXMBPENABLE_RXBROADCH_CHA6 (0x00000006u)
#define EMAC_RXMBPENABLE_RXBROADCH_CHA7 (0x00000007u)

#define EMAC_RXMBPENABLE_RXMULTEN_MASK (0x00000020u)
#define EMAC_RXMBPENABLE_RXMULTEN_SHIFT (0x00000005u)
#define EMAC_RXMBPENABLE_RXMULTEN_RESETVAL (0x00000000u)

// RXMULTEN Tokens
#define EMAC_RXMBPENABLE_RXMULTEN_DISABLE (0x00000000u)
#define EMAC_RXMBPENABLE_RXMULTEN_ENABLE (0x00000001u)

#define EMAC_RXMBPENABLE_RXMULTCH_MASK (0x00000007u)
#define EMAC_RXMBPENABLE_RXMULTCH_SHIFT (0x00000000u)
#define EMAC_RXMBPENABLE_RXMULTCH_RESETVAL (0x00000000u)
#define EMAC_RXMBPENABLE_RXMULTCH_CHA0 (0x00000000u)
#define EMAC_RXMBPENABLE_RXMULTCH_CHA1 (0x00000001u)
#define EMAC_RXMBPENABLE_RXMULTCH_CHA2 (0x00000002u)
#define EMAC_RXMBPENABLE_RXMULTCH_CHA3 (0x00000003u)
#define EMAC_RXMBPENABLE_RXMULTCH_CHA4 (0x00000004u)
#define EMAC_RXMBPENABLE_RXMULTCH_CHA5 (0x00000005u)
#define EMAC_RXMBPENABLE_RXMULTCH_CHA6 (0x00000006u)
#define EMAC_RXMBPENABLE_RXMULTCH_CHA7 (0x00000007u)

#define EMAC_RXMBPENABLE_RESETVAL    (0x00000000u)

// RXUNICASTSET
#define EMAC_RXUNICASTSET_RXCH7EN_MASK (0x00000080u)
#define EMAC_RXUNICASTSET_RXCH7EN_SHIFT (0x00000007u)
#define EMAC_RXUNICASTSET_RXCH7EN_RESETVAL (0x00000000u)

// RXCH7EN Tokens
#define EMAC_RXUNICASTSET_RXCH7EN_SET (0x00000001u)

#define EMAC_RXUNICASTSET_RXCH6EN_MASK (0x00000040u)
#define EMAC_RXUNICASTSET_RXCH6EN_SHIFT (0x00000006u)
#define EMAC_RXUNICASTSET_RXCH6EN_RESETVAL (0x00000000u)

// RXCH6EN Tokens
#define EMAC_RXUNICASTSET_RXCH6EN_SET (0x00000001u)

#define EMAC_RXUNICASTSET_RXCH5EN_MASK (0x00000020u)
#define EMAC_RXUNICASTSET_RXCH5EN_SHIFT (0x00000005u)
#define EMAC_RXUNICASTSET_RXCH5EN_RESETVAL (0x00000000u)

// RXCH5EN Tokens
#define EMAC_RXUNICASTSET_RXCH5EN_SET (0x00000001u)

#define EMAC_RXUNICASTSET_RXCH4EN_MASK (0x00000010u)
#define EMAC_RXUNICASTSET_RXCH4EN_SHIFT (0x00000004u)
#define EMAC_RXUNICASTSET_RXCH4EN_RESETVAL (0x00000000u)

// RXCH4EN Tokens
#define EMAC_RXUNICASTSET_RXCH4EN_SET (0x00000001u)

#define EMAC_RXUNICASTSET_RXCH3EN_MASK (0x00000008u)
#define EMAC_RXUNICASTSET_RXCH3EN_SHIFT (0x00000003u)
#define EMAC_RXUNICASTSET_RXCH3EN_RESETVAL (0x00000000u)

// RXCH3EN Tokens
#define EMAC_RXUNICASTSET_RXCH3EN_SET (0x00000001u)

#define EMAC_RXUNICASTSET_RXCH2EN_MASK (0x00000004u)
#define EMAC_RXUNICASTSET_RXCH2EN_SHIFT (0x00000002u)
#define EMAC_RXUNICASTSET_RXCH2EN_RESETVAL (0x00000000u)

// RXCH2EN Tokens
#define EMAC_RXUNICASTSET_RXCH2EN_SET (0x00000001u)

#define EMAC_RXUNICASTSET_RXCH1EN_MASK (0x00000002u)
#define EMAC_RXUNICASTSET_RXCH1EN_SHIFT (0x00000001u)
#define EMAC_RXUNICASTSET_RXCH1EN_RESETVAL (0x00000000u)
// RXCH1EN Tokens
#define EMAC_RXUNICASTSET_RXCH1EN_SET (0x00000001u)

#define EMAC_RXUNICASTSET_RXCH0EN_MASK (0x00000001u)
#define EMAC_RXUNICASTSET_RXCH0EN_SHIFT (0x00000000u)
#define EMAC_RXUNICASTSET_RXCH0EN_RESETVAL (0x00000000u)

// RXCH0EN Tokens
#define EMAC_RXUNICASTSET_RXCH0EN_SET (0x00000001u)

#define EMAC_RXUNICASTSET_RESETVAL   (0x00000000u)

// RXUNICASTCLEAR
#define EMAC_RXUNICASTCLEAR_RXCH7EN_MASK (0x00000080u)
#define EMAC_RXUNICASTCLEAR_RXCH7EN_SHIFT (0x00000007u)
#define EMAC_RXUNICASTCLEAR_RXCH7EN_RESETVAL (0x00000000u)

// RXCH7EN Tokens
#define EMAC_RXUNICASTCLEAR_RXCH7EN_CLEAR (0x00000001u)

#define EMAC_RXUNICASTCLEAR_RXCH6EN_MASK (0x00000040u)
#define EMAC_RXUNICASTCLEAR_RXCH6EN_SHIFT (0x00000006u)
#define EMAC_RXUNICASTCLEAR_RXCH6EN_RESETVAL (0x00000000u)

//RXCH6EN Tokens
#define EMAC_RXUNICASTCLEAR_RXCH6EN_CLEAR (0x00000001u)

#define EMAC_RXUNICASTCLEAR_RXCH5EN_MASK (0x00000020u)
#define EMAC_RXUNICASTCLEAR_RXCH5EN_SHIFT (0x00000005u)
#define EMAC_RXUNICASTCLEAR_RXCH5EN_RESETVAL (0x00000000u)

// RXCH5EN Tokens
#define EMAC_RXUNICASTCLEAR_RXCH5EN_CLEAR (0x00000001u)

#define EMAC_RXUNICASTCLEAR_RXCH4EN_MASK (0x00000010u)
#define EMAC_RXUNICASTCLEAR_RXCH4EN_SHIFT (0x00000004u)
#define EMAC_RXUNICASTCLEAR_RXCH4EN_RESETVAL (0x00000000u)

// RXCH4EN Tokens
#define EMAC_RXUNICASTCLEAR_RXCH4EN_CLEAR (0x00000001u)

#define EMAC_RXUNICASTCLEAR_RXCH3EN_MASK (0x00000008u)
#define EMAC_RXUNICASTCLEAR_RXCH3EN_SHIFT (0x00000003u)
#define EMAC_RXUNICASTCLEAR_RXCH3EN_RESETVAL (0x00000000u)

// RXCH3EN Tokens
#define EMAC_RXUNICASTCLEAR_RXCH3EN_CLEAR (0x00000001u)

#define EMAC_RXUNICASTCLEAR_RXCH2EN_MASK (0x00000004u)
#define EMAC_RXUNICASTCLEAR_RXCH2EN_SHIFT (0x00000002u)
#define EMAC_RXUNICASTCLEAR_RXCH2EN_RESETVAL (0x00000000u)

// RXCH2EN Tokens
#define EMAC_RXUNICASTCLEAR_RXCH2EN_CLEAR (0x00000001u)

#define EMAC_RXUNICASTCLEAR_RXCH1EN_MASK (0x00000002u)
#define EMAC_RXUNICASTCLEAR_RXCH1EN_SHIFT (0x00000001u)
#define EMAC_RXUNICASTCLEAR_RXCH1EN_RESETVAL (0x00000000u)

// RXCH1EN Tokens
#define EMAC_RXUNICASTCLEAR_RXCH1EN_CLEAR (0x00000001u)

#define EMAC_RXUNICASTCLEAR_RXCH0EN_MASK (0x00000001u)
#define EMAC_RXUNICASTCLEAR_RXCH0EN_SHIFT (0x00000000u)
#define EMAC_RXUNICASTCLEAR_RXCH0EN_RESETVAL (0x00000000u)

// RXCH0EN Tokens
#define EMAC_RXUNICASTCLEAR_RXCH0EN_CLEAR (0x00000001u)

#define EMAC_RXUNICASTCLEAR_RESETVAL (0x00000000u)

// RXMAXLEN
#define EMAC_RXMAXLEN_RXMAXLEN_MASK  (0x0000FFFFu)
#define EMAC_RXMAXLEN_RXMAXLEN_SHIFT (0x00000000u)
#define EMAC_RXMAXLEN_RXMAXLEN_RESETVAL (0x000005EEu)

#define EMAC_RXMAXLEN_RESETVAL       (0x000005EEu)

// RXBUFFEROFFSET
#define EMAC_RXBUFFEROFFSET_RXBUFFEROFFSET_MASK (0x0000FFFFu)
#define EMAC_RXBUFFEROFFSET_RXBUFFEROFFSET_SHIFT (0x00000000u)
#define EMAC_RXBUFFEROFFSET_RXBUFFEROFFSET_RESETVAL (0x00000000u)

#define EMAC_RXBUFFEROFFSET_RESETVAL (0x00000000u)

// RXFILTERLOWTHRESH
#define EMAC_RXFILTERLOWTHRESH_RXFILTERTHRESH_MASK (0x000000FFu)
#define EMAC_RXFILTERLOWTHRESH_RXFILTERTHRESH_SHIFT (0x00000000u)
#define EMAC_RXFILTERLOWTHRESH_RXFILTERTHRESH_RESETVAL (0x00000000u)

#define EMAC_RXFILTERLOWTHRESH_RESETVAL (0x00000000u)

// RX0FLOWTHRESH
#define EMAC_RX0FLOWTHRESH_RX0FLOWTHRESH_MASK (0x000000FFu)
#define EMAC_RX0FLOWTHRESH_RX0FLOWTHRESH_SHIFT (0x00000000u)
#define EMAC_RX0FLOWTHRESH_RX0FLOWTHRESH_RESETVAL (0x00000000u)

#define EMAC_RX0FLOWTHRESH_RESETVAL  (0x00000000u)

// RX1FLOWTHRESH
#define EMAC_RX1FLOWTHRESH_RX1FLOWTHRESH_MASK (0x000000FFu)
#define EMAC_RX1FLOWTHRESH_RX1FLOWTHRESH_SHIFT (0x00000000u)
#define EMAC_RX1FLOWTHRESH_RX1FLOWTHRESH_RESETVAL (0x00000000u)

#define EMAC_RX1FLOWTHRESH_RESETVAL  (0x00000000u)

// RX2FLOWTHRESH
#define EMAC_RX2FLOWTHRESH_RX2FLOWTHRESH_MASK (0x000000FFu)
#define EMAC_RX2FLOWTHRESH_RX2FLOWTHRESH_SHIFT (0x00000000u)
#define EMAC_RX2FLOWTHRESH_RX2FLOWTHRESH_RESETVAL (0x00000000u)

#define EMAC_RX2FLOWTHRESH_RESETVAL  (0x00000000u)

// RX3FLOWTHRESH
#define EMAC_RX3FLOWTHRESH_RX3FLOWTHRESH_MASK (0x000000FFu)
#define EMAC_RX3FLOWTHRESH_RX3FLOWTHRESH_SHIFT (0x00000000u)
#define EMAC_RX3FLOWTHRESH_RX3FLOWTHRESH_RESETVAL (0x00000000u)

#define EMAC_RX3FLOWTHRESH_RESETVAL  (0x00000000u)

// RX4FLOWTHRESH
#define EMAC_RX4FLOWTHRESH_RX4FLOWTHRESH_MASK (0x000000FFu)
#define EMAC_RX4FLOWTHRESH_RX4FLOWTHRESH_SHIFT (0x00000000u)
#define EMAC_RX4FLOWTHRESH_RX4FLOWTHRESH_RESETVAL (0x00000000u)

#define EMAC_RX4FLOWTHRESH_RESETVAL  (0x00000000u)

// RX5FLOWTHRESH
#define EMAC_RX5FLOWTHRESH_RX5FLOWTHRESH_MASK (0x000000FFu)
#define EMAC_RX5FLOWTHRESH_RX5FLOWTHRESH_SHIFT (0x00000000u)
#define EMAC_RX5FLOWTHRESH_RX5FLOWTHRESH_RESETVAL (0x00000000u)

#define EMAC_RX5FLOWTHRESH_RESETVAL  (0x00000000u)

// RX6FLOWTHRESH
#define EMAC_RX6FLOWTHRESH_RX6FLOWTHRESH_MASK (0x000000FFu)
#define EMAC_RX6FLOWTHRESH_RX6FLOWTHRESH_SHIFT (0x00000000u)
#define EMAC_RX6FLOWTHRESH_RX6FLOWTHRESH_RESETVAL (0x00000000u)

#define EMAC_RX6FLOWTHRESH_RESETVAL  (0x00000000u)

// RX7FLOWTHRESH
#define EMAC_RX7FLOWTHRESH_RX7FLOWTHRESH_MASK (0x000000FFu)
#define EMAC_RX7FLOWTHRESH_RX7FLOWTHRESH_SHIFT (0x00000000u)
#define EMAC_RX7FLOWTHRESH_RX7FLOWTHRESH_RESETVAL (0x00000000u)

#define EMAC_RX7FLOWTHRESH_RESETVAL  (0x00000000u)

// RX0FREEBUFFER
#define EMAC_RX0FREEBUFFER_RX0FREEBUF_MASK (0x0000FFFFu)
#define EMAC_RX0FREEBUFFER_RX0FREEBUF_SHIFT (0x00000000u)
#define EMAC_RX0FREEBUFFER_RX0FREEBUF_RESETVAL (0x00000000u)

#define EMAC_RX0FREEBUFFER_RESETVAL  (0x00000000u)

// RX1FREEBUFFER
#define EMAC_RX1FREEBUFFER_RX1FREEBUF_MASK (0x0000FFFFu)
#define EMAC_RX1FREEBUFFER_RX1FREEBUF_SHIFT (0x00000000u)
#define EMAC_RX1FREEBUFFER_RX1FREEBUF_RESETVAL (0x00000000u)

#define EMAC_RX1FREEBUFFER_RESETVAL  (0x00000000u)

// RX2FREEBUFFER
#define EMAC_RX2FREEBUFFER_RX2FREEBUF_MASK (0x0000FFFFu)
#define EMAC_RX2FREEBUFFER_RX2FREEBUF_SHIFT (0x00000000u)
#define EMAC_RX2FREEBUFFER_RX2FREEBUF_RESETVAL (0x00000000u)

#define EMAC_RX2FREEBUFFER_RESETVAL  (0x00000000u)

// RX3FREEBUFFER
#define EMAC_RX3FREEBUFFER_RX3FREEBUF_MASK (0x0000FFFFu)
#define EMAC_RX3FREEBUFFER_RX3FREEBUF_SHIFT (0x00000000u)
#define EMAC_RX3FREEBUFFER_RX3FREEBUF_RESETVAL (0x00000000u)

#define EMAC_RX3FREEBUFFER_RESETVAL  (0x00000000u)

// RX4FREEBUFFER
#define EMAC_RX4FREEBUFFER_RX4FREEBUF_MASK (0x0000FFFFu)
#define EMAC_RX4FREEBUFFER_RX4FREEBUF_SHIFT (0x00000000u)
#define EMAC_RX4FREEBUFFER_RX4FREEBUF_RESETVAL (0x00000000u)

#define EMAC_RX4FREEBUFFER_RESETVAL  (0x00000000u)

// RX5FREEBUFFER
#define EMAC_RX5FREEBUFFER_RX5FREEBUF_MASK (0x0000FFFFu)
#define EMAC_RX5FREEBUFFER_RX5FREEBUF_SHIFT (0x00000000u)
#define EMAC_RX5FREEBUFFER_RX5FREEBUF_RESETVAL (0x00000000u)

#define EMAC_RX5FREEBUFFER_RESETVAL  (0x00000000u)

// RX6FREEBUFFER
#define EMAC_RX6FREEBUFFER_RX6FREEBUF_MASK (0x0000FFFFu)
#define EMAC_RX6FREEBUFFER_RX6FREEBUF_SHIFT (0x00000000u)
#define EMAC_RX6FREEBUFFER_RX6FREEBUF_RESETVAL (0x00000000u)

#define EMAC_RX6FREEBUFFER_RESETVAL  (0x00000000u)

// RX7FREEBUFFER
#define EMAC_RX7FREEBUFFER_RX7FREEBUF_MASK (0x0000FFFFu)
#define EMAC_RX7FREEBUFFER_RX7FREEBUF_SHIFT (0x00000000u)
#define EMAC_RX7FREEBUFFER_RX7FREEBUF_RESETVAL (0x00000000u)

#define EMAC_RX7FREEBUFFER_RESETVAL  (0x00000000u)

// MACCONTROL
#define EMAC_MACCONTROL_RMIISPEED_MASK (0x00008000u)
#define EMAC_MACCONTROL_RMIISPEED_SHIFT (0x0000000Fu)
#define EMAC_MACCONTROL_RMIISPEED_RESETVAL (0x00000000u)

// RMIISPEED Tokens
#define EMAC_MACCONTROL_RMIISPEED_10MBIT (0x00000000u)
#define EMAC_MACCONTROL_RMIISPEED_100MBIT (0x00000001u)

#define EMAC_MACCONTROL_RXOFFLENBLOCK_MASK (0x00004000u)
#define EMAC_MACCONTROL_RXOFFLENBLOCK_SHIFT (0x0000000Eu)
#define EMAC_MACCONTROL_RXOFFLENBLOCK_RESETVAL (0x00000000u)

// RXOFFLENBLOCK Tokens
#define EMAC_MACCONTROL_RXOFFLENBLOCK_NOBLOCK (0x00000000u)
#define EMAC_MACCONTROL_RXOFFLENBLOCK_BLOCK (0x00000001u)

#define EMAC_MACCONTROL_RXOWNERSHIP_MASK (0x00002000u)
#define EMAC_MACCONTROL_RXOWNERSHIP_SHIFT (0x0000000Du)
#define EMAC_MACCONTROL_RXOWNERSHIP_RESETVAL (0x00000000u)

// RXOWNERSHIP Tokens
#define EMAC_MACCONTROL_RXOWNERSHIP_ZERO (0x00000000u)
#define EMAC_MACCONTROL_RXOWNERSHIP_ONE (0x00000001u)

#define EMAC_MACCONTROL_CMDIDLE_MASK (0x00000800u)
#define EMAC_MACCONTROL_CMDIDLE_SHIFT (0x0000000Bu)
#define EMAC_MACCONTROL_CMDIDLE_RESETVAL (0x00000000u)

// CMDIDLE Tokens
#define EMAC_MACCONTROL_CMDIDLE_DISABLE (0x00000000u)
#define EMAC_MACCONTROL_CMDIDLE_ENABLE (0x00000001u)

#define EMAC_MACCONTROL_TXSHORTGAPEN_MASK (0x00000400u)
#define EMAC_MACCONTROL_TXSHORTGAPEN_SHIFT (0x0000000Au)
#define EMAC_MACCONTROL_TXSHORTGAPEN_RESETVAL (0x00000000u)

// TXSHORTGAPEN Tokens
#define EMAC_MACCONTROL_TXSHORTGAPEN_DISABLE (0x00000000u)
#define EMAC_MACCONTROL_TXSHORTGAPEN_ENABLE (0x00000001u)

#define EMAC_MACCONTROL_TXPTYPE_MASK (0x00000200u)
#define EMAC_MACCONTROL_TXPTYPE_SHIFT (0x00000009u)
#define EMAC_MACCONTROL_TXPTYPE_RESETVAL (0x00000000u)

// TXPTYPE Tokens
#define EMAC_MACCONTROL_TXPTYPE_RROBIN (0x00000000u)
#define EMAC_MACCONTROL_TXPTYPE_CHANNELPRI (0x00000001u)

#define EMAC_MACCONTROL_TXPACE_MASK  (0x00000040u)
#define EMAC_MACCONTROL_TXPACE_SHIFT (0x00000006u)
#define EMAC_MACCONTROL_TXPACE_RESETVAL (0x00000000u)

// TXPACE Tokens
#define EMAC_MACCONTROL_TXPACE_DISABLE (0x00000000u)
#define EMAC_MACCONTROL_TXPACE_ENABLE (0x00000001u)

#define EMAC_MACCONTROL_GMIIEN_MASK  (0x00000020u)
#define EMAC_MACCONTROL_GMIIEN_SHIFT (0x00000005u)
#define EMAC_MACCONTROL_GMIIEN_RESETVAL (0x00000000u)

// GMIIEN Tokens
#define EMAC_MACCONTROL_GMIIEN_DISABLE (0x00000000u)
#define EMAC_MACCONTROL_GMIIEN_ENABLE (0x00000001u)

#define EMAC_MACCONTROL_TXFLOWEN_MASK (0x00000010u)
#define EMAC_MACCONTROL_TXFLOWEN_SHIFT (0x00000004u)
#define EMAC_MACCONTROL_TXFLOWEN_RESETVAL (0x00000000u)

// TXFLOWEN Tokens
#define EMAC_MACCONTROL_TXFLOWEN_DISABLE (0x00000000u)
#define EMAC_MACCONTROL_TXFLOWEN_ENABLE (0x00000001u)

#define EMAC_MACCONTROL_RXBUFFERFLOWEN_MASK (0x00000008u)
#define EMAC_MACCONTROL_RXBUFFERFLOWEN_SHIFT (0x00000003u)
#define EMAC_MACCONTROL_RXBUFFERFLOWEN_RESETVAL (0x00000000u)

// RXBUFFERFLOWEN Tokens
#define EMAC_MACCONTROL_RXBUFFERFLOWEN_DISABLE (0x00000000u)
#define EMAC_MACCONTROL_RXBUFFERFLOWEN_ENABLE (0x00000001u)


#define EMAC_MACCONTROL_LOOPBACK_MASK (0x00000002u)
#define EMAC_MACCONTROL_LOOPBACK_SHIFT (0x00000001u)
#define EMAC_MACCONTROL_LOOPBACK_RESETVAL (0x00000000u)

// LOOPBACK Tokens
#define EMAC_MACCONTROL_LOOPBACK_DISABLE (0x00000000u)
#define EMAC_MACCONTROL_LOOPBACK_ENABLE (0x00000001u)

#define EMAC_MACCONTROL_FULLDUPLEX_MASK (0x00000001u)
#define EMAC_MACCONTROL_FULLDUPLEX_SHIFT (0x00000000u)
#define EMAC_MACCONTROL_FULLDUPLEX_RESETVAL (0x00000000u)

// FULLDUPLEX Tokens
#define EMAC_MACCONTROL_FULLDUPLEX_HALFDUPLEX (0x00000000u)
#define EMAC_MACCONTROL_FULLDUPLEX_FULLDUPLEX (0x00000001u)

#define EMAC_MACCONTROL_RESETVAL     (0x00000000u)

// MACSTATUS
#define EMAC_MACSTATUS_IDLE_MASK     (0x80000000u)
#define EMAC_MACSTATUS_IDLE_SHIFT    (0x0000001Fu)
#define EMAC_MACSTATUS_IDLE_RESETVAL (0x00000000u)

// IDLE Tokens
#define EMAC_MACSTATUS_IDLE_NOIDLE   (0x00000000u)
#define EMAC_MACSTATUS_IDLE_IDLE     (0x00000001u)

#define EMAC_MACSTATUS_TXERRCODE_MASK (0x00F00000u)
#define EMAC_MACSTATUS_TXERRCODE_SHIFT (0x00000014u)
#define EMAC_MACSTATUS_TXERRCODE_RESETVAL (0x00000000u)
#define EMAC_MACSTATUS_TXERRCODE_NOERROR (0x00000000u)
#define EMAC_MACSTATUS_TXERRCODE_SOPERROR (0x00000001u)
#define EMAC_MACSTATUS_TXERRCODE_OWNERSHIP (0x00000002u)
#define EMAC_MACSTATUS_TXERRCODE_NOEOP (0x00000003u)
#define EMAC_MACSTATUS_TXERRCODE_NULLPTR (0x00000004u)
#define EMAC_MACSTATUS_TXERRCODE_NULLEN (0x00000005u)
#define EMAC_MACSTATUS_TXERRCODE_LENERROR (0x00000006u)

#define EMAC_MACSTATUS_TXERRCH_MASK  (0x00070000u)
#define EMAC_MACSTATUS_TXERRCH_SHIFT (0x00000010u)
#define EMAC_MACSTATUS_TXERRCH_RESETVAL (0x00000000u)
#define EMAC_MACSTATUS_TXERRCH_CHA0  (0x00000000u)
#define EMAC_MACSTATUS_TXERRCH_CHA1  (0x00000001u)
#define EMAC_MACSTATUS_TXERRCH_CHA2  (0x00000002u)
#define EMAC_MACSTATUS_TXERRCH_CHA3  (0x00000003u)
#define EMAC_MACSTATUS_TXERRCH_CHA4  (0x00000004u)
#define EMAC_MACSTATUS_TXERRCH_CHA5  (0x00000005u)
#define EMAC_MACSTATUS_TXERRCH_CHA6  (0x00000006u)
#define EMAC_MACSTATUS_TXERRCH_CHA7  (0x00000007u)

#define EMAC_MACSTATUS_RXERRCODE_MASK (0x0000F000u)
#define EMAC_MACSTATUS_RXERRCODE_SHIFT (0x0000000Cu)
#define EMAC_MACSTATUS_RXERRCODE_RESETVAL (0x00000000u)
#define EMAC_MACSTATUS_RXERRCODE_NOERROR (0x00000000u)
#define EMAC_MACSTATUS_RXERRCODE_OWNERSHIP (0x00000002u)
#define EMAC_MACSTATUS_RXERRCODE_NULLPTR (0x00000004u)

#define EMAC_MACSTATUS_RXERRCH_MASK  (0x00000700u)
#define EMAC_MACSTATUS_RXERRCH_SHIFT (0x00000008u)
#define EMAC_MACSTATUS_RXERRCH_RESETVAL (0x00000000u)
#define EMAC_MACSTATUS_RXERRCH_CHA0  (0x00000000u)
#define EMAC_MACSTATUS_RXERRCH_CHA1  (0x00000001u)
#define EMAC_MACSTATUS_RXERRCH_CHA2  (0x00000002u)
#define EMAC_MACSTATUS_RXERRCH_CHA3  (0x00000003u)
#define EMAC_MACSTATUS_RXERRCH_CHA4  (0x00000004u)
#define EMAC_MACSTATUS_RXERRCH_CHA5  (0x00000005u)
#define EMAC_MACSTATUS_RXERRCH_CHA6  (0x00000006u)
#define EMAC_MACSTATUS_RXERRCH_CHA7  (0x00000007u)

#define EMAC_MACSTATUS_RXQOSACT_MASK (0x00000004u)
#define EMAC_MACSTATUS_RXQOSACT_SHIFT (0x00000002u)
#define EMAC_MACSTATUS_RXQOSACT_RESETVAL (0x00000000u)

// RXQOSACT Tokens
#define EMAC_MACSTATUS_RXQOSACT_DISABLE (0x00000000u)
#define EMAC_MACSTATUS_RXQOSACT_ENABLE (0x00000001u)

#define EMAC_MACSTATUS_RXFLOWACT_MASK (0x00000002u)
#define EMAC_MACSTATUS_RXFLOWACT_SHIFT (0x00000001u)
#define EMAC_MACSTATUS_RXFLOWACT_RESETVAL (0x00000000u)

// RXFLOWACT Tokens
#define EMAC_MACSTATUS_RXFLOWACT_INACTIVE (0x00000000u)
#define EMAC_MACSTATUS_RXFLOWACT_ACTIVE (0x00000001u)

#define EMAC_MACSTATUS_TXFLOWACT_MASK (0x00000001u)
#define EMAC_MACSTATUS_TXFLOWACT_SHIFT (0x00000000u)
#define EMAC_MACSTATUS_TXFLOWACT_RESETVAL (0x00000000u)

// TXFLOWACT Tokens
#define EMAC_MACSTATUS_TXFLOWACT_INACTIVE (0x00000000u)
#define EMAC_MACSTATUS_TXFLOWACT_ACTIVE (0x00000001u)

#define EMAC_MACSTATUS_RESETVAL      (0x00000000u)

// EMCONTROL
#define EMAC_EMCONTROL_SOFT_MASK     (0x00000002u)
#define EMAC_EMCONTROL_SOFT_SHIFT    (0x00000001u)
#define EMAC_EMCONTROL_SOFT_RESETVAL (0x00000000u)

#define EMAC_EMCONTROL_FREE_MASK     (0x00000001u)
#define EMAC_EMCONTROL_FREE_SHIFT    (0x00000000u)
#define EMAC_EMCONTROL_FREE_RESETVAL (0x00000000u)

#define EMAC_EMCONTROL_RESETVAL      (0x00000000u)

// FIFOCONTROL
#define EMAC_FIFOCONTROL_TXCELLTHRESH_MASK (0x00000003u)
#define EMAC_FIFOCONTROL_TXCELLTHRESH_SHIFT (0x00000000u)
#define EMAC_FIFOCONTROL_TXCELLTHRESH_RESETVAL (0x00000002u)

#define EMAC_FIFOCONTROL_RESETVAL    (0x00000002u)

// MACCONFIG
#define EMAC_MACCONFIG_TXCELLDEPTH_MASK (0xFF000000u)
#define EMAC_MACCONFIG_TXCELLDEPTH_SHIFT (0x00000018u)
#define EMAC_MACCONFIG_TXCELLDEPTH_RESETVAL (0x00000003u)

#define EMAC_MACCONFIG_RXCELLDEPTH_MASK (0x00FF0000u)
#define EMAC_MACCONFIG_RXCELLDEPTH_SHIFT (0x00000010u)
#define EMAC_MACCONFIG_RXCELLDEPTH_RESETVAL (0x00000003u)

#define EMAC_MACCONFIG_ADDRESSTYPE_MASK (0x0000FF00u)
#define EMAC_MACCONFIG_ADDRESSTYPE_SHIFT (0x00000008u)
#define EMAC_MACCONFIG_ADDRESSTYPE_RESETVAL (0x00000002u)

#define EMAC_MACCONFIG_MACCFIG_MASK  (0x000000FFu)
#define EMAC_MACCONFIG_MACCFIG_SHIFT (0x00000000u)
#define EMAC_MACCONFIG_MACCFIG_RESETVAL (0x00000002u)

#define EMAC_MACCONFIG_RESETVAL      (0x03030202u)

// SOFTRESET
#define EMAC_SOFTRESET_SOFTRESET_MASK (0x00000001u)
#define EMAC_SOFTRESET_SOFTRESET_SHIFT (0x00000000u)
#define EMAC_SOFTRESET_SOFTRESET_RESETVAL (0x00000000u)

// SOFTRESET Tokens
#define EMAC_SOFTRESET_SOFTRESET_NORESET (0x00000000u)
#define EMAC_SOFTRESET_SOFTRESET_RESET (0x00000001u)

#define EMAC_SOFTRESET_RESETVAL      (0x00000000u)

// MACSRCADDRLO
#define EMAC_MACSRCADDRLO_MACSRCADDR0_MASK (0x0000FF00u)
#define EMAC_MACSRCADDRLO_MACSRCADDR0_SHIFT (0x00000008u)
#define EMAC_MACSRCADDRLO_MACSRCADDR0_RESETVAL (0x00000000u)

#define EMAC_MACSRCADDRLO_MACSRCADDR1_MASK (0x000000FFu)
#define EMAC_MACSRCADDRLO_MACSRCADDR1_SHIFT (0x00000000u)
#define EMAC_MACSRCADDRLO_MACSRCADDR1_RESETVAL (0x00000000u)

#define EMAC_MACSRCADDRLO_RESETVAL   (0x00000000u)

// MACSRCADDRHI
#define EMAC_MACSRCADDRHI_MACSRCADDR2_MASK (0xFF000000u)
#define EMAC_MACSRCADDRHI_MACSRCADDR2_SHIFT (0x00000018u)
#define EMAC_MACSRCADDRHI_MACSRCADDR2_RESETVAL (0x00000000u)

#define EMAC_MACSRCADDRHI_MACSRCADDR3_MASK (0x00FF0000u)
#define EMAC_MACSRCADDRHI_MACSRCADDR3_SHIFT (0x00000010u)
#define EMAC_MACSRCADDRHI_MACSRCADDR3_RESETVAL (0x00000000u)

#define EMAC_MACSRCADDRHI_MACSRCADDR4_MASK (0x0000FF00u)
#define EMAC_MACSRCADDRHI_MACSRCADDR4_SHIFT (0x00000008u)
#define EMAC_MACSRCADDRHI_MACSRCADDR4_RESETVAL (0x00000000u)

#define EMAC_MACSRCADDRHI_MACSRCADDR5_MASK (0x000000FFu)
#define EMAC_MACSRCADDRHI_MACSRCADDR5_SHIFT (0x00000000u)
#define EMAC_MACSRCADDRHI_MACSRCADDR5_RESETVAL (0x00000000u)

#define EMAC_MACSRCADDRHI_RESETVAL   (0x00000000u)

// MACHASH1
#define EMAC_MACHASH1_MACHASH1_MASK  (0xFFFFFFFFu)
#define EMAC_MACHASH1_MACHASH1_SHIFT (0x00000000u)
#define EMAC_MACHASH1_MACHASH1_RESETVAL (0x00000000u)

#define EMAC_MACHASH1_RESETVAL       (0x00000000u)

// MACHASH2
#define EMAC_MACHASH2_MACHASH2_MASK  (0xFFFFFFFFu)
#define EMAC_MACHASH2_MACHASH2_SHIFT (0x00000000u)
#define EMAC_MACHASH2_MACHASH2_RESETVAL (0x00000000u)

#define EMAC_MACHASH2_RESETVAL       (0x00000000u)

// BOFFTEST
#define EMAC_BOFFTEST_RNDNUM_MASK    (0x03FF0000u)
#define EMAC_BOFFTEST_RNDNUM_SHIFT   (0x00000010u)
#define EMAC_BOFFTEST_RNDNUM_RESETVAL (0x00000000u)

#define EMAC_BOFFTEST_COLLCOUNT_MASK (0x0000F000u)
#define EMAC_BOFFTEST_COLLCOUNT_SHIFT (0x0000000Cu)
#define EMAC_BOFFTEST_COLLCOUNT_RESETVAL (0x00000000u)

#define EMAC_BOFFTEST_TXBACKOFF_MASK (0x000003FFu)
#define EMAC_BOFFTEST_TXBACKOFF_SHIFT (0x00000000u)
#define EMAC_BOFFTEST_TXBACKOFF_RESETVAL (0x00000000u)

#define EMAC_BOFFTEST_RESETVAL       (0x00000000u)

// TPACETEST
#define EMAC_TPACETEST_PACEVAL_MASK  (0x0000001Fu)
#define EMAC_TPACETEST_PACEVAL_SHIFT (0x00000000u)
#define EMAC_TPACETEST_PACEVAL_RESETVAL (0x00000000u)

#define EMAC_TPACETEST_RESETVAL      (0x00000000u)

// RXPAUSE
#define EMAC_RXPAUSE_PAUSETIMER_MASK (0x0000FFFFu)
#define EMAC_RXPAUSE_PAUSETIMER_SHIFT (0x00000000u)
#define EMAC_RXPAUSE_PAUSETIMER_RESETVAL (0x00000000u)

#define EMAC_RXPAUSE_RESETVAL        (0x00000000u)

// TXPAUSE
#define EMAC_TXPAUSE_PAUSETIMER_MASK (0x0000FFFFu)
#define EMAC_TXPAUSE_PAUSETIMER_SHIFT (0x00000000u)
#define EMAC_TXPAUSE_PAUSETIMER_RESETVAL (0x00000000u)

#define EMAC_TXPAUSE_RESETVAL        (0x00000000u)

// RXGOODFRAMES
#define EMAC_RXGOODFRAMES_COUNT_MASK (0xFFFFFFFFu)
#define EMAC_RXGOODFRAMES_COUNT_SHIFT (0x00000000u)
#define EMAC_RXGOODFRAMES_COUNT_RESETVAL (0x00000000u)

#define EMAC_RXGOODFRAMES_RESETVAL   (0x00000000u)

// RXBCASTFRAMES
#define EMAC_RXBCASTFRAMES_COUNT_MASK (0xFFFFFFFFu)
#define EMAC_RXBCASTFRAMES_COUNT_SHIFT (0x00000000u)
#define EMAC_RXBCASTFRAMES_COUNT_RESETVAL (0x00000000u)

#define EMAC_RXBCASTFRAMES_RESETVAL  (0x00000000u)

// RXMCASTFRAMES
#define EMAC_RXMCASTFRAMES_COUNT_MASK (0xFFFFFFFFu)
#define EMAC_RXMCASTFRAMES_COUNT_SHIFT (0x00000000u)
#define EMAC_RXMCASTFRAMES_COUNT_RESETVAL (0x00000000u)

#define EMAC_RXMCASTFRAMES_RESETVAL  (0x00000000u)

// RXPAUSEFRAMES
#define EMAC_RXPAUSEFRAMES_COUNT_MASK (0xFFFFFFFFu)
#define EMAC_RXPAUSEFRAMES_COUNT_SHIFT (0x00000000u)
#define EMAC_RXPAUSEFRAMES_COUNT_RESETVAL (0x00000000u)

#define EMAC_RXPAUSEFRAMES_RESETVAL  (0x00000000u)

// RXCRCERRORS
#define EMAC_RXCRCERRORS_COUNT_MASK  (0xFFFFFFFFu)
#define EMAC_RXCRCERRORS_COUNT_SHIFT (0x00000000u)
#define EMAC_RXCRCERRORS_COUNT_RESETVAL (0x00000000u)

#define EMAC_RXCRCERRORS_RESETVAL    (0x00000000u)

// RXALIGNCODEERRORS
#define EMAC_RXALIGNCODEERRORS_COUNT_MASK (0xFFFFFFFFu)
#define EMAC_RXALIGNCODEERRORS_COUNT_SHIFT (0x00000000u)
#define EMAC_RXALIGNCODEERRORS_COUNT_RESETVAL (0x00000000u)

#define EMAC_RXALIGNCODEERRORS_RESETVAL (0x00000000u)

// RXOVERSIZED
#define EMAC_RXOVERSIZED_COUNT_MASK  (0xFFFFFFFFu)
#define EMAC_RXOVERSIZED_COUNT_SHIFT (0x00000000u)
#define EMAC_RXOVERSIZED_COUNT_RESETVAL (0x00000000u)

#define EMAC_RXOVERSIZED_RESETVAL    (0x00000000u)

// RXJABBER
#define EMAC_RXJABBER_COUNT_MASK     (0xFFFFFFFFu)
#define EMAC_RXJABBER_COUNT_SHIFT    (0x00000000u)
#define EMAC_RXJABBER_COUNT_RESETVAL (0x00000000u)

#define EMAC_RXJABBER_RESETVAL       (0x00000000u)

// RXUNDERSIZED
#define EMAC_RXUNDERSIZED_COUNT_MASK (0xFFFFFFFFu)
#define EMAC_RXUNDERSIZED_COUNT_SHIFT (0x00000000u)
#define EMAC_RXUNDERSIZED_COUNT_RESETVAL (0x00000000u)

#define EMAC_RXUNDERSIZED_RESETVAL   (0x00000000u)

// RXFRAGMENTS
#define EMAC_RXFRAGMENTS_COUNT_MASK  (0xFFFFFFFFu)
#define EMAC_RXFRAGMENTS_COUNT_SHIFT (0x00000000u)
#define EMAC_RXFRAGMENTS_COUNT_RESETVAL (0x00000000u)

#define EMAC_RXFRAGMENTS_RESETVAL    (0x00000000u)

// RXFILTERED
#define EMAC_RXFILTERED_COUNT_MASK   (0xFFFFFFFFu)
#define EMAC_RXFILTERED_COUNT_SHIFT  (0x00000000u)
#define EMAC_RXFILTERED_COUNT_RESETVAL (0x00000000u)

#define EMAC_RXFILTERED_RESETVAL     (0x00000000u)

// RXQOSFILTERED
#define EMAC_RXQOSFILTERED_COUNT_MASK (0xFFFFFFFFu)
#define EMAC_RXQOSFILTERED_COUNT_SHIFT (0x00000000u)
#define EMAC_RXQOSFILTERED_COUNT_RESETVAL (0x00000000u)

#define EMAC_RXQOSFILTERED_RESETVAL  (0x00000000u)

// RXOCTETS
#define EMAC_RXOCTETS_COUNT_MASK     (0xFFFFFFFFu)
#define EMAC_RXOCTETS_COUNT_SHIFT    (0x00000000u)
#define EMAC_RXOCTETS_COUNT_RESETVAL (0x00000000u)

#define EMAC_RXOCTETS_RESETVAL       (0x00000000u)

// TXGOODFRAMES
#define EMAC_TXGOODFRAMES_COUNT_MASK (0xFFFFFFFFu)
#define EMAC_TXGOODFRAMES_COUNT_SHIFT (0x00000000u)
#define EMAC_TXGOODFRAMES_COUNT_RESETVAL (0x00000000u)

#define EMAC_TXGOODFRAMES_RESETVAL   (0x00000000u)

// TXBCASTFRAMES
#define EMAC_TXBCASTFRAMES_COUNT_MASK (0xFFFFFFFFu)
#define EMAC_TXBCASTFRAMES_COUNT_SHIFT (0x00000000u)
#define EMAC_TXBCASTFRAMES_COUNT_RESETVAL (0x00000000u)

#define EMAC_TXBCASTFRAMES_RESETVAL  (0x00000000u)

// TXMCASTFRAMES

#define EMAC_TXMCASTFRAMES_COUNT_MASK (0xFFFFFFFFu)
#define EMAC_TXMCASTFRAMES_COUNT_SHIFT (0x00000000u)
#define EMAC_TXMCASTFRAMES_COUNT_RESETVAL (0x00000000u)

#define EMAC_TXMCASTFRAMES_RESETVAL  (0x00000000u)

// TXPAUSEFRAMES
#define EMAC_TXPAUSEFRAMES_COUNT_MASK (0xFFFFFFFFu)
#define EMAC_TXPAUSEFRAMES_COUNT_SHIFT (0x00000000u)
#define EMAC_TXPAUSEFRAMES_COUNT_RESETVAL (0x00000000u)

#define EMAC_TXPAUSEFRAMES_RESETVAL  (0x00000000u)

// TXDEFERRED
#define EMAC_TXDEFERRED_COUNT_MASK   (0xFFFFFFFFu)
#define EMAC_TXDEFERRED_COUNT_SHIFT  (0x00000000u)
#define EMAC_TXDEFERRED_COUNT_RESETVAL (0x00000000u)

#define EMAC_TXDEFERRED_RESETVAL     (0x00000000u)

// TXCOLLISION
#define EMAC_TXCOLLISION_COUNT_MASK  (0xFFFFFFFFu)
#define EMAC_TXCOLLISION_COUNT_SHIFT (0x00000000u)
#define EMAC_TXCOLLISION_COUNT_RESETVAL (0x00000000u)

#define EMAC_TXCOLLISION_RESETVAL    (0x00000000u)

// TXSINGLECOLL
#define EMAC_TXSINGLECOLL_COUNT_MASK (0xFFFFFFFFu)
#define EMAC_TXSINGLECOLL_COUNT_SHIFT (0x00000000u)
#define EMAC_TXSINGLECOLL_COUNT_RESETVAL (0x00000000u)

#define EMAC_TXSINGLECOLL_RESETVAL   (0x00000000u)

// TXMULTICOLL
#define EMAC_TXMULTICOLL_COUNT_MASK  (0xFFFFFFFFu)
#define EMAC_TXMULTICOLL_COUNT_SHIFT (0x00000000u)
#define EMAC_TXMULTICOLL_COUNT_RESETVAL (0x00000000u)

#define EMAC_TXMULTICOLL_RESETVAL    (0x00000000u)

// TXEXCESSIVECOLL
#define EMAC_TXEXCESSIVECOLL_COUNT_MASK (0xFFFFFFFFu)
#define EMAC_TXEXCESSIVECOLL_COUNT_SHIFT (0x00000000u)
#define EMAC_TXEXCESSIVECOLL_COUNT_RESETVAL (0x00000000u)

#define EMAC_TXEXCESSIVECOLL_RESETVAL (0x00000000u)

// TXLATECOLL
#define EMAC_TXLATECOLL_COUNT_MASK   (0xFFFFFFFFu)
#define EMAC_TXLATECOLL_COUNT_SHIFT  (0x00000000u)
#define EMAC_TXLATECOLL_COUNT_RESETVAL (0x00000000u)

#define EMAC_TXLATECOLL_RESETVAL     (0x00000000u)

// TXUNDERRUN
#define EMAC_TXUNDERRUN_COUNT_MASK   (0xFFFFFFFFu)
#define EMAC_TXUNDERRUN_COUNT_SHIFT  (0x00000000u)
#define EMAC_TXUNDERRUN_COUNT_RESETVAL (0x00000000u)

#define EMAC_TXUNDERRUN_RESETVAL     (0x00000000u)

// TXCARRIERSENSE
#define EMAC_TXCARRIERSENSE_COUNT_MASK (0xFFFFFFFFu)
#define EMAC_TXCARRIERSENSE_COUNT_SHIFT (0x00000000u)
#define EMAC_TXCARRIERSENSE_COUNT_RESETVAL (0x00000000u)

#define EMAC_TXCARRIERSENSE_RESETVAL (0x00000000u)

// TXOCTETS
#define EMAC_TXOCTETS_COUNT_MASK     (0xFFFFFFFFu)
#define EMAC_TXOCTETS_COUNT_SHIFT    (0x00000000u)
#define EMAC_TXOCTETS_COUNT_RESETVAL (0x00000000u)

#define EMAC_TXOCTETS_RESETVAL       (0x00000000u)

// FRAME64
#define EMAC_FRAME64_COUNT_MASK      (0xFFFFFFFFu)
#define EMAC_FRAME64_COUNT_SHIFT     (0x00000000u)
#define EMAC_FRAME64_COUNT_RESETVAL  (0x00000000u)

#define EMAC_FRAME64_RESETVAL        (0x00000000u)

// FRAME65T127
#define EMAC_FRAME65T127_COUNT_MASK  (0xFFFFFFFFu)
#define EMAC_FRAME65T127_COUNT_SHIFT (0x00000000u)
#define EMAC_FRAME65T127_COUNT_RESETVAL (0x00000000u)

#define EMAC_FRAME65T127_RESETVAL    (0x00000000u)

// FRAME128T255
#define EMAC_FRAME128T255_COUNT_MASK (0xFFFFFFFFu)
#define EMAC_FRAME128T255_COUNT_SHIFT (0x00000000u)
#define EMAC_FRAME128T255_COUNT_RESETVAL (0x00000000u)

#define EMAC_FRAME128T255_RESETVAL   (0x00000000u)

// FRAME256T511
#define EMAC_FRAME256T511_COUNT_MASK (0xFFFFFFFFu)
#define EMAC_FRAME256T511_COUNT_SHIFT (0x00000000u)
#define EMAC_FRAME256T511_COUNT_RESETVAL (0x00000000u)

#define EMAC_FRAME256T511_RESETVAL   (0x00000000u)

// FRAME512T1023
#define EMAC_FRAME512T1023_COUNT_MASK (0xFFFFFFFFu)
#define EMAC_FRAME512T1023_COUNT_SHIFT (0x00000000u)
#define EMAC_FRAME512T1023_COUNT_RESETVAL (0x00000000u)

#define EMAC_FRAME512T1023_RESETVAL  (0x00000000u)

// FRAME1024TUP
#define EMAC_FRAME1024TUP_COUNT_MASK (0xFFFFFFFFu)
#define EMAC_FRAME1024TUP_COUNT_SHIFT (0x00000000u)
#define EMAC_FRAME1024TUP_COUNT_RESETVAL (0x00000000u)

#define EMAC_FRAME1024TUP_RESETVAL   (0x00000000u)

// NETOCTETS
#define EMAC_NETOCTETS_COUNT_MASK    (0xFFFFFFFFu)
#define EMAC_NETOCTETS_COUNT_SHIFT   (0x00000000u)
#define EMAC_NETOCTETS_COUNT_RESETVAL (0x00000000u)

#define EMAC_NETOCTETS_RESETVAL      (0x00000000u)

// RXSOFOVERRUNS
#define EMAC_RXSOFOVERRUNS_COUNT_MASK (0xFFFFFFFFu)
#define EMAC_RXSOFOVERRUNS_COUNT_SHIFT (0x00000000u)
#define EMAC_RXSOFOVERRUNS_COUNT_RESETVAL (0x00000000u)

#define EMAC_RXSOFOVERRUNS_RESETVAL  (0x00000000u)

// RXMOFOVERRUNS
#define EMAC_RXMOFOVERRUNS_COUNT_MASK (0xFFFFFFFFu)
#define EMAC_RXMOFOVERRUNS_COUNT_SHIFT (0x00000000u)
#define EMAC_RXMOFOVERRUNS_COUNT_RESETVAL (0x00000000u)

#define EMAC_RXMOFOVERRUNS_RESETVAL  (0x00000000u)

// RXDMAOVERRUNS
#define EMAC_RXDMAOVERRUNS_COUNT_MASK (0xFFFFFFFFu)
#define EMAC_RXDMAOVERRUNS_COUNT_SHIFT (0x00000000u)
#define EMAC_RXDMAOVERRUNS_COUNT_RESETVAL (0x00000000u)

#define EMAC_RXDMAOVERRUNS_RESETVAL  (0x00000000u)

// MACADDRLO
#define EMAC_MACADDRLO_VALID_MASK    (0x00100000u)
#define EMAC_MACADDRLO_VALID_SHIFT   (0x00000014u)
#define EMAC_MACADDRLO_VALID_RESETVAL (0x00000000u)

// VALID Tokens
#define EMAC_MACADDRLO_VALID_INVALID (0x00000000u)
#define EMAC_MACADDRLO_VALID_VALID   (0x00000001u)

#define EMAC_MACADDRLO_MATCHFILT_MASK (0x00080000u)
#define EMAC_MACADDRLO_MATCHFILT_SHIFT (0x00000013u)
#define EMAC_MACADDRLO_MATCHFILT_RESETVAL (0x00000000u)

// MATCHFILT Tokens
#define EMAC_MACADDRLO_MATCHFILT_FILTER (0x00000000u)
#define EMAC_MACADDRLO_MATCHFILT_MATCH (0x00000001u)

#define EMAC_MACADDRLO_CHANNEL_MASK  (0x00070000u)
#define EMAC_MACADDRLO_CHANNEL_SHIFT (0x00000010u)
#define EMAC_MACADDRLO_CHANNEL_RESETVAL (0x00000000u)

#define EMAC_MACADDRLO_MACADDR0_MASK (0x0000FF00u)
#define EMAC_MACADDRLO_MACADDR0_SHIFT (0x00000008u)
#define EMAC_MACADDRLO_MACADDR0_RESETVAL (0x00000000u)

#define EMAC_MACADDRLO_MACADDR1_MASK (0x000000FFu)
#define EMAC_MACADDRLO_MACADDR1_SHIFT (0x00000000u)
#define EMAC_MACADDRLO_MACADDR1_RESETVAL (0x00000000u)

#define EMAC_MACADDRLO_RESETVAL      (0x00000000u)

// MACADDRHI
#define EMAC_MACADDRHI_MACADDR2_MASK (0xFF000000u)
#define EMAC_MACADDRHI_MACADDR2_SHIFT (0x00000018u)
#define EMAC_MACADDRHI_MACADDR2_RESETVAL (0x00000000u)

#define EMAC_MACADDRHI_MACADDR3_MASK (0x00FF0000u)
#define EMAC_MACADDRHI_MACADDR3_SHIFT (0x00000010u)
#define EMAC_MACADDRHI_MACADDR3_RESETVAL (0x00000000u)

#define EMAC_MACADDRHI_MACADDR4_MASK (0x0000FF00u)
#define EMAC_MACADDRHI_MACADDR4_SHIFT (0x00000008u)
#define EMAC_MACADDRHI_MACADDR4_RESETVAL (0x00000000u)

#define EMAC_MACADDRHI_MACADDR5_MASK (0x000000FFu)
#define EMAC_MACADDRHI_MACADDR5_SHIFT (0x00000000u)
#define EMAC_MACADDRHI_MACADDR5_RESETVAL (0x00000000u)

#define EMAC_MACADDRHI_RESETVAL      (0x00000000u)

// MACINDEX
#define EMAC_MACINDEX_MACINDEX_MASK  (0x0000001Fu)
#define EMAC_MACINDEX_MACINDEX_SHIFT (0x00000000u)
#define EMAC_MACINDEX_MACINDEX_RESETVAL (0x00000000u)

#define EMAC_MACINDEX_RESETVAL       (0x00000000u)

// TX0HDP
#define EMAC_TX0HDP_TX0HDP_MASK      (0xFFFFFFFFu)
#define EMAC_TX0HDP_TX0HDP_SHIFT     (0x00000000u)
#define EMAC_TX0HDP_TX0HDP_RESETVAL  (0x00000000u)

#define EMAC_TX0HDP_RESETVAL         (0x00000000u)

// TX1HDP
#define EMAC_TX1HDP_TX1HDP_MASK      (0xFFFFFFFFu)
#define EMAC_TX1HDP_TX1HDP_SHIFT     (0x00000000u)
#define EMAC_TX1HDP_TX1HDP_RESETVAL  (0x00000000u)

#define EMAC_TX1HDP_RESETVAL         (0x00000000u)

// TX2HDP
#define EMAC_TX2HDP_TX2HDP_MASK      (0xFFFFFFFFu)
#define EMAC_TX2HDP_TX2HDP_SHIFT     (0x00000000u)
#define EMAC_TX2HDP_TX2HDP_RESETVAL  (0x00000000u)

#define EMAC_TX2HDP_RESETVAL         (0x00000000u)

// TX3HDP
#define EMAC_TX3HDP_TX3HDP_MASK      (0xFFFFFFFFu)
#define EMAC_TX3HDP_TX3HDP_SHIFT     (0x00000000u)
#define EMAC_TX3HDP_TX3HDP_RESETVAL  (0x00000000u)

#define EMAC_TX3HDP_RESETVAL         (0x00000000u)

// TX4HDP
#define EMAC_TX4HDP_TX4HDP_MASK      (0xFFFFFFFFu)
#define EMAC_TX4HDP_TX4HDP_SHIFT     (0x00000000u)
#define EMAC_TX4HDP_TX4HDP_RESETVAL  (0x00000000u)

#define EMAC_TX4HDP_RESETVAL         (0x00000000u)

// TX5HDP
#define EMAC_TX5HDP_TX5HDP_MASK      (0xFFFFFFFFu)
#define EMAC_TX5HDP_TX5HDP_SHIFT     (0x00000000u)
#define EMAC_TX5HDP_TX5HDP_RESETVAL  (0x00000000u)

#define EMAC_TX5HDP_RESETVAL         (0x00000000u)

// TX6HDP
#define EMAC_TX6HDP_TX6HDP_MASK      (0xFFFFFFFFu)
#define EMAC_TX6HDP_TX6HDP_SHIFT     (0x00000000u)
#define EMAC_TX6HDP_TX6HDP_RESETVAL  (0x00000000u)

#define EMAC_TX6HDP_RESETVAL         (0x00000000u)

// TX7HDP
#define EMAC_TX7HDP_TX7HDP_MASK      (0xFFFFFFFFu)
#define EMAC_TX7HDP_TX7HDP_SHIFT     (0x00000000u)
#define EMAC_TX7HDP_TX7HDP_RESETVAL  (0x00000000u)

#define EMAC_TX7HDP_RESETVAL         (0x00000000u)

// RX0HDP
#define EMAC_RX0HDP_RX0HDP_MASK      (0xFFFFFFFFu)
#define EMAC_RX0HDP_RX0HDP_SHIFT     (0x00000000u)
#define EMAC_RX0HDP_RX0HDP_RESETVAL  (0x00000000u)

#define EMAC_RX0HDP_RESETVAL         (0x00000000u)

// RX1HDP
#define EMAC_RX1HDP_RX1HDP_MASK      (0xFFFFFFFFu)
#define EMAC_RX1HDP_RX1HDP_SHIFT     (0x00000000u)
#define EMAC_RX1HDP_RX1HDP_RESETVAL  (0x00000000u)

#define EMAC_RX1HDP_RESETVAL         (0x00000000u)

// RX2HDP
#define EMAC_RX2HDP_RX2HDP_MASK      (0xFFFFFFFFu)
#define EMAC_RX2HDP_RX2HDP_SHIFT     (0x00000000u)
#define EMAC_RX2HDP_RX2HDP_RESETVAL  (0x00000000u)

#define EMAC_RX2HDP_RESETVAL         (0x00000000u)

// RX3HDP
#define EMAC_RX3HDP_RX3HDP_MASK      (0xFFFFFFFFu)
#define EMAC_RX3HDP_RX3HDP_SHIFT     (0x00000000u)
#define EMAC_RX3HDP_RX3HDP_RESETVAL  (0x00000000u)

#define EMAC_RX3HDP_RESETVAL         (0x00000000u)

// RX4HDP
#define EMAC_RX4HDP_RX4HDP_MASK      (0xFFFFFFFFu)
#define EMAC_RX4HDP_RX4HDP_SHIFT     (0x00000000u)
#define EMAC_RX4HDP_RX4HDP_RESETVAL  (0x00000000u)

#define EMAC_RX4HDP_RESETVAL         (0x00000000u)

// RX5HDP
#define EMAC_RX5HDP_RX5HDP_MASK      (0xFFFFFFFFu)
#define EMAC_RX5HDP_RX5HDP_SHIFT     (0x00000000u)
#define EMAC_RX5HDP_RX5HDP_RESETVAL  (0x00000000u)

#define EMAC_RX5HDP_RESETVAL         (0x00000000u)

// RX6HDP
#define EMAC_RX6HDP_RX6HDP_MASK      (0xFFFFFFFFu)
#define EMAC_RX6HDP_RX6HDP_SHIFT     (0x00000000u)
#define EMAC_RX6HDP_RX6HDP_RESETVAL  (0x00000000u)

#define EMAC_RX6HDP_RESETVAL         (0x00000000u)

// RX7HDP
#define EMAC_RX7HDP_RX7HDP_MASK      (0xFFFFFFFFu)
#define EMAC_RX7HDP_RX7HDP_SHIFT     (0x00000000u)
#define EMAC_RX7HDP_RX7HDP_RESETVAL  (0x00000000u)

#define EMAC_RX7HDP_RESETVAL         (0x00000000u)

// TX0CP
#define EMAC_TX0CP_TX0CP_MASK        (0xFFFFFFFFu)
#define EMAC_TX0CP_TX0CP_SHIFT       (0x00000000u)
#define EMAC_TX0CP_TX0CP_RESETVAL    (0x00000000u)

#define EMAC_TX0CP_RESETVAL          (0x00000000u)

// TX1CP
#define EMAC_TX1CP_TX1CP_MASK        (0xFFFFFFFFu)
#define EMAC_TX1CP_TX1CP_SHIFT       (0x00000000u)
#define EMAC_TX1CP_TX1CP_RESETVAL    (0x00000000u)

#define EMAC_TX1CP_RESETVAL          (0x00000000u)

// TX2CP
#define EMAC_TX2CP_TX2CP_MASK        (0xFFFFFFFFu)
#define EMAC_TX2CP_TX2CP_SHIFT       (0x00000000u)
#define EMAC_TX2CP_TX2CP_RESETVAL    (0x00000000u)

#define EMAC_TX2CP_RESETVAL          (0x00000000u)

// TX3CP
#define EMAC_TX3CP_TX3CP_MASK        (0xFFFFFFFFu)
#define EMAC_TX3CP_TX3CP_SHIFT       (0x00000000u)
#define EMAC_TX3CP_TX3CP_RESETVAL    (0x00000000u)

#define EMAC_TX3CP_RESETVAL          (0x00000000u)

// TX4CP
#define EMAC_TX4CP_TX4CP_MASK        (0xFFFFFFFFu)
#define EMAC_TX4CP_TX4CP_SHIFT       (0x00000000u)
#define EMAC_TX4CP_TX4CP_RESETVAL    (0x00000000u)

#define EMAC_TX4CP_RESETVAL          (0x00000000u)

// TX5CP
#define EMAC_TX5CP_TX5CP_MASK        (0xFFFFFFFFu)
#define EMAC_TX5CP_TX5CP_SHIFT       (0x00000000u)
#define EMAC_TX5CP_TX5CP_RESETVAL    (0x00000000u)

#define EMAC_TX5CP_RESETVAL          (0x00000000u)

// TX6CP
#define EMAC_TX6CP_TX6CP_MASK        (0xFFFFFFFFu)
#define EMAC_TX6CP_TX6CP_SHIFT       (0x00000000u)
#define EMAC_TX6CP_TX6CP_RESETVAL    (0x00000000u)

#define EMAC_TX6CP_RESETVAL          (0x00000000u)

// TX7CP
#define EMAC_TX7CP_TX7CP_MASK        (0xFFFFFFFFu)
#define EMAC_TX7CP_TX7CP_SHIFT       (0x00000000u)
#define EMAC_TX7CP_TX7CP_RESETVAL    (0x00000000u)

#define EMAC_TX7CP_RESETVAL          (0x00000000u)

// RX0CP
#define EMAC_RX0CP_RX0CP_MASK        (0xFFFFFFFFu)
#define EMAC_RX0CP_RX0CP_SHIFT       (0x00000000u)
#define EMAC_RX0CP_RX0CP_RESETVAL    (0x00000000u)

#define EMAC_RX0CP_RESETVAL          (0x00000000u)

// RX1CP
#define EMAC_RX1CP_RX1CP_MASK        (0xFFFFFFFFu)
#define EMAC_RX1CP_RX1CP_SHIFT       (0x00000000u)
#define EMAC_RX1CP_RX1CP_RESETVAL    (0x00000000u)

#define EMAC_RX1CP_RESETVAL          (0x00000000u)

// RX2CP
#define EMAC_RX2CP_RX2CP_MASK        (0xFFFFFFFFu)
#define EMAC_RX2CP_RX2CP_SHIFT       (0x00000000u)
#define EMAC_RX2CP_RX2CP_RESETVAL    (0x00000000u)

#define EMAC_RX2CP_RESETVAL          (0x00000000u)

// RX3CP
#define EMAC_RX3CP_RX3CP_MASK        (0xFFFFFFFFu)
#define EMAC_RX3CP_RX3CP_SHIFT       (0x00000000u)
#define EMAC_RX3CP_RX3CP_RESETVAL    (0x00000000u)

#define EMAC_RX3CP_RESETVAL          (0x00000000u)

// RX4CP
#define EMAC_RX4CP_RX4CP_MASK        (0xFFFFFFFFu)
#define EMAC_RX4CP_RX4CP_SHIFT       (0x00000000u)
#define EMAC_RX4CP_RX4CP_RESETVAL    (0x00000000u)

#define EMAC_RX4CP_RESETVAL          (0x00000000u)

// RX5CP
#define EMAC_RX5CP_RX5CP_MASK        (0xFFFFFFFFu)
#define EMAC_RX5CP_RX5CP_SHIFT       (0x00000000u)
#define EMAC_RX5CP_RX5CP_RESETVAL    (0x00000000u)

#define EMAC_RX5CP_RESETVAL          (0x00000000u)

// RX6CP
#define EMAC_RX6CP_RX6CP_MASK        (0xFFFFFFFFu)
#define EMAC_RX6CP_RX6CP_SHIFT       (0x00000000u)
#define EMAC_RX6CP_RX6CP_RESETVAL    (0x00000000u)

#define EMAC_RX6CP_RESETVAL          (0x00000000u)

// RX7CP
#define EMAC_RX7CP_RX7CP_MASK        (0xFFFFFFFFu)
#define EMAC_RX7CP_RX7CP_SHIFT       (0x00000000u)
#define EMAC_RX7CP_RX7CP_RESETVAL    (0x00000000u)

#define EMAC_RX7CP_RESETVAL          (0x00000000u)

#define MDIO_CLK   2500000u

//----------------------------------------------------------------------------------------------------
// nand flash存储空间相关定义
//----------------------------------------------------------------------------------------------------
#define NAND_BLOCK_ADDR_BOOT_LOADER  1u

//----------------------------------------------------------------------------------------------------
// spi flash存储空间分配
//----------------------------------------------------------------------------------------------------
#define SPIFLASH_APP_START_ADDR          (0u)
#define SPIFLASH_APP_LENGTH              (1u * 1024u * 1024u)
#define SPIFLASH_APP_END_ADDR            (SPIFLASH_APP_START_ADDR + SPIFLASH_APP_LENGTH - 1u)

#define SPIFLASH_FPGA_START_ADDR         (1u * 1024u * 1024u)
#define SPIFLASH_FPGA_LENGTH             (1u * 1024u * 1024u)
#define SPIFLASH_FPGA_END_ADDR           (SPIFLASH_FPGA_START_ADDR + SPIFLASH_FPGA_LENGTH - 1u)

#define SPIFLASH_DEV_CFG_START_ADDR      (2u * 1024u * 1024u)
#define SPIFLASH_DEV_CFG_LENGTH          (1024u * 1024u)
#define SPIFLASH_DEV_CFG_END_ADDR        (SPIFLASH_DEV_CFG_START_ADDR + SPIFLASH_DEV_CFG_LENGTH - 1u)

#define SPIFLASH_PRJ_CFG_START_ADDR      (3u * 1024u * 1024u)
#define SPIFLASH_PRJ_CFG_LENGTH          ((1024u - 192u) * 1024u)
#define SPIFLASH_PRJ_CFG_END_ADDR        (SPIFLASH_PRJ_CFG_START_ADDR + SPIFLASH_PRJ_CFG_LENGTH - 1u)

#define SPIFLASH_ARG_COMM_START_ADDR     (4u * 1024u * 1024u - 192u * 1024u)
#define SPIFLASH_ARG_COMM_LENGTH         (4u * 1024u)
#define SPIFLASH_ARG_COMM_END_ADDR       (SPIFLASH_ARG_COMM_START_ADDR + SPIFLASH_ARG_COMM_LENGTH - 1u)

#define SPIFLASH_ARG_SYS_START_ADDR      (4u * 1024u * 1024u - 192u * 1024u + 4u * 1024u)
#define SPIFLASH_ARG_SYS_LENGTH          (4u * 1024u)
#define SPIFLASH_ARG_SYS_END_ADDR        (SPIFLASH_ARG_SYS_START_ADDR + SPIFLASH_ARG_SYS_LENGTH - 1u)

#define SPIFLASH_ARG_VBI_START_ADDR      (4u * 1024u * 1024u - 192u * 1024u + 8u * 1024u)
#define SPIFLASH_ARG_VBI_LENGTH          (4u * 1024u)
#define SPIFLASH_ARG_VBI_END_ADDR        (SPIFLASH_ARG_VBI_START_ADDR + SPIFLASH_ARG_VBI_LENGTH - 1u)

#define SPIFLASH_ARG_DEV_START_ADDR      (4u * 1024u * 1024u - 192u * 1024u + 12u * 1024u)
#define SPIFLASH_ARG_DEV_LENGTH          (4u * 1024u)
#define SPIFLASH_ARG_DEV_END_ADDR        (SPIFLASH_ARG_DEV_START_ADDR + SPIFLASH_ARG_DEV_LENGTH - 1u)

#define SPIFLASH_ARG_PROT_START_ADDR     (4u * 1024u * 1024u - 192u * 1024u + 32u * 1024u)
#define SPIFLASH_ARG_PROT_LENGTH         (64u * 1024u)
#define SPIFLASH_ARG_PROT_END_ADDR       (SPIFLASH_ARG_PROT_START_ADDR + SPIFLASH_ARG_PROT_LENGTH - 1u)

//----------------------------------------------------------------------------------------------------
// 中断相关定义
//----------------------------------------------------------------------------------------------------
#define ENABLE_ARM_IRQ() \
asm ( \
"    mrs lr, cpsr\n" \
"    bic lr, lr, #0x80\n" \
"    msr cpsr_c, lr\n")

#define DISABLE_ARM_IRQ() \
asm ( \
"    mrs lr, cpsr\n" \
"    orr lr, lr, #0x80\n" \
"    msr cpsr_c, lr\n")

#define ENABLE_ARM_FIQ() \
asm ( \
"    mrs lr, cpsr\n" \
"    bic lr, lr, #0x40\n" \
"    msr cpsr_c, lr\n")

#define DISABLE_ARM_FIQ() \
asm ( \
"    mrs lr, cpsr\n" \
"    orr lr, lr, #0x40\n" \
"    msr cpsr_c, lr\n")

//----------------------------------------------------------------------------------------------------
// 语言相关定义
//----------------------------------------------------------------------------------------------------
#define LANGUAGE_TYPE_MAX   3// 最多3种语言描述
#define LANGUAGE_ENGLISH    0
#define LANGUAGE_CHINESE    1
#define LANGUAGE_FOREIGN    2
#define LANGUAGE_DEFAULT    LANGUAGE_ENGLISH

//----------------------------------------------------------------------------------------------------
// Other
//----------------------------------------------------------------------------------------------------
#define FeedWatchDog()     (pGPIO->OUT_DATA23 ^= (GPIO_GP2P11))
#define DisableWatchDog()  (pGPIO->DIR23      |= (GPIO_GP2P11))

//====================================================================================================
// 结构声明
//====================================================================================================
typedef struct
{
    Uint16 year;
    Uint8  month;
    Uint8  day;
    Uint8  hour;
    Uint8  minute;
    Uint8  second;
    Uint16 msecond;
} LOCAL_TIME;

typedef struct
{
    Uint16 year;
    Uint16 day;
    Uint8  hour;
    Uint8  minute;
    Uint8  second;
    Uint16 msecond;
} IRIGB;

typedef struct
{
    Uint8 language;
    Uint8 sync_mode;
    int32 time_zone;
} SYSTEM_CFG;

//====================================================================================================
// 外部函数声明
//====================================================================================================
extern
int32 FpgaSlaveSerialOutput(   Uint8 const *fpga_grogram, Uint32 fpga_program_lenth
                             , VUint32 *fpga_init_b_addr, Uint32 fpga_init_b_mask
                             , VUint32 *fpga_done_addr,   Uint32 fpga_done_mask
                             , VUint32 *fpga_cclk_addr,   Uint32 fpga_cclk_mask
                             , VUint32 *fpga_din_addr,    Uint32 fpga_din_mask
                             , VUint32 *fpga_prog_b_addr, Uint32 fpga_prog_b_mask);
extern Uint16 DefaultCrcCal(Uint8 const *src, int32 length);
extern int32 CheckLocalTimeValid(LOCAL_TIME const *local_time);
extern int32 Usecond2LocalTime(LOCAL_TIME *local_time, Uint64 usecond);
extern Uint64 LocalTime2Usecond(LOCAL_TIME const *local_time);
extern Uint64 IrigbToUsecond(IRIGB const *p_irigb);
extern void DelayLoop(Uint32 loopcnt);
extern void DelayLoopAccurate(Uint32 loopcnt);

#ifdef __cplusplus
}
#endif

#endif// _System_Base_H_

