Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ELE_432_Top_Module_tb_behav xil_defaultlib.ELE_432_Top_Module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'realpart' [C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/ELE_432_Top_Module.v:115]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'imagpart' [C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/ELE_432_Top_Module.v:116]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/ELE_432_Top_Module.v" Line 1. Module ELE_432_Top_Module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/Divided_Clock.v" Line 1. Module Divided_Clock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/VGA_Controller.v" Line 1. Module VGA_Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/horizantal_counter.v" Line 1. Module horizantal_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/vertical_counter.v" Line 1. Module vertical_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/FFT_Module.v" Line 1. Module FFT_Module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ethem/ELE432/ELE432.srcs/sources_1/new/twiddle.v" Line 1. Module Twiddle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/ELE_432_Top_Module.v" Line 1. Module ELE_432_Top_Module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/Divided_Clock.v" Line 1. Module Divided_Clock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/VGA_Controller.v" Line 1. Module VGA_Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/horizantal_counter.v" Line 1. Module horizantal_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/vertical_counter.v" Line 1. Module vertical_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ethem/ELE432/ELE432.srcs/sources_1/imports/new/FFT_Module.v" Line 1. Module FFT_Module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ethem/ELE432/ELE432.srcs/sources_1/new/twiddle.v" Line 1. Module Twiddle doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Divided_Clock
Compiling module xil_defaultlib.horizantal_counter
Compiling module xil_defaultlib.vertical_counter
Compiling module xil_defaultlib.VGA_Controller
Compiling module xil_defaultlib.Twiddle
Compiling module xil_defaultlib.FFT_Module
Compiling module xil_defaultlib.ELE_432_Top_Module
Compiling module xil_defaultlib.ELE_432_Top_Module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ELE_432_Top_Module_tb_behav
