## ğŸ“ Computer Organization and Design RISC-V
Implement a simple quick sort (Hoareâ€™s partition) in RISC-V assembly. 

Also, implement part of a single-cycle RISC-V CPU in Verilog.

### ğŸ”— 1131 NTU CSIE Computer Architecture Programming Homework
- Course code: CSIE3340 (ä¸‰æ ¡è¯ç›Ÿèª²ç¨‹ä»£ç¢¼: 3T1684701)
- Instructor: Prof. Shih-Hao Hung(æ´ªå£«ç æ•™æˆ)
- Textbook: Computer Organization and Design Risc-V Edition: The Hardware Software Interface, by David A. Patterson and John L. Hennessy

## ğŸ“ Contents

## ğŸš€ Homework 2 Getting Started

<table border="1" cellspacing="0" cellpadding="6">
  <tr>
    <th>Homework 2</th>
    <th>Description</th>
    <th>Input</th>
    <th>Output</th>
  </tr>
  <tr>
    <td>RISC-V assembly (RV64I)</td>
    <td>å¯¦ç¾ç°¡å–®çš„Quick Sort (Hoare partition)ï¼Œäº†è§£çµ„åˆèªè¨€ä¸­çš„é™£åˆ—èˆ‡æŒ‡æ¨™ï¼Œä»¥åŠéè¿´å‘¼å«æ™‚å †ç–Šå€æ‡‰è©²ä¿å­˜çš„ä¸Šä¸‹æ–‡è³‡è¨Šã€‚</td>
    <td><img src="image/1.PNG" width="300"/></td>
    <td><img src="image/2.PNG" width="300"/></td>
  </tr>
</table>

Directory structure shown below:
```
homework_2
â”œâ”€â”€ main.s
â”œâ”€â”€ rars-1.7.jar
â””â”€â”€ sort.s
```

You can download RARS 1.7 from [this link](https://github.com/rarsm/rars/releases/download/v1.7/rars-1.7.jar)

Using this command:
```
java -jar rars-1.7.jar rv64 sm main.s sort.s
```

## ğŸš€ Homework 3 Getting Started

<table border="1" cellspacing="0" cellpadding="6">
  <tr>
    <th>Homework 3</th>
    <th>Description</th>
    <th>Output 1 (ALU Wave)</th>
    <th>Output 2 (Register Wave)</th>
  </tr>
  <tr>
    <td>Verilog</td>
    <td>è¨­ç½®verilogé–‹ç™¼ç’°å¢ƒï¼Œå­¸ç¿’åŸºç¤verilogèªæ³•ï¼ŒæŒ‰ç…§ä½œæ¥­è¦ç¯„å¯¦ç¾ALU Designèˆ‡RISC-V Register File Designï¼Œä¸¦å¯«testbenchæ¸¬è©¦é‚è¼¯æ˜¯å¦æ­£ç¢ºã€‚</td>
    <td><img src="image/3.PNG" width="300"/></td>
    <td><img src="image/4.png" width="300"/></td>
  </tr>
</table>

Directory structure shown below:
```
homework_3
â”œâ”€â”€ ALU.v
â”œâ”€â”€ ALU_tb.v
â”œâ”€â”€ Registers.v
â””â”€â”€ Registers_tb.v
```
Setting up the verilog environment:

Download prebuilt Icarus Verilog and GTKWave [here](https://bleyer.org/icarus/)

Using command:
```
iverilog -o alu ALU.v ALU_tb.v
vvp alu
gtkwave ALU.vcd
```

and
```
iverilog -o reg Registers.v Registers_tb.v
vvp reg
gtkwave Registers.vcd
```

## ğŸš€ Homework 4 Getting Started

<table border="1" cellspacing="0" cellpadding="6">
  <tr>
    <th>Homework 4</th>
    <th>Description</th>
    <th>Data Path</th>
    <th>Input</th>
    <th>Output (CPU Wave)</th>
  </tr>
  <tr>
    <td>Verilog</td>
    <td>å¯¦ç¾éƒ¨åˆ†æŒ‡ä»¤çš„RV64I RISC-V single-cycle processorï¼Œåƒè€ƒThe RISC-V Instruction Set Manualä¸¦è¨­è¨ˆå‡ºèˆ‡ä½œæ¥­è¦ç¯„ç›¸ç¬¦çš„single-cycle processorï¼Œæœ€å¾Œé€šéåŠ©æ•™çµ¦çš„testbenchã€‚</td>
    <td><img src="image/6.png" width="300"/></td>
    <td>instruction.txt</td>
    <td><img src="image/5.PNG" width="300"/></td>
  </tr>
</table>

Directory structure shown below:
```
homework_4
â”œâ”€â”€ ALU.v
â”œâ”€â”€ ALUControl.v
â”œâ”€â”€ CPU.v
â”œâ”€â”€ ImmGen.v
â”œâ”€â”€ instruction.txt
â”œâ”€â”€ Instruction_Memory.v
â”œâ”€â”€ PC.v
â”œâ”€â”€ Registers.v
â””â”€â”€ Testbench.v
```

Using command:
```
iverilog -o CPU.out *.v
vvp CPU.out
gtkwave CPU.vcd
```
