[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3677531 heartbeat IPC: 2.719 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3677531 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3677531 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12738587 heartbeat IPC: 1.104 cumulative IPC: 1.104 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 22814626 heartbeat IPC: 0.9925 cumulative IPC: 1.045 (Simulation time: 00 hr 02 min 15 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 33914967 heartbeat IPC: 0.9009 cumulative IPC: 0.9921 (Simulation time: 00 hr 03 min 12 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 39167449 cumulative IPC: 1.021 (Simulation time: 00 hr 04 min 02 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 39167449 cumulative IPC: 1.021 (Simulation time: 00 hr 04 min 02 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.021 instructions: 40000000 cycles: 39167449
CPU 0 Branch Prediction Accuracy: 96.08% MPKI: 10.93 Average ROB Occupancy at Mispredict: 36.55
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 6.389
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457617 HIT:     419892 MISS:      37725 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457617 HIT:     419892 MISS:      37725 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 308 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685261 HIT:     467249 MISS:     218012 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359594 HIT:     291706 MISS:      67888 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96906 HIT:       6354 MISS:      90552 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142883 HIT:     142576 MISS:        307 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85878 HIT:      26613 MISS:      59265 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 142.5 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6317751 HIT:    6233093 MISS:      84658 MSHR_MERGE:      27523
cpu0->cpu0_L1I LOAD         ACCESS:    6317751 HIT:    6233093 MISS:      84658 MSHR_MERGE:      27523
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.46 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13164955 HIT:   12151375 MISS:    1013580 MSHR_MERGE:     528329
cpu0->cpu0_L1D LOAD         ACCESS:    8078291 HIT:    7548659 MISS:     529632 MSHR_MERGE:     227167
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4993029 HIT:    4596484 MISS:     396545 MSHR_MERGE:     299637
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93635 HIT:       6232 MISS:      87403 MSHR_MERGE:       1525
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.51 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5429653 HIT:    5317916 MISS:     111737 MSHR_MERGE:      50566
cpu0->cpu0_ITLB LOAD         ACCESS:    5429653 HIT:    5317916 MISS:     111737 MSHR_MERGE:      50566
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.445 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12469146 HIT:   11750213 MISS:     718933 MSHR_MERGE:     322487
cpu0->cpu0_DTLB LOAD         ACCESS:   12469146 HIT:   11750213 MISS:     718933 MSHR_MERGE:     322487
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 34.03 cycles
cpu0->LLC TOTAL        ACCESS:     335769 HIT:     194804 MISS:     140965 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67887 HIT:      36934 MISS:      30953 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90552 HIT:      11027 MISS:      79525 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     118065 HIT:     117985 MISS:         80 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59265 HIT:      28858 MISS:      30407 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 196.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1317
  ROW_BUFFER_MISS:     139564
  AVG DBUS CONGESTED CYCLE: 11.52
Channel 0 WQ ROW_BUFFER_HIT:      11717
  ROW_BUFFER_MISS:      73164
  FULL:          0
Channel 0 REFRESHES ISSUED:       3264
