#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Sep 21 19:16:33 2020
# Process ID: 19592
# Current directory: C:/github/hdl/projects/adrv9009/zcu102
# Command line: vivado.exe
# Log file: C:/github/hdl/projects/adrv9009/zcu102/vivado.log
# Journal file: C:/github/hdl/projects/adrv9009/zcu102\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.xpr
update_compile_order -fileset sources_1
open_run impl_1
open_bd_design {C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/system.bd}
create_bd_port -dir O -type clk axi_clk
set_property location {5888 1809} [get_bd_ports axi_clk]
set_property location {3060 1686} [get_bd_ports axi_clk]
connect_bd_net [get_bd_ports axi_clk] [get_bd_pins sys_ps8/pl_clk0]
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
set_property location {5425 3139} [get_bd_ports axi_clk]
regenerate_bd_layout
set_property location {6017 3250} [get_bd_ports axi_clk]
regenerate_bd_layout
create_bd_port -dir O -type rst axi_rst_n
connect_bd_net [get_bd_ports axi_rst_n] [get_bd_pins sys_rstgen/peripheral_aresetn]
startgroup
set_property -dict [list CONFIG.NUM_MI {19}] [get_bd_cells axi_cpu_interconnect]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_cpu_interconnect/M16_AXI]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_cpu_interconnect/M17_AXI]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_cpu_interconnect/M18_AXI]
endgroup
set_property name axi_regs [get_bd_intf_ports M16_AXI_0]
set_property -dict [list CONFIG.PROTOCOL {AXI4LITE}] [get_bd_intf_ports axi_regs]
set_property name axi_tx_bram [get_bd_intf_ports M17_AXI_0]
set_property name axi_rx_bram [get_bd_intf_ports M18_AXI_0]
assign_bd_address [get_bd_addr_segs {axi_regs/Reg }]
assign_bd_address [get_bd_addr_segs {axi_tx_bram/Reg }]
assign_bd_address [get_bd_addr_segs {axi_rx_bram/Reg }]
save_bd_design
generate_target all [get_files  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/system.bd]
connect_bd_net [get_bd_pins axi_cpu_interconnect/M16_ACLK] [get_bd_pins sys_ps8/pl_clk0]
connect_bd_net [get_bd_pins axi_cpu_interconnect/M17_ACLK] [get_bd_pins sys_ps8/pl_clk0]
connect_bd_net [get_bd_pins axi_cpu_interconnect/M18_ACLK] [get_bd_pins sys_ps8/pl_clk0]
connect_bd_net [get_bd_pins axi_cpu_interconnect/M16_ARESETN] [get_bd_pins sys_rstgen/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_cpu_interconnect/M17_ARESETN] [get_bd_pins sys_rstgen/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_cpu_interconnect/M18_ARESETN] [get_bd_pins sys_rstgen/peripheral_aresetn]
validate_bd_design
validate_bd_design
delete_bd_objs [get_bd_intf_nets axi_cpu_interconnect_M16_AXI] [get_bd_intf_ports axi_regs]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_cpu_interconnect/M16_AXI]
endgroup
set_property name axi_regs [get_bd_intf_ports M16_AXI_0]
set_property CONFIG.ASSOCIATED_BUSIF {axi_regs} [get_bd_ports /axi_clk]
set_property CONFIG.ASSOCIATED_BUSIF {axi_regs:axi_rx_bram} [get_bd_ports /axi_clk]
set_property CONFIG.ASSOCIATED_BUSIF {axi_regs:axi_rx_bram:axi_tx_bram} [get_bd_ports /axi_clk]
save_bd_design
validate_bd_design
assign_bd_address [get_bd_addr_segs {axi_regs/Reg }]
validate_bd_design
generate_target all [get_files  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/system.bd] -directory C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.ip_user_files/sim_scripts -ip_user_files_dir C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.ip_user_files -ipstatic_source_dir C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.cache/compile_simlib/modelsim} {questa=C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.cache/compile_simlib/questa} {riviera=C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.cache/compile_simlib/riviera} {activehdl=C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/system.bd] -top
add_files -norecurse C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/hdl/system_wrapper.v
update_compile_order -fileset sources_1
open_bd_design {C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/system.bd}
make_wrapper -files [get_files C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/system.bd] -top
export_ip_user_files -of_objects  [get_files C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/hdl/system_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/hdl/system_wrapper.v
file delete -force C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/hdl/system_wrapper.v
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  C:/github/hdl/projects/adrv9009/zcu102/system_top.v]
open_bd_design {C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/system.bd}
import_files -norecurse {C:/github/xilinx_zcu102/designs/xvr_example/src/xvr_interface.sv C:/github/xilinx_zcu102/designs/xvr_example/src_axi4/axi4_address_counter.sv C:/github/xilinx_zcu102/designs/xvr_example/src_axi4/axi4lite_slave_interface_write_fsm.sv C:/github/xilinx_zcu102/designs/xvr_example/src/xvr_awg.sv C:/github/xilinx_zcu102/designs/xvr_example/src/xvr_tx_bram_fsm.sv C:/github/xilinx_zcu102/designs/xvr_example/src/counter.sv C:/github/xilinx_zcu102/designs/xvr_example/src/xvr_rx_bram_fsm.sv C:/github/xilinx_zcu102/designs/xvr_example/src/xvr_tx_bram.sv C:/github/xilinx_zcu102/designs/xvr_example/src_axi4/axi4_burst_counter.sv C:/github/xilinx_zcu102/designs/xvr_example/src_axi4/axi4lite_slave_interface_read_fsm.sv C:/github/xilinx_zcu102/designs/xvr_example/src_axi4/bram_8k_x_32.sv C:/github/xilinx_zcu102/designs/xvr_example/src_axi4/bram_8k_x_4.sv C:/github/xilinx_zcu102/designs/xvr_example/src_axi4/axi4lite_slave_interface_write.sv C:/github/xilinx_zcu102/designs/xvr_example/src_axi4/axi4_bram_common_address.sv C:/github/xilinx_zcu102/designs/xvr_example/src_axi4/axi4lite_slave_interface_read.sv C:/github/xilinx_zcu102/designs/xvr_example/src/xvr_rx_bram.sv C:/github/xilinx_zcu102/designs/xvr_example/src/xvr_registers.sv C:/github/xilinx_zcu102/designs/xvr_example/src_axi4/axi4_bram_common_address_fsm.sv C:/github/xilinx_zcu102/designs/xvr_example/src_axi4/bram_16k_x_32_and_8k_x_64.sv C:/github/xilinx_zcu102/designs/xvr_example/src/xvr_system.sv C:/github/xilinx_zcu102/designs/xvr_example/src_axi4/axi4lite_slave_interface.sv}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/xvr_system.sv] -no_script -reset -force -quiet
remove_files  C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/src/xvr_system.sv
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
