// Seed: 3266684592
module module_0 (
    input  uwire   id_0,
    output supply0 id_1
);
  wire id_3;
  assign module_2.id_11 = 0;
  assign module_1.id_1  = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd39
) (
    output logic id_0,
    output tri   id_1,
    input  tri0  id_2,
    input  tri   _id_3
);
  assign id_0 = id_2;
  assign id_1 = id_2;
  parameter id_5 = 1;
  module_0 modCall_1 (
      id_2,
      id_1
  );
  logic [7:0] id_6;
  ;
  always begin : LABEL_0
    id_0 <= 1 >>> 1;
  end
  logic id_7 = id_6[id_3];
  wire  id_8 = 1;
endmodule
module module_2 #(
    parameter id_14 = 32'd96,
    parameter id_16 = 32'd75,
    parameter id_4  = 32'd28,
    parameter id_7  = 32'd58
) (
    input uwire id_0,
    output supply1 id_1,
    input wand id_2,
    input tri id_3,
    input tri1 _id_4,
    input uwire id_5,
    input tri id_6,
    input tri0 _id_7,
    output tri1 id_8,
    output uwire id_9,
    input uwire id_10,
    input wor id_11,
    output supply1 id_12,
    inout tri0 id_13,
    input tri _id_14,
    output supply1 id_15,
    input uwire _id_16,
    output wire id_17,
    input wire id_18,
    output wire id_19
);
  wire id_21;
  wire [-1 'd0 : id_7] id_22;
  wire [-1 : id_14  |  -1  |  1 'd0] id_23;
  wire [id_16 : (  id_4  )] id_24;
  supply1 id_25 = 1;
  logic id_26;
  assign id_17 = id_16;
  assign id_15#(
      .id_25(1),
      .id_23(1'b0),
      .id_6 (1)
  ) = 1'h0;
  assign id_25 = 1;
  module_0 modCall_1 (
      id_0,
      id_9
  );
  initial disable id_27;
endmodule
