// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM4K.hdl

/**
 * Memory of 4K registers, each 16-bit wide.  
 * The chip facilitates read and write operations, as follows:
 *     Read:  out(t) = RAM4K[address(t)](t)
 *     Write: If load(t-1) then RAM4K[address(t-1)](t) = in(t-1)
 * In words: the chip always outputs the value stored at the memory 
 * location specified by address. If load == 1, the in value is loaded 
 * into the memory location specified by address.  This value becomes 
 * available through the out output starting from the next time step.
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    // Put your code here.
	DMux8Way(in=load,sel=address[0..2],a=l0,b=l1,c=l2,d=l3,e=l4,f=l5,g=l6,h=l7);
 	RAM512(in=in,load=l0,address=address[3..11],out=r0);
   	RAM512(in=in,load=l1,address=address[3..11],out=r1);
   	RAM512(in=in,load=l2,address=address[3..11],out=r2);
   	RAM512(in=in,load=l3,address=address[3..11],out=r3);
   	RAM512(in=in,load=l4,address=address[3..11],out=r4);
   	RAM512(in=in,load=l5,address=address[3..11],out=r5);
   	RAM512(in=in,load=l6,address=address[3..11],out=r6);
   	RAM512(in=in,load=l7,address=address[3..11],out=r7);
   	Mux8Way16(a=r0,b=r1,c=r2,d=r3,e=r4,f=r5,g=r6,h=r7,sel=address[0..2],out=out);
}
