[View]
Entity=fir_filter
Architecture=fsm
TopLevelType=1
[file:.\src\LUT.vhd]
Enabled=1
[file:.\src\MAC_4.vhd]
Enabled=1
[file:.\src\mux_5a1_n.vhd]
Enabled=1
[file:.\src\sumador_n.vhd]
Enabled=1
[file:.\src\FIR_filter.bde]
Enabled=1
[file:.\src\FIR_filter.vhd]
Enabled=1
[file:.\src\MAC.vhd]
Enabled=1
[file:.\src\Contador.vhd]
Enabled=1
[file:.\src\contador_cdhb_n.vhd]
Enabled=1
[file:.\src\prueba.vhd]
Enabled=1
[file:.\src\FSM_MAC.vhd]
Enabled=1
[file:.\src\multiplicador_n_m.vhd]
Enabled=1
[file:.\src\MAC\multiplicador_n_m.vhd]
Enabled=1
[file:.\src\MAC\sumador_n.vhd]
Enabled=1
[file:.\src\registro_ac.vhd]
Enabled=1
[file:.\src\MAC\registro_ac.vhd]
Enabled=1
[file:.\src\registro_r.vhd]
Enabled=1
[file:.\src\MAC\registro_r.vhd]
Enabled=1
[file:.\src\MAC\contador_cdhb_n.vhd]
Enabled=1
[file:.\src\Ajuste.vhd]
Enabled=1
[file:.\src\MAC\FSM_MAC.vhd]
Enabled=1
[file:.\src\MAC\MAC.vhd]
Enabled=1
[file:.\..\..\..\..\..\SegundoSemestre\DiseñoDigital\FIR_filter\FIR_filter\FIR_filter\src\MAC_simul.asdb]
Enabled=1
[file:.\..\..\..\..\..\SegundoSemestre\DiseñoDigital\FIR_filter\FIR_filter\FIR_filter\src\MAC_simul.awc]
Enabled=1
[file:.\src\registro_paralelo.vhd]
Enabled=1
[file:.\src\fsm_FIR.vhd]
Enabled=1
[file:.\..\..\..\..\..\SegundoSemestre\DiseñoDigital\FIR_filter\FIR_filter\FIR_filter\src\FIR_simulation.asdb]
Enabled=1
[file:.\..\..\..\..\..\SegundoSemestre\DiseñoDigital\FIR_filter\FIR_filter\FIR_filter\src\FIR_simulation.awc]
Enabled=1
[file:.\..\..\..\..\..\SegundoSemestre\DiseñoDigital\FIR_filter\FIR_filter\FIR_filter\src\MAC_ADC-DAC_SIM.asdb]
Enabled=1
[file:.\..\..\..\..\..\SegundoSemestre\DiseñoDigital\FIR_filter\FIR_filter\FIR_filter\src\MAC_ADC-DAC_SIM.awc]
Enabled=1
[file:.\..\..\..\..\..\SegundoSemestre\DiseñoDigital\FIR_filter\FIR_filter\FIR_filter\src\FIR-ADC-DAC_SIM.asdb]
Enabled=1
[file:.\..\..\..\..\..\SegundoSemestre\DiseñoDigital\FIR_filter\FIR_filter\FIR_filter\src\FIR-ADC-DAC_SIM.awc]
Enabled=1
