# system info dma_mem on 2017.06.06.18:19:24
system_info:
name,value
DEVICE,5CGTFD9E5F35C7
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1496787135
#
#
# Files generated for dma_mem on 2017.06.06.18:19:24
files:
filepath,kind,attributes,module,is_top
simulation/dma_mem.v,VERILOG,,dma_mem,true
simulation/submodules/dma_mem_sdram.v,VERILOG,,dma_mem_sdram,false
simulation/submodules/dma_mem_sdram_pll0.sv,SYSTEM_VERILOG,,dma_mem_sdram_pll0,false
simulation/submodules/dma_mem_sdram_p0_clock_pair_generator.v,VERILOG,,dma_mem_sdram_p0,false
simulation/submodules/dma_mem_sdram_p0_read_valid_selector.v,VERILOG,,dma_mem_sdram_p0,false
simulation/submodules/dma_mem_sdram_p0_addr_cmd_datapath.v,VERILOG,,dma_mem_sdram_p0,false
simulation/submodules/dma_mem_sdram_p0_reset.v,VERILOG,,dma_mem_sdram_p0,false
simulation/submodules/dma_mem_sdram_p0_acv_ldc.v,VERILOG,,dma_mem_sdram_p0,false
simulation/submodules/dma_mem_sdram_p0_memphy.sv,SYSTEM_VERILOG,,dma_mem_sdram_p0,false
simulation/submodules/dma_mem_sdram_p0_reset_sync.v,VERILOG,,dma_mem_sdram_p0,false
simulation/submodules/dma_mem_sdram_p0_new_io_pads.v,VERILOG,,dma_mem_sdram_p0,false
simulation/submodules/dma_mem_sdram_p0_fr_cycle_shifter.v,VERILOG,,dma_mem_sdram_p0,false
simulation/submodules/dma_mem_sdram_p0_fr_cycle_extender.v,VERILOG,,dma_mem_sdram_p0,false
simulation/submodules/dma_mem_sdram_p0_read_datapath.sv,SYSTEM_VERILOG,,dma_mem_sdram_p0,false
simulation/submodules/dma_mem_sdram_p0_write_datapath.v,VERILOG,,dma_mem_sdram_p0,false
simulation/submodules/dma_mem_sdram_p0_core_shadow_registers.sv,SYSTEM_VERILOG,,dma_mem_sdram_p0,false
simulation/submodules/dma_mem_sdram_p0_simple_ddio_out.sv,SYSTEM_VERILOG,,dma_mem_sdram_p0,false
simulation/submodules/dma_mem_sdram_p0_phy_csr.sv,SYSTEM_VERILOG,,dma_mem_sdram_p0,false
simulation/submodules/dma_mem_sdram_p0_iss_probe.v,VERILOG,,dma_mem_sdram_p0,false
simulation/submodules/dma_mem_sdram_p0_addr_cmd_pads.v,VERILOG,,dma_mem_sdram_p0,false
simulation/submodules/dma_mem_sdram_p0_flop_mem.v,VERILOG,,dma_mem_sdram_p0,false
simulation/submodules/dma_mem_sdram_p0.sv,SYSTEM_VERILOG,,dma_mem_sdram_p0,false
simulation/submodules/dma_mem_sdram_p0_altdqdqs.v,VERILOG,,dma_mem_sdram_p0,false
simulation/submodules/altdq_dqs2_acv_cyclonev.sv,SYSTEM_VERILOG,,dma_mem_sdram_p0,false
simulation/submodules/afi_mux_ddr3_ddrx.v,VERILOG,,afi_mux_ddr3_ddrx,false
simulation/submodules/dma_mem_sdram_s0_software/sequencer.c,OTHER,,dma_mem_sdram_s0,false
simulation/submodules/dma_mem_sdram_s0_software/sequencer.h,OTHER,,dma_mem_sdram_s0,false
simulation/submodules/dma_mem_sdram_s0_software/sequencer_defines.h,OTHER,,dma_mem_sdram_s0,false
simulation/submodules/dma_mem_sdram_s0_make_qsys_seq.tcl,OTHER,,dma_mem_sdram_s0,false
simulation/submodules/dma_mem_sdram_s0.v,VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst.v,VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst_test_bench.v,VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv,SYSTEM_VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/altera_mem_if_sequencer_rst.sv,SYSTEM_VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/dma_mem_sdram_s0_irq_mapper.sv,SYSTEM_VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/dma_mem_sdram_s0_mm_interconnect_0.v,VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/dma_mem_sdram_s0_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/dma_mem_sdram_s0_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/dma_mem_sdram_s0_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/dma_mem_sdram_s0_mm_interconnect_0_cmd_mux_003.sv,SYSTEM_VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/dma_mem_sdram_s0_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/dma_mem_sdram_s0_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/dma_mem_sdram_s0_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/dma_mem_sdram_s0_mm_interconnect_0_router_005.sv,SYSTEM_VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/dma_mem_sdram_s0_mm_interconnect_0_rsp_demux_003.sv,SYSTEM_VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/dma_mem_sdram_s0_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/dma_mem_sdram_s0_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/rw_manager_ac_ROM_no_ifdef_params.v,VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/rw_manager_ac_ROM_reg.v,VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/rw_manager_bitcheck.v,VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/rw_manager_core.sv,SYSTEM_VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/rw_manager_datamux.v,VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/rw_manager_data_broadcast.v,VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/rw_manager_data_decoder.v,VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/rw_manager_ddr3.v,VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/rw_manager_di_buffer.v,VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/rw_manager_di_buffer_wrap.v,VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/rw_manager_dm_decoder.v,VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/rw_manager_generic.sv,SYSTEM_VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/rw_manager_inst_ROM_no_ifdef_params.v,VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/rw_manager_inst_ROM_reg.v,VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/rw_manager_jumplogic.v,VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/rw_manager_lfsr12.v,VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/rw_manager_lfsr36.v,VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/rw_manager_lfsr72.v,VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/rw_manager_pattern_fifo.v,VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/rw_manager_ram.v,VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/rw_manager_ram_csr.v,VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/rw_manager_read_datapath.v,VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/rw_manager_write_decoder.v,VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/sequencer_data_mgr.sv,SYSTEM_VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/sequencer_phy_mgr.sv,SYSTEM_VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/sequencer_reg_file.sv,SYSTEM_VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/sequencer_scc_acv_phase_decode.v,VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/sequencer_scc_acv_wrapper.sv,SYSTEM_VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/sequencer_scc_mgr.sv,SYSTEM_VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/sequencer_scc_reg_file.v,VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/sequencer_scc_siii_phase_decode.v,VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/sequencer_scc_siii_wrapper.sv,SYSTEM_VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/sequencer_scc_sv_phase_decode.v,VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/sequencer_scc_sv_wrapper.sv,SYSTEM_VERILOG,,dma_mem_sdram_s0,false
simulation/submodules/dma_mem_sdram_s0_sequencer_mem.hex,HEX,,dma_mem_sdram_s0,false
simulation/submodules/dma_mem_sdram_s0_AC_ROM.hex,HEX,,dma_mem_sdram_s0,false
simulation/submodules/dma_mem_sdram_s0_inst_ROM.hex,HEX,,dma_mem_sdram_s0,false
simulation/submodules/dma_mem_sdram_c0.v,VERILOG,,dma_mem_sdram_c0,false
simulation/submodules/altera_mem_if_oct_cyclonev.sv,SYSTEM_VERILOG,,altera_mem_if_oct_cyclonev,false
simulation/submodules/altera_mem_if_dll_cyclonev.sv,SYSTEM_VERILOG,,altera_mem_if_dll_cyclonev,false
simulation/submodules/alt_mem_ddrx_addr_cmd.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_addr_cmd_wrap.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_ddr2_odt_gen.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_ddr3_odt_gen.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_odt_gen.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_rdwr_data_tmg.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_arbiter.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_burst_gen.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_cmd_gen.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_csr.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_buffer.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_buffer_manager.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_burst_tracking.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_dataid_manager.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_fifo.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_list.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_rdata_path.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_wdata_path.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_define.iv,VERILOG_INCLUDE,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_ecc_decoder.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_ecc_encoder.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_axi_st_converter.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_input_if.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_rank_timer.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_sideband.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_tbp.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_timing_param.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_controller.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_controller_st_top.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv,SYSTEM_VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_mm_st_converter.v,VERILOG,,alt_mem_ddrx_mm_st_converter,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
dma_mem.sdram,dma_mem_sdram
dma_mem.sdram.pll0,dma_mem_sdram_pll0
dma_mem.sdram.p0,dma_mem_sdram_p0
dma_mem.sdram.m0,afi_mux_ddr3_ddrx
dma_mem.sdram.s0,dma_mem_sdram_s0
dma_mem.sdram.c0,dma_mem_sdram_c0
dma_mem.sdram.c0.ng0,alt_mem_if_nextgen_ddr3_controller_core
dma_mem.sdram.c0.a0,alt_mem_ddrx_mm_st_converter
dma_mem.sdram.oct0,altera_mem_if_oct_cyclonev
dma_mem.sdram.dll0,altera_mem_if_dll_cyclonev
