#include "eval/opcodes.h"
#include "eval/serdes.h"
#include "eval/binops.h"
#include "eval/unops.h"

namespace tungsten::vm {
void dispatch(tungsten::machine &m, const std::vector<uint8_t> &code, std::size_t &pc) {
	auto opcode = code[pc++];	std::uint8_t src1, src2, dst;	switch(opcode) {
	case shl_u8_rrmn: {} break;
	case shl_u8_rrrn: {} break;
	case shl_u8_rcmn: {} break;
	case shl_u8_rcrn: {} break;
	case shl_u8_crmn: {} break;
	case shl_u8_crrn: {} break;
	case shl_s8_rrmn: {} break;
	case shl_s8_rrrn: {} break;
	case shl_s8_rcmn: {} break;
	case shl_s8_rcrn: {} break;
	case shl_s8_crmn: {} break;
	case shl_s8_crrn: {} break;
	case shl_u16_rrmn: {} break;
	case shl_u16_rrrn: {} break;
	case shl_u16_rcmn: {} break;
	case shl_u16_rcrn: {} break;
	case shl_u16_crmn: {} break;
	case shl_u16_crrn: {} break;
	case shl_s16_rrmn: {} break;
	case shl_s16_rrrn: {} break;
	case shl_s16_rcmn: {} break;
	case shl_s16_rcrn: {} break;
	case shl_s16_crmn: {} break;
	case shl_s16_crrn: {} break;
	case shl_u32_rrmn: {} break;
	case shl_u32_rrrn: {} break;
	case shl_u32_rcmn: {} break;
	case shl_u32_rcrn: {} break;
	case shl_u32_crmn: {} break;
	case shl_u32_crrn: {} break;
	case shl_s32_rrmn: {} break;
	case shl_s32_rrrn: {} break;
	case shl_s32_rcmn: {} break;
	case shl_s32_rcrn: {} break;
	case shl_s32_crmn: {} break;
	case shl_s32_crrn: {} break;
	case shl_u64_rrmn: {} break;
	case shl_u64_rrrn: {} break;
	case shl_u64_rcmn: {} break;
	case shl_u64_rcrn: {} break;
	case shl_u64_crmn: {} break;
	case shl_u64_crrn: {} break;
	case shl_s64_rrmn: {} break;
	case shl_s64_rrrn: {} break;
	case shl_s64_rcmn: {} break;
	case shl_s64_rcrn: {} break;
	case shl_s64_crmn: {} break;
	case shl_s64_crrn: {} break;
	case shr_u8_rrmn: {} break;
	case shr_u8_rrrn: {} break;
	case shr_u8_rcmn: {} break;
	case shr_u8_rcrn: {} break;
	case shr_u8_crmn: {} break;
	case shr_u8_crrn: {} break;
	case shr_s8_rrmn: {} break;
	case shr_s8_rrrn: {} break;
	case shr_s8_rcmn: {} break;
	case shr_s8_rcrn: {} break;
	case shr_s8_crmn: {} break;
	case shr_s8_crrn: {} break;
	case shr_u16_rrmn: {} break;
	case shr_u16_rrrn: {} break;
	case shr_u16_rcmn: {} break;
	case shr_u16_rcrn: {} break;
	case shr_u16_crmn: {} break;
	case shr_u16_crrn: {} break;
	case shr_s16_rrmn: {} break;
	case shr_s16_rrrn: {} break;
	case shr_s16_rcmn: {} break;
	case shr_s16_rcrn: {} break;
	case shr_s16_crmn: {} break;
	case shr_s16_crrn: {} break;
	case shr_u32_rrmn: {} break;
	case shr_u32_rrrn: {} break;
	case shr_u32_rcmn: {} break;
	case shr_u32_rcrn: {} break;
	case shr_u32_crmn: {} break;
	case shr_u32_crrn: {} break;
	case shr_s32_rrmn: {} break;
	case shr_s32_rrrn: {} break;
	case shr_s32_rcmn: {} break;
	case shr_s32_rcrn: {} break;
	case shr_s32_crmn: {} break;
	case shr_s32_crrn: {} break;
	case shr_u64_rrmn: {} break;
	case shr_u64_rrrn: {} break;
	case shr_u64_rcmn: {} break;
	case shr_u64_rcrn: {} break;
	case shr_u64_crmn: {} break;
	case shr_u64_crrn: {} break;
	case shr_s64_rrmn: {} break;
	case shr_s64_rrrn: {} break;
	case shr_s64_rcmn: {} break;
	case shr_s64_rcrn: {} break;
	case shr_s64_crmn: {} break;
	case shr_s64_crrn: {} break;
	case binary_and_u8_rrmn: {} break;
	case binary_and_u8_rrrn: {} break;
	case binary_and_u8_rcmn: {} break;
	case binary_and_u8_rcrn: {} break;
	case binary_and_u8_crmn: {} break;
	case binary_and_u8_crrn: {} break;
	case binary_and_s8_rrmn: {} break;
	case binary_and_s8_rrrn: {} break;
	case binary_and_s8_rcmn: {} break;
	case binary_and_s8_rcrn: {} break;
	case binary_and_s8_crmn: {} break;
	case binary_and_s8_crrn: {} break;
	case binary_and_u16_rrmn: {} break;
	case binary_and_u16_rrrn: {} break;
	case binary_and_u16_rcmn: {} break;
	case binary_and_u16_rcrn: {} break;
	case binary_and_u16_crmn: {} break;
	case binary_and_u16_crrn: {} break;
	case binary_and_s16_rrmn: {} break;
	case binary_and_s16_rrrn: {} break;
	case binary_and_s16_rcmn: {} break;
	case binary_and_s16_rcrn: {} break;
	case binary_and_s16_crmn: {} break;
	case binary_and_s16_crrn: {} break;
	case binary_and_u32_rrmn: {} break;
	case binary_and_u32_rrrn: {} break;
	case binary_and_u32_rcmn: {} break;
	case binary_and_u32_rcrn: {} break;
	case binary_and_u32_crmn: {} break;
	case binary_and_u32_crrn: {} break;
	case binary_and_s32_rrmn: {} break;
	case binary_and_s32_rrrn: {} break;
	case binary_and_s32_rcmn: {} break;
	case binary_and_s32_rcrn: {} break;
	case binary_and_s32_crmn: {} break;
	case binary_and_s32_crrn: {} break;
	case binary_and_u64_rrmn: {} break;
	case binary_and_u64_rrrn: {} break;
	case binary_and_u64_rcmn: {} break;
	case binary_and_u64_rcrn: {} break;
	case binary_and_u64_crmn: {} break;
	case binary_and_u64_crrn: {} break;
	case binary_and_s64_rrmn: {} break;
	case binary_and_s64_rrrn: {} break;
	case binary_and_s64_rcmn: {} break;
	case binary_and_s64_rcrn: {} break;
	case binary_and_s64_crmn: {} break;
	case binary_and_s64_crrn: {} break;
	case binary_or_u8_rrmn: {} break;
	case binary_or_u8_rrrn: {} break;
	case binary_or_u8_rcmn: {} break;
	case binary_or_u8_rcrn: {} break;
	case binary_or_u8_crmn: {} break;
	case binary_or_u8_crrn: {} break;
	case binary_or_s8_rrmn: {} break;
	case binary_or_s8_rrrn: {} break;
	case binary_or_s8_rcmn: {} break;
	case binary_or_s8_rcrn: {} break;
	case binary_or_s8_crmn: {} break;
	case binary_or_s8_crrn: {} break;
	case binary_or_u16_rrmn: {} break;
	case binary_or_u16_rrrn: {} break;
	case binary_or_u16_rcmn: {} break;
	case binary_or_u16_rcrn: {} break;
	case binary_or_u16_crmn: {} break;
	case binary_or_u16_crrn: {} break;
	case binary_or_s16_rrmn: {} break;
	case binary_or_s16_rrrn: {} break;
	case binary_or_s16_rcmn: {} break;
	case binary_or_s16_rcrn: {} break;
	case binary_or_s16_crmn: {} break;
	case binary_or_s16_crrn: {} break;
	case binary_or_u32_rrmn: {} break;
	case binary_or_u32_rrrn: {} break;
	case binary_or_u32_rcmn: {} break;
	case binary_or_u32_rcrn: {} break;
	case binary_or_u32_crmn: {} break;
	case binary_or_u32_crrn: {} break;
	case binary_or_s32_rrmn: {} break;
	case binary_or_s32_rrrn: {} break;
	case binary_or_s32_rcmn: {} break;
	case binary_or_s32_rcrn: {} break;
	case binary_or_s32_crmn: {} break;
	case binary_or_s32_crrn: {} break;
	case binary_or_u64_rrmn: {} break;
	case binary_or_u64_rrrn: {} break;
	case binary_or_u64_rcmn: {} break;
	case binary_or_u64_rcrn: {} break;
	case binary_or_u64_crmn: {} break;
	case binary_or_u64_crrn: {} break;
	case binary_or_s64_rrmn: {} break;
	case binary_or_s64_rrrn: {} break;
	case binary_or_s64_rcmn: {} break;
	case binary_or_s64_rcrn: {} break;
	case binary_or_s64_crmn: {} break;
	case binary_or_s64_crrn: {} break;
	case binary_xor_u8_rrmn: {} break;
	case binary_xor_u8_rrrn: {} break;
	case binary_xor_u8_rcmn: {} break;
	case binary_xor_u8_rcrn: {} break;
	case binary_xor_u8_crmn: {} break;
	case binary_xor_u8_crrn: {} break;
	case binary_xor_s8_rrmn: {} break;
	case binary_xor_s8_rrrn: {} break;
	case binary_xor_s8_rcmn: {} break;
	case binary_xor_s8_rcrn: {} break;
	case binary_xor_s8_crmn: {} break;
	case binary_xor_s8_crrn: {} break;
	case binary_xor_u16_rrmn: {} break;
	case binary_xor_u16_rrrn: {} break;
	case binary_xor_u16_rcmn: {} break;
	case binary_xor_u16_rcrn: {} break;
	case binary_xor_u16_crmn: {} break;
	case binary_xor_u16_crrn: {} break;
	case binary_xor_s16_rrmn: {} break;
	case binary_xor_s16_rrrn: {} break;
	case binary_xor_s16_rcmn: {} break;
	case binary_xor_s16_rcrn: {} break;
	case binary_xor_s16_crmn: {} break;
	case binary_xor_s16_crrn: {} break;
	case binary_xor_u32_rrmn: {} break;
	case binary_xor_u32_rrrn: {} break;
	case binary_xor_u32_rcmn: {} break;
	case binary_xor_u32_rcrn: {} break;
	case binary_xor_u32_crmn: {} break;
	case binary_xor_u32_crrn: {} break;
	case binary_xor_s32_rrmn: {} break;
	case binary_xor_s32_rrrn: {} break;
	case binary_xor_s32_rcmn: {} break;
	case binary_xor_s32_rcrn: {} break;
	case binary_xor_s32_crmn: {} break;
	case binary_xor_s32_crrn: {} break;
	case binary_xor_u64_rrmn: {} break;
	case binary_xor_u64_rrrn: {} break;
	case binary_xor_u64_rcmn: {} break;
	case binary_xor_u64_rcrn: {} break;
	case binary_xor_u64_crmn: {} break;
	case binary_xor_u64_crrn: {} break;
	case binary_xor_s64_rrmn: {} break;
	case binary_xor_s64_rrrn: {} break;
	case binary_xor_s64_rcmn: {} break;
	case binary_xor_s64_rcrn: {} break;
	case binary_xor_s64_crmn: {} break;
	case binary_xor_s64_crrn: {} break;
	case add_u8_rrmn: {} break;
	case add_u8_rrrn: {} break;
	case add_u8_rcmn: {} break;
	case add_u8_rcrn: {} break;
	case add_u8_crmn: {} break;
	case add_u8_crrn: {} break;
	case add_s8_rrmn: {} break;
	case add_s8_rrrn: {} break;
	case add_s8_rcmn: {} break;
	case add_s8_rcrn: {} break;
	case add_s8_crmn: {} break;
	case add_s8_crrn: {} break;
	case add_u16_rrmn: {} break;
	case add_u16_rrrn: {} break;
	case add_u16_rcmn: {} break;
	case add_u16_rcrn: {} break;
	case add_u16_crmn: {} break;
	case add_u16_crrn: {} break;
	case add_s16_rrmn: {} break;
	case add_s16_rrrn: {} break;
	case add_s16_rcmn: {} break;
	case add_s16_rcrn: {} break;
	case add_s16_crmn: {} break;
	case add_s16_crrn: {} break;
	case add_u32_rrmn: {} break;
	case add_u32_rrrn: {} break;
	case add_u32_rcmn: {} break;
	case add_u32_rcrn: {} break;
	case add_u32_crmn: {} break;
	case add_u32_crrn: {} break;
	case add_s32_rrmn: {} break;
	case add_s32_rrrn: {} break;
	case add_s32_rcmn: {} break;
	case add_s32_rcrn: {} break;
	case add_s32_crmn: {} break;
	case add_s32_crrn: {} break;
	case add_u64_rrmn: {} break;
	case add_u64_rrrn: {} break;
	case add_u64_rcmn: {} break;
	case add_u64_rcrn: {} break;
	case add_u64_crmn: {} break;
	case add_u64_crrn: {} break;
	case add_s64_rrmn: {} break;
	case add_s64_rrrn: {} break;
	case add_s64_rcmn: {} break;
	case add_s64_rcrn: {} break;
	case add_s64_crmn: {} break;
	case add_s64_crrn: {} break;
	case add_f32_rrmn: {} break;
	case add_f32_rrrn: {} break;
	case add_f32_rcmn: {} break;
	case add_f32_rcrn: {} break;
	case add_f32_crmn: {} break;
	case add_f32_crrn: {} break;
	case add_f64_rrmn: {} break;
	case add_f64_rrrn: {} break;
	case add_f64_rcmn: {} break;
	case add_f64_rcrn: {} break;
	case add_f64_crmn: {} break;
	case add_f64_crrn: {} break;
	case sub_u8_rrmn: {} break;
	case sub_u8_rrrn: {} break;
	case sub_u8_rcmn: {} break;
	case sub_u8_rcrn: {} break;
	case sub_u8_crmn: {} break;
	case sub_u8_crrn: {} break;
	case sub_s8_rrmn: {} break;
	case sub_s8_rrrn: {} break;
	case sub_s8_rcmn: {} break;
	case sub_s8_rcrn: {} break;
	case sub_s8_crmn: {} break;
	case sub_s8_crrn: {} break;
	case sub_u16_rrmn: {} break;
	case sub_u16_rrrn: {} break;
	case sub_u16_rcmn: {} break;
	case sub_u16_rcrn: {} break;
	case sub_u16_crmn: {} break;
	case sub_u16_crrn: {} break;
	case sub_s16_rrmn: {} break;
	case sub_s16_rrrn: {} break;
	case sub_s16_rcmn: {} break;
	case sub_s16_rcrn: {} break;
	case sub_s16_crmn: {} break;
	case sub_s16_crrn: {} break;
	case sub_u32_rrmn: {} break;
	case sub_u32_rrrn: {} break;
	case sub_u32_rcmn: {} break;
	case sub_u32_rcrn: {} break;
	case sub_u32_crmn: {} break;
	case sub_u32_crrn: {} break;
	case sub_s32_rrmn: {} break;
	case sub_s32_rrrn: {} break;
	case sub_s32_rcmn: {} break;
	case sub_s32_rcrn: {} break;
	case sub_s32_crmn: {} break;
	case sub_s32_crrn: {} break;
	case sub_u64_rrmn: {} break;
	case sub_u64_rrrn: {} break;
	case sub_u64_rcmn: {} break;
	case sub_u64_rcrn: {} break;
	case sub_u64_crmn: {} break;
	case sub_u64_crrn: {} break;
	case sub_s64_rrmn: {} break;
	case sub_s64_rrrn: {} break;
	case sub_s64_rcmn: {} break;
	case sub_s64_rcrn: {} break;
	case sub_s64_crmn: {} break;
	case sub_s64_crrn: {} break;
	case sub_f32_rrmn: {} break;
	case sub_f32_rrrn: {} break;
	case sub_f32_rcmn: {} break;
	case sub_f32_rcrn: {} break;
	case sub_f32_crmn: {} break;
	case sub_f32_crrn: {} break;
	case sub_f64_rrmn: {} break;
	case sub_f64_rrrn: {} break;
	case sub_f64_rcmn: {} break;
	case sub_f64_rcrn: {} break;
	case sub_f64_crmn: {} break;
	case sub_f64_crrn: {} break;
	case mul_u8_rrmn: {} break;
	case mul_u8_rrrn: {} break;
	case mul_u8_rcmn: {} break;
	case mul_u8_rcrn: {} break;
	case mul_u8_crmn: {} break;
	case mul_u8_crrn: {} break;
	case mul_s8_rrmn: {} break;
	case mul_s8_rrrn: {} break;
	case mul_s8_rcmn: {} break;
	case mul_s8_rcrn: {} break;
	case mul_s8_crmn: {} break;
	case mul_s8_crrn: {} break;
	case mul_u16_rrmn: {} break;
	case mul_u16_rrrn: {} break;
	case mul_u16_rcmn: {} break;
	case mul_u16_rcrn: {} break;
	case mul_u16_crmn: {} break;
	case mul_u16_crrn: {} break;
	case mul_s16_rrmn: {} break;
	case mul_s16_rrrn: {} break;
	case mul_s16_rcmn: {} break;
	case mul_s16_rcrn: {} break;
	case mul_s16_crmn: {} break;
	case mul_s16_crrn: {} break;
	case mul_u32_rrmn: {} break;
	case mul_u32_rrrn: {} break;
	case mul_u32_rcmn: {} break;
	case mul_u32_rcrn: {} break;
	case mul_u32_crmn: {} break;
	case mul_u32_crrn: {} break;
	case mul_s32_rrmn: {} break;
	case mul_s32_rrrn: {} break;
	case mul_s32_rcmn: {} break;
	case mul_s32_rcrn: {} break;
	case mul_s32_crmn: {} break;
	case mul_s32_crrn: {} break;
	case mul_u64_rrmn: {} break;
	case mul_u64_rrrn: {} break;
	case mul_u64_rcmn: {} break;
	case mul_u64_rcrn: {} break;
	case mul_u64_crmn: {} break;
	case mul_u64_crrn: {} break;
	case mul_s64_rrmn: {} break;
	case mul_s64_rrrn: {} break;
	case mul_s64_rcmn: {} break;
	case mul_s64_rcrn: {} break;
	case mul_s64_crmn: {} break;
	case mul_s64_crrn: {} break;
	case mul_f32_rrmn: {} break;
	case mul_f32_rrrn: {} break;
	case mul_f32_rcmn: {} break;
	case mul_f32_rcrn: {} break;
	case mul_f32_crmn: {} break;
	case mul_f32_crrn: {} break;
	case mul_f64_rrmn: {} break;
	case mul_f64_rrrn: {} break;
	case mul_f64_rcmn: {} break;
	case mul_f64_rcrn: {} break;
	case mul_f64_crmn: {} break;
	case mul_f64_crrn: {} break;
	case div_u8_rrmn: {} break;
	case div_u8_rrrn: {} break;
	case div_u8_rcmn: {} break;
	case div_u8_rcrn: {} break;
	case div_u8_crmn: {} break;
	case div_u8_crrn: {} break;
	case div_s8_rrmn: {} break;
	case div_s8_rrrn: {} break;
	case div_s8_rcmn: {} break;
	case div_s8_rcrn: {} break;
	case div_s8_crmn: {} break;
	case div_s8_crrn: {} break;
	case div_u16_rrmn: {} break;
	case div_u16_rrrn: {} break;
	case div_u16_rcmn: {} break;
	case div_u16_rcrn: {} break;
	case div_u16_crmn: {} break;
	case div_u16_crrn: {} break;
	case div_s16_rrmn: {} break;
	case div_s16_rrrn: {} break;
	case div_s16_rcmn: {} break;
	case div_s16_rcrn: {} break;
	case div_s16_crmn: {} break;
	case div_s16_crrn: {} break;
	case div_u32_rrmn: {} break;
	case div_u32_rrrn: {} break;
	case div_u32_rcmn: {} break;
	case div_u32_rcrn: {} break;
	case div_u32_crmn: {} break;
	case div_u32_crrn: {} break;
	case div_s32_rrmn: {} break;
	case div_s32_rrrn: {} break;
	case div_s32_rcmn: {} break;
	case div_s32_rcrn: {} break;
	case div_s32_crmn: {} break;
	case div_s32_crrn: {} break;
	case div_u64_rrmn: {} break;
	case div_u64_rrrn: {} break;
	case div_u64_rcmn: {} break;
	case div_u64_rcrn: {} break;
	case div_u64_crmn: {} break;
	case div_u64_crrn: {} break;
	case div_s64_rrmn: {} break;
	case div_s64_rrrn: {} break;
	case div_s64_rcmn: {} break;
	case div_s64_rcrn: {} break;
	case div_s64_crmn: {} break;
	case div_s64_crrn: {} break;
	case div_f32_rrmn: {} break;
	case div_f32_rrrn: {} break;
	case div_f32_rcmn: {} break;
	case div_f32_rcrn: {} break;
	case div_f32_crmn: {} break;
	case div_f32_crrn: {} break;
	case div_f64_rrmn: {} break;
	case div_f64_rrrn: {} break;
	case div_f64_rcmn: {} break;
	case div_f64_rcrn: {} break;
	case div_f64_crmn: {} break;
	case div_f64_crrn: {} break;
	case lt_u8_rrmn: {} break;
	case lt_u8_rrrn: {} break;
	case lt_u8_rcmn: {} break;
	case lt_u8_rcrn: {} break;
	case lt_u8_crmn: {} break;
	case lt_u8_crrn: {} break;
	case lt_s8_rrmn: {} break;
	case lt_s8_rrrn: {} break;
	case lt_s8_rcmn: {} break;
	case lt_s8_rcrn: {} break;
	case lt_s8_crmn: {} break;
	case lt_s8_crrn: {} break;
	case lt_u16_rrmn: {} break;
	case lt_u16_rrrn: {} break;
	case lt_u16_rcmn: {} break;
	case lt_u16_rcrn: {} break;
	case lt_u16_crmn: {} break;
	case lt_u16_crrn: {} break;
	case lt_s16_rrmn: {} break;
	case lt_s16_rrrn: {} break;
	case lt_s16_rcmn: {} break;
	case lt_s16_rcrn: {} break;
	case lt_s16_crmn: {} break;
	case lt_s16_crrn: {} break;
	case lt_u32_rrmn: {} break;
	case lt_u32_rrrn: {} break;
	case lt_u32_rcmn: {} break;
	case lt_u32_rcrn: {} break;
	case lt_u32_crmn: {} break;
	case lt_u32_crrn: {} break;
	case lt_s32_rrmn: {} break;
	case lt_s32_rrrn: {} break;
	case lt_s32_rcmn: {} break;
	case lt_s32_rcrn: {} break;
	case lt_s32_crmn: {} break;
	case lt_s32_crrn: {} break;
	case lt_u64_rrmn: {} break;
	case lt_u64_rrrn: {} break;
	case lt_u64_rcmn: {} break;
	case lt_u64_rcrn: {} break;
	case lt_u64_crmn: {} break;
	case lt_u64_crrn: {} break;
	case lt_s64_rrmn: {} break;
	case lt_s64_rrrn: {} break;
	case lt_s64_rcmn: {} break;
	case lt_s64_rcrn: {} break;
	case lt_s64_crmn: {} break;
	case lt_s64_crrn: {} break;
	case lt_f32_rrmn: {} break;
	case lt_f32_rrrn: {} break;
	case lt_f32_rcmn: {} break;
	case lt_f32_rcrn: {} break;
	case lt_f32_crmn: {} break;
	case lt_f32_crrn: {} break;
	case lt_f64_rrmn: {} break;
	case lt_f64_rrrn: {} break;
	case lt_f64_rcmn: {} break;
	case lt_f64_rcrn: {} break;
	case lt_f64_crmn: {} break;
	case lt_f64_crrn: {} break;
	case gt_u8_rrmn: {} break;
	case gt_u8_rrrn: {} break;
	case gt_u8_rcmn: {} break;
	case gt_u8_rcrn: {} break;
	case gt_u8_crmn: {} break;
	case gt_u8_crrn: {} break;
	case gt_s8_rrmn: {} break;
	case gt_s8_rrrn: {} break;
	case gt_s8_rcmn: {} break;
	case gt_s8_rcrn: {} break;
	case gt_s8_crmn: {} break;
	case gt_s8_crrn: {} break;
	case gt_u16_rrmn: {} break;
	case gt_u16_rrrn: {} break;
	case gt_u16_rcmn: {} break;
	case gt_u16_rcrn: {} break;
	case gt_u16_crmn: {} break;
	case gt_u16_crrn: {} break;
	case gt_s16_rrmn: {} break;
	case gt_s16_rrrn: {} break;
	case gt_s16_rcmn: {} break;
	case gt_s16_rcrn: {} break;
	case gt_s16_crmn: {} break;
	case gt_s16_crrn: {} break;
	case gt_u32_rrmn: {} break;
	case gt_u32_rrrn: {} break;
	case gt_u32_rcmn: {} break;
	case gt_u32_rcrn: {} break;
	case gt_u32_crmn: {} break;
	case gt_u32_crrn: {} break;
	case gt_s32_rrmn: {} break;
	case gt_s32_rrrn: {} break;
	case gt_s32_rcmn: {} break;
	case gt_s32_rcrn: {} break;
	case gt_s32_crmn: {} break;
	case gt_s32_crrn: {} break;
	case gt_u64_rrmn: {} break;
	case gt_u64_rrrn: {} break;
	case gt_u64_rcmn: {} break;
	case gt_u64_rcrn: {} break;
	case gt_u64_crmn: {} break;
	case gt_u64_crrn: {} break;
	case gt_s64_rrmn: {} break;
	case gt_s64_rrrn: {} break;
	case gt_s64_rcmn: {} break;
	case gt_s64_rcrn: {} break;
	case gt_s64_crmn: {} break;
	case gt_s64_crrn: {} break;
	case gt_f32_rrmn: {} break;
	case gt_f32_rrrn: {} break;
	case gt_f32_rcmn: {} break;
	case gt_f32_rcrn: {} break;
	case gt_f32_crmn: {} break;
	case gt_f32_crrn: {} break;
	case gt_f64_rrmn: {} break;
	case gt_f64_rrrn: {} break;
	case gt_f64_rcmn: {} break;
	case gt_f64_rcrn: {} break;
	case gt_f64_crmn: {} break;
	case gt_f64_crrn: {} break;
	case lte_u8_rrmn: {} break;
	case lte_u8_rrrn: {} break;
	case lte_u8_rcmn: {} break;
	case lte_u8_rcrn: {} break;
	case lte_u8_crmn: {} break;
	case lte_u8_crrn: {} break;
	case lte_s8_rrmn: {} break;
	case lte_s8_rrrn: {} break;
	case lte_s8_rcmn: {} break;
	case lte_s8_rcrn: {} break;
	case lte_s8_crmn: {} break;
	case lte_s8_crrn: {} break;
	case lte_u16_rrmn: {} break;
	case lte_u16_rrrn: {} break;
	case lte_u16_rcmn: {} break;
	case lte_u16_rcrn: {} break;
	case lte_u16_crmn: {} break;
	case lte_u16_crrn: {} break;
	case lte_s16_rrmn: {} break;
	case lte_s16_rrrn: {} break;
	case lte_s16_rcmn: {} break;
	case lte_s16_rcrn: {} break;
	case lte_s16_crmn: {} break;
	case lte_s16_crrn: {} break;
	case lte_u32_rrmn: {} break;
	case lte_u32_rrrn: {} break;
	case lte_u32_rcmn: {} break;
	case lte_u32_rcrn: {} break;
	case lte_u32_crmn: {} break;
	case lte_u32_crrn: {} break;
	case lte_s32_rrmn: {} break;
	case lte_s32_rrrn: {} break;
	case lte_s32_rcmn: {} break;
	case lte_s32_rcrn: {} break;
	case lte_s32_crmn: {} break;
	case lte_s32_crrn: {} break;
	case lte_u64_rrmn: {} break;
	case lte_u64_rrrn: {} break;
	case lte_u64_rcmn: {} break;
	case lte_u64_rcrn: {} break;
	case lte_u64_crmn: {} break;
	case lte_u64_crrn: {} break;
	case lte_s64_rrmn: {} break;
	case lte_s64_rrrn: {} break;
	case lte_s64_rcmn: {} break;
	case lte_s64_rcrn: {} break;
	case lte_s64_crmn: {} break;
	case lte_s64_crrn: {} break;
	case lte_f32_rrmn: {} break;
	case lte_f32_rrrn: {} break;
	case lte_f32_rcmn: {} break;
	case lte_f32_rcrn: {} break;
	case lte_f32_crmn: {} break;
	case lte_f32_crrn: {} break;
	case lte_f64_rrmn: {} break;
	case lte_f64_rrrn: {} break;
	case lte_f64_rcmn: {} break;
	case lte_f64_rcrn: {} break;
	case lte_f64_crmn: {} break;
	case lte_f64_crrn: {} break;
	case gte_u8_rrmn: {} break;
	case gte_u8_rrrn: {} break;
	case gte_u8_rcmn: {} break;
	case gte_u8_rcrn: {} break;
	case gte_u8_crmn: {} break;
	case gte_u8_crrn: {} break;
	case gte_s8_rrmn: {} break;
	case gte_s8_rrrn: {} break;
	case gte_s8_rcmn: {} break;
	case gte_s8_rcrn: {} break;
	case gte_s8_crmn: {} break;
	case gte_s8_crrn: {} break;
	case gte_u16_rrmn: {} break;
	case gte_u16_rrrn: {} break;
	case gte_u16_rcmn: {} break;
	case gte_u16_rcrn: {} break;
	case gte_u16_crmn: {} break;
	case gte_u16_crrn: {} break;
	case gte_s16_rrmn: {} break;
	case gte_s16_rrrn: {} break;
	case gte_s16_rcmn: {} break;
	case gte_s16_rcrn: {} break;
	case gte_s16_crmn: {} break;
	case gte_s16_crrn: {} break;
	case gte_u32_rrmn: {} break;
	case gte_u32_rrrn: {} break;
	case gte_u32_rcmn: {} break;
	case gte_u32_rcrn: {} break;
	case gte_u32_crmn: {} break;
	case gte_u32_crrn: {} break;
	case gte_s32_rrmn: {} break;
	case gte_s32_rrrn: {} break;
	case gte_s32_rcmn: {} break;
	case gte_s32_rcrn: {} break;
	case gte_s32_crmn: {} break;
	case gte_s32_crrn: {} break;
	case gte_u64_rrmn: {} break;
	case gte_u64_rrrn: {} break;
	case gte_u64_rcmn: {} break;
	case gte_u64_rcrn: {} break;
	case gte_u64_crmn: {} break;
	case gte_u64_crrn: {} break;
	case gte_s64_rrmn: {} break;
	case gte_s64_rrrn: {} break;
	case gte_s64_rcmn: {} break;
	case gte_s64_rcrn: {} break;
	case gte_s64_crmn: {} break;
	case gte_s64_crrn: {} break;
	case gte_f32_rrmn: {} break;
	case gte_f32_rrrn: {} break;
	case gte_f32_rcmn: {} break;
	case gte_f32_rcrn: {} break;
	case gte_f32_crmn: {} break;
	case gte_f32_crrn: {} break;
	case gte_f64_rrmn: {} break;
	case gte_f64_rrrn: {} break;
	case gte_f64_rcmn: {} break;
	case gte_f64_rcrn: {} break;
	case gte_f64_crmn: {} break;
	case gte_f64_crrn: {} break;
	case eq_u8_rrmn: {} break;
	case eq_u8_rrrn: {} break;
	case eq_u8_rcmn: {} break;
	case eq_u8_rcrn: {} break;
	case eq_u8_crmn: {} break;
	case eq_u8_crrn: {} break;
	case eq_s8_rrmn: {} break;
	case eq_s8_rrrn: {} break;
	case eq_s8_rcmn: {} break;
	case eq_s8_rcrn: {} break;
	case eq_s8_crmn: {} break;
	case eq_s8_crrn: {} break;
	case eq_u16_rrmn: {} break;
	case eq_u16_rrrn: {} break;
	case eq_u16_rcmn: {} break;
	case eq_u16_rcrn: {} break;
	case eq_u16_crmn: {} break;
	case eq_u16_crrn: {} break;
	case eq_s16_rrmn: {} break;
	case eq_s16_rrrn: {} break;
	case eq_s16_rcmn: {} break;
	case eq_s16_rcrn: {} break;
	case eq_s16_crmn: {} break;
	case eq_s16_crrn: {} break;
	case eq_u32_rrmn: {} break;
	case eq_u32_rrrn: {} break;
	case eq_u32_rcmn: {} break;
	case eq_u32_rcrn: {} break;
	case eq_u32_crmn: {} break;
	case eq_u32_crrn: {} break;
	case eq_s32_rrmn: {} break;
	case eq_s32_rrrn: {} break;
	case eq_s32_rcmn: {} break;
	case eq_s32_rcrn: {} break;
	case eq_s32_crmn: {} break;
	case eq_s32_crrn: {} break;
	case eq_u64_rrmn: {} break;
	case eq_u64_rrrn: {} break;
	case eq_u64_rcmn: {} break;
	case eq_u64_rcrn: {} break;
	case eq_u64_crmn: {} break;
	case eq_u64_crrn: {} break;
	case eq_s64_rrmn: {} break;
	case eq_s64_rrrn: {} break;
	case eq_s64_rcmn: {} break;
	case eq_s64_rcrn: {} break;
	case eq_s64_crmn: {} break;
	case eq_s64_crrn: {} break;
	case eq_f32_rrmn: {} break;
	case eq_f32_rrrn: {} break;
	case eq_f32_rcmn: {} break;
	case eq_f32_rcrn: {} break;
	case eq_f32_crmn: {} break;
	case eq_f32_crrn: {} break;
	case eq_f64_rrmn: {} break;
	case eq_f64_rrrn: {} break;
	case eq_f64_rcmn: {} break;
	case eq_f64_rcrn: {} break;
	case eq_f64_crmn: {} break;
	case eq_f64_crrn: {} break;
	case ne_u8_rrmn: {} break;
	case ne_u8_rrrn: {} break;
	case ne_u8_rcmn: {} break;
	case ne_u8_rcrn: {} break;
	case ne_u8_crmn: {} break;
	case ne_u8_crrn: {} break;
	case ne_s8_rrmn: {} break;
	case ne_s8_rrrn: {} break;
	case ne_s8_rcmn: {} break;
	case ne_s8_rcrn: {} break;
	case ne_s8_crmn: {} break;
	case ne_s8_crrn: {} break;
	case ne_u16_rrmn: {} break;
	case ne_u16_rrrn: {} break;
	case ne_u16_rcmn: {} break;
	case ne_u16_rcrn: {} break;
	case ne_u16_crmn: {} break;
	case ne_u16_crrn: {} break;
	case ne_s16_rrmn: {} break;
	case ne_s16_rrrn: {} break;
	case ne_s16_rcmn: {} break;
	case ne_s16_rcrn: {} break;
	case ne_s16_crmn: {} break;
	case ne_s16_crrn: {} break;
	case ne_u32_rrmn: {} break;
	case ne_u32_rrrn: {} break;
	case ne_u32_rcmn: {} break;
	case ne_u32_rcrn: {} break;
	case ne_u32_crmn: {} break;
	case ne_u32_crrn: {} break;
	case ne_s32_rrmn: {} break;
	case ne_s32_rrrn: {} break;
	case ne_s32_rcmn: {} break;
	case ne_s32_rcrn: {} break;
	case ne_s32_crmn: {} break;
	case ne_s32_crrn: {} break;
	case ne_u64_rrmn: {} break;
	case ne_u64_rrrn: {} break;
	case ne_u64_rcmn: {} break;
	case ne_u64_rcrn: {} break;
	case ne_u64_crmn: {} break;
	case ne_u64_crrn: {} break;
	case ne_s64_rrmn: {} break;
	case ne_s64_rrrn: {} break;
	case ne_s64_rcmn: {} break;
	case ne_s64_rcrn: {} break;
	case ne_s64_crmn: {} break;
	case ne_s64_crrn: {} break;
	case ne_f32_rrmn: {} break;
	case ne_f32_rrrn: {} break;
	case ne_f32_rcmn: {} break;
	case ne_f32_rcrn: {} break;
	case ne_f32_crmn: {} break;
	case ne_f32_crrn: {} break;
	case ne_f64_rrmn: {} break;
	case ne_f64_rrrn: {} break;
	case ne_f64_rcmn: {} break;
	case ne_f64_rcrn: {} break;
	case ne_f64_crmn: {} break;
	case ne_f64_crrn: {} break;
	case alloc_u8_nnmn: {} break;
	case zero_u8_nnmn: {} break;
	case inc_u8_nnmn: {} break;
	case dec_u8_nnmn: {} break;
	case not_u8_nnmn: {} break;
	case alloc_u8_nnrn: {} break;
	case zero_u8_nnrn: {} break;
	case inc_u8_nnrn: {} break;
	case dec_u8_nnrn: {} break;
	case not_u8_nnrn: {} break;
	case alloc_s8_nnmn: {} break;
	case zero_s8_nnmn: {} break;
	case inc_s8_nnmn: {} break;
	case dec_s8_nnmn: {} break;
	case not_s8_nnmn: {} break;
	case alloc_s8_nnrn: {} break;
	case zero_s8_nnrn: {} break;
	case inc_s8_nnrn: {} break;
	case dec_s8_nnrn: {} break;
	case not_s8_nnrn: {} break;
	case alloc_u16_nnmn: {} break;
	case zero_u16_nnmn: {} break;
	case inc_u16_nnmn: {} break;
	case dec_u16_nnmn: {} break;
	case not_u16_nnmn: {} break;
	case alloc_u16_nnrn: {} break;
	case zero_u16_nnrn: {} break;
	case inc_u16_nnrn: {} break;
	case dec_u16_nnrn: {} break;
	case not_u16_nnrn: {} break;
	case alloc_s16_nnmn: {} break;
	case zero_s16_nnmn: {} break;
	case inc_s16_nnmn: {} break;
	case dec_s16_nnmn: {} break;
	case not_s16_nnmn: {} break;
	case alloc_s16_nnrn: {} break;
	case zero_s16_nnrn: {} break;
	case inc_s16_nnrn: {} break;
	case dec_s16_nnrn: {} break;
	case not_s16_nnrn: {} break;
	case alloc_u32_nnmn: {} break;
	case zero_u32_nnmn: {} break;
	case inc_u32_nnmn: {} break;
	case dec_u32_nnmn: {} break;
	case not_u32_nnmn: {} break;
	case alloc_u32_nnrn: {} break;
	case zero_u32_nnrn: {} break;
	case inc_u32_nnrn: {} break;
	case dec_u32_nnrn: {} break;
	case not_u32_nnrn: {} break;
	case alloc_s32_nnmn: {} break;
	case zero_s32_nnmn: {} break;
	case inc_s32_nnmn: {} break;
	case dec_s32_nnmn: {} break;
	case not_s32_nnmn: {} break;
	case alloc_s32_nnrn: {} break;
	case zero_s32_nnrn: {} break;
	case inc_s32_nnrn: {} break;
	case dec_s32_nnrn: {} break;
	case not_s32_nnrn: {} break;
	case alloc_u64_nnmn: {} break;
	case zero_u64_nnmn: {} break;
	case inc_u64_nnmn: {} break;
	case dec_u64_nnmn: {} break;
	case not_u64_nnmn: {} break;
	case alloc_u64_nnrn: {} break;
	case zero_u64_nnrn: {} break;
	case inc_u64_nnrn: {} break;
	case dec_u64_nnrn: {} break;
	case not_u64_nnrn: {} break;
	case alloc_s64_nnmn: {} break;
	case zero_s64_nnmn: {} break;
	case inc_s64_nnmn: {} break;
	case dec_s64_nnmn: {} break;
	case not_s64_nnmn: {} break;
	case alloc_s64_nnrn: {} break;
	case zero_s64_nnrn: {} break;
	case inc_s64_nnrn: {} break;
	case dec_s64_nnrn: {} break;
	case not_s64_nnrn: {} break;
	case alloc_f32_nnmn: {} break;
	case zero_f32_nnmn: {} break;
	case inc_f32_nnmn: {} break;
	case dec_f32_nnmn: {} break;
	case not_f32_nnmn: {} break;
	case alloc_f32_nnrn: {} break;
	case zero_f32_nnrn: {} break;
	case inc_f32_nnrn: {} break;
	case dec_f32_nnrn: {} break;
	case not_f32_nnrn: {} break;
	case alloc_f64_nnmn: {} break;
	case zero_f64_nnmn: {} break;
	case inc_f64_nnmn: {} break;
	case dec_f64_nnmn: {} break;
	case not_f64_nnmn: {} break;
	case alloc_f64_nnrn: {} break;
	case zero_f64_nnrn: {} break;
	case inc_f64_nnrn: {} break;
	case dec_f64_nnrn: {} break;
	case not_f64_nnrn: {} break;
	case br_u8_mnnn: {} break;
	case brz_u8_mmnn: {} break;
	case brn_u8_mmnn: {} break;
	case brz_u8_mrnn: {} break;
	case brn_u8_mrnn: {} break;
	case br_u8_rnnn: {} break;
	case brz_u8_rmnn: {} break;
	case brn_u8_rmnn: {} break;
	case brz_u8_rrnn: {} break;
	case brn_u8_rrnn: {} break;
	case br_u8_cnnn: {} break;
	case brz_u8_cmnn: {} break;
	case brn_u8_cmnn: {} break;
	case brz_u8_crnn: {} break;
	case brn_u8_crnn: {} break;
	case br_s8_mnnn: {} break;
	case brz_s8_mmnn: {} break;
	case brn_s8_mmnn: {} break;
	case brz_s8_mrnn: {} break;
	case brn_s8_mrnn: {} break;
	case br_s8_rnnn: {} break;
	case brz_s8_rmnn: {} break;
	case brn_s8_rmnn: {} break;
	case brz_s8_rrnn: {} break;
	case brn_s8_rrnn: {} break;
	case br_s8_cnnn: {} break;
	case brz_s8_cmnn: {} break;
	case brn_s8_cmnn: {} break;
	case brz_s8_crnn: {} break;
	case brn_s8_crnn: {} break;
	case br_u16_mnnn: {} break;
	case brz_u16_mmnn: {} break;
	case brn_u16_mmnn: {} break;
	case brz_u16_mrnn: {} break;
	case brn_u16_mrnn: {} break;
	case br_u16_rnnn: {} break;
	case brz_u16_rmnn: {} break;
	case brn_u16_rmnn: {} break;
	case brz_u16_rrnn: {} break;
	case brn_u16_rrnn: {} break;
	case br_u16_cnnn: {} break;
	case brz_u16_cmnn: {} break;
	case brn_u16_cmnn: {} break;
	case brz_u16_crnn: {} break;
	case brn_u16_crnn: {} break;
	case br_s16_mnnn: {} break;
	case brz_s16_mmnn: {} break;
	case brn_s16_mmnn: {} break;
	case brz_s16_mrnn: {} break;
	case brn_s16_mrnn: {} break;
	case br_s16_rnnn: {} break;
	case brz_s16_rmnn: {} break;
	case brn_s16_rmnn: {} break;
	case brz_s16_rrnn: {} break;
	case brn_s16_rrnn: {} break;
	case br_s16_cnnn: {} break;
	case brz_s16_cmnn: {} break;
	case brn_s16_cmnn: {} break;
	case brz_s16_crnn: {} break;
	case brn_s16_crnn: {} break;
	case br_u32_mnnn: {} break;
	case brz_u32_mmnn: {} break;
	case brn_u32_mmnn: {} break;
	case brz_u32_mrnn: {} break;
	case brn_u32_mrnn: {} break;
	case br_u32_rnnn: {} break;
	case brz_u32_rmnn: {} break;
	case brn_u32_rmnn: {} break;
	case brz_u32_rrnn: {} break;
	case brn_u32_rrnn: {} break;
	case br_u32_cnnn: {} break;
	case brz_u32_cmnn: {} break;
	case brn_u32_cmnn: {} break;
	case brz_u32_crnn: {} break;
	case brn_u32_crnn: {} break;
	case br_s32_mnnn: {} break;
	case brz_s32_mmnn: {} break;
	case brn_s32_mmnn: {} break;
	case brz_s32_mrnn: {} break;
	case brn_s32_mrnn: {} break;
	case br_s32_rnnn: {} break;
	case brz_s32_rmnn: {} break;
	case brn_s32_rmnn: {} break;
	case brz_s32_rrnn: {} break;
	case brn_s32_rrnn: {} break;
	case br_s32_cnnn: {} break;
	case brz_s32_cmnn: {} break;
	case brn_s32_cmnn: {} break;
	case brz_s32_crnn: {} break;
	case brn_s32_crnn: {} break;
	case br_u64_mnnn: {} break;
	case brz_u64_mmnn: {} break;
	case brn_u64_mmnn: {} break;
	case brz_u64_mrnn: {} break;
	case brn_u64_mrnn: {} break;
	case br_u64_rnnn: {} break;
	case brz_u64_rmnn: {} break;
	case brn_u64_rmnn: {} break;
	case brz_u64_rrnn: {} break;
	case brn_u64_rrnn: {} break;
	case br_u64_cnnn: {} break;
	case brz_u64_cmnn: {} break;
	case brn_u64_cmnn: {} break;
	case brz_u64_crnn: {} break;
	case brn_u64_crnn: {} break;
	case br_s64_mnnn: {} break;
	case brz_s64_mmnn: {} break;
	case brn_s64_mmnn: {} break;
	case brz_s64_mrnn: {} break;
	case brn_s64_mrnn: {} break;
	case br_s64_rnnn: {} break;
	case brz_s64_rmnn: {} break;
	case brn_s64_rmnn: {} break;
	case brz_s64_rrnn: {} break;
	case brn_s64_rrnn: {} break;
	case br_s64_cnnn: {} break;
	case brz_s64_cmnn: {} break;
	case brn_s64_cmnn: {} break;
	case brz_s64_crnn: {} break;
	case brn_s64_crnn: {} break;
	}
}
}
