# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/flip_flop_reg_sync.vhd" \
"../../../../project_1.srcs/sources_1/new/lock.vhd" \
"../../../../project_1.srcs/sources_1/new/locktop_sync.vhd" \
"../../../../project_1.srcs/sources_1/new/sev_seg.vhd" \
"../../../../project_1.srcs/sim_1/new/test_locktop_sync.vhd" \

# Do not sort compile order
nosort
