{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 14 14:41:05 2017 " "Info: Processing started: Tue Nov 14 14:41:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test -c test --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test -c test --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Offset\[0\] " "Info: Assuming node \"Offset\[0\]\" is an undefined clock" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 648 616 784 664 "Offset\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Offset\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Offset\[2\] " "Info: Assuming node \"Offset\[2\]\" is an undefined clock" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 648 616 784 664 "Offset\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Offset\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Offset\[1\] " "Info: Assuming node \"Offset\[1\]\" is an undefined clock" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 648 616 784 664 "Offset\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Offset\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "write_tag_clk " "Info: Assuming node \"write_tag_clk\" is an undefined clock" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1000 624 792 1016 "write_tag_clk" "" } { 2272 3832 3903 2288 "write_tag_clk" "" } { 368 3832 3903 384 "write_tag_clk" "" } { 640 3832 3903 656 "write_tag_clk" "" } { 912 3832 3903 928 "write_tag_clk" "" } { 1184 3832 3903 1200 "write_tag_clk" "" } { 1456 3832 3903 1472 "write_tag_clk" "" } { 1728 3832 3903 1744 "write_tag_clk" "" } { 2000 3832 3903 2016 "write_tag_clk" "" } { 472 4543 4560 537 "write_tag_clk" "" } { 2376 4544 4560 2442 "write_tag_clk" "" } { 2104 4543 4560 2169 "write_tag_clk" "" } { 1832 4543 4560 1897 "write_tag_clk" "" } { 1560 4543 4560 1625 "write_tag_clk" "" } { 1288 4543 4560 1353 "write_tag_clk" "" } { 1016 4543 4560 1081 "write_tag_clk" "" } { 744 4543 4560 809 "write_tag_clk" "" } { 632 5272 5343 648 "write_tag_clk" "" } { 904 5272 5343 920 "write_tag_clk" "" } { 1176 5272 5343 1192 "write_tag_clk" "" } { 1448 5272 5343 1464 "write_tag_clk" "" } { 1720 5272 5343 1736 "write_tag_clk" "" } { 1992 5272 5343 2008 "write_tag_clk" "" } { 2264 5272 5343 2280 "write_tag_clk" "" } { 360 5264 5335 376 "write_tag_clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "write_tag_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Set\[1\] " "Info: Assuming node \"Set\[1\]\" is an undefined clock" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 824 616 784 840 "Set\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Set\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Set\[0\] " "Info: Assuming node \"Set\[0\]\" is an undefined clock" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 824 616 784 840 "Set\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Set\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Set\[2\] " "Info: Assuming node \"Set\[2\]\" is an undefined clock" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 824 616 784 840 "Set\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Set\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "change_flag_clk " "Info: Assuming node \"change_flag_clk\" is an undefined clock" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1096 624 792 1112 "change_flag_clk" "" } { 344 4272 4360 360 "change_flag_clk" "" } { 616 4272 4360 632 "change_flag_clk" "" } { 888 4272 4360 904 "change_flag_clk" "" } { 1160 4272 4360 1176 "change_flag_clk" "" } { 1432 4272 4360 1448 "change_flag_clk" "" } { 1704 4272 4360 1720 "change_flag_clk" "" } { 1976 4272 4360 1992 "change_flag_clk" "" } { 2248 4272 4360 2264 "change_flag_clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "change_flag_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "write_clk " "Info: Assuming node \"write_clk\" is an undefined clock" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1048 624 792 1064 "write_clk" "" } { 1224 1072 1122 1240 "write_clk" "" } { 1224 1280 1330 1240 "write_clk" "" } { 1224 1488 1538 1240 "write_clk" "" } { 1224 1696 1746 1240 "write_clk" "" } { 1224 1904 1954 1240 "write_clk" "" } { 1224 2112 2162 1240 "write_clk" "" } { 1224 2320 2370 1240 "write_clk" "" } { 1224 2528 2578 1240 "write_clk" "" } { 1496 2528 2578 1512 "write_clk" "" } { 1496 2320 2372 1512 "write_clk" "" } { 1496 2112 2164 1512 "write_clk" "" } { 1496 1904 1956 1512 "write_clk" "" } { 1496 1696 1748 1512 "write_clk" "" } { 1496 1488 1540 1512 "write_clk" "" } { 1496 1280 1332 1512 "write_clk" "" } { 1496 1072 1124 1512 "write_clk" "" } { 1768 1072 1124 1784 "write_clk" "" } { 1768 1280 1332 1784 "write_clk" "" } { 1768 1488 1540 1784 "write_clk" "" } { 1768 1696 1748 1784 "write_clk" "" } { 1768 1904 1956 1784 "write_clk" "" } { 1768 2112 2164 1784 "write_clk" "" } { 1768 2320 2372 1784 "write_clk" "" } { 1768 2528 2580 1784 "write_clk" "" } { 2040 1072 1124 2056 "write_clk" "" } { 2040 1280 1332 2056 "write_clk" "" } { 2040 1488 1540 2056 "write_clk" "" } { 2040 1696 1748 2056 "write_clk" "" } { 2040 1904 1956 2056 "write_clk" "" } { 2040 2112 2164 2056 "write_clk" "" } { 2040 2320 2372 2056 "write_clk" "" } { 2040 2528 2580 2056 "write_clk" "" } { 2312 2528 2580 2328 "write_clk" "" } { 2312 2320 2372 2328 "write_clk" "" } { 2312 2112 2164 2328 "write_clk" "" } { 2312 1904 1956 2328 "write_clk" "" } { 2312 1696 1748 2328 "write_clk" "" } { 2312 1488 1540 2328 "write_clk" "" } { 2312 1280 1332 2328 "write_clk" "" } { 2312 1072 1124 2328 "write_clk" "" } { 2584 1072 1124 2600 "write_clk" "" } { 2584 1280 1332 2600 "write_clk" "" } { 2584 1488 1540 2600 "write_clk" "" } { 2584 1696 1748 2600 "write_clk" "" } { 2584 1904 1956 2600 "write_clk" "" } { 2584 2112 2164 2600 "write_clk" "" } { 2584 2320 2372 2600 "write_clk" "" } { 2584 2528 2580 2600 "write_clk" "" } { 680 1488 1540 696 "write_clk" "" } { 680 1696 1748 696 "write_clk" "" } { 680 1904 1956 696 "write_clk" "" } { 680 2112 2164 696 "write_clk" "" } { 680 2320 2372 696 "write_clk" "" } { 680 2528 2580 696 "write_clk" "" } { 968 1056 1112 984 "write_clk" "" } { 680 1072 1124 696 "write_clk" "" } { 680 1280 1332 696 "write_clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "write_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "102 " "Warning: Found 102 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst225 " "Info: Detected gated clock \"inst225\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1472 1744 1808 1520 "inst225" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst225" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst217 " "Info: Detected gated clock \"inst217\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1200 1744 1808 1248 "inst217" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst217" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst224 " "Info: Detected gated clock \"inst224\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1472 1536 1600 1520 "inst224" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst224" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst215 " "Info: Detected gated clock \"inst215\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1200 1328 1392 1248 "inst215" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst215" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst214 " "Info: Detected gated clock \"inst214\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1200 1120 1184 1248 "inst214" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst214" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst216 " "Info: Detected gated clock \"inst216\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1200 1536 1600 1248 "inst216" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst216" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst226 " "Info: Detected gated clock \"inst226\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1472 1952 2016 1520 "inst226" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst226" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst218 " "Info: Detected gated clock \"inst218\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1200 1952 2016 1248 "inst218" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst218" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst234 " "Info: Detected gated clock \"inst234\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1744 1952 2016 1792 "inst234" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst234" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst221 " "Info: Detected gated clock \"inst221\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1200 2576 2640 1248 "inst221" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst221" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst220 " "Info: Detected gated clock \"inst220\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1200 2368 2432 1248 "inst220" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst220" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst228 " "Info: Detected gated clock \"inst228\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1472 2368 2432 1520 "inst228" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst228" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst223 " "Info: Detected gated clock \"inst223\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1472 1328 1392 1520 "inst223" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst223" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst222 " "Info: Detected gated clock \"inst222\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1472 1120 1184 1520 "inst222" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst222" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst229 " "Info: Detected gated clock \"inst229\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1472 2576 2640 1520 "inst229" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst229" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst231 " "Info: Detected gated clock \"inst231\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1744 1328 1392 1792 "inst231" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst231" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst230 " "Info: Detected gated clock \"inst230\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1744 1120 1184 1792 "inst230" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst230" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst232 " "Info: Detected gated clock \"inst232\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1744 1536 1600 1792 "inst232" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst232" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst201 " "Info: Detected gated clock \"inst201\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 928 1744 1808 976 "inst201" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst201" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst209 " "Info: Detected gated clock \"inst209\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 656 1744 1808 704 "inst209" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst209" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst200 " "Info: Detected gated clock \"inst200\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 928 1536 1600 976 "inst200" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst200" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst207 " "Info: Detected gated clock \"inst207\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 656 1328 1392 704 "inst207" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst207" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst206 " "Info: Detected gated clock \"inst206\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 656 1120 1184 704 "inst206" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst206" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst208 " "Info: Detected gated clock \"inst208\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 656 1536 1600 704 "inst208" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst208" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst211 " "Info: Detected gated clock \"inst211\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 656 2160 2224 704 "inst211" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst211" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst210 " "Info: Detected gated clock \"inst210\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 656 1952 2016 704 "inst210" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst210" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst212 " "Info: Detected gated clock \"inst212\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 656 2368 2432 704 "inst212" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst212" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst205 " "Info: Detected gated clock \"inst205\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 928 2576 2640 976 "inst205" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst205" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst213 " "Info: Detected gated clock \"inst213\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 656 2576 2640 704 "inst213" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst213" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst204 " "Info: Detected gated clock \"inst204\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 928 2368 2432 976 "inst204" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst204" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst199 " "Info: Detected gated clock \"inst199\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 928 1328 1392 976 "inst199" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst199" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst198 " "Info: Detected gated clock \"inst198\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 928 1120 1184 976 "inst198" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst198" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst202 " "Info: Detected gated clock \"inst202\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 928 1952 2016 976 "inst202" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst202" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst219 " "Info: Detected gated clock \"inst219\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1200 2160 2224 1248 "inst219" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst219" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst203 " "Info: Detected gated clock \"inst203\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 928 2160 2224 976 "inst203" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst203" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst227 " "Info: Detected gated clock \"inst227\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1472 2160 2224 1520 "inst227" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst227" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst243 " "Info: Detected gated clock \"inst243\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 2016 2160 2224 2064 "inst243" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst243" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst235 " "Info: Detected gated clock \"inst235\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1744 2160 2224 1792 "inst235" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst235" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst242 " "Info: Detected gated clock \"inst242\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 2016 1952 2016 2064 "inst242" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst242" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst241 " "Info: Detected gated clock \"inst241\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 2016 1744 1808 2064 "inst241" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst241" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst233 " "Info: Detected gated clock \"inst233\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1744 1744 1808 1792 "inst233" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst233" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst240 " "Info: Detected gated clock \"inst240\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 2016 1536 1600 2064 "inst240" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst240" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst237 " "Info: Detected gated clock \"inst237\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1744 2576 2640 1792 "inst237" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst237" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst236 " "Info: Detected gated clock \"inst236\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1744 2368 2432 1792 "inst236" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst236" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst244 " "Info: Detected gated clock \"inst244\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 2016 2368 2432 2064 "inst244" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst244" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst239 " "Info: Detected gated clock \"inst239\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 2016 1328 1392 2064 "inst239" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst239" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst238 " "Info: Detected gated clock \"inst238\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 2016 1120 1184 2064 "inst238" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst238" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst245 " "Info: Detected gated clock \"inst245\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 2016 2576 2640 2064 "inst245" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst245" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst247 " "Info: Detected gated clock \"inst247\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 2288 1328 1392 2336 "inst247" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst247" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst246 " "Info: Detected gated clock \"inst246\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 2288 1120 1184 2336 "inst246" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst246" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst248 " "Info: Detected gated clock \"inst248\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 2288 1536 1600 2336 "inst248" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst248" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst257 " "Info: Detected gated clock \"inst257\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 2560 1744 1808 2608 "inst257" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst257" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode41w\[3\]~0 " "Info: Detected gated clock \"lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode41w\[3\]~0\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "D:/Test/db/decode_u7f.tdf" 34 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode41w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst249 " "Info: Detected gated clock \"inst249\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 2288 1744 1808 2336 "inst249" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst249" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]~0 " "Info: Detected gated clock \"lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]~0\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "D:/Test/db/decode_u7f.tdf" 33 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst256 " "Info: Detected gated clock \"inst256\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 2560 1536 1600 2608 "inst256" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst256" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst261 " "Info: Detected gated clock \"inst261\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 2560 2576 2640 2608 "inst261" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst261" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst253 " "Info: Detected gated clock \"inst253\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 2288 2576 2640 2336 "inst253" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst253" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst260 " "Info: Detected gated clock \"inst260\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 2560 2368 2432 2608 "inst260" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst260" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst251 " "Info: Detected gated clock \"inst251\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 2288 2160 2224 2336 "inst251" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst251" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst250 " "Info: Detected gated clock \"inst250\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 2288 1952 2016 2336 "inst250" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst250" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode74w\[3\]~0 " "Info: Detected gated clock \"lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode74w\[3\]~0\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "D:/Test/db/decode_u7f.tdf" 37 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode74w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst252 " "Info: Detected gated clock \"inst252\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 2288 2368 2432 2336 "inst252" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst252" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\]~0 " "Info: Detected gated clock \"lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\]~0\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "D:/Test/db/decode_u7f.tdf" 31 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst255 " "Info: Detected gated clock \"inst255\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 2560 1328 1392 2608 "inst255" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst255" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\] " "Info: Detected gated clock \"lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\]\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "D:/Test/db/decode_u7f.tdf" 32 11 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst254 " "Info: Detected gated clock \"inst254\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 2560 1120 1184 2608 "inst254" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst254" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode52w\[3\]~0 " "Info: Detected gated clock \"lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode52w\[3\]~0\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "D:/Test/db/decode_u7f.tdf" 35 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode52w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst258 " "Info: Detected gated clock \"inst258\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 2560 1952 2016 2608 "inst258" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst258" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode63w\[3\]~0 " "Info: Detected gated clock \"lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode63w\[3\]~0\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "D:/Test/db/decode_u7f.tdf" 36 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode63w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst259 " "Info: Detected gated clock \"inst259\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 2560 2160 2224 2608 "inst259" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst259" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst301 " "Info: Detected gated clock \"inst301\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1688 4328 4392 1736 "inst301" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst301" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst303 " "Info: Detected gated clock \"inst303\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 2232 4328 4392 2280 "inst303" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst303" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst302 " "Info: Detected gated clock \"inst302\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1960 4328 4392 2008 "inst302" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst302" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst298 " "Info: Detected gated clock \"inst298\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 872 4328 4392 920 "inst298" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst298" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst296 " "Info: Detected gated clock \"inst296\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 328 4328 4392 376 "inst296" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst296" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst297 " "Info: Detected gated clock \"inst297\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 600 4328 4392 648 "inst297" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst297" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst299 " "Info: Detected gated clock \"inst299\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1144 4328 4392 1192 "inst299" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst299" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst300 " "Info: Detected gated clock \"inst300\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1416 4328 4392 1464 "inst300" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst300" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst327 " "Info: Detected gated clock \"inst327\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1696 5344 5408 1744 "inst327" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst327" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst329 " "Info: Detected gated clock \"inst329\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 2240 5344 5408 2288 "inst329" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst329" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst328 " "Info: Detected gated clock \"inst328\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1968 5344 5408 2016 "inst328" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst328" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst324 " "Info: Detected gated clock \"inst324\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 880 5344 5408 928 "inst324" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst324" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst322 " "Info: Detected gated clock \"inst322\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 336 5336 5400 384 "inst322" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst322" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst323 " "Info: Detected gated clock \"inst323\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 608 5344 5408 656 "inst323" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst323" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst325 " "Info: Detected gated clock \"inst325\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1152 5344 5408 1200 "inst325" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst325" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst326 " "Info: Detected gated clock \"inst326\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1424 5344 5408 1472 "inst326" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst326" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode52w\[3\]~0 " "Info: Detected gated clock \"lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode52w\[3\]~0\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "D:/Test/db/decode_u7f.tdf" 35 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode52w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst283 " "Info: Detected gated clock \"inst283\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1432 3904 3968 1480 "inst283" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst283" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode41w\[3\]~0 " "Info: Detected gated clock \"lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode41w\[3\]~0\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "D:/Test/db/decode_u7f.tdf" 34 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode41w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst282 " "Info: Detected gated clock \"inst282\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1160 3904 3968 1208 "inst282" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst282" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode63w\[3\]~0 " "Info: Detected gated clock \"lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode63w\[3\]~0\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "D:/Test/db/decode_u7f.tdf" 36 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode63w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst284 " "Info: Detected gated clock \"inst284\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1704 3904 3968 1752 "inst284" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst284" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]~0 " "Info: Detected gated clock \"lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]~0\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "D:/Test/db/decode_u7f.tdf" 33 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst281 " "Info: Detected gated clock \"inst281\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 888 3904 3968 936 "inst281" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst281" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst279 " "Info: Detected gated clock \"inst279\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 344 3904 3968 392 "inst279" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst279" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst280 " "Info: Detected gated clock \"inst280\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 616 3904 3968 664 "inst280" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst280" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode85w\[3\]~0 " "Info: Detected gated clock \"lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode85w\[3\]~0\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "D:/Test/db/decode_u7f.tdf" 38 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode85w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst286 " "Info: Detected gated clock \"inst286\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 2248 3904 3968 2296 "inst286" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst286" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode85w\[3\]~0 " "Info: Detected gated clock \"lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode85w\[3\]~0\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "D:/Test/db/decode_u7f.tdf" 38 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode85w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode74w\[3\]~0 " "Info: Detected gated clock \"lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode74w\[3\]~0\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "D:/Test/db/decode_u7f.tdf" 37 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode74w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst285 " "Info: Detected gated clock \"inst285\" as buffer" {  } { { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1976 3904 3968 2024 "inst285" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst285" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Offset\[0\] " "Info: No valid register-to-register data paths exist for clock \"Offset\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Offset\[2\] " "Info: No valid register-to-register data paths exist for clock \"Offset\[2\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Offset\[1\] " "Info: No valid register-to-register data paths exist for clock \"Offset\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "write_tag_clk " "Info: No valid register-to-register data paths exist for clock \"write_tag_clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Set\[1\] " "Info: No valid register-to-register data paths exist for clock \"Set\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Set\[0\] " "Info: No valid register-to-register data paths exist for clock \"Set\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Set\[2\] " "Info: No valid register-to-register data paths exist for clock \"Set\[2\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "change_flag_clk " "Info: No valid register-to-register data paths exist for clock \"change_flag_clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "write_clk " "Info: No valid register-to-register data paths exist for clock \"write_clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff0:inst58\|lpm_ff:lpm_ff_component\|dffs\[0\] word\[0\] write_clk 4.184 ns register " "Info: tsu for register \"lpm_dff0:inst58\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (data pin = \"word\[0\]\", clock pin = \"write_clk\") is 4.184 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.011 ns + Longest pin register " "Info: + Longest pin to register delay is 7.011 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns word\[0\] 1 PIN PIN_AA9 64 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AA9; Fanout = 64; PIN Node = 'word\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word[0] } "NODE_NAME" } } { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 592 1024 1192 608 "word\[3..0\]" "" } { 584 1192 1240 600 "word\[3..0\]" "" } { 584 1400 1448 600 "word\[3..0\]" "" } { 584 1608 1656 600 "word\[3..0\]" "" } { 584 1816 1864 600 "word\[3..0\]" "" } { 584 2024 2072 600 "word\[3..0\]" "" } { 584 2232 2280 600 "word\[3..0\]" "" } { 584 2440 2488 600 "word\[3..0\]" "" } { 584 2648 2696 600 "word\[3..0\]" "" } { 856 1192 1240 872 "word\[3..0\]" "" } { 856 1400 1448 872 "word\[3..0\]" "" } { 856 1608 1656 872 "word\[3..0\]" "" } { 856 1816 1864 872 "word\[3..0\]" "" } { 856 2024 2072 872 "word\[3..0\]" "" } { 856 2232 2280 872 "word\[3..0\]" "" } { 856 2440 2488 872 "word\[3..0\]" "" } { 856 2648 2696 872 "word\[3..0\]" "" } { 1128 1192 1240 1144 "word\[3..0\]" "" } { 1128 1400 1448 1144 "word\[3..0\]" "" } { 1128 1608 1656 1144 "word\[3..0\]" "" } { 1128 1816 1864 1144 "word\[3..0\]" "" } { 1128 2024 2072 1144 "word\[3..0\]" "" } { 1128 2232 2280 1144 "word\[3..0\]" "" } { 1128 2440 2488 1144 "word\[3..0\]" "" } { 1128 2648 2696 1144 "word\[3..0\]" "" } { 1400 1192 1240 1416 "word\[3..0\]" "" } { 1400 1400 1448 1416 "word\[3..0\]" "" } { 1400 1608 1656 1416 "word\[3..0\]" "" } { 1400 1816 1864 1416 "word\[3..0\]" "" } { 1400 2024 2072 1416 "word\[3..0\]" "" } { 1400 2232 2280 1416 "word\[3..0\]" "" } { 1400 2440 2488 1416 "word\[3..0\]" "" } { 1400 2648 2696 1416 "word\[3..0\]" "" } { 1672 1192 1240 1688 "word\[3..0\]" "" } { 1672 1400 1448 1688 "word\[3..0\]" "" } { 1672 1608 1656 1688 "word\[3..0\]" "" } { 1672 1816 1864 1688 "word\[3..0\]" "" } { 1672 2024 2072 1688 "word\[3..0\]" "" } { 1672 2232 2280 1688 "word\[3..0\]" "" } { 1672 2440 2488 1688 "word\[3..0\]" "" } { 1672 2648 2696 1688 "word\[3..0\]" "" } { 1944 1192 1240 1960 "word\[3..0\]" "" } { 1944 1400 1448 1960 "word\[3..0\]" "" } { 1944 1608 1656 1960 "word\[3..0\]" "" } { 1944 1816 1864 1960 "word\[3..0\]" "" } { 1944 2024 2072 1960 "word\[3..0\]" "" } { 1944 2232 2280 1960 "word\[3..0\]" "" } { 1944 2440 2488 1960 "word\[3..0\]" "" } { 1944 2648 2696 1960 "word\[3..0\]" "" } { 2216 1192 1240 2232 "word\[3..0\]" "" } { 2216 1400 1448 2232 "word\[3..0\]" "" } { 2216 1608 1656 2232 "word\[3..0\]" "" } { 2216 1816 1864 2232 "word\[3..0\]" "" } { 2216 2024 2072 2232 "word\[3..0\]" "" } { 2216 2232 2280 2232 "word\[3..0\]" "" } { 2216 2440 2488 2232 "word\[3..0\]" "" } { 2216 2648 2696 2232 "word\[3..0\]" "" } { 2488 1192 1240 2504 "word\[3..0\]" "" } { 2488 1400 1448 2504 "word\[3..0\]" "" } { 2488 1608 1656 2504 "word\[3..0\]" "" } { 2488 1816 1864 2504 "word\[3..0\]" "" } { 2488 2024 2072 2504 "word\[3..0\]" "" } { 2488 2232 2280 2504 "word\[3..0\]" "" } { 2488 2440 2488 2504 "word\[3..0\]" "" } { 2488 2648 2696 2504 "word\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.930 ns) + CELL(0.309 ns) 7.011 ns lpm_dff0:inst58\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LCFF_X27_Y10_N15 1 " "Info: 2: + IC(5.930 ns) + CELL(0.309 ns) = 7.011 ns; Loc. = LCFF_X27_Y10_N15; Fanout = 1; REG Node = 'lpm_dff0:inst58\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.239 ns" { word[0] lpm_dff0:inst58|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.081 ns ( 15.42 % ) " "Info: Total cell delay = 1.081 ns ( 15.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.930 ns ( 84.58 % ) " "Info: Total interconnect delay = 5.930 ns ( 84.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.011 ns" { word[0] lpm_dff0:inst58|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.011 ns" { word[0] {} word[0]~combout {} lpm_dff0:inst58|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 5.930ns } { 0.000ns 0.772ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "write_clk destination 2.917 ns - Shortest register " "Info: - Shortest clock path from clock \"write_clk\" to destination register is 2.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns write_clk 1 CLK PIN_N3 64 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N3; Fanout = 64; CLK Node = 'write_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { write_clk } "NODE_NAME" } } { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1048 624 792 1064 "write_clk" "" } { 1224 1072 1122 1240 "write_clk" "" } { 1224 1280 1330 1240 "write_clk" "" } { 1224 1488 1538 1240 "write_clk" "" } { 1224 1696 1746 1240 "write_clk" "" } { 1224 1904 1954 1240 "write_clk" "" } { 1224 2112 2162 1240 "write_clk" "" } { 1224 2320 2370 1240 "write_clk" "" } { 1224 2528 2578 1240 "write_clk" "" } { 1496 2528 2578 1512 "write_clk" "" } { 1496 2320 2372 1512 "write_clk" "" } { 1496 2112 2164 1512 "write_clk" "" } { 1496 1904 1956 1512 "write_clk" "" } { 1496 1696 1748 1512 "write_clk" "" } { 1496 1488 1540 1512 "write_clk" "" } { 1496 1280 1332 1512 "write_clk" "" } { 1496 1072 1124 1512 "write_clk" "" } { 1768 1072 1124 1784 "write_clk" "" } { 1768 1280 1332 1784 "write_clk" "" } { 1768 1488 1540 1784 "write_clk" "" } { 1768 1696 1748 1784 "write_clk" "" } { 1768 1904 1956 1784 "write_clk" "" } { 1768 2112 2164 1784 "write_clk" "" } { 1768 2320 2372 1784 "write_clk" "" } { 1768 2528 2580 1784 "write_clk" "" } { 2040 1072 1124 2056 "write_clk" "" } { 2040 1280 1332 2056 "write_clk" "" } { 2040 1488 1540 2056 "write_clk" "" } { 2040 1696 1748 2056 "write_clk" "" } { 2040 1904 1956 2056 "write_clk" "" } { 2040 2112 2164 2056 "write_clk" "" } { 2040 2320 2372 2056 "write_clk" "" } { 2040 2528 2580 2056 "write_clk" "" } { 2312 2528 2580 2328 "write_clk" "" } { 2312 2320 2372 2328 "write_clk" "" } { 2312 2112 2164 2328 "write_clk" "" } { 2312 1904 1956 2328 "write_clk" "" } { 2312 1696 1748 2328 "write_clk" "" } { 2312 1488 1540 2328 "write_clk" "" } { 2312 1280 1332 2328 "write_clk" "" } { 2312 1072 1124 2328 "write_clk" "" } { 2584 1072 1124 2600 "write_clk" "" } { 2584 1280 1332 2600 "write_clk" "" } { 2584 1488 1540 2600 "write_clk" "" } { 2584 1696 1748 2600 "write_clk" "" } { 2584 1904 1956 2600 "write_clk" "" } { 2584 2112 2164 2600 "write_clk" "" } { 2584 2320 2372 2600 "write_clk" "" } { 2584 2528 2580 2600 "write_clk" "" } { 680 1488 1540 696 "write_clk" "" } { 680 1696 1748 696 "write_clk" "" } { 680 1904 1956 696 "write_clk" "" } { 680 2112 2164 696 "write_clk" "" } { 680 2320 2372 696 "write_clk" "" } { 680 2528 2580 696 "write_clk" "" } { 968 1056 1112 984 "write_clk" "" } { 680 1072 1124 696 "write_clk" "" } { 680 1280 1332 696 "write_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.081 ns) + CELL(0.053 ns) 1.988 ns inst253 2 COMB LCCOMB_X26_Y10_N14 4 " "Info: 2: + IC(1.081 ns) + CELL(0.053 ns) = 1.988 ns; Loc. = LCCOMB_X26_Y10_N14; Fanout = 4; COMB Node = 'inst253'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.134 ns" { write_clk inst253 } "NODE_NAME" } } { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 2288 2576 2640 2336 "inst253" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.618 ns) 2.917 ns lpm_dff0:inst58\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X27_Y10_N15 1 " "Info: 3: + IC(0.311 ns) + CELL(0.618 ns) = 2.917 ns; Loc. = LCFF_X27_Y10_N15; Fanout = 1; REG Node = 'lpm_dff0:inst58\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { inst253 lpm_dff0:inst58|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.525 ns ( 52.28 % ) " "Info: Total cell delay = 1.525 ns ( 52.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 47.72 % ) " "Info: Total interconnect delay = 1.392 ns ( 47.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.917 ns" { write_clk inst253 lpm_dff0:inst58|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.917 ns" { write_clk {} write_clk~combout {} inst253 {} lpm_dff0:inst58|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.081ns 0.311ns } { 0.000ns 0.854ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.011 ns" { word[0] lpm_dff0:inst58|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.011 ns" { word[0] {} word[0]~combout {} lpm_dff0:inst58|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 5.930ns } { 0.000ns 0.772ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.917 ns" { write_clk inst253 lpm_dff0:inst58|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.917 ns" { write_clk {} write_clk~combout {} inst253 {} lpm_dff0:inst58|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.081ns 0.311ns } { 0.000ns 0.854ns 0.053ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Offset\[2\] read_hit lpm_dff2:inst335\|lpm_ff:lpm_ff_component\|dffs\[0\] 13.076 ns register " "Info: tco from clock \"Offset\[2\]\" to destination pin \"read_hit\" through register \"lpm_dff2:inst335\|lpm_ff:lpm_ff_component\|dffs\[0\]\" is 13.076 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Offset\[2\] source 4.705 ns + Longest register " "Info: + Longest clock path from clock \"Offset\[2\]\" to source register is 4.705 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.762 ns) 0.762 ns Offset\[2\] 1 CLK PIN_C10 53 " "Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_C10; Fanout = 53; CLK Node = 'Offset\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Offset[2] } "NODE_NAME" } } { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 648 616 784 664 "Offset\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.617 ns) + CELL(0.225 ns) 2.604 ns lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode85w\[3\]~0 2 COMB LCCOMB_X26_Y8_N30 32 " "Info: 2: + IC(1.617 ns) + CELL(0.225 ns) = 2.604 ns; Loc. = LCCOMB_X26_Y8_N30; Fanout = 32; COMB Node = 'lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode85w\[3\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.842 ns" { Offset[2] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[3]~0 } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "D:/Test/db/decode_u7f.tdf" 38 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.225 ns) 3.466 ns inst324 3 COMB LCCOMB_X26_Y10_N2 1 " "Info: 3: + IC(0.637 ns) + CELL(0.225 ns) = 3.466 ns; Loc. = LCCOMB_X26_Y10_N2; Fanout = 1; COMB Node = 'inst324'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[3]~0 inst324 } "NODE_NAME" } } { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 880 5344 5408 928 "inst324" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.621 ns) + CELL(0.618 ns) 4.705 ns lpm_dff2:inst335\|lpm_ff:lpm_ff_component\|dffs\[0\] 4 REG LCFF_X25_Y7_N17 1 " "Info: 4: + IC(0.621 ns) + CELL(0.618 ns) = 4.705 ns; Loc. = LCFF_X25_Y7_N17; Fanout = 1; REG Node = 'lpm_dff2:inst335\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { inst324 lpm_dff2:inst335|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.830 ns ( 38.89 % ) " "Info: Total cell delay = 1.830 ns ( 38.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.875 ns ( 61.11 % ) " "Info: Total interconnect delay = 2.875 ns ( 61.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.705 ns" { Offset[2] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[3]~0 inst324 lpm_dff2:inst335|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.705 ns" { Offset[2] {} Offset[2]~combout {} lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[3]~0 {} inst324 {} lpm_dff2:inst335|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.617ns 0.637ns 0.621ns } { 0.000ns 0.762ns 0.225ns 0.225ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.277 ns + Longest register pin " "Info: + Longest register to pin delay is 8.277 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff2:inst335\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X25_Y7_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y7_N17; Fanout = 1; REG Node = 'lpm_dff2:inst335\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff2:inst335|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.272 ns) 0.510 ns lpm_bustri2:inst195\|lpm_bustri:lpm_bustri_component\|dout\[0\]~3 2 COMB LCCOMB_X25_Y7_N18 1 " "Info: 2: + IC(0.238 ns) + CELL(0.272 ns) = 0.510 ns; Loc. = LCCOMB_X25_Y7_N18; Fanout = 1; COMB Node = 'lpm_bustri2:inst195\|lpm_bustri:lpm_bustri_component\|dout\[0\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.510 ns" { lpm_dff2:inst335|lpm_ff:lpm_ff_component|dffs[0] lpm_bustri2:inst195|lpm_bustri:lpm_bustri_component|dout[0]~3 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.357 ns) 1.994 ns lpm_bustri2:inst195\|lpm_bustri:lpm_bustri_component\|dout\[0\]~0 3 COMB LCCOMB_X29_Y13_N18 2 " "Info: 3: + IC(1.127 ns) + CELL(0.357 ns) = 1.994 ns; Loc. = LCCOMB_X29_Y13_N18; Fanout = 2; COMB Node = 'lpm_bustri2:inst195\|lpm_bustri:lpm_bustri_component\|dout\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { lpm_bustri2:inst195|lpm_bustri:lpm_bustri_component|dout[0]~3 lpm_bustri2:inst195|lpm_bustri:lpm_bustri_component|dout[0]~0 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.053 ns) 3.163 ns inst332~0 4 COMB LCCOMB_X26_Y8_N28 2 " "Info: 4: + IC(1.116 ns) + CELL(0.053 ns) = 3.163 ns; Loc. = LCCOMB_X26_Y8_N28; Fanout = 2; COMB Node = 'inst332~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { lpm_bustri2:inst195|lpm_bustri:lpm_bustri_component|dout[0]~0 inst332~0 } "NODE_NAME" } } { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1176 696 760 1224 "inst332" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.272 ns) 4.478 ns inst332~1 5 COMB LCCOMB_X26_Y8_N16 1 " "Info: 5: + IC(1.043 ns) + CELL(0.272 ns) = 4.478 ns; Loc. = LCCOMB_X26_Y8_N16; Fanout = 1; COMB Node = 'inst332~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { inst332~0 inst332~1 } "NODE_NAME" } } { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1176 696 760 1224 "inst332" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.817 ns) + CELL(1.982 ns) 8.277 ns read_hit 6 PIN PIN_A8 0 " "Info: 6: + IC(1.817 ns) + CELL(1.982 ns) = 8.277 ns; Loc. = PIN_A8; Fanout = 0; PIN Node = 'read_hit'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.799 ns" { inst332~1 read_hit } "NODE_NAME" } } { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 1192 816 992 1208 "read_hit" "" } { 1184 760 816 1200 "read_hit" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.936 ns ( 35.47 % ) " "Info: Total cell delay = 2.936 ns ( 35.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.341 ns ( 64.53 % ) " "Info: Total interconnect delay = 5.341 ns ( 64.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.277 ns" { lpm_dff2:inst335|lpm_ff:lpm_ff_component|dffs[0] lpm_bustri2:inst195|lpm_bustri:lpm_bustri_component|dout[0]~3 lpm_bustri2:inst195|lpm_bustri:lpm_bustri_component|dout[0]~0 inst332~0 inst332~1 read_hit } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.277 ns" { lpm_dff2:inst335|lpm_ff:lpm_ff_component|dffs[0] {} lpm_bustri2:inst195|lpm_bustri:lpm_bustri_component|dout[0]~3 {} lpm_bustri2:inst195|lpm_bustri:lpm_bustri_component|dout[0]~0 {} inst332~0 {} inst332~1 {} read_hit {} } { 0.000ns 0.238ns 1.127ns 1.116ns 1.043ns 1.817ns } { 0.000ns 0.272ns 0.357ns 0.053ns 0.272ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.705 ns" { Offset[2] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[3]~0 inst324 lpm_dff2:inst335|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.705 ns" { Offset[2] {} Offset[2]~combout {} lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[3]~0 {} inst324 {} lpm_dff2:inst335|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.617ns 0.637ns 0.621ns } { 0.000ns 0.762ns 0.225ns 0.225ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.277 ns" { lpm_dff2:inst335|lpm_ff:lpm_ff_component|dffs[0] lpm_bustri2:inst195|lpm_bustri:lpm_bustri_component|dout[0]~3 lpm_bustri2:inst195|lpm_bustri:lpm_bustri_component|dout[0]~0 inst332~0 inst332~1 read_hit } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.277 ns" { lpm_dff2:inst335|lpm_ff:lpm_ff_component|dffs[0] {} lpm_bustri2:inst195|lpm_bustri:lpm_bustri_component|dout[0]~3 {} lpm_bustri2:inst195|lpm_bustri:lpm_bustri_component|dout[0]~0 {} inst332~0 {} inst332~1 {} read_hit {} } { 0.000ns 0.238ns 1.127ns 1.116ns 1.043ns 1.817ns } { 0.000ns 0.272ns 0.357ns 0.053ns 0.272ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Offset\[2\] data\[3\] 14.623 ns Longest " "Info: Longest tpd from source pin \"Offset\[2\]\" to destination pin \"data\[3\]\" is 14.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.762 ns) 0.762 ns Offset\[2\] 1 CLK PIN_C10 53 " "Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_C10; Fanout = 53; CLK Node = 'Offset\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Offset[2] } "NODE_NAME" } } { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 648 616 784 664 "Offset\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.887 ns) + CELL(0.378 ns) 7.027 ns lpm_bustri0:inst111\|lpm_bustri:lpm_bustri_component\|dout\[3\]~0 2 COMB LCCOMB_X27_Y7_N8 4 " "Info: 2: + IC(5.887 ns) + CELL(0.378 ns) = 7.027 ns; Loc. = LCCOMB_X27_Y7_N8; Fanout = 4; COMB Node = 'lpm_bustri0:inst111\|lpm_bustri:lpm_bustri_component\|dout\[3\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.265 ns" { Offset[2] lpm_bustri0:inst111|lpm_bustri:lpm_bustri_component|dout[3]~0 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(0.378 ns) 8.534 ns lpm_bustri0:inst67\|lpm_bustri:lpm_bustri_component\|dout\[3\]~22 3 COMB LCCOMB_X25_Y13_N18 1 " "Info: 3: + IC(1.129 ns) + CELL(0.378 ns) = 8.534 ns; Loc. = LCCOMB_X25_Y13_N18; Fanout = 1; COMB Node = 'lpm_bustri0:inst67\|lpm_bustri:lpm_bustri_component\|dout\[3\]~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { lpm_bustri0:inst111|lpm_bustri:lpm_bustri_component|dout[3]~0 lpm_bustri0:inst67|lpm_bustri:lpm_bustri_component|dout[3]~22 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.378 ns) 9.721 ns lpm_bustri0:inst67\|lpm_bustri:lpm_bustri_component\|dout\[3\]~26 4 COMB LCCOMB_X23_Y10_N8 1 " "Info: 4: + IC(0.809 ns) + CELL(0.378 ns) = 9.721 ns; Loc. = LCCOMB_X23_Y10_N8; Fanout = 1; COMB Node = 'lpm_bustri0:inst67\|lpm_bustri:lpm_bustri_component\|dout\[3\]~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { lpm_bustri0:inst67|lpm_bustri:lpm_bustri_component|dout[3]~22 lpm_bustri0:inst67|lpm_bustri:lpm_bustri_component|dout[3]~26 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.357 ns) 10.907 ns lpm_bustri0:inst67\|lpm_bustri:lpm_bustri_component\|dout\[3\]~27 5 COMB LCCOMB_X27_Y14_N24 1 " "Info: 5: + IC(0.829 ns) + CELL(0.357 ns) = 10.907 ns; Loc. = LCCOMB_X27_Y14_N24; Fanout = 1; COMB Node = 'lpm_bustri0:inst67\|lpm_bustri:lpm_bustri_component\|dout\[3\]~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.186 ns" { lpm_bustri0:inst67|lpm_bustri:lpm_bustri_component|dout[3]~26 lpm_bustri0:inst67|lpm_bustri:lpm_bustri_component|dout[3]~27 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.602 ns) + CELL(2.114 ns) 14.623 ns data\[3\] 6 PIN PIN_N8 0 " "Info: 6: + IC(1.602 ns) + CELL(2.114 ns) = 14.623 ns; Loc. = PIN_N8; Fanout = 0; PIN Node = 'data\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.716 ns" { lpm_bustri0:inst67|lpm_bustri:lpm_bustri_component|dout[3]~27 data[3] } "NODE_NAME" } } { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 224 4784 4960 240 "data\[3..0\]" "" } { 216 4760 4822 232 "data\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.367 ns ( 29.86 % ) " "Info: Total cell delay = 4.367 ns ( 29.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.256 ns ( 70.14 % ) " "Info: Total interconnect delay = 10.256 ns ( 70.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.623 ns" { Offset[2] lpm_bustri0:inst111|lpm_bustri:lpm_bustri_component|dout[3]~0 lpm_bustri0:inst67|lpm_bustri:lpm_bustri_component|dout[3]~22 lpm_bustri0:inst67|lpm_bustri:lpm_bustri_component|dout[3]~26 lpm_bustri0:inst67|lpm_bustri:lpm_bustri_component|dout[3]~27 data[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.623 ns" { Offset[2] {} Offset[2]~combout {} lpm_bustri0:inst111|lpm_bustri:lpm_bustri_component|dout[3]~0 {} lpm_bustri0:inst67|lpm_bustri:lpm_bustri_component|dout[3]~22 {} lpm_bustri0:inst67|lpm_bustri:lpm_bustri_component|dout[3]~26 {} lpm_bustri0:inst67|lpm_bustri:lpm_bustri_component|dout[3]~27 {} data[3] {} } { 0.000ns 0.000ns 5.887ns 1.129ns 0.809ns 0.829ns 1.602ns } { 0.000ns 0.762ns 0.378ns 0.378ns 0.378ns 0.357ns 2.114ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\] word\[2\] Offset\[2\] 1.672 ns register " "Info: th for register \"lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\]\" (data pin = \"word\[2\]\", clock pin = \"Offset\[2\]\") is 1.672 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Offset\[2\] destination 6.620 ns + Longest register " "Info: + Longest clock path from clock \"Offset\[2\]\" to destination register is 6.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.762 ns) 0.762 ns Offset\[2\] 1 CLK PIN_C10 53 " "Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_C10; Fanout = 53; CLK Node = 'Offset\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Offset[2] } "NODE_NAME" } } { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 648 616 784 664 "Offset\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.611 ns) + CELL(0.225 ns) 2.598 ns lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]~0 2 COMB LCCOMB_X25_Y9_N18 20 " "Info: 2: + IC(1.611 ns) + CELL(0.225 ns) = 2.598 ns; Loc. = LCCOMB_X25_Y9_N18; Fanout = 20; COMB Node = 'lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { Offset[2] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~0 } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "D:/Test/db/decode_u7f.tdf" 33 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.792 ns) + CELL(0.053 ns) 3.443 ns inst208 3 COMB LCCOMB_X27_Y10_N4 1 " "Info: 3: + IC(0.792 ns) + CELL(0.053 ns) = 3.443 ns; Loc. = LCCOMB_X27_Y10_N4; Fanout = 1; COMB Node = 'inst208'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~0 inst208 } "NODE_NAME" } } { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 656 1536 1600 704 "inst208" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.923 ns) + CELL(0.000 ns) 5.366 ns inst208~clkctrl 4 COMB CLKCTRL_G15 4 " "Info: 4: + IC(1.923 ns) + CELL(0.000 ns) = 5.366 ns; Loc. = CLKCTRL_G15; Fanout = 4; COMB Node = 'inst208~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.923 ns" { inst208 inst208~clkctrl } "NODE_NAME" } } { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 656 1536 1600 704 "inst208" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.618 ns) 6.620 ns lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\] 5 REG LCFF_X30_Y6_N23 1 " "Info: 5: + IC(0.636 ns) + CELL(0.618 ns) = 6.620 ns; Loc. = LCFF_X30_Y6_N23; Fanout = 1; REG Node = 'lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { inst208~clkctrl lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.658 ns ( 25.05 % ) " "Info: Total cell delay = 1.658 ns ( 25.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.962 ns ( 74.95 % ) " "Info: Total interconnect delay = 4.962 ns ( 74.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.620 ns" { Offset[2] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~0 inst208 inst208~clkctrl lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.620 ns" { Offset[2] {} Offset[2]~combout {} lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~0 {} inst208 {} inst208~clkctrl {} lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.611ns 0.792ns 1.923ns 0.636ns } { 0.000ns 0.762ns 0.225ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.097 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.097 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns word\[2\] 1 PIN PIN_P7 64 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_P7; Fanout = 64; PIN Node = 'word\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word[2] } "NODE_NAME" } } { "Cache.bdf" "" { Schematic "D:/Test/Cache.bdf" { { 592 1024 1192 608 "word\[3..0\]" "" } { 584 1192 1240 600 "word\[3..0\]" "" } { 584 1400 1448 600 "word\[3..0\]" "" } { 584 1608 1656 600 "word\[3..0\]" "" } { 584 1816 1864 600 "word\[3..0\]" "" } { 584 2024 2072 600 "word\[3..0\]" "" } { 584 2232 2280 600 "word\[3..0\]" "" } { 584 2440 2488 600 "word\[3..0\]" "" } { 584 2648 2696 600 "word\[3..0\]" "" } { 856 1192 1240 872 "word\[3..0\]" "" } { 856 1400 1448 872 "word\[3..0\]" "" } { 856 1608 1656 872 "word\[3..0\]" "" } { 856 1816 1864 872 "word\[3..0\]" "" } { 856 2024 2072 872 "word\[3..0\]" "" } { 856 2232 2280 872 "word\[3..0\]" "" } { 856 2440 2488 872 "word\[3..0\]" "" } { 856 2648 2696 872 "word\[3..0\]" "" } { 1128 1192 1240 1144 "word\[3..0\]" "" } { 1128 1400 1448 1144 "word\[3..0\]" "" } { 1128 1608 1656 1144 "word\[3..0\]" "" } { 1128 1816 1864 1144 "word\[3..0\]" "" } { 1128 2024 2072 1144 "word\[3..0\]" "" } { 1128 2232 2280 1144 "word\[3..0\]" "" } { 1128 2440 2488 1144 "word\[3..0\]" "" } { 1128 2648 2696 1144 "word\[3..0\]" "" } { 1400 1192 1240 1416 "word\[3..0\]" "" } { 1400 1400 1448 1416 "word\[3..0\]" "" } { 1400 1608 1656 1416 "word\[3..0\]" "" } { 1400 1816 1864 1416 "word\[3..0\]" "" } { 1400 2024 2072 1416 "word\[3..0\]" "" } { 1400 2232 2280 1416 "word\[3..0\]" "" } { 1400 2440 2488 1416 "word\[3..0\]" "" } { 1400 2648 2696 1416 "word\[3..0\]" "" } { 1672 1192 1240 1688 "word\[3..0\]" "" } { 1672 1400 1448 1688 "word\[3..0\]" "" } { 1672 1608 1656 1688 "word\[3..0\]" "" } { 1672 1816 1864 1688 "word\[3..0\]" "" } { 1672 2024 2072 1688 "word\[3..0\]" "" } { 1672 2232 2280 1688 "word\[3..0\]" "" } { 1672 2440 2488 1688 "word\[3..0\]" "" } { 1672 2648 2696 1688 "word\[3..0\]" "" } { 1944 1192 1240 1960 "word\[3..0\]" "" } { 1944 1400 1448 1960 "word\[3..0\]" "" } { 1944 1608 1656 1960 "word\[3..0\]" "" } { 1944 1816 1864 1960 "word\[3..0\]" "" } { 1944 2024 2072 1960 "word\[3..0\]" "" } { 1944 2232 2280 1960 "word\[3..0\]" "" } { 1944 2440 2488 1960 "word\[3..0\]" "" } { 1944 2648 2696 1960 "word\[3..0\]" "" } { 2216 1192 1240 2232 "word\[3..0\]" "" } { 2216 1400 1448 2232 "word\[3..0\]" "" } { 2216 1608 1656 2232 "word\[3..0\]" "" } { 2216 1816 1864 2232 "word\[3..0\]" "" } { 2216 2024 2072 2232 "word\[3..0\]" "" } { 2216 2232 2280 2232 "word\[3..0\]" "" } { 2216 2440 2488 2232 "word\[3..0\]" "" } { 2216 2648 2696 2232 "word\[3..0\]" "" } { 2488 1192 1240 2504 "word\[3..0\]" "" } { 2488 1400 1448 2504 "word\[3..0\]" "" } { 2488 1608 1656 2504 "word\[3..0\]" "" } { 2488 1816 1864 2504 "word\[3..0\]" "" } { 2488 2024 2072 2504 "word\[3..0\]" "" } { 2488 2232 2280 2504 "word\[3..0\]" "" } { 2488 2440 2488 2504 "word\[3..0\]" "" } { 2488 2648 2696 2504 "word\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.008 ns) + CELL(0.309 ns) 5.097 ns lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\] 2 REG LCFF_X30_Y6_N23 1 " "Info: 2: + IC(4.008 ns) + CELL(0.309 ns) = 5.097 ns; Loc. = LCFF_X30_Y6_N23; Fanout = 1; REG Node = 'lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { word[2] lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.089 ns ( 21.37 % ) " "Info: Total cell delay = 1.089 ns ( 21.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.008 ns ( 78.63 % ) " "Info: Total interconnect delay = 4.008 ns ( 78.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.097 ns" { word[2] lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.097 ns" { word[2] {} word[2]~combout {} lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 4.008ns } { 0.000ns 0.780ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.620 ns" { Offset[2] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~0 inst208 inst208~clkctrl lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.620 ns" { Offset[2] {} Offset[2]~combout {} lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~0 {} inst208 {} inst208~clkctrl {} lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.611ns 0.792ns 1.923ns 0.636ns } { 0.000ns 0.762ns 0.225ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.097 ns" { word[2] lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.097 ns" { word[2] {} word[2]~combout {} lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 4.008ns } { 0.000ns 0.780ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "210 " "Info: Peak virtual memory: 210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 14 14:41:06 2017 " "Info: Processing ended: Tue Nov 14 14:41:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
