Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Jul 11 20:49:05 2022
| Host         : goossens-Precision-5530 running 64-bit Ubuntu 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.385        0.000                      0                 9617        0.043        0.000                      0                 9617        4.020        0.000                       0                  2412  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.385        0.000                      0                 9617        0.043        0.000                      0                 9617        4.020        0.000                       0                  2412  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_reg_2830_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.962ns  (logic 3.891ns (43.418%)  route 5.071ns (56.582%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    3.299ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        2.005     3.299    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X5Y24         RAMB36E1                                     r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     6.171 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_6/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.237    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_6_n_1
    RAMB36_X5Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.662 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_6/DOBDO[0]
                         net (fo=133, routed)         4.209    10.871    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/q0[22]
    SLICE_X55Y62         MUXF7 (Prop_muxf7_S_O)       0.296    11.167 r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_reg_2830_reg[8]_i_5/O
                         net (fo=1, routed)           0.796    11.963    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_reg_2830_reg[8]_i_5_n_0
    SLICE_X52Y62         LUT6 (Prop_lut6_I5_O)        0.298    12.261 r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_reg_2830[8]_i_1/O
                         net (fo=1, routed)           0.000    12.261    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_fu_1513_p34[8]
    SLICE_X52Y62         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_reg_2830_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        1.462    12.641    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_clk
    SLICE_X52Y62         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_reg_2830_reg[8]/C
                         clock pessimism              0.129    12.770    
                         clock uncertainty           -0.154    12.616    
    SLICE_X52Y62         FDRE (Setup_fdre_C_D)        0.031    12.647    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_reg_2830_reg[8]
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                         -12.261    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_reg_2830_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.151ns  (logic 3.421ns (37.382%)  route 5.730ns (62.618%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        1.842     3.136    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     6.008 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.074    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0_n_1
    RAMB36_X5Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.499 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_0/DOBDO[0]
                         net (fo=37, routed)          5.665    12.164    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/q0[24]
    SLICE_X42Y63         LUT6 (Prop_lut6_I2_O)        0.124    12.288 r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_reg_2830[2]_i_1/O
                         net (fo=1, routed)           0.000    12.288    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_fu_1513_p34[2]
    SLICE_X42Y63         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_reg_2830_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        1.474    12.653    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_clk
    SLICE_X42Y63         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_reg_2830_reg[2]/C
                         clock pessimism              0.115    12.768    
                         clock uncertainty           -0.154    12.614    
    SLICE_X42Y63         FDRE (Setup_fdre_C_D)        0.081    12.695    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_reg_2830_reg[2]
  -------------------------------------------------------------------
                         required time                         12.695    
                         arrival time                         -12.288    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.445ns  (required time - arrival time)
  Source:                 design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_reg_2830_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.923ns  (logic 3.966ns (44.449%)  route 4.957ns (55.551%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        1.997     3.291    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X4Y25         RAMB36E1                                     r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     6.163 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_5/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.229    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_5_n_1
    RAMB36_X4Y26         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.654 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_5/DOBDO[0]
                         net (fo=261, routed)         4.339    10.993    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/q0[21]
    SLICE_X46Y62         LUT6 (Prop_lut6_I2_O)        0.124    11.117 r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_reg_2830[9]_i_13/O
                         net (fo=1, routed)           0.000    11.117    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_reg_2830[9]_i_13_n_0
    SLICE_X46Y62         MUXF7 (Prop_muxf7_I1_O)      0.247    11.364 r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_reg_2830_reg[9]_i_5/O
                         net (fo=1, routed)           0.552    11.916    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_reg_2830_reg[9]_i_5_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I5_O)        0.298    12.214 r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_reg_2830[9]_i_1/O
                         net (fo=1, routed)           0.000    12.214    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_fu_1513_p34[9]
    SLICE_X43Y62         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_reg_2830_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        1.475    12.654    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_clk
    SLICE_X43Y62         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_reg_2830_reg[9]/C
                         clock pessimism              0.129    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X43Y62         FDRE (Setup_fdre_C_D)        0.031    12.660    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_reg_2830_reg[9]
  -------------------------------------------------------------------
                         required time                         12.660    
                         arrival time                         -12.214    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv1_reg_2797_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 3.421ns (37.802%)  route 5.629ns (62.198%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        1.823     3.117    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     5.989 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.055    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_3_n_1
    RAMB36_X4Y20         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.480 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_3/DOBDO[0]
                         net (fo=35, routed)          5.563    12.043    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/q0[19]
    SLICE_X43Y71         LUT6 (Prop_lut6_I2_O)        0.124    12.167 r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv1_reg_2797[26]_i_1/O
                         net (fo=1, routed)           0.000    12.167    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv1_fu_1439_p34[26]
    SLICE_X43Y71         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv1_reg_2797_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        1.467    12.646    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_clk
    SLICE_X43Y71         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv1_reg_2797_reg[26]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X43Y71         FDRE (Setup_fdre_C_D)        0.029    12.650    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv1_reg_2797_reg[26]
  -------------------------------------------------------------------
                         required time                         12.650    
                         arrival time                         -12.167    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_reg_2830_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.998ns  (logic 3.421ns (38.021%)  route 5.577ns (61.979%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        1.842     3.136    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     6.008 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.074    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0_n_1
    RAMB36_X5Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.499 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_0/DOBDO[0]
                         net (fo=37, routed)          5.511    12.010    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/q0[24]
    SLICE_X44Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.134 r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_reg_2830[29]_i_1/O
                         net (fo=1, routed)           0.000    12.134    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_fu_1513_p34[29]
    SLICE_X44Y67         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_reg_2830_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        1.470    12.649    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_clk
    SLICE_X44Y67         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_reg_2830_reg[29]/C
                         clock pessimism              0.115    12.764    
                         clock uncertainty           -0.154    12.610    
    SLICE_X44Y67         FDRE (Setup_fdre_C_D)        0.031    12.641    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_reg_2830_reg[29]
  -------------------------------------------------------------------
                         required time                         12.641    
                         arrival time                         -12.134    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv1_reg_2797_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.984ns  (logic 3.937ns (43.820%)  route 5.047ns (56.180%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        1.842     3.136    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X4Y1          RAMB36E1                                     r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     6.008 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.074    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_7_n_1
    RAMB36_X4Y2          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.499 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_7/DOBDO[0]
                         net (fo=259, routed)         4.060    10.559    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/q0[15]
    SLICE_X41Y74         LUT6 (Prop_lut6_I4_O)        0.124    10.683 r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv1_reg_2797[13]_i_7/O
                         net (fo=1, routed)           0.000    10.683    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv1_reg_2797[13]_i_7_n_0
    SLICE_X41Y74         MUXF7 (Prop_muxf7_I1_O)      0.217    10.900 r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv1_reg_2797_reg[13]_i_2/O
                         net (fo=1, routed)           0.922    11.822    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv1_reg_2797_reg[13]_i_2_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.299    12.121 r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv1_reg_2797[13]_i_1/O
                         net (fo=1, routed)           0.000    12.121    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv1_fu_1439_p34[13]
    SLICE_X41Y76         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv1_reg_2797_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        1.464    12.643    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_clk
    SLICE_X41Y76         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv1_reg_2797_reg[13]/C
                         clock pessimism              0.115    12.758    
                         clock uncertainty           -0.154    12.604    
    SLICE_X41Y76         FDRE (Setup_fdre_C_D)        0.029    12.633    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv1_reg_2797_reg[13]
  -------------------------------------------------------------------
                         required time                         12.633    
                         arrival time                         -12.121    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_reg_2830_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 3.421ns (38.771%)  route 5.403ns (61.229%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.310ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        2.016     3.310    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X5Y22         RAMB36E1                                     r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     6.182 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.248    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_7_n_1
    RAMB36_X5Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.673 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_7/DOBDO[0]
                         net (fo=37, routed)          5.337    12.010    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/q0[23]
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.124    12.134 r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_reg_2830[26]_i_1/O
                         net (fo=1, routed)           0.000    12.134    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_fu_1513_p34[26]
    SLICE_X43Y71         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_reg_2830_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        1.467    12.646    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_clk
    SLICE_X43Y71         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_reg_2830_reg[26]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X43Y71         FDRE (Setup_fdre_C_D)        0.032    12.653    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_reg_2830_reg[26]
  -------------------------------------------------------------------
                         required time                         12.653    
                         arrival time                         -12.134    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_reg_2830_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.819ns  (logic 3.421ns (38.793%)  route 5.398ns (61.207%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.310ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        2.016     3.310    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X5Y22         RAMB36E1                                     r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     6.182 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.248    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_7_n_1
    RAMB36_X5Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.673 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_7/DOBDO[0]
                         net (fo=37, routed)          5.332    12.005    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/q0[23]
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.124    12.129 r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_reg_2830[19]_i_1/O
                         net (fo=1, routed)           0.000    12.129    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_fu_1513_p34[19]
    SLICE_X43Y71         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_reg_2830_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        1.467    12.646    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_clk
    SLICE_X43Y71         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_reg_2830_reg[19]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X43Y71         FDRE (Setup_fdre_C_D)        0.031    12.652    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_reg_2830_reg[19]
  -------------------------------------------------------------------
                         required time                         12.652    
                         arrival time                         -12.129    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_reg_2830_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.984ns  (logic 3.421ns (38.079%)  route 5.563ns (61.921%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.628ns = ( 12.628 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        1.842     3.136    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     6.008 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.074    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0_n_1
    RAMB36_X5Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.499 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_0/DOBDO[0]
                         net (fo=37, routed)          5.498    11.996    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/q0[24]
    SLICE_X50Y75         LUT6 (Prop_lut6_I2_O)        0.124    12.120 r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_reg_2830[12]_i_1/O
                         net (fo=1, routed)           0.000    12.120    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_fu_1513_p34[12]
    SLICE_X50Y75         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_reg_2830_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        1.449    12.628    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_clk
    SLICE_X50Y75         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_reg_2830_reg[12]/C
                         clock pessimism              0.115    12.743    
                         clock uncertainty           -0.154    12.589    
    SLICE_X50Y75         FDRE (Setup_fdre_C_D)        0.077    12.666    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/rv2_reg_2830_reg[12]
  -------------------------------------------------------------------
                         required time                         12.666    
                         arrival time                         -12.120    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_phi_reg_pp0_iter0_d_i_imm_V_6_reg_753_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.840ns  (logic 3.635ns (41.120%)  route 5.205ns (58.880%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.310ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        2.016     3.310    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X5Y22         RAMB36E1                                     r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     6.182 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.248    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_7_n_1
    RAMB36_X5Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.673 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_7/DOBDO[0]
                         net (fo=37, routed)          5.140    11.812    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/q0[23]
    SLICE_X50Y50         LUT5 (Prop_lut5_I2_O)        0.124    11.936 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/ap_phi_reg_pp0_iter0_d_i_imm_V_6_reg_753[3]_i_3/O
                         net (fo=1, routed)           0.000    11.936    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/ap_phi_reg_pp0_iter0_d_i_imm_V_6_reg_753[3]_i_3_n_0
    SLICE_X50Y50         MUXF7 (Prop_muxf7_I1_O)      0.214    12.150 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/ap_phi_reg_pp0_iter0_d_i_imm_V_6_reg_753_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    12.150    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_phi_reg_pp0_iter0_d_i_imm_V_6_reg_753_reg[18]_0[3]
    SLICE_X50Y50         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_phi_reg_pp0_iter0_d_i_imm_V_6_reg_753_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        1.467    12.646    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_clk
    SLICE_X50Y50         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_phi_reg_pp0_iter0_d_i_imm_V_6_reg_753_reg[3]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X50Y50         FDRE (Setup_fdre_C_D)        0.113    12.734    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_phi_reg_pp0_iter0_d_i_imm_V_6_reg_753_reg[3]
  -------------------------------------------------------------------
                         required time                         12.734    
                         arrival time                         -12.150    
  -------------------------------------------------------------------
                         slack                                  0.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/result_29_reg_773_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_phi_reg_pp0_iter0_reg_file_33_reg_830_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.984%)  route 0.240ns (63.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        0.551     0.887    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_clk
    SLICE_X53Y58         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/result_29_reg_773_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/result_29_reg_773_reg[26]/Q
                         net (fo=1, routed)           0.240     1.268    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/result_29_reg_773_reg_n_0_[26]
    SLICE_X49Y61         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_phi_reg_pp0_iter0_reg_file_33_reg_830_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        0.822     1.188    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_clk
    SLICE_X49Y61         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_phi_reg_pp0_iter0_reg_file_33_reg_830_reg[26]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y61         FDRE (Hold_fdre_C_D)         0.072     1.225    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_phi_reg_pp0_iter0_reg_file_33_reg_830_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_phi_reg_pp0_iter0_d_i_imm_V_6_reg_753_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/d_i_imm_V_6_reg_753_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.407%)  route 0.281ns (66.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        0.553     0.889    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_clk
    SLICE_X51Y50         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_phi_reg_pp0_iter0_d_i_imm_V_6_reg_753_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_phi_reg_pp0_iter0_d_i_imm_V_6_reg_753_reg[6]/Q
                         net (fo=11, routed)          0.281     1.311    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/imm12_fu_1588_p3[18]
    SLICE_X46Y49         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/d_i_imm_V_6_reg_753_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        0.830     1.196    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_clk
    SLICE_X46Y49         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/d_i_imm_V_6_reg_753_reg[6]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X46Y49         FDRE (Hold_fdre_C_D)         0.087     1.253    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/d_i_imm_V_6_reg_753_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_phi_reg_pp0_iter0_result_29_reg_773_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/result_29_reg_773_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.512%)  route 0.256ns (64.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        0.553     0.889    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_clk
    SLICE_X52Y52         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_phi_reg_pp0_iter0_result_29_reg_773_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_phi_reg_pp0_iter0_result_29_reg_773_reg[12]/Q
                         net (fo=4, routed)           0.256     1.286    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_phi_reg_pp0_iter0_result_29_reg_773_reg_n_0_[12]
    SLICE_X44Y54         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/result_29_reg_773_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        0.824     1.190    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_clk
    SLICE_X44Y54         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/result_29_reg_773_reg[12]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X44Y54         FDRE (Hold_fdre_C_D)         0.070     1.225    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/result_29_reg_773_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_phi_reg_pp0_iter0_d_i_imm_V_6_reg_753_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/d_i_imm_V_6_reg_753_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.977%)  route 0.251ns (64.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        0.553     0.889    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_clk
    SLICE_X51Y51         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_phi_reg_pp0_iter0_d_i_imm_V_6_reg_753_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_phi_reg_pp0_iter0_d_i_imm_V_6_reg_753_reg[17]/Q
                         net (fo=11, routed)          0.251     1.281    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/imm12_fu_1588_p3[29]
    SLICE_X46Y52         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/d_i_imm_V_6_reg_753_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        0.825     1.191    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_clk
    SLICE_X46Y52         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/d_i_imm_V_6_reg_753_reg[17]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y52         FDRE (Hold_fdre_C_D)         0.059     1.215    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/d_i_imm_V_6_reg_753_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.056     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X30Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.043    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_phi_reg_pp0_iter0_result_29_reg_773_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/result_29_reg_773_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.882%)  route 0.263ns (65.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        0.552     0.888    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_clk
    SLICE_X51Y55         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_phi_reg_pp0_iter0_result_29_reg_773_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_phi_reg_pp0_iter0_result_29_reg_773_reg[13]/Q
                         net (fo=4, routed)           0.263     1.292    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_phi_reg_pp0_iter0_result_29_reg_773_reg_n_0_[13]
    SLICE_X45Y55         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/result_29_reg_773_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        0.824     1.190    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_clk
    SLICE_X45Y55         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/result_29_reg_773_reg[13]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X45Y55         FDRE (Hold_fdre_C_D)         0.070     1.225    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/result_29_reg_773_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.610%)  route 0.120ns (48.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.120     1.158    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.264     0.947    
    SLICE_X30Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.077    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_phi_reg_pp0_iter0_d_i_imm_V_6_reg_753_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/d_i_imm_V_6_reg_753_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.436%)  route 0.322ns (69.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        0.553     0.889    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_clk
    SLICE_X51Y50         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_phi_reg_pp0_iter0_d_i_imm_V_6_reg_753_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_phi_reg_pp0_iter0_d_i_imm_V_6_reg_753_reg[7]/Q
                         net (fo=11, routed)          0.322     1.352    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/imm12_fu_1588_p3[19]
    SLICE_X46Y49         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/d_i_imm_V_6_reg_753_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        0.830     1.196    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/ap_clk
    SLICE_X46Y49         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/d_i_imm_V_6_reg_753_reg[7]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X46Y49         FDRE (Hold_fdre_C_D)         0.086     1.252    design_1_i/rv32i_npp_ip_0/inst/grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_239/d_i_imm_V_6_reg_753_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X27Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[56]/Q
                         net (fo=1, routed)           0.052     1.101    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[25]
    SLICE_X26Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X26Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
                         clock pessimism             -0.287     0.921    
    SLICE_X26Y92         FDRE (Hold_fdre_C_D)         0.076     0.997    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.116     1.168    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[10]
    SLICE_X26Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.062    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y18  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X5Y12  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y13  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y4   design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X5Y10  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X4Y7   design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X5Y6   design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X4Y9   design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y19  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X5Y13  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_1/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y67  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y67  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y74  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y74  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y76  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y76  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y67  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y67  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y71  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y71  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y67  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y67  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y74  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y74  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y76  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y76  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y67  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y67  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y71  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y71  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.569ns  (logic 0.124ns (7.904%)  route 1.445ns (92.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.445     1.445    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X35Y84         LUT1 (Prop_lut1_I0_O)        0.124     1.569 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.569    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X35Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        1.474     2.653    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X35Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.045ns (7.417%)  route 0.562ns (92.583%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.562     0.562    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X35Y84         LUT1 (Prop_lut1_I0_O)        0.045     0.607 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.607    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X35Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2412, routed)        0.819     1.185    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X35Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





