<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: memorymap.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32_2g0_2memorymap_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">stm32/g0/memorymap.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;<a class="el" href="cm3_2memorymap_8h_source.html">libopencm3/cm3/memorymap.h</a>&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for stm32/g0/memorymap.h:</div>
<div class="dyncontent">
<div class="center"><img src="stm32_2g0_2memorymap_8h__incl.png" border="0" usemap="#memorymap_8h" alt=""/></div>
<map name="memorymap_8h" id="memorymap_8h">
<area shape="rect" id="node2" href="cm3_2memorymap_8h.html" title="libopencm3/cm3/memorymap.h" alt="" coords="5,80,209,107"/>
</map>
</div>
</div>
<p><a href="stm32_2g0_2memorymap_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a9171f49478fa86d932f89e78e73b88b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:a9171f49478fa86d932f89e78e73b88b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86674438f184aee4c85b6f47d3125e19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#a86674438f184aee4c85b6f47d3125e19">IOPORT_BASE</a>&#160;&#160;&#160;(0x50000000U)</td></tr>
<tr class="separator:a86674438f184aee4c85b6f47d3125e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a006269cecc227cac15beae74acf1a13c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#a006269cecc227cac15beae74acf1a13c">INFO_BASE</a>&#160;&#160;&#160;(0x1fff7500U)</td></tr>
<tr class="separator:a006269cecc227cac15beae74acf1a13c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3035b1ba7a3c430614c38208c1154fee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x00000)</td></tr>
<tr class="separator:a3035b1ba7a3c430614c38208c1154fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a793706f3905f7c4a6df525e32144dd4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x20000)</td></tr>
<tr class="separator:a793706f3905f7c4a6df525e32144dd4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00d0fe6ad532ab32f0f81cafca8d3aa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#a00d0fe6ad532ab32f0f81cafca8d3aa5">TIM2_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x0000)</td></tr>
<tr class="separator:a00d0fe6ad532ab32f0f81cafca8d3aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0c34a518f87e1e505cd2332e989564a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#af0c34a518f87e1e505cd2332e989564a">TIM3_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x0400)</td></tr>
<tr class="separator:af0c34a518f87e1e505cd2332e989564a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8268ec947929f192559f28c6bf7d1eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#a8268ec947929f192559f28c6bf7d1eac">TIM6_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x1000)</td></tr>
<tr class="separator:a8268ec947929f192559f28c6bf7d1eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ebf54364c6a2be6eb19ded6b18b6387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#a0ebf54364c6a2be6eb19ded6b18b6387">TIM7_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x1400)</td></tr>
<tr class="separator:a0ebf54364c6a2be6eb19ded6b18b6387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a862855347d6e1d92730dfe17ee8e90b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#a862855347d6e1d92730dfe17ee8e90b8">TIM14_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x2000)</td></tr>
<tr class="separator:a862855347d6e1d92730dfe17ee8e90b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4265e665d56225412e57a61d87417022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x2800)</td></tr>
<tr class="separator:a4265e665d56225412e57a61d87417022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a5bf4728ab93dea5b569f5b972cbe62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#a9a5bf4728ab93dea5b569f5b972cbe62">WWDG_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x2c00)</td></tr>
<tr class="separator:a9a5bf4728ab93dea5b569f5b972cbe62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8543ee4997296af5536b007cd4748f55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#a8543ee4997296af5536b007cd4748f55">IWDG_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x3000)</td></tr>
<tr class="separator:a8543ee4997296af5536b007cd4748f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3e357b4c25106ed375fb1affab6bb86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#ac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x3800)</td></tr>
<tr class="separator:ac3e357b4c25106ed375fb1affab6bb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade83162a04bca0b15b39018a8e8ec090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#ade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x4400)</td></tr>
<tr class="separator:ade83162a04bca0b15b39018a8e8ec090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe0d6539ac0026d598274ee7f45b0251"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#abe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x4800)</td></tr>
<tr class="separator:abe0d6539ac0026d598274ee7f45b0251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa384bb1e7d610a806f7c1f1dbc72ac5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#afa384bb1e7d610a806f7c1f1dbc72ac5">USART4_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x4C00)</td></tr>
<tr class="separator:afa384bb1e7d610a806f7c1f1dbc72ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd72dbffb1738ca87c838545c4eb85a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#acd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x5400)</td></tr>
<tr class="separator:acd72dbffb1738ca87c838545c4eb85a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04bda70f25c795fb79f163b633ad4a5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#a04bda70f25c795fb79f163b633ad4a5d">I2C2_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x5800)</td></tr>
<tr class="separator:a04bda70f25c795fb79f163b633ad4a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe53be146f06a961f5fcf569f99a916e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x7000)</td></tr>
<tr class="separator:abe53be146f06a961f5fcf569f99a916e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad18d0b914c7f68cecbee1a2d23a67d38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#ad18d0b914c7f68cecbee1a2d23a67d38">DAC_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x7400)</td></tr>
<tr class="separator:ad18d0b914c7f68cecbee1a2d23a67d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacb77bc44b3f8c87ab98f241e760e440"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#aacb77bc44b3f8c87ab98f241e760e440">CEC_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x7800)</td></tr>
<tr class="separator:aacb77bc44b3f8c87ab98f241e760e440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a012ceb003fbb615eedb39a8d7f31c9c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#a012ceb003fbb615eedb39a8d7f31c9c6">LPTIM1_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x7c00)</td></tr>
<tr class="separator:a012ceb003fbb615eedb39a8d7f31c9c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42584c807077cea9525819eaf29c7e34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#a42584c807077cea9525819eaf29c7e34">LPUART1_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x8000)</td></tr>
<tr class="separator:a42584c807077cea9525819eaf29c7e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74dc5e8a0008c0e16598591753b71b17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#a74dc5e8a0008c0e16598591753b71b17">LPTIM2_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x9400)</td></tr>
<tr class="separator:a74dc5e8a0008c0e16598591753b71b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07a5c4a050d66925226d94afd0c2c4f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#a07a5c4a050d66925226d94afd0c2c4f0">UCPD1_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0xA000)</td></tr>
<tr class="separator:a07a5c4a050d66925226d94afd0c2c4f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2322cf0291c7a66b02f9b6bd326756c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#ae2322cf0291c7a66b02f9b6bd326756c">UCPD2_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0xA400)</td></tr>
<tr class="separator:ae2322cf0291c7a66b02f9b6bd326756c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6c536f4e63f5f710948483a0ed95e0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#ab6c536f4e63f5f710948483a0ed95e0d">TAMP_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0xB000)</td></tr>
<tr class="separator:ab6c536f4e63f5f710948483a0ed95e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62246020bf3b34b6a4d8d0e84ec79d3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#a62246020bf3b34b6a4d8d0e84ec79d3d">SYSCFG_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x10000)</td></tr>
<tr class="separator:a62246020bf3b34b6a4d8d0e84ec79d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a206fcc501d1ab876346acc1a922f8dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#a206fcc501d1ab876346acc1a922f8dbe">VREFBUF_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x10030)</td></tr>
<tr class="separator:a206fcc501d1ab876346acc1a922f8dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a365cdb2cd36444f5941f89af00efbd05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#a365cdb2cd36444f5941f89af00efbd05">SYSCFG_ITLINE_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x10080)</td></tr>
<tr class="separator:a365cdb2cd36444f5941f89af00efbd05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9f5d2999c6918e385d7a526c4f6b1d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#aa9f5d2999c6918e385d7a526c4f6b1d3">COMP_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x10200)</td></tr>
<tr class="separator:aa9f5d2999c6918e385d7a526c4f6b1d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a695c9a2f892363a1c942405c8d351b91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x12400)</td></tr>
<tr class="separator:a695c9a2f892363a1c942405c8d351b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8aa324ca5011b8173ab16585ed7324a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#af8aa324ca5011b8173ab16585ed7324a">TIM1_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x12C00)</td></tr>
<tr class="separator:af8aa324ca5011b8173ab16585ed7324a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50cd8b47929f18b05efbd0f41253bf8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x13000)</td></tr>
<tr class="separator:a50cd8b47929f18b05efbd0f41253bf8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86162ab3f740db9026c1320d46938b4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#a86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x13800)</td></tr>
<tr class="separator:a86162ab3f740db9026c1320d46938b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ab42ce1846930569d742d339b554078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#a7ab42ce1846930569d742d339b554078">TIM15_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x14000)</td></tr>
<tr class="separator:a7ab42ce1846930569d742d339b554078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16c97093a531d763b0794c3e6d09e1bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#a16c97093a531d763b0794c3e6d09e1bf">TIM16_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x14400)</td></tr>
<tr class="separator:a16c97093a531d763b0794c3e6d09e1bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affbedbe30e8c4cffdea326d6c1800574"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#affbedbe30e8c4cffdea326d6c1800574">TIM17_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x14800)</td></tr>
<tr class="separator:affbedbe30e8c4cffdea326d6c1800574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4adaf4fd82ccc3a538f1f27a70cdbbef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#a4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x15800)</td></tr>
<tr class="separator:a4adaf4fd82ccc3a538f1f27a70cdbbef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2d8a917a0e4ea99a22ac6ebf279bc72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#ab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x00000)</td></tr>
<tr class="separator:ab2d8a917a0e4ea99a22ac6ebf279bc72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab59b16200deae0e15cd58d322b7cc75b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#ab59b16200deae0e15cd58d322b7cc75b">DMAMUX_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x00800)</td></tr>
<tr class="separator:ab59b16200deae0e15cd58d322b7cc75b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e681b03f364532055d88f63fec0d99d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x01000)</td></tr>
<tr class="separator:a0e681b03f364532055d88f63fec0d99d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87371508b3bcdcd98cd1ec629be29061"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#a87371508b3bcdcd98cd1ec629be29061">EXTI_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x01800)</td></tr>
<tr class="separator:a87371508b3bcdcd98cd1ec629be29061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae59d1686fa18cf0fb90452e8e51eb51e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#ae59d1686fa18cf0fb90452e8e51eb51e">FLASH_MEM_INTERFACE_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x02000)</td></tr>
<tr class="separator:ae59d1686fa18cf0fb90452e8e51eb51e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a656a447589e785594cbf2f45c835ad7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#a656a447589e785594cbf2f45c835ad7e">CRC_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x03000)</td></tr>
<tr class="separator:a656a447589e785594cbf2f45c835ad7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab92662976cfe62457141e5b4f83d541c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#ab92662976cfe62457141e5b4f83d541c">RNG_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x05000)</td></tr>
<tr class="separator:ab92662976cfe62457141e5b4f83d541c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad099ae8679538f6c00294639d67528bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#ad099ae8679538f6c00294639d67528bf">AES_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x06000)</td></tr>
<tr class="separator:ad099ae8679538f6c00294639d67528bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadfedde7941fa484de08872551516cd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#aadfedde7941fa484de08872551516cd9">GPIO_PORT_A_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a86674438f184aee4c85b6f47d3125e19">IOPORT_BASE</a> + 0x00000)</td></tr>
<tr class="separator:aadfedde7941fa484de08872551516cd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76f2426fde990408388cc7e23d63444e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#a76f2426fde990408388cc7e23d63444e">GPIO_PORT_B_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a86674438f184aee4c85b6f47d3125e19">IOPORT_BASE</a> + 0x00400)</td></tr>
<tr class="separator:a76f2426fde990408388cc7e23d63444e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3754540649792975085507caf98b70f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#ac3754540649792975085507caf98b70f">GPIO_PORT_C_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a86674438f184aee4c85b6f47d3125e19">IOPORT_BASE</a> + 0x00800)</td></tr>
<tr class="separator:ac3754540649792975085507caf98b70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc8d20f5f6ce85201a9682a37036445d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#afc8d20f5f6ce85201a9682a37036445d">GPIO_PORT_D_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a86674438f184aee4c85b6f47d3125e19">IOPORT_BASE</a> + 0x00c00)</td></tr>
<tr class="separator:afc8d20f5f6ce85201a9682a37036445d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a512bc9a47ce4bccdcbcaa9a80620d559"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#a512bc9a47ce4bccdcbcaa9a80620d559">GPIO_PORT_E_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a86674438f184aee4c85b6f47d3125e19">IOPORT_BASE</a> + 0x01000)</td></tr>
<tr class="separator:a512bc9a47ce4bccdcbcaa9a80620d559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb59b5ce54ec229dc4697a0d3b387401"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#aeb59b5ce54ec229dc4697a0d3b387401">GPIO_PORT_F_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a86674438f184aee4c85b6f47d3125e19">IOPORT_BASE</a> + 0x01400)</td></tr>
<tr class="separator:aeb59b5ce54ec229dc4697a0d3b387401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5bad40ac86464835f00d01559a3302d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#ab5bad40ac86464835f00d01559a3302d">ST_VREFINT_CAL</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#abb0189383a963a89a7607442c420ba3f">MMIO16</a>((<a class="el" href="stm32_2g0_2memorymap_8h.html#a006269cecc227cac15beae74acf1a13c">INFO_BASE</a> + 0xAA))</td></tr>
<tr class="separator:ab5bad40ac86464835f00d01559a3302d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27770fe4499d5825fe65b1b4278401b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#a27770fe4499d5825fe65b1b4278401b6">ST_TSENSE_CAL1_30C</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#abb0189383a963a89a7607442c420ba3f">MMIO16</a>((<a class="el" href="stm32_2g0_2memorymap_8h.html#a006269cecc227cac15beae74acf1a13c">INFO_BASE</a> + 0xA8))</td></tr>
<tr class="separator:a27770fe4499d5825fe65b1b4278401b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a834629f4fc3a379bb19bd9654c20361f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2g0_2memorymap_8h.html#a834629f4fc3a379bb19bd9654c20361f">ST_TSENSE_CAL2_130C</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#abb0189383a963a89a7607442c420ba3f">MMIO16</a>((<a class="el" href="stm32_2g0_2memorymap_8h.html#a006269cecc227cac15beae74acf1a13c">INFO_BASE</a> + 0xCA))</td></tr>
<tr class="separator:a834629f4fc3a379bb19bd9654c20361f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a695c9a2f892363a1c942405c8d351b91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a695c9a2f892363a1c942405c8d351b91">&#9670;&nbsp;</a></span>ADC1_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x12400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00057">57</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00503">rcc_set_peripheral_clk_sel()</a>.</p>

</div>
</div>
<a id="ad099ae8679538f6c00294639d67528bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad099ae8679538f6c00294639d67528bf">&#9670;&nbsp;</a></span>AES_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x06000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00074">74</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="aacb77bc44b3f8c87ab98f241e760e440"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacb77bc44b3f8c87ab98f241e760e440">&#9670;&nbsp;</a></span>CEC_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CEC_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x7800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00046">46</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00503">rcc_set_peripheral_clk_sel()</a>.</p>

</div>
</div>
<a id="aa9f5d2999c6918e385d7a526c4f6b1d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9f5d2999c6918e385d7a526c4f6b1d3">&#9670;&nbsp;</a></span>COMP_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x10200)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00056">56</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="a656a447589e785594cbf2f45c835ad7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a656a447589e785594cbf2f45c835ad7e">&#9670;&nbsp;</a></span>CRC_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x03000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00072">72</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="ad18d0b914c7f68cecbee1a2d23a67d38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad18d0b914c7f68cecbee1a2d23a67d38">&#9670;&nbsp;</a></span>DAC_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x7400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00045">45</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="a4adaf4fd82ccc3a538f1f27a70cdbbef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4adaf4fd82ccc3a538f1f27a70cdbbef">&#9670;&nbsp;</a></span>DBGMCU_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x15800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00064">64</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="ab2d8a917a0e4ea99a22ac6ebf279bc72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2d8a917a0e4ea99a22ac6ebf279bc72">&#9670;&nbsp;</a></span>DMA1_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x00000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00067">67</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="ab59b16200deae0e15cd58d322b7cc75b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab59b16200deae0e15cd58d322b7cc75b">&#9670;&nbsp;</a></span>DMAMUX_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAMUX_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x00800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00068">68</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="a87371508b3bcdcd98cd1ec629be29061"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87371508b3bcdcd98cd1ec629be29061">&#9670;&nbsp;</a></span>EXTI_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x01800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00070">70</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="ae59d1686fa18cf0fb90452e8e51eb51e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae59d1686fa18cf0fb90452e8e51eb51e">&#9670;&nbsp;</a></span>FLASH_MEM_INTERFACE_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_MEM_INTERFACE_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x02000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00071">71</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="aadfedde7941fa484de08872551516cd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadfedde7941fa484de08872551516cd9">&#9670;&nbsp;</a></span>GPIO_PORT_A_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PORT_A_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a86674438f184aee4c85b6f47d3125e19">IOPORT_BASE</a> + 0x00000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00076">76</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="a76f2426fde990408388cc7e23d63444e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76f2426fde990408388cc7e23d63444e">&#9670;&nbsp;</a></span>GPIO_PORT_B_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PORT_B_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a86674438f184aee4c85b6f47d3125e19">IOPORT_BASE</a> + 0x00400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00077">77</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="ac3754540649792975085507caf98b70f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3754540649792975085507caf98b70f">&#9670;&nbsp;</a></span>GPIO_PORT_C_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PORT_C_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a86674438f184aee4c85b6f47d3125e19">IOPORT_BASE</a> + 0x00800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00078">78</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="afc8d20f5f6ce85201a9682a37036445d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc8d20f5f6ce85201a9682a37036445d">&#9670;&nbsp;</a></span>GPIO_PORT_D_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PORT_D_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a86674438f184aee4c85b6f47d3125e19">IOPORT_BASE</a> + 0x00c00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00079">79</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="a512bc9a47ce4bccdcbcaa9a80620d559"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a512bc9a47ce4bccdcbcaa9a80620d559">&#9670;&nbsp;</a></span>GPIO_PORT_E_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PORT_E_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a86674438f184aee4c85b6f47d3125e19">IOPORT_BASE</a> + 0x01000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00080">80</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="aeb59b5ce54ec229dc4697a0d3b387401"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb59b5ce54ec229dc4697a0d3b387401">&#9670;&nbsp;</a></span>GPIO_PORT_F_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PORT_F_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a86674438f184aee4c85b6f47d3125e19">IOPORT_BASE</a> + 0x01400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00081">81</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="acd72dbffb1738ca87c838545c4eb85a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd72dbffb1738ca87c838545c4eb85a3">&#9670;&nbsp;</a></span>I2C1_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C1_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x5400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00042">42</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="a04bda70f25c795fb79f163b633ad4a5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04bda70f25c795fb79f163b633ad4a5d">&#9670;&nbsp;</a></span>I2C2_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C2_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x5800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00043">43</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="a006269cecc227cac15beae74acf1a13c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a006269cecc227cac15beae74acf1a13c">&#9670;&nbsp;</a></span>INFO_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INFO_BASE&#160;&#160;&#160;(0x1fff7500U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00025">25</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="a86674438f184aee4c85b6f47d3125e19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86674438f184aee4c85b6f47d3125e19">&#9670;&nbsp;</a></span>IOPORT_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOPORT_BASE&#160;&#160;&#160;(0x50000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00024">24</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="a8543ee4997296af5536b007cd4748f55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8543ee4997296af5536b007cd4748f55">&#9670;&nbsp;</a></span>IWDG_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00037">37</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="a012ceb003fbb615eedb39a8d7f31c9c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a012ceb003fbb615eedb39a8d7f31c9c6">&#9670;&nbsp;</a></span>LPTIM1_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPTIM1_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x7c00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00047">47</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00503">rcc_set_peripheral_clk_sel()</a>.</p>

</div>
</div>
<a id="a74dc5e8a0008c0e16598591753b71b17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74dc5e8a0008c0e16598591753b71b17">&#9670;&nbsp;</a></span>LPTIM2_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPTIM2_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x9400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00049">49</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00503">rcc_set_peripheral_clk_sel()</a>.</p>

</div>
</div>
<a id="a42584c807077cea9525819eaf29c7e34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42584c807077cea9525819eaf29c7e34">&#9670;&nbsp;</a></span>LPUART1_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPUART1_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00048">48</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="a9171f49478fa86d932f89e78e73b88b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9171f49478fa86d932f89e78e73b88b0">&#9670;&nbsp;</a></span>PERIPH_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_BASE&#160;&#160;&#160;(0x40000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00023">23</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="a793706f3905f7c4a6df525e32144dd4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a793706f3905f7c4a6df525e32144dd4a">&#9670;&nbsp;</a></span>PERIPH_BASE_AHB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_BASE_AHB&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x20000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00027">27</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="a3035b1ba7a3c430614c38208c1154fee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3035b1ba7a3c430614c38208c1154fee">&#9670;&nbsp;</a></span>PERIPH_BASE_APB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_BASE_APB&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x00000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00026">26</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="abe53be146f06a961f5fcf569f99a916e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe53be146f06a961f5fcf569f99a916e">&#9670;&nbsp;</a></span>POWER_CONTROL_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define POWER_CONTROL_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x7000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00044">44</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="a0e681b03f364532055d88f63fec0d99d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e681b03f364532055d88f63fec0d99d">&#9670;&nbsp;</a></span>RCC_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x01000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00069">69</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="ab92662976cfe62457141e5b4f83d541c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab92662976cfe62457141e5b4f83d541c">&#9670;&nbsp;</a></span>RNG_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RNG_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">PERIPH_BASE_AHB</a> + 0x05000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00073">73</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00503">rcc_set_peripheral_clk_sel()</a>.</p>

</div>
</div>
<a id="a4265e665d56225412e57a61d87417022"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4265e665d56225412e57a61d87417022">&#9670;&nbsp;</a></span>RTC_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x2800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00035">35</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="a50cd8b47929f18b05efbd0f41253bf8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50cd8b47929f18b05efbd0f41253bf8d">&#9670;&nbsp;</a></span>SPI1_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x13000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00059">59</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="spi__common__all_8c_source.html#l00069">spi_reset()</a>.</p>

</div>
</div>
<a id="ac3e357b4c25106ed375fb1affab6bb86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3e357b4c25106ed375fb1affab6bb86">&#9670;&nbsp;</a></span>SPI2_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x3800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00038">38</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="spi__common__all_8c_source.html#l00069">spi_reset()</a>.</p>

</div>
</div>
<a id="a27770fe4499d5825fe65b1b4278401b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27770fe4499d5825fe65b1b4278401b6">&#9670;&nbsp;</a></span>ST_TSENSE_CAL1_30C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ST_TSENSE_CAL1_30C&#160;&#160;&#160;<a class="el" href="common_8h.html#abb0189383a963a89a7607442c420ba3f">MMIO16</a>((<a class="el" href="stm32_2g0_2memorymap_8h.html#a006269cecc227cac15beae74acf1a13c">INFO_BASE</a> + 0xA8))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00085">85</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="a834629f4fc3a379bb19bd9654c20361f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a834629f4fc3a379bb19bd9654c20361f">&#9670;&nbsp;</a></span>ST_TSENSE_CAL2_130C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ST_TSENSE_CAL2_130C&#160;&#160;&#160;<a class="el" href="common_8h.html#abb0189383a963a89a7607442c420ba3f">MMIO16</a>((<a class="el" href="stm32_2g0_2memorymap_8h.html#a006269cecc227cac15beae74acf1a13c">INFO_BASE</a> + 0xCA))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00086">86</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="ab5bad40ac86464835f00d01559a3302d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5bad40ac86464835f00d01559a3302d">&#9670;&nbsp;</a></span>ST_VREFINT_CAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ST_VREFINT_CAL&#160;&#160;&#160;<a class="el" href="common_8h.html#abb0189383a963a89a7607442c420ba3f">MMIO16</a>((<a class="el" href="stm32_2g0_2memorymap_8h.html#a006269cecc227cac15beae74acf1a13c">INFO_BASE</a> + 0xAA))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00084">84</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="a62246020bf3b34b6a4d8d0e84ec79d3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62246020bf3b34b6a4d8d0e84ec79d3d">&#9670;&nbsp;</a></span>SYSCFG_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x10000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00053">53</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="a365cdb2cd36444f5941f89af00efbd05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a365cdb2cd36444f5941f89af00efbd05">&#9670;&nbsp;</a></span>SYSCFG_ITLINE_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_ITLINE_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x10080)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00055">55</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="ab6c536f4e63f5f710948483a0ed95e0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6c536f4e63f5f710948483a0ed95e0d">&#9670;&nbsp;</a></span>TAMP_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAMP_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0xB000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00052">52</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="a862855347d6e1d92730dfe17ee8e90b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a862855347d6e1d92730dfe17ee8e90b8">&#9670;&nbsp;</a></span>TIM14_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM14_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00034">34</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="a7ab42ce1846930569d742d339b554078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ab42ce1846930569d742d339b554078">&#9670;&nbsp;</a></span>TIM15_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM15_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x14000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00061">61</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="a16c97093a531d763b0794c3e6d09e1bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16c97093a531d763b0794c3e6d09e1bf">&#9670;&nbsp;</a></span>TIM16_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM16_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x14400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00062">62</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="affbedbe30e8c4cffdea326d6c1800574"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affbedbe30e8c4cffdea326d6c1800574">&#9670;&nbsp;</a></span>TIM17_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM17_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x14800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00063">63</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="af8aa324ca5011b8173ab16585ed7324a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8aa324ca5011b8173ab16585ed7324a">&#9670;&nbsp;</a></span>TIM1_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM1_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x12C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00058">58</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00503">rcc_set_peripheral_clk_sel()</a>.</p>

</div>
</div>
<a id="a00d0fe6ad532ab32f0f81cafca8d3aa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00d0fe6ad532ab32f0f81cafca8d3aa5">&#9670;&nbsp;</a></span>TIM2_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM2_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00030">30</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="af0c34a518f87e1e505cd2332e989564a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0c34a518f87e1e505cd2332e989564a">&#9670;&nbsp;</a></span>TIM3_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM3_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00031">31</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="a8268ec947929f192559f28c6bf7d1eac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8268ec947929f192559f28c6bf7d1eac">&#9670;&nbsp;</a></span>TIM6_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM6_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00032">32</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="a0ebf54364c6a2be6eb19ded6b18b6387"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ebf54364c6a2be6eb19ded6b18b6387">&#9670;&nbsp;</a></span>TIM7_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM7_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x1400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00033">33</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="a07a5c4a050d66925226d94afd0c2c4f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07a5c4a050d66925226d94afd0c2c4f0">&#9670;&nbsp;</a></span>UCPD1_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCPD1_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0xA000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00050">50</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="ae2322cf0291c7a66b02f9b6bd326756c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2322cf0291c7a66b02f9b6bd326756c">&#9670;&nbsp;</a></span>UCPD2_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCPD2_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0xA400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00051">51</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="a86162ab3f740db9026c1320d46938b4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86162ab3f740db9026c1320d46938b4d">&#9670;&nbsp;</a></span>USART1_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART1_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x13800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00060">60</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00503">rcc_set_peripheral_clk_sel()</a>.</p>

</div>
</div>
<a id="ade83162a04bca0b15b39018a8e8ec090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade83162a04bca0b15b39018a8e8ec090">&#9670;&nbsp;</a></span>USART2_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART2_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x4400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00039">39</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00503">rcc_set_peripheral_clk_sel()</a>.</p>

</div>
</div>
<a id="abe0d6539ac0026d598274ee7f45b0251"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe0d6539ac0026d598274ee7f45b0251">&#9670;&nbsp;</a></span>USART3_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART3_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x4800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00040">40</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="afa384bb1e7d610a806f7c1f1dbc72ac5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa384bb1e7d610a806f7c1f1dbc72ac5">&#9670;&nbsp;</a></span>USART4_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART4_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x4C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00041">41</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="a206fcc501d1ab876346acc1a922f8dbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a206fcc501d1ab876346acc1a922f8dbe">&#9670;&nbsp;</a></span>VREFBUF_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VREFBUF_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x10030)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00054">54</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
<a id="a9a5bf4728ab93dea5b569f5b972cbe62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a5bf4728ab93dea5b569f5b972cbe62">&#9670;&nbsp;</a></span>WWDG_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">PERIPH_BASE_APB</a> + 0x2c00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00036">36</a> of file <a class="el" href="stm32_2g0_2memorymap_8h_source.html">stm32/g0/memorymap.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_6a7820b97a7704ff85bcff20dea7ce23.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_9417be1a17550340f19505b8a524537b.html">stm32</a></li><li class="navelem"><a class="el" href="dir_96c56301af2f778ffb3d6b95585a7267.html">g0</a></li><li class="navelem"><a class="el" href="stm32_2g0_2memorymap_8h.html">memorymap.h</a></li>
    <li class="footer">Generated on Wed Aug 28 2019 23:11:21 for libopencm3 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
