LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
ENTITY breg8 IS
PORT ( Reg1 : IN STD_LOGIC_VECTOR(7 DOWNTO 0) ;
		 Reg2 : IN STD_LOGIC_VECTOR(7 DOWNTO 0) ;
		 Q1 : OUT STD_LOGIC_VECTOR(7 DOWNTO 0) ) ;
		 Q2 : OUT STD_LOGIC_VECTOR(7 DOWNTO 0) ) ;
		 ER, ED: in STD_LOGIC;
		 
		Resetn, Clock: IN STD_LOGIC ;
Q : OUT STD_LOGIC_VECTOR(7 DOWNTO 0) ) ;
END reg8 ;
ARCHITECTURE Behavior OF reg8 IS
BEGIN
PROCESS ( Resetn, Clock )
BEGIN
IF Resetn = '0' THEN
Q <= "00000000" ;
ELSIF Clock'EVENT AND Clock = '1' THEN Q <= D ;
END IF ;
END PROCESS ;
END Behavior ;