{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1688443302916 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1688443302916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 04 00:01:42 2023 " "Processing started: Tue Jul 04 00:01:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1688443302916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1688443302916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1688443302916 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1688443303173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/datamem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/datamem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datamem-SYN " "Found design unit 1: datamem-SYN" {  } { { "Work/dataMem.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/dataMem.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303556 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataMem " "Found entity 1: dataMem" {  } { { "Work/dataMem.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/dataMem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/singlecycleprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/singlecycleprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 singleCycleProcessor-rtl " "Found design unit 1: singleCycleProcessor-rtl" {  } { { "Work/singleCycleProcessor.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303558 ""} { "Info" "ISGN_ENTITY_NAME" "1 singleCycleProcessor " "Found entity 1: singleCycleProcessor" {  } { { "Work/singleCycleProcessor.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/instrmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/instrmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instrmem-SYN " "Found design unit 1: instrmem-SYN" {  } { { "Work/instrMem.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/instrMem.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303560 ""} { "Info" "ISGN_ENTITY_NAME" "1 instrMem " "Found entity 1: instrMem" {  } { { "Work/instrMem.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/instrMem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/three_to_eight_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/three_to_eight_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 three_to_eight_decoder-rtl " "Found design unit 1: three_to_eight_decoder-rtl" {  } { { "Work/three_to_eight_decoder.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/three_to_eight_decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303562 ""} { "Info" "ISGN_ENTITY_NAME" "1 three_to_eight_decoder " "Found entity 1: three_to_eight_decoder" {  } { { "Work/three_to_eight_decoder.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/three_to_eight_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-rtl " "Found design unit 1: registerFile-rtl" {  } { { "Work/registerFile.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/registerFile.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303565 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "Work/registerFile.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/registerFile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/onebit8to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/onebit8to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBit8to1Mux-rtl " "Found design unit 1: oneBit8to1Mux-rtl" {  } { { "Work/oneBit8to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/oneBit8to1Mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303567 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBit8to1Mux " "Found entity 1: oneBit8to1Mux" {  } { { "Work/oneBit8to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/oneBit8to1Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/onebit5to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/onebit5to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBit5to1Mux-rtl " "Found design unit 1: oneBit5to1Mux-rtl" {  } { { "Work/oneBit5to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/oneBit5to1Mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303568 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBit5to1Mux " "Found entity 1: oneBit5to1Mux" {  } { { "Work/oneBit5to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/oneBit5to1Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/eightbitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/eightbitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitRegister-rtl " "Found design unit 1: eightBitRegister-rtl" {  } { { "Work/eightBitRegister.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/eightBitRegister.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303570 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitRegister " "Found entity 1: eightBitRegister" {  } { { "Work/eightBitRegister.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/eightBitRegister.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/eightbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/eightbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitComparator-rtl " "Found design unit 1: eightBitComparator-rtl" {  } { { "Work/eightBitComparator.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/eightBitComparator.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303572 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitComparator " "Found entity 1: eightBitComparator" {  } { { "Work/eightBitComparator.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/eightBitComparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/eightbitaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/eightbitaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitAddSub-rtl " "Found design unit 1: eightBitAddSub-rtl" {  } { { "Work/eightBitAddSub.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/eightBitAddSub.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303574 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitAddSub " "Found entity 1: eightBitAddSub" {  } { { "Work/eightBitAddSub.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/eightBitAddSub.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/eightbit8to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/eightbit8to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBit8to1Mux-rtl " "Found design unit 1: eightBit8to1Mux-rtl" {  } { { "Work/eightBit8to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/eightBit8to1Mux.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303576 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBit8to1Mux " "Found entity 1: eightBit8to1Mux" {  } { { "Work/eightBit8to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/eightBit8to1Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/eightbit5to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/eightbit5to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBit5to1Mux-rtl " "Found design unit 1: eightBit5to1Mux-rtl" {  } { { "Work/eightBit5to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/eightBit5to1Mux.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303578 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBit5to1Mux " "Found entity 1: eightBit5to1Mux" {  } { { "Work/eightBit5to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/eightBit5to1Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/aluctrlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/aluctrlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUCtrlUnit-struct " "Found design unit 1: ALUCtrlUnit-struct" {  } { { "Work/ALUCtrlUnit.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/ALUCtrlUnit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303581 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUCtrlUnit " "Found entity 1: ALUCtrlUnit" {  } { { "Work/ALUCtrlUnit.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/ALUCtrlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/alucontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/alucontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControlUnit-rtl " "Found design unit 1: ALUControlUnit-rtl" {  } { { "Work/ALUControlUnit.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/ALUControlUnit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303583 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControlUnit " "Found entity 1: ALUControlUnit" {  } { { "Work/ALUControlUnit.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/ALUControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-rtl " "Found design unit 1: alu-rtl" {  } { { "Work/alu.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303585 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "Work/alu.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/tb_controllogicunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenches/tb_controllogicunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_controlLogicUnit-testbench " "Found design unit 1: tb_controlLogicUnit-testbench" {  } { { "Testbenches/tb_controlLogicUnit.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Testbenches/tb_controlLogicUnit.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303587 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_controlLogicUnit " "Found entity 1: tb_controlLogicUnit" {  } { { "Testbenches/tb_controlLogicUnit.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Testbenches/tb_controlLogicUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/threebitshiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/threebitshiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitShiftRegister-rtl " "Found design unit 1: threeBitShiftRegister-rtl" {  } { { "Imports/threebitshiftregister.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/threebitshiftregister.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303589 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitShiftRegister " "Found entity 1: threeBitShiftRegister" {  } { { "Imports/threebitshiftregister.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/threebitshiftregister.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/threebitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/threebitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitRegister-rtl " "Found design unit 1: threeBitRegister-rtl" {  } { { "Imports/threebitregister.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/threebitregister.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303590 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitRegister " "Found entity 1: threeBitRegister" {  } { { "Imports/threebitregister.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/threebitregister.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/threebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/threebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitComparator-rtl " "Found design unit 1: threeBitComparator-rtl" {  } { { "Imports/threebitcomparator.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/threebitcomparator.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303592 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitComparator " "Found entity 1: threeBitComparator" {  } { { "Imports/threebitcomparator.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/threebitcomparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/threebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/threebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitAdder-rtl " "Found design unit 1: threeBitAdder-rtl" {  } { { "Imports/threebitadder.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/threebitadder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303594 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitAdder " "Found entity 1: threeBitAdder" {  } { { "Imports/threebitadder.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/threebitadder.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/tff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/tff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tFF_2-rtl " "Found design unit 1: tFF_2-rtl" {  } { { "Imports/tFF_2.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/tFF_2.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303596 ""} { "Info" "ISGN_ENTITY_NAME" "1 tFF_2 " "Found entity 1: tFF_2" {  } { { "Imports/tFF_2.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/tFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/srlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/srlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 srLatch-rtl " "Found design unit 1: srLatch-rtl" {  } { { "Imports/srlatch.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/srlatch.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303598 ""} { "Info" "ISGN_ENTITY_NAME" "1 srLatch " "Found entity 1: srLatch" {  } { { "Imports/srlatch.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/srlatch.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/sbarrbarlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/sbarrbarlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sBarrBarLatch-rtl " "Found design unit 1: sBarrBarLatch-rtl" {  } { { "Imports/sbarrbarlatch.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/sbarrbarlatch.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303600 ""} { "Info" "ISGN_ENTITY_NAME" "1 sBarrBarLatch " "Found entity 1: sBarrBarLatch" {  } { { "Imports/sbarrbarlatch.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/sbarrbarlatch.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "Imports/onebitcomparator.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/onebitcomparator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303603 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "Imports/onebitcomparator.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/onebitcomparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/onebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitAdder-rtl " "Found design unit 1: oneBitAdder-rtl" {  } { { "Imports/onebitadder.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/onebitadder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303605 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitAdder " "Found entity 1: oneBitAdder" {  } { { "Imports/onebitadder.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/onebitadder.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/jkff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/jkff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jkFF_2-rtl " "Found design unit 1: jkFF_2-rtl" {  } { { "Imports/jkFF_2.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/jkFF_2.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303607 ""} { "Info" "ISGN_ENTITY_NAME" "1 jkFF_2 " "Found entity 1: jkFF_2" {  } { { "Imports/jkFF_2.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/jkFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/endff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/endff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 endFF_2-rtl " "Found design unit 1: endFF_2-rtl" {  } { { "Imports/endFF_2.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/endFF_2.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303608 ""} { "Info" "ISGN_ENTITY_NAME" "1 endFF_2 " "Found entity 1: endFF_2" {  } { { "Imports/endFF_2.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/endFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "Imports/enardFF_2.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303610 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "Imports/enardFF_2.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/enabledsrlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/enabledsrlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enabledSRLatch-rtl " "Found design unit 1: enabledSRLatch-rtl" {  } { { "Imports/enabledsrlatch.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/enabledsrlatch.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303612 ""} { "Info" "ISGN_ENTITY_NAME" "1 enabledSRLatch " "Found entity 1: enabledSRLatch" {  } { { "Imports/enabledsrlatch.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/enabledsrlatch.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/dff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/dff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dFF_2-rtl " "Found design unit 1: dFF_2-rtl" {  } { { "Imports/dFF_2.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/dFF_2.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303614 ""} { "Info" "ISGN_ENTITY_NAME" "1 dFF_2 " "Found entity 1: dFF_2" {  } { { "Imports/dFF_2.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/dFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-rtl " "Found design unit 1: counter-rtl" {  } { { "Imports/counter.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/counter.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303616 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "Imports/counter.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/counter.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/controllogicunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/controllogicunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlLogicUnit-rtl " "Found design unit 1: controlLogicUnit-rtl" {  } { { "Work/controlLogicUnit.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/controlLogicUnit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303618 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlLogicUnit " "Found entity 1: controlLogicUnit" {  } { { "Work/controlLogicUnit.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/controlLogicUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/eightbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/eightbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitAdder-rtl " "Found design unit 1: eightBitAdder-rtl" {  } { { "Work/eightBitAdder.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/eightBitAdder.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303619 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitAdder " "Found entity 1: eightBitAdder" {  } { { "Work/eightBitAdder.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/eightBitAdder.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/thirtytwobitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/thirtytwobitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 thirtyTwoBitAdder-rtl " "Found design unit 1: thirtyTwoBitAdder-rtl" {  } { { "Work/thirtyTwoBitAdder.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/thirtyTwoBitAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303621 ""} { "Info" "ISGN_ENTITY_NAME" "1 thirtyTwoBitAdder " "Found entity 1: thirtyTwoBitAdder" {  } { { "Work/thirtyTwoBitAdder.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/thirtyTwoBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/onebit2to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/onebit2to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBit2to1Mux-struct " "Found design unit 1: oneBit2to1Mux-struct" {  } { { "Work/oneBit2to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/oneBit2to1Mux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303623 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBit2to1Mux " "Found entity 1: oneBit2to1Mux" {  } { { "Work/oneBit2to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/oneBit2to1Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/eightbit2to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/eightbit2to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBit2to1Mux-struct " "Found design unit 1: eightBit2to1Mux-struct" {  } { { "Work/eightBit2to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/eightBit2to1Mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303625 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBit2to1Mux " "Found entity 1: eightBit2to1Mux" {  } { { "Work/eightBit2to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/eightBit2to1Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/shiftleft2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/shiftleft2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftLeft2-struct " "Found design unit 1: shiftLeft2-struct" {  } { { "Work/shiftLeft2.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/shiftLeft2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303626 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft2 " "Found entity 1: shiftLeft2" {  } { { "Work/shiftLeft2.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/shiftLeft2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/threebit2to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/threebit2to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBit2to1Mux-struct " "Found design unit 1: threeBit2to1Mux-struct" {  } { { "Work/threeBit2to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/threeBit2to1Mux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303628 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBit2to1Mux " "Found entity 1: threeBit2to1Mux" {  } { { "Work/threeBit2to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/threeBit2to1Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/shiftleft2_eightbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/shiftleft2_eightbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftLeft2_eightBits-struct " "Found design unit 1: shiftLeft2_eightBits-struct" {  } { { "Work/shiftLeft2_eightBits.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/shiftLeft2_eightBits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303630 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft2_eightBits " "Found entity 1: shiftLeft2_eightBits" {  } { { "Work/shiftLeft2_eightBits.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/shiftLeft2_eightBits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/eightbit6to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/eightbit6to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBit6to1Mux-rtl " "Found design unit 1: eightBit6to1Mux-rtl" {  } { { "Work/eightBit6to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/eightBit6to1Mux.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303632 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBit6to1Mux " "Found entity 1: eightBit6to1Mux" {  } { { "Work/eightBit6to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/eightBit6to1Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/onebit6to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/onebit6to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBit6to1Mux-rtl " "Found design unit 1: oneBit6to1Mux-rtl" {  } { { "Work/oneBit6to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/oneBit6to1Mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303633 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBit6to1Mux " "Found entity 1: oneBit6to1Mux" {  } { { "Work/oneBit6to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/oneBit6to1Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303633 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "singleCycleProcessor " "Elaborating entity \"singleCycleProcessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1688443303686 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc4_zero singleCycleProcessor.vhd(157) " "Verilog HDL or VHDL warning at singleCycleProcessor.vhd(157): object \"pc4_zero\" assigned a value but never read" {  } { { "Work/singleCycleProcessor.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1688443303697 "|singleCycleProcessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc4_cOut singleCycleProcessor.vhd(157) " "Verilog HDL or VHDL warning at singleCycleProcessor.vhd(157): object \"pc4_cOut\" assigned a value but never read" {  } { { "Work/singleCycleProcessor.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1688443303697 "|singleCycleProcessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_shiftALUZero singleCycleProcessor.vhd(181) " "Verilog HDL or VHDL warning at singleCycleProcessor.vhd(181): object \"sig_shiftALUZero\" assigned a value but never read" {  } { { "Work/singleCycleProcessor.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1688443303697 "|singleCycleProcessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_shiftALUCarryOut singleCycleProcessor.vhd(182) " "Verilog HDL or VHDL warning at singleCycleProcessor.vhd(182): object \"sig_shiftALUCarryOut\" assigned a value but never read" {  } { { "Work/singleCycleProcessor.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1688443303697 "|singleCycleProcessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitRegister eightBitRegister:pcRegister " "Elaborating entity \"eightBitRegister\" for hierarchy \"eightBitRegister:pcRegister\"" {  } { { "Work/singleCycleProcessor.vhd" "pcRegister" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443303699 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue eightBitRegister.vhd(40) " "Verilog HDL or VHDL warning at eightBitRegister.vhd(40): object \"int_notValue\" assigned a value but never read" {  } { { "Work/eightBitRegister.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/eightBitRegister.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1688443303700 "|singleCycleProcessor|eightBitRegister:pcRegister"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 eightBitRegister:pcRegister\|enARdFF_2:b7 " "Elaborating entity \"enARdFF_2\" for hierarchy \"eightBitRegister:pcRegister\|enARdFF_2:b7\"" {  } { { "Work/eightBitRegister.vhd" "b7" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/eightBitRegister.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443303701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitAddSub eightBitAddSub:pcPlus4 " "Elaborating entity \"eightBitAddSub\" for hierarchy \"eightBitAddSub:pcPlus4\"" {  } { { "Work/singleCycleProcessor.vhd" "pcPlus4" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443303709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitAdder eightBitAddSub:pcPlus4\|oneBitAdder:add7 " "Elaborating entity \"oneBitAdder\" for hierarchy \"eightBitAddSub:pcPlus4\|oneBitAdder:add7\"" {  } { { "Work/eightBitAddSub.vhd" "add7" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/eightBitAddSub.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443303711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrMem instrMem:insMemory " "Elaborating entity \"instrMem\" for hierarchy \"instrMem:insMemory\"" {  } { { "Work/singleCycleProcessor.vhd" "insMemory" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443303720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instrMem:insMemory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instrMem:insMemory\|altsyncram:altsyncram_component\"" {  } { { "Work/instrMem.vhd" "altsyncram_component" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/instrMem.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443303791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instrMem:insMemory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instrMem:insMemory\|altsyncram:altsyncram_component\"" {  } { { "Work/instrMem.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/instrMem.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688443303806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instrMem:insMemory\|altsyncram:altsyncram_component " "Instantiated megafunction \"instrMem:insMemory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443303806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443303806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443303806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../MIFs/verificationTest.mif " "Parameter \"init_file\" = \"../MIFs/verificationTest.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443303806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443303806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443303806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443303806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443303806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443303806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443303806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443303806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443303806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443303806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443303806 ""}  } { { "Work/instrMem.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/instrMem.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1688443303806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pua1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pua1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pua1 " "Found entity 1: altsyncram_pua1" {  } { { "db/altsyncram_pua1.tdf" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/db/altsyncram_pua1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443303860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443303860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pua1 instrMem:insMemory\|altsyncram:altsyncram_component\|altsyncram_pua1:auto_generated " "Elaborating entity \"altsyncram_pua1\" for hierarchy \"instrMem:insMemory\|altsyncram:altsyncram_component\|altsyncram_pua1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443303861 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "12 256 12 10 " "12 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 12 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/" 14 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1688443303871 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Memory Initialization File address 4 is reinitialized" {  } { { "" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/" 15 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1688443303871 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Memory Initialization File address 8 is reinitialized" {  } { { "" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/" 16 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1688443303871 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "12 " "Memory Initialization File address 12 is reinitialized" {  } { { "" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/" 17 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1688443303871 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "16 " "Memory Initialization File address 16 is reinitialized" {  } { { "" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/" 18 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1688443303871 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "20 " "Memory Initialization File address 20 is reinitialized" {  } { { "" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/" 19 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1688443303871 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "24 " "Memory Initialization File address 24 is reinitialized" {  } { { "" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/" 20 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1688443303871 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "28 " "Memory Initialization File address 28 is reinitialized" {  } { { "" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/" 21 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1688443303871 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "32 " "Memory Initialization File address 32 is reinitialized" {  } { { "" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/" 22 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1688443303871 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "36 " "Memory Initialization File address 36 is reinitialized" {  } { { "" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/" 23 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1688443303871 ""}  } { { "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/MIFs/verificationTest.mif" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/MIFs/verificationTest.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Quartus II" 0 -1 1688443303871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft2 shiftLeft2:lShift2J " "Elaborating entity \"shiftLeft2\" for hierarchy \"shiftLeft2:lShift2J\"" {  } { { "Work/singleCycleProcessor.vhd" "lShift2J" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443303909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlLogicUnit controlLogicUnit:control " "Elaborating entity \"controlLogicUnit\" for hierarchy \"controlLogicUnit:control\"" {  } { { "Work/singleCycleProcessor.vhd" "control" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443303912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threeBit2to1Mux threeBit2to1Mux:regFileMux " "Elaborating entity \"threeBit2to1Mux\" for hierarchy \"threeBit2to1Mux:regFileMux\"" {  } { { "Work/singleCycleProcessor.vhd" "regFileMux" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443303914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBit2to1Mux threeBit2to1Mux:regFileMux\|oneBit2to1Mux:mux2 " "Elaborating entity \"oneBit2to1Mux\" for hierarchy \"threeBit2to1Mux:regFileMux\|oneBit2to1Mux:mux2\"" {  } { { "Work/threeBit2to1Mux.vhd" "mux2" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/threeBit2to1Mux.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443303915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:regFile " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:regFile\"" {  } { { "Work/singleCycleProcessor.vhd" "regFile" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443303919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_to_eight_decoder registerFile:regFile\|three_to_eight_decoder:decoder " "Elaborating entity \"three_to_eight_decoder\" for hierarchy \"registerFile:regFile\|three_to_eight_decoder:decoder\"" {  } { { "Work/registerFile.vhd" "decoder" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/registerFile.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443303921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBit8to1Mux registerFile:regFile\|eightBit8to1Mux:mux_readData1 " "Elaborating entity \"eightBit8to1Mux\" for hierarchy \"registerFile:regFile\|eightBit8to1Mux:mux_readData1\"" {  } { { "Work/registerFile.vhd" "mux_readData1" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/registerFile.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443303922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBit8to1Mux registerFile:regFile\|eightBit8to1Mux:mux_readData1\|oneBit8to1Mux:mux7 " "Elaborating entity \"oneBit8to1Mux\" for hierarchy \"registerFile:regFile\|eightBit8to1Mux:mux_readData1\|oneBit8to1Mux:mux7\"" {  } { { "Work/eightBit8to1Mux.vhd" "mux7" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/eightBit8to1Mux.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443303925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControlUnit ALUControlUnit:aluCtrl " "Elaborating entity \"ALUControlUnit\" for hierarchy \"ALUControlUnit:aluCtrl\"" {  } { { "Work/singleCycleProcessor.vhd" "aluCtrl" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443304010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBit2to1Mux eightBit2to1Mux:aluMux " "Elaborating entity \"eightBit2to1Mux\" for hierarchy \"eightBit2to1Mux:aluMux\"" {  } { { "Work/singleCycleProcessor.vhd" "aluMux" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443304012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:arithmeticUnit " "Elaborating entity \"alu\" for hierarchy \"alu:arithmeticUnit\"" {  } { { "Work/singleCycleProcessor.vhd" "arithmeticUnit" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443304021 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_GT alu.vhd(45) " "Verilog HDL or VHDL warning at alu.vhd(45): object \"sig_GT\" assigned a value but never read" {  } { { "Work/alu.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/alu.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1688443304022 "|singleCycleProcessor|alu:arithmeticUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_EQ alu.vhd(45) " "Verilog HDL or VHDL warning at alu.vhd(45): object \"sig_EQ\" assigned a value but never read" {  } { { "Work/alu.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/alu.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1688443304022 "|singleCycleProcessor|alu:arithmeticUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_CarryOut alu.vhd(46) " "Verilog HDL or VHDL warning at alu.vhd(46): object \"sig_CarryOut\" assigned a value but never read" {  } { { "Work/alu.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/alu.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1688443304022 "|singleCycleProcessor|alu:arithmeticUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitComparator alu:arithmeticUnit\|eightBitComparator:comp " "Elaborating entity \"eightBitComparator\" for hierarchy \"alu:arithmeticUnit\|eightBitComparator:comp\"" {  } { { "Work/alu.vhd" "comp" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/alu.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443304031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitComparator alu:arithmeticUnit\|eightBitComparator:comp\|oneBitComparator:comp7 " "Elaborating entity \"oneBitComparator\" for hierarchy \"alu:arithmeticUnit\|eightBitComparator:comp\|oneBitComparator:comp7\"" {  } { { "Work/eightBitComparator.vhd" "comp7" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/eightBitComparator.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443304033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBit5to1Mux alu:arithmeticUnit\|eightBit5to1Mux:mux " "Elaborating entity \"eightBit5to1Mux\" for hierarchy \"alu:arithmeticUnit\|eightBit5to1Mux:mux\"" {  } { { "Work/alu.vhd" "mux" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/alu.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443304043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBit5to1Mux alu:arithmeticUnit\|eightBit5to1Mux:mux\|oneBit5to1Mux:mux7 " "Elaborating entity \"oneBit5to1Mux\" for hierarchy \"alu:arithmeticUnit\|eightBit5to1Mux:mux\|oneBit5to1Mux:mux7\"" {  } { { "Work/eightBit5to1Mux.vhd" "mux7" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/eightBit5to1Mux.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443304044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft2_eightBits shiftLeft2_eightBits:branchShift " "Elaborating entity \"shiftLeft2_eightBits\" for hierarchy \"shiftLeft2_eightBits:branchShift\"" {  } { { "Work/singleCycleProcessor.vhd" "branchShift" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443304052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMem dataMem:dataMemory " "Elaborating entity \"dataMem\" for hierarchy \"dataMem:dataMemory\"" {  } { { "Work/singleCycleProcessor.vhd" "dataMemory" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443304080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dataMem:dataMemory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dataMem:dataMemory\|altsyncram:altsyncram_component\"" {  } { { "Work/dataMem.vhd" "altsyncram_component" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/dataMem.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443304086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataMem:dataMemory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dataMem:dataMemory\|altsyncram:altsyncram_component\"" {  } { { "Work/dataMem.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/dataMem.vhd" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688443304089 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataMem:dataMemory\|altsyncram:altsyncram_component " "Instantiated megafunction \"dataMem:dataMemory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443304089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443304089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443304089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443304089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443304089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../MIFs/instrMemTest.mif " "Parameter \"init_file\" = \"../MIFs/instrMemTest.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443304089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443304089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443304089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443304089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443304089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443304089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443304089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443304089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443304089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443304089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443304089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443304089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443304089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443304089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443304089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443304089 ""}  } { { "Work/dataMem.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/dataMem.vhd" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1688443304089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gnt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gnt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gnt1 " "Found entity 1: altsyncram_gnt1" {  } { { "db/altsyncram_gnt1.tdf" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/db/altsyncram_gnt1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688443304140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688443304140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gnt1 dataMem:dataMemory\|altsyncram:altsyncram_component\|altsyncram_gnt1:auto_generated " "Elaborating entity \"altsyncram_gnt1\" for hierarchy \"dataMem:dataMemory\|altsyncram:altsyncram_component\|altsyncram_gnt1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443304141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBit6to1Mux eightBit6to1Mux:outputMux " "Elaborating entity \"eightBit6to1Mux\" for hierarchy \"eightBit6to1Mux:outputMux\"" {  } { { "Work/singleCycleProcessor.vhd" "outputMux" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443304154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBit6to1Mux eightBit6to1Mux:outputMux\|oneBit6to1Mux:mux7 " "Elaborating entity \"oneBit6to1Mux\" for hierarchy \"eightBit6to1Mux:outputMux\|oneBit6to1Mux:mux7\"" {  } { { "Work/eightBit6to1Mux.vhd" "mux7" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/eightBit6to1Mux.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688443304155 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1688443305158 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1688443305879 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688443305879 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "407 " "Implemented 407 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1688443305927 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1688443305927 ""} { "Info" "ICUT_CUT_TM_LCELLS" "318 " "Implemented 318 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1688443305927 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1688443305927 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1688443305927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1688443305951 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 04 00:01:45 2023 " "Processing ended: Tue Jul 04 00:01:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1688443305951 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1688443305951 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1688443305951 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1688443305951 ""}
