Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Nov 17 10:40:47 2023
| Host         : DESKTOP-F0HV0IG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ringA_timing_summary_routed.rpt -pb ringA_timing_summary_routed.pb -rpx ringA_timing_summary_routed.rpx -warn_on_violation
| Design       : ringA
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     18          
TIMING-20  Warning           Non-clocked latch               3           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (36)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (33)
5. checking no_input_delay (5)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (36)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: state_in[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: state_in[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: state_in[2] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: present_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: present_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: present_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (33)
-------------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   48          inf        0.000                      0                   48           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S_LED_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            S_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.176ns  (logic 3.101ns (59.914%)  route 2.075ns (40.086%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE                         0.000     0.000 r  S_LED_reg[0]/C
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  S_LED_reg[0]/Q
                         net (fo=1, routed)           2.075     2.531    S_LED_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         2.645     5.176 r  S_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.176    S_LED[0]
    U14                                                               r  S_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NL_LED_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            NL_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.061ns  (logic 3.241ns (64.039%)  route 1.820ns (35.961%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  NL_LED_reg[1]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  NL_LED_reg[1]/Q
                         net (fo=1, routed)           1.820     2.239    NL_LED_OBUF[1]
    T13                  OBUF (Prop_obuf_I_O)         2.822     5.061 r  NL_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.061    NL_LED[1]
    T13                                                               r  NL_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EL_LED_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EL_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.998ns  (logic 3.104ns (62.111%)  route 1.894ns (37.889%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  EL_LED_reg[0]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  EL_LED_reg[0]/Q
                         net (fo=1, routed)           1.894     2.350    EL_LED_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         2.648     4.998 r  EL_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.998    EL_LED[0]
    R10                                                               r  EL_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EL_LED_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            EL_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.993ns  (logic 3.123ns (62.550%)  route 1.870ns (37.450%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDSE                         0.000     0.000 r  EL_LED_reg[2]/C
    SLICE_X0Y56          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  EL_LED_reg[2]/Q
                         net (fo=1, routed)           1.870     2.326    EL_LED_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         2.667     4.993 r  EL_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.993    EL_LED[2]
    T9                                                                r  EL_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 W_LED_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            W_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.979ns  (logic 3.114ns (62.537%)  route 1.865ns (37.463%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDSE                         0.000     0.000 r  W_LED_reg[2]/C
    SLICE_X0Y57          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  W_LED_reg[2]/Q
                         net (fo=1, routed)           1.865     2.321    W_LED_OBUF[2]
    U11                  OBUF (Prop_obuf_I_O)         2.658     4.979 r  W_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.979    W_LED[2]
    U11                                                               r  W_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 W_LED_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            W_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.957ns  (logic 3.257ns (65.708%)  route 1.700ns (34.292%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE                         0.000     0.000 r  W_LED_reg[0]/C
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  W_LED_reg[0]/Q
                         net (fo=1, routed)           1.700     2.119    W_LED_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         2.838     4.957 r  W_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.957    W_LED[0]
    V12                                                               r  W_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S_LED_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            S_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.926ns  (logic 3.118ns (63.294%)  route 1.808ns (36.706%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE                         0.000     0.000 r  S_LED_reg[1]/C
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  S_LED_reg[1]/Q
                         net (fo=1, routed)           1.808     2.264    S_LED_OBUF[1]
    V11                  OBUF (Prop_obuf_I_O)         2.662     4.926 r  S_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.926    S_LED[1]
    V11                                                               r  S_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 W_LED_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            W_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.843ns  (logic 3.127ns (64.566%)  route 1.716ns (35.434%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE                         0.000     0.000 r  W_LED_reg[1]/C
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  W_LED_reg[1]/Q
                         net (fo=1, routed)           1.716     2.172    W_LED_OBUF[1]
    U12                  OBUF (Prop_obuf_I_O)         2.671     4.843 r  W_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.843    W_LED[1]
    U12                                                               r  W_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EL_LED_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EL_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.843ns  (logic 3.126ns (64.547%)  route 1.717ns (35.453%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  EL_LED_reg[1]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  EL_LED_reg[1]/Q
                         net (fo=1, routed)           1.717     2.173    EL_LED_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         2.670     4.843 r  EL_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.843    EL_LED[1]
    T10                                                               r  EL_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S_LED_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            S_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.796ns  (logic 3.128ns (65.215%)  route 1.668ns (34.785%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDSE                         0.000     0.000 r  S_LED_reg[2]/C
    SLICE_X1Y57          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  S_LED_reg[2]/Q
                         net (fo=1, routed)           1.668     2.124    S_LED_OBUF[2]
    V10                  OBUF (Prop_obuf_I_O)         2.672     4.796 r  S_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.796    S_LED[2]
    V10                                                               r  S_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            present_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.158ns (47.864%)  route 0.172ns (52.136%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          LDCE                         0.000     0.000 r  next_state_reg[1]/G
    SLICE_X0Y67          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  next_state_reg[1]/Q
                         net (fo=1, routed)           0.172     0.330    next_state[1]
    SLICE_X1Y67          FDCE                                         r  present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            present_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.158ns (40.736%)  route 0.230ns (59.264%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          LDCE                         0.000     0.000 r  next_state_reg[2]/G
    SLICE_X0Y67          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  next_state_reg[2]/Q
                         net (fo=1, routed)           0.230     0.388    next_state[2]
    SLICE_X1Y67          FDCE                                         r  present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 present_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.248ns (63.376%)  route 0.143ns (36.624%))
  Logic Levels:           3  (FDCE=1 LUT4=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE                         0.000     0.000 r  present_state_reg[0]/C
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  present_state_reg[0]/Q
                         net (fo=13, routed)          0.143     0.284    present_state[0]
    SLICE_X0Y67          LUT4 (Prop_lut4_I3_O)        0.045     0.329 r  next_state_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     0.329    next_state_reg[0]_i_2_n_0
    SLICE_X0Y67          MUXF7 (Prop_muxf7_I0_O)      0.062     0.391 r  next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.391    next_state__0[0]
    SLICE_X0Y67          LDCE                                         r  next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 present_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.186ns (46.181%)  route 0.217ns (53.819%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE                         0.000     0.000 r  present_state_reg[1]/C
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  present_state_reg[1]/Q
                         net (fo=16, routed)          0.105     0.246    present_state[1]
    SLICE_X0Y67          LUT2 (Prop_lut2_I0_O)        0.045     0.291 r  next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.112     0.403    next_state__0[1]
    SLICE_X0Y67          LDCE                                         r  next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 present_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S_LED_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.186ns (42.216%)  route 0.255ns (57.784%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE                         0.000     0.000 r  present_state_reg[1]/C
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  present_state_reg[1]/Q
                         net (fo=16, routed)          0.255     0.396    present_state[1]
    SLICE_X0Y66          LUT3 (Prop_lut3_I1_O)        0.045     0.441 r  S_LED[0]_i_1/O
                         net (fo=1, routed)           0.000     0.441    S_LED[0]_i_1_n_0
    SLICE_X0Y66          FDRE                                         r  S_LED_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 present_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.469ns  (logic 0.141ns (30.041%)  route 0.328ns (69.959%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE                         0.000     0.000 r  present_state_reg[1]/C
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  present_state_reg[1]/Q
                         net (fo=16, routed)          0.328     0.469    present_state[1]
    SLICE_X0Y63          FDRE                                         r  state_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 present_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.494ns  (logic 0.141ns (28.514%)  route 0.353ns (71.486%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE                         0.000     0.000 r  present_state_reg[0]/C
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  present_state_reg[0]/Q
                         net (fo=13, routed)          0.353     0.494    present_state[0]
    SLICE_X0Y61          FDRE                                         r  state_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            present_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.527ns  (logic 0.158ns (29.985%)  route 0.369ns (70.015%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          LDCE                         0.000     0.000 r  next_state_reg[0]/G
    SLICE_X0Y67          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  next_state_reg[0]/Q
                         net (fo=1, routed)           0.369     0.527    next_state[0]
    SLICE_X1Y67          FDCE                                         r  present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 present_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.557ns  (logic 0.187ns (33.560%)  route 0.370ns (66.440%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE                         0.000     0.000 r  present_state_reg[1]/C
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  present_state_reg[1]/Q
                         net (fo=16, routed)          0.255     0.396    present_state[1]
    SLICE_X0Y66          LUT4 (Prop_lut4_I2_O)        0.046     0.442 r  next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.116     0.557    next_state__0[2]
    SLICE_X0Y67          LDCE                                         r  next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 present_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.636ns  (logic 0.141ns (22.176%)  route 0.495ns (77.824%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE                         0.000     0.000 r  present_state_reg[2]/C
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  present_state_reg[2]/Q
                         net (fo=14, routed)          0.495     0.636    present_state[2]
    SLICE_X0Y63          FDRE                                         r  state_out_reg[2]/D
  -------------------------------------------------------------------    -------------------





