%!TEX encoding = UTF8
%!TEX root =cv-llt.tex

\begin{rubric}{Additional Experiences}
	\subrubric{Major Competitions and Awards}
	\entry*[2023] \textbf{First Place}, ISPD 2023 Contest.
	\par \textbf{Topic:} ~\emph{Security Closure of Physical Layouts}
	\par \textbf{Contribution:} ~Built a full chip implementation flow using Cadence Innovus tool, achieving co-optimization of PPA metrics and layout security.
	\par \textbf{Publications:} \emph{Layout-level Hardware Trojan Prevention in the Context of Physical Design} \cite{tong2024layout}
	\subrubric{Other Competitions and Awards}
	\entry*[2021] \textbf{First Prize}, 4th China Postgraduate IC Innovation Competition.
	% \par \textbf{Topic:} ~\emph{3D IC Interconnect Optimization Algorithm}
	\entry*[2021] \textbf{Third Prize}, 3rd EDA Elite Challenge Contest.
	% \par \textbf{Topic:} ~\emph{Multi-Patterning DRC Rule Checking Algorithm}
	\entry*[2022] \textbf{Honorable Mention}, 2022 CAD Contest @ICCAD.
	% \par \textbf{Topic:} ~\emph{3D Placement with D2D Vertical Connections}
	\entry*[2023] \textbf{Second Place}, 2023 CAD Contest @ICCAD.
	% \par \textbf{Topic:} ~\emph{Static IR Drop Estimation Using Machine Learning}
	\entry*[2023] \textbf{First Prize}, 5th EDA Elite Challenge Contest.
	% \par \textbf{Topic:} ~\emph{Machine Learning Based Static IR Drop Prediction for SoC Power Networks}
	\entry*[2023] China Education Development Foundation Endeavor Scholarshipâ€”Integrated Circuit
	\entry*[2024] \textbf{Third Place}, ISPD 2024 Contest.
	% \par \textbf{Topic:} ~\emph{GPU/ML-Enhanced Large Scale Global Routing}

\end{rubric}
